
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000288ce  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .BOOT         00000044  000288ce  000288ce  00028962  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000148  00802000  00028912  000289a6  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00001039  00802148  00802148  00028af0  2**2
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00028aee  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  00028b4c  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00001730  00000000  00000000  00028b90  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00020274  00000000  00000000  0002a2c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00006ce3  00000000  00000000  0004a534  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0001b75f  00000000  00000000  00051217  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000722c  00000000  00000000  0006c978  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00047dd8  00000000  00000000  00073ba4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000fd13  00000000  00000000  000bb97c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001668  00000000  00000000  000cb690  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00006fb6  00000000  00000000  000cccf8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 0e 20 	jmp	0x401c	; 0x401c <__ctors_end>
       4:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
       8:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
       c:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      10:	0c 94 1b fc 	jmp	0x1f836	; 0x1f836 <__vector_4>
      14:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      18:	0c 94 15 55 	jmp	0xaa2a	; 0xaa2a <__vector_6>
      1c:	0c 94 48 55 	jmp	0xaa90	; 0xaa90 <__vector_7>
      20:	0c 94 7b 55 	jmp	0xaaf6	; 0xaaf6 <__vector_8>
      24:	0c 94 ae 55 	jmp	0xab5c	; 0xab5c <__vector_9>
      28:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      2c:	0c 94 4d 59 	jmp	0xb29a	; 0xb29a <__vector_11>
      30:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      34:	0c 94 d5 bb 	jmp	0x177aa	; 0x177aa <__vector_13>
      38:	0c 94 41 b2 	jmp	0x16482	; 0x16482 <__vector_14>
      3c:	0c 94 7e b2 	jmp	0x164fc	; 0x164fc <__vector_15>
      40:	0c 94 bb b2 	jmp	0x16576	; 0x16576 <__vector_16>
      44:	0c 94 f8 b2 	jmp	0x165f0	; 0x165f0 <__vector_17>
      48:	0c 94 35 b3 	jmp	0x1666a	; 0x1666a <__vector_18>
      4c:	0c 94 72 b3 	jmp	0x166e4	; 0x166e4 <__vector_19>
      50:	0c 94 af b3 	jmp	0x1675e	; 0x1675e <__vector_20>
      54:	0c 94 ec b3 	jmp	0x167d8	; 0x167d8 <__vector_21>
      58:	0c 94 29 b4 	jmp	0x16852	; 0x16852 <__vector_22>
      5c:	0c 94 66 b4 	jmp	0x168cc	; 0x168cc <__vector_23>
      60:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      64:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      68:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      6c:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      70:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      74:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      78:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      7c:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      80:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      84:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      88:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      8c:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      90:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      94:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      98:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      9c:	0c 94 c5 ac 	jmp	0x1598a	; 0x1598a <__vector_39>
      a0:	0c 94 37 ad 	jmp	0x15a6e	; 0x15a6e <__vector_40>
      a4:	0c 94 a9 ad 	jmp	0x15b52	; 0x15b52 <__vector_41>
      a8:	0c 94 1b ae 	jmp	0x15c36	; 0x15c36 <__vector_42>
      ac:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      b0:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      b4:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      b8:	0c 94 07 bc 	jmp	0x1780e	; 0x1780e <__vector_46>
      bc:	0c 94 05 b7 	jmp	0x16e0a	; 0x16e0a <__vector_47>
      c0:	0c 94 42 b7 	jmp	0x16e84	; 0x16e84 <__vector_48>
      c4:	0c 94 7f b7 	jmp	0x16efe	; 0x16efe <__vector_49>
      c8:	0c 94 bc b7 	jmp	0x16f78	; 0x16f78 <__vector_50>
      cc:	0c 94 f9 b7 	jmp	0x16ff2	; 0x16ff2 <__vector_51>
      d0:	0c 94 36 b8 	jmp	0x1706c	; 0x1706c <__vector_52>
      d4:	0c 94 73 b8 	jmp	0x170e6	; 0x170e6 <__vector_53>
      d8:	0c 94 b0 b8 	jmp	0x17160	; 0x17160 <__vector_54>
      dc:	0c 94 ed b8 	jmp	0x171da	; 0x171da <__vector_55>
      e0:	0c 94 2a b9 	jmp	0x17254	; 0x17254 <__vector_56>
      e4:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      e8:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      ec:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      f0:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      f4:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      f8:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
      fc:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     100:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     104:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     108:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     10c:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     110:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     114:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     118:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     11c:	0c 94 fd aa 	jmp	0x155fa	; 0x155fa <__vector_71>
     120:	0c 94 6f ab 	jmp	0x156de	; 0x156de <__vector_72>
     124:	0c 94 e1 ab 	jmp	0x157c2	; 0x157c2 <__vector_73>
     128:	0c 94 53 ac 	jmp	0x158a6	; 0x158a6 <__vector_74>
     12c:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     130:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     134:	0c 94 a3 b4 	jmp	0x16946	; 0x16946 <__vector_77>
     138:	0c 94 e0 b4 	jmp	0x169c0	; 0x169c0 <__vector_78>
     13c:	0c 94 1d b5 	jmp	0x16a3a	; 0x16a3a <__vector_79>
     140:	0c 94 5a b5 	jmp	0x16ab4	; 0x16ab4 <__vector_80>
     144:	0c 94 97 b5 	jmp	0x16b2e	; 0x16b2e <__vector_81>
     148:	0c 94 d4 b5 	jmp	0x16ba8	; 0x16ba8 <__vector_82>
     14c:	0c 94 11 b6 	jmp	0x16c22	; 0x16c22 <__vector_83>
     150:	0c 94 4e b6 	jmp	0x16c9c	; 0x16c9c <__vector_84>
     154:	0c 94 8b b6 	jmp	0x16d16	; 0x16d16 <__vector_85>
     158:	0c 94 c8 b6 	jmp	0x16d90	; 0x16d90 <__vector_86>
     15c:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     160:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     164:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     168:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     16c:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     170:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     174:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     178:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     17c:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     180:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     184:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     188:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     18c:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     190:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     194:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     198:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     19c:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1a0:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1a4:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1a8:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1ac:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1b0:	0c 94 67 b9 	jmp	0x172ce	; 0x172ce <__vector_108>
     1b4:	0c 94 a4 b9 	jmp	0x17348	; 0x17348 <__vector_109>
     1b8:	0c 94 e1 b9 	jmp	0x173c2	; 0x173c2 <__vector_110>
     1bc:	0c 94 1e ba 	jmp	0x1743c	; 0x1743c <__vector_111>
     1c0:	0c 94 5b ba 	jmp	0x174b6	; 0x174b6 <__vector_112>
     1c4:	0c 94 98 ba 	jmp	0x17530	; 0x17530 <__vector_113>
     1c8:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1cc:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1d0:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1d4:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1d8:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1dc:	0c 94 79 22 	jmp	0x44f2	; 0x44f2 <__vector_119>
     1e0:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1e4:	0c 94 dd 22 	jmp	0x45ba	; 0x45ba <__vector_121>
     1e8:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1ec:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1f0:	0c 94 2f 20 	jmp	0x405e	; 0x405e <__bad_interrupt>
     1f4:	0c 94 84 c2 	jmp	0x18508	; 0x18508 <__vector_125>
     1f8:	0c 94 28 c3 	jmp	0x18650	; 0x18650 <__vector_126>
     1fc:	58 39       	cpi	r21, 0x98	; 152
     1fe:	58 39       	cpi	r21, 0x98	; 152
     200:	9f 39       	cpi	r25, 0x9F	; 159
     202:	0b 3d       	cpi	r16, 0xDB	; 219
     204:	0b 3d       	cpi	r16, 0xDB	; 219
     206:	0b 3d       	cpi	r16, 0xDB	; 219
     208:	0b 3d       	cpi	r16, 0xDB	; 219
     20a:	0b 3d       	cpi	r16, 0xDB	; 219
     20c:	58 39       	cpi	r21, 0x98	; 152
     20e:	e1 3d       	cpi	r30, 0xD1	; 209
     210:	0b 3d       	cpi	r16, 0xDB	; 219
     212:	0b 3d       	cpi	r16, 0xDB	; 219
     214:	0b 3d       	cpi	r16, 0xDB	; 219
     216:	e1 3d       	cpi	r30, 0xD1	; 209
     218:	58 39       	cpi	r21, 0x98	; 152
     21a:	58 39       	cpi	r21, 0x98	; 152
     21c:	e1 3d       	cpi	r30, 0xD1	; 209
     21e:	e1 3d       	cpi	r30, 0xD1	; 209
     220:	58 39       	cpi	r21, 0x98	; 152
     222:	b4 c7       	rjmp	.+3944   	; 0x118c <PM_SINE+0x76a>
     224:	b7 c7       	rjmp	.+3950   	; 0x1194 <PM_SINE+0x772>
     226:	ba c7       	rjmp	.+3956   	; 0x119c <PM_SINE+0x77a>
     228:	bd c7       	rjmp	.+3962   	; 0x11a4 <PM_SINE+0x782>
     22a:	c0 c7       	rjmp	.+3968   	; 0x11ac <PM_SINE+0x78a>
     22c:	c3 c7       	rjmp	.+3974   	; 0x11b4 <PM_SINE+0x792>
     22e:	c6 c7       	rjmp	.+3980   	; 0x11bc <PM_SINE+0x79a>
     230:	d0 cc       	rjmp	.-1632   	; 0xfffffbd2 <__eeprom_end+0xff7efbd2>
     232:	f1 cc       	rjmp	.-1566   	; 0xfffffc16 <__eeprom_end+0xff7efc16>
     234:	12 cd       	rjmp	.-1500   	; 0xfffffc5a <__eeprom_end+0xff7efc5a>
     236:	33 cd       	rjmp	.-1434   	; 0xfffffc9e <__eeprom_end+0xff7efc9e>
     238:	54 cd       	rjmp	.-1368   	; 0xfffffce2 <__eeprom_end+0xff7efce2>
     23a:	75 cd       	rjmp	.-1302   	; 0xfffffd26 <__eeprom_end+0xff7efd26>
     23c:	96 cd       	rjmp	.-1236   	; 0xfffffd6a <__eeprom_end+0xff7efd6a>
     23e:	05 a8       	ldd	r0, Z+53	; 0x35
     240:	4c cd       	rjmp	.-1384   	; 0xfffffcda <__eeprom_end+0xff7efcda>
     242:	b2 d4       	rcall	.+2404   	; 0xba8 <PM_SINE+0x186>
     244:	4e b9       	out	0x0e, r20	; 14
     246:	38 36       	cpi	r19, 0x68	; 104
     248:	a9 02       	muls	r26, r25
     24a:	0c 50       	subi	r16, 0x0C	; 12
     24c:	b9 91       	ld	r27, Y+
     24e:	86 88       	ldd	r8, Z+22	; 0x16
     250:	08 3c       	cpi	r16, 0xC8	; 200
     252:	a6 aa       	std	Z+54, r10	; 0x36
     254:	aa 2a       	or	r10, r26
     256:	be 00       	.word	0x00be	; ????
     258:	00 00       	nop
     25a:	80 3f       	cpi	r24, 0xF0	; 240
     25c:	08 00       	.word	0x0008	; ????
     25e:	00 00       	nop
     260:	be 92       	st	-X, r11
     262:	24 49       	sbci	r18, 0x94	; 148
     264:	12 3e       	cpi	r17, 0xE2	; 226
     266:	ab aa       	std	Y+51, r10	; 0x33
     268:	aa 2a       	or	r10, r26
     26a:	be cd       	rjmp	.-1156   	; 0xfffffde8 <__eeprom_end+0xff7efde8>
     26c:	cc cc       	rjmp	.-1640   	; 0xfffffc06 <__eeprom_end+0xff7efc06>
     26e:	4c 3e       	cpi	r20, 0xEC	; 236
     270:	00 00       	nop
     272:	00 80       	ld	r0, Z
     274:	be ab       	std	Y+54, r27	; 0x36
     276:	aa aa       	std	Y+50, r10	; 0x32
     278:	aa 3e       	cpi	r26, 0xEA	; 234
     27a:	00 00       	nop
     27c:	00 00       	nop
     27e:	bf 00       	.word	0x00bf	; ????
     280:	00 00       	nop
     282:	80 3f       	cpi	r24, 0xF0	; 240
     284:	00 00       	nop
     286:	00 00       	nop
     288:	00 08       	sbc	r0, r0
     28a:	41 78       	andi	r20, 0x81	; 129
     28c:	d3 bb       	out	0x13, r29	; 19
     28e:	43 87       	std	Z+11, r20	; 0x0b
     290:	d1 13       	cpse	r29, r17
     292:	3d 19       	sub	r19, r13
     294:	0e 3c       	cpi	r16, 0xCE	; 206
     296:	c3 bd       	out	0x23, r28	; 35
     298:	42 82       	std	Z+2, r4	; 0x02
     29a:	ad 2b       	or	r26, r29
     29c:	3e 68       	ori	r19, 0x8E	; 142
     29e:	ec 82       	std	Y+4, r14	; 0x04
     2a0:	76 be       	out	0x36, r7	; 54
     2a2:	d9 8f       	std	Y+25, r29	; 0x19
     2a4:	e1 a9       	ldd	r30, Z+49	; 0x31
     2a6:	3e 4c       	sbci	r19, 0xCE	; 206
     2a8:	80 ef       	ldi	r24, 0xF0	; 240
     2aa:	ff be       	out	0x3f, r15	; 63
     2ac:	01 c4       	rjmp	.+2050   	; 0xab0 <PM_SINE+0x8e>
     2ae:	ff 7f       	andi	r31, 0xFF	; 255
     2b0:	3f 00       	.word	0x003f	; ????
     2b2:	00 00       	nop
     2b4:	00 00       	nop
     2b6:	07 63       	ori	r16, 0x37	; 55
     2b8:	42 36       	cpi	r20, 0x62	; 98
     2ba:	b7 9b       	sbis	0x16, 7	; 22
     2bc:	d8 a7       	std	Y+40, r29	; 0x28
     2be:	1a 39       	cpi	r17, 0x9A	; 154
     2c0:	68 56       	subi	r22, 0x68	; 104
     2c2:	18 ae       	std	Y+56, r1	; 0x38
     2c4:	ba ab       	std	Y+50, r27	; 0x32
     2c6:	55 8c       	ldd	r5, Z+29	; 0x1d
     2c8:	1d 3c       	cpi	r17, 0xCD	; 205
     2ca:	b7 cc       	rjmp	.-1682   	; 0xfffffc3a <__eeprom_end+0xff7efc3a>
     2cc:	57 63       	ori	r21, 0x37	; 55
     2ce:	bd 6d       	ori	r27, 0xDD	; 221
     2d0:	ed fd       	.word	0xfded	; ????
     2d2:	75 3e       	cpi	r23, 0xE5	; 229
     2d4:	f6 17       	cp	r31, r22
     2d6:	72 31       	cpi	r23, 0x12	; 18
     2d8:	bf 00       	.word	0x00bf	; ????
     2da:	00 00       	nop
     2dc:	80 3f       	cpi	r24, 0xF0	; 240

000002de <__trampolines_start>:
     2de:	0d 94 ee 2a 	jmp	0x255dc	; 0x255dc <_read>
     2e2:	0d 94 a9 1f 	jmp	0x23f52	; 0x23f52 <udi_cdc_data_sent>
     2e6:	0d 94 70 06 	jmp	0x20ce0	; 0x20ce0 <task_dac>
     2ea:	0d 94 32 06 	jmp	0x20c64	; 0x20c64 <isr_dma_dac_ch0_A>
     2ee:	0d 94 0d 2b 	jmp	0x2561a	; 0x2561a <stdio_usb_putchar>
     2f2:	0d 94 31 2b 	jmp	0x25662	; 0x25662 <stdio_usb_getchar>
     2f6:	0d 94 f4 1c 	jmp	0x239e8	; 0x239e8 <udi_cdc_data_enable>
     2fa:	0d 94 1a 27 	jmp	0x24e34	; 0x24e34 <udc_valid_address>
     2fe:	0d 94 48 1e 	jmp	0x23c90	; 0x23c90 <udi_cdc_getsetting>
     302:	0d 94 31 00 	jmp	0x20062	; 0x20062 <isr_tcc1_ovfl>
     306:	0d 94 50 1e 	jmp	0x23ca0	; 0x23ca0 <udi_cdc_data_sof_notify>
     30a:	0d 94 30 1f 	jmp	0x23e60	; 0x23e60 <udi_cdc_data_received>
     30e:	0d 94 34 02 	jmp	0x20468	; 0x20468 <isr_adc_a>
     312:	0d 94 40 1e 	jmp	0x23c80	; 0x23c80 <udi_cdc_data_setup>
     316:	0d 94 88 00 	jmp	0x20110	; 0x20110 <isr_rtc_alarm>
     31a:	0d 94 7f 1d 	jmp	0x23afe	; 0x23afe <udi_cdc_comm_disable>
     31e:	0d 94 87 2b 	jmp	0x2570e	; 0x2570e <_write>
     322:	0d 94 8c 1d 	jmp	0x23b18	; 0x23b18 <udi_cdc_data_disable>
     326:	0d 94 db 07 	jmp	0x20fb6	; 0x20fb6 <task_adc>
     32a:	0d 94 1e 39 	jmp	0x2723c	; 0x2723c <__divdi3_moddi3+0x12>
     32e:	0d 94 fe 1b 	jmp	0x237fc	; 0x237fc <udi_cdc_comm_enable>
     332:	0d 94 25 04 	jmp	0x2084a	; 0x2084a <isr_adc_b>
     336:	0d 94 51 06 	jmp	0x20ca2	; 0x20ca2 <isr_dma_dac_ch0_B>
     33a:	0d 94 a2 1d 	jmp	0x23b44	; 0x23b44 <udi_cdc_comm_setup>
     33e:	0d 94 70 1e 	jmp	0x23ce0	; 0x23ce0 <udi_cdc_line_coding_received>

00000342 <__trampolines_end>:
     342:	6e 61       	ori	r22, 0x1E	; 30
     344:	6e 00       	.word	0x006e	; ????

00000346 <__c.2332>:
     346:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     356:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     366:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     376:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     386:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     396:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     3a6:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     3b6:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     3c6:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     3d6:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     3e6:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     3f6:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     406:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     416:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     426:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     436:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000444 <__c.2474>:
     444:	63 64 69 6e 6f 70 73 75 78 58 5b 00                 cdinopsuxX[.

00000450 <pstr_nan>:
     450:	4e 41 4e                                            NAN

00000453 <pstr_inity>:
     453:	49 4e 49 54 59                                      INITY

00000458 <pstr_inf>:
     458:	49 4e 46                                            INF

0000045b <pwr_m10>:
     45b:	cd cc cc 3d 0a d7 23 3c 17 b7 d1 38 77 cc 2b 32     ...=..#<...8w.+2
     46b:	95 95 e6 24 1f b1 4f 0a                             ...$..O.

00000473 <pwr_p10>:
     473:	00 00 20 41 00 00 c8 42 00 40 1c 46 20 bc be 4c     .. A...B.@.F ..L
     483:	ca 1b 0e 5a ae c5 9d 74                             ...Z...t

0000048b <PM_SIM808_INFO_LCD_START>:
     48b:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 53 74 61     Init: SIM808 Sta
     49b:	72 74 69 6e 67 20 20 2e 2e 2e 00                    rting  ....

000004a6 <PM_SIM808_INFO_LCD_RESTART>:
     4a6:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 52 65 73     Init: SIM808 Res
     4b6:	74 61 72 74 69 6e 67 2e 2e 2e 00                    tarting....

000004c1 <PM_SIM808_INFO_LCD_INITED>:
     4c1:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 69     Init: SIM808 - i
     4d1:	6e 69 74 27 65 64 20 2e 2e 2e 00                    nit'ed ....

000004dc <PM_SIM808_INFO_LCD_WAIT>:
     4dc:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 47     Init: SIM808 - G
     4ec:	50 52 53 20 75 70 20 2e 2e 2e 00                    PRS up ....

000004f7 <PM_SIM808_INFO_START>:
     4f7:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 53 74     SIM808 ser1:  St
     507:	61 72 74 69 6e 67 20 74 68 65 20 64 65 76 69 63     arting the devic
     517:	65 20 2e 2e 2e 0d 0a 00                             e ......

0000051f <PM_SIM808_INFO_RESTART>:
     51f:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 52 65     SIM808 ser1:  Re
     52f:	73 74 61 72 74 69 6e 67 20 74 68 65 20 64 65 76     starting the dev
     53f:	69 63 65 20 2e 2e 2e 0d 0a 00                       ice ......

00000549 <PM_SIM808_INFO_SYNCED>:
     549:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     559:	3e 20 6e 6f 77 20 73 79 6e 63 65 64 20 2e 2e 2e     > now synced ...
     569:	2e 0d 0a 00                                         ....

0000056d <PM_SIM808_INFO_WAIT_CONNECT>:
     56d:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     57d:	3e 20 64 65 76 69 63 65 20 72 65 67 69 73 74 65     > device registe
     58d:	72 69 6e 67 20 61 6e 64 20 65 6e 61 62 6c 69 6e     ring and enablin
     59d:	67 20 47 50 52 53 20 63 6f 6e 6e 65 63 74 69 6f     g GPRS connectio
     5ad:	6e 20 2e 2e 2e 0d 0a 00                             n ......

000005b5 <PM_SET_FUNC_1>:
     5b5:	41 54 2b 43 46 55 4e 3d 25 64 0d 0a 00              AT+CFUN=%d...

000005c2 <PM_SET_PIN_1>:
     5c2:	41 54 2b 43 50 49 4e 3d 22 25 2e 31 34 73 22 0d     AT+CPIN="%.14s".
     5d2:	0a 00                                               ..

000005d4 <PM_SET_CPOWD_X>:
     5d4:	41 54 2b 43 50 4f 57 44 3d 25 64 0d 0a 00           AT+CPOWD=%d...

000005e2 <PM_TWI1_INIT_ONBOARD_SIM808_IPR_X>:
     5e2:	41 54 2b 49 50 52 3d 25 6c 64 0d 0a 00              AT+IPR=%ld...

000005ef <PM_TWI1_INIT_ONBOARD_SIM808_IFC_XX>:
     5ef:	41 54 2b 49 46 43 3d 25 64 2c 25 64 0d 0a 00        AT+IFC=%d,%d...

000005fe <PM_TWI1_INIT_ONBOARD_SIM808_ATE_X>:
     5fe:	41 54 45 25 64 0d 0a 00                             ATE%d...

00000606 <PM_TWI1_INIT_ONBOARD_SIM808_CMEE_X>:
     606:	41 54 2b 43 4d 45 45 3d 25 64 0d 0a 00              AT+CMEE=%d...

00000613 <PM_TWI1_INIT_ONBOARD_SIM808_CREG_X>:
     613:	41 54 2b 43 52 45 47 3d 25 64 0d 0a 00              AT+CREG=%d...

00000620 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_01>:
     620:	41 54 2b 43 47 4e 53 50 57 52 3d 25 64 0d 0a 00     AT+CGNSPWR=%d...

00000630 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_02>:
     630:	41 54 2b 43 47 4e 53 49 4e 46 0d 0a 00              AT+CGNSINF...

0000063d <PM_TWI1_INIT_ONBOARD_SIM808_GPS_03>:
     63d:	41 54 2b 43 47 4e 53 55 52 43 3d 25 64 0d 0a 00     AT+CGNSURC=%d...

0000064d <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG>:
     64d:	41 54 2b 43 52 45 47 3f 0d 0a 00                    AT+CREG?...

00000658 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT>:
     658:	41 54 2b 43 47 41 54 54 3f 0d 0a 00                 AT+CGATT?...

00000664 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CSTT_PARAM>:
     664:	41 54 2b 43 53 54 54 3d 22 25 73 22 2c 22 25 73     AT+CSTT="%s","%s
     674:	22 2c 22 25 73 22 0d 0a 00                          ","%s"...

0000067d <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIICR>:
     67d:	41 54 2b 43 49 49 43 52 0d 0a 00                    AT+CIICR...

00000688 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIFSR>:
     688:	41 54 2b 43 49 46 53 52 0d 0a 00                    AT+CIFSR...

00000693 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSTART>:
     693:	41 54 2b 43 49 50 53 54 41 52 54 3d 22 25 73 22     AT+CIPSTART="%s"
     6a3:	2c 22 25 73 22 2c 22 25 64 22 0d 0a 00              ,"%s","%d"...

000006b0 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSEND>:
     6b0:	41 54 2b 43 49 50 53 45 4e 44 0d 0a 00              AT+CIPSEND...

000006bd <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CTRL_Z>:
     6bd:	1a 0d 0a 00                                         ....

000006c1 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPCLOSE>:
     6c1:	41 54 2b 43 49 50 43 4c 4f 53 45 0d 0a 00           AT+CIPCLOSE...

000006cf <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT>:
     6cf:	41 54 2b 43 49 50 53 48 55 54 0d 0a 00              AT+CIPSHUT...

000006dc <PM_TWI1_UTIL_ONBOARD_SIM808_OK_R>:
     6dc:	4f 4b 00                                            OK.

000006df <PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R>:
     6df:	2b 55 47 4e 53 49 4e 46 3a 00                       +UGNSINF:.

000006e9 <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DD>:
     6e9:	2b 43 52 45 47 3a 20 25 64 2c 25 64 00              +CREG: %d,%d.

000006f6 <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DSS>:
     6f6:	2b 43 52 45 47 3a 20 25 64 2c 22 25 63 25 63 25     +CREG: %d,"%c%c%
     706:	63 25 63 22 2c 22 25 63 25 63 25 63 25 63 22 00     c%c","%c%c%c%c".

00000716 <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DDSS>:
     716:	2b 43 52 45 47 3a 20 25 64 2c 25 64 2c 22 25 63     +CREG: %d,%d,"%c
     726:	25 63 25 63 25 63 22 2c 22 25 63 25 63 25 63 25     %c%c%c","%c%c%c%
     736:	63 22 00                                            c".

00000739 <PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R>:
     739:	2b 43 47 41 54 54 3a 20 00                          +CGATT: .

00000742 <PM_TWI1_UTIL_ONBOARD_SIM808_RING_R>:
     742:	52 49 4e 47 00                                      RING.

00000747 <PM_USBINIT_HEADER_1>:
     747:	0d 0a 0d 0a 0d 0a 00                                .......

0000074e <PM_USBINIT_HEADER_2>:
     74e:	25 63 0d 0a 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     %c..============
     75e:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     76e:	3d 3d 3d 0d 0a 00                                   ===...

00000774 <PM_USBINIT_HEADER_3>:
     774:	46 69 6e 64 4d 65 53 41 54 20 2d 20 55 53 42 20     FindMeSAT - USB 
     784:	6c 6f 67 67 69 6e 67 20 73 74 61 72 74 65 64 0d     logging started.
     794:	0a 00                                               ..

00000796 <PM_USBINIT_HEADER_4>:
     796:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     7a6:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 0d     ===============.
     7b6:	0a 0d 0a 00                                         ....

000007ba <PM_INFO_PART_L1P1A>:
     7ba:	54 69 6d 65 20 3d 20 25 30 36 6c 64 3a 20 55 76     Time = %06ld: Uv
     7ca:	63 6f 3d 25 34 64 20 6d 56 2c 20 55 35 76 3d 25     co=%4d mV, U5v=%
     7da:	34 64 20 6d 56 2c 20 55 62 61 74 3d 25 34 64 20     4d mV, Ubat=%4d 
     7ea:	6d 56 2c 20 00                                      mV, .

000007ef <PM_INFO_PART_L1P1B>:
     7ef:	55 61 64 63 34 3d 25 34 64 20 6d 56 2c 20 55 61     Uadc4=%4d mV, Ua
     7ff:	64 63 35 3d 25 34 64 20 6d 56 2c 20 55 73 69 6c     dc5=%4d mV, Usil
     80f:	3d 25 34 64 20 6d 56 2c 20 00                       =%4d mV, .

00000819 <PM_INFO_PART_L1P1C>:
     819:	6d 50 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66 43     mP_Temp=%+06.2fC
     829:	09 20 09 00                                         . ..

0000082d <PM_INFO_PART_L1P2A>:
     82d:	42 61 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Baro_Temp=%+06.2
     83d:	66 43 2c 20 42 61 72 6f 5f 50 3d 25 37 2e 32 66     fC, Baro_P=%7.2f
     84d:	68 50 61 2c 20 00                                   hPa, .

00000853 <PM_INFO_PART_L1P2B>:
     853:	42 61 72 6f 5f 51 4e 48 3d 25 37 2e 32 66 68 50     Baro_QNH=%7.2fhP
     863:	61 09 20 09 00                                      a. ..

00000868 <PM_INFO_PART_L1P3A>:
     868:	48 79 67 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e     Hygro_Temp=%+06.
     878:	32 66 43 2c 20 48 79 67 72 6f 5f 52 65 6c 48 3d     2fC, Hygro_RelH=
     888:	25 30 35 2e 32 66 25 25 2c 20 00                    %05.2f%%, .

00000893 <PM_INFO_PART_L1P3B>:
     893:	48 79 67 72 6f 5f 44 65 77 50 6f 69 6e 74 5f 54     Hygro_DewPoint_T
     8a3:	65 6d 70 3d 25 2b 30 36 2e 32 66 43 09 20 09 00     emp=%+06.2fC. ..

000008b3 <PM_INFO_PART_L1P4A>:
     8b3:	45 6e 76 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66     Env_Temp=%+06.2f
     8c3:	43 2c 20 45 6e 76 5f 52 65 6c 48 3d 25 30 35 2e     C, Env_RelH=%05.
     8d3:	32 66 25 25 0d 0a 00                                2f%%...

000008da <PM_INFO_PART_L2P1A>:
     8da:	09 41 78 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b     .Ax=%+05.3fg (%+
     8ea:	30 36 64 29 2c 20 41 79 3d 25 2b 30 35 2e 33 66     06d), Ay=%+05.3f
     8fa:	67 20 28 25 2b 30 36 64 29 2c 20 00                 g (%+06d), .

00000906 <PM_INFO_PART_L2P1B>:
     906:	41 7a 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b 30     Az=%+05.3fg (%+0
     916:	36 64 29 09 20 09 00                                6d). ..

0000091d <PM_INFO_PART_L2P2A>:
     91d:	47 78 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gx=%+07.2fdps (%
     92d:	2b 30 36 64 29 2c 20 47 79 3d 25 2b 30 37 2e 32     +06d), Gy=%+07.2
     93d:	66 64 70 73 20 28 25 2b 30 36 64 29 2c 20 00        fdps (%+06d), .

0000094c <PM_INFO_PART_L2P2B>:
     94c:	47 7a 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gz=%+07.2fdps (%
     95c:	30 36 64 29 09 20 09 00                             06d). ..

00000964 <PM_INFO_PART_L2P3A>:
     964:	4d 78 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mx=%+07.3fuT (%+
     974:	30 36 64 29 2c 20 4d 79 3d 25 2b 30 37 2e 33 66     06d), My=%+07.3f
     984:	75 54 20 28 25 2b 30 36 64 29 2c 20 00              uT (%+06d), .

00000991 <PM_INFO_PART_L2P3B>:
     991:	4d 7a 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mz=%+07.3fuT (%+
     9a1:	30 36 64 29 09 20 09 00                             06d). ..

000009a9 <PM_INFO_PART_L2P4>:
     9a9:	47 79 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Gyro_Temp=%+06.2
     9b9:	66 43 20 28 25 2b 30 36 64 29 0d 0a 0d 0a 00        fC (%+06d).....

000009c8 <PM_INFO_PART_PLL1A>:
     9c8:	50 4c 4c 3a 20 74 69 6d 65 3d 25 36 6c 64 2e 25     PLL: time=%6ld.%
     9d8:	30 33 6c 64 20 2b 20 25 30 35 64 2f 33 30 45 2b     03ld + %05d/30E+
     9e8:	36 20 73 65 63 2c 20 00                             6 sec, .

000009f0 <PM_INFO_PART_PLL1B>:
     9f0:	31 70 70 73 5f 64 65 76 69 61 74 69 6f 6e 3d 25     1pps_deviation=%
     a00:	2b 31 30 66 2c 20 00                                +10f, .

00000a07 <PM_INFO_PART_PLL1C>:
     a07:	58 4f 5f 50 57 4d 3d 25 30 35 6c 64 64 20 3a 20     XO_PWM=%05ldd : 
     a17:	30 78 25 30 32 78 0d 0a 0d 0a 00                    0x%02x.....

00000a22 <PM_SINE>:
     a22:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     a32:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     a42:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     a52:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     a62:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     a72:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     a82:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     a92:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     aa2:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     ab2:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     ac2:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     ad2:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     ae2:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     af2:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     b02:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     b12:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     b22:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     b32:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     b42:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     b52:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     b62:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     b72:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     b82:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     b92:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     ba2:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     bb2:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     bc2:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     bd2:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     be2:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     bf2:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     c02:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     c12:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     c22:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     c32:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     c42:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     c52:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     c62:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
     c72:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
     c82:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
     c92:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
     ca2:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
     cb2:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
     cc2:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
     cd2:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
     ce2:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
     cf2:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
     d02:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
     d12:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
     d22:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
     d32:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
     d42:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
     d52:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
     d62:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
     d72:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
     d82:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
     d92:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
     da2:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
     db2:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
     dc2:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
     dd2:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
     de2:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
     df2:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
     e02:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
     e12:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
     e22:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
     e32:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
     e42:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
     e52:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
     e62:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
     e72:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
     e82:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
     e92:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
     ea2:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
     eb2:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
     ec2:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
     ed2:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
     ee2:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
     ef2:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
     f02:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
     f12:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
     f22:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
     f32:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
     f42:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
     f52:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
     f62:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
     f72:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
     f82:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
     f92:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
     fa2:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
     fb2:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
     fc2:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
     fd2:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
     fe2:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
     ff2:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
    1002:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
    1012:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
    1022:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
    1032:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
    1042:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
    1052:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
    1062:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
    1072:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
    1082:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
    1092:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
    10a2:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
    10b2:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
    10c2:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
    10d2:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
    10e2:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
    10f2:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
    1102:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
    1112:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
    1122:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
    1132:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
    1142:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
    1152:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
    1162:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
    1172:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
    1182:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
    1192:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
    11a2:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
    11b2:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
    11c2:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
    11d2:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
    11e2:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
    11f2:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
    1202:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
    1212:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
    1222:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
    1232:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
    1242:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
    1252:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
    1262:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
    1272:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
    1282:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
    1292:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
    12a2:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
    12b2:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
    12c2:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
    12d2:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
    12e2:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
    12f2:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
    1302:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
    1312:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
    1322:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
    1332:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
    1342:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
    1352:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
    1362:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
    1372:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
    1382:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
    1392:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
    13a2:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
    13b2:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
    13c2:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
    13d2:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
    13e2:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
    13f2:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
    1402:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
    1412:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
    1422:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
    1432:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
    1442:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
    1452:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
    1462:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
    1472:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
    1482:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
    1492:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
    14a2:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
    14b2:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
    14c2:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
    14d2:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
    14e2:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
    14f2:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
    1502:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
    1512:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
    1522:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
    1532:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
    1542:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
    1552:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
    1562:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
    1572:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
    1582:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
    1592:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
    15a2:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
    15b2:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
    15c2:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
    15d2:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
    15e2:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
    15f2:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
    1602:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
    1612:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
    1622:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
    1632:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
    1642:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
    1652:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
    1662:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
    1672:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
    1682:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
    1692:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
    16a2:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
    16b2:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
    16c2:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
    16d2:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
    16e2:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
    16f2:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
    1702:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
    1712:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
    1722:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
    1732:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
    1742:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
    1752:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
    1762:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
    1772:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
    1782:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
    1792:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
    17a2:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
    17b2:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
    17c2:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
    17d2:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
    17e2:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
    17f2:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
    1802:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    1812:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    1822:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1832:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1842:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    1852:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    1862:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    1872:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    1882:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    1892:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    18a2:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    18b2:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    18c2:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    18d2:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    18e2:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    18f2:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    1902:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    1912:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    1922:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1932:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1942:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    1952:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    1962:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    1972:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    1982:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    1992:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    19a2:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    19b2:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    19c2:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    19d2:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    19e2:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    19f2:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    1a02:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    1a12:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    1a22:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1a32:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1a42:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1a52:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1a62:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1a72:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    1a82:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    1a92:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    1aa2:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    1ab2:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    1ac2:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    1ad2:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    1ae2:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    1af2:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    1b02:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1b12:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1b22:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1b32:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1b42:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1b52:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1b62:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1b72:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1b82:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1b92:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1ba2:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    1bb2:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    1bc2:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    1bd2:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    1be2:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    1bf2:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    1c02:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1c12:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1c22:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1c32:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1c42:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1c52:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1c62:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    1c72:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    1c82:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    1c92:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    1ca2:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    1cb2:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    1cc2:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    1cd2:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    1ce2:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    1cf2:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    1d02:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    1d12:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    1d22:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    1d32:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    1d42:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    1d52:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    1d62:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    1d72:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    1d82:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    1d92:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    1da2:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    1db2:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    1dc2:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    1dd2:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    1de2:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    1df2:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    1e02:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    1e12:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    1e22:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    1e32:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    1e42:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    1e52:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    1e62:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    1e72:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    1e82:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    1e92:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    1ea2:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    1eb2:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    1ec2:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    1ed2:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    1ee2:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    1ef2:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    1f02:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    1f12:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    1f22:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    1f32:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    1f42:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    1f52:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    1f62:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    1f72:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    1f82:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    1f92:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    1fa2:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    1fb2:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    1fc2:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    1fd2:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    1fe2:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    1ff2:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    2002:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    2012:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    2022:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    2032:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    2042:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    2052:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    2062:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    2072:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    2082:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    2092:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    20a2:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    20b2:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    20c2:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    20d2:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    20e2:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    20f2:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    2102:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    2112:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    2122:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    2132:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    2142:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    2152:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    2162:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    2172:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    2182:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    2192:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    21a2:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    21b2:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    21c2:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    21d2:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    21e2:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    21f2:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    2202:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    2212:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    2222:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    2232:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    2242:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    2252:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    2262:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    2272:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    2282:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    2292:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    22a2:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    22b2:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    22c2:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    22d2:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    22e2:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    22f2:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    2302:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    2312:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    2322:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    2332:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    2342:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    2352:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    2362:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    2372:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    2382:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    2392:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    23a2:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    23b2:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    23c2:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    23d2:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    23e2:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    23f2:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    2402:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    2412:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    2422:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    2432:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    2442:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    2452:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    2462:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    2472:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    2482:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    2492:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    24a2:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    24b2:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    24c2:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    24d2:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    24e2:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    24f2:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    2502:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    2512:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    2522:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    2532:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    2542:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    2552:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    2562:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    2572:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    2582:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    2592:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    25a2:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    25b2:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    25c2:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    25d2:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    25e2:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    25f2:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    2602:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    2612:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    2622:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    2632:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    2642:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    2652:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    2662:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    2672:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    2682:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    2692:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    26a2:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    26b2:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    26c2:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    26d2:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    26e2:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    26f2:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    2702:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    2712:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    2722:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    2732:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    2742:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    2752:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    2762:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    2772:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    2782:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    2792:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    27a2:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    27b2:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    27c2:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    27d2:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    27e2:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    27f2:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    2802:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    2812:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    2822:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2832:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2842:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    2852:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    2862:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    2872:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    2882:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    2892:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    28a2:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    28b2:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    28c2:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    28d2:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    28e2:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    28f2:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    2902:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    2912:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    2922:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2932:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2942:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    2952:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    2962:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    2972:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    2982:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    2992:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    29a2:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    29b2:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    29c2:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    29d2:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    29e2:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    29f2:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    2a02:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    2a12:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

00002a22 <PM_SINE_IP>:
    2a22:	00 fd f9 f6 f3 f0 ec e9 e6 e3 df dc d9 d6 d2 cf     ................
    2a32:	00 fd fa f6 f3 f0 ed ea e6 e3 e0 dd da d7 d3 d0     ................
    2a42:	00 fd fa f7 f3 f0 ed ea e7 e4 e1 de da d7 d4 d1     ................
    2a52:	00 fd fa f7 f4 f1 ee eb e7 e4 e1 de db d8 d5 d2     ................
    2a62:	00 fd fa f7 f4 f1 ee eb e8 e5 e2 df dc d9 d6 d3     ................
    2a72:	00 fd fa f7 f4 f1 ee eb e8 e6 e3 e0 dd da d7 d4     ................
    2a82:	00 fd fa f7 f4 f2 ef ec e9 e6 e3 e0 dd db d8 d5     ................
    2a92:	00 fd fa f8 f5 f2 ef ec e9 e7 e4 e1 de db d9 d6     ................
    2aa2:	00 fd fa f8 f5 f2 ef ed ea e7 e4 e2 df dc d9 d7     ................
    2ab2:	00 fd fb f8 f5 f3 f0 ed ea e8 e5 e2 e0 dd da d8     ................
    2ac2:	00 fd fb f8 f5 f3 f0 ee eb e8 e6 e3 e0 de db d9     ................
    2ad2:	00 fd fb f8 f6 f3 f1 ee eb e9 e6 e4 e1 df dc da     ................
    2ae2:	00 fd fb f8 f6 f3 f1 ee ec e9 e7 e4 e2 df dd da     ................
    2af2:	00 fe fb f9 f6 f4 f1 ef ec ea e8 e5 e3 e0 de db     ................
    2b02:	00 fe fb f9 f6 f4 f2 ef ed eb e8 e6 e3 e1 df dc     ................
    2b12:	00 fe fb f9 f7 f4 f2 f0 ed eb e9 e7 e4 e2 e0 dd     ................
    2b22:	00 fe fb f9 f7 f5 f2 f0 ee ec e9 e7 e5 e3 e0 de     ................
    2b32:	00 fe fc f9 f7 f5 f3 f1 ee ec ea e8 e6 e4 e1 df     ................
    2b42:	00 fe fc fa f7 f5 f3 f1 ef ed eb e9 e6 e4 e2 e0     ................
    2b52:	00 fe fc fa f8 f6 f4 f2 ef ed eb e9 e7 e5 e3 e1     ................
    2b62:	00 fe fc fa f8 f6 f4 f2 f0 ee ec ea e8 e6 e4 e2     ................
    2b72:	00 fe fc fa f8 f6 f4 f2 f0 ef ed eb e9 e7 e5 e3     ................
    2b82:	00 fe fc fa f8 f7 f5 f3 f1 ef ed eb e9 e8 e6 e4     ................
    2b92:	00 fe fc fb f9 f7 f5 f3 f1 f0 ee ec ea e8 e7 e5     ................
    2ba2:	00 fe fc fb f9 f7 f5 f4 f2 f0 ee ed eb e9 e7 e6     ................
    2bb2:	00 fe fd fb f9 f8 f6 f4 f2 f1 ef ed ec ea e8 e7     ................
    2bc2:	00 fe fd fb f9 f8 f6 f5 f3 f1 f0 ee ec eb e9 e8     ................
    2bd2:	00 fe fd fb fa f8 f7 f5 f3 f2 f0 ef ed ec ea e9     ................
    2be2:	00 fe fd fb fa f8 f7 f5 f4 f2 f1 ef ee ec eb e9     ................
    2bf2:	00 ff fd fc fa f9 f7 f6 f4 f3 f2 f0 ef ed ec ea     ................
    2c02:	00 ff fd fc fa f9 f8 f6 f5 f4 f2 f1 ef ee ed eb     ................
    2c12:	00 ff fd fc fb f9 f8 f7 f5 f4 f3 f2 f0 ef ee ec     ................
    2c22:	00 ff fd fc fb fa f8 f7 f6 f5 f3 f2 f1 f0 ee ed     ................
    2c32:	00 ff fe fc fb fa f9 f8 f6 f5 f4 f3 f2 f1 ef ee     ................
    2c42:	00 ff fe fd fb fa f9 f8 f7 f6 f5 f4 f2 f1 f0 ef     ................
    2c52:	00 ff fe fd fc fb fa f9 f7 f6 f5 f4 f3 f2 f1 f0     ................
    2c62:	00 ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1     ................
    2c72:	00 ff fe fd fc fb fa f9 f8 f8 f7 f6 f5 f4 f3 f2     ................
    2c82:	00 ff fe fd fc fc fb fa f9 f8 f7 f6 f5 f5 f4 f3     ................
    2c92:	00 ff fe fe fd fc fb fa f9 f9 f8 f7 f6 f5 f5 f4     ................
    2ca2:	00 ff fe fe fd fc fb fb fa f9 f8 f8 f7 f6 f5 f5     ................
    2cb2:	00 ff ff fe fd fd fc fb fa fa f9 f8 f8 f7 f6 f6     ................
    2cc2:	00 ff ff fe fd fd fc fc fb fa fa f9 f8 f8 f7 f7     ................
    2cd2:	00 ff ff fe fe fd fd fc fb fb fa fa f9 f9 f8 f8     ................
    2ce2:	00 ff ff fe fe fd fd fc fc fb fb fa fa f9 f9 f8     ................
    2cf2:	00 00 ff ff fe fe fd fd fc fc fc fb fb fa fa f9     ................
    2d02:	00 00 ff ff fe fe fe fd fd fd fc fc fb fb fb fa     ................
    2d12:	00 00 ff ff ff fe fe fe fd fd fd fd fc fc fc fb     ................
    2d22:	00 00 ff ff ff ff fe fe fe fe fd fd fd fd fc fc     ................
    2d32:	00 00 00 ff ff ff ff ff fe fe fe fe fe fe fd fd     ................
    2d42:	00 00 00 00 ff ff ff ff ff ff ff ff fe fe fe fe     ................
	...
    2d5a:	ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00     ................
	...
    2d7a:	01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01     ................
    2d8a:	01 01 01 01 02 02 02 02 00 00 00 01 01 01 01 01     ................
    2d9a:	02 02 02 02 02 02 03 03 00 00 01 01 01 01 02 02     ................
    2daa:	02 02 03 03 03 03 04 04 00 00 01 01 01 02 02 02     ................
    2dba:	03 03 03 03 04 04 04 05 00 00 01 01 02 02 02 03     ................
    2dca:	03 03 04 04 05 05 05 06 00 00 01 01 02 02 03 03     ................
    2dda:	04 04 04 05 05 06 06 07 00 01 01 02 02 03 03 04     ................
    2dea:	04 05 05 06 06 07 07 08 00 01 01 02 02 03 03 04     ................
    2dfa:	05 05 06 06 07 07 08 08 00 01 01 02 03 03 04 04     ................
    2e0a:	05 06 06 07 08 08 09 09 00 01 01 02 03 03 04 05     ................
    2e1a:	06 06 07 08 08 09 0a 0a 00 01 02 02 03 04 05 05     ................
    2e2a:	06 07 08 08 09 0a 0b 0b 00 01 02 02 03 04 05 06     ................
    2e3a:	07 07 08 09 0a 0b 0b 0c 00 01 02 03 04 04 05 06     ................
    2e4a:	07 08 09 0a 0b 0b 0c 0d 00 01 02 03 04 05 06 07     ................
    2e5a:	08 08 09 0a 0b 0c 0d 0e 00 01 02 03 04 05 06 07     ................
    2e6a:	08 09 0a 0b 0c 0d 0e 0f 00 01 02 03 04 05 06 07     ................
    2e7a:	09 0a 0b 0c 0d 0e 0f 10 00 01 02 03 05 06 07 08     ................
    2e8a:	09 0a 0b 0c 0e 0f 10 11 00 01 02 04 05 06 07 08     ................
    2e9a:	0a 0b 0c 0d 0e 0f 11 12 00 01 03 04 05 06 08 09     ................
    2eaa:	0a 0b 0d 0e 0f 10 12 13 00 01 03 04 05 07 08 09     ................
    2eba:	0b 0c 0d 0e 10 11 12 14 00 01 03 04 06 07 08 0a     ................
    2eca:	0b 0c 0e 0f 11 12 13 15 00 01 03 04 06 07 09 0a     ................
    2eda:	0c 0d 0e 10 11 13 14 16 00 02 03 05 06 08 09 0b     ................
    2eea:	0c 0e 0f 11 12 14 15 17 00 02 03 05 06 08 09 0b     ................
    2efa:	0d 0e 10 11 13 14 16 17 00 02 03 05 07 08 0a 0b     ................
    2f0a:	0d 0f 10 12 14 15 17 18 00 02 03 05 07 08 0a 0c     ................
    2f1a:	0e 0f 11 13 14 16 18 19 00 02 04 05 07 09 0b 0c     ................
    2f2a:	0e 10 12 13 15 17 19 1a 00 02 04 05 07 09 0b 0d     ................
    2f3a:	0f 10 12 14 16 18 19 1b 00 02 04 06 08 09 0b 0d     ................
    2f4a:	0f 11 13 15 17 18 1a 1c 00 02 04 06 08 0a 0c 0e     ................
    2f5a:	10 11 13 15 17 19 1b 1d 00 02 04 06 08 0a 0c 0e     ................
    2f6a:	10 12 14 16 18 1a 1c 1e 00 02 04 06 08 0a 0c 0e     ................
    2f7a:	11 13 15 17 19 1b 1d 1f 00 02 04 06 09 0b 0d 0f     ................
    2f8a:	11 13 15 17 1a 1c 1e 20 00 02 04 07 09 0b 0d 0f     ....... ........
    2f9a:	12 14 16 18 1a 1c 1f 21 00 02 05 07 09 0b 0e 10     .......!........
    2faa:	12 14 17 19 1b 1d 20 22 00 02 05 07 09 0c 0e 10     ...... "........
    2fba:	13 15 17 19 1c 1e 20 23 00 02 05 07 0a 0c 0e 11     ...... #........
    2fca:	13 15 18 1a 1d 1f 21 24 00 02 05 07 0a 0c 0f 11     ......!$........
    2fda:	14 16 18 1b 1d 20 22 25 00 03 05 08 0a 0d 0f 12     ..... "%........
    2fea:	14 17 19 1c 1e 21 23 26 00 03 05 08 0a 0d 0f 12     .....!#&........
    2ffa:	15 17 1a 1c 1f 21 24 26 00 03 05 08 0b 0d 10 12     .....!$&........
    300a:	15 18 1a 1d 20 22 25 27 00 03 05 08 0b 0d 10 13     .... "%'........
    301a:	16 18 1b 1e 20 23 26 28 00 03 06 08 0b 0e 11 13     .... #&(........
    302a:	16 19 1c 1e 21 24 27 29 00 03 06 08 0b 0e 11 14     ....!$')........
    303a:	17 19 1c 1f 22 25 27 2a 00 03 06 09 0c 0e 11 14     ...."%'*........
    304a:	17 1a 1d 20 23 25 28 2b 00 03 06 09 0c 0f 12 15     ... #%(+........
    305a:	18 1a 1d 20 23 26 29 2c 00 03 06 09 0c 0f 12 15     ... #&),........
    306a:	18 1b 1e 21 24 27 2a 2d 00 03 06 09 0c 0f 12 15     ...!$'*-........
    307a:	19 1c 1f 22 25 28 2b 2e 00 03 06 09 0d 10 13 16     ..."%(+.........
    308a:	19 1c 1f 22 26 29 2c 2f 00 03 06 0a 0d 10 13 16     ..."&),/........
    309a:	1a 1d 20 23 26 29 2d 30                             .. #&)-0

000030a2 <PM_HELP_HDR_1>:
    30a2:	0d 0a 0d 0a 0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a     ......**********
    30b2:	2a 2a 0d 0a 00                                      **...

000030b7 <PM_HELP_HDR_2>:
    30b7:	2a 20 43 4f 4d 4d 41 4e 44 53 20 2a 0d 0a 2a 2a     * COMMANDS *..**
    30c7:	2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 0d 0a 0d 0a 00        **********.....

000030d6 <PM_HELP__HASH_1>:
    30d6:	23 09 09 61 6e 79 20 74 65 78 74 20 69 73 20 74     #..any text is t
    30e6:	72 61 6e 73 66 65 72 65 64 20 74 6f 20 74 68 65     ransfered to the
    30f6:	20 53 49 4d 38 30 38 2e 0d 0a 00                     SIM808....

00003101 <PM_HELP_ADC_1>:
    3101:	61 64 63 3d 09 09 30 3a 20 74 75 72 6e 20 41 44     adc=..0: turn AD
    3111:	43 41 20 61 6e 64 20 41 44 43 42 20 6f 66 66 2c     CA and ADCB off,
    3121:	20 00                                                .

00003123 <PM_HELP_ADC_2>:
    3123:	31 3a 20 74 75 72 6e 20 41 44 43 41 20 61 6e 64     1: turn ADCA and
    3133:	20 41 44 43 42 20 6f 6e 2e 0d 0a 00                  ADCB on....

0000313f <PM_HELP_APRS_1>:
    313f:	61 70 72 73 3d 09 09 30 3a 20 4f 46 46 2c 20 31     aprs=..0: OFF, 1
    314f:	3a 20 4f 4e 2e 0d 0a 00                             : ON....

00003157 <PM_HELP_APRS_2>:
    3157:	09 09 72 69 6e 67 3a 20 53 69 6d 75 6c 61 74 65     ..ring: Simulate
    3167:	20 52 49 4e 47 20 61 6e 64 20 64 6f 20 41 50 52      RING and do APR
    3177:	53 20 6d 65 73 73 61 67 69 6e 67 2e 0d 0a 00        S messaging....

00003186 <PM_HELP_APRS_3>:
    3186:	09 09 63 61 6c 6c 3d 3c 73 74 72 3e 3a 20 63 61     ..call=<str>: ca
    3196:	6c 6c 73 69 67 6e 2e 0d 0a 00                       llsign....

000031a0 <PM_HELP_APRS_4>:
    31a0:	09 09 73 73 69 64 3d 5b 2d 5d 30 2d 31 35 3a 20     ..ssid=[-]0-15: 
    31b0:	53 53 49 44 2e 0d 0a 00                             SSID....

000031b8 <PM_HELP_APRS_5>:
    31b8:	09 09 73 5f 6e 61 6d 65 3d 3c 73 74 72 3e 3a 20     ..s_name=<str>: 
    31c8:	41 50 52 53 20 53 65 72 76 69 63 65 20 6e 61 6d     APRS Service nam
    31d8:	65 2e 0d 0a 00                                      e....

000031dd <PM_HELP_APRS_6>:
    31dd:	09 09 73 5f 75 73 65 72 3d 3c 73 74 72 3e 3a 20     ..s_user=<str>: 
    31ed:	41 50 52 53 20 53 65 72 76 69 63 65 20 75 73 65     APRS Service use
    31fd:	72 20 6c 6f 67 69 6e 2e 0d 0a 00                    r login....

00003208 <PM_HELP_APRS_7>:
    3208:	09 09 73 5f 70 77 64 3d 3c 73 74 72 3e 3a 20 41     ..s_pwd=<str>: A
    3218:	50 52 53 20 53 65 72 76 69 63 65 20 70 61 73 73     PRS Service pass
    3228:	77 6f 72 64 2e 0d 0a 00                             word....

00003230 <PM_HELP_APRS_8>:
    3230:	09 09 69 70 5f 70 72 6f 74 6f 3d 3c 73 74 72 3e     ..ip_proto=<str>
    3240:	3a 20 41 50 52 53 20 49 50 20 70 72 6f 74 6f 63     : APRS IP protoc
    3250:	6f 6c 20 28 54 43 50 2c 20 55 44 50 29 2e 0d 0a     ol (TCP, UDP)...
	...

00003261 <PM_HELP_APRS_9>:
    3261:	09 09 69 70 5f 6e 61 6d 65 3d 3c 73 74 72 3e 3a     ..ip_name=<str>:
    3271:	20 41 50 52 53 20 49 50 20 68 6f 73 74 20 6e 61      APRS IP host na
    3281:	6d 65 2e 0d 0a 00                                   me....

00003287 <PM_HELP_APRS_10>:
    3287:	09 09 69 70 5f 70 6f 72 74 3d 30 2d 36 35 35 33     ..ip_port=0-6553
    3297:	35 3a 20 41 50 52 53 20 49 50 20 70 6f 72 74 2e     5: APRS IP port.
    32a7:	0d 0a 00                                            ...

000032aa <PM_HELP_APRS_11>:
    32aa:	09 09 68 5f 75 73 65 72 3d 3c 73 74 72 3e 3a 20     ..h_user=<str>: 
    32ba:	41 50 52 53 20 48 6f 73 74 20 75 73 65 72 20 6c     APRS Host user l
    32ca:	6f 67 69 6e 2e 0d 0a 00                             ogin....

000032d2 <PM_HELP_APRS_12>:
    32d2:	09 09 68 5f 70 77 64 3d 3c 73 74 72 3e 3a 20 41     ..h_pwd=<str>: A
    32e2:	50 52 53 20 48 6f 73 74 20 70 61 73 73 77 6f 72     PRS Host passwor
    32f2:	64 2e 0d 0a 00                                      d....

000032f7 <PM_HELP_AT_1>:
    32f7:	41 54 09 09 43 4d 44 20 74 6f 20 73 65 6e 64 20     AT..CMD to send 
    3307:	74 6f 20 74 68 65 20 53 49 4d 38 30 38 2e 0d 0a     to the SIM808...
	...

00003318 <PM_HELP_BIAS_1>:
    3318:	62 69 61 73 3d 09 09 30 2d 36 33 3a 20 62 69 61     bias=..0-63: bia
    3328:	73 20 76 6f 6c 74 61 67 65 20 00                    s voltage .

00003333 <PM_HELP_BIAS_2>:
    3333:	66 6f 72 20 4c 43 44 20 63 6f 6e 74 72 61 73 74     for LCD contrast
    3343:	2e 0d 0a 00                                         ....

00003347 <PM_HELP_BL_1>:
    3347:	62 6c 3d 09 09 30 2d 32 35 35 3a 20 62 61 63 6b     bl=..0-255: back
    3357:	6c 69 67 68 74 20 50 57 4d 2c 20 00                 light PWM, .

00003363 <PM_HELP_BL_2>:
    3363:	2d 31 3a 20 41 55 54 4f 2c 20 2d 32 3a 20 54 55     -1: AUTO, -2: TU
    3373:	52 4e 4c 49 47 48 54 20 73 70 65 63 69 61 6c 2e     RNLIGHT special.
    3383:	0d 0a 00                                            ...

00003386 <PM_HELP_CAL_1>:
    3386:	63 61 6c 3d 09 09 64 65 66 61 75 6c 74 73 3a 20     cal=..defaults: 
    3396:	73 61 76 65 20 64 65 66 61 75 6c 74 20 76 61 6c     save default val
    33a6:	75 65 73 20 00                                      ues .

000033ab <PM_HELP_CAL_2>:
    33ab:	74 6f 20 45 45 50 52 4f 4d 2e 0d 0a 00              to EEPROM....

000033b8 <PM_HELP_CAL_3>:
    33b8:	09 09 61 63 63 65 6c 78 3a 20 58 2d 61 78 69 73     ..accelx: X-axis
    33c8:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 59 2f      1g fact-cal, Y/
    33d8:	5a 20 6f 66 66 73 65 74 2d 63 61 6c 2e 0d 0a 00     Z offset-cal....

000033e8 <PM_HELP_CAL_4>:
    33e8:	09 09 61 63 63 65 6c 79 3a 20 59 2d 61 78 69 73     ..accely: Y-axis
    33f8:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 58 2f      1g fact-cal, X/
    3408:	5a 20 6f 66 66 73 65 74 2d 63 61 6c 2e 0d 0a 00     Z offset-cal....

00003418 <PM_HELP_CAL_5>:
    3418:	09 09 61 63 63 65 6c 7a 3a 20 5a 2d 61 78 69 73     ..accelz: Z-axis
    3428:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 58 2f      1g fact-cal, X/
    3438:	59 20 6f 66 66 73 65 74 2d 63 61 6c 2e 0d 0a 00     Y offset-cal....

00003448 <PM_HELP_CAL_6>:
    3448:	09 09 67 79 72 6f 3a 20 72 65 64 75 63 65 20 47     ..gyro: reduce G
    3458:	59 52 4f 20 6f 66 66 73 65 74 20 65 72 72 6f 72     YRO offset error
    3468:	73 2e 0d 0a 00                                      s....

0000346d <PM_HELP_DAC_1>:
    346d:	64 61 63 3d 09 09 30 3a 20 74 75 72 6e 20 44 41     dac=..0: turn DA
    347d:	43 42 20 6f 66 66 2c 20 00                          CB off, .

00003486 <PM_HELP_DAC_2>:
    3486:	31 3a 20 74 75 72 6e 20 44 41 43 42 20 6f 6e 2e     1: turn DACB on.
    3496:	0d 0a 00                                            ...

00003499 <PM_HELP_DDS_1>:
    3499:	64 64 73 3d 61 2c 62 2c 63 09 61 3a 20 44 44 53     dds=a,b,c.a: DDS
    34a9:	30 20 66 72 65 71 75 65 6e 63 79 20 6d 48 7a 2c     0 frequency mHz,
    34b9:	20 00                                                .

000034bb <PM_HELP_DDS_2>:
    34bb:	62 3a 20 44 44 53 31 20 6d 48 7a 2c 20 00           b: DDS1 mHz, .

000034c9 <PM_HELP_DDS_3>:
    34c9:	63 3a 20 73 74 61 72 74 69 6e 67 20 70 68 61 73     c: starting phas
    34d9:	65 20 6f 66 20 44 44 53 31 2d 44 44 53 30 20 64     e of DDS1-DDS0 d
    34e9:	65 67 2e 0d 0a 00                                   eg....

000034ef <PM_HELP_EB_1>:
    34ef:	65 62 3d 09 09 30 3a 20 65 72 72 6f 72 20 62 65     eb=..0: error be
    34ff:	65 70 20 4f 46 46 2c 20 31 3a 20 4f 4e 2e 0d 0a     ep OFF, 1: ON...
	...

00003510 <PM_HELP_ENV_T_1>:
    3510:	65 6e 76 5f 74 3d 09 09 74 65 6d 70 3a 20 65 6e     env_t=..temp: en
    3520:	76 69 72 6f 6e 6d 65 6e 74 20 74 65 6d 70 20 69     vironment temp i
    3530:	6e 20 64 65 67 43 2e 0d 0a 00                       n degC....

0000353a <PM_HELP_GSM_1>:
    353a:	67 73 6d 3d 09 09 30 3a 20 4f 46 46 2c 20 31 3a     gsm=..0: OFF, 1:
    354a:	20 4f 4e 2e 0d 0a 00                                 ON....

00003551 <PM_HELP_GSM_2>:
    3551:	09 09 61 70 72 73 3d 30 3a 20 41 50 52 53 20 76     ..aprs=0: APRS v
    3561:	69 61 20 47 53 4d 20 4f 46 46 2c 20 31 3a 20 4f     ia GSM OFF, 1: O
    3571:	4e 2e 0d 0a 00                                      N....

00003576 <PM_HELP_GSM_3>:
    3576:	09 09 70 69 6e 3d 3c 70 69 6e 3e 3a 20 74 68 65     ..pin=<pin>: the
    3586:	20 50 49 4e 20 6f 66 20 74 68 65 20 47 53 4d 20      PIN of the GSM 
    3596:	73 6d 61 72 74 20 63 61 72 64 2e 0d 0a 00           smart card....

000035a4 <PM_HELP_HELP_1>:
    35a4:	68 65 6c 70 09 09 54 68 69 73 20 69 6e 66 6f 72     help..This infor
    35b4:	6d 61 74 69 6f 6e 20 70 61 67 65 20 00              mation page .

000035c1 <PM_HELP_HELP_2>:
    35c1:	61 62 6f 75 74 20 61 6c 6c 20 61 76 61 69 6c 61     about all availa
    35d1:	62 6c 65 20 63 6f 6d 6d 61 6e 64 73 2e 0d 0a 00     ble commands....

000035e1 <PM_HELP_INFO_1>:
    35e1:	69 6e 66 6f 3d 09 09 30 2d 32 35 35 3a 20 28 62     info=..0-255: (b
    35f1:	69 74 6d 61 73 6b 29 20 2d 2d 3e 20 30 3a 20 4f     itmask) --> 0: O
    3601:	46 46 2c 0d 0a 00                                   FF,...

00003607 <PM_HELP_INFO_2>:
    3607:	09 09 2d 20 30 78 30 31 3a 20 41 54 78 6d 65 67     ..- 0x01: ATxmeg
    3617:	61 2e 0d 0a 00                                      a....

0000361c <PM_HELP_INFO_3>:
    361c:	09 09 2d 20 30 78 30 32 3a 20 53 49 4d 38 30 38     ..- 0x02: SIM808
    362c:	2e 0d 0a 00                                         ....

00003630 <PM_HELP_INFO_4>:
    3630:	09 09 2d 20 30 78 30 34 3a 20 31 50 50 53 2f 50     ..- 0x04: 1PPS/P
    3640:	4c 4c 2e 0d 0a 00                                   LL....

00003646 <PM_HELP_KB_1>:
    3646:	6b 62 3d 09 09 30 3a 20 6b 65 79 20 62 65 65 70     kb=..0: key beep
    3656:	20 4f 46 46 2c 20 31 3a 20 4f 4e 2e 0d 0a 00         OFF, 1: ON....

00003665 <PM_HELP_PT_1>:
    3665:	70 74 3d 09 09 30 3a 20 70 69 74 63 68 20 74 6f     pt=..0: pitch to
    3675:	6e 65 20 4f 46 46 2c 20 00                          ne OFF, .

0000367e <PM_HELP_PT_2>:
    367e:	31 3a 20 74 75 72 6e 20 73 70 65 65 64 2c 20 32     1: turn speed, 2
    368e:	3a 20 76 61 72 69 6f 6d 65 74 65 72 2e 0d 0a 00     : variometer....

0000369e <PM_HELP_QNH_AUTO_1>:
    369e:	71 6e 68 3d 09 09 61 75 74 6f 3a 20 68 65 69 67     qnh=..auto: heig
    36ae:	68 74 20 69 73 20 74 61 6b 65 6e 20 66 72 6f 6d     ht is taken from
    36be:	20 47 50 53 2e 0d 0a 00                              GPS....

000036c6 <PM_HELP_QNH_M_1>:
    36c6:	71 6e 68 5f 6d 3d 09 09 68 65 69 67 68 74 3a 20     qnh_m=..height: 
    36d6:	66 69 78 65 64 20 76 61 6c 75 65 20 69 6e 20 6d     fixed value in m
    36e6:	65 74 65 72 73 2e 0d 0a 00                          eters....

000036ef <PM_HELP_RESET_1>:
    36ef:	72 65 73 65 74 3d 09 09 31 3a 20 72 65 62 6f 6f     reset=..1: reboo
    36ff:	74 20 41 4c 4c 2e 0d 0a 00                          t ALL....

00003708 <PM_HELP_SHUT_1>:
    3708:	73 68 75 74 09 09 53 68 75 74 64 6f 77 6e 20 74     shut..Shutdown t
    3718:	68 69 73 20 64 65 76 69 63 65 2e 0d 0a 00           his device....

00003726 <PM_HELP_XO_1>:
    3726:	78 6f 3d 09 09 30 2d 36 35 35 33 35 3a 20 56 43     xo=..0-65535: VC
    3736:	54 43 58 4f 20 70 75 6c 6c 20 76 6f 6c 74 61 67     TCXO pull voltag
    3746:	65 2c 20 00                                         e, .

0000374a <PM_HELP_XO_2>:
    374a:	2d 31 3a 20 50 4c 4c 20 4f 4e 2e 0d 0a 00           -1: PLL ON....

00003758 <PM_IP_CMD_NewLine>:
    3758:	0d 0a 00                                            ...

0000375b <PM_IP_CMD_CmdLine>:
    375b:	0d 0a 3e 20 00                                      ..> .

00003760 <PM_IP_CMD_adc>:
    3760:	61 64 63 3d 00                                      adc=.

00003765 <PM_IP_CMD_aprs_num>:
    3765:	61 70 72 73 3d 00                                   aprs=.

0000376b <PM_IP_CMD_aprs_ring>:
    376b:	61 70 72 73 3d 72 69 6e 67 00                       aprs=ring.

00003775 <PM_IP_CMD_aprs_call>:
    3775:	61 70 72 73 3d 63 61 6c 6c 3d 00                    aprs=call=.

00003780 <PM_IP_CMD_aprs_ssid>:
    3780:	61 70 72 73 3d 73 73 69 64 3d 00                    aprs=ssid=.

0000378b <PM_IP_CMD_aprs_link_name>:
    378b:	61 70 72 73 3d 73 5f 6e 61 6d 65 3d 00              aprs=s_name=.

00003798 <PM_IP_CMD_aprs_link_user>:
    3798:	61 70 72 73 3d 73 5f 75 73 65 72 3d 00              aprs=s_user=.

000037a5 <PM_IP_CMD_aprs_link_pwd>:
    37a5:	61 70 72 73 3d 73 5f 70 77 64 3d 00                 aprs=s_pwd=.

000037b1 <PM_IP_CMD_aprs_ip_proto>:
    37b1:	61 70 72 73 3d 69 70 5f 70 72 6f 74 6f 3d 00        aprs=ip_proto=.

000037c0 <PM_IP_CMD_aprs_ip_name>:
    37c0:	61 70 72 73 3d 69 70 5f 6e 61 6d 65 3d 00           aprs=ip_name=.

000037ce <PM_IP_CMD_aprs_ip_port>:
    37ce:	61 70 72 73 3d 69 70 5f 70 6f 72 74 3d 00           aprs=ip_port=.

000037dc <PM_IP_CMD_aprs_user>:
    37dc:	61 70 72 73 3d 75 73 65 72 3d 00                    aprs=user=.

000037e7 <PM_IP_CMD_aprs_pwd>:
    37e7:	61 70 72 73 3d 70 77 64 3d 00                       aprs=pwd=.

000037f1 <PM_IP_CMD_AT>:
    37f1:	41 54 00                                            AT.

000037f4 <PM_IP_CMD_A_slash>:
    37f4:	41 2f 00                                            A/.

000037f7 <PM_IP_CMD_bias>:
    37f7:	62 69 61 73 3d 00                                   bias=.

000037fd <PM_IP_CMD_bl>:
    37fd:	62 6c 3d 00                                         bl=.

00003801 <PM_IP_CMD_cal_accelx>:
    3801:	63 61 6c 3d 61 63 63 65 6c 78 00                    cal=accelx.

0000380c <PM_IP_CMD_cal_accely>:
    380c:	63 61 6c 3d 61 63 63 65 6c 79 00                    cal=accely.

00003817 <PM_IP_CMD_cal_accelz>:
    3817:	63 61 6c 3d 61 63 63 65 6c 7a 00                    cal=accelz.

00003822 <PM_IP_CMD_cal_defaults>:
    3822:	63 61 6c 3d 64 65 66 61 75 6c 74 73 00              cal=defaults.

0000382f <PM_IP_CMD_cal_gyro>:
    382f:	63 61 6c 3d 67 79 72 6f 00                          cal=gyro.

00003838 <PM_IP_CMD_dac>:
    3838:	64 61 63 3d 00                                      dac=.

0000383d <PM_IP_CMD_dds>:
    383d:	64 64 73 3d 00                                      dds=.

00003842 <PM_IP_CMD_eb>:
    3842:	65 62 3d 00                                         eb=.

00003846 <PM_IP_CMD_env_t>:
    3846:	65 6e 76 5f 74 3d 00                                env_t=.

0000384d <PM_IP_CMD_gsm_num>:
    384d:	67 73 6d 3d 00                                      gsm=.

00003852 <PM_IP_CMD_gsm_aprs>:
    3852:	67 73 6d 3d 61 70 72 73 3d 00                       gsm=aprs=.

0000385c <PM_IP_CMD_gsm_pin>:
    385c:	67 73 6d 3d 70 69 6e 3d 00                          gsm=pin=.

00003865 <PM_IP_CMD_help>:
    3865:	68 65 6c 70 00                                      help.

0000386a <PM_IP_CMD_info>:
    386a:	69 6e 66 6f 3d 00                                   info=.

00003870 <PM_IP_CMD_kb>:
    3870:	6b 62 3d 00                                         kb=.

00003874 <PM_IP_CMD_pt>:
    3874:	70 74 3d 00                                         pt=.

00003878 <PM_IP_CMD_qnh_auto>:
    3878:	71 6e 68 3d 61 75 74 6f 00                          qnh=auto.

00003881 <PM_IP_CMD_qnh_m>:
    3881:	71 6e 68 5f 6d 3d 00                                qnh_m=.

00003888 <PM_IP_CMD_reset>:
    3888:	72 65 73 65 74 3d 00                                reset=.

0000388f <PM_IP_CMD_shut>:
    388f:	73 68 75 74 00                                      shut.

00003894 <PM_IP_CMD_xo>:
    3894:	78 6f 3d 00                                         xo=.

00003898 <PM_UNKNOWN_01>:
    3898:	0d 0a 3f 3f 3f 20 75 6e 6b 6e 6f 77 6e 20 63 6f     ..??? unknown co
    38a8:	6d 6d 61 6e 64 20 2d 20 66 6f 72 20 61 73 73 69     mmand - for assi
    38b8:	73 74 61 6e 63 65 20 65 6e 74 65 72 20 20 68 65     stance enter  he
    38c8:	6c 70 0d 0a 00                                      lp...

000038cd <PM_FORMAT_02LD>:
    38cd:	25 30 32 6c 64 00                                   %02ld.

000038d3 <PM_FORMAT_03LD>:
    38d3:	25 30 33 6c 64 00                                   %03ld.

000038d9 <PM_FORMAT_4LD>:
    38d9:	25 34 6c 64 00                                      %4ld.

000038de <PM_FORMAT_4F1>:
    38de:	25 34 2e 31 66 00                                   %4.1f.

000038e4 <PM_FORMAT_5F1>:
    38e4:	25 35 2e 31 66 00                                   %5.1f.

000038ea <PM_FORMAT_5F3>:
    38ea:	25 35 2e 33 66 00                                   %5.3f.

000038f0 <PM_FORMAT_05LD>:
    38f0:	25 30 35 6c 64 00                                   %05ld.

000038f6 <PM_FORMAT_05F2>:
    38f6:	25 30 35 2e 32 66 00                                %05.2f.

000038fd <PM_FORMAT_07F2>:
    38fd:	25 30 37 2e 32 66 00                                %07.2f.

00003904 <PM_FORMAT_KMPH>:
    3904:	6b 6d 68 00                                         kmh.

00003908 <PM_TWI1_INIT_HYGRO_01>:
    3908:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48     ..TWI-onboard: H
    3918:	79 67 72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d     ygro SHT31-DIS -
    3928:	20 49 32 43 20 61 64 64 72 65 73 73 3a 20 30 78      I2C address: 0x
    3938:	25 30 32 58 0d 0a 00                                %02X...

0000393f <PM_TWI1_INIT_HYGRO_02>:
    393f:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    394f:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    395f:	20 61 64 64 72 65 73 73 20 4e 41 43 4b 20 2f 20      address NACK / 
    396f:	27 62 72 65 61 6b 27 20 62 61 64 20 72 65 73 70     'break' bad resp
    397f:	6f 6e 73 65 0d 0a 00                                onse...

00003986 <PM_TWI1_INIT_HYGRO_03>:
    3986:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    3996:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    39a6:	20 20 20 20 73 74 61 74 75 73 3a 20 30 78 25 30         status: 0x%0
    39b6:	34 58 0d 0a 00                                      4X...

000039bb <PM_TWI1_INIT_HYGRO_04>:
    39bb:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    39cb:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

000039d9 <PM_TWI1_INIT_HYGRO_05>:
    39d9:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    39e9:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    39f9:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00003a0a <PM_TWI1_INIT_ONBOARD_HYGRO_OK>:
    3a0a:	49 6e 69 74 3a 20 48 79 67 72 6f 20 73 75 63 63     Init: Hygro succ
    3a1a:	65 73 73 00                                         ess.

00003a1e <PM_TWI1_INIT_GYRO_01>:
    3a1e:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47     ..TWI-onboard: G
    3a2e:	79 72 6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20     yro MPU-9250 -  
    3a3e:	20 49 32 43 20 61 64 64 72 65 73 73 3a 20 30 78      I2C address: 0x
    3a4e:	25 30 32 58 2c 20 30 78 25 30 32 58 0d 0a 00        %02X, 0x%02X...

00003a5d <PM_TWI1_INIT_GYRO_02>:
    3a5d:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    3a6d:	6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20 20 20     o MPU-9250 -    
    3a7d:	20 20 20 27 72 65 73 65 74 20 31 27 20 62 61 64        'reset 1' bad
    3a8d:	20 72 65 73 70 6f 6e 73 65 0d 0a 00                  response...

00003a99 <PM_TWI1_INIT_GYRO_03>:
    3a99:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    3aa9:	6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20 20 20     o MPU-9250 -    
    3ab9:	20 20 20 76 65 72 73 69 6f 6e 3a 20 30 78 25 30        version: 0x%0
    3ac9:	32 58 2c 20 30 78 25 30 32 58 0d 0a 00              2X, 0x%02X...

00003ad6 <PM_TWI1_INIT_GYRO_04>:
    3ad6:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    3ae6:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00003af4 <PM_TWI1_INIT_GYRO_05>:
    3af4:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    3b04:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    3b14:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00003b25 <PM_TWI1_INIT_ONBOARD_GYRO_OK>:
    3b25:	49 6e 69 74 3a 20 47 79 72 6f 20 20 73 75 63 63     Init: Gyro  succ
    3b35:	65 73 73 00                                         ess.

00003b39 <PM_TWI1_INIT_BARO_01>:
    3b39:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42     ..TWI-onboard: B
    3b49:	61 72 6f 20 4d 53 35 36 30 37 30 32 42 41 30 33     aro MS560702BA03
    3b59:	2d 35 30 20 2d 20 20 49 32 43 20 61 64 64 72 65     -50 -  I2C addre
    3b69:	73 73 3a 20 30 78 25 30 32 58 0d 0a 00              ss: 0x%02X...

00003b76 <PM_TWI1_INIT_BARO_02>:
    3b76:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    3b86:	44 20 72 65 61 64 69 6e 67 20 73 65 72 69 61 6c     D reading serial
    3b96:	2f 43 52 43 20 77 6f 72 64 2e 20 28 73 63 3d 25     /CRC word. (sc=%
    3ba6:	64 29 0d 0a 00                                      d)...

00003bab <PM_TWI1_INIT_BARO_03>:
    3bab:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42 61 72     TWI-onboard: Bar
    3bbb:	6f 20 4d 53 35 36 30 37 30 32 42 41 30 33 2d 35     o MS560702BA03-5
    3bcb:	30 20 2d 20 20 20 20 20 20 73 65 72 69 61 6c 23     0 -      serial#
    3bdb:	3a 20 25 64 0d 0a 00                                : %d...

00003be2 <PM_TWI1_INIT_BARO_04>:
    3be2:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    3bf2:	44 20 72 65 61 64 69 6e 67 20 50 52 4f 4d 20 61     D reading PROM a
    3c02:	64 64 72 65 73 73 20 25 64 2e 20 28 73 63 3d 25     ddress %d. (sc=%
    3c12:	64 29 0d 0a 00                                      d)...

00003c17 <PM_TWI1_INIT_BARO_05>:
    3c17:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    3c27:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00003c35 <PM_TWI1_INIT_BARO_06>:
    3c35:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    3c45:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    3c55:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00003c66 <PM_TWI1_INIT_ONBOARD_BARO_OK>:
    3c66:	49 6e 69 74 3a 20 42 61 72 6f 20 20 73 75 63 63     Init: Baro  succ
    3c76:	65 73 73 00                                         ess.

00003c7a <PM_TWI1_INIT_ONBOARD_01>:
    3c7a:	2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 0d 0a 0d 0a 00     -----------.....

00003c8a <PM_TWIHEADER_FINDMESAT>:
    3c8a:	46 69 6e 64 4d 65 53 41 54 00                       FindMeSAT.

00003c94 <PM_TWIHEADER_BY_DF4IAH>:
    3c94:	62 79 20 44 46 34 49 41 48 00                       by DF4IAH.

00003c9e <PM_TWIINIT_DATE_TIME>:
    3c9e:	20 20 20 20 2d 20 20 2d 20 20 20 20 20 3a 20 20         -  -     :  
    3cae:	3a 20 20 20 55 54 43 00                             :   UTC.

00003cb6 <PM_TWIINIT_MP_TEMP>:
    3cb6:	6d 50 20 54 65 6d 70 20 3d 00                       mP Temp =.

00003cc0 <PM_TWIINIT_MP_UUSB>:
    3cc0:	55 75 73 62 20 3d 00                                Uusb =.

00003cc7 <PM_TWIINIT_MP_UBAT>:
    3cc7:	55 62 61 74 20 3d 00                                Ubat =.

00003cce <PM_TWIINIT_MP_UVCTCXO>:
    3cce:	55 76 63 74 63 78 6f 20 3d 00                       Uvctcxo =.

00003cd8 <PM_TWIINIT_ENV_TEMP>:
    3cd8:	45 6e 76 54 65 6d 70 20 3d 00                       EnvTemp =.

00003ce2 <PM_TWIINIT_ENV_RELH>:
    3ce2:	45 6e 76 52 65 6c 48 20 3d 00                       EnvRelH =.

00003cec <PM_TWIINIT_DP_TEMP>:
    3cec:	44 50 5f 54 65 6d 70 20 3d 00                       DP_Temp =.

00003cf6 <PM_TWIINIT_QNH>:
    3cf6:	51 4e 48 20 68 50 61 20 3d 00                       QNH hPa =.

00003d00 <PM_TWIINIT_C>:
    3d00:	43 00                                               C.

00003d02 <PM_TWIINIT_V>:
    3d02:	56 00                                               V.

00003d04 <PM_TWIINIT_P100>:
    3d04:	25 00                                               %.

00003d06 <PM_TWIINIT_GX>:
    3d06:	47 78 00                                            Gx.

00003d09 <PM_TWIINIT_GY>:
    3d09:	47 79 00                                            Gy.

00003d0c <PM_TWIINIT_GZ>:
    3d0c:	47 7a 00                                            Gz.

00003d0f <PM_TWIINIT_MAGNETICS>:
    3d0f:	4d 61 67 6e 65 74 69 63 73 00                       Magnetics.

00003d19 <PM_TWIINIT_ACCEL>:
    3d19:	41 63 63 65 6c 2e 00                                Accel..

00003d20 <PM_APRS_TX_HTTP_L1>:
    3d20:	50 4f 53 54 20 2f 20 48 54 54 50 2f 31 2e 31 0d     POST / HTTP/1.1.
    3d30:	0a 00                                               ..

00003d32 <PM_APRS_TX_HTTP_L2>:
    3d32:	43 6f 6e 74 65 6e 74 2d 4c 65 6e 67 74 68 3a 20     Content-Length: 
    3d42:	25 64 0d 0a 00                                      %d...

00003d47 <PM_APRS_TX_HTTP_L3>:
    3d47:	43 6f 6e 74 65 6e 74 2d 54 79 70 65 3a 20 61 70     Content-Type: ap
    3d57:	70 6c 69 63 61 74 69 6f 6e 2f 6f 63 74 65 74 2d     plication/octet-
    3d67:	73 74 72 65 61 6d 0d 0a 00                          stream...

00003d70 <PM_APRS_TX_HTTP_L4>:
    3d70:	41 63 63 65 70 74 2d 54 79 70 65 3a 20 74 65 78     Accept-Type: tex
    3d80:	74 2f 70 6c 61 69 6e 0d 0a 0d 0a 00                 t/plain.....

00003d8c <PM_APRS_TX_LOGIN>:
    3d8c:	75 73 65 72 20 25 73 20 70 61 73 73 20 25 73 20     user %s pass %s 
    3d9c:	76 65 72 73 20 25 73 20 25 73 0d 0a 00              vers %s %s...

00003da9 <PM_APRS_TX_FORWARD>:
    3da9:	25 73 25 73 3e 41 50 52 53 2c 54 43 50 49 50 2a     %s%s>APRS,TCPIP*
    3db9:	3a 00                                               :.

00003dbb <PM_APRS_TX_POS>:
    3dbb:	21 25 30 32 64 25 35 2e 32 66 25 63 25 63 25 30     !%02d%5.2f%c%c%0
    3dcb:	33 64 25 35 2e 32 66 25 63 25 63 25 30 33 64 2f     3d%5.2f%c%c%03d/
    3ddb:	25 30 33 64 00                                      %03d.

00003de0 <PM_APRS_TX_N1>:
    3de0:	25 63 47 78 3d 25 2b 30 36 2e 31 66 64 20 47 79     %cGx=%+06.1fd Gy
    3df0:	3d 25 2b 30 36 2e 31 66 64 20 47 7a 3d 25 2b 30     =%+06.1fd Gz=%+0
    3e00:	36 2e 31 66 64 00                                   6.1fd.

00003e06 <PM_APRS_TX_N2>:
    3e06:	25 63 41 78 3d 25 2b 36 2e 33 66 67 20 41 79 3d     %cAx=%+6.3fg Ay=
    3e16:	25 2b 36 2e 33 66 67 20 41 7a 3d 25 2b 36 2e 33     %+6.3fg Az=%+6.3
    3e26:	66 67 00                                            fg.

00003e29 <PM_APRS_TX_N3>:
    3e29:	25 63 4d 78 3d 25 2b 36 2e 31 66 75 54 20 4d 79     %cMx=%+6.1fuT My
    3e39:	3d 25 2b 36 2e 31 66 75 54 20 4d 7a 3d 25 2b 36     =%+6.1fuT Mz=%+6
    3e49:	2e 31 66 75 54 00                                   .1fuT.

00003e4f <PM_APRS_TX_N4>:
    3e4f:	25 63 2f 41 3d 25 30 36 6c 64 20 44 50 3d 25 2b     %c/A=%06ld DP=%+
    3e5f:	35 2e 32 66 43 20 51 4e 48 3d 25 37 2e 32 66 68     5.2fC QNH=%7.2fh
    3e6f:	50 61 00                                            Pa.

00003e72 <PM_APRS_TX_MSGEND>:
    3e72:	0d 0a 00                                            ...

00003e75 <PM_GSM_IP_PROTO_TCP_STR>:
    3e75:	54 43 50 00                                         TCP.

00003e79 <PM_GSM_IP_PROTO_UDP_STR>:
    3e79:	55 44 50 00                                         UDP.

00003e7d <PM_SIM808_INFO_LCD_READY>:
    3e7d:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 52     Init: SIM808 - R
    3e8d:	45 41 44 59 2e 00                                   EADY..

00003e93 <PM_SIM808_INFO_READY>:
    3e93:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
    3ea3:	3e 20 52 45 41 44 59 2e 0d 0a 0d 0a 00              > READY......

00003eb0 <PM_TWI1_SHUT_01>:
    3eb0:	53 68 75 74 74 69 6e 67 20 64 6f 77 6e 20 2e 2e     Shutting down ..
    3ec0:	2e 00                                               ..

00003ec2 <PM_CALIBRATION_GYRO_START>:
    3ec2:	47 59 52 4f 20 63 61 6c 69 62 72 61 74 69 6f 6e     GYRO calibration
    3ed2:	20 73 74 61 72 74 73 20 2e 2e 2e 0d 0a 00            starts ......

00003ee0 <PM_CALIBRATION_GYRO_END>:
    3ee0:	47 59 52 4f 20 63 61 6c 69 62 72 61 74 69 6f 6e     GYRO calibration
    3ef0:	20 68 61 73 20 65 6e 64 65 64 2e 0d 0a 0d 0a 00      has ended......

00003f00 <PM_CALIBRATION_ACCELX_START>:
    3f00:	41 43 43 45 4c 58 20 63 61 6c 69 62 72 61 74 69     ACCELX calibrati
    3f10:	6f 6e 20 73 74 61 72 74 73 20 2e 2e 2e 0d 0a 00     on starts ......

00003f20 <PM_CALIBRATION_ACCELX_END>:
    3f20:	41 43 43 45 4c 58 20 63 61 6c 69 62 72 61 74 69     ACCELX calibrati
    3f30:	6f 6e 20 68 61 73 20 65 6e 64 65 64 2e 0d 0a 0d     on has ended....
    3f40:	0a 00                                               ..

00003f42 <PM_CALIBRATION_ACCELY_START>:
    3f42:	41 43 43 45 4c 59 20 63 61 6c 69 62 72 61 74 69     ACCELY calibrati
    3f52:	6f 6e 20 73 74 61 72 74 73 20 2e 2e 2e 0d 0a 00     on starts ......

00003f62 <PM_CALIBRATION_ACCELY_END>:
    3f62:	41 43 43 45 4c 59 20 63 61 6c 69 62 72 61 74 69     ACCELY calibrati
    3f72:	6f 6e 20 68 61 73 20 65 6e 64 65 64 2e 0d 0a 0d     on has ended....
    3f82:	0a 00                                               ..

00003f84 <PM_CALIBRATION_ACCELZ_START>:
    3f84:	41 43 43 45 4c 5a 20 63 61 6c 69 62 72 61 74 69     ACCELZ calibrati
    3f94:	6f 6e 20 73 74 61 72 74 73 20 2e 2e 2e 0d 0a 00     on starts ......

00003fa4 <PM_CALIBRATION_ACCELZ_END>:
    3fa4:	41 43 43 45 4c 5a 20 63 61 6c 69 62 72 61 74 69     ACCELZ calibrati
    3fb4:	6f 6e 20 68 61 73 20 65 6e 64 65 64 2e 0d 0a 0d     on has ended....
    3fc4:	0a 00                                               ..

00003fc6 <PM_DEBUG_MAIN_1PPS_1>:
    3fc6:	44 45 42 55 47 5f 4d 41 49 4e 5f 31 50 50 53 3a     DEBUG_MAIN_1PPS:
    3fd6:	20 64 69 66 66 3d 25 2b 30 34 64 2c 20 6c 61 73      diff=%+04d, las
    3fe6:	74 5f 61 64 6a 75 73 74 3d 25 64 2c 20 69 6e 53     t_adjust=%d, inS
    3ff6:	70 61 6e 3d 25 64 2c 20 00                          pan=%d, .

00003fff <PM_DEBUG_MAIN_1PPS_2>:
    3fff:	64 6f 55 70 64 61 74 65 3d 25 64 2c 20 6f 75 74     doUpdate=%d, out
    400f:	4f 66 53 79 6e 63 3d 25 64 0d 0a 00 00              OfSync=%d....

0000401c <__ctors_end>:
    401c:	11 24       	eor	r1, r1
    401e:	1f be       	out	0x3f, r1	; 63
    4020:	cf ef       	ldi	r28, 0xFF	; 255
    4022:	cd bf       	out	0x3d, r28	; 61
    4024:	df e5       	ldi	r29, 0x5F	; 95
    4026:	de bf       	out	0x3e, r29	; 62
    4028:	00 e0       	ldi	r16, 0x00	; 0
    402a:	0c bf       	out	0x3c, r16	; 60

0000402c <__do_copy_data>:
    402c:	11 e2       	ldi	r17, 0x21	; 33
    402e:	a0 e0       	ldi	r26, 0x00	; 0
    4030:	b0 e2       	ldi	r27, 0x20	; 32
    4032:	e2 e1       	ldi	r30, 0x12	; 18
    4034:	f9 e8       	ldi	r31, 0x89	; 137
    4036:	02 e0       	ldi	r16, 0x02	; 2
    4038:	0b bf       	out	0x3b, r16	; 59
    403a:	02 c0       	rjmp	.+4      	; 0x4040 <__do_copy_data+0x14>
    403c:	07 90       	elpm	r0, Z+
    403e:	0d 92       	st	X+, r0
    4040:	a8 34       	cpi	r26, 0x48	; 72
    4042:	b1 07       	cpc	r27, r17
    4044:	d9 f7       	brne	.-10     	; 0x403c <__do_copy_data+0x10>

00004046 <__do_clear_bss>:
    4046:	21 e3       	ldi	r18, 0x31	; 49
    4048:	a8 e4       	ldi	r26, 0x48	; 72
    404a:	b1 e2       	ldi	r27, 0x21	; 33
    404c:	01 c0       	rjmp	.+2      	; 0x4050 <.do_clear_bss_start>

0000404e <.do_clear_bss_loop>:
    404e:	1d 92       	st	X+, r1

00004050 <.do_clear_bss_start>:
    4050:	a1 38       	cpi	r26, 0x81	; 129
    4052:	b2 07       	cpc	r27, r18
    4054:	e1 f7       	brne	.-8      	; 0x404e <.do_clear_bss_loop>
    4056:	0f 94 e4 17 	call	0x22fc8	; 0x22fc8 <main>
    405a:	0d 94 65 44 	jmp	0x288ca	; 0x288ca <_exit>

0000405e <__bad_interrupt>:
    405e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00004062 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    4062:	cf 93       	push	r28
    4064:	df 93       	push	r29
    4066:	1f 92       	push	r1
    4068:	cd b7       	in	r28, 0x3d	; 61
    406a:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
    406c:	8f e3       	ldi	r24, 0x3F	; 63
    406e:	90 e0       	ldi	r25, 0x00	; 0
    4070:	fc 01       	movw	r30, r24
    4072:	80 81       	ld	r24, Z
    4074:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4076:	f8 94       	cli
	return flags;
    4078:	89 81       	ldd	r24, Y+1	; 0x01
}
    407a:	0f 90       	pop	r0
    407c:	df 91       	pop	r29
    407e:	cf 91       	pop	r28
    4080:	08 95       	ret

00004082 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    4082:	cf 93       	push	r28
    4084:	df 93       	push	r29
    4086:	1f 92       	push	r1
    4088:	cd b7       	in	r28, 0x3d	; 61
    408a:	de b7       	in	r29, 0x3e	; 62
    408c:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    408e:	8f e3       	ldi	r24, 0x3F	; 63
    4090:	90 e0       	ldi	r25, 0x00	; 0
    4092:	29 81       	ldd	r18, Y+1	; 0x01
    4094:	fc 01       	movw	r30, r24
    4096:	20 83       	st	Z, r18
}
    4098:	00 00       	nop
    409a:	0f 90       	pop	r0
    409c:	df 91       	pop	r29
    409e:	cf 91       	pop	r28
    40a0:	08 95       	ret

000040a2 <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
    40a2:	cf 93       	push	r28
    40a4:	df 93       	push	r29
    40a6:	1f 92       	push	r1
    40a8:	cd b7       	in	r28, 0x3d	; 61
    40aa:	de b7       	in	r29, 0x3e	; 62
    40ac:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
    40ae:	89 81       	ldd	r24, Y+1	; 0x01
    40b0:	88 2f       	mov	r24, r24
    40b2:	90 e0       	ldi	r25, 0x00	; 0
    40b4:	82 30       	cpi	r24, 0x02	; 2
    40b6:	91 05       	cpc	r25, r1
    40b8:	89 f0       	breq	.+34     	; 0x40dc <osc_get_rate+0x3a>
    40ba:	83 30       	cpi	r24, 0x03	; 3
    40bc:	91 05       	cpc	r25, r1
    40be:	1c f4       	brge	.+6      	; 0x40c6 <osc_get_rate+0x24>
    40c0:	01 97       	sbiw	r24, 0x01	; 1
    40c2:	39 f0       	breq	.+14     	; 0x40d2 <osc_get_rate+0x30>
    40c4:	1a c0       	rjmp	.+52     	; 0x40fa <osc_get_rate+0x58>
    40c6:	84 30       	cpi	r24, 0x04	; 4
    40c8:	91 05       	cpc	r25, r1
    40ca:	69 f0       	breq	.+26     	; 0x40e6 <osc_get_rate+0x44>
    40cc:	08 97       	sbiw	r24, 0x08	; 8
    40ce:	81 f0       	breq	.+32     	; 0x40f0 <osc_get_rate+0x4e>
    40d0:	14 c0       	rjmp	.+40     	; 0x40fa <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
    40d2:	80 e8       	ldi	r24, 0x80	; 128
    40d4:	94 e8       	ldi	r25, 0x84	; 132
    40d6:	ae e1       	ldi	r26, 0x1E	; 30
    40d8:	b0 e0       	ldi	r27, 0x00	; 0
    40da:	12 c0       	rjmp	.+36     	; 0x4100 <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
    40dc:	80 e0       	ldi	r24, 0x00	; 0
    40de:	9c e6       	ldi	r25, 0x6C	; 108
    40e0:	ac ed       	ldi	r26, 0xDC	; 220
    40e2:	b2 e0       	ldi	r27, 0x02	; 2
    40e4:	0d c0       	rjmp	.+26     	; 0x4100 <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
    40e6:	80 e0       	ldi	r24, 0x00	; 0
    40e8:	90 e8       	ldi	r25, 0x80	; 128
    40ea:	a0 e0       	ldi	r26, 0x00	; 0
    40ec:	b0 e0       	ldi	r27, 0x00	; 0
    40ee:	08 c0       	rjmp	.+16     	; 0x4100 <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
    40f0:	80 e0       	ldi	r24, 0x00	; 0
    40f2:	9d e2       	ldi	r25, 0x2D	; 45
    40f4:	a1 e3       	ldi	r26, 0x31	; 49
    40f6:	b1 e0       	ldi	r27, 0x01	; 1
    40f8:	03 c0       	rjmp	.+6      	; 0x4100 <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
    40fa:	80 e0       	ldi	r24, 0x00	; 0
    40fc:	90 e0       	ldi	r25, 0x00	; 0
    40fe:	dc 01       	movw	r26, r24
	}
}
    4100:	bc 01       	movw	r22, r24
    4102:	cd 01       	movw	r24, r26
    4104:	0f 90       	pop	r0
    4106:	df 91       	pop	r29
    4108:	cf 91       	pop	r28
    410a:	08 95       	ret

0000410c <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
    410c:	cf 93       	push	r28
    410e:	df 93       	push	r29
    4110:	cd b7       	in	r28, 0x3d	; 61
    4112:	de b7       	in	r29, 0x3e	; 62
    4114:	29 97       	sbiw	r28, 0x09	; 9
    4116:	cd bf       	out	0x3d, r28	; 61
    4118:	de bf       	out	0x3e, r29	; 62
    411a:	8d 83       	std	Y+5, r24	; 0x05
    411c:	6e 83       	std	Y+6, r22	; 0x06
    411e:	7f 83       	std	Y+7, r23	; 0x07
    4120:	48 87       	std	Y+8, r20	; 0x08
    4122:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
    4124:	8d 81       	ldd	r24, Y+5	; 0x05
    4126:	88 2f       	mov	r24, r24
    4128:	90 e0       	ldi	r25, 0x00	; 0
    412a:	80 38       	cpi	r24, 0x80	; 128
    412c:	91 05       	cpc	r25, r1
    412e:	79 f0       	breq	.+30     	; 0x414e <pll_get_default_rate_priv+0x42>
    4130:	80 3c       	cpi	r24, 0xC0	; 192
    4132:	91 05       	cpc	r25, r1
    4134:	a9 f0       	breq	.+42     	; 0x4160 <pll_get_default_rate_priv+0x54>
    4136:	89 2b       	or	r24, r25
    4138:	09 f0       	breq	.+2      	; 0x413c <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
    413a:	1b c0       	rjmp	.+54     	; 0x4172 <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
    413c:	80 e8       	ldi	r24, 0x80	; 128
    413e:	94 e8       	ldi	r25, 0x84	; 132
    4140:	ae e1       	ldi	r26, 0x1E	; 30
    4142:	b0 e0       	ldi	r27, 0x00	; 0
    4144:	89 83       	std	Y+1, r24	; 0x01
    4146:	9a 83       	std	Y+2, r25	; 0x02
    4148:	ab 83       	std	Y+3, r26	; 0x03
    414a:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    414c:	12 c0       	rjmp	.+36     	; 0x4172 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
    414e:	80 e0       	ldi	r24, 0x00	; 0
    4150:	9b e1       	ldi	r25, 0x1B	; 27
    4152:	a7 eb       	ldi	r26, 0xB7	; 183
    4154:	b0 e0       	ldi	r27, 0x00	; 0
    4156:	89 83       	std	Y+1, r24	; 0x01
    4158:	9a 83       	std	Y+2, r25	; 0x02
    415a:	ab 83       	std	Y+3, r26	; 0x03
    415c:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
    415e:	09 c0       	rjmp	.+18     	; 0x4172 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
    4160:	88 e0       	ldi	r24, 0x08	; 8
    4162:	9f df       	rcall	.-194    	; 0x40a2 <osc_get_rate>
    4164:	dc 01       	movw	r26, r24
    4166:	cb 01       	movw	r24, r22
    4168:	89 83       	std	Y+1, r24	; 0x01
    416a:	9a 83       	std	Y+2, r25	; 0x02
    416c:	ab 83       	std	Y+3, r26	; 0x03
    416e:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    4170:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
    4172:	8e 81       	ldd	r24, Y+6	; 0x06
    4174:	9f 81       	ldd	r25, Y+7	; 0x07
    4176:	cc 01       	movw	r24, r24
    4178:	a0 e0       	ldi	r26, 0x00	; 0
    417a:	b0 e0       	ldi	r27, 0x00	; 0
    417c:	29 81       	ldd	r18, Y+1	; 0x01
    417e:	3a 81       	ldd	r19, Y+2	; 0x02
    4180:	4b 81       	ldd	r20, Y+3	; 0x03
    4182:	5c 81       	ldd	r21, Y+4	; 0x04
    4184:	bc 01       	movw	r22, r24
    4186:	cd 01       	movw	r24, r26
    4188:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
    418c:	dc 01       	movw	r26, r24
    418e:	cb 01       	movw	r24, r22
    4190:	89 83       	std	Y+1, r24	; 0x01
    4192:	9a 83       	std	Y+2, r25	; 0x02
    4194:	ab 83       	std	Y+3, r26	; 0x03
    4196:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
    4198:	89 81       	ldd	r24, Y+1	; 0x01
    419a:	9a 81       	ldd	r25, Y+2	; 0x02
    419c:	ab 81       	ldd	r26, Y+3	; 0x03
    419e:	bc 81       	ldd	r27, Y+4	; 0x04
}
    41a0:	bc 01       	movw	r22, r24
    41a2:	cd 01       	movw	r24, r26
    41a4:	29 96       	adiw	r28, 0x09	; 9
    41a6:	cd bf       	out	0x3d, r28	; 61
    41a8:	de bf       	out	0x3e, r29	; 62
    41aa:	df 91       	pop	r29
    41ac:	cf 91       	pop	r28
    41ae:	08 95       	ret

000041b0 <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    41b0:	cf 93       	push	r28
    41b2:	df 93       	push	r29
    41b4:	cd b7       	in	r28, 0x3d	; 61
    41b6:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
    41b8:	41 e0       	ldi	r20, 0x01	; 1
    41ba:	50 e0       	ldi	r21, 0x00	; 0
    41bc:	63 e0       	ldi	r22, 0x03	; 3
    41be:	70 e0       	ldi	r23, 0x00	; 0
    41c0:	80 ec       	ldi	r24, 0xC0	; 192
    41c2:	a4 df       	rcall	.-184    	; 0x410c <pll_get_default_rate_priv>
    41c4:	dc 01       	movw	r26, r24
    41c6:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
    41c8:	bc 01       	movw	r22, r24
    41ca:	cd 01       	movw	r24, r26
    41cc:	df 91       	pop	r29
    41ce:	cf 91       	pop	r28
    41d0:	08 95       	ret

000041d2 <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
    41d2:	cf 93       	push	r28
    41d4:	df 93       	push	r29
    41d6:	1f 92       	push	r1
    41d8:	cd b7       	in	r28, 0x3d	; 61
    41da:	de b7       	in	r29, 0x3e	; 62
	uint8_t shift = 0;
    41dc:	19 82       	std	Y+1, r1	; 0x01
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
    41de:	e8 df       	rcall	.-48     	; 0x41b0 <sysclk_get_main_hz>
    41e0:	dc 01       	movw	r26, r24
    41e2:	cb 01       	movw	r24, r22
    41e4:	29 81       	ldd	r18, Y+1	; 0x01
    41e6:	22 2f       	mov	r18, r18
    41e8:	30 e0       	ldi	r19, 0x00	; 0
    41ea:	04 c0       	rjmp	.+8      	; 0x41f4 <sysclk_get_per4_hz+0x22>
    41ec:	b6 95       	lsr	r27
    41ee:	a7 95       	ror	r26
    41f0:	97 95       	ror	r25
    41f2:	87 95       	ror	r24
    41f4:	2a 95       	dec	r18
    41f6:	d2 f7       	brpl	.-12     	; 0x41ec <sysclk_get_per4_hz+0x1a>
}
    41f8:	bc 01       	movw	r22, r24
    41fa:	cd 01       	movw	r24, r26
    41fc:	0f 90       	pop	r0
    41fe:	df 91       	pop	r29
    4200:	cf 91       	pop	r28
    4202:	08 95       	ret

00004204 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
    4204:	cf 93       	push	r28
    4206:	df 93       	push	r29
    4208:	cd b7       	in	r28, 0x3d	; 61
    420a:	de b7       	in	r29, 0x3e	; 62
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
    420c:	e2 df       	rcall	.-60     	; 0x41d2 <sysclk_get_per4_hz>
    420e:	dc 01       	movw	r26, r24
    4210:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
    4212:	bc 01       	movw	r22, r24
    4214:	cd 01       	movw	r24, r26
    4216:	df 91       	pop	r29
    4218:	cf 91       	pop	r28
    421a:	08 95       	ret

0000421c <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
    421c:	cf 93       	push	r28
    421e:	df 93       	push	r29
    4220:	cd b7       	in	r28, 0x3d	; 61
    4222:	de b7       	in	r29, 0x3e	; 62
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
    4224:	ef df       	rcall	.-34     	; 0x4204 <sysclk_get_per2_hz>
    4226:	dc 01       	movw	r26, r24
    4228:	cb 01       	movw	r24, r22
    422a:	b6 95       	lsr	r27
    422c:	a7 95       	ror	r26
    422e:	97 95       	ror	r25
    4230:	87 95       	ror	r24
	else
		return sysclk_get_per2_hz();
}
    4232:	bc 01       	movw	r22, r24
    4234:	cd 01       	movw	r24, r26
    4236:	df 91       	pop	r29
    4238:	cf 91       	pop	r28
    423a:	08 95       	ret

0000423c <sysclk_get_cpu_hz>:
 * \brief Return the current rate in Hz of the CPU clock.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
    423c:	cf 93       	push	r28
    423e:	df 93       	push	r29
    4240:	cd b7       	in	r28, 0x3d	; 61
    4242:	de b7       	in	r29, 0x3e	; 62
	return sysclk_get_per_hz();
    4244:	eb df       	rcall	.-42     	; 0x421c <sysclk_get_per_hz>
    4246:	dc 01       	movw	r26, r24
    4248:	cb 01       	movw	r24, r22
}
    424a:	bc 01       	movw	r22, r24
    424c:	cd 01       	movw	r24, r26
    424e:	df 91       	pop	r29
    4250:	cf 91       	pop	r28
    4252:	08 95       	ret

00004254 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    4254:	04 c0       	rjmp	.+8      	; 0x425e <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    4256:	61 50       	subi	r22, 0x01	; 1
    4258:	71 09       	sbc	r23, r1
    425a:	81 09       	sbc	r24, r1
    425c:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    425e:	61 15       	cp	r22, r1
    4260:	71 05       	cpc	r23, r1
    4262:	81 05       	cpc	r24, r1
    4264:	91 05       	cpc	r25, r1
    4266:	b9 f7       	brne	.-18     	; 0x4256 <__portable_avr_delay_cycles+0x2>
    4268:	08 95       	ret

0000426a <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
    426a:	cf 93       	push	r28
    426c:	df 93       	push	r29
    426e:	cd b7       	in	r28, 0x3d	; 61
    4270:	de b7       	in	r29, 0x3e	; 62
    4272:	2d 97       	sbiw	r28, 0x0d	; 13
    4274:	cd bf       	out	0x3d, r28	; 61
    4276:	de bf       	out	0x3e, r29	; 62
    4278:	8c 87       	std	Y+12, r24	; 0x0c
    427a:	6d 87       	std	Y+13, r22	; 0x0d
    427c:	8c 85       	ldd	r24, Y+12	; 0x0c
    427e:	89 83       	std	Y+1, r24	; 0x01
    4280:	8d 85       	ldd	r24, Y+13	; 0x0d
    4282:	8a 83       	std	Y+2, r24	; 0x02
    4284:	89 81       	ldd	r24, Y+1	; 0x01
    4286:	8b 83       	std	Y+3, r24	; 0x03
    4288:	8b 81       	ldd	r24, Y+3	; 0x03
    428a:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    428c:	8c 81       	ldd	r24, Y+4	; 0x04
    428e:	86 95       	lsr	r24
    4290:	86 95       	lsr	r24
    4292:	86 95       	lsr	r24
    4294:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    4296:	8d 81       	ldd	r24, Y+5	; 0x05
    4298:	88 2f       	mov	r24, r24
    429a:	90 e0       	ldi	r25, 0x00	; 0
    429c:	88 0f       	add	r24, r24
    429e:	99 1f       	adc	r25, r25
    42a0:	82 95       	swap	r24
    42a2:	92 95       	swap	r25
    42a4:	90 7f       	andi	r25, 0xF0	; 240
    42a6:	98 27       	eor	r25, r24
    42a8:	80 7f       	andi	r24, 0xF0	; 240
    42aa:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    42ac:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    42ae:	8e 83       	std	Y+6, r24	; 0x06
    42b0:	9f 83       	std	Y+7, r25	; 0x07
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    42b2:	8e 81       	ldd	r24, Y+6	; 0x06
    42b4:	9f 81       	ldd	r25, Y+7	; 0x07
    42b6:	9c 01       	movw	r18, r24
    42b8:	20 5f       	subi	r18, 0xF0	; 240
    42ba:	3f 4f       	sbci	r19, 0xFF	; 255
    42bc:	89 81       	ldd	r24, Y+1	; 0x01
    42be:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_index(
		ioport_pin_t pin)
{
	return (pin & 0x07);
    42c0:	88 85       	ldd	r24, Y+8	; 0x08
    42c2:	87 70       	andi	r24, 0x07	; 7
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    42c4:	88 2f       	mov	r24, r24
    42c6:	90 e0       	ldi	r25, 0x00	; 0

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    42c8:	82 0f       	add	r24, r18
    42ca:	93 1f       	adc	r25, r19
    42cc:	89 87       	std	Y+9, r24	; 0x09
    42ce:	9a 87       	std	Y+10, r25	; 0x0a
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();
    42d0:	c8 de       	rcall	.-624    	; 0x4062 <cpu_irq_save>
    42d2:	8b 87       	std	Y+11, r24	; 0x0b

	*pin_ctrl &= PORT_ISC_gm;
    42d4:	89 85       	ldd	r24, Y+9	; 0x09
    42d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    42d8:	fc 01       	movw	r30, r24
    42da:	80 81       	ld	r24, Z
    42dc:	28 2f       	mov	r18, r24
    42de:	27 70       	andi	r18, 0x07	; 7
    42e0:	89 85       	ldd	r24, Y+9	; 0x09
    42e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    42e4:	fc 01       	movw	r30, r24
    42e6:	20 83       	st	Z, r18
	*pin_ctrl |= mode;
    42e8:	89 85       	ldd	r24, Y+9	; 0x09
    42ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    42ec:	fc 01       	movw	r30, r24
    42ee:	90 81       	ld	r25, Z
    42f0:	8a 81       	ldd	r24, Y+2	; 0x02
    42f2:	29 2f       	mov	r18, r25
    42f4:	28 2b       	or	r18, r24
    42f6:	89 85       	ldd	r24, Y+9	; 0x09
    42f8:	9a 85       	ldd	r25, Y+10	; 0x0a
    42fa:	fc 01       	movw	r30, r24
    42fc:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
    42fe:	8b 85       	ldd	r24, Y+11	; 0x0b
    4300:	c0 de       	rcall	.-640    	; 0x4082 <cpu_irq_restore>
	arch_ioport_set_pin_mode(pin, mode);
}
    4302:	00 00       	nop
    4304:	2d 96       	adiw	r28, 0x0d	; 13
    4306:	cd bf       	out	0x3d, r28	; 61
    4308:	de bf       	out	0x3e, r29	; 62
    430a:	df 91       	pop	r29
    430c:	cf 91       	pop	r28
    430e:	08 95       	ret

00004310 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
    4310:	cf 93       	push	r28
    4312:	df 93       	push	r29
    4314:	cd b7       	in	r28, 0x3d	; 61
    4316:	de b7       	in	r29, 0x3e	; 62
    4318:	2b 97       	sbiw	r28, 0x0b	; 11
    431a:	cd bf       	out	0x3d, r28	; 61
    431c:	de bf       	out	0x3e, r29	; 62
    431e:	8a 87       	std	Y+10, r24	; 0x0a
    4320:	6b 87       	std	Y+11, r22	; 0x0b
    4322:	8a 85       	ldd	r24, Y+10	; 0x0a
    4324:	89 83       	std	Y+1, r24	; 0x01
    4326:	8b 85       	ldd	r24, Y+11	; 0x0b
    4328:	8a 83       	std	Y+2, r24	; 0x02
    432a:	89 81       	ldd	r24, Y+1	; 0x01
    432c:	8b 83       	std	Y+3, r24	; 0x03
    432e:	8b 81       	ldd	r24, Y+3	; 0x03
    4330:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    4332:	8c 81       	ldd	r24, Y+4	; 0x04
    4334:	86 95       	lsr	r24
    4336:	86 95       	lsr	r24
    4338:	86 95       	lsr	r24
    433a:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    433c:	8d 81       	ldd	r24, Y+5	; 0x05
    433e:	88 2f       	mov	r24, r24
    4340:	90 e0       	ldi	r25, 0x00	; 0
    4342:	88 0f       	add	r24, r24
    4344:	99 1f       	adc	r25, r25
    4346:	82 95       	swap	r24
    4348:	92 95       	swap	r25
    434a:	90 7f       	andi	r25, 0xF0	; 240
    434c:	98 27       	eor	r25, r24
    434e:	80 7f       	andi	r24, 0xF0	; 240
    4350:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    4352:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    4354:	8e 83       	std	Y+6, r24	; 0x06
    4356:	9f 83       	std	Y+7, r25	; 0x07

	if (dir == IOPORT_DIR_OUTPUT) {
    4358:	8a 81       	ldd	r24, Y+2	; 0x02
    435a:	81 30       	cpi	r24, 0x01	; 1
    435c:	a9 f4       	brne	.+42     	; 0x4388 <ioport_set_pin_dir+0x78>
    435e:	89 81       	ldd	r24, Y+1	; 0x01
    4360:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4362:	88 85       	ldd	r24, Y+8	; 0x08
    4364:	88 2f       	mov	r24, r24
    4366:	90 e0       	ldi	r25, 0x00	; 0
    4368:	9c 01       	movw	r18, r24
    436a:	27 70       	andi	r18, 0x07	; 7
    436c:	33 27       	eor	r19, r19
    436e:	81 e0       	ldi	r24, 0x01	; 1
    4370:	90 e0       	ldi	r25, 0x00	; 0
    4372:	02 c0       	rjmp	.+4      	; 0x4378 <ioport_set_pin_dir+0x68>
    4374:	88 0f       	add	r24, r24
    4376:	99 1f       	adc	r25, r25
    4378:	2a 95       	dec	r18
    437a:	e2 f7       	brpl	.-8      	; 0x4374 <ioport_set_pin_dir+0x64>
    437c:	28 2f       	mov	r18, r24
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    437e:	8e 81       	ldd	r24, Y+6	; 0x06
    4380:	9f 81       	ldd	r25, Y+7	; 0x07
    4382:	fc 01       	movw	r30, r24
    4384:	21 83       	std	Z+1, r18	; 0x01
	arch_ioport_set_pin_dir(pin, dir);
}
    4386:	17 c0       	rjmp	.+46     	; 0x43b6 <ioport_set_pin_dir+0xa6>
	} else if (dir == IOPORT_DIR_INPUT) {
    4388:	8a 81       	ldd	r24, Y+2	; 0x02
    438a:	88 23       	and	r24, r24
    438c:	a1 f4       	brne	.+40     	; 0x43b6 <ioport_set_pin_dir+0xa6>
    438e:	89 81       	ldd	r24, Y+1	; 0x01
    4390:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4392:	89 85       	ldd	r24, Y+9	; 0x09
    4394:	88 2f       	mov	r24, r24
    4396:	90 e0       	ldi	r25, 0x00	; 0
    4398:	9c 01       	movw	r18, r24
    439a:	27 70       	andi	r18, 0x07	; 7
    439c:	33 27       	eor	r19, r19
    439e:	81 e0       	ldi	r24, 0x01	; 1
    43a0:	90 e0       	ldi	r25, 0x00	; 0
    43a2:	02 c0       	rjmp	.+4      	; 0x43a8 <ioport_set_pin_dir+0x98>
    43a4:	88 0f       	add	r24, r24
    43a6:	99 1f       	adc	r25, r25
    43a8:	2a 95       	dec	r18
    43aa:	e2 f7       	brpl	.-8      	; 0x43a4 <ioport_set_pin_dir+0x94>
    43ac:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    43ae:	8e 81       	ldd	r24, Y+6	; 0x06
    43b0:	9f 81       	ldd	r25, Y+7	; 0x07
    43b2:	fc 01       	movw	r30, r24
    43b4:	22 83       	std	Z+2, r18	; 0x02
    43b6:	00 00       	nop
    43b8:	2b 96       	adiw	r28, 0x0b	; 11
    43ba:	cd bf       	out	0x3d, r28	; 61
    43bc:	de bf       	out	0x3e, r29	; 62
    43be:	df 91       	pop	r29
    43c0:	cf 91       	pop	r28
    43c2:	08 95       	ret

000043c4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
    43c4:	cf 93       	push	r28
    43c6:	df 93       	push	r29
    43c8:	cd b7       	in	r28, 0x3d	; 61
    43ca:	de b7       	in	r29, 0x3e	; 62
    43cc:	2b 97       	sbiw	r28, 0x0b	; 11
    43ce:	cd bf       	out	0x3d, r28	; 61
    43d0:	de bf       	out	0x3e, r29	; 62
    43d2:	8a 87       	std	Y+10, r24	; 0x0a
    43d4:	6b 87       	std	Y+11, r22	; 0x0b
    43d6:	8a 85       	ldd	r24, Y+10	; 0x0a
    43d8:	89 83       	std	Y+1, r24	; 0x01
    43da:	8b 85       	ldd	r24, Y+11	; 0x0b
    43dc:	8a 83       	std	Y+2, r24	; 0x02
    43de:	89 81       	ldd	r24, Y+1	; 0x01
    43e0:	8b 83       	std	Y+3, r24	; 0x03
    43e2:	8b 81       	ldd	r24, Y+3	; 0x03
    43e4:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    43e6:	8c 81       	ldd	r24, Y+4	; 0x04
    43e8:	86 95       	lsr	r24
    43ea:	86 95       	lsr	r24
    43ec:	86 95       	lsr	r24
    43ee:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    43f0:	8d 81       	ldd	r24, Y+5	; 0x05
    43f2:	88 2f       	mov	r24, r24
    43f4:	90 e0       	ldi	r25, 0x00	; 0
    43f6:	88 0f       	add	r24, r24
    43f8:	99 1f       	adc	r25, r25
    43fa:	82 95       	swap	r24
    43fc:	92 95       	swap	r25
    43fe:	90 7f       	andi	r25, 0xF0	; 240
    4400:	98 27       	eor	r25, r24
    4402:	80 7f       	andi	r24, 0xF0	; 240
    4404:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    4406:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    4408:	8e 83       	std	Y+6, r24	; 0x06
    440a:	9f 83       	std	Y+7, r25	; 0x07

	if (level) {
    440c:	8a 81       	ldd	r24, Y+2	; 0x02
    440e:	88 23       	and	r24, r24
    4410:	a9 f0       	breq	.+42     	; 0x443c <ioport_set_pin_level+0x78>
    4412:	89 81       	ldd	r24, Y+1	; 0x01
    4414:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4416:	88 85       	ldd	r24, Y+8	; 0x08
    4418:	88 2f       	mov	r24, r24
    441a:	90 e0       	ldi	r25, 0x00	; 0
    441c:	9c 01       	movw	r18, r24
    441e:	27 70       	andi	r18, 0x07	; 7
    4420:	33 27       	eor	r19, r19
    4422:	81 e0       	ldi	r24, 0x01	; 1
    4424:	90 e0       	ldi	r25, 0x00	; 0
    4426:	02 c0       	rjmp	.+4      	; 0x442c <ioport_set_pin_level+0x68>
    4428:	88 0f       	add	r24, r24
    442a:	99 1f       	adc	r25, r25
    442c:	2a 95       	dec	r18
    442e:	e2 f7       	brpl	.-8      	; 0x4428 <ioport_set_pin_level+0x64>
    4430:	28 2f       	mov	r18, r24
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    4432:	8e 81       	ldd	r24, Y+6	; 0x06
    4434:	9f 81       	ldd	r25, Y+7	; 0x07
    4436:	fc 01       	movw	r30, r24
    4438:	25 83       	std	Z+5, r18	; 0x05
	arch_ioport_set_pin_level(pin, level);
}
    443a:	14 c0       	rjmp	.+40     	; 0x4464 <ioport_set_pin_level+0xa0>
    443c:	89 81       	ldd	r24, Y+1	; 0x01
    443e:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4440:	89 85       	ldd	r24, Y+9	; 0x09
    4442:	88 2f       	mov	r24, r24
    4444:	90 e0       	ldi	r25, 0x00	; 0
    4446:	9c 01       	movw	r18, r24
    4448:	27 70       	andi	r18, 0x07	; 7
    444a:	33 27       	eor	r19, r19
    444c:	81 e0       	ldi	r24, 0x01	; 1
    444e:	90 e0       	ldi	r25, 0x00	; 0
    4450:	02 c0       	rjmp	.+4      	; 0x4456 <ioport_set_pin_level+0x92>
    4452:	88 0f       	add	r24, r24
    4454:	99 1f       	adc	r25, r25
    4456:	2a 95       	dec	r18
    4458:	e2 f7       	brpl	.-8      	; 0x4452 <ioport_set_pin_level+0x8e>
    445a:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    445c:	8e 81       	ldd	r24, Y+6	; 0x06
    445e:	9f 81       	ldd	r25, Y+7	; 0x07
    4460:	fc 01       	movw	r30, r24
    4462:	26 83       	std	Z+6, r18	; 0x06
    4464:	00 00       	nop
    4466:	2b 96       	adiw	r28, 0x0b	; 11
    4468:	cd bf       	out	0x3d, r28	; 61
    446a:	de bf       	out	0x3e, r29	; 62
    446c:	df 91       	pop	r29
    446e:	cf 91       	pop	r28
    4470:	08 95       	ret

00004472 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
    4472:	cf 93       	push	r28
    4474:	df 93       	push	r29
    4476:	cd b7       	in	r28, 0x3d	; 61
    4478:	de b7       	in	r29, 0x3e	; 62
    447a:	28 97       	sbiw	r28, 0x08	; 8
    447c:	cd bf       	out	0x3d, r28	; 61
    447e:	de bf       	out	0x3e, r29	; 62
    4480:	88 87       	std	Y+8, r24	; 0x08
    4482:	88 85       	ldd	r24, Y+8	; 0x08
    4484:	89 83       	std	Y+1, r24	; 0x01
    4486:	89 81       	ldd	r24, Y+1	; 0x01
    4488:	8a 83       	std	Y+2, r24	; 0x02
    448a:	8a 81       	ldd	r24, Y+2	; 0x02
    448c:	8b 83       	std	Y+3, r24	; 0x03
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    448e:	8b 81       	ldd	r24, Y+3	; 0x03
    4490:	86 95       	lsr	r24
    4492:	86 95       	lsr	r24
    4494:	86 95       	lsr	r24
    4496:	8c 83       	std	Y+4, r24	; 0x04
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    4498:	8c 81       	ldd	r24, Y+4	; 0x04
    449a:	88 2f       	mov	r24, r24
    449c:	90 e0       	ldi	r25, 0x00	; 0
    449e:	88 0f       	add	r24, r24
    44a0:	99 1f       	adc	r25, r25
    44a2:	82 95       	swap	r24
    44a4:	92 95       	swap	r25
    44a6:	90 7f       	andi	r25, 0xF0	; 240
    44a8:	98 27       	eor	r25, r24
    44aa:	80 7f       	andi	r24, 0xF0	; 240
    44ac:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    44ae:	9a 5f       	subi	r25, 0xFA	; 250
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    44b0:	8d 83       	std	Y+5, r24	; 0x05
    44b2:	9e 83       	std	Y+6, r25	; 0x06

	return base->IN & arch_ioport_pin_to_mask(pin);
    44b4:	8d 81       	ldd	r24, Y+5	; 0x05
    44b6:	9e 81       	ldd	r25, Y+6	; 0x06
    44b8:	fc 01       	movw	r30, r24
    44ba:	40 85       	ldd	r20, Z+8	; 0x08
    44bc:	89 81       	ldd	r24, Y+1	; 0x01
    44be:	8f 83       	std	Y+7, r24	; 0x07
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    44c0:	8f 81       	ldd	r24, Y+7	; 0x07
    44c2:	88 2f       	mov	r24, r24
    44c4:	90 e0       	ldi	r25, 0x00	; 0
    44c6:	9c 01       	movw	r18, r24
    44c8:	27 70       	andi	r18, 0x07	; 7
    44ca:	33 27       	eor	r19, r19
    44cc:	81 e0       	ldi	r24, 0x01	; 1
    44ce:	90 e0       	ldi	r25, 0x00	; 0
    44d0:	02 c0       	rjmp	.+4      	; 0x44d6 <ioport_get_pin_level+0x64>
    44d2:	88 0f       	add	r24, r24
    44d4:	99 1f       	adc	r25, r25
    44d6:	2a 95       	dec	r18
    44d8:	e2 f7       	brpl	.-8      	; 0x44d2 <ioport_get_pin_level+0x60>

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    44da:	94 2f       	mov	r25, r20
    44dc:	98 23       	and	r25, r24
    44de:	81 e0       	ldi	r24, 0x01	; 1
    44e0:	99 23       	and	r25, r25
    44e2:	09 f4       	brne	.+2      	; 0x44e6 <ioport_get_pin_level+0x74>
    44e4:	80 e0       	ldi	r24, 0x00	; 0
	return arch_ioport_get_pin_level(pin);
}
    44e6:	28 96       	adiw	r28, 0x08	; 8
    44e8:	cd bf       	out	0x3d, r28	; 61
    44ea:	de bf       	out	0x3e, r29	; 62
    44ec:	df 91       	pop	r29
    44ee:	cf 91       	pop	r28
    44f0:	08 95       	ret

000044f2 <__vector_119>:

/* ISR routines */

/* USART, RX - Complete */
ISR(USARTF0_RXC_vect, ISR_BLOCK)
{
    44f2:	1f 92       	push	r1
    44f4:	0f 92       	push	r0
    44f6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    44fa:	0f 92       	push	r0
    44fc:	11 24       	eor	r1, r1
    44fe:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4502:	0f 92       	push	r0
    4504:	2f 93       	push	r18
    4506:	3f 93       	push	r19
    4508:	4f 93       	push	r20
    450a:	5f 93       	push	r21
    450c:	6f 93       	push	r22
    450e:	7f 93       	push	r23
    4510:	8f 93       	push	r24
    4512:	9f 93       	push	r25
    4514:	af 93       	push	r26
    4516:	bf 93       	push	r27
    4518:	ef 93       	push	r30
    451a:	ff 93       	push	r31
    451c:	cf 93       	push	r28
    451e:	df 93       	push	r29
    4520:	1f 92       	push	r1
    4522:	cd b7       	in	r28, 0x3d	; 61
    4524:	de b7       	in	r29, 0x3e	; 62
	uint8_t ser1_rxd = USARTF0_DATA;
    4526:	80 ea       	ldi	r24, 0xA0	; 160
    4528:	9b e0       	ldi	r25, 0x0B	; 11
    452a:	fc 01       	movw	r30, r24
    452c:	80 81       	ld	r24, Z
    452e:	89 83       	std	Y+1, r24	; 0x01

	if (g_usart1_rx_idx < (C_USART1_RX_BUF_LEN - 1)) {
    4530:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    4534:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    4538:	8f 3f       	cpi	r24, 0xFF	; 255
    453a:	91 40       	sbci	r25, 0x01	; 1
    453c:	c0 f4       	brcc	.+48     	; 0x456e <__vector_119+0x7c>
		g_usart1_rx_buf[g_usart1_rx_idx++]	= (char)ser1_rxd;
    453e:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    4542:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    4546:	9c 01       	movw	r18, r24
    4548:	2f 5f       	subi	r18, 0xFF	; 255
    454a:	3f 4f       	sbci	r19, 0xFF	; 255
    454c:	20 93 70 25 	sts	0x2570, r18	; 0x802570 <g_usart1_rx_idx>
    4550:	30 93 71 25 	sts	0x2571, r19	; 0x802571 <g_usart1_rx_idx+0x1>
    4554:	29 81       	ldd	r18, Y+1	; 0x01
    4556:	8e 58       	subi	r24, 0x8E	; 142
    4558:	9a 4d       	sbci	r25, 0xDA	; 218
    455a:	fc 01       	movw	r30, r24
    455c:	20 83       	st	Z, r18
		g_usart1_rx_buf[g_usart1_rx_idx]	= 0;
    455e:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    4562:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    4566:	8e 58       	subi	r24, 0x8E	; 142
    4568:	9a 4d       	sbci	r25, 0xDA	; 218
    456a:	fc 01       	movw	r30, r24
    456c:	10 82       	st	Z, r1
	}

	/* Handshaking - STOP data */
	if (g_usart1_rx_idx > (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_OFF)) {
    456e:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    4572:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    4576:	81 3f       	cpi	r24, 0xF1	; 241
    4578:	91 40       	sbci	r25, 0x01	; 1
    457a:	18 f0       	brcs	.+6      	; 0x4582 <__vector_119+0x90>
		ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_HIGH);
    457c:	61 e0       	ldi	r22, 0x01	; 1
    457e:	8f e2       	ldi	r24, 0x2F	; 47
    4580:	21 df       	rcall	.-446    	; 0x43c4 <ioport_set_pin_level>
	}

	/* Input string ready to read */
	g_usart1_rx_ready = true;
    4582:	81 e0       	ldi	r24, 0x01	; 1
    4584:	80 93 6e 25 	sts	0x256E, r24	; 0x80256e <g_usart1_rx_ready>
}
    4588:	00 00       	nop
    458a:	0f 90       	pop	r0
    458c:	df 91       	pop	r29
    458e:	cf 91       	pop	r28
    4590:	ff 91       	pop	r31
    4592:	ef 91       	pop	r30
    4594:	bf 91       	pop	r27
    4596:	af 91       	pop	r26
    4598:	9f 91       	pop	r25
    459a:	8f 91       	pop	r24
    459c:	7f 91       	pop	r23
    459e:	6f 91       	pop	r22
    45a0:	5f 91       	pop	r21
    45a2:	4f 91       	pop	r20
    45a4:	3f 91       	pop	r19
    45a6:	2f 91       	pop	r18
    45a8:	0f 90       	pop	r0
    45aa:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    45ae:	0f 90       	pop	r0
    45b0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    45b4:	0f 90       	pop	r0
    45b6:	1f 90       	pop	r1
    45b8:	18 95       	reti

000045ba <__vector_121>:

/* USART, TX - Complete */
ISR(USARTF0_TXC_vect, ISR_BLOCK)
{
    45ba:	1f 92       	push	r1
    45bc:	0f 92       	push	r0
    45be:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    45c2:	0f 92       	push	r0
    45c4:	11 24       	eor	r1, r1
    45c6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    45ca:	0f 92       	push	r0
    45cc:	2f 93       	push	r18
    45ce:	3f 93       	push	r19
    45d0:	4f 93       	push	r20
    45d2:	5f 93       	push	r21
    45d4:	6f 93       	push	r22
    45d6:	7f 93       	push	r23
    45d8:	8f 93       	push	r24
    45da:	9f 93       	push	r25
    45dc:	af 93       	push	r26
    45de:	bf 93       	push	r27
    45e0:	ef 93       	push	r30
    45e2:	ff 93       	push	r31
    45e4:	cf 93       	push	r28
    45e6:	df 93       	push	r29
    45e8:	1f 92       	push	r1
    45ea:	cd b7       	in	r28, 0x3d	; 61
    45ec:	de b7       	in	r29, 0x3e	; 62
	if (g_usart1_tx_len > 0) {
    45ee:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    45f2:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    45f6:	89 2b       	or	r24, r25
    45f8:	09 f4       	brne	.+2      	; 0x45fc <__vector_121+0x42>
    45fa:	3e c0       	rjmp	.+124    	; 0x4678 <__vector_121+0xbe>
		if (ioport_get_pin_level(GSM_CTS1_GPIO) == IOPORT_PIN_LEVEL_LOW) {
    45fc:	8e e2       	ldi	r24, 0x2E	; 46
    45fe:	39 df       	rcall	.-398    	; 0x4472 <ioport_get_pin_level>
    4600:	98 2f       	mov	r25, r24
    4602:	81 e0       	ldi	r24, 0x01	; 1
    4604:	89 27       	eor	r24, r25
    4606:	88 23       	and	r24, r24
    4608:	b9 f1       	breq	.+110    	; 0x4678 <__vector_121+0xbe>
			/* Send next character */
			USARTF0_DATA = g_usart1_tx_buf[0];
    460a:	80 ea       	ldi	r24, 0xA0	; 160
    460c:	9b e0       	ldi	r25, 0x0B	; 11
    460e:	20 91 74 27 	lds	r18, 0x2774	; 0x802774 <g_usart1_tx_buf>
    4612:	fc 01       	movw	r30, r24
    4614:	20 83       	st	Z, r18

			/* Move string one position ahead */
			for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    4616:	19 82       	std	Y+1, r1	; 0x01
    4618:	13 c0       	rjmp	.+38     	; 0x4640 <__vector_121+0x86>
				g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
    461a:	89 81       	ldd	r24, Y+1	; 0x01
    461c:	88 2f       	mov	r24, r24
    461e:	90 e0       	ldi	r25, 0x00	; 0
    4620:	29 81       	ldd	r18, Y+1	; 0x01
    4622:	22 2f       	mov	r18, r18
    4624:	30 e0       	ldi	r19, 0x00	; 0
    4626:	2f 5f       	subi	r18, 0xFF	; 255
    4628:	3f 4f       	sbci	r19, 0xFF	; 255
    462a:	2c 58       	subi	r18, 0x8C	; 140
    462c:	38 4d       	sbci	r19, 0xD8	; 216
    462e:	f9 01       	movw	r30, r18
    4630:	20 81       	ld	r18, Z
    4632:	8c 58       	subi	r24, 0x8C	; 140
    4634:	98 4d       	sbci	r25, 0xD8	; 216
    4636:	fc 01       	movw	r30, r24
    4638:	20 83       	st	Z, r18
		if (ioport_get_pin_level(GSM_CTS1_GPIO) == IOPORT_PIN_LEVEL_LOW) {
			/* Send next character */
			USARTF0_DATA = g_usart1_tx_buf[0];

			/* Move string one position ahead */
			for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    463a:	89 81       	ldd	r24, Y+1	; 0x01
    463c:	8f 5f       	subi	r24, 0xFF	; 255
    463e:	89 83       	std	Y+1, r24	; 0x01
    4640:	89 81       	ldd	r24, Y+1	; 0x01
    4642:	28 2f       	mov	r18, r24
    4644:	30 e0       	ldi	r19, 0x00	; 0
    4646:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    464a:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    464e:	01 97       	sbiw	r24, 0x01	; 1
    4650:	28 17       	cp	r18, r24
    4652:	39 07       	cpc	r19, r25
    4654:	10 f3       	brcs	.-60     	; 0x461a <__vector_121+0x60>
				g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
			}

			/* Finish TX string and resize length to be sent */
			g_usart1_tx_buf[--g_usart1_tx_len] = 0;
    4656:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    465a:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    465e:	01 97       	sbiw	r24, 0x01	; 1
    4660:	80 93 72 27 	sts	0x2772, r24	; 0x802772 <g_usart1_tx_len>
    4664:	90 93 73 27 	sts	0x2773, r25	; 0x802773 <g_usart1_tx_len+0x1>
    4668:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    466c:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    4670:	8c 58       	subi	r24, 0x8C	; 140
    4672:	98 4d       	sbci	r25, 0xD8	; 216
    4674:	fc 01       	movw	r30, r24
    4676:	10 82       	st	Z, r1
		}
	}
}
    4678:	00 00       	nop
    467a:	0f 90       	pop	r0
    467c:	df 91       	pop	r29
    467e:	cf 91       	pop	r28
    4680:	ff 91       	pop	r31
    4682:	ef 91       	pop	r30
    4684:	bf 91       	pop	r27
    4686:	af 91       	pop	r26
    4688:	9f 91       	pop	r25
    468a:	8f 91       	pop	r24
    468c:	7f 91       	pop	r23
    468e:	6f 91       	pop	r22
    4690:	5f 91       	pop	r21
    4692:	4f 91       	pop	r20
    4694:	3f 91       	pop	r19
    4696:	2f 91       	pop	r18
    4698:	0f 90       	pop	r0
    469a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    469e:	0f 90       	pop	r0
    46a0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    46a4:	0f 90       	pop	r0
    46a6:	1f 90       	pop	r1
    46a8:	18 95       	reti

000046aa <isr_serial_tx_kickstart>:


/* Functions */

static void isr_serial_tx_kickstart(void)
{
    46aa:	cf 93       	push	r28
    46ac:	df 93       	push	r29
    46ae:	1f 92       	push	r1
    46b0:	cd b7       	in	r28, 0x3d	; 61
    46b2:	de b7       	in	r29, 0x3e	; 62
	/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
	if ((ioport_get_pin_level(GSM_RTS1_DRV_GPIO) == IOPORT_PIN_LEVEL_LOW) && g_usart1_tx_len && (USARTF0_STATUS & _BV(USART_DREIF_bp))) {
    46b4:	8f e2       	ldi	r24, 0x2F	; 47
    46b6:	dd de       	rcall	.-582    	; 0x4472 <ioport_get_pin_level>
    46b8:	98 2f       	mov	r25, r24
    46ba:	81 e0       	ldi	r24, 0x01	; 1
    46bc:	89 27       	eor	r24, r25
    46be:	88 23       	and	r24, r24
    46c0:	09 f4       	brne	.+2      	; 0x46c4 <isr_serial_tx_kickstart+0x1a>
    46c2:	48 c0       	rjmp	.+144    	; 0x4754 <isr_serial_tx_kickstart+0xaa>
    46c4:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    46c8:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    46cc:	89 2b       	or	r24, r25
    46ce:	09 f4       	brne	.+2      	; 0x46d2 <isr_serial_tx_kickstart+0x28>
    46d0:	41 c0       	rjmp	.+130    	; 0x4754 <isr_serial_tx_kickstart+0xaa>
    46d2:	81 ea       	ldi	r24, 0xA1	; 161
    46d4:	9b e0       	ldi	r25, 0x0B	; 11
    46d6:	fc 01       	movw	r30, r24
    46d8:	80 81       	ld	r24, Z
    46da:	88 2f       	mov	r24, r24
    46dc:	90 e0       	ldi	r25, 0x00	; 0
    46de:	80 72       	andi	r24, 0x20	; 32
    46e0:	99 27       	eor	r25, r25
    46e2:	89 2b       	or	r24, r25
    46e4:	b9 f1       	breq	.+110    	; 0x4754 <isr_serial_tx_kickstart+0xaa>
		/* Send next character */
		USARTF0_DATA = g_usart1_tx_buf[0];
    46e6:	80 ea       	ldi	r24, 0xA0	; 160
    46e8:	9b e0       	ldi	r25, 0x0B	; 11
    46ea:	20 91 74 27 	lds	r18, 0x2774	; 0x802774 <g_usart1_tx_buf>
    46ee:	fc 01       	movw	r30, r24
    46f0:	20 83       	st	Z, r18

		/* Move string one position ahead */
		for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    46f2:	19 82       	std	Y+1, r1	; 0x01
    46f4:	13 c0       	rjmp	.+38     	; 0x471c <isr_serial_tx_kickstart+0x72>
			g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
    46f6:	89 81       	ldd	r24, Y+1	; 0x01
    46f8:	88 2f       	mov	r24, r24
    46fa:	90 e0       	ldi	r25, 0x00	; 0
    46fc:	29 81       	ldd	r18, Y+1	; 0x01
    46fe:	22 2f       	mov	r18, r18
    4700:	30 e0       	ldi	r19, 0x00	; 0
    4702:	2f 5f       	subi	r18, 0xFF	; 255
    4704:	3f 4f       	sbci	r19, 0xFF	; 255
    4706:	2c 58       	subi	r18, 0x8C	; 140
    4708:	38 4d       	sbci	r19, 0xD8	; 216
    470a:	f9 01       	movw	r30, r18
    470c:	20 81       	ld	r18, Z
    470e:	8c 58       	subi	r24, 0x8C	; 140
    4710:	98 4d       	sbci	r25, 0xD8	; 216
    4712:	fc 01       	movw	r30, r24
    4714:	20 83       	st	Z, r18
	if ((ioport_get_pin_level(GSM_RTS1_DRV_GPIO) == IOPORT_PIN_LEVEL_LOW) && g_usart1_tx_len && (USARTF0_STATUS & _BV(USART_DREIF_bp))) {
		/* Send next character */
		USARTF0_DATA = g_usart1_tx_buf[0];

		/* Move string one position ahead */
		for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    4716:	89 81       	ldd	r24, Y+1	; 0x01
    4718:	8f 5f       	subi	r24, 0xFF	; 255
    471a:	89 83       	std	Y+1, r24	; 0x01
    471c:	89 81       	ldd	r24, Y+1	; 0x01
    471e:	28 2f       	mov	r18, r24
    4720:	30 e0       	ldi	r19, 0x00	; 0
    4722:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    4726:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    472a:	01 97       	sbiw	r24, 0x01	; 1
    472c:	28 17       	cp	r18, r24
    472e:	39 07       	cpc	r19, r25
    4730:	10 f3       	brcs	.-60     	; 0x46f6 <isr_serial_tx_kickstart+0x4c>
			g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
		}

		/* Finish TX string and resize length to be sent */
		g_usart1_tx_buf[--g_usart1_tx_len] = 0;
    4732:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    4736:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    473a:	01 97       	sbiw	r24, 0x01	; 1
    473c:	80 93 72 27 	sts	0x2772, r24	; 0x802772 <g_usart1_tx_len>
    4740:	90 93 73 27 	sts	0x2773, r25	; 0x802773 <g_usart1_tx_len+0x1>
    4744:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    4748:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    474c:	8c 58       	subi	r24, 0x8C	; 140
    474e:	98 4d       	sbci	r25, 0xD8	; 216
    4750:	fc 01       	movw	r30, r24
    4752:	10 82       	st	Z, r1
	}
}
    4754:	00 00       	nop
    4756:	0f 90       	pop	r0
    4758:	df 91       	pop	r29
    475a:	cf 91       	pop	r28
    475c:	08 95       	ret

0000475e <serial_sim808_send>:

void serial_sim808_send(const char* msg, uint8_t len, bool doWait)
{
    475e:	cf 93       	push	r28
    4760:	df 93       	push	r29
    4762:	cd b7       	in	r28, 0x3d	; 61
    4764:	de b7       	in	r29, 0x3e	; 62
    4766:	2a 97       	sbiw	r28, 0x0a	; 10
    4768:	cd bf       	out	0x3d, r28	; 61
    476a:	de bf       	out	0x3e, r29	; 62
    476c:	8f 83       	std	Y+7, r24	; 0x07
    476e:	98 87       	std	Y+8, r25	; 0x08
    4770:	69 87       	std	Y+9, r22	; 0x09
    4772:	4a 87       	std	Y+10, r20	; 0x0a
	int16_t max;

	/* IRQ disabled section */
	{
		irqflags_t flags = cpu_irq_save();
    4774:	76 dc       	rcall	.-1812   	; 0x4062 <cpu_irq_save>
    4776:	8c 83       	std	Y+4, r24	; 0x04

		/* Append message to TX buffer */
		max = min(g_usart1_tx_len + len, sizeof(g_usart1_tx_buf) - 3);
    4778:	89 85       	ldd	r24, Y+9	; 0x09
    477a:	28 2f       	mov	r18, r24
    477c:	30 e0       	ldi	r19, 0x00	; 0
    477e:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    4782:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    4786:	82 0f       	add	r24, r18
    4788:	93 1f       	adc	r25, r19
    478a:	8e 37       	cpi	r24, 0x7E	; 126
    478c:	91 05       	cpc	r25, r1
    478e:	10 f0       	brcs	.+4      	; 0x4794 <serial_sim808_send+0x36>
    4790:	8d e7       	ldi	r24, 0x7D	; 125
    4792:	90 e0       	ldi	r25, 0x00	; 0
    4794:	8d 83       	std	Y+5, r24	; 0x05
    4796:	9e 83       	std	Y+6, r25	; 0x06

		int16_t idx_s = g_usart1_tx_len;
    4798:	80 91 72 27 	lds	r24, 0x2772	; 0x802772 <g_usart1_tx_len>
    479c:	90 91 73 27 	lds	r25, 0x2773	; 0x802773 <g_usart1_tx_len+0x1>
    47a0:	89 83       	std	Y+1, r24	; 0x01
    47a2:	9a 83       	std	Y+2, r25	; 0x02
		for (uint8_t idx_b = 0; idx_s < max; idx_b++) {
    47a4:	1b 82       	std	Y+3, r1	; 0x03
    47a6:	17 c0       	rjmp	.+46     	; 0x47d6 <serial_sim808_send+0x78>
			g_usart1_tx_buf[idx_s++] = msg[idx_b];
    47a8:	89 81       	ldd	r24, Y+1	; 0x01
    47aa:	9a 81       	ldd	r25, Y+2	; 0x02
    47ac:	9c 01       	movw	r18, r24
    47ae:	2f 5f       	subi	r18, 0xFF	; 255
    47b0:	3f 4f       	sbci	r19, 0xFF	; 255
    47b2:	29 83       	std	Y+1, r18	; 0x01
    47b4:	3a 83       	std	Y+2, r19	; 0x02
    47b6:	2b 81       	ldd	r18, Y+3	; 0x03
    47b8:	22 2f       	mov	r18, r18
    47ba:	30 e0       	ldi	r19, 0x00	; 0
    47bc:	4f 81       	ldd	r20, Y+7	; 0x07
    47be:	58 85       	ldd	r21, Y+8	; 0x08
    47c0:	24 0f       	add	r18, r20
    47c2:	35 1f       	adc	r19, r21
    47c4:	f9 01       	movw	r30, r18
    47c6:	20 81       	ld	r18, Z
    47c8:	8c 58       	subi	r24, 0x8C	; 140
    47ca:	98 4d       	sbci	r25, 0xD8	; 216
    47cc:	fc 01       	movw	r30, r24
    47ce:	20 83       	st	Z, r18

		/* Append message to TX buffer */
		max = min(g_usart1_tx_len + len, sizeof(g_usart1_tx_buf) - 3);

		int16_t idx_s = g_usart1_tx_len;
		for (uint8_t idx_b = 0; idx_s < max; idx_b++) {
    47d0:	8b 81       	ldd	r24, Y+3	; 0x03
    47d2:	8f 5f       	subi	r24, 0xFF	; 255
    47d4:	8b 83       	std	Y+3, r24	; 0x03
    47d6:	29 81       	ldd	r18, Y+1	; 0x01
    47d8:	3a 81       	ldd	r19, Y+2	; 0x02
    47da:	8d 81       	ldd	r24, Y+5	; 0x05
    47dc:	9e 81       	ldd	r25, Y+6	; 0x06
    47de:	28 17       	cp	r18, r24
    47e0:	39 07       	cpc	r19, r25
    47e2:	14 f3       	brlt	.-60     	; 0x47a8 <serial_sim808_send+0x4a>
			g_usart1_tx_buf[idx_s++] = msg[idx_b];
		}
		g_usart1_tx_buf[idx_s]		= 0;
    47e4:	89 81       	ldd	r24, Y+1	; 0x01
    47e6:	9a 81       	ldd	r25, Y+2	; 0x02
    47e8:	8c 58       	subi	r24, 0x8C	; 140
    47ea:	98 4d       	sbci	r25, 0xD8	; 216
    47ec:	fc 01       	movw	r30, r24
    47ee:	10 82       	st	Z, r1
		g_usart1_tx_len				= idx_s;
    47f0:	89 81       	ldd	r24, Y+1	; 0x01
    47f2:	9a 81       	ldd	r25, Y+2	; 0x02
    47f4:	80 93 72 27 	sts	0x2772, r24	; 0x802772 <g_usart1_tx_len>
    47f8:	90 93 73 27 	sts	0x2773, r25	; 0x802773 <g_usart1_tx_len+0x1>

		/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
		isr_serial_tx_kickstart();

		cpu_irq_restore(flags);
    47fc:	56 df       	rcall	.-340    	; 0x46aa <isr_serial_tx_kickstart>
    47fe:	8c 81       	ldd	r24, Y+4	; 0x04
    4800:	40 dc       	rcall	.-1920   	; 0x4082 <cpu_irq_restore>
	}

	/* Wait for message to be sent */
	if (doWait) {
    4802:	8a 85       	ldd	r24, Y+10	; 0x0a
    4804:	88 23       	and	r24, r24
    4806:	39 f0       	breq	.+14     	; 0x4816 <serial_sim808_send+0xb8>
		yield_ms(C_USART_SIM808_RESP_MS + max);
    4808:	8d 81       	ldd	r24, Y+5	; 0x05
    480a:	9e 81       	ldd	r25, Y+6	; 0x06
    480c:	49 96       	adiw	r24, 0x19	; 25
    480e:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
		task();
    4812:	0f 94 cc 17 	call	0x22f98	; 0x22f98 <task>
	}
}
    4816:	00 00       	nop
    4818:	2a 96       	adiw	r28, 0x0a	; 10
    481a:	cd bf       	out	0x3d, r28	; 61
    481c:	de bf       	out	0x3e, r29	; 62
    481e:	df 91       	pop	r29
    4820:	cf 91       	pop	r28
    4822:	08 95       	ret

00004824 <serial_sim808_sendAndResponse>:

bool serial_sim808_sendAndResponse(const char* msg, uint8_t len)
{
    4824:	cf 93       	push	r28
    4826:	df 93       	push	r29
    4828:	00 d0       	rcall	.+0      	; 0x482a <serial_sim808_sendAndResponse+0x6>
    482a:	1f 92       	push	r1
    482c:	cd b7       	in	r28, 0x3d	; 61
    482e:	de b7       	in	r29, 0x3e	; 62
    4830:	8a 83       	std	Y+2, r24	; 0x02
    4832:	9b 83       	std	Y+3, r25	; 0x03
    4834:	6c 83       	std	Y+4, r22	; 0x04
	/* Reset the OK response flag */
	g_usart1_rx_OK = false;
    4836:	10 92 6f 25 	sts	0x256F, r1	; 0x80256f <g_usart1_rx_OK>

	/* Send the string direct to the SIM808 */
	serial_sim808_send(msg, len, true);
    483a:	8a 81       	ldd	r24, Y+2	; 0x02
    483c:	9b 81       	ldd	r25, Y+3	; 0x03
    483e:	41 e0       	ldi	r20, 0x01	; 1
    4840:	6c 81       	ldd	r22, Y+4	; 0x04
    4842:	8d df       	rcall	.-230    	; 0x475e <serial_sim808_send>

	/* Wait until 2 s for the response */
	for (uint8_t ycnt = C_USART_SIM808_RESP_ITER; ycnt; --ycnt) {
    4844:	80 e5       	ldi	r24, 0x50	; 80
    4846:	89 83       	std	Y+1, r24	; 0x01
    4848:	0f c0       	rjmp	.+30     	; 0x4868 <serial_sim808_sendAndResponse+0x44>
		if (g_usart1_rx_OK) {
    484a:	80 91 6f 25 	lds	r24, 0x256F	; 0x80256f <g_usart1_rx_OK>
    484e:	88 23       	and	r24, r24
    4850:	11 f0       	breq	.+4      	; 0x4856 <serial_sim808_sendAndResponse+0x32>
			/* OK response received */
			return true;
    4852:	81 e0       	ldi	r24, 0x01	; 1
    4854:	0d c0       	rjmp	.+26     	; 0x4870 <serial_sim808_sendAndResponse+0x4c>
		}

		yield_ms(C_USART_SIM808_RESP_MS);
    4856:	89 e1       	ldi	r24, 0x19	; 25
    4858:	90 e0       	ldi	r25, 0x00	; 0
    485a:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
		task_serial();
    485e:	0e 94 26 3e 	call	0x7c4c	; 0x7c4c <task_serial>

	/* Send the string direct to the SIM808 */
	serial_sim808_send(msg, len, true);

	/* Wait until 2 s for the response */
	for (uint8_t ycnt = C_USART_SIM808_RESP_ITER; ycnt; --ycnt) {
    4862:	89 81       	ldd	r24, Y+1	; 0x01
    4864:	81 50       	subi	r24, 0x01	; 1
    4866:	89 83       	std	Y+1, r24	; 0x01
    4868:	89 81       	ldd	r24, Y+1	; 0x01
    486a:	88 23       	and	r24, r24
    486c:	71 f7       	brne	.-36     	; 0x484a <serial_sim808_sendAndResponse+0x26>
		yield_ms(C_USART_SIM808_RESP_MS);
		task_serial();
	}

	/* No OK response */
	return false;
    486e:	80 e0       	ldi	r24, 0x00	; 0
}
    4870:	24 96       	adiw	r28, 0x04	; 4
    4872:	cd bf       	out	0x3d, r28	; 61
    4874:	de bf       	out	0x3e, r29	; 62
    4876:	df 91       	pop	r29
    4878:	cf 91       	pop	r28
    487a:	08 95       	ret

0000487c <serial_sim808_gsm_setFunc>:

void serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_ENUM_t funcMode)
{
    487c:	cf 93       	push	r28
    487e:	df 93       	push	r29
    4880:	00 d0       	rcall	.+0      	; 0x4882 <serial_sim808_gsm_setFunc+0x6>
    4882:	cd b7       	in	r28, 0x3d	; 61
    4884:	de b7       	in	r29, 0x3e	; 62
    4886:	8b 83       	std	Y+3, r24	; 0x03
	/* Prepare message to the SIM808 */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_FUNC_1, funcMode);
    4888:	8b 81       	ldd	r24, Y+3	; 0x03
    488a:	88 2f       	mov	r24, r24
    488c:	90 e0       	ldi	r25, 0x00	; 0
    488e:	29 2f       	mov	r18, r25
    4890:	2f 93       	push	r18
    4892:	8f 93       	push	r24
    4894:	85 eb       	ldi	r24, 0xB5	; 181
    4896:	95 e0       	ldi	r25, 0x05	; 5
    4898:	89 2f       	mov	r24, r25
    489a:	8f 93       	push	r24
    489c:	85 eb       	ldi	r24, 0xB5	; 181
    489e:	95 e0       	ldi	r25, 0x05	; 5
    48a0:	8f 93       	push	r24
    48a2:	1f 92       	push	r1
    48a4:	80 e8       	ldi	r24, 0x80	; 128
    48a6:	8f 93       	push	r24
    48a8:	89 eb       	ldi	r24, 0xB9	; 185
    48aa:	9a e2       	ldi	r25, 0x2A	; 42
    48ac:	89 2f       	mov	r24, r25
    48ae:	8f 93       	push	r24
    48b0:	89 eb       	ldi	r24, 0xB9	; 185
    48b2:	9a e2       	ldi	r25, 0x2A	; 42
    48b4:	8f 93       	push	r24
    48b6:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    48ba:	2d b7       	in	r18, 0x3d	; 61
    48bc:	3e b7       	in	r19, 0x3e	; 62
    48be:	28 5f       	subi	r18, 0xF8	; 248
    48c0:	3f 4f       	sbci	r19, 0xFF	; 255
    48c2:	cd bf       	out	0x3d, r28	; 61
    48c4:	de bf       	out	0x3e, r29	; 62
    48c6:	89 83       	std	Y+1, r24	; 0x01
    48c8:	9a 83       	std	Y+2, r25	; 0x02

	/* Send the string to the SIM808 */
	if (len) {
    48ca:	89 81       	ldd	r24, Y+1	; 0x01
    48cc:	9a 81       	ldd	r25, Y+2	; 0x02
    48ce:	89 2b       	or	r24, r25
    48d0:	29 f0       	breq	.+10     	; 0x48dc <serial_sim808_gsm_setFunc+0x60>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    48d2:	89 81       	ldd	r24, Y+1	; 0x01
    48d4:	68 2f       	mov	r22, r24
    48d6:	89 eb       	ldi	r24, 0xB9	; 185
    48d8:	9a e2       	ldi	r25, 0x2A	; 42
    48da:	a4 df       	rcall	.-184    	; 0x4824 <serial_sim808_sendAndResponse>
	}
}
    48dc:	00 00       	nop
    48de:	23 96       	adiw	r28, 0x03	; 3
    48e0:	cd bf       	out	0x3d, r28	; 61
    48e2:	de bf       	out	0x3e, r29	; 62
    48e4:	df 91       	pop	r29
    48e6:	cf 91       	pop	r28
    48e8:	08 95       	ret

000048ea <serial_sim808_gsm_setPin>:

void serial_sim808_gsm_setPin(const char* pin)
{
    48ea:	cf 93       	push	r28
    48ec:	df 93       	push	r29
    48ee:	00 d0       	rcall	.+0      	; 0x48f0 <serial_sim808_gsm_setPin+0x6>
    48f0:	1f 92       	push	r1
    48f2:	cd b7       	in	r28, 0x3d	; 61
    48f4:	de b7       	in	r29, 0x3e	; 62
    48f6:	8b 83       	std	Y+3, r24	; 0x03
    48f8:	9c 83       	std	Y+4, r25	; 0x04
	/* Prepare message to the SIM808 */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_PIN_1, pin);
    48fa:	8c 81       	ldd	r24, Y+4	; 0x04
    48fc:	8f 93       	push	r24
    48fe:	8b 81       	ldd	r24, Y+3	; 0x03
    4900:	8f 93       	push	r24
    4902:	82 ec       	ldi	r24, 0xC2	; 194
    4904:	95 e0       	ldi	r25, 0x05	; 5
    4906:	89 2f       	mov	r24, r25
    4908:	8f 93       	push	r24
    490a:	82 ec       	ldi	r24, 0xC2	; 194
    490c:	95 e0       	ldi	r25, 0x05	; 5
    490e:	8f 93       	push	r24
    4910:	1f 92       	push	r1
    4912:	80 e8       	ldi	r24, 0x80	; 128
    4914:	8f 93       	push	r24
    4916:	89 eb       	ldi	r24, 0xB9	; 185
    4918:	9a e2       	ldi	r25, 0x2A	; 42
    491a:	89 2f       	mov	r24, r25
    491c:	8f 93       	push	r24
    491e:	89 eb       	ldi	r24, 0xB9	; 185
    4920:	9a e2       	ldi	r25, 0x2A	; 42
    4922:	8f 93       	push	r24
    4924:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4928:	2d b7       	in	r18, 0x3d	; 61
    492a:	3e b7       	in	r19, 0x3e	; 62
    492c:	28 5f       	subi	r18, 0xF8	; 248
    492e:	3f 4f       	sbci	r19, 0xFF	; 255
    4930:	cd bf       	out	0x3d, r28	; 61
    4932:	de bf       	out	0x3e, r29	; 62
    4934:	89 83       	std	Y+1, r24	; 0x01
    4936:	9a 83       	std	Y+2, r25	; 0x02

	/* Send the string to the SIM808 */
	if (len) {
    4938:	89 81       	ldd	r24, Y+1	; 0x01
    493a:	9a 81       	ldd	r25, Y+2	; 0x02
    493c:	89 2b       	or	r24, r25
    493e:	29 f0       	breq	.+10     	; 0x494a <serial_sim808_gsm_setPin+0x60>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4940:	89 81       	ldd	r24, Y+1	; 0x01
    4942:	68 2f       	mov	r22, r24
    4944:	89 eb       	ldi	r24, 0xB9	; 185
    4946:	9a e2       	ldi	r25, 0x2A	; 42
    4948:	6d df       	rcall	.-294    	; 0x4824 <serial_sim808_sendAndResponse>
	}
}
    494a:	00 00       	nop
    494c:	24 96       	adiw	r28, 0x04	; 4
    494e:	cd bf       	out	0x3d, r28	; 61
    4950:	de bf       	out	0x3e, r29	; 62
    4952:	df 91       	pop	r29
    4954:	cf 91       	pop	r28
    4956:	08 95       	ret

00004958 <serial_gsm_activation>:

void serial_gsm_activation(bool enable)
{
    4958:	cf 93       	push	r28
    495a:	df 93       	push	r29
    495c:	1f 92       	push	r1
    495e:	cd b7       	in	r28, 0x3d	; 61
    4960:	de b7       	in	r29, 0x3e	; 62
    4962:	89 83       	std	Y+1, r24	; 0x01
	if (enable) {
    4964:	89 81       	ldd	r24, Y+1	; 0x01
    4966:	88 23       	and	r24, r24
    4968:	51 f0       	breq	.+20     	; 0x497e <serial_gsm_activation+0x26>
		if (g_gsm_enable) {
    496a:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
    496e:	88 23       	and	r24, r24
    4970:	91 f0       	breq	.+36     	; 0x4996 <serial_gsm_activation+0x3e>
			serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_ON);
    4972:	81 e0       	ldi	r24, 0x01	; 1
    4974:	83 df       	rcall	.-250    	; 0x487c <serial_sim808_gsm_setFunc>
			serial_sim808_gsm_setPin(g_gsm_login_pwd);
    4976:	80 e0       	ldi	r24, 0x00	; 0
    4978:	98 e2       	ldi	r25, 0x28	; 40
    497a:	b7 df       	rcall	.-146    	; 0x48ea <serial_sim808_gsm_setPin>
		if (g_gsm_enable && g_gsm_aprs_enable) {
			serial_gsm_gprs_link_openClose(false);
		}
		serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_OFF);
	}
}
    497c:	0c c0       	rjmp	.+24     	; 0x4996 <serial_gsm_activation+0x3e>
			serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_ON);
			serial_sim808_gsm_setPin(g_gsm_login_pwd);
		}

	} else {
		if (g_gsm_enable && g_gsm_aprs_enable) {
    497e:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
    4982:	88 23       	and	r24, r24
    4984:	31 f0       	breq	.+12     	; 0x4992 <serial_gsm_activation+0x3a>
    4986:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    498a:	88 23       	and	r24, r24
			serial_gsm_gprs_link_openClose(false);
    498c:	11 f0       	breq	.+4      	; 0x4992 <serial_gsm_activation+0x3a>
    498e:	80 e0       	ldi	r24, 0x00	; 0
		}
		serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_OFF);
    4990:	07 d0       	rcall	.+14     	; 0x49a0 <serial_gsm_gprs_link_openClose>
    4992:	80 e0       	ldi	r24, 0x00	; 0
    4994:	73 df       	rcall	.-282    	; 0x487c <serial_sim808_gsm_setFunc>
	}
}
    4996:	00 00       	nop
    4998:	0f 90       	pop	r0
    499a:	df 91       	pop	r29
    499c:	cf 91       	pop	r28
    499e:	08 95       	ret

000049a0 <serial_gsm_gprs_link_openClose>:

void serial_gsm_gprs_link_openClose(bool isStart) {
    49a0:	cf 93       	push	r28
    49a2:	df 93       	push	r29
    49a4:	cd b7       	in	r28, 0x3d	; 61
    49a6:	de b7       	in	r29, 0x3e	; 62
    49a8:	2d 97       	sbiw	r28, 0x0d	; 13
    49aa:	cd bf       	out	0x3d, r28	; 61
    49ac:	de bf       	out	0x3e, r29	; 62
    49ae:	8d 87       	std	Y+13, r24	; 0x0d
	static bool s_gprs_isOpen = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable) {
    49b0:	90 91 f4 27 	lds	r25, 0x27F4	; 0x8027f4 <g_gsm_enable>
    49b4:	81 e0       	ldi	r24, 0x01	; 1
    49b6:	89 27       	eor	r24, r25
    49b8:	88 23       	and	r24, r24
    49ba:	31 f4       	brne	.+12     	; 0x49c8 <serial_gsm_gprs_link_openClose+0x28>
    49bc:	90 91 f5 27 	lds	r25, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    49c0:	81 e0       	ldi	r24, 0x01	; 1
    49c2:	89 27       	eor	r24, r25
    49c4:	88 23       	and	r24, r24
    49c6:	29 f0       	breq	.+10     	; 0x49d2 <serial_gsm_gprs_link_openClose+0x32>
		g_gsm_aprs_gprs_connected	= false;
    49c8:	10 92 f6 27 	sts	0x27F6, r1	; 0x8027f6 <g_gsm_aprs_gprs_connected>
		g_gsm_aprs_ip_connected		= false;
    49cc:	10 92 f7 27 	sts	0x27F7, r1	; 0x8027f7 <g_gsm_aprs_ip_connected>
		return;
    49d0:	f8 c0       	rjmp	.+496    	; 0x4bc2 <serial_gsm_gprs_link_openClose+0x222>
	}

	if (isStart && !s_gprs_isOpen) {
    49d2:	8d 85       	ldd	r24, Y+13	; 0x0d
    49d4:	88 23       	and	r24, r24
    49d6:	09 f4       	brne	.+2      	; 0x49da <serial_gsm_gprs_link_openClose+0x3a>
    49d8:	c7 c0       	rjmp	.+398    	; 0x4b68 <serial_gsm_gprs_link_openClose+0x1c8>
    49da:	90 91 48 21 	lds	r25, 0x2148	; 0x802148 <__data_end>
    49de:	81 e0       	ldi	r24, 0x01	; 1
    49e0:	89 27       	eor	r24, r25
    49e2:	88 23       	and	r24, r24
    49e4:	09 f4       	brne	.+2      	; 0x49e8 <serial_gsm_gprs_link_openClose+0x48>
    49e6:	c0 c0       	rjmp	.+384    	; 0x4b68 <serial_gsm_gprs_link_openClose+0x1c8>
		/* Enable auto reply chain */
		g_usart_gprs_auto_response_state = 1;
    49e8:	81 e0       	ldi	r24, 0x01	; 1
    49ea:	80 93 6d 25 	sts	0x256D, r24	; 0x80256d <g_usart_gprs_auto_response_state>
		/* Inform about starting the serial communication process */
		{
			int len;

			/* LCD information */
			if (g_workmode == WORKMODE_INIT) {
    49ee:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
    49f2:	81 30       	cpi	r24, 0x01	; 1
    49f4:	09 f5       	brne	.+66     	; 0x4a38 <serial_gsm_gprs_link_openClose+0x98>
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_WAIT);
    49f6:	8c ed       	ldi	r24, 0xDC	; 220
    49f8:	94 e0       	ldi	r25, 0x04	; 4
    49fa:	89 2f       	mov	r24, r25
    49fc:	8f 93       	push	r24
    49fe:	8c ed       	ldi	r24, 0xDC	; 220
    4a00:	94 e0       	ldi	r25, 0x04	; 4
    4a02:	8f 93       	push	r24
    4a04:	1f 92       	push	r1
    4a06:	80 e8       	ldi	r24, 0x80	; 128
    4a08:	8f 93       	push	r24
    4a0a:	89 eb       	ldi	r24, 0xB9	; 185
    4a0c:	9a e2       	ldi	r25, 0x2A	; 42
    4a0e:	89 2f       	mov	r24, r25
    4a10:	8f 93       	push	r24
    4a12:	89 eb       	ldi	r24, 0xB9	; 185
    4a14:	9a e2       	ldi	r25, 0x2A	; 42
    4a16:	8f 93       	push	r24
    4a18:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4a1c:	0f 90       	pop	r0
    4a1e:	0f 90       	pop	r0
    4a20:	0f 90       	pop	r0
    4a22:	0f 90       	pop	r0
    4a24:	0f 90       	pop	r0
    4a26:	0f 90       	pop	r0
    4a28:	8d 83       	std	Y+5, r24	; 0x05
    4a2a:	9e 83       	std	Y+6, r25	; 0x06
				task_twi2_lcd_str(8,  9 * 10, g_prepare_buf);
    4a2c:	49 eb       	ldi	r20, 0xB9	; 185
    4a2e:	5a e2       	ldi	r21, 0x2A	; 42
    4a30:	6a e5       	ldi	r22, 0x5A	; 90
    4a32:	88 e0       	ldi	r24, 0x08	; 8
    4a34:	0e 94 16 8f 	call	0x11e2c	; 0x11e2c <task_twi2_lcd_str>
			}

			/* USB information */
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_WAIT_CONNECT);
    4a38:	8d e6       	ldi	r24, 0x6D	; 109
    4a3a:	95 e0       	ldi	r25, 0x05	; 5
    4a3c:	89 2f       	mov	r24, r25
    4a3e:	8f 93       	push	r24
    4a40:	8d e6       	ldi	r24, 0x6D	; 109
    4a42:	95 e0       	ldi	r25, 0x05	; 5
    4a44:	8f 93       	push	r24
    4a46:	1f 92       	push	r1
    4a48:	80 e8       	ldi	r24, 0x80	; 128
    4a4a:	8f 93       	push	r24
    4a4c:	89 eb       	ldi	r24, 0xB9	; 185
    4a4e:	9a e2       	ldi	r25, 0x2A	; 42
    4a50:	89 2f       	mov	r24, r25
    4a52:	8f 93       	push	r24
    4a54:	89 eb       	ldi	r24, 0xB9	; 185
    4a56:	9a e2       	ldi	r25, 0x2A	; 42
    4a58:	8f 93       	push	r24
    4a5a:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4a5e:	0f 90       	pop	r0
    4a60:	0f 90       	pop	r0
    4a62:	0f 90       	pop	r0
    4a64:	0f 90       	pop	r0
    4a66:	0f 90       	pop	r0
    4a68:	0f 90       	pop	r0
    4a6a:	8d 83       	std	Y+5, r24	; 0x05
    4a6c:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(g_prepare_buf, len, false);
    4a6e:	8d 81       	ldd	r24, Y+5	; 0x05
    4a70:	40 e0       	ldi	r20, 0x00	; 0
    4a72:	68 2f       	mov	r22, r24
    4a74:	89 eb       	ldi	r24, 0xB9	; 185
    4a76:	9a e2       	ldi	r25, 0x2A	; 42
    4a78:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#11 DEBUG: +CREG? sending ...\r\n");
		udi_write_tx_buf(g_prepare_buf, len, false);
		#endif

		/* Shutdown any open connections and drop GPRS link, just in case */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT);
    4a7c:	8f ec       	ldi	r24, 0xCF	; 207
    4a7e:	96 e0       	ldi	r25, 0x06	; 6
    4a80:	89 2f       	mov	r24, r25
    4a82:	8f 93       	push	r24
    4a84:	8f ec       	ldi	r24, 0xCF	; 207
    4a86:	96 e0       	ldi	r25, 0x06	; 6
    4a88:	8f 93       	push	r24
    4a8a:	1f 92       	push	r1
    4a8c:	80 e8       	ldi	r24, 0x80	; 128
    4a8e:	8f 93       	push	r24
    4a90:	89 eb       	ldi	r24, 0xB9	; 185
    4a92:	9a e2       	ldi	r25, 0x2A	; 42
    4a94:	89 2f       	mov	r24, r25
    4a96:	8f 93       	push	r24
    4a98:	89 eb       	ldi	r24, 0xB9	; 185
    4a9a:	9a e2       	ldi	r25, 0x2A	; 42
    4a9c:	8f 93       	push	r24
    4a9e:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4aa2:	0f 90       	pop	r0
    4aa4:	0f 90       	pop	r0
    4aa6:	0f 90       	pop	r0
    4aa8:	0f 90       	pop	r0
    4aaa:	0f 90       	pop	r0
    4aac:	0f 90       	pop	r0
    4aae:	8f 83       	std	Y+7, r24	; 0x07
    4ab0:	98 87       	std	Y+8, r25	; 0x08
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4ab2:	8f 81       	ldd	r24, Y+7	; 0x07
    4ab4:	68 2f       	mov	r22, r24
    4ab6:	89 eb       	ldi	r24, 0xB9	; 185
    4ab8:	9a e2       	ldi	r25, 0x2A	; 42
    4aba:	b4 de       	rcall	.-664    	; 0x4824 <serial_sim808_sendAndResponse>

		/* GPRS activation - check for registration, first */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
    4abc:	8d e4       	ldi	r24, 0x4D	; 77
    4abe:	96 e0       	ldi	r25, 0x06	; 6
    4ac0:	89 2f       	mov	r24, r25
    4ac2:	8f 93       	push	r24
    4ac4:	8d e4       	ldi	r24, 0x4D	; 77
    4ac6:	96 e0       	ldi	r25, 0x06	; 6
    4ac8:	8f 93       	push	r24
    4aca:	1f 92       	push	r1
    4acc:	80 e8       	ldi	r24, 0x80	; 128
    4ace:	8f 93       	push	r24
    4ad0:	89 eb       	ldi	r24, 0xB9	; 185
    4ad2:	9a e2       	ldi	r25, 0x2A	; 42
    4ad4:	89 2f       	mov	r24, r25
    4ad6:	8f 93       	push	r24
    4ad8:	89 eb       	ldi	r24, 0xB9	; 185
    4ada:	9a e2       	ldi	r25, 0x2A	; 42
    4adc:	8f 93       	push	r24
    4ade:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4ae2:	0f 90       	pop	r0
    4ae4:	0f 90       	pop	r0
    4ae6:	0f 90       	pop	r0
    4ae8:	0f 90       	pop	r0
    4aea:	0f 90       	pop	r0
    4aec:	0f 90       	pop	r0
    4aee:	8f 83       	std	Y+7, r24	; 0x07
    4af0:	98 87       	std	Y+8, r25	; 0x08
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4af2:	8f 81       	ldd	r24, Y+7	; 0x07
    4af4:	68 2f       	mov	r22, r24
    4af6:	89 eb       	ldi	r24, 0xB9	; 185
    4af8:	9a e2       	ldi	r25, 0x2A	; 42
    4afa:	94 de       	rcall	.-728    	; 0x4824 <serial_sim808_sendAndResponse>

		/* Wait until the auto_responder chain has ended */
		{
			uint32_t l_now		= tcc1_get_time();
    4afc:	0e 94 10 ff 	call	0x1fe20	; 0x1fe20 <tcc1_get_time>
    4b00:	dc 01       	movw	r26, r24
    4b02:	cb 01       	movw	r24, r22
    4b04:	89 83       	std	Y+1, r24	; 0x01
    4b06:	9a 83       	std	Y+2, r25	; 0x02
    4b08:	ab 83       	std	Y+3, r26	; 0x03
    4b0a:	bc 83       	std	Y+4, r27	; 0x04
			uint32_t l_until	= l_now + 5000;
    4b0c:	89 81       	ldd	r24, Y+1	; 0x01
    4b0e:	9a 81       	ldd	r25, Y+2	; 0x02
    4b10:	ab 81       	ldd	r26, Y+3	; 0x03
    4b12:	bc 81       	ldd	r27, Y+4	; 0x04
    4b14:	88 57       	subi	r24, 0x78	; 120
    4b16:	9c 4e       	sbci	r25, 0xEC	; 236
    4b18:	af 4f       	sbci	r26, 0xFF	; 255
    4b1a:	bf 4f       	sbci	r27, 0xFF	; 255
    4b1c:	89 87       	std	Y+9, r24	; 0x09
    4b1e:	9a 87       	std	Y+10, r25	; 0x0a
    4b20:	ab 87       	std	Y+11, r26	; 0x0b
    4b22:	bc 87       	std	Y+12, r27	; 0x0c

			while (l_until > l_now) {
    4b24:	13 c0       	rjmp	.+38     	; 0x4b4c <serial_gsm_gprs_link_openClose+0x1ac>
				if (g_gsm_aprs_gprs_connected) {
    4b26:	80 91 f6 27 	lds	r24, 0x27F6	; 0x8027f6 <g_gsm_aprs_gprs_connected>
    4b2a:	88 23       	and	r24, r24
    4b2c:	29 f0       	breq	.+10     	; 0x4b38 <serial_gsm_gprs_link_openClose+0x198>
					s_gprs_isOpen = true;
    4b2e:	81 e0       	ldi	r24, 0x01	; 1
    4b30:	80 93 48 21 	sts	0x2148, r24	; 0x802148 <__data_end>
					break;
    4b34:	00 00       	nop
		/* GPRS activation - check for registration, first */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
		serial_sim808_sendAndResponse(g_prepare_buf, len);

		/* Wait until the auto_responder chain has ended */
		{
    4b36:	45 c0       	rjmp	.+138    	; 0x4bc2 <serial_gsm_gprs_link_openClose+0x222>
			while (l_until > l_now) {
				if (g_gsm_aprs_gprs_connected) {
					s_gprs_isOpen = true;
					break;
				}
				task();
    4b38:	0f 94 cc 17 	call	0x22f98	; 0x22f98 <task>
				l_now = tcc1_get_time();
    4b3c:	0e 94 10 ff 	call	0x1fe20	; 0x1fe20 <tcc1_get_time>
    4b40:	dc 01       	movw	r26, r24
    4b42:	cb 01       	movw	r24, r22
    4b44:	89 83       	std	Y+1, r24	; 0x01
    4b46:	9a 83       	std	Y+2, r25	; 0x02
    4b48:	ab 83       	std	Y+3, r26	; 0x03
    4b4a:	bc 83       	std	Y+4, r27	; 0x04
		/* Wait until the auto_responder chain has ended */
		{
			uint32_t l_now		= tcc1_get_time();
			uint32_t l_until	= l_now + 5000;

			while (l_until > l_now) {
    4b4c:	29 85       	ldd	r18, Y+9	; 0x09
    4b4e:	3a 85       	ldd	r19, Y+10	; 0x0a
    4b50:	4b 85       	ldd	r20, Y+11	; 0x0b
    4b52:	5c 85       	ldd	r21, Y+12	; 0x0c
    4b54:	89 81       	ldd	r24, Y+1	; 0x01
    4b56:	9a 81       	ldd	r25, Y+2	; 0x02
    4b58:	ab 81       	ldd	r26, Y+3	; 0x03
    4b5a:	bc 81       	ldd	r27, Y+4	; 0x04
    4b5c:	82 17       	cp	r24, r18
    4b5e:	93 07       	cpc	r25, r19
    4b60:	a4 07       	cpc	r26, r20
    4b62:	b5 07       	cpc	r27, r21
    4b64:	00 f3       	brcs	.-64     	; 0x4b26 <serial_gsm_gprs_link_openClose+0x186>
		/* GPRS activation - check for registration, first */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
		serial_sim808_sendAndResponse(g_prepare_buf, len);

		/* Wait until the auto_responder chain has ended */
		{
    4b66:	2d c0       	rjmp	.+90     	; 0x4bc2 <serial_gsm_gprs_link_openClose+0x222>
				task();
				l_now = tcc1_get_time();
			}
		}

	} else if (!isStart && s_gprs_isOpen) {
    4b68:	9d 85       	ldd	r25, Y+13	; 0x0d
    4b6a:	81 e0       	ldi	r24, 0x01	; 1
    4b6c:	89 27       	eor	r24, r25
    4b6e:	88 23       	and	r24, r24
    4b70:	41 f1       	breq	.+80     	; 0x4bc2 <serial_gsm_gprs_link_openClose+0x222>
    4b72:	80 91 48 21 	lds	r24, 0x2148	; 0x802148 <__data_end>
    4b76:	88 23       	and	r24, r24
    4b78:	21 f1       	breq	.+72     	; 0x4bc2 <serial_gsm_gprs_link_openClose+0x222>
		s_gprs_isOpen = false;
    4b7a:	10 92 48 21 	sts	0x2148, r1	; 0x802148 <__data_end>

		/* Shut down IP connection */
		serial_gsm_gprs_ip_openClose(false);
    4b7e:	80 e0       	ldi	r24, 0x00	; 0
    4b80:	38 d1       	rcall	.+624    	; 0x4df2 <serial_gsm_gprs_ip_openClose>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSERVER, 0);
		serial_sim808_sendAndResponse(g_prepare_buf, len);
		#endif

		/* Shutdown any open connections and drop GPRS link */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT);
    4b82:	8f ec       	ldi	r24, 0xCF	; 207
    4b84:	96 e0       	ldi	r25, 0x06	; 6
    4b86:	89 2f       	mov	r24, r25
    4b88:	8f 93       	push	r24
    4b8a:	8f ec       	ldi	r24, 0xCF	; 207
    4b8c:	96 e0       	ldi	r25, 0x06	; 6
    4b8e:	8f 93       	push	r24
    4b90:	1f 92       	push	r1
    4b92:	80 e8       	ldi	r24, 0x80	; 128
    4b94:	8f 93       	push	r24
    4b96:	89 eb       	ldi	r24, 0xB9	; 185
    4b98:	9a e2       	ldi	r25, 0x2A	; 42
    4b9a:	89 2f       	mov	r24, r25
    4b9c:	8f 93       	push	r24
    4b9e:	89 eb       	ldi	r24, 0xB9	; 185
    4ba0:	9a e2       	ldi	r25, 0x2A	; 42
    4ba2:	8f 93       	push	r24
    4ba4:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4ba8:	0f 90       	pop	r0
    4baa:	0f 90       	pop	r0
    4bac:	0f 90       	pop	r0
    4bae:	0f 90       	pop	r0
    4bb0:	0f 90       	pop	r0
    4bb2:	0f 90       	pop	r0
    4bb4:	8f 83       	std	Y+7, r24	; 0x07
    4bb6:	98 87       	std	Y+8, r25	; 0x08
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4bb8:	8f 81       	ldd	r24, Y+7	; 0x07
    4bba:	68 2f       	mov	r22, r24
    4bbc:	89 eb       	ldi	r24, 0xB9	; 185
    4bbe:	9a e2       	ldi	r25, 0x2A	; 42
    4bc0:	31 de       	rcall	.-926    	; 0x4824 <serial_sim808_sendAndResponse>
	}
}
    4bc2:	2d 96       	adiw	r28, 0x0d	; 13
    4bc4:	cd bf       	out	0x3d, r28	; 61
    4bc6:	de bf       	out	0x3e, r29	; 62
    4bc8:	df 91       	pop	r29
    4bca:	cf 91       	pop	r28
    4bcc:	08 95       	ret

00004bce <serial_gsm_rx_creg>:

void serial_gsm_rx_creg(C_GSM_CREG_STAT_ENUM_t stat)
{
    4bce:	cf 93       	push	r28
    4bd0:	df 93       	push	r29
    4bd2:	00 d0       	rcall	.+0      	; 0x4bd4 <serial_gsm_rx_creg+0x6>
    4bd4:	cd b7       	in	r28, 0x3d	; 61
    4bd6:	de b7       	in	r29, 0x3e	; 62
    4bd8:	8b 83       	std	Y+3, r24	; 0x03
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 1)) {
    4bda:	90 91 f4 27 	lds	r25, 0x27F4	; 0x8027f4 <g_gsm_enable>
    4bde:	81 e0       	ldi	r24, 0x01	; 1
    4be0:	89 27       	eor	r24, r25
    4be2:	88 23       	and	r24, r24
    4be4:	09 f0       	breq	.+2      	; 0x4be8 <serial_gsm_rx_creg+0x1a>
    4be6:	45 c0       	rjmp	.+138    	; 0x4c72 <serial_gsm_rx_creg+0xa4>
    4be8:	90 91 f5 27 	lds	r25, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    4bec:	81 e0       	ldi	r24, 0x01	; 1
    4bee:	89 27       	eor	r24, r25
    4bf0:	88 23       	and	r24, r24
    4bf2:	09 f0       	breq	.+2      	; 0x4bf6 <serial_gsm_rx_creg+0x28>
    4bf4:	3e c0       	rjmp	.+124    	; 0x4c72 <serial_gsm_rx_creg+0xa4>
    4bf6:	80 91 49 21 	lds	r24, 0x2149	; 0x802149 <s_done.8363>
    4bfa:	88 23       	and	r24, r24
    4bfc:	d1 f5       	brne	.+116    	; 0x4c72 <serial_gsm_rx_creg+0xa4>
    4bfe:	80 91 4a 21 	lds	r24, 0x214A	; 0x80214a <s_lock.8364>
    4c02:	88 23       	and	r24, r24
    4c04:	b1 f5       	brne	.+108    	; 0x4c72 <serial_gsm_rx_creg+0xa4>
    4c06:	80 91 6d 25 	lds	r24, 0x256D	; 0x80256d <g_usart_gprs_auto_response_state>
    4c0a:	81 30       	cpi	r24, 0x01	; 1
    4c0c:	91 f5       	brne	.+100    	; 0x4c72 <serial_gsm_rx_creg+0xa4>
		return;
	}

	if ((stat == C_GSM_CREG_STAT_REGHOME) || (stat == C_GSM_CREG_STAT_REGROAMING)) {
    4c0e:	8b 81       	ldd	r24, Y+3	; 0x03
    4c10:	81 30       	cpi	r24, 0x01	; 1
    4c12:	19 f0       	breq	.+6      	; 0x4c1a <serial_gsm_rx_creg+0x4c>
    4c14:	8b 81       	ldd	r24, Y+3	; 0x03
    4c16:	85 30       	cpi	r24, 0x05	; 5
    4c18:	69 f5       	brne	.+90     	; 0x4c74 <serial_gsm_rx_creg+0xa6>
		s_lock = true;
    4c1a:	81 e0       	ldi	r24, 0x01	; 1
    4c1c:	80 93 4a 21 	sts	0x214A, r24	; 0x80214a <s_lock.8364>
		barrier();
		s_done = true;
    4c20:	81 e0       	ldi	r24, 0x01	; 1
    4c22:	80 93 49 21 	sts	0x2149, r24	; 0x802149 <s_done.8363>
		#if 0
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#21 DEBUG: +CREG: 1 (REGHOME) / 5 (REGROAMING) received.\r\n");
		udi_write_tx_buf(g_prepare_buf, len, false);
		#endif

		g_usart_gprs_auto_response_state = 2;
    4c26:	82 e0       	ldi	r24, 0x02	; 2
    4c28:	80 93 6d 25 	sts	0x256D, r24	; 0x80256d <g_usart_gprs_auto_response_state>
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#22 DEBUG: +CGATT? sending ...\r\n");
		udi_write_tx_buf(g_prepare_buf, len, false);
		#endif

		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
    4c2c:	88 e5       	ldi	r24, 0x58	; 88
    4c2e:	96 e0       	ldi	r25, 0x06	; 6
    4c30:	89 2f       	mov	r24, r25
    4c32:	8f 93       	push	r24
    4c34:	88 e5       	ldi	r24, 0x58	; 88
    4c36:	96 e0       	ldi	r25, 0x06	; 6
    4c38:	8f 93       	push	r24
    4c3a:	1f 92       	push	r1
    4c3c:	80 e8       	ldi	r24, 0x80	; 128
    4c3e:	8f 93       	push	r24
    4c40:	89 eb       	ldi	r24, 0xB9	; 185
    4c42:	9a e2       	ldi	r25, 0x2A	; 42
    4c44:	89 2f       	mov	r24, r25
    4c46:	8f 93       	push	r24
    4c48:	89 eb       	ldi	r24, 0xB9	; 185
    4c4a:	9a e2       	ldi	r25, 0x2A	; 42
    4c4c:	8f 93       	push	r24
    4c4e:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4c52:	0f 90       	pop	r0
    4c54:	0f 90       	pop	r0
    4c56:	0f 90       	pop	r0
    4c58:	0f 90       	pop	r0
    4c5a:	0f 90       	pop	r0
    4c5c:	0f 90       	pop	r0
    4c5e:	89 83       	std	Y+1, r24	; 0x01
    4c60:	9a 83       	std	Y+2, r25	; 0x02
		s_lock = false;
    4c62:	10 92 4a 21 	sts	0x214A, r1	; 0x80214a <s_lock.8364>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4c66:	89 81       	ldd	r24, Y+1	; 0x01
    4c68:	68 2f       	mov	r22, r24
    4c6a:	89 eb       	ldi	r24, 0xB9	; 185
    4c6c:	9a e2       	ldi	r25, 0x2A	; 42
    4c6e:	da dd       	rcall	.-1100   	; 0x4824 <serial_sim808_sendAndResponse>
    4c70:	01 c0       	rjmp	.+2      	; 0x4c74 <serial_gsm_rx_creg+0xa6>
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 1)) {
		return;
    4c72:	00 00       	nop
		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
		s_lock = false;
		serial_sim808_sendAndResponse(g_prepare_buf, len);
	}
}
    4c74:	23 96       	adiw	r28, 0x03	; 3
    4c76:	cd bf       	out	0x3d, r28	; 61
    4c78:	de bf       	out	0x3e, r29	; 62
    4c7a:	df 91       	pop	r29
    4c7c:	cf 91       	pop	r28
    4c7e:	08 95       	ret

00004c80 <serial_gsm_rx_cgatt>:

void serial_gsm_rx_cgatt(C_GSM_CGATT_STAT_ENUM_t stat)
{
    4c80:	cf 93       	push	r28
    4c82:	df 93       	push	r29
    4c84:	00 d0       	rcall	.+0      	; 0x4c86 <serial_gsm_rx_cgatt+0x6>
    4c86:	cd b7       	in	r28, 0x3d	; 61
    4c88:	de b7       	in	r29, 0x3e	; 62
    4c8a:	8b 83       	std	Y+3, r24	; 0x03
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 2)) {
    4c8c:	90 91 f4 27 	lds	r25, 0x27F4	; 0x8027f4 <g_gsm_enable>
    4c90:	81 e0       	ldi	r24, 0x01	; 1
    4c92:	89 27       	eor	r24, r25
    4c94:	88 23       	and	r24, r24
    4c96:	09 f0       	breq	.+2      	; 0x4c9a <serial_gsm_rx_cgatt+0x1a>
    4c98:	a5 c0       	rjmp	.+330    	; 0x4de4 <serial_gsm_rx_cgatt+0x164>
    4c9a:	90 91 f5 27 	lds	r25, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    4c9e:	81 e0       	ldi	r24, 0x01	; 1
    4ca0:	89 27       	eor	r24, r25
    4ca2:	88 23       	and	r24, r24
    4ca4:	09 f0       	breq	.+2      	; 0x4ca8 <serial_gsm_rx_cgatt+0x28>
    4ca6:	9e c0       	rjmp	.+316    	; 0x4de4 <serial_gsm_rx_cgatt+0x164>
    4ca8:	80 91 4b 21 	lds	r24, 0x214B	; 0x80214b <s_done.8369>
    4cac:	88 23       	and	r24, r24
    4cae:	09 f0       	breq	.+2      	; 0x4cb2 <serial_gsm_rx_cgatt+0x32>
    4cb0:	99 c0       	rjmp	.+306    	; 0x4de4 <serial_gsm_rx_cgatt+0x164>
    4cb2:	80 91 4c 21 	lds	r24, 0x214C	; 0x80214c <s_lock.8370>
    4cb6:	88 23       	and	r24, r24
    4cb8:	09 f0       	breq	.+2      	; 0x4cbc <serial_gsm_rx_cgatt+0x3c>
    4cba:	94 c0       	rjmp	.+296    	; 0x4de4 <serial_gsm_rx_cgatt+0x164>
    4cbc:	80 91 6d 25 	lds	r24, 0x256D	; 0x80256d <g_usart_gprs_auto_response_state>
    4cc0:	82 30       	cpi	r24, 0x02	; 2
    4cc2:	09 f0       	breq	.+2      	; 0x4cc6 <serial_gsm_rx_cgatt+0x46>
    4cc4:	8f c0       	rjmp	.+286    	; 0x4de4 <serial_gsm_rx_cgatt+0x164>
		return;
	}


	if (stat == C_GSM_CREG_STAT_ATTACHED) {
    4cc6:	8b 81       	ldd	r24, Y+3	; 0x03
    4cc8:	81 30       	cpi	r24, 0x01	; 1
    4cca:	09 f0       	breq	.+2      	; 0x4cce <serial_gsm_rx_cgatt+0x4e>
    4ccc:	8c c0       	rjmp	.+280    	; 0x4de6 <serial_gsm_rx_cgatt+0x166>
		s_lock = true;
    4cce:	81 e0       	ldi	r24, 0x01	; 1
    4cd0:	80 93 4c 21 	sts	0x214C, r24	; 0x80214c <s_lock.8370>
		barrier();
		s_done = true;
    4cd4:	81 e0       	ldi	r24, 0x01	; 1
    4cd6:	80 93 4b 21 	sts	0x214B, r24	; 0x80214b <s_done.8369>
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#32 DEBUG: +CSTT, +CIICR, +CIFSR sending ...\r\n");
		udi_write_tx_buf(g_prepare_buf, len, false);
		#endif

		/* Start task for GPRS service */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CSTT_PARAM, g_aprs_link_service, g_aprs_link_user, g_aprs_link_pwd);  // "web.vodafone.de"
    4cda:	82 ee       	ldi	r24, 0xE2	; 226
    4cdc:	94 e2       	ldi	r25, 0x24	; 36
    4cde:	89 2f       	mov	r24, r25
    4ce0:	8f 93       	push	r24
    4ce2:	82 ee       	ldi	r24, 0xE2	; 226
    4ce4:	94 e2       	ldi	r25, 0x24	; 36
    4ce6:	8f 93       	push	r24
    4ce8:	82 ed       	ldi	r24, 0xD2	; 210
    4cea:	94 e2       	ldi	r25, 0x24	; 36
    4cec:	89 2f       	mov	r24, r25
    4cee:	8f 93       	push	r24
    4cf0:	82 ed       	ldi	r24, 0xD2	; 210
    4cf2:	94 e2       	ldi	r25, 0x24	; 36
    4cf4:	8f 93       	push	r24
    4cf6:	82 eb       	ldi	r24, 0xB2	; 178
    4cf8:	94 e2       	ldi	r25, 0x24	; 36
    4cfa:	89 2f       	mov	r24, r25
    4cfc:	8f 93       	push	r24
    4cfe:	82 eb       	ldi	r24, 0xB2	; 178
    4d00:	94 e2       	ldi	r25, 0x24	; 36
    4d02:	8f 93       	push	r24
    4d04:	84 e6       	ldi	r24, 0x64	; 100
    4d06:	96 e0       	ldi	r25, 0x06	; 6
    4d08:	89 2f       	mov	r24, r25
    4d0a:	8f 93       	push	r24
    4d0c:	84 e6       	ldi	r24, 0x64	; 100
    4d0e:	96 e0       	ldi	r25, 0x06	; 6
    4d10:	8f 93       	push	r24
    4d12:	1f 92       	push	r1
    4d14:	80 e8       	ldi	r24, 0x80	; 128
    4d16:	8f 93       	push	r24
    4d18:	89 eb       	ldi	r24, 0xB9	; 185
    4d1a:	9a e2       	ldi	r25, 0x2A	; 42
    4d1c:	89 2f       	mov	r24, r25
    4d1e:	8f 93       	push	r24
    4d20:	89 eb       	ldi	r24, 0xB9	; 185
    4d22:	9a e2       	ldi	r25, 0x2A	; 42
    4d24:	8f 93       	push	r24
    4d26:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4d2a:	2d b7       	in	r18, 0x3d	; 61
    4d2c:	3e b7       	in	r19, 0x3e	; 62
    4d2e:	24 5f       	subi	r18, 0xF4	; 244
    4d30:	3f 4f       	sbci	r19, 0xFF	; 255
    4d32:	cd bf       	out	0x3d, r28	; 61
    4d34:	de bf       	out	0x3e, r29	; 62
    4d36:	89 83       	std	Y+1, r24	; 0x01
    4d38:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4d3a:	89 81       	ldd	r24, Y+1	; 0x01
    4d3c:	68 2f       	mov	r22, r24
    4d3e:	89 eb       	ldi	r24, 0xB9	; 185
    4d40:	9a e2       	ldi	r25, 0x2A	; 42
    4d42:	70 dd       	rcall	.-1312   	; 0x4824 <serial_sim808_sendAndResponse>

		/* Establish GPRS connection */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIICR);
    4d44:	8d e7       	ldi	r24, 0x7D	; 125
    4d46:	96 e0       	ldi	r25, 0x06	; 6
    4d48:	89 2f       	mov	r24, r25
    4d4a:	8f 93       	push	r24
    4d4c:	8d e7       	ldi	r24, 0x7D	; 125
    4d4e:	96 e0       	ldi	r25, 0x06	; 6
    4d50:	8f 93       	push	r24
    4d52:	1f 92       	push	r1
    4d54:	80 e8       	ldi	r24, 0x80	; 128
    4d56:	8f 93       	push	r24
    4d58:	89 eb       	ldi	r24, 0xB9	; 185
    4d5a:	9a e2       	ldi	r25, 0x2A	; 42
    4d5c:	89 2f       	mov	r24, r25
    4d5e:	8f 93       	push	r24
    4d60:	89 eb       	ldi	r24, 0xB9	; 185
    4d62:	9a e2       	ldi	r25, 0x2A	; 42
    4d64:	8f 93       	push	r24
    4d66:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4d6a:	0f 90       	pop	r0
    4d6c:	0f 90       	pop	r0
    4d6e:	0f 90       	pop	r0
    4d70:	0f 90       	pop	r0
    4d72:	0f 90       	pop	r0
    4d74:	0f 90       	pop	r0
    4d76:	89 83       	std	Y+1, r24	; 0x01
    4d78:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4d7a:	89 81       	ldd	r24, Y+1	; 0x01
    4d7c:	68 2f       	mov	r22, r24
    4d7e:	89 eb       	ldi	r24, 0xB9	; 185
    4d80:	9a e2       	ldi	r25, 0x2A	; 42
    4d82:	50 dd       	rcall	.-1376   	; 0x4824 <serial_sim808_sendAndResponse>
		yield_ms(2500);
    4d84:	84 ec       	ldi	r24, 0xC4	; 196
    4d86:	99 e0       	ldi	r25, 0x09	; 9
    4d88:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>

		/* Request local IP address */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIFSR);
    4d8c:	88 e8       	ldi	r24, 0x88	; 136
    4d8e:	96 e0       	ldi	r25, 0x06	; 6
    4d90:	89 2f       	mov	r24, r25
    4d92:	8f 93       	push	r24
    4d94:	88 e8       	ldi	r24, 0x88	; 136
    4d96:	96 e0       	ldi	r25, 0x06	; 6
    4d98:	8f 93       	push	r24
    4d9a:	1f 92       	push	r1
    4d9c:	80 e8       	ldi	r24, 0x80	; 128
    4d9e:	8f 93       	push	r24
    4da0:	89 eb       	ldi	r24, 0xB9	; 185
    4da2:	9a e2       	ldi	r25, 0x2A	; 42
    4da4:	89 2f       	mov	r24, r25
    4da6:	8f 93       	push	r24
    4da8:	89 eb       	ldi	r24, 0xB9	; 185
    4daa:	9a e2       	ldi	r25, 0x2A	; 42
    4dac:	8f 93       	push	r24
    4dae:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4db2:	0f 90       	pop	r0
    4db4:	0f 90       	pop	r0
    4db6:	0f 90       	pop	r0
    4db8:	0f 90       	pop	r0
    4dba:	0f 90       	pop	r0
    4dbc:	0f 90       	pop	r0
    4dbe:	89 83       	std	Y+1, r24	; 0x01
    4dc0:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4dc2:	89 81       	ldd	r24, Y+1	; 0x01
    4dc4:	68 2f       	mov	r22, r24
    4dc6:	89 eb       	ldi	r24, 0xB9	; 185
    4dc8:	9a e2       	ldi	r25, 0x2A	; 42
    4dca:	2c dd       	rcall	.-1448   	; 0x4824 <serial_sim808_sendAndResponse>
		yield_ms(500);
    4dcc:	84 ef       	ldi	r24, 0xF4	; 244
    4dce:	91 e0       	ldi	r25, 0x01	; 1
    4dd0:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>

		g_usart_gprs_auto_response_state = 0;
    4dd4:	10 92 6d 25 	sts	0x256D, r1	; 0x80256d <g_usart_gprs_auto_response_state>
		g_gsm_aprs_gprs_connected = true;
    4dd8:	81 e0       	ldi	r24, 0x01	; 1
    4dda:	80 93 f6 27 	sts	0x27F6, r24	; 0x8027f6 <g_gsm_aprs_gprs_connected>
		barrier();
		s_lock = false;
    4dde:	10 92 4c 21 	sts	0x214C, r1	; 0x80214c <s_lock.8370>
    4de2:	01 c0       	rjmp	.+2      	; 0x4de6 <serial_gsm_rx_cgatt+0x166>
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 2)) {
		return;
    4de4:	00 00       	nop
		g_usart_gprs_auto_response_state = 0;
		g_gsm_aprs_gprs_connected = true;
		barrier();
		s_lock = false;
	}
}
    4de6:	23 96       	adiw	r28, 0x03	; 3
    4de8:	cd bf       	out	0x3d, r28	; 61
    4dea:	de bf       	out	0x3e, r29	; 62
    4dec:	df 91       	pop	r29
    4dee:	cf 91       	pop	r28
    4df0:	08 95       	ret

00004df2 <serial_gsm_gprs_ip_openClose>:

void serial_gsm_gprs_ip_openClose(bool isStart)
{
    4df2:	cf 93       	push	r28
    4df4:	df 93       	push	r29
    4df6:	cd b7       	in	r28, 0x3d	; 61
    4df8:	de b7       	in	r29, 0x3e	; 62
    4dfa:	c8 58       	subi	r28, 0x88	; 136
    4dfc:	d1 09       	sbc	r29, r1
    4dfe:	cd bf       	out	0x3d, r28	; 61
    4e00:	de bf       	out	0x3e, r29	; 62
    4e02:	9e 01       	movw	r18, r28
    4e04:	28 57       	subi	r18, 0x78	; 120
    4e06:	3f 4f       	sbci	r19, 0xFF	; 255
    4e08:	f9 01       	movw	r30, r18
    4e0a:	80 83       	st	Z, r24
	static bool s_ip_isOpen = false;
	char buf[C_TX_BUF_SIZE];

	/* GSM / APRS service not enabled */
	if (!g_gsm_enable || !g_gsm_aprs_enable) {
    4e0c:	90 91 f4 27 	lds	r25, 0x27F4	; 0x8027f4 <g_gsm_enable>
    4e10:	81 e0       	ldi	r24, 0x01	; 1
    4e12:	89 27       	eor	r24, r25
    4e14:	88 23       	and	r24, r24
    4e16:	31 f4       	brne	.+12     	; 0x4e24 <serial_gsm_gprs_ip_openClose+0x32>
    4e18:	90 91 f5 27 	lds	r25, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    4e1c:	81 e0       	ldi	r24, 0x01	; 1
    4e1e:	89 27       	eor	r24, r25
    4e20:	88 23       	and	r24, r24
    4e22:	19 f0       	breq	.+6      	; 0x4e2a <serial_gsm_gprs_ip_openClose+0x38>
		g_gsm_aprs_ip_connected = false;
    4e24:	10 92 f7 27 	sts	0x27F7, r1	; 0x8027f7 <g_gsm_aprs_ip_connected>
		return;
    4e28:	da c0       	rjmp	.+436    	; 0x4fde <serial_gsm_gprs_ip_openClose+0x1ec>
	}

	/* GPRS not established */
	if (!g_gsm_aprs_gprs_connected || g_usart_gprs_auto_response_state) {
    4e2a:	90 91 f6 27 	lds	r25, 0x27F6	; 0x8027f6 <g_gsm_aprs_gprs_connected>
    4e2e:	81 e0       	ldi	r24, 0x01	; 1
    4e30:	89 27       	eor	r24, r25
    4e32:	88 23       	and	r24, r24
    4e34:	09 f0       	breq	.+2      	; 0x4e38 <serial_gsm_gprs_ip_openClose+0x46>
    4e36:	d2 c0       	rjmp	.+420    	; 0x4fdc <serial_gsm_gprs_ip_openClose+0x1ea>
    4e38:	80 91 6d 25 	lds	r24, 0x256D	; 0x80256d <g_usart_gprs_auto_response_state>
    4e3c:	88 23       	and	r24, r24
    4e3e:	09 f0       	breq	.+2      	; 0x4e42 <serial_gsm_gprs_ip_openClose+0x50>
    4e40:	cd c0       	rjmp	.+410    	; 0x4fdc <serial_gsm_gprs_ip_openClose+0x1ea>
		return;
	}

	/* Activation of IP not during GPRS link set-up */
	{
		if (isStart && !s_ip_isOpen) {
    4e42:	ce 01       	movw	r24, r28
    4e44:	88 57       	subi	r24, 0x78	; 120
    4e46:	9f 4f       	sbci	r25, 0xFF	; 255
    4e48:	fc 01       	movw	r30, r24
    4e4a:	80 81       	ld	r24, Z
    4e4c:	88 23       	and	r24, r24
    4e4e:	09 f4       	brne	.+2      	; 0x4e52 <serial_gsm_gprs_ip_openClose+0x60>
    4e50:	70 c0       	rjmp	.+224    	; 0x4f32 <serial_gsm_gprs_ip_openClose+0x140>
    4e52:	90 91 4d 21 	lds	r25, 0x214D	; 0x80214d <s_ip_isOpen.8375>
    4e56:	81 e0       	ldi	r24, 0x01	; 1
    4e58:	89 27       	eor	r24, r25
    4e5a:	88 23       	and	r24, r24
    4e5c:	09 f4       	brne	.+2      	; 0x4e60 <serial_gsm_gprs_ip_openClose+0x6e>
    4e5e:	69 c0       	rjmp	.+210    	; 0x4f32 <serial_gsm_gprs_ip_openClose+0x140>
			int len;

			irqflags_t flags = cpu_irq_save();
    4e60:	00 d9       	rcall	.-3584   	; 0x4062 <cpu_irq_save>
    4e62:	89 83       	std	Y+1, r24	; 0x01
			uint16_t l_aprs_ip_port = g_aprs_ip_port;
    4e64:	80 91 13 25 	lds	r24, 0x2513	; 0x802513 <g_aprs_ip_port>
    4e68:	90 91 14 25 	lds	r25, 0x2514	; 0x802514 <g_aprs_ip_port+0x1>
    4e6c:	8a 83       	std	Y+2, r24	; 0x02
    4e6e:	9b 83       	std	Y+3, r25	; 0x03
			cpu_irq_restore(flags);
    4e70:	89 81       	ldd	r24, Y+1	; 0x01
    4e72:	07 d9       	rcall	.-3570   	; 0x4082 <cpu_irq_restore>
			len = snprintf(buf, sizeof(buf), "#41 DEBUG: Opening TCP connection ...\r\n");
			udi_write_tx_buf(buf, len, false);
			#endif

			/* Connect TCP/IP port */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSTART, ipProto_2_ca(g_aprs_ip_proto), g_aprs_ip_name, l_aprs_ip_port);
    4e74:	80 91 f2 24 	lds	r24, 0x24F2	; 0x8024f2 <g_aprs_ip_proto>
    4e78:	0e 94 9e e2 	call	0x1c53c	; 0x1c53c <ipProto_2_ca>
    4e7c:	9c 01       	movw	r18, r24
    4e7e:	8b 81       	ldd	r24, Y+3	; 0x03
    4e80:	8f 93       	push	r24
    4e82:	8a 81       	ldd	r24, Y+2	; 0x02
    4e84:	8f 93       	push	r24
    4e86:	83 ef       	ldi	r24, 0xF3	; 243
    4e88:	94 e2       	ldi	r25, 0x24	; 36
    4e8a:	89 2f       	mov	r24, r25
    4e8c:	8f 93       	push	r24
    4e8e:	83 ef       	ldi	r24, 0xF3	; 243
    4e90:	94 e2       	ldi	r25, 0x24	; 36
    4e92:	8f 93       	push	r24
    4e94:	83 2f       	mov	r24, r19
    4e96:	8f 93       	push	r24
    4e98:	82 2f       	mov	r24, r18
    4e9a:	8f 93       	push	r24
    4e9c:	83 e9       	ldi	r24, 0x93	; 147
    4e9e:	96 e0       	ldi	r25, 0x06	; 6
    4ea0:	89 2f       	mov	r24, r25
    4ea2:	8f 93       	push	r24
    4ea4:	83 e9       	ldi	r24, 0x93	; 147
    4ea6:	96 e0       	ldi	r25, 0x06	; 6
    4ea8:	8f 93       	push	r24
    4eaa:	1f 92       	push	r1
    4eac:	80 e8       	ldi	r24, 0x80	; 128
    4eae:	8f 93       	push	r24
    4eb0:	ce 01       	movw	r24, r28
    4eb2:	08 96       	adiw	r24, 0x08	; 8
    4eb4:	29 2f       	mov	r18, r25
    4eb6:	2f 93       	push	r18
    4eb8:	8f 93       	push	r24
    4eba:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4ebe:	2d b7       	in	r18, 0x3d	; 61
    4ec0:	3e b7       	in	r19, 0x3e	; 62
    4ec2:	24 5f       	subi	r18, 0xF4	; 244
    4ec4:	3f 4f       	sbci	r19, 0xFF	; 255
    4ec6:	cd bf       	out	0x3d, r28	; 61
    4ec8:	de bf       	out	0x3e, r29	; 62
    4eca:	8c 83       	std	Y+4, r24	; 0x04
    4ecc:	9d 83       	std	Y+5, r25	; 0x05
			serial_sim808_sendAndResponse(buf, len);
    4ece:	2c 81       	ldd	r18, Y+4	; 0x04
    4ed0:	ce 01       	movw	r24, r28
    4ed2:	08 96       	adiw	r24, 0x08	; 8
    4ed4:	62 2f       	mov	r22, r18
    4ed6:	a6 dc       	rcall	.-1716   	; 0x4824 <serial_sim808_sendAndResponse>
			yield_ms(2750);
    4ed8:	8e eb       	ldi	r24, 0xBE	; 190
    4eda:	9a e0       	ldi	r25, 0x0A	; 10
    4edc:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>

			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSEND);
    4ee0:	80 eb       	ldi	r24, 0xB0	; 176
    4ee2:	96 e0       	ldi	r25, 0x06	; 6
    4ee4:	89 2f       	mov	r24, r25
    4ee6:	8f 93       	push	r24
    4ee8:	80 eb       	ldi	r24, 0xB0	; 176
    4eea:	96 e0       	ldi	r25, 0x06	; 6
    4eec:	8f 93       	push	r24
    4eee:	1f 92       	push	r1
    4ef0:	80 e8       	ldi	r24, 0x80	; 128
    4ef2:	8f 93       	push	r24
    4ef4:	ce 01       	movw	r24, r28
    4ef6:	08 96       	adiw	r24, 0x08	; 8
    4ef8:	29 2f       	mov	r18, r25
    4efa:	2f 93       	push	r18
    4efc:	8f 93       	push	r24
    4efe:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4f02:	0f 90       	pop	r0
    4f04:	0f 90       	pop	r0
    4f06:	0f 90       	pop	r0
    4f08:	0f 90       	pop	r0
    4f0a:	0f 90       	pop	r0
    4f0c:	0f 90       	pop	r0
    4f0e:	8c 83       	std	Y+4, r24	; 0x04
    4f10:	9d 83       	std	Y+5, r25	; 0x05
			serial_sim808_sendAndResponse(buf, len);
    4f12:	2c 81       	ldd	r18, Y+4	; 0x04
    4f14:	ce 01       	movw	r24, r28
    4f16:	08 96       	adiw	r24, 0x08	; 8
    4f18:	62 2f       	mov	r22, r18
    4f1a:	84 dc       	rcall	.-1784   	; 0x4824 <serial_sim808_sendAndResponse>
			yield_ms(250);
    4f1c:	8a ef       	ldi	r24, 0xFA	; 250
    4f1e:	90 e0       	ldi	r25, 0x00	; 0
    4f20:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>

			g_gsm_aprs_ip_connected = true;
    4f24:	81 e0       	ldi	r24, 0x01	; 1
    4f26:	80 93 f7 27 	sts	0x27F7, r24	; 0x8027f7 <g_gsm_aprs_ip_connected>
			barrier();
			s_ip_isOpen = true;
    4f2a:	81 e0       	ldi	r24, 0x01	; 1
    4f2c:	80 93 4d 21 	sts	0x214D, r24	; 0x80214d <s_ip_isOpen.8375>
		return;
	}

	/* Activation of IP not during GPRS link set-up */
	{
		if (isStart && !s_ip_isOpen) {
    4f30:	56 c0       	rjmp	.+172    	; 0x4fde <serial_gsm_gprs_ip_openClose+0x1ec>

			g_gsm_aprs_ip_connected = true;
			barrier();
			s_ip_isOpen = true;

		} else if (!isStart && s_ip_isOpen) {
    4f32:	ce 01       	movw	r24, r28
    4f34:	88 57       	subi	r24, 0x78	; 120
    4f36:	9f 4f       	sbci	r25, 0xFF	; 255
    4f38:	fc 01       	movw	r30, r24
    4f3a:	90 81       	ld	r25, Z
    4f3c:	81 e0       	ldi	r24, 0x01	; 1
    4f3e:	89 27       	eor	r24, r25
    4f40:	88 23       	and	r24, r24
    4f42:	09 f4       	brne	.+2      	; 0x4f46 <serial_gsm_gprs_ip_openClose+0x154>
    4f44:	4c c0       	rjmp	.+152    	; 0x4fde <serial_gsm_gprs_ip_openClose+0x1ec>
    4f46:	80 91 4d 21 	lds	r24, 0x214D	; 0x80214d <s_ip_isOpen.8375>
    4f4a:	88 23       	and	r24, r24
    4f4c:	09 f4       	brne	.+2      	; 0x4f50 <serial_gsm_gprs_ip_openClose+0x15e>
    4f4e:	47 c0       	rjmp	.+142    	; 0x4fde <serial_gsm_gprs_ip_openClose+0x1ec>
			int len;

			g_gsm_aprs_ip_connected = false;
    4f50:	10 92 f7 27 	sts	0x27F7, r1	; 0x8027f7 <g_gsm_aprs_ip_connected>

			/* Stop message block by a ^Z character (0x1a) */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CTRL_Z);
    4f54:	8d eb       	ldi	r24, 0xBD	; 189
    4f56:	96 e0       	ldi	r25, 0x06	; 6
    4f58:	89 2f       	mov	r24, r25
    4f5a:	8f 93       	push	r24
    4f5c:	8d eb       	ldi	r24, 0xBD	; 189
    4f5e:	96 e0       	ldi	r25, 0x06	; 6
    4f60:	8f 93       	push	r24
    4f62:	1f 92       	push	r1
    4f64:	80 e8       	ldi	r24, 0x80	; 128
    4f66:	8f 93       	push	r24
    4f68:	ce 01       	movw	r24, r28
    4f6a:	08 96       	adiw	r24, 0x08	; 8
    4f6c:	29 2f       	mov	r18, r25
    4f6e:	2f 93       	push	r18
    4f70:	8f 93       	push	r24
    4f72:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4f76:	0f 90       	pop	r0
    4f78:	0f 90       	pop	r0
    4f7a:	0f 90       	pop	r0
    4f7c:	0f 90       	pop	r0
    4f7e:	0f 90       	pop	r0
    4f80:	0f 90       	pop	r0
    4f82:	8e 83       	std	Y+6, r24	; 0x06
    4f84:	9f 83       	std	Y+7, r25	; 0x07
			serial_sim808_send(buf, len, true);
    4f86:	2e 81       	ldd	r18, Y+6	; 0x06
    4f88:	ce 01       	movw	r24, r28
    4f8a:	08 96       	adiw	r24, 0x08	; 8
    4f8c:	41 e0       	ldi	r20, 0x01	; 1
    4f8e:	62 2f       	mov	r22, r18
    4f90:	e6 db       	rcall	.-2100   	; 0x475e <serial_sim808_send>
			yield_ms(1000);
    4f92:	88 ee       	ldi	r24, 0xE8	; 232
    4f94:	93 e0       	ldi	r25, 0x03	; 3
    4f96:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
			len = snprintf(buf, sizeof(buf), "#46 DEBUG: Closing TCP connection ...\r\n");
			udi_write_tx_buf(buf, len, false);
			#endif

			/* Close TCP/IP port */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPCLOSE);
    4f9a:	81 ec       	ldi	r24, 0xC1	; 193
    4f9c:	96 e0       	ldi	r25, 0x06	; 6
    4f9e:	89 2f       	mov	r24, r25
    4fa0:	8f 93       	push	r24
    4fa2:	81 ec       	ldi	r24, 0xC1	; 193
    4fa4:	96 e0       	ldi	r25, 0x06	; 6
    4fa6:	8f 93       	push	r24
    4fa8:	1f 92       	push	r1
    4faa:	80 e8       	ldi	r24, 0x80	; 128
    4fac:	8f 93       	push	r24
    4fae:	ce 01       	movw	r24, r28
    4fb0:	08 96       	adiw	r24, 0x08	; 8
    4fb2:	29 2f       	mov	r18, r25
    4fb4:	2f 93       	push	r18
    4fb6:	8f 93       	push	r24
    4fb8:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    4fbc:	0f 90       	pop	r0
    4fbe:	0f 90       	pop	r0
    4fc0:	0f 90       	pop	r0
    4fc2:	0f 90       	pop	r0
    4fc4:	0f 90       	pop	r0
    4fc6:	0f 90       	pop	r0
    4fc8:	8e 83       	std	Y+6, r24	; 0x06
			serial_sim808_sendAndResponse(buf, len);
    4fca:	9f 83       	std	Y+7, r25	; 0x07
    4fcc:	2e 81       	ldd	r18, Y+6	; 0x06
    4fce:	ce 01       	movw	r24, r28
    4fd0:	08 96       	adiw	r24, 0x08	; 8
    4fd2:	62 2f       	mov	r22, r18
    4fd4:	27 dc       	rcall	.-1970   	; 0x4824 <serial_sim808_sendAndResponse>

			s_ip_isOpen = false;
    4fd6:	10 92 4d 21 	sts	0x214D, r1	; 0x80214d <s_ip_isOpen.8375>
    4fda:	01 c0       	rjmp	.+2      	; 0x4fde <serial_gsm_gprs_ip_openClose+0x1ec>
		return;
	}

	/* GPRS not established */
	if (!g_gsm_aprs_gprs_connected || g_usart_gprs_auto_response_state) {
		return;
    4fdc:	00 00       	nop
			serial_sim808_sendAndResponse(buf, len);

			s_ip_isOpen = false;
		}
	}
}
    4fde:	c8 57       	subi	r28, 0x78	; 120
    4fe0:	df 4f       	sbci	r29, 0xFF	; 255
    4fe2:	cd bf       	out	0x3d, r28	; 61
    4fe4:	de bf       	out	0x3e, r29	; 62
    4fe6:	df 91       	pop	r29
    4fe8:	cf 91       	pop	r28
    4fea:	08 95       	ret

00004fec <serial_sim808_gsm_shutdown>:

void serial_sim808_gsm_shutdown(void)
{
    4fec:	cf 93       	push	r28
    4fee:	df 93       	push	r29
    4ff0:	1f 92       	push	r1
    4ff2:	1f 92       	push	r1
    4ff4:	cd b7       	in	r28, 0x3d	; 61
    4ff6:	de b7       	in	r29, 0x3e	; 62
	if (g_gsm_enable && g_gsm_aprs_enable) {
    4ff8:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
    4ffc:	88 23       	and	r24, r24
    4ffe:	31 f0       	breq	.+12     	; 0x500c <serial_sim808_gsm_shutdown+0x20>
    5000:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    5004:	88 23       	and	r24, r24
    5006:	11 f0       	breq	.+4      	; 0x500c <serial_sim808_gsm_shutdown+0x20>
		serial_gsm_gprs_link_openClose(false);
    5008:	80 e0       	ldi	r24, 0x00	; 0
    500a:	ca dc       	rcall	.-1644   	; 0x49a0 <serial_gsm_gprs_link_openClose>
	}
	g_gsm_aprs_gprs_connected	= false;
    500c:	10 92 f6 27 	sts	0x27F6, r1	; 0x8027f6 <g_gsm_aprs_gprs_connected>
	g_gsm_aprs_ip_connected		= false;
    5010:	10 92 f7 27 	sts	0x27F7, r1	; 0x8027f7 <g_gsm_aprs_ip_connected>

	/* Power down the SIM808 device */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_CPOWD_X, 1);
    5014:	1f 92       	push	r1
    5016:	81 e0       	ldi	r24, 0x01	; 1
    5018:	8f 93       	push	r24
    501a:	84 ed       	ldi	r24, 0xD4	; 212
    501c:	95 e0       	ldi	r25, 0x05	; 5
    501e:	89 2f       	mov	r24, r25
    5020:	8f 93       	push	r24
    5022:	84 ed       	ldi	r24, 0xD4	; 212
    5024:	95 e0       	ldi	r25, 0x05	; 5
    5026:	8f 93       	push	r24
    5028:	1f 92       	push	r1
    502a:	80 e8       	ldi	r24, 0x80	; 128
    502c:	8f 93       	push	r24
    502e:	89 eb       	ldi	r24, 0xB9	; 185
    5030:	9a e2       	ldi	r25, 0x2A	; 42
    5032:	89 2f       	mov	r24, r25
    5034:	8f 93       	push	r24
    5036:	89 eb       	ldi	r24, 0xB9	; 185
    5038:	9a e2       	ldi	r25, 0x2A	; 42
    503a:	8f 93       	push	r24
    503c:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    5040:	2d b7       	in	r18, 0x3d	; 61
    5042:	3e b7       	in	r19, 0x3e	; 62
    5044:	28 5f       	subi	r18, 0xF8	; 248
    5046:	3f 4f       	sbci	r19, 0xFF	; 255
    5048:	cd bf       	out	0x3d, r28	; 61
    504a:	de bf       	out	0x3e, r29	; 62
    504c:	89 83       	std	Y+1, r24	; 0x01
    504e:	9a 83       	std	Y+2, r25	; 0x02
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    5050:	89 81       	ldd	r24, Y+1	; 0x01
    5052:	68 2f       	mov	r22, r24
    5054:	89 eb       	ldi	r24, 0xB9	; 185
    5056:	9a e2       	ldi	r25, 0x2A	; 42
    5058:	e5 db       	rcall	.-2102   	; 0x4824 <serial_sim808_sendAndResponse>
}
    505a:	00 00       	nop
    505c:	0f 90       	pop	r0
    505e:	0f 90       	pop	r0
    5060:	df 91       	pop	r29
    5062:	cf 91       	pop	r28
    5064:	08 95       	ret

00005066 <serial_init>:


/* Set up serial connection to the SIM808 */
void serial_init(void)
{
    5066:	cf 93       	push	r28
    5068:	df 93       	push	r29
    506a:	cd b7       	in	r28, 0x3d	; 61
    506c:	de b7       	in	r29, 0x3e	; 62
	/* Set TXD high */
	ioport_set_pin_level(GSM_DTR1_DRV,				HIGH);	// DTR inactive
    506e:	61 e0       	ldi	r22, 0x01	; 1
    5070:	89 e2       	ldi	r24, 0x29	; 41
    5072:	a8 d9       	rcall	.-3248   	; 0x43c4 <ioport_set_pin_level>
	ioport_set_pin_level(GSM_TXD1_DRV,				HIGH);	// TXD pausing
    5074:	61 e0       	ldi	r22, 0x01	; 1
    5076:	8b e2       	ldi	r24, 0x2B	; 43
    5078:	a5 d9       	rcall	.-3254   	; 0x43c4 <ioport_set_pin_level>
	ioport_set_pin_level(GSM_RTS1_DRV,				HIGH);	// RTS inactive
    507a:	61 e0       	ldi	r22, 0x01	; 1
    507c:	8f e2       	ldi	r24, 0x2F	; 47
    507e:	a2 d9       	rcall	.-3260   	; 0x43c4 <ioport_set_pin_level>

	ioport_set_pin_level(GSM_RESET_DRV_GPIO,		LOW);	// RESETn active
    5080:	60 e0       	ldi	r22, 0x00	; 0
    5082:	85 e2       	ldi	r24, 0x25	; 37
    5084:	9f d9       	rcall	.-3266   	; 0x43c4 <ioport_set_pin_level>
	ioport_set_pin_level(GSM_PWRKEY_DRV_GPIO,		LOW);	// Power key not pressed
    5086:	60 e0       	ldi	r22, 0x00	; 0
    5088:	84 e2       	ldi	r24, 0x24	; 36
    508a:	9c d9       	rcall	.-3272   	; 0x43c4 <ioport_set_pin_level>

	ioport_set_pin_level(GSM_PCM_CLK_DRV_GPIO,		LOW);	// PCM clock not used
    508c:	60 e0       	ldi	r22, 0x00	; 0
    508e:	89 e1       	ldi	r24, 0x19	; 25
    5090:	99 d9       	rcall	.-3278   	; 0x43c4 <ioport_set_pin_level>
	ioport_set_pin_level(GSM_PCM_IN_DRV_GPIO,		LOW);	// PCM data  not used
    5092:	60 e0       	ldi	r22, 0x00	; 0
    5094:	8b e1       	ldi	r24, 0x1B	; 27
    5096:	96 d9       	rcall	.-3284   	; 0x43c4 <ioport_set_pin_level>


	/* Set limited slew rate */
	ioport_set_pin_mode(GSM_DTR1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    5098:	60 e8       	ldi	r22, 0x80	; 128
    509a:	89 e2       	ldi	r24, 0x29	; 41
    509c:	e6 d8       	rcall	.-3636   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_TXD1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    509e:	60 e8       	ldi	r22, 0x80	; 128
    50a0:	8b e2       	ldi	r24, 0x2B	; 43
    50a2:	e3 d8       	rcall	.-3642   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_RTS1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    50a4:	60 e8       	ldi	r22, 0x80	; 128
    50a6:	8f e2       	ldi	r24, 0x2F	; 47
    50a8:	e0 d8       	rcall	.-3648   	; 0x426a <ioport_set_pin_mode>

	ioport_set_pin_mode(GSM_RESET_DRV_GPIO,			IOPORT_MODE_TOTEM	 | IOPORT_MODE_SLEW_RATE_LIMIT);
    50aa:	60 e8       	ldi	r22, 0x80	; 128
    50ac:	85 e2       	ldi	r24, 0x25	; 37
    50ae:	dd d8       	rcall	.-3654   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_PWRKEY_DRV_GPIO,		IOPORT_MODE_TOTEM	 | IOPORT_MODE_SLEW_RATE_LIMIT);
    50b0:	60 e8       	ldi	r22, 0x80	; 128
    50b2:	84 e2       	ldi	r24, 0x24	; 36
    50b4:	da d8       	rcall	.-3660   	; 0x426a <ioport_set_pin_mode>

	ioport_set_pin_mode(GSM_PCM_CLK_DRV_GPIO,		IOPORT_MODE_TOTEM	 | IOPORT_MODE_SLEW_RATE_LIMIT);
    50b6:	60 e8       	ldi	r22, 0x80	; 128
    50b8:	89 e1       	ldi	r24, 0x19	; 25
    50ba:	d7 d8       	rcall	.-3666   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_PCM_IN_DRV_GPIO,		IOPORT_MODE_TOTEM	 | IOPORT_MODE_SLEW_RATE_LIMIT);
    50bc:	60 e8       	ldi	r22, 0x80	; 128
    50be:	8b e1       	ldi	r24, 0x1B	; 27
    50c0:	d4 d8       	rcall	.-3672   	; 0x426a <ioport_set_pin_mode>


	/* Set input pulling resistors */
	ioport_set_pin_mode(GSM_RXD1,					IOPORT_MODE_PULLUP);
    50c2:	68 e1       	ldi	r22, 0x18	; 24
    50c4:	8a e2       	ldi	r24, 0x2A	; 42
    50c6:	d1 d8       	rcall	.-3678   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_CTS1,					IOPORT_MODE_BUSKEEPER);
    50c8:	68 e0       	ldi	r22, 0x08	; 8
    50ca:	8e e2       	ldi	r24, 0x2E	; 46
    50cc:	ce d8       	rcall	.-3684   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_RI1,					IOPORT_MODE_BUSKEEPER);
    50ce:	68 e0       	ldi	r22, 0x08	; 8
    50d0:	8c e2       	ldi	r24, 0x2C	; 44
    50d2:	cb d8       	rcall	.-3690   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_DCD1,					IOPORT_MODE_BUSKEEPER);
    50d4:	68 e0       	ldi	r22, 0x08	; 8
    50d6:	88 e2       	ldi	r24, 0x28	; 40
    50d8:	c8 d8       	rcall	.-3696   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_POWERED,				IOPORT_MODE_BUSKEEPER);
    50da:	68 e0       	ldi	r22, 0x08	; 8
    50dc:	83 e2       	ldi	r24, 0x23	; 35
    50de:	c5 d8       	rcall	.-3702   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_NETLIGHT,				IOPORT_MODE_BUSKEEPER);
    50e0:	68 e0       	ldi	r22, 0x08	; 8
    50e2:	87 e0       	ldi	r24, 0x07	; 7
    50e4:	c2 d8       	rcall	.-3708   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_RF_SYNC,				IOPORT_MODE_BUSKEEPER);
    50e6:	68 e0       	ldi	r22, 0x08	; 8
    50e8:	86 e0       	ldi	r24, 0x06	; 6
    50ea:	bf d8       	rcall	.-3714   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_PCM_OUT_GPIO,			IOPORT_MODE_BUSKEEPER);
    50ec:	68 e0       	ldi	r22, 0x08	; 8
    50ee:	8a e1       	ldi	r24, 0x1A	; 26
    50f0:	bc d8       	rcall	.-3720   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GSM_PCM_SYNC_GPIO,			IOPORT_MODE_BUSKEEPER);
    50f2:	68 e0       	ldi	r22, 0x08	; 8
    50f4:	88 e1       	ldi	r24, 0x18	; 24
    50f6:	b9 d8       	rcall	.-3726   	; 0x426a <ioport_set_pin_mode>
	ioport_set_pin_mode(GPS_GSM_1PPS_GPIO,			IOPORT_MODE_PULLDOWN);
    50f8:	60 e1       	ldi	r22, 0x10	; 16
    50fa:	88 e7       	ldi	r24, 0x78	; 120
    50fc:	b6 d8       	rcall	.-3732   	; 0x426a <ioport_set_pin_mode>


	/* Set TXD line as output PIN */
	ioport_set_pin_dir(GSM_DTR1_DRV,				IOPORT_DIR_OUTPUT);
    50fe:	61 e0       	ldi	r22, 0x01	; 1
    5100:	89 e2       	ldi	r24, 0x29	; 41
    5102:	06 d9       	rcall	.-3572   	; 0x4310 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_TXD1_DRV,				IOPORT_DIR_OUTPUT);
    5104:	61 e0       	ldi	r22, 0x01	; 1
    5106:	8b e2       	ldi	r24, 0x2B	; 43
    5108:	03 d9       	rcall	.-3578   	; 0x4310 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_RXD1,					IOPORT_DIR_INPUT);
    510a:	60 e0       	ldi	r22, 0x00	; 0
    510c:	8a e2       	ldi	r24, 0x2A	; 42
    510e:	00 d9       	rcall	.-3584   	; 0x4310 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_RTS1_DRV,				IOPORT_DIR_OUTPUT);
    5110:	61 e0       	ldi	r22, 0x01	; 1
    5112:	8f e2       	ldi	r24, 0x2F	; 47
    5114:	fd d8       	rcall	.-3590   	; 0x4310 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_CTS1,					IOPORT_DIR_INPUT);
    5116:	60 e0       	ldi	r22, 0x00	; 0
    5118:	8e e2       	ldi	r24, 0x2E	; 46
    511a:	fa d8       	rcall	.-3596   	; 0x4310 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_RI1,						IOPORT_DIR_INPUT);
    511c:	60 e0       	ldi	r22, 0x00	; 0
    511e:	8c e2       	ldi	r24, 0x2C	; 44
    5120:	f7 d8       	rcall	.-3602   	; 0x4310 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_DCD1,					IOPORT_DIR_INPUT);
    5122:	60 e0       	ldi	r22, 0x00	; 0
    5124:	88 e2       	ldi	r24, 0x28	; 40
    5126:	f4 d8       	rcall	.-3608   	; 0x4310 <ioport_set_pin_dir>

	ioport_set_pin_dir(GSM_RESET_DRV,				IOPORT_DIR_OUTPUT);
    5128:	61 e0       	ldi	r22, 0x01	; 1
    512a:	85 e2       	ldi	r24, 0x25	; 37
    512c:	f1 d8       	rcall	.-3614   	; 0x4310 <ioport_set_pin_dir>
    512e:	61 e0       	ldi	r22, 0x01	; 1
	ioport_set_pin_dir(GSM_PWRKEY_DRV,				IOPORT_DIR_OUTPUT);
    5130:	84 e2       	ldi	r24, 0x24	; 36
    5132:	ee d8       	rcall	.-3620   	; 0x4310 <ioport_set_pin_dir>
    5134:	60 e0       	ldi	r22, 0x00	; 0
    5136:	83 e2       	ldi	r24, 0x23	; 35
	ioport_set_pin_dir(GSM_POWERED,					IOPORT_DIR_INPUT);
    5138:	eb d8       	rcall	.-3626   	; 0x4310 <ioport_set_pin_dir>
    513a:	60 e0       	ldi	r22, 0x00	; 0
    513c:	87 e0       	ldi	r24, 0x07	; 7
    513e:	e8 d8       	rcall	.-3632   	; 0x4310 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_NETLIGHT,				IOPORT_DIR_INPUT);
    5140:	60 e0       	ldi	r22, 0x00	; 0
    5142:	86 e0       	ldi	r24, 0x06	; 6
    5144:	e5 d8       	rcall	.-3638   	; 0x4310 <ioport_set_pin_dir>
    5146:	61 e0       	ldi	r22, 0x01	; 1
	ioport_set_pin_dir(GSM_RF_SYNC,					IOPORT_DIR_INPUT);
    5148:	89 e1       	ldi	r24, 0x19	; 25
    514a:	e2 d8       	rcall	.-3644   	; 0x4310 <ioport_set_pin_dir>
    514c:	61 e0       	ldi	r22, 0x01	; 1
    514e:	8b e1       	ldi	r24, 0x1B	; 27

	ioport_set_pin_dir(GSM_PCM_CLK_DRV_GPIO,		IOPORT_DIR_OUTPUT);
    5150:	df d8       	rcall	.-3650   	; 0x4310 <ioport_set_pin_dir>
    5152:	60 e0       	ldi	r22, 0x00	; 0
    5154:	8a e1       	ldi	r24, 0x1A	; 26
    5156:	dc d8       	rcall	.-3656   	; 0x4310 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_PCM_IN_DRV_GPIO,			IOPORT_DIR_OUTPUT);
    5158:	60 e0       	ldi	r22, 0x00	; 0
    515a:	88 e1       	ldi	r24, 0x18	; 24
    515c:	d9 d8       	rcall	.-3662   	; 0x4310 <ioport_set_pin_dir>
    515e:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_dir(GSM_PCM_OUT_GPIO,			IOPORT_DIR_INPUT);
    5160:	88 e7       	ldi	r24, 0x78	; 120
    5162:	d6 d8       	rcall	.-3668   	; 0x4310 <ioport_set_pin_dir>
    5164:	00 00       	nop
    5166:	df 91       	pop	r29
	ioport_set_pin_dir(GSM_PCM_SYNC_GPIO,			IOPORT_DIR_INPUT);
    5168:	cf 91       	pop	r28
    516a:	08 95       	ret

0000516c <serial_start>:
    516c:	2f 92       	push	r2
    516e:	3f 92       	push	r3

	ioport_set_pin_dir(GPS_GSM_1PPS_GPIO,			IOPORT_DIR_INPUT);
    5170:	4f 92       	push	r4
    5172:	5f 92       	push	r5
    5174:	6f 92       	push	r6
    5176:	7f 92       	push	r7
}
    5178:	8f 92       	push	r8
    517a:	9f 92       	push	r9
    517c:	af 92       	push	r10
    517e:	bf 92       	push	r11


/* USB device stack start function to enable stack and start USB */
void serial_start(void)
{
    5180:	cf 92       	push	r12
    5182:	df 92       	push	r13
    5184:	ef 92       	push	r14
    5186:	ff 92       	push	r15
    5188:	0f 93       	push	r16
    518a:	1f 93       	push	r17
    518c:	cf 93       	push	r28
    518e:	df 93       	push	r29
    5190:	cd b7       	in	r28, 0x3d	; 61
    5192:	de b7       	in	r29, 0x3e	; 62
    5194:	c0 59       	subi	r28, 0x90	; 144
    5196:	d1 09       	sbc	r29, r1
    5198:	cd bf       	out	0x3d, r28	; 61
    519a:	de bf       	out	0x3e, r29	; 62
	uint16_t loop_ctr = 0;
    519c:	19 82       	std	Y+1, r1	; 0x01
    519e:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t  line = 7;
    51a0:	87 e0       	ldi	r24, 0x07	; 7
    51a2:	8b 83       	std	Y+3, r24	; 0x03

	/* Init and start of the ASF USART service/device */
	{
		int8_t bscale;
		uint32_t bsel;
		irqflags_t flags = cpu_irq_save();
    51a4:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    51a8:	8b 87       	std	Y+11, r24	; 0x0b

		/* Power reduction: enable power of USARTF0 */
		PR_PRPF &= ~PR_USART0_bm;
    51aa:	86 e7       	ldi	r24, 0x76	; 118
    51ac:	90 e0       	ldi	r25, 0x00	; 0
    51ae:	26 e7       	ldi	r18, 0x76	; 118
    51b0:	30 e0       	ldi	r19, 0x00	; 0
    51b2:	f9 01       	movw	r30, r18
    51b4:	20 81       	ld	r18, Z
    51b6:	2f 7e       	andi	r18, 0xEF	; 239
    51b8:	fc 01       	movw	r30, r24
    51ba:	20 83       	st	Z, r18

		/* Baud rate setting */
		{
			for (bscale = -7; bscale <= 7; bscale++) {
    51bc:	89 ef       	ldi	r24, 0xF9	; 249
    51be:	8c 83       	std	Y+4, r24	; 0x04
    51c0:	a2 c0       	rjmp	.+324    	; 0x5306 <serial_start+0x19a>
				if (bscale < 0) {
    51c2:	8c 81       	ldd	r24, Y+4	; 0x04
    51c4:	88 23       	and	r24, r24
    51c6:	dc f5       	brge	.+118    	; 0x523e <serial_start+0xd2>
					float bsel_f = ((C_CLOCK_MHZ_F / (16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f) / pow(2., (double)bscale);
    51c8:	8c 81       	ldd	r24, Y+4	; 0x04
    51ca:	08 2e       	mov	r0, r24
    51cc:	00 0c       	add	r0, r0
    51ce:	99 0b       	sbc	r25, r25
    51d0:	aa 0b       	sbc	r26, r26
    51d2:	bb 0b       	sbc	r27, r27
    51d4:	bc 01       	movw	r22, r24
    51d6:	cd 01       	movw	r24, r26
    51d8:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    51dc:	dc 01       	movw	r26, r24
    51de:	cb 01       	movw	r24, r22
    51e0:	9c 01       	movw	r18, r24
    51e2:	ad 01       	movw	r20, r26
    51e4:	60 e0       	ldi	r22, 0x00	; 0
    51e6:	70 e0       	ldi	r23, 0x00	; 0
    51e8:	80 e0       	ldi	r24, 0x00	; 0
    51ea:	90 e4       	ldi	r25, 0x40	; 64
    51ec:	0f 94 28 33 	call	0x26650	; 0x26650 <pow>
    51f0:	dc 01       	movw	r26, r24
    51f2:	cb 01       	movw	r24, r22
    51f4:	9c 01       	movw	r18, r24
    51f6:	ad 01       	movw	r20, r26
    51f8:	60 e0       	ldi	r22, 0x00	; 0
    51fa:	70 e5       	ldi	r23, 0x50	; 80
    51fc:	81 ec       	ldi	r24, 0xC1	; 193
    51fe:	92 e4       	ldi	r25, 0x42	; 66
    5200:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    5204:	dc 01       	movw	r26, r24
    5206:	cb 01       	movw	r24, r22
    5208:	8c 87       	std	Y+12, r24	; 0x0c
    520a:	9d 87       	std	Y+13, r25	; 0x0d
    520c:	ae 87       	std	Y+14, r26	; 0x0e
    520e:	bf 87       	std	Y+15, r27	; 0x0f
					bsel = (uint32_t) (bsel_f + 0.5f);
    5210:	20 e0       	ldi	r18, 0x00	; 0
    5212:	30 e0       	ldi	r19, 0x00	; 0
    5214:	40 e0       	ldi	r20, 0x00	; 0
    5216:	5f e3       	ldi	r21, 0x3F	; 63
    5218:	6c 85       	ldd	r22, Y+12	; 0x0c
    521a:	7d 85       	ldd	r23, Y+13	; 0x0d
    521c:	8e 85       	ldd	r24, Y+14	; 0x0e
    521e:	9f 85       	ldd	r25, Y+15	; 0x0f
    5220:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
    5224:	dc 01       	movw	r26, r24
    5226:	cb 01       	movw	r24, r22
    5228:	bc 01       	movw	r22, r24
    522a:	cd 01       	movw	r24, r26
    522c:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
    5230:	dc 01       	movw	r26, r24
    5232:	cb 01       	movw	r24, r22
    5234:	8d 83       	std	Y+5, r24	; 0x05
    5236:	9e 83       	std	Y+6, r25	; 0x06
    5238:	af 83       	std	Y+7, r26	; 0x07
    523a:	b8 87       	std	Y+8, r27	; 0x08
    523c:	58 c0       	rjmp	.+176    	; 0x52ee <serial_start+0x182>
				} else {
					float bsel_f = (C_CLOCK_MHZ_F / (pow(2., (double)bscale) * 16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f;
    523e:	8c 81       	ldd	r24, Y+4	; 0x04
    5240:	08 2e       	mov	r0, r24
    5242:	00 0c       	add	r0, r0
    5244:	99 0b       	sbc	r25, r25
    5246:	aa 0b       	sbc	r26, r26
    5248:	bb 0b       	sbc	r27, r27
    524a:	bc 01       	movw	r22, r24
    524c:	cd 01       	movw	r24, r26
    524e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    5252:	dc 01       	movw	r26, r24
    5254:	cb 01       	movw	r24, r22
    5256:	9c 01       	movw	r18, r24
    5258:	ad 01       	movw	r20, r26
    525a:	60 e0       	ldi	r22, 0x00	; 0
    525c:	70 e0       	ldi	r23, 0x00	; 0
    525e:	80 e0       	ldi	r24, 0x00	; 0
    5260:	90 e4       	ldi	r25, 0x40	; 64
    5262:	0f 94 28 33 	call	0x26650	; 0x26650 <pow>
    5266:	dc 01       	movw	r26, r24
    5268:	cb 01       	movw	r24, r22
    526a:	20 e0       	ldi	r18, 0x00	; 0
    526c:	30 e0       	ldi	r19, 0x00	; 0
    526e:	40 e8       	ldi	r20, 0x80	; 128
    5270:	51 e4       	ldi	r21, 0x41	; 65
    5272:	bc 01       	movw	r22, r24
    5274:	cd 01       	movw	r24, r26
    5276:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
    527a:	dc 01       	movw	r26, r24
    527c:	cb 01       	movw	r24, r22
    527e:	20 e0       	ldi	r18, 0x00	; 0
    5280:	30 e0       	ldi	r19, 0x00	; 0
    5282:	46 e9       	ldi	r20, 0x96	; 150
    5284:	56 e4       	ldi	r21, 0x46	; 70
    5286:	bc 01       	movw	r22, r24
    5288:	cd 01       	movw	r24, r26
    528a:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
    528e:	dc 01       	movw	r26, r24
    5290:	cb 01       	movw	r24, r22
    5292:	9c 01       	movw	r18, r24
    5294:	ad 01       	movw	r20, r26
    5296:	60 ec       	ldi	r22, 0xC0	; 192
    5298:	71 ee       	ldi	r23, 0xE1	; 225
    529a:	84 ee       	ldi	r24, 0xE4	; 228
    529c:	9b e4       	ldi	r25, 0x4B	; 75
    529e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    52a2:	dc 01       	movw	r26, r24
    52a4:	cb 01       	movw	r24, r22
    52a6:	20 e0       	ldi	r18, 0x00	; 0
    52a8:	30 e0       	ldi	r19, 0x00	; 0
    52aa:	40 e8       	ldi	r20, 0x80	; 128
    52ac:	5f e3       	ldi	r21, 0x3F	; 63
    52ae:	bc 01       	movw	r22, r24
    52b0:	cd 01       	movw	r24, r26
    52b2:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
    52b6:	dc 01       	movw	r26, r24
    52b8:	cb 01       	movw	r24, r22
    52ba:	88 8b       	std	Y+16, r24	; 0x10
    52bc:	99 8b       	std	Y+17, r25	; 0x11
    52be:	aa 8b       	std	Y+18, r26	; 0x12
    52c0:	bb 8b       	std	Y+19, r27	; 0x13
					bsel = (uint32_t) (bsel_f + 0.5f);
    52c2:	20 e0       	ldi	r18, 0x00	; 0
    52c4:	30 e0       	ldi	r19, 0x00	; 0
    52c6:	40 e0       	ldi	r20, 0x00	; 0
    52c8:	5f e3       	ldi	r21, 0x3F	; 63
    52ca:	68 89       	ldd	r22, Y+16	; 0x10
    52cc:	79 89       	ldd	r23, Y+17	; 0x11
    52ce:	8a 89       	ldd	r24, Y+18	; 0x12
    52d0:	9b 89       	ldd	r25, Y+19	; 0x13
    52d2:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
    52d6:	dc 01       	movw	r26, r24
    52d8:	cb 01       	movw	r24, r22
    52da:	bc 01       	movw	r22, r24
    52dc:	cd 01       	movw	r24, r26
    52de:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
    52e2:	dc 01       	movw	r26, r24
    52e4:	cb 01       	movw	r24, r22
    52e6:	8d 83       	std	Y+5, r24	; 0x05
    52e8:	9e 83       	std	Y+6, r25	; 0x06
    52ea:	af 83       	std	Y+7, r26	; 0x07
    52ec:	b8 87       	std	Y+8, r27	; 0x08
				}

				if (bsel < 4096) {
    52ee:	8d 81       	ldd	r24, Y+5	; 0x05
    52f0:	9e 81       	ldd	r25, Y+6	; 0x06
    52f2:	af 81       	ldd	r26, Y+7	; 0x07
    52f4:	b8 85       	ldd	r27, Y+8	; 0x08
    52f6:	81 15       	cp	r24, r1
    52f8:	90 41       	sbci	r25, 0x10	; 16
    52fa:	a1 05       	cpc	r26, r1
    52fc:	b1 05       	cpc	r27, r1
    52fe:	40 f0       	brcs	.+16     	; 0x5310 <serial_start+0x1a4>
		/* Power reduction: enable power of USARTF0 */
		PR_PRPF &= ~PR_USART0_bm;

		/* Baud rate setting */
		{
			for (bscale = -7; bscale <= 7; bscale++) {
    5300:	8c 81       	ldd	r24, Y+4	; 0x04
    5302:	8f 5f       	subi	r24, 0xFF	; 255
    5304:	8c 83       	std	Y+4, r24	; 0x04
    5306:	8c 81       	ldd	r24, Y+4	; 0x04
    5308:	88 30       	cpi	r24, 0x08	; 8
    530a:	0c f4       	brge	.+2      	; 0x530e <serial_start+0x1a2>
    530c:	5a cf       	rjmp	.-332    	; 0x51c2 <serial_start+0x56>
    530e:	01 c0       	rjmp	.+2      	; 0x5312 <serial_start+0x1a6>
					float bsel_f = (C_CLOCK_MHZ_F / (pow(2., (double)bscale) * 16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f;
					bsel = (uint32_t) (bsel_f + 0.5f);
				}

				if (bsel < 4096) {
					break;
    5310:	00 00       	nop
				}
			}

			ctrl_b  = (uint8_t) ((bscale & 0x0f) << USART_BSCALE0_bp);
    5312:	8c 81       	ldd	r24, Y+4	; 0x04
    5314:	82 95       	swap	r24
    5316:	80 7f       	andi	r24, 0xF0	; 240
    5318:	8c 8b       	std	Y+20, r24	; 0x14
			ctrl_b |= (uint8_t) ((bsel >> 8) & 0x0f);
    531a:	8d 81       	ldd	r24, Y+5	; 0x05
    531c:	9e 81       	ldd	r25, Y+6	; 0x06
    531e:	af 81       	ldd	r26, Y+7	; 0x07
    5320:	b8 85       	ldd	r27, Y+8	; 0x08
    5322:	89 2f       	mov	r24, r25
    5324:	9a 2f       	mov	r25, r26
    5326:	ab 2f       	mov	r26, r27
    5328:	bb 27       	eor	r27, r27
    532a:	98 2f       	mov	r25, r24
    532c:	9f 70       	andi	r25, 0x0F	; 15
    532e:	8c 89       	ldd	r24, Y+20	; 0x14
    5330:	89 2b       	or	r24, r25
    5332:	8c 8b       	std	Y+20, r24	; 0x14
			ctrl_a  = (uint8_t) (bsel & 0xff);
    5334:	8d 81       	ldd	r24, Y+5	; 0x05
    5336:	8d 8b       	std	Y+21, r24	; 0x15
			USARTF0_BAUDCTRLA = ctrl_a;
    5338:	86 ea       	ldi	r24, 0xA6	; 166
    533a:	9b e0       	ldi	r25, 0x0B	; 11
    533c:	2d 89       	ldd	r18, Y+21	; 0x15
    533e:	fc 01       	movw	r30, r24
    5340:	20 83       	st	Z, r18
			USARTF0_BAUDCTRLB = ctrl_b;
    5342:	87 ea       	ldi	r24, 0xA7	; 167
    5344:	9b e0       	ldi	r25, 0x0B	; 11
    5346:	2c 89       	ldd	r18, Y+20	; 0x14
    5348:	fc 01       	movw	r30, r24
    534a:	20 83       	st	Z, r18
		}

		/* 8N1 */
		USARTF0_CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_PMODE_DISABLED_gc | USART_CHSIZE_8BIT_gc;
    534c:	85 ea       	ldi	r24, 0xA5	; 165
    534e:	9b e0       	ldi	r25, 0x0B	; 11
    5350:	23 e0       	ldi	r18, 0x03	; 3
    5352:	fc 01       	movw	r30, r24
    5354:	20 83       	st	Z, r18

		/* ISR interrupt levels */
		USARTF0_CTRLA = USART_RXCINTLVL_MED_gc | USART_TXCINTLVL_LO_gc | USART_DREINTLVL_OFF_gc;
    5356:	83 ea       	ldi	r24, 0xA3	; 163
    5358:	9b e0       	ldi	r25, 0x0B	; 11
    535a:	24 e2       	ldi	r18, 0x24	; 36
    535c:	fc 01       	movw	r30, r24
    535e:	20 83       	st	Z, r18

		/* RX and TX enable */
		USARTF0_CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    5360:	84 ea       	ldi	r24, 0xA4	; 164
    5362:	9b e0       	ldi	r25, 0x0B	; 11
    5364:	28 e1       	ldi	r18, 0x18	; 24
    5366:	fc 01       	movw	r30, r24
    5368:	20 83       	st	Z, r18

		cpu_irq_restore(flags);
    536a:	8b 85       	ldd	r24, Y+11	; 0x0b
    536c:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>
	}

	/* Inform about to start the SIM808 - LCD */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_START);
    5370:	8b e8       	ldi	r24, 0x8B	; 139
    5372:	94 e0       	ldi	r25, 0x04	; 4
    5374:	89 2f       	mov	r24, r25
    5376:	8f 93       	push	r24
    5378:	8b e8       	ldi	r24, 0x8B	; 139
    537a:	94 e0       	ldi	r25, 0x04	; 4
    537c:	8f 93       	push	r24
    537e:	1f 92       	push	r1
    5380:	80 e8       	ldi	r24, 0x80	; 128
    5382:	8f 93       	push	r24
    5384:	89 eb       	ldi	r24, 0xB9	; 185
    5386:	9a e2       	ldi	r25, 0x2A	; 42
    5388:	89 2f       	mov	r24, r25
    538a:	8f 93       	push	r24
    538c:	89 eb       	ldi	r24, 0xB9	; 185
    538e:	9a e2       	ldi	r25, 0x2A	; 42
    5390:	8f 93       	push	r24
    5392:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    5396:	0f 90       	pop	r0
    5398:	0f 90       	pop	r0
    539a:	0f 90       	pop	r0
    539c:	0f 90       	pop	r0
    539e:	0f 90       	pop	r0
    53a0:	0f 90       	pop	r0
    53a2:	8e 8b       	std	Y+22, r24	; 0x16
    53a4:	9f 8b       	std	Y+23, r25	; 0x17
	task_twi2_lcd_str(8,  7 * 10, g_prepare_buf);
    53a6:	49 eb       	ldi	r20, 0xB9	; 185
    53a8:	5a e2       	ldi	r21, 0x2A	; 42
    53aa:	66 e4       	ldi	r22, 0x46	; 70
    53ac:	88 e0       	ldi	r24, 0x08	; 8
    53ae:	0e 94 16 8f 	call	0x11e2c	; 0x11e2c <task_twi2_lcd_str>

	/* Inform about to start the SIM808 - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_START);
    53b2:	87 ef       	ldi	r24, 0xF7	; 247
    53b4:	94 e0       	ldi	r25, 0x04	; 4
    53b6:	89 2f       	mov	r24, r25
    53b8:	8f 93       	push	r24
    53ba:	87 ef       	ldi	r24, 0xF7	; 247
    53bc:	94 e0       	ldi	r25, 0x04	; 4
    53be:	8f 93       	push	r24
    53c0:	1f 92       	push	r1
    53c2:	80 e8       	ldi	r24, 0x80	; 128
    53c4:	8f 93       	push	r24
    53c6:	89 eb       	ldi	r24, 0xB9	; 185
    53c8:	9a e2       	ldi	r25, 0x2A	; 42
    53ca:	89 2f       	mov	r24, r25
    53cc:	8f 93       	push	r24
    53ce:	89 eb       	ldi	r24, 0xB9	; 185
    53d0:	9a e2       	ldi	r25, 0x2A	; 42
    53d2:	8f 93       	push	r24
    53d4:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    53d8:	0f 90       	pop	r0
    53da:	0f 90       	pop	r0
    53dc:	0f 90       	pop	r0
    53de:	0f 90       	pop	r0
    53e0:	0f 90       	pop	r0
    53e2:	0f 90       	pop	r0
    53e4:	8e 8b       	std	Y+22, r24	; 0x16
    53e6:	9f 8b       	std	Y+23, r25	; 0x17
	udi_write_tx_buf(g_prepare_buf, len, false);
    53e8:	8e 89       	ldd	r24, Y+22	; 0x16
    53ea:	40 e0       	ldi	r20, 0x00	; 0
    53ec:	68 2f       	mov	r22, r24
    53ee:	89 eb       	ldi	r24, 0xB9	; 185
    53f0:	9a e2       	ldi	r25, 0x2A	; 42
    53f2:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

	/* Release the GSM_RESETn */
	ioport_set_pin_level(GSM_RESET_DRV_GPIO, HIGH);
    53f6:	61 e0       	ldi	r22, 0x01	; 1
    53f8:	85 e2       	ldi	r24, 0x25	; 37
    53fa:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
	delay_ms(500);
    53fe:	0e 94 1e 21 	call	0x423c	; 0x423c <sysclk_get_cpu_hz>
    5402:	dc 01       	movw	r26, r24
    5404:	cb 01       	movw	r24, r22
    5406:	8c 01       	movw	r16, r24
    5408:	9d 01       	movw	r18, r26
    540a:	40 e0       	ldi	r20, 0x00	; 0
    540c:	50 e0       	ldi	r21, 0x00	; 0
    540e:	ba 01       	movw	r22, r20
    5410:	09 8f       	std	Y+25, r16	; 0x19
    5412:	1a 8f       	std	Y+26, r17	; 0x1a
    5414:	2b 8f       	std	Y+27, r18	; 0x1b
    5416:	3c 8f       	std	Y+28, r19	; 0x1c
    5418:	4d 8f       	std	Y+29, r20	; 0x1d
    541a:	5e 8f       	std	Y+30, r21	; 0x1e
    541c:	6f 8f       	std	Y+31, r22	; 0x1f
    541e:	78 a3       	std	Y+32, r23	; 0x20
    5420:	29 8c       	ldd	r2, Y+25	; 0x19
    5422:	3a 8c       	ldd	r3, Y+26	; 0x1a
    5424:	4b 8c       	ldd	r4, Y+27	; 0x1b
    5426:	5c 8c       	ldd	r5, Y+28	; 0x1c
    5428:	6d 8c       	ldd	r6, Y+29	; 0x1d
    542a:	7e 8c       	ldd	r7, Y+30	; 0x1e
    542c:	8f 8c       	ldd	r8, Y+31	; 0x1f
    542e:	98 a0       	ldd	r9, Y+32	; 0x20
    5430:	22 2d       	mov	r18, r2
    5432:	33 2d       	mov	r19, r3
    5434:	44 2d       	mov	r20, r4
    5436:	55 2d       	mov	r21, r5
    5438:	66 2d       	mov	r22, r6
    543a:	77 2d       	mov	r23, r7
    543c:	88 2d       	mov	r24, r8
    543e:	99 2d       	mov	r25, r9
    5440:	02 e0       	ldi	r16, 0x02	; 2
    5442:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    5446:	a2 2e       	mov	r10, r18
    5448:	b3 2e       	mov	r11, r19
    544a:	c4 2e       	mov	r12, r20
    544c:	d5 2e       	mov	r13, r21
    544e:	e6 2e       	mov	r14, r22
    5450:	f7 2e       	mov	r15, r23
    5452:	08 2f       	mov	r16, r24
    5454:	19 2f       	mov	r17, r25
    5456:	2a 2c       	mov	r2, r10
    5458:	3b 2c       	mov	r3, r11
    545a:	4c 2c       	mov	r4, r12
    545c:	5d 2c       	mov	r5, r13
    545e:	6e 2c       	mov	r6, r14
    5460:	7f 2c       	mov	r7, r15
    5462:	80 2e       	mov	r8, r16
    5464:	91 2e       	mov	r9, r17
    5466:	22 2d       	mov	r18, r2
    5468:	33 2d       	mov	r19, r3
    546a:	44 2d       	mov	r20, r4
    546c:	55 2d       	mov	r21, r5
    546e:	66 2d       	mov	r22, r6
    5470:	77 2d       	mov	r23, r7
    5472:	88 2d       	mov	r24, r8
    5474:	99 2d       	mov	r25, r9
    5476:	05 e0       	ldi	r16, 0x05	; 5
    5478:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    547c:	a2 2e       	mov	r10, r18
    547e:	b3 2e       	mov	r11, r19
    5480:	c4 2e       	mov	r12, r20
    5482:	d5 2e       	mov	r13, r21
    5484:	e6 2e       	mov	r14, r22
    5486:	f7 2e       	mov	r15, r23
    5488:	08 2f       	mov	r16, r24
    548a:	19 2f       	mov	r17, r25
    548c:	2a 2d       	mov	r18, r10
    548e:	3b 2d       	mov	r19, r11
    5490:	4c 2d       	mov	r20, r12
    5492:	5d 2d       	mov	r21, r13
    5494:	6e 2d       	mov	r22, r14
    5496:	7f 2d       	mov	r23, r15
    5498:	80 2f       	mov	r24, r16
    549a:	91 2f       	mov	r25, r17
    549c:	a2 2c       	mov	r10, r2
    549e:	b3 2c       	mov	r11, r3
    54a0:	c4 2c       	mov	r12, r4
    54a2:	d5 2c       	mov	r13, r5
    54a4:	e6 2c       	mov	r14, r6
    54a6:	f7 2c       	mov	r15, r7
    54a8:	08 2d       	mov	r16, r8
    54aa:	19 2d       	mov	r17, r9
    54ac:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
    54b0:	a2 2e       	mov	r10, r18
    54b2:	b3 2e       	mov	r11, r19
    54b4:	c4 2e       	mov	r12, r20
    54b6:	d5 2e       	mov	r13, r21
    54b8:	e6 2e       	mov	r14, r22
    54ba:	f7 2e       	mov	r15, r23
    54bc:	08 2f       	mov	r16, r24
    54be:	19 2f       	mov	r17, r25
    54c0:	2a 2d       	mov	r18, r10
    54c2:	3b 2d       	mov	r19, r11
    54c4:	4c 2d       	mov	r20, r12
    54c6:	5d 2d       	mov	r21, r13
    54c8:	6e 2d       	mov	r22, r14
    54ca:	7f 2d       	mov	r23, r15
    54cc:	80 2f       	mov	r24, r16
    54ce:	91 2f       	mov	r25, r17
    54d0:	a9 8c       	ldd	r10, Y+25	; 0x19
    54d2:	ba 8c       	ldd	r11, Y+26	; 0x1a
    54d4:	cb 8c       	ldd	r12, Y+27	; 0x1b
    54d6:	dc 8c       	ldd	r13, Y+28	; 0x1c
    54d8:	ed 8c       	ldd	r14, Y+29	; 0x1d
    54da:	fe 8c       	ldd	r15, Y+30	; 0x1e
    54dc:	0f 8d       	ldd	r16, Y+31	; 0x1f
    54de:	18 a1       	ldd	r17, Y+32	; 0x20
    54e0:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    54e4:	a2 2e       	mov	r10, r18
    54e6:	b3 2e       	mov	r11, r19
    54e8:	c4 2e       	mov	r12, r20
    54ea:	d5 2e       	mov	r13, r21
    54ec:	e6 2e       	mov	r14, r22
    54ee:	f7 2e       	mov	r15, r23
    54f0:	08 2f       	mov	r16, r24
    54f2:	19 2f       	mov	r17, r25
    54f4:	2a 2d       	mov	r18, r10
    54f6:	3b 2d       	mov	r19, r11
    54f8:	4c 2d       	mov	r20, r12
    54fa:	5d 2d       	mov	r21, r13
    54fc:	6e 2d       	mov	r22, r14
    54fe:	7f 2d       	mov	r23, r15
    5500:	80 2f       	mov	r24, r16
    5502:	91 2f       	mov	r25, r17
    5504:	02 e0       	ldi	r16, 0x02	; 2
    5506:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    550a:	22 2e       	mov	r2, r18
    550c:	33 2e       	mov	r3, r19
    550e:	44 2e       	mov	r4, r20
    5510:	55 2e       	mov	r5, r21
    5512:	66 2e       	mov	r6, r22
    5514:	77 2e       	mov	r7, r23
    5516:	88 2e       	mov	r8, r24
    5518:	99 2e       	mov	r9, r25
    551a:	a2 2c       	mov	r10, r2
    551c:	b3 2c       	mov	r11, r3
    551e:	c4 2c       	mov	r12, r4
    5520:	d5 2c       	mov	r13, r5
    5522:	e6 2c       	mov	r14, r6
    5524:	f7 2c       	mov	r15, r7
    5526:	08 2d       	mov	r16, r8
    5528:	19 2d       	mov	r17, r9
    552a:	2a 2c       	mov	r2, r10
    552c:	3b 2c       	mov	r3, r11
    552e:	4c 2c       	mov	r4, r12
    5530:	5d 2c       	mov	r5, r13
    5532:	6e 2c       	mov	r6, r14
    5534:	7f 2c       	mov	r7, r15
    5536:	80 2e       	mov	r8, r16
    5538:	91 2e       	mov	r9, r17
    553a:	0f 2e       	mov	r0, r31
    553c:	f6 e0       	ldi	r31, 0x06	; 6
    553e:	af 2e       	mov	r10, r31
    5540:	f0 2d       	mov	r31, r0
    5542:	b1 2c       	mov	r11, r1
    5544:	c1 2c       	mov	r12, r1
    5546:	d1 2c       	mov	r13, r1
    5548:	e1 2c       	mov	r14, r1
    554a:	f1 2c       	mov	r15, r1
    554c:	00 e0       	ldi	r16, 0x00	; 0
    554e:	10 e0       	ldi	r17, 0x00	; 0
    5550:	22 2d       	mov	r18, r2
    5552:	33 2d       	mov	r19, r3
    5554:	44 2d       	mov	r20, r4
    5556:	55 2d       	mov	r21, r5
    5558:	66 2d       	mov	r22, r6
    555a:	77 2d       	mov	r23, r7
    555c:	88 2d       	mov	r24, r8
    555e:	99 2d       	mov	r25, r9
    5560:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    5564:	22 2e       	mov	r2, r18
    5566:	33 2e       	mov	r3, r19
    5568:	44 2e       	mov	r4, r20
    556a:	55 2e       	mov	r5, r21
    556c:	66 2e       	mov	r6, r22
    556e:	77 2e       	mov	r7, r23
    5570:	88 2e       	mov	r8, r24
    5572:	99 2e       	mov	r9, r25
    5574:	a2 2c       	mov	r10, r2
    5576:	b3 2c       	mov	r11, r3
    5578:	c4 2c       	mov	r12, r4
    557a:	d5 2c       	mov	r13, r5
    557c:	e6 2c       	mov	r14, r6
    557e:	f7 2c       	mov	r15, r7
    5580:	08 2d       	mov	r16, r8
    5582:	19 2d       	mov	r17, r9
    5584:	2a 2d       	mov	r18, r10
    5586:	3b 2d       	mov	r19, r11
    5588:	4c 2d       	mov	r20, r12
    558a:	5d 2d       	mov	r21, r13
    558c:	6e 2d       	mov	r22, r14
    558e:	7f 2d       	mov	r23, r15
    5590:	80 2f       	mov	r24, r16
    5592:	91 2f       	mov	r25, r17
    5594:	29 51       	subi	r18, 0x19	; 25
    5596:	3c 4f       	sbci	r19, 0xFC	; 252
    5598:	4f 4f       	sbci	r20, 0xFF	; 255
    559a:	5f 4f       	sbci	r21, 0xFF	; 255
    559c:	6f 4f       	sbci	r22, 0xFF	; 255
    559e:	7f 4f       	sbci	r23, 0xFF	; 255
    55a0:	8f 4f       	sbci	r24, 0xFF	; 255
    55a2:	9f 4f       	sbci	r25, 0xFF	; 255
    55a4:	a2 2e       	mov	r10, r18
    55a6:	b3 2e       	mov	r11, r19
    55a8:	c4 2e       	mov	r12, r20
    55aa:	d5 2e       	mov	r13, r21
    55ac:	e6 2e       	mov	r14, r22
    55ae:	f7 2e       	mov	r15, r23
    55b0:	08 2f       	mov	r16, r24
    55b2:	19 2f       	mov	r17, r25
    55b4:	2a 2d       	mov	r18, r10
    55b6:	3b 2d       	mov	r19, r11
    55b8:	4c 2d       	mov	r20, r12
    55ba:	5d 2d       	mov	r21, r13
    55bc:	6e 2d       	mov	r22, r14
    55be:	7f 2d       	mov	r23, r15
    55c0:	80 2f       	mov	r24, r16
    55c2:	91 2f       	mov	r25, r17
    55c4:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    55c8:	dc 01       	movw	r26, r24
    55ca:	cb 01       	movw	r24, r22
    55cc:	20 e0       	ldi	r18, 0x00	; 0
    55ce:	30 e0       	ldi	r19, 0x00	; 0
    55d0:	4a e7       	ldi	r20, 0x7A	; 122
    55d2:	54 e4       	ldi	r21, 0x44	; 68
    55d4:	bc 01       	movw	r22, r24
    55d6:	cd 01       	movw	r24, r26
    55d8:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    55dc:	dc 01       	movw	r26, r24
    55de:	cb 01       	movw	r24, r22
    55e0:	bc 01       	movw	r22, r24
    55e2:	cd 01       	movw	r24, r26
    55e4:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    55e8:	a2 2e       	mov	r10, r18
    55ea:	b3 2e       	mov	r11, r19
    55ec:	c4 2e       	mov	r12, r20
    55ee:	d5 2e       	mov	r13, r21
    55f0:	e6 2e       	mov	r14, r22
    55f2:	f7 2e       	mov	r15, r23
    55f4:	08 2f       	mov	r16, r24
    55f6:	19 2f       	mov	r17, r25
    55f8:	d6 01       	movw	r26, r12
    55fa:	c5 01       	movw	r24, r10
    55fc:	bc 01       	movw	r22, r24
    55fe:	cd 01       	movw	r24, r26
    5600:	0e 94 2a 21 	call	0x4254	; 0x4254 <__portable_avr_delay_cycles>

	/* Data Terminal Ready is true */
	ioport_set_pin_level(GSM_DTR1_DRV, LOW);	// Activate SIM808 (non SLEEP mode)
    5604:	60 e0       	ldi	r22, 0x00	; 0
    5606:	89 e2       	ldi	r24, 0x29	; 41
    5608:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
	delay_ms(100);
    560c:	0e 94 1e 21 	call	0x423c	; 0x423c <sysclk_get_cpu_hz>
    5610:	dc 01       	movw	r26, r24
    5612:	cb 01       	movw	r24, r22
    5614:	9c 01       	movw	r18, r24
    5616:	ad 01       	movw	r20, r26
    5618:	60 e0       	ldi	r22, 0x00	; 0
    561a:	70 e0       	ldi	r23, 0x00	; 0
    561c:	cb 01       	movw	r24, r22
    561e:	82 2e       	mov	r8, r18
    5620:	93 2e       	mov	r9, r19
    5622:	a4 2e       	mov	r10, r20
    5624:	b5 2e       	mov	r11, r21
    5626:	c6 2e       	mov	r12, r22
    5628:	d7 2e       	mov	r13, r23
    562a:	e8 2e       	mov	r14, r24
    562c:	f9 2e       	mov	r15, r25
    562e:	28 2d       	mov	r18, r8
    5630:	39 2d       	mov	r19, r9
    5632:	4a 2d       	mov	r20, r10
    5634:	5b 2d       	mov	r21, r11
    5636:	6c 2d       	mov	r22, r12
    5638:	7d 2d       	mov	r23, r13
    563a:	8e 2d       	mov	r24, r14
    563c:	9f 2d       	mov	r25, r15
    563e:	02 e0       	ldi	r16, 0x02	; 2
    5640:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    5644:	29 a7       	std	Y+41, r18	; 0x29
    5646:	3a a7       	std	Y+42, r19	; 0x2a
    5648:	4b a7       	std	Y+43, r20	; 0x2b
    564a:	5c a7       	std	Y+44, r21	; 0x2c
    564c:	6d a7       	std	Y+45, r22	; 0x2d
    564e:	7e a7       	std	Y+46, r23	; 0x2e
    5650:	8f a7       	std	Y+47, r24	; 0x2f
    5652:	98 ab       	std	Y+48, r25	; 0x30
    5654:	89 a4       	ldd	r8, Y+41	; 0x29
    5656:	9a a4       	ldd	r9, Y+42	; 0x2a
    5658:	ab a4       	ldd	r10, Y+43	; 0x2b
    565a:	bc a4       	ldd	r11, Y+44	; 0x2c
    565c:	cd a4       	ldd	r12, Y+45	; 0x2d
    565e:	de a4       	ldd	r13, Y+46	; 0x2e
    5660:	ef a4       	ldd	r14, Y+47	; 0x2f
    5662:	f8 a8       	ldd	r15, Y+48	; 0x30
    5664:	28 2d       	mov	r18, r8
    5666:	39 2d       	mov	r19, r9
    5668:	4a 2d       	mov	r20, r10
    566a:	5b 2d       	mov	r21, r11
    566c:	6c 2d       	mov	r22, r12
    566e:	7d 2d       	mov	r23, r13
    5670:	8e 2d       	mov	r24, r14
    5672:	9f 2d       	mov	r25, r15
    5674:	02 e0       	ldi	r16, 0x02	; 2
    5676:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    567a:	29 ab       	std	Y+49, r18	; 0x31
    567c:	3a ab       	std	Y+50, r19	; 0x32
    567e:	4b ab       	std	Y+51, r20	; 0x33
    5680:	5c ab       	std	Y+52, r21	; 0x34
    5682:	6d ab       	std	Y+53, r22	; 0x35
    5684:	7e ab       	std	Y+54, r23	; 0x36
    5686:	8f ab       	std	Y+55, r24	; 0x37
    5688:	98 af       	std	Y+56, r25	; 0x38
    568a:	28 2d       	mov	r18, r8
    568c:	39 2d       	mov	r19, r9
    568e:	4a 2d       	mov	r20, r10
    5690:	5b 2d       	mov	r21, r11
    5692:	6c 2d       	mov	r22, r12
    5694:	7d 2d       	mov	r23, r13
    5696:	8e 2d       	mov	r24, r14
    5698:	9f 2d       	mov	r25, r15
    569a:	a9 a8       	ldd	r10, Y+49	; 0x31
    569c:	ba a8       	ldd	r11, Y+50	; 0x32
    569e:	cb a8       	ldd	r12, Y+51	; 0x33
    56a0:	dc a8       	ldd	r13, Y+52	; 0x34
    56a2:	ed a8       	ldd	r14, Y+53	; 0x35
    56a4:	fe a8       	ldd	r15, Y+54	; 0x36
    56a6:	0f a9       	ldd	r16, Y+55	; 0x37
    56a8:	18 ad       	ldd	r17, Y+56	; 0x38
    56aa:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    56ae:	82 2e       	mov	r8, r18
    56b0:	93 2e       	mov	r9, r19
    56b2:	a4 2e       	mov	r10, r20
    56b4:	b5 2e       	mov	r11, r21
    56b6:	c6 2e       	mov	r12, r22
    56b8:	d7 2e       	mov	r13, r23
    56ba:	e8 2e       	mov	r14, r24
    56bc:	f9 2e       	mov	r15, r25
    56be:	28 2d       	mov	r18, r8
    56c0:	39 2d       	mov	r19, r9
    56c2:	4a 2d       	mov	r20, r10
    56c4:	5b 2d       	mov	r21, r11
    56c6:	6c 2d       	mov	r22, r12
    56c8:	7d 2d       	mov	r23, r13
    56ca:	8e 2d       	mov	r24, r14
    56cc:	9f 2d       	mov	r25, r15
    56ce:	02 e0       	ldi	r16, 0x02	; 2
    56d0:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    56d4:	29 af       	std	Y+57, r18	; 0x39
    56d6:	3a af       	std	Y+58, r19	; 0x3a
    56d8:	4b af       	std	Y+59, r20	; 0x3b
    56da:	5c af       	std	Y+60, r21	; 0x3c
    56dc:	6d af       	std	Y+61, r22	; 0x3d
    56de:	7e af       	std	Y+62, r23	; 0x3e
    56e0:	8f af       	std	Y+63, r24	; 0x3f
    56e2:	21 96       	adiw	r28, 0x01	; 1
    56e4:	9f af       	std	Y+63, r25	; 0x3f
    56e6:	21 97       	sbiw	r28, 0x01	; 1
    56e8:	28 2d       	mov	r18, r8
    56ea:	39 2d       	mov	r19, r9
    56ec:	4a 2d       	mov	r20, r10
    56ee:	5b 2d       	mov	r21, r11
    56f0:	6c 2d       	mov	r22, r12
    56f2:	7d 2d       	mov	r23, r13
    56f4:	8e 2d       	mov	r24, r14
    56f6:	9f 2d       	mov	r25, r15
    56f8:	a9 ac       	ldd	r10, Y+57	; 0x39
    56fa:	ba ac       	ldd	r11, Y+58	; 0x3a
    56fc:	cb ac       	ldd	r12, Y+59	; 0x3b
    56fe:	dc ac       	ldd	r13, Y+60	; 0x3c
    5700:	ed ac       	ldd	r14, Y+61	; 0x3d
    5702:	fe ac       	ldd	r15, Y+62	; 0x3e
    5704:	0f ad       	ldd	r16, Y+63	; 0x3f
    5706:	21 96       	adiw	r28, 0x01	; 1
    5708:	1f ad       	ldd	r17, Y+63	; 0x3f
    570a:	21 97       	sbiw	r28, 0x01	; 1
    570c:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    5710:	22 2e       	mov	r2, r18
    5712:	33 2e       	mov	r3, r19
    5714:	44 2e       	mov	r4, r20
    5716:	55 2e       	mov	r5, r21
    5718:	66 2e       	mov	r6, r22
    571a:	77 2e       	mov	r7, r23
    571c:	88 2e       	mov	r8, r24
    571e:	99 2e       	mov	r9, r25
    5720:	0f 2e       	mov	r0, r31
    5722:	f6 e0       	ldi	r31, 0x06	; 6
    5724:	af 2e       	mov	r10, r31
    5726:	f0 2d       	mov	r31, r0
    5728:	b1 2c       	mov	r11, r1
    572a:	c1 2c       	mov	r12, r1
    572c:	d1 2c       	mov	r13, r1
    572e:	e1 2c       	mov	r14, r1
    5730:	f1 2c       	mov	r15, r1
    5732:	00 e0       	ldi	r16, 0x00	; 0
    5734:	10 e0       	ldi	r17, 0x00	; 0
    5736:	22 2d       	mov	r18, r2
    5738:	33 2d       	mov	r19, r3
    573a:	44 2d       	mov	r20, r4
    573c:	55 2d       	mov	r21, r5
    573e:	66 2d       	mov	r22, r6
    5740:	77 2d       	mov	r23, r7
    5742:	88 2d       	mov	r24, r8
    5744:	99 2d       	mov	r25, r9
    5746:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    574a:	22 2e       	mov	r2, r18
    574c:	33 2e       	mov	r3, r19
    574e:	44 2e       	mov	r4, r20
    5750:	55 2e       	mov	r5, r21
    5752:	66 2e       	mov	r6, r22
    5754:	77 2e       	mov	r7, r23
    5756:	88 2e       	mov	r8, r24
    5758:	99 2e       	mov	r9, r25
    575a:	a2 2c       	mov	r10, r2
    575c:	b3 2c       	mov	r11, r3
    575e:	c4 2c       	mov	r12, r4
    5760:	d5 2c       	mov	r13, r5
    5762:	e6 2c       	mov	r14, r6
    5764:	f7 2c       	mov	r15, r7
    5766:	08 2d       	mov	r16, r8
    5768:	19 2d       	mov	r17, r9
    576a:	2a 2d       	mov	r18, r10
    576c:	3b 2d       	mov	r19, r11
    576e:	4c 2d       	mov	r20, r12
    5770:	5d 2d       	mov	r21, r13
    5772:	6e 2d       	mov	r22, r14
    5774:	7f 2d       	mov	r23, r15
    5776:	80 2f       	mov	r24, r16
    5778:	91 2f       	mov	r25, r17
    577a:	29 51       	subi	r18, 0x19	; 25
    577c:	3c 4f       	sbci	r19, 0xFC	; 252
    577e:	4f 4f       	sbci	r20, 0xFF	; 255
    5780:	5f 4f       	sbci	r21, 0xFF	; 255
    5782:	6f 4f       	sbci	r22, 0xFF	; 255
    5784:	7f 4f       	sbci	r23, 0xFF	; 255
    5786:	8f 4f       	sbci	r24, 0xFF	; 255
    5788:	9f 4f       	sbci	r25, 0xFF	; 255
    578a:	a2 2e       	mov	r10, r18
    578c:	b3 2e       	mov	r11, r19
    578e:	c4 2e       	mov	r12, r20
    5790:	d5 2e       	mov	r13, r21
    5792:	e6 2e       	mov	r14, r22
    5794:	f7 2e       	mov	r15, r23
    5796:	08 2f       	mov	r16, r24
    5798:	19 2f       	mov	r17, r25
    579a:	2a 2d       	mov	r18, r10
    579c:	3b 2d       	mov	r19, r11
    579e:	4c 2d       	mov	r20, r12
    57a0:	5d 2d       	mov	r21, r13
    57a2:	6e 2d       	mov	r22, r14
    57a4:	7f 2d       	mov	r23, r15
    57a6:	80 2f       	mov	r24, r16
    57a8:	91 2f       	mov	r25, r17
    57aa:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    57ae:	dc 01       	movw	r26, r24
    57b0:	cb 01       	movw	r24, r22
    57b2:	20 e0       	ldi	r18, 0x00	; 0
    57b4:	30 e0       	ldi	r19, 0x00	; 0
    57b6:	4a e7       	ldi	r20, 0x7A	; 122
    57b8:	54 e4       	ldi	r21, 0x44	; 68
    57ba:	bc 01       	movw	r22, r24
    57bc:	cd 01       	movw	r24, r26
    57be:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    57c2:	dc 01       	movw	r26, r24
    57c4:	cb 01       	movw	r24, r22
    57c6:	bc 01       	movw	r22, r24
    57c8:	cd 01       	movw	r24, r26
    57ca:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    57ce:	a2 2e       	mov	r10, r18
    57d0:	b3 2e       	mov	r11, r19
    57d2:	c4 2e       	mov	r12, r20
    57d4:	d5 2e       	mov	r13, r21
    57d6:	e6 2e       	mov	r14, r22
    57d8:	f7 2e       	mov	r15, r23
    57da:	08 2f       	mov	r16, r24
    57dc:	19 2f       	mov	r17, r25
    57de:	d6 01       	movw	r26, r12
    57e0:	c5 01       	movw	r24, r10
    57e2:	bc 01       	movw	r22, r24
    57e4:	cd 01       	movw	r24, r26
    57e6:	0e 94 2a 21 	call	0x4254	; 0x4254 <__portable_avr_delay_cycles>
	ioport_set_pin_level(GSM_RTS1_DRV, LOW);	// Serial line ready
    57ea:	60 e0       	ldi	r22, 0x00	; 0
    57ec:	8f e2       	ldi	r24, 0x2F	; 47
    57ee:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
	delay_ms(10);
    57f2:	0e 94 1e 21 	call	0x423c	; 0x423c <sysclk_get_cpu_hz>
    57f6:	dc 01       	movw	r26, r24
    57f8:	cb 01       	movw	r24, r22
    57fa:	9c 01       	movw	r18, r24
    57fc:	ad 01       	movw	r20, r26
    57fe:	60 e0       	ldi	r22, 0x00	; 0
    5800:	70 e0       	ldi	r23, 0x00	; 0
    5802:	cb 01       	movw	r24, r22
    5804:	82 2e       	mov	r8, r18
    5806:	93 2e       	mov	r9, r19
    5808:	a4 2e       	mov	r10, r20
    580a:	b5 2e       	mov	r11, r21
    580c:	c6 2e       	mov	r12, r22
    580e:	d7 2e       	mov	r13, r23
    5810:	e8 2e       	mov	r14, r24
    5812:	f9 2e       	mov	r15, r25
    5814:	28 2d       	mov	r18, r8
    5816:	39 2d       	mov	r19, r9
    5818:	4a 2d       	mov	r20, r10
    581a:	5b 2d       	mov	r21, r11
    581c:	6c 2d       	mov	r22, r12
    581e:	7d 2d       	mov	r23, r13
    5820:	8e 2d       	mov	r24, r14
    5822:	9f 2d       	mov	r25, r15
    5824:	01 e0       	ldi	r16, 0x01	; 1
    5826:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    582a:	22 96       	adiw	r28, 0x02	; 2
    582c:	2f af       	std	Y+63, r18	; 0x3f
    582e:	22 97       	sbiw	r28, 0x02	; 2
    5830:	23 96       	adiw	r28, 0x03	; 3
    5832:	3f af       	std	Y+63, r19	; 0x3f
    5834:	23 97       	sbiw	r28, 0x03	; 3
    5836:	24 96       	adiw	r28, 0x04	; 4
    5838:	4f af       	std	Y+63, r20	; 0x3f
    583a:	24 97       	sbiw	r28, 0x04	; 4
    583c:	25 96       	adiw	r28, 0x05	; 5
    583e:	5f af       	std	Y+63, r21	; 0x3f
    5840:	25 97       	sbiw	r28, 0x05	; 5
    5842:	26 96       	adiw	r28, 0x06	; 6
    5844:	6f af       	std	Y+63, r22	; 0x3f
    5846:	26 97       	sbiw	r28, 0x06	; 6
    5848:	27 96       	adiw	r28, 0x07	; 7
    584a:	7f af       	std	Y+63, r23	; 0x3f
    584c:	27 97       	sbiw	r28, 0x07	; 7
    584e:	28 96       	adiw	r28, 0x08	; 8
    5850:	8f af       	std	Y+63, r24	; 0x3f
    5852:	28 97       	sbiw	r28, 0x08	; 8
    5854:	29 96       	adiw	r28, 0x09	; 9
    5856:	9f af       	std	Y+63, r25	; 0x3f
    5858:	29 97       	sbiw	r28, 0x09	; 9
    585a:	22 96       	adiw	r28, 0x02	; 2
    585c:	8f ac       	ldd	r8, Y+63	; 0x3f
    585e:	22 97       	sbiw	r28, 0x02	; 2
    5860:	23 96       	adiw	r28, 0x03	; 3
    5862:	9f ac       	ldd	r9, Y+63	; 0x3f
    5864:	23 97       	sbiw	r28, 0x03	; 3
    5866:	24 96       	adiw	r28, 0x04	; 4
    5868:	af ac       	ldd	r10, Y+63	; 0x3f
    586a:	24 97       	sbiw	r28, 0x04	; 4
    586c:	25 96       	adiw	r28, 0x05	; 5
    586e:	bf ac       	ldd	r11, Y+63	; 0x3f
    5870:	25 97       	sbiw	r28, 0x05	; 5
    5872:	26 96       	adiw	r28, 0x06	; 6
    5874:	cf ac       	ldd	r12, Y+63	; 0x3f
    5876:	26 97       	sbiw	r28, 0x06	; 6
    5878:	27 96       	adiw	r28, 0x07	; 7
    587a:	df ac       	ldd	r13, Y+63	; 0x3f
    587c:	27 97       	sbiw	r28, 0x07	; 7
    587e:	28 96       	adiw	r28, 0x08	; 8
    5880:	ef ac       	ldd	r14, Y+63	; 0x3f
    5882:	28 97       	sbiw	r28, 0x08	; 8
    5884:	29 96       	adiw	r28, 0x09	; 9
    5886:	ff ac       	ldd	r15, Y+63	; 0x3f
    5888:	29 97       	sbiw	r28, 0x09	; 9
    588a:	28 2d       	mov	r18, r8
    588c:	39 2d       	mov	r19, r9
    588e:	4a 2d       	mov	r20, r10
    5890:	5b 2d       	mov	r21, r11
    5892:	6c 2d       	mov	r22, r12
    5894:	7d 2d       	mov	r23, r13
    5896:	8e 2d       	mov	r24, r14
    5898:	9f 2d       	mov	r25, r15
    589a:	02 e0       	ldi	r16, 0x02	; 2
    589c:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    58a0:	2a 96       	adiw	r28, 0x0a	; 10
    58a2:	2f af       	std	Y+63, r18	; 0x3f
    58a4:	2a 97       	sbiw	r28, 0x0a	; 10
    58a6:	2b 96       	adiw	r28, 0x0b	; 11
    58a8:	3f af       	std	Y+63, r19	; 0x3f
    58aa:	2b 97       	sbiw	r28, 0x0b	; 11
    58ac:	2c 96       	adiw	r28, 0x0c	; 12
    58ae:	4f af       	std	Y+63, r20	; 0x3f
    58b0:	2c 97       	sbiw	r28, 0x0c	; 12
    58b2:	2d 96       	adiw	r28, 0x0d	; 13
    58b4:	5f af       	std	Y+63, r21	; 0x3f
    58b6:	2d 97       	sbiw	r28, 0x0d	; 13
    58b8:	2e 96       	adiw	r28, 0x0e	; 14
    58ba:	6f af       	std	Y+63, r22	; 0x3f
    58bc:	2e 97       	sbiw	r28, 0x0e	; 14
    58be:	2f 96       	adiw	r28, 0x0f	; 15
    58c0:	7f af       	std	Y+63, r23	; 0x3f
    58c2:	2f 97       	sbiw	r28, 0x0f	; 15
    58c4:	60 96       	adiw	r28, 0x10	; 16
    58c6:	8f af       	std	Y+63, r24	; 0x3f
    58c8:	60 97       	sbiw	r28, 0x10	; 16
    58ca:	61 96       	adiw	r28, 0x11	; 17
    58cc:	9f af       	std	Y+63, r25	; 0x3f
    58ce:	61 97       	sbiw	r28, 0x11	; 17
    58d0:	28 2d       	mov	r18, r8
    58d2:	39 2d       	mov	r19, r9
    58d4:	4a 2d       	mov	r20, r10
    58d6:	5b 2d       	mov	r21, r11
    58d8:	6c 2d       	mov	r22, r12
    58da:	7d 2d       	mov	r23, r13
    58dc:	8e 2d       	mov	r24, r14
    58de:	9f 2d       	mov	r25, r15
    58e0:	2a 96       	adiw	r28, 0x0a	; 10
    58e2:	af ac       	ldd	r10, Y+63	; 0x3f
    58e4:	2a 97       	sbiw	r28, 0x0a	; 10
    58e6:	2b 96       	adiw	r28, 0x0b	; 11
    58e8:	bf ac       	ldd	r11, Y+63	; 0x3f
    58ea:	2b 97       	sbiw	r28, 0x0b	; 11
    58ec:	2c 96       	adiw	r28, 0x0c	; 12
    58ee:	cf ac       	ldd	r12, Y+63	; 0x3f
    58f0:	2c 97       	sbiw	r28, 0x0c	; 12
    58f2:	2d 96       	adiw	r28, 0x0d	; 13
    58f4:	df ac       	ldd	r13, Y+63	; 0x3f
    58f6:	2d 97       	sbiw	r28, 0x0d	; 13
    58f8:	2e 96       	adiw	r28, 0x0e	; 14
    58fa:	ef ac       	ldd	r14, Y+63	; 0x3f
    58fc:	2e 97       	sbiw	r28, 0x0e	; 14
    58fe:	2f 96       	adiw	r28, 0x0f	; 15
    5900:	ff ac       	ldd	r15, Y+63	; 0x3f
    5902:	2f 97       	sbiw	r28, 0x0f	; 15
    5904:	60 96       	adiw	r28, 0x10	; 16
    5906:	0f ad       	ldd	r16, Y+63	; 0x3f
    5908:	60 97       	sbiw	r28, 0x10	; 16
    590a:	61 96       	adiw	r28, 0x11	; 17
    590c:	1f ad       	ldd	r17, Y+63	; 0x3f
    590e:	61 97       	sbiw	r28, 0x11	; 17
    5910:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    5914:	22 2e       	mov	r2, r18
    5916:	33 2e       	mov	r3, r19
    5918:	44 2e       	mov	r4, r20
    591a:	55 2e       	mov	r5, r21
    591c:	66 2e       	mov	r6, r22
    591e:	77 2e       	mov	r7, r23
    5920:	88 2e       	mov	r8, r24
    5922:	99 2e       	mov	r9, r25
    5924:	0f 2e       	mov	r0, r31
    5926:	f6 e0       	ldi	r31, 0x06	; 6
    5928:	af 2e       	mov	r10, r31
    592a:	f0 2d       	mov	r31, r0
    592c:	b1 2c       	mov	r11, r1
    592e:	c1 2c       	mov	r12, r1
    5930:	d1 2c       	mov	r13, r1
    5932:	e1 2c       	mov	r14, r1
    5934:	f1 2c       	mov	r15, r1
    5936:	00 e0       	ldi	r16, 0x00	; 0
    5938:	10 e0       	ldi	r17, 0x00	; 0
    593a:	22 2d       	mov	r18, r2
    593c:	33 2d       	mov	r19, r3
    593e:	44 2d       	mov	r20, r4
    5940:	55 2d       	mov	r21, r5
    5942:	66 2d       	mov	r22, r6
    5944:	77 2d       	mov	r23, r7
    5946:	88 2d       	mov	r24, r8
    5948:	99 2d       	mov	r25, r9
    594a:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    594e:	22 2e       	mov	r2, r18
    5950:	33 2e       	mov	r3, r19
    5952:	44 2e       	mov	r4, r20
    5954:	55 2e       	mov	r5, r21
    5956:	66 2e       	mov	r6, r22
    5958:	77 2e       	mov	r7, r23
    595a:	88 2e       	mov	r8, r24
    595c:	99 2e       	mov	r9, r25
    595e:	a2 2c       	mov	r10, r2
    5960:	b3 2c       	mov	r11, r3
    5962:	c4 2c       	mov	r12, r4
    5964:	d5 2c       	mov	r13, r5
    5966:	e6 2c       	mov	r14, r6
    5968:	f7 2c       	mov	r15, r7
    596a:	08 2d       	mov	r16, r8
    596c:	19 2d       	mov	r17, r9
    596e:	2a 2d       	mov	r18, r10
    5970:	3b 2d       	mov	r19, r11
    5972:	4c 2d       	mov	r20, r12
    5974:	5d 2d       	mov	r21, r13
    5976:	6e 2d       	mov	r22, r14
    5978:	7f 2d       	mov	r23, r15
    597a:	80 2f       	mov	r24, r16
    597c:	91 2f       	mov	r25, r17
    597e:	29 51       	subi	r18, 0x19	; 25
    5980:	3c 4f       	sbci	r19, 0xFC	; 252
    5982:	4f 4f       	sbci	r20, 0xFF	; 255
    5984:	5f 4f       	sbci	r21, 0xFF	; 255
    5986:	6f 4f       	sbci	r22, 0xFF	; 255
    5988:	7f 4f       	sbci	r23, 0xFF	; 255
    598a:	8f 4f       	sbci	r24, 0xFF	; 255
    598c:	9f 4f       	sbci	r25, 0xFF	; 255
    598e:	a2 2e       	mov	r10, r18
    5990:	b3 2e       	mov	r11, r19
    5992:	c4 2e       	mov	r12, r20
    5994:	d5 2e       	mov	r13, r21
    5996:	e6 2e       	mov	r14, r22
    5998:	f7 2e       	mov	r15, r23
    599a:	08 2f       	mov	r16, r24
    599c:	19 2f       	mov	r17, r25
    599e:	2a 2d       	mov	r18, r10
    59a0:	3b 2d       	mov	r19, r11
    59a2:	4c 2d       	mov	r20, r12
    59a4:	5d 2d       	mov	r21, r13
    59a6:	6e 2d       	mov	r22, r14
    59a8:	7f 2d       	mov	r23, r15
    59aa:	80 2f       	mov	r24, r16
    59ac:	91 2f       	mov	r25, r17
    59ae:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    59b2:	dc 01       	movw	r26, r24
    59b4:	cb 01       	movw	r24, r22
    59b6:	20 e0       	ldi	r18, 0x00	; 0
    59b8:	30 e0       	ldi	r19, 0x00	; 0
    59ba:	4a e7       	ldi	r20, 0x7A	; 122
    59bc:	54 e4       	ldi	r21, 0x44	; 68
    59be:	bc 01       	movw	r22, r24
    59c0:	cd 01       	movw	r24, r26
    59c2:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    59c6:	dc 01       	movw	r26, r24
    59c8:	cb 01       	movw	r24, r22
    59ca:	bc 01       	movw	r22, r24
    59cc:	cd 01       	movw	r24, r26
    59ce:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    59d2:	a2 2e       	mov	r10, r18
    59d4:	b3 2e       	mov	r11, r19
    59d6:	c4 2e       	mov	r12, r20
    59d8:	d5 2e       	mov	r13, r21
    59da:	e6 2e       	mov	r14, r22
    59dc:	f7 2e       	mov	r15, r23
    59de:	08 2f       	mov	r16, r24
    59e0:	19 2f       	mov	r17, r25
    59e2:	d6 01       	movw	r26, r12
    59e4:	c5 01       	movw	r24, r10
    59e6:	bc 01       	movw	r22, r24
    59e8:	cd 01       	movw	r24, r26
    59ea:	0e 94 2a 21 	call	0x4254	; 0x4254 <__portable_avr_delay_cycles>

	/* Synchronize with SIM808 */
	while (true) {
		serial_sim808_send("AT\r", 3, false);
    59ee:	40 e0       	ldi	r20, 0x00	; 0
    59f0:	63 e0       	ldi	r22, 0x03	; 3
    59f2:	86 e1       	ldi	r24, 0x16	; 22
    59f4:	91 e2       	ldi	r25, 0x21	; 33
    59f6:	0e 94 af 23 	call	0x475e	; 0x475e <serial_sim808_send>
		delay_ms(100);
    59fa:	0e 94 1e 21 	call	0x423c	; 0x423c <sysclk_get_cpu_hz>
    59fe:	dc 01       	movw	r26, r24
    5a00:	cb 01       	movw	r24, r22
    5a02:	9c 01       	movw	r18, r24
    5a04:	ad 01       	movw	r20, r26
    5a06:	60 e0       	ldi	r22, 0x00	; 0
    5a08:	70 e0       	ldi	r23, 0x00	; 0
    5a0a:	cb 01       	movw	r24, r22
    5a0c:	82 2e       	mov	r8, r18
    5a0e:	93 2e       	mov	r9, r19
    5a10:	a4 2e       	mov	r10, r20
    5a12:	b5 2e       	mov	r11, r21
    5a14:	c6 2e       	mov	r12, r22
    5a16:	d7 2e       	mov	r13, r23
    5a18:	e8 2e       	mov	r14, r24
    5a1a:	f9 2e       	mov	r15, r25
    5a1c:	28 2d       	mov	r18, r8
    5a1e:	39 2d       	mov	r19, r9
    5a20:	4a 2d       	mov	r20, r10
    5a22:	5b 2d       	mov	r21, r11
    5a24:	6c 2d       	mov	r22, r12
    5a26:	7d 2d       	mov	r23, r13
    5a28:	8e 2d       	mov	r24, r14
    5a2a:	9f 2d       	mov	r25, r15
    5a2c:	02 e0       	ldi	r16, 0x02	; 2
    5a2e:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    5a32:	62 96       	adiw	r28, 0x12	; 18
    5a34:	2f af       	std	Y+63, r18	; 0x3f
    5a36:	62 97       	sbiw	r28, 0x12	; 18
    5a38:	63 96       	adiw	r28, 0x13	; 19
    5a3a:	3f af       	std	Y+63, r19	; 0x3f
    5a3c:	63 97       	sbiw	r28, 0x13	; 19
    5a3e:	64 96       	adiw	r28, 0x14	; 20
    5a40:	4f af       	std	Y+63, r20	; 0x3f
    5a42:	64 97       	sbiw	r28, 0x14	; 20
    5a44:	65 96       	adiw	r28, 0x15	; 21
    5a46:	5f af       	std	Y+63, r21	; 0x3f
    5a48:	65 97       	sbiw	r28, 0x15	; 21
    5a4a:	66 96       	adiw	r28, 0x16	; 22
    5a4c:	6f af       	std	Y+63, r22	; 0x3f
    5a4e:	66 97       	sbiw	r28, 0x16	; 22
    5a50:	67 96       	adiw	r28, 0x17	; 23
    5a52:	7f af       	std	Y+63, r23	; 0x3f
    5a54:	67 97       	sbiw	r28, 0x17	; 23
    5a56:	68 96       	adiw	r28, 0x18	; 24
    5a58:	8f af       	std	Y+63, r24	; 0x3f
    5a5a:	68 97       	sbiw	r28, 0x18	; 24
    5a5c:	69 96       	adiw	r28, 0x19	; 25
    5a5e:	9f af       	std	Y+63, r25	; 0x3f
    5a60:	69 97       	sbiw	r28, 0x19	; 25
    5a62:	62 96       	adiw	r28, 0x12	; 18
    5a64:	8f ac       	ldd	r8, Y+63	; 0x3f
    5a66:	62 97       	sbiw	r28, 0x12	; 18
    5a68:	63 96       	adiw	r28, 0x13	; 19
    5a6a:	9f ac       	ldd	r9, Y+63	; 0x3f
    5a6c:	63 97       	sbiw	r28, 0x13	; 19
    5a6e:	64 96       	adiw	r28, 0x14	; 20
    5a70:	af ac       	ldd	r10, Y+63	; 0x3f
    5a72:	64 97       	sbiw	r28, 0x14	; 20
    5a74:	65 96       	adiw	r28, 0x15	; 21
    5a76:	bf ac       	ldd	r11, Y+63	; 0x3f
    5a78:	65 97       	sbiw	r28, 0x15	; 21
    5a7a:	66 96       	adiw	r28, 0x16	; 22
    5a7c:	cf ac       	ldd	r12, Y+63	; 0x3f
    5a7e:	66 97       	sbiw	r28, 0x16	; 22
    5a80:	67 96       	adiw	r28, 0x17	; 23
    5a82:	df ac       	ldd	r13, Y+63	; 0x3f
    5a84:	67 97       	sbiw	r28, 0x17	; 23
    5a86:	68 96       	adiw	r28, 0x18	; 24
    5a88:	ef ac       	ldd	r14, Y+63	; 0x3f
    5a8a:	68 97       	sbiw	r28, 0x18	; 24
    5a8c:	69 96       	adiw	r28, 0x19	; 25
    5a8e:	ff ac       	ldd	r15, Y+63	; 0x3f
    5a90:	69 97       	sbiw	r28, 0x19	; 25
    5a92:	28 2d       	mov	r18, r8
    5a94:	39 2d       	mov	r19, r9
    5a96:	4a 2d       	mov	r20, r10
    5a98:	5b 2d       	mov	r21, r11
    5a9a:	6c 2d       	mov	r22, r12
    5a9c:	7d 2d       	mov	r23, r13
    5a9e:	8e 2d       	mov	r24, r14
    5aa0:	9f 2d       	mov	r25, r15
    5aa2:	02 e0       	ldi	r16, 0x02	; 2
    5aa4:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    5aa8:	6a 96       	adiw	r28, 0x1a	; 26
    5aaa:	2f af       	std	Y+63, r18	; 0x3f
    5aac:	6a 97       	sbiw	r28, 0x1a	; 26
    5aae:	6b 96       	adiw	r28, 0x1b	; 27
    5ab0:	3f af       	std	Y+63, r19	; 0x3f
    5ab2:	6b 97       	sbiw	r28, 0x1b	; 27
    5ab4:	6c 96       	adiw	r28, 0x1c	; 28
    5ab6:	4f af       	std	Y+63, r20	; 0x3f
    5ab8:	6c 97       	sbiw	r28, 0x1c	; 28
    5aba:	6d 96       	adiw	r28, 0x1d	; 29
    5abc:	5f af       	std	Y+63, r21	; 0x3f
    5abe:	6d 97       	sbiw	r28, 0x1d	; 29
    5ac0:	6e 96       	adiw	r28, 0x1e	; 30
    5ac2:	6f af       	std	Y+63, r22	; 0x3f
    5ac4:	6e 97       	sbiw	r28, 0x1e	; 30
    5ac6:	6f 96       	adiw	r28, 0x1f	; 31
    5ac8:	7f af       	std	Y+63, r23	; 0x3f
    5aca:	6f 97       	sbiw	r28, 0x1f	; 31
    5acc:	a0 96       	adiw	r28, 0x20	; 32
    5ace:	8f af       	std	Y+63, r24	; 0x3f
    5ad0:	a0 97       	sbiw	r28, 0x20	; 32
    5ad2:	a1 96       	adiw	r28, 0x21	; 33
    5ad4:	9f af       	std	Y+63, r25	; 0x3f
    5ad6:	a1 97       	sbiw	r28, 0x21	; 33
    5ad8:	28 2d       	mov	r18, r8
    5ada:	39 2d       	mov	r19, r9
    5adc:	4a 2d       	mov	r20, r10
    5ade:	5b 2d       	mov	r21, r11
    5ae0:	6c 2d       	mov	r22, r12
    5ae2:	7d 2d       	mov	r23, r13
    5ae4:	8e 2d       	mov	r24, r14
    5ae6:	9f 2d       	mov	r25, r15
    5ae8:	6a 96       	adiw	r28, 0x1a	; 26
    5aea:	af ac       	ldd	r10, Y+63	; 0x3f
    5aec:	6a 97       	sbiw	r28, 0x1a	; 26
    5aee:	6b 96       	adiw	r28, 0x1b	; 27
    5af0:	bf ac       	ldd	r11, Y+63	; 0x3f
    5af2:	6b 97       	sbiw	r28, 0x1b	; 27
    5af4:	6c 96       	adiw	r28, 0x1c	; 28
    5af6:	cf ac       	ldd	r12, Y+63	; 0x3f
    5af8:	6c 97       	sbiw	r28, 0x1c	; 28
    5afa:	6d 96       	adiw	r28, 0x1d	; 29
    5afc:	df ac       	ldd	r13, Y+63	; 0x3f
    5afe:	6d 97       	sbiw	r28, 0x1d	; 29
    5b00:	6e 96       	adiw	r28, 0x1e	; 30
    5b02:	ef ac       	ldd	r14, Y+63	; 0x3f
    5b04:	6e 97       	sbiw	r28, 0x1e	; 30
    5b06:	6f 96       	adiw	r28, 0x1f	; 31
    5b08:	ff ac       	ldd	r15, Y+63	; 0x3f
    5b0a:	6f 97       	sbiw	r28, 0x1f	; 31
    5b0c:	a0 96       	adiw	r28, 0x20	; 32
    5b0e:	0f ad       	ldd	r16, Y+63	; 0x3f
    5b10:	a0 97       	sbiw	r28, 0x20	; 32
    5b12:	a1 96       	adiw	r28, 0x21	; 33
    5b14:	1f ad       	ldd	r17, Y+63	; 0x3f
    5b16:	a1 97       	sbiw	r28, 0x21	; 33
    5b18:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    5b1c:	82 2e       	mov	r8, r18
    5b1e:	93 2e       	mov	r9, r19
    5b20:	a4 2e       	mov	r10, r20
    5b22:	b5 2e       	mov	r11, r21
    5b24:	c6 2e       	mov	r12, r22
    5b26:	d7 2e       	mov	r13, r23
    5b28:	e8 2e       	mov	r14, r24
    5b2a:	f9 2e       	mov	r15, r25
    5b2c:	28 2d       	mov	r18, r8
    5b2e:	39 2d       	mov	r19, r9
    5b30:	4a 2d       	mov	r20, r10
    5b32:	5b 2d       	mov	r21, r11
    5b34:	6c 2d       	mov	r22, r12
    5b36:	7d 2d       	mov	r23, r13
    5b38:	8e 2d       	mov	r24, r14
    5b3a:	9f 2d       	mov	r25, r15
    5b3c:	02 e0       	ldi	r16, 0x02	; 2
    5b3e:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    5b42:	a2 96       	adiw	r28, 0x22	; 34
    5b44:	2f af       	std	Y+63, r18	; 0x3f
    5b46:	a2 97       	sbiw	r28, 0x22	; 34
    5b48:	a3 96       	adiw	r28, 0x23	; 35
    5b4a:	3f af       	std	Y+63, r19	; 0x3f
    5b4c:	a3 97       	sbiw	r28, 0x23	; 35
    5b4e:	a4 96       	adiw	r28, 0x24	; 36
    5b50:	4f af       	std	Y+63, r20	; 0x3f
    5b52:	a4 97       	sbiw	r28, 0x24	; 36
    5b54:	a5 96       	adiw	r28, 0x25	; 37
    5b56:	5f af       	std	Y+63, r21	; 0x3f
    5b58:	a5 97       	sbiw	r28, 0x25	; 37
    5b5a:	a6 96       	adiw	r28, 0x26	; 38
    5b5c:	6f af       	std	Y+63, r22	; 0x3f
    5b5e:	a6 97       	sbiw	r28, 0x26	; 38
    5b60:	a7 96       	adiw	r28, 0x27	; 39
    5b62:	7f af       	std	Y+63, r23	; 0x3f
    5b64:	a7 97       	sbiw	r28, 0x27	; 39
    5b66:	a8 96       	adiw	r28, 0x28	; 40
    5b68:	8f af       	std	Y+63, r24	; 0x3f
    5b6a:	a8 97       	sbiw	r28, 0x28	; 40
    5b6c:	a9 96       	adiw	r28, 0x29	; 41
    5b6e:	9f af       	std	Y+63, r25	; 0x3f
    5b70:	a9 97       	sbiw	r28, 0x29	; 41
    5b72:	28 2d       	mov	r18, r8
    5b74:	39 2d       	mov	r19, r9
    5b76:	4a 2d       	mov	r20, r10
    5b78:	5b 2d       	mov	r21, r11
    5b7a:	6c 2d       	mov	r22, r12
    5b7c:	7d 2d       	mov	r23, r13
    5b7e:	8e 2d       	mov	r24, r14
    5b80:	9f 2d       	mov	r25, r15
    5b82:	a2 96       	adiw	r28, 0x22	; 34
    5b84:	af ac       	ldd	r10, Y+63	; 0x3f
    5b86:	a2 97       	sbiw	r28, 0x22	; 34
    5b88:	a3 96       	adiw	r28, 0x23	; 35
    5b8a:	bf ac       	ldd	r11, Y+63	; 0x3f
    5b8c:	a3 97       	sbiw	r28, 0x23	; 35
    5b8e:	a4 96       	adiw	r28, 0x24	; 36
    5b90:	cf ac       	ldd	r12, Y+63	; 0x3f
    5b92:	a4 97       	sbiw	r28, 0x24	; 36
    5b94:	a5 96       	adiw	r28, 0x25	; 37
    5b96:	df ac       	ldd	r13, Y+63	; 0x3f
    5b98:	a5 97       	sbiw	r28, 0x25	; 37
    5b9a:	a6 96       	adiw	r28, 0x26	; 38
    5b9c:	ef ac       	ldd	r14, Y+63	; 0x3f
    5b9e:	a6 97       	sbiw	r28, 0x26	; 38
    5ba0:	a7 96       	adiw	r28, 0x27	; 39
    5ba2:	ff ac       	ldd	r15, Y+63	; 0x3f
    5ba4:	a7 97       	sbiw	r28, 0x27	; 39
    5ba6:	a8 96       	adiw	r28, 0x28	; 40
    5ba8:	0f ad       	ldd	r16, Y+63	; 0x3f
    5baa:	a8 97       	sbiw	r28, 0x28	; 40
    5bac:	a9 96       	adiw	r28, 0x29	; 41
    5bae:	1f ad       	ldd	r17, Y+63	; 0x3f
    5bb0:	a9 97       	sbiw	r28, 0x29	; 41
    5bb2:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    5bb6:	22 2e       	mov	r2, r18
    5bb8:	33 2e       	mov	r3, r19
    5bba:	44 2e       	mov	r4, r20
    5bbc:	55 2e       	mov	r5, r21
    5bbe:	66 2e       	mov	r6, r22
    5bc0:	77 2e       	mov	r7, r23
    5bc2:	88 2e       	mov	r8, r24
    5bc4:	99 2e       	mov	r9, r25
    5bc6:	0f 2e       	mov	r0, r31
    5bc8:	f6 e0       	ldi	r31, 0x06	; 6
    5bca:	af 2e       	mov	r10, r31
    5bcc:	f0 2d       	mov	r31, r0
    5bce:	b1 2c       	mov	r11, r1
    5bd0:	c1 2c       	mov	r12, r1
    5bd2:	d1 2c       	mov	r13, r1
    5bd4:	e1 2c       	mov	r14, r1
    5bd6:	f1 2c       	mov	r15, r1
    5bd8:	00 e0       	ldi	r16, 0x00	; 0
    5bda:	10 e0       	ldi	r17, 0x00	; 0
    5bdc:	22 2d       	mov	r18, r2
    5bde:	33 2d       	mov	r19, r3
    5be0:	44 2d       	mov	r20, r4
    5be2:	55 2d       	mov	r21, r5
    5be4:	66 2d       	mov	r22, r6
    5be6:	77 2d       	mov	r23, r7
    5be8:	88 2d       	mov	r24, r8
    5bea:	99 2d       	mov	r25, r9
    5bec:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    5bf0:	22 2e       	mov	r2, r18
    5bf2:	33 2e       	mov	r3, r19
    5bf4:	44 2e       	mov	r4, r20
    5bf6:	55 2e       	mov	r5, r21
    5bf8:	66 2e       	mov	r6, r22
    5bfa:	77 2e       	mov	r7, r23
    5bfc:	88 2e       	mov	r8, r24
    5bfe:	99 2e       	mov	r9, r25
    5c00:	a2 2c       	mov	r10, r2
    5c02:	b3 2c       	mov	r11, r3
    5c04:	c4 2c       	mov	r12, r4
    5c06:	d5 2c       	mov	r13, r5
    5c08:	e6 2c       	mov	r14, r6
    5c0a:	f7 2c       	mov	r15, r7
    5c0c:	08 2d       	mov	r16, r8
    5c0e:	19 2d       	mov	r17, r9
    5c10:	2a 2d       	mov	r18, r10
    5c12:	3b 2d       	mov	r19, r11
    5c14:	4c 2d       	mov	r20, r12
    5c16:	5d 2d       	mov	r21, r13
    5c18:	6e 2d       	mov	r22, r14
    5c1a:	7f 2d       	mov	r23, r15
    5c1c:	80 2f       	mov	r24, r16
    5c1e:	91 2f       	mov	r25, r17
    5c20:	29 51       	subi	r18, 0x19	; 25
    5c22:	3c 4f       	sbci	r19, 0xFC	; 252
    5c24:	4f 4f       	sbci	r20, 0xFF	; 255
    5c26:	5f 4f       	sbci	r21, 0xFF	; 255
    5c28:	6f 4f       	sbci	r22, 0xFF	; 255
    5c2a:	7f 4f       	sbci	r23, 0xFF	; 255
    5c2c:	8f 4f       	sbci	r24, 0xFF	; 255
    5c2e:	9f 4f       	sbci	r25, 0xFF	; 255
    5c30:	a2 2e       	mov	r10, r18
    5c32:	b3 2e       	mov	r11, r19
    5c34:	c4 2e       	mov	r12, r20
    5c36:	d5 2e       	mov	r13, r21
    5c38:	e6 2e       	mov	r14, r22
    5c3a:	f7 2e       	mov	r15, r23
    5c3c:	08 2f       	mov	r16, r24
    5c3e:	19 2f       	mov	r17, r25
    5c40:	2a 2d       	mov	r18, r10
    5c42:	3b 2d       	mov	r19, r11
    5c44:	4c 2d       	mov	r20, r12
    5c46:	5d 2d       	mov	r21, r13
    5c48:	6e 2d       	mov	r22, r14
    5c4a:	7f 2d       	mov	r23, r15
    5c4c:	80 2f       	mov	r24, r16
    5c4e:	91 2f       	mov	r25, r17
    5c50:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    5c54:	dc 01       	movw	r26, r24
    5c56:	cb 01       	movw	r24, r22
    5c58:	20 e0       	ldi	r18, 0x00	; 0
    5c5a:	30 e0       	ldi	r19, 0x00	; 0
    5c5c:	4a e7       	ldi	r20, 0x7A	; 122
    5c5e:	54 e4       	ldi	r21, 0x44	; 68
    5c60:	bc 01       	movw	r22, r24
    5c62:	cd 01       	movw	r24, r26
    5c64:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    5c68:	dc 01       	movw	r26, r24
    5c6a:	cb 01       	movw	r24, r22
    5c6c:	bc 01       	movw	r22, r24
    5c6e:	cd 01       	movw	r24, r26
    5c70:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    5c74:	a2 2e       	mov	r10, r18
    5c76:	b3 2e       	mov	r11, r19
    5c78:	c4 2e       	mov	r12, r20
    5c7a:	d5 2e       	mov	r13, r21
    5c7c:	e6 2e       	mov	r14, r22
    5c7e:	f7 2e       	mov	r15, r23
    5c80:	08 2f       	mov	r16, r24
    5c82:	19 2f       	mov	r17, r25
    5c84:	d6 01       	movw	r26, r12
    5c86:	c5 01       	movw	r24, r10
    5c88:	bc 01       	movw	r22, r24
    5c8a:	cd 01       	movw	r24, r26
    5c8c:	0e 94 2a 21 	call	0x4254	; 0x4254 <__portable_avr_delay_cycles>
		if (g_usart1_rx_ready) {
    5c90:	80 91 6e 25 	lds	r24, 0x256E	; 0x80256e <g_usart1_rx_ready>
    5c94:	88 23       	and	r24, r24
    5c96:	09 f4       	brne	.+2      	; 0x5c9a <serial_start+0xb2e>
    5c98:	aa ce       	rjmp	.-684    	; 0x59ee <serial_start+0x882>
			{
				irqflags_t flags = cpu_irq_save();
    5c9a:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    5c9e:	88 8f       	std	Y+24, r24	; 0x18
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    5ca0:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    5ca4:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    5ca8:	01 97       	sbiw	r24, 0x01	; 1
    5caa:	89 87       	std	Y+9, r24	; 0x09
    5cac:	9a 87       	std	Y+10, r25	; 0x0a
    5cae:	11 c0       	rjmp	.+34     	; 0x5cd2 <serial_start+0xb66>
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
    5cb0:	89 85       	ldd	r24, Y+9	; 0x09
    5cb2:	9a 85       	ldd	r25, Y+10	; 0x0a
    5cb4:	8e 58       	subi	r24, 0x8E	; 142
    5cb6:	9a 4d       	sbci	r25, 0xDA	; 218
    5cb8:	fc 01       	movw	r30, r24
    5cba:	20 81       	ld	r18, Z
    5cbc:	89 85       	ldd	r24, Y+9	; 0x09
    5cbe:	9a 85       	ldd	r25, Y+10	; 0x0a
    5cc0:	87 54       	subi	r24, 0x47	; 71
    5cc2:	95 4d       	sbci	r25, 0xD5	; 213
    5cc4:	fc 01       	movw	r30, r24
    5cc6:	20 83       	st	Z, r18
		serial_sim808_send("AT\r", 3, false);
		delay_ms(100);
		if (g_usart1_rx_ready) {
			{
				irqflags_t flags = cpu_irq_save();
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    5cc8:	89 85       	ldd	r24, Y+9	; 0x09
    5cca:	9a 85       	ldd	r25, Y+10	; 0x0a
    5ccc:	01 97       	sbiw	r24, 0x01	; 1
    5cce:	89 87       	std	Y+9, r24	; 0x09
    5cd0:	9a 87       	std	Y+10, r25	; 0x0a
    5cd2:	89 85       	ldd	r24, Y+9	; 0x09
    5cd4:	9a 85       	ldd	r25, Y+10	; 0x0a
    5cd6:	99 23       	and	r25, r25
    5cd8:	5c f7       	brge	.-42     	; 0x5cb0 <serial_start+0xb44>
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
				}
				g_usart1_rx_idx = 0;
    5cda:	10 92 70 25 	sts	0x2570, r1	; 0x802570 <g_usart1_rx_idx>
    5cde:	10 92 71 25 	sts	0x2571, r1	; 0x802571 <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready = false;
    5ce2:	10 92 6e 25 	sts	0x256E, r1	; 0x80256e <g_usart1_rx_ready>
				cpu_irq_restore(flags);
    5ce6:	88 8d       	ldd	r24, Y+24	; 0x18
    5ce8:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R)) {
    5cec:	80 91 b9 2a 	lds	r24, 0x2AB9	; 0x802ab9 <g_prepare_buf>
    5cf0:	88 23       	and	r24, r24
    5cf2:	49 f0       	breq	.+18     	; 0x5d06 <serial_start+0xb9a>
    5cf4:	6c ed       	ldi	r22, 0xDC	; 220
    5cf6:	76 e0       	ldi	r23, 0x06	; 6
    5cf8:	89 eb       	ldi	r24, 0xB9	; 185
    5cfa:	9a e2       	ldi	r25, 0x2A	; 42
    5cfc:	0f 94 d8 3c 	call	0x279b0	; 0x279b0 <strstr_P>
    5d00:	89 2b       	or	r24, r25
    5d02:	09 f0       	breq	.+2      	; 0x5d06 <serial_start+0xb9a>
    5d04:	9e c4       	rjmp	.+2364   	; 0x6642 <__stack+0x643>
				break;
			}

			if (loop_ctr++ > 10) {
    5d06:	89 81       	ldd	r24, Y+1	; 0x01
    5d08:	9a 81       	ldd	r25, Y+2	; 0x02
    5d0a:	9c 01       	movw	r18, r24
    5d0c:	2f 5f       	subi	r18, 0xFF	; 255
    5d0e:	3f 4f       	sbci	r19, 0xFF	; 255
    5d10:	29 83       	std	Y+1, r18	; 0x01
    5d12:	3a 83       	std	Y+2, r19	; 0x02
    5d14:	0b 97       	sbiw	r24, 0x0b	; 11
    5d16:	08 f4       	brcc	.+2      	; 0x5d1a <serial_start+0xbae>
    5d18:	6a ce       	rjmp	.-812    	; 0x59ee <serial_start+0x882>
				loop_ctr = 0;
    5d1a:	19 82       	std	Y+1, r1	; 0x01
    5d1c:	1a 82       	std	Y+2, r1	; 0x02

				/* Turn off SIM808 */
				ioport_set_pin_level(GSM_RTS1_DRV,			HIGH);	// Serial line NOT ready
    5d1e:	61 e0       	ldi	r22, 0x01	; 1
    5d20:	8f e2       	ldi	r24, 0x2F	; 47
    5d22:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
				ioport_set_pin_level(GSM_DTR1_DRV,			HIGH);	// DTR inactive
    5d26:	61 e0       	ldi	r22, 0x01	; 1
    5d28:	89 e2       	ldi	r24, 0x29	; 41
    5d2a:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	LOW);	// RESETn active
    5d2e:	60 e0       	ldi	r22, 0x00	; 0
    5d30:	85 e2       	ldi	r24, 0x25	; 37
    5d32:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
				delay_ms(150);
    5d36:	0e 94 1e 21 	call	0x423c	; 0x423c <sysclk_get_cpu_hz>
    5d3a:	dc 01       	movw	r26, r24
    5d3c:	cb 01       	movw	r24, r22
    5d3e:	9c 01       	movw	r18, r24
    5d40:	ad 01       	movw	r20, r26
    5d42:	60 e0       	ldi	r22, 0x00	; 0
    5d44:	70 e0       	ldi	r23, 0x00	; 0
    5d46:	cb 01       	movw	r24, r22
    5d48:	82 2e       	mov	r8, r18
    5d4a:	93 2e       	mov	r9, r19
    5d4c:	a4 2e       	mov	r10, r20
    5d4e:	b5 2e       	mov	r11, r21
    5d50:	c6 2e       	mov	r12, r22
    5d52:	d7 2e       	mov	r13, r23
    5d54:	e8 2e       	mov	r14, r24
    5d56:	f9 2e       	mov	r15, r25
    5d58:	28 2d       	mov	r18, r8
    5d5a:	39 2d       	mov	r19, r9
    5d5c:	4a 2d       	mov	r20, r10
    5d5e:	5b 2d       	mov	r21, r11
    5d60:	6c 2d       	mov	r22, r12
    5d62:	7d 2d       	mov	r23, r13
    5d64:	8e 2d       	mov	r24, r14
    5d66:	9f 2d       	mov	r25, r15
    5d68:	01 e0       	ldi	r16, 0x01	; 1
    5d6a:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    5d6e:	aa 96       	adiw	r28, 0x2a	; 42
    5d70:	2f af       	std	Y+63, r18	; 0x3f
    5d72:	aa 97       	sbiw	r28, 0x2a	; 42
    5d74:	ab 96       	adiw	r28, 0x2b	; 43
    5d76:	3f af       	std	Y+63, r19	; 0x3f
    5d78:	ab 97       	sbiw	r28, 0x2b	; 43
    5d7a:	ac 96       	adiw	r28, 0x2c	; 44
    5d7c:	4f af       	std	Y+63, r20	; 0x3f
    5d7e:	ac 97       	sbiw	r28, 0x2c	; 44
    5d80:	ad 96       	adiw	r28, 0x2d	; 45
    5d82:	5f af       	std	Y+63, r21	; 0x3f
    5d84:	ad 97       	sbiw	r28, 0x2d	; 45
    5d86:	ae 96       	adiw	r28, 0x2e	; 46
    5d88:	6f af       	std	Y+63, r22	; 0x3f
    5d8a:	ae 97       	sbiw	r28, 0x2e	; 46
    5d8c:	af 96       	adiw	r28, 0x2f	; 47
    5d8e:	7f af       	std	Y+63, r23	; 0x3f
    5d90:	af 97       	sbiw	r28, 0x2f	; 47
    5d92:	e0 96       	adiw	r28, 0x30	; 48
    5d94:	8f af       	std	Y+63, r24	; 0x3f
    5d96:	e0 97       	sbiw	r28, 0x30	; 48
    5d98:	e1 96       	adiw	r28, 0x31	; 49
    5d9a:	9f af       	std	Y+63, r25	; 0x3f
    5d9c:	e1 97       	sbiw	r28, 0x31	; 49
    5d9e:	aa 96       	adiw	r28, 0x2a	; 42
    5da0:	8f ac       	ldd	r8, Y+63	; 0x3f
    5da2:	aa 97       	sbiw	r28, 0x2a	; 42
    5da4:	ab 96       	adiw	r28, 0x2b	; 43
    5da6:	9f ac       	ldd	r9, Y+63	; 0x3f
    5da8:	ab 97       	sbiw	r28, 0x2b	; 43
    5daa:	ac 96       	adiw	r28, 0x2c	; 44
    5dac:	af ac       	ldd	r10, Y+63	; 0x3f
    5dae:	ac 97       	sbiw	r28, 0x2c	; 44
    5db0:	ad 96       	adiw	r28, 0x2d	; 45
    5db2:	bf ac       	ldd	r11, Y+63	; 0x3f
    5db4:	ad 97       	sbiw	r28, 0x2d	; 45
    5db6:	ae 96       	adiw	r28, 0x2e	; 46
    5db8:	cf ac       	ldd	r12, Y+63	; 0x3f
    5dba:	ae 97       	sbiw	r28, 0x2e	; 46
    5dbc:	af 96       	adiw	r28, 0x2f	; 47
    5dbe:	df ac       	ldd	r13, Y+63	; 0x3f
    5dc0:	af 97       	sbiw	r28, 0x2f	; 47
    5dc2:	e0 96       	adiw	r28, 0x30	; 48
    5dc4:	ef ac       	ldd	r14, Y+63	; 0x3f
    5dc6:	e0 97       	sbiw	r28, 0x30	; 48
    5dc8:	e1 96       	adiw	r28, 0x31	; 49
    5dca:	ff ac       	ldd	r15, Y+63	; 0x3f
    5dcc:	e1 97       	sbiw	r28, 0x31	; 49
    5dce:	28 2d       	mov	r18, r8
    5dd0:	39 2d       	mov	r19, r9
    5dd2:	4a 2d       	mov	r20, r10
    5dd4:	5b 2d       	mov	r21, r11
    5dd6:	6c 2d       	mov	r22, r12
    5dd8:	7d 2d       	mov	r23, r13
    5dda:	8e 2d       	mov	r24, r14
    5ddc:	9f 2d       	mov	r25, r15
    5dde:	02 e0       	ldi	r16, 0x02	; 2
    5de0:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    5de4:	e2 96       	adiw	r28, 0x32	; 50
    5de6:	2f af       	std	Y+63, r18	; 0x3f
    5de8:	e2 97       	sbiw	r28, 0x32	; 50
    5dea:	e3 96       	adiw	r28, 0x33	; 51
    5dec:	3f af       	std	Y+63, r19	; 0x3f
    5dee:	e3 97       	sbiw	r28, 0x33	; 51
    5df0:	e4 96       	adiw	r28, 0x34	; 52
    5df2:	4f af       	std	Y+63, r20	; 0x3f
    5df4:	e4 97       	sbiw	r28, 0x34	; 52
    5df6:	e5 96       	adiw	r28, 0x35	; 53
    5df8:	5f af       	std	Y+63, r21	; 0x3f
    5dfa:	e5 97       	sbiw	r28, 0x35	; 53
    5dfc:	e6 96       	adiw	r28, 0x36	; 54
    5dfe:	6f af       	std	Y+63, r22	; 0x3f
    5e00:	e6 97       	sbiw	r28, 0x36	; 54
    5e02:	e7 96       	adiw	r28, 0x37	; 55
    5e04:	7f af       	std	Y+63, r23	; 0x3f
    5e06:	e7 97       	sbiw	r28, 0x37	; 55
    5e08:	e8 96       	adiw	r28, 0x38	; 56
    5e0a:	8f af       	std	Y+63, r24	; 0x3f
    5e0c:	e8 97       	sbiw	r28, 0x38	; 56
    5e0e:	e9 96       	adiw	r28, 0x39	; 57
    5e10:	9f af       	std	Y+63, r25	; 0x3f
    5e12:	e9 97       	sbiw	r28, 0x39	; 57
    5e14:	28 2d       	mov	r18, r8
    5e16:	39 2d       	mov	r19, r9
    5e18:	4a 2d       	mov	r20, r10
    5e1a:	5b 2d       	mov	r21, r11
    5e1c:	6c 2d       	mov	r22, r12
    5e1e:	7d 2d       	mov	r23, r13
    5e20:	8e 2d       	mov	r24, r14
    5e22:	9f 2d       	mov	r25, r15
    5e24:	e2 96       	adiw	r28, 0x32	; 50
    5e26:	af ac       	ldd	r10, Y+63	; 0x3f
    5e28:	e2 97       	sbiw	r28, 0x32	; 50
    5e2a:	e3 96       	adiw	r28, 0x33	; 51
    5e2c:	bf ac       	ldd	r11, Y+63	; 0x3f
    5e2e:	e3 97       	sbiw	r28, 0x33	; 51
    5e30:	e4 96       	adiw	r28, 0x34	; 52
    5e32:	cf ac       	ldd	r12, Y+63	; 0x3f
    5e34:	e4 97       	sbiw	r28, 0x34	; 52
    5e36:	e5 96       	adiw	r28, 0x35	; 53
    5e38:	df ac       	ldd	r13, Y+63	; 0x3f
    5e3a:	e5 97       	sbiw	r28, 0x35	; 53
    5e3c:	e6 96       	adiw	r28, 0x36	; 54
    5e3e:	ef ac       	ldd	r14, Y+63	; 0x3f
    5e40:	e6 97       	sbiw	r28, 0x36	; 54
    5e42:	e7 96       	adiw	r28, 0x37	; 55
    5e44:	ff ac       	ldd	r15, Y+63	; 0x3f
    5e46:	e7 97       	sbiw	r28, 0x37	; 55
    5e48:	e8 96       	adiw	r28, 0x38	; 56
    5e4a:	0f ad       	ldd	r16, Y+63	; 0x3f
    5e4c:	e8 97       	sbiw	r28, 0x38	; 56
    5e4e:	e9 96       	adiw	r28, 0x39	; 57
    5e50:	1f ad       	ldd	r17, Y+63	; 0x3f
    5e52:	e9 97       	sbiw	r28, 0x39	; 57
    5e54:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    5e58:	22 2e       	mov	r2, r18
    5e5a:	33 2e       	mov	r3, r19
    5e5c:	44 2e       	mov	r4, r20
    5e5e:	55 2e       	mov	r5, r21
    5e60:	66 2e       	mov	r6, r22
    5e62:	77 2e       	mov	r7, r23
    5e64:	88 2e       	mov	r8, r24
    5e66:	99 2e       	mov	r9, r25
    5e68:	22 2d       	mov	r18, r2
    5e6a:	33 2d       	mov	r19, r3
    5e6c:	44 2d       	mov	r20, r4
    5e6e:	55 2d       	mov	r21, r5
    5e70:	66 2d       	mov	r22, r6
    5e72:	77 2d       	mov	r23, r7
    5e74:	88 2d       	mov	r24, r8
    5e76:	99 2d       	mov	r25, r9
    5e78:	04 e0       	ldi	r16, 0x04	; 4
    5e7a:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    5e7e:	a2 2e       	mov	r10, r18
    5e80:	b3 2e       	mov	r11, r19
    5e82:	c4 2e       	mov	r12, r20
    5e84:	d5 2e       	mov	r13, r21
    5e86:	e6 2e       	mov	r14, r22
    5e88:	f7 2e       	mov	r15, r23
    5e8a:	08 2f       	mov	r16, r24
    5e8c:	19 2f       	mov	r17, r25
    5e8e:	2a 2d       	mov	r18, r10
    5e90:	3b 2d       	mov	r19, r11
    5e92:	4c 2d       	mov	r20, r12
    5e94:	5d 2d       	mov	r21, r13
    5e96:	6e 2d       	mov	r22, r14
    5e98:	7f 2d       	mov	r23, r15
    5e9a:	80 2f       	mov	r24, r16
    5e9c:	91 2f       	mov	r25, r17
    5e9e:	a2 2c       	mov	r10, r2
    5ea0:	b3 2c       	mov	r11, r3
    5ea2:	c4 2c       	mov	r12, r4
    5ea4:	d5 2c       	mov	r13, r5
    5ea6:	e6 2c       	mov	r14, r6
    5ea8:	f7 2c       	mov	r15, r7
    5eaa:	08 2d       	mov	r16, r8
    5eac:	19 2d       	mov	r17, r9
    5eae:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
    5eb2:	22 2e       	mov	r2, r18
    5eb4:	33 2e       	mov	r3, r19
    5eb6:	44 2e       	mov	r4, r20
    5eb8:	55 2e       	mov	r5, r21
    5eba:	66 2e       	mov	r6, r22
    5ebc:	77 2e       	mov	r7, r23
    5ebe:	88 2e       	mov	r8, r24
    5ec0:	99 2e       	mov	r9, r25
    5ec2:	0f 2e       	mov	r0, r31
    5ec4:	f6 e0       	ldi	r31, 0x06	; 6
    5ec6:	af 2e       	mov	r10, r31
    5ec8:	f0 2d       	mov	r31, r0
    5eca:	b1 2c       	mov	r11, r1
    5ecc:	c1 2c       	mov	r12, r1
    5ece:	d1 2c       	mov	r13, r1
    5ed0:	e1 2c       	mov	r14, r1
    5ed2:	f1 2c       	mov	r15, r1
    5ed4:	00 e0       	ldi	r16, 0x00	; 0
    5ed6:	10 e0       	ldi	r17, 0x00	; 0
    5ed8:	22 2d       	mov	r18, r2
    5eda:	33 2d       	mov	r19, r3
    5edc:	44 2d       	mov	r20, r4
    5ede:	55 2d       	mov	r21, r5
    5ee0:	66 2d       	mov	r22, r6
    5ee2:	77 2d       	mov	r23, r7
    5ee4:	88 2d       	mov	r24, r8
    5ee6:	99 2d       	mov	r25, r9
    5ee8:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    5eec:	22 2e       	mov	r2, r18
    5eee:	33 2e       	mov	r3, r19
    5ef0:	44 2e       	mov	r4, r20
    5ef2:	55 2e       	mov	r5, r21
    5ef4:	66 2e       	mov	r6, r22
    5ef6:	77 2e       	mov	r7, r23
    5ef8:	88 2e       	mov	r8, r24
    5efa:	99 2e       	mov	r9, r25
    5efc:	a2 2c       	mov	r10, r2
    5efe:	b3 2c       	mov	r11, r3
    5f00:	c4 2c       	mov	r12, r4
    5f02:	d5 2c       	mov	r13, r5
    5f04:	e6 2c       	mov	r14, r6
    5f06:	f7 2c       	mov	r15, r7
    5f08:	08 2d       	mov	r16, r8
    5f0a:	19 2d       	mov	r17, r9
    5f0c:	2a 2d       	mov	r18, r10
    5f0e:	3b 2d       	mov	r19, r11
    5f10:	4c 2d       	mov	r20, r12
    5f12:	5d 2d       	mov	r21, r13
    5f14:	6e 2d       	mov	r22, r14
    5f16:	7f 2d       	mov	r23, r15
    5f18:	80 2f       	mov	r24, r16
    5f1a:	91 2f       	mov	r25, r17
    5f1c:	29 51       	subi	r18, 0x19	; 25
    5f1e:	3c 4f       	sbci	r19, 0xFC	; 252
    5f20:	4f 4f       	sbci	r20, 0xFF	; 255
    5f22:	5f 4f       	sbci	r21, 0xFF	; 255
    5f24:	6f 4f       	sbci	r22, 0xFF	; 255
    5f26:	7f 4f       	sbci	r23, 0xFF	; 255
    5f28:	8f 4f       	sbci	r24, 0xFF	; 255
    5f2a:	9f 4f       	sbci	r25, 0xFF	; 255
    5f2c:	a2 2e       	mov	r10, r18
    5f2e:	b3 2e       	mov	r11, r19
    5f30:	c4 2e       	mov	r12, r20
    5f32:	d5 2e       	mov	r13, r21
    5f34:	e6 2e       	mov	r14, r22
    5f36:	f7 2e       	mov	r15, r23
    5f38:	08 2f       	mov	r16, r24
    5f3a:	19 2f       	mov	r17, r25
    5f3c:	2a 2d       	mov	r18, r10
    5f3e:	3b 2d       	mov	r19, r11
    5f40:	4c 2d       	mov	r20, r12
    5f42:	5d 2d       	mov	r21, r13
    5f44:	6e 2d       	mov	r22, r14
    5f46:	7f 2d       	mov	r23, r15
    5f48:	80 2f       	mov	r24, r16
    5f4a:	91 2f       	mov	r25, r17
    5f4c:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    5f50:	dc 01       	movw	r26, r24
    5f52:	cb 01       	movw	r24, r22
    5f54:	20 e0       	ldi	r18, 0x00	; 0
    5f56:	30 e0       	ldi	r19, 0x00	; 0
    5f58:	4a e7       	ldi	r20, 0x7A	; 122
    5f5a:	54 e4       	ldi	r21, 0x44	; 68
    5f5c:	bc 01       	movw	r22, r24
    5f5e:	cd 01       	movw	r24, r26
    5f60:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    5f64:	dc 01       	movw	r26, r24
    5f66:	cb 01       	movw	r24, r22
    5f68:	bc 01       	movw	r22, r24
    5f6a:	cd 01       	movw	r24, r26
    5f6c:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    5f70:	a2 2e       	mov	r10, r18
    5f72:	b3 2e       	mov	r11, r19
    5f74:	c4 2e       	mov	r12, r20
    5f76:	d5 2e       	mov	r13, r21
    5f78:	e6 2e       	mov	r14, r22
    5f7a:	f7 2e       	mov	r15, r23
    5f7c:	08 2f       	mov	r16, r24
    5f7e:	19 2f       	mov	r17, r25
    5f80:	d6 01       	movw	r26, r12
    5f82:	c5 01       	movw	r24, r10
    5f84:	bc 01       	movw	r22, r24
    5f86:	cd 01       	movw	r24, r26
    5f88:	0e 94 2a 21 	call	0x4254	; 0x4254 <__portable_avr_delay_cycles>

				/* Inform about restart - LCD */
				if (line > 12) {
    5f8c:	8b 81       	ldd	r24, Y+3	; 0x03
    5f8e:	8d 30       	cpi	r24, 0x0D	; 13
    5f90:	20 f0       	brcs	.+8      	; 0x5f9a <serial_start+0xe2e>
					task_twi2_lcd_header();
    5f92:	0e 94 64 92 	call	0x124c8	; 0x124c8 <task_twi2_lcd_header>
					line = 3;
    5f96:	83 e0       	ldi	r24, 0x03	; 3
    5f98:	8b 83       	std	Y+3, r24	; 0x03
				}
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_RESTART);
    5f9a:	86 ea       	ldi	r24, 0xA6	; 166
    5f9c:	94 e0       	ldi	r25, 0x04	; 4
    5f9e:	89 2f       	mov	r24, r25
    5fa0:	8f 93       	push	r24
    5fa2:	86 ea       	ldi	r24, 0xA6	; 166
    5fa4:	94 e0       	ldi	r25, 0x04	; 4
    5fa6:	8f 93       	push	r24
    5fa8:	1f 92       	push	r1
    5faa:	80 e8       	ldi	r24, 0x80	; 128
    5fac:	8f 93       	push	r24
    5fae:	89 eb       	ldi	r24, 0xB9	; 185
    5fb0:	9a e2       	ldi	r25, 0x2A	; 42
    5fb2:	89 2f       	mov	r24, r25
    5fb4:	8f 93       	push	r24
    5fb6:	89 eb       	ldi	r24, 0xB9	; 185
    5fb8:	9a e2       	ldi	r25, 0x2A	; 42
    5fba:	8f 93       	push	r24
    5fbc:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    5fc0:	0f 90       	pop	r0
    5fc2:	0f 90       	pop	r0
    5fc4:	0f 90       	pop	r0
    5fc6:	0f 90       	pop	r0
    5fc8:	0f 90       	pop	r0
    5fca:	0f 90       	pop	r0
    5fcc:	8e 8b       	std	Y+22, r24	; 0x16
    5fce:	9f 8b       	std	Y+23, r25	; 0x17
				task_twi2_lcd_str(8,  7 * 10, g_prepare_buf);
    5fd0:	49 eb       	ldi	r20, 0xB9	; 185
    5fd2:	5a e2       	ldi	r21, 0x2A	; 42
    5fd4:	66 e4       	ldi	r22, 0x46	; 70
    5fd6:	88 e0       	ldi	r24, 0x08	; 8
    5fd8:	0e 94 16 8f 	call	0x11e2c	; 0x11e2c <task_twi2_lcd_str>

				/* Inform about restart - USB */
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_RESTART);
    5fdc:	8f e1       	ldi	r24, 0x1F	; 31
    5fde:	95 e0       	ldi	r25, 0x05	; 5
    5fe0:	89 2f       	mov	r24, r25
    5fe2:	8f 93       	push	r24
    5fe4:	8f e1       	ldi	r24, 0x1F	; 31
    5fe6:	95 e0       	ldi	r25, 0x05	; 5
    5fe8:	8f 93       	push	r24
    5fea:	1f 92       	push	r1
    5fec:	80 e8       	ldi	r24, 0x80	; 128
    5fee:	8f 93       	push	r24
    5ff0:	89 eb       	ldi	r24, 0xB9	; 185
    5ff2:	9a e2       	ldi	r25, 0x2A	; 42
    5ff4:	89 2f       	mov	r24, r25
    5ff6:	8f 93       	push	r24
    5ff8:	89 eb       	ldi	r24, 0xB9	; 185
    5ffa:	9a e2       	ldi	r25, 0x2A	; 42
    5ffc:	8f 93       	push	r24
    5ffe:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    6002:	0f 90       	pop	r0
    6004:	0f 90       	pop	r0
    6006:	0f 90       	pop	r0
    6008:	0f 90       	pop	r0
    600a:	0f 90       	pop	r0
    600c:	0f 90       	pop	r0
    600e:	8e 8b       	std	Y+22, r24	; 0x16
    6010:	9f 8b       	std	Y+23, r25	; 0x17
				udi_write_tx_buf(g_prepare_buf, len, false);
    6012:	8e 89       	ldd	r24, Y+22	; 0x16
    6014:	40 e0       	ldi	r20, 0x00	; 0
    6016:	68 2f       	mov	r22, r24
    6018:	89 eb       	ldi	r24, 0xB9	; 185
    601a:	9a e2       	ldi	r25, 0x2A	; 42
    601c:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				/* Restart SIM808 */
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	HIGH);	// Release the RESETn line
    6020:	61 e0       	ldi	r22, 0x01	; 1
    6022:	85 e2       	ldi	r24, 0x25	; 37
    6024:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
				delay_ms(500);
    6028:	0e 94 1e 21 	call	0x423c	; 0x423c <sysclk_get_cpu_hz>
    602c:	dc 01       	movw	r26, r24
    602e:	cb 01       	movw	r24, r22
    6030:	8c 01       	movw	r16, r24
    6032:	9d 01       	movw	r18, r26
    6034:	40 e0       	ldi	r20, 0x00	; 0
    6036:	50 e0       	ldi	r21, 0x00	; 0
    6038:	ba 01       	movw	r22, r20
    603a:	09 a3       	std	Y+33, r16	; 0x21
    603c:	1a a3       	std	Y+34, r17	; 0x22
    603e:	2b a3       	std	Y+35, r18	; 0x23
    6040:	3c a3       	std	Y+36, r19	; 0x24
    6042:	4d a3       	std	Y+37, r20	; 0x25
    6044:	5e a3       	std	Y+38, r21	; 0x26
    6046:	6f a3       	std	Y+39, r22	; 0x27
    6048:	78 a7       	std	Y+40, r23	; 0x28
    604a:	29 a0       	ldd	r2, Y+33	; 0x21
    604c:	3a a0       	ldd	r3, Y+34	; 0x22
    604e:	4b a0       	ldd	r4, Y+35	; 0x23
    6050:	5c a0       	ldd	r5, Y+36	; 0x24
    6052:	6d a0       	ldd	r6, Y+37	; 0x25
    6054:	7e a0       	ldd	r7, Y+38	; 0x26
    6056:	8f a0       	ldd	r8, Y+39	; 0x27
    6058:	98 a4       	ldd	r9, Y+40	; 0x28
    605a:	22 2d       	mov	r18, r2
    605c:	33 2d       	mov	r19, r3
    605e:	44 2d       	mov	r20, r4
    6060:	55 2d       	mov	r21, r5
    6062:	66 2d       	mov	r22, r6
    6064:	77 2d       	mov	r23, r7
    6066:	88 2d       	mov	r24, r8
    6068:	99 2d       	mov	r25, r9
    606a:	02 e0       	ldi	r16, 0x02	; 2
    606c:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    6070:	a2 2e       	mov	r10, r18
    6072:	b3 2e       	mov	r11, r19
    6074:	c4 2e       	mov	r12, r20
    6076:	d5 2e       	mov	r13, r21
    6078:	e6 2e       	mov	r14, r22
    607a:	f7 2e       	mov	r15, r23
    607c:	08 2f       	mov	r16, r24
    607e:	19 2f       	mov	r17, r25
    6080:	2a 2c       	mov	r2, r10
    6082:	3b 2c       	mov	r3, r11
    6084:	4c 2c       	mov	r4, r12
    6086:	5d 2c       	mov	r5, r13
    6088:	6e 2c       	mov	r6, r14
    608a:	7f 2c       	mov	r7, r15
    608c:	80 2e       	mov	r8, r16
    608e:	91 2e       	mov	r9, r17
    6090:	22 2d       	mov	r18, r2
    6092:	33 2d       	mov	r19, r3
    6094:	44 2d       	mov	r20, r4
    6096:	55 2d       	mov	r21, r5
    6098:	66 2d       	mov	r22, r6
    609a:	77 2d       	mov	r23, r7
    609c:	88 2d       	mov	r24, r8
    609e:	99 2d       	mov	r25, r9
    60a0:	05 e0       	ldi	r16, 0x05	; 5
    60a2:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    60a6:	a2 2e       	mov	r10, r18
    60a8:	b3 2e       	mov	r11, r19
    60aa:	c4 2e       	mov	r12, r20
    60ac:	d5 2e       	mov	r13, r21
    60ae:	e6 2e       	mov	r14, r22
    60b0:	f7 2e       	mov	r15, r23
    60b2:	08 2f       	mov	r16, r24
    60b4:	19 2f       	mov	r17, r25
    60b6:	2a 2d       	mov	r18, r10
    60b8:	3b 2d       	mov	r19, r11
    60ba:	4c 2d       	mov	r20, r12
    60bc:	5d 2d       	mov	r21, r13
    60be:	6e 2d       	mov	r22, r14
    60c0:	7f 2d       	mov	r23, r15
    60c2:	80 2f       	mov	r24, r16
    60c4:	91 2f       	mov	r25, r17
    60c6:	a2 2c       	mov	r10, r2
    60c8:	b3 2c       	mov	r11, r3
    60ca:	c4 2c       	mov	r12, r4
    60cc:	d5 2c       	mov	r13, r5
    60ce:	e6 2c       	mov	r14, r6
    60d0:	f7 2c       	mov	r15, r7
    60d2:	08 2d       	mov	r16, r8
    60d4:	19 2d       	mov	r17, r9
    60d6:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
    60da:	a2 2e       	mov	r10, r18
    60dc:	b3 2e       	mov	r11, r19
    60de:	c4 2e       	mov	r12, r20
    60e0:	d5 2e       	mov	r13, r21
    60e2:	e6 2e       	mov	r14, r22
    60e4:	f7 2e       	mov	r15, r23
    60e6:	08 2f       	mov	r16, r24
    60e8:	19 2f       	mov	r17, r25
    60ea:	2a 2d       	mov	r18, r10
    60ec:	3b 2d       	mov	r19, r11
    60ee:	4c 2d       	mov	r20, r12
    60f0:	5d 2d       	mov	r21, r13
    60f2:	6e 2d       	mov	r22, r14
    60f4:	7f 2d       	mov	r23, r15
    60f6:	80 2f       	mov	r24, r16
    60f8:	91 2f       	mov	r25, r17
    60fa:	a9 a0       	ldd	r10, Y+33	; 0x21
    60fc:	ba a0       	ldd	r11, Y+34	; 0x22
    60fe:	cb a0       	ldd	r12, Y+35	; 0x23
    6100:	dc a0       	ldd	r13, Y+36	; 0x24
    6102:	ed a0       	ldd	r14, Y+37	; 0x25
    6104:	fe a0       	ldd	r15, Y+38	; 0x26
    6106:	0f a1       	ldd	r16, Y+39	; 0x27
    6108:	18 a5       	ldd	r17, Y+40	; 0x28
    610a:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    610e:	a2 2e       	mov	r10, r18
    6110:	b3 2e       	mov	r11, r19
    6112:	c4 2e       	mov	r12, r20
    6114:	d5 2e       	mov	r13, r21
    6116:	e6 2e       	mov	r14, r22
    6118:	f7 2e       	mov	r15, r23
    611a:	08 2f       	mov	r16, r24
    611c:	19 2f       	mov	r17, r25
    611e:	2a 2d       	mov	r18, r10
    6120:	3b 2d       	mov	r19, r11
    6122:	4c 2d       	mov	r20, r12
    6124:	5d 2d       	mov	r21, r13
    6126:	6e 2d       	mov	r22, r14
    6128:	7f 2d       	mov	r23, r15
    612a:	80 2f       	mov	r24, r16
    612c:	91 2f       	mov	r25, r17
    612e:	02 e0       	ldi	r16, 0x02	; 2
    6130:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    6134:	22 2e       	mov	r2, r18
    6136:	33 2e       	mov	r3, r19
    6138:	44 2e       	mov	r4, r20
    613a:	55 2e       	mov	r5, r21
    613c:	66 2e       	mov	r6, r22
    613e:	77 2e       	mov	r7, r23
    6140:	88 2e       	mov	r8, r24
    6142:	99 2e       	mov	r9, r25
    6144:	a2 2c       	mov	r10, r2
    6146:	b3 2c       	mov	r11, r3
    6148:	c4 2c       	mov	r12, r4
    614a:	d5 2c       	mov	r13, r5
    614c:	e6 2c       	mov	r14, r6
    614e:	f7 2c       	mov	r15, r7
    6150:	08 2d       	mov	r16, r8
    6152:	19 2d       	mov	r17, r9
    6154:	2a 2c       	mov	r2, r10
    6156:	3b 2c       	mov	r3, r11
    6158:	4c 2c       	mov	r4, r12
    615a:	5d 2c       	mov	r5, r13
    615c:	6e 2c       	mov	r6, r14
    615e:	7f 2c       	mov	r7, r15
    6160:	80 2e       	mov	r8, r16
    6162:	91 2e       	mov	r9, r17
    6164:	0f 2e       	mov	r0, r31
    6166:	f6 e0       	ldi	r31, 0x06	; 6
    6168:	af 2e       	mov	r10, r31
    616a:	f0 2d       	mov	r31, r0
    616c:	b1 2c       	mov	r11, r1
    616e:	c1 2c       	mov	r12, r1
    6170:	d1 2c       	mov	r13, r1
    6172:	e1 2c       	mov	r14, r1
    6174:	f1 2c       	mov	r15, r1
    6176:	00 e0       	ldi	r16, 0x00	; 0
    6178:	10 e0       	ldi	r17, 0x00	; 0
    617a:	22 2d       	mov	r18, r2
    617c:	33 2d       	mov	r19, r3
    617e:	44 2d       	mov	r20, r4
    6180:	55 2d       	mov	r21, r5
    6182:	66 2d       	mov	r22, r6
    6184:	77 2d       	mov	r23, r7
    6186:	88 2d       	mov	r24, r8
    6188:	99 2d       	mov	r25, r9
    618a:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    618e:	22 2e       	mov	r2, r18
    6190:	33 2e       	mov	r3, r19
    6192:	44 2e       	mov	r4, r20
    6194:	55 2e       	mov	r5, r21
    6196:	66 2e       	mov	r6, r22
    6198:	77 2e       	mov	r7, r23
    619a:	88 2e       	mov	r8, r24
    619c:	99 2e       	mov	r9, r25
    619e:	a2 2c       	mov	r10, r2
    61a0:	b3 2c       	mov	r11, r3
    61a2:	c4 2c       	mov	r12, r4
    61a4:	d5 2c       	mov	r13, r5
    61a6:	e6 2c       	mov	r14, r6
    61a8:	f7 2c       	mov	r15, r7
    61aa:	08 2d       	mov	r16, r8
    61ac:	19 2d       	mov	r17, r9
    61ae:	2a 2d       	mov	r18, r10
    61b0:	3b 2d       	mov	r19, r11
    61b2:	4c 2d       	mov	r20, r12
    61b4:	5d 2d       	mov	r21, r13
    61b6:	6e 2d       	mov	r22, r14
    61b8:	7f 2d       	mov	r23, r15
    61ba:	80 2f       	mov	r24, r16
    61bc:	91 2f       	mov	r25, r17
    61be:	29 51       	subi	r18, 0x19	; 25
    61c0:	3c 4f       	sbci	r19, 0xFC	; 252
    61c2:	4f 4f       	sbci	r20, 0xFF	; 255
    61c4:	5f 4f       	sbci	r21, 0xFF	; 255
    61c6:	6f 4f       	sbci	r22, 0xFF	; 255
    61c8:	7f 4f       	sbci	r23, 0xFF	; 255
    61ca:	8f 4f       	sbci	r24, 0xFF	; 255
    61cc:	9f 4f       	sbci	r25, 0xFF	; 255
    61ce:	a2 2e       	mov	r10, r18
    61d0:	b3 2e       	mov	r11, r19
    61d2:	c4 2e       	mov	r12, r20
    61d4:	d5 2e       	mov	r13, r21
    61d6:	e6 2e       	mov	r14, r22
    61d8:	f7 2e       	mov	r15, r23
    61da:	08 2f       	mov	r16, r24
    61dc:	19 2f       	mov	r17, r25
    61de:	2a 2d       	mov	r18, r10
    61e0:	3b 2d       	mov	r19, r11
    61e2:	4c 2d       	mov	r20, r12
    61e4:	5d 2d       	mov	r21, r13
    61e6:	6e 2d       	mov	r22, r14
    61e8:	7f 2d       	mov	r23, r15
    61ea:	80 2f       	mov	r24, r16
    61ec:	91 2f       	mov	r25, r17
    61ee:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    61f2:	dc 01       	movw	r26, r24
    61f4:	cb 01       	movw	r24, r22
    61f6:	20 e0       	ldi	r18, 0x00	; 0
    61f8:	30 e0       	ldi	r19, 0x00	; 0
    61fa:	4a e7       	ldi	r20, 0x7A	; 122
    61fc:	54 e4       	ldi	r21, 0x44	; 68
    61fe:	bc 01       	movw	r22, r24
    6200:	cd 01       	movw	r24, r26
    6202:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    6206:	dc 01       	movw	r26, r24
    6208:	cb 01       	movw	r24, r22
    620a:	bc 01       	movw	r22, r24
    620c:	cd 01       	movw	r24, r26
    620e:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    6212:	a2 2e       	mov	r10, r18
    6214:	b3 2e       	mov	r11, r19
    6216:	c4 2e       	mov	r12, r20
    6218:	d5 2e       	mov	r13, r21
    621a:	e6 2e       	mov	r14, r22
    621c:	f7 2e       	mov	r15, r23
    621e:	08 2f       	mov	r16, r24
    6220:	19 2f       	mov	r17, r25
    6222:	d6 01       	movw	r26, r12
    6224:	c5 01       	movw	r24, r10
    6226:	bc 01       	movw	r22, r24
    6228:	cd 01       	movw	r24, r26
    622a:	0e 94 2a 21 	call	0x4254	; 0x4254 <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_DTR1_DRV,			LOW);	// DTR active
    622e:	60 e0       	ldi	r22, 0x00	; 0
    6230:	89 e2       	ldi	r24, 0x29	; 41
    6232:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
				delay_ms(100);
    6236:	0e 94 1e 21 	call	0x423c	; 0x423c <sysclk_get_cpu_hz>
    623a:	dc 01       	movw	r26, r24
    623c:	cb 01       	movw	r24, r22
    623e:	9c 01       	movw	r18, r24
    6240:	ad 01       	movw	r20, r26
    6242:	60 e0       	ldi	r22, 0x00	; 0
    6244:	70 e0       	ldi	r23, 0x00	; 0
    6246:	cb 01       	movw	r24, r22
    6248:	82 2e       	mov	r8, r18
    624a:	93 2e       	mov	r9, r19
    624c:	a4 2e       	mov	r10, r20
    624e:	b5 2e       	mov	r11, r21
    6250:	c6 2e       	mov	r12, r22
    6252:	d7 2e       	mov	r13, r23
    6254:	e8 2e       	mov	r14, r24
    6256:	f9 2e       	mov	r15, r25
    6258:	28 2d       	mov	r18, r8
    625a:	39 2d       	mov	r19, r9
    625c:	4a 2d       	mov	r20, r10
    625e:	5b 2d       	mov	r21, r11
    6260:	6c 2d       	mov	r22, r12
    6262:	7d 2d       	mov	r23, r13
    6264:	8e 2d       	mov	r24, r14
    6266:	9f 2d       	mov	r25, r15
    6268:	02 e0       	ldi	r16, 0x02	; 2
    626a:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    626e:	ea 96       	adiw	r28, 0x3a	; 58
    6270:	2f af       	std	Y+63, r18	; 0x3f
    6272:	ea 97       	sbiw	r28, 0x3a	; 58
    6274:	eb 96       	adiw	r28, 0x3b	; 59
    6276:	3f af       	std	Y+63, r19	; 0x3f
    6278:	eb 97       	sbiw	r28, 0x3b	; 59
    627a:	ec 96       	adiw	r28, 0x3c	; 60
    627c:	4f af       	std	Y+63, r20	; 0x3f
    627e:	ec 97       	sbiw	r28, 0x3c	; 60
    6280:	ed 96       	adiw	r28, 0x3d	; 61
    6282:	5f af       	std	Y+63, r21	; 0x3f
    6284:	ed 97       	sbiw	r28, 0x3d	; 61
    6286:	ee 96       	adiw	r28, 0x3e	; 62
    6288:	6f af       	std	Y+63, r22	; 0x3f
    628a:	ee 97       	sbiw	r28, 0x3e	; 62
    628c:	ef 96       	adiw	r28, 0x3f	; 63
    628e:	7f af       	std	Y+63, r23	; 0x3f
    6290:	ef 97       	sbiw	r28, 0x3f	; 63
    6292:	c1 58       	subi	r28, 0x81	; 129
    6294:	df 4f       	sbci	r29, 0xFF	; 255
    6296:	88 83       	st	Y, r24
    6298:	cf 57       	subi	r28, 0x7F	; 127
    629a:	d0 40       	sbci	r29, 0x00	; 0
    629c:	c0 58       	subi	r28, 0x80	; 128
    629e:	df 4f       	sbci	r29, 0xFF	; 255
    62a0:	98 83       	st	Y, r25
    62a2:	c0 58       	subi	r28, 0x80	; 128
    62a4:	d0 40       	sbci	r29, 0x00	; 0
    62a6:	ea 96       	adiw	r28, 0x3a	; 58
    62a8:	8f ac       	ldd	r8, Y+63	; 0x3f
    62aa:	ea 97       	sbiw	r28, 0x3a	; 58
    62ac:	eb 96       	adiw	r28, 0x3b	; 59
    62ae:	9f ac       	ldd	r9, Y+63	; 0x3f
    62b0:	eb 97       	sbiw	r28, 0x3b	; 59
    62b2:	ec 96       	adiw	r28, 0x3c	; 60
    62b4:	af ac       	ldd	r10, Y+63	; 0x3f
    62b6:	ec 97       	sbiw	r28, 0x3c	; 60
    62b8:	ed 96       	adiw	r28, 0x3d	; 61
    62ba:	bf ac       	ldd	r11, Y+63	; 0x3f
    62bc:	ed 97       	sbiw	r28, 0x3d	; 61
    62be:	ee 96       	adiw	r28, 0x3e	; 62
    62c0:	cf ac       	ldd	r12, Y+63	; 0x3f
    62c2:	ee 97       	sbiw	r28, 0x3e	; 62
    62c4:	ef 96       	adiw	r28, 0x3f	; 63
    62c6:	df ac       	ldd	r13, Y+63	; 0x3f
    62c8:	ef 97       	sbiw	r28, 0x3f	; 63
    62ca:	c1 58       	subi	r28, 0x81	; 129
    62cc:	df 4f       	sbci	r29, 0xFF	; 255
    62ce:	e8 80       	ld	r14, Y
    62d0:	cf 57       	subi	r28, 0x7F	; 127
    62d2:	d0 40       	sbci	r29, 0x00	; 0
    62d4:	c0 58       	subi	r28, 0x80	; 128
    62d6:	df 4f       	sbci	r29, 0xFF	; 255
    62d8:	f8 80       	ld	r15, Y
    62da:	c0 58       	subi	r28, 0x80	; 128
    62dc:	d0 40       	sbci	r29, 0x00	; 0
    62de:	28 2d       	mov	r18, r8
    62e0:	39 2d       	mov	r19, r9
    62e2:	4a 2d       	mov	r20, r10
    62e4:	5b 2d       	mov	r21, r11
    62e6:	6c 2d       	mov	r22, r12
    62e8:	7d 2d       	mov	r23, r13
    62ea:	8e 2d       	mov	r24, r14
    62ec:	9f 2d       	mov	r25, r15
    62ee:	02 e0       	ldi	r16, 0x02	; 2
    62f0:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    62f4:	cf 57       	subi	r28, 0x7F	; 127
    62f6:	df 4f       	sbci	r29, 0xFF	; 255
    62f8:	28 83       	st	Y, r18
    62fa:	c1 58       	subi	r28, 0x81	; 129
    62fc:	d0 40       	sbci	r29, 0x00	; 0
    62fe:	ce 57       	subi	r28, 0x7E	; 126
    6300:	df 4f       	sbci	r29, 0xFF	; 255
    6302:	38 83       	st	Y, r19
    6304:	c2 58       	subi	r28, 0x82	; 130
    6306:	d0 40       	sbci	r29, 0x00	; 0
    6308:	cd 57       	subi	r28, 0x7D	; 125
    630a:	df 4f       	sbci	r29, 0xFF	; 255
    630c:	48 83       	st	Y, r20
    630e:	c3 58       	subi	r28, 0x83	; 131
    6310:	d0 40       	sbci	r29, 0x00	; 0
    6312:	cc 57       	subi	r28, 0x7C	; 124
    6314:	df 4f       	sbci	r29, 0xFF	; 255
    6316:	58 83       	st	Y, r21
    6318:	c4 58       	subi	r28, 0x84	; 132
    631a:	d0 40       	sbci	r29, 0x00	; 0
    631c:	cb 57       	subi	r28, 0x7B	; 123
    631e:	df 4f       	sbci	r29, 0xFF	; 255
    6320:	68 83       	st	Y, r22
    6322:	c5 58       	subi	r28, 0x85	; 133
    6324:	d0 40       	sbci	r29, 0x00	; 0
    6326:	ca 57       	subi	r28, 0x7A	; 122
    6328:	df 4f       	sbci	r29, 0xFF	; 255
    632a:	78 83       	st	Y, r23
    632c:	c6 58       	subi	r28, 0x86	; 134
    632e:	d0 40       	sbci	r29, 0x00	; 0
    6330:	c9 57       	subi	r28, 0x79	; 121
    6332:	df 4f       	sbci	r29, 0xFF	; 255
    6334:	88 83       	st	Y, r24
    6336:	c7 58       	subi	r28, 0x87	; 135
    6338:	d0 40       	sbci	r29, 0x00	; 0
    633a:	c8 57       	subi	r28, 0x78	; 120
    633c:	df 4f       	sbci	r29, 0xFF	; 255
    633e:	98 83       	st	Y, r25
    6340:	c8 58       	subi	r28, 0x88	; 136
    6342:	d0 40       	sbci	r29, 0x00	; 0
    6344:	28 2d       	mov	r18, r8
    6346:	39 2d       	mov	r19, r9
    6348:	4a 2d       	mov	r20, r10
    634a:	5b 2d       	mov	r21, r11
    634c:	6c 2d       	mov	r22, r12
    634e:	7d 2d       	mov	r23, r13
    6350:	8e 2d       	mov	r24, r14
    6352:	9f 2d       	mov	r25, r15
    6354:	cf 57       	subi	r28, 0x7F	; 127
    6356:	df 4f       	sbci	r29, 0xFF	; 255
    6358:	a8 80       	ld	r10, Y
    635a:	c1 58       	subi	r28, 0x81	; 129
    635c:	d0 40       	sbci	r29, 0x00	; 0
    635e:	ce 57       	subi	r28, 0x7E	; 126
    6360:	df 4f       	sbci	r29, 0xFF	; 255
    6362:	b8 80       	ld	r11, Y
    6364:	c2 58       	subi	r28, 0x82	; 130
    6366:	d0 40       	sbci	r29, 0x00	; 0
    6368:	cd 57       	subi	r28, 0x7D	; 125
    636a:	df 4f       	sbci	r29, 0xFF	; 255
    636c:	c8 80       	ld	r12, Y
    636e:	c3 58       	subi	r28, 0x83	; 131
    6370:	d0 40       	sbci	r29, 0x00	; 0
    6372:	cc 57       	subi	r28, 0x7C	; 124
    6374:	df 4f       	sbci	r29, 0xFF	; 255
    6376:	d8 80       	ld	r13, Y
    6378:	c4 58       	subi	r28, 0x84	; 132
    637a:	d0 40       	sbci	r29, 0x00	; 0
    637c:	cb 57       	subi	r28, 0x7B	; 123
    637e:	df 4f       	sbci	r29, 0xFF	; 255
    6380:	e8 80       	ld	r14, Y
    6382:	c5 58       	subi	r28, 0x85	; 133
    6384:	d0 40       	sbci	r29, 0x00	; 0
    6386:	ca 57       	subi	r28, 0x7A	; 122
    6388:	df 4f       	sbci	r29, 0xFF	; 255
    638a:	f8 80       	ld	r15, Y
    638c:	c6 58       	subi	r28, 0x86	; 134
    638e:	d0 40       	sbci	r29, 0x00	; 0
    6390:	c9 57       	subi	r28, 0x79	; 121
    6392:	df 4f       	sbci	r29, 0xFF	; 255
    6394:	08 81       	ld	r16, Y
    6396:	c7 58       	subi	r28, 0x87	; 135
    6398:	d0 40       	sbci	r29, 0x00	; 0
    639a:	c8 57       	subi	r28, 0x78	; 120
    639c:	df 4f       	sbci	r29, 0xFF	; 255
    639e:	18 81       	ld	r17, Y
    63a0:	c8 58       	subi	r28, 0x88	; 136
    63a2:	d0 40       	sbci	r29, 0x00	; 0
    63a4:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    63a8:	82 2e       	mov	r8, r18
    63aa:	93 2e       	mov	r9, r19
    63ac:	a4 2e       	mov	r10, r20
    63ae:	b5 2e       	mov	r11, r21
    63b0:	c6 2e       	mov	r12, r22
    63b2:	d7 2e       	mov	r13, r23
    63b4:	e8 2e       	mov	r14, r24
    63b6:	f9 2e       	mov	r15, r25
    63b8:	28 2d       	mov	r18, r8
    63ba:	39 2d       	mov	r19, r9
    63bc:	4a 2d       	mov	r20, r10
    63be:	5b 2d       	mov	r21, r11
    63c0:	6c 2d       	mov	r22, r12
    63c2:	7d 2d       	mov	r23, r13
    63c4:	8e 2d       	mov	r24, r14
    63c6:	9f 2d       	mov	r25, r15
    63c8:	02 e0       	ldi	r16, 0x02	; 2
    63ca:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    63ce:	c7 57       	subi	r28, 0x77	; 119
    63d0:	df 4f       	sbci	r29, 0xFF	; 255
    63d2:	28 83       	st	Y, r18
    63d4:	c9 58       	subi	r28, 0x89	; 137
    63d6:	d0 40       	sbci	r29, 0x00	; 0
    63d8:	c6 57       	subi	r28, 0x76	; 118
    63da:	df 4f       	sbci	r29, 0xFF	; 255
    63dc:	38 83       	st	Y, r19
    63de:	ca 58       	subi	r28, 0x8A	; 138
    63e0:	d0 40       	sbci	r29, 0x00	; 0
    63e2:	c5 57       	subi	r28, 0x75	; 117
    63e4:	df 4f       	sbci	r29, 0xFF	; 255
    63e6:	48 83       	st	Y, r20
    63e8:	cb 58       	subi	r28, 0x8B	; 139
    63ea:	d0 40       	sbci	r29, 0x00	; 0
    63ec:	c4 57       	subi	r28, 0x74	; 116
    63ee:	df 4f       	sbci	r29, 0xFF	; 255
    63f0:	58 83       	st	Y, r21
    63f2:	cc 58       	subi	r28, 0x8C	; 140
    63f4:	d0 40       	sbci	r29, 0x00	; 0
    63f6:	c3 57       	subi	r28, 0x73	; 115
    63f8:	df 4f       	sbci	r29, 0xFF	; 255
    63fa:	68 83       	st	Y, r22
    63fc:	cd 58       	subi	r28, 0x8D	; 141
    63fe:	d0 40       	sbci	r29, 0x00	; 0
    6400:	c2 57       	subi	r28, 0x72	; 114
    6402:	df 4f       	sbci	r29, 0xFF	; 255
    6404:	78 83       	st	Y, r23
    6406:	ce 58       	subi	r28, 0x8E	; 142
    6408:	d0 40       	sbci	r29, 0x00	; 0
    640a:	c1 57       	subi	r28, 0x71	; 113
    640c:	df 4f       	sbci	r29, 0xFF	; 255
    640e:	88 83       	st	Y, r24
    6410:	cf 58       	subi	r28, 0x8F	; 143
    6412:	d0 40       	sbci	r29, 0x00	; 0
    6414:	c0 57       	subi	r28, 0x70	; 112
    6416:	df 4f       	sbci	r29, 0xFF	; 255
    6418:	98 83       	st	Y, r25
    641a:	c0 59       	subi	r28, 0x90	; 144
    641c:	d0 40       	sbci	r29, 0x00	; 0
    641e:	28 2d       	mov	r18, r8
    6420:	39 2d       	mov	r19, r9
    6422:	4a 2d       	mov	r20, r10
    6424:	5b 2d       	mov	r21, r11
    6426:	6c 2d       	mov	r22, r12
    6428:	7d 2d       	mov	r23, r13
    642a:	8e 2d       	mov	r24, r14
    642c:	9f 2d       	mov	r25, r15
    642e:	c7 57       	subi	r28, 0x77	; 119
    6430:	df 4f       	sbci	r29, 0xFF	; 255
    6432:	a8 80       	ld	r10, Y
    6434:	c9 58       	subi	r28, 0x89	; 137
    6436:	d0 40       	sbci	r29, 0x00	; 0
    6438:	c6 57       	subi	r28, 0x76	; 118
    643a:	df 4f       	sbci	r29, 0xFF	; 255
    643c:	b8 80       	ld	r11, Y
    643e:	ca 58       	subi	r28, 0x8A	; 138
    6440:	d0 40       	sbci	r29, 0x00	; 0
    6442:	c5 57       	subi	r28, 0x75	; 117
    6444:	df 4f       	sbci	r29, 0xFF	; 255
    6446:	c8 80       	ld	r12, Y
    6448:	cb 58       	subi	r28, 0x8B	; 139
    644a:	d0 40       	sbci	r29, 0x00	; 0
    644c:	c4 57       	subi	r28, 0x74	; 116
    644e:	df 4f       	sbci	r29, 0xFF	; 255
    6450:	d8 80       	ld	r13, Y
    6452:	cc 58       	subi	r28, 0x8C	; 140
    6454:	d0 40       	sbci	r29, 0x00	; 0
    6456:	c3 57       	subi	r28, 0x73	; 115
    6458:	df 4f       	sbci	r29, 0xFF	; 255
    645a:	e8 80       	ld	r14, Y
    645c:	cd 58       	subi	r28, 0x8D	; 141
    645e:	d0 40       	sbci	r29, 0x00	; 0
    6460:	c2 57       	subi	r28, 0x72	; 114
    6462:	df 4f       	sbci	r29, 0xFF	; 255
    6464:	f8 80       	ld	r15, Y
    6466:	ce 58       	subi	r28, 0x8E	; 142
    6468:	d0 40       	sbci	r29, 0x00	; 0
    646a:	c1 57       	subi	r28, 0x71	; 113
    646c:	df 4f       	sbci	r29, 0xFF	; 255
    646e:	08 81       	ld	r16, Y
    6470:	cf 58       	subi	r28, 0x8F	; 143
    6472:	d0 40       	sbci	r29, 0x00	; 0
    6474:	c0 57       	subi	r28, 0x70	; 112
    6476:	df 4f       	sbci	r29, 0xFF	; 255
    6478:	18 81       	ld	r17, Y
    647a:	c0 59       	subi	r28, 0x90	; 144
    647c:	d0 40       	sbci	r29, 0x00	; 0
    647e:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    6482:	22 2e       	mov	r2, r18
    6484:	33 2e       	mov	r3, r19
    6486:	44 2e       	mov	r4, r20
    6488:	55 2e       	mov	r5, r21
    648a:	66 2e       	mov	r6, r22
    648c:	77 2e       	mov	r7, r23
    648e:	88 2e       	mov	r8, r24
    6490:	99 2e       	mov	r9, r25
    6492:	0f 2e       	mov	r0, r31
    6494:	f6 e0       	ldi	r31, 0x06	; 6
    6496:	af 2e       	mov	r10, r31
    6498:	f0 2d       	mov	r31, r0
    649a:	b1 2c       	mov	r11, r1
    649c:	c1 2c       	mov	r12, r1
    649e:	d1 2c       	mov	r13, r1
    64a0:	e1 2c       	mov	r14, r1
    64a2:	f1 2c       	mov	r15, r1
    64a4:	00 e0       	ldi	r16, 0x00	; 0
    64a6:	10 e0       	ldi	r17, 0x00	; 0
    64a8:	22 2d       	mov	r18, r2
    64aa:	33 2d       	mov	r19, r3
    64ac:	44 2d       	mov	r20, r4
    64ae:	55 2d       	mov	r21, r5
    64b0:	66 2d       	mov	r22, r6
    64b2:	77 2d       	mov	r23, r7
    64b4:	88 2d       	mov	r24, r8
    64b6:	99 2d       	mov	r25, r9
    64b8:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    64bc:	22 2e       	mov	r2, r18
    64be:	33 2e       	mov	r3, r19
    64c0:	44 2e       	mov	r4, r20
    64c2:	55 2e       	mov	r5, r21
    64c4:	66 2e       	mov	r6, r22
    64c6:	77 2e       	mov	r7, r23
    64c8:	88 2e       	mov	r8, r24
    64ca:	99 2e       	mov	r9, r25
    64cc:	a2 2c       	mov	r10, r2
    64ce:	b3 2c       	mov	r11, r3
    64d0:	c4 2c       	mov	r12, r4
    64d2:	d5 2c       	mov	r13, r5
    64d4:	e6 2c       	mov	r14, r6
    64d6:	f7 2c       	mov	r15, r7
    64d8:	08 2d       	mov	r16, r8
    64da:	19 2d       	mov	r17, r9
    64dc:	2a 2d       	mov	r18, r10
    64de:	3b 2d       	mov	r19, r11
    64e0:	4c 2d       	mov	r20, r12
    64e2:	5d 2d       	mov	r21, r13
    64e4:	6e 2d       	mov	r22, r14
    64e6:	7f 2d       	mov	r23, r15
    64e8:	80 2f       	mov	r24, r16
    64ea:	91 2f       	mov	r25, r17
    64ec:	29 51       	subi	r18, 0x19	; 25
    64ee:	3c 4f       	sbci	r19, 0xFC	; 252
    64f0:	4f 4f       	sbci	r20, 0xFF	; 255
    64f2:	5f 4f       	sbci	r21, 0xFF	; 255
    64f4:	6f 4f       	sbci	r22, 0xFF	; 255
    64f6:	7f 4f       	sbci	r23, 0xFF	; 255
    64f8:	8f 4f       	sbci	r24, 0xFF	; 255
    64fa:	9f 4f       	sbci	r25, 0xFF	; 255
    64fc:	a2 2e       	mov	r10, r18
    64fe:	b3 2e       	mov	r11, r19
    6500:	c4 2e       	mov	r12, r20
    6502:	d5 2e       	mov	r13, r21
    6504:	e6 2e       	mov	r14, r22
    6506:	f7 2e       	mov	r15, r23
    6508:	08 2f       	mov	r16, r24
    650a:	19 2f       	mov	r17, r25
    650c:	2a 2d       	mov	r18, r10
    650e:	3b 2d       	mov	r19, r11
    6510:	4c 2d       	mov	r20, r12
    6512:	5d 2d       	mov	r21, r13
    6514:	6e 2d       	mov	r22, r14
    6516:	7f 2d       	mov	r23, r15
    6518:	80 2f       	mov	r24, r16
    651a:	91 2f       	mov	r25, r17
    651c:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    6520:	dc 01       	movw	r26, r24
    6522:	cb 01       	movw	r24, r22
    6524:	20 e0       	ldi	r18, 0x00	; 0
    6526:	30 e0       	ldi	r19, 0x00	; 0
    6528:	4a e7       	ldi	r20, 0x7A	; 122
    652a:	54 e4       	ldi	r21, 0x44	; 68
    652c:	bc 01       	movw	r22, r24
    652e:	cd 01       	movw	r24, r26
    6530:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    6534:	dc 01       	movw	r26, r24
    6536:	cb 01       	movw	r24, r22
    6538:	bc 01       	movw	r22, r24
    653a:	cd 01       	movw	r24, r26
    653c:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    6540:	a2 2e       	mov	r10, r18
    6542:	b3 2e       	mov	r11, r19
    6544:	c4 2e       	mov	r12, r20
    6546:	d5 2e       	mov	r13, r21
    6548:	e6 2e       	mov	r14, r22
    654a:	f7 2e       	mov	r15, r23
    654c:	08 2f       	mov	r16, r24
    654e:	19 2f       	mov	r17, r25
    6550:	d6 01       	movw	r26, r12
    6552:	c5 01       	movw	r24, r10
    6554:	bc 01       	movw	r22, r24
    6556:	cd 01       	movw	r24, r26
    6558:	0e 94 2a 21 	call	0x4254	; 0x4254 <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_RTS1_DRV,			LOW);	// Serial line ready
    655c:	60 e0       	ldi	r22, 0x00	; 0
    655e:	8f e2       	ldi	r24, 0x2F	; 47
    6560:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
				delay_ms(1);
    6564:	0e 94 1e 21 	call	0x423c	; 0x423c <sysclk_get_cpu_hz>
    6568:	dc 01       	movw	r26, r24
    656a:	cb 01       	movw	r24, r22
    656c:	1c 01       	movw	r2, r24
    656e:	2d 01       	movw	r4, r26
    6570:	61 2c       	mov	r6, r1
    6572:	71 2c       	mov	r7, r1
    6574:	43 01       	movw	r8, r6
    6576:	0f 2e       	mov	r0, r31
    6578:	f6 e0       	ldi	r31, 0x06	; 6
    657a:	af 2e       	mov	r10, r31
    657c:	f0 2d       	mov	r31, r0
    657e:	b1 2c       	mov	r11, r1
    6580:	c1 2c       	mov	r12, r1
    6582:	d1 2c       	mov	r13, r1
    6584:	e1 2c       	mov	r14, r1
    6586:	f1 2c       	mov	r15, r1
    6588:	00 e0       	ldi	r16, 0x00	; 0
    658a:	10 e0       	ldi	r17, 0x00	; 0
    658c:	22 2d       	mov	r18, r2
    658e:	33 2d       	mov	r19, r3
    6590:	44 2d       	mov	r20, r4
    6592:	55 2d       	mov	r21, r5
    6594:	66 2d       	mov	r22, r6
    6596:	77 2d       	mov	r23, r7
    6598:	88 2d       	mov	r24, r8
    659a:	99 2d       	mov	r25, r9
    659c:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    65a0:	22 2e       	mov	r2, r18
    65a2:	33 2e       	mov	r3, r19
    65a4:	44 2e       	mov	r4, r20
    65a6:	55 2e       	mov	r5, r21
    65a8:	66 2e       	mov	r6, r22
    65aa:	77 2e       	mov	r7, r23
    65ac:	88 2e       	mov	r8, r24
    65ae:	99 2e       	mov	r9, r25
    65b0:	a2 2c       	mov	r10, r2
    65b2:	b3 2c       	mov	r11, r3
    65b4:	c4 2c       	mov	r12, r4
    65b6:	d5 2c       	mov	r13, r5
    65b8:	e6 2c       	mov	r14, r6
    65ba:	f7 2c       	mov	r15, r7
    65bc:	08 2d       	mov	r16, r8
    65be:	19 2d       	mov	r17, r9
    65c0:	2a 2d       	mov	r18, r10
    65c2:	3b 2d       	mov	r19, r11
    65c4:	4c 2d       	mov	r20, r12
    65c6:	5d 2d       	mov	r21, r13
    65c8:	6e 2d       	mov	r22, r14
    65ca:	7f 2d       	mov	r23, r15
    65cc:	80 2f       	mov	r24, r16
    65ce:	91 2f       	mov	r25, r17
    65d0:	29 51       	subi	r18, 0x19	; 25
    65d2:	3c 4f       	sbci	r19, 0xFC	; 252
    65d4:	4f 4f       	sbci	r20, 0xFF	; 255
    65d6:	5f 4f       	sbci	r21, 0xFF	; 255
    65d8:	6f 4f       	sbci	r22, 0xFF	; 255
    65da:	7f 4f       	sbci	r23, 0xFF	; 255
    65dc:	8f 4f       	sbci	r24, 0xFF	; 255
    65de:	9f 4f       	sbci	r25, 0xFF	; 255
    65e0:	a2 2e       	mov	r10, r18
    65e2:	b3 2e       	mov	r11, r19
    65e4:	c4 2e       	mov	r12, r20
    65e6:	d5 2e       	mov	r13, r21
    65e8:	e6 2e       	mov	r14, r22
    65ea:	f7 2e       	mov	r15, r23
    65ec:	08 2f       	mov	r16, r24
    65ee:	19 2f       	mov	r17, r25
    65f0:	2a 2d       	mov	r18, r10
    65f2:	3b 2d       	mov	r19, r11
    65f4:	4c 2d       	mov	r20, r12
    65f6:	5d 2d       	mov	r21, r13
    65f8:	6e 2d       	mov	r22, r14
    65fa:	7f 2d       	mov	r23, r15
    65fc:	80 2f       	mov	r24, r16
    65fe:	91 2f       	mov	r25, r17
    6600:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    6604:	dc 01       	movw	r26, r24
    6606:	cb 01       	movw	r24, r22
    6608:	20 e0       	ldi	r18, 0x00	; 0
    660a:	30 e0       	ldi	r19, 0x00	; 0
    660c:	4a e7       	ldi	r20, 0x7A	; 122
    660e:	54 e4       	ldi	r21, 0x44	; 68
    6610:	bc 01       	movw	r22, r24
    6612:	cd 01       	movw	r24, r26
    6614:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    6618:	dc 01       	movw	r26, r24
    661a:	cb 01       	movw	r24, r22
    661c:	bc 01       	movw	r22, r24
    661e:	cd 01       	movw	r24, r26
    6620:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    6624:	a2 2e       	mov	r10, r18
    6626:	b3 2e       	mov	r11, r19
    6628:	c4 2e       	mov	r12, r20
    662a:	d5 2e       	mov	r13, r21
    662c:	e6 2e       	mov	r14, r22
    662e:	f7 2e       	mov	r15, r23
    6630:	08 2f       	mov	r16, r24
    6632:	19 2f       	mov	r17, r25
    6634:	d6 01       	movw	r26, r12
    6636:	c5 01       	movw	r24, r10
    6638:	bc 01       	movw	r22, r24
    663a:	cd 01       	movw	r24, r26
    663c:	0e 94 2a 21 	call	0x4254	; 0x4254 <__portable_avr_delay_cycles>
			}
		}
	}
    6640:	d6 c9       	rjmp	.-3156   	; 0x59ee <serial_start+0x882>
				cpu_irq_restore(flags);
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R)) {
				break;
    6642:	00 00       	nop

	#if 0
	/* Set the baud rate to AUTO or fixed rate */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IPR_X, (long) C_USART_SERIAL1_BAUDRATE);
	#else
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IPR_X, 0L);
    6644:	1f 92       	push	r1
    6646:	1f 92       	push	r1
    6648:	1f 92       	push	r1
    664a:	1f 92       	push	r1
    664c:	82 ee       	ldi	r24, 0xE2	; 226
    664e:	95 e0       	ldi	r25, 0x05	; 5
    6650:	89 2f       	mov	r24, r25
    6652:	8f 93       	push	r24
    6654:	82 ee       	ldi	r24, 0xE2	; 226
    6656:	95 e0       	ldi	r25, 0x05	; 5
    6658:	8f 93       	push	r24
    665a:	1f 92       	push	r1
    665c:	80 e8       	ldi	r24, 0x80	; 128
    665e:	8f 93       	push	r24
    6660:	89 eb       	ldi	r24, 0xB9	; 185
    6662:	9a e2       	ldi	r25, 0x2A	; 42
    6664:	89 2f       	mov	r24, r25
    6666:	8f 93       	push	r24
    6668:	89 eb       	ldi	r24, 0xB9	; 185
    666a:	9a e2       	ldi	r25, 0x2A	; 42
    666c:	8f 93       	push	r24
    666e:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    6672:	2d b7       	in	r18, 0x3d	; 61
    6674:	3e b7       	in	r19, 0x3e	; 62
    6676:	26 5f       	subi	r18, 0xF6	; 246
    6678:	3f 4f       	sbci	r19, 0xFF	; 255
    667a:	cd bf       	out	0x3d, r28	; 61
    667c:	de bf       	out	0x3e, r29	; 62
    667e:	8e 8b       	std	Y+22, r24	; 0x16
    6680:	9f 8b       	std	Y+23, r25	; 0x17
	#endif
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    6682:	8e 89       	ldd	r24, Y+22	; 0x16
    6684:	68 2f       	mov	r22, r24
    6686:	89 eb       	ldi	r24, 0xB9	; 185
    6688:	9a e2       	ldi	r25, 0x2A	; 42
    668a:	0e 94 12 24 	call	0x4824	; 0x4824 <serial_sim808_sendAndResponse>

	/* Set handshaking of both directions to hardware CTS/RTS */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IFC_XX, 2, 2);
    668e:	1f 92       	push	r1
    6690:	82 e0       	ldi	r24, 0x02	; 2
    6692:	8f 93       	push	r24
    6694:	1f 92       	push	r1
    6696:	82 e0       	ldi	r24, 0x02	; 2
    6698:	8f 93       	push	r24
    669a:	8f ee       	ldi	r24, 0xEF	; 239
    669c:	95 e0       	ldi	r25, 0x05	; 5
    669e:	89 2f       	mov	r24, r25
    66a0:	8f 93       	push	r24
    66a2:	8f ee       	ldi	r24, 0xEF	; 239
    66a4:	95 e0       	ldi	r25, 0x05	; 5
    66a6:	8f 93       	push	r24
    66a8:	1f 92       	push	r1
    66aa:	80 e8       	ldi	r24, 0x80	; 128
    66ac:	8f 93       	push	r24
    66ae:	89 eb       	ldi	r24, 0xB9	; 185
    66b0:	9a e2       	ldi	r25, 0x2A	; 42
    66b2:	89 2f       	mov	r24, r25
    66b4:	8f 93       	push	r24
    66b6:	89 eb       	ldi	r24, 0xB9	; 185
    66b8:	9a e2       	ldi	r25, 0x2A	; 42
    66ba:	8f 93       	push	r24
    66bc:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    66c0:	4d b7       	in	r20, 0x3d	; 61
    66c2:	5e b7       	in	r21, 0x3e	; 62
    66c4:	46 5f       	subi	r20, 0xF6	; 246
    66c6:	5f 4f       	sbci	r21, 0xFF	; 255
    66c8:	cd bf       	out	0x3d, r28	; 61
    66ca:	de bf       	out	0x3e, r29	; 62
    66cc:	8e 8b       	std	Y+22, r24	; 0x16
    66ce:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    66d0:	8e 89       	ldd	r24, Y+22	; 0x16
    66d2:	68 2f       	mov	r22, r24
    66d4:	89 eb       	ldi	r24, 0xB9	; 185
    66d6:	9a e2       	ldi	r25, 0x2A	; 42
    66d8:	0e 94 12 24 	call	0x4824	; 0x4824 <serial_sim808_sendAndResponse>

	/* Turn off echoing */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_ATE_X, 0);
    66dc:	1f 92       	push	r1
    66de:	1f 92       	push	r1
    66e0:	8e ef       	ldi	r24, 0xFE	; 254
    66e2:	95 e0       	ldi	r25, 0x05	; 5
    66e4:	89 2f       	mov	r24, r25
    66e6:	8f 93       	push	r24
    66e8:	8e ef       	ldi	r24, 0xFE	; 254
    66ea:	95 e0       	ldi	r25, 0x05	; 5
    66ec:	8f 93       	push	r24
    66ee:	1f 92       	push	r1
    66f0:	80 e8       	ldi	r24, 0x80	; 128
    66f2:	8f 93       	push	r24
    66f4:	89 eb       	ldi	r24, 0xB9	; 185
    66f6:	9a e2       	ldi	r25, 0x2A	; 42
    66f8:	89 2f       	mov	r24, r25
    66fa:	8f 93       	push	r24
    66fc:	89 eb       	ldi	r24, 0xB9	; 185
    66fe:	9a e2       	ldi	r25, 0x2A	; 42
    6700:	8f 93       	push	r24
    6702:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    6706:	6d b7       	in	r22, 0x3d	; 61
    6708:	7e b7       	in	r23, 0x3e	; 62
    670a:	68 5f       	subi	r22, 0xF8	; 248
    670c:	7f 4f       	sbci	r23, 0xFF	; 255
    670e:	cd bf       	out	0x3d, r28	; 61
    6710:	de bf       	out	0x3e, r29	; 62
    6712:	8e 8b       	std	Y+22, r24	; 0x16
    6714:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    6716:	8e 89       	ldd	r24, Y+22	; 0x16
    6718:	68 2f       	mov	r22, r24
    671a:	89 eb       	ldi	r24, 0xB9	; 185
    671c:	9a e2       	ldi	r25, 0x2A	; 42
    671e:	0e 94 12 24 	call	0x4824	; 0x4824 <serial_sim808_sendAndResponse>

	/* Turn on error descriptions */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_CMEE_X, 2);
    6722:	1f 92       	push	r1
    6724:	82 e0       	ldi	r24, 0x02	; 2
    6726:	8f 93       	push	r24
    6728:	86 e0       	ldi	r24, 0x06	; 6
    672a:	96 e0       	ldi	r25, 0x06	; 6
    672c:	89 2f       	mov	r24, r25
    672e:	8f 93       	push	r24
    6730:	86 e0       	ldi	r24, 0x06	; 6
    6732:	96 e0       	ldi	r25, 0x06	; 6
    6734:	8f 93       	push	r24
    6736:	1f 92       	push	r1
    6738:	80 e8       	ldi	r24, 0x80	; 128
    673a:	8f 93       	push	r24
    673c:	89 eb       	ldi	r24, 0xB9	; 185
    673e:	9a e2       	ldi	r25, 0x2A	; 42
    6740:	89 2f       	mov	r24, r25
    6742:	8f 93       	push	r24
    6744:	89 eb       	ldi	r24, 0xB9	; 185
    6746:	9a e2       	ldi	r25, 0x2A	; 42
    6748:	8f 93       	push	r24
    674a:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    674e:	ed b7       	in	r30, 0x3d	; 61
    6750:	fe b7       	in	r31, 0x3e	; 62
    6752:	38 96       	adiw	r30, 0x08	; 8
    6754:	cd bf       	out	0x3d, r28	; 61
    6756:	de bf       	out	0x3e, r29	; 62
    6758:	8e 8b       	std	Y+22, r24	; 0x16
    675a:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    675c:	8e 89       	ldd	r24, Y+22	; 0x16
    675e:	68 2f       	mov	r22, r24
    6760:	89 eb       	ldi	r24, 0xB9	; 185
    6762:	9a e2       	ldi	r25, 0x2A	; 42
    6764:	0e 94 12 24 	call	0x4824	; 0x4824 <serial_sim808_sendAndResponse>

	/* Turn on registering information */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_CREG_X, 2);
    6768:	1f 92       	push	r1
    676a:	82 e0       	ldi	r24, 0x02	; 2
    676c:	8f 93       	push	r24
    676e:	83 e1       	ldi	r24, 0x13	; 19
    6770:	96 e0       	ldi	r25, 0x06	; 6
    6772:	89 2f       	mov	r24, r25
    6774:	8f 93       	push	r24
    6776:	83 e1       	ldi	r24, 0x13	; 19
    6778:	96 e0       	ldi	r25, 0x06	; 6
    677a:	8f 93       	push	r24
    677c:	1f 92       	push	r1
    677e:	80 e8       	ldi	r24, 0x80	; 128
    6780:	8f 93       	push	r24
    6782:	89 eb       	ldi	r24, 0xB9	; 185
    6784:	9a e2       	ldi	r25, 0x2A	; 42
    6786:	89 2f       	mov	r24, r25
    6788:	8f 93       	push	r24
    678a:	89 eb       	ldi	r24, 0xB9	; 185
    678c:	9a e2       	ldi	r25, 0x2A	; 42
    678e:	8f 93       	push	r24
    6790:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    6794:	0d b7       	in	r16, 0x3d	; 61
    6796:	1e b7       	in	r17, 0x3e	; 62
    6798:	08 5f       	subi	r16, 0xF8	; 248
    679a:	1f 4f       	sbci	r17, 0xFF	; 255
    679c:	cd bf       	out	0x3d, r28	; 61
    679e:	de bf       	out	0x3e, r29	; 62
    67a0:	8e 8b       	std	Y+22, r24	; 0x16
    67a2:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    67a4:	8e 89       	ldd	r24, Y+22	; 0x16
    67a6:	68 2f       	mov	r22, r24
    67a8:	89 eb       	ldi	r24, 0xB9	; 185
    67aa:	9a e2       	ldi	r25, 0x2A	; 42
    67ac:	0e 94 12 24 	call	0x4824	; 0x4824 <serial_sim808_sendAndResponse>

	/* Activation of all functionalities */
	serial_gsm_activation(g_gsm_enable);
    67b0:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
    67b4:	0e 94 ac 24 	call	0x4958	; 0x4958 <serial_gsm_activation>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
	}
	#endif

	/* Enable GNSS (GPS, Glonass, ...) and send a position fix request */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_01, 1);
    67b8:	1f 92       	push	r1
    67ba:	81 e0       	ldi	r24, 0x01	; 1
    67bc:	8f 93       	push	r24
    67be:	80 e2       	ldi	r24, 0x20	; 32
    67c0:	96 e0       	ldi	r25, 0x06	; 6
    67c2:	89 2f       	mov	r24, r25
    67c4:	8f 93       	push	r24
    67c6:	80 e2       	ldi	r24, 0x20	; 32
    67c8:	96 e0       	ldi	r25, 0x06	; 6
    67ca:	8f 93       	push	r24
    67cc:	1f 92       	push	r1
    67ce:	80 e8       	ldi	r24, 0x80	; 128
    67d0:	8f 93       	push	r24
    67d2:	89 eb       	ldi	r24, 0xB9	; 185
    67d4:	9a e2       	ldi	r25, 0x2A	; 42
    67d6:	89 2f       	mov	r24, r25
    67d8:	8f 93       	push	r24
    67da:	89 eb       	ldi	r24, 0xB9	; 185
    67dc:	9a e2       	ldi	r25, 0x2A	; 42
    67de:	8f 93       	push	r24
    67e0:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    67e4:	2d b7       	in	r18, 0x3d	; 61
    67e6:	3e b7       	in	r19, 0x3e	; 62
    67e8:	28 5f       	subi	r18, 0xF8	; 248
    67ea:	3f 4f       	sbci	r19, 0xFF	; 255
    67ec:	cd bf       	out	0x3d, r28	; 61
    67ee:	de bf       	out	0x3e, r29	; 62
    67f0:	8e 8b       	std	Y+22, r24	; 0x16
    67f2:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    67f4:	8e 89       	ldd	r24, Y+22	; 0x16
    67f6:	68 2f       	mov	r22, r24
    67f8:	89 eb       	ldi	r24, 0xB9	; 185
    67fa:	9a e2       	ldi	r25, 0x2A	; 42
    67fc:	0e 94 12 24 	call	0x4824	; 0x4824 <serial_sim808_sendAndResponse>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_02);
    6800:	80 e3       	ldi	r24, 0x30	; 48
    6802:	96 e0       	ldi	r25, 0x06	; 6
    6804:	89 2f       	mov	r24, r25
    6806:	8f 93       	push	r24
    6808:	80 e3       	ldi	r24, 0x30	; 48
    680a:	96 e0       	ldi	r25, 0x06	; 6
    680c:	8f 93       	push	r24
    680e:	1f 92       	push	r1
    6810:	80 e8       	ldi	r24, 0x80	; 128
    6812:	8f 93       	push	r24
    6814:	89 eb       	ldi	r24, 0xB9	; 185
    6816:	9a e2       	ldi	r25, 0x2A	; 42
    6818:	89 2f       	mov	r24, r25
    681a:	8f 93       	push	r24
    681c:	89 eb       	ldi	r24, 0xB9	; 185
    681e:	9a e2       	ldi	r25, 0x2A	; 42
    6820:	8f 93       	push	r24
    6822:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    6826:	0f 90       	pop	r0
    6828:	0f 90       	pop	r0
    682a:	0f 90       	pop	r0
    682c:	0f 90       	pop	r0
    682e:	0f 90       	pop	r0
    6830:	0f 90       	pop	r0
    6832:	8e 8b       	std	Y+22, r24	; 0x16
    6834:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    6836:	8e 89       	ldd	r24, Y+22	; 0x16
    6838:	68 2f       	mov	r22, r24
    683a:	89 eb       	ldi	r24, 0xB9	; 185
    683c:	9a e2       	ldi	r25, 0x2A	; 42
    683e:	0e 94 12 24 	call	0x4824	; 0x4824 <serial_sim808_sendAndResponse>
	}
	#endif


	/* Inform about baud rate match - LCD */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_INITED);
    6842:	81 ec       	ldi	r24, 0xC1	; 193
    6844:	94 e0       	ldi	r25, 0x04	; 4
    6846:	89 2f       	mov	r24, r25
    6848:	8f 93       	push	r24
    684a:	81 ec       	ldi	r24, 0xC1	; 193
    684c:	94 e0       	ldi	r25, 0x04	; 4
    684e:	8f 93       	push	r24
    6850:	1f 92       	push	r1
    6852:	80 e8       	ldi	r24, 0x80	; 128
    6854:	8f 93       	push	r24
    6856:	89 eb       	ldi	r24, 0xB9	; 185
    6858:	9a e2       	ldi	r25, 0x2A	; 42
    685a:	89 2f       	mov	r24, r25
    685c:	8f 93       	push	r24
    685e:	89 eb       	ldi	r24, 0xB9	; 185
    6860:	9a e2       	ldi	r25, 0x2A	; 42
    6862:	8f 93       	push	r24
    6864:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    6868:	0f 90       	pop	r0
    686a:	0f 90       	pop	r0
    686c:	0f 90       	pop	r0
    686e:	0f 90       	pop	r0
    6870:	0f 90       	pop	r0
    6872:	0f 90       	pop	r0
    6874:	8e 8b       	std	Y+22, r24	; 0x16
    6876:	9f 8b       	std	Y+23, r25	; 0x17
	task_twi2_lcd_str(8,  8 * 10, g_prepare_buf);
    6878:	49 eb       	ldi	r20, 0xB9	; 185
    687a:	5a e2       	ldi	r21, 0x2A	; 42
    687c:	60 e5       	ldi	r22, 0x50	; 80
    687e:	88 e0       	ldi	r24, 0x08	; 8
    6880:	0e 94 16 8f 	call	0x11e2c	; 0x11e2c <task_twi2_lcd_str>

	/* Inform about baud rate match - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_SYNCED);
    6884:	89 e4       	ldi	r24, 0x49	; 73
    6886:	95 e0       	ldi	r25, 0x05	; 5
    6888:	89 2f       	mov	r24, r25
    688a:	8f 93       	push	r24
    688c:	89 e4       	ldi	r24, 0x49	; 73
    688e:	95 e0       	ldi	r25, 0x05	; 5
    6890:	8f 93       	push	r24
    6892:	1f 92       	push	r1
    6894:	80 e8       	ldi	r24, 0x80	; 128
    6896:	8f 93       	push	r24
    6898:	89 eb       	ldi	r24, 0xB9	; 185
    689a:	9a e2       	ldi	r25, 0x2A	; 42
    689c:	89 2f       	mov	r24, r25
    689e:	8f 93       	push	r24
    68a0:	89 eb       	ldi	r24, 0xB9	; 185
    68a2:	9a e2       	ldi	r25, 0x2A	; 42
    68a4:	8f 93       	push	r24
    68a6:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    68aa:	0f 90       	pop	r0
    68ac:	0f 90       	pop	r0
    68ae:	0f 90       	pop	r0
    68b0:	0f 90       	pop	r0
    68b2:	0f 90       	pop	r0
    68b4:	0f 90       	pop	r0
    68b6:	8e 8b       	std	Y+22, r24	; 0x16
    68b8:	9f 8b       	std	Y+23, r25	; 0x17
	udi_write_tx_buf(g_prepare_buf, len, false);
    68ba:	8e 89       	ldd	r24, Y+22	; 0x16
    68bc:	40 e0       	ldi	r20, 0x00	; 0
    68be:	68 2f       	mov	r22, r24
    68c0:	89 eb       	ldi	r24, 0xB9	; 185
    68c2:	9a e2       	ldi	r25, 0x2A	; 42
    68c4:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
}
    68c8:	00 00       	nop
    68ca:	c0 57       	subi	r28, 0x70	; 112
    68cc:	df 4f       	sbci	r29, 0xFF	; 255
    68ce:	cd bf       	out	0x3d, r28	; 61
    68d0:	de bf       	out	0x3e, r29	; 62
    68d2:	df 91       	pop	r29
    68d4:	cf 91       	pop	r28
    68d6:	1f 91       	pop	r17
    68d8:	0f 91       	pop	r16
    68da:	ff 90       	pop	r15
    68dc:	ef 90       	pop	r14
    68de:	df 90       	pop	r13
    68e0:	cf 90       	pop	r12
    68e2:	bf 90       	pop	r11
    68e4:	af 90       	pop	r10
    68e6:	9f 90       	pop	r9
    68e8:	8f 90       	pop	r8
    68ea:	7f 90       	pop	r7
    68ec:	6f 90       	pop	r6
    68ee:	5f 90       	pop	r5
    68f0:	4f 90       	pop	r4
    68f2:	3f 90       	pop	r3
    68f4:	2f 90       	pop	r2
    68f6:	08 95       	ret

000068f8 <serial_shutdown>:

void serial_shutdown(void)
{
    68f8:	2f 92       	push	r2
    68fa:	3f 92       	push	r3
    68fc:	4f 92       	push	r4
    68fe:	5f 92       	push	r5
    6900:	6f 92       	push	r6
    6902:	7f 92       	push	r7
    6904:	8f 92       	push	r8
    6906:	9f 92       	push	r9
    6908:	af 92       	push	r10
    690a:	bf 92       	push	r11
    690c:	cf 92       	push	r12
    690e:	df 92       	push	r13
    6910:	ef 92       	push	r14
    6912:	ff 92       	push	r15
    6914:	0f 93       	push	r16
    6916:	1f 93       	push	r17
    6918:	cf 93       	push	r28
    691a:	df 93       	push	r29
    691c:	cd b7       	in	r28, 0x3d	; 61
    691e:	de b7       	in	r29, 0x3e	; 62
    6920:	a8 97       	sbiw	r28, 0x28	; 40
    6922:	cd bf       	out	0x3d, r28	; 61
    6924:	de bf       	out	0x3e, r29	; 62
	ioport_set_pin_level(GSM_RTS1_DRV, HIGH);	// Serial line not ready
    6926:	61 e0       	ldi	r22, 0x01	; 1
    6928:	8f e2       	ldi	r24, 0x2F	; 47
    692a:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
	delay_ms(10);
    692e:	0e 94 1e 21 	call	0x423c	; 0x423c <sysclk_get_cpu_hz>
    6932:	dc 01       	movw	r26, r24
    6934:	cb 01       	movw	r24, r22
    6936:	9c 01       	movw	r18, r24
    6938:	ad 01       	movw	r20, r26
    693a:	60 e0       	ldi	r22, 0x00	; 0
    693c:	70 e0       	ldi	r23, 0x00	; 0
    693e:	cb 01       	movw	r24, r22
    6940:	82 2e       	mov	r8, r18
    6942:	93 2e       	mov	r9, r19
    6944:	a4 2e       	mov	r10, r20
    6946:	b5 2e       	mov	r11, r21
    6948:	c6 2e       	mov	r12, r22
    694a:	d7 2e       	mov	r13, r23
    694c:	e8 2e       	mov	r14, r24
    694e:	f9 2e       	mov	r15, r25
    6950:	28 2d       	mov	r18, r8
    6952:	39 2d       	mov	r19, r9
    6954:	4a 2d       	mov	r20, r10
    6956:	5b 2d       	mov	r21, r11
    6958:	6c 2d       	mov	r22, r12
    695a:	7d 2d       	mov	r23, r13
    695c:	8e 2d       	mov	r24, r14
    695e:	9f 2d       	mov	r25, r15
    6960:	01 e0       	ldi	r16, 0x01	; 1
    6962:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    6966:	29 83       	std	Y+1, r18	; 0x01
    6968:	3a 83       	std	Y+2, r19	; 0x02
    696a:	4b 83       	std	Y+3, r20	; 0x03
    696c:	5c 83       	std	Y+4, r21	; 0x04
    696e:	6d 83       	std	Y+5, r22	; 0x05
    6970:	7e 83       	std	Y+6, r23	; 0x06
    6972:	8f 83       	std	Y+7, r24	; 0x07
    6974:	98 87       	std	Y+8, r25	; 0x08
    6976:	89 80       	ldd	r8, Y+1	; 0x01
    6978:	9a 80       	ldd	r9, Y+2	; 0x02
    697a:	ab 80       	ldd	r10, Y+3	; 0x03
    697c:	bc 80       	ldd	r11, Y+4	; 0x04
    697e:	cd 80       	ldd	r12, Y+5	; 0x05
    6980:	de 80       	ldd	r13, Y+6	; 0x06
    6982:	ef 80       	ldd	r14, Y+7	; 0x07
    6984:	f8 84       	ldd	r15, Y+8	; 0x08
    6986:	28 2d       	mov	r18, r8
    6988:	39 2d       	mov	r19, r9
    698a:	4a 2d       	mov	r20, r10
    698c:	5b 2d       	mov	r21, r11
    698e:	6c 2d       	mov	r22, r12
    6990:	7d 2d       	mov	r23, r13
    6992:	8e 2d       	mov	r24, r14
    6994:	9f 2d       	mov	r25, r15
    6996:	02 e0       	ldi	r16, 0x02	; 2
    6998:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    699c:	29 87       	std	Y+9, r18	; 0x09
    699e:	3a 87       	std	Y+10, r19	; 0x0a
    69a0:	4b 87       	std	Y+11, r20	; 0x0b
    69a2:	5c 87       	std	Y+12, r21	; 0x0c
    69a4:	6d 87       	std	Y+13, r22	; 0x0d
    69a6:	7e 87       	std	Y+14, r23	; 0x0e
    69a8:	8f 87       	std	Y+15, r24	; 0x0f
    69aa:	98 8b       	std	Y+16, r25	; 0x10
    69ac:	28 2d       	mov	r18, r8
    69ae:	39 2d       	mov	r19, r9
    69b0:	4a 2d       	mov	r20, r10
    69b2:	5b 2d       	mov	r21, r11
    69b4:	6c 2d       	mov	r22, r12
    69b6:	7d 2d       	mov	r23, r13
    69b8:	8e 2d       	mov	r24, r14
    69ba:	9f 2d       	mov	r25, r15
    69bc:	a9 84       	ldd	r10, Y+9	; 0x09
    69be:	ba 84       	ldd	r11, Y+10	; 0x0a
    69c0:	cb 84       	ldd	r12, Y+11	; 0x0b
    69c2:	dc 84       	ldd	r13, Y+12	; 0x0c
    69c4:	ed 84       	ldd	r14, Y+13	; 0x0d
    69c6:	fe 84       	ldd	r15, Y+14	; 0x0e
    69c8:	0f 85       	ldd	r16, Y+15	; 0x0f
    69ca:	18 89       	ldd	r17, Y+16	; 0x10
    69cc:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    69d0:	22 2e       	mov	r2, r18
    69d2:	33 2e       	mov	r3, r19
    69d4:	44 2e       	mov	r4, r20
    69d6:	55 2e       	mov	r5, r21
    69d8:	66 2e       	mov	r6, r22
    69da:	77 2e       	mov	r7, r23
    69dc:	88 2e       	mov	r8, r24
    69de:	99 2e       	mov	r9, r25
    69e0:	0f 2e       	mov	r0, r31
    69e2:	f6 e0       	ldi	r31, 0x06	; 6
    69e4:	af 2e       	mov	r10, r31
    69e6:	f0 2d       	mov	r31, r0
    69e8:	b1 2c       	mov	r11, r1
    69ea:	c1 2c       	mov	r12, r1
    69ec:	d1 2c       	mov	r13, r1
    69ee:	e1 2c       	mov	r14, r1
    69f0:	f1 2c       	mov	r15, r1
    69f2:	00 e0       	ldi	r16, 0x00	; 0
    69f4:	10 e0       	ldi	r17, 0x00	; 0
    69f6:	22 2d       	mov	r18, r2
    69f8:	33 2d       	mov	r19, r3
    69fa:	44 2d       	mov	r20, r4
    69fc:	55 2d       	mov	r21, r5
    69fe:	66 2d       	mov	r22, r6
    6a00:	77 2d       	mov	r23, r7
    6a02:	88 2d       	mov	r24, r8
    6a04:	99 2d       	mov	r25, r9
    6a06:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    6a0a:	22 2e       	mov	r2, r18
    6a0c:	33 2e       	mov	r3, r19
    6a0e:	44 2e       	mov	r4, r20
    6a10:	55 2e       	mov	r5, r21
    6a12:	66 2e       	mov	r6, r22
    6a14:	77 2e       	mov	r7, r23
    6a16:	88 2e       	mov	r8, r24
    6a18:	99 2e       	mov	r9, r25
    6a1a:	a2 2c       	mov	r10, r2
    6a1c:	b3 2c       	mov	r11, r3
    6a1e:	c4 2c       	mov	r12, r4
    6a20:	d5 2c       	mov	r13, r5
    6a22:	e6 2c       	mov	r14, r6
    6a24:	f7 2c       	mov	r15, r7
    6a26:	08 2d       	mov	r16, r8
    6a28:	19 2d       	mov	r17, r9
    6a2a:	2a 2d       	mov	r18, r10
    6a2c:	3b 2d       	mov	r19, r11
    6a2e:	4c 2d       	mov	r20, r12
    6a30:	5d 2d       	mov	r21, r13
    6a32:	6e 2d       	mov	r22, r14
    6a34:	7f 2d       	mov	r23, r15
    6a36:	80 2f       	mov	r24, r16
    6a38:	91 2f       	mov	r25, r17
    6a3a:	29 51       	subi	r18, 0x19	; 25
    6a3c:	3c 4f       	sbci	r19, 0xFC	; 252
    6a3e:	4f 4f       	sbci	r20, 0xFF	; 255
    6a40:	5f 4f       	sbci	r21, 0xFF	; 255
    6a42:	6f 4f       	sbci	r22, 0xFF	; 255
    6a44:	7f 4f       	sbci	r23, 0xFF	; 255
    6a46:	8f 4f       	sbci	r24, 0xFF	; 255
    6a48:	9f 4f       	sbci	r25, 0xFF	; 255
    6a4a:	a2 2e       	mov	r10, r18
    6a4c:	b3 2e       	mov	r11, r19
    6a4e:	c4 2e       	mov	r12, r20
    6a50:	d5 2e       	mov	r13, r21
    6a52:	e6 2e       	mov	r14, r22
    6a54:	f7 2e       	mov	r15, r23
    6a56:	08 2f       	mov	r16, r24
    6a58:	19 2f       	mov	r17, r25
    6a5a:	2a 2d       	mov	r18, r10
    6a5c:	3b 2d       	mov	r19, r11
    6a5e:	4c 2d       	mov	r20, r12
    6a60:	5d 2d       	mov	r21, r13
    6a62:	6e 2d       	mov	r22, r14
    6a64:	7f 2d       	mov	r23, r15
    6a66:	80 2f       	mov	r24, r16
    6a68:	91 2f       	mov	r25, r17
    6a6a:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    6a6e:	dc 01       	movw	r26, r24
    6a70:	cb 01       	movw	r24, r22
    6a72:	20 e0       	ldi	r18, 0x00	; 0
    6a74:	30 e0       	ldi	r19, 0x00	; 0
    6a76:	4a e7       	ldi	r20, 0x7A	; 122
    6a78:	54 e4       	ldi	r21, 0x44	; 68
    6a7a:	bc 01       	movw	r22, r24
    6a7c:	cd 01       	movw	r24, r26
    6a7e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    6a82:	dc 01       	movw	r26, r24
    6a84:	cb 01       	movw	r24, r22
    6a86:	bc 01       	movw	r22, r24
    6a88:	cd 01       	movw	r24, r26
    6a8a:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    6a8e:	a2 2e       	mov	r10, r18
    6a90:	b3 2e       	mov	r11, r19
    6a92:	c4 2e       	mov	r12, r20
    6a94:	d5 2e       	mov	r13, r21
    6a96:	e6 2e       	mov	r14, r22
    6a98:	f7 2e       	mov	r15, r23
    6a9a:	08 2f       	mov	r16, r24
    6a9c:	19 2f       	mov	r17, r25
    6a9e:	d6 01       	movw	r26, r12
    6aa0:	c5 01       	movw	r24, r10
    6aa2:	bc 01       	movw	r22, r24
    6aa4:	cd 01       	movw	r24, r26
    6aa6:	0e 94 2a 21 	call	0x4254	; 0x4254 <__portable_avr_delay_cycles>

	ioport_set_pin_level(GSM_DTR1_DRV, HIGH);	// Disable SIM808 (SLEEP mode)
    6aaa:	61 e0       	ldi	r22, 0x01	; 1
    6aac:	89 e2       	ldi	r24, 0x29	; 41
    6aae:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
	delay_ms(100);
    6ab2:	0e 94 1e 21 	call	0x423c	; 0x423c <sysclk_get_cpu_hz>
    6ab6:	dc 01       	movw	r26, r24
    6ab8:	cb 01       	movw	r24, r22
    6aba:	9c 01       	movw	r18, r24
    6abc:	ad 01       	movw	r20, r26
    6abe:	60 e0       	ldi	r22, 0x00	; 0
    6ac0:	70 e0       	ldi	r23, 0x00	; 0
    6ac2:	cb 01       	movw	r24, r22
    6ac4:	82 2e       	mov	r8, r18
    6ac6:	93 2e       	mov	r9, r19
    6ac8:	a4 2e       	mov	r10, r20
    6aca:	b5 2e       	mov	r11, r21
    6acc:	c6 2e       	mov	r12, r22
    6ace:	d7 2e       	mov	r13, r23
    6ad0:	e8 2e       	mov	r14, r24
    6ad2:	f9 2e       	mov	r15, r25
    6ad4:	28 2d       	mov	r18, r8
    6ad6:	39 2d       	mov	r19, r9
    6ad8:	4a 2d       	mov	r20, r10
    6ada:	5b 2d       	mov	r21, r11
    6adc:	6c 2d       	mov	r22, r12
    6ade:	7d 2d       	mov	r23, r13
    6ae0:	8e 2d       	mov	r24, r14
    6ae2:	9f 2d       	mov	r25, r15
    6ae4:	02 e0       	ldi	r16, 0x02	; 2
    6ae6:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    6aea:	29 8b       	std	Y+17, r18	; 0x11
    6aec:	3a 8b       	std	Y+18, r19	; 0x12
    6aee:	4b 8b       	std	Y+19, r20	; 0x13
    6af0:	5c 8b       	std	Y+20, r21	; 0x14
    6af2:	6d 8b       	std	Y+21, r22	; 0x15
    6af4:	7e 8b       	std	Y+22, r23	; 0x16
    6af6:	8f 8b       	std	Y+23, r24	; 0x17
    6af8:	98 8f       	std	Y+24, r25	; 0x18
    6afa:	89 88       	ldd	r8, Y+17	; 0x11
    6afc:	9a 88       	ldd	r9, Y+18	; 0x12
    6afe:	ab 88       	ldd	r10, Y+19	; 0x13
    6b00:	bc 88       	ldd	r11, Y+20	; 0x14
    6b02:	cd 88       	ldd	r12, Y+21	; 0x15
    6b04:	de 88       	ldd	r13, Y+22	; 0x16
    6b06:	ef 88       	ldd	r14, Y+23	; 0x17
    6b08:	f8 8c       	ldd	r15, Y+24	; 0x18
    6b0a:	28 2d       	mov	r18, r8
    6b0c:	39 2d       	mov	r19, r9
    6b0e:	4a 2d       	mov	r20, r10
    6b10:	5b 2d       	mov	r21, r11
    6b12:	6c 2d       	mov	r22, r12
    6b14:	7d 2d       	mov	r23, r13
    6b16:	8e 2d       	mov	r24, r14
    6b18:	9f 2d       	mov	r25, r15
    6b1a:	02 e0       	ldi	r16, 0x02	; 2
    6b1c:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    6b20:	29 8f       	std	Y+25, r18	; 0x19
    6b22:	3a 8f       	std	Y+26, r19	; 0x1a
    6b24:	4b 8f       	std	Y+27, r20	; 0x1b
    6b26:	5c 8f       	std	Y+28, r21	; 0x1c
    6b28:	6d 8f       	std	Y+29, r22	; 0x1d
    6b2a:	7e 8f       	std	Y+30, r23	; 0x1e
    6b2c:	8f 8f       	std	Y+31, r24	; 0x1f
    6b2e:	98 a3       	std	Y+32, r25	; 0x20
    6b30:	28 2d       	mov	r18, r8
    6b32:	39 2d       	mov	r19, r9
    6b34:	4a 2d       	mov	r20, r10
    6b36:	5b 2d       	mov	r21, r11
    6b38:	6c 2d       	mov	r22, r12
    6b3a:	7d 2d       	mov	r23, r13
    6b3c:	8e 2d       	mov	r24, r14
    6b3e:	9f 2d       	mov	r25, r15
    6b40:	a9 8c       	ldd	r10, Y+25	; 0x19
    6b42:	ba 8c       	ldd	r11, Y+26	; 0x1a
    6b44:	cb 8c       	ldd	r12, Y+27	; 0x1b
    6b46:	dc 8c       	ldd	r13, Y+28	; 0x1c
    6b48:	ed 8c       	ldd	r14, Y+29	; 0x1d
    6b4a:	fe 8c       	ldd	r15, Y+30	; 0x1e
    6b4c:	0f 8d       	ldd	r16, Y+31	; 0x1f
    6b4e:	18 a1       	ldd	r17, Y+32	; 0x20
    6b50:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    6b54:	82 2e       	mov	r8, r18
    6b56:	93 2e       	mov	r9, r19
    6b58:	a4 2e       	mov	r10, r20
    6b5a:	b5 2e       	mov	r11, r21
    6b5c:	c6 2e       	mov	r12, r22
    6b5e:	d7 2e       	mov	r13, r23
    6b60:	e8 2e       	mov	r14, r24
    6b62:	f9 2e       	mov	r15, r25
    6b64:	28 2d       	mov	r18, r8
    6b66:	39 2d       	mov	r19, r9
    6b68:	4a 2d       	mov	r20, r10
    6b6a:	5b 2d       	mov	r21, r11
    6b6c:	6c 2d       	mov	r22, r12
    6b6e:	7d 2d       	mov	r23, r13
    6b70:	8e 2d       	mov	r24, r14
    6b72:	9f 2d       	mov	r25, r15
    6b74:	02 e0       	ldi	r16, 0x02	; 2
    6b76:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    6b7a:	29 a3       	std	Y+33, r18	; 0x21
    6b7c:	3a a3       	std	Y+34, r19	; 0x22
    6b7e:	4b a3       	std	Y+35, r20	; 0x23
    6b80:	5c a3       	std	Y+36, r21	; 0x24
    6b82:	6d a3       	std	Y+37, r22	; 0x25
    6b84:	7e a3       	std	Y+38, r23	; 0x26
    6b86:	8f a3       	std	Y+39, r24	; 0x27
    6b88:	98 a7       	std	Y+40, r25	; 0x28
    6b8a:	28 2d       	mov	r18, r8
    6b8c:	39 2d       	mov	r19, r9
    6b8e:	4a 2d       	mov	r20, r10
    6b90:	5b 2d       	mov	r21, r11
    6b92:	6c 2d       	mov	r22, r12
    6b94:	7d 2d       	mov	r23, r13
    6b96:	8e 2d       	mov	r24, r14
    6b98:	9f 2d       	mov	r25, r15
    6b9a:	a9 a0       	ldd	r10, Y+33	; 0x21
    6b9c:	ba a0       	ldd	r11, Y+34	; 0x22
    6b9e:	cb a0       	ldd	r12, Y+35	; 0x23
    6ba0:	dc a0       	ldd	r13, Y+36	; 0x24
    6ba2:	ed a0       	ldd	r14, Y+37	; 0x25
    6ba4:	fe a0       	ldd	r15, Y+38	; 0x26
    6ba6:	0f a1       	ldd	r16, Y+39	; 0x27
    6ba8:	18 a5       	ldd	r17, Y+40	; 0x28
    6baa:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    6bae:	22 2e       	mov	r2, r18
    6bb0:	33 2e       	mov	r3, r19
    6bb2:	44 2e       	mov	r4, r20
    6bb4:	55 2e       	mov	r5, r21
    6bb6:	66 2e       	mov	r6, r22
    6bb8:	77 2e       	mov	r7, r23
    6bba:	88 2e       	mov	r8, r24
    6bbc:	99 2e       	mov	r9, r25
    6bbe:	0f 2e       	mov	r0, r31
    6bc0:	f6 e0       	ldi	r31, 0x06	; 6
    6bc2:	af 2e       	mov	r10, r31
    6bc4:	f0 2d       	mov	r31, r0
    6bc6:	b1 2c       	mov	r11, r1
    6bc8:	c1 2c       	mov	r12, r1
    6bca:	d1 2c       	mov	r13, r1
    6bcc:	e1 2c       	mov	r14, r1
    6bce:	f1 2c       	mov	r15, r1
    6bd0:	00 e0       	ldi	r16, 0x00	; 0
    6bd2:	10 e0       	ldi	r17, 0x00	; 0
    6bd4:	22 2d       	mov	r18, r2
    6bd6:	33 2d       	mov	r19, r3
    6bd8:	44 2d       	mov	r20, r4
    6bda:	55 2d       	mov	r21, r5
    6bdc:	66 2d       	mov	r22, r6
    6bde:	77 2d       	mov	r23, r7
    6be0:	88 2d       	mov	r24, r8
    6be2:	99 2d       	mov	r25, r9
    6be4:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    6be8:	22 2e       	mov	r2, r18
    6bea:	33 2e       	mov	r3, r19
    6bec:	44 2e       	mov	r4, r20
    6bee:	55 2e       	mov	r5, r21
    6bf0:	66 2e       	mov	r6, r22
    6bf2:	77 2e       	mov	r7, r23
    6bf4:	88 2e       	mov	r8, r24
    6bf6:	99 2e       	mov	r9, r25
    6bf8:	a2 2c       	mov	r10, r2
    6bfa:	b3 2c       	mov	r11, r3
    6bfc:	c4 2c       	mov	r12, r4
    6bfe:	d5 2c       	mov	r13, r5
    6c00:	e6 2c       	mov	r14, r6
    6c02:	f7 2c       	mov	r15, r7
    6c04:	08 2d       	mov	r16, r8
    6c06:	19 2d       	mov	r17, r9
    6c08:	2a 2d       	mov	r18, r10
    6c0a:	3b 2d       	mov	r19, r11
    6c0c:	4c 2d       	mov	r20, r12
    6c0e:	5d 2d       	mov	r21, r13
    6c10:	6e 2d       	mov	r22, r14
    6c12:	7f 2d       	mov	r23, r15
    6c14:	80 2f       	mov	r24, r16
    6c16:	91 2f       	mov	r25, r17
    6c18:	29 51       	subi	r18, 0x19	; 25
    6c1a:	3c 4f       	sbci	r19, 0xFC	; 252
    6c1c:	4f 4f       	sbci	r20, 0xFF	; 255
    6c1e:	5f 4f       	sbci	r21, 0xFF	; 255
    6c20:	6f 4f       	sbci	r22, 0xFF	; 255
    6c22:	7f 4f       	sbci	r23, 0xFF	; 255
    6c24:	8f 4f       	sbci	r24, 0xFF	; 255
    6c26:	9f 4f       	sbci	r25, 0xFF	; 255
    6c28:	a2 2e       	mov	r10, r18
    6c2a:	b3 2e       	mov	r11, r19
    6c2c:	c4 2e       	mov	r12, r20
    6c2e:	d5 2e       	mov	r13, r21
    6c30:	e6 2e       	mov	r14, r22
    6c32:	f7 2e       	mov	r15, r23
    6c34:	08 2f       	mov	r16, r24
    6c36:	19 2f       	mov	r17, r25
    6c38:	2a 2d       	mov	r18, r10
    6c3a:	3b 2d       	mov	r19, r11
    6c3c:	4c 2d       	mov	r20, r12
    6c3e:	5d 2d       	mov	r21, r13
    6c40:	6e 2d       	mov	r22, r14
    6c42:	7f 2d       	mov	r23, r15
    6c44:	80 2f       	mov	r24, r16
    6c46:	91 2f       	mov	r25, r17
    6c48:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    6c4c:	dc 01       	movw	r26, r24
    6c4e:	cb 01       	movw	r24, r22
    6c50:	20 e0       	ldi	r18, 0x00	; 0
    6c52:	30 e0       	ldi	r19, 0x00	; 0
    6c54:	4a e7       	ldi	r20, 0x7A	; 122
    6c56:	54 e4       	ldi	r21, 0x44	; 68
    6c58:	bc 01       	movw	r22, r24
    6c5a:	cd 01       	movw	r24, r26
    6c5c:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    6c60:	dc 01       	movw	r26, r24
    6c62:	cb 01       	movw	r24, r22
    6c64:	bc 01       	movw	r22, r24
    6c66:	cd 01       	movw	r24, r26
    6c68:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    6c6c:	a2 2e       	mov	r10, r18
    6c6e:	b3 2e       	mov	r11, r19
    6c70:	c4 2e       	mov	r12, r20
    6c72:	d5 2e       	mov	r13, r21
    6c74:	e6 2e       	mov	r14, r22
    6c76:	f7 2e       	mov	r15, r23
    6c78:	08 2f       	mov	r16, r24
    6c7a:	19 2f       	mov	r17, r25
    6c7c:	d6 01       	movw	r26, r12
    6c7e:	c5 01       	movw	r24, r10
    6c80:	bc 01       	movw	r22, r24
    6c82:	cd 01       	movw	r24, r26
    6c84:	0e 94 2a 21 	call	0x4254	; 0x4254 <__portable_avr_delay_cycles>

	/* Enable the GSM_RESETn */
	ioport_set_pin_level(GSM_RESET_DRV_GPIO, LOW);
    6c88:	60 e0       	ldi	r22, 0x00	; 0
    6c8a:	85 e2       	ldi	r24, 0x25	; 37
    6c8c:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>

	/* Power reduction: disable power of USARTF0 */
	PR_PRPF |= PR_USART0_bm;
    6c90:	86 e7       	ldi	r24, 0x76	; 118
    6c92:	90 e0       	ldi	r25, 0x00	; 0
    6c94:	26 e7       	ldi	r18, 0x76	; 118
    6c96:	30 e0       	ldi	r19, 0x00	; 0
    6c98:	f9 01       	movw	r30, r18
    6c9a:	20 81       	ld	r18, Z
    6c9c:	20 61       	ori	r18, 0x10	; 16
    6c9e:	fc 01       	movw	r30, r24
    6ca0:	20 83       	st	Z, r18
}
    6ca2:	00 00       	nop
    6ca4:	a8 96       	adiw	r28, 0x28	; 40
    6ca6:	cd bf       	out	0x3d, r28	; 61
    6ca8:	de bf       	out	0x3e, r29	; 62
    6caa:	df 91       	pop	r29
    6cac:	cf 91       	pop	r28
    6cae:	1f 91       	pop	r17
    6cb0:	0f 91       	pop	r16
    6cb2:	ff 90       	pop	r15
    6cb4:	ef 90       	pop	r14
    6cb6:	df 90       	pop	r13
    6cb8:	cf 90       	pop	r12
    6cba:	bf 90       	pop	r11
    6cbc:	af 90       	pop	r10
    6cbe:	9f 90       	pop	r9
    6cc0:	8f 90       	pop	r8
    6cc2:	7f 90       	pop	r7
    6cc4:	6f 90       	pop	r6
    6cc6:	5f 90       	pop	r5
    6cc8:	4f 90       	pop	r4
    6cca:	3f 90       	pop	r3
    6ccc:	2f 90       	pop	r2
    6cce:	08 95       	ret

00006cd0 <serial_send_gns_urc>:

void serial_send_gns_urc(uint8_t val)
{
    6cd0:	cf 93       	push	r28
    6cd2:	df 93       	push	r29
    6cd4:	00 d0       	rcall	.+0      	; 0x6cd6 <serial_send_gns_urc+0x6>
    6cd6:	cd b7       	in	r28, 0x3d	; 61
    6cd8:	de b7       	in	r29, 0x3e	; 62
    6cda:	8b 83       	std	Y+3, r24	; 0x03
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_03, val);
    6cdc:	8b 81       	ldd	r24, Y+3	; 0x03
    6cde:	88 2f       	mov	r24, r24
    6ce0:	90 e0       	ldi	r25, 0x00	; 0
    6ce2:	29 2f       	mov	r18, r25
    6ce4:	2f 93       	push	r18
    6ce6:	8f 93       	push	r24
    6ce8:	8d e3       	ldi	r24, 0x3D	; 61
    6cea:	96 e0       	ldi	r25, 0x06	; 6
    6cec:	89 2f       	mov	r24, r25
    6cee:	8f 93       	push	r24
    6cf0:	8d e3       	ldi	r24, 0x3D	; 61
    6cf2:	96 e0       	ldi	r25, 0x06	; 6
    6cf4:	8f 93       	push	r24
    6cf6:	1f 92       	push	r1
    6cf8:	80 e8       	ldi	r24, 0x80	; 128
    6cfa:	8f 93       	push	r24
    6cfc:	89 eb       	ldi	r24, 0xB9	; 185
    6cfe:	9a e2       	ldi	r25, 0x2A	; 42
    6d00:	89 2f       	mov	r24, r25
    6d02:	8f 93       	push	r24
    6d04:	89 eb       	ldi	r24, 0xB9	; 185
    6d06:	9a e2       	ldi	r25, 0x2A	; 42
    6d08:	8f 93       	push	r24
    6d0a:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    6d0e:	2d b7       	in	r18, 0x3d	; 61
    6d10:	3e b7       	in	r19, 0x3e	; 62
    6d12:	28 5f       	subi	r18, 0xF8	; 248
    6d14:	3f 4f       	sbci	r19, 0xFF	; 255
    6d16:	cd bf       	out	0x3d, r28	; 61
    6d18:	de bf       	out	0x3e, r29	; 62
    6d1a:	89 83       	std	Y+1, r24	; 0x01
    6d1c:	9a 83       	std	Y+2, r25	; 0x02
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    6d1e:	89 81       	ldd	r24, Y+1	; 0x01
    6d20:	68 2f       	mov	r22, r24
    6d22:	89 eb       	ldi	r24, 0xB9	; 185
    6d24:	9a e2       	ldi	r25, 0x2A	; 42
    6d26:	0e 94 12 24 	call	0x4824	; 0x4824 <serial_sim808_sendAndResponse>
}
    6d2a:	00 00       	nop
    6d2c:	23 96       	adiw	r28, 0x03	; 3
    6d2e:	cd bf       	out	0x3d, r28	; 61
    6d30:	de bf       	out	0x3e, r29	; 62
    6d32:	df 91       	pop	r29
    6d34:	cf 91       	pop	r28
    6d36:	08 95       	ret

00006d38 <serial_filter_inStream>:

/*static*/ bool serial_filter_inStream(const char* buf, uint16_t len)
{
    6d38:	2f 92       	push	r2
    6d3a:	3f 92       	push	r3
    6d3c:	4f 92       	push	r4
    6d3e:	5f 92       	push	r5
    6d40:	6f 92       	push	r6
    6d42:	7f 92       	push	r7
    6d44:	8f 92       	push	r8
    6d46:	9f 92       	push	r9
    6d48:	af 92       	push	r10
    6d4a:	bf 92       	push	r11
    6d4c:	cf 92       	push	r12
    6d4e:	df 92       	push	r13
    6d50:	ef 92       	push	r14
    6d52:	ff 92       	push	r15
    6d54:	0f 93       	push	r16
    6d56:	1f 93       	push	r17
    6d58:	cf 93       	push	r28
    6d5a:	df 93       	push	r29
    6d5c:	cd b7       	in	r28, 0x3d	; 61
    6d5e:	de b7       	in	r29, 0x3e	; 62
    6d60:	ca 55       	subi	r28, 0x5A	; 90
    6d62:	d1 09       	sbc	r29, r1
    6d64:	cd bf       	out	0x3d, r28	; 61
    6d66:	de bf       	out	0x3e, r29	; 62
    6d68:	9e 01       	movw	r18, r28
    6d6a:	29 5b       	subi	r18, 0xB9	; 185
    6d6c:	3f 4f       	sbci	r19, 0xFF	; 255
    6d6e:	f9 01       	movw	r30, r18
    6d70:	80 83       	st	Z, r24
    6d72:	91 83       	std	Z+1, r25	; 0x01
    6d74:	ce 01       	movw	r24, r28
    6d76:	87 5b       	subi	r24, 0xB7	; 183
    6d78:	9f 4f       	sbci	r25, 0xFF	; 255
    6d7a:	fc 01       	movw	r30, r24
    6d7c:	60 83       	st	Z, r22
    6d7e:	71 83       	std	Z+1, r23	; 0x01
	/* Sanity check for minimum length */
	if (!len) {
    6d80:	ce 01       	movw	r24, r28
    6d82:	87 5b       	subi	r24, 0xB7	; 183
    6d84:	9f 4f       	sbci	r25, 0xFF	; 255
    6d86:	fc 01       	movw	r30, r24
    6d88:	80 81       	ld	r24, Z
    6d8a:	91 81       	ldd	r25, Z+1	; 0x01
    6d8c:	89 2b       	or	r24, r25
    6d8e:	11 f4       	brne	.+4      	; 0x6d94 <serial_filter_inStream+0x5c>
		return true;
    6d90:	81 e0       	ldi	r24, 0x01	; 1
    6d92:	45 c7       	rjmp	.+3722   	; 0x7c1e <serial_filter_inStream+0xee6>
    6d94:	8f ed       	ldi	r24, 0xDF	; 223
    6d96:	96 e0       	ldi	r25, 0x06	; 6
    6d98:	89 a7       	std	Y+41, r24	; 0x29
    6d9a:	9a a7       	std	Y+42, r25	; 0x2a
static inline size_t strlen_P(const char * s);
#else
extern size_t __strlen_P(const char *) __ATTR_CONST__;  /* internal helper function */
__attribute__((__always_inline__)) static __inline__ size_t strlen_P(const char * s);
static __inline__ size_t strlen_P(const char *s) {
  return __builtin_constant_p(__builtin_strlen(s))
    6d9c:	89 a5       	ldd	r24, Y+41	; 0x29
    6d9e:	9a a5       	ldd	r25, Y+42	; 0x2a
    6da0:	0f 94 9e 3c 	call	0x2793c	; 0x2793c <__strlen_P>
	}

	/* Check for +UGNSINF sentence reply */
	const int gnsInf_len = strlen_P(PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R);
    6da4:	8e 87       	std	Y+14, r24	; 0x0e
    6da6:	9f 87       	std	Y+15, r25	; 0x0f

	const char* lineEnd_ptr = strchr(buf, '\n');
    6da8:	ce 01       	movw	r24, r28
    6daa:	89 5b       	subi	r24, 0xB9	; 185
    6dac:	9f 4f       	sbci	r25, 0xFF	; 255
    6dae:	fc 01       	movw	r30, r24
    6db0:	80 81       	ld	r24, Z
    6db2:	91 81       	ldd	r25, Z+1	; 0x01
    6db4:	6a e0       	ldi	r22, 0x0A	; 10
    6db6:	70 e0       	ldi	r23, 0x00	; 0
    6db8:	0f 94 0f 3d 	call	0x27a1e	; 0x27a1e <strchr>
    6dbc:	88 8b       	std	Y+16, r24	; 0x10
    6dbe:	99 8b       	std	Y+17, r25	; 0x11
	const int lineEnd_idx = lineEnd_ptr ?  (lineEnd_ptr - buf) : (len - 1);
    6dc0:	88 89       	ldd	r24, Y+16	; 0x10
    6dc2:	99 89       	ldd	r25, Y+17	; 0x11
    6dc4:	89 2b       	or	r24, r25
    6dc6:	69 f0       	breq	.+26     	; 0x6de2 <serial_filter_inStream+0xaa>
    6dc8:	28 89       	ldd	r18, Y+16	; 0x10
    6dca:	39 89       	ldd	r19, Y+17	; 0x11
    6dcc:	ce 01       	movw	r24, r28
    6dce:	89 5b       	subi	r24, 0xB9	; 185
    6dd0:	9f 4f       	sbci	r25, 0xFF	; 255
    6dd2:	fc 01       	movw	r30, r24
    6dd4:	80 81       	ld	r24, Z
    6dd6:	91 81       	ldd	r25, Z+1	; 0x01
    6dd8:	a9 01       	movw	r20, r18
    6dda:	48 1b       	sub	r20, r24
    6ddc:	59 0b       	sbc	r21, r25
    6dde:	ca 01       	movw	r24, r20
    6de0:	07 c0       	rjmp	.+14     	; 0x6df0 <serial_filter_inStream+0xb8>
    6de2:	ce 01       	movw	r24, r28
    6de4:	87 5b       	subi	r24, 0xB7	; 183
    6de6:	9f 4f       	sbci	r25, 0xFF	; 255
    6de8:	fc 01       	movw	r30, r24
    6dea:	80 81       	ld	r24, Z
    6dec:	91 81       	ldd	r25, Z+1	; 0x01
    6dee:	01 97       	sbiw	r24, 0x01	; 1
    6df0:	8a 8b       	std	Y+18, r24	; 0x12
    6df2:	9b 8b       	std	Y+19, r25	; 0x13

	const char* gnsInf_ptr = strstr_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R);
    6df4:	ce 01       	movw	r24, r28
    6df6:	89 5b       	subi	r24, 0xB9	; 185
    6df8:	9f 4f       	sbci	r25, 0xFF	; 255
    6dfa:	fc 01       	movw	r30, r24
    6dfc:	80 81       	ld	r24, Z
    6dfe:	91 81       	ldd	r25, Z+1	; 0x01
    6e00:	6f ed       	ldi	r22, 0xDF	; 223
    6e02:	76 e0       	ldi	r23, 0x06	; 6
    6e04:	0f 94 d8 3c 	call	0x279b0	; 0x279b0 <strstr_P>
    6e08:	8c 8b       	std	Y+20, r24	; 0x14
    6e0a:	9d 8b       	std	Y+21, r25	; 0x15
	const int gnsInf_idx = gnsInf_ptr ?  (gnsInf_ptr - buf) : (len - 1);
    6e0c:	8c 89       	ldd	r24, Y+20	; 0x14
    6e0e:	9d 89       	ldd	r25, Y+21	; 0x15
    6e10:	89 2b       	or	r24, r25
    6e12:	69 f0       	breq	.+26     	; 0x6e2e <serial_filter_inStream+0xf6>
    6e14:	2c 89       	ldd	r18, Y+20	; 0x14
    6e16:	3d 89       	ldd	r19, Y+21	; 0x15
    6e18:	ce 01       	movw	r24, r28
    6e1a:	89 5b       	subi	r24, 0xB9	; 185
    6e1c:	9f 4f       	sbci	r25, 0xFF	; 255
    6e1e:	fc 01       	movw	r30, r24
    6e20:	80 81       	ld	r24, Z
    6e22:	91 81       	ldd	r25, Z+1	; 0x01
    6e24:	a9 01       	movw	r20, r18
    6e26:	48 1b       	sub	r20, r24
    6e28:	59 0b       	sbc	r21, r25
    6e2a:	ca 01       	movw	r24, r20
    6e2c:	07 c0       	rjmp	.+14     	; 0x6e3c <serial_filter_inStream+0x104>
    6e2e:	ce 01       	movw	r24, r28
    6e30:	87 5b       	subi	r24, 0xB7	; 183
    6e32:	9f 4f       	sbci	r25, 0xFF	; 255
    6e34:	fc 01       	movw	r30, r24
    6e36:	80 81       	ld	r24, Z
    6e38:	91 81       	ldd	r25, Z+1	; 0x01
    6e3a:	01 97       	sbiw	r24, 0x01	; 1
    6e3c:	8e 8b       	std	Y+22, r24	; 0x16
    6e3e:	9f 8b       	std	Y+23, r25	; 0x17

	const char* rxOk_ptr = strstr_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R);
    6e40:	ce 01       	movw	r24, r28
    6e42:	89 5b       	subi	r24, 0xB9	; 185
    6e44:	9f 4f       	sbci	r25, 0xFF	; 255
    6e46:	fc 01       	movw	r30, r24
    6e48:	80 81       	ld	r24, Z
    6e4a:	91 81       	ldd	r25, Z+1	; 0x01
    6e4c:	6c ed       	ldi	r22, 0xDC	; 220
    6e4e:	76 e0       	ldi	r23, 0x06	; 6
    6e50:	0f 94 d8 3c 	call	0x279b0	; 0x279b0 <strstr_P>
    6e54:	88 8f       	std	Y+24, r24	; 0x18
    6e56:	99 8f       	std	Y+25, r25	; 0x19
	if (rxOk_ptr) {
    6e58:	88 8d       	ldd	r24, Y+24	; 0x18
    6e5a:	99 8d       	ldd	r25, Y+25	; 0x19
    6e5c:	89 2b       	or	r24, r25
    6e5e:	19 f0       	breq	.+6      	; 0x6e66 <serial_filter_inStream+0x12e>
		g_usart1_rx_OK = true;
    6e60:	81 e0       	ldi	r24, 0x01	; 1
    6e62:	80 93 6f 25 	sts	0x256F, r24	; 0x80256f <g_usart1_rx_OK>
	}

	/* Responders for SIM808 initiated requests/status */
	if (g_gsm_enable && g_gsm_aprs_enable) {
    6e66:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
    6e6a:	88 23       	and	r24, r24
    6e6c:	09 f4       	brne	.+2      	; 0x6e70 <serial_filter_inStream+0x138>
    6e6e:	be c1       	rjmp	.+892    	; 0x71ec <serial_filter_inStream+0x4b4>
    6e70:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
    6e74:	88 23       	and	r24, r24
    6e76:	09 f4       	brne	.+2      	; 0x6e7a <serial_filter_inStream+0x142>
    6e78:	b9 c1       	rjmp	.+882    	; 0x71ec <serial_filter_inStream+0x4b4>
		int val[2] = { 0 };
    6e7a:	1b a6       	std	Y+43, r1	; 0x2b
    6e7c:	1c a6       	std	Y+44, r1	; 0x2c
    6e7e:	1d a6       	std	Y+45, r1	; 0x2d
    6e80:	1e a6       	std	Y+46, r1	; 0x2e
		char outStr[2][4] = { 0 };
    6e82:	28 e0       	ldi	r18, 0x08	; 8
    6e84:	ce 01       	movw	r24, r28
    6e86:	8f 96       	adiw	r24, 0x2f	; 47
    6e88:	fc 01       	movw	r30, r24
    6e8a:	32 2f       	mov	r19, r18
    6e8c:	11 92       	st	Z+, r1
    6e8e:	3a 95       	dec	r19
    6e90:	e9 f7       	brne	.-6      	; 0x6e8c <serial_filter_inStream+0x154>

		if (10 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DDSS,
    6e92:	ce 01       	movw	r24, r28
    6e94:	8f 96       	adiw	r24, 0x2f	; 47
    6e96:	07 96       	adiw	r24, 0x07	; 7
    6e98:	29 2f       	mov	r18, r25
    6e9a:	2f 93       	push	r18
    6e9c:	8f 93       	push	r24
    6e9e:	ce 01       	movw	r24, r28
    6ea0:	8f 96       	adiw	r24, 0x2f	; 47
    6ea2:	06 96       	adiw	r24, 0x06	; 6
    6ea4:	29 2f       	mov	r18, r25
    6ea6:	2f 93       	push	r18
    6ea8:	8f 93       	push	r24
    6eaa:	ce 01       	movw	r24, r28
    6eac:	8f 96       	adiw	r24, 0x2f	; 47
    6eae:	05 96       	adiw	r24, 0x05	; 5
    6eb0:	29 2f       	mov	r18, r25
    6eb2:	2f 93       	push	r18
    6eb4:	8f 93       	push	r24
    6eb6:	ce 01       	movw	r24, r28
    6eb8:	8f 96       	adiw	r24, 0x2f	; 47
    6eba:	04 96       	adiw	r24, 0x04	; 4
    6ebc:	29 2f       	mov	r18, r25
    6ebe:	2f 93       	push	r18
    6ec0:	8f 93       	push	r24
    6ec2:	ce 01       	movw	r24, r28
    6ec4:	8f 96       	adiw	r24, 0x2f	; 47
    6ec6:	03 96       	adiw	r24, 0x03	; 3
    6ec8:	29 2f       	mov	r18, r25
    6eca:	2f 93       	push	r18
    6ecc:	8f 93       	push	r24
    6ece:	ce 01       	movw	r24, r28
    6ed0:	8f 96       	adiw	r24, 0x2f	; 47
    6ed2:	02 96       	adiw	r24, 0x02	; 2
    6ed4:	29 2f       	mov	r18, r25
    6ed6:	2f 93       	push	r18
    6ed8:	8f 93       	push	r24
    6eda:	ce 01       	movw	r24, r28
    6edc:	8f 96       	adiw	r24, 0x2f	; 47
    6ede:	01 96       	adiw	r24, 0x01	; 1
    6ee0:	29 2f       	mov	r18, r25
    6ee2:	2f 93       	push	r18
    6ee4:	8f 93       	push	r24
    6ee6:	ce 01       	movw	r24, r28
    6ee8:	8f 96       	adiw	r24, 0x2f	; 47
    6eea:	29 2f       	mov	r18, r25
    6eec:	2f 93       	push	r18
    6eee:	8f 93       	push	r24
    6ef0:	ce 01       	movw	r24, r28
    6ef2:	8b 96       	adiw	r24, 0x2b	; 43
    6ef4:	02 96       	adiw	r24, 0x02	; 2
    6ef6:	29 2f       	mov	r18, r25
    6ef8:	2f 93       	push	r18
    6efa:	8f 93       	push	r24
    6efc:	ce 01       	movw	r24, r28
    6efe:	8b 96       	adiw	r24, 0x2b	; 43
    6f00:	29 2f       	mov	r18, r25
    6f02:	2f 93       	push	r18
    6f04:	8f 93       	push	r24
    6f06:	86 e1       	ldi	r24, 0x16	; 22
    6f08:	97 e0       	ldi	r25, 0x07	; 7
    6f0a:	89 2f       	mov	r24, r25
    6f0c:	8f 93       	push	r24
    6f0e:	86 e1       	ldi	r24, 0x16	; 22
    6f10:	97 e0       	ldi	r25, 0x07	; 7
    6f12:	8f 93       	push	r24
    6f14:	ce 01       	movw	r24, r28
    6f16:	89 5b       	subi	r24, 0xB9	; 185
    6f18:	9f 4f       	sbci	r25, 0xFF	; 255
    6f1a:	fc 01       	movw	r30, r24
    6f1c:	21 81       	ldd	r18, Z+1	; 0x01
    6f1e:	2f 93       	push	r18
    6f20:	fc 01       	movw	r30, r24
    6f22:	80 81       	ld	r24, Z
    6f24:	8f 93       	push	r24
    6f26:	0f 94 31 3e 	call	0x27c62	; 0x27c62 <sscanf_P>
    6f2a:	2d b7       	in	r18, 0x3d	; 61
    6f2c:	3e b7       	in	r19, 0x3e	; 62
    6f2e:	28 5e       	subi	r18, 0xE8	; 232
    6f30:	3f 4f       	sbci	r19, 0xFF	; 255
    6f32:	cd bf       	out	0x3d, r28	; 61
    6f34:	de bf       	out	0x3e, r29	; 62
    6f36:	0a 97       	sbiw	r24, 0x0a	; 10
    6f38:	09 f0       	breq	.+2      	; 0x6f3c <serial_filter_inStream+0x204>
    6f3a:	42 c0       	rjmp	.+132    	; 0x6fc0 <serial_filter_inStream+0x288>
			&(val[0]), &(val[1]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[1] != C_GSM_CREG_STAT_REGHOME) && (val[1] != C_GSM_CREG_STAT_REGROAMING)) {
    6f3c:	8d a5       	ldd	r24, Y+45	; 0x2d
    6f3e:	9e a5       	ldd	r25, Y+46	; 0x2e
    6f40:	01 97       	sbiw	r24, 0x01	; 1
    6f42:	d9 f0       	breq	.+54     	; 0x6f7a <serial_filter_inStream+0x242>
    6f44:	8d a5       	ldd	r24, Y+45	; 0x2d
    6f46:	9e a5       	ldd	r25, Y+46	; 0x2e
    6f48:	05 97       	sbiw	r24, 0x05	; 5
    6f4a:	b9 f0       	breq	.+46     	; 0x6f7a <serial_filter_inStream+0x242>
				irqflags_t flags = cpu_irq_save();
    6f4c:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    6f50:	8a 8f       	std	Y+26, r24	; 0x1a
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
    6f52:	44 e0       	ldi	r20, 0x04	; 4
    6f54:	50 e0       	ldi	r21, 0x00	; 0
    6f56:	60 e0       	ldi	r22, 0x00	; 0
    6f58:	70 e0       	ldi	r23, 0x00	; 0
    6f5a:	88 ef       	ldi	r24, 0xF8	; 248
    6f5c:	97 e2       	ldi	r25, 0x27	; 39
    6f5e:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
    6f62:	44 e0       	ldi	r20, 0x04	; 4
    6f64:	50 e0       	ldi	r21, 0x00	; 0
    6f66:	60 e0       	ldi	r22, 0x00	; 0
    6f68:	70 e0       	ldi	r23, 0x00	; 0
    6f6a:	8c ef       	ldi	r24, 0xFC	; 252
    6f6c:	97 e2       	ldi	r25, 0x27	; 39
    6f6e:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
				cpu_irq_restore(flags);
    6f72:	8a 8d       	ldd	r24, Y+26	; 0x1a
    6f74:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>
		char outStr[2][4] = { 0 };

		if (10 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DDSS,
			&(val[0]), &(val[1]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[1] != C_GSM_CREG_STAT_REGHOME) && (val[1] != C_GSM_CREG_STAT_REGROAMING)) {
    6f78:	1e c0       	rjmp	.+60     	; 0x6fb6 <serial_filter_inStream+0x27e>
				irqflags_t flags = cpu_irq_save();
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
				cpu_irq_restore(flags);
			} else {
				irqflags_t flags = cpu_irq_save();
    6f7a:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    6f7e:	8b 8f       	std	Y+27, r24	; 0x1b
				memcpy(g_gsm_cell_lac, &(outStr[0][0]), sizeof(g_gsm_cell_lac));
    6f80:	8f a5       	ldd	r24, Y+47	; 0x2f
    6f82:	98 a9       	ldd	r25, Y+48	; 0x30
    6f84:	a9 a9       	ldd	r26, Y+49	; 0x31
    6f86:	ba a9       	ldd	r27, Y+50	; 0x32
    6f88:	80 93 f8 27 	sts	0x27F8, r24	; 0x8027f8 <g_gsm_cell_lac>
    6f8c:	90 93 f9 27 	sts	0x27F9, r25	; 0x8027f9 <g_gsm_cell_lac+0x1>
    6f90:	a0 93 fa 27 	sts	0x27FA, r26	; 0x8027fa <g_gsm_cell_lac+0x2>
    6f94:	b0 93 fb 27 	sts	0x27FB, r27	; 0x8027fb <g_gsm_cell_lac+0x3>
				memcpy(g_gsm_cell_ci,  &(outStr[1][0]), sizeof(g_gsm_cell_ci));
    6f98:	8b a9       	ldd	r24, Y+51	; 0x33
    6f9a:	9c a9       	ldd	r25, Y+52	; 0x34
    6f9c:	ad a9       	ldd	r26, Y+53	; 0x35
    6f9e:	be a9       	ldd	r27, Y+54	; 0x36
    6fa0:	80 93 fc 27 	sts	0x27FC, r24	; 0x8027fc <g_gsm_cell_ci>
    6fa4:	90 93 fd 27 	sts	0x27FD, r25	; 0x8027fd <g_gsm_cell_ci+0x1>
    6fa8:	a0 93 fe 27 	sts	0x27FE, r26	; 0x8027fe <g_gsm_cell_ci+0x2>
    6fac:	b0 93 ff 27 	sts	0x27FF, r27	; 0x8027ff <g_gsm_cell_ci+0x3>
				cpu_irq_restore(flags);
    6fb0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6fb2:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>
			}
			serial_gsm_rx_creg((uint8_t)val[1]);
    6fb6:	8d a5       	ldd	r24, Y+45	; 0x2d
    6fb8:	9e a5       	ldd	r25, Y+46	; 0x2e
    6fba:	0e 94 e7 25 	call	0x4bce	; 0x4bce <serial_gsm_rx_creg>
    6fbe:	16 c1       	rjmp	.+556    	; 0x71ec <serial_filter_inStream+0x4b4>

		} else if (9 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DSS,
    6fc0:	ce 01       	movw	r24, r28
    6fc2:	8f 96       	adiw	r24, 0x2f	; 47
    6fc4:	07 96       	adiw	r24, 0x07	; 7
    6fc6:	29 2f       	mov	r18, r25
    6fc8:	2f 93       	push	r18
    6fca:	8f 93       	push	r24
    6fcc:	ce 01       	movw	r24, r28
    6fce:	8f 96       	adiw	r24, 0x2f	; 47
    6fd0:	06 96       	adiw	r24, 0x06	; 6
    6fd2:	29 2f       	mov	r18, r25
    6fd4:	2f 93       	push	r18
    6fd6:	8f 93       	push	r24
    6fd8:	ce 01       	movw	r24, r28
    6fda:	8f 96       	adiw	r24, 0x2f	; 47
    6fdc:	05 96       	adiw	r24, 0x05	; 5
    6fde:	29 2f       	mov	r18, r25
    6fe0:	2f 93       	push	r18
    6fe2:	8f 93       	push	r24
    6fe4:	ce 01       	movw	r24, r28
    6fe6:	8f 96       	adiw	r24, 0x2f	; 47
    6fe8:	04 96       	adiw	r24, 0x04	; 4
    6fea:	29 2f       	mov	r18, r25
    6fec:	2f 93       	push	r18
    6fee:	8f 93       	push	r24
    6ff0:	ce 01       	movw	r24, r28
    6ff2:	8f 96       	adiw	r24, 0x2f	; 47
    6ff4:	03 96       	adiw	r24, 0x03	; 3
    6ff6:	29 2f       	mov	r18, r25
    6ff8:	2f 93       	push	r18
    6ffa:	8f 93       	push	r24
    6ffc:	ce 01       	movw	r24, r28
    6ffe:	8f 96       	adiw	r24, 0x2f	; 47
    7000:	02 96       	adiw	r24, 0x02	; 2
    7002:	29 2f       	mov	r18, r25
    7004:	2f 93       	push	r18
    7006:	8f 93       	push	r24
    7008:	ce 01       	movw	r24, r28
    700a:	8f 96       	adiw	r24, 0x2f	; 47
    700c:	01 96       	adiw	r24, 0x01	; 1
    700e:	29 2f       	mov	r18, r25
    7010:	2f 93       	push	r18
    7012:	8f 93       	push	r24
    7014:	ce 01       	movw	r24, r28
    7016:	8f 96       	adiw	r24, 0x2f	; 47
    7018:	29 2f       	mov	r18, r25
    701a:	2f 93       	push	r18
    701c:	8f 93       	push	r24
    701e:	ce 01       	movw	r24, r28
    7020:	8b 96       	adiw	r24, 0x2b	; 43
    7022:	29 2f       	mov	r18, r25
    7024:	2f 93       	push	r18
    7026:	8f 93       	push	r24
    7028:	86 ef       	ldi	r24, 0xF6	; 246
    702a:	96 e0       	ldi	r25, 0x06	; 6
    702c:	89 2f       	mov	r24, r25
    702e:	8f 93       	push	r24
    7030:	86 ef       	ldi	r24, 0xF6	; 246
    7032:	96 e0       	ldi	r25, 0x06	; 6
    7034:	8f 93       	push	r24
    7036:	ce 01       	movw	r24, r28
    7038:	89 5b       	subi	r24, 0xB9	; 185
    703a:	9f 4f       	sbci	r25, 0xFF	; 255
    703c:	fc 01       	movw	r30, r24
    703e:	21 81       	ldd	r18, Z+1	; 0x01
    7040:	2f 93       	push	r18
    7042:	fc 01       	movw	r30, r24
    7044:	80 81       	ld	r24, Z
    7046:	8f 93       	push	r24
    7048:	0f 94 31 3e 	call	0x27c62	; 0x27c62 <sscanf_P>
    704c:	2d b7       	in	r18, 0x3d	; 61
    704e:	3e b7       	in	r19, 0x3e	; 62
    7050:	2a 5e       	subi	r18, 0xEA	; 234
    7052:	3f 4f       	sbci	r19, 0xFF	; 255
    7054:	cd bf       	out	0x3d, r28	; 61
    7056:	de bf       	out	0x3e, r29	; 62
    7058:	09 97       	sbiw	r24, 0x09	; 9
    705a:	09 f0       	breq	.+2      	; 0x705e <serial_filter_inStream+0x326>
    705c:	42 c0       	rjmp	.+132    	; 0x70e2 <serial_filter_inStream+0x3aa>
			&(val[0]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[0] != C_GSM_CREG_STAT_REGHOME) && (val[0] != C_GSM_CREG_STAT_REGROAMING)) {
    705e:	8b a5       	ldd	r24, Y+43	; 0x2b
    7060:	9c a5       	ldd	r25, Y+44	; 0x2c
    7062:	01 97       	sbiw	r24, 0x01	; 1
    7064:	d9 f0       	breq	.+54     	; 0x709c <serial_filter_inStream+0x364>
    7066:	8b a5       	ldd	r24, Y+43	; 0x2b
    7068:	9c a5       	ldd	r25, Y+44	; 0x2c
    706a:	05 97       	sbiw	r24, 0x05	; 5
    706c:	b9 f0       	breq	.+46     	; 0x709c <serial_filter_inStream+0x364>
				irqflags_t flags = cpu_irq_save();
    706e:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    7072:	8c 8f       	std	Y+28, r24	; 0x1c
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
    7074:	44 e0       	ldi	r20, 0x04	; 4
    7076:	50 e0       	ldi	r21, 0x00	; 0
    7078:	60 e0       	ldi	r22, 0x00	; 0
    707a:	70 e0       	ldi	r23, 0x00	; 0
    707c:	88 ef       	ldi	r24, 0xF8	; 248
    707e:	97 e2       	ldi	r25, 0x27	; 39
    7080:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
    7084:	44 e0       	ldi	r20, 0x04	; 4
    7086:	50 e0       	ldi	r21, 0x00	; 0
    7088:	60 e0       	ldi	r22, 0x00	; 0
    708a:	70 e0       	ldi	r23, 0x00	; 0
    708c:	8c ef       	ldi	r24, 0xFC	; 252
    708e:	97 e2       	ldi	r25, 0x27	; 39
    7090:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
				cpu_irq_restore(flags);
    7094:	8c 8d       	ldd	r24, Y+28	; 0x1c
    7096:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>
			serial_gsm_rx_creg((uint8_t)val[1]);

		} else if (9 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DSS,
			&(val[0]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[0] != C_GSM_CREG_STAT_REGHOME) && (val[0] != C_GSM_CREG_STAT_REGROAMING)) {
    709a:	1e c0       	rjmp	.+60     	; 0x70d8 <serial_filter_inStream+0x3a0>
				irqflags_t flags = cpu_irq_save();
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
				cpu_irq_restore(flags);
			} else {
				irqflags_t flags = cpu_irq_save();
    709c:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    70a0:	8d 8f       	std	Y+29, r24	; 0x1d
				memcpy(g_gsm_cell_lac, &(outStr[0][0]), sizeof(g_gsm_cell_lac));
    70a2:	8f a5       	ldd	r24, Y+47	; 0x2f
    70a4:	98 a9       	ldd	r25, Y+48	; 0x30
    70a6:	a9 a9       	ldd	r26, Y+49	; 0x31
    70a8:	ba a9       	ldd	r27, Y+50	; 0x32
    70aa:	80 93 f8 27 	sts	0x27F8, r24	; 0x8027f8 <g_gsm_cell_lac>
    70ae:	90 93 f9 27 	sts	0x27F9, r25	; 0x8027f9 <g_gsm_cell_lac+0x1>
    70b2:	a0 93 fa 27 	sts	0x27FA, r26	; 0x8027fa <g_gsm_cell_lac+0x2>
    70b6:	b0 93 fb 27 	sts	0x27FB, r27	; 0x8027fb <g_gsm_cell_lac+0x3>
				memcpy(g_gsm_cell_ci,  &(outStr[1][0]), sizeof(g_gsm_cell_ci));
    70ba:	8b a9       	ldd	r24, Y+51	; 0x33
    70bc:	9c a9       	ldd	r25, Y+52	; 0x34
    70be:	ad a9       	ldd	r26, Y+53	; 0x35
    70c0:	be a9       	ldd	r27, Y+54	; 0x36
    70c2:	80 93 fc 27 	sts	0x27FC, r24	; 0x8027fc <g_gsm_cell_ci>
    70c6:	90 93 fd 27 	sts	0x27FD, r25	; 0x8027fd <g_gsm_cell_ci+0x1>
    70ca:	a0 93 fe 27 	sts	0x27FE, r26	; 0x8027fe <g_gsm_cell_ci+0x2>
    70ce:	b0 93 ff 27 	sts	0x27FF, r27	; 0x8027ff <g_gsm_cell_ci+0x3>
				cpu_irq_restore(flags);
    70d2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    70d4:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>
			}
			serial_gsm_rx_creg((uint8_t)val[0]);
    70d8:	8b a5       	ldd	r24, Y+43	; 0x2b
    70da:	9c a5       	ldd	r25, Y+44	; 0x2c
    70dc:	0e 94 e7 25 	call	0x4bce	; 0x4bce <serial_gsm_rx_creg>
    70e0:	85 c0       	rjmp	.+266    	; 0x71ec <serial_filter_inStream+0x4b4>

		} else if (2 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DD,
    70e2:	ce 01       	movw	r24, r28
    70e4:	8b 96       	adiw	r24, 0x2b	; 43
    70e6:	02 96       	adiw	r24, 0x02	; 2
    70e8:	29 2f       	mov	r18, r25
    70ea:	2f 93       	push	r18
    70ec:	8f 93       	push	r24
    70ee:	ce 01       	movw	r24, r28
    70f0:	8b 96       	adiw	r24, 0x2b	; 43
    70f2:	29 2f       	mov	r18, r25
    70f4:	2f 93       	push	r18
    70f6:	8f 93       	push	r24
    70f8:	89 ee       	ldi	r24, 0xE9	; 233
    70fa:	96 e0       	ldi	r25, 0x06	; 6
    70fc:	89 2f       	mov	r24, r25
    70fe:	8f 93       	push	r24
    7100:	89 ee       	ldi	r24, 0xE9	; 233
    7102:	96 e0       	ldi	r25, 0x06	; 6
    7104:	8f 93       	push	r24
    7106:	ce 01       	movw	r24, r28
    7108:	89 5b       	subi	r24, 0xB9	; 185
    710a:	9f 4f       	sbci	r25, 0xFF	; 255
    710c:	fc 01       	movw	r30, r24
    710e:	21 81       	ldd	r18, Z+1	; 0x01
    7110:	2f 93       	push	r18
    7112:	fc 01       	movw	r30, r24
    7114:	80 81       	ld	r24, Z
    7116:	8f 93       	push	r24
    7118:	0f 94 31 3e 	call	0x27c62	; 0x27c62 <sscanf_P>
    711c:	2d b7       	in	r18, 0x3d	; 61
    711e:	3e b7       	in	r19, 0x3e	; 62
    7120:	28 5f       	subi	r18, 0xF8	; 248
    7122:	3f 4f       	sbci	r19, 0xFF	; 255
    7124:	cd bf       	out	0x3d, r28	; 61
    7126:	de bf       	out	0x3e, r29	; 62
    7128:	02 97       	sbiw	r24, 0x02	; 2
    712a:	19 f5       	brne	.+70     	; 0x7172 <serial_filter_inStream+0x43a>
			&(val[0]), &(val[1]))) {
			if ((val[1] != C_GSM_CREG_STAT_REGHOME) && (val[1] != C_GSM_CREG_STAT_REGROAMING)) {
    712c:	8d a5       	ldd	r24, Y+45	; 0x2d
    712e:	9e a5       	ldd	r25, Y+46	; 0x2e
    7130:	01 97       	sbiw	r24, 0x01	; 1
    7132:	d1 f0       	breq	.+52     	; 0x7168 <serial_filter_inStream+0x430>
    7134:	8d a5       	ldd	r24, Y+45	; 0x2d
    7136:	9e a5       	ldd	r25, Y+46	; 0x2e
    7138:	05 97       	sbiw	r24, 0x05	; 5
    713a:	b1 f0       	breq	.+44     	; 0x7168 <serial_filter_inStream+0x430>
				irqflags_t flags = cpu_irq_save();
    713c:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    7140:	8e 8f       	std	Y+30, r24	; 0x1e
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
    7142:	44 e0       	ldi	r20, 0x04	; 4
    7144:	50 e0       	ldi	r21, 0x00	; 0
    7146:	60 e0       	ldi	r22, 0x00	; 0
    7148:	70 e0       	ldi	r23, 0x00	; 0
    714a:	88 ef       	ldi	r24, 0xF8	; 248
    714c:	97 e2       	ldi	r25, 0x27	; 39
    714e:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
    7152:	44 e0       	ldi	r20, 0x04	; 4
    7154:	50 e0       	ldi	r21, 0x00	; 0
    7156:	60 e0       	ldi	r22, 0x00	; 0
    7158:	70 e0       	ldi	r23, 0x00	; 0
    715a:	8c ef       	ldi	r24, 0xFC	; 252
    715c:	97 e2       	ldi	r25, 0x27	; 39
    715e:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
				cpu_irq_restore(flags);
    7162:	8e 8d       	ldd	r24, Y+30	; 0x1e
    7164:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>
			}
			serial_gsm_rx_creg((uint8_t)val[1]);
    7168:	8d a5       	ldd	r24, Y+45	; 0x2d
    716a:	9e a5       	ldd	r25, Y+46	; 0x2e
    716c:	0e 94 e7 25 	call	0x4bce	; 0x4bce <serial_gsm_rx_creg>
    7170:	3d c0       	rjmp	.+122    	; 0x71ec <serial_filter_inStream+0x4b4>

		} else if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R) - 1)) {
    7172:	ce 01       	movw	r24, r28
    7174:	89 5b       	subi	r24, 0xB9	; 185
    7176:	9f 4f       	sbci	r25, 0xFF	; 255
    7178:	fc 01       	movw	r30, r24
    717a:	80 81       	ld	r24, Z
    717c:	91 81       	ldd	r25, Z+1	; 0x01
    717e:	48 e0       	ldi	r20, 0x08	; 8
    7180:	50 e0       	ldi	r21, 0x00	; 0
    7182:	69 e3       	ldi	r22, 0x39	; 57
    7184:	77 e0       	ldi	r23, 0x07	; 7
    7186:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    718a:	89 2b       	or	r24, r25
    718c:	f1 f4       	brne	.+60     	; 0x71ca <serial_filter_inStream+0x492>
			int val[1] = { 0 };
    718e:	1f aa       	std	Y+55, r1	; 0x37
    7190:	18 ae       	std	Y+56, r1	; 0x38
			if (myStringToVar((char*)buf + (sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    7192:	ce 01       	movw	r24, r28
    7194:	89 5b       	subi	r24, 0xB9	; 185
    7196:	9f 4f       	sbci	r25, 0xFF	; 255
    7198:	fc 01       	movw	r30, r24
    719a:	80 81       	ld	r24, Z
    719c:	91 81       	ldd	r25, Z+1	; 0x01
    719e:	08 96       	adiw	r24, 0x08	; 8
    71a0:	9e 01       	movw	r18, r28
    71a2:	29 5c       	subi	r18, 0xC9	; 201
    71a4:	3f 4f       	sbci	r19, 0xFF	; 255
    71a6:	79 01       	movw	r14, r18
    71a8:	00 e0       	ldi	r16, 0x00	; 0
    71aa:	10 e0       	ldi	r17, 0x00	; 0
    71ac:	20 e0       	ldi	r18, 0x00	; 0
    71ae:	30 e0       	ldi	r19, 0x00	; 0
    71b0:	43 e0       	ldi	r20, 0x03	; 3
    71b2:	50 e0       	ldi	r21, 0x00	; 0
    71b4:	60 e0       	ldi	r22, 0x00	; 0
    71b6:	70 e0       	ldi	r23, 0x00	; 0
    71b8:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    71bc:	89 2b       	or	r24, r25
    71be:	b1 f0       	breq	.+44     	; 0x71ec <serial_filter_inStream+0x4b4>
				serial_gsm_rx_cgatt((uint8_t)val[0]);
    71c0:	8f a9       	ldd	r24, Y+55	; 0x37
    71c2:	98 ad       	ldd	r25, Y+56	; 0x38
    71c4:	0e 94 40 26 	call	0x4c80	; 0x4c80 <serial_gsm_rx_cgatt>
    71c8:	11 c0       	rjmp	.+34     	; 0x71ec <serial_filter_inStream+0x4b4>
			}

		} else if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_RING_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_RING_R) - 1)) {
    71ca:	ce 01       	movw	r24, r28
    71cc:	89 5b       	subi	r24, 0xB9	; 185
    71ce:	9f 4f       	sbci	r25, 0xFF	; 255
    71d0:	fc 01       	movw	r30, r24
    71d2:	80 81       	ld	r24, Z
    71d4:	91 81       	ldd	r25, Z+1	; 0x01
    71d6:	44 e0       	ldi	r20, 0x04	; 4
    71d8:	50 e0       	ldi	r21, 0x00	; 0
    71da:	62 e4       	ldi	r22, 0x42	; 66
    71dc:	77 e0       	ldi	r23, 0x07	; 7
    71de:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    71e2:	89 2b       	or	r24, r25
    71e4:	19 f4       	brne	.+6      	; 0x71ec <serial_filter_inStream+0x4b4>
			g_gsm_ring = 2;  // Number of repeats of first APRS packet
    71e6:	82 e0       	ldi	r24, 0x02	; 2
    71e8:	80 93 0e 28 	sts	0x280E, r24	; 0x80280e <g_gsm_ring>
		}
	}

	char* ptr = (char*) gnsInf_ptr;
    71ec:	8c 89       	ldd	r24, Y+20	; 0x14
    71ee:	9d 89       	ldd	r25, Y+21	; 0x15
    71f0:	89 83       	std	Y+1, r24	; 0x01
    71f2:	9a 83       	std	Y+2, r25	; 0x02
	if (!gnsInf_ptr) {
    71f4:	8c 89       	ldd	r24, Y+20	; 0x14
    71f6:	9d 89       	ldd	r25, Y+21	; 0x15
    71f8:	89 2b       	or	r24, r25
    71fa:	11 f4       	brne	.+4      	; 0x7200 <serial_filter_inStream+0x4c8>
		return false;
    71fc:	80 e0       	ldi	r24, 0x00	; 0
    71fe:	0f c5       	rjmp	.+2590   	; 0x7c1e <serial_filter_inStream+0xee6>

	} else if (gnsInf_idx < lineEnd_idx) {
    7200:	2e 89       	ldd	r18, Y+22	; 0x16
    7202:	3f 89       	ldd	r19, Y+23	; 0x17
    7204:	8a 89       	ldd	r24, Y+18	; 0x12
    7206:	9b 89       	ldd	r25, Y+19	; 0x13
    7208:	28 17       	cp	r18, r24
    720a:	39 07       	cpc	r19, r25
    720c:	0c f0       	brlt	.+2      	; 0x7210 <serial_filter_inStream+0x4d8>
    720e:	06 c5       	rjmp	.+2572   	; 0x7c1c <serial_filter_inStream+0xee4>
		irqflags_t flags;
		ptr += gnsInf_idx + gnsInf_len;
    7210:	2e 89       	ldd	r18, Y+22	; 0x16
    7212:	3f 89       	ldd	r19, Y+23	; 0x17
    7214:	8e 85       	ldd	r24, Y+14	; 0x0e
    7216:	9f 85       	ldd	r25, Y+15	; 0x0f
    7218:	82 0f       	add	r24, r18
    721a:	93 1f       	adc	r25, r19
    721c:	9c 01       	movw	r18, r24
    721e:	89 81       	ldd	r24, Y+1	; 0x01
    7220:	9a 81       	ldd	r25, Y+2	; 0x02
    7222:	82 0f       	add	r24, r18
    7224:	93 1f       	adc	r25, r19
    7226:	89 83       	std	Y+1, r24	; 0x01
    7228:	9a 83       	std	Y+2, r25	; 0x02

		uint8_t idx = 0;
    722a:	1b 82       	std	Y+3, r1	; 0x03
		int16_t restLen = len - (ptr - buf);
    722c:	29 81       	ldd	r18, Y+1	; 0x01
    722e:	3a 81       	ldd	r19, Y+2	; 0x02
    7230:	ce 01       	movw	r24, r28
    7232:	89 5b       	subi	r24, 0xB9	; 185
    7234:	9f 4f       	sbci	r25, 0xFF	; 255
    7236:	fc 01       	movw	r30, r24
    7238:	80 81       	ld	r24, Z
    723a:	91 81       	ldd	r25, Z+1	; 0x01
    723c:	a9 01       	movw	r20, r18
    723e:	48 1b       	sub	r20, r24
    7240:	59 0b       	sbc	r21, r25
    7242:	ca 01       	movw	r24, r20
    7244:	9c 01       	movw	r18, r24
    7246:	ce 01       	movw	r24, r28
    7248:	87 5b       	subi	r24, 0xB7	; 183
    724a:	9f 4f       	sbci	r25, 0xFF	; 255
    724c:	fc 01       	movw	r30, r24
    724e:	80 81       	ld	r24, Z
    7250:	91 81       	ldd	r25, Z+1	; 0x01
    7252:	82 1b       	sub	r24, r18
    7254:	93 0b       	sbc	r25, r19
    7256:	8c 83       	std	Y+4, r24	; 0x04
    7258:	9d 83       	std	Y+5, r25	; 0x05
		while (restLen > 0) {
    725a:	da c4       	rjmp	.+2484   	; 0x7c10 <serial_filter_inStream+0xed8>
			uint64_t u64	= 0;
    725c:	1e 82       	std	Y+6, r1	; 0x06
    725e:	1f 82       	std	Y+7, r1	; 0x07
    7260:	18 86       	std	Y+8, r1	; 0x08
    7262:	19 86       	std	Y+9, r1	; 0x09
    7264:	1a 86       	std	Y+10, r1	; 0x0a
    7266:	1b 86       	std	Y+11, r1	; 0x0b
    7268:	1c 86       	std	Y+12, r1	; 0x0c
    726a:	1d 86       	std	Y+13, r1	; 0x0d
			long	loVal	= 0;
    726c:	1f 8e       	std	Y+31, r1	; 0x1f
    726e:	18 a2       	std	Y+32, r1	; 0x20
    7270:	19 a2       	std	Y+33, r1	; 0x21
    7272:	1a a2       	std	Y+34, r1	; 0x22
			float	fVal	= 0.;
    7274:	19 ae       	std	Y+57, r1	; 0x39
    7276:	1a ae       	std	Y+58, r1	; 0x3a
    7278:	1b ae       	std	Y+59, r1	; 0x3b
    727a:	1c ae       	std	Y+60, r1	; 0x3c
			char*	ptr2	= NULL;
    727c:	1d ae       	std	Y+61, r1	; 0x3d
    727e:	1e ae       	std	Y+62, r1	; 0x3e
			struct calendar_date calDat;

			switch (idx) {
    7280:	8b 81       	ldd	r24, Y+3	; 0x03
    7282:	88 2f       	mov	r24, r24
    7284:	90 e0       	ldi	r25, 0x00	; 0
    7286:	09 2e       	mov	r0, r25
    7288:	00 0c       	add	r0, r0
    728a:	aa 0b       	sbc	r26, r26
    728c:	bb 0b       	sbc	r27, r27
    728e:	40 e0       	ldi	r20, 0x00	; 0
    7290:	50 e0       	ldi	r21, 0x00	; 0
    7292:	22 e1       	ldi	r18, 0x12	; 18
    7294:	30 e0       	ldi	r19, 0x00	; 0
    7296:	84 1b       	sub	r24, r20
    7298:	95 0b       	sbc	r25, r21
    729a:	28 17       	cp	r18, r24
    729c:	39 07       	cpc	r19, r25
    729e:	08 f4       	brcc	.+2      	; 0x72a2 <serial_filter_inStream+0x56a>
    72a0:	90 c4       	rjmp	.+2336   	; 0x7bc2 <serial_filter_inStream+0xe8a>
    72a2:	fc 01       	movw	r30, r24
    72a4:	88 27       	eor	r24, r24
    72a6:	e2 50       	subi	r30, 0x02	; 2
    72a8:	ff 4f       	sbci	r31, 0xFF	; 255
    72aa:	8f 4f       	sbci	r24, 0xFF	; 255
    72ac:	0d 94 a0 38 	jmp	0x27140	; 0x27140 <__tablejump2__>
				case  1:
				case  8:
				case 14:
				case 15:
				case 18:
					loVal = strtol(ptr, &ptr2, 10);
    72b0:	9e 01       	movw	r18, r28
    72b2:	23 5c       	subi	r18, 0xC3	; 195
    72b4:	3f 4f       	sbci	r19, 0xFF	; 255
    72b6:	89 81       	ldd	r24, Y+1	; 0x01
    72b8:	9a 81       	ldd	r25, Y+2	; 0x02
    72ba:	4a e0       	ldi	r20, 0x0A	; 10
    72bc:	50 e0       	ldi	r21, 0x00	; 0
    72be:	b9 01       	movw	r22, r18
    72c0:	0f 94 46 3a 	call	0x2748c	; 0x2748c <strtol>
    72c4:	dc 01       	movw	r26, r24
    72c6:	cb 01       	movw	r24, r22
    72c8:	8f 8f       	std	Y+31, r24	; 0x1f
    72ca:	98 a3       	std	Y+32, r25	; 0x20
    72cc:	a9 a3       	std	Y+33, r26	; 0x21
    72ce:	ba a3       	std	Y+34, r27	; 0x22
					ptr = ptr2 + 1;
    72d0:	8d ad       	ldd	r24, Y+61	; 0x3d
    72d2:	9e ad       	ldd	r25, Y+62	; 0x3e
    72d4:	01 96       	adiw	r24, 0x01	; 1
    72d6:	89 83       	std	Y+1, r24	; 0x01
    72d8:	9a 83       	std	Y+2, r25	; 0x02

					if        (idx ==  0) {
    72da:	8b 81       	ldd	r24, Y+3	; 0x03
    72dc:	88 23       	and	r24, r24
    72de:	21 f4       	brne	.+8      	; 0x72e8 <serial_filter_inStream+0x5b0>
						g_gns_run_status = loVal;
    72e0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    72e2:	80 93 8a 24 	sts	0x248A, r24	; 0x80248a <g_gns_run_status>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    72e6:	75 c4       	rjmp	.+2282   	; 0x7bd2 <serial_filter_inStream+0xe9a>
					ptr = ptr2 + 1;

					if        (idx ==  0) {
						g_gns_run_status = loVal;

					} else if (idx ==  1) {
    72e8:	8b 81       	ldd	r24, Y+3	; 0x03
    72ea:	81 30       	cpi	r24, 0x01	; 1
    72ec:	21 f4       	brne	.+8      	; 0x72f6 <serial_filter_inStream+0x5be>
						g_gns_fix_status = loVal;
    72ee:	8f 8d       	ldd	r24, Y+31	; 0x1f
    72f0:	80 93 8b 24 	sts	0x248B, r24	; 0x80248b <g_gns_fix_status>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    72f4:	6e c4       	rjmp	.+2268   	; 0x7bd2 <serial_filter_inStream+0xe9a>
						g_gns_run_status = loVal;

					} else if (idx ==  1) {
						g_gns_fix_status = loVal;

					} else if (idx ==  8) {
    72f6:	8b 81       	ldd	r24, Y+3	; 0x03
    72f8:	88 30       	cpi	r24, 0x08	; 8
    72fa:	21 f4       	brne	.+8      	; 0x7304 <serial_filter_inStream+0x5cc>
						g_gns_fix_mode = loVal;
    72fc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    72fe:	80 93 a0 24 	sts	0x24A0, r24	; 0x8024a0 <g_gns_fix_mode>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    7302:	67 c4       	rjmp	.+2254   	; 0x7bd2 <serial_filter_inStream+0xe9a>
						g_gns_fix_status = loVal;

					} else if (idx ==  8) {
						g_gns_fix_mode = loVal;

					} else if (idx == 14) {
    7304:	8b 81       	ldd	r24, Y+3	; 0x03
    7306:	8e 30       	cpi	r24, 0x0E	; 14
    7308:	21 f4       	brne	.+8      	; 0x7312 <serial_filter_inStream+0x5da>
						g_gns_gps_sats_inView = loVal;
    730a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    730c:	80 93 ad 24 	sts	0x24AD, r24	; 0x8024ad <g_gns_gps_sats_inView>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    7310:	60 c4       	rjmp	.+2240   	; 0x7bd2 <serial_filter_inStream+0xe9a>
						g_gns_fix_mode = loVal;

					} else if (idx == 14) {
						g_gns_gps_sats_inView = loVal;

					} else if (idx == 15) {
    7312:	8b 81       	ldd	r24, Y+3	; 0x03
    7314:	8f 30       	cpi	r24, 0x0F	; 15
    7316:	21 f4       	brne	.+8      	; 0x7320 <serial_filter_inStream+0x5e8>
						g_gns_gnss_sats_used = loVal;
    7318:	8f 8d       	ldd	r24, Y+31	; 0x1f
    731a:	80 93 ae 24 	sts	0x24AE, r24	; 0x8024ae <g_gns_gnss_sats_used>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    731e:	59 c4       	rjmp	.+2226   	; 0x7bd2 <serial_filter_inStream+0xe9a>
						g_gns_gps_sats_inView = loVal;

					} else if (idx == 15) {
						g_gns_gnss_sats_used = loVal;

					} else if (idx == 16) {
    7320:	8b 81       	ldd	r24, Y+3	; 0x03
    7322:	80 31       	cpi	r24, 0x10	; 16
    7324:	21 f4       	brne	.+8      	; 0x732e <serial_filter_inStream+0x5f6>
						g_gns_glonass_sats_inView = loVal;
    7326:	8f 8d       	ldd	r24, Y+31	; 0x1f
    7328:	80 93 af 24 	sts	0x24AF, r24	; 0x8024af <g_gns_glonass_sats_inView>

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    732c:	52 c4       	rjmp	.+2212   	; 0x7bd2 <serial_filter_inStream+0xe9a>
						g_gns_gnss_sats_used = loVal;

					} else if (idx == 16) {
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
    732e:	8b 81       	ldd	r24, Y+3	; 0x03
    7330:	82 31       	cpi	r24, 0x12	; 18
    7332:	09 f0       	breq	.+2      	; 0x7336 <serial_filter_inStream+0x5fe>
    7334:	4e c4       	rjmp	.+2204   	; 0x7bd2 <serial_filter_inStream+0xe9a>
						g_gns_cPn0_dBHz = loVal;
    7336:	8f 8d       	ldd	r24, Y+31	; 0x1f
    7338:	80 93 b0 24 	sts	0x24B0, r24	; 0x8024b0 <g_gns_cPn0_dBHz>
					}
				break;
    733c:	4a c4       	rjmp	.+2196   	; 0x7bd2 <serial_filter_inStream+0xe9a>

				case  2:
					do {
						char c = *(ptr++);
    733e:	89 81       	ldd	r24, Y+1	; 0x01
    7340:	9a 81       	ldd	r25, Y+2	; 0x02
    7342:	9c 01       	movw	r18, r24
    7344:	2f 5f       	subi	r18, 0xFF	; 255
    7346:	3f 4f       	sbci	r19, 0xFF	; 255
    7348:	29 83       	std	Y+1, r18	; 0x01
    734a:	3a 83       	std	Y+2, r19	; 0x02
    734c:	fc 01       	movw	r30, r24
    734e:	80 81       	ld	r24, Z
    7350:	8b a3       	std	Y+35, r24	; 0x23
						if ('0' <= c && c <= '9') {
    7352:	8b a1       	ldd	r24, Y+35	; 0x23
    7354:	80 33       	cpi	r24, 0x30	; 48
    7356:	0c f4       	brge	.+2      	; 0x735a <serial_filter_inStream+0x622>
    7358:	cd c0       	rjmp	.+410    	; 0x74f4 <serial_filter_inStream+0x7bc>
    735a:	8b a1       	ldd	r24, Y+35	; 0x23
    735c:	8a 33       	cpi	r24, 0x3A	; 58
    735e:	0c f0       	brlt	.+2      	; 0x7362 <serial_filter_inStream+0x62a>
    7360:	c9 c0       	rjmp	.+402    	; 0x74f4 <serial_filter_inStream+0x7bc>
							u64 *= 10;
    7362:	2e 81       	ldd	r18, Y+6	; 0x06
    7364:	3f 81       	ldd	r19, Y+7	; 0x07
    7366:	48 85       	ldd	r20, Y+8	; 0x08
    7368:	59 85       	ldd	r21, Y+9	; 0x09
    736a:	6a 85       	ldd	r22, Y+10	; 0x0a
    736c:	7b 85       	ldd	r23, Y+11	; 0x0b
    736e:	8c 85       	ldd	r24, Y+12	; 0x0c
    7370:	9d 85       	ldd	r25, Y+13	; 0x0d
    7372:	22 2e       	mov	r2, r18
    7374:	33 2e       	mov	r3, r19
    7376:	44 2e       	mov	r4, r20
    7378:	55 2e       	mov	r5, r21
    737a:	66 2e       	mov	r6, r22
    737c:	77 2e       	mov	r7, r23
    737e:	88 2e       	mov	r8, r24
    7380:	99 2e       	mov	r9, r25
    7382:	22 2d       	mov	r18, r2
    7384:	33 2d       	mov	r19, r3
    7386:	44 2d       	mov	r20, r4
    7388:	55 2d       	mov	r21, r5
    738a:	66 2d       	mov	r22, r6
    738c:	77 2d       	mov	r23, r7
    738e:	88 2d       	mov	r24, r8
    7390:	99 2d       	mov	r25, r9
    7392:	01 e0       	ldi	r16, 0x01	; 1
    7394:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    7398:	a2 2e       	mov	r10, r18
    739a:	b3 2e       	mov	r11, r19
    739c:	c4 2e       	mov	r12, r20
    739e:	d5 2e       	mov	r13, r21
    73a0:	e6 2e       	mov	r14, r22
    73a2:	f7 2e       	mov	r15, r23
    73a4:	08 2f       	mov	r16, r24
    73a6:	19 2f       	mov	r17, r25
    73a8:	2a 2c       	mov	r2, r10
    73aa:	3b 2c       	mov	r3, r11
    73ac:	4c 2c       	mov	r4, r12
    73ae:	5d 2c       	mov	r5, r13
    73b0:	6e 2c       	mov	r6, r14
    73b2:	7f 2c       	mov	r7, r15
    73b4:	80 2e       	mov	r8, r16
    73b6:	91 2e       	mov	r9, r17
    73b8:	22 2d       	mov	r18, r2
    73ba:	33 2d       	mov	r19, r3
    73bc:	44 2d       	mov	r20, r4
    73be:	55 2d       	mov	r21, r5
    73c0:	66 2d       	mov	r22, r6
    73c2:	77 2d       	mov	r23, r7
    73c4:	88 2d       	mov	r24, r8
    73c6:	99 2d       	mov	r25, r9
    73c8:	02 e0       	ldi	r16, 0x02	; 2
    73ca:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    73ce:	64 96       	adiw	r28, 0x14	; 20
    73d0:	2f af       	std	Y+63, r18	; 0x3f
    73d2:	64 97       	sbiw	r28, 0x14	; 20
    73d4:	65 96       	adiw	r28, 0x15	; 21
    73d6:	3f af       	std	Y+63, r19	; 0x3f
    73d8:	65 97       	sbiw	r28, 0x15	; 21
    73da:	66 96       	adiw	r28, 0x16	; 22
    73dc:	4f af       	std	Y+63, r20	; 0x3f
    73de:	66 97       	sbiw	r28, 0x16	; 22
    73e0:	67 96       	adiw	r28, 0x17	; 23
    73e2:	5f af       	std	Y+63, r21	; 0x3f
    73e4:	67 97       	sbiw	r28, 0x17	; 23
    73e6:	68 96       	adiw	r28, 0x18	; 24
    73e8:	6f af       	std	Y+63, r22	; 0x3f
    73ea:	68 97       	sbiw	r28, 0x18	; 24
    73ec:	69 96       	adiw	r28, 0x19	; 25
    73ee:	7f af       	std	Y+63, r23	; 0x3f
    73f0:	69 97       	sbiw	r28, 0x19	; 25
    73f2:	6a 96       	adiw	r28, 0x1a	; 26
    73f4:	8f af       	std	Y+63, r24	; 0x3f
    73f6:	6a 97       	sbiw	r28, 0x1a	; 26
    73f8:	6b 96       	adiw	r28, 0x1b	; 27
    73fa:	9f af       	std	Y+63, r25	; 0x3f
    73fc:	6b 97       	sbiw	r28, 0x1b	; 27
    73fe:	22 2d       	mov	r18, r2
    7400:	33 2d       	mov	r19, r3
    7402:	44 2d       	mov	r20, r4
    7404:	55 2d       	mov	r21, r5
    7406:	66 2d       	mov	r22, r6
    7408:	77 2d       	mov	r23, r7
    740a:	88 2d       	mov	r24, r8
    740c:	99 2d       	mov	r25, r9
    740e:	64 96       	adiw	r28, 0x14	; 20
    7410:	af ac       	ldd	r10, Y+63	; 0x3f
    7412:	64 97       	sbiw	r28, 0x14	; 20
    7414:	65 96       	adiw	r28, 0x15	; 21
    7416:	bf ac       	ldd	r11, Y+63	; 0x3f
    7418:	65 97       	sbiw	r28, 0x15	; 21
    741a:	66 96       	adiw	r28, 0x16	; 22
    741c:	cf ac       	ldd	r12, Y+63	; 0x3f
    741e:	66 97       	sbiw	r28, 0x16	; 22
    7420:	67 96       	adiw	r28, 0x17	; 23
    7422:	df ac       	ldd	r13, Y+63	; 0x3f
    7424:	67 97       	sbiw	r28, 0x17	; 23
    7426:	68 96       	adiw	r28, 0x18	; 24
    7428:	ef ac       	ldd	r14, Y+63	; 0x3f
    742a:	68 97       	sbiw	r28, 0x18	; 24
    742c:	69 96       	adiw	r28, 0x19	; 25
    742e:	ff ac       	ldd	r15, Y+63	; 0x3f
    7430:	69 97       	sbiw	r28, 0x19	; 25
    7432:	6a 96       	adiw	r28, 0x1a	; 26
    7434:	0f ad       	ldd	r16, Y+63	; 0x3f
    7436:	6a 97       	sbiw	r28, 0x1a	; 26
    7438:	6b 96       	adiw	r28, 0x1b	; 27
    743a:	1f ad       	ldd	r17, Y+63	; 0x3f
    743c:	6b 97       	sbiw	r28, 0x1b	; 27
    743e:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    7442:	2e 83       	std	Y+6, r18	; 0x06
    7444:	3f 83       	std	Y+7, r19	; 0x07
    7446:	48 87       	std	Y+8, r20	; 0x08
    7448:	59 87       	std	Y+9, r21	; 0x09
    744a:	6a 87       	std	Y+10, r22	; 0x0a
    744c:	7b 87       	std	Y+11, r23	; 0x0b
    744e:	8c 87       	std	Y+12, r24	; 0x0c
    7450:	9d 87       	std	Y+13, r25	; 0x0d
							u64 += c - '0';
    7452:	8b a1       	ldd	r24, Y+35	; 0x23
    7454:	08 2e       	mov	r0, r24
    7456:	00 0c       	add	r0, r0
    7458:	99 0b       	sbc	r25, r25
    745a:	c0 97       	sbiw	r24, 0x30	; 48
    745c:	2d 96       	adiw	r28, 0x0d	; 13
    745e:	8e af       	std	Y+62, r24	; 0x3e
    7460:	9f af       	std	Y+63, r25	; 0x3f
    7462:	2d 97       	sbiw	r28, 0x0d	; 13
    7464:	89 2f       	mov	r24, r25
    7466:	88 0f       	add	r24, r24
    7468:	88 0b       	sbc	r24, r24
    746a:	2e 96       	adiw	r28, 0x0e	; 14
    746c:	8f af       	std	Y+63, r24	; 0x3f
    746e:	2e 97       	sbiw	r28, 0x0e	; 14
    7470:	2f 96       	adiw	r28, 0x0f	; 15
    7472:	8f af       	std	Y+63, r24	; 0x3f
    7474:	2f 97       	sbiw	r28, 0x0f	; 15
    7476:	60 96       	adiw	r28, 0x10	; 16
    7478:	8f af       	std	Y+63, r24	; 0x3f
    747a:	60 97       	sbiw	r28, 0x10	; 16
    747c:	61 96       	adiw	r28, 0x11	; 17
    747e:	8f af       	std	Y+63, r24	; 0x3f
    7480:	61 97       	sbiw	r28, 0x11	; 17
    7482:	62 96       	adiw	r28, 0x12	; 18
    7484:	8f af       	std	Y+63, r24	; 0x3f
    7486:	62 97       	sbiw	r28, 0x12	; 18
    7488:	63 96       	adiw	r28, 0x13	; 19
    748a:	8f af       	std	Y+63, r24	; 0x3f
    748c:	63 97       	sbiw	r28, 0x13	; 19
    748e:	2c 96       	adiw	r28, 0x0c	; 12
    7490:	2f ad       	ldd	r18, Y+63	; 0x3f
    7492:	2c 97       	sbiw	r28, 0x0c	; 12
    7494:	2d 96       	adiw	r28, 0x0d	; 13
    7496:	3f ad       	ldd	r19, Y+63	; 0x3f
    7498:	2d 97       	sbiw	r28, 0x0d	; 13
    749a:	2e 96       	adiw	r28, 0x0e	; 14
    749c:	4f ad       	ldd	r20, Y+63	; 0x3f
    749e:	2e 97       	sbiw	r28, 0x0e	; 14
    74a0:	2f 96       	adiw	r28, 0x0f	; 15
    74a2:	5f ad       	ldd	r21, Y+63	; 0x3f
    74a4:	2f 97       	sbiw	r28, 0x0f	; 15
    74a6:	60 96       	adiw	r28, 0x10	; 16
    74a8:	6f ad       	ldd	r22, Y+63	; 0x3f
    74aa:	60 97       	sbiw	r28, 0x10	; 16
    74ac:	61 96       	adiw	r28, 0x11	; 17
    74ae:	7f ad       	ldd	r23, Y+63	; 0x3f
    74b0:	61 97       	sbiw	r28, 0x11	; 17
    74b2:	62 96       	adiw	r28, 0x12	; 18
    74b4:	8f ad       	ldd	r24, Y+63	; 0x3f
    74b6:	62 97       	sbiw	r28, 0x12	; 18
    74b8:	63 96       	adiw	r28, 0x13	; 19
    74ba:	9f ad       	ldd	r25, Y+63	; 0x3f
    74bc:	63 97       	sbiw	r28, 0x13	; 19
    74be:	ae 80       	ldd	r10, Y+6	; 0x06
    74c0:	bf 80       	ldd	r11, Y+7	; 0x07
    74c2:	c8 84       	ldd	r12, Y+8	; 0x08
    74c4:	d9 84       	ldd	r13, Y+9	; 0x09
    74c6:	ea 84       	ldd	r14, Y+10	; 0x0a
    74c8:	fb 84       	ldd	r15, Y+11	; 0x0b
    74ca:	0c 85       	ldd	r16, Y+12	; 0x0c
    74cc:	1d 85       	ldd	r17, Y+13	; 0x0d
    74ce:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    74d2:	a2 2e       	mov	r10, r18
    74d4:	b3 2e       	mov	r11, r19
    74d6:	c4 2e       	mov	r12, r20
    74d8:	d5 2e       	mov	r13, r21
    74da:	e6 2e       	mov	r14, r22
    74dc:	f7 2e       	mov	r15, r23
    74de:	08 2f       	mov	r16, r24
    74e0:	19 2f       	mov	r17, r25
    74e2:	ae 82       	std	Y+6, r10	; 0x06
    74e4:	bf 82       	std	Y+7, r11	; 0x07
    74e6:	c8 86       	std	Y+8, r12	; 0x08
    74e8:	d9 86       	std	Y+9, r13	; 0x09
    74ea:	ea 86       	std	Y+10, r14	; 0x0a
    74ec:	fb 86       	std	Y+11, r15	; 0x0b
    74ee:	0c 87       	std	Y+12, r16	; 0x0c
    74f0:	1d 87       	std	Y+13, r17	; 0x0d
    74f2:	03 c0       	rjmp	.+6      	; 0x74fa <serial_filter_inStream+0x7c2>
						} else if (c == '.') {
    74f4:	8b a1       	ldd	r24, Y+35	; 0x23
    74f6:	8e 32       	cpi	r24, 0x2E	; 46
    74f8:	09 f4       	brne	.+2      	; 0x74fc <serial_filter_inStream+0x7c4>
							// Skip decimal point
						} else {
							// Leave loop
							break;
						}
					} while (true);
    74fa:	21 cf       	rjmp	.-446    	; 0x733e <serial_filter_inStream+0x606>
							u64 += c - '0';
						} else if (c == '.') {
							// Skip decimal point
						} else {
							// Leave loop
							break;
    74fc:	00 00       	nop
						}
					} while (true);

					if (u64) {
    74fe:	ae 80       	ldd	r10, Y+6	; 0x06
    7500:	bf 80       	ldd	r11, Y+7	; 0x07
    7502:	c8 84       	ldd	r12, Y+8	; 0x08
    7504:	d9 84       	ldd	r13, Y+9	; 0x09
    7506:	ea 84       	ldd	r14, Y+10	; 0x0a
    7508:	fb 84       	ldd	r15, Y+11	; 0x0b
    750a:	0c 85       	ldd	r16, Y+12	; 0x0c
    750c:	1d 85       	ldd	r17, Y+13	; 0x0d
    750e:	2a 2d       	mov	r18, r10
    7510:	3b 2d       	mov	r19, r11
    7512:	4c 2d       	mov	r20, r12
    7514:	5d 2d       	mov	r21, r13
    7516:	6e 2d       	mov	r22, r14
    7518:	7f 2d       	mov	r23, r15
    751a:	80 2f       	mov	r24, r16
    751c:	91 2f       	mov	r25, r17
    751e:	a0 e0       	ldi	r26, 0x00	; 0
    7520:	0f 94 3a 3a 	call	0x27474	; 0x27474 <__cmpdi2_s8>
    7524:	09 f4       	brne	.+2      	; 0x7528 <serial_filter_inStream+0x7f0>
    7526:	57 c3       	rjmp	.+1710   	; 0x7bd6 <serial_filter_inStream+0xe9e>
						u64	/=	1000U;
    7528:	2e 80       	ldd	r2, Y+6	; 0x06
    752a:	3f 80       	ldd	r3, Y+7	; 0x07
    752c:	48 84       	ldd	r4, Y+8	; 0x08
    752e:	59 84       	ldd	r5, Y+9	; 0x09
    7530:	6a 84       	ldd	r6, Y+10	; 0x0a
    7532:	7b 84       	ldd	r7, Y+11	; 0x0b
    7534:	8c 84       	ldd	r8, Y+12	; 0x0c
    7536:	9d 84       	ldd	r9, Y+13	; 0x0d
    7538:	0f 2e       	mov	r0, r31
    753a:	f8 ee       	ldi	r31, 0xE8	; 232
    753c:	af 2e       	mov	r10, r31
    753e:	f0 2d       	mov	r31, r0
    7540:	0f 2e       	mov	r0, r31
    7542:	f3 e0       	ldi	r31, 0x03	; 3
    7544:	bf 2e       	mov	r11, r31
    7546:	f0 2d       	mov	r31, r0
    7548:	c1 2c       	mov	r12, r1
    754a:	d1 2c       	mov	r13, r1
    754c:	e1 2c       	mov	r14, r1
    754e:	f1 2c       	mov	r15, r1
    7550:	00 e0       	ldi	r16, 0x00	; 0
    7552:	10 e0       	ldi	r17, 0x00	; 0
    7554:	22 2d       	mov	r18, r2
    7556:	33 2d       	mov	r19, r3
    7558:	44 2d       	mov	r20, r4
    755a:	55 2d       	mov	r21, r5
    755c:	66 2d       	mov	r22, r6
    755e:	77 2d       	mov	r23, r7
    7560:	88 2d       	mov	r24, r8
    7562:	99 2d       	mov	r25, r9
    7564:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    7568:	a2 2e       	mov	r10, r18
    756a:	b3 2e       	mov	r11, r19
    756c:	c4 2e       	mov	r12, r20
    756e:	d5 2e       	mov	r13, r21
    7570:	e6 2e       	mov	r14, r22
    7572:	f7 2e       	mov	r15, r23
    7574:	08 2f       	mov	r16, r24
    7576:	19 2f       	mov	r17, r25
    7578:	ae 82       	std	Y+6, r10	; 0x06
    757a:	bf 82       	std	Y+7, r11	; 0x07
    757c:	c8 86       	std	Y+8, r12	; 0x08
    757e:	d9 86       	std	Y+9, r13	; 0x09
    7580:	ea 86       	std	Y+10, r14	; 0x0a
    7582:	fb 86       	std	Y+11, r15	; 0x0b
    7584:	0c 87       	std	Y+12, r16	; 0x0c
    7586:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.second	= (uint8_t) (u64 % 100U);
    7588:	2e 80       	ldd	r2, Y+6	; 0x06
    758a:	3f 80       	ldd	r3, Y+7	; 0x07
    758c:	48 84       	ldd	r4, Y+8	; 0x08
    758e:	59 84       	ldd	r5, Y+9	; 0x09
    7590:	6a 84       	ldd	r6, Y+10	; 0x0a
    7592:	7b 84       	ldd	r7, Y+11	; 0x0b
    7594:	8c 84       	ldd	r8, Y+12	; 0x0c
    7596:	9d 84       	ldd	r9, Y+13	; 0x0d
    7598:	0f 2e       	mov	r0, r31
    759a:	f4 e6       	ldi	r31, 0x64	; 100
    759c:	af 2e       	mov	r10, r31
    759e:	f0 2d       	mov	r31, r0
    75a0:	b1 2c       	mov	r11, r1
    75a2:	c1 2c       	mov	r12, r1
    75a4:	d1 2c       	mov	r13, r1
    75a6:	e1 2c       	mov	r14, r1
    75a8:	f1 2c       	mov	r15, r1
    75aa:	00 e0       	ldi	r16, 0x00	; 0
    75ac:	10 e0       	ldi	r17, 0x00	; 0
    75ae:	22 2d       	mov	r18, r2
    75b0:	33 2d       	mov	r19, r3
    75b2:	44 2d       	mov	r20, r4
    75b4:	55 2d       	mov	r21, r5
    75b6:	66 2d       	mov	r22, r6
    75b8:	77 2d       	mov	r23, r7
    75ba:	88 2d       	mov	r24, r8
    75bc:	99 2d       	mov	r25, r9
    75be:	0f 94 3d 39 	call	0x2727a	; 0x2727a <__umoddi3>
    75c2:	a2 2e       	mov	r10, r18
    75c4:	b3 2e       	mov	r11, r19
    75c6:	c4 2e       	mov	r12, r20
    75c8:	d5 2e       	mov	r13, r21
    75ca:	e6 2e       	mov	r14, r22
    75cc:	f7 2e       	mov	r15, r23
    75ce:	08 2f       	mov	r16, r24
    75d0:	19 2f       	mov	r17, r25
    75d2:	2a 2d       	mov	r18, r10
    75d4:	3b 2d       	mov	r19, r11
    75d6:	4c 2d       	mov	r20, r12
    75d8:	5d 2d       	mov	r21, r13
    75da:	6e 2d       	mov	r22, r14
    75dc:	7f 2d       	mov	r23, r15
    75de:	80 2f       	mov	r24, r16
    75e0:	91 2f       	mov	r25, r17
    75e2:	82 2f       	mov	r24, r18
    75e4:	8f af       	std	Y+63, r24	; 0x3f
						u64	/= 	100U;
    75e6:	2e 80       	ldd	r2, Y+6	; 0x06
    75e8:	3f 80       	ldd	r3, Y+7	; 0x07
    75ea:	48 84       	ldd	r4, Y+8	; 0x08
    75ec:	59 84       	ldd	r5, Y+9	; 0x09
    75ee:	6a 84       	ldd	r6, Y+10	; 0x0a
    75f0:	7b 84       	ldd	r7, Y+11	; 0x0b
    75f2:	8c 84       	ldd	r8, Y+12	; 0x0c
    75f4:	9d 84       	ldd	r9, Y+13	; 0x0d
    75f6:	0f 2e       	mov	r0, r31
    75f8:	f4 e6       	ldi	r31, 0x64	; 100
    75fa:	af 2e       	mov	r10, r31
    75fc:	f0 2d       	mov	r31, r0
    75fe:	b1 2c       	mov	r11, r1
    7600:	c1 2c       	mov	r12, r1
    7602:	d1 2c       	mov	r13, r1
    7604:	e1 2c       	mov	r14, r1
    7606:	f1 2c       	mov	r15, r1
    7608:	00 e0       	ldi	r16, 0x00	; 0
    760a:	10 e0       	ldi	r17, 0x00	; 0
    760c:	22 2d       	mov	r18, r2
    760e:	33 2d       	mov	r19, r3
    7610:	44 2d       	mov	r20, r4
    7612:	55 2d       	mov	r21, r5
    7614:	66 2d       	mov	r22, r6
    7616:	77 2d       	mov	r23, r7
    7618:	88 2d       	mov	r24, r8
    761a:	99 2d       	mov	r25, r9
    761c:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    7620:	a2 2e       	mov	r10, r18
    7622:	b3 2e       	mov	r11, r19
    7624:	c4 2e       	mov	r12, r20
    7626:	d5 2e       	mov	r13, r21
    7628:	e6 2e       	mov	r14, r22
    762a:	f7 2e       	mov	r15, r23
    762c:	08 2f       	mov	r16, r24
    762e:	19 2f       	mov	r17, r25
    7630:	ae 82       	std	Y+6, r10	; 0x06
    7632:	bf 82       	std	Y+7, r11	; 0x07
    7634:	c8 86       	std	Y+8, r12	; 0x08
    7636:	d9 86       	std	Y+9, r13	; 0x09
    7638:	ea 86       	std	Y+10, r14	; 0x0a
    763a:	fb 86       	std	Y+11, r15	; 0x0b
    763c:	0c 87       	std	Y+12, r16	; 0x0c
    763e:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.minute	= (uint8_t) (u64 % 100U);
    7640:	2e 80       	ldd	r2, Y+6	; 0x06
    7642:	3f 80       	ldd	r3, Y+7	; 0x07
    7644:	48 84       	ldd	r4, Y+8	; 0x08
    7646:	59 84       	ldd	r5, Y+9	; 0x09
    7648:	6a 84       	ldd	r6, Y+10	; 0x0a
    764a:	7b 84       	ldd	r7, Y+11	; 0x0b
    764c:	8c 84       	ldd	r8, Y+12	; 0x0c
    764e:	9d 84       	ldd	r9, Y+13	; 0x0d
    7650:	0f 2e       	mov	r0, r31
    7652:	f4 e6       	ldi	r31, 0x64	; 100
    7654:	af 2e       	mov	r10, r31
    7656:	f0 2d       	mov	r31, r0
    7658:	b1 2c       	mov	r11, r1
    765a:	c1 2c       	mov	r12, r1
    765c:	d1 2c       	mov	r13, r1
    765e:	e1 2c       	mov	r14, r1
    7660:	f1 2c       	mov	r15, r1
    7662:	00 e0       	ldi	r16, 0x00	; 0
    7664:	10 e0       	ldi	r17, 0x00	; 0
    7666:	22 2d       	mov	r18, r2
    7668:	33 2d       	mov	r19, r3
    766a:	44 2d       	mov	r20, r4
    766c:	55 2d       	mov	r21, r5
    766e:	66 2d       	mov	r22, r6
    7670:	77 2d       	mov	r23, r7
    7672:	88 2d       	mov	r24, r8
    7674:	99 2d       	mov	r25, r9
    7676:	0f 94 3d 39 	call	0x2727a	; 0x2727a <__umoddi3>
    767a:	a2 2e       	mov	r10, r18
    767c:	b3 2e       	mov	r11, r19
    767e:	c4 2e       	mov	r12, r20
    7680:	d5 2e       	mov	r13, r21
    7682:	e6 2e       	mov	r14, r22
    7684:	f7 2e       	mov	r15, r23
    7686:	08 2f       	mov	r16, r24
    7688:	19 2f       	mov	r17, r25
    768a:	2a 2d       	mov	r18, r10
    768c:	3b 2d       	mov	r19, r11
    768e:	4c 2d       	mov	r20, r12
    7690:	5d 2d       	mov	r21, r13
    7692:	6e 2d       	mov	r22, r14
    7694:	7f 2d       	mov	r23, r15
    7696:	80 2f       	mov	r24, r16
    7698:	91 2f       	mov	r25, r17
    769a:	ce 01       	movw	r24, r28
    769c:	80 5c       	subi	r24, 0xC0	; 192
    769e:	9f 4f       	sbci	r25, 0xFF	; 255
    76a0:	fc 01       	movw	r30, r24
    76a2:	20 83       	st	Z, r18
						u64	/= 	100U;
    76a4:	2e 80       	ldd	r2, Y+6	; 0x06
    76a6:	3f 80       	ldd	r3, Y+7	; 0x07
    76a8:	48 84       	ldd	r4, Y+8	; 0x08
    76aa:	59 84       	ldd	r5, Y+9	; 0x09
    76ac:	6a 84       	ldd	r6, Y+10	; 0x0a
    76ae:	7b 84       	ldd	r7, Y+11	; 0x0b
    76b0:	8c 84       	ldd	r8, Y+12	; 0x0c
    76b2:	9d 84       	ldd	r9, Y+13	; 0x0d
    76b4:	0f 2e       	mov	r0, r31
    76b6:	f4 e6       	ldi	r31, 0x64	; 100
    76b8:	af 2e       	mov	r10, r31
    76ba:	f0 2d       	mov	r31, r0
    76bc:	b1 2c       	mov	r11, r1
    76be:	c1 2c       	mov	r12, r1
    76c0:	d1 2c       	mov	r13, r1
    76c2:	e1 2c       	mov	r14, r1
    76c4:	f1 2c       	mov	r15, r1
    76c6:	00 e0       	ldi	r16, 0x00	; 0
    76c8:	10 e0       	ldi	r17, 0x00	; 0
    76ca:	22 2d       	mov	r18, r2
    76cc:	33 2d       	mov	r19, r3
    76ce:	44 2d       	mov	r20, r4
    76d0:	55 2d       	mov	r21, r5
    76d2:	66 2d       	mov	r22, r6
    76d4:	77 2d       	mov	r23, r7
    76d6:	88 2d       	mov	r24, r8
    76d8:	99 2d       	mov	r25, r9
    76da:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    76de:	a2 2e       	mov	r10, r18
    76e0:	b3 2e       	mov	r11, r19
    76e2:	c4 2e       	mov	r12, r20
    76e4:	d5 2e       	mov	r13, r21
    76e6:	e6 2e       	mov	r14, r22
    76e8:	f7 2e       	mov	r15, r23
    76ea:	08 2f       	mov	r16, r24
    76ec:	19 2f       	mov	r17, r25
    76ee:	ae 82       	std	Y+6, r10	; 0x06
    76f0:	bf 82       	std	Y+7, r11	; 0x07
    76f2:	c8 86       	std	Y+8, r12	; 0x08
    76f4:	d9 86       	std	Y+9, r13	; 0x09
    76f6:	ea 86       	std	Y+10, r14	; 0x0a
    76f8:	fb 86       	std	Y+11, r15	; 0x0b
    76fa:	0c 87       	std	Y+12, r16	; 0x0c
    76fc:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.hour		= (uint8_t) (u64 % 100U);
    76fe:	2e 80       	ldd	r2, Y+6	; 0x06
    7700:	3f 80       	ldd	r3, Y+7	; 0x07
    7702:	48 84       	ldd	r4, Y+8	; 0x08
    7704:	59 84       	ldd	r5, Y+9	; 0x09
    7706:	6a 84       	ldd	r6, Y+10	; 0x0a
    7708:	7b 84       	ldd	r7, Y+11	; 0x0b
    770a:	8c 84       	ldd	r8, Y+12	; 0x0c
    770c:	9d 84       	ldd	r9, Y+13	; 0x0d
    770e:	0f 2e       	mov	r0, r31
    7710:	f4 e6       	ldi	r31, 0x64	; 100
    7712:	af 2e       	mov	r10, r31
    7714:	f0 2d       	mov	r31, r0
    7716:	b1 2c       	mov	r11, r1
    7718:	c1 2c       	mov	r12, r1
    771a:	d1 2c       	mov	r13, r1
    771c:	e1 2c       	mov	r14, r1
    771e:	f1 2c       	mov	r15, r1
    7720:	00 e0       	ldi	r16, 0x00	; 0
    7722:	10 e0       	ldi	r17, 0x00	; 0
    7724:	22 2d       	mov	r18, r2
    7726:	33 2d       	mov	r19, r3
    7728:	44 2d       	mov	r20, r4
    772a:	55 2d       	mov	r21, r5
    772c:	66 2d       	mov	r22, r6
    772e:	77 2d       	mov	r23, r7
    7730:	88 2d       	mov	r24, r8
    7732:	99 2d       	mov	r25, r9
    7734:	0f 94 3d 39 	call	0x2727a	; 0x2727a <__umoddi3>
    7738:	a2 2e       	mov	r10, r18
    773a:	b3 2e       	mov	r11, r19
    773c:	c4 2e       	mov	r12, r20
    773e:	d5 2e       	mov	r13, r21
    7740:	e6 2e       	mov	r14, r22
    7742:	f7 2e       	mov	r15, r23
    7744:	08 2f       	mov	r16, r24
    7746:	19 2f       	mov	r17, r25
    7748:	2a 2d       	mov	r18, r10
    774a:	3b 2d       	mov	r19, r11
    774c:	4c 2d       	mov	r20, r12
    774e:	5d 2d       	mov	r21, r13
    7750:	6e 2d       	mov	r22, r14
    7752:	7f 2d       	mov	r23, r15
    7754:	80 2f       	mov	r24, r16
    7756:	91 2f       	mov	r25, r17
    7758:	ce 01       	movw	r24, r28
    775a:	8f 5b       	subi	r24, 0xBF	; 191
    775c:	9f 4f       	sbci	r25, 0xFF	; 255
    775e:	fc 01       	movw	r30, r24
    7760:	20 83       	st	Z, r18
						u64	/= 	100U;
    7762:	2e 80       	ldd	r2, Y+6	; 0x06
    7764:	3f 80       	ldd	r3, Y+7	; 0x07
    7766:	48 84       	ldd	r4, Y+8	; 0x08
    7768:	59 84       	ldd	r5, Y+9	; 0x09
    776a:	6a 84       	ldd	r6, Y+10	; 0x0a
    776c:	7b 84       	ldd	r7, Y+11	; 0x0b
    776e:	8c 84       	ldd	r8, Y+12	; 0x0c
    7770:	9d 84       	ldd	r9, Y+13	; 0x0d
    7772:	0f 2e       	mov	r0, r31
    7774:	f4 e6       	ldi	r31, 0x64	; 100
    7776:	af 2e       	mov	r10, r31
    7778:	f0 2d       	mov	r31, r0
    777a:	b1 2c       	mov	r11, r1
    777c:	c1 2c       	mov	r12, r1
    777e:	d1 2c       	mov	r13, r1
    7780:	e1 2c       	mov	r14, r1
    7782:	f1 2c       	mov	r15, r1
    7784:	00 e0       	ldi	r16, 0x00	; 0
    7786:	10 e0       	ldi	r17, 0x00	; 0
    7788:	22 2d       	mov	r18, r2
    778a:	33 2d       	mov	r19, r3
    778c:	44 2d       	mov	r20, r4
    778e:	55 2d       	mov	r21, r5
    7790:	66 2d       	mov	r22, r6
    7792:	77 2d       	mov	r23, r7
    7794:	88 2d       	mov	r24, r8
    7796:	99 2d       	mov	r25, r9
    7798:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    779c:	a2 2e       	mov	r10, r18
    779e:	b3 2e       	mov	r11, r19
    77a0:	c4 2e       	mov	r12, r20
    77a2:	d5 2e       	mov	r13, r21
    77a4:	e6 2e       	mov	r14, r22
    77a6:	f7 2e       	mov	r15, r23
    77a8:	08 2f       	mov	r16, r24
    77aa:	19 2f       	mov	r17, r25
    77ac:	ae 82       	std	Y+6, r10	; 0x06
    77ae:	bf 82       	std	Y+7, r11	; 0x07
    77b0:	c8 86       	std	Y+8, r12	; 0x08
    77b2:	d9 86       	std	Y+9, r13	; 0x09
    77b4:	ea 86       	std	Y+10, r14	; 0x0a
    77b6:	fb 86       	std	Y+11, r15	; 0x0b
    77b8:	0c 87       	std	Y+12, r16	; 0x0c
    77ba:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.date		= (uint8_t) (u64 % 100U) - 1;
    77bc:	2e 80       	ldd	r2, Y+6	; 0x06
    77be:	3f 80       	ldd	r3, Y+7	; 0x07
    77c0:	48 84       	ldd	r4, Y+8	; 0x08
    77c2:	59 84       	ldd	r5, Y+9	; 0x09
    77c4:	6a 84       	ldd	r6, Y+10	; 0x0a
    77c6:	7b 84       	ldd	r7, Y+11	; 0x0b
    77c8:	8c 84       	ldd	r8, Y+12	; 0x0c
    77ca:	9d 84       	ldd	r9, Y+13	; 0x0d
    77cc:	0f 2e       	mov	r0, r31
    77ce:	f4 e6       	ldi	r31, 0x64	; 100
    77d0:	af 2e       	mov	r10, r31
    77d2:	f0 2d       	mov	r31, r0
    77d4:	b1 2c       	mov	r11, r1
    77d6:	c1 2c       	mov	r12, r1
    77d8:	d1 2c       	mov	r13, r1
    77da:	e1 2c       	mov	r14, r1
    77dc:	f1 2c       	mov	r15, r1
    77de:	00 e0       	ldi	r16, 0x00	; 0
    77e0:	10 e0       	ldi	r17, 0x00	; 0
    77e2:	22 2d       	mov	r18, r2
    77e4:	33 2d       	mov	r19, r3
    77e6:	44 2d       	mov	r20, r4
    77e8:	55 2d       	mov	r21, r5
    77ea:	66 2d       	mov	r22, r6
    77ec:	77 2d       	mov	r23, r7
    77ee:	88 2d       	mov	r24, r8
    77f0:	99 2d       	mov	r25, r9
    77f2:	0f 94 3d 39 	call	0x2727a	; 0x2727a <__umoddi3>
    77f6:	a2 2e       	mov	r10, r18
    77f8:	b3 2e       	mov	r11, r19
    77fa:	c4 2e       	mov	r12, r20
    77fc:	d5 2e       	mov	r13, r21
    77fe:	e6 2e       	mov	r14, r22
    7800:	f7 2e       	mov	r15, r23
    7802:	08 2f       	mov	r16, r24
    7804:	19 2f       	mov	r17, r25
    7806:	2a 2d       	mov	r18, r10
    7808:	3b 2d       	mov	r19, r11
    780a:	4c 2d       	mov	r20, r12
    780c:	5d 2d       	mov	r21, r13
    780e:	6e 2d       	mov	r22, r14
    7810:	7f 2d       	mov	r23, r15
    7812:	80 2f       	mov	r24, r16
    7814:	91 2f       	mov	r25, r17
    7816:	82 2f       	mov	r24, r18
    7818:	2f ef       	ldi	r18, 0xFF	; 255
    781a:	28 0f       	add	r18, r24
    781c:	ce 01       	movw	r24, r28
    781e:	8e 5b       	subi	r24, 0xBE	; 190
    7820:	9f 4f       	sbci	r25, 0xFF	; 255
    7822:	fc 01       	movw	r30, r24
    7824:	20 83       	st	Z, r18
						u64	/= 	100U;
    7826:	2e 80       	ldd	r2, Y+6	; 0x06
    7828:	3f 80       	ldd	r3, Y+7	; 0x07
    782a:	48 84       	ldd	r4, Y+8	; 0x08
    782c:	59 84       	ldd	r5, Y+9	; 0x09
    782e:	6a 84       	ldd	r6, Y+10	; 0x0a
    7830:	7b 84       	ldd	r7, Y+11	; 0x0b
    7832:	8c 84       	ldd	r8, Y+12	; 0x0c
    7834:	9d 84       	ldd	r9, Y+13	; 0x0d
    7836:	0f 2e       	mov	r0, r31
    7838:	f4 e6       	ldi	r31, 0x64	; 100
    783a:	af 2e       	mov	r10, r31
    783c:	f0 2d       	mov	r31, r0
    783e:	b1 2c       	mov	r11, r1
    7840:	c1 2c       	mov	r12, r1
    7842:	d1 2c       	mov	r13, r1
    7844:	e1 2c       	mov	r14, r1
    7846:	f1 2c       	mov	r15, r1
    7848:	00 e0       	ldi	r16, 0x00	; 0
    784a:	10 e0       	ldi	r17, 0x00	; 0
    784c:	22 2d       	mov	r18, r2
    784e:	33 2d       	mov	r19, r3
    7850:	44 2d       	mov	r20, r4
    7852:	55 2d       	mov	r21, r5
    7854:	66 2d       	mov	r22, r6
    7856:	77 2d       	mov	r23, r7
    7858:	88 2d       	mov	r24, r8
    785a:	99 2d       	mov	r25, r9
    785c:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    7860:	a2 2e       	mov	r10, r18
    7862:	b3 2e       	mov	r11, r19
    7864:	c4 2e       	mov	r12, r20
    7866:	d5 2e       	mov	r13, r21
    7868:	e6 2e       	mov	r14, r22
    786a:	f7 2e       	mov	r15, r23
    786c:	08 2f       	mov	r16, r24
    786e:	19 2f       	mov	r17, r25
    7870:	ae 82       	std	Y+6, r10	; 0x06
    7872:	bf 82       	std	Y+7, r11	; 0x07
    7874:	c8 86       	std	Y+8, r12	; 0x08
    7876:	d9 86       	std	Y+9, r13	; 0x09
    7878:	ea 86       	std	Y+10, r14	; 0x0a
    787a:	fb 86       	std	Y+11, r15	; 0x0b
    787c:	0c 87       	std	Y+12, r16	; 0x0c
    787e:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.month	= (uint8_t) (u64 % 100U) - 1;
    7880:	2e 80       	ldd	r2, Y+6	; 0x06
    7882:	3f 80       	ldd	r3, Y+7	; 0x07
    7884:	48 84       	ldd	r4, Y+8	; 0x08
    7886:	59 84       	ldd	r5, Y+9	; 0x09
    7888:	6a 84       	ldd	r6, Y+10	; 0x0a
    788a:	7b 84       	ldd	r7, Y+11	; 0x0b
    788c:	8c 84       	ldd	r8, Y+12	; 0x0c
    788e:	9d 84       	ldd	r9, Y+13	; 0x0d
    7890:	0f 2e       	mov	r0, r31
    7892:	f4 e6       	ldi	r31, 0x64	; 100
    7894:	af 2e       	mov	r10, r31
    7896:	f0 2d       	mov	r31, r0
    7898:	b1 2c       	mov	r11, r1
    789a:	c1 2c       	mov	r12, r1
    789c:	d1 2c       	mov	r13, r1
    789e:	e1 2c       	mov	r14, r1
    78a0:	f1 2c       	mov	r15, r1
    78a2:	00 e0       	ldi	r16, 0x00	; 0
    78a4:	10 e0       	ldi	r17, 0x00	; 0
    78a6:	22 2d       	mov	r18, r2
    78a8:	33 2d       	mov	r19, r3
    78aa:	44 2d       	mov	r20, r4
    78ac:	55 2d       	mov	r21, r5
    78ae:	66 2d       	mov	r22, r6
    78b0:	77 2d       	mov	r23, r7
    78b2:	88 2d       	mov	r24, r8
    78b4:	99 2d       	mov	r25, r9
    78b6:	0f 94 3d 39 	call	0x2727a	; 0x2727a <__umoddi3>
    78ba:	a2 2e       	mov	r10, r18
    78bc:	b3 2e       	mov	r11, r19
    78be:	c4 2e       	mov	r12, r20
    78c0:	d5 2e       	mov	r13, r21
    78c2:	e6 2e       	mov	r14, r22
    78c4:	f7 2e       	mov	r15, r23
    78c6:	08 2f       	mov	r16, r24
    78c8:	19 2f       	mov	r17, r25
    78ca:	2a 2d       	mov	r18, r10
    78cc:	3b 2d       	mov	r19, r11
    78ce:	4c 2d       	mov	r20, r12
    78d0:	5d 2d       	mov	r21, r13
    78d2:	6e 2d       	mov	r22, r14
    78d4:	7f 2d       	mov	r23, r15
    78d6:	80 2f       	mov	r24, r16
    78d8:	91 2f       	mov	r25, r17
    78da:	82 2f       	mov	r24, r18
    78dc:	2f ef       	ldi	r18, 0xFF	; 255
    78de:	28 0f       	add	r18, r24
    78e0:	ce 01       	movw	r24, r28
    78e2:	8d 5b       	subi	r24, 0xBD	; 189
    78e4:	9f 4f       	sbci	r25, 0xFF	; 255
    78e6:	fc 01       	movw	r30, r24
    78e8:	20 83       	st	Z, r18
						u64	/= 	100U;
    78ea:	2e 80       	ldd	r2, Y+6	; 0x06
    78ec:	3f 80       	ldd	r3, Y+7	; 0x07
    78ee:	48 84       	ldd	r4, Y+8	; 0x08
    78f0:	59 84       	ldd	r5, Y+9	; 0x09
    78f2:	6a 84       	ldd	r6, Y+10	; 0x0a
    78f4:	7b 84       	ldd	r7, Y+11	; 0x0b
    78f6:	8c 84       	ldd	r8, Y+12	; 0x0c
    78f8:	9d 84       	ldd	r9, Y+13	; 0x0d
    78fa:	0f 2e       	mov	r0, r31
    78fc:	f4 e6       	ldi	r31, 0x64	; 100
    78fe:	af 2e       	mov	r10, r31
    7900:	f0 2d       	mov	r31, r0
    7902:	b1 2c       	mov	r11, r1
    7904:	c1 2c       	mov	r12, r1
    7906:	d1 2c       	mov	r13, r1
    7908:	e1 2c       	mov	r14, r1
    790a:	f1 2c       	mov	r15, r1
    790c:	00 e0       	ldi	r16, 0x00	; 0
    790e:	10 e0       	ldi	r17, 0x00	; 0
    7910:	22 2d       	mov	r18, r2
    7912:	33 2d       	mov	r19, r3
    7914:	44 2d       	mov	r20, r4
    7916:	55 2d       	mov	r21, r5
    7918:	66 2d       	mov	r22, r6
    791a:	77 2d       	mov	r23, r7
    791c:	88 2d       	mov	r24, r8
    791e:	99 2d       	mov	r25, r9
    7920:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    7924:	a2 2e       	mov	r10, r18
    7926:	b3 2e       	mov	r11, r19
    7928:	c4 2e       	mov	r12, r20
    792a:	d5 2e       	mov	r13, r21
    792c:	e6 2e       	mov	r14, r22
    792e:	f7 2e       	mov	r15, r23
    7930:	08 2f       	mov	r16, r24
    7932:	19 2f       	mov	r17, r25
    7934:	ae 82       	std	Y+6, r10	; 0x06
    7936:	bf 82       	std	Y+7, r11	; 0x07
    7938:	c8 86       	std	Y+8, r12	; 0x08
    793a:	d9 86       	std	Y+9, r13	; 0x09
    793c:	ea 86       	std	Y+10, r14	; 0x0a
    793e:	fb 86       	std	Y+11, r15	; 0x0b
    7940:	0c 87       	std	Y+12, r16	; 0x0c
    7942:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.year		= (uint16_t) u64;
    7944:	2e 81       	ldd	r18, Y+6	; 0x06
    7946:	3f 81       	ldd	r19, Y+7	; 0x07
    7948:	ce 01       	movw	r24, r28
    794a:	8c 5b       	subi	r24, 0xBC	; 188
    794c:	9f 4f       	sbci	r25, 0xFF	; 255
    794e:	fc 01       	movw	r30, r24
    7950:	20 83       	st	Z, r18
    7952:	31 83       	std	Z+1, r19	; 0x01

						uint32_t l_ts	= calendar_date_to_timestamp(&calDat);
    7954:	ce 01       	movw	r24, r28
    7956:	cf 96       	adiw	r24, 0x3f	; 63
    7958:	0e 94 6d 52 	call	0xa4da	; 0xa4da <calendar_date_to_timestamp>
    795c:	dc 01       	movw	r26, r24
    795e:	cb 01       	movw	r24, r22
    7960:	8c a3       	std	Y+36, r24	; 0x24
    7962:	9d a3       	std	Y+37, r25	; 0x25
    7964:	ae a3       	std	Y+38, r26	; 0x26
    7966:	bf a3       	std	Y+39, r27	; 0x27

						flags = cpu_irq_save();
    7968:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    796c:	88 a7       	std	Y+40, r24	; 0x28
						l_ts		   -= (uint32_t)(g_milliseconds_cnt64 / 1000);
    796e:	20 90 5c 24 	lds	r2, 0x245C	; 0x80245c <g_milliseconds_cnt64>
    7972:	30 90 5d 24 	lds	r3, 0x245D	; 0x80245d <g_milliseconds_cnt64+0x1>
    7976:	40 90 5e 24 	lds	r4, 0x245E	; 0x80245e <g_milliseconds_cnt64+0x2>
    797a:	50 90 5f 24 	lds	r5, 0x245F	; 0x80245f <g_milliseconds_cnt64+0x3>
    797e:	60 90 60 24 	lds	r6, 0x2460	; 0x802460 <g_milliseconds_cnt64+0x4>
    7982:	70 90 61 24 	lds	r7, 0x2461	; 0x802461 <g_milliseconds_cnt64+0x5>
    7986:	80 90 62 24 	lds	r8, 0x2462	; 0x802462 <g_milliseconds_cnt64+0x6>
    798a:	90 90 63 24 	lds	r9, 0x2463	; 0x802463 <g_milliseconds_cnt64+0x7>
    798e:	0f 2e       	mov	r0, r31
    7990:	f8 ee       	ldi	r31, 0xE8	; 232
    7992:	af 2e       	mov	r10, r31
    7994:	f0 2d       	mov	r31, r0
    7996:	0f 2e       	mov	r0, r31
    7998:	f3 e0       	ldi	r31, 0x03	; 3
    799a:	bf 2e       	mov	r11, r31
    799c:	f0 2d       	mov	r31, r0
    799e:	c1 2c       	mov	r12, r1
    79a0:	d1 2c       	mov	r13, r1
    79a2:	e1 2c       	mov	r14, r1
    79a4:	f1 2c       	mov	r15, r1
    79a6:	00 e0       	ldi	r16, 0x00	; 0
    79a8:	10 e0       	ldi	r17, 0x00	; 0
    79aa:	22 2d       	mov	r18, r2
    79ac:	33 2d       	mov	r19, r3
    79ae:	44 2d       	mov	r20, r4
    79b0:	55 2d       	mov	r21, r5
    79b2:	66 2d       	mov	r22, r6
    79b4:	77 2d       	mov	r23, r7
    79b6:	88 2d       	mov	r24, r8
    79b8:	99 2d       	mov	r25, r9
    79ba:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    79be:	a2 2e       	mov	r10, r18
    79c0:	b3 2e       	mov	r11, r19
    79c2:	c4 2e       	mov	r12, r20
    79c4:	d5 2e       	mov	r13, r21
    79c6:	e6 2e       	mov	r14, r22
    79c8:	f7 2e       	mov	r15, r23
    79ca:	08 2f       	mov	r16, r24
    79cc:	19 2f       	mov	r17, r25
    79ce:	2a 2d       	mov	r18, r10
    79d0:	3b 2d       	mov	r19, r11
    79d2:	4c 2d       	mov	r20, r12
    79d4:	5d 2d       	mov	r21, r13
    79d6:	6e 2d       	mov	r22, r14
    79d8:	7f 2d       	mov	r23, r15
    79da:	80 2f       	mov	r24, r16
    79dc:	91 2f       	mov	r25, r17
    79de:	8c a1       	ldd	r24, Y+36	; 0x24
    79e0:	9d a1       	ldd	r25, Y+37	; 0x25
    79e2:	ae a1       	ldd	r26, Y+38	; 0x26
    79e4:	bf a1       	ldd	r27, Y+39	; 0x27
    79e6:	82 1b       	sub	r24, r18
    79e8:	93 0b       	sbc	r25, r19
    79ea:	a4 0b       	sbc	r26, r20
    79ec:	b5 0b       	sbc	r27, r21
    79ee:	8c a3       	std	Y+36, r24	; 0x24
    79f0:	9d a3       	std	Y+37, r25	; 0x25
    79f2:	ae a3       	std	Y+38, r26	; 0x26
    79f4:	bf a3       	std	Y+39, r27	; 0x27
						g_boot_time_ts	= l_ts;
    79f6:	8c a1       	ldd	r24, Y+36	; 0x24
    79f8:	9d a1       	ldd	r25, Y+37	; 0x25
    79fa:	ae a1       	ldd	r26, Y+38	; 0x26
    79fc:	bf a1       	ldd	r27, Y+39	; 0x27
    79fe:	80 93 64 24 	sts	0x2464, r24	; 0x802464 <g_boot_time_ts>
    7a02:	90 93 65 24 	sts	0x2465, r25	; 0x802465 <g_boot_time_ts+0x1>
    7a06:	a0 93 66 24 	sts	0x2466, r26	; 0x802466 <g_boot_time_ts+0x2>
    7a0a:	b0 93 67 24 	sts	0x2467, r27	; 0x802467 <g_boot_time_ts+0x3>
						cpu_irq_restore(flags);
    7a0e:	88 a5       	ldd	r24, Y+40	; 0x28
    7a10:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>
					}
				break;
    7a14:	e0 c0       	rjmp	.+448    	; 0x7bd6 <serial_filter_inStream+0xe9e>
				case  6:
				case  7:
				case 10:
				case 11:
				case 12:
					ptr += myStringToFloat(ptr, &fVal);
    7a16:	9e 01       	movw	r18, r28
    7a18:	27 5c       	subi	r18, 0xC7	; 199
    7a1a:	3f 4f       	sbci	r19, 0xFF	; 255
    7a1c:	89 81       	ldd	r24, Y+1	; 0x01
    7a1e:	9a 81       	ldd	r25, Y+2	; 0x02
    7a20:	b9 01       	movw	r22, r18
    7a22:	0e 94 77 e0 	call	0x1c0ee	; 0x1c0ee <myStringToFloat>
    7a26:	9c 01       	movw	r18, r24
    7a28:	89 81       	ldd	r24, Y+1	; 0x01
    7a2a:	9a 81       	ldd	r25, Y+2	; 0x02
    7a2c:	82 0f       	add	r24, r18
    7a2e:	93 1f       	adc	r25, r19
    7a30:	89 83       	std	Y+1, r24	; 0x01
    7a32:	9a 83       	std	Y+2, r25	; 0x02
					if        (idx ==  3) {
    7a34:	8b 81       	ldd	r24, Y+3	; 0x03
    7a36:	83 30       	cpi	r24, 0x03	; 3
    7a38:	d9 f4       	brne	.+54     	; 0x7a70 <serial_filter_inStream+0xd38>
						if (fVal) {
    7a3a:	89 ad       	ldd	r24, Y+57	; 0x39
    7a3c:	9a ad       	ldd	r25, Y+58	; 0x3a
    7a3e:	ab ad       	ldd	r26, Y+59	; 0x3b
    7a40:	bc ad       	ldd	r27, Y+60	; 0x3c
    7a42:	20 e0       	ldi	r18, 0x00	; 0
    7a44:	30 e0       	ldi	r19, 0x00	; 0
    7a46:	a9 01       	movw	r20, r18
    7a48:	bc 01       	movw	r22, r24
    7a4a:	cd 01       	movw	r24, r26
    7a4c:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
    7a50:	88 23       	and	r24, r24
    7a52:	09 f4       	brne	.+2      	; 0x7a56 <serial_filter_inStream+0xd1e>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7a54:	c2 c0       	rjmp	.+388    	; 0x7bda <serial_filter_inStream+0xea2>
				case 11:
				case 12:
					ptr += myStringToFloat(ptr, &fVal);
					if        (idx ==  3) {
						if (fVal) {
							g_gns_lat = fVal;
    7a56:	89 ad       	ldd	r24, Y+57	; 0x39
    7a58:	9a ad       	ldd	r25, Y+58	; 0x3a
    7a5a:	ab ad       	ldd	r26, Y+59	; 0x3b
    7a5c:	bc ad       	ldd	r27, Y+60	; 0x3c
    7a5e:	80 93 8c 24 	sts	0x248C, r24	; 0x80248c <g_gns_lat>
    7a62:	90 93 8d 24 	sts	0x248D, r25	; 0x80248d <g_gns_lat+0x1>
    7a66:	a0 93 8e 24 	sts	0x248E, r26	; 0x80248e <g_gns_lat+0x2>
    7a6a:	b0 93 8f 24 	sts	0x248F, r27	; 0x80248f <g_gns_lat+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7a6e:	b5 c0       	rjmp	.+362    	; 0x7bda <serial_filter_inStream+0xea2>
					if        (idx ==  3) {
						if (fVal) {
							g_gns_lat = fVal;
						}

					} else if (idx ==  4) {
    7a70:	8b 81       	ldd	r24, Y+3	; 0x03
    7a72:	84 30       	cpi	r24, 0x04	; 4
    7a74:	d9 f4       	brne	.+54     	; 0x7aac <serial_filter_inStream+0xd74>
						if (fVal) {
    7a76:	89 ad       	ldd	r24, Y+57	; 0x39
    7a78:	9a ad       	ldd	r25, Y+58	; 0x3a
    7a7a:	ab ad       	ldd	r26, Y+59	; 0x3b
    7a7c:	bc ad       	ldd	r27, Y+60	; 0x3c
    7a7e:	20 e0       	ldi	r18, 0x00	; 0
    7a80:	30 e0       	ldi	r19, 0x00	; 0
    7a82:	a9 01       	movw	r20, r18
    7a84:	bc 01       	movw	r22, r24
    7a86:	cd 01       	movw	r24, r26
    7a88:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
    7a8c:	88 23       	and	r24, r24
    7a8e:	09 f4       	brne	.+2      	; 0x7a92 <serial_filter_inStream+0xd5a>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7a90:	a4 c0       	rjmp	.+328    	; 0x7bda <serial_filter_inStream+0xea2>
							g_gns_lat = fVal;
						}

					} else if (idx ==  4) {
						if (fVal) {
							g_gns_lon = fVal;
    7a92:	89 ad       	ldd	r24, Y+57	; 0x39
    7a94:	9a ad       	ldd	r25, Y+58	; 0x3a
    7a96:	ab ad       	ldd	r26, Y+59	; 0x3b
    7a98:	bc ad       	ldd	r27, Y+60	; 0x3c
    7a9a:	80 93 90 24 	sts	0x2490, r24	; 0x802490 <g_gns_lon>
    7a9e:	90 93 91 24 	sts	0x2491, r25	; 0x802491 <g_gns_lon+0x1>
    7aa2:	a0 93 92 24 	sts	0x2492, r26	; 0x802492 <g_gns_lon+0x2>
    7aa6:	b0 93 93 24 	sts	0x2493, r27	; 0x802493 <g_gns_lon+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7aaa:	97 c0       	rjmp	.+302    	; 0x7bda <serial_filter_inStream+0xea2>
					} else if (idx ==  4) {
						if (fVal) {
							g_gns_lon = fVal;
						}

					} else if (idx ==  5) {
    7aac:	8b 81       	ldd	r24, Y+3	; 0x03
    7aae:	85 30       	cpi	r24, 0x05	; 5
    7ab0:	c1 f5       	brne	.+112    	; 0x7b22 <serial_filter_inStream+0xdea>
						if (fVal) {
    7ab2:	89 ad       	ldd	r24, Y+57	; 0x39
    7ab4:	9a ad       	ldd	r25, Y+58	; 0x3a
    7ab6:	ab ad       	ldd	r26, Y+59	; 0x3b
    7ab8:	bc ad       	ldd	r27, Y+60	; 0x3c
    7aba:	20 e0       	ldi	r18, 0x00	; 0
    7abc:	30 e0       	ldi	r19, 0x00	; 0
    7abe:	a9 01       	movw	r20, r18
    7ac0:	bc 01       	movw	r22, r24
    7ac2:	cd 01       	movw	r24, r26
    7ac4:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
    7ac8:	88 23       	and	r24, r24
    7aca:	09 f4       	brne	.+2      	; 0x7ace <serial_filter_inStream+0xd96>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7acc:	86 c0       	rjmp	.+268    	; 0x7bda <serial_filter_inStream+0xea2>
							g_gns_lon = fVal;
						}

					} else if (idx ==  5) {
						if (fVal) {
							g_gns_msl_alt_m = fVal;
    7ace:	89 ad       	ldd	r24, Y+57	; 0x39
    7ad0:	9a ad       	ldd	r25, Y+58	; 0x3a
    7ad2:	ab ad       	ldd	r26, Y+59	; 0x3b
    7ad4:	bc ad       	ldd	r27, Y+60	; 0x3c
    7ad6:	80 93 94 24 	sts	0x2494, r24	; 0x802494 <g_gns_msl_alt_m>
    7ada:	90 93 95 24 	sts	0x2495, r25	; 0x802495 <g_gns_msl_alt_m+0x1>
    7ade:	a0 93 96 24 	sts	0x2496, r26	; 0x802496 <g_gns_msl_alt_m+0x2>
    7ae2:	b0 93 97 24 	sts	0x2497, r27	; 0x802497 <g_gns_msl_alt_m+0x3>
							if (g_qnh_is_auto) {
    7ae6:	80 91 1f 29 	lds	r24, 0x291F	; 0x80291f <g_qnh_is_auto>
    7aea:	88 23       	and	r24, r24
    7aec:	09 f4       	brne	.+2      	; 0x7af0 <serial_filter_inStream+0xdb8>
    7aee:	75 c0       	rjmp	.+234    	; 0x7bda <serial_filter_inStream+0xea2>
								g_qnh_height_m = (int16_t) (0.5f + fVal);
    7af0:	89 ad       	ldd	r24, Y+57	; 0x39
    7af2:	9a ad       	ldd	r25, Y+58	; 0x3a
    7af4:	ab ad       	ldd	r26, Y+59	; 0x3b
    7af6:	bc ad       	ldd	r27, Y+60	; 0x3c
    7af8:	20 e0       	ldi	r18, 0x00	; 0
    7afa:	30 e0       	ldi	r19, 0x00	; 0
    7afc:	40 e0       	ldi	r20, 0x00	; 0
    7afe:	5f e3       	ldi	r21, 0x3F	; 63
    7b00:	bc 01       	movw	r22, r24
    7b02:	cd 01       	movw	r24, r26
    7b04:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
    7b08:	dc 01       	movw	r26, r24
    7b0a:	cb 01       	movw	r24, r22
    7b0c:	bc 01       	movw	r22, r24
    7b0e:	cd 01       	movw	r24, r26
    7b10:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
    7b14:	dc 01       	movw	r26, r24
    7b16:	cb 01       	movw	r24, r22
    7b18:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <g_qnh_height_m>
    7b1c:	90 93 21 29 	sts	0x2921, r25	; 0x802921 <g_qnh_height_m+0x1>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7b20:	5c c0       	rjmp	.+184    	; 0x7bda <serial_filter_inStream+0xea2>
							if (g_qnh_is_auto) {
								g_qnh_height_m = (int16_t) (0.5f + fVal);
							}
						}

					} else if (idx ==  6) {
    7b22:	8b 81       	ldd	r24, Y+3	; 0x03
    7b24:	86 30       	cpi	r24, 0x06	; 6
    7b26:	69 f4       	brne	.+26     	; 0x7b42 <serial_filter_inStream+0xe0a>
						g_gns_speed_kmPh = fVal;
    7b28:	89 ad       	ldd	r24, Y+57	; 0x39
    7b2a:	9a ad       	ldd	r25, Y+58	; 0x3a
    7b2c:	ab ad       	ldd	r26, Y+59	; 0x3b
    7b2e:	bc ad       	ldd	r27, Y+60	; 0x3c
    7b30:	80 93 98 24 	sts	0x2498, r24	; 0x802498 <g_gns_speed_kmPh>
    7b34:	90 93 99 24 	sts	0x2499, r25	; 0x802499 <g_gns_speed_kmPh+0x1>
    7b38:	a0 93 9a 24 	sts	0x249A, r26	; 0x80249a <g_gns_speed_kmPh+0x2>
    7b3c:	b0 93 9b 24 	sts	0x249B, r27	; 0x80249b <g_gns_speed_kmPh+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7b40:	4c c0       	rjmp	.+152    	; 0x7bda <serial_filter_inStream+0xea2>
						}

					} else if (idx ==  6) {
						g_gns_speed_kmPh = fVal;

					} else if (idx ==  7) {
    7b42:	8b 81       	ldd	r24, Y+3	; 0x03
    7b44:	87 30       	cpi	r24, 0x07	; 7
    7b46:	69 f4       	brne	.+26     	; 0x7b62 <serial_filter_inStream+0xe2a>
						g_gns_course_deg = fVal;
    7b48:	89 ad       	ldd	r24, Y+57	; 0x39
    7b4a:	9a ad       	ldd	r25, Y+58	; 0x3a
    7b4c:	ab ad       	ldd	r26, Y+59	; 0x3b
    7b4e:	bc ad       	ldd	r27, Y+60	; 0x3c
    7b50:	80 93 9c 24 	sts	0x249C, r24	; 0x80249c <g_gns_course_deg>
    7b54:	90 93 9d 24 	sts	0x249D, r25	; 0x80249d <g_gns_course_deg+0x1>
    7b58:	a0 93 9e 24 	sts	0x249E, r26	; 0x80249e <g_gns_course_deg+0x2>
    7b5c:	b0 93 9f 24 	sts	0x249F, r27	; 0x80249f <g_gns_course_deg+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7b60:	3c c0       	rjmp	.+120    	; 0x7bda <serial_filter_inStream+0xea2>
						g_gns_speed_kmPh = fVal;

					} else if (idx ==  7) {
						g_gns_course_deg = fVal;

					} else if (idx == 10) {
    7b62:	8b 81       	ldd	r24, Y+3	; 0x03
    7b64:	8a 30       	cpi	r24, 0x0A	; 10
    7b66:	69 f4       	brne	.+26     	; 0x7b82 <serial_filter_inStream+0xe4a>
						g_gns_dop_h = fVal;
    7b68:	89 ad       	ldd	r24, Y+57	; 0x39
    7b6a:	9a ad       	ldd	r25, Y+58	; 0x3a
    7b6c:	ab ad       	ldd	r26, Y+59	; 0x3b
    7b6e:	bc ad       	ldd	r27, Y+60	; 0x3c
    7b70:	80 93 a1 24 	sts	0x24A1, r24	; 0x8024a1 <g_gns_dop_h>
    7b74:	90 93 a2 24 	sts	0x24A2, r25	; 0x8024a2 <g_gns_dop_h+0x1>
    7b78:	a0 93 a3 24 	sts	0x24A3, r26	; 0x8024a3 <g_gns_dop_h+0x2>
    7b7c:	b0 93 a4 24 	sts	0x24A4, r27	; 0x8024a4 <g_gns_dop_h+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7b80:	2c c0       	rjmp	.+88     	; 0x7bda <serial_filter_inStream+0xea2>
						g_gns_course_deg = fVal;

					} else if (idx == 10) {
						g_gns_dop_h = fVal;

					} else if (idx == 11) {
    7b82:	8b 81       	ldd	r24, Y+3	; 0x03
    7b84:	8b 30       	cpi	r24, 0x0B	; 11
    7b86:	69 f4       	brne	.+26     	; 0x7ba2 <serial_filter_inStream+0xe6a>
						g_gns_dop_p = fVal;
    7b88:	89 ad       	ldd	r24, Y+57	; 0x39
    7b8a:	9a ad       	ldd	r25, Y+58	; 0x3a
    7b8c:	ab ad       	ldd	r26, Y+59	; 0x3b
    7b8e:	bc ad       	ldd	r27, Y+60	; 0x3c
    7b90:	80 93 a5 24 	sts	0x24A5, r24	; 0x8024a5 <g_gns_dop_p>
    7b94:	90 93 a6 24 	sts	0x24A6, r25	; 0x8024a6 <g_gns_dop_p+0x1>
    7b98:	a0 93 a7 24 	sts	0x24A7, r26	; 0x8024a7 <g_gns_dop_p+0x2>
    7b9c:	b0 93 a8 24 	sts	0x24A8, r27	; 0x8024a8 <g_gns_dop_p+0x3>

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7ba0:	1c c0       	rjmp	.+56     	; 0x7bda <serial_filter_inStream+0xea2>
						g_gns_dop_h = fVal;

					} else if (idx == 11) {
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
    7ba2:	8b 81       	ldd	r24, Y+3	; 0x03
    7ba4:	8c 30       	cpi	r24, 0x0C	; 12
    7ba6:	c9 f4       	brne	.+50     	; 0x7bda <serial_filter_inStream+0xea2>
						g_gns_dop_v = fVal;
    7ba8:	89 ad       	ldd	r24, Y+57	; 0x39
    7baa:	9a ad       	ldd	r25, Y+58	; 0x3a
    7bac:	ab ad       	ldd	r26, Y+59	; 0x3b
    7bae:	bc ad       	ldd	r27, Y+60	; 0x3c
    7bb0:	80 93 a9 24 	sts	0x24A9, r24	; 0x8024a9 <g_gns_dop_v>
    7bb4:	90 93 aa 24 	sts	0x24AA, r25	; 0x8024aa <g_gns_dop_v+0x1>
    7bb8:	a0 93 ab 24 	sts	0x24AB, r26	; 0x8024ab <g_gns_dop_v+0x2>
    7bbc:	b0 93 ac 24 	sts	0x24AC, r27	; 0x8024ac <g_gns_dop_v+0x3>
					}
				break;
    7bc0:	0c c0       	rjmp	.+24     	; 0x7bda <serial_filter_inStream+0xea2>

				default:
					ptr = cueBehind(ptr, ',');
    7bc2:	89 81       	ldd	r24, Y+1	; 0x01
    7bc4:	9a 81       	ldd	r25, Y+2	; 0x02
    7bc6:	6c e2       	ldi	r22, 0x2C	; 44
    7bc8:	0e 94 4b e0 	call	0x1c096	; 0x1c096 <cueBehind>
    7bcc:	89 83       	std	Y+1, r24	; 0x01
    7bce:	9a 83       	std	Y+2, r25	; 0x02
    7bd0:	05 c0       	rjmp	.+10     	; 0x7bdc <serial_filter_inStream+0xea4>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    7bd2:	00 00       	nop
    7bd4:	03 c0       	rjmp	.+6      	; 0x7bdc <serial_filter_inStream+0xea4>
						flags = cpu_irq_save();
						l_ts		   -= (uint32_t)(g_milliseconds_cnt64 / 1000);
						g_boot_time_ts	= l_ts;
						cpu_irq_restore(flags);
					}
				break;
    7bd6:	00 00       	nop
    7bd8:	01 c0       	rjmp	.+2      	; 0x7bdc <serial_filter_inStream+0xea4>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7bda:	00 00       	nop

				default:
					ptr = cueBehind(ptr, ',');
			}
			restLen = len - (ptr - buf);
    7bdc:	29 81       	ldd	r18, Y+1	; 0x01
    7bde:	3a 81       	ldd	r19, Y+2	; 0x02
    7be0:	ce 01       	movw	r24, r28
    7be2:	89 5b       	subi	r24, 0xB9	; 185
    7be4:	9f 4f       	sbci	r25, 0xFF	; 255
    7be6:	fc 01       	movw	r30, r24
    7be8:	80 81       	ld	r24, Z
    7bea:	91 81       	ldd	r25, Z+1	; 0x01
    7bec:	a9 01       	movw	r20, r18
    7bee:	48 1b       	sub	r20, r24
    7bf0:	59 0b       	sbc	r21, r25
    7bf2:	ca 01       	movw	r24, r20
    7bf4:	9c 01       	movw	r18, r24
    7bf6:	ce 01       	movw	r24, r28
    7bf8:	87 5b       	subi	r24, 0xB7	; 183
    7bfa:	9f 4f       	sbci	r25, 0xFF	; 255
    7bfc:	fc 01       	movw	r30, r24
    7bfe:	80 81       	ld	r24, Z
    7c00:	91 81       	ldd	r25, Z+1	; 0x01
    7c02:	82 1b       	sub	r24, r18
    7c04:	93 0b       	sbc	r25, r19
    7c06:	8c 83       	std	Y+4, r24	; 0x04
    7c08:	9d 83       	std	Y+5, r25	; 0x05
			idx++;
    7c0a:	8b 81       	ldd	r24, Y+3	; 0x03
    7c0c:	8f 5f       	subi	r24, 0xFF	; 255
    7c0e:	8b 83       	std	Y+3, r24	; 0x03
		irqflags_t flags;
		ptr += gnsInf_idx + gnsInf_len;

		uint8_t idx = 0;
		int16_t restLen = len - (ptr - buf);
		while (restLen > 0) {
    7c10:	8c 81       	ldd	r24, Y+4	; 0x04
    7c12:	9d 81       	ldd	r25, Y+5	; 0x05
    7c14:	18 16       	cp	r1, r24
    7c16:	19 06       	cpc	r1, r25
    7c18:	0c f4       	brge	.+2      	; 0x7c1c <serial_filter_inStream+0xee4>
    7c1a:	20 cb       	rjmp	.-2496   	; 0x725c <serial_filter_inStream+0x524>
			}
			restLen = len - (ptr - buf);
			idx++;
		}
	}
	return true;
    7c1c:	81 e0       	ldi	r24, 0x01	; 1
}
    7c1e:	c6 5a       	subi	r28, 0xA6	; 166
    7c20:	df 4f       	sbci	r29, 0xFF	; 255
    7c22:	cd bf       	out	0x3d, r28	; 61
    7c24:	de bf       	out	0x3e, r29	; 62
    7c26:	df 91       	pop	r29
    7c28:	cf 91       	pop	r28
    7c2a:	1f 91       	pop	r17
    7c2c:	0f 91       	pop	r16
    7c2e:	ff 90       	pop	r15
    7c30:	ef 90       	pop	r14
    7c32:	df 90       	pop	r13
    7c34:	cf 90       	pop	r12
    7c36:	bf 90       	pop	r11
    7c38:	af 90       	pop	r10
    7c3a:	9f 90       	pop	r9
    7c3c:	8f 90       	pop	r8
    7c3e:	7f 90       	pop	r7
    7c40:	6f 90       	pop	r6
    7c42:	5f 90       	pop	r5
    7c44:	4f 90       	pop	r4
    7c46:	3f 90       	pop	r3
    7c48:	2f 90       	pop	r2
    7c4a:	08 95       	ret

00007c4c <task_serial>:


void task_serial(void /*uint32_t now*/)
{
    7c4c:	cf 93       	push	r28
    7c4e:	df 93       	push	r29
    7c50:	cd b7       	in	r28, 0x3d	; 61
    7c52:	de b7       	in	r29, 0x3e	; 62
    7c54:	67 97       	sbiw	r28, 0x17	; 23
    7c56:	cd bf       	out	0x3d, r28	; 61
    7c58:	de bf       	out	0x3e, r29	; 62
	uint16_t len_out = 0;
    7c5a:	19 82       	std	Y+1, r1	; 0x01
    7c5c:	1a 82       	std	Y+2, r1	; 0x02

	/* Handshaking SIM808 --> MPU, START data - IRQ disabled  */
	{
		irqflags_t flags = cpu_irq_save();
    7c5e:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    7c62:	8d 87       	std	Y+13, r24	; 0x0d

		/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
		isr_serial_tx_kickstart();
    7c64:	0e 94 55 23 	call	0x46aa	; 0x46aa <isr_serial_tx_kickstart>

		cpu_irq_restore(flags);
    7c68:	8d 85       	ldd	r24, Y+13	; 0x0d
    7c6a:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>
	}

	/* Handshaking MPU --> SIM808, START data - IRQ disabled */
	{
		irqflags_t flags = cpu_irq_save();
    7c6e:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    7c72:	8e 87       	std	Y+14, r24	; 0x0e
		uint16_t l_usart1_rx_idx = g_usart1_rx_idx;
    7c74:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7c78:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    7c7c:	8f 87       	std	Y+15, r24	; 0x0f
    7c7e:	98 8b       	std	Y+16, r25	; 0x10
		cpu_irq_restore(flags);
    7c80:	8e 85       	ldd	r24, Y+14	; 0x0e
    7c82:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>

		if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    7c86:	8f 85       	ldd	r24, Y+15	; 0x0f
    7c88:	98 89       	ldd	r25, Y+16	; 0x10
    7c8a:	80 38       	cpi	r24, 0x80	; 128
    7c8c:	91 40       	sbci	r25, 0x01	; 1
    7c8e:	08 f0       	brcs	.+2      	; 0x7c92 <task_serial+0x46>
    7c90:	e5 c0       	rjmp	.+458    	; 0x7e5c <task_serial+0x210>
			ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
    7c92:	60 e0       	ldi	r22, 0x00	; 0
    7c94:	8f e2       	ldi	r24, 0x2F	; 47
    7c96:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
		}
	}

	while (g_usart1_rx_ready) {
    7c9a:	e0 c0       	rjmp	.+448    	; 0x7e5c <task_serial+0x210>
		/* Find delimiter as line end indicator - IRQ allowed */
		{
			const char* p = strchr(g_usart1_rx_buf, '\n');	// g_usart1_rx_buf has to be 0 terminated
    7c9c:	6a e0       	ldi	r22, 0x0A	; 10
    7c9e:	70 e0       	ldi	r23, 0x00	; 0
    7ca0:	82 e7       	ldi	r24, 0x72	; 114
    7ca2:	95 e2       	ldi	r25, 0x25	; 37
    7ca4:	0f 94 0f 3d 	call	0x27a1e	; 0x27a1e <strchr>
    7ca8:	89 8b       	std	Y+17, r24	; 0x11
    7caa:	9a 8b       	std	Y+18, r25	; 0x12
			if (p) {
    7cac:	89 89       	ldd	r24, Y+17	; 0x11
    7cae:	9a 89       	ldd	r25, Y+18	; 0x12
    7cb0:	89 2b       	or	r24, r25
    7cb2:	79 f0       	breq	.+30     	; 0x7cd2 <task_serial+0x86>
				len_out = 1 + (p - g_usart1_rx_buf);
    7cb4:	29 89       	ldd	r18, Y+17	; 0x11
    7cb6:	3a 89       	ldd	r19, Y+18	; 0x12
    7cb8:	82 e7       	ldi	r24, 0x72	; 114
    7cba:	95 e2       	ldi	r25, 0x25	; 37
    7cbc:	41 e0       	ldi	r20, 0x01	; 1
    7cbe:	50 e0       	ldi	r21, 0x00	; 0
    7cc0:	ba 01       	movw	r22, r20
    7cc2:	68 1b       	sub	r22, r24
    7cc4:	79 0b       	sbc	r23, r25
    7cc6:	cb 01       	movw	r24, r22
    7cc8:	82 0f       	add	r24, r18
    7cca:	93 1f       	adc	r25, r19
    7ccc:	89 83       	std	Y+1, r24	; 0x01
    7cce:	9a 83       	std	Y+2, r25	; 0x02
    7cd0:	0c c0       	rjmp	.+24     	; 0x7cea <task_serial+0x9e>

			} else if (g_usart1_rx_idx >= (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    7cd2:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7cd6:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    7cda:	80 38       	cpi	r24, 0x80	; 128
    7cdc:	91 40       	sbci	r25, 0x01	; 1
    7cde:	08 f4       	brcc	.+2      	; 0x7ce2 <task_serial+0x96>
    7ce0:	c3 c0       	rjmp	.+390    	; 0x7e68 <task_serial+0x21c>
				len_out = C_USART1_RX_BUF_LEN;	// indicates to flush the read buffer
    7ce2:	80 e0       	ldi	r24, 0x00	; 0
    7ce4:	92 e0       	ldi	r25, 0x02	; 2
    7ce6:	89 83       	std	Y+1, r24	; 0x01
    7ce8:	9a 83       	std	Y+2, r25	; 0x02
				return;	// not complete yet
			}
		}

		/* Process the line - IRQ allowed */
		if (len_out < C_USART1_RX_BUF_LEN) {
    7cea:	89 81       	ldd	r24, Y+1	; 0x01
    7cec:	9a 81       	ldd	r25, Y+2	; 0x02
    7cee:	81 15       	cp	r24, r1
    7cf0:	92 40       	sbci	r25, 0x02	; 2
    7cf2:	18 f5       	brcc	.+70     	; 0x7d3a <task_serial+0xee>
			static bool s_doNotPrint = false;

			/* Process line and get data */
			bool l_doNotPrint = serial_filter_inStream(g_usart1_rx_buf, len_out);
    7cf4:	89 81       	ldd	r24, Y+1	; 0x01
    7cf6:	9a 81       	ldd	r25, Y+2	; 0x02
    7cf8:	bc 01       	movw	r22, r24
    7cfa:	82 e7       	ldi	r24, 0x72	; 114
    7cfc:	95 e2       	ldi	r25, 0x25	; 37
    7cfe:	1c d8       	rcall	.-4040   	; 0x6d38 <serial_filter_inStream>
    7d00:	8b 8b       	std	Y+19, r24	; 0x13

			/* Copy chunk of data to USB_CDC */
			if (!l_doNotPrint && (!s_doNotPrint || (len_out > 3)) && g_usb_cdc_printStatusLines_sim808) {
    7d02:	9b 89       	ldd	r25, Y+19	; 0x13
    7d04:	81 e0       	ldi	r24, 0x01	; 1
    7d06:	89 27       	eor	r24, r25
    7d08:	88 23       	and	r24, r24
    7d0a:	a1 f0       	breq	.+40     	; 0x7d34 <task_serial+0xe8>
    7d0c:	90 91 4e 21 	lds	r25, 0x214E	; 0x80214e <s_doNotPrint.8477>
    7d10:	81 e0       	ldi	r24, 0x01	; 1
    7d12:	89 27       	eor	r24, r25
    7d14:	88 23       	and	r24, r24
    7d16:	21 f4       	brne	.+8      	; 0x7d20 <task_serial+0xd4>
    7d18:	89 81       	ldd	r24, Y+1	; 0x01
    7d1a:	9a 81       	ldd	r25, Y+2	; 0x02
    7d1c:	04 97       	sbiw	r24, 0x04	; 4
    7d1e:	50 f0       	brcs	.+20     	; 0x7d34 <task_serial+0xe8>
    7d20:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <g_usb_cdc_printStatusLines_sim808>
    7d24:	88 23       	and	r24, r24
    7d26:	31 f0       	breq	.+12     	; 0x7d34 <task_serial+0xe8>
				udi_write_serial_line(g_usart1_rx_buf, len_out);
    7d28:	89 81       	ldd	r24, Y+1	; 0x01
    7d2a:	9a 81       	ldd	r25, Y+2	; 0x02
    7d2c:	bc 01       	movw	r22, r24
    7d2e:	82 e7       	ldi	r24, 0x72	; 114
    7d30:	95 e2       	ldi	r25, 0x25	; 37
    7d32:	63 d2       	rcall	.+1222   	; 0x81fa <udi_write_serial_line>
			}

			/* Store last line state */
			s_doNotPrint = l_doNotPrint;
    7d34:	8b 89       	ldd	r24, Y+19	; 0x13
    7d36:	80 93 4e 21 	sts	0x214E, r24	; 0x80214e <s_doNotPrint.8477>
		}

		/* Move serial buffer by one line and adjust index - IRQ disabled */
		{
			irqflags_t flags = cpu_irq_save();
    7d3a:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    7d3e:	8c 8b       	std	Y+20, r24	; 0x14

			/* Move operation */
			if (len_out < C_USART1_RX_BUF_LEN) {
    7d40:	89 81       	ldd	r24, Y+1	; 0x01
    7d42:	9a 81       	ldd	r25, Y+2	; 0x02
    7d44:	81 15       	cp	r24, r1
    7d46:	92 40       	sbci	r25, 0x02	; 2
    7d48:	60 f5       	brcc	.+88     	; 0x7da2 <task_serial+0x156>
				char* l_usart1_rx_buf_ptr		= g_usart1_rx_buf;
    7d4a:	82 e7       	ldi	r24, 0x72	; 114
    7d4c:	95 e2       	ldi	r25, 0x25	; 37
    7d4e:	8b 83       	std	Y+3, r24	; 0x03
    7d50:	9c 83       	std	Y+4, r25	; 0x04
				char* l_usart1_rx_buf_mov_ptr	= g_usart1_rx_buf + len_out;
    7d52:	89 81       	ldd	r24, Y+1	; 0x01
    7d54:	9a 81       	ldd	r25, Y+2	; 0x02
    7d56:	8e 58       	subi	r24, 0x8E	; 142
    7d58:	9a 4d       	sbci	r25, 0xDA	; 218
    7d5a:	8d 83       	std	Y+5, r24	; 0x05
    7d5c:	9e 83       	std	Y+6, r25	; 0x06
				for (int16_t movItCnt = g_usart1_rx_idx; movItCnt; movItCnt--) {
    7d5e:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7d62:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    7d66:	8f 83       	std	Y+7, r24	; 0x07
    7d68:	98 87       	std	Y+8, r25	; 0x08
    7d6a:	17 c0       	rjmp	.+46     	; 0x7d9a <task_serial+0x14e>
					*(l_usart1_rx_buf_ptr++)	= *(l_usart1_rx_buf_mov_ptr++);
    7d6c:	8b 81       	ldd	r24, Y+3	; 0x03
    7d6e:	9c 81       	ldd	r25, Y+4	; 0x04
    7d70:	9c 01       	movw	r18, r24
    7d72:	2f 5f       	subi	r18, 0xFF	; 255
    7d74:	3f 4f       	sbci	r19, 0xFF	; 255
    7d76:	2b 83       	std	Y+3, r18	; 0x03
    7d78:	3c 83       	std	Y+4, r19	; 0x04
    7d7a:	2d 81       	ldd	r18, Y+5	; 0x05
    7d7c:	3e 81       	ldd	r19, Y+6	; 0x06
    7d7e:	a9 01       	movw	r20, r18
    7d80:	4f 5f       	subi	r20, 0xFF	; 255
    7d82:	5f 4f       	sbci	r21, 0xFF	; 255
    7d84:	4d 83       	std	Y+5, r20	; 0x05
    7d86:	5e 83       	std	Y+6, r21	; 0x06
    7d88:	f9 01       	movw	r30, r18
    7d8a:	20 81       	ld	r18, Z
    7d8c:	fc 01       	movw	r30, r24
    7d8e:	20 83       	st	Z, r18

			/* Move operation */
			if (len_out < C_USART1_RX_BUF_LEN) {
				char* l_usart1_rx_buf_ptr		= g_usart1_rx_buf;
				char* l_usart1_rx_buf_mov_ptr	= g_usart1_rx_buf + len_out;
				for (int16_t movItCnt = g_usart1_rx_idx; movItCnt; movItCnt--) {
    7d90:	8f 81       	ldd	r24, Y+7	; 0x07
    7d92:	98 85       	ldd	r25, Y+8	; 0x08
    7d94:	01 97       	sbiw	r24, 0x01	; 1
    7d96:	8f 83       	std	Y+7, r24	; 0x07
    7d98:	98 87       	std	Y+8, r25	; 0x08
    7d9a:	8f 81       	ldd	r24, Y+7	; 0x07
    7d9c:	98 85       	ldd	r25, Y+8	; 0x08
    7d9e:	89 2b       	or	r24, r25
    7da0:	29 f7       	brne	.-54     	; 0x7d6c <task_serial+0x120>
					*(l_usart1_rx_buf_ptr++)	= *(l_usart1_rx_buf_mov_ptr++);
				}
			}

			/* Adjust index or reset buffer when stuck */
			if (g_usart1_rx_idx <= len_out) {
    7da2:	20 91 70 25 	lds	r18, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7da6:	30 91 71 25 	lds	r19, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    7daa:	89 81       	ldd	r24, Y+1	; 0x01
    7dac:	9a 81       	ldd	r25, Y+2	; 0x02
    7dae:	82 17       	cp	r24, r18
    7db0:	93 07       	cpc	r25, r19
    7db2:	38 f0       	brcs	.+14     	; 0x7dc2 <task_serial+0x176>
				g_usart1_rx_idx		= 0;
    7db4:	10 92 70 25 	sts	0x2570, r1	; 0x802570 <g_usart1_rx_idx>
    7db8:	10 92 71 25 	sts	0x2571, r1	; 0x802571 <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready	= false;
    7dbc:	10 92 6e 25 	sts	0x256E, r1	; 0x80256e <g_usart1_rx_ready>
    7dc0:	0e c0       	rjmp	.+28     	; 0x7dde <task_serial+0x192>

			} else {
				g_usart1_rx_idx	   -= len_out;
    7dc2:	20 91 70 25 	lds	r18, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7dc6:	30 91 71 25 	lds	r19, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    7dca:	89 81       	ldd	r24, Y+1	; 0x01
    7dcc:	9a 81       	ldd	r25, Y+2	; 0x02
    7dce:	a9 01       	movw	r20, r18
    7dd0:	48 1b       	sub	r20, r24
    7dd2:	59 0b       	sbc	r21, r25
    7dd4:	ca 01       	movw	r24, r20
    7dd6:	80 93 70 25 	sts	0x2570, r24	; 0x802570 <g_usart1_rx_idx>
    7dda:	90 93 71 25 	sts	0x2571, r25	; 0x802571 <g_usart1_rx_idx+0x1>
			}

			/* Clean operation (for debugging) */
			char* l_usart1_rx_buf_ptr = g_usart1_rx_buf + g_usart1_rx_idx;
    7dde:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7de2:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    7de6:	8e 58       	subi	r24, 0x8E	; 142
    7de8:	9a 4d       	sbci	r25, 0xDA	; 218
    7dea:	89 87       	std	Y+9, r24	; 0x09
    7dec:	9a 87       	std	Y+10, r25	; 0x0a
			for (int16_t movItCnt = (C_USART1_RX_BUF_LEN - g_usart1_rx_idx); movItCnt; movItCnt--) {
    7dee:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7df2:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    7df6:	20 e0       	ldi	r18, 0x00	; 0
    7df8:	32 e0       	ldi	r19, 0x02	; 2
    7dfa:	b9 01       	movw	r22, r18
    7dfc:	68 1b       	sub	r22, r24
    7dfe:	79 0b       	sbc	r23, r25
    7e00:	cb 01       	movw	r24, r22
    7e02:	8b 87       	std	Y+11, r24	; 0x0b
    7e04:	9c 87       	std	Y+12, r25	; 0x0c
    7e06:	0e c0       	rjmp	.+28     	; 0x7e24 <task_serial+0x1d8>
				*(l_usart1_rx_buf_ptr++) = 0;
    7e08:	89 85       	ldd	r24, Y+9	; 0x09
    7e0a:	9a 85       	ldd	r25, Y+10	; 0x0a
    7e0c:	9c 01       	movw	r18, r24
    7e0e:	2f 5f       	subi	r18, 0xFF	; 255
    7e10:	3f 4f       	sbci	r19, 0xFF	; 255
    7e12:	29 87       	std	Y+9, r18	; 0x09
    7e14:	3a 87       	std	Y+10, r19	; 0x0a
    7e16:	fc 01       	movw	r30, r24
    7e18:	10 82       	st	Z, r1
				g_usart1_rx_idx	   -= len_out;
			}

			/* Clean operation (for debugging) */
			char* l_usart1_rx_buf_ptr = g_usart1_rx_buf + g_usart1_rx_idx;
			for (int16_t movItCnt = (C_USART1_RX_BUF_LEN - g_usart1_rx_idx); movItCnt; movItCnt--) {
    7e1a:	8b 85       	ldd	r24, Y+11	; 0x0b
    7e1c:	9c 85       	ldd	r25, Y+12	; 0x0c
    7e1e:	01 97       	sbiw	r24, 0x01	; 1
    7e20:	8b 87       	std	Y+11, r24	; 0x0b
    7e22:	9c 87       	std	Y+12, r25	; 0x0c
    7e24:	8b 85       	ldd	r24, Y+11	; 0x0b
    7e26:	9c 85       	ldd	r25, Y+12	; 0x0c
    7e28:	89 2b       	or	r24, r25
    7e2a:	71 f7       	brne	.-36     	; 0x7e08 <task_serial+0x1bc>
				*(l_usart1_rx_buf_ptr++) = 0;
			}

			cpu_irq_restore(flags);
    7e2c:	8c 89       	ldd	r24, Y+20	; 0x14
    7e2e:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>
		}

		/* Handshaking, START data - IRQ disabled */
		{
			irqflags_t flags = cpu_irq_save();
    7e32:	0e 94 31 20 	call	0x4062	; 0x4062 <cpu_irq_save>
    7e36:	8d 8b       	std	Y+21, r24	; 0x15
			uint16_t l_usart1_rx_idx = g_usart1_rx_idx;
    7e38:	80 91 70 25 	lds	r24, 0x2570	; 0x802570 <g_usart1_rx_idx>
    7e3c:	90 91 71 25 	lds	r25, 0x2571	; 0x802571 <g_usart1_rx_idx+0x1>
    7e40:	8e 8b       	std	Y+22, r24	; 0x16
    7e42:	9f 8b       	std	Y+23, r25	; 0x17
			cpu_irq_restore(flags);
    7e44:	8d 89       	ldd	r24, Y+21	; 0x15
    7e46:	0e 94 41 20 	call	0x4082	; 0x4082 <cpu_irq_restore>

			if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    7e4a:	8e 89       	ldd	r24, Y+22	; 0x16
    7e4c:	9f 89       	ldd	r25, Y+23	; 0x17
    7e4e:	80 38       	cpi	r24, 0x80	; 128
    7e50:	91 40       	sbci	r25, 0x01	; 1
    7e52:	20 f4       	brcc	.+8      	; 0x7e5c <task_serial+0x210>
				ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
    7e54:	60 e0       	ldi	r22, 0x00	; 0
    7e56:	8f e2       	ldi	r24, 0x2F	; 47
    7e58:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <ioport_set_pin_level>
		if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
			ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
		}
	}

	while (g_usart1_rx_ready) {
    7e5c:	80 91 6e 25 	lds	r24, 0x256E	; 0x80256e <g_usart1_rx_ready>
    7e60:	88 23       	and	r24, r24
    7e62:	09 f0       	breq	.+2      	; 0x7e66 <task_serial+0x21a>
    7e64:	1b cf       	rjmp	.-458    	; 0x7c9c <task_serial+0x50>
    7e66:	01 c0       	rjmp	.+2      	; 0x7e6a <task_serial+0x21e>

			} else if (g_usart1_rx_idx >= (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
				len_out = C_USART1_RX_BUF_LEN;	// indicates to flush the read buffer

			} else {
				return;	// not complete yet
    7e68:	00 00       	nop
			if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
				ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
			}
		}
	}
}
    7e6a:	67 96       	adiw	r28, 0x17	; 23
    7e6c:	cd bf       	out	0x3d, r28	; 61
    7e6e:	de bf       	out	0x3e, r29	; 62
    7e70:	df 91       	pop	r29
    7e72:	cf 91       	pop	r28
    7e74:	08 95       	ret

00007e76 <cpu_irq_save>:
void usb_send_wakeup_event(void)
{
	/* USB wake-up remote host feature */

	udc_remotewakeup();
}
    7e76:	cf 93       	push	r28
    7e78:	df 93       	push	r29
    7e7a:	1f 92       	push	r1
    7e7c:	cd b7       	in	r28, 0x3d	; 61
    7e7e:	de b7       	in	r29, 0x3e	; 62
    7e80:	8f e3       	ldi	r24, 0x3F	; 63
    7e82:	90 e0       	ldi	r25, 0x00	; 0
    7e84:	fc 01       	movw	r30, r24
    7e86:	80 81       	ld	r24, Z
    7e88:	89 83       	std	Y+1, r24	; 0x01
    7e8a:	f8 94       	cli
    7e8c:	89 81       	ldd	r24, Y+1	; 0x01
    7e8e:	0f 90       	pop	r0
    7e90:	df 91       	pop	r29
    7e92:	cf 91       	pop	r28
    7e94:	08 95       	ret

00007e96 <cpu_irq_restore>:
    7e96:	cf 93       	push	r28
    7e98:	df 93       	push	r29
    7e9a:	1f 92       	push	r1
    7e9c:	cd b7       	in	r28, 0x3d	; 61
    7e9e:	de b7       	in	r29, 0x3e	; 62
    7ea0:	89 83       	std	Y+1, r24	; 0x01
    7ea2:	8f e3       	ldi	r24, 0x3F	; 63
    7ea4:	90 e0       	ldi	r25, 0x00	; 0
    7ea6:	29 81       	ldd	r18, Y+1	; 0x01
    7ea8:	fc 01       	movw	r30, r24
    7eaa:	20 83       	st	Z, r18
    7eac:	00 00       	nop
    7eae:	0f 90       	pop	r0
    7eb0:	df 91       	pop	r29
    7eb2:	cf 91       	pop	r28
    7eb4:	08 95       	ret

00007eb6 <osc_get_rate>:
    7eb6:	cf 93       	push	r28
    7eb8:	df 93       	push	r29
    7eba:	1f 92       	push	r1
    7ebc:	cd b7       	in	r28, 0x3d	; 61
    7ebe:	de b7       	in	r29, 0x3e	; 62
    7ec0:	89 83       	std	Y+1, r24	; 0x01
    7ec2:	89 81       	ldd	r24, Y+1	; 0x01
    7ec4:	88 2f       	mov	r24, r24
    7ec6:	90 e0       	ldi	r25, 0x00	; 0
    7ec8:	82 30       	cpi	r24, 0x02	; 2
    7eca:	91 05       	cpc	r25, r1
    7ecc:	89 f0       	breq	.+34     	; 0x7ef0 <osc_get_rate+0x3a>
    7ece:	83 30       	cpi	r24, 0x03	; 3
    7ed0:	91 05       	cpc	r25, r1
    7ed2:	1c f4       	brge	.+6      	; 0x7eda <osc_get_rate+0x24>
    7ed4:	01 97       	sbiw	r24, 0x01	; 1
    7ed6:	39 f0       	breq	.+14     	; 0x7ee6 <osc_get_rate+0x30>
    7ed8:	1a c0       	rjmp	.+52     	; 0x7f0e <osc_get_rate+0x58>
    7eda:	84 30       	cpi	r24, 0x04	; 4
    7edc:	91 05       	cpc	r25, r1
    7ede:	69 f0       	breq	.+26     	; 0x7efa <osc_get_rate+0x44>
    7ee0:	08 97       	sbiw	r24, 0x08	; 8
    7ee2:	81 f0       	breq	.+32     	; 0x7f04 <osc_get_rate+0x4e>
    7ee4:	14 c0       	rjmp	.+40     	; 0x7f0e <osc_get_rate+0x58>
    7ee6:	80 e8       	ldi	r24, 0x80	; 128
    7ee8:	94 e8       	ldi	r25, 0x84	; 132
    7eea:	ae e1       	ldi	r26, 0x1E	; 30
    7eec:	b0 e0       	ldi	r27, 0x00	; 0
    7eee:	12 c0       	rjmp	.+36     	; 0x7f14 <osc_get_rate+0x5e>
    7ef0:	80 e0       	ldi	r24, 0x00	; 0
    7ef2:	9c e6       	ldi	r25, 0x6C	; 108
    7ef4:	ac ed       	ldi	r26, 0xDC	; 220
    7ef6:	b2 e0       	ldi	r27, 0x02	; 2
    7ef8:	0d c0       	rjmp	.+26     	; 0x7f14 <osc_get_rate+0x5e>
    7efa:	80 e0       	ldi	r24, 0x00	; 0
    7efc:	90 e8       	ldi	r25, 0x80	; 128
    7efe:	a0 e0       	ldi	r26, 0x00	; 0
    7f00:	b0 e0       	ldi	r27, 0x00	; 0
    7f02:	08 c0       	rjmp	.+16     	; 0x7f14 <osc_get_rate+0x5e>
    7f04:	80 e0       	ldi	r24, 0x00	; 0
    7f06:	9d e2       	ldi	r25, 0x2D	; 45
    7f08:	a1 e3       	ldi	r26, 0x31	; 49
    7f0a:	b1 e0       	ldi	r27, 0x01	; 1
    7f0c:	03 c0       	rjmp	.+6      	; 0x7f14 <osc_get_rate+0x5e>
    7f0e:	80 e0       	ldi	r24, 0x00	; 0
    7f10:	90 e0       	ldi	r25, 0x00	; 0
    7f12:	dc 01       	movw	r26, r24
    7f14:	bc 01       	movw	r22, r24
    7f16:	cd 01       	movw	r24, r26
    7f18:	0f 90       	pop	r0
    7f1a:	df 91       	pop	r29
    7f1c:	cf 91       	pop	r28
    7f1e:	08 95       	ret

00007f20 <pll_get_default_rate_priv>:
    7f20:	cf 93       	push	r28
    7f22:	df 93       	push	r29
    7f24:	cd b7       	in	r28, 0x3d	; 61
    7f26:	de b7       	in	r29, 0x3e	; 62
    7f28:	29 97       	sbiw	r28, 0x09	; 9
    7f2a:	cd bf       	out	0x3d, r28	; 61
    7f2c:	de bf       	out	0x3e, r29	; 62
    7f2e:	8d 83       	std	Y+5, r24	; 0x05
    7f30:	6e 83       	std	Y+6, r22	; 0x06
    7f32:	7f 83       	std	Y+7, r23	; 0x07
    7f34:	48 87       	std	Y+8, r20	; 0x08
    7f36:	59 87       	std	Y+9, r21	; 0x09
    7f38:	8d 81       	ldd	r24, Y+5	; 0x05
    7f3a:	88 2f       	mov	r24, r24
    7f3c:	90 e0       	ldi	r25, 0x00	; 0
    7f3e:	80 38       	cpi	r24, 0x80	; 128
    7f40:	91 05       	cpc	r25, r1
    7f42:	79 f0       	breq	.+30     	; 0x7f62 <pll_get_default_rate_priv+0x42>
    7f44:	80 3c       	cpi	r24, 0xC0	; 192
    7f46:	91 05       	cpc	r25, r1
    7f48:	a9 f0       	breq	.+42     	; 0x7f74 <pll_get_default_rate_priv+0x54>
    7f4a:	89 2b       	or	r24, r25
    7f4c:	09 f0       	breq	.+2      	; 0x7f50 <pll_get_default_rate_priv+0x30>
    7f4e:	1b c0       	rjmp	.+54     	; 0x7f86 <pll_get_default_rate_priv+0x66>
    7f50:	80 e8       	ldi	r24, 0x80	; 128
    7f52:	94 e8       	ldi	r25, 0x84	; 132
    7f54:	ae e1       	ldi	r26, 0x1E	; 30
    7f56:	b0 e0       	ldi	r27, 0x00	; 0
    7f58:	89 83       	std	Y+1, r24	; 0x01
    7f5a:	9a 83       	std	Y+2, r25	; 0x02
    7f5c:	ab 83       	std	Y+3, r26	; 0x03
    7f5e:	bc 83       	std	Y+4, r27	; 0x04
    7f60:	12 c0       	rjmp	.+36     	; 0x7f86 <pll_get_default_rate_priv+0x66>
    7f62:	80 e0       	ldi	r24, 0x00	; 0
    7f64:	9b e1       	ldi	r25, 0x1B	; 27
    7f66:	a7 eb       	ldi	r26, 0xB7	; 183
    7f68:	b0 e0       	ldi	r27, 0x00	; 0
    7f6a:	89 83       	std	Y+1, r24	; 0x01
    7f6c:	9a 83       	std	Y+2, r25	; 0x02
    7f6e:	ab 83       	std	Y+3, r26	; 0x03
    7f70:	bc 83       	std	Y+4, r27	; 0x04
    7f72:	09 c0       	rjmp	.+18     	; 0x7f86 <pll_get_default_rate_priv+0x66>
    7f74:	88 e0       	ldi	r24, 0x08	; 8
    7f76:	9f df       	rcall	.-194    	; 0x7eb6 <osc_get_rate>
    7f78:	dc 01       	movw	r26, r24
    7f7a:	cb 01       	movw	r24, r22
    7f7c:	89 83       	std	Y+1, r24	; 0x01
    7f7e:	9a 83       	std	Y+2, r25	; 0x02
    7f80:	ab 83       	std	Y+3, r26	; 0x03
    7f82:	bc 83       	std	Y+4, r27	; 0x04
    7f84:	00 00       	nop
    7f86:	8e 81       	ldd	r24, Y+6	; 0x06
    7f88:	9f 81       	ldd	r25, Y+7	; 0x07
    7f8a:	cc 01       	movw	r24, r24
    7f8c:	a0 e0       	ldi	r26, 0x00	; 0
    7f8e:	b0 e0       	ldi	r27, 0x00	; 0
    7f90:	29 81       	ldd	r18, Y+1	; 0x01
    7f92:	3a 81       	ldd	r19, Y+2	; 0x02
    7f94:	4b 81       	ldd	r20, Y+3	; 0x03
    7f96:	5c 81       	ldd	r21, Y+4	; 0x04
    7f98:	bc 01       	movw	r22, r24
    7f9a:	cd 01       	movw	r24, r26
    7f9c:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
    7fa0:	dc 01       	movw	r26, r24
    7fa2:	cb 01       	movw	r24, r22
    7fa4:	89 83       	std	Y+1, r24	; 0x01
    7fa6:	9a 83       	std	Y+2, r25	; 0x02
    7fa8:	ab 83       	std	Y+3, r26	; 0x03
    7faa:	bc 83       	std	Y+4, r27	; 0x04
    7fac:	89 81       	ldd	r24, Y+1	; 0x01
    7fae:	9a 81       	ldd	r25, Y+2	; 0x02
    7fb0:	ab 81       	ldd	r26, Y+3	; 0x03
    7fb2:	bc 81       	ldd	r27, Y+4	; 0x04
    7fb4:	bc 01       	movw	r22, r24
    7fb6:	cd 01       	movw	r24, r26
    7fb8:	29 96       	adiw	r28, 0x09	; 9
    7fba:	cd bf       	out	0x3d, r28	; 61
    7fbc:	de bf       	out	0x3e, r29	; 62
    7fbe:	df 91       	pop	r29
    7fc0:	cf 91       	pop	r28
    7fc2:	08 95       	ret

00007fc4 <sysclk_get_main_hz>:
    7fc4:	cf 93       	push	r28
    7fc6:	df 93       	push	r29
    7fc8:	cd b7       	in	r28, 0x3d	; 61
    7fca:	de b7       	in	r29, 0x3e	; 62
    7fcc:	41 e0       	ldi	r20, 0x01	; 1
    7fce:	50 e0       	ldi	r21, 0x00	; 0
    7fd0:	63 e0       	ldi	r22, 0x03	; 3
    7fd2:	70 e0       	ldi	r23, 0x00	; 0
    7fd4:	80 ec       	ldi	r24, 0xC0	; 192
    7fd6:	a4 df       	rcall	.-184    	; 0x7f20 <pll_get_default_rate_priv>
    7fd8:	dc 01       	movw	r26, r24
    7fda:	cb 01       	movw	r24, r22
    7fdc:	bc 01       	movw	r22, r24
    7fde:	cd 01       	movw	r24, r26
    7fe0:	df 91       	pop	r29
    7fe2:	cf 91       	pop	r28
    7fe4:	08 95       	ret

00007fe6 <sysclk_get_per4_hz>:
    7fe6:	cf 93       	push	r28
    7fe8:	df 93       	push	r29
    7fea:	1f 92       	push	r1
    7fec:	cd b7       	in	r28, 0x3d	; 61
    7fee:	de b7       	in	r29, 0x3e	; 62
    7ff0:	19 82       	std	Y+1, r1	; 0x01
    7ff2:	e8 df       	rcall	.-48     	; 0x7fc4 <sysclk_get_main_hz>
    7ff4:	dc 01       	movw	r26, r24
    7ff6:	cb 01       	movw	r24, r22
    7ff8:	29 81       	ldd	r18, Y+1	; 0x01
    7ffa:	22 2f       	mov	r18, r18
    7ffc:	30 e0       	ldi	r19, 0x00	; 0
    7ffe:	04 c0       	rjmp	.+8      	; 0x8008 <sysclk_get_per4_hz+0x22>
    8000:	b6 95       	lsr	r27
    8002:	a7 95       	ror	r26
    8004:	97 95       	ror	r25
    8006:	87 95       	ror	r24
    8008:	2a 95       	dec	r18
    800a:	d2 f7       	brpl	.-12     	; 0x8000 <sysclk_get_per4_hz+0x1a>
    800c:	bc 01       	movw	r22, r24
    800e:	cd 01       	movw	r24, r26
    8010:	0f 90       	pop	r0
    8012:	df 91       	pop	r29
    8014:	cf 91       	pop	r28
    8016:	08 95       	ret

00008018 <sysclk_get_per2_hz>:
    8018:	cf 93       	push	r28
    801a:	df 93       	push	r29
    801c:	cd b7       	in	r28, 0x3d	; 61
    801e:	de b7       	in	r29, 0x3e	; 62
    8020:	e2 df       	rcall	.-60     	; 0x7fe6 <sysclk_get_per4_hz>
    8022:	dc 01       	movw	r26, r24
    8024:	cb 01       	movw	r24, r22
    8026:	bc 01       	movw	r22, r24
    8028:	cd 01       	movw	r24, r26
    802a:	df 91       	pop	r29
    802c:	cf 91       	pop	r28
    802e:	08 95       	ret

00008030 <sysclk_get_per_hz>:
    8030:	cf 93       	push	r28
    8032:	df 93       	push	r29
    8034:	cd b7       	in	r28, 0x3d	; 61
    8036:	de b7       	in	r29, 0x3e	; 62
    8038:	ef df       	rcall	.-34     	; 0x8018 <sysclk_get_per2_hz>
    803a:	dc 01       	movw	r26, r24
    803c:	cb 01       	movw	r24, r22
    803e:	b6 95       	lsr	r27
    8040:	a7 95       	ror	r26
    8042:	97 95       	ror	r25
    8044:	87 95       	ror	r24
    8046:	bc 01       	movw	r22, r24
    8048:	cd 01       	movw	r24, r26
    804a:	df 91       	pop	r29
    804c:	cf 91       	pop	r28
    804e:	08 95       	ret

00008050 <sysclk_get_cpu_hz>:
    8050:	cf 93       	push	r28
    8052:	df 93       	push	r29
    8054:	cd b7       	in	r28, 0x3d	; 61
    8056:	de b7       	in	r29, 0x3e	; 62
    8058:	eb df       	rcall	.-42     	; 0x8030 <sysclk_get_per_hz>
    805a:	dc 01       	movw	r26, r24
    805c:	cb 01       	movw	r24, r22
    805e:	bc 01       	movw	r22, r24
    8060:	cd 01       	movw	r24, r26
    8062:	df 91       	pop	r29
    8064:	cf 91       	pop	r28
    8066:	08 95       	ret

00008068 <__portable_avr_delay_cycles>:
    8068:	04 c0       	rjmp	.+8      	; 0x8072 <__portable_avr_delay_cycles+0xa>
    806a:	61 50       	subi	r22, 0x01	; 1
    806c:	71 09       	sbc	r23, r1
    806e:	81 09       	sbc	r24, r1
    8070:	91 09       	sbc	r25, r1
    8072:	61 15       	cp	r22, r1
    8074:	71 05       	cpc	r23, r1
    8076:	81 05       	cpc	r24, r1
    8078:	91 05       	cpc	r25, r1
    807a:	b9 f7       	brne	.-18     	; 0x806a <__portable_avr_delay_cycles+0x2>
    807c:	08 95       	ret

0000807e <udi_write_tx_char>:
    807e:	cf 93       	push	r28
    8080:	df 93       	push	r29
    8082:	00 d0       	rcall	.+0      	; 0x8084 <udi_write_tx_char+0x6>
    8084:	cd b7       	in	r28, 0x3d	; 61
    8086:	de b7       	in	r29, 0x3e	; 62
    8088:	89 83       	std	Y+1, r24	; 0x01
    808a:	9a 83       	std	Y+2, r25	; 0x02
    808c:	6b 83       	std	Y+3, r22	; 0x03
    808e:	8b 81       	ldd	r24, Y+3	; 0x03
    8090:	88 23       	and	r24, r24
    8092:	59 f0       	breq	.+22     	; 0x80aa <udi_write_tx_char+0x2c>
    8094:	89 81       	ldd	r24, Y+1	; 0x01
    8096:	9a 81       	ldd	r25, Y+2	; 0x02
    8098:	80 97       	sbiw	r24, 0x20	; 32
    809a:	2c f0       	brlt	.+10     	; 0x80a6 <udi_write_tx_char+0x28>
    809c:	89 81       	ldd	r24, Y+1	; 0x01
    809e:	9a 81       	ldd	r25, Y+2	; 0x02
    80a0:	80 38       	cpi	r24, 0x80	; 128
    80a2:	91 05       	cpc	r25, r1
    80a4:	14 f0       	brlt	.+4      	; 0x80aa <udi_write_tx_char+0x2c>
    80a6:	81 e0       	ldi	r24, 0x01	; 1
    80a8:	11 c0       	rjmp	.+34     	; 0x80cc <udi_write_tx_char+0x4e>
    80aa:	90 91 6b 25 	lds	r25, 0x256B	; 0x80256b <g_usb_cdc_access_blocked>
    80ae:	81 e0       	ldi	r24, 0x01	; 1
    80b0:	89 27       	eor	r24, r25
    80b2:	88 23       	and	r24, r24
    80b4:	51 f0       	breq	.+20     	; 0x80ca <udi_write_tx_char+0x4c>
    80b6:	89 81       	ldd	r24, Y+1	; 0x01
    80b8:	9a 81       	ldd	r25, Y+2	; 0x02
    80ba:	0f 94 33 24 	call	0x24866	; 0x24866 <udi_cdc_putc>
    80be:	9c 01       	movw	r18, r24
    80c0:	81 e0       	ldi	r24, 0x01	; 1
    80c2:	23 2b       	or	r18, r19
    80c4:	19 f4       	brne	.+6      	; 0x80cc <udi_write_tx_char+0x4e>
    80c6:	80 e0       	ldi	r24, 0x00	; 0
    80c8:	01 c0       	rjmp	.+2      	; 0x80cc <udi_write_tx_char+0x4e>
    80ca:	81 e0       	ldi	r24, 0x01	; 1
    80cc:	23 96       	adiw	r28, 0x03	; 3
    80ce:	cd bf       	out	0x3d, r28	; 61
    80d0:	de bf       	out	0x3e, r29	; 62
    80d2:	df 91       	pop	r29
    80d4:	cf 91       	pop	r28
    80d6:	08 95       	ret

000080d8 <udi_write_tx_msg_P>:
    80d8:	cf 93       	push	r28
    80da:	df 93       	push	r29
    80dc:	cd b7       	in	r28, 0x3d	; 61
    80de:	de b7       	in	r29, 0x3e	; 62
    80e0:	c4 58       	subi	r28, 0x84	; 132
    80e2:	d1 09       	sbc	r29, r1
    80e4:	cd bf       	out	0x3d, r28	; 61
    80e6:	de bf       	out	0x3e, r29	; 62
    80e8:	9e 01       	movw	r18, r28
    80ea:	2d 57       	subi	r18, 0x7D	; 125
    80ec:	3f 4f       	sbci	r19, 0xFF	; 255
    80ee:	f9 01       	movw	r30, r18
    80f0:	80 83       	st	Z, r24
    80f2:	91 83       	std	Z+1, r25	; 0x01
    80f4:	ce 01       	movw	r24, r28
    80f6:	8d 57       	subi	r24, 0x7D	; 125
    80f8:	9f 4f       	sbci	r25, 0xFF	; 255
    80fa:	fc 01       	movw	r30, r24
    80fc:	21 81       	ldd	r18, Z+1	; 0x01
    80fe:	2f 93       	push	r18
    8100:	fc 01       	movw	r30, r24
    8102:	80 81       	ld	r24, Z
    8104:	8f 93       	push	r24
    8106:	1f 92       	push	r1
    8108:	80 e8       	ldi	r24, 0x80	; 128
    810a:	8f 93       	push	r24
    810c:	ce 01       	movw	r24, r28
    810e:	03 96       	adiw	r24, 0x03	; 3
    8110:	29 2f       	mov	r18, r25
    8112:	2f 93       	push	r18
    8114:	8f 93       	push	r24
    8116:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    811a:	0f 90       	pop	r0
    811c:	0f 90       	pop	r0
    811e:	0f 90       	pop	r0
    8120:	0f 90       	pop	r0
    8122:	0f 90       	pop	r0
    8124:	0f 90       	pop	r0
    8126:	89 83       	std	Y+1, r24	; 0x01
    8128:	9a 83       	std	Y+2, r25	; 0x02
    812a:	89 81       	ldd	r24, Y+1	; 0x01
    812c:	9a 81       	ldd	r25, Y+2	; 0x02
    812e:	81 38       	cpi	r24, 0x81	; 129
    8130:	91 05       	cpc	r25, r1
    8132:	10 f0       	brcs	.+4      	; 0x8138 <udi_write_tx_msg_P+0x60>
    8134:	80 e8       	ldi	r24, 0x80	; 128
    8136:	90 e0       	ldi	r25, 0x00	; 0
    8138:	28 2f       	mov	r18, r24
    813a:	ce 01       	movw	r24, r28
    813c:	03 96       	adiw	r24, 0x03	; 3
    813e:	40 e0       	ldi	r20, 0x00	; 0
    8140:	62 2f       	mov	r22, r18
    8142:	07 d0       	rcall	.+14     	; 0x8152 <udi_write_tx_buf>
    8144:	cc 57       	subi	r28, 0x7C	; 124
    8146:	df 4f       	sbci	r29, 0xFF	; 255
    8148:	cd bf       	out	0x3d, r28	; 61
    814a:	de bf       	out	0x3e, r29	; 62
    814c:	df 91       	pop	r29
    814e:	cf 91       	pop	r28
    8150:	08 95       	ret

00008152 <udi_write_tx_buf>:
    8152:	cf 93       	push	r28
    8154:	df 93       	push	r29
    8156:	00 d0       	rcall	.+0      	; 0x8158 <udi_write_tx_buf+0x6>
    8158:	00 d0       	rcall	.+0      	; 0x815a <udi_write_tx_buf+0x8>
    815a:	cd b7       	in	r28, 0x3d	; 61
    815c:	de b7       	in	r29, 0x3e	; 62
    815e:	8b 83       	std	Y+3, r24	; 0x03
    8160:	9c 83       	std	Y+4, r25	; 0x04
    8162:	6d 83       	std	Y+5, r22	; 0x05
    8164:	4e 83       	std	Y+6, r20	; 0x06
    8166:	19 82       	std	Y+1, r1	; 0x01
    8168:	1a 82       	std	Y+2, r1	; 0x02
    816a:	90 91 6a 25 	lds	r25, 0x256A	; 0x80256a <g_usb_cdc_transfers_authorized>
    816e:	81 e0       	ldi	r24, 0x01	; 1
    8170:	89 27       	eor	r24, r25
    8172:	88 23       	and	r24, r24
    8174:	b9 f1       	breq	.+110    	; 0x81e4 <udi_write_tx_buf+0x92>
    8176:	80 e0       	ldi	r24, 0x00	; 0
    8178:	3a c0       	rjmp	.+116    	; 0x81ee <udi_write_tx_buf+0x9c>
    817a:	0f 94 91 23 	call	0x24722	; 0x24722 <udi_cdc_is_tx_ready>
    817e:	98 2f       	mov	r25, r24
    8180:	81 e0       	ldi	r24, 0x01	; 1
    8182:	89 27       	eor	r24, r25
    8184:	88 23       	and	r24, r24
    8186:	41 f0       	breq	.+16     	; 0x8198 <udi_write_tx_buf+0x46>
    8188:	8a 81       	ldd	r24, Y+2	; 0x02
    818a:	8f 5f       	subi	r24, 0xFF	; 255
    818c:	8a 83       	std	Y+2, r24	; 0x02
    818e:	89 e1       	ldi	r24, 0x19	; 25
    8190:	90 e0       	ldi	r25, 0x00	; 0
    8192:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
    8196:	1f c0       	rjmp	.+62     	; 0x81d6 <udi_write_tx_buf+0x84>
    8198:	89 81       	ldd	r24, Y+1	; 0x01
    819a:	88 2f       	mov	r24, r24
    819c:	90 e0       	ldi	r25, 0x00	; 0
    819e:	2b 81       	ldd	r18, Y+3	; 0x03
    81a0:	3c 81       	ldd	r19, Y+4	; 0x04
    81a2:	82 0f       	add	r24, r18
    81a4:	93 1f       	adc	r25, r19
    81a6:	fc 01       	movw	r30, r24
    81a8:	80 81       	ld	r24, Z
    81aa:	08 2e       	mov	r0, r24
    81ac:	00 0c       	add	r0, r0
    81ae:	99 0b       	sbc	r25, r25
    81b0:	6e 81       	ldd	r22, Y+6	; 0x06
    81b2:	65 df       	rcall	.-310    	; 0x807e <udi_write_tx_char>
    81b4:	98 2f       	mov	r25, r24
    81b6:	81 e0       	ldi	r24, 0x01	; 1
    81b8:	89 27       	eor	r24, r25
    81ba:	88 23       	and	r24, r24
    81bc:	41 f0       	breq	.+16     	; 0x81ce <udi_write_tx_buf+0x7c>
    81be:	8a 81       	ldd	r24, Y+2	; 0x02
    81c0:	8f 5f       	subi	r24, 0xFF	; 255
    81c2:	8a 83       	std	Y+2, r24	; 0x02
    81c4:	89 e1       	ldi	r24, 0x19	; 25
    81c6:	90 e0       	ldi	r25, 0x00	; 0
    81c8:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
    81cc:	04 c0       	rjmp	.+8      	; 0x81d6 <udi_write_tx_buf+0x84>
    81ce:	1a 82       	std	Y+2, r1	; 0x02
    81d0:	89 81       	ldd	r24, Y+1	; 0x01
    81d2:	8f 5f       	subi	r24, 0xFF	; 255
    81d4:	89 83       	std	Y+1, r24	; 0x01
    81d6:	8a 81       	ldd	r24, Y+2	; 0x02
    81d8:	89 3c       	cpi	r24, 0xC9	; 201
    81da:	20 f0       	brcs	.+8      	; 0x81e4 <udi_write_tx_buf+0x92>
    81dc:	10 92 6a 25 	sts	0x256A, r1	; 0x80256a <g_usb_cdc_transfers_authorized>
    81e0:	89 81       	ldd	r24, Y+1	; 0x01
    81e2:	05 c0       	rjmp	.+10     	; 0x81ee <udi_write_tx_buf+0x9c>
    81e4:	99 81       	ldd	r25, Y+1	; 0x01
    81e6:	8d 81       	ldd	r24, Y+5	; 0x05
    81e8:	98 17       	cp	r25, r24
    81ea:	38 f2       	brcs	.-114    	; 0x817a <udi_write_tx_buf+0x28>
    81ec:	89 81       	ldd	r24, Y+1	; 0x01
    81ee:	26 96       	adiw	r28, 0x06	; 6
    81f0:	cd bf       	out	0x3d, r28	; 61
    81f2:	de bf       	out	0x3e, r29	; 62
    81f4:	df 91       	pop	r29
    81f6:	cf 91       	pop	r28
    81f8:	08 95       	ret

000081fa <udi_write_serial_line>:
    81fa:	cf 93       	push	r28
    81fc:	df 93       	push	r29
    81fe:	cd b7       	in	r28, 0x3d	; 61
    8200:	de b7       	in	r29, 0x3e	; 62
    8202:	2a 97       	sbiw	r28, 0x0a	; 10
    8204:	cd bf       	out	0x3d, r28	; 61
    8206:	de bf       	out	0x3e, r29	; 62
    8208:	8f 83       	std	Y+7, r24	; 0x07
    820a:	98 87       	std	Y+8, r25	; 0x08
    820c:	69 87       	std	Y+9, r22	; 0x09
    820e:	7a 87       	std	Y+10, r23	; 0x0a
    8210:	8f 81       	ldd	r24, Y+7	; 0x07
    8212:	98 85       	ldd	r25, Y+8	; 0x08
    8214:	89 83       	std	Y+1, r24	; 0x01
    8216:	9a 83       	std	Y+2, r25	; 0x02
    8218:	1b 82       	std	Y+3, r1	; 0x03
    821a:	89 85       	ldd	r24, Y+9	; 0x09
    821c:	9a 85       	ldd	r25, Y+10	; 0x0a
    821e:	8c 83       	std	Y+4, r24	; 0x04
    8220:	9d 83       	std	Y+5, r25	; 0x05
    8222:	4e c0       	rjmp	.+156    	; 0x82c0 <udi_write_serial_line+0xc6>
    8224:	89 81       	ldd	r24, Y+1	; 0x01
    8226:	9a 81       	ldd	r25, Y+2	; 0x02
    8228:	9c 01       	movw	r18, r24
    822a:	2f 5f       	subi	r18, 0xFF	; 255
    822c:	3f 4f       	sbci	r19, 0xFF	; 255
    822e:	29 83       	std	Y+1, r18	; 0x01
    8230:	3a 83       	std	Y+2, r19	; 0x02
    8232:	fc 01       	movw	r30, r24
    8234:	80 81       	ld	r24, Z
    8236:	8e 83       	std	Y+6, r24	; 0x06
    8238:	8e 81       	ldd	r24, Y+6	; 0x06
    823a:	8a 30       	cpi	r24, 0x0A	; 10
    823c:	71 f4       	brne	.+28     	; 0x825a <udi_write_serial_line+0x60>
    823e:	1b 82       	std	Y+3, r1	; 0x03
    8240:	60 e0       	ldi	r22, 0x00	; 0
    8242:	8d e0       	ldi	r24, 0x0D	; 13
    8244:	90 e0       	ldi	r25, 0x00	; 0
    8246:	1b df       	rcall	.-458    	; 0x807e <udi_write_tx_char>
    8248:	60 e0       	ldi	r22, 0x00	; 0
    824a:	8a e0       	ldi	r24, 0x0A	; 10
    824c:	90 e0       	ldi	r25, 0x00	; 0
    824e:	17 df       	rcall	.-466    	; 0x807e <udi_write_tx_char>
    8250:	8e e1       	ldi	r24, 0x1E	; 30
    8252:	90 e0       	ldi	r25, 0x00	; 0
    8254:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
    8258:	2e c0       	rjmp	.+92     	; 0x82b6 <udi_write_serial_line+0xbc>
    825a:	8e 81       	ldd	r24, Y+6	; 0x06
    825c:	8d 30       	cpi	r24, 0x0D	; 13
    825e:	a9 f4       	brne	.+42     	; 0x828a <udi_write_serial_line+0x90>
    8260:	9b 81       	ldd	r25, Y+3	; 0x03
    8262:	81 e0       	ldi	r24, 0x01	; 1
    8264:	89 27       	eor	r24, r25
    8266:	88 23       	and	r24, r24
    8268:	19 f0       	breq	.+6      	; 0x8270 <udi_write_serial_line+0x76>
    826a:	81 e0       	ldi	r24, 0x01	; 1
    826c:	8b 83       	std	Y+3, r24	; 0x03
    826e:	23 c0       	rjmp	.+70     	; 0x82b6 <udi_write_serial_line+0xbc>
    8270:	60 e0       	ldi	r22, 0x00	; 0
    8272:	8d e0       	ldi	r24, 0x0D	; 13
    8274:	90 e0       	ldi	r25, 0x00	; 0
    8276:	03 df       	rcall	.-506    	; 0x807e <udi_write_tx_char>
    8278:	60 e0       	ldi	r22, 0x00	; 0
    827a:	8a e0       	ldi	r24, 0x0A	; 10
    827c:	90 e0       	ldi	r25, 0x00	; 0
    827e:	ff de       	rcall	.-514    	; 0x807e <udi_write_tx_char>
    8280:	8e e1       	ldi	r24, 0x1E	; 30
    8282:	90 e0       	ldi	r25, 0x00	; 0
    8284:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
    8288:	16 c0       	rjmp	.+44     	; 0x82b6 <udi_write_serial_line+0xbc>
    828a:	8b 81       	ldd	r24, Y+3	; 0x03
    828c:	88 23       	and	r24, r24
    828e:	69 f0       	breq	.+26     	; 0x82aa <udi_write_serial_line+0xb0>
    8290:	1b 82       	std	Y+3, r1	; 0x03
    8292:	60 e0       	ldi	r22, 0x00	; 0
    8294:	8d e0       	ldi	r24, 0x0D	; 13
    8296:	90 e0       	ldi	r25, 0x00	; 0
    8298:	f2 de       	rcall	.-540    	; 0x807e <udi_write_tx_char>
    829a:	60 e0       	ldi	r22, 0x00	; 0
    829c:	8a e0       	ldi	r24, 0x0A	; 10
    829e:	90 e0       	ldi	r25, 0x00	; 0
    82a0:	ee de       	rcall	.-548    	; 0x807e <udi_write_tx_char>
    82a2:	8e e1       	ldi	r24, 0x1E	; 30
    82a4:	90 e0       	ldi	r25, 0x00	; 0
    82a6:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
    82aa:	8e 81       	ldd	r24, Y+6	; 0x06
    82ac:	08 2e       	mov	r0, r24
    82ae:	00 0c       	add	r0, r0
    82b0:	99 0b       	sbc	r25, r25
    82b2:	61 e0       	ldi	r22, 0x01	; 1
    82b4:	e4 de       	rcall	.-568    	; 0x807e <udi_write_tx_char>
    82b6:	8c 81       	ldd	r24, Y+4	; 0x04
    82b8:	9d 81       	ldd	r25, Y+5	; 0x05
    82ba:	01 97       	sbiw	r24, 0x01	; 1
    82bc:	8c 83       	std	Y+4, r24	; 0x04
    82be:	9d 83       	std	Y+5, r25	; 0x05
    82c0:	8c 81       	ldd	r24, Y+4	; 0x04
    82c2:	9d 81       	ldd	r25, Y+5	; 0x05
    82c4:	89 2b       	or	r24, r25
    82c6:	09 f0       	breq	.+2      	; 0x82ca <udi_write_serial_line+0xd0>
    82c8:	ad cf       	rjmp	.-166    	; 0x8224 <udi_write_serial_line+0x2a>
    82ca:	8e e1       	ldi	r24, 0x1E	; 30
    82cc:	90 e0       	ldi	r25, 0x00	; 0
    82ce:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
    82d2:	00 00       	nop
    82d4:	2a 96       	adiw	r28, 0x0a	; 10
    82d6:	cd bf       	out	0x3d, r28	; 61
    82d8:	de bf       	out	0x3e, r29	; 62
    82da:	df 91       	pop	r29
    82dc:	cf 91       	pop	r28
    82de:	08 95       	ret

000082e0 <usb_init>:
    82e0:	2f 92       	push	r2
    82e2:	3f 92       	push	r3
    82e4:	4f 92       	push	r4
    82e6:	5f 92       	push	r5
    82e8:	6f 92       	push	r6
    82ea:	7f 92       	push	r7
    82ec:	8f 92       	push	r8
    82ee:	9f 92       	push	r9
    82f0:	af 92       	push	r10
    82f2:	bf 92       	push	r11
    82f4:	cf 92       	push	r12
    82f6:	df 92       	push	r13
    82f8:	ef 92       	push	r14
    82fa:	ff 92       	push	r15
    82fc:	0f 93       	push	r16
    82fe:	1f 93       	push	r17
    8300:	cf 93       	push	r28
    8302:	df 93       	push	r29
    8304:	cd b7       	in	r28, 0x3d	; 61
    8306:	de b7       	in	r29, 0x3e	; 62
    8308:	a2 97       	sbiw	r28, 0x22	; 34
    830a:	cd bf       	out	0x3d, r28	; 61
    830c:	de bf       	out	0x3e, r29	; 62
    830e:	0f 94 68 2b 	call	0x256d0	; 0x256d0 <stdio_usb_init>
    8312:	80 91 65 25 	lds	r24, 0x2565	; 0x802565 <g_usb_cdc_stdout_enabled>
    8316:	88 23       	and	r24, r24
    8318:	11 f0       	breq	.+4      	; 0x831e <usb_init+0x3e>
    831a:	0f 94 53 2b 	call	0x256a6	; 0x256a6 <stdio_usb_enable>
    831e:	98 de       	rcall	.-720    	; 0x8050 <sysclk_get_cpu_hz>
    8320:	dc 01       	movw	r26, r24
    8322:	cb 01       	movw	r24, r22
    8324:	8c 01       	movw	r16, r24
    8326:	9d 01       	movw	r18, r26
    8328:	40 e0       	ldi	r20, 0x00	; 0
    832a:	50 e0       	ldi	r21, 0x00	; 0
    832c:	ba 01       	movw	r22, r20
    832e:	0b 83       	std	Y+3, r16	; 0x03
    8330:	1c 83       	std	Y+4, r17	; 0x04
    8332:	2d 83       	std	Y+5, r18	; 0x05
    8334:	3e 83       	std	Y+6, r19	; 0x06
    8336:	4f 83       	std	Y+7, r20	; 0x07
    8338:	58 87       	std	Y+8, r21	; 0x08
    833a:	69 87       	std	Y+9, r22	; 0x09
    833c:	7a 87       	std	Y+10, r23	; 0x0a
    833e:	2b 80       	ldd	r2, Y+3	; 0x03
    8340:	3c 80       	ldd	r3, Y+4	; 0x04
    8342:	4d 80       	ldd	r4, Y+5	; 0x05
    8344:	5e 80       	ldd	r5, Y+6	; 0x06
    8346:	6f 80       	ldd	r6, Y+7	; 0x07
    8348:	78 84       	ldd	r7, Y+8	; 0x08
    834a:	89 84       	ldd	r8, Y+9	; 0x09
    834c:	9a 84       	ldd	r9, Y+10	; 0x0a
    834e:	22 2d       	mov	r18, r2
    8350:	33 2d       	mov	r19, r3
    8352:	44 2d       	mov	r20, r4
    8354:	55 2d       	mov	r21, r5
    8356:	66 2d       	mov	r22, r6
    8358:	77 2d       	mov	r23, r7
    835a:	88 2d       	mov	r24, r8
    835c:	99 2d       	mov	r25, r9
    835e:	02 e0       	ldi	r16, 0x02	; 2
    8360:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    8364:	a2 2e       	mov	r10, r18
    8366:	b3 2e       	mov	r11, r19
    8368:	c4 2e       	mov	r12, r20
    836a:	d5 2e       	mov	r13, r21
    836c:	e6 2e       	mov	r14, r22
    836e:	f7 2e       	mov	r15, r23
    8370:	08 2f       	mov	r16, r24
    8372:	19 2f       	mov	r17, r25
    8374:	2a 2c       	mov	r2, r10
    8376:	3b 2c       	mov	r3, r11
    8378:	4c 2c       	mov	r4, r12
    837a:	5d 2c       	mov	r5, r13
    837c:	6e 2c       	mov	r6, r14
    837e:	7f 2c       	mov	r7, r15
    8380:	80 2e       	mov	r8, r16
    8382:	91 2e       	mov	r9, r17
    8384:	22 2d       	mov	r18, r2
    8386:	33 2d       	mov	r19, r3
    8388:	44 2d       	mov	r20, r4
    838a:	55 2d       	mov	r21, r5
    838c:	66 2d       	mov	r22, r6
    838e:	77 2d       	mov	r23, r7
    8390:	88 2d       	mov	r24, r8
    8392:	99 2d       	mov	r25, r9
    8394:	05 e0       	ldi	r16, 0x05	; 5
    8396:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    839a:	a2 2e       	mov	r10, r18
    839c:	b3 2e       	mov	r11, r19
    839e:	c4 2e       	mov	r12, r20
    83a0:	d5 2e       	mov	r13, r21
    83a2:	e6 2e       	mov	r14, r22
    83a4:	f7 2e       	mov	r15, r23
    83a6:	08 2f       	mov	r16, r24
    83a8:	19 2f       	mov	r17, r25
    83aa:	2a 2d       	mov	r18, r10
    83ac:	3b 2d       	mov	r19, r11
    83ae:	4c 2d       	mov	r20, r12
    83b0:	5d 2d       	mov	r21, r13
    83b2:	6e 2d       	mov	r22, r14
    83b4:	7f 2d       	mov	r23, r15
    83b6:	80 2f       	mov	r24, r16
    83b8:	91 2f       	mov	r25, r17
    83ba:	a2 2c       	mov	r10, r2
    83bc:	b3 2c       	mov	r11, r3
    83be:	c4 2c       	mov	r12, r4
    83c0:	d5 2c       	mov	r13, r5
    83c2:	e6 2c       	mov	r14, r6
    83c4:	f7 2c       	mov	r15, r7
    83c6:	08 2d       	mov	r16, r8
    83c8:	19 2d       	mov	r17, r9
    83ca:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
    83ce:	a2 2e       	mov	r10, r18
    83d0:	b3 2e       	mov	r11, r19
    83d2:	c4 2e       	mov	r12, r20
    83d4:	d5 2e       	mov	r13, r21
    83d6:	e6 2e       	mov	r14, r22
    83d8:	f7 2e       	mov	r15, r23
    83da:	08 2f       	mov	r16, r24
    83dc:	19 2f       	mov	r17, r25
    83de:	2a 2d       	mov	r18, r10
    83e0:	3b 2d       	mov	r19, r11
    83e2:	4c 2d       	mov	r20, r12
    83e4:	5d 2d       	mov	r21, r13
    83e6:	6e 2d       	mov	r22, r14
    83e8:	7f 2d       	mov	r23, r15
    83ea:	80 2f       	mov	r24, r16
    83ec:	91 2f       	mov	r25, r17
    83ee:	ab 80       	ldd	r10, Y+3	; 0x03
    83f0:	bc 80       	ldd	r11, Y+4	; 0x04
    83f2:	cd 80       	ldd	r12, Y+5	; 0x05
    83f4:	de 80       	ldd	r13, Y+6	; 0x06
    83f6:	ef 80       	ldd	r14, Y+7	; 0x07
    83f8:	f8 84       	ldd	r15, Y+8	; 0x08
    83fa:	09 85       	ldd	r16, Y+9	; 0x09
    83fc:	1a 85       	ldd	r17, Y+10	; 0x0a
    83fe:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    8402:	a2 2e       	mov	r10, r18
    8404:	b3 2e       	mov	r11, r19
    8406:	c4 2e       	mov	r12, r20
    8408:	d5 2e       	mov	r13, r21
    840a:	e6 2e       	mov	r14, r22
    840c:	f7 2e       	mov	r15, r23
    840e:	08 2f       	mov	r16, r24
    8410:	19 2f       	mov	r17, r25
    8412:	2a 2d       	mov	r18, r10
    8414:	3b 2d       	mov	r19, r11
    8416:	4c 2d       	mov	r20, r12
    8418:	5d 2d       	mov	r21, r13
    841a:	6e 2d       	mov	r22, r14
    841c:	7f 2d       	mov	r23, r15
    841e:	80 2f       	mov	r24, r16
    8420:	91 2f       	mov	r25, r17
    8422:	02 e0       	ldi	r16, 0x02	; 2
    8424:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    8428:	22 2e       	mov	r2, r18
    842a:	33 2e       	mov	r3, r19
    842c:	44 2e       	mov	r4, r20
    842e:	55 2e       	mov	r5, r21
    8430:	66 2e       	mov	r6, r22
    8432:	77 2e       	mov	r7, r23
    8434:	88 2e       	mov	r8, r24
    8436:	99 2e       	mov	r9, r25
    8438:	a2 2c       	mov	r10, r2
    843a:	b3 2c       	mov	r11, r3
    843c:	c4 2c       	mov	r12, r4
    843e:	d5 2c       	mov	r13, r5
    8440:	e6 2c       	mov	r14, r6
    8442:	f7 2c       	mov	r15, r7
    8444:	08 2d       	mov	r16, r8
    8446:	19 2d       	mov	r17, r9
    8448:	2a 2c       	mov	r2, r10
    844a:	3b 2c       	mov	r3, r11
    844c:	4c 2c       	mov	r4, r12
    844e:	5d 2c       	mov	r5, r13
    8450:	6e 2c       	mov	r6, r14
    8452:	7f 2c       	mov	r7, r15
    8454:	80 2e       	mov	r8, r16
    8456:	91 2e       	mov	r9, r17
    8458:	0f 2e       	mov	r0, r31
    845a:	f6 e0       	ldi	r31, 0x06	; 6
    845c:	af 2e       	mov	r10, r31
    845e:	f0 2d       	mov	r31, r0
    8460:	b1 2c       	mov	r11, r1
    8462:	c1 2c       	mov	r12, r1
    8464:	d1 2c       	mov	r13, r1
    8466:	e1 2c       	mov	r14, r1
    8468:	f1 2c       	mov	r15, r1
    846a:	00 e0       	ldi	r16, 0x00	; 0
    846c:	10 e0       	ldi	r17, 0x00	; 0
    846e:	22 2d       	mov	r18, r2
    8470:	33 2d       	mov	r19, r3
    8472:	44 2d       	mov	r20, r4
    8474:	55 2d       	mov	r21, r5
    8476:	66 2d       	mov	r22, r6
    8478:	77 2d       	mov	r23, r7
    847a:	88 2d       	mov	r24, r8
    847c:	99 2d       	mov	r25, r9
    847e:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    8482:	22 2e       	mov	r2, r18
    8484:	33 2e       	mov	r3, r19
    8486:	44 2e       	mov	r4, r20
    8488:	55 2e       	mov	r5, r21
    848a:	66 2e       	mov	r6, r22
    848c:	77 2e       	mov	r7, r23
    848e:	88 2e       	mov	r8, r24
    8490:	99 2e       	mov	r9, r25
    8492:	a2 2c       	mov	r10, r2
    8494:	b3 2c       	mov	r11, r3
    8496:	c4 2c       	mov	r12, r4
    8498:	d5 2c       	mov	r13, r5
    849a:	e6 2c       	mov	r14, r6
    849c:	f7 2c       	mov	r15, r7
    849e:	08 2d       	mov	r16, r8
    84a0:	19 2d       	mov	r17, r9
    84a2:	2a 2d       	mov	r18, r10
    84a4:	3b 2d       	mov	r19, r11
    84a6:	4c 2d       	mov	r20, r12
    84a8:	5d 2d       	mov	r21, r13
    84aa:	6e 2d       	mov	r22, r14
    84ac:	7f 2d       	mov	r23, r15
    84ae:	80 2f       	mov	r24, r16
    84b0:	91 2f       	mov	r25, r17
    84b2:	29 51       	subi	r18, 0x19	; 25
    84b4:	3c 4f       	sbci	r19, 0xFC	; 252
    84b6:	4f 4f       	sbci	r20, 0xFF	; 255
    84b8:	5f 4f       	sbci	r21, 0xFF	; 255
    84ba:	6f 4f       	sbci	r22, 0xFF	; 255
    84bc:	7f 4f       	sbci	r23, 0xFF	; 255
    84be:	8f 4f       	sbci	r24, 0xFF	; 255
    84c0:	9f 4f       	sbci	r25, 0xFF	; 255
    84c2:	a2 2e       	mov	r10, r18
    84c4:	b3 2e       	mov	r11, r19
    84c6:	c4 2e       	mov	r12, r20
    84c8:	d5 2e       	mov	r13, r21
    84ca:	e6 2e       	mov	r14, r22
    84cc:	f7 2e       	mov	r15, r23
    84ce:	08 2f       	mov	r16, r24
    84d0:	19 2f       	mov	r17, r25
    84d2:	2a 2d       	mov	r18, r10
    84d4:	3b 2d       	mov	r19, r11
    84d6:	4c 2d       	mov	r20, r12
    84d8:	5d 2d       	mov	r21, r13
    84da:	6e 2d       	mov	r22, r14
    84dc:	7f 2d       	mov	r23, r15
    84de:	80 2f       	mov	r24, r16
    84e0:	91 2f       	mov	r25, r17
    84e2:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    84e6:	dc 01       	movw	r26, r24
    84e8:	cb 01       	movw	r24, r22
    84ea:	20 e0       	ldi	r18, 0x00	; 0
    84ec:	30 e0       	ldi	r19, 0x00	; 0
    84ee:	4a e7       	ldi	r20, 0x7A	; 122
    84f0:	54 e4       	ldi	r21, 0x44	; 68
    84f2:	bc 01       	movw	r22, r24
    84f4:	cd 01       	movw	r24, r26
    84f6:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    84fa:	dc 01       	movw	r26, r24
    84fc:	cb 01       	movw	r24, r22
    84fe:	bc 01       	movw	r22, r24
    8500:	cd 01       	movw	r24, r26
    8502:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    8506:	a2 2e       	mov	r10, r18
    8508:	b3 2e       	mov	r11, r19
    850a:	c4 2e       	mov	r12, r20
    850c:	d5 2e       	mov	r13, r21
    850e:	e6 2e       	mov	r14, r22
    8510:	f7 2e       	mov	r15, r23
    8512:	08 2f       	mov	r16, r24
    8514:	19 2f       	mov	r17, r25
    8516:	d6 01       	movw	r26, r12
    8518:	c5 01       	movw	r24, r10
    851a:	bc 01       	movw	r22, r24
    851c:	cd 01       	movw	r24, r26
    851e:	a4 dd       	rcall	.-1208   	; 0x8068 <__portable_avr_delay_cycles>
    8520:	87 e4       	ldi	r24, 0x47	; 71
    8522:	97 e0       	ldi	r25, 0x07	; 7
    8524:	89 2f       	mov	r24, r25
    8526:	8f 93       	push	r24
    8528:	87 e4       	ldi	r24, 0x47	; 71
    852a:	97 e0       	ldi	r25, 0x07	; 7
    852c:	8f 93       	push	r24
    852e:	1f 92       	push	r1
    8530:	80 e8       	ldi	r24, 0x80	; 128
    8532:	8f 93       	push	r24
    8534:	89 eb       	ldi	r24, 0xB9	; 185
    8536:	9a e2       	ldi	r25, 0x2A	; 42
    8538:	89 2f       	mov	r24, r25
    853a:	8f 93       	push	r24
    853c:	89 eb       	ldi	r24, 0xB9	; 185
    853e:	9a e2       	ldi	r25, 0x2A	; 42
    8540:	8f 93       	push	r24
    8542:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    8546:	0f 90       	pop	r0
    8548:	0f 90       	pop	r0
    854a:	0f 90       	pop	r0
    854c:	0f 90       	pop	r0
    854e:	0f 90       	pop	r0
    8550:	0f 90       	pop	r0
    8552:	89 83       	std	Y+1, r24	; 0x01
    8554:	9a 83       	std	Y+2, r25	; 0x02
    8556:	89 81       	ldd	r24, Y+1	; 0x01
    8558:	9a 81       	ldd	r25, Y+2	; 0x02
    855a:	81 38       	cpi	r24, 0x81	; 129
    855c:	91 05       	cpc	r25, r1
    855e:	10 f0       	brcs	.+4      	; 0x8564 <usb_init+0x284>
    8560:	80 e8       	ldi	r24, 0x80	; 128
    8562:	90 e0       	ldi	r25, 0x00	; 0
    8564:	40 e0       	ldi	r20, 0x00	; 0
    8566:	68 2f       	mov	r22, r24
    8568:	89 eb       	ldi	r24, 0xB9	; 185
    856a:	9a e2       	ldi	r25, 0x2A	; 42
    856c:	f2 dd       	rcall	.-1052   	; 0x8152 <udi_write_tx_buf>
    856e:	70 dd       	rcall	.-1312   	; 0x8050 <sysclk_get_cpu_hz>
    8570:	dc 01       	movw	r26, r24
    8572:	cb 01       	movw	r24, r22
    8574:	8c 01       	movw	r16, r24
    8576:	9d 01       	movw	r18, r26
    8578:	40 e0       	ldi	r20, 0x00	; 0
    857a:	50 e0       	ldi	r21, 0x00	; 0
    857c:	ba 01       	movw	r22, r20
    857e:	0b 87       	std	Y+11, r16	; 0x0b
    8580:	1c 87       	std	Y+12, r17	; 0x0c
    8582:	2d 87       	std	Y+13, r18	; 0x0d
    8584:	3e 87       	std	Y+14, r19	; 0x0e
    8586:	4f 87       	std	Y+15, r20	; 0x0f
    8588:	58 8b       	std	Y+16, r21	; 0x10
    858a:	69 8b       	std	Y+17, r22	; 0x11
    858c:	7a 8b       	std	Y+18, r23	; 0x12
    858e:	2b 84       	ldd	r2, Y+11	; 0x0b
    8590:	3c 84       	ldd	r3, Y+12	; 0x0c
    8592:	4d 84       	ldd	r4, Y+13	; 0x0d
    8594:	5e 84       	ldd	r5, Y+14	; 0x0e
    8596:	6f 84       	ldd	r6, Y+15	; 0x0f
    8598:	78 88       	ldd	r7, Y+16	; 0x10
    859a:	89 88       	ldd	r8, Y+17	; 0x11
    859c:	9a 88       	ldd	r9, Y+18	; 0x12
    859e:	22 2d       	mov	r18, r2
    85a0:	33 2d       	mov	r19, r3
    85a2:	44 2d       	mov	r20, r4
    85a4:	55 2d       	mov	r21, r5
    85a6:	66 2d       	mov	r22, r6
    85a8:	77 2d       	mov	r23, r7
    85aa:	88 2d       	mov	r24, r8
    85ac:	99 2d       	mov	r25, r9
    85ae:	03 e0       	ldi	r16, 0x03	; 3
    85b0:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    85b4:	a2 2e       	mov	r10, r18
    85b6:	b3 2e       	mov	r11, r19
    85b8:	c4 2e       	mov	r12, r20
    85ba:	d5 2e       	mov	r13, r21
    85bc:	e6 2e       	mov	r14, r22
    85be:	f7 2e       	mov	r15, r23
    85c0:	08 2f       	mov	r16, r24
    85c2:	19 2f       	mov	r17, r25
    85c4:	2a 2c       	mov	r2, r10
    85c6:	3b 2c       	mov	r3, r11
    85c8:	4c 2c       	mov	r4, r12
    85ca:	5d 2c       	mov	r5, r13
    85cc:	6e 2c       	mov	r6, r14
    85ce:	7f 2c       	mov	r7, r15
    85d0:	80 2e       	mov	r8, r16
    85d2:	91 2e       	mov	r9, r17
    85d4:	22 2d       	mov	r18, r2
    85d6:	33 2d       	mov	r19, r3
    85d8:	44 2d       	mov	r20, r4
    85da:	55 2d       	mov	r21, r5
    85dc:	66 2d       	mov	r22, r6
    85de:	77 2d       	mov	r23, r7
    85e0:	88 2d       	mov	r24, r8
    85e2:	99 2d       	mov	r25, r9
    85e4:	02 e0       	ldi	r16, 0x02	; 2
    85e6:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    85ea:	a2 2e       	mov	r10, r18
    85ec:	b3 2e       	mov	r11, r19
    85ee:	c4 2e       	mov	r12, r20
    85f0:	d5 2e       	mov	r13, r21
    85f2:	e6 2e       	mov	r14, r22
    85f4:	f7 2e       	mov	r15, r23
    85f6:	08 2f       	mov	r16, r24
    85f8:	19 2f       	mov	r17, r25
    85fa:	2a 2d       	mov	r18, r10
    85fc:	3b 2d       	mov	r19, r11
    85fe:	4c 2d       	mov	r20, r12
    8600:	5d 2d       	mov	r21, r13
    8602:	6e 2d       	mov	r22, r14
    8604:	7f 2d       	mov	r23, r15
    8606:	80 2f       	mov	r24, r16
    8608:	91 2f       	mov	r25, r17
    860a:	a2 2c       	mov	r10, r2
    860c:	b3 2c       	mov	r11, r3
    860e:	c4 2c       	mov	r12, r4
    8610:	d5 2c       	mov	r13, r5
    8612:	e6 2c       	mov	r14, r6
    8614:	f7 2c       	mov	r15, r7
    8616:	08 2d       	mov	r16, r8
    8618:	19 2d       	mov	r17, r9
    861a:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
    861e:	a2 2e       	mov	r10, r18
    8620:	b3 2e       	mov	r11, r19
    8622:	c4 2e       	mov	r12, r20
    8624:	d5 2e       	mov	r13, r21
    8626:	e6 2e       	mov	r14, r22
    8628:	f7 2e       	mov	r15, r23
    862a:	08 2f       	mov	r16, r24
    862c:	19 2f       	mov	r17, r25
    862e:	2a 2d       	mov	r18, r10
    8630:	3b 2d       	mov	r19, r11
    8632:	4c 2d       	mov	r20, r12
    8634:	5d 2d       	mov	r21, r13
    8636:	6e 2d       	mov	r22, r14
    8638:	7f 2d       	mov	r23, r15
    863a:	80 2f       	mov	r24, r16
    863c:	91 2f       	mov	r25, r17
    863e:	ab 84       	ldd	r10, Y+11	; 0x0b
    8640:	bc 84       	ldd	r11, Y+12	; 0x0c
    8642:	cd 84       	ldd	r12, Y+13	; 0x0d
    8644:	de 84       	ldd	r13, Y+14	; 0x0e
    8646:	ef 84       	ldd	r14, Y+15	; 0x0f
    8648:	f8 88       	ldd	r15, Y+16	; 0x10
    864a:	09 89       	ldd	r16, Y+17	; 0x11
    864c:	1a 89       	ldd	r17, Y+18	; 0x12
    864e:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    8652:	22 2e       	mov	r2, r18
    8654:	33 2e       	mov	r3, r19
    8656:	44 2e       	mov	r4, r20
    8658:	55 2e       	mov	r5, r21
    865a:	66 2e       	mov	r6, r22
    865c:	77 2e       	mov	r7, r23
    865e:	88 2e       	mov	r8, r24
    8660:	99 2e       	mov	r9, r25
    8662:	0f 2e       	mov	r0, r31
    8664:	f6 e0       	ldi	r31, 0x06	; 6
    8666:	af 2e       	mov	r10, r31
    8668:	f0 2d       	mov	r31, r0
    866a:	b1 2c       	mov	r11, r1
    866c:	c1 2c       	mov	r12, r1
    866e:	d1 2c       	mov	r13, r1
    8670:	e1 2c       	mov	r14, r1
    8672:	f1 2c       	mov	r15, r1
    8674:	00 e0       	ldi	r16, 0x00	; 0
    8676:	10 e0       	ldi	r17, 0x00	; 0
    8678:	22 2d       	mov	r18, r2
    867a:	33 2d       	mov	r19, r3
    867c:	44 2d       	mov	r20, r4
    867e:	55 2d       	mov	r21, r5
    8680:	66 2d       	mov	r22, r6
    8682:	77 2d       	mov	r23, r7
    8684:	88 2d       	mov	r24, r8
    8686:	99 2d       	mov	r25, r9
    8688:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    868c:	22 2e       	mov	r2, r18
    868e:	33 2e       	mov	r3, r19
    8690:	44 2e       	mov	r4, r20
    8692:	55 2e       	mov	r5, r21
    8694:	66 2e       	mov	r6, r22
    8696:	77 2e       	mov	r7, r23
    8698:	88 2e       	mov	r8, r24
    869a:	99 2e       	mov	r9, r25
    869c:	a2 2c       	mov	r10, r2
    869e:	b3 2c       	mov	r11, r3
    86a0:	c4 2c       	mov	r12, r4
    86a2:	d5 2c       	mov	r13, r5
    86a4:	e6 2c       	mov	r14, r6
    86a6:	f7 2c       	mov	r15, r7
    86a8:	08 2d       	mov	r16, r8
    86aa:	19 2d       	mov	r17, r9
    86ac:	2a 2d       	mov	r18, r10
    86ae:	3b 2d       	mov	r19, r11
    86b0:	4c 2d       	mov	r20, r12
    86b2:	5d 2d       	mov	r21, r13
    86b4:	6e 2d       	mov	r22, r14
    86b6:	7f 2d       	mov	r23, r15
    86b8:	80 2f       	mov	r24, r16
    86ba:	91 2f       	mov	r25, r17
    86bc:	29 51       	subi	r18, 0x19	; 25
    86be:	3c 4f       	sbci	r19, 0xFC	; 252
    86c0:	4f 4f       	sbci	r20, 0xFF	; 255
    86c2:	5f 4f       	sbci	r21, 0xFF	; 255
    86c4:	6f 4f       	sbci	r22, 0xFF	; 255
    86c6:	7f 4f       	sbci	r23, 0xFF	; 255
    86c8:	8f 4f       	sbci	r24, 0xFF	; 255
    86ca:	9f 4f       	sbci	r25, 0xFF	; 255
    86cc:	a2 2e       	mov	r10, r18
    86ce:	b3 2e       	mov	r11, r19
    86d0:	c4 2e       	mov	r12, r20
    86d2:	d5 2e       	mov	r13, r21
    86d4:	e6 2e       	mov	r14, r22
    86d6:	f7 2e       	mov	r15, r23
    86d8:	08 2f       	mov	r16, r24
    86da:	19 2f       	mov	r17, r25
    86dc:	2a 2d       	mov	r18, r10
    86de:	3b 2d       	mov	r19, r11
    86e0:	4c 2d       	mov	r20, r12
    86e2:	5d 2d       	mov	r21, r13
    86e4:	6e 2d       	mov	r22, r14
    86e6:	7f 2d       	mov	r23, r15
    86e8:	80 2f       	mov	r24, r16
    86ea:	91 2f       	mov	r25, r17
    86ec:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    86f0:	dc 01       	movw	r26, r24
    86f2:	cb 01       	movw	r24, r22
    86f4:	20 e0       	ldi	r18, 0x00	; 0
    86f6:	30 e0       	ldi	r19, 0x00	; 0
    86f8:	4a e7       	ldi	r20, 0x7A	; 122
    86fa:	54 e4       	ldi	r21, 0x44	; 68
    86fc:	bc 01       	movw	r22, r24
    86fe:	cd 01       	movw	r24, r26
    8700:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    8704:	dc 01       	movw	r26, r24
    8706:	cb 01       	movw	r24, r22
    8708:	bc 01       	movw	r22, r24
    870a:	cd 01       	movw	r24, r26
    870c:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    8710:	a2 2e       	mov	r10, r18
    8712:	b3 2e       	mov	r11, r19
    8714:	c4 2e       	mov	r12, r20
    8716:	d5 2e       	mov	r13, r21
    8718:	e6 2e       	mov	r14, r22
    871a:	f7 2e       	mov	r15, r23
    871c:	08 2f       	mov	r16, r24
    871e:	19 2f       	mov	r17, r25
    8720:	d6 01       	movw	r26, r12
    8722:	c5 01       	movw	r24, r10
    8724:	bc 01       	movw	r22, r24
    8726:	cd 01       	movw	r24, r26
    8728:	9f dc       	rcall	.-1730   	; 0x8068 <__portable_avr_delay_cycles>
    872a:	1f 92       	push	r1
    872c:	8c e0       	ldi	r24, 0x0C	; 12
    872e:	8f 93       	push	r24
    8730:	8e e4       	ldi	r24, 0x4E	; 78
    8732:	97 e0       	ldi	r25, 0x07	; 7
    8734:	89 2f       	mov	r24, r25
    8736:	8f 93       	push	r24
    8738:	8e e4       	ldi	r24, 0x4E	; 78
    873a:	97 e0       	ldi	r25, 0x07	; 7
    873c:	8f 93       	push	r24
    873e:	1f 92       	push	r1
    8740:	80 e8       	ldi	r24, 0x80	; 128
    8742:	8f 93       	push	r24
    8744:	89 eb       	ldi	r24, 0xB9	; 185
    8746:	9a e2       	ldi	r25, 0x2A	; 42
    8748:	89 2f       	mov	r24, r25
    874a:	8f 93       	push	r24
    874c:	89 eb       	ldi	r24, 0xB9	; 185
    874e:	9a e2       	ldi	r25, 0x2A	; 42
    8750:	8f 93       	push	r24
    8752:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    8756:	2d b7       	in	r18, 0x3d	; 61
    8758:	3e b7       	in	r19, 0x3e	; 62
    875a:	28 5f       	subi	r18, 0xF8	; 248
    875c:	3f 4f       	sbci	r19, 0xFF	; 255
    875e:	cd bf       	out	0x3d, r28	; 61
    8760:	de bf       	out	0x3e, r29	; 62
    8762:	89 83       	std	Y+1, r24	; 0x01
    8764:	9a 83       	std	Y+2, r25	; 0x02
    8766:	89 81       	ldd	r24, Y+1	; 0x01
    8768:	9a 81       	ldd	r25, Y+2	; 0x02
    876a:	81 38       	cpi	r24, 0x81	; 129
    876c:	91 05       	cpc	r25, r1
    876e:	10 f0       	brcs	.+4      	; 0x8774 <usb_init+0x494>
    8770:	80 e8       	ldi	r24, 0x80	; 128
    8772:	90 e0       	ldi	r25, 0x00	; 0
    8774:	40 e0       	ldi	r20, 0x00	; 0
    8776:	68 2f       	mov	r22, r24
    8778:	89 eb       	ldi	r24, 0xB9	; 185
    877a:	9a e2       	ldi	r25, 0x2A	; 42
    877c:	ea dc       	rcall	.-1580   	; 0x8152 <udi_write_tx_buf>
    877e:	68 dc       	rcall	.-1840   	; 0x8050 <sysclk_get_cpu_hz>
    8780:	dc 01       	movw	r26, r24
    8782:	cb 01       	movw	r24, r22
    8784:	8c 01       	movw	r16, r24
    8786:	9d 01       	movw	r18, r26
    8788:	40 e0       	ldi	r20, 0x00	; 0
    878a:	50 e0       	ldi	r21, 0x00	; 0
    878c:	ba 01       	movw	r22, r20
    878e:	0b 8b       	std	Y+19, r16	; 0x13
    8790:	1c 8b       	std	Y+20, r17	; 0x14
    8792:	2d 8b       	std	Y+21, r18	; 0x15
    8794:	3e 8b       	std	Y+22, r19	; 0x16
    8796:	4f 8b       	std	Y+23, r20	; 0x17
    8798:	58 8f       	std	Y+24, r21	; 0x18
    879a:	69 8f       	std	Y+25, r22	; 0x19
    879c:	7a 8f       	std	Y+26, r23	; 0x1a
    879e:	2b 88       	ldd	r2, Y+19	; 0x13
    87a0:	3c 88       	ldd	r3, Y+20	; 0x14
    87a2:	4d 88       	ldd	r4, Y+21	; 0x15
    87a4:	5e 88       	ldd	r5, Y+22	; 0x16
    87a6:	6f 88       	ldd	r6, Y+23	; 0x17
    87a8:	78 8c       	ldd	r7, Y+24	; 0x18
    87aa:	89 8c       	ldd	r8, Y+25	; 0x19
    87ac:	9a 8c       	ldd	r9, Y+26	; 0x1a
    87ae:	22 2d       	mov	r18, r2
    87b0:	33 2d       	mov	r19, r3
    87b2:	44 2d       	mov	r20, r4
    87b4:	55 2d       	mov	r21, r5
    87b6:	66 2d       	mov	r22, r6
    87b8:	77 2d       	mov	r23, r7
    87ba:	88 2d       	mov	r24, r8
    87bc:	99 2d       	mov	r25, r9
    87be:	03 e0       	ldi	r16, 0x03	; 3
    87c0:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    87c4:	a2 2e       	mov	r10, r18
    87c6:	b3 2e       	mov	r11, r19
    87c8:	c4 2e       	mov	r12, r20
    87ca:	d5 2e       	mov	r13, r21
    87cc:	e6 2e       	mov	r14, r22
    87ce:	f7 2e       	mov	r15, r23
    87d0:	08 2f       	mov	r16, r24
    87d2:	19 2f       	mov	r17, r25
    87d4:	2a 2c       	mov	r2, r10
    87d6:	3b 2c       	mov	r3, r11
    87d8:	4c 2c       	mov	r4, r12
    87da:	5d 2c       	mov	r5, r13
    87dc:	6e 2c       	mov	r6, r14
    87de:	7f 2c       	mov	r7, r15
    87e0:	80 2e       	mov	r8, r16
    87e2:	91 2e       	mov	r9, r17
    87e4:	22 2d       	mov	r18, r2
    87e6:	33 2d       	mov	r19, r3
    87e8:	44 2d       	mov	r20, r4
    87ea:	55 2d       	mov	r21, r5
    87ec:	66 2d       	mov	r22, r6
    87ee:	77 2d       	mov	r23, r7
    87f0:	88 2d       	mov	r24, r8
    87f2:	99 2d       	mov	r25, r9
    87f4:	02 e0       	ldi	r16, 0x02	; 2
    87f6:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    87fa:	a2 2e       	mov	r10, r18
    87fc:	b3 2e       	mov	r11, r19
    87fe:	c4 2e       	mov	r12, r20
    8800:	d5 2e       	mov	r13, r21
    8802:	e6 2e       	mov	r14, r22
    8804:	f7 2e       	mov	r15, r23
    8806:	08 2f       	mov	r16, r24
    8808:	19 2f       	mov	r17, r25
    880a:	2a 2d       	mov	r18, r10
    880c:	3b 2d       	mov	r19, r11
    880e:	4c 2d       	mov	r20, r12
    8810:	5d 2d       	mov	r21, r13
    8812:	6e 2d       	mov	r22, r14
    8814:	7f 2d       	mov	r23, r15
    8816:	80 2f       	mov	r24, r16
    8818:	91 2f       	mov	r25, r17
    881a:	a2 2c       	mov	r10, r2
    881c:	b3 2c       	mov	r11, r3
    881e:	c4 2c       	mov	r12, r4
    8820:	d5 2c       	mov	r13, r5
    8822:	e6 2c       	mov	r14, r6
    8824:	f7 2c       	mov	r15, r7
    8826:	08 2d       	mov	r16, r8
    8828:	19 2d       	mov	r17, r9
    882a:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
    882e:	a2 2e       	mov	r10, r18
    8830:	b3 2e       	mov	r11, r19
    8832:	c4 2e       	mov	r12, r20
    8834:	d5 2e       	mov	r13, r21
    8836:	e6 2e       	mov	r14, r22
    8838:	f7 2e       	mov	r15, r23
    883a:	08 2f       	mov	r16, r24
    883c:	19 2f       	mov	r17, r25
    883e:	2a 2d       	mov	r18, r10
    8840:	3b 2d       	mov	r19, r11
    8842:	4c 2d       	mov	r20, r12
    8844:	5d 2d       	mov	r21, r13
    8846:	6e 2d       	mov	r22, r14
    8848:	7f 2d       	mov	r23, r15
    884a:	80 2f       	mov	r24, r16
    884c:	91 2f       	mov	r25, r17
    884e:	ab 88       	ldd	r10, Y+19	; 0x13
    8850:	bc 88       	ldd	r11, Y+20	; 0x14
    8852:	cd 88       	ldd	r12, Y+21	; 0x15
    8854:	de 88       	ldd	r13, Y+22	; 0x16
    8856:	ef 88       	ldd	r14, Y+23	; 0x17
    8858:	f8 8c       	ldd	r15, Y+24	; 0x18
    885a:	09 8d       	ldd	r16, Y+25	; 0x19
    885c:	1a 8d       	ldd	r17, Y+26	; 0x1a
    885e:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    8862:	22 2e       	mov	r2, r18
    8864:	33 2e       	mov	r3, r19
    8866:	44 2e       	mov	r4, r20
    8868:	55 2e       	mov	r5, r21
    886a:	66 2e       	mov	r6, r22
    886c:	77 2e       	mov	r7, r23
    886e:	88 2e       	mov	r8, r24
    8870:	99 2e       	mov	r9, r25
    8872:	0f 2e       	mov	r0, r31
    8874:	f6 e0       	ldi	r31, 0x06	; 6
    8876:	af 2e       	mov	r10, r31
    8878:	f0 2d       	mov	r31, r0
    887a:	b1 2c       	mov	r11, r1
    887c:	c1 2c       	mov	r12, r1
    887e:	d1 2c       	mov	r13, r1
    8880:	e1 2c       	mov	r14, r1
    8882:	f1 2c       	mov	r15, r1
    8884:	00 e0       	ldi	r16, 0x00	; 0
    8886:	10 e0       	ldi	r17, 0x00	; 0
    8888:	22 2d       	mov	r18, r2
    888a:	33 2d       	mov	r19, r3
    888c:	44 2d       	mov	r20, r4
    888e:	55 2d       	mov	r21, r5
    8890:	66 2d       	mov	r22, r6
    8892:	77 2d       	mov	r23, r7
    8894:	88 2d       	mov	r24, r8
    8896:	99 2d       	mov	r25, r9
    8898:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    889c:	22 2e       	mov	r2, r18
    889e:	33 2e       	mov	r3, r19
    88a0:	44 2e       	mov	r4, r20
    88a2:	55 2e       	mov	r5, r21
    88a4:	66 2e       	mov	r6, r22
    88a6:	77 2e       	mov	r7, r23
    88a8:	88 2e       	mov	r8, r24
    88aa:	99 2e       	mov	r9, r25
    88ac:	a2 2c       	mov	r10, r2
    88ae:	b3 2c       	mov	r11, r3
    88b0:	c4 2c       	mov	r12, r4
    88b2:	d5 2c       	mov	r13, r5
    88b4:	e6 2c       	mov	r14, r6
    88b6:	f7 2c       	mov	r15, r7
    88b8:	08 2d       	mov	r16, r8
    88ba:	19 2d       	mov	r17, r9
    88bc:	2a 2d       	mov	r18, r10
    88be:	3b 2d       	mov	r19, r11
    88c0:	4c 2d       	mov	r20, r12
    88c2:	5d 2d       	mov	r21, r13
    88c4:	6e 2d       	mov	r22, r14
    88c6:	7f 2d       	mov	r23, r15
    88c8:	80 2f       	mov	r24, r16
    88ca:	91 2f       	mov	r25, r17
    88cc:	29 51       	subi	r18, 0x19	; 25
    88ce:	3c 4f       	sbci	r19, 0xFC	; 252
    88d0:	4f 4f       	sbci	r20, 0xFF	; 255
    88d2:	5f 4f       	sbci	r21, 0xFF	; 255
    88d4:	6f 4f       	sbci	r22, 0xFF	; 255
    88d6:	7f 4f       	sbci	r23, 0xFF	; 255
    88d8:	8f 4f       	sbci	r24, 0xFF	; 255
    88da:	9f 4f       	sbci	r25, 0xFF	; 255
    88dc:	a2 2e       	mov	r10, r18
    88de:	b3 2e       	mov	r11, r19
    88e0:	c4 2e       	mov	r12, r20
    88e2:	d5 2e       	mov	r13, r21
    88e4:	e6 2e       	mov	r14, r22
    88e6:	f7 2e       	mov	r15, r23
    88e8:	08 2f       	mov	r16, r24
    88ea:	19 2f       	mov	r17, r25
    88ec:	2a 2d       	mov	r18, r10
    88ee:	3b 2d       	mov	r19, r11
    88f0:	4c 2d       	mov	r20, r12
    88f2:	5d 2d       	mov	r21, r13
    88f4:	6e 2d       	mov	r22, r14
    88f6:	7f 2d       	mov	r23, r15
    88f8:	80 2f       	mov	r24, r16
    88fa:	91 2f       	mov	r25, r17
    88fc:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    8900:	dc 01       	movw	r26, r24
    8902:	cb 01       	movw	r24, r22
    8904:	20 e0       	ldi	r18, 0x00	; 0
    8906:	30 e0       	ldi	r19, 0x00	; 0
    8908:	4a e7       	ldi	r20, 0x7A	; 122
    890a:	54 e4       	ldi	r21, 0x44	; 68
    890c:	bc 01       	movw	r22, r24
    890e:	cd 01       	movw	r24, r26
    8910:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    8914:	dc 01       	movw	r26, r24
    8916:	cb 01       	movw	r24, r22
    8918:	bc 01       	movw	r22, r24
    891a:	cd 01       	movw	r24, r26
    891c:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    8920:	a2 2e       	mov	r10, r18
    8922:	b3 2e       	mov	r11, r19
    8924:	c4 2e       	mov	r12, r20
    8926:	d5 2e       	mov	r13, r21
    8928:	e6 2e       	mov	r14, r22
    892a:	f7 2e       	mov	r15, r23
    892c:	08 2f       	mov	r16, r24
    892e:	19 2f       	mov	r17, r25
    8930:	d6 01       	movw	r26, r12
    8932:	c5 01       	movw	r24, r10
    8934:	bc 01       	movw	r22, r24
    8936:	cd 01       	movw	r24, r26
    8938:	97 db       	rcall	.-2258   	; 0x8068 <__portable_avr_delay_cycles>
    893a:	84 e7       	ldi	r24, 0x74	; 116
    893c:	97 e0       	ldi	r25, 0x07	; 7
    893e:	89 2f       	mov	r24, r25
    8940:	8f 93       	push	r24
    8942:	84 e7       	ldi	r24, 0x74	; 116
    8944:	97 e0       	ldi	r25, 0x07	; 7
    8946:	8f 93       	push	r24
    8948:	1f 92       	push	r1
    894a:	80 e8       	ldi	r24, 0x80	; 128
    894c:	8f 93       	push	r24
    894e:	89 eb       	ldi	r24, 0xB9	; 185
    8950:	9a e2       	ldi	r25, 0x2A	; 42
    8952:	89 2f       	mov	r24, r25
    8954:	8f 93       	push	r24
    8956:	89 eb       	ldi	r24, 0xB9	; 185
    8958:	9a e2       	ldi	r25, 0x2A	; 42
    895a:	8f 93       	push	r24
    895c:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    8960:	0f 90       	pop	r0
    8962:	0f 90       	pop	r0
    8964:	0f 90       	pop	r0
    8966:	0f 90       	pop	r0
    8968:	0f 90       	pop	r0
    896a:	0f 90       	pop	r0
    896c:	89 83       	std	Y+1, r24	; 0x01
    896e:	9a 83       	std	Y+2, r25	; 0x02
    8970:	89 81       	ldd	r24, Y+1	; 0x01
    8972:	9a 81       	ldd	r25, Y+2	; 0x02
    8974:	81 38       	cpi	r24, 0x81	; 129
    8976:	91 05       	cpc	r25, r1
    8978:	10 f0       	brcs	.+4      	; 0x897e <usb_init+0x69e>
    897a:	80 e8       	ldi	r24, 0x80	; 128
    897c:	90 e0       	ldi	r25, 0x00	; 0
    897e:	40 e0       	ldi	r20, 0x00	; 0
    8980:	68 2f       	mov	r22, r24
    8982:	89 eb       	ldi	r24, 0xB9	; 185
    8984:	9a e2       	ldi	r25, 0x2A	; 42
    8986:	e5 db       	rcall	.-2102   	; 0x8152 <udi_write_tx_buf>
    8988:	63 db       	rcall	.-2362   	; 0x8050 <sysclk_get_cpu_hz>
    898a:	dc 01       	movw	r26, r24
    898c:	cb 01       	movw	r24, r22
    898e:	8c 01       	movw	r16, r24
    8990:	9d 01       	movw	r18, r26
    8992:	40 e0       	ldi	r20, 0x00	; 0
    8994:	50 e0       	ldi	r21, 0x00	; 0
    8996:	ba 01       	movw	r22, r20
    8998:	0b 8f       	std	Y+27, r16	; 0x1b
    899a:	1c 8f       	std	Y+28, r17	; 0x1c
    899c:	2d 8f       	std	Y+29, r18	; 0x1d
    899e:	3e 8f       	std	Y+30, r19	; 0x1e
    89a0:	4f 8f       	std	Y+31, r20	; 0x1f
    89a2:	58 a3       	std	Y+32, r21	; 0x20
    89a4:	69 a3       	std	Y+33, r22	; 0x21
    89a6:	7a a3       	std	Y+34, r23	; 0x22
    89a8:	2b 8c       	ldd	r2, Y+27	; 0x1b
    89aa:	3c 8c       	ldd	r3, Y+28	; 0x1c
    89ac:	4d 8c       	ldd	r4, Y+29	; 0x1d
    89ae:	5e 8c       	ldd	r5, Y+30	; 0x1e
    89b0:	6f 8c       	ldd	r6, Y+31	; 0x1f
    89b2:	78 a0       	ldd	r7, Y+32	; 0x20
    89b4:	89 a0       	ldd	r8, Y+33	; 0x21
    89b6:	9a a0       	ldd	r9, Y+34	; 0x22
    89b8:	22 2d       	mov	r18, r2
    89ba:	33 2d       	mov	r19, r3
    89bc:	44 2d       	mov	r20, r4
    89be:	55 2d       	mov	r21, r5
    89c0:	66 2d       	mov	r22, r6
    89c2:	77 2d       	mov	r23, r7
    89c4:	88 2d       	mov	r24, r8
    89c6:	99 2d       	mov	r25, r9
    89c8:	03 e0       	ldi	r16, 0x03	; 3
    89ca:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    89ce:	a2 2e       	mov	r10, r18
    89d0:	b3 2e       	mov	r11, r19
    89d2:	c4 2e       	mov	r12, r20
    89d4:	d5 2e       	mov	r13, r21
    89d6:	e6 2e       	mov	r14, r22
    89d8:	f7 2e       	mov	r15, r23
    89da:	08 2f       	mov	r16, r24
    89dc:	19 2f       	mov	r17, r25
    89de:	2a 2c       	mov	r2, r10
    89e0:	3b 2c       	mov	r3, r11
    89e2:	4c 2c       	mov	r4, r12
    89e4:	5d 2c       	mov	r5, r13
    89e6:	6e 2c       	mov	r6, r14
    89e8:	7f 2c       	mov	r7, r15
    89ea:	80 2e       	mov	r8, r16
    89ec:	91 2e       	mov	r9, r17
    89ee:	22 2d       	mov	r18, r2
    89f0:	33 2d       	mov	r19, r3
    89f2:	44 2d       	mov	r20, r4
    89f4:	55 2d       	mov	r21, r5
    89f6:	66 2d       	mov	r22, r6
    89f8:	77 2d       	mov	r23, r7
    89fa:	88 2d       	mov	r24, r8
    89fc:	99 2d       	mov	r25, r9
    89fe:	02 e0       	ldi	r16, 0x02	; 2
    8a00:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    8a04:	a2 2e       	mov	r10, r18
    8a06:	b3 2e       	mov	r11, r19
    8a08:	c4 2e       	mov	r12, r20
    8a0a:	d5 2e       	mov	r13, r21
    8a0c:	e6 2e       	mov	r14, r22
    8a0e:	f7 2e       	mov	r15, r23
    8a10:	08 2f       	mov	r16, r24
    8a12:	19 2f       	mov	r17, r25
    8a14:	2a 2d       	mov	r18, r10
    8a16:	3b 2d       	mov	r19, r11
    8a18:	4c 2d       	mov	r20, r12
    8a1a:	5d 2d       	mov	r21, r13
    8a1c:	6e 2d       	mov	r22, r14
    8a1e:	7f 2d       	mov	r23, r15
    8a20:	80 2f       	mov	r24, r16
    8a22:	91 2f       	mov	r25, r17
    8a24:	a2 2c       	mov	r10, r2
    8a26:	b3 2c       	mov	r11, r3
    8a28:	c4 2c       	mov	r12, r4
    8a2a:	d5 2c       	mov	r13, r5
    8a2c:	e6 2c       	mov	r14, r6
    8a2e:	f7 2c       	mov	r15, r7
    8a30:	08 2d       	mov	r16, r8
    8a32:	19 2d       	mov	r17, r9
    8a34:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
    8a38:	a2 2e       	mov	r10, r18
    8a3a:	b3 2e       	mov	r11, r19
    8a3c:	c4 2e       	mov	r12, r20
    8a3e:	d5 2e       	mov	r13, r21
    8a40:	e6 2e       	mov	r14, r22
    8a42:	f7 2e       	mov	r15, r23
    8a44:	08 2f       	mov	r16, r24
    8a46:	19 2f       	mov	r17, r25
    8a48:	2a 2d       	mov	r18, r10
    8a4a:	3b 2d       	mov	r19, r11
    8a4c:	4c 2d       	mov	r20, r12
    8a4e:	5d 2d       	mov	r21, r13
    8a50:	6e 2d       	mov	r22, r14
    8a52:	7f 2d       	mov	r23, r15
    8a54:	80 2f       	mov	r24, r16
    8a56:	91 2f       	mov	r25, r17
    8a58:	ab 8c       	ldd	r10, Y+27	; 0x1b
    8a5a:	bc 8c       	ldd	r11, Y+28	; 0x1c
    8a5c:	cd 8c       	ldd	r12, Y+29	; 0x1d
    8a5e:	de 8c       	ldd	r13, Y+30	; 0x1e
    8a60:	ef 8c       	ldd	r14, Y+31	; 0x1f
    8a62:	f8 a0       	ldd	r15, Y+32	; 0x20
    8a64:	09 a1       	ldd	r16, Y+33	; 0x21
    8a66:	1a a1       	ldd	r17, Y+34	; 0x22
    8a68:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    8a6c:	22 2e       	mov	r2, r18
    8a6e:	33 2e       	mov	r3, r19
    8a70:	44 2e       	mov	r4, r20
    8a72:	55 2e       	mov	r5, r21
    8a74:	66 2e       	mov	r6, r22
    8a76:	77 2e       	mov	r7, r23
    8a78:	88 2e       	mov	r8, r24
    8a7a:	99 2e       	mov	r9, r25
    8a7c:	0f 2e       	mov	r0, r31
    8a7e:	f6 e0       	ldi	r31, 0x06	; 6
    8a80:	af 2e       	mov	r10, r31
    8a82:	f0 2d       	mov	r31, r0
    8a84:	b1 2c       	mov	r11, r1
    8a86:	c1 2c       	mov	r12, r1
    8a88:	d1 2c       	mov	r13, r1
    8a8a:	e1 2c       	mov	r14, r1
    8a8c:	f1 2c       	mov	r15, r1
    8a8e:	00 e0       	ldi	r16, 0x00	; 0
    8a90:	10 e0       	ldi	r17, 0x00	; 0
    8a92:	22 2d       	mov	r18, r2
    8a94:	33 2d       	mov	r19, r3
    8a96:	44 2d       	mov	r20, r4
    8a98:	55 2d       	mov	r21, r5
    8a9a:	66 2d       	mov	r22, r6
    8a9c:	77 2d       	mov	r23, r7
    8a9e:	88 2d       	mov	r24, r8
    8aa0:	99 2d       	mov	r25, r9
    8aa2:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    8aa6:	22 2e       	mov	r2, r18
    8aa8:	33 2e       	mov	r3, r19
    8aaa:	44 2e       	mov	r4, r20
    8aac:	55 2e       	mov	r5, r21
    8aae:	66 2e       	mov	r6, r22
    8ab0:	77 2e       	mov	r7, r23
    8ab2:	88 2e       	mov	r8, r24
    8ab4:	99 2e       	mov	r9, r25
    8ab6:	a2 2c       	mov	r10, r2
    8ab8:	b3 2c       	mov	r11, r3
    8aba:	c4 2c       	mov	r12, r4
    8abc:	d5 2c       	mov	r13, r5
    8abe:	e6 2c       	mov	r14, r6
    8ac0:	f7 2c       	mov	r15, r7
    8ac2:	08 2d       	mov	r16, r8
    8ac4:	19 2d       	mov	r17, r9
    8ac6:	2a 2d       	mov	r18, r10
    8ac8:	3b 2d       	mov	r19, r11
    8aca:	4c 2d       	mov	r20, r12
    8acc:	5d 2d       	mov	r21, r13
    8ace:	6e 2d       	mov	r22, r14
    8ad0:	7f 2d       	mov	r23, r15
    8ad2:	80 2f       	mov	r24, r16
    8ad4:	91 2f       	mov	r25, r17
    8ad6:	29 51       	subi	r18, 0x19	; 25
    8ad8:	3c 4f       	sbci	r19, 0xFC	; 252
    8ada:	4f 4f       	sbci	r20, 0xFF	; 255
    8adc:	5f 4f       	sbci	r21, 0xFF	; 255
    8ade:	6f 4f       	sbci	r22, 0xFF	; 255
    8ae0:	7f 4f       	sbci	r23, 0xFF	; 255
    8ae2:	8f 4f       	sbci	r24, 0xFF	; 255
    8ae4:	9f 4f       	sbci	r25, 0xFF	; 255
    8ae6:	a2 2e       	mov	r10, r18
    8ae8:	b3 2e       	mov	r11, r19
    8aea:	c4 2e       	mov	r12, r20
    8aec:	d5 2e       	mov	r13, r21
    8aee:	e6 2e       	mov	r14, r22
    8af0:	f7 2e       	mov	r15, r23
    8af2:	08 2f       	mov	r16, r24
    8af4:	19 2f       	mov	r17, r25
    8af6:	2a 2d       	mov	r18, r10
    8af8:	3b 2d       	mov	r19, r11
    8afa:	4c 2d       	mov	r20, r12
    8afc:	5d 2d       	mov	r21, r13
    8afe:	6e 2d       	mov	r22, r14
    8b00:	7f 2d       	mov	r23, r15
    8b02:	80 2f       	mov	r24, r16
    8b04:	91 2f       	mov	r25, r17
    8b06:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    8b0a:	dc 01       	movw	r26, r24
    8b0c:	cb 01       	movw	r24, r22
    8b0e:	20 e0       	ldi	r18, 0x00	; 0
    8b10:	30 e0       	ldi	r19, 0x00	; 0
    8b12:	4a e7       	ldi	r20, 0x7A	; 122
    8b14:	54 e4       	ldi	r21, 0x44	; 68
    8b16:	bc 01       	movw	r22, r24
    8b18:	cd 01       	movw	r24, r26
    8b1a:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    8b1e:	dc 01       	movw	r26, r24
    8b20:	cb 01       	movw	r24, r22
    8b22:	bc 01       	movw	r22, r24
    8b24:	cd 01       	movw	r24, r26
    8b26:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    8b2a:	a2 2e       	mov	r10, r18
    8b2c:	b3 2e       	mov	r11, r19
    8b2e:	c4 2e       	mov	r12, r20
    8b30:	d5 2e       	mov	r13, r21
    8b32:	e6 2e       	mov	r14, r22
    8b34:	f7 2e       	mov	r15, r23
    8b36:	08 2f       	mov	r16, r24
    8b38:	19 2f       	mov	r17, r25
    8b3a:	d6 01       	movw	r26, r12
    8b3c:	c5 01       	movw	r24, r10
    8b3e:	bc 01       	movw	r22, r24
    8b40:	cd 01       	movw	r24, r26
    8b42:	92 da       	rcall	.-2780   	; 0x8068 <__portable_avr_delay_cycles>
    8b44:	86 e9       	ldi	r24, 0x96	; 150
    8b46:	97 e0       	ldi	r25, 0x07	; 7
    8b48:	89 2f       	mov	r24, r25
    8b4a:	8f 93       	push	r24
    8b4c:	86 e9       	ldi	r24, 0x96	; 150
    8b4e:	97 e0       	ldi	r25, 0x07	; 7
    8b50:	8f 93       	push	r24
    8b52:	1f 92       	push	r1
    8b54:	80 e8       	ldi	r24, 0x80	; 128
    8b56:	8f 93       	push	r24
    8b58:	89 eb       	ldi	r24, 0xB9	; 185
    8b5a:	9a e2       	ldi	r25, 0x2A	; 42
    8b5c:	89 2f       	mov	r24, r25
    8b5e:	8f 93       	push	r24
    8b60:	89 eb       	ldi	r24, 0xB9	; 185
    8b62:	9a e2       	ldi	r25, 0x2A	; 42
    8b64:	8f 93       	push	r24
    8b66:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    8b6a:	0f 90       	pop	r0
    8b6c:	0f 90       	pop	r0
    8b6e:	0f 90       	pop	r0
    8b70:	0f 90       	pop	r0
    8b72:	0f 90       	pop	r0
    8b74:	0f 90       	pop	r0
    8b76:	89 83       	std	Y+1, r24	; 0x01
    8b78:	9a 83       	std	Y+2, r25	; 0x02
    8b7a:	89 81       	ldd	r24, Y+1	; 0x01
    8b7c:	9a 81       	ldd	r25, Y+2	; 0x02
    8b7e:	81 38       	cpi	r24, 0x81	; 129
    8b80:	91 05       	cpc	r25, r1
    8b82:	10 f0       	brcs	.+4      	; 0x8b88 <usb_init+0x8a8>
    8b84:	80 e8       	ldi	r24, 0x80	; 128
    8b86:	90 e0       	ldi	r25, 0x00	; 0
    8b88:	40 e0       	ldi	r20, 0x00	; 0
    8b8a:	68 2f       	mov	r22, r24
    8b8c:	89 eb       	ldi	r24, 0xB9	; 185
    8b8e:	9a e2       	ldi	r25, 0x2A	; 42
    8b90:	e0 da       	rcall	.-2624   	; 0x8152 <udi_write_tx_buf>
    8b92:	00 00       	nop
    8b94:	a2 96       	adiw	r28, 0x22	; 34
    8b96:	cd bf       	out	0x3d, r28	; 61
    8b98:	de bf       	out	0x3e, r29	; 62
    8b9a:	df 91       	pop	r29
    8b9c:	cf 91       	pop	r28
    8b9e:	1f 91       	pop	r17
    8ba0:	0f 91       	pop	r16
    8ba2:	ff 90       	pop	r15
    8ba4:	ef 90       	pop	r14
    8ba6:	df 90       	pop	r13
    8ba8:	cf 90       	pop	r12
    8baa:	bf 90       	pop	r11
    8bac:	af 90       	pop	r10
    8bae:	9f 90       	pop	r9
    8bb0:	8f 90       	pop	r8
    8bb2:	7f 90       	pop	r7
    8bb4:	6f 90       	pop	r6
    8bb6:	5f 90       	pop	r5
    8bb8:	4f 90       	pop	r4
    8bba:	3f 90       	pop	r3
    8bbc:	2f 90       	pop	r2
    8bbe:	08 95       	ret

00008bc0 <usb_callback_suspend_action>:
    8bc0:	cf 93       	push	r28
    8bc2:	df 93       	push	r29
    8bc4:	cd b7       	in	r28, 0x3d	; 61
    8bc6:	de b7       	in	r29, 0x3e	; 62
    8bc8:	00 00       	nop
    8bca:	df 91       	pop	r29
    8bcc:	cf 91       	pop	r28
    8bce:	08 95       	ret

00008bd0 <usb_callback_resume_action>:
    8bd0:	cf 93       	push	r28
    8bd2:	df 93       	push	r29
    8bd4:	cd b7       	in	r28, 0x3d	; 61
    8bd6:	de b7       	in	r29, 0x3e	; 62
    8bd8:	00 00       	nop
    8bda:	df 91       	pop	r29
    8bdc:	cf 91       	pop	r28
    8bde:	08 95       	ret

00008be0 <usb_callback_remotewakeup_enable>:
    8be0:	cf 93       	push	r28
    8be2:	df 93       	push	r29
    8be4:	cd b7       	in	r28, 0x3d	; 61
    8be6:	de b7       	in	r29, 0x3e	; 62
    8be8:	00 00       	nop
    8bea:	df 91       	pop	r29
    8bec:	cf 91       	pop	r28
    8bee:	08 95       	ret

00008bf0 <usb_callback_remotewakeup_disable>:
    8bf0:	cf 93       	push	r28
    8bf2:	df 93       	push	r29
    8bf4:	cd b7       	in	r28, 0x3d	; 61
    8bf6:	de b7       	in	r29, 0x3e	; 62
    8bf8:	00 00       	nop
    8bfa:	df 91       	pop	r29
    8bfc:	cf 91       	pop	r28
    8bfe:	08 95       	ret

00008c00 <usb_callback_cdc_enable>:

bool usb_callback_cdc_enable(void)
{
    8c00:	cf 93       	push	r28
    8c02:	df 93       	push	r29
    8c04:	cd b7       	in	r28, 0x3d	; 61
    8c06:	de b7       	in	r29, 0x3e	; 62
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = true;
    8c08:	81 e0       	ldi	r24, 0x01	; 1
    8c0a:	80 93 6a 25 	sts	0x256A, r24	; 0x80256a <g_usb_cdc_transfers_authorized>
	return true;
    8c0e:	81 e0       	ldi	r24, 0x01	; 1
}
    8c10:	df 91       	pop	r29
    8c12:	cf 91       	pop	r28
    8c14:	08 95       	ret

00008c16 <usb_callback_cdc_disable>:

void usb_callback_cdc_disable(void)
{
    8c16:	cf 93       	push	r28
    8c18:	df 93       	push	r29
    8c1a:	cd b7       	in	r28, 0x3d	; 61
    8c1c:	de b7       	in	r29, 0x3e	; 62
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = false;
    8c1e:	10 92 6a 25 	sts	0x256A, r1	; 0x80256a <g_usb_cdc_transfers_authorized>
}
    8c22:	00 00       	nop
    8c24:	df 91       	pop	r29
    8c26:	cf 91       	pop	r28
    8c28:	08 95       	ret

00008c2a <usb_callback_config>:

void usb_callback_config(uint8_t port, usb_cdc_line_coding_t * cfg)
{
    8c2a:	cf 93       	push	r28
    8c2c:	df 93       	push	r29
    8c2e:	00 d0       	rcall	.+0      	; 0x8c30 <usb_callback_config+0x6>
    8c30:	cd b7       	in	r28, 0x3d	; 61
    8c32:	de b7       	in	r29, 0x3e	; 62
    8c34:	89 83       	std	Y+1, r24	; 0x01
    8c36:	6a 83       	std	Y+2, r22	; 0x02
    8c38:	7b 83       	std	Y+3, r23	; 0x03

}
    8c3a:	00 00       	nop
    8c3c:	23 96       	adiw	r28, 0x03	; 3
    8c3e:	cd bf       	out	0x3d, r28	; 61
    8c40:	de bf       	out	0x3e, r29	; 62
    8c42:	df 91       	pop	r29
    8c44:	cf 91       	pop	r28
    8c46:	08 95       	ret

00008c48 <usb_callback_cdc_set_dtr>:

void usb_callback_cdc_set_dtr(uint8_t port, bool b_enable)
{
    8c48:	cf 93       	push	r28
    8c4a:	df 93       	push	r29
    8c4c:	1f 92       	push	r1
    8c4e:	1f 92       	push	r1
    8c50:	cd b7       	in	r28, 0x3d	; 61
    8c52:	de b7       	in	r29, 0x3e	; 62
    8c54:	89 83       	std	Y+1, r24	; 0x01
    8c56:	6a 83       	std	Y+2, r22	; 0x02

}
    8c58:	00 00       	nop
    8c5a:	0f 90       	pop	r0
    8c5c:	0f 90       	pop	r0
    8c5e:	df 91       	pop	r29
    8c60:	cf 91       	pop	r28
    8c62:	08 95       	ret

00008c64 <usb_callback_cdc_set_rts>:

void usb_callback_cdc_set_rts(uint8_t port, bool b_enable)
{
    8c64:	cf 93       	push	r28
    8c66:	df 93       	push	r29
    8c68:	1f 92       	push	r1
    8c6a:	1f 92       	push	r1
    8c6c:	cd b7       	in	r28, 0x3d	; 61
    8c6e:	de b7       	in	r29, 0x3e	; 62
    8c70:	89 83       	std	Y+1, r24	; 0x01
    8c72:	6a 83       	std	Y+2, r22	; 0x02

}
    8c74:	00 00       	nop
    8c76:	0f 90       	pop	r0
    8c78:	0f 90       	pop	r0
    8c7a:	df 91       	pop	r29
    8c7c:	cf 91       	pop	r28
    8c7e:	08 95       	ret

00008c80 <usb_callback_rx_notify>:

void usb_callback_rx_notify(uint8_t port)
{
    8c80:	cf 93       	push	r28
    8c82:	df 93       	push	r29
    8c84:	1f 92       	push	r1
    8c86:	cd b7       	in	r28, 0x3d	; 61
    8c88:	de b7       	in	r29, 0x3e	; 62
    8c8a:	89 83       	std	Y+1, r24	; 0x01
	g_usb_cdc_rx_received = true;
    8c8c:	81 e0       	ldi	r24, 0x01	; 1
    8c8e:	80 93 69 25 	sts	0x2569, r24	; 0x802569 <g_usb_cdc_rx_received>
}
    8c92:	00 00       	nop
    8c94:	0f 90       	pop	r0
    8c96:	df 91       	pop	r29
    8c98:	cf 91       	pop	r28
    8c9a:	08 95       	ret

00008c9c <usb_callback_tx_empty_notify>:

void usb_callback_tx_empty_notify(uint8_t port)
{
    8c9c:	cf 93       	push	r28
    8c9e:	df 93       	push	r29
    8ca0:	1f 92       	push	r1
    8ca2:	cd b7       	in	r28, 0x3d	; 61
    8ca4:	de b7       	in	r29, 0x3e	; 62
    8ca6:	89 83       	std	Y+1, r24	; 0x01
	g_usb_cdc_access_blocked = false;
    8ca8:	10 92 6b 25 	sts	0x256B, r1	; 0x80256b <g_usb_cdc_access_blocked>
}
    8cac:	00 00       	nop
    8cae:	0f 90       	pop	r0
    8cb0:	df 91       	pop	r29
    8cb2:	cf 91       	pop	r28
    8cb4:	08 95       	ret

00008cb6 <usb_rx_process>:


static void usb_rx_process(void)
{
    8cb6:	cf 93       	push	r28
    8cb8:	df 93       	push	r29
    8cba:	00 d0       	rcall	.+0      	; 0x8cbc <usb_rx_process+0x6>
    8cbc:	00 d0       	rcall	.+0      	; 0x8cbe <usb_rx_process+0x8>
    8cbe:	cd b7       	in	r28, 0x3d	; 61
    8cc0:	de b7       	in	r29, 0x3e	; 62
	char cdc_rx_buf[4];

	/* Drop data connection is not authorized (yet) */
	if (!g_usb_cdc_transfers_authorized) {
    8cc2:	90 91 6a 25 	lds	r25, 0x256A	; 0x80256a <g_usb_cdc_transfers_authorized>
    8cc6:	81 e0       	ldi	r24, 0x01	; 1
    8cc8:	89 27       	eor	r24, r25
    8cca:	88 23       	and	r24, r24
    8ccc:	09 f0       	breq	.+2      	; 0x8cd0 <usb_rx_process+0x1a>
    8cce:	51 c0       	rjmp	.+162    	; 0x8d72 <usb_rx_process+0xbc>
		return;
	}

	/* Single thread only */
	if (!sched_getLock(&g_interpreter_lock)) {
    8cd0:	85 eb       	ldi	r24, 0xB5	; 181
    8cd2:	99 e2       	ldi	r25, 0x29	; 41
    8cd4:	0e 94 d9 f6 	call	0x1edb2	; 0x1edb2 <sched_getLock>
    8cd8:	98 2f       	mov	r25, r24
    8cda:	81 e0       	ldi	r24, 0x01	; 1
    8cdc:	89 27       	eor	r24, r25
    8cde:	88 23       	and	r24, r24
    8ce0:	09 f0       	breq	.+2      	; 0x8ce4 <usb_rx_process+0x2e>
    8ce2:	49 c0       	rjmp	.+146    	; 0x8d76 <usb_rx_process+0xc0>
		return;
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
    8ce4:	0f 94 77 21 	call	0x242ee	; 0x242ee <udi_cdc_get_nb_received_data>
    8ce8:	89 83       	std	Y+1, r24	; 0x01
    8cea:	9a 83       	std	Y+2, r25	; 0x02
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
    8cec:	89 81       	ldd	r24, Y+1	; 0x01
    8cee:	9a 81       	ldd	r25, Y+2	; 0x02
    8cf0:	85 30       	cpi	r24, 0x05	; 5
    8cf2:	91 05       	cpc	r25, r1
    8cf4:	10 f0       	brcs	.+4      	; 0x8cfa <usb_rx_process+0x44>
    8cf6:	84 e0       	ldi	r24, 0x04	; 4
    8cf8:	90 e0       	ldi	r25, 0x00	; 0
    8cfa:	89 83       	std	Y+1, r24	; 0x01
    8cfc:	9a 83       	std	Y+2, r25	; 0x02
	while (cdc_rx_len) {
    8cfe:	30 c0       	rjmp	.+96     	; 0x8d60 <usb_rx_process+0xaa>
		if (g_keyBeep_enable) {
    8d00:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <g_keyBeep_enable>
    8d04:	88 23       	and	r24, r24
    8d06:	41 f0       	breq	.+16     	; 0x8d18 <usb_rx_process+0x62>
			twi2_set_beep(176, 1);  // Click sound
    8d08:	61 e0       	ldi	r22, 0x01	; 1
    8d0a:	80 eb       	ldi	r24, 0xB0	; 176
    8d0c:	0e 94 ec 68 	call	0xd1d8	; 0xd1d8 <twi2_set_beep>
			yield_ms(10);
    8d10:	8a e0       	ldi	r24, 0x0A	; 10
    8d12:	90 e0       	ldi	r25, 0x00	; 0
    8d14:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
		}

		/* Read the data block */
		udi_cdc_read_no_polling(cdc_rx_buf, cdc_rx_len);
    8d18:	29 81       	ldd	r18, Y+1	; 0x01
    8d1a:	3a 81       	ldd	r19, Y+2	; 0x02
    8d1c:	ce 01       	movw	r24, r28
    8d1e:	03 96       	adiw	r24, 0x03	; 3
    8d20:	b9 01       	movw	r22, r18
    8d22:	0f 94 fd 22 	call	0x245fa	; 0x245fa <udi_cdc_read_no_polling>

		/* Echo back when not monitoring information are enabled */
		if (!(g_usb_cdc_printStatusLines_atxmega || g_usb_cdc_printStatusLines_1pps)) {
    8d26:	90 91 66 25 	lds	r25, 0x2566	; 0x802566 <g_usb_cdc_printStatusLines_atxmega>
    8d2a:	81 e0       	ldi	r24, 0x01	; 1
    8d2c:	89 27       	eor	r24, r25
    8d2e:	88 23       	and	r24, r24
    8d30:	61 f0       	breq	.+24     	; 0x8d4a <usb_rx_process+0x94>
    8d32:	90 91 68 25 	lds	r25, 0x2568	; 0x802568 <g_usb_cdc_printStatusLines_1pps>
    8d36:	81 e0       	ldi	r24, 0x01	; 1
    8d38:	89 27       	eor	r24, r25
    8d3a:	88 23       	and	r24, r24
    8d3c:	31 f0       	breq	.+12     	; 0x8d4a <usb_rx_process+0x94>
			udi_write_tx_buf(cdc_rx_buf, cdc_rx_len, true);
    8d3e:	29 81       	ldd	r18, Y+1	; 0x01
    8d40:	ce 01       	movw	r24, r28
    8d42:	03 96       	adiw	r24, 0x03	; 3
    8d44:	41 e0       	ldi	r20, 0x01	; 1
    8d46:	62 2f       	mov	r22, r18
    8d48:	04 da       	rcall	.-3064   	; 0x8152 <udi_write_tx_buf>
		}

		/* Call the interpreter */
		interpreter_doProcess(cdc_rx_buf, cdc_rx_len);
    8d4a:	29 81       	ldd	r18, Y+1	; 0x01
    8d4c:	3a 81       	ldd	r19, Y+2	; 0x02
    8d4e:	ce 01       	movw	r24, r28
    8d50:	03 96       	adiw	r24, 0x03	; 3
    8d52:	b9 01       	movw	r22, r18
    8d54:	0e 94 43 5f 	call	0xbe86	; 0xbe86 <interpreter_doProcess>

		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
    8d58:	0f 94 77 21 	call	0x242ee	; 0x242ee <udi_cdc_get_nb_received_data>
    8d5c:	89 83       	std	Y+1, r24	; 0x01
    8d5e:	9a 83       	std	Y+2, r25	; 0x02
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
	while (cdc_rx_len) {
    8d60:	89 81       	ldd	r24, Y+1	; 0x01
    8d62:	9a 81       	ldd	r25, Y+2	; 0x02
    8d64:	89 2b       	or	r24, r25
    8d66:	61 f6       	brne	.-104    	; 0x8d00 <usb_rx_process+0x4a>
		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
	}

	/* Release this lock */
	sched_freeLock(&g_interpreter_lock);
    8d68:	85 eb       	ldi	r24, 0xB5	; 181
    8d6a:	99 e2       	ldi	r25, 0x29	; 41
    8d6c:	0e 94 01 f7 	call	0x1ee02	; 0x1ee02 <sched_freeLock>
    8d70:	03 c0       	rjmp	.+6      	; 0x8d78 <usb_rx_process+0xc2>
{
	char cdc_rx_buf[4];

	/* Drop data connection is not authorized (yet) */
	if (!g_usb_cdc_transfers_authorized) {
		return;
    8d72:	00 00       	nop
    8d74:	01 c0       	rjmp	.+2      	; 0x8d78 <usb_rx_process+0xc2>
	}

	/* Single thread only */
	if (!sched_getLock(&g_interpreter_lock)) {
		return;
    8d76:	00 00       	nop
		cdc_rx_len = udi_cdc_get_nb_received_data();
	}

	/* Release this lock */
	sched_freeLock(&g_interpreter_lock);
}
    8d78:	26 96       	adiw	r28, 0x06	; 6
    8d7a:	cd bf       	out	0x3d, r28	; 61
    8d7c:	de bf       	out	0x3e, r29	; 62
    8d7e:	df 91       	pop	r29
    8d80:	cf 91       	pop	r28
    8d82:	08 95       	ret

00008d84 <task_usb>:


void task_usb(void)
{
    8d84:	2f 92       	push	r2
    8d86:	3f 92       	push	r3
    8d88:	4f 92       	push	r4
    8d8a:	5f 92       	push	r5
    8d8c:	6f 92       	push	r6
    8d8e:	7f 92       	push	r7
    8d90:	8f 92       	push	r8
    8d92:	9f 92       	push	r9
    8d94:	af 92       	push	r10
    8d96:	bf 92       	push	r11
    8d98:	cf 92       	push	r12
    8d9a:	df 92       	push	r13
    8d9c:	ef 92       	push	r14
    8d9e:	ff 92       	push	r15
    8da0:	0f 93       	push	r16
    8da2:	1f 93       	push	r17
    8da4:	cf 93       	push	r28
    8da6:	df 93       	push	r29
    8da8:	cd b7       	in	r28, 0x3d	; 61
    8daa:	de b7       	in	r29, 0x3e	; 62
    8dac:	c8 57       	subi	r28, 0x78	; 120
    8dae:	d1 09       	sbc	r29, r1
    8db0:	cd bf       	out	0x3d, r28	; 61
    8db2:	de bf       	out	0x3e, r29	; 62
	uint32_t now = tcc1_get_time();
    8db4:	0e 94 10 ff 	call	0x1fe20	; 0x1fe20 <tcc1_get_time>
    8db8:	dc 01       	movw	r26, r24
    8dba:	cb 01       	movw	r24, r22
    8dbc:	89 83       	std	Y+1, r24	; 0x01
    8dbe:	9a 83       	std	Y+2, r25	; 0x02
    8dc0:	ab 83       	std	Y+3, r26	; 0x03
    8dc2:	bc 83       	std	Y+4, r27	; 0x04

	/* Monitoring at the USB serial terminal */
	if (g_usb_cdc_transfers_authorized) {
    8dc4:	80 91 6a 25 	lds	r24, 0x256A	; 0x80256a <g_usb_cdc_transfers_authorized>
    8dc8:	88 23       	and	r24, r24
    8dca:	11 f4       	brne	.+4      	; 0x8dd0 <task_usb+0x4c>
    8dcc:	0c 94 86 4f 	jmp	0x9f0c	; 0x9f0c <task_usb+0x1188>
		static uint32_t s_usb_last = 0UL;

		/* Get command lines from the USB host */
		if (g_usb_cdc_rx_received) {
    8dd0:	80 91 69 25 	lds	r24, 0x2569	; 0x802569 <g_usb_cdc_rx_received>
    8dd4:	88 23       	and	r24, r24
    8dd6:	19 f0       	breq	.+6      	; 0x8dde <task_usb+0x5a>
			g_usb_cdc_rx_received = false;
    8dd8:	10 92 69 25 	sts	0x2569, r1	; 0x802569 <g_usb_cdc_rx_received>
			usb_rx_process();
    8ddc:	6c df       	rcall	.-296    	; 0x8cb6 <usb_rx_process>
		}

		/* Status of the PLL unit */
		if (g_usb_cdc_printStatusLines_1pps && g_1pps_printusb_avail) {
    8dde:	80 91 68 25 	lds	r24, 0x2568	; 0x802568 <g_usb_cdc_printStatusLines_1pps>
    8de2:	88 23       	and	r24, r24
    8de4:	09 f4       	brne	.+2      	; 0x8de8 <task_usb+0x64>
    8de6:	67 c1       	rjmp	.+718    	; 0x90b6 <task_usb+0x332>
    8de8:	80 91 86 24 	lds	r24, 0x2486	; 0x802486 <g_1pps_printusb_avail>
    8dec:	88 23       	and	r24, r24
    8dee:	09 f4       	brne	.+2      	; 0x8df2 <task_usb+0x6e>
			uint16_t l_pll_lo;
			uint64_t l_pll_hi;
			float l_1pps_deviation;
			uint32_t l_xo_mode_pwm;
			{
				irqflags_t flags = cpu_irq_save();
    8df0:	62 c1       	rjmp	.+708    	; 0x90b6 <task_usb+0x332>
    8df2:	41 d8       	rcall	.-3966   	; 0x7e76 <cpu_irq_save>
    8df4:	8d 83       	std	Y+5, r24	; 0x05
				l_pll_lo				= g_1pps_last_lo;
    8df6:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <g_1pps_last_lo>
    8dfa:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <g_1pps_last_lo+0x1>
    8dfe:	8e 83       	std	Y+6, r24	; 0x06
    8e00:	9f 83       	std	Y+7, r25	; 0x07
				l_pll_hi				= g_1pps_last_hi;
    8e02:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <g_1pps_last_hi>
    8e06:	88 87       	std	Y+8, r24	; 0x08
    8e08:	80 91 6b 24 	lds	r24, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
    8e0c:	89 87       	std	Y+9, r24	; 0x09
    8e0e:	80 91 6c 24 	lds	r24, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
    8e12:	8a 87       	std	Y+10, r24	; 0x0a
    8e14:	80 91 6d 24 	lds	r24, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
    8e18:	8b 87       	std	Y+11, r24	; 0x0b
    8e1a:	80 91 6e 24 	lds	r24, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
    8e1e:	8c 87       	std	Y+12, r24	; 0x0c
    8e20:	80 91 6f 24 	lds	r24, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
    8e24:	8d 87       	std	Y+13, r24	; 0x0d
    8e26:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
    8e2a:	8e 87       	std	Y+14, r24	; 0x0e
    8e2c:	80 91 71 24 	lds	r24, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
    8e30:	8f 87       	std	Y+15, r24	; 0x0f
				l_1pps_deviation		= g_1pps_deviation;
    8e32:	80 91 83 24 	lds	r24, 0x2483	; 0x802483 <g_1pps_deviation>
    8e36:	90 91 84 24 	lds	r25, 0x2484	; 0x802484 <g_1pps_deviation+0x1>
    8e3a:	09 2e       	mov	r0, r25
    8e3c:	00 0c       	add	r0, r0
    8e3e:	aa 0b       	sbc	r26, r26
    8e40:	bb 0b       	sbc	r27, r27
    8e42:	bc 01       	movw	r22, r24
    8e44:	cd 01       	movw	r24, r26
    8e46:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    8e4a:	dc 01       	movw	r26, r24
    8e4c:	cb 01       	movw	r24, r22
    8e4e:	88 8b       	std	Y+16, r24	; 0x10
    8e50:	99 8b       	std	Y+17, r25	; 0x11
    8e52:	aa 8b       	std	Y+18, r26	; 0x12
    8e54:	bb 8b       	std	Y+19, r27	; 0x13
				l_xo_mode_pwm			= g_xo_mode_pwm;
    8e56:	80 91 9f 28 	lds	r24, 0x289F	; 0x80289f <g_xo_mode_pwm>
    8e5a:	90 91 a0 28 	lds	r25, 0x28A0	; 0x8028a0 <g_xo_mode_pwm+0x1>
    8e5e:	a0 91 a1 28 	lds	r26, 0x28A1	; 0x8028a1 <g_xo_mode_pwm+0x2>
    8e62:	b0 91 a2 28 	lds	r27, 0x28A2	; 0x8028a2 <g_xo_mode_pwm+0x3>
    8e66:	8c 8b       	std	Y+20, r24	; 0x14
    8e68:	9d 8b       	std	Y+21, r25	; 0x15
    8e6a:	ae 8b       	std	Y+22, r26	; 0x16
				cpu_irq_restore(flags);
    8e6c:	bf 8b       	std	Y+23, r27	; 0x17
    8e6e:	8d 81       	ldd	r24, Y+5	; 0x05
    8e70:	12 d8       	rcall	.-4060   	; 0x7e96 <cpu_irq_restore>

				g_1pps_printusb_avail	= false;
    8e72:	10 92 86 24 	sts	0x2486, r1	; 0x802486 <g_1pps_printusb_avail>
			}

			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1A, (uint32_t)(l_pll_hi / 1000U), (uint32_t) (l_pll_hi % 1000), l_pll_lo);
    8e76:	28 84       	ldd	r2, Y+8	; 0x08
    8e78:	39 84       	ldd	r3, Y+9	; 0x09
    8e7a:	4a 84       	ldd	r4, Y+10	; 0x0a
    8e7c:	5b 84       	ldd	r5, Y+11	; 0x0b
    8e7e:	6c 84       	ldd	r6, Y+12	; 0x0c
    8e80:	7d 84       	ldd	r7, Y+13	; 0x0d
    8e82:	8e 84       	ldd	r8, Y+14	; 0x0e
    8e84:	9f 84       	ldd	r9, Y+15	; 0x0f
    8e86:	0f 2e       	mov	r0, r31
    8e88:	f8 ee       	ldi	r31, 0xE8	; 232
    8e8a:	af 2e       	mov	r10, r31
    8e8c:	f0 2d       	mov	r31, r0
    8e8e:	0f 2e       	mov	r0, r31
    8e90:	f3 e0       	ldi	r31, 0x03	; 3
    8e92:	bf 2e       	mov	r11, r31
    8e94:	f0 2d       	mov	r31, r0
    8e96:	c1 2c       	mov	r12, r1
    8e98:	d1 2c       	mov	r13, r1
    8e9a:	e1 2c       	mov	r14, r1
    8e9c:	f1 2c       	mov	r15, r1
    8e9e:	00 e0       	ldi	r16, 0x00	; 0
    8ea0:	10 e0       	ldi	r17, 0x00	; 0
    8ea2:	22 2d       	mov	r18, r2
    8ea4:	33 2d       	mov	r19, r3
    8ea6:	44 2d       	mov	r20, r4
    8ea8:	55 2d       	mov	r21, r5
    8eaa:	66 2d       	mov	r22, r6
    8eac:	77 2d       	mov	r23, r7
    8eae:	88 2d       	mov	r24, r8
    8eb0:	99 2d       	mov	r25, r9
    8eb2:	0f 94 3d 39 	call	0x2727a	; 0x2727a <__umoddi3>
    8eb6:	a2 2e       	mov	r10, r18
    8eb8:	b3 2e       	mov	r11, r19
    8eba:	c4 2e       	mov	r12, r20
    8ebc:	d5 2e       	mov	r13, r21
    8ebe:	e6 2e       	mov	r14, r22
    8ec0:	f7 2e       	mov	r15, r23
    8ec2:	08 2f       	mov	r16, r24
    8ec4:	19 2f       	mov	r17, r25
    8ec6:	2a 2d       	mov	r18, r10
    8ec8:	3b 2d       	mov	r19, r11
    8eca:	4c 2d       	mov	r20, r12
    8ecc:	5d 2d       	mov	r21, r13
    8ece:	6e 2d       	mov	r22, r14
    8ed0:	7f 2d       	mov	r23, r15
    8ed2:	80 2f       	mov	r24, r16
    8ed4:	91 2f       	mov	r25, r17
    8ed6:	e9 96       	adiw	r28, 0x39	; 57
    8ed8:	2c af       	std	Y+60, r18	; 0x3c
    8eda:	3d af       	std	Y+61, r19	; 0x3d
    8edc:	4e af       	std	Y+62, r20	; 0x3e
    8ede:	5f af       	std	Y+63, r21	; 0x3f
    8ee0:	e9 97       	sbiw	r28, 0x39	; 57
    8ee2:	28 84       	ldd	r2, Y+8	; 0x08
    8ee4:	39 84       	ldd	r3, Y+9	; 0x09
    8ee6:	4a 84       	ldd	r4, Y+10	; 0x0a
    8ee8:	5b 84       	ldd	r5, Y+11	; 0x0b
    8eea:	6c 84       	ldd	r6, Y+12	; 0x0c
    8eec:	7d 84       	ldd	r7, Y+13	; 0x0d
    8eee:	8e 84       	ldd	r8, Y+14	; 0x0e
    8ef0:	9f 84       	ldd	r9, Y+15	; 0x0f
    8ef2:	0f 2e       	mov	r0, r31
    8ef4:	f8 ee       	ldi	r31, 0xE8	; 232
    8ef6:	af 2e       	mov	r10, r31
    8ef8:	f0 2d       	mov	r31, r0
    8efa:	0f 2e       	mov	r0, r31
    8efc:	f3 e0       	ldi	r31, 0x03	; 3
    8efe:	bf 2e       	mov	r11, r31
    8f00:	f0 2d       	mov	r31, r0
    8f02:	c1 2c       	mov	r12, r1
    8f04:	d1 2c       	mov	r13, r1
    8f06:	e1 2c       	mov	r14, r1
    8f08:	f1 2c       	mov	r15, r1
    8f0a:	00 e0       	ldi	r16, 0x00	; 0
    8f0c:	10 e0       	ldi	r17, 0x00	; 0
    8f0e:	22 2d       	mov	r18, r2
    8f10:	33 2d       	mov	r19, r3
    8f12:	44 2d       	mov	r20, r4
    8f14:	55 2d       	mov	r21, r5
    8f16:	66 2d       	mov	r22, r6
    8f18:	77 2d       	mov	r23, r7
    8f1a:	88 2d       	mov	r24, r8
    8f1c:	99 2d       	mov	r25, r9
    8f1e:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    8f22:	a2 2e       	mov	r10, r18
    8f24:	b3 2e       	mov	r11, r19
    8f26:	c4 2e       	mov	r12, r20
    8f28:	d5 2e       	mov	r13, r21
    8f2a:	e6 2e       	mov	r14, r22
    8f2c:	f7 2e       	mov	r15, r23
    8f2e:	08 2f       	mov	r16, r24
    8f30:	19 2f       	mov	r17, r25
    8f32:	2a 2d       	mov	r18, r10
    8f34:	3b 2d       	mov	r19, r11
    8f36:	4c 2d       	mov	r20, r12
    8f38:	5d 2d       	mov	r21, r13
    8f3a:	6e 2d       	mov	r22, r14
    8f3c:	7f 2d       	mov	r23, r15
    8f3e:	80 2f       	mov	r24, r16
    8f40:	91 2f       	mov	r25, r17
    8f42:	da 01       	movw	r26, r20
    8f44:	c9 01       	movw	r24, r18
    8f46:	2f 81       	ldd	r18, Y+7	; 0x07
    8f48:	2f 93       	push	r18
    8f4a:	2e 81       	ldd	r18, Y+6	; 0x06
    8f4c:	2f 93       	push	r18
    8f4e:	e9 96       	adiw	r28, 0x39	; 57
    8f50:	2f ad       	ldd	r18, Y+63	; 0x3f
    8f52:	e9 97       	sbiw	r28, 0x39	; 57
    8f54:	2f 93       	push	r18
    8f56:	e8 96       	adiw	r28, 0x38	; 56
    8f58:	2f ad       	ldd	r18, Y+63	; 0x3f
    8f5a:	e8 97       	sbiw	r28, 0x38	; 56
    8f5c:	2f 93       	push	r18
    8f5e:	e7 96       	adiw	r28, 0x37	; 55
    8f60:	2f ad       	ldd	r18, Y+63	; 0x3f
    8f62:	e7 97       	sbiw	r28, 0x37	; 55
    8f64:	2f 93       	push	r18
    8f66:	e6 96       	adiw	r28, 0x36	; 54
    8f68:	2f ad       	ldd	r18, Y+63	; 0x3f
    8f6a:	e6 97       	sbiw	r28, 0x36	; 54
    8f6c:	2f 93       	push	r18
    8f6e:	2b 2f       	mov	r18, r27
    8f70:	2f 93       	push	r18
    8f72:	2a 2f       	mov	r18, r26
    8f74:	2f 93       	push	r18
    8f76:	29 2f       	mov	r18, r25
    8f78:	2f 93       	push	r18
    8f7a:	8f 93       	push	r24
    8f7c:	88 ec       	ldi	r24, 0xC8	; 200
    8f7e:	99 e0       	ldi	r25, 0x09	; 9
    8f80:	89 2f       	mov	r24, r25
    8f82:	8f 93       	push	r24
    8f84:	88 ec       	ldi	r24, 0xC8	; 200
    8f86:	99 e0       	ldi	r25, 0x09	; 9
    8f88:	8f 93       	push	r24
    8f8a:	1f 92       	push	r1
    8f8c:	80 e8       	ldi	r24, 0x80	; 128
    8f8e:	8f 93       	push	r24
    8f90:	89 eb       	ldi	r24, 0xB9	; 185
    8f92:	9a e2       	ldi	r25, 0x2A	; 42
    8f94:	89 2f       	mov	r24, r25
    8f96:	8f 93       	push	r24
    8f98:	89 eb       	ldi	r24, 0xB9	; 185
    8f9a:	9a e2       	ldi	r25, 0x2A	; 42
    8f9c:	8f 93       	push	r24
    8f9e:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    8fa2:	0d b7       	in	r16, 0x3d	; 61
    8fa4:	1e b7       	in	r17, 0x3e	; 62
    8fa6:	00 5f       	subi	r16, 0xF0	; 240
    8fa8:	1f 4f       	sbci	r17, 0xFF	; 255
    8faa:	cd bf       	out	0x3d, r28	; 61
    8fac:	de bf       	out	0x3e, r29	; 62
    8fae:	88 8f       	std	Y+24, r24	; 0x18
    8fb0:	99 8f       	std	Y+25, r25	; 0x19
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8fb2:	88 8d       	ldd	r24, Y+24	; 0x18
    8fb4:	99 8d       	ldd	r25, Y+25	; 0x19
    8fb6:	81 38       	cpi	r24, 0x81	; 129
    8fb8:	91 05       	cpc	r25, r1
    8fba:	10 f0       	brcs	.+4      	; 0x8fc0 <task_usb+0x23c>
    8fbc:	80 e8       	ldi	r24, 0x80	; 128
    8fbe:	90 e0       	ldi	r25, 0x00	; 0
    8fc0:	40 e0       	ldi	r20, 0x00	; 0
    8fc2:	68 2f       	mov	r22, r24
    8fc4:	89 eb       	ldi	r24, 0xB9	; 185
    8fc6:	9a e2       	ldi	r25, 0x2A	; 42
    8fc8:	c4 d8       	rcall	.-3704   	; 0x8152 <udi_write_tx_buf>

			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1B, l_1pps_deviation);
    8fca:	8b 89       	ldd	r24, Y+19	; 0x13
    8fcc:	8f 93       	push	r24
    8fce:	8a 89       	ldd	r24, Y+18	; 0x12
    8fd0:	8f 93       	push	r24
    8fd2:	89 89       	ldd	r24, Y+17	; 0x11
    8fd4:	8f 93       	push	r24
    8fd6:	88 89       	ldd	r24, Y+16	; 0x10
    8fd8:	8f 93       	push	r24
    8fda:	80 ef       	ldi	r24, 0xF0	; 240
    8fdc:	99 e0       	ldi	r25, 0x09	; 9
    8fde:	89 2f       	mov	r24, r25
    8fe0:	8f 93       	push	r24
    8fe2:	80 ef       	ldi	r24, 0xF0	; 240
    8fe4:	99 e0       	ldi	r25, 0x09	; 9
    8fe6:	8f 93       	push	r24
    8fe8:	1f 92       	push	r1
    8fea:	80 e8       	ldi	r24, 0x80	; 128
    8fec:	8f 93       	push	r24
    8fee:	89 eb       	ldi	r24, 0xB9	; 185
    8ff0:	9a e2       	ldi	r25, 0x2A	; 42
    8ff2:	89 2f       	mov	r24, r25
    8ff4:	8f 93       	push	r24
    8ff6:	89 eb       	ldi	r24, 0xB9	; 185
    8ff8:	9a e2       	ldi	r25, 0x2A	; 42
    8ffa:	8f 93       	push	r24
    8ffc:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    9000:	2d b7       	in	r18, 0x3d	; 61
    9002:	3e b7       	in	r19, 0x3e	; 62
    9004:	26 5f       	subi	r18, 0xF6	; 246
    9006:	3f 4f       	sbci	r19, 0xFF	; 255
    9008:	cd bf       	out	0x3d, r28	; 61
    900a:	de bf       	out	0x3e, r29	; 62
    900c:	88 8f       	std	Y+24, r24	; 0x18
    900e:	99 8f       	std	Y+25, r25	; 0x19
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9010:	88 8d       	ldd	r24, Y+24	; 0x18
    9012:	99 8d       	ldd	r25, Y+25	; 0x19
    9014:	81 38       	cpi	r24, 0x81	; 129
    9016:	91 05       	cpc	r25, r1
    9018:	10 f0       	brcs	.+4      	; 0x901e <task_usb+0x29a>
    901a:	80 e8       	ldi	r24, 0x80	; 128
    901c:	90 e0       	ldi	r25, 0x00	; 0
    901e:	40 e0       	ldi	r20, 0x00	; 0
    9020:	68 2f       	mov	r22, r24
    9022:	89 eb       	ldi	r24, 0xB9	; 185
    9024:	9a e2       	ldi	r25, 0x2A	; 42
    9026:	95 d8       	rcall	.-3798   	; 0x8152 <udi_write_tx_buf>

			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1C, (l_xo_mode_pwm & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT, l_xo_mode_pwm & C_XO_VAL_FRAC_MASK);
    9028:	8c 89       	ldd	r24, Y+20	; 0x14
    902a:	9d 89       	ldd	r25, Y+21	; 0x15
    902c:	ae 89       	ldd	r26, Y+22	; 0x16
    902e:	bf 89       	ldd	r27, Y+23	; 0x17
    9030:	9c 01       	movw	r18, r24
    9032:	ad 01       	movw	r20, r26
    9034:	33 27       	eor	r19, r19
    9036:	44 27       	eor	r20, r20
    9038:	55 27       	eor	r21, r21
    903a:	8c 89       	ldd	r24, Y+20	; 0x14
    903c:	9d 89       	ldd	r25, Y+21	; 0x15
    903e:	ae 89       	ldd	r26, Y+22	; 0x16
    9040:	bf 89       	ldd	r27, Y+23	; 0x17
    9042:	88 27       	eor	r24, r24
    9044:	bb 27       	eor	r27, r27
    9046:	89 2f       	mov	r24, r25
    9048:	9a 2f       	mov	r25, r26
    904a:	ab 2f       	mov	r26, r27
    904c:	bb 27       	eor	r27, r27
    904e:	65 2f       	mov	r22, r21
    9050:	6f 93       	push	r22
    9052:	64 2f       	mov	r22, r20
    9054:	6f 93       	push	r22
    9056:	63 2f       	mov	r22, r19
    9058:	6f 93       	push	r22
    905a:	2f 93       	push	r18
    905c:	2b 2f       	mov	r18, r27
    905e:	2f 93       	push	r18
    9060:	2a 2f       	mov	r18, r26
    9062:	2f 93       	push	r18
    9064:	29 2f       	mov	r18, r25
    9066:	2f 93       	push	r18
    9068:	8f 93       	push	r24
    906a:	87 e0       	ldi	r24, 0x07	; 7
    906c:	9a e0       	ldi	r25, 0x0A	; 10
    906e:	89 2f       	mov	r24, r25
    9070:	8f 93       	push	r24
    9072:	87 e0       	ldi	r24, 0x07	; 7
    9074:	9a e0       	ldi	r25, 0x0A	; 10
    9076:	8f 93       	push	r24
    9078:	1f 92       	push	r1
    907a:	80 e8       	ldi	r24, 0x80	; 128
    907c:	8f 93       	push	r24
    907e:	89 eb       	ldi	r24, 0xB9	; 185
    9080:	9a e2       	ldi	r25, 0x2A	; 42
    9082:	89 2f       	mov	r24, r25
    9084:	8f 93       	push	r24
    9086:	89 eb       	ldi	r24, 0xB9	; 185
    9088:	9a e2       	ldi	r25, 0x2A	; 42
    908a:	8f 93       	push	r24
    908c:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    9090:	ed b7       	in	r30, 0x3d	; 61
    9092:	fe b7       	in	r31, 0x3e	; 62
    9094:	3e 96       	adiw	r30, 0x0e	; 14
    9096:	cd bf       	out	0x3d, r28	; 61
    9098:	de bf       	out	0x3e, r29	; 62
    909a:	88 8f       	std	Y+24, r24	; 0x18
    909c:	99 8f       	std	Y+25, r25	; 0x19
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    909e:	88 8d       	ldd	r24, Y+24	; 0x18
    90a0:	99 8d       	ldd	r25, Y+25	; 0x19
    90a2:	81 38       	cpi	r24, 0x81	; 129
    90a4:	91 05       	cpc	r25, r1
    90a6:	10 f0       	brcs	.+4      	; 0x90ac <task_usb+0x328>
    90a8:	80 e8       	ldi	r24, 0x80	; 128
    90aa:	90 e0       	ldi	r25, 0x00	; 0
    90ac:	40 e0       	ldi	r20, 0x00	; 0
    90ae:	68 2f       	mov	r22, r24
    90b0:	89 eb       	ldi	r24, 0xB9	; 185
    90b2:	9a e2       	ldi	r25, 0x2A	; 42
    90b4:	4e d8       	rcall	.-3940   	; 0x8152 <udi_write_tx_buf>
		}

		/* Status output when requested */
		if (g_usb_cdc_printStatusLines_atxmega) {
    90b6:	80 91 66 25 	lds	r24, 0x2566	; 0x802566 <g_usb_cdc_printStatusLines_atxmega>
    90ba:	88 23       	and	r24, r24
    90bc:	09 f4       	brne	.+2      	; 0x90c0 <task_usb+0x33c>
    90be:	26 c7       	rjmp	.+3660   	; 0x9f0c <task_usb+0x1188>
			if (((now - s_usb_last) >= 512) || (now < s_usb_last)) {
    90c0:	80 91 4f 21 	lds	r24, 0x214F	; 0x80214f <s_usb_last.8239>
    90c4:	90 91 50 21 	lds	r25, 0x2150	; 0x802150 <s_usb_last.8239+0x1>
    90c8:	a0 91 51 21 	lds	r26, 0x2151	; 0x802151 <s_usb_last.8239+0x2>
    90cc:	b0 91 52 21 	lds	r27, 0x2152	; 0x802152 <s_usb_last.8239+0x3>
    90d0:	29 81       	ldd	r18, Y+1	; 0x01
    90d2:	3a 81       	ldd	r19, Y+2	; 0x02
    90d4:	4b 81       	ldd	r20, Y+3	; 0x03
    90d6:	5c 81       	ldd	r21, Y+4	; 0x04
    90d8:	79 01       	movw	r14, r18
    90da:	8a 01       	movw	r16, r20
    90dc:	e8 1a       	sub	r14, r24
    90de:	f9 0a       	sbc	r15, r25
    90e0:	0a 0b       	sbc	r16, r26
    90e2:	1b 0b       	sbc	r17, r27
    90e4:	d8 01       	movw	r26, r16
    90e6:	c7 01       	movw	r24, r14
    90e8:	81 15       	cp	r24, r1
    90ea:	92 40       	sbci	r25, 0x02	; 2
    90ec:	a1 05       	cpc	r26, r1
    90ee:	b1 05       	cpc	r27, r1
    90f0:	90 f4       	brcc	.+36     	; 0x9116 <task_usb+0x392>
    90f2:	80 91 4f 21 	lds	r24, 0x214F	; 0x80214f <s_usb_last.8239>
    90f6:	90 91 50 21 	lds	r25, 0x2150	; 0x802150 <s_usb_last.8239+0x1>
    90fa:	a0 91 51 21 	lds	r26, 0x2151	; 0x802151 <s_usb_last.8239+0x2>
    90fe:	b0 91 52 21 	lds	r27, 0x2152	; 0x802152 <s_usb_last.8239+0x3>
    9102:	29 81       	ldd	r18, Y+1	; 0x01
    9104:	3a 81       	ldd	r19, Y+2	; 0x02
    9106:	4b 81       	ldd	r20, Y+3	; 0x03
    9108:	5c 81       	ldd	r21, Y+4	; 0x04
    910a:	28 17       	cp	r18, r24
    910c:	39 07       	cpc	r19, r25
    910e:	4a 07       	cpc	r20, r26
    9110:	5b 07       	cpc	r21, r27
    9112:	08 f0       	brcs	.+2      	; 0x9116 <task_usb+0x392>
    9114:	fb c6       	rjmp	.+3574   	; 0x9f0c <task_usb+0x1188>
				int32_t	l_twi1_gyro_2_mag_y_nT;
				int32_t	l_twi1_gyro_2_mag_z_nT;

				/* Getting a copy of the values */
				{
					irqflags_t flags			= cpu_irq_save();
    9116:	0e 94 3b 3f 	call	0x7e76	; 0x7e76 <cpu_irq_save>
    911a:	8a 8f       	std	Y+26, r24	; 0x1a
					l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    911c:	80 91 0b 29 	lds	r24, 0x290B	; 0x80290b <g_adc_vctcxo_volt_1000>
    9120:	90 91 0c 29 	lds	r25, 0x290C	; 0x80290c <g_adc_vctcxo_volt_1000+0x1>
    9124:	8b 8f       	std	Y+27, r24	; 0x1b
    9126:	9c 8f       	std	Y+28, r25	; 0x1c
					l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    9128:	80 91 0d 29 	lds	r24, 0x290D	; 0x80290d <g_adc_5v0_volt_1000>
    912c:	90 91 0e 29 	lds	r25, 0x290E	; 0x80290e <g_adc_5v0_volt_1000+0x1>
    9130:	8d 8f       	std	Y+29, r24	; 0x1d
    9132:	9e 8f       	std	Y+30, r25	; 0x1e
					l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    9134:	80 91 0f 29 	lds	r24, 0x290F	; 0x80290f <g_adc_vbat_volt_1000>
    9138:	90 91 10 29 	lds	r25, 0x2910	; 0x802910 <g_adc_vbat_volt_1000+0x1>
    913c:	8f 8f       	std	Y+31, r24	; 0x1f
    913e:	98 a3       	std	Y+32, r25	; 0x20
					l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    9140:	80 91 11 29 	lds	r24, 0x2911	; 0x802911 <g_adc_io_adc4_volt_1000>
    9144:	90 91 12 29 	lds	r25, 0x2912	; 0x802912 <g_adc_io_adc4_volt_1000+0x1>
    9148:	89 a3       	std	Y+33, r24	; 0x21
    914a:	9a a3       	std	Y+34, r25	; 0x22
					l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    914c:	80 91 13 29 	lds	r24, 0x2913	; 0x802913 <g_adc_io_adc5_volt_1000>
    9150:	90 91 14 29 	lds	r25, 0x2914	; 0x802914 <g_adc_io_adc5_volt_1000+0x1>
    9154:	8b a3       	std	Y+35, r24	; 0x23
    9156:	9c a3       	std	Y+36, r25	; 0x24
					l_adc_silence_volt_1000		= g_adc_silence_volt_1000;
    9158:	80 91 15 29 	lds	r24, 0x2915	; 0x802915 <g_adc_silence_volt_1000>
    915c:	90 91 16 29 	lds	r25, 0x2916	; 0x802916 <g_adc_silence_volt_1000+0x1>
    9160:	8d a3       	std	Y+37, r24	; 0x25
    9162:	9e a3       	std	Y+38, r25	; 0x26
					l_adc_temp_deg_100			= g_adc_temp_deg_100;
    9164:	80 91 17 29 	lds	r24, 0x2917	; 0x802917 <g_adc_temp_deg_100>
    9168:	90 91 18 29 	lds	r25, 0x2918	; 0x802918 <g_adc_temp_deg_100+0x1>
    916c:	8f a3       	std	Y+39, r24	; 0x27
    916e:	98 a7       	std	Y+40, r25	; 0x28
					l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    9170:	80 91 88 28 	lds	r24, 0x2888	; 0x802888 <g_twi1_baro_temp_100>
    9174:	90 91 89 28 	lds	r25, 0x2889	; 0x802889 <g_twi1_baro_temp_100+0x1>
    9178:	a0 91 8a 28 	lds	r26, 0x288A	; 0x80288a <g_twi1_baro_temp_100+0x2>
    917c:	b0 91 8b 28 	lds	r27, 0x288B	; 0x80288b <g_twi1_baro_temp_100+0x3>
    9180:	89 a7       	std	Y+41, r24	; 0x29
    9182:	9a a7       	std	Y+42, r25	; 0x2a
    9184:	ab a7       	std	Y+43, r26	; 0x2b
    9186:	bc a7       	std	Y+44, r27	; 0x2c
					l_twi1_baro_p_100			= g_twi1_baro_p_100;
    9188:	80 91 8c 28 	lds	r24, 0x288C	; 0x80288c <g_twi1_baro_p_100>
    918c:	90 91 8d 28 	lds	r25, 0x288D	; 0x80288d <g_twi1_baro_p_100+0x1>
    9190:	a0 91 8e 28 	lds	r26, 0x288E	; 0x80288e <g_twi1_baro_p_100+0x2>
    9194:	b0 91 8f 28 	lds	r27, 0x288F	; 0x80288f <g_twi1_baro_p_100+0x3>
    9198:	8d a7       	std	Y+45, r24	; 0x2d
    919a:	9e a7       	std	Y+46, r25	; 0x2e
    919c:	af a7       	std	Y+47, r26	; 0x2f
    919e:	b8 ab       	std	Y+48, r27	; 0x30
					l_twi1_baro_p_h_100			= g_qnh_p_h_100;
    91a0:	80 91 22 29 	lds	r24, 0x2922	; 0x802922 <g_qnh_p_h_100>
    91a4:	90 91 23 29 	lds	r25, 0x2923	; 0x802923 <g_qnh_p_h_100+0x1>
    91a8:	a0 91 24 29 	lds	r26, 0x2924	; 0x802924 <g_qnh_p_h_100+0x2>
    91ac:	b0 91 25 29 	lds	r27, 0x2925	; 0x802925 <g_qnh_p_h_100+0x3>
    91b0:	89 ab       	std	Y+49, r24	; 0x31
    91b2:	9a ab       	std	Y+50, r25	; 0x32
    91b4:	ab ab       	std	Y+51, r26	; 0x33
    91b6:	bc ab       	std	Y+52, r27	; 0x34
					l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    91b8:	80 91 97 28 	lds	r24, 0x2897	; 0x802897 <g_twi1_hygro_T_100>
    91bc:	90 91 98 28 	lds	r25, 0x2898	; 0x802898 <g_twi1_hygro_T_100+0x1>
    91c0:	8d ab       	std	Y+53, r24	; 0x35
    91c2:	9e ab       	std	Y+54, r25	; 0x36
					l_twi1_hygro_DP_100			= g_twi1_hygro_DP_100;
    91c4:	80 91 9b 28 	lds	r24, 0x289B	; 0x80289b <g_twi1_hygro_DP_100>
    91c8:	90 91 9c 28 	lds	r25, 0x289C	; 0x80289c <g_twi1_hygro_DP_100+0x1>
    91cc:	8f ab       	std	Y+55, r24	; 0x37
    91ce:	98 af       	std	Y+56, r25	; 0x38
					l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    91d0:	80 91 99 28 	lds	r24, 0x2899	; 0x802899 <g_twi1_hygro_RH_100>
    91d4:	90 91 9a 28 	lds	r25, 0x289A	; 0x80289a <g_twi1_hygro_RH_100+0x1>
    91d8:	89 af       	std	Y+57, r24	; 0x39
    91da:	9a af       	std	Y+58, r25	; 0x3a
					l_env_temp_deg_100			= g_env_temp_deg_100;
    91dc:	80 91 1b 29 	lds	r24, 0x291B	; 0x80291b <g_env_temp_deg_100>
    91e0:	90 91 1c 29 	lds	r25, 0x291C	; 0x80291c <g_env_temp_deg_100+0x1>
    91e4:	8b af       	std	Y+59, r24	; 0x3b
    91e6:	9c af       	std	Y+60, r25	; 0x3c
					l_env_hygro_RH_100			= g_env_hygro_RH_100;
    91e8:	80 91 1d 29 	lds	r24, 0x291D	; 0x80291d <g_env_hygro_RH_100>
    91ec:	90 91 1e 29 	lds	r25, 0x291E	; 0x80291e <g_env_hygro_RH_100+0x1>
    91f0:	8d af       	std	Y+61, r24	; 0x3d
    91f2:	9e af       	std	Y+62, r25	; 0x3e
					l_twi1_gyro_1_accel_x		= g_twi1_gyro_1_accel_x;
    91f4:	20 91 19 28 	lds	r18, 0x2819	; 0x802819 <g_twi1_gyro_1_accel_x>
    91f8:	30 91 1a 28 	lds	r19, 0x281A	; 0x80281a <g_twi1_gyro_1_accel_x+0x1>
    91fc:	ce 01       	movw	r24, r28
    91fe:	cf 96       	adiw	r24, 0x3f	; 63
    9200:	fc 01       	movw	r30, r24
    9202:	20 83       	st	Z, r18
    9204:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_accel_y		= g_twi1_gyro_1_accel_y;
    9206:	ce 01       	movw	r24, r28
    9208:	8f 5b       	subi	r24, 0xBF	; 191
    920a:	9f 4f       	sbci	r25, 0xFF	; 255
    920c:	20 91 1b 28 	lds	r18, 0x281B	; 0x80281b <g_twi1_gyro_1_accel_y>
    9210:	30 91 1c 28 	lds	r19, 0x281C	; 0x80281c <g_twi1_gyro_1_accel_y+0x1>
    9214:	fc 01       	movw	r30, r24
    9216:	20 83       	st	Z, r18
    9218:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_accel_z		= g_twi1_gyro_1_accel_z;
    921a:	ce 01       	movw	r24, r28
    921c:	8d 5b       	subi	r24, 0xBD	; 189
    921e:	9f 4f       	sbci	r25, 0xFF	; 255
    9220:	20 91 1d 28 	lds	r18, 0x281D	; 0x80281d <g_twi1_gyro_1_accel_z>
    9224:	30 91 1e 28 	lds	r19, 0x281E	; 0x80281e <g_twi1_gyro_1_accel_z+0x1>
    9228:	fc 01       	movw	r30, r24
    922a:	20 83       	st	Z, r18
    922c:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    922e:	ce 01       	movw	r24, r28
    9230:	8b 5b       	subi	r24, 0xBB	; 187
    9232:	9f 4f       	sbci	r25, 0xFF	; 255
    9234:	20 91 2b 28 	lds	r18, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
    9238:	30 91 2c 28 	lds	r19, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
    923c:	fc 01       	movw	r30, r24
    923e:	20 83       	st	Z, r18
    9240:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    9242:	ce 01       	movw	r24, r28
    9244:	89 5b       	subi	r24, 0xB9	; 185
    9246:	9f 4f       	sbci	r25, 0xFF	; 255
    9248:	20 91 2d 28 	lds	r18, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
    924c:	30 91 2e 28 	lds	r19, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
    9250:	fc 01       	movw	r30, r24
    9252:	20 83       	st	Z, r18
    9254:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    9256:	ce 01       	movw	r24, r28
    9258:	87 5b       	subi	r24, 0xB7	; 183
    925a:	9f 4f       	sbci	r25, 0xFF	; 255
    925c:	20 91 2f 28 	lds	r18, 0x282F	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
    9260:	30 91 30 28 	lds	r19, 0x2830	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
    9264:	fc 01       	movw	r30, r24
    9266:	20 83       	st	Z, r18
    9268:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_x		= g_twi1_gyro_1_gyro_x;
    926a:	ce 01       	movw	r24, r28
    926c:	85 5b       	subi	r24, 0xB5	; 181
    926e:	9f 4f       	sbci	r25, 0xFF	; 255
    9270:	20 91 31 28 	lds	r18, 0x2831	; 0x802831 <g_twi1_gyro_1_gyro_x>
    9274:	30 91 32 28 	lds	r19, 0x2832	; 0x802832 <g_twi1_gyro_1_gyro_x+0x1>
    9278:	fc 01       	movw	r30, r24
    927a:	20 83       	st	Z, r18
    927c:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_y		= g_twi1_gyro_1_gyro_y;
    927e:	ce 01       	movw	r24, r28
    9280:	83 5b       	subi	r24, 0xB3	; 179
    9282:	9f 4f       	sbci	r25, 0xFF	; 255
    9284:	20 91 33 28 	lds	r18, 0x2833	; 0x802833 <g_twi1_gyro_1_gyro_y>
    9288:	30 91 34 28 	lds	r19, 0x2834	; 0x802834 <g_twi1_gyro_1_gyro_y+0x1>
    928c:	fc 01       	movw	r30, r24
    928e:	20 83       	st	Z, r18
    9290:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_z		= g_twi1_gyro_1_gyro_z;
    9292:	ce 01       	movw	r24, r28
    9294:	81 5b       	subi	r24, 0xB1	; 177
    9296:	9f 4f       	sbci	r25, 0xFF	; 255
    9298:	20 91 35 28 	lds	r18, 0x2835	; 0x802835 <g_twi1_gyro_1_gyro_z>
    929c:	30 91 36 28 	lds	r19, 0x2836	; 0x802836 <g_twi1_gyro_1_gyro_z+0x1>
    92a0:	fc 01       	movw	r30, r24
    92a2:	20 83       	st	Z, r18
    92a4:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    92a6:	9e 01       	movw	r18, r28
    92a8:	2f 5a       	subi	r18, 0xAF	; 175
    92aa:	3f 4f       	sbci	r19, 0xFF	; 255
    92ac:	80 91 3d 28 	lds	r24, 0x283D	; 0x80283d <g_twi1_gyro_1_gyro_x_mdps>
    92b0:	90 91 3e 28 	lds	r25, 0x283E	; 0x80283e <g_twi1_gyro_1_gyro_x_mdps+0x1>
    92b4:	a0 91 3f 28 	lds	r26, 0x283F	; 0x80283f <g_twi1_gyro_1_gyro_x_mdps+0x2>
    92b8:	b0 91 40 28 	lds	r27, 0x2840	; 0x802840 <g_twi1_gyro_1_gyro_x_mdps+0x3>
    92bc:	f9 01       	movw	r30, r18
    92be:	80 83       	st	Z, r24
    92c0:	91 83       	std	Z+1, r25	; 0x01
    92c2:	a2 83       	std	Z+2, r26	; 0x02
    92c4:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    92c6:	9e 01       	movw	r18, r28
    92c8:	2b 5a       	subi	r18, 0xAB	; 171
    92ca:	3f 4f       	sbci	r19, 0xFF	; 255
    92cc:	80 91 41 28 	lds	r24, 0x2841	; 0x802841 <g_twi1_gyro_1_gyro_y_mdps>
    92d0:	90 91 42 28 	lds	r25, 0x2842	; 0x802842 <g_twi1_gyro_1_gyro_y_mdps+0x1>
    92d4:	a0 91 43 28 	lds	r26, 0x2843	; 0x802843 <g_twi1_gyro_1_gyro_y_mdps+0x2>
    92d8:	b0 91 44 28 	lds	r27, 0x2844	; 0x802844 <g_twi1_gyro_1_gyro_y_mdps+0x3>
    92dc:	f9 01       	movw	r30, r18
    92de:	80 83       	st	Z, r24
    92e0:	91 83       	std	Z+1, r25	; 0x01
    92e2:	a2 83       	std	Z+2, r26	; 0x02
    92e4:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    92e6:	9e 01       	movw	r18, r28
    92e8:	27 5a       	subi	r18, 0xA7	; 167
    92ea:	3f 4f       	sbci	r19, 0xFF	; 255
    92ec:	80 91 45 28 	lds	r24, 0x2845	; 0x802845 <g_twi1_gyro_1_gyro_z_mdps>
    92f0:	90 91 46 28 	lds	r25, 0x2846	; 0x802846 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    92f4:	a0 91 47 28 	lds	r26, 0x2847	; 0x802847 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    92f8:	b0 91 48 28 	lds	r27, 0x2848	; 0x802848 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    92fc:	f9 01       	movw	r30, r18
    92fe:	80 83       	st	Z, r24
    9300:	91 83       	std	Z+1, r25	; 0x01
    9302:	a2 83       	std	Z+2, r26	; 0x02
    9304:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_1_temp			= g_twi1_gyro_1_temp;
    9306:	ce 01       	movw	r24, r28
    9308:	83 5a       	subi	r24, 0xA3	; 163
    930a:	9f 4f       	sbci	r25, 0xFF	; 255
    930c:	20 91 11 28 	lds	r18, 0x2811	; 0x802811 <g_twi1_gyro_1_temp>
    9310:	30 91 12 28 	lds	r19, 0x2812	; 0x802812 <g_twi1_gyro_1_temp+0x1>
    9314:	fc 01       	movw	r30, r24
    9316:	20 83       	st	Z, r18
    9318:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_1_temp_deg_100	= g_twi1_gyro_1_temp_deg_100;
    931a:	ce 01       	movw	r24, r28
    931c:	81 5a       	subi	r24, 0xA1	; 161
    931e:	9f 4f       	sbci	r25, 0xFF	; 255
    9320:	20 91 17 28 	lds	r18, 0x2817	; 0x802817 <g_twi1_gyro_1_temp_deg_100>
    9324:	30 91 18 28 	lds	r19, 0x2818	; 0x802818 <g_twi1_gyro_1_temp_deg_100+0x1>
    9328:	fc 01       	movw	r30, r24
    932a:	20 83       	st	Z, r18
    932c:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_x			= g_twi1_gyro_2_mag_x;
    932e:	ce 01       	movw	r24, r28
    9330:	8f 59       	subi	r24, 0x9F	; 159
    9332:	9f 4f       	sbci	r25, 0xFF	; 255
    9334:	20 91 55 28 	lds	r18, 0x2855	; 0x802855 <g_twi1_gyro_2_mag_x>
    9338:	30 91 56 28 	lds	r19, 0x2856	; 0x802856 <g_twi1_gyro_2_mag_x+0x1>
    933c:	fc 01       	movw	r30, r24
    933e:	20 83       	st	Z, r18
    9340:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_y			= g_twi1_gyro_2_mag_y;
    9342:	ce 01       	movw	r24, r28
    9344:	8d 59       	subi	r24, 0x9D	; 157
    9346:	9f 4f       	sbci	r25, 0xFF	; 255
    9348:	20 91 57 28 	lds	r18, 0x2857	; 0x802857 <g_twi1_gyro_2_mag_y>
    934c:	30 91 58 28 	lds	r19, 0x2858	; 0x802858 <g_twi1_gyro_2_mag_y+0x1>
    9350:	fc 01       	movw	r30, r24
    9352:	20 83       	st	Z, r18
    9354:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_z			= g_twi1_gyro_2_mag_z;
    9356:	ce 01       	movw	r24, r28
    9358:	8b 59       	subi	r24, 0x9B	; 155
    935a:	9f 4f       	sbci	r25, 0xFF	; 255
    935c:	20 91 59 28 	lds	r18, 0x2859	; 0x802859 <g_twi1_gyro_2_mag_z>
    9360:	30 91 5a 28 	lds	r19, 0x285A	; 0x80285a <g_twi1_gyro_2_mag_z+0x1>
    9364:	fc 01       	movw	r30, r24
    9366:	20 83       	st	Z, r18
    9368:	31 83       	std	Z+1, r19	; 0x01
					l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    936a:	9e 01       	movw	r18, r28
    936c:	29 59       	subi	r18, 0x99	; 153
    936e:	3f 4f       	sbci	r19, 0xFF	; 255
    9370:	80 91 61 28 	lds	r24, 0x2861	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
    9374:	90 91 62 28 	lds	r25, 0x2862	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
    9378:	a0 91 63 28 	lds	r26, 0x2863	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
    937c:	b0 91 64 28 	lds	r27, 0x2864	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
    9380:	f9 01       	movw	r30, r18
    9382:	80 83       	st	Z, r24
    9384:	91 83       	std	Z+1, r25	; 0x01
    9386:	a2 83       	std	Z+2, r26	; 0x02
    9388:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    938a:	9e 01       	movw	r18, r28
    938c:	25 59       	subi	r18, 0x95	; 149
    938e:	3f 4f       	sbci	r19, 0xFF	; 255
    9390:	80 91 65 28 	lds	r24, 0x2865	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
    9394:	90 91 66 28 	lds	r25, 0x2866	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
    9398:	a0 91 67 28 	lds	r26, 0x2867	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
    939c:	b0 91 68 28 	lds	r27, 0x2868	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
    93a0:	f9 01       	movw	r30, r18
    93a2:	80 83       	st	Z, r24
    93a4:	91 83       	std	Z+1, r25	; 0x01
    93a6:	a2 83       	std	Z+2, r26	; 0x02
    93a8:	b3 83       	std	Z+3, r27	; 0x03
					l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    93aa:	9e 01       	movw	r18, r28
    93ac:	21 59       	subi	r18, 0x91	; 145
    93ae:	3f 4f       	sbci	r19, 0xFF	; 255
    93b0:	80 91 69 28 	lds	r24, 0x2869	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
    93b4:	90 91 6a 28 	lds	r25, 0x286A	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
    93b8:	a0 91 6b 28 	lds	r26, 0x286B	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
    93bc:	b0 91 6c 28 	lds	r27, 0x286C	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
    93c0:	f9 01       	movw	r30, r18
    93c2:	80 83       	st	Z, r24
    93c4:	91 83       	std	Z+1, r25	; 0x01
    93c6:	a2 83       	std	Z+2, r26	; 0x02
    93c8:	b3 83       	std	Z+3, r27	; 0x03
					cpu_irq_restore(flags);
    93ca:	8a 8d       	ldd	r24, Y+26	; 0x1a
    93cc:	0e 94 4b 3f 	call	0x7e96	; 0x7e96 <cpu_irq_restore>
				}

				int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1A,
    93d0:	89 81       	ldd	r24, Y+1	; 0x01
    93d2:	9a 81       	ldd	r25, Y+2	; 0x02
    93d4:	ab 81       	ldd	r26, Y+3	; 0x03
    93d6:	bc 81       	ldd	r27, Y+4	; 0x04
    93d8:	07 2e       	mov	r0, r23
    93da:	7a e0       	ldi	r23, 0x0A	; 10
    93dc:	b6 95       	lsr	r27
    93de:	a7 95       	ror	r26
    93e0:	97 95       	ror	r25
    93e2:	87 95       	ror	r24
    93e4:	7a 95       	dec	r23
    93e6:	d1 f7       	brne	.-12     	; 0x93dc <task_usb+0x658>
    93e8:	70 2d       	mov	r23, r0
    93ea:	8e 01       	movw	r16, r28
    93ec:	0d 58       	subi	r16, 0x8D	; 141
    93ee:	1f 4f       	sbci	r17, 0xFF	; 255
    93f0:	28 a1       	ldd	r18, Y+32	; 0x20
    93f2:	2f 93       	push	r18
    93f4:	2f 8d       	ldd	r18, Y+31	; 0x1f
    93f6:	2f 93       	push	r18
    93f8:	2e 8d       	ldd	r18, Y+30	; 0x1e
    93fa:	2f 93       	push	r18
    93fc:	2d 8d       	ldd	r18, Y+29	; 0x1d
    93fe:	2f 93       	push	r18
    9400:	2c 8d       	ldd	r18, Y+28	; 0x1c
    9402:	2f 93       	push	r18
    9404:	2b 8d       	ldd	r18, Y+27	; 0x1b
    9406:	2f 93       	push	r18
    9408:	2b 2f       	mov	r18, r27
    940a:	2f 93       	push	r18
    940c:	2a 2f       	mov	r18, r26
    940e:	2f 93       	push	r18
    9410:	29 2f       	mov	r18, r25
    9412:	2f 93       	push	r18
    9414:	8f 93       	push	r24
    9416:	8a eb       	ldi	r24, 0xBA	; 186
    9418:	97 e0       	ldi	r25, 0x07	; 7
    941a:	89 2f       	mov	r24, r25
    941c:	8f 93       	push	r24
    941e:	8a eb       	ldi	r24, 0xBA	; 186
    9420:	97 e0       	ldi	r25, 0x07	; 7
    9422:	8f 93       	push	r24
    9424:	1f 92       	push	r1
    9426:	80 e8       	ldi	r24, 0x80	; 128
    9428:	8f 93       	push	r24
    942a:	89 eb       	ldi	r24, 0xB9	; 185
    942c:	9a e2       	ldi	r25, 0x2A	; 42
    942e:	89 2f       	mov	r24, r25
    9430:	8f 93       	push	r24
    9432:	89 eb       	ldi	r24, 0xB9	; 185
    9434:	9a e2       	ldi	r25, 0x2A	; 42
    9436:	8f 93       	push	r24
    9438:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    943c:	2d b7       	in	r18, 0x3d	; 61
    943e:	3e b7       	in	r19, 0x3e	; 62
    9440:	20 5f       	subi	r18, 0xF0	; 240
    9442:	3f 4f       	sbci	r19, 0xFF	; 255
    9444:	cd bf       	out	0x3d, r28	; 61
    9446:	de bf       	out	0x3e, r29	; 62
    9448:	f8 01       	movw	r30, r16
    944a:	80 83       	st	Z, r24
    944c:	91 83       	std	Z+1, r25	; 0x01
				now >> 10,
				l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    944e:	ce 01       	movw	r24, r28
    9450:	8d 58       	subi	r24, 0x8D	; 141
    9452:	9f 4f       	sbci	r25, 0xFF	; 255
    9454:	fc 01       	movw	r30, r24
    9456:	80 81       	ld	r24, Z
    9458:	91 81       	ldd	r25, Z+1	; 0x01
    945a:	81 38       	cpi	r24, 0x81	; 129
    945c:	91 05       	cpc	r25, r1
    945e:	10 f0       	brcs	.+4      	; 0x9464 <task_usb+0x6e0>
    9460:	80 e8       	ldi	r24, 0x80	; 128
    9462:	90 e0       	ldi	r25, 0x00	; 0
    9464:	40 e0       	ldi	r20, 0x00	; 0
    9466:	68 2f       	mov	r22, r24
    9468:	89 eb       	ldi	r24, 0xB9	; 185
    946a:	9a e2       	ldi	r25, 0x2A	; 42
    946c:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1B,
    9470:	8e 01       	movw	r16, r28
    9472:	0d 58       	subi	r16, 0x8D	; 141
    9474:	1f 4f       	sbci	r17, 0xFF	; 255
    9476:	8e a1       	ldd	r24, Y+38	; 0x26
    9478:	8f 93       	push	r24
    947a:	8d a1       	ldd	r24, Y+37	; 0x25
    947c:	8f 93       	push	r24
    947e:	8c a1       	ldd	r24, Y+36	; 0x24
    9480:	8f 93       	push	r24
    9482:	8b a1       	ldd	r24, Y+35	; 0x23
    9484:	8f 93       	push	r24
    9486:	8a a1       	ldd	r24, Y+34	; 0x22
    9488:	8f 93       	push	r24
    948a:	89 a1       	ldd	r24, Y+33	; 0x21
    948c:	8f 93       	push	r24
    948e:	8f ee       	ldi	r24, 0xEF	; 239
    9490:	97 e0       	ldi	r25, 0x07	; 7
    9492:	89 2f       	mov	r24, r25
    9494:	8f 93       	push	r24
    9496:	8f ee       	ldi	r24, 0xEF	; 239
    9498:	97 e0       	ldi	r25, 0x07	; 7
    949a:	8f 93       	push	r24
    949c:	1f 92       	push	r1
    949e:	80 e8       	ldi	r24, 0x80	; 128
    94a0:	8f 93       	push	r24
    94a2:	89 eb       	ldi	r24, 0xB9	; 185
    94a4:	9a e2       	ldi	r25, 0x2A	; 42
    94a6:	89 2f       	mov	r24, r25
    94a8:	8f 93       	push	r24
    94aa:	89 eb       	ldi	r24, 0xB9	; 185
    94ac:	9a e2       	ldi	r25, 0x2A	; 42
    94ae:	8f 93       	push	r24
    94b0:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    94b4:	2d b7       	in	r18, 0x3d	; 61
    94b6:	3e b7       	in	r19, 0x3e	; 62
    94b8:	24 5f       	subi	r18, 0xF4	; 244
    94ba:	3f 4f       	sbci	r19, 0xFF	; 255
    94bc:	cd bf       	out	0x3d, r28	; 61
    94be:	de bf       	out	0x3e, r29	; 62
    94c0:	f8 01       	movw	r30, r16
    94c2:	80 83       	st	Z, r24
    94c4:	91 83       	std	Z+1, r25	; 0x01
				l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    94c6:	ce 01       	movw	r24, r28
    94c8:	8d 58       	subi	r24, 0x8D	; 141
    94ca:	9f 4f       	sbci	r25, 0xFF	; 255
    94cc:	fc 01       	movw	r30, r24
    94ce:	80 81       	ld	r24, Z
    94d0:	91 81       	ldd	r25, Z+1	; 0x01
    94d2:	81 38       	cpi	r24, 0x81	; 129
    94d4:	91 05       	cpc	r25, r1
    94d6:	10 f0       	brcs	.+4      	; 0x94dc <task_usb+0x758>
    94d8:	80 e8       	ldi	r24, 0x80	; 128
    94da:	90 e0       	ldi	r25, 0x00	; 0
    94dc:	40 e0       	ldi	r20, 0x00	; 0
    94de:	68 2f       	mov	r22, r24
    94e0:	89 eb       	ldi	r24, 0xB9	; 185
    94e2:	9a e2       	ldi	r25, 0x2A	; 42
    94e4:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
    94e8:	8f a1       	ldd	r24, Y+39	; 0x27
    94ea:	98 a5       	ldd	r25, Y+40	; 0x28
    94ec:	09 2e       	mov	r0, r25
    94ee:	00 0c       	add	r0, r0
    94f0:	aa 0b       	sbc	r26, r26
    94f2:	bb 0b       	sbc	r27, r27
    94f4:	bc 01       	movw	r22, r24
    94f6:	cd 01       	movw	r24, r26
    94f8:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    94fc:	dc 01       	movw	r26, r24
    94fe:	cb 01       	movw	r24, r22
				l_adc_temp_deg_100 / 100.f);
    9500:	20 e0       	ldi	r18, 0x00	; 0
    9502:	30 e0       	ldi	r19, 0x00	; 0
    9504:	48 ec       	ldi	r20, 0xC8	; 200
    9506:	52 e4       	ldi	r21, 0x42	; 66
    9508:	bc 01       	movw	r22, r24
    950a:	cd 01       	movw	r24, r26
    950c:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9510:	dc 01       	movw	r26, r24
    9512:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1B,
				l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
    9514:	8e 01       	movw	r16, r28
    9516:	0d 58       	subi	r16, 0x8D	; 141
    9518:	1f 4f       	sbci	r17, 0xFF	; 255
    951a:	2b 2f       	mov	r18, r27
    951c:	2f 93       	push	r18
    951e:	2a 2f       	mov	r18, r26
    9520:	2f 93       	push	r18
    9522:	29 2f       	mov	r18, r25
    9524:	2f 93       	push	r18
    9526:	8f 93       	push	r24
    9528:	89 e1       	ldi	r24, 0x19	; 25
    952a:	98 e0       	ldi	r25, 0x08	; 8
    952c:	89 2f       	mov	r24, r25
    952e:	8f 93       	push	r24
    9530:	89 e1       	ldi	r24, 0x19	; 25
    9532:	98 e0       	ldi	r25, 0x08	; 8
    9534:	8f 93       	push	r24
    9536:	1f 92       	push	r1
    9538:	80 e8       	ldi	r24, 0x80	; 128
    953a:	8f 93       	push	r24
    953c:	89 eb       	ldi	r24, 0xB9	; 185
    953e:	9a e2       	ldi	r25, 0x2A	; 42
    9540:	89 2f       	mov	r24, r25
    9542:	8f 93       	push	r24
    9544:	89 eb       	ldi	r24, 0xB9	; 185
    9546:	9a e2       	ldi	r25, 0x2A	; 42
    9548:	8f 93       	push	r24
    954a:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    954e:	2d b7       	in	r18, 0x3d	; 61
    9550:	3e b7       	in	r19, 0x3e	; 62
    9552:	26 5f       	subi	r18, 0xF6	; 246
    9554:	3f 4f       	sbci	r19, 0xFF	; 255
    9556:	cd bf       	out	0x3d, r28	; 61
    9558:	de bf       	out	0x3e, r29	; 62
    955a:	f8 01       	movw	r30, r16
    955c:	80 83       	st	Z, r24
    955e:	91 83       	std	Z+1, r25	; 0x01
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9560:	ce 01       	movw	r24, r28
    9562:	8d 58       	subi	r24, 0x8D	; 141
    9564:	9f 4f       	sbci	r25, 0xFF	; 255
    9566:	fc 01       	movw	r30, r24
    9568:	80 81       	ld	r24, Z
    956a:	91 81       	ldd	r25, Z+1	; 0x01
    956c:	81 38       	cpi	r24, 0x81	; 129
    956e:	91 05       	cpc	r25, r1
    9570:	10 f0       	brcs	.+4      	; 0x9576 <task_usb+0x7f2>
    9572:	80 e8       	ldi	r24, 0x80	; 128
    9574:	90 e0       	ldi	r25, 0x00	; 0
    9576:	40 e0       	ldi	r20, 0x00	; 0
    9578:	68 2f       	mov	r22, r24
    957a:	89 eb       	ldi	r24, 0xB9	; 185
    957c:	9a e2       	ldi	r25, 0x2A	; 42
    957e:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    9582:	6d a5       	ldd	r22, Y+45	; 0x2d
    9584:	7e a5       	ldd	r23, Y+46	; 0x2e
    9586:	8f a5       	ldd	r24, Y+47	; 0x2f
    9588:	98 a9       	ldd	r25, Y+48	; 0x30
    958a:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    958e:	dc 01       	movw	r26, r24
    9590:	cb 01       	movw	r24, r22
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
    9592:	20 e0       	ldi	r18, 0x00	; 0
    9594:	30 e0       	ldi	r19, 0x00	; 0
    9596:	48 ec       	ldi	r20, 0xC8	; 200
    9598:	52 e4       	ldi	r21, 0x42	; 66
    959a:	bc 01       	movw	r22, r24
    959c:	cd 01       	movw	r24, r26
    959e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    95a2:	dc 01       	movw	r26, r24
    95a4:	cb 01       	movw	r24, r22
    95a6:	6c 01       	movw	r12, r24
    95a8:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    95aa:	69 a5       	ldd	r22, Y+41	; 0x29
    95ac:	7a a5       	ldd	r23, Y+42	; 0x2a
    95ae:	8b a5       	ldd	r24, Y+43	; 0x2b
    95b0:	9c a5       	ldd	r25, Y+44	; 0x2c
    95b2:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    95b6:	dc 01       	movw	r26, r24
    95b8:	cb 01       	movw	r24, r22
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
    95ba:	20 e0       	ldi	r18, 0x00	; 0
    95bc:	30 e0       	ldi	r19, 0x00	; 0
    95be:	48 ec       	ldi	r20, 0xC8	; 200
    95c0:	52 e4       	ldi	r21, 0x42	; 66
    95c2:	bc 01       	movw	r22, r24
    95c4:	cd 01       	movw	r24, r26
    95c6:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    95ca:	dc 01       	movw	r26, r24
    95cc:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    95ce:	8e 01       	movw	r16, r28
    95d0:	0d 58       	subi	r16, 0x8D	; 141
    95d2:	1f 4f       	sbci	r17, 0xFF	; 255
    95d4:	2f 2d       	mov	r18, r15
    95d6:	2f 93       	push	r18
    95d8:	2e 2d       	mov	r18, r14
    95da:	2f 93       	push	r18
    95dc:	2d 2d       	mov	r18, r13
    95de:	2f 93       	push	r18
    95e0:	2c 2d       	mov	r18, r12
    95e2:	2f 93       	push	r18
    95e4:	2b 2f       	mov	r18, r27
    95e6:	2f 93       	push	r18
    95e8:	2a 2f       	mov	r18, r26
    95ea:	2f 93       	push	r18
    95ec:	29 2f       	mov	r18, r25
    95ee:	2f 93       	push	r18
    95f0:	8f 93       	push	r24
    95f2:	8d e2       	ldi	r24, 0x2D	; 45
    95f4:	98 e0       	ldi	r25, 0x08	; 8
    95f6:	89 2f       	mov	r24, r25
    95f8:	8f 93       	push	r24
    95fa:	8d e2       	ldi	r24, 0x2D	; 45
    95fc:	98 e0       	ldi	r25, 0x08	; 8
    95fe:	8f 93       	push	r24
    9600:	1f 92       	push	r1
    9602:	80 e8       	ldi	r24, 0x80	; 128
    9604:	8f 93       	push	r24
    9606:	89 eb       	ldi	r24, 0xB9	; 185
    9608:	9a e2       	ldi	r25, 0x2A	; 42
    960a:	89 2f       	mov	r24, r25
    960c:	8f 93       	push	r24
    960e:	89 eb       	ldi	r24, 0xB9	; 185
    9610:	9a e2       	ldi	r25, 0x2A	; 42
    9612:	8f 93       	push	r24
    9614:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    9618:	2d b7       	in	r18, 0x3d	; 61
    961a:	3e b7       	in	r19, 0x3e	; 62
    961c:	22 5f       	subi	r18, 0xF2	; 242
    961e:	3f 4f       	sbci	r19, 0xFF	; 255
    9620:	cd bf       	out	0x3d, r28	; 61
    9622:	de bf       	out	0x3e, r29	; 62
    9624:	f8 01       	movw	r30, r16
    9626:	80 83       	st	Z, r24
    9628:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    962a:	ce 01       	movw	r24, r28
    962c:	8d 58       	subi	r24, 0x8D	; 141
    962e:	9f 4f       	sbci	r25, 0xFF	; 255
    9630:	fc 01       	movw	r30, r24
    9632:	80 81       	ld	r24, Z
    9634:	91 81       	ldd	r25, Z+1	; 0x01
    9636:	81 38       	cpi	r24, 0x81	; 129
    9638:	91 05       	cpc	r25, r1
    963a:	10 f0       	brcs	.+4      	; 0x9640 <task_usb+0x8bc>
    963c:	80 e8       	ldi	r24, 0x80	; 128
    963e:	90 e0       	ldi	r25, 0x00	; 0
    9640:	40 e0       	ldi	r20, 0x00	; 0
    9642:	68 2f       	mov	r22, r24
    9644:	89 eb       	ldi	r24, 0xB9	; 185
    9646:	9a e2       	ldi	r25, 0x2A	; 42
    9648:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
    964c:	69 a9       	ldd	r22, Y+49	; 0x31
    964e:	7a a9       	ldd	r23, Y+50	; 0x32
    9650:	8b a9       	ldd	r24, Y+51	; 0x33
    9652:	9c a9       	ldd	r25, Y+52	; 0x34
    9654:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9658:	dc 01       	movw	r26, r24
    965a:	cb 01       	movw	r24, r22
				l_twi1_baro_p_h_100 / 100.f);
    965c:	20 e0       	ldi	r18, 0x00	; 0
    965e:	30 e0       	ldi	r19, 0x00	; 0
    9660:	48 ec       	ldi	r20, 0xC8	; 200
    9662:	52 e4       	ldi	r21, 0x42	; 66
    9664:	bc 01       	movw	r22, r24
    9666:	cd 01       	movw	r24, r26
    9668:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    966c:	dc 01       	movw	r26, r24
    966e:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
    9670:	8e 01       	movw	r16, r28
    9672:	0d 58       	subi	r16, 0x8D	; 141
    9674:	1f 4f       	sbci	r17, 0xFF	; 255
    9676:	2b 2f       	mov	r18, r27
    9678:	2f 93       	push	r18
    967a:	2a 2f       	mov	r18, r26
    967c:	2f 93       	push	r18
    967e:	29 2f       	mov	r18, r25
    9680:	2f 93       	push	r18
    9682:	8f 93       	push	r24
    9684:	83 e5       	ldi	r24, 0x53	; 83
    9686:	98 e0       	ldi	r25, 0x08	; 8
    9688:	89 2f       	mov	r24, r25
    968a:	8f 93       	push	r24
    968c:	83 e5       	ldi	r24, 0x53	; 83
    968e:	98 e0       	ldi	r25, 0x08	; 8
    9690:	8f 93       	push	r24
    9692:	1f 92       	push	r1
    9694:	80 e8       	ldi	r24, 0x80	; 128
    9696:	8f 93       	push	r24
    9698:	89 eb       	ldi	r24, 0xB9	; 185
    969a:	9a e2       	ldi	r25, 0x2A	; 42
    969c:	89 2f       	mov	r24, r25
    969e:	8f 93       	push	r24
    96a0:	89 eb       	ldi	r24, 0xB9	; 185
    96a2:	9a e2       	ldi	r25, 0x2A	; 42
    96a4:	8f 93       	push	r24
    96a6:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    96aa:	2d b7       	in	r18, 0x3d	; 61
    96ac:	3e b7       	in	r19, 0x3e	; 62
    96ae:	26 5f       	subi	r18, 0xF6	; 246
    96b0:	3f 4f       	sbci	r19, 0xFF	; 255
    96b2:	cd bf       	out	0x3d, r28	; 61
    96b4:	de bf       	out	0x3e, r29	; 62
    96b6:	f8 01       	movw	r30, r16
    96b8:	80 83       	st	Z, r24
    96ba:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    96bc:	ce 01       	movw	r24, r28
    96be:	8d 58       	subi	r24, 0x8D	; 141
    96c0:	9f 4f       	sbci	r25, 0xFF	; 255
    96c2:	fc 01       	movw	r30, r24
    96c4:	80 81       	ld	r24, Z
    96c6:	91 81       	ldd	r25, Z+1	; 0x01
    96c8:	81 38       	cpi	r24, 0x81	; 129
    96ca:	91 05       	cpc	r25, r1
    96cc:	10 f0       	brcs	.+4      	; 0x96d2 <task_usb+0x94e>
    96ce:	80 e8       	ldi	r24, 0x80	; 128
    96d0:	90 e0       	ldi	r25, 0x00	; 0
    96d2:	40 e0       	ldi	r20, 0x00	; 0
    96d4:	68 2f       	mov	r22, r24
    96d6:	89 eb       	ldi	r24, 0xB9	; 185
    96d8:	9a e2       	ldi	r25, 0x2A	; 42
    96da:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    96de:	89 ad       	ldd	r24, Y+57	; 0x39
    96e0:	9a ad       	ldd	r25, Y+58	; 0x3a
    96e2:	09 2e       	mov	r0, r25
    96e4:	00 0c       	add	r0, r0
    96e6:	aa 0b       	sbc	r26, r26
    96e8:	bb 0b       	sbc	r27, r27
    96ea:	bc 01       	movw	r22, r24
    96ec:	cd 01       	movw	r24, r26
    96ee:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    96f2:	dc 01       	movw	r26, r24
    96f4:	cb 01       	movw	r24, r22
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
    96f6:	20 e0       	ldi	r18, 0x00	; 0
    96f8:	30 e0       	ldi	r19, 0x00	; 0
    96fa:	48 ec       	ldi	r20, 0xC8	; 200
    96fc:	52 e4       	ldi	r21, 0x42	; 66
    96fe:	bc 01       	movw	r22, r24
    9700:	cd 01       	movw	r24, r26
    9702:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9706:	dc 01       	movw	r26, r24
    9708:	cb 01       	movw	r24, r22
    970a:	6c 01       	movw	r12, r24
    970c:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    970e:	8d a9       	ldd	r24, Y+53	; 0x35
    9710:	9e a9       	ldd	r25, Y+54	; 0x36
    9712:	09 2e       	mov	r0, r25
    9714:	00 0c       	add	r0, r0
    9716:	aa 0b       	sbc	r26, r26
    9718:	bb 0b       	sbc	r27, r27
    971a:	bc 01       	movw	r22, r24
    971c:	cd 01       	movw	r24, r26
    971e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9722:	dc 01       	movw	r26, r24
    9724:	cb 01       	movw	r24, r22
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
    9726:	20 e0       	ldi	r18, 0x00	; 0
    9728:	30 e0       	ldi	r19, 0x00	; 0
    972a:	48 ec       	ldi	r20, 0xC8	; 200
    972c:	52 e4       	ldi	r21, 0x42	; 66
    972e:	bc 01       	movw	r22, r24
    9730:	cd 01       	movw	r24, r26
    9732:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9736:	dc 01       	movw	r26, r24
    9738:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    973a:	8e 01       	movw	r16, r28
    973c:	0d 58       	subi	r16, 0x8D	; 141
    973e:	1f 4f       	sbci	r17, 0xFF	; 255
    9740:	2f 2d       	mov	r18, r15
    9742:	2f 93       	push	r18
    9744:	2e 2d       	mov	r18, r14
    9746:	2f 93       	push	r18
    9748:	2d 2d       	mov	r18, r13
    974a:	2f 93       	push	r18
    974c:	2c 2d       	mov	r18, r12
    974e:	2f 93       	push	r18
    9750:	2b 2f       	mov	r18, r27
    9752:	2f 93       	push	r18
    9754:	2a 2f       	mov	r18, r26
    9756:	2f 93       	push	r18
    9758:	29 2f       	mov	r18, r25
    975a:	2f 93       	push	r18
    975c:	8f 93       	push	r24
    975e:	88 e6       	ldi	r24, 0x68	; 104
    9760:	98 e0       	ldi	r25, 0x08	; 8
    9762:	89 2f       	mov	r24, r25
    9764:	8f 93       	push	r24
    9766:	88 e6       	ldi	r24, 0x68	; 104
    9768:	98 e0       	ldi	r25, 0x08	; 8
    976a:	8f 93       	push	r24
    976c:	1f 92       	push	r1
    976e:	80 e8       	ldi	r24, 0x80	; 128
    9770:	8f 93       	push	r24
    9772:	89 eb       	ldi	r24, 0xB9	; 185
    9774:	9a e2       	ldi	r25, 0x2A	; 42
    9776:	89 2f       	mov	r24, r25
    9778:	8f 93       	push	r24
    977a:	89 eb       	ldi	r24, 0xB9	; 185
    977c:	9a e2       	ldi	r25, 0x2A	; 42
    977e:	8f 93       	push	r24
    9780:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    9784:	2d b7       	in	r18, 0x3d	; 61
    9786:	3e b7       	in	r19, 0x3e	; 62
    9788:	22 5f       	subi	r18, 0xF2	; 242
    978a:	3f 4f       	sbci	r19, 0xFF	; 255
    978c:	cd bf       	out	0x3d, r28	; 61
    978e:	de bf       	out	0x3e, r29	; 62
    9790:	f8 01       	movw	r30, r16
    9792:	80 83       	st	Z, r24
    9794:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9796:	ce 01       	movw	r24, r28
    9798:	8d 58       	subi	r24, 0x8D	; 141
    979a:	9f 4f       	sbci	r25, 0xFF	; 255
    979c:	fc 01       	movw	r30, r24
    979e:	80 81       	ld	r24, Z
    97a0:	91 81       	ldd	r25, Z+1	; 0x01
    97a2:	81 38       	cpi	r24, 0x81	; 129
    97a4:	91 05       	cpc	r25, r1
    97a6:	10 f0       	brcs	.+4      	; 0x97ac <task_usb+0xa28>
    97a8:	80 e8       	ldi	r24, 0x80	; 128
    97aa:	90 e0       	ldi	r25, 0x00	; 0
    97ac:	40 e0       	ldi	r20, 0x00	; 0
    97ae:	68 2f       	mov	r22, r24
    97b0:	89 eb       	ldi	r24, 0xB9	; 185
    97b2:	9a e2       	ldi	r25, 0x2A	; 42
    97b4:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
    97b8:	8f a9       	ldd	r24, Y+55	; 0x37
    97ba:	98 ad       	ldd	r25, Y+56	; 0x38
    97bc:	09 2e       	mov	r0, r25
    97be:	00 0c       	add	r0, r0
    97c0:	aa 0b       	sbc	r26, r26
    97c2:	bb 0b       	sbc	r27, r27
    97c4:	bc 01       	movw	r22, r24
    97c6:	cd 01       	movw	r24, r26
    97c8:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    97cc:	dc 01       	movw	r26, r24
    97ce:	cb 01       	movw	r24, r22
				l_twi1_hygro_DP_100 / 100.f);
    97d0:	20 e0       	ldi	r18, 0x00	; 0
    97d2:	30 e0       	ldi	r19, 0x00	; 0
    97d4:	48 ec       	ldi	r20, 0xC8	; 200
    97d6:	52 e4       	ldi	r21, 0x42	; 66
    97d8:	bc 01       	movw	r22, r24
    97da:	cd 01       	movw	r24, r26
    97dc:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    97e0:	dc 01       	movw	r26, r24
    97e2:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
    97e4:	8e 01       	movw	r16, r28
    97e6:	0d 58       	subi	r16, 0x8D	; 141
    97e8:	1f 4f       	sbci	r17, 0xFF	; 255
    97ea:	2b 2f       	mov	r18, r27
    97ec:	2f 93       	push	r18
    97ee:	2a 2f       	mov	r18, r26
    97f0:	2f 93       	push	r18
    97f2:	29 2f       	mov	r18, r25
    97f4:	2f 93       	push	r18
    97f6:	8f 93       	push	r24
    97f8:	83 e9       	ldi	r24, 0x93	; 147
    97fa:	98 e0       	ldi	r25, 0x08	; 8
    97fc:	89 2f       	mov	r24, r25
    97fe:	8f 93       	push	r24
    9800:	83 e9       	ldi	r24, 0x93	; 147
    9802:	98 e0       	ldi	r25, 0x08	; 8
    9804:	8f 93       	push	r24
    9806:	1f 92       	push	r1
    9808:	80 e8       	ldi	r24, 0x80	; 128
    980a:	8f 93       	push	r24
    980c:	89 eb       	ldi	r24, 0xB9	; 185
    980e:	9a e2       	ldi	r25, 0x2A	; 42
    9810:	89 2f       	mov	r24, r25
    9812:	8f 93       	push	r24
    9814:	89 eb       	ldi	r24, 0xB9	; 185
    9816:	9a e2       	ldi	r25, 0x2A	; 42
    9818:	8f 93       	push	r24
    981a:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    981e:	2d b7       	in	r18, 0x3d	; 61
    9820:	3e b7       	in	r19, 0x3e	; 62
    9822:	26 5f       	subi	r18, 0xF6	; 246
    9824:	3f 4f       	sbci	r19, 0xFF	; 255
    9826:	cd bf       	out	0x3d, r28	; 61
    9828:	de bf       	out	0x3e, r29	; 62
    982a:	f8 01       	movw	r30, r16
    982c:	80 83       	st	Z, r24
    982e:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9830:	ce 01       	movw	r24, r28
    9832:	8d 58       	subi	r24, 0x8D	; 141
    9834:	9f 4f       	sbci	r25, 0xFF	; 255
    9836:	fc 01       	movw	r30, r24
    9838:	80 81       	ld	r24, Z
    983a:	91 81       	ldd	r25, Z+1	; 0x01
    983c:	81 38       	cpi	r24, 0x81	; 129
    983e:	91 05       	cpc	r25, r1
    9840:	10 f0       	brcs	.+4      	; 0x9846 <task_usb+0xac2>
    9842:	80 e8       	ldi	r24, 0x80	; 128
    9844:	90 e0       	ldi	r25, 0x00	; 0
    9846:	40 e0       	ldi	r20, 0x00	; 0
    9848:	68 2f       	mov	r22, r24
    984a:	89 eb       	ldi	r24, 0xB9	; 185
    984c:	9a e2       	ldi	r25, 0x2A	; 42
    984e:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    9852:	8d ad       	ldd	r24, Y+61	; 0x3d
    9854:	9e ad       	ldd	r25, Y+62	; 0x3e
    9856:	09 2e       	mov	r0, r25
    9858:	00 0c       	add	r0, r0
    985a:	aa 0b       	sbc	r26, r26
    985c:	bb 0b       	sbc	r27, r27
    985e:	bc 01       	movw	r22, r24
    9860:	cd 01       	movw	r24, r26
    9862:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9866:	dc 01       	movw	r26, r24
    9868:	cb 01       	movw	r24, r22
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
    986a:	20 e0       	ldi	r18, 0x00	; 0
    986c:	30 e0       	ldi	r19, 0x00	; 0
    986e:	48 ec       	ldi	r20, 0xC8	; 200
    9870:	52 e4       	ldi	r21, 0x42	; 66
    9872:	bc 01       	movw	r22, r24
    9874:	cd 01       	movw	r24, r26
    9876:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    987a:	dc 01       	movw	r26, r24
    987c:	cb 01       	movw	r24, r22
    987e:	6c 01       	movw	r12, r24
    9880:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    9882:	8b ad       	ldd	r24, Y+59	; 0x3b
    9884:	9c ad       	ldd	r25, Y+60	; 0x3c
    9886:	09 2e       	mov	r0, r25
    9888:	00 0c       	add	r0, r0
    988a:	aa 0b       	sbc	r26, r26
    988c:	bb 0b       	sbc	r27, r27
    988e:	bc 01       	movw	r22, r24
    9890:	cd 01       	movw	r24, r26
    9892:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9896:	dc 01       	movw	r26, r24
    9898:	cb 01       	movw	r24, r22
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
    989a:	20 e0       	ldi	r18, 0x00	; 0
    989c:	30 e0       	ldi	r19, 0x00	; 0
    989e:	48 ec       	ldi	r20, 0xC8	; 200
    98a0:	52 e4       	ldi	r21, 0x42	; 66
    98a2:	bc 01       	movw	r22, r24
    98a4:	cd 01       	movw	r24, r26
    98a6:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    98aa:	dc 01       	movw	r26, r24
    98ac:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    98ae:	8e 01       	movw	r16, r28
    98b0:	0d 58       	subi	r16, 0x8D	; 141
    98b2:	1f 4f       	sbci	r17, 0xFF	; 255
    98b4:	2f 2d       	mov	r18, r15
    98b6:	2f 93       	push	r18
    98b8:	2e 2d       	mov	r18, r14
    98ba:	2f 93       	push	r18
    98bc:	2d 2d       	mov	r18, r13
    98be:	2f 93       	push	r18
    98c0:	2c 2d       	mov	r18, r12
    98c2:	2f 93       	push	r18
    98c4:	2b 2f       	mov	r18, r27
    98c6:	2f 93       	push	r18
    98c8:	2a 2f       	mov	r18, r26
    98ca:	2f 93       	push	r18
    98cc:	29 2f       	mov	r18, r25
    98ce:	2f 93       	push	r18
    98d0:	8f 93       	push	r24
    98d2:	83 eb       	ldi	r24, 0xB3	; 179
    98d4:	98 e0       	ldi	r25, 0x08	; 8
    98d6:	89 2f       	mov	r24, r25
    98d8:	8f 93       	push	r24
    98da:	83 eb       	ldi	r24, 0xB3	; 179
    98dc:	98 e0       	ldi	r25, 0x08	; 8
    98de:	8f 93       	push	r24
    98e0:	1f 92       	push	r1
    98e2:	80 e8       	ldi	r24, 0x80	; 128
    98e4:	8f 93       	push	r24
    98e6:	89 eb       	ldi	r24, 0xB9	; 185
    98e8:	9a e2       	ldi	r25, 0x2A	; 42
    98ea:	89 2f       	mov	r24, r25
    98ec:	8f 93       	push	r24
    98ee:	89 eb       	ldi	r24, 0xB9	; 185
    98f0:	9a e2       	ldi	r25, 0x2A	; 42
    98f2:	8f 93       	push	r24
    98f4:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    98f8:	2d b7       	in	r18, 0x3d	; 61
    98fa:	3e b7       	in	r19, 0x3e	; 62
    98fc:	22 5f       	subi	r18, 0xF2	; 242
    98fe:	3f 4f       	sbci	r19, 0xFF	; 255
    9900:	cd bf       	out	0x3d, r28	; 61
    9902:	de bf       	out	0x3e, r29	; 62
    9904:	f8 01       	movw	r30, r16
    9906:	80 83       	st	Z, r24
    9908:	91 83       	std	Z+1, r25	; 0x01
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    990a:	ce 01       	movw	r24, r28
    990c:	8d 58       	subi	r24, 0x8D	; 141
    990e:	9f 4f       	sbci	r25, 0xFF	; 255
    9910:	fc 01       	movw	r30, r24
    9912:	80 81       	ld	r24, Z
    9914:	91 81       	ldd	r25, Z+1	; 0x01
    9916:	81 38       	cpi	r24, 0x81	; 129
    9918:	91 05       	cpc	r25, r1
    991a:	10 f0       	brcs	.+4      	; 0x9920 <task_usb+0xb9c>
    991c:	80 e8       	ldi	r24, 0x80	; 128
    991e:	90 e0       	ldi	r25, 0x00	; 0
    9920:	40 e0       	ldi	r20, 0x00	; 0
    9922:	68 2f       	mov	r22, r24
    9924:	89 eb       	ldi	r24, 0xB9	; 185
    9926:	9a e2       	ldi	r25, 0x2A	; 42
    9928:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    992c:	ce 01       	movw	r24, r28
    992e:	89 5b       	subi	r24, 0xB9	; 185
    9930:	9f 4f       	sbci	r25, 0xFF	; 255
    9932:	fc 01       	movw	r30, r24
    9934:	80 81       	ld	r24, Z
    9936:	91 81       	ldd	r25, Z+1	; 0x01
    9938:	09 2e       	mov	r0, r25
    993a:	00 0c       	add	r0, r0
    993c:	aa 0b       	sbc	r26, r26
    993e:	bb 0b       	sbc	r27, r27
    9940:	bc 01       	movw	r22, r24
    9942:	cd 01       	movw	r24, r26
    9944:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9948:	dc 01       	movw	r26, r24
    994a:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
    994c:	20 e0       	ldi	r18, 0x00	; 0
    994e:	30 e0       	ldi	r19, 0x00	; 0
    9950:	4a e7       	ldi	r20, 0x7A	; 122
    9952:	54 e4       	ldi	r21, 0x44	; 68
    9954:	bc 01       	movw	r22, r24
    9956:	cd 01       	movw	r24, r26
    9958:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    995c:	dc 01       	movw	r26, r24
    995e:	cb 01       	movw	r24, r22
    9960:	6c 01       	movw	r12, r24
    9962:	7d 01       	movw	r14, r26
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    9964:	ce 01       	movw	r24, r28
    9966:	8b 5b       	subi	r24, 0xBB	; 187
    9968:	9f 4f       	sbci	r25, 0xFF	; 255
    996a:	fc 01       	movw	r30, r24
    996c:	80 81       	ld	r24, Z
    996e:	91 81       	ldd	r25, Z+1	; 0x01
    9970:	09 2e       	mov	r0, r25
    9972:	00 0c       	add	r0, r0
    9974:	aa 0b       	sbc	r26, r26
    9976:	bb 0b       	sbc	r27, r27
    9978:	bc 01       	movw	r22, r24
    997a:	cd 01       	movw	r24, r26
    997c:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9980:	dc 01       	movw	r26, r24
    9982:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
    9984:	20 e0       	ldi	r18, 0x00	; 0
    9986:	30 e0       	ldi	r19, 0x00	; 0
    9988:	4a e7       	ldi	r20, 0x7A	; 122
    998a:	54 e4       	ldi	r21, 0x44	; 68
    998c:	bc 01       	movw	r22, r24
    998e:	cd 01       	movw	r24, r26
    9990:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9994:	dc 01       	movw	r26, r24
    9996:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    9998:	8e 01       	movw	r16, r28
    999a:	0d 58       	subi	r16, 0x8D	; 141
    999c:	1f 4f       	sbci	r17, 0xFF	; 255
    999e:	9e 01       	movw	r18, r28
    99a0:	2f 5b       	subi	r18, 0xBF	; 191
    99a2:	3f 4f       	sbci	r19, 0xFF	; 255
    99a4:	f9 01       	movw	r30, r18
    99a6:	41 81       	ldd	r20, Z+1	; 0x01
    99a8:	4f 93       	push	r20
    99aa:	f9 01       	movw	r30, r18
    99ac:	20 81       	ld	r18, Z
    99ae:	2f 93       	push	r18
    99b0:	2f 2d       	mov	r18, r15
    99b2:	2f 93       	push	r18
    99b4:	2e 2d       	mov	r18, r14
    99b6:	2f 93       	push	r18
    99b8:	2d 2d       	mov	r18, r13
    99ba:	2f 93       	push	r18
    99bc:	2c 2d       	mov	r18, r12
    99be:	2f 93       	push	r18
    99c0:	9e 01       	movw	r18, r28
    99c2:	20 5c       	subi	r18, 0xC0	; 192
    99c4:	3f 4f       	sbci	r19, 0xFF	; 255
    99c6:	f9 01       	movw	r30, r18
    99c8:	20 81       	ld	r18, Z
    99ca:	2f 93       	push	r18
    99cc:	2f ad       	ldd	r18, Y+63	; 0x3f
    99ce:	2f 93       	push	r18
    99d0:	2b 2f       	mov	r18, r27
    99d2:	2f 93       	push	r18
    99d4:	2a 2f       	mov	r18, r26
    99d6:	2f 93       	push	r18
    99d8:	29 2f       	mov	r18, r25
    99da:	2f 93       	push	r18
    99dc:	8f 93       	push	r24
    99de:	8a ed       	ldi	r24, 0xDA	; 218
    99e0:	98 e0       	ldi	r25, 0x08	; 8
    99e2:	89 2f       	mov	r24, r25
    99e4:	8f 93       	push	r24
    99e6:	8a ed       	ldi	r24, 0xDA	; 218
    99e8:	98 e0       	ldi	r25, 0x08	; 8
    99ea:	8f 93       	push	r24
    99ec:	1f 92       	push	r1
    99ee:	80 e8       	ldi	r24, 0x80	; 128
    99f0:	8f 93       	push	r24
    99f2:	89 eb       	ldi	r24, 0xB9	; 185
    99f4:	9a e2       	ldi	r25, 0x2A	; 42
    99f6:	89 2f       	mov	r24, r25
    99f8:	8f 93       	push	r24
    99fa:	89 eb       	ldi	r24, 0xB9	; 185
    99fc:	9a e2       	ldi	r25, 0x2A	; 42
    99fe:	8f 93       	push	r24
    9a00:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    9a04:	2d b7       	in	r18, 0x3d	; 61
    9a06:	3e b7       	in	r19, 0x3e	; 62
    9a08:	2e 5e       	subi	r18, 0xEE	; 238
    9a0a:	3f 4f       	sbci	r19, 0xFF	; 255
    9a0c:	cd bf       	out	0x3d, r28	; 61
    9a0e:	de bf       	out	0x3e, r29	; 62
    9a10:	f8 01       	movw	r30, r16
    9a12:	80 83       	st	Z, r24
    9a14:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9a16:	ce 01       	movw	r24, r28
    9a18:	8d 58       	subi	r24, 0x8D	; 141
    9a1a:	9f 4f       	sbci	r25, 0xFF	; 255
    9a1c:	fc 01       	movw	r30, r24
    9a1e:	80 81       	ld	r24, Z
    9a20:	91 81       	ldd	r25, Z+1	; 0x01
    9a22:	81 38       	cpi	r24, 0x81	; 129
    9a24:	91 05       	cpc	r25, r1
    9a26:	10 f0       	brcs	.+4      	; 0x9a2c <task_usb+0xca8>
    9a28:	80 e8       	ldi	r24, 0x80	; 128
    9a2a:	90 e0       	ldi	r25, 0x00	; 0
    9a2c:	40 e0       	ldi	r20, 0x00	; 0
    9a2e:	68 2f       	mov	r22, r24
    9a30:	89 eb       	ldi	r24, 0xB9	; 185
    9a32:	9a e2       	ldi	r25, 0x2A	; 42
    9a34:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
    9a38:	ce 01       	movw	r24, r28
    9a3a:	87 5b       	subi	r24, 0xB7	; 183
    9a3c:	9f 4f       	sbci	r25, 0xFF	; 255
    9a3e:	fc 01       	movw	r30, r24
    9a40:	80 81       	ld	r24, Z
    9a42:	91 81       	ldd	r25, Z+1	; 0x01
    9a44:	09 2e       	mov	r0, r25
    9a46:	00 0c       	add	r0, r0
    9a48:	aa 0b       	sbc	r26, r26
    9a4a:	bb 0b       	sbc	r27, r27
    9a4c:	bc 01       	movw	r22, r24
    9a4e:	cd 01       	movw	r24, r26
    9a50:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9a54:	dc 01       	movw	r26, r24
    9a56:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
    9a58:	20 e0       	ldi	r18, 0x00	; 0
    9a5a:	30 e0       	ldi	r19, 0x00	; 0
    9a5c:	4a e7       	ldi	r20, 0x7A	; 122
    9a5e:	54 e4       	ldi	r21, 0x44	; 68
    9a60:	bc 01       	movw	r22, r24
    9a62:	cd 01       	movw	r24, r26
    9a64:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9a68:	dc 01       	movw	r26, r24
    9a6a:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
    9a6c:	8e 01       	movw	r16, r28
    9a6e:	0d 58       	subi	r16, 0x8D	; 141
    9a70:	1f 4f       	sbci	r17, 0xFF	; 255
    9a72:	9e 01       	movw	r18, r28
    9a74:	2d 5b       	subi	r18, 0xBD	; 189
    9a76:	3f 4f       	sbci	r19, 0xFF	; 255
    9a78:	f9 01       	movw	r30, r18
    9a7a:	41 81       	ldd	r20, Z+1	; 0x01
    9a7c:	4f 93       	push	r20
    9a7e:	f9 01       	movw	r30, r18
    9a80:	20 81       	ld	r18, Z
    9a82:	2f 93       	push	r18
    9a84:	2b 2f       	mov	r18, r27
    9a86:	2f 93       	push	r18
    9a88:	2a 2f       	mov	r18, r26
    9a8a:	2f 93       	push	r18
    9a8c:	29 2f       	mov	r18, r25
    9a8e:	2f 93       	push	r18
    9a90:	8f 93       	push	r24
    9a92:	86 e0       	ldi	r24, 0x06	; 6
    9a94:	99 e0       	ldi	r25, 0x09	; 9
    9a96:	89 2f       	mov	r24, r25
    9a98:	8f 93       	push	r24
    9a9a:	86 e0       	ldi	r24, 0x06	; 6
    9a9c:	99 e0       	ldi	r25, 0x09	; 9
    9a9e:	8f 93       	push	r24
    9aa0:	1f 92       	push	r1
    9aa2:	80 e8       	ldi	r24, 0x80	; 128
    9aa4:	8f 93       	push	r24
    9aa6:	89 eb       	ldi	r24, 0xB9	; 185
    9aa8:	9a e2       	ldi	r25, 0x2A	; 42
    9aaa:	89 2f       	mov	r24, r25
    9aac:	8f 93       	push	r24
    9aae:	89 eb       	ldi	r24, 0xB9	; 185
    9ab0:	9a e2       	ldi	r25, 0x2A	; 42
    9ab2:	8f 93       	push	r24
    9ab4:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    9ab8:	2d b7       	in	r18, 0x3d	; 61
    9aba:	3e b7       	in	r19, 0x3e	; 62
    9abc:	24 5f       	subi	r18, 0xF4	; 244
    9abe:	3f 4f       	sbci	r19, 0xFF	; 255
    9ac0:	cd bf       	out	0x3d, r28	; 61
    9ac2:	de bf       	out	0x3e, r29	; 62
    9ac4:	f8 01       	movw	r30, r16
    9ac6:	80 83       	st	Z, r24
    9ac8:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9aca:	ce 01       	movw	r24, r28
    9acc:	8d 58       	subi	r24, 0x8D	; 141
    9ace:	9f 4f       	sbci	r25, 0xFF	; 255
    9ad0:	fc 01       	movw	r30, r24
    9ad2:	80 81       	ld	r24, Z
    9ad4:	91 81       	ldd	r25, Z+1	; 0x01
    9ad6:	81 38       	cpi	r24, 0x81	; 129
    9ad8:	91 05       	cpc	r25, r1
    9ada:	10 f0       	brcs	.+4      	; 0x9ae0 <task_usb+0xd5c>
    9adc:	80 e8       	ldi	r24, 0x80	; 128
    9ade:	90 e0       	ldi	r25, 0x00	; 0
    9ae0:	40 e0       	ldi	r20, 0x00	; 0
    9ae2:	68 2f       	mov	r22, r24
    9ae4:	89 eb       	ldi	r24, 0xB9	; 185
    9ae6:	9a e2       	ldi	r25, 0x2A	; 42
    9ae8:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    9aec:	ce 01       	movw	r24, r28
    9aee:	8b 5a       	subi	r24, 0xAB	; 171
    9af0:	9f 4f       	sbci	r25, 0xFF	; 255
    9af2:	fc 01       	movw	r30, r24
    9af4:	60 81       	ld	r22, Z
    9af6:	71 81       	ldd	r23, Z+1	; 0x01
    9af8:	82 81       	ldd	r24, Z+2	; 0x02
    9afa:	93 81       	ldd	r25, Z+3	; 0x03
    9afc:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9b00:	dc 01       	movw	r26, r24
    9b02:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
    9b04:	20 e0       	ldi	r18, 0x00	; 0
    9b06:	30 e0       	ldi	r19, 0x00	; 0
    9b08:	4a e7       	ldi	r20, 0x7A	; 122
    9b0a:	54 e4       	ldi	r21, 0x44	; 68
    9b0c:	bc 01       	movw	r22, r24
    9b0e:	cd 01       	movw	r24, r26
    9b10:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9b14:	dc 01       	movw	r26, r24
    9b16:	cb 01       	movw	r24, r22
    9b18:	6c 01       	movw	r12, r24
    9b1a:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    9b1c:	ce 01       	movw	r24, r28
    9b1e:	8f 5a       	subi	r24, 0xAF	; 175
    9b20:	9f 4f       	sbci	r25, 0xFF	; 255
    9b22:	fc 01       	movw	r30, r24
    9b24:	60 81       	ld	r22, Z
    9b26:	71 81       	ldd	r23, Z+1	; 0x01
    9b28:	82 81       	ldd	r24, Z+2	; 0x02
    9b2a:	93 81       	ldd	r25, Z+3	; 0x03
    9b2c:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9b30:	dc 01       	movw	r26, r24
    9b32:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
    9b34:	20 e0       	ldi	r18, 0x00	; 0
    9b36:	30 e0       	ldi	r19, 0x00	; 0
    9b38:	4a e7       	ldi	r20, 0x7A	; 122
    9b3a:	54 e4       	ldi	r21, 0x44	; 68
    9b3c:	bc 01       	movw	r22, r24
    9b3e:	cd 01       	movw	r24, r26
    9b40:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9b44:	dc 01       	movw	r26, r24
    9b46:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    9b48:	8e 01       	movw	r16, r28
    9b4a:	0d 58       	subi	r16, 0x8D	; 141
    9b4c:	1f 4f       	sbci	r17, 0xFF	; 255
    9b4e:	9e 01       	movw	r18, r28
    9b50:	23 5b       	subi	r18, 0xB3	; 179
    9b52:	3f 4f       	sbci	r19, 0xFF	; 255
    9b54:	f9 01       	movw	r30, r18
    9b56:	41 81       	ldd	r20, Z+1	; 0x01
    9b58:	4f 93       	push	r20
    9b5a:	f9 01       	movw	r30, r18
    9b5c:	20 81       	ld	r18, Z
    9b5e:	2f 93       	push	r18
    9b60:	2f 2d       	mov	r18, r15
    9b62:	2f 93       	push	r18
    9b64:	2e 2d       	mov	r18, r14
    9b66:	2f 93       	push	r18
    9b68:	2d 2d       	mov	r18, r13
    9b6a:	2f 93       	push	r18
    9b6c:	2c 2d       	mov	r18, r12
    9b6e:	2f 93       	push	r18
    9b70:	9e 01       	movw	r18, r28
    9b72:	25 5b       	subi	r18, 0xB5	; 181
    9b74:	3f 4f       	sbci	r19, 0xFF	; 255
    9b76:	f9 01       	movw	r30, r18
    9b78:	41 81       	ldd	r20, Z+1	; 0x01
    9b7a:	4f 93       	push	r20
    9b7c:	f9 01       	movw	r30, r18
    9b7e:	20 81       	ld	r18, Z
    9b80:	2f 93       	push	r18
    9b82:	2b 2f       	mov	r18, r27
    9b84:	2f 93       	push	r18
    9b86:	2a 2f       	mov	r18, r26
    9b88:	2f 93       	push	r18
    9b8a:	29 2f       	mov	r18, r25
    9b8c:	2f 93       	push	r18
    9b8e:	8f 93       	push	r24
    9b90:	8d e1       	ldi	r24, 0x1D	; 29
    9b92:	99 e0       	ldi	r25, 0x09	; 9
    9b94:	89 2f       	mov	r24, r25
    9b96:	8f 93       	push	r24
    9b98:	8d e1       	ldi	r24, 0x1D	; 29
    9b9a:	99 e0       	ldi	r25, 0x09	; 9
    9b9c:	8f 93       	push	r24
    9b9e:	1f 92       	push	r1
    9ba0:	80 e8       	ldi	r24, 0x80	; 128
    9ba2:	8f 93       	push	r24
    9ba4:	89 eb       	ldi	r24, 0xB9	; 185
    9ba6:	9a e2       	ldi	r25, 0x2A	; 42
    9ba8:	89 2f       	mov	r24, r25
    9baa:	8f 93       	push	r24
    9bac:	89 eb       	ldi	r24, 0xB9	; 185
    9bae:	9a e2       	ldi	r25, 0x2A	; 42
    9bb0:	8f 93       	push	r24
    9bb2:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    9bb6:	2d b7       	in	r18, 0x3d	; 61
    9bb8:	3e b7       	in	r19, 0x3e	; 62
    9bba:	2e 5e       	subi	r18, 0xEE	; 238
    9bbc:	3f 4f       	sbci	r19, 0xFF	; 255
    9bbe:	cd bf       	out	0x3d, r28	; 61
    9bc0:	de bf       	out	0x3e, r29	; 62
    9bc2:	f8 01       	movw	r30, r16
    9bc4:	80 83       	st	Z, r24
    9bc6:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9bc8:	ce 01       	movw	r24, r28
    9bca:	8d 58       	subi	r24, 0x8D	; 141
    9bcc:	9f 4f       	sbci	r25, 0xFF	; 255
    9bce:	fc 01       	movw	r30, r24
    9bd0:	80 81       	ld	r24, Z
    9bd2:	91 81       	ldd	r25, Z+1	; 0x01
    9bd4:	81 38       	cpi	r24, 0x81	; 129
    9bd6:	91 05       	cpc	r25, r1
    9bd8:	10 f0       	brcs	.+4      	; 0x9bde <task_usb+0xe5a>
    9bda:	80 e8       	ldi	r24, 0x80	; 128
    9bdc:	90 e0       	ldi	r25, 0x00	; 0
    9bde:	40 e0       	ldi	r20, 0x00	; 0
    9be0:	68 2f       	mov	r22, r24
    9be2:	89 eb       	ldi	r24, 0xB9	; 185
    9be4:	9a e2       	ldi	r25, 0x2A	; 42
    9be6:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
    9bea:	ce 01       	movw	r24, r28
    9bec:	87 5a       	subi	r24, 0xA7	; 167
    9bee:	9f 4f       	sbci	r25, 0xFF	; 255
    9bf0:	fc 01       	movw	r30, r24
    9bf2:	60 81       	ld	r22, Z
    9bf4:	71 81       	ldd	r23, Z+1	; 0x01
    9bf6:	82 81       	ldd	r24, Z+2	; 0x02
    9bf8:	93 81       	ldd	r25, Z+3	; 0x03
    9bfa:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9bfe:	dc 01       	movw	r26, r24
    9c00:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
    9c02:	20 e0       	ldi	r18, 0x00	; 0
    9c04:	30 e0       	ldi	r19, 0x00	; 0
    9c06:	4a e7       	ldi	r20, 0x7A	; 122
    9c08:	54 e4       	ldi	r21, 0x44	; 68
    9c0a:	bc 01       	movw	r22, r24
    9c0c:	cd 01       	movw	r24, r26
    9c0e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9c12:	dc 01       	movw	r26, r24
    9c14:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
    9c16:	8e 01       	movw	r16, r28
    9c18:	0d 58       	subi	r16, 0x8D	; 141
    9c1a:	1f 4f       	sbci	r17, 0xFF	; 255
    9c1c:	9e 01       	movw	r18, r28
    9c1e:	21 5b       	subi	r18, 0xB1	; 177
    9c20:	3f 4f       	sbci	r19, 0xFF	; 255
    9c22:	f9 01       	movw	r30, r18
    9c24:	41 81       	ldd	r20, Z+1	; 0x01
    9c26:	4f 93       	push	r20
    9c28:	f9 01       	movw	r30, r18
    9c2a:	20 81       	ld	r18, Z
    9c2c:	2f 93       	push	r18
    9c2e:	2b 2f       	mov	r18, r27
    9c30:	2f 93       	push	r18
    9c32:	2a 2f       	mov	r18, r26
    9c34:	2f 93       	push	r18
    9c36:	29 2f       	mov	r18, r25
    9c38:	2f 93       	push	r18
    9c3a:	8f 93       	push	r24
    9c3c:	8c e4       	ldi	r24, 0x4C	; 76
    9c3e:	99 e0       	ldi	r25, 0x09	; 9
    9c40:	89 2f       	mov	r24, r25
    9c42:	8f 93       	push	r24
    9c44:	8c e4       	ldi	r24, 0x4C	; 76
    9c46:	99 e0       	ldi	r25, 0x09	; 9
    9c48:	8f 93       	push	r24
    9c4a:	1f 92       	push	r1
    9c4c:	80 e8       	ldi	r24, 0x80	; 128
    9c4e:	8f 93       	push	r24
    9c50:	89 eb       	ldi	r24, 0xB9	; 185
    9c52:	9a e2       	ldi	r25, 0x2A	; 42
    9c54:	89 2f       	mov	r24, r25
    9c56:	8f 93       	push	r24
    9c58:	89 eb       	ldi	r24, 0xB9	; 185
    9c5a:	9a e2       	ldi	r25, 0x2A	; 42
    9c5c:	8f 93       	push	r24
    9c5e:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    9c62:	2d b7       	in	r18, 0x3d	; 61
    9c64:	3e b7       	in	r19, 0x3e	; 62
    9c66:	24 5f       	subi	r18, 0xF4	; 244
    9c68:	3f 4f       	sbci	r19, 0xFF	; 255
    9c6a:	cd bf       	out	0x3d, r28	; 61
    9c6c:	de bf       	out	0x3e, r29	; 62
    9c6e:	f8 01       	movw	r30, r16
    9c70:	80 83       	st	Z, r24
    9c72:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9c74:	ce 01       	movw	r24, r28
    9c76:	8d 58       	subi	r24, 0x8D	; 141
    9c78:	9f 4f       	sbci	r25, 0xFF	; 255
    9c7a:	fc 01       	movw	r30, r24
    9c7c:	80 81       	ld	r24, Z
    9c7e:	91 81       	ldd	r25, Z+1	; 0x01
    9c80:	81 38       	cpi	r24, 0x81	; 129
    9c82:	91 05       	cpc	r25, r1
    9c84:	10 f0       	brcs	.+4      	; 0x9c8a <task_usb+0xf06>
    9c86:	80 e8       	ldi	r24, 0x80	; 128
    9c88:	90 e0       	ldi	r25, 0x00	; 0
    9c8a:	40 e0       	ldi	r20, 0x00	; 0
    9c8c:	68 2f       	mov	r22, r24
    9c8e:	89 eb       	ldi	r24, 0xB9	; 185
    9c90:	9a e2       	ldi	r25, 0x2A	; 42
    9c92:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    9c96:	ce 01       	movw	r24, r28
    9c98:	85 59       	subi	r24, 0x95	; 149
    9c9a:	9f 4f       	sbci	r25, 0xFF	; 255
    9c9c:	fc 01       	movw	r30, r24
    9c9e:	60 81       	ld	r22, Z
    9ca0:	71 81       	ldd	r23, Z+1	; 0x01
    9ca2:	82 81       	ldd	r24, Z+2	; 0x02
    9ca4:	93 81       	ldd	r25, Z+3	; 0x03
    9ca6:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9caa:	dc 01       	movw	r26, r24
    9cac:	cb 01       	movw	r24, r22
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
    9cae:	20 e0       	ldi	r18, 0x00	; 0
    9cb0:	30 e0       	ldi	r19, 0x00	; 0
    9cb2:	4a e7       	ldi	r20, 0x7A	; 122
    9cb4:	54 e4       	ldi	r21, 0x44	; 68
    9cb6:	bc 01       	movw	r22, r24
    9cb8:	cd 01       	movw	r24, r26
    9cba:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9cbe:	dc 01       	movw	r26, r24
    9cc0:	cb 01       	movw	r24, r22
    9cc2:	6c 01       	movw	r12, r24
    9cc4:	7d 01       	movw	r14, r26

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    9cc6:	ce 01       	movw	r24, r28
    9cc8:	89 59       	subi	r24, 0x99	; 153
    9cca:	9f 4f       	sbci	r25, 0xFF	; 255
    9ccc:	fc 01       	movw	r30, r24
    9cce:	60 81       	ld	r22, Z
    9cd0:	71 81       	ldd	r23, Z+1	; 0x01
    9cd2:	82 81       	ldd	r24, Z+2	; 0x02
    9cd4:	93 81       	ldd	r25, Z+3	; 0x03
    9cd6:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9cda:	dc 01       	movw	r26, r24
    9cdc:	cb 01       	movw	r24, r22
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
    9cde:	20 e0       	ldi	r18, 0x00	; 0
    9ce0:	30 e0       	ldi	r19, 0x00	; 0
    9ce2:	4a e7       	ldi	r20, 0x7A	; 122
    9ce4:	54 e4       	ldi	r21, 0x44	; 68
    9ce6:	bc 01       	movw	r22, r24
    9ce8:	cd 01       	movw	r24, r26
    9cea:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9cee:	dc 01       	movw	r26, r24
    9cf0:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    9cf2:	8e 01       	movw	r16, r28
    9cf4:	0d 58       	subi	r16, 0x8D	; 141
    9cf6:	1f 4f       	sbci	r17, 0xFF	; 255
    9cf8:	9e 01       	movw	r18, r28
    9cfa:	2d 59       	subi	r18, 0x9D	; 157
    9cfc:	3f 4f       	sbci	r19, 0xFF	; 255
    9cfe:	f9 01       	movw	r30, r18
    9d00:	41 81       	ldd	r20, Z+1	; 0x01
    9d02:	4f 93       	push	r20
    9d04:	f9 01       	movw	r30, r18
    9d06:	20 81       	ld	r18, Z
    9d08:	2f 93       	push	r18
    9d0a:	2f 2d       	mov	r18, r15
    9d0c:	2f 93       	push	r18
    9d0e:	2e 2d       	mov	r18, r14
    9d10:	2f 93       	push	r18
    9d12:	2d 2d       	mov	r18, r13
    9d14:	2f 93       	push	r18
    9d16:	2c 2d       	mov	r18, r12
    9d18:	2f 93       	push	r18
    9d1a:	9e 01       	movw	r18, r28
    9d1c:	2f 59       	subi	r18, 0x9F	; 159
    9d1e:	3f 4f       	sbci	r19, 0xFF	; 255
    9d20:	f9 01       	movw	r30, r18
    9d22:	41 81       	ldd	r20, Z+1	; 0x01
    9d24:	4f 93       	push	r20
    9d26:	f9 01       	movw	r30, r18
    9d28:	20 81       	ld	r18, Z
    9d2a:	2f 93       	push	r18
    9d2c:	2b 2f       	mov	r18, r27
    9d2e:	2f 93       	push	r18
    9d30:	2a 2f       	mov	r18, r26
    9d32:	2f 93       	push	r18
    9d34:	29 2f       	mov	r18, r25
    9d36:	2f 93       	push	r18
    9d38:	8f 93       	push	r24
    9d3a:	84 e6       	ldi	r24, 0x64	; 100
    9d3c:	99 e0       	ldi	r25, 0x09	; 9
    9d3e:	89 2f       	mov	r24, r25
    9d40:	8f 93       	push	r24
    9d42:	84 e6       	ldi	r24, 0x64	; 100
    9d44:	99 e0       	ldi	r25, 0x09	; 9
    9d46:	8f 93       	push	r24
    9d48:	1f 92       	push	r1
    9d4a:	80 e8       	ldi	r24, 0x80	; 128
    9d4c:	8f 93       	push	r24
    9d4e:	89 eb       	ldi	r24, 0xB9	; 185
    9d50:	9a e2       	ldi	r25, 0x2A	; 42
    9d52:	89 2f       	mov	r24, r25
    9d54:	8f 93       	push	r24
    9d56:	89 eb       	ldi	r24, 0xB9	; 185
    9d58:	9a e2       	ldi	r25, 0x2A	; 42
    9d5a:	8f 93       	push	r24
    9d5c:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    9d60:	2d b7       	in	r18, 0x3d	; 61
    9d62:	3e b7       	in	r19, 0x3e	; 62
    9d64:	2e 5e       	subi	r18, 0xEE	; 238
    9d66:	3f 4f       	sbci	r19, 0xFF	; 255
    9d68:	cd bf       	out	0x3d, r28	; 61
    9d6a:	de bf       	out	0x3e, r29	; 62
    9d6c:	f8 01       	movw	r30, r16
    9d6e:	80 83       	st	Z, r24
    9d70:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9d72:	ce 01       	movw	r24, r28
    9d74:	8d 58       	subi	r24, 0x8D	; 141
    9d76:	9f 4f       	sbci	r25, 0xFF	; 255
    9d78:	fc 01       	movw	r30, r24
    9d7a:	80 81       	ld	r24, Z
    9d7c:	91 81       	ldd	r25, Z+1	; 0x01
    9d7e:	81 38       	cpi	r24, 0x81	; 129
    9d80:	91 05       	cpc	r25, r1
    9d82:	10 f0       	brcs	.+4      	; 0x9d88 <task_usb+0x1004>
    9d84:	80 e8       	ldi	r24, 0x80	; 128
    9d86:	90 e0       	ldi	r25, 0x00	; 0
    9d88:	40 e0       	ldi	r20, 0x00	; 0
    9d8a:	68 2f       	mov	r22, r24
    9d8c:	89 eb       	ldi	r24, 0xB9	; 185
    9d8e:	9a e2       	ldi	r25, 0x2A	; 42
    9d90:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
    9d94:	ce 01       	movw	r24, r28
    9d96:	81 59       	subi	r24, 0x91	; 145
    9d98:	9f 4f       	sbci	r25, 0xFF	; 255
    9d9a:	fc 01       	movw	r30, r24
    9d9c:	60 81       	ld	r22, Z
    9d9e:	71 81       	ldd	r23, Z+1	; 0x01
    9da0:	82 81       	ldd	r24, Z+2	; 0x02
    9da2:	93 81       	ldd	r25, Z+3	; 0x03
    9da4:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9da8:	dc 01       	movw	r26, r24
    9daa:	cb 01       	movw	r24, r22
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
    9dac:	20 e0       	ldi	r18, 0x00	; 0
    9dae:	30 e0       	ldi	r19, 0x00	; 0
    9db0:	4a e7       	ldi	r20, 0x7A	; 122
    9db2:	54 e4       	ldi	r21, 0x44	; 68
    9db4:	bc 01       	movw	r22, r24
    9db6:	cd 01       	movw	r24, r26
    9db8:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9dbc:	dc 01       	movw	r26, r24
    9dbe:	cb 01       	movw	r24, r22
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
    9dc0:	8e 01       	movw	r16, r28
    9dc2:	0d 58       	subi	r16, 0x8D	; 141
    9dc4:	1f 4f       	sbci	r17, 0xFF	; 255
    9dc6:	9e 01       	movw	r18, r28
    9dc8:	2b 59       	subi	r18, 0x9B	; 155
    9dca:	3f 4f       	sbci	r19, 0xFF	; 255
    9dcc:	f9 01       	movw	r30, r18
    9dce:	41 81       	ldd	r20, Z+1	; 0x01
    9dd0:	4f 93       	push	r20
    9dd2:	f9 01       	movw	r30, r18
    9dd4:	20 81       	ld	r18, Z
    9dd6:	2f 93       	push	r18
    9dd8:	2b 2f       	mov	r18, r27
    9dda:	2f 93       	push	r18
    9ddc:	2a 2f       	mov	r18, r26
    9dde:	2f 93       	push	r18
    9de0:	29 2f       	mov	r18, r25
    9de2:	2f 93       	push	r18
    9de4:	8f 93       	push	r24
    9de6:	81 e9       	ldi	r24, 0x91	; 145
    9de8:	99 e0       	ldi	r25, 0x09	; 9
    9dea:	89 2f       	mov	r24, r25
    9dec:	8f 93       	push	r24
    9dee:	81 e9       	ldi	r24, 0x91	; 145
    9df0:	99 e0       	ldi	r25, 0x09	; 9
    9df2:	8f 93       	push	r24
    9df4:	1f 92       	push	r1
    9df6:	80 e8       	ldi	r24, 0x80	; 128
    9df8:	8f 93       	push	r24
    9dfa:	89 eb       	ldi	r24, 0xB9	; 185
    9dfc:	9a e2       	ldi	r25, 0x2A	; 42
    9dfe:	89 2f       	mov	r24, r25
    9e00:	8f 93       	push	r24
    9e02:	89 eb       	ldi	r24, 0xB9	; 185
    9e04:	9a e2       	ldi	r25, 0x2A	; 42
    9e06:	8f 93       	push	r24
    9e08:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    9e0c:	2d b7       	in	r18, 0x3d	; 61
    9e0e:	3e b7       	in	r19, 0x3e	; 62
    9e10:	24 5f       	subi	r18, 0xF4	; 244
    9e12:	3f 4f       	sbci	r19, 0xFF	; 255
    9e14:	cd bf       	out	0x3d, r28	; 61
    9e16:	de bf       	out	0x3e, r29	; 62
    9e18:	f8 01       	movw	r30, r16
    9e1a:	80 83       	st	Z, r24
    9e1c:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9e1e:	ce 01       	movw	r24, r28
    9e20:	8d 58       	subi	r24, 0x8D	; 141
    9e22:	9f 4f       	sbci	r25, 0xFF	; 255
    9e24:	fc 01       	movw	r30, r24
    9e26:	80 81       	ld	r24, Z
    9e28:	91 81       	ldd	r25, Z+1	; 0x01
    9e2a:	81 38       	cpi	r24, 0x81	; 129
    9e2c:	91 05       	cpc	r25, r1
    9e2e:	10 f0       	brcs	.+4      	; 0x9e34 <task_usb+0x10b0>
    9e30:	80 e8       	ldi	r24, 0x80	; 128
    9e32:	90 e0       	ldi	r25, 0x00	; 0
    9e34:	40 e0       	ldi	r20, 0x00	; 0
    9e36:	68 2f       	mov	r22, r24
    9e38:	89 eb       	ldi	r24, 0xB9	; 185
    9e3a:	9a e2       	ldi	r25, 0x2A	; 42
    9e3c:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P4,
    9e40:	ce 01       	movw	r24, r28
    9e42:	81 5a       	subi	r24, 0xA1	; 161
    9e44:	9f 4f       	sbci	r25, 0xFF	; 255
    9e46:	fc 01       	movw	r30, r24
    9e48:	80 81       	ld	r24, Z
    9e4a:	91 81       	ldd	r25, Z+1	; 0x01
    9e4c:	09 2e       	mov	r0, r25
    9e4e:	00 0c       	add	r0, r0
    9e50:	aa 0b       	sbc	r26, r26
    9e52:	bb 0b       	sbc	r27, r27
    9e54:	bc 01       	movw	r22, r24
    9e56:	cd 01       	movw	r24, r26
    9e58:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
    9e5c:	dc 01       	movw	r26, r24
    9e5e:	cb 01       	movw	r24, r22
				l_twi1_gyro_1_temp_deg_100 / 100.f, l_twi1_gyro_1_temp);
    9e60:	20 e0       	ldi	r18, 0x00	; 0
    9e62:	30 e0       	ldi	r19, 0x00	; 0
    9e64:	48 ec       	ldi	r20, 0xC8	; 200
    9e66:	52 e4       	ldi	r21, 0x42	; 66
    9e68:	bc 01       	movw	r22, r24
    9e6a:	cd 01       	movw	r24, r26
    9e6c:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    9e70:	dc 01       	movw	r26, r24
    9e72:	cb 01       	movw	r24, r22

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P4,
    9e74:	8e 01       	movw	r16, r28
    9e76:	0d 58       	subi	r16, 0x8D	; 141
    9e78:	1f 4f       	sbci	r17, 0xFF	; 255
    9e7a:	9e 01       	movw	r18, r28
    9e7c:	23 5a       	subi	r18, 0xA3	; 163
    9e7e:	3f 4f       	sbci	r19, 0xFF	; 255
    9e80:	f9 01       	movw	r30, r18
    9e82:	41 81       	ldd	r20, Z+1	; 0x01
    9e84:	4f 93       	push	r20
    9e86:	f9 01       	movw	r30, r18
    9e88:	20 81       	ld	r18, Z
    9e8a:	2f 93       	push	r18
    9e8c:	2b 2f       	mov	r18, r27
    9e8e:	2f 93       	push	r18
    9e90:	2a 2f       	mov	r18, r26
    9e92:	2f 93       	push	r18
    9e94:	29 2f       	mov	r18, r25
    9e96:	2f 93       	push	r18
    9e98:	8f 93       	push	r24
    9e9a:	89 ea       	ldi	r24, 0xA9	; 169
    9e9c:	99 e0       	ldi	r25, 0x09	; 9
    9e9e:	89 2f       	mov	r24, r25
    9ea0:	8f 93       	push	r24
    9ea2:	89 ea       	ldi	r24, 0xA9	; 169
    9ea4:	99 e0       	ldi	r25, 0x09	; 9
    9ea6:	8f 93       	push	r24
    9ea8:	1f 92       	push	r1
    9eaa:	80 e8       	ldi	r24, 0x80	; 128
    9eac:	8f 93       	push	r24
    9eae:	89 eb       	ldi	r24, 0xB9	; 185
    9eb0:	9a e2       	ldi	r25, 0x2A	; 42
    9eb2:	89 2f       	mov	r24, r25
    9eb4:	8f 93       	push	r24
    9eb6:	89 eb       	ldi	r24, 0xB9	; 185
    9eb8:	9a e2       	ldi	r25, 0x2A	; 42
    9eba:	8f 93       	push	r24
    9ebc:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    9ec0:	2d b7       	in	r18, 0x3d	; 61
    9ec2:	3e b7       	in	r19, 0x3e	; 62
    9ec4:	24 5f       	subi	r18, 0xF4	; 244
    9ec6:	3f 4f       	sbci	r19, 0xFF	; 255
    9ec8:	cd bf       	out	0x3d, r28	; 61
    9eca:	de bf       	out	0x3e, r29	; 62
    9ecc:	f8 01       	movw	r30, r16
    9ece:	80 83       	st	Z, r24
    9ed0:	91 83       	std	Z+1, r25	; 0x01
				l_twi1_gyro_1_temp_deg_100 / 100.f, l_twi1_gyro_1_temp);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9ed2:	ce 01       	movw	r24, r28
    9ed4:	8d 58       	subi	r24, 0x8D	; 141
    9ed6:	9f 4f       	sbci	r25, 0xFF	; 255
    9ed8:	fc 01       	movw	r30, r24
    9eda:	80 81       	ld	r24, Z
    9edc:	91 81       	ldd	r25, Z+1	; 0x01
    9ede:	81 38       	cpi	r24, 0x81	; 129
    9ee0:	91 05       	cpc	r25, r1
    9ee2:	10 f0       	brcs	.+4      	; 0x9ee8 <task_usb+0x1164>
    9ee4:	80 e8       	ldi	r24, 0x80	; 128
    9ee6:	90 e0       	ldi	r25, 0x00	; 0
    9ee8:	40 e0       	ldi	r20, 0x00	; 0
    9eea:	68 2f       	mov	r22, r24
    9eec:	89 eb       	ldi	r24, 0xB9	; 185
    9eee:	9a e2       	ldi	r25, 0x2A	; 42
    9ef0:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				/* Store last time of status line */
				s_usb_last = now;
    9ef4:	89 81       	ldd	r24, Y+1	; 0x01
    9ef6:	9a 81       	ldd	r25, Y+2	; 0x02
    9ef8:	ab 81       	ldd	r26, Y+3	; 0x03
    9efa:	bc 81       	ldd	r27, Y+4	; 0x04
    9efc:	80 93 4f 21 	sts	0x214F, r24	; 0x80214f <s_usb_last.8239>
    9f00:	90 93 50 21 	sts	0x2150, r25	; 0x802150 <s_usb_last.8239+0x1>
    9f04:	a0 93 51 21 	sts	0x2151, r26	; 0x802151 <s_usb_last.8239+0x2>
    9f08:	b0 93 52 21 	sts	0x2152, r27	; 0x802152 <s_usb_last.8239+0x3>
			}
		}
	}
}
    9f0c:	00 00       	nop
    9f0e:	c8 58       	subi	r28, 0x88	; 136
    9f10:	df 4f       	sbci	r29, 0xFF	; 255
    9f12:	cd bf       	out	0x3d, r28	; 61
    9f14:	de bf       	out	0x3e, r29	; 62
    9f16:	df 91       	pop	r29
    9f18:	cf 91       	pop	r28
    9f1a:	1f 91       	pop	r17
    9f1c:	0f 91       	pop	r16
    9f1e:	ff 90       	pop	r15
    9f20:	ef 90       	pop	r14
    9f22:	df 90       	pop	r13
    9f24:	cf 90       	pop	r12
    9f26:	bf 90       	pop	r11
    9f28:	af 90       	pop	r10
    9f2a:	9f 90       	pop	r9
    9f2c:	8f 90       	pop	r8
    9f2e:	7f 90       	pop	r7
    9f30:	6f 90       	pop	r6
    9f32:	5f 90       	pop	r5
    9f34:	4f 90       	pop	r4
    9f36:	3f 90       	pop	r3
    9f38:	2f 90       	pop	r2
    9f3a:	08 95       	ret

00009f3c <nvm_init>:
	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    9f3c:	cf 93       	push	r28
    9f3e:	df 93       	push	r29
    9f40:	1f 92       	push	r1
    9f42:	cd b7       	in	r28, 0x3d	; 61
    9f44:	de b7       	in	r29, 0x3e	; 62
    9f46:	89 83       	std	Y+1, r24	; 0x01
    9f48:	89 81       	ldd	r24, Y+1	; 0x01
    9f4a:	88 2f       	mov	r24, r24
    9f4c:	90 e0       	ldi	r25, 0x00	; 0
    9f4e:	03 97       	sbiw	r24, 0x03	; 3
    9f50:	10 f0       	brcs	.+4      	; 0x9f56 <nvm_init+0x1a>
    9f52:	88 ef       	ldi	r24, 0xF8	; 248
    9f54:	02 c0       	rjmp	.+4      	; 0x9f5a <nvm_init+0x1e>
    9f56:	00 00       	nop
    9f58:	80 e0       	ldi	r24, 0x00	; 0
    9f5a:	0f 90       	pop	r0
    9f5c:	df 91       	pop	r29
    9f5e:	cf 91       	pop	r28
    9f60:	08 95       	ret

00009f62 <nvm_read>:

status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    9f62:	ef 92       	push	r14
    9f64:	ff 92       	push	r15
    9f66:	0f 93       	push	r16
    9f68:	1f 93       	push	r17
    9f6a:	cf 93       	push	r28
    9f6c:	df 93       	push	r29
    9f6e:	cd b7       	in	r28, 0x3d	; 61
    9f70:	de b7       	in	r29, 0x3e	; 62
    9f72:	2b 97       	sbiw	r28, 0x0b	; 11
    9f74:	cd bf       	out	0x3d, r28	; 61
    9f76:	de bf       	out	0x3e, r29	; 62
    9f78:	89 83       	std	Y+1, r24	; 0x01
    9f7a:	4a 83       	std	Y+2, r20	; 0x02
    9f7c:	5b 83       	std	Y+3, r21	; 0x03
    9f7e:	6c 83       	std	Y+4, r22	; 0x04
    9f80:	7d 83       	std	Y+5, r23	; 0x05
    9f82:	2e 83       	std	Y+6, r18	; 0x06
    9f84:	3f 83       	std	Y+7, r19	; 0x07
    9f86:	e8 86       	std	Y+8, r14	; 0x08
    9f88:	f9 86       	std	Y+9, r15	; 0x09
    9f8a:	0a 87       	std	Y+10, r16	; 0x0a
    9f8c:	1b 87       	std	Y+11, r17	; 0x0b
	switch (mem) {
    9f8e:	89 81       	ldd	r24, Y+1	; 0x01
    9f90:	88 2f       	mov	r24, r24
    9f92:	90 e0       	ldi	r25, 0x00	; 0
    9f94:	81 30       	cpi	r24, 0x01	; 1
    9f96:	91 05       	cpc	r25, r1
    9f98:	91 f0       	breq	.+36     	; 0x9fbe <nvm_read+0x5c>
    9f9a:	82 30       	cpi	r24, 0x02	; 2
    9f9c:	91 05       	cpc	r25, r1
    9f9e:	e1 f0       	breq	.+56     	; 0x9fd8 <nvm_read+0x76>
    9fa0:	89 2b       	or	r24, r25
    9fa2:	21 f5       	brne	.+72     	; 0x9fec <nvm_read+0x8a>
	case INT_FLASH:
		nvm_flash_read_buffer((flash_addr_t)address, buffer,
    9fa4:	28 85       	ldd	r18, Y+8	; 0x08
    9fa6:	39 85       	ldd	r19, Y+9	; 0x09
    9fa8:	4e 81       	ldd	r20, Y+6	; 0x06
    9faa:	5f 81       	ldd	r21, Y+7	; 0x07
    9fac:	8a 81       	ldd	r24, Y+2	; 0x02
    9fae:	9b 81       	ldd	r25, Y+3	; 0x03
    9fb0:	ac 81       	ldd	r26, Y+4	; 0x04
    9fb2:	bd 81       	ldd	r27, Y+5	; 0x05
    9fb4:	bc 01       	movw	r22, r24
    9fb6:	cd 01       	movw	r24, r26
    9fb8:	0f 94 e1 2d 	call	0x25bc2	; 0x25bc2 <nvm_flash_read_buffer>
				(uint16_t)len);
		break;
    9fbc:	19 c0       	rjmp	.+50     	; 0x9ff0 <nvm_read+0x8e>

	case INT_USERPAGE:
		nvm_user_sig_read_buffer((flash_addr_t)address, buffer,
    9fbe:	28 85       	ldd	r18, Y+8	; 0x08
    9fc0:	39 85       	ldd	r19, Y+9	; 0x09
    9fc2:	4e 81       	ldd	r20, Y+6	; 0x06
    9fc4:	5f 81       	ldd	r21, Y+7	; 0x07
    9fc6:	8a 81       	ldd	r24, Y+2	; 0x02
    9fc8:	9b 81       	ldd	r25, Y+3	; 0x03
    9fca:	ac 81       	ldd	r26, Y+4	; 0x04
    9fcc:	bd 81       	ldd	r27, Y+5	; 0x05
    9fce:	bc 01       	movw	r22, r24
    9fd0:	cd 01       	movw	r24, r26
    9fd2:	0f 94 26 2e 	call	0x25c4c	; 0x25c4c <nvm_user_sig_read_buffer>
				(uint16_t)len);
		break;
    9fd6:	0c c0       	rjmp	.+24     	; 0x9ff0 <nvm_read+0x8e>

	case INT_EEPROM:
		nvm_eeprom_read_buffer((eeprom_addr_t)address, buffer,
    9fd8:	48 85       	ldd	r20, Y+8	; 0x08
    9fda:	59 85       	ldd	r21, Y+9	; 0x09
    9fdc:	8a 81       	ldd	r24, Y+2	; 0x02
    9fde:	9b 81       	ldd	r25, Y+3	; 0x03
    9fe0:	2e 81       	ldd	r18, Y+6	; 0x06
    9fe2:	3f 81       	ldd	r19, Y+7	; 0x07
    9fe4:	b9 01       	movw	r22, r18
    9fe6:	0f 94 b0 2c 	call	0x25960	; 0x25960 <nvm_eeprom_read_buffer>
				(uint16_t)len);
		break;
    9fea:	02 c0       	rjmp	.+4      	; 0x9ff0 <nvm_read+0x8e>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    9fec:	88 ef       	ldi	r24, 0xF8	; 248
    9fee:	01 c0       	rjmp	.+2      	; 0x9ff2 <nvm_read+0x90>
	}

	return STATUS_OK;
    9ff0:	80 e0       	ldi	r24, 0x00	; 0
}
    9ff2:	2b 96       	adiw	r28, 0x0b	; 11
    9ff4:	cd bf       	out	0x3d, r28	; 61
    9ff6:	de bf       	out	0x3e, r29	; 62
    9ff8:	df 91       	pop	r29
    9ffa:	cf 91       	pop	r28
    9ffc:	1f 91       	pop	r17
    9ffe:	0f 91       	pop	r16
    a000:	ff 90       	pop	r15
    a002:	ef 90       	pop	r14
    a004:	08 95       	ret

0000a006 <nvm_write>:

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    a006:	ef 92       	push	r14
    a008:	ff 92       	push	r15
    a00a:	0f 93       	push	r16
    a00c:	1f 93       	push	r17
    a00e:	cf 93       	push	r28
    a010:	df 93       	push	r29
    a012:	cd b7       	in	r28, 0x3d	; 61
    a014:	de b7       	in	r29, 0x3e	; 62
    a016:	2b 97       	sbiw	r28, 0x0b	; 11
    a018:	cd bf       	out	0x3d, r28	; 61
    a01a:	de bf       	out	0x3e, r29	; 62
    a01c:	89 83       	std	Y+1, r24	; 0x01
    a01e:	4a 83       	std	Y+2, r20	; 0x02
    a020:	5b 83       	std	Y+3, r21	; 0x03
    a022:	6c 83       	std	Y+4, r22	; 0x04
    a024:	7d 83       	std	Y+5, r23	; 0x05
    a026:	2e 83       	std	Y+6, r18	; 0x06
    a028:	3f 83       	std	Y+7, r19	; 0x07
    a02a:	e8 86       	std	Y+8, r14	; 0x08
    a02c:	f9 86       	std	Y+9, r15	; 0x09
    a02e:	0a 87       	std	Y+10, r16	; 0x0a
    a030:	1b 87       	std	Y+11, r17	; 0x0b
	switch (mem) {
    a032:	89 81       	ldd	r24, Y+1	; 0x01
    a034:	88 2f       	mov	r24, r24
    a036:	90 e0       	ldi	r25, 0x00	; 0
    a038:	81 30       	cpi	r24, 0x01	; 1
    a03a:	91 05       	cpc	r25, r1
    a03c:	99 f0       	breq	.+38     	; 0xa064 <nvm_write+0x5e>
    a03e:	82 30       	cpi	r24, 0x02	; 2
    a040:	91 05       	cpc	r25, r1
    a042:	f1 f0       	breq	.+60     	; 0xa080 <nvm_write+0x7a>
    a044:	89 2b       	or	r24, r25
    a046:	31 f5       	brne	.+76     	; 0xa094 <nvm_write+0x8e>
	case INT_FLASH:
		nvm_flash_erase_and_write_buffer((flash_addr_t)address,
    a048:	28 85       	ldd	r18, Y+8	; 0x08
    a04a:	39 85       	ldd	r19, Y+9	; 0x09
    a04c:	4e 81       	ldd	r20, Y+6	; 0x06
    a04e:	5f 81       	ldd	r21, Y+7	; 0x07
    a050:	8a 81       	ldd	r24, Y+2	; 0x02
    a052:	9b 81       	ldd	r25, Y+3	; 0x03
    a054:	ac 81       	ldd	r26, Y+4	; 0x04
    a056:	bd 81       	ldd	r27, Y+5	; 0x05
    a058:	01 e0       	ldi	r16, 0x01	; 1
    a05a:	bc 01       	movw	r22, r24
    a05c:	cd 01       	movw	r24, r26
    a05e:	0f 94 0b 2f 	call	0x25e16	; 0x25e16 <nvm_flash_erase_and_write_buffer>
				(const void *)buffer, len, true);
		break;
    a062:	1a c0       	rjmp	.+52     	; 0xa098 <nvm_write+0x92>

	case INT_USERPAGE:
		nvm_user_sig_write_buffer((flash_addr_t)address,
    a064:	28 85       	ldd	r18, Y+8	; 0x08
    a066:	39 85       	ldd	r19, Y+9	; 0x09
    a068:	4e 81       	ldd	r20, Y+6	; 0x06
    a06a:	5f 81       	ldd	r21, Y+7	; 0x07
    a06c:	8a 81       	ldd	r24, Y+2	; 0x02
    a06e:	9b 81       	ldd	r25, Y+3	; 0x03
    a070:	ac 81       	ldd	r26, Y+4	; 0x04
    a072:	bd 81       	ldd	r27, Y+5	; 0x05
    a074:	01 e0       	ldi	r16, 0x01	; 1
    a076:	bc 01       	movw	r22, r24
    a078:	cd 01       	movw	r24, r26
    a07a:	0f 94 5d 2e 	call	0x25cba	; 0x25cba <nvm_user_sig_write_buffer>
				(const void *)buffer, len, true);
		break;
    a07e:	0c c0       	rjmp	.+24     	; 0xa098 <nvm_write+0x92>

	case INT_EEPROM:
		nvm_eeprom_erase_and_write_buffer((eeprom_addr_t)address,
    a080:	48 85       	ldd	r20, Y+8	; 0x08
    a082:	59 85       	ldd	r21, Y+9	; 0x09
    a084:	8a 81       	ldd	r24, Y+2	; 0x02
    a086:	9b 81       	ldd	r25, Y+3	; 0x03
    a088:	2e 81       	ldd	r18, Y+6	; 0x06
    a08a:	3f 81       	ldd	r19, Y+7	; 0x07
    a08c:	b9 01       	movw	r22, r18
    a08e:	0f 94 07 2d 	call	0x25a0e	; 0x25a0e <nvm_eeprom_erase_and_write_buffer>
				(const void *)buffer, len);
		break;
    a092:	02 c0       	rjmp	.+4      	; 0xa098 <nvm_write+0x92>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    a094:	88 ef       	ldi	r24, 0xF8	; 248
    a096:	01 c0       	rjmp	.+2      	; 0xa09a <nvm_write+0x94>
	}

	return STATUS_OK;
    a098:	80 e0       	ldi	r24, 0x00	; 0
}
    a09a:	2b 96       	adiw	r28, 0x0b	; 11
    a09c:	cd bf       	out	0x3d, r28	; 61
    a09e:	de bf       	out	0x3e, r29	; 62
    a0a0:	df 91       	pop	r29
    a0a2:	cf 91       	pop	r28
    a0a4:	1f 91       	pop	r17
    a0a6:	0f 91       	pop	r16
    a0a8:	ff 90       	pop	r15
    a0aa:	ef 90       	pop	r14
    a0ac:	08 95       	ret

0000a0ae <calendar_leapyear>:
				(SECS_PER_MINUTE * min)), date_out);
	} else {
		calendar_timestamp_to_date((timestamp + (SECS_PER_HOUR * hour) -
				(SECS_PER_MINUTE * min)), date_out);
	}
}
    a0ae:	cf 93       	push	r28
    a0b0:	df 93       	push	r29
    a0b2:	1f 92       	push	r1
    a0b4:	1f 92       	push	r1
    a0b6:	cd b7       	in	r28, 0x3d	; 61
    a0b8:	de b7       	in	r29, 0x3e	; 62
    a0ba:	89 83       	std	Y+1, r24	; 0x01
    a0bc:	9a 83       	std	Y+2, r25	; 0x02
    a0be:	89 81       	ldd	r24, Y+1	; 0x01
    a0c0:	9a 81       	ldd	r25, Y+2	; 0x02
    a0c2:	83 70       	andi	r24, 0x03	; 3
    a0c4:	99 27       	eor	r25, r25
    a0c6:	89 2b       	or	r24, r25
    a0c8:	c9 f5       	brne	.+114    	; 0xa13c <calendar_leapyear+0x8e>
    a0ca:	49 81       	ldd	r20, Y+1	; 0x01
    a0cc:	5a 81       	ldd	r21, Y+2	; 0x02
    a0ce:	ca 01       	movw	r24, r20
    a0d0:	96 95       	lsr	r25
    a0d2:	87 95       	ror	r24
    a0d4:	96 95       	lsr	r25
    a0d6:	87 95       	ror	r24
    a0d8:	9c 01       	movw	r18, r24
    a0da:	ab e7       	ldi	r26, 0x7B	; 123
    a0dc:	b4 e1       	ldi	r27, 0x14	; 20
    a0de:	0f 94 a8 38 	call	0x27150	; 0x27150 <__umulhisi3>
    a0e2:	96 95       	lsr	r25
    a0e4:	87 95       	ror	r24
    a0e6:	64 e6       	ldi	r22, 0x64	; 100
    a0e8:	68 9f       	mul	r22, r24
    a0ea:	90 01       	movw	r18, r0
    a0ec:	69 9f       	mul	r22, r25
    a0ee:	30 0d       	add	r19, r0
    a0f0:	11 24       	eor	r1, r1
    a0f2:	ca 01       	movw	r24, r20
    a0f4:	82 1b       	sub	r24, r18
    a0f6:	93 0b       	sbc	r25, r19
    a0f8:	89 2b       	or	r24, r25
    a0fa:	f1 f4       	brne	.+60     	; 0xa138 <calendar_leapyear+0x8a>
    a0fc:	49 81       	ldd	r20, Y+1	; 0x01
    a0fe:	5a 81       	ldd	r21, Y+2	; 0x02
    a100:	ca 01       	movw	r24, r20
    a102:	92 95       	swap	r25
    a104:	82 95       	swap	r24
    a106:	8f 70       	andi	r24, 0x0F	; 15
    a108:	89 27       	eor	r24, r25
    a10a:	9f 70       	andi	r25, 0x0F	; 15
    a10c:	89 27       	eor	r24, r25
    a10e:	9c 01       	movw	r18, r24
    a110:	ae e3       	ldi	r26, 0x3E	; 62
    a112:	ba e0       	ldi	r27, 0x0A	; 10
    a114:	0f 94 a8 38 	call	0x27150	; 0x27150 <__umulhisi3>
    a118:	bc 01       	movw	r22, r24
    a11a:	20 e9       	ldi	r18, 0x90	; 144
    a11c:	31 e0       	ldi	r19, 0x01	; 1
    a11e:	62 9f       	mul	r22, r18
    a120:	c0 01       	movw	r24, r0
    a122:	63 9f       	mul	r22, r19
    a124:	90 0d       	add	r25, r0
    a126:	72 9f       	mul	r23, r18
    a128:	90 0d       	add	r25, r0
    a12a:	11 24       	eor	r1, r1
    a12c:	9a 01       	movw	r18, r20
    a12e:	28 1b       	sub	r18, r24
    a130:	39 0b       	sbc	r19, r25
    a132:	c9 01       	movw	r24, r18
    a134:	89 2b       	or	r24, r25
    a136:	11 f4       	brne	.+4      	; 0xa13c <calendar_leapyear+0x8e>
    a138:	81 e0       	ldi	r24, 0x01	; 1
    a13a:	01 c0       	rjmp	.+2      	; 0xa13e <calendar_leapyear+0x90>
    a13c:	80 e0       	ldi	r24, 0x00	; 0
    a13e:	0f 90       	pop	r0
    a140:	0f 90       	pop	r0
    a142:	df 91       	pop	r29
    a144:	cf 91       	pop	r28
    a146:	08 95       	ret

0000a148 <calendar_yearsize>:
    a148:	cf 93       	push	r28
    a14a:	df 93       	push	r29
    a14c:	1f 92       	push	r1
    a14e:	1f 92       	push	r1
    a150:	cd b7       	in	r28, 0x3d	; 61
    a152:	de b7       	in	r29, 0x3e	; 62
    a154:	89 83       	std	Y+1, r24	; 0x01
    a156:	9a 83       	std	Y+2, r25	; 0x02
    a158:	89 81       	ldd	r24, Y+1	; 0x01
    a15a:	9a 81       	ldd	r25, Y+2	; 0x02
    a15c:	a8 df       	rcall	.-176    	; 0xa0ae <calendar_leapyear>
    a15e:	88 23       	and	r24, r24
    a160:	19 f0       	breq	.+6      	; 0xa168 <calendar_yearsize+0x20>
    a162:	8e e6       	ldi	r24, 0x6E	; 110
    a164:	91 e0       	ldi	r25, 0x01	; 1
    a166:	02 c0       	rjmp	.+4      	; 0xa16c <calendar_yearsize+0x24>
    a168:	8d e6       	ldi	r24, 0x6D	; 109
    a16a:	91 e0       	ldi	r25, 0x01	; 1
    a16c:	0f 90       	pop	r0
    a16e:	0f 90       	pop	r0
    a170:	df 91       	pop	r29
    a172:	cf 91       	pop	r28
    a174:	08 95       	ret

0000a176 <calendar_is_date_valid>:
    a176:	1f 93       	push	r17
    a178:	cf 93       	push	r28
    a17a:	df 93       	push	r29
    a17c:	1f 92       	push	r1
    a17e:	1f 92       	push	r1
    a180:	cd b7       	in	r28, 0x3d	; 61
    a182:	de b7       	in	r29, 0x3e	; 62
    a184:	89 83       	std	Y+1, r24	; 0x01
    a186:	9a 83       	std	Y+2, r25	; 0x02
    a188:	89 81       	ldd	r24, Y+1	; 0x01
    a18a:	9a 81       	ldd	r25, Y+2	; 0x02
    a18c:	fc 01       	movw	r30, r24
    a18e:	80 81       	ld	r24, Z
    a190:	8c 33       	cpi	r24, 0x3C	; 60
    a192:	60 f4       	brcc	.+24     	; 0xa1ac <calendar_is_date_valid+0x36>
    a194:	89 81       	ldd	r24, Y+1	; 0x01
    a196:	9a 81       	ldd	r25, Y+2	; 0x02
    a198:	fc 01       	movw	r30, r24
    a19a:	81 81       	ldd	r24, Z+1	; 0x01
    a19c:	8c 33       	cpi	r24, 0x3C	; 60
    a19e:	30 f4       	brcc	.+12     	; 0xa1ac <calendar_is_date_valid+0x36>
    a1a0:	89 81       	ldd	r24, Y+1	; 0x01
    a1a2:	9a 81       	ldd	r25, Y+2	; 0x02
    a1a4:	fc 01       	movw	r30, r24
    a1a6:	82 81       	ldd	r24, Z+2	; 0x02
    a1a8:	88 31       	cpi	r24, 0x18	; 24
    a1aa:	10 f0       	brcs	.+4      	; 0xa1b0 <calendar_is_date_valid+0x3a>
    a1ac:	80 e0       	ldi	r24, 0x00	; 0
    a1ae:	46 c0       	rjmp	.+140    	; 0xa23c <calendar_is_date_valid+0xc6>
    a1b0:	89 81       	ldd	r24, Y+1	; 0x01
    a1b2:	9a 81       	ldd	r25, Y+2	; 0x02
    a1b4:	fc 01       	movw	r30, r24
    a1b6:	84 81       	ldd	r24, Z+4	; 0x04
    a1b8:	8c 30       	cpi	r24, 0x0C	; 12
    a1ba:	30 f4       	brcc	.+12     	; 0xa1c8 <calendar_is_date_valid+0x52>
    a1bc:	89 81       	ldd	r24, Y+1	; 0x01
    a1be:	9a 81       	ldd	r25, Y+2	; 0x02
    a1c0:	fc 01       	movw	r30, r24
    a1c2:	83 81       	ldd	r24, Z+3	; 0x03
    a1c4:	8f 31       	cpi	r24, 0x1F	; 31
    a1c6:	10 f0       	brcs	.+4      	; 0xa1cc <calendar_is_date_valid+0x56>
    a1c8:	80 e0       	ldi	r24, 0x00	; 0
    a1ca:	38 c0       	rjmp	.+112    	; 0xa23c <calendar_is_date_valid+0xc6>
    a1cc:	89 81       	ldd	r24, Y+1	; 0x01
    a1ce:	9a 81       	ldd	r25, Y+2	; 0x02
    a1d0:	fc 01       	movw	r30, r24
    a1d2:	13 81       	ldd	r17, Z+3	; 0x03
    a1d4:	89 81       	ldd	r24, Y+1	; 0x01
    a1d6:	9a 81       	ldd	r25, Y+2	; 0x02
    a1d8:	fc 01       	movw	r30, r24
    a1da:	85 81       	ldd	r24, Z+5	; 0x05
    a1dc:	96 81       	ldd	r25, Z+6	; 0x06
    a1de:	67 df       	rcall	.-306    	; 0xa0ae <calendar_leapyear>
    a1e0:	28 2f       	mov	r18, r24
    a1e2:	30 e0       	ldi	r19, 0x00	; 0
    a1e4:	89 81       	ldd	r24, Y+1	; 0x01
    a1e6:	9a 81       	ldd	r25, Y+2	; 0x02
    a1e8:	fc 01       	movw	r30, r24
    a1ea:	84 81       	ldd	r24, Z+4	; 0x04
    a1ec:	48 2f       	mov	r20, r24
    a1ee:	50 e0       	ldi	r21, 0x00	; 0
    a1f0:	c9 01       	movw	r24, r18
    a1f2:	88 0f       	add	r24, r24
    a1f4:	99 1f       	adc	r25, r25
    a1f6:	82 0f       	add	r24, r18
    a1f8:	93 1f       	adc	r25, r19
    a1fa:	88 0f       	add	r24, r24
    a1fc:	99 1f       	adc	r25, r25
    a1fe:	88 0f       	add	r24, r24
    a200:	99 1f       	adc	r25, r25
    a202:	84 0f       	add	r24, r20
    a204:	95 1f       	adc	r25, r21
    a206:	86 5e       	subi	r24, 0xE6	; 230
    a208:	9e 4d       	sbci	r25, 0xDE	; 222
    a20a:	fc 01       	movw	r30, r24
    a20c:	80 81       	ld	r24, Z
    a20e:	18 17       	cp	r17, r24
    a210:	10 f0       	brcs	.+4      	; 0xa216 <calendar_is_date_valid+0xa0>
    a212:	80 e0       	ldi	r24, 0x00	; 0
    a214:	13 c0       	rjmp	.+38     	; 0xa23c <calendar_is_date_valid+0xc6>
    a216:	89 81       	ldd	r24, Y+1	; 0x01
    a218:	9a 81       	ldd	r25, Y+2	; 0x02
    a21a:	fc 01       	movw	r30, r24
    a21c:	85 81       	ldd	r24, Z+5	; 0x05
    a21e:	96 81       	ldd	r25, Z+6	; 0x06
    a220:	82 3b       	cpi	r24, 0xB2	; 178
    a222:	97 40       	sbci	r25, 0x07	; 7
    a224:	40 f0       	brcs	.+16     	; 0xa236 <calendar_is_date_valid+0xc0>
    a226:	89 81       	ldd	r24, Y+1	; 0x01
    a228:	9a 81       	ldd	r25, Y+2	; 0x02
    a22a:	fc 01       	movw	r30, r24
    a22c:	85 81       	ldd	r24, Z+5	; 0x05
    a22e:	96 81       	ldd	r25, Z+6	; 0x06
    a230:	8a 33       	cpi	r24, 0x3A	; 58
    a232:	98 40       	sbci	r25, 0x08	; 8
    a234:	10 f0       	brcs	.+4      	; 0xa23a <calendar_is_date_valid+0xc4>
    a236:	80 e0       	ldi	r24, 0x00	; 0
    a238:	01 c0       	rjmp	.+2      	; 0xa23c <calendar_is_date_valid+0xc6>
    a23a:	81 e0       	ldi	r24, 0x01	; 1
    a23c:	0f 90       	pop	r0
    a23e:	0f 90       	pop	r0
    a240:	df 91       	pop	r29
    a242:	cf 91       	pop	r28
    a244:	1f 91       	pop	r17
    a246:	08 95       	ret

0000a248 <calendar_timestamp_to_date>:
    a248:	ef 92       	push	r14
    a24a:	ff 92       	push	r15
    a24c:	0f 93       	push	r16
    a24e:	1f 93       	push	r17
    a250:	cf 93       	push	r28
    a252:	df 93       	push	r29
    a254:	cd b7       	in	r28, 0x3d	; 61
    a256:	de b7       	in	r29, 0x3e	; 62
    a258:	2e 97       	sbiw	r28, 0x0e	; 14
    a25a:	cd bf       	out	0x3d, r28	; 61
    a25c:	de bf       	out	0x3e, r29	; 62
    a25e:	69 87       	std	Y+9, r22	; 0x09
    a260:	7a 87       	std	Y+10, r23	; 0x0a
    a262:	8b 87       	std	Y+11, r24	; 0x0b
    a264:	9c 87       	std	Y+12, r25	; 0x0c
    a266:	4d 87       	std	Y+13, r20	; 0x0d
    a268:	5e 87       	std	Y+14, r21	; 0x0e
    a26a:	8d 85       	ldd	r24, Y+13	; 0x0d
    a26c:	9e 85       	ldd	r25, Y+14	; 0x0e
    a26e:	22 eb       	ldi	r18, 0xB2	; 178
    a270:	37 e0       	ldi	r19, 0x07	; 7
    a272:	fc 01       	movw	r30, r24
    a274:	25 83       	std	Z+5, r18	; 0x05
    a276:	36 83       	std	Z+6, r19	; 0x06
    a278:	8d 85       	ldd	r24, Y+13	; 0x0d
    a27a:	9e 85       	ldd	r25, Y+14	; 0x0e
    a27c:	fc 01       	movw	r30, r24
    a27e:	14 82       	std	Z+4, r1	; 0x04
    a280:	89 85       	ldd	r24, Y+9	; 0x09
    a282:	9a 85       	ldd	r25, Y+10	; 0x0a
    a284:	ab 85       	ldd	r26, Y+11	; 0x0b
    a286:	bc 85       	ldd	r27, Y+12	; 0x0c
    a288:	20 e8       	ldi	r18, 0x80	; 128
    a28a:	31 e5       	ldi	r19, 0x51	; 81
    a28c:	41 e0       	ldi	r20, 0x01	; 1
    a28e:	50 e0       	ldi	r21, 0x00	; 0
    a290:	bc 01       	movw	r22, r24
    a292:	cd 01       	movw	r24, r26
    a294:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
    a298:	dc 01       	movw	r26, r24
    a29a:	cb 01       	movw	r24, r22
    a29c:	8d 83       	std	Y+5, r24	; 0x05
    a29e:	9e 83       	std	Y+6, r25	; 0x06
    a2a0:	af 83       	std	Y+7, r26	; 0x07
    a2a2:	b8 87       	std	Y+8, r27	; 0x08
    a2a4:	89 85       	ldd	r24, Y+9	; 0x09
    a2a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    a2a8:	ab 85       	ldd	r26, Y+11	; 0x0b
    a2aa:	bc 85       	ldd	r27, Y+12	; 0x0c
    a2ac:	20 e8       	ldi	r18, 0x80	; 128
    a2ae:	31 e5       	ldi	r19, 0x51	; 81
    a2b0:	41 e0       	ldi	r20, 0x01	; 1
    a2b2:	50 e0       	ldi	r21, 0x00	; 0
    a2b4:	bc 01       	movw	r22, r24
    a2b6:	cd 01       	movw	r24, r26
    a2b8:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
    a2bc:	da 01       	movw	r26, r20
    a2be:	c9 01       	movw	r24, r18
    a2c0:	89 83       	std	Y+1, r24	; 0x01
    a2c2:	9a 83       	std	Y+2, r25	; 0x02
    a2c4:	ab 83       	std	Y+3, r26	; 0x03
    a2c6:	bc 83       	std	Y+4, r27	; 0x04
    a2c8:	8d 81       	ldd	r24, Y+5	; 0x05
    a2ca:	9e 81       	ldd	r25, Y+6	; 0x06
    a2cc:	af 81       	ldd	r26, Y+7	; 0x07
    a2ce:	b8 85       	ldd	r27, Y+8	; 0x08
    a2d0:	2c e3       	ldi	r18, 0x3C	; 60
    a2d2:	30 e0       	ldi	r19, 0x00	; 0
    a2d4:	40 e0       	ldi	r20, 0x00	; 0
    a2d6:	50 e0       	ldi	r21, 0x00	; 0
    a2d8:	bc 01       	movw	r22, r24
    a2da:	cd 01       	movw	r24, r26
    a2dc:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
    a2e0:	dc 01       	movw	r26, r24
    a2e2:	cb 01       	movw	r24, r22
    a2e4:	28 2f       	mov	r18, r24
    a2e6:	8d 85       	ldd	r24, Y+13	; 0x0d
    a2e8:	9e 85       	ldd	r25, Y+14	; 0x0e
    a2ea:	fc 01       	movw	r30, r24
    a2ec:	20 83       	st	Z, r18
    a2ee:	8d 81       	ldd	r24, Y+5	; 0x05
    a2f0:	9e 81       	ldd	r25, Y+6	; 0x06
    a2f2:	af 81       	ldd	r26, Y+7	; 0x07
    a2f4:	b8 85       	ldd	r27, Y+8	; 0x08
    a2f6:	20 e1       	ldi	r18, 0x10	; 16
    a2f8:	3e e0       	ldi	r19, 0x0E	; 14
    a2fa:	40 e0       	ldi	r20, 0x00	; 0
    a2fc:	50 e0       	ldi	r21, 0x00	; 0
    a2fe:	bc 01       	movw	r22, r24
    a300:	cd 01       	movw	r24, r26
    a302:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
    a306:	dc 01       	movw	r26, r24
    a308:	cb 01       	movw	r24, r22
    a30a:	2c e3       	ldi	r18, 0x3C	; 60
    a30c:	30 e0       	ldi	r19, 0x00	; 0
    a30e:	40 e0       	ldi	r20, 0x00	; 0
    a310:	50 e0       	ldi	r21, 0x00	; 0
    a312:	bc 01       	movw	r22, r24
    a314:	cd 01       	movw	r24, r26
    a316:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
    a31a:	da 01       	movw	r26, r20
    a31c:	c9 01       	movw	r24, r18
    a31e:	28 2f       	mov	r18, r24
    a320:	8d 85       	ldd	r24, Y+13	; 0x0d
    a322:	9e 85       	ldd	r25, Y+14	; 0x0e
    a324:	fc 01       	movw	r30, r24
    a326:	21 83       	std	Z+1, r18	; 0x01
    a328:	8d 81       	ldd	r24, Y+5	; 0x05
    a32a:	9e 81       	ldd	r25, Y+6	; 0x06
    a32c:	af 81       	ldd	r26, Y+7	; 0x07
    a32e:	b8 85       	ldd	r27, Y+8	; 0x08
    a330:	20 e1       	ldi	r18, 0x10	; 16
    a332:	3e e0       	ldi	r19, 0x0E	; 14
    a334:	40 e0       	ldi	r20, 0x00	; 0
    a336:	50 e0       	ldi	r21, 0x00	; 0
    a338:	bc 01       	movw	r22, r24
    a33a:	cd 01       	movw	r24, r26
    a33c:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
    a340:	da 01       	movw	r26, r20
    a342:	c9 01       	movw	r24, r18
    a344:	28 2f       	mov	r18, r24
    a346:	8d 85       	ldd	r24, Y+13	; 0x0d
    a348:	9e 85       	ldd	r25, Y+14	; 0x0e
    a34a:	fc 01       	movw	r30, r24
    a34c:	22 83       	std	Z+2, r18	; 0x02
    a34e:	89 81       	ldd	r24, Y+1	; 0x01
    a350:	9a 81       	ldd	r25, Y+2	; 0x02
    a352:	ab 81       	ldd	r26, Y+3	; 0x03
    a354:	bc 81       	ldd	r27, Y+4	; 0x04
    a356:	04 96       	adiw	r24, 0x04	; 4
    a358:	a1 1d       	adc	r26, r1
    a35a:	b1 1d       	adc	r27, r1
    a35c:	27 e0       	ldi	r18, 0x07	; 7
    a35e:	30 e0       	ldi	r19, 0x00	; 0
    a360:	40 e0       	ldi	r20, 0x00	; 0
    a362:	50 e0       	ldi	r21, 0x00	; 0
    a364:	bc 01       	movw	r22, r24
    a366:	cd 01       	movw	r24, r26
    a368:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
    a36c:	dc 01       	movw	r26, r24
    a36e:	cb 01       	movw	r24, r22
    a370:	28 2f       	mov	r18, r24
    a372:	8d 85       	ldd	r24, Y+13	; 0x0d
    a374:	9e 85       	ldd	r25, Y+14	; 0x0e
    a376:	fc 01       	movw	r30, r24
    a378:	27 83       	std	Z+7, r18	; 0x07
    a37a:	26 c0       	rjmp	.+76     	; 0xa3c8 <calendar_timestamp_to_date+0x180>
    a37c:	8d 85       	ldd	r24, Y+13	; 0x0d
    a37e:	9e 85       	ldd	r25, Y+14	; 0x0e
    a380:	fc 01       	movw	r30, r24
    a382:	85 81       	ldd	r24, Z+5	; 0x05
    a384:	96 81       	ldd	r25, Z+6	; 0x06
    a386:	e0 de       	rcall	.-576    	; 0xa148 <calendar_yearsize>
    a388:	cc 01       	movw	r24, r24
    a38a:	a0 e0       	ldi	r26, 0x00	; 0
    a38c:	b0 e0       	ldi	r27, 0x00	; 0
    a38e:	29 81       	ldd	r18, Y+1	; 0x01
    a390:	3a 81       	ldd	r19, Y+2	; 0x02
    a392:	4b 81       	ldd	r20, Y+3	; 0x03
    a394:	5c 81       	ldd	r21, Y+4	; 0x04
    a396:	79 01       	movw	r14, r18
    a398:	8a 01       	movw	r16, r20
    a39a:	e8 1a       	sub	r14, r24
    a39c:	f9 0a       	sbc	r15, r25
    a39e:	0a 0b       	sbc	r16, r26
    a3a0:	1b 0b       	sbc	r17, r27
    a3a2:	d8 01       	movw	r26, r16
    a3a4:	c7 01       	movw	r24, r14
    a3a6:	89 83       	std	Y+1, r24	; 0x01
    a3a8:	9a 83       	std	Y+2, r25	; 0x02
    a3aa:	ab 83       	std	Y+3, r26	; 0x03
    a3ac:	bc 83       	std	Y+4, r27	; 0x04
    a3ae:	8d 85       	ldd	r24, Y+13	; 0x0d
    a3b0:	9e 85       	ldd	r25, Y+14	; 0x0e
    a3b2:	fc 01       	movw	r30, r24
    a3b4:	85 81       	ldd	r24, Z+5	; 0x05
    a3b6:	96 81       	ldd	r25, Z+6	; 0x06
    a3b8:	9c 01       	movw	r18, r24
    a3ba:	2f 5f       	subi	r18, 0xFF	; 255
    a3bc:	3f 4f       	sbci	r19, 0xFF	; 255
    a3be:	8d 85       	ldd	r24, Y+13	; 0x0d
    a3c0:	9e 85       	ldd	r25, Y+14	; 0x0e
    a3c2:	fc 01       	movw	r30, r24
    a3c4:	25 83       	std	Z+5, r18	; 0x05
    a3c6:	36 83       	std	Z+6, r19	; 0x06
    a3c8:	8d 85       	ldd	r24, Y+13	; 0x0d
    a3ca:	9e 85       	ldd	r25, Y+14	; 0x0e
    a3cc:	fc 01       	movw	r30, r24
    a3ce:	85 81       	ldd	r24, Z+5	; 0x05
    a3d0:	96 81       	ldd	r25, Z+6	; 0x06
    a3d2:	ba de       	rcall	.-652    	; 0xa148 <calendar_yearsize>
    a3d4:	9c 01       	movw	r18, r24
    a3d6:	40 e0       	ldi	r20, 0x00	; 0
    a3d8:	50 e0       	ldi	r21, 0x00	; 0
    a3da:	89 81       	ldd	r24, Y+1	; 0x01
    a3dc:	9a 81       	ldd	r25, Y+2	; 0x02
    a3de:	ab 81       	ldd	r26, Y+3	; 0x03
    a3e0:	bc 81       	ldd	r27, Y+4	; 0x04
    a3e2:	82 17       	cp	r24, r18
    a3e4:	93 07       	cpc	r25, r19
    a3e6:	a4 07       	cpc	r26, r20
    a3e8:	b5 07       	cpc	r27, r21
    a3ea:	40 f6       	brcc	.-112    	; 0xa37c <calendar_timestamp_to_date+0x134>
    a3ec:	3b c0       	rjmp	.+118    	; 0xa464 <calendar_timestamp_to_date+0x21c>
    a3ee:	8d 85       	ldd	r24, Y+13	; 0x0d
    a3f0:	9e 85       	ldd	r25, Y+14	; 0x0e
    a3f2:	fc 01       	movw	r30, r24
    a3f4:	85 81       	ldd	r24, Z+5	; 0x05
    a3f6:	96 81       	ldd	r25, Z+6	; 0x06
    a3f8:	5a de       	rcall	.-844    	; 0xa0ae <calendar_leapyear>
    a3fa:	28 2f       	mov	r18, r24
    a3fc:	30 e0       	ldi	r19, 0x00	; 0
    a3fe:	8d 85       	ldd	r24, Y+13	; 0x0d
    a400:	9e 85       	ldd	r25, Y+14	; 0x0e
    a402:	fc 01       	movw	r30, r24
    a404:	84 81       	ldd	r24, Z+4	; 0x04
    a406:	48 2f       	mov	r20, r24
    a408:	50 e0       	ldi	r21, 0x00	; 0
    a40a:	c9 01       	movw	r24, r18
    a40c:	88 0f       	add	r24, r24
    a40e:	99 1f       	adc	r25, r25
    a410:	82 0f       	add	r24, r18
    a412:	93 1f       	adc	r25, r19
    a414:	88 0f       	add	r24, r24
    a416:	99 1f       	adc	r25, r25
    a418:	88 0f       	add	r24, r24
    a41a:	99 1f       	adc	r25, r25
    a41c:	84 0f       	add	r24, r20
    a41e:	95 1f       	adc	r25, r21
    a420:	86 5e       	subi	r24, 0xE6	; 230
    a422:	9e 4d       	sbci	r25, 0xDE	; 222
    a424:	fc 01       	movw	r30, r24
    a426:	80 81       	ld	r24, Z
    a428:	88 2f       	mov	r24, r24
    a42a:	90 e0       	ldi	r25, 0x00	; 0
    a42c:	a0 e0       	ldi	r26, 0x00	; 0
    a42e:	b0 e0       	ldi	r27, 0x00	; 0
    a430:	29 81       	ldd	r18, Y+1	; 0x01
    a432:	3a 81       	ldd	r19, Y+2	; 0x02
    a434:	4b 81       	ldd	r20, Y+3	; 0x03
    a436:	5c 81       	ldd	r21, Y+4	; 0x04
    a438:	79 01       	movw	r14, r18
    a43a:	8a 01       	movw	r16, r20
    a43c:	e8 1a       	sub	r14, r24
    a43e:	f9 0a       	sbc	r15, r25
    a440:	0a 0b       	sbc	r16, r26
    a442:	1b 0b       	sbc	r17, r27
    a444:	d8 01       	movw	r26, r16
    a446:	c7 01       	movw	r24, r14
    a448:	89 83       	std	Y+1, r24	; 0x01
    a44a:	9a 83       	std	Y+2, r25	; 0x02
    a44c:	ab 83       	std	Y+3, r26	; 0x03
    a44e:	bc 83       	std	Y+4, r27	; 0x04
    a450:	8d 85       	ldd	r24, Y+13	; 0x0d
    a452:	9e 85       	ldd	r25, Y+14	; 0x0e
    a454:	fc 01       	movw	r30, r24
    a456:	84 81       	ldd	r24, Z+4	; 0x04
    a458:	21 e0       	ldi	r18, 0x01	; 1
    a45a:	28 0f       	add	r18, r24
    a45c:	8d 85       	ldd	r24, Y+13	; 0x0d
    a45e:	9e 85       	ldd	r25, Y+14	; 0x0e
    a460:	fc 01       	movw	r30, r24
    a462:	24 83       	std	Z+4, r18	; 0x04
    a464:	8d 85       	ldd	r24, Y+13	; 0x0d
    a466:	9e 85       	ldd	r25, Y+14	; 0x0e
    a468:	fc 01       	movw	r30, r24
    a46a:	85 81       	ldd	r24, Z+5	; 0x05
    a46c:	96 81       	ldd	r25, Z+6	; 0x06
    a46e:	1f de       	rcall	.-962    	; 0xa0ae <calendar_leapyear>
    a470:	28 2f       	mov	r18, r24
    a472:	30 e0       	ldi	r19, 0x00	; 0
    a474:	8d 85       	ldd	r24, Y+13	; 0x0d
    a476:	9e 85       	ldd	r25, Y+14	; 0x0e
    a478:	fc 01       	movw	r30, r24
    a47a:	84 81       	ldd	r24, Z+4	; 0x04
    a47c:	48 2f       	mov	r20, r24
    a47e:	50 e0       	ldi	r21, 0x00	; 0
    a480:	c9 01       	movw	r24, r18
    a482:	88 0f       	add	r24, r24
    a484:	99 1f       	adc	r25, r25
    a486:	82 0f       	add	r24, r18
    a488:	93 1f       	adc	r25, r19
    a48a:	88 0f       	add	r24, r24
    a48c:	99 1f       	adc	r25, r25
    a48e:	88 0f       	add	r24, r24
    a490:	99 1f       	adc	r25, r25
    a492:	84 0f       	add	r24, r20
    a494:	95 1f       	adc	r25, r21
    a496:	86 5e       	subi	r24, 0xE6	; 230
    a498:	9e 4d       	sbci	r25, 0xDE	; 222
    a49a:	fc 01       	movw	r30, r24
    a49c:	80 81       	ld	r24, Z
    a49e:	28 2f       	mov	r18, r24
    a4a0:	30 e0       	ldi	r19, 0x00	; 0
    a4a2:	40 e0       	ldi	r20, 0x00	; 0
    a4a4:	50 e0       	ldi	r21, 0x00	; 0
    a4a6:	89 81       	ldd	r24, Y+1	; 0x01
    a4a8:	9a 81       	ldd	r25, Y+2	; 0x02
    a4aa:	ab 81       	ldd	r26, Y+3	; 0x03
    a4ac:	bc 81       	ldd	r27, Y+4	; 0x04
    a4ae:	82 17       	cp	r24, r18
    a4b0:	93 07       	cpc	r25, r19
    a4b2:	a4 07       	cpc	r26, r20
    a4b4:	b5 07       	cpc	r27, r21
    a4b6:	08 f0       	brcs	.+2      	; 0xa4ba <calendar_timestamp_to_date+0x272>
    a4b8:	9a cf       	rjmp	.-204    	; 0xa3ee <calendar_timestamp_to_date+0x1a6>
    a4ba:	29 81       	ldd	r18, Y+1	; 0x01
    a4bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    a4be:	9e 85       	ldd	r25, Y+14	; 0x0e
    a4c0:	fc 01       	movw	r30, r24
    a4c2:	23 83       	std	Z+3, r18	; 0x03
    a4c4:	00 00       	nop
    a4c6:	2e 96       	adiw	r28, 0x0e	; 14
    a4c8:	cd bf       	out	0x3d, r28	; 61
    a4ca:	de bf       	out	0x3e, r29	; 62
    a4cc:	df 91       	pop	r29
    a4ce:	cf 91       	pop	r28
    a4d0:	1f 91       	pop	r17
    a4d2:	0f 91       	pop	r16
    a4d4:	ff 90       	pop	r15
    a4d6:	ef 90       	pop	r14
    a4d8:	08 95       	ret

0000a4da <calendar_date_to_timestamp>:
 *
 * \return The corresponding UNIX timestamp
 * \retval 0 if date is not valid
 */
uint32_t calendar_date_to_timestamp(struct calendar_date *date)
{
    a4da:	ef 92       	push	r14
    a4dc:	ff 92       	push	r15
    a4de:	0f 93       	push	r16
    a4e0:	1f 93       	push	r17
    a4e2:	cf 93       	push	r28
    a4e4:	df 93       	push	r29
    a4e6:	cd b7       	in	r28, 0x3d	; 61
    a4e8:	de b7       	in	r29, 0x3e	; 62
    a4ea:	29 97       	sbiw	r28, 0x09	; 9
    a4ec:	cd bf       	out	0x3d, r28	; 61
    a4ee:	de bf       	out	0x3e, r29	; 62
    a4f0:	88 87       	std	Y+8, r24	; 0x08
    a4f2:	99 87       	std	Y+9, r25	; 0x09

	// Make sure date is valid
	if (!calendar_is_date_valid(date))
    a4f4:	88 85       	ldd	r24, Y+8	; 0x08
    a4f6:	99 85       	ldd	r25, Y+9	; 0x09
    a4f8:	3e de       	rcall	.-900    	; 0xa176 <calendar_is_date_valid>
    a4fa:	98 2f       	mov	r25, r24
    a4fc:	81 e0       	ldi	r24, 0x01	; 1
    a4fe:	89 27       	eor	r24, r25
    a500:	88 23       	and	r24, r24
    a502:	21 f0       	breq	.+8      	; 0xa50c <calendar_date_to_timestamp+0x32>
		return 0;
    a504:	80 e0       	ldi	r24, 0x00	; 0
    a506:	90 e0       	ldi	r25, 0x00	; 0
    a508:	dc 01       	movw	r26, r24
    a50a:	c5 c0       	rjmp	.+394    	; 0xa696 <calendar_date_to_timestamp+0x1bc>

	uint32_t timestamp = 0;
    a50c:	19 82       	std	Y+1, r1	; 0x01
    a50e:	1a 82       	std	Y+2, r1	; 0x02
    a510:	1b 82       	std	Y+3, r1	; 0x03
    a512:	1c 82       	std	Y+4, r1	; 0x04
	uint8_t date_month;
	uint16_t date_year;

	date_month = date->month;
    a514:	88 85       	ldd	r24, Y+8	; 0x08
    a516:	99 85       	ldd	r25, Y+9	; 0x09
    a518:	fc 01       	movw	r30, r24
    a51a:	84 81       	ldd	r24, Z+4	; 0x04
    a51c:	8d 83       	std	Y+5, r24	; 0x05
	date_year = date->year;
    a51e:	88 85       	ldd	r24, Y+8	; 0x08
    a520:	99 85       	ldd	r25, Y+9	; 0x09
    a522:	fc 01       	movw	r30, r24
    a524:	85 81       	ldd	r24, Z+5	; 0x05
    a526:	96 81       	ldd	r25, Z+6	; 0x06
    a528:	8e 83       	std	Y+6, r24	; 0x06
    a52a:	9f 83       	std	Y+7, r25	; 0x07

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    a52c:	88 85       	ldd	r24, Y+8	; 0x08
    a52e:	99 85       	ldd	r25, Y+9	; 0x09
    a530:	fc 01       	movw	r30, r24
    a532:	83 81       	ldd	r24, Z+3	; 0x03
    a534:	88 2f       	mov	r24, r24
    a536:	90 e0       	ldi	r25, 0x00	; 0
    a538:	a0 e0       	ldi	r26, 0x00	; 0
    a53a:	b0 e0       	ldi	r27, 0x00	; 0
    a53c:	9c 01       	movw	r18, r24
    a53e:	ad 01       	movw	r20, r26
    a540:	60 e8       	ldi	r22, 0x80	; 128
    a542:	71 e5       	ldi	r23, 0x51	; 81
    a544:	81 e0       	ldi	r24, 0x01	; 1
    a546:	90 e0       	ldi	r25, 0x00	; 0
    a548:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
    a54c:	7b 01       	movw	r14, r22
    a54e:	8c 01       	movw	r16, r24
    a550:	88 85       	ldd	r24, Y+8	; 0x08
    a552:	99 85       	ldd	r25, Y+9	; 0x09
    a554:	fc 01       	movw	r30, r24
    a556:	82 81       	ldd	r24, Z+2	; 0x02
    a558:	28 2f       	mov	r18, r24
    a55a:	30 e0       	ldi	r19, 0x00	; 0
    a55c:	40 e0       	ldi	r20, 0x00	; 0
    a55e:	50 e0       	ldi	r21, 0x00	; 0
    a560:	80 e1       	ldi	r24, 0x10	; 16
    a562:	9e e0       	ldi	r25, 0x0E	; 14
    a564:	dc 01       	movw	r26, r24
    a566:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
    a56a:	dc 01       	movw	r26, r24
    a56c:	cb 01       	movw	r24, r22
    a56e:	e8 0e       	add	r14, r24
    a570:	f9 1e       	adc	r15, r25
    a572:	0a 1f       	adc	r16, r26
    a574:	1b 1f       	adc	r17, r27
			(date->minute * SECS_PER_MINUTE) + date->second;
    a576:	88 85       	ldd	r24, Y+8	; 0x08
    a578:	99 85       	ldd	r25, Y+9	; 0x09
    a57a:	fc 01       	movw	r30, r24
    a57c:	81 81       	ldd	r24, Z+1	; 0x01
    a57e:	28 2f       	mov	r18, r24
    a580:	30 e0       	ldi	r19, 0x00	; 0
    a582:	40 e0       	ldi	r20, 0x00	; 0
    a584:	50 e0       	ldi	r21, 0x00	; 0
    a586:	8c e3       	ldi	r24, 0x3C	; 60
    a588:	90 e0       	ldi	r25, 0x00	; 0
    a58a:	dc 01       	movw	r26, r24
    a58c:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
    a590:	dc 01       	movw	r26, r24
    a592:	cb 01       	movw	r24, r22

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    a594:	a8 01       	movw	r20, r16
    a596:	97 01       	movw	r18, r14
    a598:	28 0f       	add	r18, r24
    a59a:	39 1f       	adc	r19, r25
    a59c:	4a 1f       	adc	r20, r26
    a59e:	5b 1f       	adc	r21, r27
			(date->minute * SECS_PER_MINUTE) + date->second;
    a5a0:	88 85       	ldd	r24, Y+8	; 0x08
    a5a2:	99 85       	ldd	r25, Y+9	; 0x09
    a5a4:	fc 01       	movw	r30, r24
    a5a6:	80 81       	ld	r24, Z
    a5a8:	88 2f       	mov	r24, r24
    a5aa:	90 e0       	ldi	r25, 0x00	; 0
    a5ac:	a0 e0       	ldi	r26, 0x00	; 0
    a5ae:	b0 e0       	ldi	r27, 0x00	; 0
    a5b0:	82 0f       	add	r24, r18
    a5b2:	93 1f       	adc	r25, r19
    a5b4:	a4 1f       	adc	r26, r20
    a5b6:	b5 1f       	adc	r27, r21

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    a5b8:	29 81       	ldd	r18, Y+1	; 0x01
    a5ba:	3a 81       	ldd	r19, Y+2	; 0x02
    a5bc:	4b 81       	ldd	r20, Y+3	; 0x03
    a5be:	5c 81       	ldd	r21, Y+4	; 0x04
    a5c0:	82 0f       	add	r24, r18
    a5c2:	93 1f       	adc	r25, r19
    a5c4:	a4 1f       	adc	r26, r20
    a5c6:	b5 1f       	adc	r27, r21
    a5c8:	89 83       	std	Y+1, r24	; 0x01
    a5ca:	9a 83       	std	Y+2, r25	; 0x02
    a5cc:	ab 83       	std	Y+3, r26	; 0x03
    a5ce:	bc 83       	std	Y+4, r27	; 0x04
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
    a5d0:	34 c0       	rjmp	.+104    	; 0xa63a <calendar_date_to_timestamp+0x160>
		date_month--;
    a5d2:	8d 81       	ldd	r24, Y+5	; 0x05
    a5d4:	81 50       	subi	r24, 0x01	; 1
    a5d6:	8d 83       	std	Y+5, r24	; 0x05
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
    a5d8:	8e 81       	ldd	r24, Y+6	; 0x06
    a5da:	9f 81       	ldd	r25, Y+7	; 0x07
    a5dc:	68 dd       	rcall	.-1328   	; 0xa0ae <calendar_leapyear>
    a5de:	28 2f       	mov	r18, r24
    a5e0:	30 e0       	ldi	r19, 0x00	; 0
    a5e2:	8d 81       	ldd	r24, Y+5	; 0x05
    a5e4:	48 2f       	mov	r20, r24
    a5e6:	50 e0       	ldi	r21, 0x00	; 0
    a5e8:	c9 01       	movw	r24, r18
    a5ea:	88 0f       	add	r24, r24
    a5ec:	99 1f       	adc	r25, r25
    a5ee:	82 0f       	add	r24, r18
    a5f0:	93 1f       	adc	r25, r19
    a5f2:	88 0f       	add	r24, r24
    a5f4:	99 1f       	adc	r25, r25
    a5f6:	88 0f       	add	r24, r24
    a5f8:	99 1f       	adc	r25, r25
    a5fa:	84 0f       	add	r24, r20
    a5fc:	95 1f       	adc	r25, r21
    a5fe:	86 5e       	subi	r24, 0xE6	; 230
    a600:	9e 4d       	sbci	r25, 0xDE	; 222
    a602:	fc 01       	movw	r30, r24
    a604:	80 81       	ld	r24, Z
				* SECS_PER_DAY;
    a606:	88 2f       	mov	r24, r24
    a608:	90 e0       	ldi	r25, 0x00	; 0
    a60a:	a0 e0       	ldi	r26, 0x00	; 0
    a60c:	b0 e0       	ldi	r27, 0x00	; 0
    a60e:	9c 01       	movw	r18, r24
    a610:	ad 01       	movw	r20, r26
    a612:	60 e8       	ldi	r22, 0x80	; 128
    a614:	71 e5       	ldi	r23, 0x51	; 81
    a616:	81 e0       	ldi	r24, 0x01	; 1
    a618:	90 e0       	ldi	r25, 0x00	; 0
    a61a:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
    a61e:	9b 01       	movw	r18, r22
    a620:	ac 01       	movw	r20, r24
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
    a622:	89 81       	ldd	r24, Y+1	; 0x01
    a624:	9a 81       	ldd	r25, Y+2	; 0x02
    a626:	ab 81       	ldd	r26, Y+3	; 0x03
    a628:	bc 81       	ldd	r27, Y+4	; 0x04
    a62a:	82 0f       	add	r24, r18
    a62c:	93 1f       	adc	r25, r19
    a62e:	a4 1f       	adc	r26, r20
    a630:	b5 1f       	adc	r27, r21
    a632:	89 83       	std	Y+1, r24	; 0x01
    a634:	9a 83       	std	Y+2, r25	; 0x02
    a636:	ab 83       	std	Y+3, r26	; 0x03
    a638:	bc 83       	std	Y+4, r27	; 0x04

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
    a63a:	8d 81       	ldd	r24, Y+5	; 0x05
    a63c:	88 23       	and	r24, r24
    a63e:	49 f6       	brne	.-110    	; 0xa5d2 <calendar_date_to_timestamp+0xf8>
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
    a640:	21 c0       	rjmp	.+66     	; 0xa684 <calendar_date_to_timestamp+0x1aa>
		date_year--;
    a642:	8e 81       	ldd	r24, Y+6	; 0x06
    a644:	9f 81       	ldd	r25, Y+7	; 0x07
    a646:	01 97       	sbiw	r24, 0x01	; 1
    a648:	8e 83       	std	Y+6, r24	; 0x06
    a64a:	9f 83       	std	Y+7, r25	; 0x07
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
    a64c:	8e 81       	ldd	r24, Y+6	; 0x06
    a64e:	9f 81       	ldd	r25, Y+7	; 0x07
    a650:	7b dd       	rcall	.-1290   	; 0xa148 <calendar_yearsize>
    a652:	cc 01       	movw	r24, r24
    a654:	a0 e0       	ldi	r26, 0x00	; 0
    a656:	b0 e0       	ldi	r27, 0x00	; 0
    a658:	9c 01       	movw	r18, r24
    a65a:	ad 01       	movw	r20, r26
    a65c:	60 e8       	ldi	r22, 0x80	; 128
    a65e:	71 e5       	ldi	r23, 0x51	; 81
    a660:	81 e0       	ldi	r24, 0x01	; 1
    a662:	90 e0       	ldi	r25, 0x00	; 0
    a664:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
    a668:	9b 01       	movw	r18, r22
    a66a:	ac 01       	movw	r20, r24
    a66c:	89 81       	ldd	r24, Y+1	; 0x01
    a66e:	9a 81       	ldd	r25, Y+2	; 0x02
    a670:	ab 81       	ldd	r26, Y+3	; 0x03
    a672:	bc 81       	ldd	r27, Y+4	; 0x04
    a674:	82 0f       	add	r24, r18
    a676:	93 1f       	adc	r25, r19
    a678:	a4 1f       	adc	r26, r20
    a67a:	b5 1f       	adc	r27, r21
    a67c:	89 83       	std	Y+1, r24	; 0x01
    a67e:	9a 83       	std	Y+2, r25	; 0x02
    a680:	ab 83       	std	Y+3, r26	; 0x03
    a682:	bc 83       	std	Y+4, r27	; 0x04
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
    a684:	8e 81       	ldd	r24, Y+6	; 0x06
    a686:	9f 81       	ldd	r25, Y+7	; 0x07
    a688:	83 3b       	cpi	r24, 0xB3	; 179
    a68a:	97 40       	sbci	r25, 0x07	; 7
    a68c:	d0 f6       	brcc	.-76     	; 0xa642 <calendar_date_to_timestamp+0x168>
		date_year--;
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
	}

	return timestamp;
    a68e:	89 81       	ldd	r24, Y+1	; 0x01
    a690:	9a 81       	ldd	r25, Y+2	; 0x02
    a692:	ab 81       	ldd	r26, Y+3	; 0x03
    a694:	bc 81       	ldd	r27, Y+4	; 0x04
}
    a696:	bc 01       	movw	r22, r24
    a698:	cd 01       	movw	r24, r26
    a69a:	29 96       	adiw	r28, 0x09	; 9
    a69c:	cd bf       	out	0x3d, r28	; 61
    a69e:	de bf       	out	0x3e, r29	; 62
    a6a0:	df 91       	pop	r29
    a6a2:	cf 91       	pop	r28
    a6a4:	1f 91       	pop	r17
    a6a6:	0f 91       	pop	r16
    a6a8:	ff 90       	pop	r15
    a6aa:	ef 90       	pop	r14
    a6ac:	08 95       	ret

0000a6ae <fifo_init>:
 */

#include "fifo.h"

int fifo_init(fifo_desc_t *fifo_desc, void *buffer, uint8_t size)
{
    a6ae:	cf 93       	push	r28
    a6b0:	df 93       	push	r29
    a6b2:	cd b7       	in	r28, 0x3d	; 61
    a6b4:	de b7       	in	r29, 0x3e	; 62
    a6b6:	25 97       	sbiw	r28, 0x05	; 5
    a6b8:	cd bf       	out	0x3d, r28	; 61
    a6ba:	de bf       	out	0x3e, r29	; 62
    a6bc:	89 83       	std	Y+1, r24	; 0x01
    a6be:	9a 83       	std	Y+2, r25	; 0x02
    a6c0:	6b 83       	std	Y+3, r22	; 0x03
    a6c2:	7c 83       	std	Y+4, r23	; 0x04
    a6c4:	4d 83       	std	Y+5, r20	; 0x05
	// ... and must fit in a uint8_t. Since the read and write indexes are using a
	// double-index range implementation, the max FIFO size is thus 128 items.
	Assert (size <= 128);

	// Fifo starts empty.
	fifo_desc->read_index  = 0;
    a6c6:	89 81       	ldd	r24, Y+1	; 0x01
    a6c8:	9a 81       	ldd	r25, Y+2	; 0x02
    a6ca:	fc 01       	movw	r30, r24
    a6cc:	12 82       	std	Z+2, r1	; 0x02
	fifo_desc->write_index = 0;
    a6ce:	89 81       	ldd	r24, Y+1	; 0x01
    a6d0:	9a 81       	ldd	r25, Y+2	; 0x02
    a6d2:	fc 01       	movw	r30, r24
    a6d4:	13 82       	std	Z+3, r1	; 0x03

	// Save the size parameter.
	fifo_desc->size = size;
    a6d6:	89 81       	ldd	r24, Y+1	; 0x01
    a6d8:	9a 81       	ldd	r25, Y+2	; 0x02
    a6da:	2d 81       	ldd	r18, Y+5	; 0x05
    a6dc:	fc 01       	movw	r30, r24
    a6de:	24 83       	std	Z+4, r18	; 0x04

	// Create a mask to speed up the FIFO management (index swapping).
	fifo_desc->mask = (2 * (uint16_t)size) - 1;
    a6e0:	8d 81       	ldd	r24, Y+5	; 0x05
    a6e2:	88 0f       	add	r24, r24
    a6e4:	2f ef       	ldi	r18, 0xFF	; 255
    a6e6:	28 0f       	add	r18, r24
    a6e8:	89 81       	ldd	r24, Y+1	; 0x01
    a6ea:	9a 81       	ldd	r25, Y+2	; 0x02
    a6ec:	fc 01       	movw	r30, r24
    a6ee:	25 83       	std	Z+5, r18	; 0x05

	// Save the buffer pointer.
	fifo_desc->buffer.u8ptr = buffer;
    a6f0:	89 81       	ldd	r24, Y+1	; 0x01
    a6f2:	9a 81       	ldd	r25, Y+2	; 0x02
    a6f4:	2b 81       	ldd	r18, Y+3	; 0x03
    a6f6:	3c 81       	ldd	r19, Y+4	; 0x04
    a6f8:	fc 01       	movw	r30, r24
    a6fa:	20 83       	st	Z, r18
    a6fc:	31 83       	std	Z+1, r19	; 0x01

	return FIFO_OK;
    a6fe:	80 e0       	ldi	r24, 0x00	; 0
    a700:	90 e0       	ldi	r25, 0x00	; 0
}
    a702:	25 96       	adiw	r28, 0x05	; 5
    a704:	cd bf       	out	0x3d, r28	; 61
    a706:	de bf       	out	0x3e, r29	; 62
    a708:	df 91       	pop	r29
    a70a:	cf 91       	pop	r28
    a70c:	08 95       	ret

0000a70e <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    a70e:	cf 93       	push	r28
    a710:	df 93       	push	r29
    a712:	1f 92       	push	r1
    a714:	cd b7       	in	r28, 0x3d	; 61
    a716:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
    a718:	8f e3       	ldi	r24, 0x3F	; 63
    a71a:	90 e0       	ldi	r25, 0x00	; 0
    a71c:	fc 01       	movw	r30, r24
    a71e:	80 81       	ld	r24, Z
    a720:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    a722:	f8 94       	cli
	return flags;
    a724:	89 81       	ldd	r24, Y+1	; 0x01
}
    a726:	0f 90       	pop	r0
    a728:	df 91       	pop	r29
    a72a:	cf 91       	pop	r28
    a72c:	08 95       	ret

0000a72e <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    a72e:	cf 93       	push	r28
    a730:	df 93       	push	r29
    a732:	1f 92       	push	r1
    a734:	cd b7       	in	r28, 0x3d	; 61
    a736:	de b7       	in	r29, 0x3e	; 62
    a738:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    a73a:	8f e3       	ldi	r24, 0x3F	; 63
    a73c:	90 e0       	ldi	r25, 0x00	; 0
    a73e:	29 81       	ldd	r18, Y+1	; 0x01
    a740:	fc 01       	movw	r30, r24
    a742:	20 83       	st	Z, r18
}
    a744:	00 00       	nop
    a746:	0f 90       	pop	r0
    a748:	df 91       	pop	r29
    a74a:	cf 91       	pop	r28
    a74c:	08 95       	ret

0000a74e <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
    a74e:	cf 93       	push	r28
    a750:	df 93       	push	r29
    a752:	1f 92       	push	r1
    a754:	1f 92       	push	r1
    a756:	cd b7       	in	r28, 0x3d	; 61
    a758:	de b7       	in	r29, 0x3e	; 62
    a75a:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    a75c:	8a 81       	ldd	r24, Y+2	; 0x02
    a75e:	88 2f       	mov	r24, r24
    a760:	90 e0       	ldi	r25, 0x00	; 0
    a762:	87 59       	subi	r24, 0x97	; 151
    a764:	9e 4c       	sbci	r25, 0xCE	; 206
    a766:	fc 01       	movw	r30, r24
    a768:	80 81       	ld	r24, Z
    a76a:	8f 3f       	cpi	r24, 0xFF	; 255
    a76c:	09 f4       	brne	.+2      	; 0xa770 <sleepmgr_lock_mode+0x22>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
    a76e:	ff cf       	rjmp	.-2      	; 0xa76e <sleepmgr_lock_mode+0x20>
	}

	// Enter a critical section
	flags = cpu_irq_save();
    a770:	ce df       	rcall	.-100    	; 0xa70e <cpu_irq_save>
    a772:	89 83       	std	Y+1, r24	; 0x01

	++sleepmgr_locks[mode];
    a774:	8a 81       	ldd	r24, Y+2	; 0x02
    a776:	88 2f       	mov	r24, r24
    a778:	90 e0       	ldi	r25, 0x00	; 0
    a77a:	9c 01       	movw	r18, r24
    a77c:	27 59       	subi	r18, 0x97	; 151
    a77e:	3e 4c       	sbci	r19, 0xCE	; 206
    a780:	f9 01       	movw	r30, r18
    a782:	20 81       	ld	r18, Z
    a784:	2f 5f       	subi	r18, 0xFF	; 255
    a786:	87 59       	subi	r24, 0x97	; 151
    a788:	9e 4c       	sbci	r25, 0xCE	; 206
    a78a:	fc 01       	movw	r30, r24
    a78c:	20 83       	st	Z, r18

	// Leave the critical section
	cpu_irq_restore(flags);
    a78e:	89 81       	ldd	r24, Y+1	; 0x01
    a790:	ce df       	rcall	.-100    	; 0xa72e <cpu_irq_restore>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
    a792:	00 00       	nop
    a794:	0f 90       	pop	r0
    a796:	0f 90       	pop	r0
    a798:	df 91       	pop	r29
    a79a:	cf 91       	pop	r28
    a79c:	08 95       	ret

0000a79e <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
    a79e:	cf 93       	push	r28
    a7a0:	df 93       	push	r29
    a7a2:	1f 92       	push	r1
    a7a4:	1f 92       	push	r1
    a7a6:	cd b7       	in	r28, 0x3d	; 61
    a7a8:	de b7       	in	r29, 0x3e	; 62
    a7aa:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    a7ac:	8a 81       	ldd	r24, Y+2	; 0x02
    a7ae:	88 2f       	mov	r24, r24
    a7b0:	90 e0       	ldi	r25, 0x00	; 0
    a7b2:	87 59       	subi	r24, 0x97	; 151
    a7b4:	9e 4c       	sbci	r25, 0xCE	; 206
    a7b6:	fc 01       	movw	r30, r24
    a7b8:	80 81       	ld	r24, Z
    a7ba:	88 23       	and	r24, r24
    a7bc:	09 f4       	brne	.+2      	; 0xa7c0 <sleepmgr_unlock_mode+0x22>
		while (true) {
			// Warning: minimum value of sleepmgr_locks buffer is no less than 0.
			// Check APP.
		}
    a7be:	ff cf       	rjmp	.-2      	; 0xa7be <sleepmgr_unlock_mode+0x20>
	}

	// Enter a critical section
	flags = cpu_irq_save();
    a7c0:	a6 df       	rcall	.-180    	; 0xa70e <cpu_irq_save>
    a7c2:	89 83       	std	Y+1, r24	; 0x01

	--sleepmgr_locks[mode];
    a7c4:	8a 81       	ldd	r24, Y+2	; 0x02
    a7c6:	88 2f       	mov	r24, r24
    a7c8:	90 e0       	ldi	r25, 0x00	; 0
    a7ca:	9c 01       	movw	r18, r24
    a7cc:	27 59       	subi	r18, 0x97	; 151
    a7ce:	3e 4c       	sbci	r19, 0xCE	; 206
    a7d0:	f9 01       	movw	r30, r18
    a7d2:	20 81       	ld	r18, Z
    a7d4:	21 50       	subi	r18, 0x01	; 1
    a7d6:	87 59       	subi	r24, 0x97	; 151
    a7d8:	9e 4c       	sbci	r25, 0xCE	; 206
    a7da:	fc 01       	movw	r30, r24
    a7dc:	20 83       	st	Z, r18

	// Leave the critical section
	cpu_irq_restore(flags);
    a7de:	89 81       	ldd	r24, Y+1	; 0x01
    a7e0:	a6 df       	rcall	.-180    	; 0xa72e <cpu_irq_restore>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
    a7e2:	00 00       	nop
    a7e4:	0f 90       	pop	r0
    a7e6:	0f 90       	pop	r0
    a7e8:	df 91       	pop	r29
    a7ea:	cf 91       	pop	r28
    a7ec:	08 95       	ret

0000a7ee <dma_get_channel_status>:
 *
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
    a7ee:	cf 93       	push	r28
    a7f0:	df 93       	push	r29
    a7f2:	00 d0       	rcall	.+0      	; 0xa7f4 <dma_get_channel_status+0x6>
    a7f4:	cd b7       	in	r28, 0x3d	; 61
    a7f6:	de b7       	in	r29, 0x3e	; 62
    a7f8:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t busy_pending    = DMA.STATUS;
    a7fa:	80 e0       	ldi	r24, 0x00	; 0
    a7fc:	91 e0       	ldi	r25, 0x01	; 1
    a7fe:	fc 01       	movw	r30, r24
    a800:	84 81       	ldd	r24, Z+4	; 0x04
    a802:	89 83       	std	Y+1, r24	; 0x01
	uint8_t error_completed = DMA.INTFLAGS;
    a804:	80 e0       	ldi	r24, 0x00	; 0
    a806:	91 e0       	ldi	r25, 0x01	; 1
    a808:	fc 01       	movw	r30, r24
    a80a:	83 81       	ldd	r24, Z+3	; 0x03
    a80c:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
    a80e:	8b 81       	ldd	r24, Y+3	; 0x03
    a810:	28 2f       	mov	r18, r24
    a812:	30 e0       	ldi	r19, 0x00	; 0
    a814:	81 e0       	ldi	r24, 0x01	; 1
    a816:	90 e0       	ldi	r25, 0x00	; 0
    a818:	02 c0       	rjmp	.+4      	; 0xa81e <dma_get_channel_status+0x30>
    a81a:	88 0f       	add	r24, r24
    a81c:	99 1f       	adc	r25, r25
    a81e:	2a 95       	dec	r18
    a820:	e2 f7       	brpl	.-8      	; 0xa81a <dma_get_channel_status+0x2c>
    a822:	48 2f       	mov	r20, r24
    a824:	8b 81       	ldd	r24, Y+3	; 0x03
    a826:	88 2f       	mov	r24, r24
    a828:	90 e0       	ldi	r25, 0x00	; 0
    a82a:	9c 01       	movw	r18, r24
    a82c:	2c 5f       	subi	r18, 0xFC	; 252
    a82e:	3f 4f       	sbci	r19, 0xFF	; 255
    a830:	81 e0       	ldi	r24, 0x01	; 1
    a832:	90 e0       	ldi	r25, 0x00	; 0
    a834:	02 c0       	rjmp	.+4      	; 0xa83a <dma_get_channel_status+0x4c>
    a836:	88 0f       	add	r24, r24
    a838:	99 1f       	adc	r25, r25
    a83a:	2a 95       	dec	r18
    a83c:	e2 f7       	brpl	.-8      	; 0xa836 <dma_get_channel_status+0x48>
    a83e:	94 2f       	mov	r25, r20
    a840:	98 2b       	or	r25, r24
    a842:	8a 81       	ldd	r24, Y+2	; 0x02
    a844:	89 23       	and	r24, r25
    a846:	8a 83       	std	Y+2, r24	; 0x02
	if (error_completed & (1 << (num + 4))) {
    a848:	8a 81       	ldd	r24, Y+2	; 0x02
    a84a:	88 2f       	mov	r24, r24
    a84c:	90 e0       	ldi	r25, 0x00	; 0
    a84e:	2b 81       	ldd	r18, Y+3	; 0x03
    a850:	22 2f       	mov	r18, r18
    a852:	30 e0       	ldi	r19, 0x00	; 0
    a854:	2c 5f       	subi	r18, 0xFC	; 252
    a856:	3f 4f       	sbci	r19, 0xFF	; 255
    a858:	02 c0       	rjmp	.+4      	; 0xa85e <dma_get_channel_status+0x70>
    a85a:	95 95       	asr	r25
    a85c:	87 95       	ror	r24
    a85e:	2a 95       	dec	r18
    a860:	e2 f7       	brpl	.-8      	; 0xa85a <dma_get_channel_status+0x6c>
    a862:	81 70       	andi	r24, 0x01	; 1
    a864:	99 27       	eor	r25, r25
    a866:	89 2b       	or	r24, r25
    a868:	11 f0       	breq	.+4      	; 0xa86e <dma_get_channel_status+0x80>
		return DMA_CH_TRANSFER_ERROR;
    a86a:	84 e0       	ldi	r24, 0x04	; 4
    a86c:	53 c0       	rjmp	.+166    	; 0xa914 <dma_get_channel_status+0x126>
	} else if (error_completed & (1 << num)) {
    a86e:	8a 81       	ldd	r24, Y+2	; 0x02
    a870:	88 2f       	mov	r24, r24
    a872:	90 e0       	ldi	r25, 0x00	; 0
    a874:	2b 81       	ldd	r18, Y+3	; 0x03
    a876:	22 2f       	mov	r18, r18
    a878:	30 e0       	ldi	r19, 0x00	; 0
    a87a:	02 c0       	rjmp	.+4      	; 0xa880 <dma_get_channel_status+0x92>
    a87c:	95 95       	asr	r25
    a87e:	87 95       	ror	r24
    a880:	2a 95       	dec	r18
    a882:	e2 f7       	brpl	.-8      	; 0xa87c <dma_get_channel_status+0x8e>
    a884:	81 70       	andi	r24, 0x01	; 1
    a886:	99 27       	eor	r25, r25
    a888:	89 2b       	or	r24, r25
    a88a:	11 f0       	breq	.+4      	; 0xa890 <dma_get_channel_status+0xa2>
		return DMA_CH_TRANSFER_COMPLETED;
    a88c:	83 e0       	ldi	r24, 0x03	; 3
    a88e:	42 c0       	rjmp	.+132    	; 0xa914 <dma_get_channel_status+0x126>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
    a890:	8b 81       	ldd	r24, Y+3	; 0x03
    a892:	28 2f       	mov	r18, r24
    a894:	30 e0       	ldi	r19, 0x00	; 0
    a896:	81 e0       	ldi	r24, 0x01	; 1
    a898:	90 e0       	ldi	r25, 0x00	; 0
    a89a:	02 c0       	rjmp	.+4      	; 0xa8a0 <dma_get_channel_status+0xb2>
    a89c:	88 0f       	add	r24, r24
    a89e:	99 1f       	adc	r25, r25
    a8a0:	2a 95       	dec	r18
    a8a2:	e2 f7       	brpl	.-8      	; 0xa89c <dma_get_channel_status+0xae>
    a8a4:	48 2f       	mov	r20, r24
    a8a6:	8b 81       	ldd	r24, Y+3	; 0x03
    a8a8:	88 2f       	mov	r24, r24
    a8aa:	90 e0       	ldi	r25, 0x00	; 0
    a8ac:	9c 01       	movw	r18, r24
    a8ae:	2c 5f       	subi	r18, 0xFC	; 252
    a8b0:	3f 4f       	sbci	r19, 0xFF	; 255
    a8b2:	81 e0       	ldi	r24, 0x01	; 1
    a8b4:	90 e0       	ldi	r25, 0x00	; 0
    a8b6:	02 c0       	rjmp	.+4      	; 0xa8bc <dma_get_channel_status+0xce>
    a8b8:	88 0f       	add	r24, r24
    a8ba:	99 1f       	adc	r25, r25
    a8bc:	2a 95       	dec	r18
    a8be:	e2 f7       	brpl	.-8      	; 0xa8b8 <dma_get_channel_status+0xca>
    a8c0:	94 2f       	mov	r25, r20
    a8c2:	98 2b       	or	r25, r24
    a8c4:	89 81       	ldd	r24, Y+1	; 0x01
    a8c6:	89 23       	and	r24, r25
    a8c8:	89 83       	std	Y+1, r24	; 0x01
	if (busy_pending & (1 << (num + 4))) {
    a8ca:	89 81       	ldd	r24, Y+1	; 0x01
    a8cc:	88 2f       	mov	r24, r24
    a8ce:	90 e0       	ldi	r25, 0x00	; 0
    a8d0:	2b 81       	ldd	r18, Y+3	; 0x03
    a8d2:	22 2f       	mov	r18, r18
    a8d4:	30 e0       	ldi	r19, 0x00	; 0
    a8d6:	2c 5f       	subi	r18, 0xFC	; 252
    a8d8:	3f 4f       	sbci	r19, 0xFF	; 255
    a8da:	02 c0       	rjmp	.+4      	; 0xa8e0 <dma_get_channel_status+0xf2>
    a8dc:	95 95       	asr	r25
    a8de:	87 95       	ror	r24
    a8e0:	2a 95       	dec	r18
    a8e2:	e2 f7       	brpl	.-8      	; 0xa8dc <dma_get_channel_status+0xee>
    a8e4:	81 70       	andi	r24, 0x01	; 1
    a8e6:	99 27       	eor	r25, r25
    a8e8:	89 2b       	or	r24, r25
    a8ea:	11 f0       	breq	.+4      	; 0xa8f0 <dma_get_channel_status+0x102>
		return DMA_CH_BUSY;
    a8ec:	82 e0       	ldi	r24, 0x02	; 2
    a8ee:	12 c0       	rjmp	.+36     	; 0xa914 <dma_get_channel_status+0x126>
	} else if (busy_pending & (1 << num)) {
    a8f0:	89 81       	ldd	r24, Y+1	; 0x01
    a8f2:	88 2f       	mov	r24, r24
    a8f4:	90 e0       	ldi	r25, 0x00	; 0
    a8f6:	2b 81       	ldd	r18, Y+3	; 0x03
    a8f8:	22 2f       	mov	r18, r18
    a8fa:	30 e0       	ldi	r19, 0x00	; 0
    a8fc:	02 c0       	rjmp	.+4      	; 0xa902 <dma_get_channel_status+0x114>
    a8fe:	95 95       	asr	r25
    a900:	87 95       	ror	r24
    a902:	2a 95       	dec	r18
    a904:	e2 f7       	brpl	.-8      	; 0xa8fe <dma_get_channel_status+0x110>
    a906:	81 70       	andi	r24, 0x01	; 1
    a908:	99 27       	eor	r25, r25
    a90a:	89 2b       	or	r24, r25
    a90c:	11 f0       	breq	.+4      	; 0xa912 <dma_get_channel_status+0x124>
		return DMA_CH_PENDING;
    a90e:	81 e0       	ldi	r24, 0x01	; 1
    a910:	01 c0       	rjmp	.+2      	; 0xa914 <dma_get_channel_status+0x126>
	}

	return DMA_CH_FREE;
    a912:	80 e0       	ldi	r24, 0x00	; 0
}
    a914:	23 96       	adiw	r28, 0x03	; 3
    a916:	cd bf       	out	0x3d, r28	; 61
    a918:	de bf       	out	0x3e, r29	; 62
    a91a:	df 91       	pop	r29
    a91c:	cf 91       	pop	r28
    a91e:	08 95       	ret

0000a920 <dma_enable>:
 *
 * \note This function will do a soft reset of the DMA controller, clearing all
 * previous configuration.
 */
void dma_enable(void)
{
    a920:	cf 93       	push	r28
    a922:	df 93       	push	r29
    a924:	cd b7       	in	r28, 0x3d	; 61
    a926:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    a928:	61 e0       	ldi	r22, 0x01	; 1
    a92a:	80 e0       	ldi	r24, 0x00	; 0
    a92c:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
    a930:	81 e0       	ldi	r24, 0x01	; 1
    a932:	0d df       	rcall	.-486    	; 0xa74e <sleepmgr_lock_mode>

	/* Reset DMA controller just to make sure everything is from scratch */
	DMA.CTRL = DMA_RESET_bm;
    a934:	80 e0       	ldi	r24, 0x00	; 0
    a936:	91 e0       	ldi	r25, 0x01	; 1
    a938:	20 e4       	ldi	r18, 0x40	; 64
    a93a:	fc 01       	movw	r30, r24
    a93c:	20 83       	st	Z, r18
	DMA.CTRL = DMA_ENABLE_bm;
    a93e:	80 e0       	ldi	r24, 0x00	; 0
    a940:	91 e0       	ldi	r25, 0x01	; 1
    a942:	20 e8       	ldi	r18, 0x80	; 128
    a944:	fc 01       	movw	r30, r24
    a946:	20 83       	st	Z, r18
}
    a948:	00 00       	nop
    a94a:	df 91       	pop	r29
    a94c:	cf 91       	pop	r28
    a94e:	08 95       	ret

0000a950 <dma_disable>:

/**
 * \brief Disable DMA controller
 */
void dma_disable(void)
{
    a950:	cf 93       	push	r28
    a952:	df 93       	push	r29
    a954:	cd b7       	in	r28, 0x3d	; 61
    a956:	de b7       	in	r29, 0x3e	; 62
	DMA.CTRL = 0;
    a958:	80 e0       	ldi	r24, 0x00	; 0
    a95a:	91 e0       	ldi	r25, 0x01	; 1
    a95c:	fc 01       	movw	r30, r24
    a95e:	10 82       	st	Z, r1
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    a960:	61 e0       	ldi	r22, 0x01	; 1
    a962:	80 e0       	ldi	r24, 0x00	; 0
    a964:	0f 94 7f 1b 	call	0x236fe	; 0x236fe <sysclk_disable_module>
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
    a968:	81 e0       	ldi	r24, 0x01	; 1
    a96a:	19 df       	rcall	.-462    	; 0xa79e <sleepmgr_unlock_mode>
}
    a96c:	00 00       	nop
    a96e:	df 91       	pop	r29
    a970:	cf 91       	pop	r28
    a972:	08 95       	ret

0000a974 <dma_set_callback>:
 *
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
    a974:	cf 93       	push	r28
    a976:	df 93       	push	r29
    a978:	00 d0       	rcall	.+0      	; 0xa97a <dma_set_callback+0x6>
    a97a:	cd b7       	in	r28, 0x3d	; 61
    a97c:	de b7       	in	r29, 0x3e	; 62
    a97e:	89 83       	std	Y+1, r24	; 0x01
    a980:	6a 83       	std	Y+2, r22	; 0x02
    a982:	7b 83       	std	Y+3, r23	; 0x03
	dma_data[num].callback = callback;
    a984:	89 81       	ldd	r24, Y+1	; 0x01
    a986:	88 2f       	mov	r24, r24
    a988:	90 e0       	ldi	r25, 0x00	; 0
    a98a:	88 0f       	add	r24, r24
    a98c:	99 1f       	adc	r25, r25
    a98e:	8b 5b       	subi	r24, 0xBB	; 187
    a990:	9e 4c       	sbci	r25, 0xCE	; 206
    a992:	2a 81       	ldd	r18, Y+2	; 0x02
    a994:	3b 81       	ldd	r19, Y+3	; 0x03
    a996:	fc 01       	movw	r30, r24
    a998:	20 83       	st	Z, r18
    a99a:	31 83       	std	Z+1, r19	; 0x01
}
    a99c:	00 00       	nop
    a99e:	23 96       	adiw	r28, 0x03	; 3
    a9a0:	cd bf       	out	0x3d, r28	; 61
    a9a2:	de bf       	out	0x3e, r29	; 62
    a9a4:	df 91       	pop	r29
    a9a6:	cf 91       	pop	r28
    a9a8:	08 95       	ret

0000a9aa <dma_interrupt>:
 * dma_set_callback() function.
 *
 * \param num DMA channel number to handle interrupt for
 */
static void dma_interrupt(const dma_channel_num_t num)
{
    a9aa:	cf 93       	push	r28
    a9ac:	df 93       	push	r29
    a9ae:	00 d0       	rcall	.+0      	; 0xa9b0 <dma_interrupt+0x6>
    a9b0:	1f 92       	push	r1
    a9b2:	cd b7       	in	r28, 0x3d	; 61
    a9b4:	de b7       	in	r29, 0x3e	; 62
    a9b6:	8c 83       	std	Y+4, r24	; 0x04
	enum dma_channel_status status;
	DMA_CH_t *channel;

	channel = dma_get_channel_address_from_num(num);
    a9b8:	8c 81       	ldd	r24, Y+4	; 0x04
    a9ba:	88 2f       	mov	r24, r24
    a9bc:	90 e0       	ldi	r25, 0x00	; 0
    a9be:	41 96       	adiw	r24, 0x11	; 17
    a9c0:	82 95       	swap	r24
    a9c2:	92 95       	swap	r25
    a9c4:	90 7f       	andi	r25, 0xF0	; 240
    a9c6:	98 27       	eor	r25, r24
    a9c8:	80 7f       	andi	r24, 0xF0	; 240
    a9ca:	98 27       	eor	r25, r24
    a9cc:	89 83       	std	Y+1, r24	; 0x01
    a9ce:	9a 83       	std	Y+2, r25	; 0x02
	status  = dma_get_channel_status(num);
    a9d0:	8c 81       	ldd	r24, Y+4	; 0x04
    a9d2:	0d df       	rcall	.-486    	; 0xa7ee <dma_get_channel_status>
    a9d4:	8b 83       	std	Y+3, r24	; 0x03

	/* Clear all interrupt flags to be sure */
	channel->CTRLB |= DMA_CH_TRNIF_bm | DMA_CH_ERRIF_bm;
    a9d6:	89 81       	ldd	r24, Y+1	; 0x01
    a9d8:	9a 81       	ldd	r25, Y+2	; 0x02
    a9da:	fc 01       	movw	r30, r24
    a9dc:	81 81       	ldd	r24, Z+1	; 0x01
    a9de:	28 2f       	mov	r18, r24
    a9e0:	20 63       	ori	r18, 0x30	; 48
    a9e2:	89 81       	ldd	r24, Y+1	; 0x01
    a9e4:	9a 81       	ldd	r25, Y+2	; 0x02
    a9e6:	fc 01       	movw	r30, r24
    a9e8:	21 83       	std	Z+1, r18	; 0x01

	if (dma_data[num].callback) {
    a9ea:	8c 81       	ldd	r24, Y+4	; 0x04
    a9ec:	88 2f       	mov	r24, r24
    a9ee:	90 e0       	ldi	r25, 0x00	; 0
    a9f0:	88 0f       	add	r24, r24
    a9f2:	99 1f       	adc	r25, r25
    a9f4:	8b 5b       	subi	r24, 0xBB	; 187
    a9f6:	9e 4c       	sbci	r25, 0xCE	; 206
    a9f8:	fc 01       	movw	r30, r24
    a9fa:	80 81       	ld	r24, Z
    a9fc:	91 81       	ldd	r25, Z+1	; 0x01
    a9fe:	89 2b       	or	r24, r25
    aa00:	69 f0       	breq	.+26     	; 0xaa1c <dma_interrupt+0x72>
		dma_data[num].callback(status);
    aa02:	8c 81       	ldd	r24, Y+4	; 0x04
    aa04:	88 2f       	mov	r24, r24
    aa06:	90 e0       	ldi	r25, 0x00	; 0
    aa08:	88 0f       	add	r24, r24
    aa0a:	99 1f       	adc	r25, r25
    aa0c:	8b 5b       	subi	r24, 0xBB	; 187
    aa0e:	9e 4c       	sbci	r25, 0xCE	; 206
    aa10:	fc 01       	movw	r30, r24
    aa12:	20 81       	ld	r18, Z
    aa14:	31 81       	ldd	r19, Z+1	; 0x01
    aa16:	8b 81       	ldd	r24, Y+3	; 0x03
    aa18:	f9 01       	movw	r30, r18
    aa1a:	19 95       	eicall
	}
}
    aa1c:	00 00       	nop
    aa1e:	24 96       	adiw	r28, 0x04	; 4
    aa20:	cd bf       	out	0x3d, r28	; 61
    aa22:	de bf       	out	0x3e, r29	; 62
    aa24:	df 91       	pop	r29
    aa26:	cf 91       	pop	r28
    aa28:	08 95       	ret

0000aa2a <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    aa2a:	1f 92       	push	r1
    aa2c:	0f 92       	push	r0
    aa2e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    aa32:	0f 92       	push	r0
    aa34:	11 24       	eor	r1, r1
    aa36:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    aa3a:	0f 92       	push	r0
    aa3c:	2f 93       	push	r18
    aa3e:	3f 93       	push	r19
    aa40:	4f 93       	push	r20
    aa42:	5f 93       	push	r21
    aa44:	6f 93       	push	r22
    aa46:	7f 93       	push	r23
    aa48:	8f 93       	push	r24
    aa4a:	9f 93       	push	r25
    aa4c:	af 93       	push	r26
    aa4e:	bf 93       	push	r27
    aa50:	ef 93       	push	r30
    aa52:	ff 93       	push	r31
    aa54:	cf 93       	push	r28
    aa56:	df 93       	push	r29
    aa58:	cd b7       	in	r28, 0x3d	; 61
    aa5a:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(0);
    aa5c:	80 e0       	ldi	r24, 0x00	; 0
    aa5e:	a5 df       	rcall	.-182    	; 0xa9aa <dma_interrupt>
}
    aa60:	00 00       	nop
    aa62:	df 91       	pop	r29
    aa64:	cf 91       	pop	r28
    aa66:	ff 91       	pop	r31
    aa68:	ef 91       	pop	r30
    aa6a:	bf 91       	pop	r27
    aa6c:	af 91       	pop	r26
    aa6e:	9f 91       	pop	r25
    aa70:	8f 91       	pop	r24
    aa72:	7f 91       	pop	r23
    aa74:	6f 91       	pop	r22
    aa76:	5f 91       	pop	r21
    aa78:	4f 91       	pop	r20
    aa7a:	3f 91       	pop	r19
    aa7c:	2f 91       	pop	r18
    aa7e:	0f 90       	pop	r0
    aa80:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    aa84:	0f 90       	pop	r0
    aa86:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    aa8a:	0f 90       	pop	r0
    aa8c:	1f 90       	pop	r1
    aa8e:	18 95       	reti

0000aa90 <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    aa90:	1f 92       	push	r1
    aa92:	0f 92       	push	r0
    aa94:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    aa98:	0f 92       	push	r0
    aa9a:	11 24       	eor	r1, r1
    aa9c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    aaa0:	0f 92       	push	r0
    aaa2:	2f 93       	push	r18
    aaa4:	3f 93       	push	r19
    aaa6:	4f 93       	push	r20
    aaa8:	5f 93       	push	r21
    aaaa:	6f 93       	push	r22
    aaac:	7f 93       	push	r23
    aaae:	8f 93       	push	r24
    aab0:	9f 93       	push	r25
    aab2:	af 93       	push	r26
    aab4:	bf 93       	push	r27
    aab6:	ef 93       	push	r30
    aab8:	ff 93       	push	r31
    aaba:	cf 93       	push	r28
    aabc:	df 93       	push	r29
    aabe:	cd b7       	in	r28, 0x3d	; 61
    aac0:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(1);
    aac2:	81 e0       	ldi	r24, 0x01	; 1
    aac4:	72 df       	rcall	.-284    	; 0xa9aa <dma_interrupt>
}
    aac6:	00 00       	nop
    aac8:	df 91       	pop	r29
    aaca:	cf 91       	pop	r28
    aacc:	ff 91       	pop	r31
    aace:	ef 91       	pop	r30
    aad0:	bf 91       	pop	r27
    aad2:	af 91       	pop	r26
    aad4:	9f 91       	pop	r25
    aad6:	8f 91       	pop	r24
    aad8:	7f 91       	pop	r23
    aada:	6f 91       	pop	r22
    aadc:	5f 91       	pop	r21
    aade:	4f 91       	pop	r20
    aae0:	3f 91       	pop	r19
    aae2:	2f 91       	pop	r18
    aae4:	0f 90       	pop	r0
    aae6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    aaea:	0f 90       	pop	r0
    aaec:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    aaf0:	0f 90       	pop	r0
    aaf2:	1f 90       	pop	r1
    aaf4:	18 95       	reti

0000aaf6 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    aaf6:	1f 92       	push	r1
    aaf8:	0f 92       	push	r0
    aafa:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    aafe:	0f 92       	push	r0
    ab00:	11 24       	eor	r1, r1
    ab02:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    ab06:	0f 92       	push	r0
    ab08:	2f 93       	push	r18
    ab0a:	3f 93       	push	r19
    ab0c:	4f 93       	push	r20
    ab0e:	5f 93       	push	r21
    ab10:	6f 93       	push	r22
    ab12:	7f 93       	push	r23
    ab14:	8f 93       	push	r24
    ab16:	9f 93       	push	r25
    ab18:	af 93       	push	r26
    ab1a:	bf 93       	push	r27
    ab1c:	ef 93       	push	r30
    ab1e:	ff 93       	push	r31
    ab20:	cf 93       	push	r28
    ab22:	df 93       	push	r29
    ab24:	cd b7       	in	r28, 0x3d	; 61
    ab26:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(2);
    ab28:	82 e0       	ldi	r24, 0x02	; 2
    ab2a:	3f df       	rcall	.-386    	; 0xa9aa <dma_interrupt>
}
    ab2c:	00 00       	nop
    ab2e:	df 91       	pop	r29
    ab30:	cf 91       	pop	r28
    ab32:	ff 91       	pop	r31
    ab34:	ef 91       	pop	r30
    ab36:	bf 91       	pop	r27
    ab38:	af 91       	pop	r26
    ab3a:	9f 91       	pop	r25
    ab3c:	8f 91       	pop	r24
    ab3e:	7f 91       	pop	r23
    ab40:	6f 91       	pop	r22
    ab42:	5f 91       	pop	r21
    ab44:	4f 91       	pop	r20
    ab46:	3f 91       	pop	r19
    ab48:	2f 91       	pop	r18
    ab4a:	0f 90       	pop	r0
    ab4c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    ab50:	0f 90       	pop	r0
    ab52:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    ab56:	0f 90       	pop	r0
    ab58:	1f 90       	pop	r1
    ab5a:	18 95       	reti

0000ab5c <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    ab5c:	1f 92       	push	r1
    ab5e:	0f 92       	push	r0
    ab60:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    ab64:	0f 92       	push	r0
    ab66:	11 24       	eor	r1, r1
    ab68:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    ab6c:	0f 92       	push	r0
    ab6e:	2f 93       	push	r18
    ab70:	3f 93       	push	r19
    ab72:	4f 93       	push	r20
    ab74:	5f 93       	push	r21
    ab76:	6f 93       	push	r22
    ab78:	7f 93       	push	r23
    ab7a:	8f 93       	push	r24
    ab7c:	9f 93       	push	r25
    ab7e:	af 93       	push	r26
    ab80:	bf 93       	push	r27
    ab82:	ef 93       	push	r30
    ab84:	ff 93       	push	r31
    ab86:	cf 93       	push	r28
    ab88:	df 93       	push	r29
    ab8a:	cd b7       	in	r28, 0x3d	; 61
    ab8c:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(3);
    ab8e:	83 e0       	ldi	r24, 0x03	; 3
    ab90:	0c df       	rcall	.-488    	; 0xa9aa <dma_interrupt>
}
    ab92:	00 00       	nop
    ab94:	df 91       	pop	r29
    ab96:	cf 91       	pop	r28
    ab98:	ff 91       	pop	r31
    ab9a:	ef 91       	pop	r30
    ab9c:	bf 91       	pop	r27
    ab9e:	af 91       	pop	r26
    aba0:	9f 91       	pop	r25
    aba2:	8f 91       	pop	r24
    aba4:	7f 91       	pop	r23
    aba6:	6f 91       	pop	r22
    aba8:	5f 91       	pop	r21
    abaa:	4f 91       	pop	r20
    abac:	3f 91       	pop	r19
    abae:	2f 91       	pop	r18
    abb0:	0f 90       	pop	r0
    abb2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    abb6:	0f 90       	pop	r0
    abb8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    abbc:	0f 90       	pop	r0
    abbe:	1f 90       	pop	r1
    abc0:	18 95       	reti

0000abc2 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    abc2:	cf 93       	push	r28
    abc4:	df 93       	push	r29
    abc6:	00 d0       	rcall	.+0      	; 0xabc8 <dma_channel_write_config+0x6>
    abc8:	00 d0       	rcall	.+0      	; 0xabca <dma_channel_write_config+0x8>
    abca:	cd b7       	in	r28, 0x3d	; 61
    abcc:	de b7       	in	r29, 0x3e	; 62
    abce:	8c 83       	std	Y+4, r24	; 0x04
    abd0:	6d 83       	std	Y+5, r22	; 0x05
    abd2:	7e 83       	std	Y+6, r23	; 0x06
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    abd4:	8c 81       	ldd	r24, Y+4	; 0x04
    abd6:	88 2f       	mov	r24, r24
    abd8:	90 e0       	ldi	r25, 0x00	; 0
    abda:	41 96       	adiw	r24, 0x11	; 17
    abdc:	82 95       	swap	r24
    abde:	92 95       	swap	r25
    abe0:	90 7f       	andi	r25, 0xF0	; 240
    abe2:	98 27       	eor	r25, r24
    abe4:	80 7f       	andi	r24, 0xF0	; 240
    abe6:	98 27       	eor	r25, r24
    abe8:	89 83       	std	Y+1, r24	; 0x01
    abea:	9a 83       	std	Y+2, r25	; 0x02
	irqflags_t iflags = cpu_irq_save();
    abec:	90 dd       	rcall	.-1248   	; 0xa70e <cpu_irq_save>
    abee:	8b 83       	std	Y+3, r24	; 0x03
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    abf0:	8d 81       	ldd	r24, Y+5	; 0x05
    abf2:	9e 81       	ldd	r25, Y+6	; 0x06
    abf4:	fc 01       	movw	r30, r24
    abf6:	81 85       	ldd	r24, Z+9	; 0x09
    abf8:	92 85       	ldd	r25, Z+10	; 0x0a
    abfa:	28 2f       	mov	r18, r24
    abfc:	89 81       	ldd	r24, Y+1	; 0x01
    abfe:	9a 81       	ldd	r25, Y+2	; 0x02
    ac00:	fc 01       	movw	r30, r24
    ac02:	24 87       	std	Z+12, r18	; 0x0c
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    ac04:	8d 81       	ldd	r24, Y+5	; 0x05
    ac06:	9e 81       	ldd	r25, Y+6	; 0x06
    ac08:	fc 01       	movw	r30, r24
    ac0a:	81 85       	ldd	r24, Z+9	; 0x09
    ac0c:	92 85       	ldd	r25, Z+10	; 0x0a
    ac0e:	89 2f       	mov	r24, r25
    ac10:	99 27       	eor	r25, r25
    ac12:	28 2f       	mov	r18, r24
    ac14:	89 81       	ldd	r24, Y+1	; 0x01
    ac16:	9a 81       	ldd	r25, Y+2	; 0x02
    ac18:	fc 01       	movw	r30, r24
    ac1a:	25 87       	std	Z+13, r18	; 0x0d
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    ac1c:	89 81       	ldd	r24, Y+1	; 0x01
    ac1e:	9a 81       	ldd	r25, Y+2	; 0x02
    ac20:	fc 01       	movw	r30, r24
    ac22:	16 86       	std	Z+14, r1	; 0x0e
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    ac24:	8d 81       	ldd	r24, Y+5	; 0x05
    ac26:	9e 81       	ldd	r25, Y+6	; 0x06
    ac28:	fc 01       	movw	r30, r24
    ac2a:	87 81       	ldd	r24, Z+7	; 0x07
    ac2c:	90 85       	ldd	r25, Z+8	; 0x08
    ac2e:	28 2f       	mov	r18, r24
    ac30:	89 81       	ldd	r24, Y+1	; 0x01
    ac32:	9a 81       	ldd	r25, Y+2	; 0x02
    ac34:	fc 01       	movw	r30, r24
    ac36:	20 87       	std	Z+8, r18	; 0x08
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    ac38:	8d 81       	ldd	r24, Y+5	; 0x05
    ac3a:	9e 81       	ldd	r25, Y+6	; 0x06
    ac3c:	fc 01       	movw	r30, r24
    ac3e:	87 81       	ldd	r24, Z+7	; 0x07
    ac40:	90 85       	ldd	r25, Z+8	; 0x08
    ac42:	89 2f       	mov	r24, r25
    ac44:	99 27       	eor	r25, r25
    ac46:	28 2f       	mov	r18, r24
    ac48:	89 81       	ldd	r24, Y+1	; 0x01
    ac4a:	9a 81       	ldd	r25, Y+2	; 0x02
    ac4c:	fc 01       	movw	r30, r24
    ac4e:	21 87       	std	Z+9, r18	; 0x09
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    ac50:	89 81       	ldd	r24, Y+1	; 0x01
    ac52:	9a 81       	ldd	r25, Y+2	; 0x02
    ac54:	fc 01       	movw	r30, r24
    ac56:	12 86       	std	Z+10, r1	; 0x0a
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    ac58:	8d 81       	ldd	r24, Y+5	; 0x05
    ac5a:	9e 81       	ldd	r25, Y+6	; 0x06
    ac5c:	fc 01       	movw	r30, r24
    ac5e:	22 81       	ldd	r18, Z+2	; 0x02
    ac60:	89 81       	ldd	r24, Y+1	; 0x01
    ac62:	9a 81       	ldd	r25, Y+2	; 0x02
    ac64:	fc 01       	movw	r30, r24
    ac66:	22 83       	std	Z+2, r18	; 0x02
	channel->TRIGSRC = config->trigsrc;
    ac68:	8d 81       	ldd	r24, Y+5	; 0x05
    ac6a:	9e 81       	ldd	r25, Y+6	; 0x06
    ac6c:	fc 01       	movw	r30, r24
    ac6e:	23 81       	ldd	r18, Z+3	; 0x03
    ac70:	89 81       	ldd	r24, Y+1	; 0x01
    ac72:	9a 81       	ldd	r25, Y+2	; 0x02
    ac74:	fc 01       	movw	r30, r24
    ac76:	23 83       	std	Z+3, r18	; 0x03
	channel->TRFCNT = config->trfcnt;
    ac78:	8d 81       	ldd	r24, Y+5	; 0x05
    ac7a:	9e 81       	ldd	r25, Y+6	; 0x06
    ac7c:	fc 01       	movw	r30, r24
    ac7e:	24 81       	ldd	r18, Z+4	; 0x04
    ac80:	35 81       	ldd	r19, Z+5	; 0x05
    ac82:	89 81       	ldd	r24, Y+1	; 0x01
    ac84:	9a 81       	ldd	r25, Y+2	; 0x02
    ac86:	fc 01       	movw	r30, r24
    ac88:	24 83       	std	Z+4, r18	; 0x04
    ac8a:	35 83       	std	Z+5, r19	; 0x05
	channel->REPCNT = config->repcnt;
    ac8c:	8d 81       	ldd	r24, Y+5	; 0x05
    ac8e:	9e 81       	ldd	r25, Y+6	; 0x06
    ac90:	fc 01       	movw	r30, r24
    ac92:	26 81       	ldd	r18, Z+6	; 0x06
    ac94:	89 81       	ldd	r24, Y+1	; 0x01
    ac96:	9a 81       	ldd	r25, Y+2	; 0x02
    ac98:	fc 01       	movw	r30, r24
    ac9a:	26 83       	std	Z+6, r18	; 0x06

	channel->CTRLB = config->ctrlb;
    ac9c:	8d 81       	ldd	r24, Y+5	; 0x05
    ac9e:	9e 81       	ldd	r25, Y+6	; 0x06
    aca0:	fc 01       	movw	r30, r24
    aca2:	21 81       	ldd	r18, Z+1	; 0x01
    aca4:	89 81       	ldd	r24, Y+1	; 0x01
    aca6:	9a 81       	ldd	r25, Y+2	; 0x02
    aca8:	fc 01       	movw	r30, r24
    acaa:	21 83       	std	Z+1, r18	; 0x01

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    acac:	8d 81       	ldd	r24, Y+5	; 0x05
    acae:	9e 81       	ldd	r25, Y+6	; 0x06
    acb0:	fc 01       	movw	r30, r24
    acb2:	80 81       	ld	r24, Z
    acb4:	28 2f       	mov	r18, r24
    acb6:	2f 77       	andi	r18, 0x7F	; 127
    acb8:	89 81       	ldd	r24, Y+1	; 0x01
    acba:	9a 81       	ldd	r25, Y+2	; 0x02
    acbc:	fc 01       	movw	r30, r24
    acbe:	20 83       	st	Z, r18
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
    acc0:	8b 81       	ldd	r24, Y+3	; 0x03
    acc2:	35 dd       	rcall	.-1430   	; 0xa72e <cpu_irq_restore>
}
    acc4:	00 00       	nop
    acc6:	26 96       	adiw	r28, 0x06	; 6
    acc8:	cd bf       	out	0x3d, r28	; 61
    acca:	de bf       	out	0x3e, r29	; 62
    accc:	df 91       	pop	r29
    acce:	cf 91       	pop	r28
    acd0:	08 95       	ret

0000acd2 <osc_get_rate>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    acd2:	cf 93       	push	r28
    acd4:	df 93       	push	r29
    acd6:	1f 92       	push	r1
    acd8:	cd b7       	in	r28, 0x3d	; 61
    acda:	de b7       	in	r29, 0x3e	; 62
    acdc:	89 83       	std	Y+1, r24	; 0x01
    acde:	89 81       	ldd	r24, Y+1	; 0x01
    ace0:	88 2f       	mov	r24, r24
    ace2:	90 e0       	ldi	r25, 0x00	; 0
    ace4:	82 30       	cpi	r24, 0x02	; 2
    ace6:	91 05       	cpc	r25, r1
    ace8:	89 f0       	breq	.+34     	; 0xad0c <osc_get_rate+0x3a>
    acea:	83 30       	cpi	r24, 0x03	; 3
    acec:	91 05       	cpc	r25, r1
    acee:	1c f4       	brge	.+6      	; 0xacf6 <osc_get_rate+0x24>
    acf0:	01 97       	sbiw	r24, 0x01	; 1
    acf2:	39 f0       	breq	.+14     	; 0xad02 <osc_get_rate+0x30>
    acf4:	1a c0       	rjmp	.+52     	; 0xad2a <osc_get_rate+0x58>
    acf6:	84 30       	cpi	r24, 0x04	; 4
    acf8:	91 05       	cpc	r25, r1
    acfa:	69 f0       	breq	.+26     	; 0xad16 <osc_get_rate+0x44>
    acfc:	08 97       	sbiw	r24, 0x08	; 8
    acfe:	81 f0       	breq	.+32     	; 0xad20 <osc_get_rate+0x4e>
    ad00:	14 c0       	rjmp	.+40     	; 0xad2a <osc_get_rate+0x58>
    ad02:	80 e8       	ldi	r24, 0x80	; 128
    ad04:	94 e8       	ldi	r25, 0x84	; 132
    ad06:	ae e1       	ldi	r26, 0x1E	; 30
    ad08:	b0 e0       	ldi	r27, 0x00	; 0
    ad0a:	12 c0       	rjmp	.+36     	; 0xad30 <osc_get_rate+0x5e>
    ad0c:	80 e0       	ldi	r24, 0x00	; 0
    ad0e:	9c e6       	ldi	r25, 0x6C	; 108
    ad10:	ac ed       	ldi	r26, 0xDC	; 220
    ad12:	b2 e0       	ldi	r27, 0x02	; 2
    ad14:	0d c0       	rjmp	.+26     	; 0xad30 <osc_get_rate+0x5e>
    ad16:	80 e0       	ldi	r24, 0x00	; 0
    ad18:	90 e8       	ldi	r25, 0x80	; 128
    ad1a:	a0 e0       	ldi	r26, 0x00	; 0
    ad1c:	b0 e0       	ldi	r27, 0x00	; 0
    ad1e:	08 c0       	rjmp	.+16     	; 0xad30 <osc_get_rate+0x5e>
    ad20:	80 e0       	ldi	r24, 0x00	; 0
    ad22:	9d e2       	ldi	r25, 0x2D	; 45
    ad24:	a1 e3       	ldi	r26, 0x31	; 49
    ad26:	b1 e0       	ldi	r27, 0x01	; 1
    ad28:	03 c0       	rjmp	.+6      	; 0xad30 <osc_get_rate+0x5e>
    ad2a:	80 e0       	ldi	r24, 0x00	; 0
    ad2c:	90 e0       	ldi	r25, 0x00	; 0
    ad2e:	dc 01       	movw	r26, r24
    ad30:	bc 01       	movw	r22, r24
    ad32:	cd 01       	movw	r24, r26
    ad34:	0f 90       	pop	r0
    ad36:	df 91       	pop	r29
    ad38:	cf 91       	pop	r28
    ad3a:	08 95       	ret

0000ad3c <pll_get_default_rate_priv>:
    ad3c:	cf 93       	push	r28
    ad3e:	df 93       	push	r29
    ad40:	cd b7       	in	r28, 0x3d	; 61
    ad42:	de b7       	in	r29, 0x3e	; 62
    ad44:	29 97       	sbiw	r28, 0x09	; 9
    ad46:	cd bf       	out	0x3d, r28	; 61
    ad48:	de bf       	out	0x3e, r29	; 62
    ad4a:	8d 83       	std	Y+5, r24	; 0x05
    ad4c:	6e 83       	std	Y+6, r22	; 0x06
    ad4e:	7f 83       	std	Y+7, r23	; 0x07
    ad50:	48 87       	std	Y+8, r20	; 0x08
    ad52:	59 87       	std	Y+9, r21	; 0x09
    ad54:	8d 81       	ldd	r24, Y+5	; 0x05
    ad56:	88 2f       	mov	r24, r24
    ad58:	90 e0       	ldi	r25, 0x00	; 0
    ad5a:	80 38       	cpi	r24, 0x80	; 128
    ad5c:	91 05       	cpc	r25, r1
    ad5e:	79 f0       	breq	.+30     	; 0xad7e <pll_get_default_rate_priv+0x42>
    ad60:	80 3c       	cpi	r24, 0xC0	; 192
    ad62:	91 05       	cpc	r25, r1
    ad64:	a9 f0       	breq	.+42     	; 0xad90 <pll_get_default_rate_priv+0x54>
    ad66:	89 2b       	or	r24, r25
    ad68:	09 f0       	breq	.+2      	; 0xad6c <pll_get_default_rate_priv+0x30>
    ad6a:	1b c0       	rjmp	.+54     	; 0xada2 <pll_get_default_rate_priv+0x66>
    ad6c:	80 e8       	ldi	r24, 0x80	; 128
    ad6e:	94 e8       	ldi	r25, 0x84	; 132
    ad70:	ae e1       	ldi	r26, 0x1E	; 30
    ad72:	b0 e0       	ldi	r27, 0x00	; 0
    ad74:	89 83       	std	Y+1, r24	; 0x01
    ad76:	9a 83       	std	Y+2, r25	; 0x02
    ad78:	ab 83       	std	Y+3, r26	; 0x03
    ad7a:	bc 83       	std	Y+4, r27	; 0x04
    ad7c:	12 c0       	rjmp	.+36     	; 0xada2 <pll_get_default_rate_priv+0x66>
    ad7e:	80 e0       	ldi	r24, 0x00	; 0
    ad80:	9b e1       	ldi	r25, 0x1B	; 27
    ad82:	a7 eb       	ldi	r26, 0xB7	; 183
    ad84:	b0 e0       	ldi	r27, 0x00	; 0
    ad86:	89 83       	std	Y+1, r24	; 0x01
    ad88:	9a 83       	std	Y+2, r25	; 0x02
    ad8a:	ab 83       	std	Y+3, r26	; 0x03
    ad8c:	bc 83       	std	Y+4, r27	; 0x04
    ad8e:	09 c0       	rjmp	.+18     	; 0xada2 <pll_get_default_rate_priv+0x66>
    ad90:	88 e0       	ldi	r24, 0x08	; 8
    ad92:	9f df       	rcall	.-194    	; 0xacd2 <osc_get_rate>
    ad94:	dc 01       	movw	r26, r24
    ad96:	cb 01       	movw	r24, r22
    ad98:	89 83       	std	Y+1, r24	; 0x01
    ad9a:	9a 83       	std	Y+2, r25	; 0x02
    ad9c:	ab 83       	std	Y+3, r26	; 0x03
    ad9e:	bc 83       	std	Y+4, r27	; 0x04
    ada0:	00 00       	nop
    ada2:	8e 81       	ldd	r24, Y+6	; 0x06
    ada4:	9f 81       	ldd	r25, Y+7	; 0x07
    ada6:	cc 01       	movw	r24, r24
    ada8:	a0 e0       	ldi	r26, 0x00	; 0
    adaa:	b0 e0       	ldi	r27, 0x00	; 0
    adac:	29 81       	ldd	r18, Y+1	; 0x01
    adae:	3a 81       	ldd	r19, Y+2	; 0x02
    adb0:	4b 81       	ldd	r20, Y+3	; 0x03
    adb2:	5c 81       	ldd	r21, Y+4	; 0x04
    adb4:	bc 01       	movw	r22, r24
    adb6:	cd 01       	movw	r24, r26
    adb8:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
    adbc:	dc 01       	movw	r26, r24
    adbe:	cb 01       	movw	r24, r22
    adc0:	89 83       	std	Y+1, r24	; 0x01
    adc2:	9a 83       	std	Y+2, r25	; 0x02
    adc4:	ab 83       	std	Y+3, r26	; 0x03
    adc6:	bc 83       	std	Y+4, r27	; 0x04
    adc8:	89 81       	ldd	r24, Y+1	; 0x01
    adca:	9a 81       	ldd	r25, Y+2	; 0x02
    adcc:	ab 81       	ldd	r26, Y+3	; 0x03
    adce:	bc 81       	ldd	r27, Y+4	; 0x04
    add0:	bc 01       	movw	r22, r24
    add2:	cd 01       	movw	r24, r26
    add4:	29 96       	adiw	r28, 0x09	; 9
    add6:	cd bf       	out	0x3d, r28	; 61
    add8:	de bf       	out	0x3e, r29	; 62
    adda:	df 91       	pop	r29
    addc:	cf 91       	pop	r28
    adde:	08 95       	ret

0000ade0 <sysclk_get_main_hz>:
    ade0:	cf 93       	push	r28
    ade2:	df 93       	push	r29
    ade4:	cd b7       	in	r28, 0x3d	; 61
    ade6:	de b7       	in	r29, 0x3e	; 62
    ade8:	41 e0       	ldi	r20, 0x01	; 1
    adea:	50 e0       	ldi	r21, 0x00	; 0
    adec:	63 e0       	ldi	r22, 0x03	; 3
    adee:	70 e0       	ldi	r23, 0x00	; 0
    adf0:	80 ec       	ldi	r24, 0xC0	; 192
    adf2:	a4 df       	rcall	.-184    	; 0xad3c <pll_get_default_rate_priv>
    adf4:	dc 01       	movw	r26, r24
    adf6:	cb 01       	movw	r24, r22
    adf8:	bc 01       	movw	r22, r24
    adfa:	cd 01       	movw	r24, r26
    adfc:	df 91       	pop	r29
    adfe:	cf 91       	pop	r28
    ae00:	08 95       	ret

0000ae02 <sysclk_get_per4_hz>:
    ae02:	cf 93       	push	r28
    ae04:	df 93       	push	r29
    ae06:	1f 92       	push	r1
    ae08:	cd b7       	in	r28, 0x3d	; 61
    ae0a:	de b7       	in	r29, 0x3e	; 62
    ae0c:	19 82       	std	Y+1, r1	; 0x01
    ae0e:	e8 df       	rcall	.-48     	; 0xade0 <sysclk_get_main_hz>
    ae10:	dc 01       	movw	r26, r24
    ae12:	cb 01       	movw	r24, r22
    ae14:	29 81       	ldd	r18, Y+1	; 0x01
    ae16:	22 2f       	mov	r18, r18
    ae18:	30 e0       	ldi	r19, 0x00	; 0
    ae1a:	04 c0       	rjmp	.+8      	; 0xae24 <sysclk_get_per4_hz+0x22>
    ae1c:	b6 95       	lsr	r27
    ae1e:	a7 95       	ror	r26
    ae20:	97 95       	ror	r25
    ae22:	87 95       	ror	r24
    ae24:	2a 95       	dec	r18
    ae26:	d2 f7       	brpl	.-12     	; 0xae1c <sysclk_get_per4_hz+0x1a>
    ae28:	bc 01       	movw	r22, r24
    ae2a:	cd 01       	movw	r24, r26
    ae2c:	0f 90       	pop	r0
    ae2e:	df 91       	pop	r29
    ae30:	cf 91       	pop	r28
    ae32:	08 95       	ret

0000ae34 <sysclk_get_per2_hz>:
    ae34:	cf 93       	push	r28
    ae36:	df 93       	push	r29
    ae38:	cd b7       	in	r28, 0x3d	; 61
    ae3a:	de b7       	in	r29, 0x3e	; 62
    ae3c:	e2 df       	rcall	.-60     	; 0xae02 <sysclk_get_per4_hz>
    ae3e:	dc 01       	movw	r26, r24
    ae40:	cb 01       	movw	r24, r22
    ae42:	bc 01       	movw	r22, r24
    ae44:	cd 01       	movw	r24, r26
    ae46:	df 91       	pop	r29
    ae48:	cf 91       	pop	r28
    ae4a:	08 95       	ret

0000ae4c <sysclk_get_per_hz>:
    ae4c:	cf 93       	push	r28
    ae4e:	df 93       	push	r29
    ae50:	cd b7       	in	r28, 0x3d	; 61
    ae52:	de b7       	in	r29, 0x3e	; 62
    ae54:	ef df       	rcall	.-34     	; 0xae34 <sysclk_get_per2_hz>
    ae56:	dc 01       	movw	r26, r24
    ae58:	cb 01       	movw	r24, r22
    ae5a:	b6 95       	lsr	r27
    ae5c:	a7 95       	ror	r26
    ae5e:	97 95       	ror	r25
    ae60:	87 95       	ror	r24
    ae62:	bc 01       	movw	r22, r24
    ae64:	cd 01       	movw	r24, r26
    ae66:	df 91       	pop	r29
    ae68:	cf 91       	pop	r28
    ae6a:	08 95       	ret

0000ae6c <sysclk_get_cpu_hz>:
    ae6c:	cf 93       	push	r28
    ae6e:	df 93       	push	r29
    ae70:	cd b7       	in	r28, 0x3d	; 61
    ae72:	de b7       	in	r29, 0x3e	; 62
    ae74:	eb df       	rcall	.-42     	; 0xae4c <sysclk_get_per_hz>
    ae76:	dc 01       	movw	r26, r24
    ae78:	cb 01       	movw	r24, r22
    ae7a:	bc 01       	movw	r22, r24
    ae7c:	cd 01       	movw	r24, r26
    ae7e:	df 91       	pop	r29
    ae80:	cf 91       	pop	r28
    ae82:	08 95       	ret

0000ae84 <__portable_avr_delay_cycles>:
    ae84:	04 c0       	rjmp	.+8      	; 0xae8e <__portable_avr_delay_cycles+0xa>
    ae86:	61 50       	subi	r22, 0x01	; 1
    ae88:	71 09       	sbc	r23, r1
    ae8a:	81 09       	sbc	r24, r1
    ae8c:	91 09       	sbc	r25, r1
    ae8e:	61 15       	cp	r22, r1
    ae90:	71 05       	cpc	r23, r1
    ae92:	81 05       	cpc	r24, r1
    ae94:	91 05       	cpc	r25, r1
    ae96:	b9 f7       	brne	.-18     	; 0xae86 <__portable_avr_delay_cycles+0x2>
    ae98:	08 95       	ret

0000ae9a <rtc_get_counter>:
    ae9a:	cf 93       	push	r28
    ae9c:	df 93       	push	r29
    ae9e:	cd b7       	in	r28, 0x3d	; 61
    aea0:	de b7       	in	r29, 0x3e	; 62
    aea2:	80 e2       	ldi	r24, 0x20	; 32
    aea4:	94 e0       	ldi	r25, 0x04	; 4
    aea6:	20 e1       	ldi	r18, 0x10	; 16
    aea8:	fc 01       	movw	r30, r24
    aeaa:	21 83       	std	Z+1, r18	; 0x01
    aeac:	00 00       	nop
    aeae:	80 e2       	ldi	r24, 0x20	; 32
    aeb0:	94 e0       	ldi	r25, 0x04	; 4
    aeb2:	fc 01       	movw	r30, r24
    aeb4:	81 81       	ldd	r24, Z+1	; 0x01
    aeb6:	88 2f       	mov	r24, r24
    aeb8:	90 e0       	ldi	r25, 0x00	; 0
    aeba:	80 71       	andi	r24, 0x10	; 16
    aebc:	99 27       	eor	r25, r25
    aebe:	89 2b       	or	r24, r25
    aec0:	b1 f7       	brne	.-20     	; 0xaeae <rtc_get_counter+0x14>
    aec2:	80 e2       	ldi	r24, 0x20	; 32
    aec4:	94 e0       	ldi	r25, 0x04	; 4
    aec6:	fc 01       	movw	r30, r24
    aec8:	84 81       	ldd	r24, Z+4	; 0x04
    aeca:	95 81       	ldd	r25, Z+5	; 0x05
    aecc:	a6 81       	ldd	r26, Z+6	; 0x06
    aece:	b7 81       	ldd	r27, Z+7	; 0x07
    aed0:	bc 01       	movw	r22, r24
    aed2:	cd 01       	movw	r24, r26
    aed4:	df 91       	pop	r29
    aed6:	cf 91       	pop	r28
    aed8:	08 95       	ret

0000aeda <rtc_get_time>:
    aeda:	cf 93       	push	r28
    aedc:	df 93       	push	r29
    aede:	cd b7       	in	r28, 0x3d	; 61
    aee0:	de b7       	in	r29, 0x3e	; 62
    aee2:	db df       	rcall	.-74     	; 0xae9a <rtc_get_counter>
    aee4:	dc 01       	movw	r26, r24
    aee6:	cb 01       	movw	r24, r22
    aee8:	bc 01       	movw	r22, r24
    aeea:	cd 01       	movw	r24, r26
    aeec:	df 91       	pop	r29
    aeee:	cf 91       	pop	r28
    aef0:	08 95       	ret

0000aef2 <rtc_set_alarm>:
    aef2:	cf 93       	push	r28
    aef4:	df 93       	push	r29
    aef6:	00 d0       	rcall	.+0      	; 0xaef8 <rtc_set_alarm+0x6>
    aef8:	1f 92       	push	r1
    aefa:	cd b7       	in	r28, 0x3d	; 61
    aefc:	de b7       	in	r29, 0x3e	; 62
    aefe:	69 83       	std	Y+1, r22	; 0x01
    af00:	7a 83       	std	Y+2, r23	; 0x02
    af02:	8b 83       	std	Y+3, r24	; 0x03
    af04:	9c 83       	std	Y+4, r25	; 0x04
    af06:	80 e2       	ldi	r24, 0x20	; 32
    af08:	94 e0       	ldi	r25, 0x04	; 4
    af0a:	24 e0       	ldi	r18, 0x04	; 4
    af0c:	fc 01       	movw	r30, r24
    af0e:	22 83       	std	Z+2, r18	; 0x02
    af10:	20 e2       	ldi	r18, 0x20	; 32
    af12:	34 e0       	ldi	r19, 0x04	; 4
    af14:	89 81       	ldd	r24, Y+1	; 0x01
    af16:	9a 81       	ldd	r25, Y+2	; 0x02
    af18:	ab 81       	ldd	r26, Y+3	; 0x03
    af1a:	bc 81       	ldd	r27, Y+4	; 0x04
    af1c:	f9 01       	movw	r30, r18
    af1e:	84 87       	std	Z+12, r24	; 0x0c
    af20:	95 87       	std	Z+13, r25	; 0x0d
    af22:	a6 87       	std	Z+14, r26	; 0x0e
    af24:	b7 87       	std	Z+15, r27	; 0x0f
    af26:	80 e2       	ldi	r24, 0x20	; 32
    af28:	94 e0       	ldi	r25, 0x04	; 4
    af2a:	22 e0       	ldi	r18, 0x02	; 2
    af2c:	fc 01       	movw	r30, r24
    af2e:	23 83       	std	Z+3, r18	; 0x03
    af30:	00 00       	nop
    af32:	24 96       	adiw	r28, 0x04	; 4
    af34:	cd bf       	out	0x3d, r28	; 61
    af36:	de bf       	out	0x3e, r29	; 62
    af38:	df 91       	pop	r29
    af3a:	cf 91       	pop	r28
    af3c:	08 95       	ret

0000af3e <rtc_set_callback>:
    af3e:	cf 93       	push	r28
    af40:	df 93       	push	r29
    af42:	1f 92       	push	r1
    af44:	1f 92       	push	r1
    af46:	cd b7       	in	r28, 0x3d	; 61
    af48:	de b7       	in	r29, 0x3e	; 62
    af4a:	89 83       	std	Y+1, r24	; 0x01
    af4c:	9a 83       	std	Y+2, r25	; 0x02
    af4e:	89 81       	ldd	r24, Y+1	; 0x01
    af50:	9a 81       	ldd	r25, Y+2	; 0x02
    af52:	80 93 4d 31 	sts	0x314D, r24	; 0x80314d <rtc_data>
    af56:	90 93 4e 31 	sts	0x314E, r25	; 0x80314e <rtc_data+0x1>
    af5a:	00 00       	nop
    af5c:	0f 90       	pop	r0
    af5e:	0f 90       	pop	r0
    af60:	df 91       	pop	r29
    af62:	cf 91       	pop	r28
    af64:	08 95       	ret

0000af66 <vbat_init>:
 * The default clock rate to the RTC32 is 1Hz but this can be changed to 1024Hz
 * by the user in the module configuration by defining
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
    af66:	2f 92       	push	r2
    af68:	3f 92       	push	r3
    af6a:	4f 92       	push	r4
    af6c:	5f 92       	push	r5
    af6e:	6f 92       	push	r6
    af70:	7f 92       	push	r7
    af72:	8f 92       	push	r8
    af74:	9f 92       	push	r9
    af76:	af 92       	push	r10
    af78:	bf 92       	push	r11
    af7a:	cf 92       	push	r12
    af7c:	df 92       	push	r13
    af7e:	ef 92       	push	r14
    af80:	ff 92       	push	r15
    af82:	0f 93       	push	r16
    af84:	1f 93       	push	r17
    af86:	cf 93       	push	r28
    af88:	df 93       	push	r29
    af8a:	cd b7       	in	r28, 0x3d	; 61
    af8c:	de b7       	in	r29, 0x3e	; 62
    af8e:	68 97       	sbiw	r28, 0x18	; 24
    af90:	cd bf       	out	0x3d, r28	; 61
    af92:	de bf       	out	0x3e, r29	; 62
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    af94:	80 ef       	ldi	r24, 0xF0	; 240
    af96:	90 e0       	ldi	r25, 0x00	; 0
    af98:	20 ef       	ldi	r18, 0xF0	; 240
    af9a:	30 e0       	ldi	r19, 0x00	; 0
    af9c:	f9 01       	movw	r30, r18
    af9e:	20 81       	ld	r18, Z
    afa0:	22 60       	ori	r18, 0x02	; 2
    afa2:	fc 01       	movw	r30, r24
    afa4:	20 83       	st	Z, r18

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    afa6:	61 e0       	ldi	r22, 0x01	; 1
    afa8:	80 ef       	ldi	r24, 0xF0	; 240
    afaa:	90 e0       	ldi	r25, 0x00	; 0
    afac:	0f 94 fe 2f 	call	0x25ffc	; 0x25ffc <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    afb0:	80 ef       	ldi	r24, 0xF0	; 240
    afb2:	90 e0       	ldi	r25, 0x00	; 0
    afb4:	20 ef       	ldi	r18, 0xF0	; 240
    afb6:	30 e0       	ldi	r19, 0x00	; 0
    afb8:	f9 01       	movw	r30, r18
    afba:	20 81       	ld	r18, Z
    afbc:	24 60       	ori	r18, 0x04	; 4
    afbe:	fc 01       	movw	r30, r24
    afc0:	20 83       	st	Z, r18
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    afc2:	54 df       	rcall	.-344    	; 0xae6c <sysclk_get_cpu_hz>
    afc4:	dc 01       	movw	r26, r24
    afc6:	cb 01       	movw	r24, r22
    afc8:	9c 01       	movw	r18, r24
    afca:	ad 01       	movw	r20, r26
    afcc:	60 e0       	ldi	r22, 0x00	; 0
    afce:	70 e0       	ldi	r23, 0x00	; 0
    afd0:	cb 01       	movw	r24, r22
    afd2:	82 2e       	mov	r8, r18
    afd4:	93 2e       	mov	r9, r19
    afd6:	a4 2e       	mov	r10, r20
    afd8:	b5 2e       	mov	r11, r21
    afda:	c6 2e       	mov	r12, r22
    afdc:	d7 2e       	mov	r13, r23
    afde:	e8 2e       	mov	r14, r24
    afe0:	f9 2e       	mov	r15, r25
    afe2:	28 2d       	mov	r18, r8
    afe4:	39 2d       	mov	r19, r9
    afe6:	4a 2d       	mov	r20, r10
    afe8:	5b 2d       	mov	r21, r11
    afea:	6c 2d       	mov	r22, r12
    afec:	7d 2d       	mov	r23, r13
    afee:	8e 2d       	mov	r24, r14
    aff0:	9f 2d       	mov	r25, r15
    aff2:	03 e0       	ldi	r16, 0x03	; 3
    aff4:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    aff8:	29 83       	std	Y+1, r18	; 0x01
    affa:	3a 83       	std	Y+2, r19	; 0x02
    affc:	4b 83       	std	Y+3, r20	; 0x03
    affe:	5c 83       	std	Y+4, r21	; 0x04
    b000:	6d 83       	std	Y+5, r22	; 0x05
    b002:	7e 83       	std	Y+6, r23	; 0x06
    b004:	8f 83       	std	Y+7, r24	; 0x07
    b006:	98 87       	std	Y+8, r25	; 0x08
    b008:	89 80       	ldd	r8, Y+1	; 0x01
    b00a:	9a 80       	ldd	r9, Y+2	; 0x02
    b00c:	ab 80       	ldd	r10, Y+3	; 0x03
    b00e:	bc 80       	ldd	r11, Y+4	; 0x04
    b010:	cd 80       	ldd	r12, Y+5	; 0x05
    b012:	de 80       	ldd	r13, Y+6	; 0x06
    b014:	ef 80       	ldd	r14, Y+7	; 0x07
    b016:	f8 84       	ldd	r15, Y+8	; 0x08
    b018:	28 2d       	mov	r18, r8
    b01a:	39 2d       	mov	r19, r9
    b01c:	4a 2d       	mov	r20, r10
    b01e:	5b 2d       	mov	r21, r11
    b020:	6c 2d       	mov	r22, r12
    b022:	7d 2d       	mov	r23, r13
    b024:	8e 2d       	mov	r24, r14
    b026:	9f 2d       	mov	r25, r15
    b028:	02 e0       	ldi	r16, 0x02	; 2
    b02a:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    b02e:	29 87       	std	Y+9, r18	; 0x09
    b030:	3a 87       	std	Y+10, r19	; 0x0a
    b032:	4b 87       	std	Y+11, r20	; 0x0b
    b034:	5c 87       	std	Y+12, r21	; 0x0c
    b036:	6d 87       	std	Y+13, r22	; 0x0d
    b038:	7e 87       	std	Y+14, r23	; 0x0e
    b03a:	8f 87       	std	Y+15, r24	; 0x0f
    b03c:	98 8b       	std	Y+16, r25	; 0x10
    b03e:	28 2d       	mov	r18, r8
    b040:	39 2d       	mov	r19, r9
    b042:	4a 2d       	mov	r20, r10
    b044:	5b 2d       	mov	r21, r11
    b046:	6c 2d       	mov	r22, r12
    b048:	7d 2d       	mov	r23, r13
    b04a:	8e 2d       	mov	r24, r14
    b04c:	9f 2d       	mov	r25, r15
    b04e:	a9 84       	ldd	r10, Y+9	; 0x09
    b050:	ba 84       	ldd	r11, Y+10	; 0x0a
    b052:	cb 84       	ldd	r12, Y+11	; 0x0b
    b054:	dc 84       	ldd	r13, Y+12	; 0x0c
    b056:	ed 84       	ldd	r14, Y+13	; 0x0d
    b058:	fe 84       	ldd	r15, Y+14	; 0x0e
    b05a:	0f 85       	ldd	r16, Y+15	; 0x0f
    b05c:	18 89       	ldd	r17, Y+16	; 0x10
    b05e:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    b062:	82 2e       	mov	r8, r18
    b064:	93 2e       	mov	r9, r19
    b066:	a4 2e       	mov	r10, r20
    b068:	b5 2e       	mov	r11, r21
    b06a:	c6 2e       	mov	r12, r22
    b06c:	d7 2e       	mov	r13, r23
    b06e:	e8 2e       	mov	r14, r24
    b070:	f9 2e       	mov	r15, r25
    b072:	28 2d       	mov	r18, r8
    b074:	39 2d       	mov	r19, r9
    b076:	4a 2d       	mov	r20, r10
    b078:	5b 2d       	mov	r21, r11
    b07a:	6c 2d       	mov	r22, r12
    b07c:	7d 2d       	mov	r23, r13
    b07e:	8e 2d       	mov	r24, r14
    b080:	9f 2d       	mov	r25, r15
    b082:	02 e0       	ldi	r16, 0x02	; 2
    b084:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    b088:	29 8b       	std	Y+17, r18	; 0x11
    b08a:	3a 8b       	std	Y+18, r19	; 0x12
    b08c:	4b 8b       	std	Y+19, r20	; 0x13
    b08e:	5c 8b       	std	Y+20, r21	; 0x14
    b090:	6d 8b       	std	Y+21, r22	; 0x15
    b092:	7e 8b       	std	Y+22, r23	; 0x16
    b094:	8f 8b       	std	Y+23, r24	; 0x17
    b096:	98 8f       	std	Y+24, r25	; 0x18
    b098:	28 2d       	mov	r18, r8
    b09a:	39 2d       	mov	r19, r9
    b09c:	4a 2d       	mov	r20, r10
    b09e:	5b 2d       	mov	r21, r11
    b0a0:	6c 2d       	mov	r22, r12
    b0a2:	7d 2d       	mov	r23, r13
    b0a4:	8e 2d       	mov	r24, r14
    b0a6:	9f 2d       	mov	r25, r15
    b0a8:	a9 88       	ldd	r10, Y+17	; 0x11
    b0aa:	ba 88       	ldd	r11, Y+18	; 0x12
    b0ac:	cb 88       	ldd	r12, Y+19	; 0x13
    b0ae:	dc 88       	ldd	r13, Y+20	; 0x14
    b0b0:	ed 88       	ldd	r14, Y+21	; 0x15
    b0b2:	fe 88       	ldd	r15, Y+22	; 0x16
    b0b4:	0f 89       	ldd	r16, Y+23	; 0x17
    b0b6:	18 8d       	ldd	r17, Y+24	; 0x18
    b0b8:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    b0bc:	22 2e       	mov	r2, r18
    b0be:	33 2e       	mov	r3, r19
    b0c0:	44 2e       	mov	r4, r20
    b0c2:	55 2e       	mov	r5, r21
    b0c4:	66 2e       	mov	r6, r22
    b0c6:	77 2e       	mov	r7, r23
    b0c8:	88 2e       	mov	r8, r24
    b0ca:	99 2e       	mov	r9, r25
    b0cc:	0f 2e       	mov	r0, r31
    b0ce:	f6 e0       	ldi	r31, 0x06	; 6
    b0d0:	af 2e       	mov	r10, r31
    b0d2:	f0 2d       	mov	r31, r0
    b0d4:	b1 2c       	mov	r11, r1
    b0d6:	c1 2c       	mov	r12, r1
    b0d8:	d1 2c       	mov	r13, r1
    b0da:	e1 2c       	mov	r14, r1
    b0dc:	f1 2c       	mov	r15, r1
    b0de:	00 e0       	ldi	r16, 0x00	; 0
    b0e0:	10 e0       	ldi	r17, 0x00	; 0
    b0e2:	22 2d       	mov	r18, r2
    b0e4:	33 2d       	mov	r19, r3
    b0e6:	44 2d       	mov	r20, r4
    b0e8:	55 2d       	mov	r21, r5
    b0ea:	66 2d       	mov	r22, r6
    b0ec:	77 2d       	mov	r23, r7
    b0ee:	88 2d       	mov	r24, r8
    b0f0:	99 2d       	mov	r25, r9
    b0f2:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    b0f6:	22 2e       	mov	r2, r18
    b0f8:	33 2e       	mov	r3, r19
    b0fa:	44 2e       	mov	r4, r20
    b0fc:	55 2e       	mov	r5, r21
    b0fe:	66 2e       	mov	r6, r22
    b100:	77 2e       	mov	r7, r23
    b102:	88 2e       	mov	r8, r24
    b104:	99 2e       	mov	r9, r25
    b106:	a2 2c       	mov	r10, r2
    b108:	b3 2c       	mov	r11, r3
    b10a:	c4 2c       	mov	r12, r4
    b10c:	d5 2c       	mov	r13, r5
    b10e:	e6 2c       	mov	r14, r6
    b110:	f7 2c       	mov	r15, r7
    b112:	08 2d       	mov	r16, r8
    b114:	19 2d       	mov	r17, r9
    b116:	2a 2d       	mov	r18, r10
    b118:	3b 2d       	mov	r19, r11
    b11a:	4c 2d       	mov	r20, r12
    b11c:	5d 2d       	mov	r21, r13
    b11e:	6e 2d       	mov	r22, r14
    b120:	7f 2d       	mov	r23, r15
    b122:	80 2f       	mov	r24, r16
    b124:	91 2f       	mov	r25, r17
    b126:	21 5c       	subi	r18, 0xC1	; 193
    b128:	3d 4b       	sbci	r19, 0xBD	; 189
    b12a:	40 4f       	sbci	r20, 0xF0	; 240
    b12c:	5f 4f       	sbci	r21, 0xFF	; 255
    b12e:	6f 4f       	sbci	r22, 0xFF	; 255
    b130:	7f 4f       	sbci	r23, 0xFF	; 255
    b132:	8f 4f       	sbci	r24, 0xFF	; 255
    b134:	9f 4f       	sbci	r25, 0xFF	; 255
    b136:	a2 2e       	mov	r10, r18
    b138:	b3 2e       	mov	r11, r19
    b13a:	c4 2e       	mov	r12, r20
    b13c:	d5 2e       	mov	r13, r21
    b13e:	e6 2e       	mov	r14, r22
    b140:	f7 2e       	mov	r15, r23
    b142:	08 2f       	mov	r16, r24
    b144:	19 2f       	mov	r17, r25
    b146:	2a 2d       	mov	r18, r10
    b148:	3b 2d       	mov	r19, r11
    b14a:	4c 2d       	mov	r20, r12
    b14c:	5d 2d       	mov	r21, r13
    b14e:	6e 2d       	mov	r22, r14
    b150:	7f 2d       	mov	r23, r15
    b152:	80 2f       	mov	r24, r16
    b154:	91 2f       	mov	r25, r17
    b156:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    b15a:	dc 01       	movw	r26, r24
    b15c:	cb 01       	movw	r24, r22
    b15e:	20 e0       	ldi	r18, 0x00	; 0
    b160:	34 e2       	ldi	r19, 0x24	; 36
    b162:	44 e7       	ldi	r20, 0x74	; 116
    b164:	59 e4       	ldi	r21, 0x49	; 73
    b166:	bc 01       	movw	r22, r24
    b168:	cd 01       	movw	r24, r26
    b16a:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    b16e:	dc 01       	movw	r26, r24
    b170:	cb 01       	movw	r24, r22
    b172:	bc 01       	movw	r22, r24
    b174:	cd 01       	movw	r24, r26
    b176:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    b17a:	a2 2e       	mov	r10, r18
    b17c:	b3 2e       	mov	r11, r19
    b17e:	c4 2e       	mov	r12, r20
    b180:	d5 2e       	mov	r13, r21
    b182:	e6 2e       	mov	r14, r22
    b184:	f7 2e       	mov	r15, r23
    b186:	08 2f       	mov	r16, r24
    b188:	19 2f       	mov	r17, r25
    b18a:	d6 01       	movw	r26, r12
    b18c:	c5 01       	movw	r24, r10
    b18e:	bc 01       	movw	r22, r24
    b190:	cd 01       	movw	r24, r26
    b192:	78 de       	rcall	.-784    	; 0xae84 <__portable_avr_delay_cycles>
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    b194:	80 ef       	ldi	r24, 0xF0	; 240
    b196:	90 e0       	ldi	r25, 0x00	; 0
    b198:	20 ef       	ldi	r18, 0xF0	; 240
    b19a:	30 e0       	ldi	r19, 0x00	; 0
    b19c:	f9 01       	movw	r30, r18
    b19e:	20 81       	ld	r18, Z
    b1a0:	28 61       	ori	r18, 0x18	; 24
    b1a2:	fc 01       	movw	r30, r24
    b1a4:	20 83       	st	Z, r18
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    b1a6:	00 00       	nop
    b1a8:	80 ef       	ldi	r24, 0xF0	; 240
    b1aa:	90 e0       	ldi	r25, 0x00	; 0
    b1ac:	fc 01       	movw	r30, r24
    b1ae:	81 81       	ldd	r24, Z+1	; 0x01
    b1b0:	88 2f       	mov	r24, r24
    b1b2:	90 e0       	ldi	r25, 0x00	; 0
    b1b4:	88 70       	andi	r24, 0x08	; 8
    b1b6:	99 27       	eor	r25, r25
    b1b8:	89 2b       	or	r24, r25
    b1ba:	b1 f3       	breq	.-20     	; 0xb1a8 <vbat_init+0x242>
}
    b1bc:	00 00       	nop
    b1be:	68 96       	adiw	r28, 0x18	; 24
    b1c0:	cd bf       	out	0x3d, r28	; 61
    b1c2:	de bf       	out	0x3e, r29	; 62
    b1c4:	df 91       	pop	r29
    b1c6:	cf 91       	pop	r28
    b1c8:	1f 91       	pop	r17
    b1ca:	0f 91       	pop	r16
    b1cc:	ff 90       	pop	r15
    b1ce:	ef 90       	pop	r14
    b1d0:	df 90       	pop	r13
    b1d2:	cf 90       	pop	r12
    b1d4:	bf 90       	pop	r11
    b1d6:	af 90       	pop	r10
    b1d8:	9f 90       	pop	r9
    b1da:	8f 90       	pop	r8
    b1dc:	7f 90       	pop	r7
    b1de:	6f 90       	pop	r6
    b1e0:	5f 90       	pop	r5
    b1e2:	4f 90       	pop	r4
    b1e4:	3f 90       	pop	r3
    b1e6:	2f 90       	pop	r2
    b1e8:	08 95       	ret

0000b1ea <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    b1ea:	cf 93       	push	r28
    b1ec:	df 93       	push	r29
    b1ee:	cd b7       	in	r28, 0x3d	; 61
    b1f0:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    b1f2:	64 e0       	ldi	r22, 0x04	; 4
    b1f4:	80 e0       	ldi	r24, 0x00	; 0
    b1f6:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
	// Set up VBAT system and start oscillator
	vbat_init();
    b1fa:	b5 de       	rcall	.-662    	; 0xaf66 <vbat_init>

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    b1fc:	80 e2       	ldi	r24, 0x20	; 32
    b1fe:	94 e0       	ldi	r25, 0x04	; 4
    b200:	fc 01       	movw	r30, r24
    b202:	10 82       	st	Z, r1

	while (rtc_is_busy());
    b204:	00 00       	nop
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    b206:	80 e2       	ldi	r24, 0x20	; 32
    b208:	94 e0       	ldi	r25, 0x04	; 4
    b20a:	fc 01       	movw	r30, r24
    b20c:	81 81       	ldd	r24, Z+1	; 0x01
    b20e:	88 2f       	mov	r24, r24
    b210:	90 e0       	ldi	r25, 0x00	; 0
    b212:	81 70       	andi	r24, 0x01	; 1
    b214:	99 27       	eor	r25, r25
    b216:	21 e0       	ldi	r18, 0x01	; 1
    b218:	89 2b       	or	r24, r25
    b21a:	09 f4       	brne	.+2      	; 0xb21e <rtc_init+0x34>
    b21c:	20 e0       	ldi	r18, 0x00	; 0
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    b21e:	22 23       	and	r18, r18
    b220:	91 f7       	brne	.-28     	; 0xb206 <rtc_init+0x1c>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    b222:	20 e2       	ldi	r18, 0x20	; 32
    b224:	34 e0       	ldi	r19, 0x04	; 4
    b226:	8f ef       	ldi	r24, 0xFF	; 255
    b228:	9f ef       	ldi	r25, 0xFF	; 255
    b22a:	dc 01       	movw	r26, r24
    b22c:	f9 01       	movw	r30, r18
    b22e:	80 87       	std	Z+8, r24	; 0x08
    b230:	91 87       	std	Z+9, r25	; 0x09
    b232:	a2 87       	std	Z+10, r26	; 0x0a
    b234:	b3 87       	std	Z+11, r27	; 0x0b
	RTC32.CNT = 0;
    b236:	80 e2       	ldi	r24, 0x20	; 32
    b238:	94 e0       	ldi	r25, 0x04	; 4
    b23a:	fc 01       	movw	r30, r24
    b23c:	14 82       	std	Z+4, r1	; 0x04
    b23e:	15 82       	std	Z+5, r1	; 0x05
    b240:	16 82       	std	Z+6, r1	; 0x06
    b242:	17 82       	std	Z+7, r1	; 0x07

	while (rtc_is_busy());
    b244:	00 00       	nop
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    b246:	80 e2       	ldi	r24, 0x20	; 32
    b248:	94 e0       	ldi	r25, 0x04	; 4
    b24a:	fc 01       	movw	r30, r24
    b24c:	81 81       	ldd	r24, Z+1	; 0x01
    b24e:	88 2f       	mov	r24, r24
    b250:	90 e0       	ldi	r25, 0x00	; 0
    b252:	81 70       	andi	r24, 0x01	; 1
    b254:	99 27       	eor	r25, r25
    b256:	21 e0       	ldi	r18, 0x01	; 1
    b258:	89 2b       	or	r24, r25
    b25a:	09 f4       	brne	.+2      	; 0xb25e <rtc_init+0x74>
    b25c:	20 e0       	ldi	r18, 0x00	; 0

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    b25e:	22 23       	and	r18, r18
    b260:	91 f7       	brne	.-28     	; 0xb246 <rtc_init+0x5c>

	RTC32.INTCTRL = 0;
    b262:	80 e2       	ldi	r24, 0x20	; 32
    b264:	94 e0       	ldi	r25, 0x04	; 4
    b266:	fc 01       	movw	r30, r24
    b268:	12 82       	std	Z+2, r1	; 0x02
	RTC32.CTRL = RTC32_ENABLE_bm;
    b26a:	80 e2       	ldi	r24, 0x20	; 32
    b26c:	94 e0       	ldi	r25, 0x04	; 4
    b26e:	21 e0       	ldi	r18, 0x01	; 1
    b270:	fc 01       	movw	r30, r24
    b272:	20 83       	st	Z, r18

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    b274:	00 00       	nop
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    b276:	80 e2       	ldi	r24, 0x20	; 32
    b278:	94 e0       	ldi	r25, 0x04	; 4
    b27a:	fc 01       	movw	r30, r24
    b27c:	81 81       	ldd	r24, Z+1	; 0x01
    b27e:	88 2f       	mov	r24, r24
    b280:	90 e0       	ldi	r25, 0x00	; 0
    b282:	81 70       	andi	r24, 0x01	; 1
    b284:	99 27       	eor	r25, r25
    b286:	21 e0       	ldi	r18, 0x01	; 1
    b288:	89 2b       	or	r24, r25
    b28a:	09 f4       	brne	.+2      	; 0xb28e <rtc_init+0xa4>
    b28c:	20 e0       	ldi	r18, 0x00	; 0

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    b28e:	22 23       	and	r18, r18
    b290:	91 f7       	brne	.-28     	; 0xb276 <rtc_init+0x8c>
}
    b292:	00 00       	nop
    b294:	df 91       	pop	r29
    b296:	cf 91       	pop	r28
    b298:	08 95       	ret

0000b29a <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    b29a:	1f 92       	push	r1
    b29c:	0f 92       	push	r0
    b29e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    b2a2:	0f 92       	push	r0
    b2a4:	11 24       	eor	r1, r1
    b2a6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    b2aa:	0f 92       	push	r0
    b2ac:	0f 93       	push	r16
    b2ae:	1f 93       	push	r17
    b2b0:	2f 93       	push	r18
    b2b2:	3f 93       	push	r19
    b2b4:	4f 93       	push	r20
    b2b6:	5f 93       	push	r21
    b2b8:	6f 93       	push	r22
    b2ba:	7f 93       	push	r23
    b2bc:	8f 93       	push	r24
    b2be:	9f 93       	push	r25
    b2c0:	af 93       	push	r26
    b2c2:	bf 93       	push	r27
    b2c4:	ef 93       	push	r30
    b2c6:	ff 93       	push	r31
    b2c8:	cf 93       	push	r28
    b2ca:	df 93       	push	r29
    b2cc:	cd b7       	in	r28, 0x3d	; 61
    b2ce:	de b7       	in	r29, 0x3e	; 62
	RTC32.INTCTRL = 0;
    b2d0:	80 e2       	ldi	r24, 0x20	; 32
    b2d2:	94 e0       	ldi	r25, 0x04	; 4
    b2d4:	fc 01       	movw	r30, r24
    b2d6:	12 82       	std	Z+2, r1	; 0x02
	if (rtc_data.callback)
    b2d8:	80 91 4d 31 	lds	r24, 0x314D	; 0x80314d <rtc_data>
    b2dc:	90 91 4e 31 	lds	r25, 0x314E	; 0x80314e <rtc_data+0x1>
    b2e0:	89 2b       	or	r24, r25
    b2e2:	59 f0       	breq	.+22     	; 0xb2fa <__vector_11+0x60>
		rtc_data.callback(rtc_get_time());
    b2e4:	00 91 4d 31 	lds	r16, 0x314D	; 0x80314d <rtc_data>
    b2e8:	10 91 4e 31 	lds	r17, 0x314E	; 0x80314e <rtc_data+0x1>
    b2ec:	f6 dd       	rcall	.-1044   	; 0xaeda <rtc_get_time>
    b2ee:	dc 01       	movw	r26, r24
    b2f0:	cb 01       	movw	r24, r22
    b2f2:	bc 01       	movw	r22, r24
    b2f4:	cd 01       	movw	r24, r26
    b2f6:	f8 01       	movw	r30, r16
    b2f8:	19 95       	eicall
}
    b2fa:	00 00       	nop
    b2fc:	df 91       	pop	r29
    b2fe:	cf 91       	pop	r28
    b300:	ff 91       	pop	r31
    b302:	ef 91       	pop	r30
    b304:	bf 91       	pop	r27
    b306:	af 91       	pop	r26
    b308:	9f 91       	pop	r25
    b30a:	8f 91       	pop	r24
    b30c:	7f 91       	pop	r23
    b30e:	6f 91       	pop	r22
    b310:	5f 91       	pop	r21
    b312:	4f 91       	pop	r20
    b314:	3f 91       	pop	r19
    b316:	2f 91       	pop	r18
    b318:	1f 91       	pop	r17
    b31a:	0f 91       	pop	r16
    b31c:	0f 90       	pop	r0
    b31e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    b322:	0f 90       	pop	r0
    b324:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    b328:	0f 90       	pop	r0
    b32a:	1f 90       	pop	r1
    b32c:	18 95       	reti

0000b32e <get_interpolated_sine>:
PROGMEM_DECLARE(int8_t, PM_SINE_IP[PM_SINE_IP_COUNT]);


/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
    b32e:	cf 93       	push	r28
    b330:	df 93       	push	r29
    b332:	cd b7       	in	r28, 0x3d	; 61
    b334:	de b7       	in	r29, 0x3e	; 62
    b336:	69 97       	sbiw	r28, 0x19	; 25
    b338:	cd bf       	out	0x3d, r28	; 61
    b33a:	de bf       	out	0x3e, r29	; 62
    b33c:	88 8f       	std	Y+24, r24	; 0x18
    b33e:	99 8f       	std	Y+25, r25	; 0x19
	/* SINE LUT */
	uint16_t left_x, rght_x, left_y, rght_y;
	rght_x = left_x = phase >> 4;
    b340:	88 8d       	ldd	r24, Y+24	; 0x18
    b342:	99 8d       	ldd	r25, Y+25	; 0x19
    b344:	92 95       	swap	r25
    b346:	82 95       	swap	r24
    b348:	8f 70       	andi	r24, 0x0F	; 15
    b34a:	89 27       	eor	r24, r25
    b34c:	9f 70       	andi	r25, 0x0F	; 15
    b34e:	89 27       	eor	r24, r25
    b350:	8b 83       	std	Y+3, r24	; 0x03
    b352:	9c 83       	std	Y+4, r25	; 0x04
    b354:	8b 81       	ldd	r24, Y+3	; 0x03
    b356:	9c 81       	ldd	r25, Y+4	; 0x04
    b358:	89 83       	std	Y+1, r24	; 0x01
    b35a:	9a 83       	std	Y+2, r25	; 0x02
	if (++rght_x >= PM_SINE_COUNT) {
    b35c:	89 81       	ldd	r24, Y+1	; 0x01
    b35e:	9a 81       	ldd	r25, Y+2	; 0x02
    b360:	01 96       	adiw	r24, 0x01	; 1
    b362:	89 83       	std	Y+1, r24	; 0x01
    b364:	9a 83       	std	Y+2, r25	; 0x02
    b366:	89 81       	ldd	r24, Y+1	; 0x01
    b368:	9a 81       	ldd	r25, Y+2	; 0x02
    b36a:	81 15       	cp	r24, r1
    b36c:	90 41       	sbci	r25, 0x10	; 16
    b36e:	28 f0       	brcs	.+10     	; 0xb37a <get_interpolated_sine+0x4c>
		rght_x -= PM_SINE_COUNT;
    b370:	89 81       	ldd	r24, Y+1	; 0x01
    b372:	9a 81       	ldd	r25, Y+2	; 0x02
    b374:	90 51       	subi	r25, 0x10	; 16
    b376:	89 83       	std	Y+1, r24	; 0x01
    b378:	9a 83       	std	Y+2, r25	; 0x02
	}
	left_y = PGM_READ_WORD(&(PM_SINE[left_x]));
    b37a:	8b 81       	ldd	r24, Y+3	; 0x03
    b37c:	9c 81       	ldd	r25, Y+4	; 0x04
    b37e:	88 0f       	add	r24, r24
    b380:	99 1f       	adc	r25, r25
    b382:	8e 5d       	subi	r24, 0xDE	; 222
    b384:	95 4f       	sbci	r25, 0xF5	; 245
    b386:	8d 83       	std	Y+5, r24	; 0x05
    b388:	9e 83       	std	Y+6, r25	; 0x06
    b38a:	8d 81       	ldd	r24, Y+5	; 0x05
    b38c:	9e 81       	ldd	r25, Y+6	; 0x06
    b38e:	fc 01       	movw	r30, r24
    b390:	25 91       	lpm	r18, Z+
    b392:	34 91       	lpm	r19, Z
    b394:	cf 01       	movw	r24, r30
    b396:	2f 83       	std	Y+7, r18	; 0x07
    b398:	38 87       	std	Y+8, r19	; 0x08
    b39a:	8d 83       	std	Y+5, r24	; 0x05
    b39c:	9e 83       	std	Y+6, r25	; 0x06
    b39e:	8f 81       	ldd	r24, Y+7	; 0x07
    b3a0:	98 85       	ldd	r25, Y+8	; 0x08
    b3a2:	89 87       	std	Y+9, r24	; 0x09
    b3a4:	9a 87       	std	Y+10, r25	; 0x0a
	rght_y = PGM_READ_WORD(&(PM_SINE[rght_x]));
    b3a6:	89 81       	ldd	r24, Y+1	; 0x01
    b3a8:	9a 81       	ldd	r25, Y+2	; 0x02
    b3aa:	88 0f       	add	r24, r24
    b3ac:	99 1f       	adc	r25, r25
    b3ae:	8e 5d       	subi	r24, 0xDE	; 222
    b3b0:	95 4f       	sbci	r25, 0xF5	; 245
    b3b2:	8b 87       	std	Y+11, r24	; 0x0b
    b3b4:	9c 87       	std	Y+12, r25	; 0x0c
    b3b6:	8b 85       	ldd	r24, Y+11	; 0x0b
    b3b8:	9c 85       	ldd	r25, Y+12	; 0x0c
    b3ba:	fc 01       	movw	r30, r24
    b3bc:	25 91       	lpm	r18, Z+
    b3be:	34 91       	lpm	r19, Z
    b3c0:	cf 01       	movw	r24, r30
    b3c2:	2d 87       	std	Y+13, r18	; 0x0d
    b3c4:	3e 87       	std	Y+14, r19	; 0x0e
    b3c6:	8b 87       	std	Y+11, r24	; 0x0b
    b3c8:	9c 87       	std	Y+12, r25	; 0x0c
    b3ca:	8d 85       	ldd	r24, Y+13	; 0x0d
    b3cc:	9e 85       	ldd	r25, Y+14	; 0x0e
    b3ce:	8f 87       	std	Y+15, r24	; 0x0f
    b3d0:	98 8b       	std	Y+16, r25	; 0x10

	/* INTERPOLATION LUT */
	uint16_t idx_y	= (uint16_t)((uint32_t)PM_SINE_MAX_STEP + rght_y - left_y);		// PM_SINE_MAX_STEP = +/-50
    b3d2:	2f 85       	ldd	r18, Y+15	; 0x0f
    b3d4:	38 89       	ldd	r19, Y+16	; 0x10
    b3d6:	89 85       	ldd	r24, Y+9	; 0x09
    b3d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    b3da:	a9 01       	movw	r20, r18
    b3dc:	48 1b       	sub	r20, r24
    b3de:	59 0b       	sbc	r21, r25
    b3e0:	ca 01       	movw	r24, r20
    b3e2:	c4 96       	adiw	r24, 0x34	; 52
    b3e4:	89 8b       	std	Y+17, r24	; 0x11
    b3e6:	9a 8b       	std	Y+18, r25	; 0x12
	uint16_t idx	= (idx_y << 4) | (phase & 0x0f);
    b3e8:	89 89       	ldd	r24, Y+17	; 0x11
    b3ea:	9a 89       	ldd	r25, Y+18	; 0x12
    b3ec:	9c 01       	movw	r18, r24
    b3ee:	22 95       	swap	r18
    b3f0:	32 95       	swap	r19
    b3f2:	30 7f       	andi	r19, 0xF0	; 240
    b3f4:	32 27       	eor	r19, r18
    b3f6:	20 7f       	andi	r18, 0xF0	; 240
    b3f8:	32 27       	eor	r19, r18
    b3fa:	88 8d       	ldd	r24, Y+24	; 0x18
    b3fc:	99 8d       	ldd	r25, Y+25	; 0x19
    b3fe:	8f 70       	andi	r24, 0x0F	; 15
    b400:	99 27       	eor	r25, r25
    b402:	82 2b       	or	r24, r18
    b404:	93 2b       	or	r25, r19
    b406:	8b 8b       	std	Y+19, r24	; 0x13
    b408:	9c 8b       	std	Y+20, r25	; 0x14
	return left_y + (int8_t)PGM_READ_BYTE(&(PM_SINE_IP[idx]));
    b40a:	8b 89       	ldd	r24, Y+19	; 0x13
    b40c:	9c 89       	ldd	r25, Y+20	; 0x14
    b40e:	8e 5d       	subi	r24, 0xDE	; 222
    b410:	95 4d       	sbci	r25, 0xD5	; 213
    b412:	8d 8b       	std	Y+21, r24	; 0x15
    b414:	9e 8b       	std	Y+22, r25	; 0x16
    b416:	8d 89       	ldd	r24, Y+21	; 0x15
    b418:	9e 89       	ldd	r25, Y+22	; 0x16
    b41a:	fc 01       	movw	r30, r24
    b41c:	84 91       	lpm	r24, Z
    b41e:	8f 8b       	std	Y+23, r24	; 0x17
    b420:	8f 89       	ldd	r24, Y+23	; 0x17
    b422:	28 2f       	mov	r18, r24
    b424:	88 0f       	add	r24, r24
    b426:	33 0b       	sbc	r19, r19
    b428:	89 85       	ldd	r24, Y+9	; 0x09
    b42a:	9a 85       	ldd	r25, Y+10	; 0x0a
    b42c:	82 0f       	add	r24, r18
    b42e:	93 1f       	adc	r25, r19
}
    b430:	69 96       	adiw	r28, 0x19	; 25
    b432:	cd bf       	out	0x3d, r28	; 61
    b434:	de bf       	out	0x3e, r29	; 62
    b436:	df 91       	pop	r29
    b438:	cf 91       	pop	r28
    b43a:	08 95       	ret

0000b43c <printHelp>:
PROGMEM_DECLARE(const char, PM_HELP_XO_2[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_NewLine[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_CmdLine[]);

void printHelp(void)
{
    b43c:	cf 93       	push	r28
    b43e:	df 93       	push	r29
    b440:	cd b7       	in	r28, 0x3d	; 61
    b442:	de b7       	in	r29, 0x3e	; 62
	static bool s_again = false;

	udi_write_tx_msg_P(PM_HELP_HDR_1);
    b444:	82 ea       	ldi	r24, 0xA2	; 162
    b446:	90 e3       	ldi	r25, 0x30	; 48
    b448:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_HDR_2);
    b44c:	87 eb       	ldi	r24, 0xB7	; 183
    b44e:	90 e3       	ldi	r25, 0x30	; 48
    b450:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP__HASH_1);
    b454:	86 ed       	ldi	r24, 0xD6	; 214
    b456:	90 e3       	ldi	r25, 0x30	; 48
    b458:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_ADC_1);
    b45c:	81 e0       	ldi	r24, 0x01	; 1
    b45e:	91 e3       	ldi	r25, 0x31	; 49
    b460:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_ADC_2);
    b464:	83 e2       	ldi	r24, 0x23	; 35
    b466:	91 e3       	ldi	r25, 0x31	; 49
    b468:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_APRS_1);
    b46c:	8f e3       	ldi	r24, 0x3F	; 63
    b46e:	91 e3       	ldi	r25, 0x31	; 49
    b470:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_2);
    b474:	87 e5       	ldi	r24, 0x57	; 87
    b476:	91 e3       	ldi	r25, 0x31	; 49
    b478:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_3);
    b47c:	86 e8       	ldi	r24, 0x86	; 134
    b47e:	91 e3       	ldi	r25, 0x31	; 49
    b480:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_4);
    b484:	80 ea       	ldi	r24, 0xA0	; 160
    b486:	91 e3       	ldi	r25, 0x31	; 49
    b488:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_5);
    b48c:	88 eb       	ldi	r24, 0xB8	; 184
    b48e:	91 e3       	ldi	r25, 0x31	; 49
    b490:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_6);
    b494:	8d ed       	ldi	r24, 0xDD	; 221
    b496:	91 e3       	ldi	r25, 0x31	; 49
    b498:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_7);
    b49c:	88 e0       	ldi	r24, 0x08	; 8
    b49e:	92 e3       	ldi	r25, 0x32	; 50
    b4a0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_8);
    b4a4:	80 e3       	ldi	r24, 0x30	; 48
    b4a6:	92 e3       	ldi	r25, 0x32	; 50
    b4a8:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_9);
    b4ac:	81 e6       	ldi	r24, 0x61	; 97
    b4ae:	92 e3       	ldi	r25, 0x32	; 50
    b4b0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_10);
    b4b4:	87 e8       	ldi	r24, 0x87	; 135
    b4b6:	92 e3       	ldi	r25, 0x32	; 50
    b4b8:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_11);
    b4bc:	8a ea       	ldi	r24, 0xAA	; 170
    b4be:	92 e3       	ldi	r25, 0x32	; 50
    b4c0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_12);
    b4c4:	82 ed       	ldi	r24, 0xD2	; 210
    b4c6:	92 e3       	ldi	r25, 0x32	; 50
    b4c8:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_AT_1);
    b4cc:	87 ef       	ldi	r24, 0xF7	; 247
    b4ce:	92 e3       	ldi	r25, 0x32	; 50
    b4d0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_BIAS_1);
    b4d4:	88 e1       	ldi	r24, 0x18	; 24
    b4d6:	93 e3       	ldi	r25, 0x33	; 51
    b4d8:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_BIAS_2);
    b4dc:	83 e3       	ldi	r24, 0x33	; 51
    b4de:	93 e3       	ldi	r25, 0x33	; 51
    b4e0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_BL_1);
    b4e4:	87 e4       	ldi	r24, 0x47	; 71
    b4e6:	93 e3       	ldi	r25, 0x33	; 51
    b4e8:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_BL_2);
    b4ec:	83 e6       	ldi	r24, 0x63	; 99
    b4ee:	93 e3       	ldi	r25, 0x33	; 51
    b4f0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_CAL_1);
    b4f4:	86 e8       	ldi	r24, 0x86	; 134
    b4f6:	93 e3       	ldi	r25, 0x33	; 51
    b4f8:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_2);
    b4fc:	8b ea       	ldi	r24, 0xAB	; 171
    b4fe:	93 e3       	ldi	r25, 0x33	; 51
    b500:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_3);
    b504:	88 eb       	ldi	r24, 0xB8	; 184
    b506:	93 e3       	ldi	r25, 0x33	; 51
    b508:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_4);
    b50c:	88 ee       	ldi	r24, 0xE8	; 232
    b50e:	93 e3       	ldi	r25, 0x33	; 51
    b510:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_5);
    b514:	88 e1       	ldi	r24, 0x18	; 24
    b516:	94 e3       	ldi	r25, 0x34	; 52
    b518:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_6);
    b51c:	88 e4       	ldi	r24, 0x48	; 72
    b51e:	94 e3       	ldi	r25, 0x34	; 52
    b520:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_DAC_1);
    b524:	8d e6       	ldi	r24, 0x6D	; 109
    b526:	94 e3       	ldi	r25, 0x34	; 52
    b528:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_DAC_2);
    b52c:	86 e8       	ldi	r24, 0x86	; 134
    b52e:	94 e3       	ldi	r25, 0x34	; 52
    b530:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_DDS_1);
    b534:	89 e9       	ldi	r24, 0x99	; 153
    b536:	94 e3       	ldi	r25, 0x34	; 52
    b538:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_DDS_2);
    b53c:	8b eb       	ldi	r24, 0xBB	; 187
    b53e:	94 e3       	ldi	r25, 0x34	; 52
    b540:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_DDS_3);
    b544:	89 ec       	ldi	r24, 0xC9	; 201
    b546:	94 e3       	ldi	r25, 0x34	; 52
    b548:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_EB_1);
    b54c:	8f ee       	ldi	r24, 0xEF	; 239
    b54e:	94 e3       	ldi	r25, 0x34	; 52
    b550:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_ENV_T_1);
    b554:	80 e1       	ldi	r24, 0x10	; 16
    b556:	95 e3       	ldi	r25, 0x35	; 53
    b558:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_GSM_1);
    b55c:	8a e3       	ldi	r24, 0x3A	; 58
    b55e:	95 e3       	ldi	r25, 0x35	; 53
    b560:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_GSM_2);
    b564:	81 e5       	ldi	r24, 0x51	; 81
    b566:	95 e3       	ldi	r25, 0x35	; 53
    b568:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_GSM_3);
    b56c:	86 e7       	ldi	r24, 0x76	; 118
    b56e:	95 e3       	ldi	r25, 0x35	; 53
    b570:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_HELP_1);
    b574:	84 ea       	ldi	r24, 0xA4	; 164
    b576:	95 e3       	ldi	r25, 0x35	; 53
    b578:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_HELP_2);
    b57c:	81 ec       	ldi	r24, 0xC1	; 193
    b57e:	95 e3       	ldi	r25, 0x35	; 53
    b580:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_INFO_1);
    b584:	81 ee       	ldi	r24, 0xE1	; 225
    b586:	95 e3       	ldi	r25, 0x35	; 53
    b588:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_INFO_2);
    b58c:	87 e0       	ldi	r24, 0x07	; 7
    b58e:	96 e3       	ldi	r25, 0x36	; 54
    b590:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_INFO_3);
    b594:	8c e1       	ldi	r24, 0x1C	; 28
    b596:	96 e3       	ldi	r25, 0x36	; 54
    b598:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_INFO_4);
    b59c:	80 e3       	ldi	r24, 0x30	; 48
    b59e:	96 e3       	ldi	r25, 0x36	; 54
    b5a0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_KB_1);
    b5a4:	86 e4       	ldi	r24, 0x46	; 70
    b5a6:	96 e3       	ldi	r25, 0x36	; 54
    b5a8:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_PT_1);
    b5ac:	85 e6       	ldi	r24, 0x65	; 101
    b5ae:	96 e3       	ldi	r25, 0x36	; 54
    b5b0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_PT_2);
    b5b4:	8e e7       	ldi	r24, 0x7E	; 126
    b5b6:	96 e3       	ldi	r25, 0x36	; 54
    b5b8:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_QNH_AUTO_1);
    b5bc:	8e e9       	ldi	r24, 0x9E	; 158
    b5be:	96 e3       	ldi	r25, 0x36	; 54
    b5c0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_QNH_M_1);
    b5c4:	86 ec       	ldi	r24, 0xC6	; 198
    b5c6:	96 e3       	ldi	r25, 0x36	; 54
    b5c8:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_RESET_1);
    b5cc:	8f ee       	ldi	r24, 0xEF	; 239
    b5ce:	96 e3       	ldi	r25, 0x36	; 54
    b5d0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_SHUT_1);
    b5d4:	88 e0       	ldi	r24, 0x08	; 8
    b5d6:	97 e3       	ldi	r25, 0x37	; 55
    b5d8:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_XO_1);
    b5dc:	86 e2       	ldi	r24, 0x26	; 38
    b5de:	97 e3       	ldi	r25, 0x37	; 55
    b5e0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_XO_2);
    b5e4:	8a e4       	ldi	r24, 0x4A	; 74
    b5e6:	97 e3       	ldi	r25, 0x37	; 55
    b5e8:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_IP_CMD_NewLine);
    b5ec:	88 e5       	ldi	r24, 0x58	; 88
    b5ee:	97 e3       	ldi	r25, 0x37	; 55
    b5f0:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

	if (!s_again) {
    b5f4:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <s_again.8224>
    b5f8:	81 e0       	ldi	r24, 0x01	; 1
    b5fa:	89 27       	eor	r24, r25
    b5fc:	88 23       	and	r24, r24
    b5fe:	39 f0       	breq	.+14     	; 0xb60e <printHelp+0x1d2>
		s_again = true;
    b600:	81 e0       	ldi	r24, 0x01	; 1
    b602:	80 93 54 22 	sts	0x2254, r24	; 0x802254 <s_again.8224>
		udi_write_tx_msg_P(PM_IP_CMD_CmdLine);
    b606:	8b e5       	ldi	r24, 0x5B	; 91
    b608:	97 e3       	ldi	r25, 0x37	; 55
    b60a:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
	}
}
    b60e:	00 00       	nop
    b610:	df 91       	pop	r29
    b612:	cf 91       	pop	r28
    b614:	08 95       	ret

0000b616 <executeCmdLine>:
PROGMEM_DECLARE(const char, PM_IP_CMD_xo[]);
PROGMEM_DECLARE(const char, PM_UNKNOWN_01[]);


static void executeCmdLine(char* cmdLine_buf, uint8_t cmdLine_len)
{
    b616:	ef 92       	push	r14
    b618:	ff 92       	push	r15
    b61a:	0f 93       	push	r16
    b61c:	1f 93       	push	r17
    b61e:	cf 93       	push	r28
    b620:	df 93       	push	r29
    b622:	cd b7       	in	r28, 0x3d	; 61
    b624:	de b7       	in	r29, 0x3e	; 62
    b626:	eb 97       	sbiw	r28, 0x3b	; 59
    b628:	cd bf       	out	0x3d, r28	; 61
    b62a:	de bf       	out	0x3e, r29	; 62
    b62c:	89 af       	std	Y+57, r24	; 0x39
    b62e:	9a af       	std	Y+58, r25	; 0x3a
    b630:	6b af       	std	Y+59, r22	; 0x3b
	/* Process command */
	{
		if (cmdLine_buf[0] == '#') {
    b632:	89 ad       	ldd	r24, Y+57	; 0x39
    b634:	9a ad       	ldd	r25, Y+58	; 0x3a
    b636:	fc 01       	movw	r30, r24
    b638:	80 81       	ld	r24, Z
    b63a:	83 32       	cpi	r24, 0x23	; 35
    b63c:	59 f4       	brne	.+22     	; 0xb654 <executeCmdLine+0x3e>
			/* Send every line starting with # to the SIM808 device, excluding the first character itself */
			serial_sim808_send(&(cmdLine_buf[1]), cmdLine_len - 1, false);
    b63e:	8b ad       	ldd	r24, Y+59	; 0x3b
    b640:	2f ef       	ldi	r18, 0xFF	; 255
    b642:	28 0f       	add	r18, r24
    b644:	89 ad       	ldd	r24, Y+57	; 0x39
    b646:	9a ad       	ldd	r25, Y+58	; 0x3a
    b648:	01 96       	adiw	r24, 0x01	; 1
    b64a:	40 e0       	ldi	r20, 0x00	; 0
    b64c:	62 2f       	mov	r22, r18
    b64e:	0e 94 af 23 	call	0x475e	; 0x475e <serial_sim808_send>
    b652:	0a c4       	rjmp	.+2068   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_adc,			sizeof(PM_IP_CMD_adc) - 1)) {
    b654:	89 ad       	ldd	r24, Y+57	; 0x39
    b656:	9a ad       	ldd	r25, Y+58	; 0x3a
    b658:	44 e0       	ldi	r20, 0x04	; 4
    b65a:	50 e0       	ldi	r21, 0x00	; 0
    b65c:	60 e6       	ldi	r22, 0x60	; 96
    b65e:	77 e3       	ldi	r23, 0x37	; 55
    b660:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b664:	89 2b       	or	r24, r25
    b666:	01 f5       	brne	.+64     	; 0xb6a8 <executeCmdLine+0x92>
			int val[1] = { 0 };
    b668:	19 82       	std	Y+1, r1	; 0x01
    b66a:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_adc) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b66c:	89 ad       	ldd	r24, Y+57	; 0x39
    b66e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b670:	04 96       	adiw	r24, 0x04	; 4
    b672:	9e 01       	movw	r18, r28
    b674:	2f 5f       	subi	r18, 0xFF	; 255
    b676:	3f 4f       	sbci	r19, 0xFF	; 255
    b678:	79 01       	movw	r14, r18
    b67a:	00 e0       	ldi	r16, 0x00	; 0
    b67c:	10 e0       	ldi	r17, 0x00	; 0
    b67e:	20 e0       	ldi	r18, 0x00	; 0
    b680:	30 e0       	ldi	r19, 0x00	; 0
    b682:	43 e0       	ldi	r20, 0x03	; 3
    b684:	50 e0       	ldi	r21, 0x00	; 0
    b686:	60 e0       	ldi	r22, 0x00	; 0
    b688:	70 e0       	ldi	r23, 0x00	; 0
    b68a:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    b68e:	89 2b       	or	r24, r25
    b690:	09 f4       	brne	.+2      	; 0xb694 <executeCmdLine+0x7e>
    b692:	ea c3       	rjmp	.+2004   	; 0xbe68 <executeCmdLine+0x852>
				adc_app_enable(val[0] != 0);
    b694:	89 81       	ldd	r24, Y+1	; 0x01
    b696:	9a 81       	ldd	r25, Y+2	; 0x02
    b698:	21 e0       	ldi	r18, 0x01	; 1
    b69a:	89 2b       	or	r24, r25
    b69c:	09 f4       	brne	.+2      	; 0xb6a0 <executeCmdLine+0x8a>
    b69e:	20 e0       	ldi	r18, 0x00	; 0
    b6a0:	82 2f       	mov	r24, r18
    b6a2:	0e 94 0a e3 	call	0x1c614	; 0x1c614 <adc_app_enable>
    b6a6:	e0 c3       	rjmp	.+1984   	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ring,		sizeof(PM_IP_CMD_aprs_ring) - 1)) {
    b6a8:	89 ad       	ldd	r24, Y+57	; 0x39
    b6aa:	9a ad       	ldd	r25, Y+58	; 0x3a
    b6ac:	49 e0       	ldi	r20, 0x09	; 9
    b6ae:	50 e0       	ldi	r21, 0x00	; 0
    b6b0:	6b e6       	ldi	r22, 0x6B	; 107
    b6b2:	77 e3       	ldi	r23, 0x37	; 55
    b6b4:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b6b8:	89 2b       	or	r24, r25
    b6ba:	21 f4       	brne	.+8      	; 0xb6c4 <executeCmdLine+0xae>
			g_gsm_ring = 1;  // Number of repeats of first APRS packet
    b6bc:	81 e0       	ldi	r24, 0x01	; 1
    b6be:	80 93 0e 28 	sts	0x280E, r24	; 0x80280e <g_gsm_ring>
    b6c2:	d2 c3       	rjmp	.+1956   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_call,		sizeof(PM_IP_CMD_aprs_call) - 1)) {
    b6c4:	89 ad       	ldd	r24, Y+57	; 0x39
    b6c6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b6c8:	4a e0       	ldi	r20, 0x0A	; 10
    b6ca:	50 e0       	ldi	r21, 0x00	; 0
    b6cc:	65 e7       	ldi	r22, 0x75	; 117
    b6ce:	77 e3       	ldi	r23, 0x37	; 55
    b6d0:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b6d4:	89 2b       	or	r24, r25
    b6d6:	31 f4       	brne	.+12     	; 0xb6e4 <executeCmdLine+0xce>
			aprs_call_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_call) - 1));
    b6d8:	89 ad       	ldd	r24, Y+57	; 0x39
    b6da:	9a ad       	ldd	r25, Y+58	; 0x3a
    b6dc:	0a 96       	adiw	r24, 0x0a	; 10
    b6de:	0e 94 f2 e3 	call	0x1c7e4	; 0x1c7e4 <aprs_call_update>
    b6e2:	c2 c3       	rjmp	.+1924   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ssid,		sizeof(PM_IP_CMD_aprs_ssid) - 1)) {
    b6e4:	89 ad       	ldd	r24, Y+57	; 0x39
    b6e6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b6e8:	4a e0       	ldi	r20, 0x0A	; 10
    b6ea:	50 e0       	ldi	r21, 0x00	; 0
    b6ec:	60 e8       	ldi	r22, 0x80	; 128
    b6ee:	77 e3       	ldi	r23, 0x37	; 55
    b6f0:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b6f4:	89 2b       	or	r24, r25
    b6f6:	31 f4       	brne	.+12     	; 0xb704 <executeCmdLine+0xee>
			aprs_ssid_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ssid) - 1));
    b6f8:	89 ad       	ldd	r24, Y+57	; 0x39
    b6fa:	9a ad       	ldd	r25, Y+58	; 0x3a
    b6fc:	0a 96       	adiw	r24, 0x0a	; 10
    b6fe:	0e 94 0c e4 	call	0x1c818	; 0x1c818 <aprs_ssid_update>
    b702:	b2 c3       	rjmp	.+1892   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_link_name,	sizeof(PM_IP_CMD_aprs_link_name) - 1)) {
    b704:	89 ad       	ldd	r24, Y+57	; 0x39
    b706:	9a ad       	ldd	r25, Y+58	; 0x3a
    b708:	4c e0       	ldi	r20, 0x0C	; 12
    b70a:	50 e0       	ldi	r21, 0x00	; 0
    b70c:	6b e8       	ldi	r22, 0x8B	; 139
    b70e:	77 e3       	ldi	r23, 0x37	; 55
    b710:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b714:	89 2b       	or	r24, r25
    b716:	31 f4       	brne	.+12     	; 0xb724 <executeCmdLine+0x10e>
			aprs_link_service_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_link_name) - 1));
    b718:	89 ad       	ldd	r24, Y+57	; 0x39
    b71a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b71c:	0c 96       	adiw	r24, 0x0c	; 12
    b71e:	0e 94 44 e3 	call	0x1c688	; 0x1c688 <aprs_link_service_update>
    b722:	a2 c3       	rjmp	.+1860   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_link_user,	sizeof(PM_IP_CMD_aprs_link_user) - 1)) {
    b724:	89 ad       	ldd	r24, Y+57	; 0x39
    b726:	9a ad       	ldd	r25, Y+58	; 0x3a
    b728:	4c e0       	ldi	r20, 0x0C	; 12
    b72a:	50 e0       	ldi	r21, 0x00	; 0
    b72c:	68 e9       	ldi	r22, 0x98	; 152
    b72e:	77 e3       	ldi	r23, 0x37	; 55
    b730:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b734:	89 2b       	or	r24, r25
    b736:	31 f4       	brne	.+12     	; 0xb744 <executeCmdLine+0x12e>
			aprs_link_user_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_link_user) - 1));
    b738:	89 ad       	ldd	r24, Y+57	; 0x39
    b73a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b73c:	0c 96       	adiw	r24, 0x0c	; 12
    b73e:	0e 94 5e e3 	call	0x1c6bc	; 0x1c6bc <aprs_link_user_update>
    b742:	92 c3       	rjmp	.+1828   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_link_pwd,	sizeof(PM_IP_CMD_aprs_link_pwd) - 1)) {
    b744:	89 ad       	ldd	r24, Y+57	; 0x39
    b746:	9a ad       	ldd	r25, Y+58	; 0x3a
    b748:	4b e0       	ldi	r20, 0x0B	; 11
    b74a:	50 e0       	ldi	r21, 0x00	; 0
    b74c:	65 ea       	ldi	r22, 0xA5	; 165
    b74e:	77 e3       	ldi	r23, 0x37	; 55
    b750:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b754:	89 2b       	or	r24, r25
    b756:	31 f4       	brne	.+12     	; 0xb764 <executeCmdLine+0x14e>
			aprs_link_pwd_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_link_pwd) - 1));
    b758:	89 ad       	ldd	r24, Y+57	; 0x39
    b75a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b75c:	0b 96       	adiw	r24, 0x0b	; 11
    b75e:	0e 94 78 e3 	call	0x1c6f0	; 0x1c6f0 <aprs_link_pwd_update>
    b762:	82 c3       	rjmp	.+1796   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ip_proto,	sizeof(PM_IP_CMD_aprs_ip_proto) - 1)) {
    b764:	89 ad       	ldd	r24, Y+57	; 0x39
    b766:	9a ad       	ldd	r25, Y+58	; 0x3a
    b768:	4e e0       	ldi	r20, 0x0E	; 14
    b76a:	50 e0       	ldi	r21, 0x00	; 0
    b76c:	61 eb       	ldi	r22, 0xB1	; 177
    b76e:	77 e3       	ldi	r23, 0x37	; 55
    b770:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b774:	89 2b       	or	r24, r25
    b776:	31 f4       	brne	.+12     	; 0xb784 <executeCmdLine+0x16e>
			aprs_ip_proto_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ip_proto) - 1));
    b778:	89 ad       	ldd	r24, Y+57	; 0x39
    b77a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b77c:	0e 96       	adiw	r24, 0x0e	; 14
    b77e:	0e 94 92 e3 	call	0x1c724	; 0x1c724 <aprs_ip_proto_update>
    b782:	72 c3       	rjmp	.+1764   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ip_name,	sizeof(PM_IP_CMD_aprs_ip_name) - 1)) {
    b784:	89 ad       	ldd	r24, Y+57	; 0x39
    b786:	9a ad       	ldd	r25, Y+58	; 0x3a
    b788:	4d e0       	ldi	r20, 0x0D	; 13
    b78a:	50 e0       	ldi	r21, 0x00	; 0
    b78c:	60 ec       	ldi	r22, 0xC0	; 192
    b78e:	77 e3       	ldi	r23, 0x37	; 55
    b790:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b794:	89 2b       	or	r24, r25
    b796:	31 f4       	brne	.+12     	; 0xb7a4 <executeCmdLine+0x18e>
			aprs_ip_name_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ip_name) - 1));
    b798:	89 ad       	ldd	r24, Y+57	; 0x39
    b79a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b79c:	0d 96       	adiw	r24, 0x0d	; 13
    b79e:	0e 94 c1 e3 	call	0x1c782	; 0x1c782 <aprs_ip_name_update>
    b7a2:	62 c3       	rjmp	.+1732   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ip_port,	sizeof(PM_IP_CMD_aprs_ip_port) - 1)) {
    b7a4:	89 ad       	ldd	r24, Y+57	; 0x39
    b7a6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b7a8:	4d e0       	ldi	r20, 0x0D	; 13
    b7aa:	50 e0       	ldi	r21, 0x00	; 0
    b7ac:	6e ec       	ldi	r22, 0xCE	; 206
    b7ae:	77 e3       	ldi	r23, 0x37	; 55
    b7b0:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b7b4:	89 2b       	or	r24, r25
    b7b6:	d9 f4       	brne	.+54     	; 0xb7ee <executeCmdLine+0x1d8>
			int val[1] = { 0 };
    b7b8:	1b 82       	std	Y+3, r1	; 0x03
    b7ba:	1c 82       	std	Y+4, r1	; 0x04
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ip_port) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b7bc:	89 ad       	ldd	r24, Y+57	; 0x39
    b7be:	9a ad       	ldd	r25, Y+58	; 0x3a
    b7c0:	0d 96       	adiw	r24, 0x0d	; 13
    b7c2:	9e 01       	movw	r18, r28
    b7c4:	2d 5f       	subi	r18, 0xFD	; 253
    b7c6:	3f 4f       	sbci	r19, 0xFF	; 255
    b7c8:	79 01       	movw	r14, r18
    b7ca:	00 e0       	ldi	r16, 0x00	; 0
    b7cc:	10 e0       	ldi	r17, 0x00	; 0
    b7ce:	20 e0       	ldi	r18, 0x00	; 0
    b7d0:	30 e0       	ldi	r19, 0x00	; 0
    b7d2:	43 e0       	ldi	r20, 0x03	; 3
    b7d4:	50 e0       	ldi	r21, 0x00	; 0
    b7d6:	60 e0       	ldi	r22, 0x00	; 0
    b7d8:	70 e0       	ldi	r23, 0x00	; 0
    b7da:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    b7de:	89 2b       	or	r24, r25
    b7e0:	09 f4       	brne	.+2      	; 0xb7e4 <executeCmdLine+0x1ce>
    b7e2:	42 c3       	rjmp	.+1668   	; 0xbe68 <executeCmdLine+0x852>
				aprs_ip_port_update(val[0]);
    b7e4:	8b 81       	ldd	r24, Y+3	; 0x03
    b7e6:	9c 81       	ldd	r25, Y+4	; 0x04
    b7e8:	0e 94 db e3 	call	0x1c7b6	; 0x1c7b6 <aprs_ip_port_update>
    b7ec:	3d c3       	rjmp	.+1658   	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_user,		sizeof(PM_IP_CMD_aprs_user) - 1)) {
    b7ee:	89 ad       	ldd	r24, Y+57	; 0x39
    b7f0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b7f2:	4a e0       	ldi	r20, 0x0A	; 10
    b7f4:	50 e0       	ldi	r21, 0x00	; 0
    b7f6:	6c ed       	ldi	r22, 0xDC	; 220
    b7f8:	77 e3       	ldi	r23, 0x37	; 55
    b7fa:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b7fe:	89 2b       	or	r24, r25
    b800:	31 f4       	brne	.+12     	; 0xb80e <executeCmdLine+0x1f8>
			aprs_user_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_user) - 1));
    b802:	89 ad       	ldd	r24, Y+57	; 0x39
    b804:	9a ad       	ldd	r25, Y+58	; 0x3a
    b806:	0a 96       	adiw	r24, 0x0a	; 10
    b808:	0e 94 7e e4 	call	0x1c8fc	; 0x1c8fc <aprs_user_update>
    b80c:	2d c3       	rjmp	.+1626   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_pwd,		sizeof(PM_IP_CMD_aprs_pwd) - 1)) {
    b80e:	89 ad       	ldd	r24, Y+57	; 0x39
    b810:	9a ad       	ldd	r25, Y+58	; 0x3a
    b812:	49 e0       	ldi	r20, 0x09	; 9
    b814:	50 e0       	ldi	r21, 0x00	; 0
    b816:	67 ee       	ldi	r22, 0xE7	; 231
    b818:	77 e3       	ldi	r23, 0x37	; 55
    b81a:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b81e:	89 2b       	or	r24, r25
    b820:	31 f4       	brne	.+12     	; 0xb82e <executeCmdLine+0x218>
			aprs_pwd_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_pwd) - 1));
    b822:	89 ad       	ldd	r24, Y+57	; 0x39
    b824:	9a ad       	ldd	r25, Y+58	; 0x3a
    b826:	09 96       	adiw	r24, 0x09	; 9
    b828:	0e 94 98 e4 	call	0x1c930	; 0x1c930 <aprs_pwd_update>
    b82c:	1d c3       	rjmp	.+1594   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_num,		sizeof(PM_IP_CMD_aprs_num) - 1)) {
    b82e:	89 ad       	ldd	r24, Y+57	; 0x39
    b830:	9a ad       	ldd	r25, Y+58	; 0x3a
    b832:	45 e0       	ldi	r20, 0x05	; 5
    b834:	50 e0       	ldi	r21, 0x00	; 0
    b836:	65 e6       	ldi	r22, 0x65	; 101
    b838:	77 e3       	ldi	r23, 0x37	; 55
    b83a:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b83e:	89 2b       	or	r24, r25
    b840:	d9 f4       	brne	.+54     	; 0xb878 <executeCmdLine+0x262>
			int val[1] = { 0 };
    b842:	1d 82       	std	Y+5, r1	; 0x05
    b844:	1e 82       	std	Y+6, r1	; 0x06
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b846:	89 ad       	ldd	r24, Y+57	; 0x39
    b848:	9a ad       	ldd	r25, Y+58	; 0x3a
    b84a:	05 96       	adiw	r24, 0x05	; 5
    b84c:	9e 01       	movw	r18, r28
    b84e:	2b 5f       	subi	r18, 0xFB	; 251
    b850:	3f 4f       	sbci	r19, 0xFF	; 255
    b852:	79 01       	movw	r14, r18
    b854:	00 e0       	ldi	r16, 0x00	; 0
    b856:	10 e0       	ldi	r17, 0x00	; 0
    b858:	20 e0       	ldi	r18, 0x00	; 0
    b85a:	30 e0       	ldi	r19, 0x00	; 0
    b85c:	43 e0       	ldi	r20, 0x03	; 3
    b85e:	50 e0       	ldi	r21, 0x00	; 0
    b860:	60 e0       	ldi	r22, 0x00	; 0
    b862:	70 e0       	ldi	r23, 0x00	; 0
    b864:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    b868:	89 2b       	or	r24, r25
    b86a:	09 f4       	brne	.+2      	; 0xb86e <executeCmdLine+0x258>
    b86c:	fd c2       	rjmp	.+1530   	; 0xbe68 <executeCmdLine+0x852>
				aprs_num_update(val[0]);
    b86e:	8d 81       	ldd	r24, Y+5	; 0x05
    b870:	9e 81       	ldd	r25, Y+6	; 0x06
    b872:	0e 94 2e e3 	call	0x1c65c	; 0x1c65c <aprs_num_update>
    b876:	f8 c2       	rjmp	.+1520   	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
    b878:	89 ad       	ldd	r24, Y+57	; 0x39
    b87a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b87c:	42 e0       	ldi	r20, 0x02	; 2
    b87e:	50 e0       	ldi	r21, 0x00	; 0
    b880:	61 ef       	ldi	r22, 0xF1	; 241
    b882:	77 e3       	ldi	r23, 0x37	; 55
    b884:	0f 94 a7 3c 	call	0x2794e	; 0x2794e <strncasecmp_P>
    b888:	89 2b       	or	r24, r25
    b88a:	b1 f0       	breq	.+44     	; 0xb8b8 <executeCmdLine+0x2a2>
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
    b88c:	89 ad       	ldd	r24, Y+57	; 0x39
    b88e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b890:	42 e0       	ldi	r20, 0x02	; 2
    b892:	50 e0       	ldi	r21, 0x00	; 0
    b894:	64 ef       	ldi	r22, 0xF4	; 244
    b896:	77 e3       	ldi	r23, 0x37	; 55
    b898:	0f 94 a7 3c 	call	0x2794e	; 0x2794e <strncasecmp_P>
			int val[1] = { 0 };
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
				aprs_num_update(val[0]);
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
    b89c:	89 2b       	or	r24, r25
    b89e:	61 f0       	breq	.+24     	; 0xb8b8 <executeCmdLine+0x2a2>
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
				   ((1 <= cmdLine_buf[0]) && (cmdLine_buf[0] <= 26))) {
    b8a0:	89 ad       	ldd	r24, Y+57	; 0x39
    b8a2:	9a ad       	ldd	r25, Y+58	; 0x3a
    b8a4:	fc 01       	movw	r30, r24
    b8a6:	80 81       	ld	r24, Z
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
				aprs_num_update(val[0]);
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
    b8a8:	18 16       	cp	r1, r24
    b8aa:	6c f4       	brge	.+26     	; 0xb8c6 <executeCmdLine+0x2b0>
				   ((1 <= cmdLine_buf[0]) && (cmdLine_buf[0] <= 26))) {
    b8ac:	89 ad       	ldd	r24, Y+57	; 0x39
    b8ae:	9a ad       	ldd	r25, Y+58	; 0x3a
    b8b0:	fc 01       	movw	r30, r24
    b8b2:	80 81       	ld	r24, Z
    b8b4:	8b 31       	cpi	r24, 0x1B	; 27
    b8b6:	3c f4       	brge	.+14     	; 0xb8c6 <executeCmdLine+0x2b0>
				serial_sim808_send(cmdLine_buf, cmdLine_len, false);
    b8b8:	89 ad       	ldd	r24, Y+57	; 0x39
    b8ba:	9a ad       	ldd	r25, Y+58	; 0x3a
    b8bc:	40 e0       	ldi	r20, 0x00	; 0
    b8be:	6b ad       	ldd	r22, Y+59	; 0x3b
    b8c0:	0e 94 af 23 	call	0x475e	; 0x475e <serial_sim808_send>
    b8c4:	d1 c2       	rjmp	.+1442   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bias,			sizeof(PM_IP_CMD_bias) - 1)) {
    b8c6:	89 ad       	ldd	r24, Y+57	; 0x39
    b8c8:	9a ad       	ldd	r25, Y+58	; 0x3a
    b8ca:	45 e0       	ldi	r20, 0x05	; 5
    b8cc:	50 e0       	ldi	r21, 0x00	; 0
    b8ce:	67 ef       	ldi	r22, 0xF7	; 247
    b8d0:	77 e3       	ldi	r23, 0x37	; 55
    b8d2:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b8d6:	89 2b       	or	r24, r25
    b8d8:	d9 f4       	brne	.+54     	; 0xb910 <executeCmdLine+0x2fa>
			int val[1] = { 0 };
    b8da:	1f 82       	std	Y+7, r1	; 0x07
    b8dc:	18 86       	std	Y+8, r1	; 0x08
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bias) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b8de:	89 ad       	ldd	r24, Y+57	; 0x39
    b8e0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b8e2:	05 96       	adiw	r24, 0x05	; 5
    b8e4:	9e 01       	movw	r18, r28
    b8e6:	29 5f       	subi	r18, 0xF9	; 249
    b8e8:	3f 4f       	sbci	r19, 0xFF	; 255
    b8ea:	79 01       	movw	r14, r18
    b8ec:	00 e0       	ldi	r16, 0x00	; 0
    b8ee:	10 e0       	ldi	r17, 0x00	; 0
    b8f0:	20 e0       	ldi	r18, 0x00	; 0
    b8f2:	30 e0       	ldi	r19, 0x00	; 0
    b8f4:	43 e0       	ldi	r20, 0x03	; 3
    b8f6:	50 e0       	ldi	r21, 0x00	; 0
    b8f8:	60 e0       	ldi	r22, 0x00	; 0
    b8fa:	70 e0       	ldi	r23, 0x00	; 0
    b8fc:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    b900:	89 2b       	or	r24, r25
    b902:	09 f4       	brne	.+2      	; 0xb906 <executeCmdLine+0x2f0>
    b904:	b1 c2       	rjmp	.+1378   	; 0xbe68 <executeCmdLine+0x852>
				bias_update(val[0]);
    b906:	8f 81       	ldd	r24, Y+7	; 0x07
    b908:	98 85       	ldd	r25, Y+8	; 0x08
    b90a:	0e 94 de e4 	call	0x1c9bc	; 0x1c9bc <bias_update>
    b90e:	ac c2       	rjmp	.+1368   	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bl,				sizeof(PM_IP_CMD_bl) - 1)) {
    b910:	89 ad       	ldd	r24, Y+57	; 0x39
    b912:	9a ad       	ldd	r25, Y+58	; 0x3a
    b914:	43 e0       	ldi	r20, 0x03	; 3
    b916:	50 e0       	ldi	r21, 0x00	; 0
    b918:	6d ef       	ldi	r22, 0xFD	; 253
    b91a:	77 e3       	ldi	r23, 0x37	; 55
    b91c:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b920:	89 2b       	or	r24, r25
    b922:	d9 f4       	brne	.+54     	; 0xb95a <executeCmdLine+0x344>
			int val[1] = { 0 };
    b924:	19 86       	std	Y+9, r1	; 0x09
    b926:	1a 86       	std	Y+10, r1	; 0x0a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bl) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b928:	89 ad       	ldd	r24, Y+57	; 0x39
    b92a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b92c:	03 96       	adiw	r24, 0x03	; 3
    b92e:	9e 01       	movw	r18, r28
    b930:	27 5f       	subi	r18, 0xF7	; 247
    b932:	3f 4f       	sbci	r19, 0xFF	; 255
    b934:	79 01       	movw	r14, r18
    b936:	00 e0       	ldi	r16, 0x00	; 0
    b938:	10 e0       	ldi	r17, 0x00	; 0
    b93a:	20 e0       	ldi	r18, 0x00	; 0
    b93c:	30 e0       	ldi	r19, 0x00	; 0
    b93e:	43 e0       	ldi	r20, 0x03	; 3
    b940:	50 e0       	ldi	r21, 0x00	; 0
    b942:	60 e0       	ldi	r22, 0x00	; 0
    b944:	70 e0       	ldi	r23, 0x00	; 0
    b946:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    b94a:	89 2b       	or	r24, r25
    b94c:	09 f4       	brne	.+2      	; 0xb950 <executeCmdLine+0x33a>
    b94e:	8c c2       	rjmp	.+1304   	; 0xbe68 <executeCmdLine+0x852>
				backlight_mode_pwm(val[0]);
    b950:	89 85       	ldd	r24, Y+9	; 0x09
    b952:	9a 85       	ldd	r25, Y+10	; 0x0a
    b954:	0e 94 b2 e4 	call	0x1c964	; 0x1c964 <backlight_mode_pwm>
    b958:	87 c2       	rjmp	.+1294   	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_defaults,	sizeof(PM_IP_CMD_cal_defaults) - 1)) {
    b95a:	89 ad       	ldd	r24, Y+57	; 0x39
    b95c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b95e:	4c e0       	ldi	r20, 0x0C	; 12
    b960:	50 e0       	ldi	r21, 0x00	; 0
    b962:	62 e2       	ldi	r22, 0x22	; 34
    b964:	78 e3       	ldi	r23, 0x38	; 56
    b966:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b96a:	89 2b       	or	r24, r25
    b96c:	21 f4       	brne	.+8      	; 0xb976 <executeCmdLine+0x360>
			calibration_mode(CALIBRATION_MODE_ENUM__DEFAULTS);
    b96e:	80 e0       	ldi	r24, 0x00	; 0
    b970:	0e 94 f5 e4 	call	0x1c9ea	; 0x1c9ea <calibration_mode>
    b974:	79 c2       	rjmp	.+1266   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accelx,		sizeof(PM_IP_CMD_cal_accelx) - 1)) {
    b976:	89 ad       	ldd	r24, Y+57	; 0x39
    b978:	9a ad       	ldd	r25, Y+58	; 0x3a
    b97a:	4a e0       	ldi	r20, 0x0A	; 10
    b97c:	50 e0       	ldi	r21, 0x00	; 0
    b97e:	61 e0       	ldi	r22, 0x01	; 1
    b980:	78 e3       	ldi	r23, 0x38	; 56
    b982:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b986:	89 2b       	or	r24, r25
    b988:	21 f4       	brne	.+8      	; 0xb992 <executeCmdLine+0x37c>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_X);
    b98a:	81 e0       	ldi	r24, 0x01	; 1
    b98c:	0e 94 f5 e4 	call	0x1c9ea	; 0x1c9ea <calibration_mode>
    b990:	6b c2       	rjmp	.+1238   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accely,		sizeof(PM_IP_CMD_cal_accely) - 1)) {
    b992:	89 ad       	ldd	r24, Y+57	; 0x39
    b994:	9a ad       	ldd	r25, Y+58	; 0x3a
    b996:	4a e0       	ldi	r20, 0x0A	; 10
    b998:	50 e0       	ldi	r21, 0x00	; 0
    b99a:	6c e0       	ldi	r22, 0x0C	; 12
    b99c:	78 e3       	ldi	r23, 0x38	; 56
    b99e:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b9a2:	89 2b       	or	r24, r25
    b9a4:	21 f4       	brne	.+8      	; 0xb9ae <executeCmdLine+0x398>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Y);
    b9a6:	82 e0       	ldi	r24, 0x02	; 2
    b9a8:	0e 94 f5 e4 	call	0x1c9ea	; 0x1c9ea <calibration_mode>
    b9ac:	5d c2       	rjmp	.+1210   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accelz,		sizeof(PM_IP_CMD_cal_accelz) - 1)) {
    b9ae:	89 ad       	ldd	r24, Y+57	; 0x39
    b9b0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b9b2:	4a e0       	ldi	r20, 0x0A	; 10
    b9b4:	50 e0       	ldi	r21, 0x00	; 0
    b9b6:	67 e1       	ldi	r22, 0x17	; 23
    b9b8:	78 e3       	ldi	r23, 0x38	; 56
    b9ba:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b9be:	89 2b       	or	r24, r25
    b9c0:	21 f4       	brne	.+8      	; 0xb9ca <executeCmdLine+0x3b4>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Z);
    b9c2:	83 e0       	ldi	r24, 0x03	; 3
    b9c4:	0e 94 f5 e4 	call	0x1c9ea	; 0x1c9ea <calibration_mode>
    b9c8:	4f c2       	rjmp	.+1182   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_gyro,		sizeof(PM_IP_CMD_cal_gyro) - 1)) {
    b9ca:	89 ad       	ldd	r24, Y+57	; 0x39
    b9cc:	9a ad       	ldd	r25, Y+58	; 0x3a
    b9ce:	48 e0       	ldi	r20, 0x08	; 8
    b9d0:	50 e0       	ldi	r21, 0x00	; 0
    b9d2:	6f e2       	ldi	r22, 0x2F	; 47
    b9d4:	78 e3       	ldi	r23, 0x38	; 56
    b9d6:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b9da:	89 2b       	or	r24, r25
    b9dc:	21 f4       	brne	.+8      	; 0xb9e6 <executeCmdLine+0x3d0>
			calibration_mode(CALIBRATION_MODE_ENUM__GYRO);
    b9de:	84 e0       	ldi	r24, 0x04	; 4
    b9e0:	0e 94 f5 e4 	call	0x1c9ea	; 0x1c9ea <calibration_mode>
    b9e4:	41 c2       	rjmp	.+1154   	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dac,			sizeof(PM_IP_CMD_dac) - 1)) {
    b9e6:	89 ad       	ldd	r24, Y+57	; 0x39
    b9e8:	9a ad       	ldd	r25, Y+58	; 0x3a
    b9ea:	44 e0       	ldi	r20, 0x04	; 4
    b9ec:	50 e0       	ldi	r21, 0x00	; 0
    b9ee:	68 e3       	ldi	r22, 0x38	; 56
    b9f0:	78 e3       	ldi	r23, 0x38	; 56
    b9f2:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    b9f6:	89 2b       	or	r24, r25
    b9f8:	01 f5       	brne	.+64     	; 0xba3a <executeCmdLine+0x424>
			int val[1] = { 0 };
    b9fa:	1b 86       	std	Y+11, r1	; 0x0b
    b9fc:	1c 86       	std	Y+12, r1	; 0x0c
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dac) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b9fe:	89 ad       	ldd	r24, Y+57	; 0x39
    ba00:	9a ad       	ldd	r25, Y+58	; 0x3a
    ba02:	04 96       	adiw	r24, 0x04	; 4
    ba04:	9e 01       	movw	r18, r28
    ba06:	25 5f       	subi	r18, 0xF5	; 245
    ba08:	3f 4f       	sbci	r19, 0xFF	; 255
    ba0a:	79 01       	movw	r14, r18
    ba0c:	00 e0       	ldi	r16, 0x00	; 0
    ba0e:	10 e0       	ldi	r17, 0x00	; 0
    ba10:	20 e0       	ldi	r18, 0x00	; 0
    ba12:	30 e0       	ldi	r19, 0x00	; 0
    ba14:	43 e0       	ldi	r20, 0x03	; 3
    ba16:	50 e0       	ldi	r21, 0x00	; 0
    ba18:	60 e0       	ldi	r22, 0x00	; 0
    ba1a:	70 e0       	ldi	r23, 0x00	; 0
    ba1c:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    ba20:	89 2b       	or	r24, r25
    ba22:	09 f4       	brne	.+2      	; 0xba26 <executeCmdLine+0x410>
    ba24:	21 c2       	rjmp	.+1090   	; 0xbe68 <executeCmdLine+0x852>
				dac_app_enable(val[0] != 0);
    ba26:	8b 85       	ldd	r24, Y+11	; 0x0b
    ba28:	9c 85       	ldd	r25, Y+12	; 0x0c
    ba2a:	21 e0       	ldi	r18, 0x01	; 1
    ba2c:	89 2b       	or	r24, r25
    ba2e:	09 f4       	brne	.+2      	; 0xba32 <executeCmdLine+0x41c>
    ba30:	20 e0       	ldi	r18, 0x00	; 0
    ba32:	82 2f       	mov	r24, r18
    ba34:	0e 94 26 ea 	call	0x1d44c	; 0x1d44c <dac_app_enable>
    ba38:	17 c2       	rjmp	.+1070   	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dds,			sizeof(PM_IP_CMD_dds) - 1)) {
    ba3a:	89 ad       	ldd	r24, Y+57	; 0x39
    ba3c:	9a ad       	ldd	r25, Y+58	; 0x3a
    ba3e:	44 e0       	ldi	r20, 0x04	; 4
    ba40:	50 e0       	ldi	r21, 0x00	; 0
    ba42:	6d e3       	ldi	r22, 0x3D	; 61
    ba44:	78 e3       	ldi	r23, 0x38	; 56
    ba46:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    ba4a:	89 2b       	or	r24, r25
    ba4c:	69 f5       	brne	.+90     	; 0xbaa8 <executeCmdLine+0x492>
			float val[3] = { -1.f, -1.f, -1.f };
    ba4e:	8c e0       	ldi	r24, 0x0C	; 12
    ba50:	e8 e0       	ldi	r30, 0x08	; 8
    ba52:	f1 e2       	ldi	r31, 0x21	; 33
    ba54:	de 01       	movw	r26, r28
    ba56:	1d 96       	adiw	r26, 0x0d	; 13
    ba58:	01 90       	ld	r0, Z+
    ba5a:	0d 92       	st	X+, r0
    ba5c:	8a 95       	dec	r24
    ba5e:	e1 f7       	brne	.-8      	; 0xba58 <executeCmdLine+0x442>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dds) - 1), MY_STRING_TO_VAR_FLOAT | (MY_STRING_TO_VAR_FLOAT << 2) | (MY_STRING_TO_VAR_FLOAT << 4), &(val[0]), NULL, NULL)) {
    ba60:	89 ad       	ldd	r24, Y+57	; 0x39
    ba62:	9a ad       	ldd	r25, Y+58	; 0x3a
    ba64:	04 96       	adiw	r24, 0x04	; 4
    ba66:	9e 01       	movw	r18, r28
    ba68:	23 5f       	subi	r18, 0xF3	; 243
    ba6a:	3f 4f       	sbci	r19, 0xFF	; 255
    ba6c:	e1 2c       	mov	r14, r1
    ba6e:	f1 2c       	mov	r15, r1
    ba70:	00 e0       	ldi	r16, 0x00	; 0
    ba72:	10 e0       	ldi	r17, 0x00	; 0
    ba74:	45 e1       	ldi	r20, 0x15	; 21
    ba76:	50 e0       	ldi	r21, 0x00	; 0
    ba78:	60 e0       	ldi	r22, 0x00	; 0
    ba7a:	70 e0       	ldi	r23, 0x00	; 0
    ba7c:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    ba80:	89 2b       	or	r24, r25
    ba82:	09 f4       	brne	.+2      	; 0xba86 <executeCmdLine+0x470>
    ba84:	f1 c1       	rjmp	.+994    	; 0xbe68 <executeCmdLine+0x852>
				dds_update(val[0], val[1], val[2]);
    ba86:	ed 88       	ldd	r14, Y+21	; 0x15
    ba88:	fe 88       	ldd	r15, Y+22	; 0x16
    ba8a:	0f 89       	ldd	r16, Y+23	; 0x17
    ba8c:	18 8d       	ldd	r17, Y+24	; 0x18
    ba8e:	29 89       	ldd	r18, Y+17	; 0x11
    ba90:	3a 89       	ldd	r19, Y+18	; 0x12
    ba92:	4b 89       	ldd	r20, Y+19	; 0x13
    ba94:	5c 89       	ldd	r21, Y+20	; 0x14
    ba96:	8d 85       	ldd	r24, Y+13	; 0x0d
    ba98:	9e 85       	ldd	r25, Y+14	; 0x0e
    ba9a:	af 85       	ldd	r26, Y+15	; 0x0f
    ba9c:	b8 89       	ldd	r27, Y+16	; 0x10
    ba9e:	bc 01       	movw	r22, r24
    baa0:	cd 01       	movw	r24, r26
    baa2:	0e 94 7a ea 	call	0x1d4f4	; 0x1d4f4 <dds_update>
    baa6:	e0 c1       	rjmp	.+960    	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_eb,				sizeof(PM_IP_CMD_eb) - 1)) {
    baa8:	89 ad       	ldd	r24, Y+57	; 0x39
    baaa:	9a ad       	ldd	r25, Y+58	; 0x3a
    baac:	43 e0       	ldi	r20, 0x03	; 3
    baae:	50 e0       	ldi	r21, 0x00	; 0
    bab0:	62 e4       	ldi	r22, 0x42	; 66
    bab2:	78 e3       	ldi	r23, 0x38	; 56
    bab4:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    bab8:	89 2b       	or	r24, r25
    baba:	01 f5       	brne	.+64     	; 0xbafc <executeCmdLine+0x4e6>
			int val[1] = { 0 };
    babc:	19 8e       	std	Y+25, r1	; 0x19
    babe:	1a 8e       	std	Y+26, r1	; 0x1a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_eb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bac0:	89 ad       	ldd	r24, Y+57	; 0x39
    bac2:	9a ad       	ldd	r25, Y+58	; 0x3a
    bac4:	03 96       	adiw	r24, 0x03	; 3
    bac6:	9e 01       	movw	r18, r28
    bac8:	27 5e       	subi	r18, 0xE7	; 231
    baca:	3f 4f       	sbci	r19, 0xFF	; 255
    bacc:	79 01       	movw	r14, r18
    bace:	00 e0       	ldi	r16, 0x00	; 0
    bad0:	10 e0       	ldi	r17, 0x00	; 0
    bad2:	20 e0       	ldi	r18, 0x00	; 0
    bad4:	30 e0       	ldi	r19, 0x00	; 0
    bad6:	43 e0       	ldi	r20, 0x03	; 3
    bad8:	50 e0       	ldi	r21, 0x00	; 0
    bada:	60 e0       	ldi	r22, 0x00	; 0
    badc:	70 e0       	ldi	r23, 0x00	; 0
    bade:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    bae2:	89 2b       	or	r24, r25
    bae4:	09 f4       	brne	.+2      	; 0xbae8 <executeCmdLine+0x4d2>
    bae6:	c0 c1       	rjmp	.+896    	; 0xbe68 <executeCmdLine+0x852>
				errorBeep_enable(val[0] != 0);
    bae8:	89 8d       	ldd	r24, Y+25	; 0x19
    baea:	9a 8d       	ldd	r25, Y+26	; 0x1a
    baec:	21 e0       	ldi	r18, 0x01	; 1
    baee:	89 2b       	or	r24, r25
    baf0:	09 f4       	brne	.+2      	; 0xbaf4 <executeCmdLine+0x4de>
    baf2:	20 e0       	ldi	r18, 0x00	; 0
    baf4:	82 2f       	mov	r24, r18
    baf6:	0e 94 76 eb 	call	0x1d6ec	; 0x1d6ec <errorBeep_enable>
    bafa:	b6 c1       	rjmp	.+876    	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_env_t,			sizeof(PM_IP_CMD_env_t) - 1)) {
    bafc:	89 ad       	ldd	r24, Y+57	; 0x39
    bafe:	9a ad       	ldd	r25, Y+58	; 0x3a
    bb00:	46 e0       	ldi	r20, 0x06	; 6
    bb02:	50 e0       	ldi	r21, 0x00	; 0
    bb04:	66 e4       	ldi	r22, 0x46	; 70
    bb06:	78 e3       	ldi	r23, 0x38	; 56
    bb08:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    bb0c:	89 2b       	or	r24, r25
    bb0e:	29 f5       	brne	.+74     	; 0xbb5a <executeCmdLine+0x544>
			float val[3] = { -1.f, -1.f, -1.f };
    bb10:	8c e0       	ldi	r24, 0x0C	; 12
    bb12:	e8 e0       	ldi	r30, 0x08	; 8
    bb14:	f1 e2       	ldi	r31, 0x21	; 33
    bb16:	de 01       	movw	r26, r28
    bb18:	5b 96       	adiw	r26, 0x1b	; 27
    bb1a:	01 90       	ld	r0, Z+
    bb1c:	0d 92       	st	X+, r0
    bb1e:	8a 95       	dec	r24
    bb20:	e1 f7       	brne	.-8      	; 0xbb1a <executeCmdLine+0x504>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_env_t) - 1), MY_STRING_TO_VAR_FLOAT, &(val[0]), NULL, NULL)) {
    bb22:	89 ad       	ldd	r24, Y+57	; 0x39
    bb24:	9a ad       	ldd	r25, Y+58	; 0x3a
    bb26:	06 96       	adiw	r24, 0x06	; 6
    bb28:	9e 01       	movw	r18, r28
    bb2a:	25 5e       	subi	r18, 0xE5	; 229
    bb2c:	3f 4f       	sbci	r19, 0xFF	; 255
    bb2e:	e1 2c       	mov	r14, r1
    bb30:	f1 2c       	mov	r15, r1
    bb32:	00 e0       	ldi	r16, 0x00	; 0
    bb34:	10 e0       	ldi	r17, 0x00	; 0
    bb36:	41 e0       	ldi	r20, 0x01	; 1
    bb38:	50 e0       	ldi	r21, 0x00	; 0
    bb3a:	60 e0       	ldi	r22, 0x00	; 0
    bb3c:	70 e0       	ldi	r23, 0x00	; 0
    bb3e:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    bb42:	89 2b       	or	r24, r25
    bb44:	09 f4       	brne	.+2      	; 0xbb48 <executeCmdLine+0x532>
    bb46:	90 c1       	rjmp	.+800    	; 0xbe68 <executeCmdLine+0x852>
				env_temp(val[0]);
    bb48:	8b 8d       	ldd	r24, Y+27	; 0x1b
    bb4a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    bb4c:	ad 8d       	ldd	r26, Y+29	; 0x1d
    bb4e:	be 8d       	ldd	r27, Y+30	; 0x1e
    bb50:	bc 01       	movw	r22, r24
    bb52:	cd 01       	movw	r24, r26
    bb54:	0e 94 88 eb 	call	0x1d710	; 0x1d710 <env_temp>
    bb58:	87 c1       	rjmp	.+782    	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_aprs,		sizeof(PM_IP_CMD_gsm_aprs) - 1)) {
    bb5a:	89 ad       	ldd	r24, Y+57	; 0x39
    bb5c:	9a ad       	ldd	r25, Y+58	; 0x3a
    bb5e:	49 e0       	ldi	r20, 0x09	; 9
    bb60:	50 e0       	ldi	r21, 0x00	; 0
    bb62:	62 e5       	ldi	r22, 0x52	; 82
    bb64:	78 e3       	ldi	r23, 0x38	; 56
    bb66:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    bb6a:	89 2b       	or	r24, r25
    bb6c:	01 f5       	brne	.+64     	; 0xbbae <executeCmdLine+0x598>
			int val[1] = { 0 };
    bb6e:	1f a2       	std	Y+39, r1	; 0x27
    bb70:	18 a6       	std	Y+40, r1	; 0x28
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_gsm_aprs) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bb72:	89 ad       	ldd	r24, Y+57	; 0x39
    bb74:	9a ad       	ldd	r25, Y+58	; 0x3a
    bb76:	09 96       	adiw	r24, 0x09	; 9
    bb78:	9e 01       	movw	r18, r28
    bb7a:	29 5d       	subi	r18, 0xD9	; 217
    bb7c:	3f 4f       	sbci	r19, 0xFF	; 255
    bb7e:	79 01       	movw	r14, r18
    bb80:	00 e0       	ldi	r16, 0x00	; 0
    bb82:	10 e0       	ldi	r17, 0x00	; 0
    bb84:	20 e0       	ldi	r18, 0x00	; 0
    bb86:	30 e0       	ldi	r19, 0x00	; 0
    bb88:	43 e0       	ldi	r20, 0x03	; 3
    bb8a:	50 e0       	ldi	r21, 0x00	; 0
    bb8c:	60 e0       	ldi	r22, 0x00	; 0
    bb8e:	70 e0       	ldi	r23, 0x00	; 0
    bb90:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    bb94:	89 2b       	or	r24, r25
    bb96:	09 f4       	brne	.+2      	; 0xbb9a <executeCmdLine+0x584>
    bb98:	67 c1       	rjmp	.+718    	; 0xbe68 <executeCmdLine+0x852>
				gsm_aprs_enable(val[0] != 0);
    bb9a:	8f a1       	ldd	r24, Y+39	; 0x27
    bb9c:	98 a5       	ldd	r25, Y+40	; 0x28
    bb9e:	21 e0       	ldi	r18, 0x01	; 1
    bba0:	89 2b       	or	r24, r25
    bba2:	09 f4       	brne	.+2      	; 0xbba6 <executeCmdLine+0x590>
    bba4:	20 e0       	ldi	r18, 0x00	; 0
    bba6:	82 2f       	mov	r24, r18
    bba8:	0e 94 f0 eb 	call	0x1d7e0	; 0x1d7e0 <gsm_aprs_enable>
    bbac:	5d c1       	rjmp	.+698    	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_pin,		sizeof(PM_IP_CMD_gsm_pin) - 1)) {
    bbae:	89 ad       	ldd	r24, Y+57	; 0x39
    bbb0:	9a ad       	ldd	r25, Y+58	; 0x3a
    bbb2:	48 e0       	ldi	r20, 0x08	; 8
    bbb4:	50 e0       	ldi	r21, 0x00	; 0
    bbb6:	6c e5       	ldi	r22, 0x5C	; 92
    bbb8:	78 e3       	ldi	r23, 0x38	; 56
    bbba:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    bbbe:	89 2b       	or	r24, r25
    bbc0:	31 f4       	brne	.+12     	; 0xbbce <executeCmdLine+0x5b8>
			gsm_pin_update(cmdLine_buf + (sizeof(PM_IP_CMD_gsm_pin) - 1));
    bbc2:	89 ad       	ldd	r24, Y+57	; 0x39
    bbc4:	9a ad       	ldd	r25, Y+58	; 0x3a
    bbc6:	08 96       	adiw	r24, 0x08	; 8
    bbc8:	0e 94 02 ec 	call	0x1d804	; 0x1d804 <gsm_pin_update>
    bbcc:	4d c1       	rjmp	.+666    	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_num,		sizeof(PM_IP_CMD_gsm_num) - 1)) {
    bbce:	89 ad       	ldd	r24, Y+57	; 0x39
    bbd0:	9a ad       	ldd	r25, Y+58	; 0x3a
    bbd2:	44 e0       	ldi	r20, 0x04	; 4
    bbd4:	50 e0       	ldi	r21, 0x00	; 0
    bbd6:	6d e4       	ldi	r22, 0x4D	; 77
    bbd8:	78 e3       	ldi	r23, 0x38	; 56
    bbda:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    bbde:	89 2b       	or	r24, r25
    bbe0:	01 f5       	brne	.+64     	; 0xbc22 <executeCmdLine+0x60c>
			int val[1] = { 0 };
    bbe2:	19 a6       	std	Y+41, r1	; 0x29
    bbe4:	1a a6       	std	Y+42, r1	; 0x2a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_gsm_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bbe6:	89 ad       	ldd	r24, Y+57	; 0x39
    bbe8:	9a ad       	ldd	r25, Y+58	; 0x3a
    bbea:	04 96       	adiw	r24, 0x04	; 4
    bbec:	9e 01       	movw	r18, r28
    bbee:	27 5d       	subi	r18, 0xD7	; 215
    bbf0:	3f 4f       	sbci	r19, 0xFF	; 255
    bbf2:	79 01       	movw	r14, r18
    bbf4:	00 e0       	ldi	r16, 0x00	; 0
    bbf6:	10 e0       	ldi	r17, 0x00	; 0
    bbf8:	20 e0       	ldi	r18, 0x00	; 0
    bbfa:	30 e0       	ldi	r19, 0x00	; 0
    bbfc:	43 e0       	ldi	r20, 0x03	; 3
    bbfe:	50 e0       	ldi	r21, 0x00	; 0
    bc00:	60 e0       	ldi	r22, 0x00	; 0
    bc02:	70 e0       	ldi	r23, 0x00	; 0
    bc04:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    bc08:	89 2b       	or	r24, r25
    bc0a:	09 f4       	brne	.+2      	; 0xbc0e <executeCmdLine+0x5f8>
    bc0c:	2d c1       	rjmp	.+602    	; 0xbe68 <executeCmdLine+0x852>
				gsm_enable(val[0] != 0);
    bc0e:	89 a5       	ldd	r24, Y+41	; 0x29
    bc10:	9a a5       	ldd	r25, Y+42	; 0x2a
    bc12:	21 e0       	ldi	r18, 0x01	; 1
    bc14:	89 2b       	or	r24, r25
    bc16:	09 f4       	brne	.+2      	; 0xbc1a <executeCmdLine+0x604>
    bc18:	20 e0       	ldi	r18, 0x00	; 0
    bc1a:	82 2f       	mov	r24, r18
    bc1c:	0e 94 1e ec 	call	0x1d83c	; 0x1d83c <gsm_enable>
    bc20:	23 c1       	rjmp	.+582    	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_help,		sizeof(PM_IP_CMD_help) - 1)) {
    bc22:	89 ad       	ldd	r24, Y+57	; 0x39
    bc24:	9a ad       	ldd	r25, Y+58	; 0x3a
    bc26:	44 e0       	ldi	r20, 0x04	; 4
    bc28:	50 e0       	ldi	r21, 0x00	; 0
    bc2a:	65 e6       	ldi	r22, 0x65	; 101
    bc2c:	78 e3       	ldi	r23, 0x38	; 56
    bc2e:	0f 94 a7 3c 	call	0x2794e	; 0x2794e <strncasecmp_P>
    bc32:	89 2b       	or	r24, r25
    bc34:	11 f4       	brne	.+4      	; 0xbc3a <executeCmdLine+0x624>
			printHelp();
    bc36:	02 dc       	rcall	.-2044   	; 0xb43c <printHelp>
    bc38:	17 c1       	rjmp	.+558    	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_info,			sizeof(PM_IP_CMD_info) - 1)) {
    bc3a:	89 ad       	ldd	r24, Y+57	; 0x39
    bc3c:	9a ad       	ldd	r25, Y+58	; 0x3a
    bc3e:	45 e0       	ldi	r20, 0x05	; 5
    bc40:	50 e0       	ldi	r21, 0x00	; 0
    bc42:	6a e6       	ldi	r22, 0x6A	; 106
    bc44:	78 e3       	ldi	r23, 0x38	; 56
    bc46:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    bc4a:	89 2b       	or	r24, r25
    bc4c:	d9 f4       	brne	.+54     	; 0xbc84 <executeCmdLine+0x66e>
			int val[1] = { 0 };
    bc4e:	1b a6       	std	Y+43, r1	; 0x2b
    bc50:	1c a6       	std	Y+44, r1	; 0x2c
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_info) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bc52:	89 ad       	ldd	r24, Y+57	; 0x39
    bc54:	9a ad       	ldd	r25, Y+58	; 0x3a
    bc56:	05 96       	adiw	r24, 0x05	; 5
    bc58:	9e 01       	movw	r18, r28
    bc5a:	25 5d       	subi	r18, 0xD5	; 213
    bc5c:	3f 4f       	sbci	r19, 0xFF	; 255
    bc5e:	79 01       	movw	r14, r18
    bc60:	00 e0       	ldi	r16, 0x00	; 0
    bc62:	10 e0       	ldi	r17, 0x00	; 0
    bc64:	20 e0       	ldi	r18, 0x00	; 0
    bc66:	30 e0       	ldi	r19, 0x00	; 0
    bc68:	43 e0       	ldi	r20, 0x03	; 3
    bc6a:	50 e0       	ldi	r21, 0x00	; 0
    bc6c:	60 e0       	ldi	r22, 0x00	; 0
    bc6e:	70 e0       	ldi	r23, 0x00	; 0
    bc70:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    bc74:	89 2b       	or	r24, r25
    bc76:	09 f4       	brne	.+2      	; 0xbc7a <executeCmdLine+0x664>
    bc78:	f7 c0       	rjmp	.+494    	; 0xbe68 <executeCmdLine+0x852>
				printStatusLines_bitfield(val[0]);
    bc7a:	8b a5       	ldd	r24, Y+43	; 0x2b
    bc7c:	9c a5       	ldd	r25, Y+44	; 0x2c
    bc7e:	0e 94 db ec 	call	0x1d9b6	; 0x1d9b6 <printStatusLines_bitfield>
    bc82:	f2 c0       	rjmp	.+484    	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_kb,				sizeof(PM_IP_CMD_kb) - 1)) {
    bc84:	89 ad       	ldd	r24, Y+57	; 0x39
    bc86:	9a ad       	ldd	r25, Y+58	; 0x3a
    bc88:	43 e0       	ldi	r20, 0x03	; 3
    bc8a:	50 e0       	ldi	r21, 0x00	; 0
    bc8c:	60 e7       	ldi	r22, 0x70	; 112
    bc8e:	78 e3       	ldi	r23, 0x38	; 56
    bc90:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    bc94:	89 2b       	or	r24, r25
    bc96:	01 f5       	brne	.+64     	; 0xbcd8 <executeCmdLine+0x6c2>
			int val[1] = { 0 };
    bc98:	1d a6       	std	Y+45, r1	; 0x2d
    bc9a:	1e a6       	std	Y+46, r1	; 0x2e
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_kb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bc9c:	89 ad       	ldd	r24, Y+57	; 0x39
    bc9e:	9a ad       	ldd	r25, Y+58	; 0x3a
    bca0:	03 96       	adiw	r24, 0x03	; 3
    bca2:	9e 01       	movw	r18, r28
    bca4:	23 5d       	subi	r18, 0xD3	; 211
    bca6:	3f 4f       	sbci	r19, 0xFF	; 255
    bca8:	79 01       	movw	r14, r18
    bcaa:	00 e0       	ldi	r16, 0x00	; 0
    bcac:	10 e0       	ldi	r17, 0x00	; 0
    bcae:	20 e0       	ldi	r18, 0x00	; 0
    bcb0:	30 e0       	ldi	r19, 0x00	; 0
    bcb2:	43 e0       	ldi	r20, 0x03	; 3
    bcb4:	50 e0       	ldi	r21, 0x00	; 0
    bcb6:	60 e0       	ldi	r22, 0x00	; 0
    bcb8:	70 e0       	ldi	r23, 0x00	; 0
    bcba:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    bcbe:	89 2b       	or	r24, r25
    bcc0:	09 f4       	brne	.+2      	; 0xbcc4 <executeCmdLine+0x6ae>
    bcc2:	d2 c0       	rjmp	.+420    	; 0xbe68 <executeCmdLine+0x852>
				keyBeep_enable(val[0] != 0);
    bcc4:	8d a5       	ldd	r24, Y+45	; 0x2d
    bcc6:	9e a5       	ldd	r25, Y+46	; 0x2e
    bcc8:	21 e0       	ldi	r18, 0x01	; 1
    bcca:	89 2b       	or	r24, r25
    bccc:	09 f4       	brne	.+2      	; 0xbcd0 <executeCmdLine+0x6ba>
    bcce:	20 e0       	ldi	r18, 0x00	; 0
    bcd0:	82 2f       	mov	r24, r18
    bcd2:	0e 94 88 ec 	call	0x1d910	; 0x1d910 <keyBeep_enable>
    bcd6:	c8 c0       	rjmp	.+400    	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_pt,				sizeof(PM_IP_CMD_pt) - 1)) {
    bcd8:	89 ad       	ldd	r24, Y+57	; 0x39
    bcda:	9a ad       	ldd	r25, Y+58	; 0x3a
    bcdc:	43 e0       	ldi	r20, 0x03	; 3
    bcde:	50 e0       	ldi	r21, 0x00	; 0
    bce0:	64 e7       	ldi	r22, 0x74	; 116
    bce2:	78 e3       	ldi	r23, 0x38	; 56
    bce4:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    bce8:	89 2b       	or	r24, r25
    bcea:	d9 f4       	brne	.+54     	; 0xbd22 <executeCmdLine+0x70c>
			int val[1] = { 0 };
    bcec:	1f a6       	std	Y+47, r1	; 0x2f
    bcee:	18 aa       	std	Y+48, r1	; 0x30
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_pt) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bcf0:	89 ad       	ldd	r24, Y+57	; 0x39
    bcf2:	9a ad       	ldd	r25, Y+58	; 0x3a
    bcf4:	03 96       	adiw	r24, 0x03	; 3
    bcf6:	9e 01       	movw	r18, r28
    bcf8:	21 5d       	subi	r18, 0xD1	; 209
    bcfa:	3f 4f       	sbci	r19, 0xFF	; 255
    bcfc:	79 01       	movw	r14, r18
    bcfe:	00 e0       	ldi	r16, 0x00	; 0
    bd00:	10 e0       	ldi	r17, 0x00	; 0
    bd02:	20 e0       	ldi	r18, 0x00	; 0
    bd04:	30 e0       	ldi	r19, 0x00	; 0
    bd06:	43 e0       	ldi	r20, 0x03	; 3
    bd08:	50 e0       	ldi	r21, 0x00	; 0
    bd0a:	60 e0       	ldi	r22, 0x00	; 0
    bd0c:	70 e0       	ldi	r23, 0x00	; 0
    bd0e:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    bd12:	89 2b       	or	r24, r25
    bd14:	09 f4       	brne	.+2      	; 0xbd18 <executeCmdLine+0x702>
    bd16:	a8 c0       	rjmp	.+336    	; 0xbe68 <executeCmdLine+0x852>
				pitchTone_mode(val[0]);
    bd18:	8f a5       	ldd	r24, Y+47	; 0x2f
    bd1a:	98 a9       	ldd	r25, Y+48	; 0x30
    bd1c:	0e 94 9a ec 	call	0x1d934	; 0x1d934 <pitchTone_mode>
    bd20:	a3 c0       	rjmp	.+326    	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_qnh_auto,	sizeof(PM_IP_CMD_qnh_auto) - 1)) {
    bd22:	89 ad       	ldd	r24, Y+57	; 0x39
    bd24:	9a ad       	ldd	r25, Y+58	; 0x3a
    bd26:	48 e0       	ldi	r20, 0x08	; 8
    bd28:	50 e0       	ldi	r21, 0x00	; 0
    bd2a:	68 e7       	ldi	r22, 0x78	; 120
    bd2c:	78 e3       	ldi	r23, 0x38	; 56
    bd2e:	0f 94 a7 3c 	call	0x2794e	; 0x2794e <strncasecmp_P>
    bd32:	89 2b       	or	r24, r25
    bd34:	19 f4       	brne	.+6      	; 0xbd3c <executeCmdLine+0x726>
			qnh_setAuto();
    bd36:	0e 94 ac ec 	call	0x1d958	; 0x1d958 <qnh_setAuto>
    bd3a:	96 c0       	rjmp	.+300    	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_qnh_m,			sizeof(PM_IP_CMD_qnh_m) - 1)) {
    bd3c:	89 ad       	ldd	r24, Y+57	; 0x39
    bd3e:	9a ad       	ldd	r25, Y+58	; 0x3a
    bd40:	46 e0       	ldi	r20, 0x06	; 6
    bd42:	50 e0       	ldi	r21, 0x00	; 0
    bd44:	61 e8       	ldi	r22, 0x81	; 129
    bd46:	78 e3       	ldi	r23, 0x38	; 56
    bd48:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    bd4c:	89 2b       	or	r24, r25
    bd4e:	d9 f4       	brne	.+54     	; 0xbd86 <executeCmdLine+0x770>
			int val[1] = { 0 };
    bd50:	19 aa       	std	Y+49, r1	; 0x31
    bd52:	1a aa       	std	Y+50, r1	; 0x32
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_qnh_m) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bd54:	89 ad       	ldd	r24, Y+57	; 0x39
    bd56:	9a ad       	ldd	r25, Y+58	; 0x3a
    bd58:	06 96       	adiw	r24, 0x06	; 6
    bd5a:	9e 01       	movw	r18, r28
    bd5c:	2f 5c       	subi	r18, 0xCF	; 207
    bd5e:	3f 4f       	sbci	r19, 0xFF	; 255
    bd60:	79 01       	movw	r14, r18
    bd62:	00 e0       	ldi	r16, 0x00	; 0
    bd64:	10 e0       	ldi	r17, 0x00	; 0
    bd66:	20 e0       	ldi	r18, 0x00	; 0
    bd68:	30 e0       	ldi	r19, 0x00	; 0
    bd6a:	43 e0       	ldi	r20, 0x03	; 3
    bd6c:	50 e0       	ldi	r21, 0x00	; 0
    bd6e:	60 e0       	ldi	r22, 0x00	; 0
    bd70:	70 e0       	ldi	r23, 0x00	; 0
    bd72:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    bd76:	89 2b       	or	r24, r25
    bd78:	09 f4       	brne	.+2      	; 0xbd7c <executeCmdLine+0x766>
    bd7a:	76 c0       	rjmp	.+236    	; 0xbe68 <executeCmdLine+0x852>
				qnh_setHeightM((int16_t)val[0]);
    bd7c:	89 a9       	ldd	r24, Y+49	; 0x31
    bd7e:	9a a9       	ldd	r25, Y+50	; 0x32
    bd80:	0e 94 bb ec 	call	0x1d976	; 0x1d976 <qnh_setHeightM>
    bd84:	71 c0       	rjmp	.+226    	; 0xbe68 <executeCmdLine+0x852>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_reset,			sizeof(PM_IP_CMD_reset) - 1)) {
    bd86:	89 ad       	ldd	r24, Y+57	; 0x39
    bd88:	9a ad       	ldd	r25, Y+58	; 0x3a
    bd8a:	46 e0       	ldi	r20, 0x06	; 6
    bd8c:	50 e0       	ldi	r21, 0x00	; 0
    bd8e:	68 e8       	ldi	r22, 0x88	; 136
    bd90:	78 e3       	ldi	r23, 0x38	; 56
    bd92:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    bd96:	89 2b       	or	r24, r25
    bd98:	f9 f4       	brne	.+62     	; 0xbdd8 <executeCmdLine+0x7c2>
			int val[1] = { 0 };
    bd9a:	1b aa       	std	Y+51, r1	; 0x33
    bd9c:	1c aa       	std	Y+52, r1	; 0x34
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_reset) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    bd9e:	89 ad       	ldd	r24, Y+57	; 0x39
    bda0:	9a ad       	ldd	r25, Y+58	; 0x3a
    bda2:	06 96       	adiw	r24, 0x06	; 6
    bda4:	9e 01       	movw	r18, r28
    bda6:	2d 5c       	subi	r18, 0xCD	; 205
    bda8:	3f 4f       	sbci	r19, 0xFF	; 255
    bdaa:	79 01       	movw	r14, r18
    bdac:	00 e0       	ldi	r16, 0x00	; 0
    bdae:	10 e0       	ldi	r17, 0x00	; 0
    bdb0:	20 e0       	ldi	r18, 0x00	; 0
    bdb2:	30 e0       	ldi	r19, 0x00	; 0
    bdb4:	43 e0       	ldi	r20, 0x03	; 3
    bdb6:	50 e0       	ldi	r21, 0x00	; 0
    bdb8:	60 e0       	ldi	r22, 0x00	; 0
    bdba:	70 e0       	ldi	r23, 0x00	; 0
    bdbc:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    bdc0:	89 2b       	or	r24, r25
    bdc2:	09 f4       	brne	.+2      	; 0xbdc6 <executeCmdLine+0x7b0>
    bdc4:	51 c0       	rjmp	.+162    	; 0xbe68 <executeCmdLine+0x852>
				if (val[0] == 1) {
    bdc6:	8b a9       	ldd	r24, Y+51	; 0x33
    bdc8:	9c a9       	ldd	r25, Y+52	; 0x34
    bdca:	01 97       	sbiw	r24, 0x01	; 1
    bdcc:	09 f0       	breq	.+2      	; 0xbdd0 <executeCmdLine+0x7ba>
    bdce:	4c c0       	rjmp	.+152    	; 0xbe68 <executeCmdLine+0x852>
					shutdown(true);
    bdd0:	81 e0       	ldi	r24, 0x01	; 1
    bdd2:	0e 94 0b ed 	call	0x1da16	; 0x1da16 <shutdown>
    bdd6:	48 c0       	rjmp	.+144    	; 0xbe68 <executeCmdLine+0x852>
				}
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_shut,		sizeof(PM_IP_CMD_shut) - 1)) {
    bdd8:	89 ad       	ldd	r24, Y+57	; 0x39
    bdda:	9a ad       	ldd	r25, Y+58	; 0x3a
    bddc:	44 e0       	ldi	r20, 0x04	; 4
    bdde:	50 e0       	ldi	r21, 0x00	; 0
    bde0:	6f e8       	ldi	r22, 0x8F	; 143
    bde2:	78 e3       	ldi	r23, 0x38	; 56
    bde4:	0f 94 a7 3c 	call	0x2794e	; 0x2794e <strncasecmp_P>
    bde8:	89 2b       	or	r24, r25
    bdea:	21 f4       	brne	.+8      	; 0xbdf4 <executeCmdLine+0x7de>
			shutdown(false);
    bdec:	80 e0       	ldi	r24, 0x00	; 0
    bdee:	0e 94 0b ed 	call	0x1da16	; 0x1da16 <shutdown>
    bdf2:	3a c0       	rjmp	.+116    	; 0xbe68 <executeCmdLine+0x852>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_xo,				sizeof(PM_IP_CMD_xo) - 1)) {
    bdf4:	89 ad       	ldd	r24, Y+57	; 0x39
    bdf6:	9a ad       	ldd	r25, Y+58	; 0x3a
    bdf8:	43 e0       	ldi	r20, 0x03	; 3
    bdfa:	50 e0       	ldi	r21, 0x00	; 0
    bdfc:	64 e9       	ldi	r22, 0x94	; 148
    bdfe:	78 e3       	ldi	r23, 0x38	; 56
    be00:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
    be04:	89 2b       	or	r24, r25
    be06:	01 f5       	brne	.+64     	; 0xbe48 <executeCmdLine+0x832>
			long val[1] = { 0 };
    be08:	1d aa       	std	Y+53, r1	; 0x35
    be0a:	1e aa       	std	Y+54, r1	; 0x36
    be0c:	1f aa       	std	Y+55, r1	; 0x37
    be0e:	18 ae       	std	Y+56, r1	; 0x38
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_xo) - 1), MY_STRING_TO_VAR_LONG, NULL, &(val[0]), NULL)) {
    be10:	89 ad       	ldd	r24, Y+57	; 0x39
    be12:	9a ad       	ldd	r25, Y+58	; 0x3a
    be14:	03 96       	adiw	r24, 0x03	; 3
    be16:	9e 01       	movw	r18, r28
    be18:	2b 5c       	subi	r18, 0xCB	; 203
    be1a:	3f 4f       	sbci	r19, 0xFF	; 255
    be1c:	e1 2c       	mov	r14, r1
    be1e:	f1 2c       	mov	r15, r1
    be20:	89 01       	movw	r16, r18
    be22:	20 e0       	ldi	r18, 0x00	; 0
    be24:	30 e0       	ldi	r19, 0x00	; 0
    be26:	42 e0       	ldi	r20, 0x02	; 2
    be28:	50 e0       	ldi	r21, 0x00	; 0
    be2a:	60 e0       	ldi	r22, 0x00	; 0
    be2c:	70 e0       	ldi	r23, 0x00	; 0
    be2e:	0e 94 d4 e1 	call	0x1c3a8	; 0x1c3a8 <myStringToVar>
    be32:	89 2b       	or	r24, r25
    be34:	c9 f0       	breq	.+50     	; 0xbe68 <executeCmdLine+0x852>
				xoPwm_set(val[0]);
    be36:	8d a9       	ldd	r24, Y+53	; 0x35
    be38:	9e a9       	ldd	r25, Y+54	; 0x36
    be3a:	af a9       	ldd	r26, Y+55	; 0x37
    be3c:	b8 ad       	ldd	r27, Y+56	; 0x38
    be3e:	bc 01       	movw	r22, r24
    be40:	cd 01       	movw	r24, r26
    be42:	0e 94 92 ed 	call	0x1db24	; 0x1db24 <xoPwm_set>
    be46:	10 c0       	rjmp	.+32     	; 0xbe68 <executeCmdLine+0x852>
			}

		} else {
			udi_write_tx_msg_P(PM_UNKNOWN_01);
    be48:	88 e9       	ldi	r24, 0x98	; 152
    be4a:	98 e3       	ldi	r25, 0x38	; 56
    be4c:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>

			if (g_errorBeep_enable) {
    be50:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <g_errorBeep_enable>
    be54:	88 23       	and	r24, r24
    be56:	41 f0       	breq	.+16     	; 0xbe68 <executeCmdLine+0x852>
				twi2_set_beep(100, 10);  // Bad sound
    be58:	6a e0       	ldi	r22, 0x0A	; 10
    be5a:	84 e6       	ldi	r24, 0x64	; 100
    be5c:	0e 94 ec 68 	call	0xd1d8	; 0xd1d8 <twi2_set_beep>
				yield_ms(125);
    be60:	8d e7       	ldi	r24, 0x7D	; 125
    be62:	90 e0       	ldi	r25, 0x00	; 0
    be64:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
			}
		}
	}

	udi_write_tx_msg_P(PM_IP_CMD_CmdLine);
    be68:	8b e5       	ldi	r24, 0x5B	; 91
    be6a:	97 e3       	ldi	r25, 0x37	; 55
    be6c:	0e 94 6c 40 	call	0x80d8	; 0x80d8 <udi_write_tx_msg_P>
}
    be70:	00 00       	nop
    be72:	eb 96       	adiw	r28, 0x3b	; 59
    be74:	cd bf       	out	0x3d, r28	; 61
    be76:	de bf       	out	0x3e, r29	; 62
    be78:	df 91       	pop	r29
    be7a:	cf 91       	pop	r28
    be7c:	1f 91       	pop	r17
    be7e:	0f 91       	pop	r16
    be80:	ff 90       	pop	r15
    be82:	ef 90       	pop	r14
    be84:	08 95       	ret

0000be86 <interpreter_doProcess>:


void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
    be86:	cf 93       	push	r28
    be88:	df 93       	push	r29
    be8a:	cd b7       	in	r28, 0x3d	; 61
    be8c:	de b7       	in	r29, 0x3e	; 62
    be8e:	27 97       	sbiw	r28, 0x07	; 7
    be90:	cd bf       	out	0x3d, r28	; 61
    be92:	de bf       	out	0x3e, r29	; 62
    be94:	8c 83       	std	Y+4, r24	; 0x04
    be96:	9d 83       	std	Y+5, r25	; 0x05
    be98:	6e 83       	std	Y+6, r22	; 0x06
    be9a:	7f 83       	std	Y+7, r23	; 0x07
	/* Sanity checks */
	if (!rx_buf || !rx_len || (rx_len >= (C_RX_CMDLINE_BUF_SIZE - 1))) {
    be9c:	8c 81       	ldd	r24, Y+4	; 0x04
    be9e:	9d 81       	ldd	r25, Y+5	; 0x05
    bea0:	89 2b       	or	r24, r25
    bea2:	09 f4       	brne	.+2      	; 0xbea6 <interpreter_doProcess+0x20>
    bea4:	8e c0       	rjmp	.+284    	; 0xbfc2 <interpreter_doProcess+0x13c>
    bea6:	8e 81       	ldd	r24, Y+6	; 0x06
    bea8:	9f 81       	ldd	r25, Y+7	; 0x07
    beaa:	89 2b       	or	r24, r25
    beac:	09 f4       	brne	.+2      	; 0xbeb0 <interpreter_doProcess+0x2a>
    beae:	89 c0       	rjmp	.+274    	; 0xbfc2 <interpreter_doProcess+0x13c>
    beb0:	8e 81       	ldd	r24, Y+6	; 0x06
    beb2:	9f 81       	ldd	r25, Y+7	; 0x07
    beb4:	8f 3f       	cpi	r24, 0xFF	; 255
    beb6:	91 05       	cpc	r25, r1
    beb8:	08 f0       	brcs	.+2      	; 0xbebc <interpreter_doProcess+0x36>
    beba:	83 c0       	rjmp	.+262    	; 0xbfc2 <interpreter_doProcess+0x13c>
		return;
	}

	/* Look for line termination or control characters */
	char* pos = memchr(rx_buf, '\r', rx_len);
    bebc:	2e 81       	ldd	r18, Y+6	; 0x06
    bebe:	3f 81       	ldd	r19, Y+7	; 0x07
    bec0:	8c 81       	ldd	r24, Y+4	; 0x04
    bec2:	9d 81       	ldd	r25, Y+5	; 0x05
    bec4:	a9 01       	movw	r20, r18
    bec6:	6d e0       	ldi	r22, 0x0D	; 13
    bec8:	70 e0       	ldi	r23, 0x00	; 0
    beca:	0f 94 f2 3c 	call	0x279e4	; 0x279e4 <memchr>
    bece:	89 83       	std	Y+1, r24	; 0x01
    bed0:	9a 83       	std	Y+2, r25	; 0x02
	if (!pos) {
    bed2:	89 81       	ldd	r24, Y+1	; 0x01
    bed4:	9a 81       	ldd	r25, Y+2	; 0x02
    bed6:	89 2b       	or	r24, r25
    bed8:	f9 f4       	brne	.+62     	; 0xbf18 <interpreter_doProcess+0x92>
		if (1 <= rx_buf[rx_len - 1] && rx_buf[rx_len - 1] <= 26) {
    beda:	8e 81       	ldd	r24, Y+6	; 0x06
    bedc:	9f 81       	ldd	r25, Y+7	; 0x07
    bede:	01 97       	sbiw	r24, 0x01	; 1
    bee0:	2c 81       	ldd	r18, Y+4	; 0x04
    bee2:	3d 81       	ldd	r19, Y+5	; 0x05
    bee4:	82 0f       	add	r24, r18
    bee6:	93 1f       	adc	r25, r19
    bee8:	fc 01       	movw	r30, r24
    beea:	80 81       	ld	r24, Z
    beec:	18 16       	cp	r1, r24
    beee:	a4 f4       	brge	.+40     	; 0xbf18 <interpreter_doProcess+0x92>
    bef0:	8e 81       	ldd	r24, Y+6	; 0x06
    bef2:	9f 81       	ldd	r25, Y+7	; 0x07
    bef4:	01 97       	sbiw	r24, 0x01	; 1
    bef6:	2c 81       	ldd	r18, Y+4	; 0x04
    bef8:	3d 81       	ldd	r19, Y+5	; 0x05
    befa:	82 0f       	add	r24, r18
    befc:	93 1f       	adc	r25, r19
    befe:	fc 01       	movw	r30, r24
    bf00:	80 81       	ld	r24, Z
    bf02:	8b 31       	cpi	r24, 0x1B	; 27
    bf04:	4c f4       	brge	.+18     	; 0xbf18 <interpreter_doProcess+0x92>
			pos = &(rx_buf[rx_len - 1]);
    bf06:	8e 81       	ldd	r24, Y+6	; 0x06
    bf08:	9f 81       	ldd	r25, Y+7	; 0x07
    bf0a:	01 97       	sbiw	r24, 0x01	; 1
    bf0c:	2c 81       	ldd	r18, Y+4	; 0x04
    bf0e:	3d 81       	ldd	r19, Y+5	; 0x05
    bf10:	82 0f       	add	r24, r18
    bf12:	93 1f       	adc	r25, r19
    bf14:	89 83       	std	Y+1, r24	; 0x01
    bf16:	9a 83       	std	Y+2, r25	; 0x02
		}
	}

	/* Clipping */
	if ((s_rx_cmdLine_idx + rx_len) >= C_RX_CMDLINE_BUF_SIZE) {
    bf18:	80 91 53 22 	lds	r24, 0x2253	; 0x802253 <s_rx_cmdLine_idx>
    bf1c:	28 2f       	mov	r18, r24
    bf1e:	30 e0       	ldi	r19, 0x00	; 0
    bf20:	8e 81       	ldd	r24, Y+6	; 0x06
    bf22:	9f 81       	ldd	r25, Y+7	; 0x07
    bf24:	82 0f       	add	r24, r18
    bf26:	93 1f       	adc	r25, r19
    bf28:	8f 3f       	cpi	r24, 0xFF	; 255
    bf2a:	91 05       	cpc	r25, r1
    bf2c:	c9 f0       	breq	.+50     	; 0xbf60 <interpreter_doProcess+0xda>
    bf2e:	c0 f0       	brcs	.+48     	; 0xbf60 <interpreter_doProcess+0xda>
		/* Over sized - clip incoming data on the buffer size limit */
		rx_len = (C_RX_CMDLINE_BUF_SIZE - 1) - s_rx_cmdLine_idx;
    bf30:	80 91 53 22 	lds	r24, 0x2253	; 0x802253 <s_rx_cmdLine_idx>
    bf34:	88 2f       	mov	r24, r24
    bf36:	90 e0       	ldi	r25, 0x00	; 0
    bf38:	2f ef       	ldi	r18, 0xFF	; 255
    bf3a:	30 e0       	ldi	r19, 0x00	; 0
    bf3c:	a9 01       	movw	r20, r18
    bf3e:	48 1b       	sub	r20, r24
    bf40:	59 0b       	sbc	r21, r25
    bf42:	ca 01       	movw	r24, r20
    bf44:	8e 83       	std	Y+6, r24	; 0x06
    bf46:	9f 83       	std	Y+7, r25	; 0x07

		/* Adjust pos if the line ending exists */
		if (pos) {
    bf48:	89 81       	ldd	r24, Y+1	; 0x01
    bf4a:	9a 81       	ldd	r25, Y+2	; 0x02
    bf4c:	89 2b       	or	r24, r25
    bf4e:	41 f0       	breq	.+16     	; 0xbf60 <interpreter_doProcess+0xda>
			pos = rx_buf + rx_len;
    bf50:	2c 81       	ldd	r18, Y+4	; 0x04
    bf52:	3d 81       	ldd	r19, Y+5	; 0x05
    bf54:	8e 81       	ldd	r24, Y+6	; 0x06
    bf56:	9f 81       	ldd	r25, Y+7	; 0x07
    bf58:	82 0f       	add	r24, r18
    bf5a:	93 1f       	adc	r25, r19
    bf5c:	89 83       	std	Y+1, r24	; 0x01
    bf5e:	9a 83       	std	Y+2, r25	; 0x02
		}
	}

	/* Add new chunk to buffer */
	uint8_t pos_len = pos ?  ((pos - rx_buf) + 1) : rx_len;
    bf60:	89 81       	ldd	r24, Y+1	; 0x01
    bf62:	9a 81       	ldd	r25, Y+2	; 0x02
    bf64:	89 2b       	or	r24, r25
    bf66:	51 f0       	breq	.+20     	; 0xbf7c <interpreter_doProcess+0xf6>
    bf68:	29 81       	ldd	r18, Y+1	; 0x01
    bf6a:	3a 81       	ldd	r19, Y+2	; 0x02
    bf6c:	8c 81       	ldd	r24, Y+4	; 0x04
    bf6e:	9d 81       	ldd	r25, Y+5	; 0x05
    bf70:	f9 01       	movw	r30, r18
    bf72:	e8 1b       	sub	r30, r24
    bf74:	f9 0b       	sbc	r31, r25
    bf76:	cf 01       	movw	r24, r30
    bf78:	8f 5f       	subi	r24, 0xFF	; 255
    bf7a:	01 c0       	rjmp	.+2      	; 0xbf7e <interpreter_doProcess+0xf8>
    bf7c:	8e 81       	ldd	r24, Y+6	; 0x06
    bf7e:	8b 83       	std	Y+3, r24	; 0x03
	memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
    bf80:	8b 81       	ldd	r24, Y+3	; 0x03
    bf82:	48 2f       	mov	r20, r24
    bf84:	50 e0       	ldi	r21, 0x00	; 0
    bf86:	80 91 53 22 	lds	r24, 0x2253	; 0x802253 <s_rx_cmdLine_idx>
    bf8a:	88 2f       	mov	r24, r24
    bf8c:	90 e0       	ldi	r25, 0x00	; 0
    bf8e:	8d 5a       	subi	r24, 0xAD	; 173
    bf90:	9e 4d       	sbci	r25, 0xDE	; 222
    bf92:	2c 81       	ldd	r18, Y+4	; 0x04
    bf94:	3d 81       	ldd	r19, Y+5	; 0x05
    bf96:	b9 01       	movw	r22, r18
    bf98:	0f 94 ff 3c 	call	0x279fe	; 0x279fe <memcpy>
	s_rx_cmdLine_idx += pos_len;
    bf9c:	90 91 53 22 	lds	r25, 0x2253	; 0x802253 <s_rx_cmdLine_idx>
    bfa0:	8b 81       	ldd	r24, Y+3	; 0x03
    bfa2:	89 0f       	add	r24, r25
    bfa4:	80 93 53 22 	sts	0x2253, r24	; 0x802253 <s_rx_cmdLine_idx>

	/* Execute line */
	if (pos) {
    bfa8:	89 81       	ldd	r24, Y+1	; 0x01
    bfaa:	9a 81       	ldd	r25, Y+2	; 0x02
    bfac:	89 2b       	or	r24, r25
    bfae:	51 f0       	breq	.+20     	; 0xbfc4 <interpreter_doProcess+0x13e>
		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
    bfb0:	80 91 53 22 	lds	r24, 0x2253	; 0x802253 <s_rx_cmdLine_idx>
    bfb4:	68 2f       	mov	r22, r24
    bfb6:	83 e5       	ldi	r24, 0x53	; 83
    bfb8:	91 e2       	ldi	r25, 0x21	; 33
    bfba:	2d db       	rcall	.-2470   	; 0xb616 <executeCmdLine>
		s_rx_cmdLine_idx = 0;
    bfbc:	10 92 53 22 	sts	0x2253, r1	; 0x802253 <s_rx_cmdLine_idx>
    bfc0:	01 c0       	rjmp	.+2      	; 0xbfc4 <interpreter_doProcess+0x13e>

void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
	/* Sanity checks */
	if (!rx_buf || !rx_len || (rx_len >= (C_RX_CMDLINE_BUF_SIZE - 1))) {
		return;
    bfc2:	00 00       	nop
	if (pos) {
		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
		s_rx_cmdLine_idx = 0;
	}
}
    bfc4:	27 96       	adiw	r28, 0x07	; 7
    bfc6:	cd bf       	out	0x3d, r28	; 61
    bfc8:	de bf       	out	0x3e, r29	; 62
    bfca:	df 91       	pop	r29
    bfcc:	cf 91       	pop	r28
    bfce:	08 95       	ret

0000bfd0 <cpu_irq_save>:

/* 10ms TWI1 - Gyro device */
void isr_10ms_twi1_onboard(void)
{	/* Service time slot */
	// not in use yet
}
    bfd0:	cf 93       	push	r28
    bfd2:	df 93       	push	r29
    bfd4:	1f 92       	push	r1
    bfd6:	cd b7       	in	r28, 0x3d	; 61
    bfd8:	de b7       	in	r29, 0x3e	; 62
    bfda:	8f e3       	ldi	r24, 0x3F	; 63
    bfdc:	90 e0       	ldi	r25, 0x00	; 0
    bfde:	fc 01       	movw	r30, r24
    bfe0:	80 81       	ld	r24, Z
    bfe2:	89 83       	std	Y+1, r24	; 0x01
    bfe4:	f8 94       	cli
    bfe6:	89 81       	ldd	r24, Y+1	; 0x01
    bfe8:	0f 90       	pop	r0
    bfea:	df 91       	pop	r29
    bfec:	cf 91       	pop	r28
    bfee:	08 95       	ret

0000bff0 <cpu_irq_restore>:
    bff0:	cf 93       	push	r28
    bff2:	df 93       	push	r29
    bff4:	1f 92       	push	r1
    bff6:	cd b7       	in	r28, 0x3d	; 61
    bff8:	de b7       	in	r29, 0x3e	; 62
    bffa:	89 83       	std	Y+1, r24	; 0x01
    bffc:	8f e3       	ldi	r24, 0x3F	; 63
    bffe:	90 e0       	ldi	r25, 0x00	; 0
    c000:	29 81       	ldd	r18, Y+1	; 0x01
    c002:	fc 01       	movw	r30, r24
    c004:	20 83       	st	Z, r18
    c006:	00 00       	nop
    c008:	0f 90       	pop	r0
    c00a:	df 91       	pop	r29
    c00c:	cf 91       	pop	r28
    c00e:	08 95       	ret

0000c010 <osc_get_rate>:
    c010:	cf 93       	push	r28
    c012:	df 93       	push	r29
    c014:	1f 92       	push	r1
    c016:	cd b7       	in	r28, 0x3d	; 61
    c018:	de b7       	in	r29, 0x3e	; 62
    c01a:	89 83       	std	Y+1, r24	; 0x01
    c01c:	89 81       	ldd	r24, Y+1	; 0x01
    c01e:	88 2f       	mov	r24, r24
    c020:	90 e0       	ldi	r25, 0x00	; 0
    c022:	82 30       	cpi	r24, 0x02	; 2
    c024:	91 05       	cpc	r25, r1
    c026:	89 f0       	breq	.+34     	; 0xc04a <osc_get_rate+0x3a>
    c028:	83 30       	cpi	r24, 0x03	; 3
    c02a:	91 05       	cpc	r25, r1
    c02c:	1c f4       	brge	.+6      	; 0xc034 <osc_get_rate+0x24>
    c02e:	01 97       	sbiw	r24, 0x01	; 1
    c030:	39 f0       	breq	.+14     	; 0xc040 <osc_get_rate+0x30>
    c032:	1a c0       	rjmp	.+52     	; 0xc068 <osc_get_rate+0x58>
    c034:	84 30       	cpi	r24, 0x04	; 4
    c036:	91 05       	cpc	r25, r1
    c038:	69 f0       	breq	.+26     	; 0xc054 <osc_get_rate+0x44>
    c03a:	08 97       	sbiw	r24, 0x08	; 8
    c03c:	81 f0       	breq	.+32     	; 0xc05e <osc_get_rate+0x4e>
    c03e:	14 c0       	rjmp	.+40     	; 0xc068 <osc_get_rate+0x58>
    c040:	80 e8       	ldi	r24, 0x80	; 128
    c042:	94 e8       	ldi	r25, 0x84	; 132
    c044:	ae e1       	ldi	r26, 0x1E	; 30
    c046:	b0 e0       	ldi	r27, 0x00	; 0
    c048:	12 c0       	rjmp	.+36     	; 0xc06e <osc_get_rate+0x5e>
    c04a:	80 e0       	ldi	r24, 0x00	; 0
    c04c:	9c e6       	ldi	r25, 0x6C	; 108
    c04e:	ac ed       	ldi	r26, 0xDC	; 220
    c050:	b2 e0       	ldi	r27, 0x02	; 2
    c052:	0d c0       	rjmp	.+26     	; 0xc06e <osc_get_rate+0x5e>
    c054:	80 e0       	ldi	r24, 0x00	; 0
    c056:	90 e8       	ldi	r25, 0x80	; 128
    c058:	a0 e0       	ldi	r26, 0x00	; 0
    c05a:	b0 e0       	ldi	r27, 0x00	; 0
    c05c:	08 c0       	rjmp	.+16     	; 0xc06e <osc_get_rate+0x5e>
    c05e:	80 e0       	ldi	r24, 0x00	; 0
    c060:	9d e2       	ldi	r25, 0x2D	; 45
    c062:	a1 e3       	ldi	r26, 0x31	; 49
    c064:	b1 e0       	ldi	r27, 0x01	; 1
    c066:	03 c0       	rjmp	.+6      	; 0xc06e <osc_get_rate+0x5e>
    c068:	80 e0       	ldi	r24, 0x00	; 0
    c06a:	90 e0       	ldi	r25, 0x00	; 0
    c06c:	dc 01       	movw	r26, r24
    c06e:	bc 01       	movw	r22, r24
    c070:	cd 01       	movw	r24, r26
    c072:	0f 90       	pop	r0
    c074:	df 91       	pop	r29
    c076:	cf 91       	pop	r28
    c078:	08 95       	ret

0000c07a <pll_get_default_rate_priv>:
    c07a:	cf 93       	push	r28
    c07c:	df 93       	push	r29
    c07e:	cd b7       	in	r28, 0x3d	; 61
    c080:	de b7       	in	r29, 0x3e	; 62
    c082:	29 97       	sbiw	r28, 0x09	; 9
    c084:	cd bf       	out	0x3d, r28	; 61
    c086:	de bf       	out	0x3e, r29	; 62
    c088:	8d 83       	std	Y+5, r24	; 0x05
    c08a:	6e 83       	std	Y+6, r22	; 0x06
    c08c:	7f 83       	std	Y+7, r23	; 0x07
    c08e:	48 87       	std	Y+8, r20	; 0x08
    c090:	59 87       	std	Y+9, r21	; 0x09
    c092:	8d 81       	ldd	r24, Y+5	; 0x05
    c094:	88 2f       	mov	r24, r24
    c096:	90 e0       	ldi	r25, 0x00	; 0
    c098:	80 38       	cpi	r24, 0x80	; 128
    c09a:	91 05       	cpc	r25, r1
    c09c:	79 f0       	breq	.+30     	; 0xc0bc <pll_get_default_rate_priv+0x42>
    c09e:	80 3c       	cpi	r24, 0xC0	; 192
    c0a0:	91 05       	cpc	r25, r1
    c0a2:	a9 f0       	breq	.+42     	; 0xc0ce <pll_get_default_rate_priv+0x54>
    c0a4:	89 2b       	or	r24, r25
    c0a6:	09 f0       	breq	.+2      	; 0xc0aa <pll_get_default_rate_priv+0x30>
    c0a8:	1b c0       	rjmp	.+54     	; 0xc0e0 <pll_get_default_rate_priv+0x66>
    c0aa:	80 e8       	ldi	r24, 0x80	; 128
    c0ac:	94 e8       	ldi	r25, 0x84	; 132
    c0ae:	ae e1       	ldi	r26, 0x1E	; 30
    c0b0:	b0 e0       	ldi	r27, 0x00	; 0
    c0b2:	89 83       	std	Y+1, r24	; 0x01
    c0b4:	9a 83       	std	Y+2, r25	; 0x02
    c0b6:	ab 83       	std	Y+3, r26	; 0x03
    c0b8:	bc 83       	std	Y+4, r27	; 0x04
    c0ba:	12 c0       	rjmp	.+36     	; 0xc0e0 <pll_get_default_rate_priv+0x66>
    c0bc:	80 e0       	ldi	r24, 0x00	; 0
    c0be:	9b e1       	ldi	r25, 0x1B	; 27
    c0c0:	a7 eb       	ldi	r26, 0xB7	; 183
    c0c2:	b0 e0       	ldi	r27, 0x00	; 0
    c0c4:	89 83       	std	Y+1, r24	; 0x01
    c0c6:	9a 83       	std	Y+2, r25	; 0x02
    c0c8:	ab 83       	std	Y+3, r26	; 0x03
    c0ca:	bc 83       	std	Y+4, r27	; 0x04
    c0cc:	09 c0       	rjmp	.+18     	; 0xc0e0 <pll_get_default_rate_priv+0x66>
    c0ce:	88 e0       	ldi	r24, 0x08	; 8
    c0d0:	9f df       	rcall	.-194    	; 0xc010 <osc_get_rate>
    c0d2:	dc 01       	movw	r26, r24
    c0d4:	cb 01       	movw	r24, r22
    c0d6:	89 83       	std	Y+1, r24	; 0x01
    c0d8:	9a 83       	std	Y+2, r25	; 0x02
    c0da:	ab 83       	std	Y+3, r26	; 0x03
    c0dc:	bc 83       	std	Y+4, r27	; 0x04
    c0de:	00 00       	nop
    c0e0:	8e 81       	ldd	r24, Y+6	; 0x06
    c0e2:	9f 81       	ldd	r25, Y+7	; 0x07
    c0e4:	cc 01       	movw	r24, r24
    c0e6:	a0 e0       	ldi	r26, 0x00	; 0
    c0e8:	b0 e0       	ldi	r27, 0x00	; 0
    c0ea:	29 81       	ldd	r18, Y+1	; 0x01
    c0ec:	3a 81       	ldd	r19, Y+2	; 0x02
    c0ee:	4b 81       	ldd	r20, Y+3	; 0x03
    c0f0:	5c 81       	ldd	r21, Y+4	; 0x04
    c0f2:	bc 01       	movw	r22, r24
    c0f4:	cd 01       	movw	r24, r26
    c0f6:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
    c0fa:	dc 01       	movw	r26, r24
    c0fc:	cb 01       	movw	r24, r22
    c0fe:	89 83       	std	Y+1, r24	; 0x01
    c100:	9a 83       	std	Y+2, r25	; 0x02
    c102:	ab 83       	std	Y+3, r26	; 0x03
    c104:	bc 83       	std	Y+4, r27	; 0x04
    c106:	89 81       	ldd	r24, Y+1	; 0x01
    c108:	9a 81       	ldd	r25, Y+2	; 0x02
    c10a:	ab 81       	ldd	r26, Y+3	; 0x03
    c10c:	bc 81       	ldd	r27, Y+4	; 0x04
    c10e:	bc 01       	movw	r22, r24
    c110:	cd 01       	movw	r24, r26
    c112:	29 96       	adiw	r28, 0x09	; 9
    c114:	cd bf       	out	0x3d, r28	; 61
    c116:	de bf       	out	0x3e, r29	; 62
    c118:	df 91       	pop	r29
    c11a:	cf 91       	pop	r28
    c11c:	08 95       	ret

0000c11e <sysclk_get_main_hz>:
    c11e:	cf 93       	push	r28
    c120:	df 93       	push	r29
    c122:	cd b7       	in	r28, 0x3d	; 61
    c124:	de b7       	in	r29, 0x3e	; 62
    c126:	41 e0       	ldi	r20, 0x01	; 1
    c128:	50 e0       	ldi	r21, 0x00	; 0
    c12a:	63 e0       	ldi	r22, 0x03	; 3
    c12c:	70 e0       	ldi	r23, 0x00	; 0
    c12e:	80 ec       	ldi	r24, 0xC0	; 192
    c130:	a4 df       	rcall	.-184    	; 0xc07a <pll_get_default_rate_priv>
    c132:	dc 01       	movw	r26, r24
    c134:	cb 01       	movw	r24, r22
    c136:	bc 01       	movw	r22, r24
    c138:	cd 01       	movw	r24, r26
    c13a:	df 91       	pop	r29
    c13c:	cf 91       	pop	r28
    c13e:	08 95       	ret

0000c140 <sysclk_get_per4_hz>:
    c140:	cf 93       	push	r28
    c142:	df 93       	push	r29
    c144:	1f 92       	push	r1
    c146:	cd b7       	in	r28, 0x3d	; 61
    c148:	de b7       	in	r29, 0x3e	; 62
    c14a:	19 82       	std	Y+1, r1	; 0x01
    c14c:	e8 df       	rcall	.-48     	; 0xc11e <sysclk_get_main_hz>
    c14e:	dc 01       	movw	r26, r24
    c150:	cb 01       	movw	r24, r22
    c152:	29 81       	ldd	r18, Y+1	; 0x01
    c154:	22 2f       	mov	r18, r18
    c156:	30 e0       	ldi	r19, 0x00	; 0
    c158:	04 c0       	rjmp	.+8      	; 0xc162 <sysclk_get_per4_hz+0x22>
    c15a:	b6 95       	lsr	r27
    c15c:	a7 95       	ror	r26
    c15e:	97 95       	ror	r25
    c160:	87 95       	ror	r24
    c162:	2a 95       	dec	r18
    c164:	d2 f7       	brpl	.-12     	; 0xc15a <sysclk_get_per4_hz+0x1a>
    c166:	bc 01       	movw	r22, r24
    c168:	cd 01       	movw	r24, r26
    c16a:	0f 90       	pop	r0
    c16c:	df 91       	pop	r29
    c16e:	cf 91       	pop	r28
    c170:	08 95       	ret

0000c172 <sysclk_get_per2_hz>:
    c172:	cf 93       	push	r28
    c174:	df 93       	push	r29
    c176:	cd b7       	in	r28, 0x3d	; 61
    c178:	de b7       	in	r29, 0x3e	; 62
    c17a:	e2 df       	rcall	.-60     	; 0xc140 <sysclk_get_per4_hz>
    c17c:	dc 01       	movw	r26, r24
    c17e:	cb 01       	movw	r24, r22
    c180:	bc 01       	movw	r22, r24
    c182:	cd 01       	movw	r24, r26
    c184:	df 91       	pop	r29
    c186:	cf 91       	pop	r28
    c188:	08 95       	ret

0000c18a <sysclk_get_per_hz>:
    c18a:	cf 93       	push	r28
    c18c:	df 93       	push	r29
    c18e:	cd b7       	in	r28, 0x3d	; 61
    c190:	de b7       	in	r29, 0x3e	; 62
    c192:	ef df       	rcall	.-34     	; 0xc172 <sysclk_get_per2_hz>
    c194:	dc 01       	movw	r26, r24
    c196:	cb 01       	movw	r24, r22
    c198:	b6 95       	lsr	r27
    c19a:	a7 95       	ror	r26
    c19c:	97 95       	ror	r25
    c19e:	87 95       	ror	r24
    c1a0:	bc 01       	movw	r22, r24
    c1a2:	cd 01       	movw	r24, r26
    c1a4:	df 91       	pop	r29
    c1a6:	cf 91       	pop	r28
    c1a8:	08 95       	ret

0000c1aa <sysclk_get_cpu_hz>:
    c1aa:	cf 93       	push	r28
    c1ac:	df 93       	push	r29
    c1ae:	cd b7       	in	r28, 0x3d	; 61
    c1b0:	de b7       	in	r29, 0x3e	; 62
    c1b2:	eb df       	rcall	.-42     	; 0xc18a <sysclk_get_per_hz>
    c1b4:	dc 01       	movw	r26, r24
    c1b6:	cb 01       	movw	r24, r22
    c1b8:	bc 01       	movw	r22, r24
    c1ba:	cd 01       	movw	r24, r26
    c1bc:	df 91       	pop	r29
    c1be:	cf 91       	pop	r28
    c1c0:	08 95       	ret

0000c1c2 <sysclk_enable_peripheral_clock>:
    c1c2:	cf 93       	push	r28
    c1c4:	df 93       	push	r29
    c1c6:	1f 92       	push	r1
    c1c8:	1f 92       	push	r1
    c1ca:	cd b7       	in	r28, 0x3d	; 61
    c1cc:	de b7       	in	r29, 0x3e	; 62
    c1ce:	89 83       	std	Y+1, r24	; 0x01
    c1d0:	9a 83       	std	Y+2, r25	; 0x02
    c1d2:	89 81       	ldd	r24, Y+1	; 0x01
    c1d4:	9a 81       	ldd	r25, Y+2	; 0x02
    c1d6:	89 2b       	or	r24, r25
    c1d8:	09 f4       	brne	.+2      	; 0xc1dc <sysclk_enable_peripheral_clock+0x1a>
    c1da:	21 c1       	rjmp	.+578    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c1dc:	89 81       	ldd	r24, Y+1	; 0x01
    c1de:	9a 81       	ldd	r25, Y+2	; 0x02
    c1e0:	80 3c       	cpi	r24, 0xC0	; 192
    c1e2:	91 05       	cpc	r25, r1
    c1e4:	29 f4       	brne	.+10     	; 0xc1f0 <sysclk_enable_peripheral_clock+0x2e>
    c1e6:	60 e1       	ldi	r22, 0x10	; 16
    c1e8:	80 e0       	ldi	r24, 0x00	; 0
    c1ea:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c1ee:	17 c1       	rjmp	.+558    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c1f0:	89 81       	ldd	r24, Y+1	; 0x01
    c1f2:	9a 81       	ldd	r25, Y+2	; 0x02
    c1f4:	80 38       	cpi	r24, 0x80	; 128
    c1f6:	91 40       	sbci	r25, 0x01	; 1
    c1f8:	29 f4       	brne	.+10     	; 0xc204 <sysclk_enable_peripheral_clock+0x42>
    c1fa:	62 e0       	ldi	r22, 0x02	; 2
    c1fc:	80 e0       	ldi	r24, 0x00	; 0
    c1fe:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c202:	0d c1       	rjmp	.+538    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c204:	89 81       	ldd	r24, Y+1	; 0x01
    c206:	9a 81       	ldd	r25, Y+2	; 0x02
    c208:	81 15       	cp	r24, r1
    c20a:	91 40       	sbci	r25, 0x01	; 1
    c20c:	29 f4       	brne	.+10     	; 0xc218 <sysclk_enable_peripheral_clock+0x56>
    c20e:	61 e0       	ldi	r22, 0x01	; 1
    c210:	80 e0       	ldi	r24, 0x00	; 0
    c212:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c216:	03 c1       	rjmp	.+518    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c218:	89 81       	ldd	r24, Y+1	; 0x01
    c21a:	9a 81       	ldd	r25, Y+2	; 0x02
    c21c:	80 38       	cpi	r24, 0x80	; 128
    c21e:	93 40       	sbci	r25, 0x03	; 3
    c220:	29 f4       	brne	.+10     	; 0xc22c <sysclk_enable_peripheral_clock+0x6a>
    c222:	61 e0       	ldi	r22, 0x01	; 1
    c224:	81 e0       	ldi	r24, 0x01	; 1
    c226:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c22a:	f9 c0       	rjmp	.+498    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c22c:	89 81       	ldd	r24, Y+1	; 0x01
    c22e:	9a 81       	ldd	r25, Y+2	; 0x02
    c230:	80 39       	cpi	r24, 0x90	; 144
    c232:	93 40       	sbci	r25, 0x03	; 3
    c234:	29 f4       	brne	.+10     	; 0xc240 <sysclk_enable_peripheral_clock+0x7e>
    c236:	61 e0       	ldi	r22, 0x01	; 1
    c238:	82 e0       	ldi	r24, 0x02	; 2
    c23a:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c23e:	ef c0       	rjmp	.+478    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c240:	89 81       	ldd	r24, Y+1	; 0x01
    c242:	9a 81       	ldd	r25, Y+2	; 0x02
    c244:	81 15       	cp	r24, r1
    c246:	92 40       	sbci	r25, 0x02	; 2
    c248:	29 f4       	brne	.+10     	; 0xc254 <sysclk_enable_peripheral_clock+0x92>
    c24a:	62 e0       	ldi	r22, 0x02	; 2
    c24c:	81 e0       	ldi	r24, 0x01	; 1
    c24e:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c252:	e5 c0       	rjmp	.+458    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c254:	89 81       	ldd	r24, Y+1	; 0x01
    c256:	9a 81       	ldd	r25, Y+2	; 0x02
    c258:	80 34       	cpi	r24, 0x40	; 64
    c25a:	92 40       	sbci	r25, 0x02	; 2
    c25c:	29 f4       	brne	.+10     	; 0xc268 <sysclk_enable_peripheral_clock+0xa6>
    c25e:	62 e0       	ldi	r22, 0x02	; 2
    c260:	82 e0       	ldi	r24, 0x02	; 2
    c262:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c266:	db c0       	rjmp	.+438    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c268:	89 81       	ldd	r24, Y+1	; 0x01
    c26a:	9a 81       	ldd	r25, Y+2	; 0x02
    c26c:	80 32       	cpi	r24, 0x20	; 32
    c26e:	93 40       	sbci	r25, 0x03	; 3
    c270:	29 f4       	brne	.+10     	; 0xc27c <sysclk_enable_peripheral_clock+0xba>
    c272:	64 e0       	ldi	r22, 0x04	; 4
    c274:	82 e0       	ldi	r24, 0x02	; 2
    c276:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c27a:	d1 c0       	rjmp	.+418    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c27c:	89 81       	ldd	r24, Y+1	; 0x01
    c27e:	9a 81       	ldd	r25, Y+2	; 0x02
    c280:	81 15       	cp	r24, r1
    c282:	98 40       	sbci	r25, 0x08	; 8
    c284:	29 f4       	brne	.+10     	; 0xc290 <sysclk_enable_peripheral_clock+0xce>
    c286:	61 e0       	ldi	r22, 0x01	; 1
    c288:	83 e0       	ldi	r24, 0x03	; 3
    c28a:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c28e:	c7 c0       	rjmp	.+398    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c290:	89 81       	ldd	r24, Y+1	; 0x01
    c292:	9a 81       	ldd	r25, Y+2	; 0x02
    c294:	81 15       	cp	r24, r1
    c296:	99 40       	sbci	r25, 0x09	; 9
    c298:	29 f4       	brne	.+10     	; 0xc2a4 <sysclk_enable_peripheral_clock+0xe2>
    c29a:	61 e0       	ldi	r22, 0x01	; 1
    c29c:	84 e0       	ldi	r24, 0x04	; 4
    c29e:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c2a2:	bd c0       	rjmp	.+378    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c2a4:	89 81       	ldd	r24, Y+1	; 0x01
    c2a6:	9a 81       	ldd	r25, Y+2	; 0x02
    c2a8:	81 15       	cp	r24, r1
    c2aa:	9a 40       	sbci	r25, 0x0A	; 10
    c2ac:	29 f4       	brne	.+10     	; 0xc2b8 <sysclk_enable_peripheral_clock+0xf6>
    c2ae:	61 e0       	ldi	r22, 0x01	; 1
    c2b0:	85 e0       	ldi	r24, 0x05	; 5
    c2b2:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c2b6:	b3 c0       	rjmp	.+358    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c2b8:	89 81       	ldd	r24, Y+1	; 0x01
    c2ba:	9a 81       	ldd	r25, Y+2	; 0x02
    c2bc:	81 15       	cp	r24, r1
    c2be:	9b 40       	sbci	r25, 0x0B	; 11
    c2c0:	29 f4       	brne	.+10     	; 0xc2cc <sysclk_enable_peripheral_clock+0x10a>
    c2c2:	61 e0       	ldi	r22, 0x01	; 1
    c2c4:	86 e0       	ldi	r24, 0x06	; 6
    c2c6:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c2ca:	a9 c0       	rjmp	.+338    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c2cc:	89 81       	ldd	r24, Y+1	; 0x01
    c2ce:	9a 81       	ldd	r25, Y+2	; 0x02
    c2d0:	80 34       	cpi	r24, 0x40	; 64
    c2d2:	98 40       	sbci	r25, 0x08	; 8
    c2d4:	29 f4       	brne	.+10     	; 0xc2e0 <sysclk_enable_peripheral_clock+0x11e>
    c2d6:	62 e0       	ldi	r22, 0x02	; 2
    c2d8:	83 e0       	ldi	r24, 0x03	; 3
    c2da:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c2de:	9f c0       	rjmp	.+318    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c2e0:	89 81       	ldd	r24, Y+1	; 0x01
    c2e2:	9a 81       	ldd	r25, Y+2	; 0x02
    c2e4:	80 34       	cpi	r24, 0x40	; 64
    c2e6:	99 40       	sbci	r25, 0x09	; 9
    c2e8:	29 f4       	brne	.+10     	; 0xc2f4 <sysclk_enable_peripheral_clock+0x132>
    c2ea:	62 e0       	ldi	r22, 0x02	; 2
    c2ec:	84 e0       	ldi	r24, 0x04	; 4
    c2ee:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c2f2:	95 c0       	rjmp	.+298    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c2f4:	89 81       	ldd	r24, Y+1	; 0x01
    c2f6:	9a 81       	ldd	r25, Y+2	; 0x02
    c2f8:	80 34       	cpi	r24, 0x40	; 64
    c2fa:	9a 40       	sbci	r25, 0x0A	; 10
    c2fc:	29 f4       	brne	.+10     	; 0xc308 <sysclk_enable_peripheral_clock+0x146>
    c2fe:	62 e0       	ldi	r22, 0x02	; 2
    c300:	85 e0       	ldi	r24, 0x05	; 5
    c302:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c306:	8b c0       	rjmp	.+278    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c308:	89 81       	ldd	r24, Y+1	; 0x01
    c30a:	9a 81       	ldd	r25, Y+2	; 0x02
    c30c:	80 39       	cpi	r24, 0x90	; 144
    c30e:	98 40       	sbci	r25, 0x08	; 8
    c310:	29 f4       	brne	.+10     	; 0xc31c <sysclk_enable_peripheral_clock+0x15a>
    c312:	64 e0       	ldi	r22, 0x04	; 4
    c314:	83 e0       	ldi	r24, 0x03	; 3
    c316:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c31a:	81 c0       	rjmp	.+258    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c31c:	89 81       	ldd	r24, Y+1	; 0x01
    c31e:	9a 81       	ldd	r25, Y+2	; 0x02
    c320:	80 39       	cpi	r24, 0x90	; 144
    c322:	99 40       	sbci	r25, 0x09	; 9
    c324:	29 f4       	brne	.+10     	; 0xc330 <sysclk_enable_peripheral_clock+0x16e>
    c326:	64 e0       	ldi	r22, 0x04	; 4
    c328:	84 e0       	ldi	r24, 0x04	; 4
    c32a:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c32e:	77 c0       	rjmp	.+238    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c330:	89 81       	ldd	r24, Y+1	; 0x01
    c332:	9a 81       	ldd	r25, Y+2	; 0x02
    c334:	80 39       	cpi	r24, 0x90	; 144
    c336:	9a 40       	sbci	r25, 0x0A	; 10
    c338:	29 f4       	brne	.+10     	; 0xc344 <sysclk_enable_peripheral_clock+0x182>
    c33a:	64 e0       	ldi	r22, 0x04	; 4
    c33c:	85 e0       	ldi	r24, 0x05	; 5
    c33e:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c342:	6d c0       	rjmp	.+218    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c344:	89 81       	ldd	r24, Y+1	; 0x01
    c346:	9a 81       	ldd	r25, Y+2	; 0x02
    c348:	80 39       	cpi	r24, 0x90	; 144
    c34a:	9b 40       	sbci	r25, 0x0B	; 11
    c34c:	29 f4       	brne	.+10     	; 0xc358 <sysclk_enable_peripheral_clock+0x196>
    c34e:	64 e0       	ldi	r22, 0x04	; 4
    c350:	86 e0       	ldi	r24, 0x06	; 6
    c352:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c356:	63 c0       	rjmp	.+198    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c358:	89 81       	ldd	r24, Y+1	; 0x01
    c35a:	9a 81       	ldd	r25, Y+2	; 0x02
    c35c:	80 3c       	cpi	r24, 0xC0	; 192
    c35e:	98 40       	sbci	r25, 0x08	; 8
    c360:	29 f4       	brne	.+10     	; 0xc36c <sysclk_enable_peripheral_clock+0x1aa>
    c362:	68 e0       	ldi	r22, 0x08	; 8
    c364:	83 e0       	ldi	r24, 0x03	; 3
    c366:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c36a:	59 c0       	rjmp	.+178    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c36c:	89 81       	ldd	r24, Y+1	; 0x01
    c36e:	9a 81       	ldd	r25, Y+2	; 0x02
    c370:	80 3c       	cpi	r24, 0xC0	; 192
    c372:	99 40       	sbci	r25, 0x09	; 9
    c374:	29 f4       	brne	.+10     	; 0xc380 <sysclk_enable_peripheral_clock+0x1be>
    c376:	68 e0       	ldi	r22, 0x08	; 8
    c378:	84 e0       	ldi	r24, 0x04	; 4
    c37a:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c37e:	4f c0       	rjmp	.+158    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c380:	89 81       	ldd	r24, Y+1	; 0x01
    c382:	9a 81       	ldd	r25, Y+2	; 0x02
    c384:	80 3a       	cpi	r24, 0xA0	; 160
    c386:	98 40       	sbci	r25, 0x08	; 8
    c388:	29 f4       	brne	.+10     	; 0xc394 <sysclk_enable_peripheral_clock+0x1d2>
    c38a:	60 e1       	ldi	r22, 0x10	; 16
    c38c:	83 e0       	ldi	r24, 0x03	; 3
    c38e:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c392:	45 c0       	rjmp	.+138    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c394:	89 81       	ldd	r24, Y+1	; 0x01
    c396:	9a 81       	ldd	r25, Y+2	; 0x02
    c398:	80 3a       	cpi	r24, 0xA0	; 160
    c39a:	99 40       	sbci	r25, 0x09	; 9
    c39c:	29 f4       	brne	.+10     	; 0xc3a8 <sysclk_enable_peripheral_clock+0x1e6>
    c39e:	60 e1       	ldi	r22, 0x10	; 16
    c3a0:	84 e0       	ldi	r24, 0x04	; 4
    c3a2:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c3a6:	3b c0       	rjmp	.+118    	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c3a8:	89 81       	ldd	r24, Y+1	; 0x01
    c3aa:	9a 81       	ldd	r25, Y+2	; 0x02
    c3ac:	80 3a       	cpi	r24, 0xA0	; 160
    c3ae:	9a 40       	sbci	r25, 0x0A	; 10
    c3b0:	29 f4       	brne	.+10     	; 0xc3bc <sysclk_enable_peripheral_clock+0x1fa>
    c3b2:	60 e1       	ldi	r22, 0x10	; 16
    c3b4:	85 e0       	ldi	r24, 0x05	; 5
    c3b6:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c3ba:	31 c0       	rjmp	.+98     	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c3bc:	89 81       	ldd	r24, Y+1	; 0x01
    c3be:	9a 81       	ldd	r25, Y+2	; 0x02
    c3c0:	80 3a       	cpi	r24, 0xA0	; 160
    c3c2:	9b 40       	sbci	r25, 0x0B	; 11
    c3c4:	29 f4       	brne	.+10     	; 0xc3d0 <sysclk_enable_peripheral_clock+0x20e>
    c3c6:	60 e1       	ldi	r22, 0x10	; 16
    c3c8:	86 e0       	ldi	r24, 0x06	; 6
    c3ca:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c3ce:	27 c0       	rjmp	.+78     	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c3d0:	89 81       	ldd	r24, Y+1	; 0x01
    c3d2:	9a 81       	ldd	r25, Y+2	; 0x02
    c3d4:	80 3b       	cpi	r24, 0xB0	; 176
    c3d6:	98 40       	sbci	r25, 0x08	; 8
    c3d8:	29 f4       	brne	.+10     	; 0xc3e4 <sysclk_enable_peripheral_clock+0x222>
    c3da:	60 e2       	ldi	r22, 0x20	; 32
    c3dc:	83 e0       	ldi	r24, 0x03	; 3
    c3de:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c3e2:	1d c0       	rjmp	.+58     	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c3e4:	89 81       	ldd	r24, Y+1	; 0x01
    c3e6:	9a 81       	ldd	r25, Y+2	; 0x02
    c3e8:	80 3b       	cpi	r24, 0xB0	; 176
    c3ea:	99 40       	sbci	r25, 0x09	; 9
    c3ec:	29 f4       	brne	.+10     	; 0xc3f8 <sysclk_enable_peripheral_clock+0x236>
    c3ee:	60 e2       	ldi	r22, 0x20	; 32
    c3f0:	84 e0       	ldi	r24, 0x04	; 4
    c3f2:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c3f6:	13 c0       	rjmp	.+38     	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c3f8:	89 81       	ldd	r24, Y+1	; 0x01
    c3fa:	9a 81       	ldd	r25, Y+2	; 0x02
    c3fc:	80 38       	cpi	r24, 0x80	; 128
    c3fe:	94 40       	sbci	r25, 0x04	; 4
    c400:	29 f4       	brne	.+10     	; 0xc40c <sysclk_enable_peripheral_clock+0x24a>
    c402:	60 e4       	ldi	r22, 0x40	; 64
    c404:	83 e0       	ldi	r24, 0x03	; 3
    c406:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c40a:	09 c0       	rjmp	.+18     	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c40c:	89 81       	ldd	r24, Y+1	; 0x01
    c40e:	9a 81       	ldd	r25, Y+2	; 0x02
    c410:	80 3a       	cpi	r24, 0xA0	; 160
    c412:	94 40       	sbci	r25, 0x04	; 4
    c414:	21 f4       	brne	.+8      	; 0xc41e <sysclk_enable_peripheral_clock+0x25c>
    c416:	60 e4       	ldi	r22, 0x40	; 64
    c418:	85 e0       	ldi	r24, 0x05	; 5
    c41a:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
    c41e:	00 00       	nop
    c420:	0f 90       	pop	r0
    c422:	0f 90       	pop	r0
    c424:	df 91       	pop	r29
    c426:	cf 91       	pop	r28
    c428:	08 95       	ret

0000c42a <__portable_avr_delay_cycles>:
    c42a:	04 c0       	rjmp	.+8      	; 0xc434 <__portable_avr_delay_cycles+0xa>
    c42c:	61 50       	subi	r22, 0x01	; 1
    c42e:	71 09       	sbc	r23, r1
    c430:	81 09       	sbc	r24, r1
    c432:	91 09       	sbc	r25, r1
    c434:	61 15       	cp	r22, r1
    c436:	71 05       	cpc	r23, r1
    c438:	81 05       	cpc	r24, r1
    c43a:	91 05       	cpc	r25, r1
    c43c:	b9 f7       	brne	.-18     	; 0xc42c <__portable_avr_delay_cycles+0x2>
    c43e:	08 95       	ret

0000c440 <twi_master_read>:
    c440:	cf 93       	push	r28
    c442:	df 93       	push	r29
    c444:	00 d0       	rcall	.+0      	; 0xc446 <twi_master_read+0x6>
    c446:	1f 92       	push	r1
    c448:	cd b7       	in	r28, 0x3d	; 61
    c44a:	de b7       	in	r29, 0x3e	; 62
    c44c:	89 83       	std	Y+1, r24	; 0x01
    c44e:	9a 83       	std	Y+2, r25	; 0x02
    c450:	6b 83       	std	Y+3, r22	; 0x03
    c452:	7c 83       	std	Y+4, r23	; 0x04
    c454:	2b 81       	ldd	r18, Y+3	; 0x03
    c456:	3c 81       	ldd	r19, Y+4	; 0x04
    c458:	89 81       	ldd	r24, Y+1	; 0x01
    c45a:	9a 81       	ldd	r25, Y+2	; 0x02
    c45c:	41 e0       	ldi	r20, 0x01	; 1
    c45e:	b9 01       	movw	r22, r18
    c460:	0e 94 04 be 	call	0x17c08	; 0x17c08 <twi_master_transfer>
    c464:	24 96       	adiw	r28, 0x04	; 4
    c466:	cd bf       	out	0x3d, r28	; 61
    c468:	de bf       	out	0x3e, r29	; 62
    c46a:	df 91       	pop	r29
    c46c:	cf 91       	pop	r28
    c46e:	08 95       	ret

0000c470 <twi_master_write>:
    c470:	cf 93       	push	r28
    c472:	df 93       	push	r29
    c474:	00 d0       	rcall	.+0      	; 0xc476 <twi_master_write+0x6>
    c476:	1f 92       	push	r1
    c478:	cd b7       	in	r28, 0x3d	; 61
    c47a:	de b7       	in	r29, 0x3e	; 62
    c47c:	89 83       	std	Y+1, r24	; 0x01
    c47e:	9a 83       	std	Y+2, r25	; 0x02
    c480:	6b 83       	std	Y+3, r22	; 0x03
    c482:	7c 83       	std	Y+4, r23	; 0x04
    c484:	2b 81       	ldd	r18, Y+3	; 0x03
    c486:	3c 81       	ldd	r19, Y+4	; 0x04
    c488:	89 81       	ldd	r24, Y+1	; 0x01
    c48a:	9a 81       	ldd	r25, Y+2	; 0x02
    c48c:	40 e0       	ldi	r20, 0x00	; 0
    c48e:	b9 01       	movw	r22, r18
    c490:	0e 94 04 be 	call	0x17c08	; 0x17c08 <twi_master_transfer>
    c494:	24 96       	adiw	r28, 0x04	; 4
    c496:	cd bf       	out	0x3d, r28	; 61
    c498:	de bf       	out	0x3e, r29	; 62
    c49a:	df 91       	pop	r29
    c49c:	cf 91       	pop	r28
    c49e:	08 95       	ret

0000c4a0 <twi_master_enable>:
    c4a0:	cf 93       	push	r28
    c4a2:	df 93       	push	r29
    c4a4:	1f 92       	push	r1
    c4a6:	1f 92       	push	r1
    c4a8:	cd b7       	in	r28, 0x3d	; 61
    c4aa:	de b7       	in	r29, 0x3e	; 62
    c4ac:	89 83       	std	Y+1, r24	; 0x01
    c4ae:	9a 83       	std	Y+2, r25	; 0x02
    c4b0:	89 81       	ldd	r24, Y+1	; 0x01
    c4b2:	9a 81       	ldd	r25, Y+2	; 0x02
    c4b4:	fc 01       	movw	r30, r24
    c4b6:	81 81       	ldd	r24, Z+1	; 0x01
    c4b8:	28 2f       	mov	r18, r24
    c4ba:	28 60       	ori	r18, 0x08	; 8
    c4bc:	89 81       	ldd	r24, Y+1	; 0x01
    c4be:	9a 81       	ldd	r25, Y+2	; 0x02
    c4c0:	fc 01       	movw	r30, r24
    c4c2:	21 83       	std	Z+1, r18	; 0x01
    c4c4:	00 00       	nop
    c4c6:	0f 90       	pop	r0
    c4c8:	0f 90       	pop	r0
    c4ca:	df 91       	pop	r29
    c4cc:	cf 91       	pop	r28
    c4ce:	08 95       	ret

0000c4d0 <calc_gyro1_accel_raw2mg>:
    c4d0:	2f 92       	push	r2
    c4d2:	3f 92       	push	r3
    c4d4:	4f 92       	push	r4
    c4d6:	5f 92       	push	r5
    c4d8:	6f 92       	push	r6
    c4da:	7f 92       	push	r7
    c4dc:	8f 92       	push	r8
    c4de:	9f 92       	push	r9
    c4e0:	af 92       	push	r10
    c4e2:	bf 92       	push	r11
    c4e4:	cf 92       	push	r12
    c4e6:	df 92       	push	r13
    c4e8:	ef 92       	push	r14
    c4ea:	ff 92       	push	r15
    c4ec:	0f 93       	push	r16
    c4ee:	1f 93       	push	r17
    c4f0:	cf 93       	push	r28
    c4f2:	df 93       	push	r29
    c4f4:	cd b7       	in	r28, 0x3d	; 61
    c4f6:	de b7       	in	r29, 0x3e	; 62
    c4f8:	64 97       	sbiw	r28, 0x14	; 20
    c4fa:	cd bf       	out	0x3d, r28	; 61
    c4fc:	de bf       	out	0x3e, r29	; 62
    c4fe:	89 83       	std	Y+1, r24	; 0x01
    c500:	9a 83       	std	Y+2, r25	; 0x02
    c502:	6b 83       	std	Y+3, r22	; 0x03
    c504:	7c 83       	std	Y+4, r23	; 0x04
    c506:	89 81       	ldd	r24, Y+1	; 0x01
    c508:	9a 81       	ldd	r25, Y+2	; 0x02
    c50a:	8d 83       	std	Y+5, r24	; 0x05
    c50c:	9e 83       	std	Y+6, r25	; 0x06
    c50e:	89 2f       	mov	r24, r25
    c510:	88 0f       	add	r24, r24
    c512:	88 0b       	sbc	r24, r24
    c514:	8f 83       	std	Y+7, r24	; 0x07
    c516:	88 87       	std	Y+8, r24	; 0x08
    c518:	89 87       	std	Y+9, r24	; 0x09
    c51a:	8a 87       	std	Y+10, r24	; 0x0a
    c51c:	8b 87       	std	Y+11, r24	; 0x0b
    c51e:	8c 87       	std	Y+12, r24	; 0x0c
    c520:	2d 80       	ldd	r2, Y+5	; 0x05
    c522:	3e 80       	ldd	r3, Y+6	; 0x06
    c524:	4f 80       	ldd	r4, Y+7	; 0x07
    c526:	58 84       	ldd	r5, Y+8	; 0x08
    c528:	69 84       	ldd	r6, Y+9	; 0x09
    c52a:	7a 84       	ldd	r7, Y+10	; 0x0a
    c52c:	8b 84       	ldd	r8, Y+11	; 0x0b
    c52e:	9c 84       	ldd	r9, Y+12	; 0x0c
    c530:	22 2d       	mov	r18, r2
    c532:	33 2d       	mov	r19, r3
    c534:	44 2d       	mov	r20, r4
    c536:	55 2d       	mov	r21, r5
    c538:	66 2d       	mov	r22, r6
    c53a:	77 2d       	mov	r23, r7
    c53c:	88 2d       	mov	r24, r8
    c53e:	99 2d       	mov	r25, r9
    c540:	02 e0       	ldi	r16, 0x02	; 2
    c542:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    c546:	a2 2e       	mov	r10, r18
    c548:	b3 2e       	mov	r11, r19
    c54a:	c4 2e       	mov	r12, r20
    c54c:	d5 2e       	mov	r13, r21
    c54e:	e6 2e       	mov	r14, r22
    c550:	f7 2e       	mov	r15, r23
    c552:	08 2f       	mov	r16, r24
    c554:	19 2f       	mov	r17, r25
    c556:	2a 2c       	mov	r2, r10
    c558:	3b 2c       	mov	r3, r11
    c55a:	4c 2c       	mov	r4, r12
    c55c:	5d 2c       	mov	r5, r13
    c55e:	6e 2c       	mov	r6, r14
    c560:	7f 2c       	mov	r7, r15
    c562:	80 2e       	mov	r8, r16
    c564:	91 2e       	mov	r9, r17
    c566:	22 2d       	mov	r18, r2
    c568:	33 2d       	mov	r19, r3
    c56a:	44 2d       	mov	r20, r4
    c56c:	55 2d       	mov	r21, r5
    c56e:	66 2d       	mov	r22, r6
    c570:	77 2d       	mov	r23, r7
    c572:	88 2d       	mov	r24, r8
    c574:	99 2d       	mov	r25, r9
    c576:	05 e0       	ldi	r16, 0x05	; 5
    c578:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    c57c:	a2 2e       	mov	r10, r18
    c57e:	b3 2e       	mov	r11, r19
    c580:	c4 2e       	mov	r12, r20
    c582:	d5 2e       	mov	r13, r21
    c584:	e6 2e       	mov	r14, r22
    c586:	f7 2e       	mov	r15, r23
    c588:	08 2f       	mov	r16, r24
    c58a:	19 2f       	mov	r17, r25
    c58c:	2a 2d       	mov	r18, r10
    c58e:	3b 2d       	mov	r19, r11
    c590:	4c 2d       	mov	r20, r12
    c592:	5d 2d       	mov	r21, r13
    c594:	6e 2d       	mov	r22, r14
    c596:	7f 2d       	mov	r23, r15
    c598:	80 2f       	mov	r24, r16
    c59a:	91 2f       	mov	r25, r17
    c59c:	a2 2c       	mov	r10, r2
    c59e:	b3 2c       	mov	r11, r3
    c5a0:	c4 2c       	mov	r12, r4
    c5a2:	d5 2c       	mov	r13, r5
    c5a4:	e6 2c       	mov	r14, r6
    c5a6:	f7 2c       	mov	r15, r7
    c5a8:	08 2d       	mov	r16, r8
    c5aa:	19 2d       	mov	r17, r9
    c5ac:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
    c5b0:	a2 2e       	mov	r10, r18
    c5b2:	b3 2e       	mov	r11, r19
    c5b4:	c4 2e       	mov	r12, r20
    c5b6:	d5 2e       	mov	r13, r21
    c5b8:	e6 2e       	mov	r14, r22
    c5ba:	f7 2e       	mov	r15, r23
    c5bc:	08 2f       	mov	r16, r24
    c5be:	19 2f       	mov	r17, r25
    c5c0:	2a 2d       	mov	r18, r10
    c5c2:	3b 2d       	mov	r19, r11
    c5c4:	4c 2d       	mov	r20, r12
    c5c6:	5d 2d       	mov	r21, r13
    c5c8:	6e 2d       	mov	r22, r14
    c5ca:	7f 2d       	mov	r23, r15
    c5cc:	80 2f       	mov	r24, r16
    c5ce:	91 2f       	mov	r25, r17
    c5d0:	ad 80       	ldd	r10, Y+5	; 0x05
    c5d2:	be 80       	ldd	r11, Y+6	; 0x06
    c5d4:	cf 80       	ldd	r12, Y+7	; 0x07
    c5d6:	d8 84       	ldd	r13, Y+8	; 0x08
    c5d8:	e9 84       	ldd	r14, Y+9	; 0x09
    c5da:	fa 84       	ldd	r15, Y+10	; 0x0a
    c5dc:	0b 85       	ldd	r16, Y+11	; 0x0b
    c5de:	1c 85       	ldd	r17, Y+12	; 0x0c
    c5e0:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    c5e4:	a2 2e       	mov	r10, r18
    c5e6:	b3 2e       	mov	r11, r19
    c5e8:	c4 2e       	mov	r12, r20
    c5ea:	d5 2e       	mov	r13, r21
    c5ec:	e6 2e       	mov	r14, r22
    c5ee:	f7 2e       	mov	r15, r23
    c5f0:	08 2f       	mov	r16, r24
    c5f2:	19 2f       	mov	r17, r25
    c5f4:	2a 2d       	mov	r18, r10
    c5f6:	3b 2d       	mov	r19, r11
    c5f8:	4c 2d       	mov	r20, r12
    c5fa:	5d 2d       	mov	r21, r13
    c5fc:	6e 2d       	mov	r22, r14
    c5fe:	7f 2d       	mov	r23, r15
    c600:	80 2f       	mov	r24, r16
    c602:	91 2f       	mov	r25, r17
    c604:	04 e0       	ldi	r16, 0x04	; 4
    c606:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    c60a:	22 2e       	mov	r2, r18
    c60c:	33 2e       	mov	r3, r19
    c60e:	44 2e       	mov	r4, r20
    c610:	55 2e       	mov	r5, r21
    c612:	66 2e       	mov	r6, r22
    c614:	77 2e       	mov	r7, r23
    c616:	88 2e       	mov	r8, r24
    c618:	99 2e       	mov	r9, r25
    c61a:	a2 2c       	mov	r10, r2
    c61c:	b3 2c       	mov	r11, r3
    c61e:	c4 2c       	mov	r12, r4
    c620:	d5 2c       	mov	r13, r5
    c622:	e6 2c       	mov	r14, r6
    c624:	f7 2c       	mov	r15, r7
    c626:	08 2d       	mov	r16, r8
    c628:	19 2d       	mov	r17, r9
    c62a:	2a 2c       	mov	r2, r10
    c62c:	3b 2c       	mov	r3, r11
    c62e:	4c 2c       	mov	r4, r12
    c630:	5d 2c       	mov	r5, r13
    c632:	6e 2c       	mov	r6, r14
    c634:	7f 2c       	mov	r7, r15
    c636:	80 2e       	mov	r8, r16
    c638:	91 2e       	mov	r9, r17
    c63a:	8b 81       	ldd	r24, Y+3	; 0x03
    c63c:	9c 81       	ldd	r25, Y+4	; 0x04
    c63e:	8d 87       	std	Y+13, r24	; 0x0d
    c640:	9e 87       	std	Y+14, r25	; 0x0e
    c642:	89 2f       	mov	r24, r25
    c644:	88 0f       	add	r24, r24
    c646:	88 0b       	sbc	r24, r24
    c648:	8f 87       	std	Y+15, r24	; 0x0f
    c64a:	88 8b       	std	Y+16, r24	; 0x10
    c64c:	89 8b       	std	Y+17, r24	; 0x11
    c64e:	8a 8b       	std	Y+18, r24	; 0x12
    c650:	8b 8b       	std	Y+19, r24	; 0x13
    c652:	8c 8b       	std	Y+20, r24	; 0x14
    c654:	ad 84       	ldd	r10, Y+13	; 0x0d
    c656:	be 84       	ldd	r11, Y+14	; 0x0e
    c658:	cf 84       	ldd	r12, Y+15	; 0x0f
    c65a:	d8 88       	ldd	r13, Y+16	; 0x10
    c65c:	e9 88       	ldd	r14, Y+17	; 0x11
    c65e:	fa 88       	ldd	r15, Y+18	; 0x12
    c660:	0b 89       	ldd	r16, Y+19	; 0x13
    c662:	1c 89       	ldd	r17, Y+20	; 0x14
    c664:	22 2d       	mov	r18, r2
    c666:	33 2d       	mov	r19, r3
    c668:	44 2d       	mov	r20, r4
    c66a:	55 2d       	mov	r21, r5
    c66c:	66 2d       	mov	r22, r6
    c66e:	77 2d       	mov	r23, r7
    c670:	88 2d       	mov	r24, r8
    c672:	99 2d       	mov	r25, r9
    c674:	0f 94 c1 38 	call	0x27182	; 0x27182 <__muldi3>
    c678:	a2 2e       	mov	r10, r18
    c67a:	b3 2e       	mov	r11, r19
    c67c:	c4 2e       	mov	r12, r20
    c67e:	d5 2e       	mov	r13, r21
    c680:	e6 2e       	mov	r14, r22
    c682:	f7 2e       	mov	r15, r23
    c684:	08 2f       	mov	r16, r24
    c686:	19 2f       	mov	r17, r25
    c688:	2a 2c       	mov	r2, r10
    c68a:	3b 2c       	mov	r3, r11
    c68c:	4c 2c       	mov	r4, r12
    c68e:	5d 2c       	mov	r5, r13
    c690:	6e 2c       	mov	r6, r14
    c692:	7f 2c       	mov	r7, r15
    c694:	80 2e       	mov	r8, r16
    c696:	91 2e       	mov	r9, r17
    c698:	68 94       	set
    c69a:	aa 24       	eor	r10, r10
    c69c:	a4 f8       	bld	r10, 4
    c69e:	0f 2e       	mov	r0, r31
    c6a0:	f7 e2       	ldi	r31, 0x27	; 39
    c6a2:	bf 2e       	mov	r11, r31
    c6a4:	f0 2d       	mov	r31, r0
    c6a6:	c1 2c       	mov	r12, r1
    c6a8:	d1 2c       	mov	r13, r1
    c6aa:	e1 2c       	mov	r14, r1
    c6ac:	f1 2c       	mov	r15, r1
    c6ae:	00 e0       	ldi	r16, 0x00	; 0
    c6b0:	10 e0       	ldi	r17, 0x00	; 0
    c6b2:	22 2d       	mov	r18, r2
    c6b4:	33 2d       	mov	r19, r3
    c6b6:	44 2d       	mov	r20, r4
    c6b8:	55 2d       	mov	r21, r5
    c6ba:	66 2d       	mov	r22, r6
    c6bc:	77 2d       	mov	r23, r7
    c6be:	88 2d       	mov	r24, r8
    c6c0:	99 2d       	mov	r25, r9
    c6c2:	0f 94 14 39 	call	0x27228	; 0x27228 <__divdi3>
    c6c6:	22 2e       	mov	r2, r18
    c6c8:	33 2e       	mov	r3, r19
    c6ca:	44 2e       	mov	r4, r20
    c6cc:	55 2e       	mov	r5, r21
    c6ce:	66 2e       	mov	r6, r22
    c6d0:	77 2e       	mov	r7, r23
    c6d2:	88 2e       	mov	r8, r24
    c6d4:	99 2e       	mov	r9, r25
    c6d6:	a2 2c       	mov	r10, r2
    c6d8:	b3 2c       	mov	r11, r3
    c6da:	c4 2c       	mov	r12, r4
    c6dc:	d5 2c       	mov	r13, r5
    c6de:	e6 2c       	mov	r14, r6
    c6e0:	f7 2c       	mov	r15, r7
    c6e2:	08 2d       	mov	r16, r8
    c6e4:	19 2d       	mov	r17, r9
    c6e6:	2a 2d       	mov	r18, r10
    c6e8:	3b 2d       	mov	r19, r11
    c6ea:	4c 2d       	mov	r20, r12
    c6ec:	5d 2d       	mov	r21, r13
    c6ee:	6e 2d       	mov	r22, r14
    c6f0:	7f 2d       	mov	r23, r15
    c6f2:	80 2f       	mov	r24, r16
    c6f4:	91 2f       	mov	r25, r17
    c6f6:	0f e0       	ldi	r16, 0x0F	; 15
    c6f8:	0f 94 f5 39 	call	0x273ea	; 0x273ea <__ashrdi3>
    c6fc:	a2 2e       	mov	r10, r18
    c6fe:	b3 2e       	mov	r11, r19
    c700:	c4 2e       	mov	r12, r20
    c702:	d5 2e       	mov	r13, r21
    c704:	e6 2e       	mov	r14, r22
    c706:	f7 2e       	mov	r15, r23
    c708:	08 2f       	mov	r16, r24
    c70a:	19 2f       	mov	r17, r25
    c70c:	c5 01       	movw	r24, r10
    c70e:	64 96       	adiw	r28, 0x14	; 20
    c710:	cd bf       	out	0x3d, r28	; 61
    c712:	de bf       	out	0x3e, r29	; 62
    c714:	df 91       	pop	r29
    c716:	cf 91       	pop	r28
    c718:	1f 91       	pop	r17
    c71a:	0f 91       	pop	r16
    c71c:	ff 90       	pop	r15
    c71e:	ef 90       	pop	r14
    c720:	df 90       	pop	r13
    c722:	cf 90       	pop	r12
    c724:	bf 90       	pop	r11
    c726:	af 90       	pop	r10
    c728:	9f 90       	pop	r9
    c72a:	8f 90       	pop	r8
    c72c:	7f 90       	pop	r7
    c72e:	6f 90       	pop	r6
    c730:	5f 90       	pop	r5
    c732:	4f 90       	pop	r4
    c734:	3f 90       	pop	r3
    c736:	2f 90       	pop	r2
    c738:	08 95       	ret

0000c73a <calc_gyro1_gyro_raw2mdps>:
    c73a:	2f 92       	push	r2
    c73c:	3f 92       	push	r3
    c73e:	4f 92       	push	r4
    c740:	5f 92       	push	r5
    c742:	6f 92       	push	r6
    c744:	7f 92       	push	r7
    c746:	8f 92       	push	r8
    c748:	9f 92       	push	r9
    c74a:	af 92       	push	r10
    c74c:	bf 92       	push	r11
    c74e:	cf 92       	push	r12
    c750:	df 92       	push	r13
    c752:	ef 92       	push	r14
    c754:	ff 92       	push	r15
    c756:	0f 93       	push	r16
    c758:	1f 93       	push	r17
    c75a:	cf 93       	push	r28
    c75c:	df 93       	push	r29
    c75e:	1f 92       	push	r1
    c760:	1f 92       	push	r1
    c762:	cd b7       	in	r28, 0x3d	; 61
    c764:	de b7       	in	r29, 0x3e	; 62
    c766:	89 83       	std	Y+1, r24	; 0x01
    c768:	9a 83       	std	Y+2, r25	; 0x02
    c76a:	89 81       	ldd	r24, Y+1	; 0x01
    c76c:	9a 81       	ldd	r25, Y+2	; 0x02
    c76e:	1c 01       	movw	r2, r24
    c770:	89 2f       	mov	r24, r25
    c772:	88 0f       	add	r24, r24
    c774:	88 0b       	sbc	r24, r24
    c776:	48 2e       	mov	r4, r24
    c778:	58 2e       	mov	r5, r24
    c77a:	68 2e       	mov	r6, r24
    c77c:	78 2e       	mov	r7, r24
    c77e:	88 2e       	mov	r8, r24
    c780:	98 2e       	mov	r9, r24
    c782:	0f 2e       	mov	r0, r31
    c784:	f0 e9       	ldi	r31, 0x90	; 144
    c786:	af 2e       	mov	r10, r31
    c788:	f0 2d       	mov	r31, r0
    c78a:	0f 2e       	mov	r0, r31
    c78c:	f0 ed       	ldi	r31, 0xD0	; 208
    c78e:	bf 2e       	mov	r11, r31
    c790:	f0 2d       	mov	r31, r0
    c792:	0f 2e       	mov	r0, r31
    c794:	f3 e0       	ldi	r31, 0x03	; 3
    c796:	cf 2e       	mov	r12, r31
    c798:	f0 2d       	mov	r31, r0
    c79a:	d1 2c       	mov	r13, r1
    c79c:	e1 2c       	mov	r14, r1
    c79e:	f1 2c       	mov	r15, r1
    c7a0:	00 e0       	ldi	r16, 0x00	; 0
    c7a2:	10 e0       	ldi	r17, 0x00	; 0
    c7a4:	22 2d       	mov	r18, r2
    c7a6:	33 2d       	mov	r19, r3
    c7a8:	44 2d       	mov	r20, r4
    c7aa:	55 2d       	mov	r21, r5
    c7ac:	66 2d       	mov	r22, r6
    c7ae:	77 2d       	mov	r23, r7
    c7b0:	88 2d       	mov	r24, r8
    c7b2:	99 2d       	mov	r25, r9
    c7b4:	0f 94 c1 38 	call	0x27182	; 0x27182 <__muldi3>
    c7b8:	22 2e       	mov	r2, r18
    c7ba:	33 2e       	mov	r3, r19
    c7bc:	44 2e       	mov	r4, r20
    c7be:	55 2e       	mov	r5, r21
    c7c0:	66 2e       	mov	r6, r22
    c7c2:	77 2e       	mov	r7, r23
    c7c4:	88 2e       	mov	r8, r24
    c7c6:	99 2e       	mov	r9, r25
    c7c8:	a2 2c       	mov	r10, r2
    c7ca:	b3 2c       	mov	r11, r3
    c7cc:	c4 2c       	mov	r12, r4
    c7ce:	d5 2c       	mov	r13, r5
    c7d0:	e6 2c       	mov	r14, r6
    c7d2:	f7 2c       	mov	r15, r7
    c7d4:	08 2d       	mov	r16, r8
    c7d6:	19 2d       	mov	r17, r9
    c7d8:	2a 2d       	mov	r18, r10
    c7da:	3b 2d       	mov	r19, r11
    c7dc:	4c 2d       	mov	r20, r12
    c7de:	5d 2d       	mov	r21, r13
    c7e0:	6e 2d       	mov	r22, r14
    c7e2:	7f 2d       	mov	r23, r15
    c7e4:	80 2f       	mov	r24, r16
    c7e6:	91 2f       	mov	r25, r17
    c7e8:	0f e0       	ldi	r16, 0x0F	; 15
    c7ea:	0f 94 f5 39 	call	0x273ea	; 0x273ea <__ashrdi3>
    c7ee:	a2 2e       	mov	r10, r18
    c7f0:	b3 2e       	mov	r11, r19
    c7f2:	c4 2e       	mov	r12, r20
    c7f4:	d5 2e       	mov	r13, r21
    c7f6:	e6 2e       	mov	r14, r22
    c7f8:	f7 2e       	mov	r15, r23
    c7fa:	08 2f       	mov	r16, r24
    c7fc:	19 2f       	mov	r17, r25
    c7fe:	d6 01       	movw	r26, r12
    c800:	c5 01       	movw	r24, r10
    c802:	bc 01       	movw	r22, r24
    c804:	cd 01       	movw	r24, r26
    c806:	0f 90       	pop	r0
    c808:	0f 90       	pop	r0
    c80a:	df 91       	pop	r29
    c80c:	cf 91       	pop	r28
    c80e:	1f 91       	pop	r17
    c810:	0f 91       	pop	r16
    c812:	ff 90       	pop	r15
    c814:	ef 90       	pop	r14
    c816:	df 90       	pop	r13
    c818:	cf 90       	pop	r12
    c81a:	bf 90       	pop	r11
    c81c:	af 90       	pop	r10
    c81e:	9f 90       	pop	r9
    c820:	8f 90       	pop	r8
    c822:	7f 90       	pop	r7
    c824:	6f 90       	pop	r6
    c826:	5f 90       	pop	r5
    c828:	4f 90       	pop	r4
    c82a:	3f 90       	pop	r3
    c82c:	2f 90       	pop	r2
    c82e:	08 95       	ret

0000c830 <calc_gyro1_temp_raw2C100>:
    c830:	ef 92       	push	r14
    c832:	ff 92       	push	r15
    c834:	0f 93       	push	r16
    c836:	1f 93       	push	r17
    c838:	cf 93       	push	r28
    c83a:	df 93       	push	r29
    c83c:	1f 92       	push	r1
    c83e:	1f 92       	push	r1
    c840:	cd b7       	in	r28, 0x3d	; 61
    c842:	de b7       	in	r29, 0x3e	; 62
    c844:	89 83       	std	Y+1, r24	; 0x01
    c846:	9a 83       	std	Y+2, r25	; 0x02
    c848:	80 91 13 28 	lds	r24, 0x2813	; 0x802813 <g_twi1_gyro_1_temp_RTofs>
    c84c:	90 91 14 28 	lds	r25, 0x2814	; 0x802814 <g_twi1_gyro_1_temp_RTofs+0x1>
    c850:	29 81       	ldd	r18, Y+1	; 0x01
    c852:	3a 81       	ldd	r19, Y+2	; 0x02
    c854:	a9 01       	movw	r20, r18
    c856:	48 1b       	sub	r20, r24
    c858:	59 0b       	sbc	r21, r25
    c85a:	ca 01       	movw	r24, r20
    c85c:	9c 01       	movw	r18, r24
    c85e:	99 0f       	add	r25, r25
    c860:	44 0b       	sbc	r20, r20
    c862:	55 0b       	sbc	r21, r21
    c864:	84 e6       	ldi	r24, 0x64	; 100
    c866:	90 e0       	ldi	r25, 0x00	; 0
    c868:	dc 01       	movw	r26, r24
    c86a:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
    c86e:	7b 01       	movw	r14, r22
    c870:	8c 01       	movw	r16, r24
    c872:	80 91 15 28 	lds	r24, 0x2815	; 0x802815 <g_twi1_gyro_1_temp_sens>
    c876:	90 91 16 28 	lds	r25, 0x2816	; 0x802816 <g_twi1_gyro_1_temp_sens+0x1>
    c87a:	9c 01       	movw	r18, r24
    c87c:	99 0f       	add	r25, r25
    c87e:	44 0b       	sbc	r20, r20
    c880:	55 0b       	sbc	r21, r21
    c882:	c8 01       	movw	r24, r16
    c884:	b7 01       	movw	r22, r14
    c886:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
    c88a:	da 01       	movw	r26, r20
    c88c:	c9 01       	movw	r24, r18
    c88e:	8c 5c       	subi	r24, 0xCC	; 204
    c890:	97 4f       	sbci	r25, 0xF7	; 247
    c892:	0f 90       	pop	r0
    c894:	0f 90       	pop	r0
    c896:	df 91       	pop	r29
    c898:	cf 91       	pop	r28
    c89a:	1f 91       	pop	r17
    c89c:	0f 91       	pop	r16
    c89e:	ff 90       	pop	r15
    c8a0:	ef 90       	pop	r14
    c8a2:	08 95       	ret

0000c8a4 <calc_gyro2_correct_mag_2_nT>:
    c8a4:	cf 93       	push	r28
    c8a6:	df 93       	push	r29
    c8a8:	cd b7       	in	r28, 0x3d	; 61
    c8aa:	de b7       	in	r29, 0x3e	; 62
    c8ac:	25 97       	sbiw	r28, 0x05	; 5
    c8ae:	cd bf       	out	0x3d, r28	; 61
    c8b0:	de bf       	out	0x3e, r29	; 62
    c8b2:	89 83       	std	Y+1, r24	; 0x01
    c8b4:	9a 83       	std	Y+2, r25	; 0x02
    c8b6:	6b 83       	std	Y+3, r22	; 0x03
    c8b8:	4c 83       	std	Y+4, r20	; 0x04
    c8ba:	5d 83       	std	Y+5, r21	; 0x05
    c8bc:	89 81       	ldd	r24, Y+1	; 0x01
    c8be:	9a 81       	ldd	r25, Y+2	; 0x02
    c8c0:	99 23       	and	r25, r25
    c8c2:	bc f1       	brlt	.+110    	; 0xc932 <calc_gyro2_correct_mag_2_nT+0x8e>
    c8c4:	89 81       	ldd	r24, Y+1	; 0x01
    c8c6:	9a 81       	ldd	r25, Y+2	; 0x02
    c8c8:	9c 01       	movw	r18, r24
    c8ca:	99 0f       	add	r25, r25
    c8cc:	44 0b       	sbc	r20, r20
    c8ce:	55 0b       	sbc	r21, r21
    c8d0:	8c 81       	ldd	r24, Y+4	; 0x04
    c8d2:	9d 81       	ldd	r25, Y+5	; 0x05
    c8d4:	09 2e       	mov	r0, r25
    c8d6:	00 0c       	add	r0, r0
    c8d8:	aa 0b       	sbc	r26, r26
    c8da:	bb 0b       	sbc	r27, r27
    c8dc:	bc 01       	movw	r22, r24
    c8de:	cd 01       	movw	r24, r26
    c8e0:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
    c8e4:	9b 01       	movw	r18, r22
    c8e6:	ac 01       	movw	r20, r24
    c8e8:	8b 81       	ldd	r24, Y+3	; 0x03
    c8ea:	08 2e       	mov	r0, r24
    c8ec:	00 0c       	add	r0, r0
    c8ee:	99 0b       	sbc	r25, r25
    c8f0:	aa 0b       	sbc	r26, r26
    c8f2:	bb 0b       	sbc	r27, r27
    c8f4:	80 58       	subi	r24, 0x80	; 128
    c8f6:	9f 4f       	sbci	r25, 0xFF	; 255
    c8f8:	af 4f       	sbci	r26, 0xFF	; 255
    c8fa:	bf 4f       	sbci	r27, 0xFF	; 255
    c8fc:	bc 01       	movw	r22, r24
    c8fe:	cd 01       	movw	r24, r26
    c900:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
    c904:	dc 01       	movw	r26, r24
    c906:	cb 01       	movw	r24, r22
    c908:	2a e0       	ldi	r18, 0x0A	; 10
    c90a:	30 e0       	ldi	r19, 0x00	; 0
    c90c:	40 e0       	ldi	r20, 0x00	; 0
    c90e:	50 e0       	ldi	r21, 0x00	; 0
    c910:	bc 01       	movw	r22, r24
    c912:	cd 01       	movw	r24, r26
    c914:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
    c918:	da 01       	movw	r26, r20
    c91a:	c9 01       	movw	r24, r18
    c91c:	80 58       	subi	r24, 0x80	; 128
    c91e:	9f 4f       	sbci	r25, 0xFF	; 255
    c920:	af 4f       	sbci	r26, 0xFF	; 255
    c922:	bf 4f       	sbci	r27, 0xFF	; 255
    c924:	89 2f       	mov	r24, r25
    c926:	9a 2f       	mov	r25, r26
    c928:	ab 2f       	mov	r26, r27
    c92a:	bb 27       	eor	r27, r27
    c92c:	a7 fd       	sbrc	r26, 7
    c92e:	ba 95       	dec	r27
    c930:	36 c0       	rjmp	.+108    	; 0xc99e <calc_gyro2_correct_mag_2_nT+0xfa>
    c932:	89 81       	ldd	r24, Y+1	; 0x01
    c934:	9a 81       	ldd	r25, Y+2	; 0x02
    c936:	9c 01       	movw	r18, r24
    c938:	99 0f       	add	r25, r25
    c93a:	44 0b       	sbc	r20, r20
    c93c:	55 0b       	sbc	r21, r21
    c93e:	8c 81       	ldd	r24, Y+4	; 0x04
    c940:	9d 81       	ldd	r25, Y+5	; 0x05
    c942:	09 2e       	mov	r0, r25
    c944:	00 0c       	add	r0, r0
    c946:	aa 0b       	sbc	r26, r26
    c948:	bb 0b       	sbc	r27, r27
    c94a:	bc 01       	movw	r22, r24
    c94c:	cd 01       	movw	r24, r26
    c94e:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
    c952:	9b 01       	movw	r18, r22
    c954:	ac 01       	movw	r20, r24
    c956:	8b 81       	ldd	r24, Y+3	; 0x03
    c958:	08 2e       	mov	r0, r24
    c95a:	00 0c       	add	r0, r0
    c95c:	99 0b       	sbc	r25, r25
    c95e:	aa 0b       	sbc	r26, r26
    c960:	bb 0b       	sbc	r27, r27
    c962:	80 58       	subi	r24, 0x80	; 128
    c964:	9f 4f       	sbci	r25, 0xFF	; 255
    c966:	af 4f       	sbci	r26, 0xFF	; 255
    c968:	bf 4f       	sbci	r27, 0xFF	; 255
    c96a:	bc 01       	movw	r22, r24
    c96c:	cd 01       	movw	r24, r26
    c96e:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
    c972:	dc 01       	movw	r26, r24
    c974:	cb 01       	movw	r24, r22
    c976:	2a e0       	ldi	r18, 0x0A	; 10
    c978:	30 e0       	ldi	r19, 0x00	; 0
    c97a:	40 e0       	ldi	r20, 0x00	; 0
    c97c:	50 e0       	ldi	r21, 0x00	; 0
    c97e:	bc 01       	movw	r22, r24
    c980:	cd 01       	movw	r24, r26
    c982:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
    c986:	da 01       	movw	r26, r20
    c988:	c9 01       	movw	r24, r18
    c98a:	80 58       	subi	r24, 0x80	; 128
    c98c:	91 09       	sbc	r25, r1
    c98e:	a1 09       	sbc	r26, r1
    c990:	b1 09       	sbc	r27, r1
    c992:	89 2f       	mov	r24, r25
    c994:	9a 2f       	mov	r25, r26
    c996:	ab 2f       	mov	r26, r27
    c998:	bb 27       	eor	r27, r27
    c99a:	a7 fd       	sbrc	r26, 7
    c99c:	ba 95       	dec	r27
    c99e:	bc 01       	movw	r22, r24
    c9a0:	cd 01       	movw	r24, r26
    c9a2:	25 96       	adiw	r28, 0x05	; 5
    c9a4:	cd bf       	out	0x3d, r28	; 61
    c9a6:	de bf       	out	0x3e, r29	; 62
    c9a8:	df 91       	pop	r29
    c9aa:	cf 91       	pop	r28
    c9ac:	08 95       	ret

0000c9ae <twi2_waitUntilReady>:
    c9ae:	2f 92       	push	r2
    c9b0:	3f 92       	push	r3
    c9b2:	4f 92       	push	r4
    c9b4:	5f 92       	push	r5
    c9b6:	6f 92       	push	r6
    c9b8:	7f 92       	push	r7
    c9ba:	8f 92       	push	r8
    c9bc:	9f 92       	push	r9
    c9be:	af 92       	push	r10
    c9c0:	bf 92       	push	r11
    c9c2:	cf 92       	push	r12
    c9c4:	df 92       	push	r13
    c9c6:	ef 92       	push	r14
    c9c8:	ff 92       	push	r15
    c9ca:	0f 93       	push	r16
    c9cc:	1f 93       	push	r17
    c9ce:	cf 93       	push	r28
    c9d0:	df 93       	push	r29
    c9d2:	cd b7       	in	r28, 0x3d	; 61
    c9d4:	de b7       	in	r29, 0x3e	; 62
    c9d6:	a2 97       	sbiw	r28, 0x22	; 34
    c9d8:	cd bf       	out	0x3d, r28	; 61
    c9da:	de bf       	out	0x3e, r29	; 62
    c9dc:	8a 87       	std	Y+10, r24	; 0x0a
    c9de:	8f ef       	ldi	r24, 0xFF	; 255
    c9e0:	8a 83       	std	Y+2, r24	; 0x02
    c9e2:	90 91 55 22 	lds	r25, 0x2255	; 0x802255 <s_lock.8334>
    c9e6:	81 e0       	ldi	r24, 0x01	; 1
    c9e8:	89 27       	eor	r24, r25
    c9ea:	88 23       	and	r24, r24
    c9ec:	d9 f0       	breq	.+54     	; 0xca24 <twi2_waitUntilReady+0x76>
    c9ee:	80 91 56 22 	lds	r24, 0x2256	; 0x802256 <s_LCD_offline.8333>
    c9f2:	88 23       	and	r24, r24
    c9f4:	39 f0       	breq	.+14     	; 0xca04 <twi2_waitUntilReady+0x56>
    c9f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    c9f8:	81 e0       	ldi	r24, 0x01	; 1
    c9fa:	89 27       	eor	r24, r25
    c9fc:	88 23       	and	r24, r24
    c9fe:	11 f0       	breq	.+4      	; 0xca04 <twi2_waitUntilReady+0x56>
    ca00:	80 e0       	ldi	r24, 0x00	; 0
    ca02:	c6 c1       	rjmp	.+908    	; 0xcd90 <twi2_waitUntilReady+0x3e2>
    ca04:	80 91 56 22 	lds	r24, 0x2256	; 0x802256 <s_LCD_offline.8333>
    ca08:	88 23       	and	r24, r24
    ca0a:	61 f0       	breq	.+24     	; 0xca24 <twi2_waitUntilReady+0x76>
    ca0c:	8a 85       	ldd	r24, Y+10	; 0x0a
    ca0e:	88 23       	and	r24, r24
    ca10:	49 f0       	breq	.+18     	; 0xca24 <twi2_waitUntilReady+0x76>
    ca12:	10 92 56 22 	sts	0x2256, r1	; 0x802256 <s_LCD_offline.8333>
    ca16:	81 e0       	ldi	r24, 0x01	; 1
    ca18:	80 93 55 22 	sts	0x2255, r24	; 0x802255 <s_lock.8334>
    ca1c:	0e 94 97 78 	call	0xf12e	; 0xf12e <start_twi2_lcd>
    ca20:	10 92 55 22 	sts	0x2255, r1	; 0x802255 <s_lock.8334>
    ca24:	0e 94 10 ff 	call	0x1fe20	; 0x1fe20 <tcc1_get_time>
    ca28:	dc 01       	movw	r26, r24
    ca2a:	cb 01       	movw	r24, r22
    ca2c:	c2 96       	adiw	r24, 0x32	; 50
    ca2e:	a1 1d       	adc	r26, r1
    ca30:	b1 1d       	adc	r27, r1
    ca32:	8b 83       	std	Y+3, r24	; 0x03
    ca34:	9c 83       	std	Y+4, r25	; 0x04
    ca36:	ad 83       	std	Y+5, r26	; 0x05
    ca38:	be 83       	std	Y+6, r27	; 0x06
    ca3a:	83 e0       	ldi	r24, 0x03	; 3
    ca3c:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ca40:	81 e0       	ldi	r24, 0x01	; 1
    ca42:	90 e0       	ldi	r25, 0x00	; 0
    ca44:	80 93 32 20 	sts	0x2032, r24	; 0x802032 <g_twi2_packet+0x4>
    ca48:	90 93 33 20 	sts	0x2033, r25	; 0x802033 <g_twi2_packet+0x5>
    ca4c:	8a 81       	ldd	r24, Y+2	; 0x02
    ca4e:	89 83       	std	Y+1, r24	; 0x01
    ca50:	81 e0       	ldi	r24, 0x01	; 1
    ca52:	90 e0       	ldi	r25, 0x00	; 0
    ca54:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    ca58:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ca5c:	6e e2       	ldi	r22, 0x2E	; 46
    ca5e:	70 e2       	ldi	r23, 0x20	; 32
    ca60:	80 e8       	ldi	r24, 0x80	; 128
    ca62:	94 e0       	ldi	r25, 0x04	; 4
    ca64:	ed dc       	rcall	.-1574   	; 0xc440 <twi_master_read>
    ca66:	8f 83       	std	Y+7, r24	; 0x07
    ca68:	80 91 41 2b 	lds	r24, 0x2B41	; 0x802b41 <g_twi2_m_data>
    ca6c:	80 78       	andi	r24, 0x80	; 128
    ca6e:	88 87       	std	Y+8, r24	; 0x08
    ca70:	80 91 41 2b 	lds	r24, 0x2B41	; 0x802b41 <g_twi2_m_data>
    ca74:	81 70       	andi	r24, 0x01	; 1
    ca76:	89 87       	std	Y+9, r24	; 0x09
    ca78:	8f 81       	ldd	r24, Y+7	; 0x07
    ca7a:	88 23       	and	r24, r24
    ca7c:	21 f4       	brne	.+8      	; 0xca86 <twi2_waitUntilReady+0xd8>
    ca7e:	88 85       	ldd	r24, Y+8	; 0x08
    ca80:	88 23       	and	r24, r24
    ca82:	09 f0       	breq	.+2      	; 0xca86 <twi2_waitUntilReady+0xd8>
    ca84:	6d c0       	rjmp	.+218    	; 0xcb60 <twi2_waitUntilReady+0x1b2>
    ca86:	91 db       	rcall	.-2270   	; 0xc1aa <sysclk_get_cpu_hz>
    ca88:	dc 01       	movw	r26, r24
    ca8a:	cb 01       	movw	r24, r22
    ca8c:	1c 01       	movw	r2, r24
    ca8e:	2d 01       	movw	r4, r26
    ca90:	61 2c       	mov	r6, r1
    ca92:	71 2c       	mov	r7, r1
    ca94:	43 01       	movw	r8, r6
    ca96:	0f 2e       	mov	r0, r31
    ca98:	f6 e0       	ldi	r31, 0x06	; 6
    ca9a:	af 2e       	mov	r10, r31
    ca9c:	f0 2d       	mov	r31, r0
    ca9e:	b1 2c       	mov	r11, r1
    caa0:	c1 2c       	mov	r12, r1
    caa2:	d1 2c       	mov	r13, r1
    caa4:	e1 2c       	mov	r14, r1
    caa6:	f1 2c       	mov	r15, r1
    caa8:	00 e0       	ldi	r16, 0x00	; 0
    caaa:	10 e0       	ldi	r17, 0x00	; 0
    caac:	22 2d       	mov	r18, r2
    caae:	33 2d       	mov	r19, r3
    cab0:	44 2d       	mov	r20, r4
    cab2:	55 2d       	mov	r21, r5
    cab4:	66 2d       	mov	r22, r6
    cab6:	77 2d       	mov	r23, r7
    cab8:	88 2d       	mov	r24, r8
    caba:	99 2d       	mov	r25, r9
    cabc:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    cac0:	22 2e       	mov	r2, r18
    cac2:	33 2e       	mov	r3, r19
    cac4:	44 2e       	mov	r4, r20
    cac6:	55 2e       	mov	r5, r21
    cac8:	66 2e       	mov	r6, r22
    caca:	77 2e       	mov	r7, r23
    cacc:	88 2e       	mov	r8, r24
    cace:	99 2e       	mov	r9, r25
    cad0:	a2 2c       	mov	r10, r2
    cad2:	b3 2c       	mov	r11, r3
    cad4:	c4 2c       	mov	r12, r4
    cad6:	d5 2c       	mov	r13, r5
    cad8:	e6 2c       	mov	r14, r6
    cada:	f7 2c       	mov	r15, r7
    cadc:	08 2d       	mov	r16, r8
    cade:	19 2d       	mov	r17, r9
    cae0:	2a 2d       	mov	r18, r10
    cae2:	3b 2d       	mov	r19, r11
    cae4:	4c 2d       	mov	r20, r12
    cae6:	5d 2d       	mov	r21, r13
    cae8:	6e 2d       	mov	r22, r14
    caea:	7f 2d       	mov	r23, r15
    caec:	80 2f       	mov	r24, r16
    caee:	91 2f       	mov	r25, r17
    caf0:	21 5c       	subi	r18, 0xC1	; 193
    caf2:	3d 4b       	sbci	r19, 0xBD	; 189
    caf4:	40 4f       	sbci	r20, 0xF0	; 240
    caf6:	5f 4f       	sbci	r21, 0xFF	; 255
    caf8:	6f 4f       	sbci	r22, 0xFF	; 255
    cafa:	7f 4f       	sbci	r23, 0xFF	; 255
    cafc:	8f 4f       	sbci	r24, 0xFF	; 255
    cafe:	9f 4f       	sbci	r25, 0xFF	; 255
    cb00:	a2 2e       	mov	r10, r18
    cb02:	b3 2e       	mov	r11, r19
    cb04:	c4 2e       	mov	r12, r20
    cb06:	d5 2e       	mov	r13, r21
    cb08:	e6 2e       	mov	r14, r22
    cb0a:	f7 2e       	mov	r15, r23
    cb0c:	08 2f       	mov	r16, r24
    cb0e:	19 2f       	mov	r17, r25
    cb10:	2a 2d       	mov	r18, r10
    cb12:	3b 2d       	mov	r19, r11
    cb14:	4c 2d       	mov	r20, r12
    cb16:	5d 2d       	mov	r21, r13
    cb18:	6e 2d       	mov	r22, r14
    cb1a:	7f 2d       	mov	r23, r15
    cb1c:	80 2f       	mov	r24, r16
    cb1e:	91 2f       	mov	r25, r17
    cb20:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    cb24:	dc 01       	movw	r26, r24
    cb26:	cb 01       	movw	r24, r22
    cb28:	20 e0       	ldi	r18, 0x00	; 0
    cb2a:	34 e2       	ldi	r19, 0x24	; 36
    cb2c:	44 e7       	ldi	r20, 0x74	; 116
    cb2e:	59 e4       	ldi	r21, 0x49	; 73
    cb30:	bc 01       	movw	r22, r24
    cb32:	cd 01       	movw	r24, r26
    cb34:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    cb38:	dc 01       	movw	r26, r24
    cb3a:	cb 01       	movw	r24, r22
    cb3c:	bc 01       	movw	r22, r24
    cb3e:	cd 01       	movw	r24, r26
    cb40:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    cb44:	a2 2e       	mov	r10, r18
    cb46:	b3 2e       	mov	r11, r19
    cb48:	c4 2e       	mov	r12, r20
    cb4a:	d5 2e       	mov	r13, r21
    cb4c:	e6 2e       	mov	r14, r22
    cb4e:	f7 2e       	mov	r15, r23
    cb50:	08 2f       	mov	r16, r24
    cb52:	19 2f       	mov	r17, r25
    cb54:	d6 01       	movw	r26, r12
    cb56:	c5 01       	movw	r24, r10
    cb58:	bc 01       	movw	r22, r24
    cb5a:	cd 01       	movw	r24, r26
    cb5c:	66 dc       	rcall	.-1844   	; 0xc42a <__portable_avr_delay_cycles>
    cb5e:	f1 c0       	rjmp	.+482    	; 0xcd42 <twi2_waitUntilReady+0x394>
    cb60:	89 85       	ldd	r24, Y+9	; 0x09
    cb62:	88 23       	and	r24, r24
    cb64:	09 f4       	brne	.+2      	; 0xcb68 <twi2_waitUntilReady+0x1ba>
    cb66:	ed c0       	rjmp	.+474    	; 0xcd42 <twi2_waitUntilReady+0x394>
    cb68:	88 85       	ldd	r24, Y+8	; 0x08
    cb6a:	88 23       	and	r24, r24
    cb6c:	09 f4       	brne	.+2      	; 0xcb70 <twi2_waitUntilReady+0x1c2>
    cb6e:	e9 c0       	rjmp	.+466    	; 0xcd42 <twi2_waitUntilReady+0x394>
    cb70:	1c db       	rcall	.-2504   	; 0xc1aa <sysclk_get_cpu_hz>
    cb72:	dc 01       	movw	r26, r24
    cb74:	cb 01       	movw	r24, r22
    cb76:	9c 01       	movw	r18, r24
    cb78:	ad 01       	movw	r20, r26
    cb7a:	60 e0       	ldi	r22, 0x00	; 0
    cb7c:	70 e0       	ldi	r23, 0x00	; 0
    cb7e:	cb 01       	movw	r24, r22
    cb80:	82 2e       	mov	r8, r18
    cb82:	93 2e       	mov	r9, r19
    cb84:	a4 2e       	mov	r10, r20
    cb86:	b5 2e       	mov	r11, r21
    cb88:	c6 2e       	mov	r12, r22
    cb8a:	d7 2e       	mov	r13, r23
    cb8c:	e8 2e       	mov	r14, r24
    cb8e:	f9 2e       	mov	r15, r25
    cb90:	28 2d       	mov	r18, r8
    cb92:	39 2d       	mov	r19, r9
    cb94:	4a 2d       	mov	r20, r10
    cb96:	5b 2d       	mov	r21, r11
    cb98:	6c 2d       	mov	r22, r12
    cb9a:	7d 2d       	mov	r23, r13
    cb9c:	8e 2d       	mov	r24, r14
    cb9e:	9f 2d       	mov	r25, r15
    cba0:	02 e0       	ldi	r16, 0x02	; 2
    cba2:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    cba6:	2b 87       	std	Y+11, r18	; 0x0b
    cba8:	3c 87       	std	Y+12, r19	; 0x0c
    cbaa:	4d 87       	std	Y+13, r20	; 0x0d
    cbac:	5e 87       	std	Y+14, r21	; 0x0e
    cbae:	6f 87       	std	Y+15, r22	; 0x0f
    cbb0:	78 8b       	std	Y+16, r23	; 0x10
    cbb2:	89 8b       	std	Y+17, r24	; 0x11
    cbb4:	9a 8b       	std	Y+18, r25	; 0x12
    cbb6:	8b 84       	ldd	r8, Y+11	; 0x0b
    cbb8:	9c 84       	ldd	r9, Y+12	; 0x0c
    cbba:	ad 84       	ldd	r10, Y+13	; 0x0d
    cbbc:	be 84       	ldd	r11, Y+14	; 0x0e
    cbbe:	cf 84       	ldd	r12, Y+15	; 0x0f
    cbc0:	d8 88       	ldd	r13, Y+16	; 0x10
    cbc2:	e9 88       	ldd	r14, Y+17	; 0x11
    cbc4:	fa 88       	ldd	r15, Y+18	; 0x12
    cbc6:	28 2d       	mov	r18, r8
    cbc8:	39 2d       	mov	r19, r9
    cbca:	4a 2d       	mov	r20, r10
    cbcc:	5b 2d       	mov	r21, r11
    cbce:	6c 2d       	mov	r22, r12
    cbd0:	7d 2d       	mov	r23, r13
    cbd2:	8e 2d       	mov	r24, r14
    cbd4:	9f 2d       	mov	r25, r15
    cbd6:	02 e0       	ldi	r16, 0x02	; 2
    cbd8:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    cbdc:	2b 8b       	std	Y+19, r18	; 0x13
    cbde:	3c 8b       	std	Y+20, r19	; 0x14
    cbe0:	4d 8b       	std	Y+21, r20	; 0x15
    cbe2:	5e 8b       	std	Y+22, r21	; 0x16
    cbe4:	6f 8b       	std	Y+23, r22	; 0x17
    cbe6:	78 8f       	std	Y+24, r23	; 0x18
    cbe8:	89 8f       	std	Y+25, r24	; 0x19
    cbea:	9a 8f       	std	Y+26, r25	; 0x1a
    cbec:	28 2d       	mov	r18, r8
    cbee:	39 2d       	mov	r19, r9
    cbf0:	4a 2d       	mov	r20, r10
    cbf2:	5b 2d       	mov	r21, r11
    cbf4:	6c 2d       	mov	r22, r12
    cbf6:	7d 2d       	mov	r23, r13
    cbf8:	8e 2d       	mov	r24, r14
    cbfa:	9f 2d       	mov	r25, r15
    cbfc:	ab 88       	ldd	r10, Y+19	; 0x13
    cbfe:	bc 88       	ldd	r11, Y+20	; 0x14
    cc00:	cd 88       	ldd	r12, Y+21	; 0x15
    cc02:	de 88       	ldd	r13, Y+22	; 0x16
    cc04:	ef 88       	ldd	r14, Y+23	; 0x17
    cc06:	f8 8c       	ldd	r15, Y+24	; 0x18
    cc08:	09 8d       	ldd	r16, Y+25	; 0x19
    cc0a:	1a 8d       	ldd	r17, Y+26	; 0x1a
    cc0c:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    cc10:	82 2e       	mov	r8, r18
    cc12:	93 2e       	mov	r9, r19
    cc14:	a4 2e       	mov	r10, r20
    cc16:	b5 2e       	mov	r11, r21
    cc18:	c6 2e       	mov	r12, r22
    cc1a:	d7 2e       	mov	r13, r23
    cc1c:	e8 2e       	mov	r14, r24
    cc1e:	f9 2e       	mov	r15, r25
    cc20:	28 2d       	mov	r18, r8
    cc22:	39 2d       	mov	r19, r9
    cc24:	4a 2d       	mov	r20, r10
    cc26:	5b 2d       	mov	r21, r11
    cc28:	6c 2d       	mov	r22, r12
    cc2a:	7d 2d       	mov	r23, r13
    cc2c:	8e 2d       	mov	r24, r14
    cc2e:	9f 2d       	mov	r25, r15
    cc30:	02 e0       	ldi	r16, 0x02	; 2
    cc32:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    cc36:	2b 8f       	std	Y+27, r18	; 0x1b
    cc38:	3c 8f       	std	Y+28, r19	; 0x1c
    cc3a:	4d 8f       	std	Y+29, r20	; 0x1d
    cc3c:	5e 8f       	std	Y+30, r21	; 0x1e
    cc3e:	6f 8f       	std	Y+31, r22	; 0x1f
    cc40:	78 a3       	std	Y+32, r23	; 0x20
    cc42:	89 a3       	std	Y+33, r24	; 0x21
    cc44:	9a a3       	std	Y+34, r25	; 0x22
    cc46:	28 2d       	mov	r18, r8
    cc48:	39 2d       	mov	r19, r9
    cc4a:	4a 2d       	mov	r20, r10
    cc4c:	5b 2d       	mov	r21, r11
    cc4e:	6c 2d       	mov	r22, r12
    cc50:	7d 2d       	mov	r23, r13
    cc52:	8e 2d       	mov	r24, r14
    cc54:	9f 2d       	mov	r25, r15
    cc56:	ab 8c       	ldd	r10, Y+27	; 0x1b
    cc58:	bc 8c       	ldd	r11, Y+28	; 0x1c
    cc5a:	cd 8c       	ldd	r12, Y+29	; 0x1d
    cc5c:	de 8c       	ldd	r13, Y+30	; 0x1e
    cc5e:	ef 8c       	ldd	r14, Y+31	; 0x1f
    cc60:	f8 a0       	ldd	r15, Y+32	; 0x20
    cc62:	09 a1       	ldd	r16, Y+33	; 0x21
    cc64:	1a a1       	ldd	r17, Y+34	; 0x22
    cc66:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    cc6a:	22 2e       	mov	r2, r18
    cc6c:	33 2e       	mov	r3, r19
    cc6e:	44 2e       	mov	r4, r20
    cc70:	55 2e       	mov	r5, r21
    cc72:	66 2e       	mov	r6, r22
    cc74:	77 2e       	mov	r7, r23
    cc76:	88 2e       	mov	r8, r24
    cc78:	99 2e       	mov	r9, r25
    cc7a:	0f 2e       	mov	r0, r31
    cc7c:	f6 e0       	ldi	r31, 0x06	; 6
    cc7e:	af 2e       	mov	r10, r31
    cc80:	f0 2d       	mov	r31, r0
    cc82:	b1 2c       	mov	r11, r1
    cc84:	c1 2c       	mov	r12, r1
    cc86:	d1 2c       	mov	r13, r1
    cc88:	e1 2c       	mov	r14, r1
    cc8a:	f1 2c       	mov	r15, r1
    cc8c:	00 e0       	ldi	r16, 0x00	; 0
    cc8e:	10 e0       	ldi	r17, 0x00	; 0
    cc90:	22 2d       	mov	r18, r2
    cc92:	33 2d       	mov	r19, r3
    cc94:	44 2d       	mov	r20, r4
    cc96:	55 2d       	mov	r21, r5
    cc98:	66 2d       	mov	r22, r6
    cc9a:	77 2d       	mov	r23, r7
    cc9c:	88 2d       	mov	r24, r8
    cc9e:	99 2d       	mov	r25, r9
    cca0:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    cca4:	22 2e       	mov	r2, r18
    cca6:	33 2e       	mov	r3, r19
    cca8:	44 2e       	mov	r4, r20
    ccaa:	55 2e       	mov	r5, r21
    ccac:	66 2e       	mov	r6, r22
    ccae:	77 2e       	mov	r7, r23
    ccb0:	88 2e       	mov	r8, r24
    ccb2:	99 2e       	mov	r9, r25
    ccb4:	a2 2c       	mov	r10, r2
    ccb6:	b3 2c       	mov	r11, r3
    ccb8:	c4 2c       	mov	r12, r4
    ccba:	d5 2c       	mov	r13, r5
    ccbc:	e6 2c       	mov	r14, r6
    ccbe:	f7 2c       	mov	r15, r7
    ccc0:	08 2d       	mov	r16, r8
    ccc2:	19 2d       	mov	r17, r9
    ccc4:	2a 2d       	mov	r18, r10
    ccc6:	3b 2d       	mov	r19, r11
    ccc8:	4c 2d       	mov	r20, r12
    ccca:	5d 2d       	mov	r21, r13
    cccc:	6e 2d       	mov	r22, r14
    ccce:	7f 2d       	mov	r23, r15
    ccd0:	80 2f       	mov	r24, r16
    ccd2:	91 2f       	mov	r25, r17
    ccd4:	21 5c       	subi	r18, 0xC1	; 193
    ccd6:	3d 4b       	sbci	r19, 0xBD	; 189
    ccd8:	40 4f       	sbci	r20, 0xF0	; 240
    ccda:	5f 4f       	sbci	r21, 0xFF	; 255
    ccdc:	6f 4f       	sbci	r22, 0xFF	; 255
    ccde:	7f 4f       	sbci	r23, 0xFF	; 255
    cce0:	8f 4f       	sbci	r24, 0xFF	; 255
    cce2:	9f 4f       	sbci	r25, 0xFF	; 255
    cce4:	a2 2e       	mov	r10, r18
    cce6:	b3 2e       	mov	r11, r19
    cce8:	c4 2e       	mov	r12, r20
    ccea:	d5 2e       	mov	r13, r21
    ccec:	e6 2e       	mov	r14, r22
    ccee:	f7 2e       	mov	r15, r23
    ccf0:	08 2f       	mov	r16, r24
    ccf2:	19 2f       	mov	r17, r25
    ccf4:	2a 2d       	mov	r18, r10
    ccf6:	3b 2d       	mov	r19, r11
    ccf8:	4c 2d       	mov	r20, r12
    ccfa:	5d 2d       	mov	r21, r13
    ccfc:	6e 2d       	mov	r22, r14
    ccfe:	7f 2d       	mov	r23, r15
    cd00:	80 2f       	mov	r24, r16
    cd02:	91 2f       	mov	r25, r17
    cd04:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    cd08:	dc 01       	movw	r26, r24
    cd0a:	cb 01       	movw	r24, r22
    cd0c:	20 e0       	ldi	r18, 0x00	; 0
    cd0e:	34 e2       	ldi	r19, 0x24	; 36
    cd10:	44 e7       	ldi	r20, 0x74	; 116
    cd12:	59 e4       	ldi	r21, 0x49	; 73
    cd14:	bc 01       	movw	r22, r24
    cd16:	cd 01       	movw	r24, r26
    cd18:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    cd1c:	dc 01       	movw	r26, r24
    cd1e:	cb 01       	movw	r24, r22
    cd20:	bc 01       	movw	r22, r24
    cd22:	cd 01       	movw	r24, r26
    cd24:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    cd28:	a2 2e       	mov	r10, r18
    cd2a:	b3 2e       	mov	r11, r19
    cd2c:	c4 2e       	mov	r12, r20
    cd2e:	d5 2e       	mov	r13, r21
    cd30:	e6 2e       	mov	r14, r22
    cd32:	f7 2e       	mov	r15, r23
    cd34:	08 2f       	mov	r16, r24
    cd36:	19 2f       	mov	r17, r25
    cd38:	d6 01       	movw	r26, r12
    cd3a:	c5 01       	movw	r24, r10
    cd3c:	bc 01       	movw	r22, r24
    cd3e:	cd 01       	movw	r24, r26
    cd40:	74 db       	rcall	.-2328   	; 0xc42a <__portable_avr_delay_cycles>
    cd42:	89 81       	ldd	r24, Y+1	; 0x01
    cd44:	81 50       	subi	r24, 0x01	; 1
    cd46:	89 83       	std	Y+1, r24	; 0x01
    cd48:	89 81       	ldd	r24, Y+1	; 0x01
    cd4a:	88 23       	and	r24, r24
    cd4c:	a1 f4       	brne	.+40     	; 0xcd76 <twi2_waitUntilReady+0x3c8>
    cd4e:	8a 81       	ldd	r24, Y+2	; 0x02
    cd50:	89 83       	std	Y+1, r24	; 0x01
    cd52:	0e 94 10 ff 	call	0x1fe20	; 0x1fe20 <tcc1_get_time>
    cd56:	9b 01       	movw	r18, r22
    cd58:	ac 01       	movw	r20, r24
    cd5a:	8b 81       	ldd	r24, Y+3	; 0x03
    cd5c:	9c 81       	ldd	r25, Y+4	; 0x04
    cd5e:	ad 81       	ldd	r26, Y+5	; 0x05
    cd60:	be 81       	ldd	r27, Y+6	; 0x06
    cd62:	28 17       	cp	r18, r24
    cd64:	39 07       	cpc	r19, r25
    cd66:	4a 07       	cpc	r20, r26
    cd68:	5b 07       	cpc	r21, r27
    cd6a:	28 f0       	brcs	.+10     	; 0xcd76 <twi2_waitUntilReady+0x3c8>
    cd6c:	81 e0       	ldi	r24, 0x01	; 1
    cd6e:	80 93 56 22 	sts	0x2256, r24	; 0x802256 <s_LCD_offline.8333>
    cd72:	80 e0       	ldi	r24, 0x00	; 0
    cd74:	0d c0       	rjmp	.+26     	; 0xcd90 <twi2_waitUntilReady+0x3e2>
    cd76:	8f 81       	ldd	r24, Y+7	; 0x07
    cd78:	88 23       	and	r24, r24
    cd7a:	09 f0       	breq	.+2      	; 0xcd7e <twi2_waitUntilReady+0x3d0>
    cd7c:	69 ce       	rjmp	.-814    	; 0xca50 <twi2_waitUntilReady+0xa2>
    cd7e:	88 85       	ldd	r24, Y+8	; 0x08
    cd80:	88 23       	and	r24, r24
    cd82:	09 f4       	brne	.+2      	; 0xcd86 <twi2_waitUntilReady+0x3d8>
    cd84:	65 ce       	rjmp	.-822    	; 0xca50 <twi2_waitUntilReady+0xa2>
    cd86:	89 85       	ldd	r24, Y+9	; 0x09
    cd88:	88 23       	and	r24, r24
    cd8a:	09 f0       	breq	.+2      	; 0xcd8e <twi2_waitUntilReady+0x3e0>
    cd8c:	61 ce       	rjmp	.-830    	; 0xca50 <twi2_waitUntilReady+0xa2>
    cd8e:	81 e0       	ldi	r24, 0x01	; 1
    cd90:	a2 96       	adiw	r28, 0x22	; 34
    cd92:	cd bf       	out	0x3d, r28	; 61
    cd94:	de bf       	out	0x3e, r29	; 62
    cd96:	df 91       	pop	r29
    cd98:	cf 91       	pop	r28
    cd9a:	1f 91       	pop	r17
    cd9c:	0f 91       	pop	r16
    cd9e:	ff 90       	pop	r15
    cda0:	ef 90       	pop	r14
    cda2:	df 90       	pop	r13
    cda4:	cf 90       	pop	r12
    cda6:	bf 90       	pop	r11
    cda8:	af 90       	pop	r10
    cdaa:	9f 90       	pop	r9
    cdac:	8f 90       	pop	r8
    cdae:	7f 90       	pop	r7
    cdb0:	6f 90       	pop	r6
    cdb2:	5f 90       	pop	r5
    cdb4:	4f 90       	pop	r4
    cdb6:	3f 90       	pop	r3
    cdb8:	2f 90       	pop	r2
    cdba:	08 95       	ret

0000cdbc <twi2_set_leds>:
    cdbc:	2f 92       	push	r2
    cdbe:	3f 92       	push	r3
    cdc0:	4f 92       	push	r4
    cdc2:	5f 92       	push	r5
    cdc4:	6f 92       	push	r6
    cdc6:	7f 92       	push	r7
    cdc8:	8f 92       	push	r8
    cdca:	9f 92       	push	r9
    cdcc:	af 92       	push	r10
    cdce:	bf 92       	push	r11
    cdd0:	cf 92       	push	r12
    cdd2:	df 92       	push	r13
    cdd4:	ef 92       	push	r14
    cdd6:	ff 92       	push	r15
    cdd8:	0f 93       	push	r16
    cdda:	1f 93       	push	r17
    cddc:	cf 93       	push	r28
    cdde:	df 93       	push	r29
    cde0:	1f 92       	push	r1
    cde2:	cd b7       	in	r28, 0x3d	; 61
    cde4:	de b7       	in	r29, 0x3e	; 62
    cde6:	89 83       	std	Y+1, r24	; 0x01
    cde8:	80 e0       	ldi	r24, 0x00	; 0
    cdea:	e1 dd       	rcall	.-1086   	; 0xc9ae <twi2_waitUntilReady>
    cdec:	88 23       	and	r24, r24
    cdee:	09 f4       	brne	.+2      	; 0xcdf2 <twi2_set_leds+0x36>
    cdf0:	7e c0       	rjmp	.+252    	; 0xceee <twi2_set_leds+0x132>
    cdf2:	80 e7       	ldi	r24, 0x70	; 112
    cdf4:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    cdf8:	89 81       	ldd	r24, Y+1	; 0x01
    cdfa:	83 70       	andi	r24, 0x03	; 3
    cdfc:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
    ce00:	81 e0       	ldi	r24, 0x01	; 1
    ce02:	90 e0       	ldi	r25, 0x00	; 0
    ce04:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    ce08:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ce0c:	6e e2       	ldi	r22, 0x2E	; 46
    ce0e:	70 e2       	ldi	r23, 0x20	; 32
    ce10:	80 e8       	ldi	r24, 0x80	; 128
    ce12:	94 e0       	ldi	r25, 0x04	; 4
    ce14:	2d db       	rcall	.-2470   	; 0xc470 <twi_master_write>
    ce16:	c9 d9       	rcall	.-3182   	; 0xc1aa <sysclk_get_cpu_hz>
    ce18:	dc 01       	movw	r26, r24
    ce1a:	cb 01       	movw	r24, r22
    ce1c:	1c 01       	movw	r2, r24
    ce1e:	2d 01       	movw	r4, r26
    ce20:	61 2c       	mov	r6, r1
    ce22:	71 2c       	mov	r7, r1
    ce24:	43 01       	movw	r8, r6
    ce26:	0f 2e       	mov	r0, r31
    ce28:	f6 e0       	ldi	r31, 0x06	; 6
    ce2a:	af 2e       	mov	r10, r31
    ce2c:	f0 2d       	mov	r31, r0
    ce2e:	b1 2c       	mov	r11, r1
    ce30:	c1 2c       	mov	r12, r1
    ce32:	d1 2c       	mov	r13, r1
    ce34:	e1 2c       	mov	r14, r1
    ce36:	f1 2c       	mov	r15, r1
    ce38:	00 e0       	ldi	r16, 0x00	; 0
    ce3a:	10 e0       	ldi	r17, 0x00	; 0
    ce3c:	22 2d       	mov	r18, r2
    ce3e:	33 2d       	mov	r19, r3
    ce40:	44 2d       	mov	r20, r4
    ce42:	55 2d       	mov	r21, r5
    ce44:	66 2d       	mov	r22, r6
    ce46:	77 2d       	mov	r23, r7
    ce48:	88 2d       	mov	r24, r8
    ce4a:	99 2d       	mov	r25, r9
    ce4c:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    ce50:	22 2e       	mov	r2, r18
    ce52:	33 2e       	mov	r3, r19
    ce54:	44 2e       	mov	r4, r20
    ce56:	55 2e       	mov	r5, r21
    ce58:	66 2e       	mov	r6, r22
    ce5a:	77 2e       	mov	r7, r23
    ce5c:	88 2e       	mov	r8, r24
    ce5e:	99 2e       	mov	r9, r25
    ce60:	a2 2c       	mov	r10, r2
    ce62:	b3 2c       	mov	r11, r3
    ce64:	c4 2c       	mov	r12, r4
    ce66:	d5 2c       	mov	r13, r5
    ce68:	e6 2c       	mov	r14, r6
    ce6a:	f7 2c       	mov	r15, r7
    ce6c:	08 2d       	mov	r16, r8
    ce6e:	19 2d       	mov	r17, r9
    ce70:	2a 2d       	mov	r18, r10
    ce72:	3b 2d       	mov	r19, r11
    ce74:	4c 2d       	mov	r20, r12
    ce76:	5d 2d       	mov	r21, r13
    ce78:	6e 2d       	mov	r22, r14
    ce7a:	7f 2d       	mov	r23, r15
    ce7c:	80 2f       	mov	r24, r16
    ce7e:	91 2f       	mov	r25, r17
    ce80:	21 5c       	subi	r18, 0xC1	; 193
    ce82:	3d 4b       	sbci	r19, 0xBD	; 189
    ce84:	40 4f       	sbci	r20, 0xF0	; 240
    ce86:	5f 4f       	sbci	r21, 0xFF	; 255
    ce88:	6f 4f       	sbci	r22, 0xFF	; 255
    ce8a:	7f 4f       	sbci	r23, 0xFF	; 255
    ce8c:	8f 4f       	sbci	r24, 0xFF	; 255
    ce8e:	9f 4f       	sbci	r25, 0xFF	; 255
    ce90:	a2 2e       	mov	r10, r18
    ce92:	b3 2e       	mov	r11, r19
    ce94:	c4 2e       	mov	r12, r20
    ce96:	d5 2e       	mov	r13, r21
    ce98:	e6 2e       	mov	r14, r22
    ce9a:	f7 2e       	mov	r15, r23
    ce9c:	08 2f       	mov	r16, r24
    ce9e:	19 2f       	mov	r17, r25
    cea0:	2a 2d       	mov	r18, r10
    cea2:	3b 2d       	mov	r19, r11
    cea4:	4c 2d       	mov	r20, r12
    cea6:	5d 2d       	mov	r21, r13
    cea8:	6e 2d       	mov	r22, r14
    ceaa:	7f 2d       	mov	r23, r15
    ceac:	80 2f       	mov	r24, r16
    ceae:	91 2f       	mov	r25, r17
    ceb0:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    ceb4:	dc 01       	movw	r26, r24
    ceb6:	cb 01       	movw	r24, r22
    ceb8:	20 e0       	ldi	r18, 0x00	; 0
    ceba:	34 e2       	ldi	r19, 0x24	; 36
    cebc:	44 e7       	ldi	r20, 0x74	; 116
    cebe:	59 e4       	ldi	r21, 0x49	; 73
    cec0:	bc 01       	movw	r22, r24
    cec2:	cd 01       	movw	r24, r26
    cec4:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    cec8:	dc 01       	movw	r26, r24
    ceca:	cb 01       	movw	r24, r22
    cecc:	bc 01       	movw	r22, r24
    cece:	cd 01       	movw	r24, r26
    ced0:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    ced4:	a2 2e       	mov	r10, r18
    ced6:	b3 2e       	mov	r11, r19
    ced8:	c4 2e       	mov	r12, r20
    ceda:	d5 2e       	mov	r13, r21
    cedc:	e6 2e       	mov	r14, r22
    cede:	f7 2e       	mov	r15, r23
    cee0:	08 2f       	mov	r16, r24
    cee2:	19 2f       	mov	r17, r25
    cee4:	d6 01       	movw	r26, r12
    cee6:	c5 01       	movw	r24, r10
    cee8:	bc 01       	movw	r22, r24
    ceea:	cd 01       	movw	r24, r26
    ceec:	9e da       	rcall	.-2756   	; 0xc42a <__portable_avr_delay_cycles>
    ceee:	00 00       	nop
    cef0:	0f 90       	pop	r0
    cef2:	df 91       	pop	r29
    cef4:	cf 91       	pop	r28
    cef6:	1f 91       	pop	r17
    cef8:	0f 91       	pop	r16
    cefa:	ff 90       	pop	r15
    cefc:	ef 90       	pop	r14
    cefe:	df 90       	pop	r13
    cf00:	cf 90       	pop	r12
    cf02:	bf 90       	pop	r11
    cf04:	af 90       	pop	r10
    cf06:	9f 90       	pop	r9
    cf08:	8f 90       	pop	r8
    cf0a:	7f 90       	pop	r7
    cf0c:	6f 90       	pop	r6
    cf0e:	5f 90       	pop	r5
    cf10:	4f 90       	pop	r4
    cf12:	3f 90       	pop	r3
    cf14:	2f 90       	pop	r2
    cf16:	08 95       	ret

0000cf18 <twi2_set_ledbl>:
    cf18:	2f 92       	push	r2
    cf1a:	3f 92       	push	r3
    cf1c:	4f 92       	push	r4
    cf1e:	5f 92       	push	r5
    cf20:	6f 92       	push	r6
    cf22:	7f 92       	push	r7
    cf24:	8f 92       	push	r8
    cf26:	9f 92       	push	r9
    cf28:	af 92       	push	r10
    cf2a:	bf 92       	push	r11
    cf2c:	cf 92       	push	r12
    cf2e:	df 92       	push	r13
    cf30:	ef 92       	push	r14
    cf32:	ff 92       	push	r15
    cf34:	0f 93       	push	r16
    cf36:	1f 93       	push	r17
    cf38:	cf 93       	push	r28
    cf3a:	df 93       	push	r29
    cf3c:	1f 92       	push	r1
    cf3e:	1f 92       	push	r1
    cf40:	cd b7       	in	r28, 0x3d	; 61
    cf42:	de b7       	in	r29, 0x3e	; 62
    cf44:	89 83       	std	Y+1, r24	; 0x01
    cf46:	6a 83       	std	Y+2, r22	; 0x02
    cf48:	80 e0       	ldi	r24, 0x00	; 0
    cf4a:	31 dd       	rcall	.-1438   	; 0xc9ae <twi2_waitUntilReady>
    cf4c:	88 23       	and	r24, r24
    cf4e:	09 f4       	brne	.+2      	; 0xcf52 <twi2_set_ledbl+0x3a>
    cf50:	80 c0       	rjmp	.+256    	; 0xd052 <twi2_set_ledbl+0x13a>
    cf52:	84 e7       	ldi	r24, 0x74	; 116
    cf54:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    cf58:	89 81       	ldd	r24, Y+1	; 0x01
    cf5a:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
    cf5e:	8a 81       	ldd	r24, Y+2	; 0x02
    cf60:	80 93 42 2b 	sts	0x2B42, r24	; 0x802b42 <g_twi2_m_data+0x1>
    cf64:	82 e0       	ldi	r24, 0x02	; 2
    cf66:	90 e0       	ldi	r25, 0x00	; 0
    cf68:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    cf6c:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    cf70:	6e e2       	ldi	r22, 0x2E	; 46
    cf72:	70 e2       	ldi	r23, 0x20	; 32
    cf74:	80 e8       	ldi	r24, 0x80	; 128
    cf76:	94 e0       	ldi	r25, 0x04	; 4
    cf78:	7b da       	rcall	.-2826   	; 0xc470 <twi_master_write>
    cf7a:	17 d9       	rcall	.-3538   	; 0xc1aa <sysclk_get_cpu_hz>
    cf7c:	dc 01       	movw	r26, r24
    cf7e:	cb 01       	movw	r24, r22
    cf80:	1c 01       	movw	r2, r24
    cf82:	2d 01       	movw	r4, r26
    cf84:	61 2c       	mov	r6, r1
    cf86:	71 2c       	mov	r7, r1
    cf88:	43 01       	movw	r8, r6
    cf8a:	0f 2e       	mov	r0, r31
    cf8c:	f6 e0       	ldi	r31, 0x06	; 6
    cf8e:	af 2e       	mov	r10, r31
    cf90:	f0 2d       	mov	r31, r0
    cf92:	b1 2c       	mov	r11, r1
    cf94:	c1 2c       	mov	r12, r1
    cf96:	d1 2c       	mov	r13, r1
    cf98:	e1 2c       	mov	r14, r1
    cf9a:	f1 2c       	mov	r15, r1
    cf9c:	00 e0       	ldi	r16, 0x00	; 0
    cf9e:	10 e0       	ldi	r17, 0x00	; 0
    cfa0:	22 2d       	mov	r18, r2
    cfa2:	33 2d       	mov	r19, r3
    cfa4:	44 2d       	mov	r20, r4
    cfa6:	55 2d       	mov	r21, r5
    cfa8:	66 2d       	mov	r22, r6
    cfaa:	77 2d       	mov	r23, r7
    cfac:	88 2d       	mov	r24, r8
    cfae:	99 2d       	mov	r25, r9
    cfb0:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    cfb4:	22 2e       	mov	r2, r18
    cfb6:	33 2e       	mov	r3, r19
    cfb8:	44 2e       	mov	r4, r20
    cfba:	55 2e       	mov	r5, r21
    cfbc:	66 2e       	mov	r6, r22
    cfbe:	77 2e       	mov	r7, r23
    cfc0:	88 2e       	mov	r8, r24
    cfc2:	99 2e       	mov	r9, r25
    cfc4:	a2 2c       	mov	r10, r2
    cfc6:	b3 2c       	mov	r11, r3
    cfc8:	c4 2c       	mov	r12, r4
    cfca:	d5 2c       	mov	r13, r5
    cfcc:	e6 2c       	mov	r14, r6
    cfce:	f7 2c       	mov	r15, r7
    cfd0:	08 2d       	mov	r16, r8
    cfd2:	19 2d       	mov	r17, r9
    cfd4:	2a 2d       	mov	r18, r10
    cfd6:	3b 2d       	mov	r19, r11
    cfd8:	4c 2d       	mov	r20, r12
    cfda:	5d 2d       	mov	r21, r13
    cfdc:	6e 2d       	mov	r22, r14
    cfde:	7f 2d       	mov	r23, r15
    cfe0:	80 2f       	mov	r24, r16
    cfe2:	91 2f       	mov	r25, r17
    cfe4:	21 5c       	subi	r18, 0xC1	; 193
    cfe6:	3d 4b       	sbci	r19, 0xBD	; 189
    cfe8:	40 4f       	sbci	r20, 0xF0	; 240
    cfea:	5f 4f       	sbci	r21, 0xFF	; 255
    cfec:	6f 4f       	sbci	r22, 0xFF	; 255
    cfee:	7f 4f       	sbci	r23, 0xFF	; 255
    cff0:	8f 4f       	sbci	r24, 0xFF	; 255
    cff2:	9f 4f       	sbci	r25, 0xFF	; 255
    cff4:	a2 2e       	mov	r10, r18
    cff6:	b3 2e       	mov	r11, r19
    cff8:	c4 2e       	mov	r12, r20
    cffa:	d5 2e       	mov	r13, r21
    cffc:	e6 2e       	mov	r14, r22
    cffe:	f7 2e       	mov	r15, r23
    d000:	08 2f       	mov	r16, r24
    d002:	19 2f       	mov	r17, r25
    d004:	2a 2d       	mov	r18, r10
    d006:	3b 2d       	mov	r19, r11
    d008:	4c 2d       	mov	r20, r12
    d00a:	5d 2d       	mov	r21, r13
    d00c:	6e 2d       	mov	r22, r14
    d00e:	7f 2d       	mov	r23, r15
    d010:	80 2f       	mov	r24, r16
    d012:	91 2f       	mov	r25, r17
    d014:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    d018:	dc 01       	movw	r26, r24
    d01a:	cb 01       	movw	r24, r22
    d01c:	20 e0       	ldi	r18, 0x00	; 0
    d01e:	34 e2       	ldi	r19, 0x24	; 36
    d020:	44 e7       	ldi	r20, 0x74	; 116
    d022:	59 e4       	ldi	r21, 0x49	; 73
    d024:	bc 01       	movw	r22, r24
    d026:	cd 01       	movw	r24, r26
    d028:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    d02c:	dc 01       	movw	r26, r24
    d02e:	cb 01       	movw	r24, r22
    d030:	bc 01       	movw	r22, r24
    d032:	cd 01       	movw	r24, r26
    d034:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    d038:	a2 2e       	mov	r10, r18
    d03a:	b3 2e       	mov	r11, r19
    d03c:	c4 2e       	mov	r12, r20
    d03e:	d5 2e       	mov	r13, r21
    d040:	e6 2e       	mov	r14, r22
    d042:	f7 2e       	mov	r15, r23
    d044:	08 2f       	mov	r16, r24
    d046:	19 2f       	mov	r17, r25
    d048:	d6 01       	movw	r26, r12
    d04a:	c5 01       	movw	r24, r10
    d04c:	bc 01       	movw	r22, r24
    d04e:	cd 01       	movw	r24, r26
    d050:	ec d9       	rcall	.-3112   	; 0xc42a <__portable_avr_delay_cycles>
    d052:	00 00       	nop
    d054:	0f 90       	pop	r0
    d056:	0f 90       	pop	r0
    d058:	df 91       	pop	r29
    d05a:	cf 91       	pop	r28
    d05c:	1f 91       	pop	r17
    d05e:	0f 91       	pop	r16
    d060:	ff 90       	pop	r15
    d062:	ef 90       	pop	r14
    d064:	df 90       	pop	r13
    d066:	cf 90       	pop	r12
    d068:	bf 90       	pop	r11
    d06a:	af 90       	pop	r10
    d06c:	9f 90       	pop	r9
    d06e:	8f 90       	pop	r8
    d070:	7f 90       	pop	r7
    d072:	6f 90       	pop	r6
    d074:	5f 90       	pop	r5
    d076:	4f 90       	pop	r4
    d078:	3f 90       	pop	r3
    d07a:	2f 90       	pop	r2
    d07c:	08 95       	ret

0000d07e <twi2_set_bias>:
    d07e:	2f 92       	push	r2
    d080:	3f 92       	push	r3
    d082:	4f 92       	push	r4
    d084:	5f 92       	push	r5
    d086:	6f 92       	push	r6
    d088:	7f 92       	push	r7
    d08a:	8f 92       	push	r8
    d08c:	9f 92       	push	r9
    d08e:	af 92       	push	r10
    d090:	bf 92       	push	r11
    d092:	cf 92       	push	r12
    d094:	df 92       	push	r13
    d096:	ef 92       	push	r14
    d098:	ff 92       	push	r15
    d09a:	0f 93       	push	r16
    d09c:	1f 93       	push	r17
    d09e:	cf 93       	push	r28
    d0a0:	df 93       	push	r29
    d0a2:	1f 92       	push	r1
    d0a4:	cd b7       	in	r28, 0x3d	; 61
    d0a6:	de b7       	in	r29, 0x3e	; 62
    d0a8:	89 83       	std	Y+1, r24	; 0x01
    d0aa:	80 e0       	ldi	r24, 0x00	; 0
    d0ac:	80 dc       	rcall	.-1792   	; 0xc9ae <twi2_waitUntilReady>
    d0ae:	88 23       	and	r24, r24
    d0b0:	09 f4       	brne	.+2      	; 0xd0b4 <twi2_set_bias+0x36>
    d0b2:	7d c0       	rjmp	.+250    	; 0xd1ae <twi2_set_bias+0x130>
    d0b4:	85 e7       	ldi	r24, 0x75	; 117
    d0b6:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    d0ba:	89 81       	ldd	r24, Y+1	; 0x01
    d0bc:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
    d0c0:	81 e0       	ldi	r24, 0x01	; 1
    d0c2:	90 e0       	ldi	r25, 0x00	; 0
    d0c4:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    d0c8:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    d0cc:	6e e2       	ldi	r22, 0x2E	; 46
    d0ce:	70 e2       	ldi	r23, 0x20	; 32
    d0d0:	80 e8       	ldi	r24, 0x80	; 128
    d0d2:	94 e0       	ldi	r25, 0x04	; 4
    d0d4:	cd d9       	rcall	.-3174   	; 0xc470 <twi_master_write>
    d0d6:	69 d8       	rcall	.-3886   	; 0xc1aa <sysclk_get_cpu_hz>
    d0d8:	dc 01       	movw	r26, r24
    d0da:	cb 01       	movw	r24, r22
    d0dc:	1c 01       	movw	r2, r24
    d0de:	2d 01       	movw	r4, r26
    d0e0:	61 2c       	mov	r6, r1
    d0e2:	71 2c       	mov	r7, r1
    d0e4:	43 01       	movw	r8, r6
    d0e6:	0f 2e       	mov	r0, r31
    d0e8:	f6 e0       	ldi	r31, 0x06	; 6
    d0ea:	af 2e       	mov	r10, r31
    d0ec:	f0 2d       	mov	r31, r0
    d0ee:	b1 2c       	mov	r11, r1
    d0f0:	c1 2c       	mov	r12, r1
    d0f2:	d1 2c       	mov	r13, r1
    d0f4:	e1 2c       	mov	r14, r1
    d0f6:	f1 2c       	mov	r15, r1
    d0f8:	00 e0       	ldi	r16, 0x00	; 0
    d0fa:	10 e0       	ldi	r17, 0x00	; 0
    d0fc:	22 2d       	mov	r18, r2
    d0fe:	33 2d       	mov	r19, r3
    d100:	44 2d       	mov	r20, r4
    d102:	55 2d       	mov	r21, r5
    d104:	66 2d       	mov	r22, r6
    d106:	77 2d       	mov	r23, r7
    d108:	88 2d       	mov	r24, r8
    d10a:	99 2d       	mov	r25, r9
    d10c:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    d110:	22 2e       	mov	r2, r18
    d112:	33 2e       	mov	r3, r19
    d114:	44 2e       	mov	r4, r20
    d116:	55 2e       	mov	r5, r21
    d118:	66 2e       	mov	r6, r22
    d11a:	77 2e       	mov	r7, r23
    d11c:	88 2e       	mov	r8, r24
    d11e:	99 2e       	mov	r9, r25
    d120:	a2 2c       	mov	r10, r2
    d122:	b3 2c       	mov	r11, r3
    d124:	c4 2c       	mov	r12, r4
    d126:	d5 2c       	mov	r13, r5
    d128:	e6 2c       	mov	r14, r6
    d12a:	f7 2c       	mov	r15, r7
    d12c:	08 2d       	mov	r16, r8
    d12e:	19 2d       	mov	r17, r9
    d130:	2a 2d       	mov	r18, r10
    d132:	3b 2d       	mov	r19, r11
    d134:	4c 2d       	mov	r20, r12
    d136:	5d 2d       	mov	r21, r13
    d138:	6e 2d       	mov	r22, r14
    d13a:	7f 2d       	mov	r23, r15
    d13c:	80 2f       	mov	r24, r16
    d13e:	91 2f       	mov	r25, r17
    d140:	21 5c       	subi	r18, 0xC1	; 193
    d142:	3d 4b       	sbci	r19, 0xBD	; 189
    d144:	40 4f       	sbci	r20, 0xF0	; 240
    d146:	5f 4f       	sbci	r21, 0xFF	; 255
    d148:	6f 4f       	sbci	r22, 0xFF	; 255
    d14a:	7f 4f       	sbci	r23, 0xFF	; 255
    d14c:	8f 4f       	sbci	r24, 0xFF	; 255
    d14e:	9f 4f       	sbci	r25, 0xFF	; 255
    d150:	a2 2e       	mov	r10, r18
    d152:	b3 2e       	mov	r11, r19
    d154:	c4 2e       	mov	r12, r20
    d156:	d5 2e       	mov	r13, r21
    d158:	e6 2e       	mov	r14, r22
    d15a:	f7 2e       	mov	r15, r23
    d15c:	08 2f       	mov	r16, r24
    d15e:	19 2f       	mov	r17, r25
    d160:	2a 2d       	mov	r18, r10
    d162:	3b 2d       	mov	r19, r11
    d164:	4c 2d       	mov	r20, r12
    d166:	5d 2d       	mov	r21, r13
    d168:	6e 2d       	mov	r22, r14
    d16a:	7f 2d       	mov	r23, r15
    d16c:	80 2f       	mov	r24, r16
    d16e:	91 2f       	mov	r25, r17
    d170:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    d174:	dc 01       	movw	r26, r24
    d176:	cb 01       	movw	r24, r22
    d178:	20 e0       	ldi	r18, 0x00	; 0
    d17a:	34 e2       	ldi	r19, 0x24	; 36
    d17c:	44 e7       	ldi	r20, 0x74	; 116
    d17e:	59 e4       	ldi	r21, 0x49	; 73
    d180:	bc 01       	movw	r22, r24
    d182:	cd 01       	movw	r24, r26
    d184:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    d188:	dc 01       	movw	r26, r24
    d18a:	cb 01       	movw	r24, r22
    d18c:	bc 01       	movw	r22, r24
    d18e:	cd 01       	movw	r24, r26
    d190:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    d194:	a2 2e       	mov	r10, r18
    d196:	b3 2e       	mov	r11, r19
    d198:	c4 2e       	mov	r12, r20
    d19a:	d5 2e       	mov	r13, r21
    d19c:	e6 2e       	mov	r14, r22
    d19e:	f7 2e       	mov	r15, r23
    d1a0:	08 2f       	mov	r16, r24
    d1a2:	19 2f       	mov	r17, r25
    d1a4:	d6 01       	movw	r26, r12
    d1a6:	c5 01       	movw	r24, r10
    d1a8:	bc 01       	movw	r22, r24
    d1aa:	cd 01       	movw	r24, r26
    d1ac:	3e d9       	rcall	.-3460   	; 0xc42a <__portable_avr_delay_cycles>
    d1ae:	00 00       	nop
    d1b0:	0f 90       	pop	r0
    d1b2:	df 91       	pop	r29
    d1b4:	cf 91       	pop	r28
    d1b6:	1f 91       	pop	r17
    d1b8:	0f 91       	pop	r16
    d1ba:	ff 90       	pop	r15
    d1bc:	ef 90       	pop	r14
    d1be:	df 90       	pop	r13
    d1c0:	cf 90       	pop	r12
    d1c2:	bf 90       	pop	r11
    d1c4:	af 90       	pop	r10
    d1c6:	9f 90       	pop	r9
    d1c8:	8f 90       	pop	r8
    d1ca:	7f 90       	pop	r7
    d1cc:	6f 90       	pop	r6
    d1ce:	5f 90       	pop	r5
    d1d0:	4f 90       	pop	r4
    d1d2:	3f 90       	pop	r3
    d1d4:	2f 90       	pop	r2
    d1d6:	08 95       	ret

0000d1d8 <twi2_set_beep>:
    d1d8:	2f 92       	push	r2
    d1da:	3f 92       	push	r3
    d1dc:	4f 92       	push	r4
    d1de:	5f 92       	push	r5
    d1e0:	6f 92       	push	r6
    d1e2:	7f 92       	push	r7
    d1e4:	8f 92       	push	r8
    d1e6:	9f 92       	push	r9
    d1e8:	af 92       	push	r10
    d1ea:	bf 92       	push	r11
    d1ec:	cf 92       	push	r12
    d1ee:	df 92       	push	r13
    d1f0:	ef 92       	push	r14
    d1f2:	ff 92       	push	r15
    d1f4:	0f 93       	push	r16
    d1f6:	1f 93       	push	r17
    d1f8:	cf 93       	push	r28
    d1fa:	df 93       	push	r29
    d1fc:	1f 92       	push	r1
    d1fe:	1f 92       	push	r1
    d200:	cd b7       	in	r28, 0x3d	; 61
    d202:	de b7       	in	r29, 0x3e	; 62
    d204:	89 83       	std	Y+1, r24	; 0x01
    d206:	6a 83       	std	Y+2, r22	; 0x02
    d208:	80 e0       	ldi	r24, 0x00	; 0
    d20a:	d1 db       	rcall	.-2142   	; 0xc9ae <twi2_waitUntilReady>
    d20c:	88 23       	and	r24, r24
    d20e:	09 f4       	brne	.+2      	; 0xd212 <twi2_set_beep+0x3a>
    d210:	81 c0       	rjmp	.+258    	; 0xd314 <twi2_set_beep+0x13c>
    d212:	81 e7       	ldi	r24, 0x71	; 113
    d214:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    d218:	8a 81       	ldd	r24, Y+2	; 0x02
    d21a:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
    d21e:	89 81       	ldd	r24, Y+1	; 0x01
    d220:	80 93 42 2b 	sts	0x2B42, r24	; 0x802b42 <g_twi2_m_data+0x1>
    d224:	82 e0       	ldi	r24, 0x02	; 2
    d226:	90 e0       	ldi	r25, 0x00	; 0
    d228:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    d22c:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    d230:	6e e2       	ldi	r22, 0x2E	; 46
    d232:	70 e2       	ldi	r23, 0x20	; 32
    d234:	80 e8       	ldi	r24, 0x80	; 128
    d236:	94 e0       	ldi	r25, 0x04	; 4
    d238:	1b d9       	rcall	.-3530   	; 0xc470 <twi_master_write>
    d23a:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    d23e:	dc 01       	movw	r26, r24
    d240:	cb 01       	movw	r24, r22
    d242:	1c 01       	movw	r2, r24
    d244:	2d 01       	movw	r4, r26
    d246:	61 2c       	mov	r6, r1
    d248:	71 2c       	mov	r7, r1
    d24a:	43 01       	movw	r8, r6
    d24c:	0f 2e       	mov	r0, r31
    d24e:	f6 e0       	ldi	r31, 0x06	; 6
    d250:	af 2e       	mov	r10, r31
    d252:	f0 2d       	mov	r31, r0
    d254:	b1 2c       	mov	r11, r1
    d256:	c1 2c       	mov	r12, r1
    d258:	d1 2c       	mov	r13, r1
    d25a:	e1 2c       	mov	r14, r1
    d25c:	f1 2c       	mov	r15, r1
    d25e:	00 e0       	ldi	r16, 0x00	; 0
    d260:	10 e0       	ldi	r17, 0x00	; 0
    d262:	22 2d       	mov	r18, r2
    d264:	33 2d       	mov	r19, r3
    d266:	44 2d       	mov	r20, r4
    d268:	55 2d       	mov	r21, r5
    d26a:	66 2d       	mov	r22, r6
    d26c:	77 2d       	mov	r23, r7
    d26e:	88 2d       	mov	r24, r8
    d270:	99 2d       	mov	r25, r9
    d272:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    d276:	22 2e       	mov	r2, r18
    d278:	33 2e       	mov	r3, r19
    d27a:	44 2e       	mov	r4, r20
    d27c:	55 2e       	mov	r5, r21
    d27e:	66 2e       	mov	r6, r22
    d280:	77 2e       	mov	r7, r23
    d282:	88 2e       	mov	r8, r24
    d284:	99 2e       	mov	r9, r25
    d286:	a2 2c       	mov	r10, r2
    d288:	b3 2c       	mov	r11, r3
    d28a:	c4 2c       	mov	r12, r4
    d28c:	d5 2c       	mov	r13, r5
    d28e:	e6 2c       	mov	r14, r6
    d290:	f7 2c       	mov	r15, r7
    d292:	08 2d       	mov	r16, r8
    d294:	19 2d       	mov	r17, r9
    d296:	2a 2d       	mov	r18, r10
    d298:	3b 2d       	mov	r19, r11
    d29a:	4c 2d       	mov	r20, r12
    d29c:	5d 2d       	mov	r21, r13
    d29e:	6e 2d       	mov	r22, r14
    d2a0:	7f 2d       	mov	r23, r15
    d2a2:	80 2f       	mov	r24, r16
    d2a4:	91 2f       	mov	r25, r17
    d2a6:	21 5c       	subi	r18, 0xC1	; 193
    d2a8:	3d 4b       	sbci	r19, 0xBD	; 189
    d2aa:	40 4f       	sbci	r20, 0xF0	; 240
    d2ac:	5f 4f       	sbci	r21, 0xFF	; 255
    d2ae:	6f 4f       	sbci	r22, 0xFF	; 255
    d2b0:	7f 4f       	sbci	r23, 0xFF	; 255
    d2b2:	8f 4f       	sbci	r24, 0xFF	; 255
    d2b4:	9f 4f       	sbci	r25, 0xFF	; 255
    d2b6:	a2 2e       	mov	r10, r18
    d2b8:	b3 2e       	mov	r11, r19
    d2ba:	c4 2e       	mov	r12, r20
    d2bc:	d5 2e       	mov	r13, r21
    d2be:	e6 2e       	mov	r14, r22
    d2c0:	f7 2e       	mov	r15, r23
    d2c2:	08 2f       	mov	r16, r24
    d2c4:	19 2f       	mov	r17, r25
    d2c6:	2a 2d       	mov	r18, r10
    d2c8:	3b 2d       	mov	r19, r11
    d2ca:	4c 2d       	mov	r20, r12
    d2cc:	5d 2d       	mov	r21, r13
    d2ce:	6e 2d       	mov	r22, r14
    d2d0:	7f 2d       	mov	r23, r15
    d2d2:	80 2f       	mov	r24, r16
    d2d4:	91 2f       	mov	r25, r17
    d2d6:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    d2da:	dc 01       	movw	r26, r24
    d2dc:	cb 01       	movw	r24, r22
    d2de:	20 e0       	ldi	r18, 0x00	; 0
    d2e0:	34 e2       	ldi	r19, 0x24	; 36
    d2e2:	44 e7       	ldi	r20, 0x74	; 116
    d2e4:	59 e4       	ldi	r21, 0x49	; 73
    d2e6:	bc 01       	movw	r22, r24
    d2e8:	cd 01       	movw	r24, r26
    d2ea:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    d2ee:	dc 01       	movw	r26, r24
    d2f0:	cb 01       	movw	r24, r22
    d2f2:	bc 01       	movw	r22, r24
    d2f4:	cd 01       	movw	r24, r26
    d2f6:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    d2fa:	a2 2e       	mov	r10, r18
    d2fc:	b3 2e       	mov	r11, r19
    d2fe:	c4 2e       	mov	r12, r20
    d300:	d5 2e       	mov	r13, r21
    d302:	e6 2e       	mov	r14, r22
    d304:	f7 2e       	mov	r15, r23
    d306:	08 2f       	mov	r16, r24
    d308:	19 2f       	mov	r17, r25
    d30a:	d6 01       	movw	r26, r12
    d30c:	c5 01       	movw	r24, r10
    d30e:	bc 01       	movw	r22, r24
    d310:	cd 01       	movw	r24, r26
    d312:	8b d8       	rcall	.-3818   	; 0xc42a <__portable_avr_delay_cycles>
    d314:	00 00       	nop
    d316:	0f 90       	pop	r0
    d318:	0f 90       	pop	r0
    d31a:	df 91       	pop	r29
    d31c:	cf 91       	pop	r28
    d31e:	1f 91       	pop	r17
    d320:	0f 91       	pop	r16
    d322:	ff 90       	pop	r15
    d324:	ef 90       	pop	r14
    d326:	df 90       	pop	r13
    d328:	cf 90       	pop	r12
    d32a:	bf 90       	pop	r11
    d32c:	af 90       	pop	r10
    d32e:	9f 90       	pop	r9
    d330:	8f 90       	pop	r8
    d332:	7f 90       	pop	r7
    d334:	6f 90       	pop	r6
    d336:	5f 90       	pop	r5
    d338:	4f 90       	pop	r4
    d33a:	3f 90       	pop	r3
    d33c:	2f 90       	pop	r2
    d33e:	08 95       	ret

0000d340 <init_twi1_hygro>:
    d340:	2f 92       	push	r2
    d342:	3f 92       	push	r3
    d344:	4f 92       	push	r4
    d346:	5f 92       	push	r5
    d348:	6f 92       	push	r6
    d34a:	7f 92       	push	r7
    d34c:	8f 92       	push	r8
    d34e:	9f 92       	push	r9
    d350:	af 92       	push	r10
    d352:	bf 92       	push	r11
    d354:	cf 92       	push	r12
    d356:	df 92       	push	r13
    d358:	ef 92       	push	r14
    d35a:	ff 92       	push	r15
    d35c:	0f 93       	push	r16
    d35e:	1f 93       	push	r17
    d360:	cf 93       	push	r28
    d362:	df 93       	push	r29
    d364:	00 d0       	rcall	.+0      	; 0xd366 <init_twi1_hygro+0x26>
    d366:	cd b7       	in	r28, 0x3d	; 61
    d368:	de b7       	in	r29, 0x3e	; 62
    d36a:	1f 92       	push	r1
    d36c:	84 e4       	ldi	r24, 0x44	; 68
    d36e:	8f 93       	push	r24
    d370:	88 e0       	ldi	r24, 0x08	; 8
    d372:	99 e3       	ldi	r25, 0x39	; 57
    d374:	89 2f       	mov	r24, r25
    d376:	8f 93       	push	r24
    d378:	88 e0       	ldi	r24, 0x08	; 8
    d37a:	99 e3       	ldi	r25, 0x39	; 57
    d37c:	8f 93       	push	r24
    d37e:	1f 92       	push	r1
    d380:	80 e8       	ldi	r24, 0x80	; 128
    d382:	8f 93       	push	r24
    d384:	89 eb       	ldi	r24, 0xB9	; 185
    d386:	9a e2       	ldi	r25, 0x2A	; 42
    d388:	89 2f       	mov	r24, r25
    d38a:	8f 93       	push	r24
    d38c:	89 eb       	ldi	r24, 0xB9	; 185
    d38e:	9a e2       	ldi	r25, 0x2A	; 42
    d390:	8f 93       	push	r24
    d392:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    d396:	2d b7       	in	r18, 0x3d	; 61
    d398:	3e b7       	in	r19, 0x3e	; 62
    d39a:	28 5f       	subi	r18, 0xF8	; 248
    d39c:	3f 4f       	sbci	r19, 0xFF	; 255
    d39e:	cd bf       	out	0x3d, r28	; 61
    d3a0:	de bf       	out	0x3e, r29	; 62
    d3a2:	8a 83       	std	Y+2, r24	; 0x02
    d3a4:	9b 83       	std	Y+3, r25	; 0x03
    d3a6:	8a 81       	ldd	r24, Y+2	; 0x02
    d3a8:	9b 81       	ldd	r25, Y+3	; 0x03
    d3aa:	81 38       	cpi	r24, 0x81	; 129
    d3ac:	91 05       	cpc	r25, r1
    d3ae:	10 f0       	brcs	.+4      	; 0xd3b4 <init_twi1_hygro+0x74>
    d3b0:	80 e8       	ldi	r24, 0x80	; 128
    d3b2:	90 e0       	ldi	r25, 0x00	; 0
    d3b4:	40 e0       	ldi	r20, 0x00	; 0
    d3b6:	68 2f       	mov	r22, r24
    d3b8:	89 eb       	ldi	r24, 0xB9	; 185
    d3ba:	9a e2       	ldi	r25, 0x2A	; 42
    d3bc:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    d3c0:	10 92 91 28 	sts	0x2891, r1	; 0x802891 <g_twi1_hygro_status>
    d3c4:	10 92 92 28 	sts	0x2892, r1	; 0x802892 <g_twi1_hygro_status+0x1>
    d3c8:	84 e4       	ldi	r24, 0x44	; 68
    d3ca:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d3ce:	80 e3       	ldi	r24, 0x30	; 48
    d3d0:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d3d4:	83 e9       	ldi	r24, 0x93	; 147
    d3d6:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d3da:	82 e0       	ldi	r24, 0x02	; 2
    d3dc:	90 e0       	ldi	r25, 0x00	; 0
    d3de:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d3e2:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d3e6:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d3ea:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d3ee:	6a e1       	ldi	r22, 0x1A	; 26
    d3f0:	70 e2       	ldi	r23, 0x20	; 32
    d3f2:	80 ea       	ldi	r24, 0xA0	; 160
    d3f4:	94 e0       	ldi	r25, 0x04	; 4
    d3f6:	3c d8       	rcall	.-3976   	; 0xc470 <twi_master_write>
    d3f8:	89 83       	std	Y+1, r24	; 0x01
    d3fa:	89 81       	ldd	r24, Y+1	; 0x01
    d3fc:	88 23       	and	r24, r24
    d3fe:	49 f1       	breq	.+82     	; 0xd452 <init_twi1_hygro+0x112>
    d400:	8f e3       	ldi	r24, 0x3F	; 63
    d402:	99 e3       	ldi	r25, 0x39	; 57
    d404:	89 2f       	mov	r24, r25
    d406:	8f 93       	push	r24
    d408:	8f e3       	ldi	r24, 0x3F	; 63
    d40a:	99 e3       	ldi	r25, 0x39	; 57
    d40c:	8f 93       	push	r24
    d40e:	1f 92       	push	r1
    d410:	80 e8       	ldi	r24, 0x80	; 128
    d412:	8f 93       	push	r24
    d414:	89 eb       	ldi	r24, 0xB9	; 185
    d416:	9a e2       	ldi	r25, 0x2A	; 42
    d418:	89 2f       	mov	r24, r25
    d41a:	8f 93       	push	r24
    d41c:	89 eb       	ldi	r24, 0xB9	; 185
    d41e:	9a e2       	ldi	r25, 0x2A	; 42
    d420:	8f 93       	push	r24
    d422:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    d426:	0f 90       	pop	r0
    d428:	0f 90       	pop	r0
    d42a:	0f 90       	pop	r0
    d42c:	0f 90       	pop	r0
    d42e:	0f 90       	pop	r0
    d430:	0f 90       	pop	r0
    d432:	8a 83       	std	Y+2, r24	; 0x02
    d434:	9b 83       	std	Y+3, r25	; 0x03
    d436:	8a 81       	ldd	r24, Y+2	; 0x02
    d438:	9b 81       	ldd	r25, Y+3	; 0x03
    d43a:	81 38       	cpi	r24, 0x81	; 129
    d43c:	91 05       	cpc	r25, r1
    d43e:	10 f0       	brcs	.+4      	; 0xd444 <init_twi1_hygro+0x104>
    d440:	80 e8       	ldi	r24, 0x80	; 128
    d442:	90 e0       	ldi	r25, 0x00	; 0
    d444:	40 e0       	ldi	r20, 0x00	; 0
    d446:	68 2f       	mov	r22, r24
    d448:	89 eb       	ldi	r24, 0xB9	; 185
    d44a:	9a e2       	ldi	r25, 0x2A	; 42
    d44c:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    d450:	ee c1       	rjmp	.+988    	; 0xd82e <init_twi1_hygro+0x4ee>
    d452:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    d456:	dc 01       	movw	r26, r24
    d458:	cb 01       	movw	r24, r22
    d45a:	5c 01       	movw	r10, r24
    d45c:	6d 01       	movw	r12, r26
    d45e:	e1 2c       	mov	r14, r1
    d460:	f1 2c       	mov	r15, r1
    d462:	87 01       	movw	r16, r14
    d464:	2a 2d       	mov	r18, r10
    d466:	3b 2d       	mov	r19, r11
    d468:	4c 2d       	mov	r20, r12
    d46a:	5d 2d       	mov	r21, r13
    d46c:	6e 2d       	mov	r22, r14
    d46e:	7f 2d       	mov	r23, r15
    d470:	80 2f       	mov	r24, r16
    d472:	91 2f       	mov	r25, r17
    d474:	01 e0       	ldi	r16, 0x01	; 1
    d476:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    d47a:	22 2e       	mov	r2, r18
    d47c:	33 2e       	mov	r3, r19
    d47e:	44 2e       	mov	r4, r20
    d480:	55 2e       	mov	r5, r21
    d482:	66 2e       	mov	r6, r22
    d484:	77 2e       	mov	r7, r23
    d486:	88 2e       	mov	r8, r24
    d488:	99 2e       	mov	r9, r25
    d48a:	0f 2e       	mov	r0, r31
    d48c:	f6 e0       	ldi	r31, 0x06	; 6
    d48e:	af 2e       	mov	r10, r31
    d490:	f0 2d       	mov	r31, r0
    d492:	b1 2c       	mov	r11, r1
    d494:	c1 2c       	mov	r12, r1
    d496:	d1 2c       	mov	r13, r1
    d498:	e1 2c       	mov	r14, r1
    d49a:	f1 2c       	mov	r15, r1
    d49c:	00 e0       	ldi	r16, 0x00	; 0
    d49e:	10 e0       	ldi	r17, 0x00	; 0
    d4a0:	22 2d       	mov	r18, r2
    d4a2:	33 2d       	mov	r19, r3
    d4a4:	44 2d       	mov	r20, r4
    d4a6:	55 2d       	mov	r21, r5
    d4a8:	66 2d       	mov	r22, r6
    d4aa:	77 2d       	mov	r23, r7
    d4ac:	88 2d       	mov	r24, r8
    d4ae:	99 2d       	mov	r25, r9
    d4b0:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    d4b4:	22 2e       	mov	r2, r18
    d4b6:	33 2e       	mov	r3, r19
    d4b8:	44 2e       	mov	r4, r20
    d4ba:	55 2e       	mov	r5, r21
    d4bc:	66 2e       	mov	r6, r22
    d4be:	77 2e       	mov	r7, r23
    d4c0:	88 2e       	mov	r8, r24
    d4c2:	99 2e       	mov	r9, r25
    d4c4:	a2 2c       	mov	r10, r2
    d4c6:	b3 2c       	mov	r11, r3
    d4c8:	c4 2c       	mov	r12, r4
    d4ca:	d5 2c       	mov	r13, r5
    d4cc:	e6 2c       	mov	r14, r6
    d4ce:	f7 2c       	mov	r15, r7
    d4d0:	08 2d       	mov	r16, r8
    d4d2:	19 2d       	mov	r17, r9
    d4d4:	2a 2d       	mov	r18, r10
    d4d6:	3b 2d       	mov	r19, r11
    d4d8:	4c 2d       	mov	r20, r12
    d4da:	5d 2d       	mov	r21, r13
    d4dc:	6e 2d       	mov	r22, r14
    d4de:	7f 2d       	mov	r23, r15
    d4e0:	80 2f       	mov	r24, r16
    d4e2:	91 2f       	mov	r25, r17
    d4e4:	29 51       	subi	r18, 0x19	; 25
    d4e6:	3c 4f       	sbci	r19, 0xFC	; 252
    d4e8:	4f 4f       	sbci	r20, 0xFF	; 255
    d4ea:	5f 4f       	sbci	r21, 0xFF	; 255
    d4ec:	6f 4f       	sbci	r22, 0xFF	; 255
    d4ee:	7f 4f       	sbci	r23, 0xFF	; 255
    d4f0:	8f 4f       	sbci	r24, 0xFF	; 255
    d4f2:	9f 4f       	sbci	r25, 0xFF	; 255
    d4f4:	a2 2e       	mov	r10, r18
    d4f6:	b3 2e       	mov	r11, r19
    d4f8:	c4 2e       	mov	r12, r20
    d4fa:	d5 2e       	mov	r13, r21
    d4fc:	e6 2e       	mov	r14, r22
    d4fe:	f7 2e       	mov	r15, r23
    d500:	08 2f       	mov	r16, r24
    d502:	19 2f       	mov	r17, r25
    d504:	2a 2d       	mov	r18, r10
    d506:	3b 2d       	mov	r19, r11
    d508:	4c 2d       	mov	r20, r12
    d50a:	5d 2d       	mov	r21, r13
    d50c:	6e 2d       	mov	r22, r14
    d50e:	7f 2d       	mov	r23, r15
    d510:	80 2f       	mov	r24, r16
    d512:	91 2f       	mov	r25, r17
    d514:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    d518:	dc 01       	movw	r26, r24
    d51a:	cb 01       	movw	r24, r22
    d51c:	20 e0       	ldi	r18, 0x00	; 0
    d51e:	30 e0       	ldi	r19, 0x00	; 0
    d520:	4a e7       	ldi	r20, 0x7A	; 122
    d522:	54 e4       	ldi	r21, 0x44	; 68
    d524:	bc 01       	movw	r22, r24
    d526:	cd 01       	movw	r24, r26
    d528:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    d52c:	dc 01       	movw	r26, r24
    d52e:	cb 01       	movw	r24, r22
    d530:	bc 01       	movw	r22, r24
    d532:	cd 01       	movw	r24, r26
    d534:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    d538:	a2 2e       	mov	r10, r18
    d53a:	b3 2e       	mov	r11, r19
    d53c:	c4 2e       	mov	r12, r20
    d53e:	d5 2e       	mov	r13, r21
    d540:	e6 2e       	mov	r14, r22
    d542:	f7 2e       	mov	r15, r23
    d544:	08 2f       	mov	r16, r24
    d546:	19 2f       	mov	r17, r25
    d548:	d6 01       	movw	r26, r12
    d54a:	c5 01       	movw	r24, r10
    d54c:	bc 01       	movw	r22, r24
    d54e:	cd 01       	movw	r24, r26
    d550:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    d554:	84 e4       	ldi	r24, 0x44	; 68
    d556:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d55a:	80 e3       	ldi	r24, 0x30	; 48
    d55c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d560:	82 ea       	ldi	r24, 0xA2	; 162
    d562:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d566:	82 e0       	ldi	r24, 0x02	; 2
    d568:	90 e0       	ldi	r25, 0x00	; 0
    d56a:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d56e:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d572:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d576:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d57a:	6a e1       	ldi	r22, 0x1A	; 26
    d57c:	70 e2       	ldi	r23, 0x20	; 32
    d57e:	80 ea       	ldi	r24, 0xA0	; 160
    d580:	94 e0       	ldi	r25, 0x04	; 4
    d582:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    d586:	89 83       	std	Y+1, r24	; 0x01
    d588:	89 81       	ldd	r24, Y+1	; 0x01
    d58a:	88 23       	and	r24, r24
    d58c:	09 f0       	breq	.+2      	; 0xd590 <init_twi1_hygro+0x250>
    d58e:	4a c1       	rjmp	.+660    	; 0xd824 <init_twi1_hygro+0x4e4>
    d590:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    d594:	dc 01       	movw	r26, r24
    d596:	cb 01       	movw	r24, r22
    d598:	5c 01       	movw	r10, r24
    d59a:	6d 01       	movw	r12, r26
    d59c:	e1 2c       	mov	r14, r1
    d59e:	f1 2c       	mov	r15, r1
    d5a0:	87 01       	movw	r16, r14
    d5a2:	2a 2d       	mov	r18, r10
    d5a4:	3b 2d       	mov	r19, r11
    d5a6:	4c 2d       	mov	r20, r12
    d5a8:	5d 2d       	mov	r21, r13
    d5aa:	6e 2d       	mov	r22, r14
    d5ac:	7f 2d       	mov	r23, r15
    d5ae:	80 2f       	mov	r24, r16
    d5b0:	91 2f       	mov	r25, r17
    d5b2:	01 e0       	ldi	r16, 0x01	; 1
    d5b4:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    d5b8:	22 2e       	mov	r2, r18
    d5ba:	33 2e       	mov	r3, r19
    d5bc:	44 2e       	mov	r4, r20
    d5be:	55 2e       	mov	r5, r21
    d5c0:	66 2e       	mov	r6, r22
    d5c2:	77 2e       	mov	r7, r23
    d5c4:	88 2e       	mov	r8, r24
    d5c6:	99 2e       	mov	r9, r25
    d5c8:	0f 2e       	mov	r0, r31
    d5ca:	f6 e0       	ldi	r31, 0x06	; 6
    d5cc:	af 2e       	mov	r10, r31
    d5ce:	f0 2d       	mov	r31, r0
    d5d0:	b1 2c       	mov	r11, r1
    d5d2:	c1 2c       	mov	r12, r1
    d5d4:	d1 2c       	mov	r13, r1
    d5d6:	e1 2c       	mov	r14, r1
    d5d8:	f1 2c       	mov	r15, r1
    d5da:	00 e0       	ldi	r16, 0x00	; 0
    d5dc:	10 e0       	ldi	r17, 0x00	; 0
    d5de:	22 2d       	mov	r18, r2
    d5e0:	33 2d       	mov	r19, r3
    d5e2:	44 2d       	mov	r20, r4
    d5e4:	55 2d       	mov	r21, r5
    d5e6:	66 2d       	mov	r22, r6
    d5e8:	77 2d       	mov	r23, r7
    d5ea:	88 2d       	mov	r24, r8
    d5ec:	99 2d       	mov	r25, r9
    d5ee:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    d5f2:	22 2e       	mov	r2, r18
    d5f4:	33 2e       	mov	r3, r19
    d5f6:	44 2e       	mov	r4, r20
    d5f8:	55 2e       	mov	r5, r21
    d5fa:	66 2e       	mov	r6, r22
    d5fc:	77 2e       	mov	r7, r23
    d5fe:	88 2e       	mov	r8, r24
    d600:	99 2e       	mov	r9, r25
    d602:	a2 2c       	mov	r10, r2
    d604:	b3 2c       	mov	r11, r3
    d606:	c4 2c       	mov	r12, r4
    d608:	d5 2c       	mov	r13, r5
    d60a:	e6 2c       	mov	r14, r6
    d60c:	f7 2c       	mov	r15, r7
    d60e:	08 2d       	mov	r16, r8
    d610:	19 2d       	mov	r17, r9
    d612:	2a 2d       	mov	r18, r10
    d614:	3b 2d       	mov	r19, r11
    d616:	4c 2d       	mov	r20, r12
    d618:	5d 2d       	mov	r21, r13
    d61a:	6e 2d       	mov	r22, r14
    d61c:	7f 2d       	mov	r23, r15
    d61e:	80 2f       	mov	r24, r16
    d620:	91 2f       	mov	r25, r17
    d622:	29 51       	subi	r18, 0x19	; 25
    d624:	3c 4f       	sbci	r19, 0xFC	; 252
    d626:	4f 4f       	sbci	r20, 0xFF	; 255
    d628:	5f 4f       	sbci	r21, 0xFF	; 255
    d62a:	6f 4f       	sbci	r22, 0xFF	; 255
    d62c:	7f 4f       	sbci	r23, 0xFF	; 255
    d62e:	8f 4f       	sbci	r24, 0xFF	; 255
    d630:	9f 4f       	sbci	r25, 0xFF	; 255
    d632:	a2 2e       	mov	r10, r18
    d634:	b3 2e       	mov	r11, r19
    d636:	c4 2e       	mov	r12, r20
    d638:	d5 2e       	mov	r13, r21
    d63a:	e6 2e       	mov	r14, r22
    d63c:	f7 2e       	mov	r15, r23
    d63e:	08 2f       	mov	r16, r24
    d640:	19 2f       	mov	r17, r25
    d642:	2a 2d       	mov	r18, r10
    d644:	3b 2d       	mov	r19, r11
    d646:	4c 2d       	mov	r20, r12
    d648:	5d 2d       	mov	r21, r13
    d64a:	6e 2d       	mov	r22, r14
    d64c:	7f 2d       	mov	r23, r15
    d64e:	80 2f       	mov	r24, r16
    d650:	91 2f       	mov	r25, r17
    d652:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    d656:	dc 01       	movw	r26, r24
    d658:	cb 01       	movw	r24, r22
    d65a:	20 e0       	ldi	r18, 0x00	; 0
    d65c:	30 e0       	ldi	r19, 0x00	; 0
    d65e:	4a e7       	ldi	r20, 0x7A	; 122
    d660:	54 e4       	ldi	r21, 0x44	; 68
    d662:	bc 01       	movw	r22, r24
    d664:	cd 01       	movw	r24, r26
    d666:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    d66a:	dc 01       	movw	r26, r24
    d66c:	cb 01       	movw	r24, r22
    d66e:	bc 01       	movw	r22, r24
    d670:	cd 01       	movw	r24, r26
    d672:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    d676:	a2 2e       	mov	r10, r18
    d678:	b3 2e       	mov	r11, r19
    d67a:	c4 2e       	mov	r12, r20
    d67c:	d5 2e       	mov	r13, r21
    d67e:	e6 2e       	mov	r14, r22
    d680:	f7 2e       	mov	r15, r23
    d682:	08 2f       	mov	r16, r24
    d684:	19 2f       	mov	r17, r25
    d686:	d6 01       	movw	r26, r12
    d688:	c5 01       	movw	r24, r10
    d68a:	bc 01       	movw	r22, r24
    d68c:	cd 01       	movw	r24, r26
    d68e:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    d692:	84 e4       	ldi	r24, 0x44	; 68
    d694:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d698:	83 ef       	ldi	r24, 0xF3	; 243
    d69a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d69e:	8d e2       	ldi	r24, 0x2D	; 45
    d6a0:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d6a4:	82 e0       	ldi	r24, 0x02	; 2
    d6a6:	90 e0       	ldi	r25, 0x00	; 0
    d6a8:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d6ac:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d6b0:	82 e0       	ldi	r24, 0x02	; 2
    d6b2:	90 e0       	ldi	r25, 0x00	; 0
    d6b4:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d6b8:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d6bc:	6a e1       	ldi	r22, 0x1A	; 26
    d6be:	70 e2       	ldi	r23, 0x20	; 32
    d6c0:	80 ea       	ldi	r24, 0xA0	; 160
    d6c2:	94 e0       	ldi	r25, 0x04	; 4
    d6c4:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
    d6c8:	89 83       	std	Y+1, r24	; 0x01
    d6ca:	89 81       	ldd	r24, Y+1	; 0x01
    d6cc:	88 23       	and	r24, r24
    d6ce:	09 f0       	breq	.+2      	; 0xd6d2 <init_twi1_hygro+0x392>
    d6d0:	ab c0       	rjmp	.+342    	; 0xd828 <init_twi1_hygro+0x4e8>
    d6d2:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
    d6d6:	88 2f       	mov	r24, r24
    d6d8:	90 e0       	ldi	r25, 0x00	; 0
    d6da:	38 2f       	mov	r19, r24
    d6dc:	22 27       	eor	r18, r18
    d6de:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x1>
    d6e2:	88 2f       	mov	r24, r24
    d6e4:	90 e0       	ldi	r25, 0x00	; 0
    d6e6:	82 2b       	or	r24, r18
    d6e8:	93 2b       	or	r25, r19
    d6ea:	80 93 91 28 	sts	0x2891, r24	; 0x802891 <g_twi1_hygro_status>
    d6ee:	90 93 92 28 	sts	0x2892, r25	; 0x802892 <g_twi1_hygro_status+0x1>
    d6f2:	80 91 91 28 	lds	r24, 0x2891	; 0x802891 <g_twi1_hygro_status>
    d6f6:	90 91 92 28 	lds	r25, 0x2892	; 0x802892 <g_twi1_hygro_status+0x1>
    d6fa:	29 2f       	mov	r18, r25
    d6fc:	2f 93       	push	r18
    d6fe:	8f 93       	push	r24
    d700:	86 e8       	ldi	r24, 0x86	; 134
    d702:	99 e3       	ldi	r25, 0x39	; 57
    d704:	89 2f       	mov	r24, r25
    d706:	8f 93       	push	r24
    d708:	86 e8       	ldi	r24, 0x86	; 134
    d70a:	99 e3       	ldi	r25, 0x39	; 57
    d70c:	8f 93       	push	r24
    d70e:	1f 92       	push	r1
    d710:	80 e8       	ldi	r24, 0x80	; 128
    d712:	8f 93       	push	r24
    d714:	89 eb       	ldi	r24, 0xB9	; 185
    d716:	9a e2       	ldi	r25, 0x2A	; 42
    d718:	89 2f       	mov	r24, r25
    d71a:	8f 93       	push	r24
    d71c:	89 eb       	ldi	r24, 0xB9	; 185
    d71e:	9a e2       	ldi	r25, 0x2A	; 42
    d720:	8f 93       	push	r24
    d722:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    d726:	2d b7       	in	r18, 0x3d	; 61
    d728:	3e b7       	in	r19, 0x3e	; 62
    d72a:	28 5f       	subi	r18, 0xF8	; 248
    d72c:	3f 4f       	sbci	r19, 0xFF	; 255
    d72e:	cd bf       	out	0x3d, r28	; 61
    d730:	de bf       	out	0x3e, r29	; 62
    d732:	8a 83       	std	Y+2, r24	; 0x02
    d734:	9b 83       	std	Y+3, r25	; 0x03
    d736:	8a 81       	ldd	r24, Y+2	; 0x02
    d738:	9b 81       	ldd	r25, Y+3	; 0x03
    d73a:	81 38       	cpi	r24, 0x81	; 129
    d73c:	91 05       	cpc	r25, r1
    d73e:	10 f0       	brcs	.+4      	; 0xd744 <init_twi1_hygro+0x404>
    d740:	80 e8       	ldi	r24, 0x80	; 128
    d742:	90 e0       	ldi	r25, 0x00	; 0
    d744:	40 e0       	ldi	r20, 0x00	; 0
    d746:	68 2f       	mov	r22, r24
    d748:	89 eb       	ldi	r24, 0xB9	; 185
    d74a:	9a e2       	ldi	r25, 0x2A	; 42
    d74c:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    d750:	84 e4       	ldi	r24, 0x44	; 68
    d752:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d756:	84 e2       	ldi	r24, 0x24	; 36
    d758:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d75c:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    d760:	82 e0       	ldi	r24, 0x02	; 2
    d762:	90 e0       	ldi	r25, 0x00	; 0
    d764:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d768:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d76c:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d770:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d774:	6a e1       	ldi	r22, 0x1A	; 26
    d776:	70 e2       	ldi	r23, 0x20	; 32
    d778:	80 ea       	ldi	r24, 0xA0	; 160
    d77a:	94 e0       	ldi	r25, 0x04	; 4
    d77c:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    d780:	89 83       	std	Y+1, r24	; 0x01
    d782:	89 81       	ldd	r24, Y+1	; 0x01
    d784:	88 23       	and	r24, r24
    d786:	09 f0       	breq	.+2      	; 0xd78a <init_twi1_hygro+0x44a>
    d788:	51 c0       	rjmp	.+162    	; 0xd82c <init_twi1_hygro+0x4ec>
    d78a:	81 e0       	ldi	r24, 0x01	; 1
    d78c:	80 93 90 28 	sts	0x2890, r24	; 0x802890 <g_twi1_hygro_valid>
    d790:	8a e0       	ldi	r24, 0x0A	; 10
    d792:	9a e3       	ldi	r25, 0x3A	; 58
    d794:	89 2f       	mov	r24, r25
    d796:	8f 93       	push	r24
    d798:	8a e0       	ldi	r24, 0x0A	; 10
    d79a:	9a e3       	ldi	r25, 0x3A	; 58
    d79c:	8f 93       	push	r24
    d79e:	1f 92       	push	r1
    d7a0:	80 e8       	ldi	r24, 0x80	; 128
    d7a2:	8f 93       	push	r24
    d7a4:	89 eb       	ldi	r24, 0xB9	; 185
    d7a6:	9a e2       	ldi	r25, 0x2A	; 42
    d7a8:	89 2f       	mov	r24, r25
    d7aa:	8f 93       	push	r24
    d7ac:	89 eb       	ldi	r24, 0xB9	; 185
    d7ae:	9a e2       	ldi	r25, 0x2A	; 42
    d7b0:	8f 93       	push	r24
    d7b2:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    d7b6:	0f 90       	pop	r0
    d7b8:	0f 90       	pop	r0
    d7ba:	0f 90       	pop	r0
    d7bc:	0f 90       	pop	r0
    d7be:	0f 90       	pop	r0
    d7c0:	0f 90       	pop	r0
    d7c2:	8a 83       	std	Y+2, r24	; 0x02
    d7c4:	9b 83       	std	Y+3, r25	; 0x03
    d7c6:	49 eb       	ldi	r20, 0xB9	; 185
    d7c8:	5a e2       	ldi	r21, 0x2A	; 42
    d7ca:	6e e1       	ldi	r22, 0x1E	; 30
    d7cc:	88 e0       	ldi	r24, 0x08	; 8
    d7ce:	0e 94 16 8f 	call	0x11e2c	; 0x11e2c <task_twi2_lcd_str>
    d7d2:	8b eb       	ldi	r24, 0xBB	; 187
    d7d4:	99 e3       	ldi	r25, 0x39	; 57
    d7d6:	89 2f       	mov	r24, r25
    d7d8:	8f 93       	push	r24
    d7da:	8b eb       	ldi	r24, 0xBB	; 187
    d7dc:	99 e3       	ldi	r25, 0x39	; 57
    d7de:	8f 93       	push	r24
    d7e0:	1f 92       	push	r1
    d7e2:	80 e8       	ldi	r24, 0x80	; 128
    d7e4:	8f 93       	push	r24
    d7e6:	89 eb       	ldi	r24, 0xB9	; 185
    d7e8:	9a e2       	ldi	r25, 0x2A	; 42
    d7ea:	89 2f       	mov	r24, r25
    d7ec:	8f 93       	push	r24
    d7ee:	89 eb       	ldi	r24, 0xB9	; 185
    d7f0:	9a e2       	ldi	r25, 0x2A	; 42
    d7f2:	8f 93       	push	r24
    d7f4:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    d7f8:	0f 90       	pop	r0
    d7fa:	0f 90       	pop	r0
    d7fc:	0f 90       	pop	r0
    d7fe:	0f 90       	pop	r0
    d800:	0f 90       	pop	r0
    d802:	0f 90       	pop	r0
    d804:	8a 83       	std	Y+2, r24	; 0x02
    d806:	9b 83       	std	Y+3, r25	; 0x03
    d808:	8a 81       	ldd	r24, Y+2	; 0x02
    d80a:	9b 81       	ldd	r25, Y+3	; 0x03
    d80c:	81 38       	cpi	r24, 0x81	; 129
    d80e:	91 05       	cpc	r25, r1
    d810:	10 f0       	brcs	.+4      	; 0xd816 <init_twi1_hygro+0x4d6>
    d812:	80 e8       	ldi	r24, 0x80	; 128
    d814:	90 e0       	ldi	r25, 0x00	; 0
    d816:	40 e0       	ldi	r20, 0x00	; 0
    d818:	68 2f       	mov	r22, r24
    d81a:	89 eb       	ldi	r24, 0xB9	; 185
    d81c:	9a e2       	ldi	r25, 0x2A	; 42
    d81e:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    d822:	34 c0       	rjmp	.+104    	; 0xd88c <init_twi1_hygro+0x54c>
    d824:	00 00       	nop
    d826:	03 c0       	rjmp	.+6      	; 0xd82e <init_twi1_hygro+0x4ee>
    d828:	00 00       	nop
    d82a:	01 c0       	rjmp	.+2      	; 0xd82e <init_twi1_hygro+0x4ee>
    d82c:	00 00       	nop
    d82e:	89 81       	ldd	r24, Y+1	; 0x01
    d830:	08 2e       	mov	r0, r24
    d832:	00 0c       	add	r0, r0
    d834:	99 0b       	sbc	r25, r25
    d836:	29 2f       	mov	r18, r25
    d838:	2f 93       	push	r18
    d83a:	8f 93       	push	r24
    d83c:	89 ed       	ldi	r24, 0xD9	; 217
    d83e:	99 e3       	ldi	r25, 0x39	; 57
    d840:	89 2f       	mov	r24, r25
    d842:	8f 93       	push	r24
    d844:	89 ed       	ldi	r24, 0xD9	; 217
    d846:	99 e3       	ldi	r25, 0x39	; 57
    d848:	8f 93       	push	r24
    d84a:	1f 92       	push	r1
    d84c:	80 e8       	ldi	r24, 0x80	; 128
    d84e:	8f 93       	push	r24
    d850:	89 eb       	ldi	r24, 0xB9	; 185
    d852:	9a e2       	ldi	r25, 0x2A	; 42
    d854:	89 2f       	mov	r24, r25
    d856:	8f 93       	push	r24
    d858:	89 eb       	ldi	r24, 0xB9	; 185
    d85a:	9a e2       	ldi	r25, 0x2A	; 42
    d85c:	8f 93       	push	r24
    d85e:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    d862:	2d b7       	in	r18, 0x3d	; 61
    d864:	3e b7       	in	r19, 0x3e	; 62
    d866:	28 5f       	subi	r18, 0xF8	; 248
    d868:	3f 4f       	sbci	r19, 0xFF	; 255
    d86a:	cd bf       	out	0x3d, r28	; 61
    d86c:	de bf       	out	0x3e, r29	; 62
    d86e:	8a 83       	std	Y+2, r24	; 0x02
    d870:	9b 83       	std	Y+3, r25	; 0x03
    d872:	8a 81       	ldd	r24, Y+2	; 0x02
    d874:	9b 81       	ldd	r25, Y+3	; 0x03
    d876:	81 38       	cpi	r24, 0x81	; 129
    d878:	91 05       	cpc	r25, r1
    d87a:	10 f0       	brcs	.+4      	; 0xd880 <init_twi1_hygro+0x540>
    d87c:	80 e8       	ldi	r24, 0x80	; 128
    d87e:	90 e0       	ldi	r25, 0x00	; 0
    d880:	40 e0       	ldi	r20, 0x00	; 0
    d882:	68 2f       	mov	r22, r24
    d884:	89 eb       	ldi	r24, 0xB9	; 185
    d886:	9a e2       	ldi	r25, 0x2A	; 42
    d888:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    d88c:	23 96       	adiw	r28, 0x03	; 3
    d88e:	cd bf       	out	0x3d, r28	; 61
    d890:	de bf       	out	0x3e, r29	; 62
    d892:	df 91       	pop	r29
    d894:	cf 91       	pop	r28
    d896:	1f 91       	pop	r17
    d898:	0f 91       	pop	r16
    d89a:	ff 90       	pop	r15
    d89c:	ef 90       	pop	r14
    d89e:	df 90       	pop	r13
    d8a0:	cf 90       	pop	r12
    d8a2:	bf 90       	pop	r11
    d8a4:	af 90       	pop	r10
    d8a6:	9f 90       	pop	r9
    d8a8:	8f 90       	pop	r8
    d8aa:	7f 90       	pop	r7
    d8ac:	6f 90       	pop	r6
    d8ae:	5f 90       	pop	r5
    d8b0:	4f 90       	pop	r4
    d8b2:	3f 90       	pop	r3
    d8b4:	2f 90       	pop	r2
    d8b6:	08 95       	ret

0000d8b8 <twi1_gyro_get_mean_values>:
    d8b8:	2f 92       	push	r2
    d8ba:	3f 92       	push	r3
    d8bc:	4f 92       	push	r4
    d8be:	5f 92       	push	r5
    d8c0:	6f 92       	push	r6
    d8c2:	7f 92       	push	r7
    d8c4:	8f 92       	push	r8
    d8c6:	9f 92       	push	r9
    d8c8:	af 92       	push	r10
    d8ca:	bf 92       	push	r11
    d8cc:	cf 92       	push	r12
    d8ce:	df 92       	push	r13
    d8d0:	ef 92       	push	r14
    d8d2:	ff 92       	push	r15
    d8d4:	0f 93       	push	r16
    d8d6:	1f 93       	push	r17
    d8d8:	cf 93       	push	r28
    d8da:	df 93       	push	r29
    d8dc:	cd b7       	in	r28, 0x3d	; 61
    d8de:	de b7       	in	r29, 0x3e	; 62
    d8e0:	a2 97       	sbiw	r28, 0x22	; 34
    d8e2:	cd bf       	out	0x3d, r28	; 61
    d8e4:	de bf       	out	0x3e, r29	; 62
    d8e6:	8b 83       	std	Y+3, r24	; 0x03
    d8e8:	6c 83       	std	Y+4, r22	; 0x04
    d8ea:	4d 83       	std	Y+5, r20	; 0x05
    d8ec:	5e 83       	std	Y+6, r21	; 0x06
    d8ee:	2f 83       	std	Y+7, r18	; 0x07
    d8f0:	38 87       	std	Y+8, r19	; 0x08
    d8f2:	09 87       	std	Y+9, r16	; 0x09
    d8f4:	1a 87       	std	Y+10, r17	; 0x0a
    d8f6:	8b 81       	ldd	r24, Y+3	; 0x03
    d8f8:	89 83       	std	Y+1, r24	; 0x01
    d8fa:	9e c1       	rjmp	.+828    	; 0xdc38 <twi1_gyro_get_mean_values+0x380>
    d8fc:	81 e0       	ldi	r24, 0x01	; 1
    d8fe:	0e 94 ac 7f 	call	0xff58	; 0xff58 <service_twi1_gyro>
    d902:	8c 81       	ldd	r24, Y+4	; 0x04
    d904:	88 23       	and	r24, r24
    d906:	09 f4       	brne	.+2      	; 0xd90a <twi1_gyro_get_mean_values+0x52>
    d908:	55 c0       	rjmp	.+170    	; 0xd9b4 <twi1_gyro_get_mean_values+0xfc>
    d90a:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
    d90e:	8a 83       	std	Y+2, r24	; 0x02
    d910:	8d 81       	ldd	r24, Y+5	; 0x05
    d912:	9e 81       	ldd	r25, Y+6	; 0x06
    d914:	fc 01       	movw	r30, r24
    d916:	20 81       	ld	r18, Z
    d918:	31 81       	ldd	r19, Z+1	; 0x01
    d91a:	42 81       	ldd	r20, Z+2	; 0x02
    d91c:	53 81       	ldd	r21, Z+3	; 0x03
    d91e:	80 91 31 28 	lds	r24, 0x2831	; 0x802831 <g_twi1_gyro_1_gyro_x>
    d922:	90 91 32 28 	lds	r25, 0x2832	; 0x802832 <g_twi1_gyro_1_gyro_x+0x1>
    d926:	09 2e       	mov	r0, r25
    d928:	00 0c       	add	r0, r0
    d92a:	aa 0b       	sbc	r26, r26
    d92c:	bb 0b       	sbc	r27, r27
    d92e:	82 0f       	add	r24, r18
    d930:	93 1f       	adc	r25, r19
    d932:	a4 1f       	adc	r26, r20
    d934:	b5 1f       	adc	r27, r21
    d936:	2d 81       	ldd	r18, Y+5	; 0x05
    d938:	3e 81       	ldd	r19, Y+6	; 0x06
    d93a:	f9 01       	movw	r30, r18
    d93c:	80 83       	st	Z, r24
    d93e:	91 83       	std	Z+1, r25	; 0x01
    d940:	a2 83       	std	Z+2, r26	; 0x02
    d942:	b3 83       	std	Z+3, r27	; 0x03
    d944:	8f 81       	ldd	r24, Y+7	; 0x07
    d946:	98 85       	ldd	r25, Y+8	; 0x08
    d948:	fc 01       	movw	r30, r24
    d94a:	20 81       	ld	r18, Z
    d94c:	31 81       	ldd	r19, Z+1	; 0x01
    d94e:	42 81       	ldd	r20, Z+2	; 0x02
    d950:	53 81       	ldd	r21, Z+3	; 0x03
    d952:	80 91 33 28 	lds	r24, 0x2833	; 0x802833 <g_twi1_gyro_1_gyro_y>
    d956:	90 91 34 28 	lds	r25, 0x2834	; 0x802834 <g_twi1_gyro_1_gyro_y+0x1>
    d95a:	09 2e       	mov	r0, r25
    d95c:	00 0c       	add	r0, r0
    d95e:	aa 0b       	sbc	r26, r26
    d960:	bb 0b       	sbc	r27, r27
    d962:	82 0f       	add	r24, r18
    d964:	93 1f       	adc	r25, r19
    d966:	a4 1f       	adc	r26, r20
    d968:	b5 1f       	adc	r27, r21
    d96a:	2f 81       	ldd	r18, Y+7	; 0x07
    d96c:	38 85       	ldd	r19, Y+8	; 0x08
    d96e:	f9 01       	movw	r30, r18
    d970:	80 83       	st	Z, r24
    d972:	91 83       	std	Z+1, r25	; 0x01
    d974:	a2 83       	std	Z+2, r26	; 0x02
    d976:	b3 83       	std	Z+3, r27	; 0x03
    d978:	89 85       	ldd	r24, Y+9	; 0x09
    d97a:	9a 85       	ldd	r25, Y+10	; 0x0a
    d97c:	fc 01       	movw	r30, r24
    d97e:	20 81       	ld	r18, Z
    d980:	31 81       	ldd	r19, Z+1	; 0x01
    d982:	42 81       	ldd	r20, Z+2	; 0x02
    d984:	53 81       	ldd	r21, Z+3	; 0x03
    d986:	80 91 35 28 	lds	r24, 0x2835	; 0x802835 <g_twi1_gyro_1_gyro_z>
    d98a:	90 91 36 28 	lds	r25, 0x2836	; 0x802836 <g_twi1_gyro_1_gyro_z+0x1>
    d98e:	09 2e       	mov	r0, r25
    d990:	00 0c       	add	r0, r0
    d992:	aa 0b       	sbc	r26, r26
    d994:	bb 0b       	sbc	r27, r27
    d996:	82 0f       	add	r24, r18
    d998:	93 1f       	adc	r25, r19
    d99a:	a4 1f       	adc	r26, r20
    d99c:	b5 1f       	adc	r27, r21
    d99e:	29 85       	ldd	r18, Y+9	; 0x09
    d9a0:	3a 85       	ldd	r19, Y+10	; 0x0a
    d9a2:	f9 01       	movw	r30, r18
    d9a4:	80 83       	st	Z, r24
    d9a6:	91 83       	std	Z+1, r25	; 0x01
    d9a8:	a2 83       	std	Z+2, r26	; 0x02
    d9aa:	b3 83       	std	Z+3, r27	; 0x03
    d9ac:	8a 81       	ldd	r24, Y+2	; 0x02
    d9ae:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
    d9b2:	54 c0       	rjmp	.+168    	; 0xda5c <twi1_gyro_get_mean_values+0x1a4>
    d9b4:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
    d9b8:	8a 83       	std	Y+2, r24	; 0x02
    d9ba:	8d 81       	ldd	r24, Y+5	; 0x05
    d9bc:	9e 81       	ldd	r25, Y+6	; 0x06
    d9be:	fc 01       	movw	r30, r24
    d9c0:	20 81       	ld	r18, Z
    d9c2:	31 81       	ldd	r19, Z+1	; 0x01
    d9c4:	42 81       	ldd	r20, Z+2	; 0x02
    d9c6:	53 81       	ldd	r21, Z+3	; 0x03
    d9c8:	80 91 19 28 	lds	r24, 0x2819	; 0x802819 <g_twi1_gyro_1_accel_x>
    d9cc:	90 91 1a 28 	lds	r25, 0x281A	; 0x80281a <g_twi1_gyro_1_accel_x+0x1>
    d9d0:	09 2e       	mov	r0, r25
    d9d2:	00 0c       	add	r0, r0
    d9d4:	aa 0b       	sbc	r26, r26
    d9d6:	bb 0b       	sbc	r27, r27
    d9d8:	82 0f       	add	r24, r18
    d9da:	93 1f       	adc	r25, r19
    d9dc:	a4 1f       	adc	r26, r20
    d9de:	b5 1f       	adc	r27, r21
    d9e0:	2d 81       	ldd	r18, Y+5	; 0x05
    d9e2:	3e 81       	ldd	r19, Y+6	; 0x06
    d9e4:	f9 01       	movw	r30, r18
    d9e6:	80 83       	st	Z, r24
    d9e8:	91 83       	std	Z+1, r25	; 0x01
    d9ea:	a2 83       	std	Z+2, r26	; 0x02
    d9ec:	b3 83       	std	Z+3, r27	; 0x03
    d9ee:	8f 81       	ldd	r24, Y+7	; 0x07
    d9f0:	98 85       	ldd	r25, Y+8	; 0x08
    d9f2:	fc 01       	movw	r30, r24
    d9f4:	20 81       	ld	r18, Z
    d9f6:	31 81       	ldd	r19, Z+1	; 0x01
    d9f8:	42 81       	ldd	r20, Z+2	; 0x02
    d9fa:	53 81       	ldd	r21, Z+3	; 0x03
    d9fc:	80 91 1b 28 	lds	r24, 0x281B	; 0x80281b <g_twi1_gyro_1_accel_y>
    da00:	90 91 1c 28 	lds	r25, 0x281C	; 0x80281c <g_twi1_gyro_1_accel_y+0x1>
    da04:	09 2e       	mov	r0, r25
    da06:	00 0c       	add	r0, r0
    da08:	aa 0b       	sbc	r26, r26
    da0a:	bb 0b       	sbc	r27, r27
    da0c:	82 0f       	add	r24, r18
    da0e:	93 1f       	adc	r25, r19
    da10:	a4 1f       	adc	r26, r20
    da12:	b5 1f       	adc	r27, r21
    da14:	2f 81       	ldd	r18, Y+7	; 0x07
    da16:	38 85       	ldd	r19, Y+8	; 0x08
    da18:	f9 01       	movw	r30, r18
    da1a:	80 83       	st	Z, r24
    da1c:	91 83       	std	Z+1, r25	; 0x01
    da1e:	a2 83       	std	Z+2, r26	; 0x02
    da20:	b3 83       	std	Z+3, r27	; 0x03
    da22:	89 85       	ldd	r24, Y+9	; 0x09
    da24:	9a 85       	ldd	r25, Y+10	; 0x0a
    da26:	fc 01       	movw	r30, r24
    da28:	20 81       	ld	r18, Z
    da2a:	31 81       	ldd	r19, Z+1	; 0x01
    da2c:	42 81       	ldd	r20, Z+2	; 0x02
    da2e:	53 81       	ldd	r21, Z+3	; 0x03
    da30:	80 91 1d 28 	lds	r24, 0x281D	; 0x80281d <g_twi1_gyro_1_accel_z>
    da34:	90 91 1e 28 	lds	r25, 0x281E	; 0x80281e <g_twi1_gyro_1_accel_z+0x1>
    da38:	09 2e       	mov	r0, r25
    da3a:	00 0c       	add	r0, r0
    da3c:	aa 0b       	sbc	r26, r26
    da3e:	bb 0b       	sbc	r27, r27
    da40:	82 0f       	add	r24, r18
    da42:	93 1f       	adc	r25, r19
    da44:	a4 1f       	adc	r26, r20
    da46:	b5 1f       	adc	r27, r21
    da48:	29 85       	ldd	r18, Y+9	; 0x09
    da4a:	3a 85       	ldd	r19, Y+10	; 0x0a
    da4c:	f9 01       	movw	r30, r18
    da4e:	80 83       	st	Z, r24
    da50:	91 83       	std	Z+1, r25	; 0x01
    da52:	a2 83       	std	Z+2, r26	; 0x02
    da54:	b3 83       	std	Z+3, r27	; 0x03
    da56:	8a 81       	ldd	r24, Y+2	; 0x02
    da58:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
    da5c:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    da60:	dc 01       	movw	r26, r24
    da62:	cb 01       	movw	r24, r22
    da64:	9c 01       	movw	r18, r24
    da66:	ad 01       	movw	r20, r26
    da68:	60 e0       	ldi	r22, 0x00	; 0
    da6a:	70 e0       	ldi	r23, 0x00	; 0
    da6c:	cb 01       	movw	r24, r22
    da6e:	82 2e       	mov	r8, r18
    da70:	93 2e       	mov	r9, r19
    da72:	a4 2e       	mov	r10, r20
    da74:	b5 2e       	mov	r11, r21
    da76:	c6 2e       	mov	r12, r22
    da78:	d7 2e       	mov	r13, r23
    da7a:	e8 2e       	mov	r14, r24
    da7c:	f9 2e       	mov	r15, r25
    da7e:	28 2d       	mov	r18, r8
    da80:	39 2d       	mov	r19, r9
    da82:	4a 2d       	mov	r20, r10
    da84:	5b 2d       	mov	r21, r11
    da86:	6c 2d       	mov	r22, r12
    da88:	7d 2d       	mov	r23, r13
    da8a:	8e 2d       	mov	r24, r14
    da8c:	9f 2d       	mov	r25, r15
    da8e:	02 e0       	ldi	r16, 0x02	; 2
    da90:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    da94:	2b 87       	std	Y+11, r18	; 0x0b
    da96:	3c 87       	std	Y+12, r19	; 0x0c
    da98:	4d 87       	std	Y+13, r20	; 0x0d
    da9a:	5e 87       	std	Y+14, r21	; 0x0e
    da9c:	6f 87       	std	Y+15, r22	; 0x0f
    da9e:	78 8b       	std	Y+16, r23	; 0x10
    daa0:	89 8b       	std	Y+17, r24	; 0x11
    daa2:	9a 8b       	std	Y+18, r25	; 0x12
    daa4:	8b 84       	ldd	r8, Y+11	; 0x0b
    daa6:	9c 84       	ldd	r9, Y+12	; 0x0c
    daa8:	ad 84       	ldd	r10, Y+13	; 0x0d
    daaa:	be 84       	ldd	r11, Y+14	; 0x0e
    daac:	cf 84       	ldd	r12, Y+15	; 0x0f
    daae:	d8 88       	ldd	r13, Y+16	; 0x10
    dab0:	e9 88       	ldd	r14, Y+17	; 0x11
    dab2:	fa 88       	ldd	r15, Y+18	; 0x12
    dab4:	28 2d       	mov	r18, r8
    dab6:	39 2d       	mov	r19, r9
    dab8:	4a 2d       	mov	r20, r10
    daba:	5b 2d       	mov	r21, r11
    dabc:	6c 2d       	mov	r22, r12
    dabe:	7d 2d       	mov	r23, r13
    dac0:	8e 2d       	mov	r24, r14
    dac2:	9f 2d       	mov	r25, r15
    dac4:	02 e0       	ldi	r16, 0x02	; 2
    dac6:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    daca:	2b 8b       	std	Y+19, r18	; 0x13
    dacc:	3c 8b       	std	Y+20, r19	; 0x14
    dace:	4d 8b       	std	Y+21, r20	; 0x15
    dad0:	5e 8b       	std	Y+22, r21	; 0x16
    dad2:	6f 8b       	std	Y+23, r22	; 0x17
    dad4:	78 8f       	std	Y+24, r23	; 0x18
    dad6:	89 8f       	std	Y+25, r24	; 0x19
    dad8:	9a 8f       	std	Y+26, r25	; 0x1a
    dada:	28 2d       	mov	r18, r8
    dadc:	39 2d       	mov	r19, r9
    dade:	4a 2d       	mov	r20, r10
    dae0:	5b 2d       	mov	r21, r11
    dae2:	6c 2d       	mov	r22, r12
    dae4:	7d 2d       	mov	r23, r13
    dae6:	8e 2d       	mov	r24, r14
    dae8:	9f 2d       	mov	r25, r15
    daea:	ab 88       	ldd	r10, Y+19	; 0x13
    daec:	bc 88       	ldd	r11, Y+20	; 0x14
    daee:	cd 88       	ldd	r12, Y+21	; 0x15
    daf0:	de 88       	ldd	r13, Y+22	; 0x16
    daf2:	ef 88       	ldd	r14, Y+23	; 0x17
    daf4:	f8 8c       	ldd	r15, Y+24	; 0x18
    daf6:	09 8d       	ldd	r16, Y+25	; 0x19
    daf8:	1a 8d       	ldd	r17, Y+26	; 0x1a
    dafa:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    dafe:	82 2e       	mov	r8, r18
    db00:	93 2e       	mov	r9, r19
    db02:	a4 2e       	mov	r10, r20
    db04:	b5 2e       	mov	r11, r21
    db06:	c6 2e       	mov	r12, r22
    db08:	d7 2e       	mov	r13, r23
    db0a:	e8 2e       	mov	r14, r24
    db0c:	f9 2e       	mov	r15, r25
    db0e:	28 2d       	mov	r18, r8
    db10:	39 2d       	mov	r19, r9
    db12:	4a 2d       	mov	r20, r10
    db14:	5b 2d       	mov	r21, r11
    db16:	6c 2d       	mov	r22, r12
    db18:	7d 2d       	mov	r23, r13
    db1a:	8e 2d       	mov	r24, r14
    db1c:	9f 2d       	mov	r25, r15
    db1e:	02 e0       	ldi	r16, 0x02	; 2
    db20:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    db24:	2b 8f       	std	Y+27, r18	; 0x1b
    db26:	3c 8f       	std	Y+28, r19	; 0x1c
    db28:	4d 8f       	std	Y+29, r20	; 0x1d
    db2a:	5e 8f       	std	Y+30, r21	; 0x1e
    db2c:	6f 8f       	std	Y+31, r22	; 0x1f
    db2e:	78 a3       	std	Y+32, r23	; 0x20
    db30:	89 a3       	std	Y+33, r24	; 0x21
    db32:	9a a3       	std	Y+34, r25	; 0x22
    db34:	28 2d       	mov	r18, r8
    db36:	39 2d       	mov	r19, r9
    db38:	4a 2d       	mov	r20, r10
    db3a:	5b 2d       	mov	r21, r11
    db3c:	6c 2d       	mov	r22, r12
    db3e:	7d 2d       	mov	r23, r13
    db40:	8e 2d       	mov	r24, r14
    db42:	9f 2d       	mov	r25, r15
    db44:	ab 8c       	ldd	r10, Y+27	; 0x1b
    db46:	bc 8c       	ldd	r11, Y+28	; 0x1c
    db48:	cd 8c       	ldd	r12, Y+29	; 0x1d
    db4a:	de 8c       	ldd	r13, Y+30	; 0x1e
    db4c:	ef 8c       	ldd	r14, Y+31	; 0x1f
    db4e:	f8 a0       	ldd	r15, Y+32	; 0x20
    db50:	09 a1       	ldd	r16, Y+33	; 0x21
    db52:	1a a1       	ldd	r17, Y+34	; 0x22
    db54:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    db58:	22 2e       	mov	r2, r18
    db5a:	33 2e       	mov	r3, r19
    db5c:	44 2e       	mov	r4, r20
    db5e:	55 2e       	mov	r5, r21
    db60:	66 2e       	mov	r6, r22
    db62:	77 2e       	mov	r7, r23
    db64:	88 2e       	mov	r8, r24
    db66:	99 2e       	mov	r9, r25
    db68:	0f 2e       	mov	r0, r31
    db6a:	f6 e0       	ldi	r31, 0x06	; 6
    db6c:	af 2e       	mov	r10, r31
    db6e:	f0 2d       	mov	r31, r0
    db70:	b1 2c       	mov	r11, r1
    db72:	c1 2c       	mov	r12, r1
    db74:	d1 2c       	mov	r13, r1
    db76:	e1 2c       	mov	r14, r1
    db78:	f1 2c       	mov	r15, r1
    db7a:	00 e0       	ldi	r16, 0x00	; 0
    db7c:	10 e0       	ldi	r17, 0x00	; 0
    db7e:	22 2d       	mov	r18, r2
    db80:	33 2d       	mov	r19, r3
    db82:	44 2d       	mov	r20, r4
    db84:	55 2d       	mov	r21, r5
    db86:	66 2d       	mov	r22, r6
    db88:	77 2d       	mov	r23, r7
    db8a:	88 2d       	mov	r24, r8
    db8c:	99 2d       	mov	r25, r9
    db8e:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    db92:	22 2e       	mov	r2, r18
    db94:	33 2e       	mov	r3, r19
    db96:	44 2e       	mov	r4, r20
    db98:	55 2e       	mov	r5, r21
    db9a:	66 2e       	mov	r6, r22
    db9c:	77 2e       	mov	r7, r23
    db9e:	88 2e       	mov	r8, r24
    dba0:	99 2e       	mov	r9, r25
    dba2:	a2 2c       	mov	r10, r2
    dba4:	b3 2c       	mov	r11, r3
    dba6:	c4 2c       	mov	r12, r4
    dba8:	d5 2c       	mov	r13, r5
    dbaa:	e6 2c       	mov	r14, r6
    dbac:	f7 2c       	mov	r15, r7
    dbae:	08 2d       	mov	r16, r8
    dbb0:	19 2d       	mov	r17, r9
    dbb2:	2a 2d       	mov	r18, r10
    dbb4:	3b 2d       	mov	r19, r11
    dbb6:	4c 2d       	mov	r20, r12
    dbb8:	5d 2d       	mov	r21, r13
    dbba:	6e 2d       	mov	r22, r14
    dbbc:	7f 2d       	mov	r23, r15
    dbbe:	80 2f       	mov	r24, r16
    dbc0:	91 2f       	mov	r25, r17
    dbc2:	29 51       	subi	r18, 0x19	; 25
    dbc4:	3c 4f       	sbci	r19, 0xFC	; 252
    dbc6:	4f 4f       	sbci	r20, 0xFF	; 255
    dbc8:	5f 4f       	sbci	r21, 0xFF	; 255
    dbca:	6f 4f       	sbci	r22, 0xFF	; 255
    dbcc:	7f 4f       	sbci	r23, 0xFF	; 255
    dbce:	8f 4f       	sbci	r24, 0xFF	; 255
    dbd0:	9f 4f       	sbci	r25, 0xFF	; 255
    dbd2:	a2 2e       	mov	r10, r18
    dbd4:	b3 2e       	mov	r11, r19
    dbd6:	c4 2e       	mov	r12, r20
    dbd8:	d5 2e       	mov	r13, r21
    dbda:	e6 2e       	mov	r14, r22
    dbdc:	f7 2e       	mov	r15, r23
    dbde:	08 2f       	mov	r16, r24
    dbe0:	19 2f       	mov	r17, r25
    dbe2:	2a 2d       	mov	r18, r10
    dbe4:	3b 2d       	mov	r19, r11
    dbe6:	4c 2d       	mov	r20, r12
    dbe8:	5d 2d       	mov	r21, r13
    dbea:	6e 2d       	mov	r22, r14
    dbec:	7f 2d       	mov	r23, r15
    dbee:	80 2f       	mov	r24, r16
    dbf0:	91 2f       	mov	r25, r17
    dbf2:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    dbf6:	dc 01       	movw	r26, r24
    dbf8:	cb 01       	movw	r24, r22
    dbfa:	20 e0       	ldi	r18, 0x00	; 0
    dbfc:	30 e0       	ldi	r19, 0x00	; 0
    dbfe:	4a e7       	ldi	r20, 0x7A	; 122
    dc00:	54 e4       	ldi	r21, 0x44	; 68
    dc02:	bc 01       	movw	r22, r24
    dc04:	cd 01       	movw	r24, r26
    dc06:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    dc0a:	dc 01       	movw	r26, r24
    dc0c:	cb 01       	movw	r24, r22
    dc0e:	bc 01       	movw	r22, r24
    dc10:	cd 01       	movw	r24, r26
    dc12:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    dc16:	a2 2e       	mov	r10, r18
    dc18:	b3 2e       	mov	r11, r19
    dc1a:	c4 2e       	mov	r12, r20
    dc1c:	d5 2e       	mov	r13, r21
    dc1e:	e6 2e       	mov	r14, r22
    dc20:	f7 2e       	mov	r15, r23
    dc22:	08 2f       	mov	r16, r24
    dc24:	19 2f       	mov	r17, r25
    dc26:	d6 01       	movw	r26, r12
    dc28:	c5 01       	movw	r24, r10
    dc2a:	bc 01       	movw	r22, r24
    dc2c:	cd 01       	movw	r24, r26
    dc2e:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    dc32:	89 81       	ldd	r24, Y+1	; 0x01
    dc34:	81 50       	subi	r24, 0x01	; 1
    dc36:	89 83       	std	Y+1, r24	; 0x01
    dc38:	89 81       	ldd	r24, Y+1	; 0x01
    dc3a:	88 23       	and	r24, r24
    dc3c:	09 f0       	breq	.+2      	; 0xdc40 <twi1_gyro_get_mean_values+0x388>
    dc3e:	5e ce       	rjmp	.-836    	; 0xd8fc <twi1_gyro_get_mean_values+0x44>
    dc40:	8d 81       	ldd	r24, Y+5	; 0x05
    dc42:	9e 81       	ldd	r25, Y+6	; 0x06
    dc44:	fc 01       	movw	r30, r24
    dc46:	80 81       	ld	r24, Z
    dc48:	91 81       	ldd	r25, Z+1	; 0x01
    dc4a:	a2 81       	ldd	r26, Z+2	; 0x02
    dc4c:	b3 81       	ldd	r27, Z+3	; 0x03
    dc4e:	2b 81       	ldd	r18, Y+3	; 0x03
    dc50:	22 2f       	mov	r18, r18
    dc52:	30 e0       	ldi	r19, 0x00	; 0
    dc54:	40 e0       	ldi	r20, 0x00	; 0
    dc56:	50 e0       	ldi	r21, 0x00	; 0
    dc58:	bc 01       	movw	r22, r24
    dc5a:	cd 01       	movw	r24, r26
    dc5c:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
    dc60:	da 01       	movw	r26, r20
    dc62:	c9 01       	movw	r24, r18
    dc64:	2d 81       	ldd	r18, Y+5	; 0x05
    dc66:	3e 81       	ldd	r19, Y+6	; 0x06
    dc68:	f9 01       	movw	r30, r18
    dc6a:	80 83       	st	Z, r24
    dc6c:	91 83       	std	Z+1, r25	; 0x01
    dc6e:	a2 83       	std	Z+2, r26	; 0x02
    dc70:	b3 83       	std	Z+3, r27	; 0x03
    dc72:	8f 81       	ldd	r24, Y+7	; 0x07
    dc74:	98 85       	ldd	r25, Y+8	; 0x08
    dc76:	fc 01       	movw	r30, r24
    dc78:	80 81       	ld	r24, Z
    dc7a:	91 81       	ldd	r25, Z+1	; 0x01
    dc7c:	a2 81       	ldd	r26, Z+2	; 0x02
    dc7e:	b3 81       	ldd	r27, Z+3	; 0x03
    dc80:	2b 81       	ldd	r18, Y+3	; 0x03
    dc82:	22 2f       	mov	r18, r18
    dc84:	30 e0       	ldi	r19, 0x00	; 0
    dc86:	40 e0       	ldi	r20, 0x00	; 0
    dc88:	50 e0       	ldi	r21, 0x00	; 0
    dc8a:	bc 01       	movw	r22, r24
    dc8c:	cd 01       	movw	r24, r26
    dc8e:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
    dc92:	da 01       	movw	r26, r20
    dc94:	c9 01       	movw	r24, r18
    dc96:	2f 81       	ldd	r18, Y+7	; 0x07
    dc98:	38 85       	ldd	r19, Y+8	; 0x08
    dc9a:	f9 01       	movw	r30, r18
    dc9c:	80 83       	st	Z, r24
    dc9e:	91 83       	std	Z+1, r25	; 0x01
    dca0:	a2 83       	std	Z+2, r26	; 0x02
    dca2:	b3 83       	std	Z+3, r27	; 0x03
    dca4:	89 85       	ldd	r24, Y+9	; 0x09
    dca6:	9a 85       	ldd	r25, Y+10	; 0x0a
    dca8:	fc 01       	movw	r30, r24
    dcaa:	80 81       	ld	r24, Z
    dcac:	91 81       	ldd	r25, Z+1	; 0x01
    dcae:	a2 81       	ldd	r26, Z+2	; 0x02
    dcb0:	b3 81       	ldd	r27, Z+3	; 0x03
    dcb2:	2b 81       	ldd	r18, Y+3	; 0x03
    dcb4:	22 2f       	mov	r18, r18
    dcb6:	30 e0       	ldi	r19, 0x00	; 0
    dcb8:	40 e0       	ldi	r20, 0x00	; 0
    dcba:	50 e0       	ldi	r21, 0x00	; 0
    dcbc:	bc 01       	movw	r22, r24
    dcbe:	cd 01       	movw	r24, r26
    dcc0:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
    dcc4:	da 01       	movw	r26, r20
    dcc6:	c9 01       	movw	r24, r18
    dcc8:	29 85       	ldd	r18, Y+9	; 0x09
    dcca:	3a 85       	ldd	r19, Y+10	; 0x0a
    dccc:	f9 01       	movw	r30, r18
    dcce:	80 83       	st	Z, r24
    dcd0:	91 83       	std	Z+1, r25	; 0x01
    dcd2:	a2 83       	std	Z+2, r26	; 0x02
    dcd4:	b3 83       	std	Z+3, r27	; 0x03
    dcd6:	00 00       	nop
    dcd8:	a2 96       	adiw	r28, 0x22	; 34
    dcda:	cd bf       	out	0x3d, r28	; 61
    dcdc:	de bf       	out	0x3e, r29	; 62
    dcde:	df 91       	pop	r29
    dce0:	cf 91       	pop	r28
    dce2:	1f 91       	pop	r17
    dce4:	0f 91       	pop	r16
    dce6:	ff 90       	pop	r15
    dce8:	ef 90       	pop	r14
    dcea:	df 90       	pop	r13
    dcec:	cf 90       	pop	r12
    dcee:	bf 90       	pop	r11
    dcf0:	af 90       	pop	r10
    dcf2:	9f 90       	pop	r9
    dcf4:	8f 90       	pop	r8
    dcf6:	7f 90       	pop	r7
    dcf8:	6f 90       	pop	r6
    dcfa:	5f 90       	pop	r5
    dcfc:	4f 90       	pop	r4
    dcfe:	3f 90       	pop	r3
    dd00:	2f 90       	pop	r2
    dd02:	08 95       	ret

0000dd04 <twi1_gyro_gyro_offset_set>:
    dd04:	cf 93       	push	r28
    dd06:	df 93       	push	r29
    dd08:	cd b7       	in	r28, 0x3d	; 61
    dd0a:	de b7       	in	r29, 0x3e	; 62
    dd0c:	88 e6       	ldi	r24, 0x68	; 104
    dd0e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dd12:	83 e1       	ldi	r24, 0x13	; 19
    dd14:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dd18:	81 e0       	ldi	r24, 0x01	; 1
    dd1a:	90 e0       	ldi	r25, 0x00	; 0
    dd1c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dd20:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dd24:	80 91 37 28 	lds	r24, 0x2837	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
    dd28:	90 91 38 28 	lds	r25, 0x2838	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
    dd2c:	89 2f       	mov	r24, r25
    dd2e:	99 0f       	add	r25, r25
    dd30:	99 0b       	sbc	r25, r25
    dd32:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    dd36:	80 91 37 28 	lds	r24, 0x2837	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
    dd3a:	90 91 38 28 	lds	r25, 0x2838	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
    dd3e:	80 93 3a 2b 	sts	0x2B3A, r24	; 0x802b3a <g_twi1_m_data+0x1>
    dd42:	80 91 39 28 	lds	r24, 0x2839	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
    dd46:	90 91 3a 28 	lds	r25, 0x283A	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
    dd4a:	89 2f       	mov	r24, r25
    dd4c:	99 0f       	add	r25, r25
    dd4e:	99 0b       	sbc	r25, r25
    dd50:	80 93 3b 2b 	sts	0x2B3B, r24	; 0x802b3b <g_twi1_m_data+0x2>
    dd54:	80 91 39 28 	lds	r24, 0x2839	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
    dd58:	90 91 3a 28 	lds	r25, 0x283A	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
    dd5c:	80 93 3c 2b 	sts	0x2B3C, r24	; 0x802b3c <g_twi1_m_data+0x3>
    dd60:	80 91 3b 28 	lds	r24, 0x283B	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
    dd64:	90 91 3c 28 	lds	r25, 0x283C	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>
    dd68:	89 2f       	mov	r24, r25
    dd6a:	99 0f       	add	r25, r25
    dd6c:	99 0b       	sbc	r25, r25
    dd6e:	80 93 3d 2b 	sts	0x2B3D, r24	; 0x802b3d <g_twi1_m_data+0x4>
    dd72:	80 91 3b 28 	lds	r24, 0x283B	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
    dd76:	90 91 3c 28 	lds	r25, 0x283C	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>
    dd7a:	80 93 3e 2b 	sts	0x2B3E, r24	; 0x802b3e <g_twi1_m_data+0x5>
    dd7e:	86 e0       	ldi	r24, 0x06	; 6
    dd80:	90 e0       	ldi	r25, 0x00	; 0
    dd82:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dd86:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dd8a:	6a e1       	ldi	r22, 0x1A	; 26
    dd8c:	70 e2       	ldi	r23, 0x20	; 32
    dd8e:	80 ea       	ldi	r24, 0xA0	; 160
    dd90:	94 e0       	ldi	r25, 0x04	; 4
    dd92:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    dd96:	df 91       	pop	r29
    dd98:	cf 91       	pop	r28
    dd9a:	08 95       	ret

0000dd9c <twi1_gyro_accel_offset_set>:
    dd9c:	cf 93       	push	r28
    dd9e:	df 93       	push	r29
    dda0:	1f 92       	push	r1
    dda2:	cd b7       	in	r28, 0x3d	; 61
    dda4:	de b7       	in	r29, 0x3e	; 62
    dda6:	88 e6       	ldi	r24, 0x68	; 104
    dda8:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    ddac:	87 e7       	ldi	r24, 0x77	; 119
    ddae:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    ddb2:	81 e0       	ldi	r24, 0x01	; 1
    ddb4:	90 e0       	ldi	r25, 0x00	; 0
    ddb6:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    ddba:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    ddbe:	80 91 1f 28 	lds	r24, 0x281F	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
    ddc2:	90 91 20 28 	lds	r25, 0x2820	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
    ddc6:	80 78       	andi	r24, 0x80	; 128
    ddc8:	9f 77       	andi	r25, 0x7F	; 127
    ddca:	88 0f       	add	r24, r24
    ddcc:	89 2f       	mov	r24, r25
    ddce:	88 1f       	adc	r24, r24
    ddd0:	99 0b       	sbc	r25, r25
    ddd2:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    ddd6:	80 91 1f 28 	lds	r24, 0x281F	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
    ddda:	90 91 20 28 	lds	r25, 0x2820	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
    ddde:	88 0f       	add	r24, r24
    dde0:	80 93 3a 2b 	sts	0x2B3A, r24	; 0x802b3a <g_twi1_m_data+0x1>
    dde4:	82 e0       	ldi	r24, 0x02	; 2
    dde6:	90 e0       	ldi	r25, 0x00	; 0
    dde8:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    ddec:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    ddf0:	6a e1       	ldi	r22, 0x1A	; 26
    ddf2:	70 e2       	ldi	r23, 0x20	; 32
    ddf4:	80 ea       	ldi	r24, 0xA0	; 160
    ddf6:	94 e0       	ldi	r25, 0x04	; 4
    ddf8:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    ddfc:	89 83       	std	Y+1, r24	; 0x01
    ddfe:	89 81       	ldd	r24, Y+1	; 0x01
    de00:	88 23       	and	r24, r24
    de02:	09 f0       	breq	.+2      	; 0xde06 <twi1_gyro_accel_offset_set+0x6a>
    de04:	3e c0       	rjmp	.+124    	; 0xde82 <twi1_gyro_accel_offset_set+0xe6>
    de06:	8a e7       	ldi	r24, 0x7A	; 122
    de08:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    de0c:	80 91 21 28 	lds	r24, 0x2821	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
    de10:	90 91 22 28 	lds	r25, 0x2822	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
    de14:	80 78       	andi	r24, 0x80	; 128
    de16:	9f 77       	andi	r25, 0x7F	; 127
    de18:	88 0f       	add	r24, r24
    de1a:	89 2f       	mov	r24, r25
    de1c:	88 1f       	adc	r24, r24
    de1e:	99 0b       	sbc	r25, r25
    de20:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    de24:	80 91 21 28 	lds	r24, 0x2821	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
    de28:	90 91 22 28 	lds	r25, 0x2822	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
    de2c:	88 0f       	add	r24, r24
    de2e:	80 93 3a 2b 	sts	0x2B3A, r24	; 0x802b3a <g_twi1_m_data+0x1>
    de32:	6a e1       	ldi	r22, 0x1A	; 26
    de34:	70 e2       	ldi	r23, 0x20	; 32
    de36:	80 ea       	ldi	r24, 0xA0	; 160
    de38:	94 e0       	ldi	r25, 0x04	; 4
    de3a:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    de3e:	89 83       	std	Y+1, r24	; 0x01
    de40:	89 81       	ldd	r24, Y+1	; 0x01
    de42:	88 23       	and	r24, r24
    de44:	01 f5       	brne	.+64     	; 0xde86 <twi1_gyro_accel_offset_set+0xea>
    de46:	8d e7       	ldi	r24, 0x7D	; 125
    de48:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    de4c:	80 91 23 28 	lds	r24, 0x2823	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
    de50:	90 91 24 28 	lds	r25, 0x2824	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
    de54:	80 78       	andi	r24, 0x80	; 128
    de56:	9f 77       	andi	r25, 0x7F	; 127
    de58:	88 0f       	add	r24, r24
    de5a:	89 2f       	mov	r24, r25
    de5c:	88 1f       	adc	r24, r24
    de5e:	99 0b       	sbc	r25, r25
    de60:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    de64:	80 91 23 28 	lds	r24, 0x2823	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
    de68:	90 91 24 28 	lds	r25, 0x2824	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
    de6c:	88 0f       	add	r24, r24
    de6e:	80 93 3a 2b 	sts	0x2B3A, r24	; 0x802b3a <g_twi1_m_data+0x1>
    de72:	6a e1       	ldi	r22, 0x1A	; 26
    de74:	70 e2       	ldi	r23, 0x20	; 32
    de76:	80 ea       	ldi	r24, 0xA0	; 160
    de78:	94 e0       	ldi	r25, 0x04	; 4
    de7a:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    de7e:	89 83       	std	Y+1, r24	; 0x01
    de80:	03 c0       	rjmp	.+6      	; 0xde88 <twi1_gyro_accel_offset_set+0xec>
    de82:	00 00       	nop
    de84:	01 c0       	rjmp	.+2      	; 0xde88 <twi1_gyro_accel_offset_set+0xec>
    de86:	00 00       	nop
    de88:	89 81       	ldd	r24, Y+1	; 0x01
    de8a:	0f 90       	pop	r0
    de8c:	df 91       	pop	r29
    de8e:	cf 91       	pop	r28
    de90:	08 95       	ret

0000de92 <init_twi1_gyro>:
    de92:	2f 92       	push	r2
    de94:	3f 92       	push	r3
    de96:	4f 92       	push	r4
    de98:	5f 92       	push	r5
    de9a:	6f 92       	push	r6
    de9c:	7f 92       	push	r7
    de9e:	8f 92       	push	r8
    dea0:	9f 92       	push	r9
    dea2:	af 92       	push	r10
    dea4:	bf 92       	push	r11
    dea6:	cf 92       	push	r12
    dea8:	df 92       	push	r13
    deaa:	ef 92       	push	r14
    deac:	ff 92       	push	r15
    deae:	0f 93       	push	r16
    deb0:	1f 93       	push	r17
    deb2:	cf 93       	push	r28
    deb4:	df 93       	push	r29
    deb6:	cd b7       	in	r28, 0x3d	; 61
    deb8:	de b7       	in	r29, 0x3e	; 62
    deba:	c3 54       	subi	r28, 0x43	; 67
    debc:	d1 09       	sbc	r29, r1
    debe:	cd bf       	out	0x3d, r28	; 61
    dec0:	de bf       	out	0x3e, r29	; 62
    dec2:	1f 92       	push	r1
    dec4:	8c e0       	ldi	r24, 0x0C	; 12
    dec6:	8f 93       	push	r24
    dec8:	1f 92       	push	r1
    deca:	88 e6       	ldi	r24, 0x68	; 104
    decc:	8f 93       	push	r24
    dece:	8e e1       	ldi	r24, 0x1E	; 30
    ded0:	9a e3       	ldi	r25, 0x3A	; 58
    ded2:	89 2f       	mov	r24, r25
    ded4:	8f 93       	push	r24
    ded6:	8e e1       	ldi	r24, 0x1E	; 30
    ded8:	9a e3       	ldi	r25, 0x3A	; 58
    deda:	8f 93       	push	r24
    dedc:	1f 92       	push	r1
    dede:	80 e8       	ldi	r24, 0x80	; 128
    dee0:	8f 93       	push	r24
    dee2:	89 eb       	ldi	r24, 0xB9	; 185
    dee4:	9a e2       	ldi	r25, 0x2A	; 42
    dee6:	89 2f       	mov	r24, r25
    dee8:	8f 93       	push	r24
    deea:	89 eb       	ldi	r24, 0xB9	; 185
    deec:	9a e2       	ldi	r25, 0x2A	; 42
    deee:	8f 93       	push	r24
    def0:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    def4:	2d b7       	in	r18, 0x3d	; 61
    def6:	3e b7       	in	r19, 0x3e	; 62
    def8:	26 5f       	subi	r18, 0xF6	; 246
    defa:	3f 4f       	sbci	r19, 0xFF	; 255
    defc:	cd bf       	out	0x3d, r28	; 61
    defe:	de bf       	out	0x3e, r29	; 62
    df00:	8a 83       	std	Y+2, r24	; 0x02
    df02:	9b 83       	std	Y+3, r25	; 0x03
    df04:	8a 81       	ldd	r24, Y+2	; 0x02
    df06:	9b 81       	ldd	r25, Y+3	; 0x03
    df08:	81 38       	cpi	r24, 0x81	; 129
    df0a:	91 05       	cpc	r25, r1
    df0c:	10 f0       	brcs	.+4      	; 0xdf12 <init_twi1_gyro+0x80>
    df0e:	80 e8       	ldi	r24, 0x80	; 128
    df10:	90 e0       	ldi	r25, 0x00	; 0
    df12:	40 e0       	ldi	r20, 0x00	; 0
    df14:	68 2f       	mov	r22, r24
    df16:	89 eb       	ldi	r24, 0xB9	; 185
    df18:	9a e2       	ldi	r25, 0x2A	; 42
    df1a:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    df1e:	10 92 10 28 	sts	0x2810, r1	; 0x802810 <g_twi1_gyro_1_version>
    df22:	10 92 4b 28 	sts	0x284B, r1	; 0x80284b <g_twi1_gyro_2_version>
    df26:	88 e6       	ldi	r24, 0x68	; 104
    df28:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    df2c:	8b e6       	ldi	r24, 0x6B	; 107
    df2e:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    df32:	81 e0       	ldi	r24, 0x01	; 1
    df34:	90 e0       	ldi	r25, 0x00	; 0
    df36:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    df3a:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    df3e:	81 e8       	ldi	r24, 0x81	; 129
    df40:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    df44:	81 e0       	ldi	r24, 0x01	; 1
    df46:	90 e0       	ldi	r25, 0x00	; 0
    df48:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    df4c:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    df50:	6a e1       	ldi	r22, 0x1A	; 26
    df52:	70 e2       	ldi	r23, 0x20	; 32
    df54:	80 ea       	ldi	r24, 0xA0	; 160
    df56:	94 e0       	ldi	r25, 0x04	; 4
    df58:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    df5c:	89 83       	std	Y+1, r24	; 0x01
    df5e:	89 81       	ldd	r24, Y+1	; 0x01
    df60:	88 23       	and	r24, r24
    df62:	49 f1       	breq	.+82     	; 0xdfb6 <init_twi1_gyro+0x124>
    df64:	8d e5       	ldi	r24, 0x5D	; 93
    df66:	9a e3       	ldi	r25, 0x3A	; 58
    df68:	89 2f       	mov	r24, r25
    df6a:	8f 93       	push	r24
    df6c:	8d e5       	ldi	r24, 0x5D	; 93
    df6e:	9a e3       	ldi	r25, 0x3A	; 58
    df70:	8f 93       	push	r24
    df72:	1f 92       	push	r1
    df74:	80 e8       	ldi	r24, 0x80	; 128
    df76:	8f 93       	push	r24
    df78:	89 eb       	ldi	r24, 0xB9	; 185
    df7a:	9a e2       	ldi	r25, 0x2A	; 42
    df7c:	89 2f       	mov	r24, r25
    df7e:	8f 93       	push	r24
    df80:	89 eb       	ldi	r24, 0xB9	; 185
    df82:	9a e2       	ldi	r25, 0x2A	; 42
    df84:	8f 93       	push	r24
    df86:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    df8a:	0f 90       	pop	r0
    df8c:	0f 90       	pop	r0
    df8e:	0f 90       	pop	r0
    df90:	0f 90       	pop	r0
    df92:	0f 90       	pop	r0
    df94:	0f 90       	pop	r0
    df96:	8a 83       	std	Y+2, r24	; 0x02
    df98:	9b 83       	std	Y+3, r25	; 0x03
    df9a:	8a 81       	ldd	r24, Y+2	; 0x02
    df9c:	9b 81       	ldd	r25, Y+3	; 0x03
    df9e:	81 38       	cpi	r24, 0x81	; 129
    dfa0:	91 05       	cpc	r25, r1
    dfa2:	10 f0       	brcs	.+4      	; 0xdfa8 <init_twi1_gyro+0x116>
    dfa4:	80 e8       	ldi	r24, 0x80	; 128
    dfa6:	90 e0       	ldi	r25, 0x00	; 0
    dfa8:	40 e0       	ldi	r20, 0x00	; 0
    dfaa:	68 2f       	mov	r22, r24
    dfac:	89 eb       	ldi	r24, 0xB9	; 185
    dfae:	9a e2       	ldi	r25, 0x2A	; 42
    dfb0:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    dfb4:	5e c5       	rjmp	.+2748   	; 0xea72 <init_twi1_gyro+0xbe0>
    dfb6:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    dfba:	dc 01       	movw	r26, r24
    dfbc:	cb 01       	movw	r24, r22
    dfbe:	9c 01       	movw	r18, r24
    dfc0:	ad 01       	movw	r20, r26
    dfc2:	60 e0       	ldi	r22, 0x00	; 0
    dfc4:	70 e0       	ldi	r23, 0x00	; 0
    dfc6:	cb 01       	movw	r24, r22
    dfc8:	82 2e       	mov	r8, r18
    dfca:	93 2e       	mov	r9, r19
    dfcc:	a4 2e       	mov	r10, r20
    dfce:	b5 2e       	mov	r11, r21
    dfd0:	c6 2e       	mov	r12, r22
    dfd2:	d7 2e       	mov	r13, r23
    dfd4:	e8 2e       	mov	r14, r24
    dfd6:	f9 2e       	mov	r15, r25
    dfd8:	28 2d       	mov	r18, r8
    dfda:	39 2d       	mov	r19, r9
    dfdc:	4a 2d       	mov	r20, r10
    dfde:	5b 2d       	mov	r21, r11
    dfe0:	6c 2d       	mov	r22, r12
    dfe2:	7d 2d       	mov	r23, r13
    dfe4:	8e 2d       	mov	r24, r14
    dfe6:	9f 2d       	mov	r25, r15
    dfe8:	01 e0       	ldi	r16, 0x01	; 1
    dfea:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    dfee:	2c 83       	std	Y+4, r18	; 0x04
    dff0:	3d 83       	std	Y+5, r19	; 0x05
    dff2:	4e 83       	std	Y+6, r20	; 0x06
    dff4:	5f 83       	std	Y+7, r21	; 0x07
    dff6:	68 87       	std	Y+8, r22	; 0x08
    dff8:	79 87       	std	Y+9, r23	; 0x09
    dffa:	8a 87       	std	Y+10, r24	; 0x0a
    dffc:	9b 87       	std	Y+11, r25	; 0x0b
    dffe:	8c 80       	ldd	r8, Y+4	; 0x04
    e000:	9d 80       	ldd	r9, Y+5	; 0x05
    e002:	ae 80       	ldd	r10, Y+6	; 0x06
    e004:	bf 80       	ldd	r11, Y+7	; 0x07
    e006:	c8 84       	ldd	r12, Y+8	; 0x08
    e008:	d9 84       	ldd	r13, Y+9	; 0x09
    e00a:	ea 84       	ldd	r14, Y+10	; 0x0a
    e00c:	fb 84       	ldd	r15, Y+11	; 0x0b
    e00e:	28 2d       	mov	r18, r8
    e010:	39 2d       	mov	r19, r9
    e012:	4a 2d       	mov	r20, r10
    e014:	5b 2d       	mov	r21, r11
    e016:	6c 2d       	mov	r22, r12
    e018:	7d 2d       	mov	r23, r13
    e01a:	8e 2d       	mov	r24, r14
    e01c:	9f 2d       	mov	r25, r15
    e01e:	02 e0       	ldi	r16, 0x02	; 2
    e020:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    e024:	2c 87       	std	Y+12, r18	; 0x0c
    e026:	3d 87       	std	Y+13, r19	; 0x0d
    e028:	4e 87       	std	Y+14, r20	; 0x0e
    e02a:	5f 87       	std	Y+15, r21	; 0x0f
    e02c:	68 8b       	std	Y+16, r22	; 0x10
    e02e:	79 8b       	std	Y+17, r23	; 0x11
    e030:	8a 8b       	std	Y+18, r24	; 0x12
    e032:	9b 8b       	std	Y+19, r25	; 0x13
    e034:	28 2d       	mov	r18, r8
    e036:	39 2d       	mov	r19, r9
    e038:	4a 2d       	mov	r20, r10
    e03a:	5b 2d       	mov	r21, r11
    e03c:	6c 2d       	mov	r22, r12
    e03e:	7d 2d       	mov	r23, r13
    e040:	8e 2d       	mov	r24, r14
    e042:	9f 2d       	mov	r25, r15
    e044:	ac 84       	ldd	r10, Y+12	; 0x0c
    e046:	bd 84       	ldd	r11, Y+13	; 0x0d
    e048:	ce 84       	ldd	r12, Y+14	; 0x0e
    e04a:	df 84       	ldd	r13, Y+15	; 0x0f
    e04c:	e8 88       	ldd	r14, Y+16	; 0x10
    e04e:	f9 88       	ldd	r15, Y+17	; 0x11
    e050:	0a 89       	ldd	r16, Y+18	; 0x12
    e052:	1b 89       	ldd	r17, Y+19	; 0x13
    e054:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    e058:	22 2e       	mov	r2, r18
    e05a:	33 2e       	mov	r3, r19
    e05c:	44 2e       	mov	r4, r20
    e05e:	55 2e       	mov	r5, r21
    e060:	66 2e       	mov	r6, r22
    e062:	77 2e       	mov	r7, r23
    e064:	88 2e       	mov	r8, r24
    e066:	99 2e       	mov	r9, r25
    e068:	0f 2e       	mov	r0, r31
    e06a:	f6 e0       	ldi	r31, 0x06	; 6
    e06c:	af 2e       	mov	r10, r31
    e06e:	f0 2d       	mov	r31, r0
    e070:	b1 2c       	mov	r11, r1
    e072:	c1 2c       	mov	r12, r1
    e074:	d1 2c       	mov	r13, r1
    e076:	e1 2c       	mov	r14, r1
    e078:	f1 2c       	mov	r15, r1
    e07a:	00 e0       	ldi	r16, 0x00	; 0
    e07c:	10 e0       	ldi	r17, 0x00	; 0
    e07e:	22 2d       	mov	r18, r2
    e080:	33 2d       	mov	r19, r3
    e082:	44 2d       	mov	r20, r4
    e084:	55 2d       	mov	r21, r5
    e086:	66 2d       	mov	r22, r6
    e088:	77 2d       	mov	r23, r7
    e08a:	88 2d       	mov	r24, r8
    e08c:	99 2d       	mov	r25, r9
    e08e:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    e092:	22 2e       	mov	r2, r18
    e094:	33 2e       	mov	r3, r19
    e096:	44 2e       	mov	r4, r20
    e098:	55 2e       	mov	r5, r21
    e09a:	66 2e       	mov	r6, r22
    e09c:	77 2e       	mov	r7, r23
    e09e:	88 2e       	mov	r8, r24
    e0a0:	99 2e       	mov	r9, r25
    e0a2:	a2 2c       	mov	r10, r2
    e0a4:	b3 2c       	mov	r11, r3
    e0a6:	c4 2c       	mov	r12, r4
    e0a8:	d5 2c       	mov	r13, r5
    e0aa:	e6 2c       	mov	r14, r6
    e0ac:	f7 2c       	mov	r15, r7
    e0ae:	08 2d       	mov	r16, r8
    e0b0:	19 2d       	mov	r17, r9
    e0b2:	2a 2d       	mov	r18, r10
    e0b4:	3b 2d       	mov	r19, r11
    e0b6:	4c 2d       	mov	r20, r12
    e0b8:	5d 2d       	mov	r21, r13
    e0ba:	6e 2d       	mov	r22, r14
    e0bc:	7f 2d       	mov	r23, r15
    e0be:	80 2f       	mov	r24, r16
    e0c0:	91 2f       	mov	r25, r17
    e0c2:	29 51       	subi	r18, 0x19	; 25
    e0c4:	3c 4f       	sbci	r19, 0xFC	; 252
    e0c6:	4f 4f       	sbci	r20, 0xFF	; 255
    e0c8:	5f 4f       	sbci	r21, 0xFF	; 255
    e0ca:	6f 4f       	sbci	r22, 0xFF	; 255
    e0cc:	7f 4f       	sbci	r23, 0xFF	; 255
    e0ce:	8f 4f       	sbci	r24, 0xFF	; 255
    e0d0:	9f 4f       	sbci	r25, 0xFF	; 255
    e0d2:	a2 2e       	mov	r10, r18
    e0d4:	b3 2e       	mov	r11, r19
    e0d6:	c4 2e       	mov	r12, r20
    e0d8:	d5 2e       	mov	r13, r21
    e0da:	e6 2e       	mov	r14, r22
    e0dc:	f7 2e       	mov	r15, r23
    e0de:	08 2f       	mov	r16, r24
    e0e0:	19 2f       	mov	r17, r25
    e0e2:	2a 2d       	mov	r18, r10
    e0e4:	3b 2d       	mov	r19, r11
    e0e6:	4c 2d       	mov	r20, r12
    e0e8:	5d 2d       	mov	r21, r13
    e0ea:	6e 2d       	mov	r22, r14
    e0ec:	7f 2d       	mov	r23, r15
    e0ee:	80 2f       	mov	r24, r16
    e0f0:	91 2f       	mov	r25, r17
    e0f2:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    e0f6:	dc 01       	movw	r26, r24
    e0f8:	cb 01       	movw	r24, r22
    e0fa:	20 e0       	ldi	r18, 0x00	; 0
    e0fc:	30 e0       	ldi	r19, 0x00	; 0
    e0fe:	4a e7       	ldi	r20, 0x7A	; 122
    e100:	54 e4       	ldi	r21, 0x44	; 68
    e102:	bc 01       	movw	r22, r24
    e104:	cd 01       	movw	r24, r26
    e106:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    e10a:	dc 01       	movw	r26, r24
    e10c:	cb 01       	movw	r24, r22
    e10e:	bc 01       	movw	r22, r24
    e110:	cd 01       	movw	r24, r26
    e112:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    e116:	a2 2e       	mov	r10, r18
    e118:	b3 2e       	mov	r11, r19
    e11a:	c4 2e       	mov	r12, r20
    e11c:	d5 2e       	mov	r13, r21
    e11e:	e6 2e       	mov	r14, r22
    e120:	f7 2e       	mov	r15, r23
    e122:	08 2f       	mov	r16, r24
    e124:	19 2f       	mov	r17, r25
    e126:	d6 01       	movw	r26, r12
    e128:	c5 01       	movw	r24, r10
    e12a:	bc 01       	movw	r22, r24
    e12c:	cd 01       	movw	r24, r26
    e12e:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    e132:	88 e6       	ldi	r24, 0x68	; 104
    e134:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e138:	85 e7       	ldi	r24, 0x75	; 117
    e13a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e13e:	81 e0       	ldi	r24, 0x01	; 1
    e140:	90 e0       	ldi	r25, 0x00	; 0
    e142:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e146:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e14a:	81 e0       	ldi	r24, 0x01	; 1
    e14c:	90 e0       	ldi	r25, 0x00	; 0
    e14e:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e152:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e156:	6a e1       	ldi	r22, 0x1A	; 26
    e158:	70 e2       	ldi	r23, 0x20	; 32
    e15a:	80 ea       	ldi	r24, 0xA0	; 160
    e15c:	94 e0       	ldi	r25, 0x04	; 4
    e15e:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
    e162:	89 83       	std	Y+1, r24	; 0x01
    e164:	89 81       	ldd	r24, Y+1	; 0x01
    e166:	88 23       	and	r24, r24
    e168:	09 f0       	breq	.+2      	; 0xe16c <init_twi1_gyro+0x2da>
    e16a:	66 c4       	rjmp	.+2252   	; 0xea38 <init_twi1_gyro+0xba6>
    e16c:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
    e170:	80 93 10 28 	sts	0x2810, r24	; 0x802810 <g_twi1_gyro_1_version>
    e174:	88 e6       	ldi	r24, 0x68	; 104
    e176:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e17a:	87 e3       	ldi	r24, 0x37	; 55
    e17c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e180:	81 e0       	ldi	r24, 0x01	; 1
    e182:	90 e0       	ldi	r25, 0x00	; 0
    e184:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e188:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e18c:	82 e0       	ldi	r24, 0x02	; 2
    e18e:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    e192:	81 e0       	ldi	r24, 0x01	; 1
    e194:	90 e0       	ldi	r25, 0x00	; 0
    e196:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e19a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e19e:	6a e1       	ldi	r22, 0x1A	; 26
    e1a0:	70 e2       	ldi	r23, 0x20	; 32
    e1a2:	80 ea       	ldi	r24, 0xA0	; 160
    e1a4:	94 e0       	ldi	r25, 0x04	; 4
    e1a6:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    e1aa:	89 83       	std	Y+1, r24	; 0x01
    e1ac:	89 81       	ldd	r24, Y+1	; 0x01
    e1ae:	88 23       	and	r24, r24
    e1b0:	09 f0       	breq	.+2      	; 0xe1b4 <init_twi1_gyro+0x322>
    e1b2:	44 c4       	rjmp	.+2184   	; 0xea3c <init_twi1_gyro+0xbaa>
    e1b4:	8c e0       	ldi	r24, 0x0C	; 12
    e1b6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e1ba:	8b e0       	ldi	r24, 0x0B	; 11
    e1bc:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e1c0:	81 e0       	ldi	r24, 0x01	; 1
    e1c2:	90 e0       	ldi	r25, 0x00	; 0
    e1c4:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e1c8:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e1cc:	81 e0       	ldi	r24, 0x01	; 1
    e1ce:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    e1d2:	81 e0       	ldi	r24, 0x01	; 1
    e1d4:	90 e0       	ldi	r25, 0x00	; 0
    e1d6:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e1da:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e1de:	6a e1       	ldi	r22, 0x1A	; 26
    e1e0:	70 e2       	ldi	r23, 0x20	; 32
    e1e2:	80 ea       	ldi	r24, 0xA0	; 160
    e1e4:	94 e0       	ldi	r25, 0x04	; 4
    e1e6:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    e1ea:	89 83       	std	Y+1, r24	; 0x01
    e1ec:	89 81       	ldd	r24, Y+1	; 0x01
    e1ee:	88 23       	and	r24, r24
    e1f0:	09 f0       	breq	.+2      	; 0xe1f4 <init_twi1_gyro+0x362>
    e1f2:	26 c4       	rjmp	.+2124   	; 0xea40 <init_twi1_gyro+0xbae>
    e1f4:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    e1f8:	dc 01       	movw	r26, r24
    e1fa:	cb 01       	movw	r24, r22
    e1fc:	9c 01       	movw	r18, r24
    e1fe:	ad 01       	movw	r20, r26
    e200:	60 e0       	ldi	r22, 0x00	; 0
    e202:	70 e0       	ldi	r23, 0x00	; 0
    e204:	cb 01       	movw	r24, r22
    e206:	82 2e       	mov	r8, r18
    e208:	93 2e       	mov	r9, r19
    e20a:	a4 2e       	mov	r10, r20
    e20c:	b5 2e       	mov	r11, r21
    e20e:	c6 2e       	mov	r12, r22
    e210:	d7 2e       	mov	r13, r23
    e212:	e8 2e       	mov	r14, r24
    e214:	f9 2e       	mov	r15, r25
    e216:	28 2d       	mov	r18, r8
    e218:	39 2d       	mov	r19, r9
    e21a:	4a 2d       	mov	r20, r10
    e21c:	5b 2d       	mov	r21, r11
    e21e:	6c 2d       	mov	r22, r12
    e220:	7d 2d       	mov	r23, r13
    e222:	8e 2d       	mov	r24, r14
    e224:	9f 2d       	mov	r25, r15
    e226:	01 e0       	ldi	r16, 0x01	; 1
    e228:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    e22c:	2c 8b       	std	Y+20, r18	; 0x14
    e22e:	3d 8b       	std	Y+21, r19	; 0x15
    e230:	4e 8b       	std	Y+22, r20	; 0x16
    e232:	5f 8b       	std	Y+23, r21	; 0x17
    e234:	68 8f       	std	Y+24, r22	; 0x18
    e236:	79 8f       	std	Y+25, r23	; 0x19
    e238:	8a 8f       	std	Y+26, r24	; 0x1a
    e23a:	9b 8f       	std	Y+27, r25	; 0x1b
    e23c:	8c 88       	ldd	r8, Y+20	; 0x14
    e23e:	9d 88       	ldd	r9, Y+21	; 0x15
    e240:	ae 88       	ldd	r10, Y+22	; 0x16
    e242:	bf 88       	ldd	r11, Y+23	; 0x17
    e244:	c8 8c       	ldd	r12, Y+24	; 0x18
    e246:	d9 8c       	ldd	r13, Y+25	; 0x19
    e248:	ea 8c       	ldd	r14, Y+26	; 0x1a
    e24a:	fb 8c       	ldd	r15, Y+27	; 0x1b
    e24c:	28 2d       	mov	r18, r8
    e24e:	39 2d       	mov	r19, r9
    e250:	4a 2d       	mov	r20, r10
    e252:	5b 2d       	mov	r21, r11
    e254:	6c 2d       	mov	r22, r12
    e256:	7d 2d       	mov	r23, r13
    e258:	8e 2d       	mov	r24, r14
    e25a:	9f 2d       	mov	r25, r15
    e25c:	02 e0       	ldi	r16, 0x02	; 2
    e25e:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    e262:	2c 8f       	std	Y+28, r18	; 0x1c
    e264:	3d 8f       	std	Y+29, r19	; 0x1d
    e266:	4e 8f       	std	Y+30, r20	; 0x1e
    e268:	5f 8f       	std	Y+31, r21	; 0x1f
    e26a:	68 a3       	std	Y+32, r22	; 0x20
    e26c:	79 a3       	std	Y+33, r23	; 0x21
    e26e:	8a a3       	std	Y+34, r24	; 0x22
    e270:	9b a3       	std	Y+35, r25	; 0x23
    e272:	28 2d       	mov	r18, r8
    e274:	39 2d       	mov	r19, r9
    e276:	4a 2d       	mov	r20, r10
    e278:	5b 2d       	mov	r21, r11
    e27a:	6c 2d       	mov	r22, r12
    e27c:	7d 2d       	mov	r23, r13
    e27e:	8e 2d       	mov	r24, r14
    e280:	9f 2d       	mov	r25, r15
    e282:	ac 8c       	ldd	r10, Y+28	; 0x1c
    e284:	bd 8c       	ldd	r11, Y+29	; 0x1d
    e286:	ce 8c       	ldd	r12, Y+30	; 0x1e
    e288:	df 8c       	ldd	r13, Y+31	; 0x1f
    e28a:	e8 a0       	ldd	r14, Y+32	; 0x20
    e28c:	f9 a0       	ldd	r15, Y+33	; 0x21
    e28e:	0a a1       	ldd	r16, Y+34	; 0x22
    e290:	1b a1       	ldd	r17, Y+35	; 0x23
    e292:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    e296:	22 2e       	mov	r2, r18
    e298:	33 2e       	mov	r3, r19
    e29a:	44 2e       	mov	r4, r20
    e29c:	55 2e       	mov	r5, r21
    e29e:	66 2e       	mov	r6, r22
    e2a0:	77 2e       	mov	r7, r23
    e2a2:	88 2e       	mov	r8, r24
    e2a4:	99 2e       	mov	r9, r25
    e2a6:	0f 2e       	mov	r0, r31
    e2a8:	f6 e0       	ldi	r31, 0x06	; 6
    e2aa:	af 2e       	mov	r10, r31
    e2ac:	f0 2d       	mov	r31, r0
    e2ae:	b1 2c       	mov	r11, r1
    e2b0:	c1 2c       	mov	r12, r1
    e2b2:	d1 2c       	mov	r13, r1
    e2b4:	e1 2c       	mov	r14, r1
    e2b6:	f1 2c       	mov	r15, r1
    e2b8:	00 e0       	ldi	r16, 0x00	; 0
    e2ba:	10 e0       	ldi	r17, 0x00	; 0
    e2bc:	22 2d       	mov	r18, r2
    e2be:	33 2d       	mov	r19, r3
    e2c0:	44 2d       	mov	r20, r4
    e2c2:	55 2d       	mov	r21, r5
    e2c4:	66 2d       	mov	r22, r6
    e2c6:	77 2d       	mov	r23, r7
    e2c8:	88 2d       	mov	r24, r8
    e2ca:	99 2d       	mov	r25, r9
    e2cc:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    e2d0:	22 2e       	mov	r2, r18
    e2d2:	33 2e       	mov	r3, r19
    e2d4:	44 2e       	mov	r4, r20
    e2d6:	55 2e       	mov	r5, r21
    e2d8:	66 2e       	mov	r6, r22
    e2da:	77 2e       	mov	r7, r23
    e2dc:	88 2e       	mov	r8, r24
    e2de:	99 2e       	mov	r9, r25
    e2e0:	a2 2c       	mov	r10, r2
    e2e2:	b3 2c       	mov	r11, r3
    e2e4:	c4 2c       	mov	r12, r4
    e2e6:	d5 2c       	mov	r13, r5
    e2e8:	e6 2c       	mov	r14, r6
    e2ea:	f7 2c       	mov	r15, r7
    e2ec:	08 2d       	mov	r16, r8
    e2ee:	19 2d       	mov	r17, r9
    e2f0:	2a 2d       	mov	r18, r10
    e2f2:	3b 2d       	mov	r19, r11
    e2f4:	4c 2d       	mov	r20, r12
    e2f6:	5d 2d       	mov	r21, r13
    e2f8:	6e 2d       	mov	r22, r14
    e2fa:	7f 2d       	mov	r23, r15
    e2fc:	80 2f       	mov	r24, r16
    e2fe:	91 2f       	mov	r25, r17
    e300:	29 51       	subi	r18, 0x19	; 25
    e302:	3c 4f       	sbci	r19, 0xFC	; 252
    e304:	4f 4f       	sbci	r20, 0xFF	; 255
    e306:	5f 4f       	sbci	r21, 0xFF	; 255
    e308:	6f 4f       	sbci	r22, 0xFF	; 255
    e30a:	7f 4f       	sbci	r23, 0xFF	; 255
    e30c:	8f 4f       	sbci	r24, 0xFF	; 255
    e30e:	9f 4f       	sbci	r25, 0xFF	; 255
    e310:	a2 2e       	mov	r10, r18
    e312:	b3 2e       	mov	r11, r19
    e314:	c4 2e       	mov	r12, r20
    e316:	d5 2e       	mov	r13, r21
    e318:	e6 2e       	mov	r14, r22
    e31a:	f7 2e       	mov	r15, r23
    e31c:	08 2f       	mov	r16, r24
    e31e:	19 2f       	mov	r17, r25
    e320:	2a 2d       	mov	r18, r10
    e322:	3b 2d       	mov	r19, r11
    e324:	4c 2d       	mov	r20, r12
    e326:	5d 2d       	mov	r21, r13
    e328:	6e 2d       	mov	r22, r14
    e32a:	7f 2d       	mov	r23, r15
    e32c:	80 2f       	mov	r24, r16
    e32e:	91 2f       	mov	r25, r17
    e330:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    e334:	dc 01       	movw	r26, r24
    e336:	cb 01       	movw	r24, r22
    e338:	20 e0       	ldi	r18, 0x00	; 0
    e33a:	30 e0       	ldi	r19, 0x00	; 0
    e33c:	4a e7       	ldi	r20, 0x7A	; 122
    e33e:	54 e4       	ldi	r21, 0x44	; 68
    e340:	bc 01       	movw	r22, r24
    e342:	cd 01       	movw	r24, r26
    e344:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    e348:	dc 01       	movw	r26, r24
    e34a:	cb 01       	movw	r24, r22
    e34c:	bc 01       	movw	r22, r24
    e34e:	cd 01       	movw	r24, r26
    e350:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    e354:	a2 2e       	mov	r10, r18
    e356:	b3 2e       	mov	r11, r19
    e358:	c4 2e       	mov	r12, r20
    e35a:	d5 2e       	mov	r13, r21
    e35c:	e6 2e       	mov	r14, r22
    e35e:	f7 2e       	mov	r15, r23
    e360:	08 2f       	mov	r16, r24
    e362:	19 2f       	mov	r17, r25
    e364:	d6 01       	movw	r26, r12
    e366:	c5 01       	movw	r24, r10
    e368:	bc 01       	movw	r22, r24
    e36a:	cd 01       	movw	r24, r26
    e36c:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    e370:	8c e0       	ldi	r24, 0x0C	; 12
    e372:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e376:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    e37a:	81 e0       	ldi	r24, 0x01	; 1
    e37c:	90 e0       	ldi	r25, 0x00	; 0
    e37e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e382:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e386:	81 e0       	ldi	r24, 0x01	; 1
    e388:	90 e0       	ldi	r25, 0x00	; 0
    e38a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e38e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e392:	6a e1       	ldi	r22, 0x1A	; 26
    e394:	70 e2       	ldi	r23, 0x20	; 32
    e396:	80 ea       	ldi	r24, 0xA0	; 160
    e398:	94 e0       	ldi	r25, 0x04	; 4
    e39a:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
    e39e:	89 83       	std	Y+1, r24	; 0x01
    e3a0:	89 81       	ldd	r24, Y+1	; 0x01
    e3a2:	88 23       	and	r24, r24
    e3a4:	09 f0       	breq	.+2      	; 0xe3a8 <init_twi1_gyro+0x516>
    e3a6:	4e c3       	rjmp	.+1692   	; 0xea44 <init_twi1_gyro+0xbb2>
    e3a8:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
    e3ac:	80 93 4b 28 	sts	0x284B, r24	; 0x80284b <g_twi1_gyro_2_version>
    e3b0:	80 91 4b 28 	lds	r24, 0x284B	; 0x80284b <g_twi1_gyro_2_version>
    e3b4:	28 2f       	mov	r18, r24
    e3b6:	30 e0       	ldi	r19, 0x00	; 0
    e3b8:	80 91 10 28 	lds	r24, 0x2810	; 0x802810 <g_twi1_gyro_1_version>
    e3bc:	88 2f       	mov	r24, r24
    e3be:	90 e0       	ldi	r25, 0x00	; 0
    e3c0:	43 2f       	mov	r20, r19
    e3c2:	4f 93       	push	r20
    e3c4:	2f 93       	push	r18
    e3c6:	29 2f       	mov	r18, r25
    e3c8:	2f 93       	push	r18
    e3ca:	8f 93       	push	r24
    e3cc:	89 e9       	ldi	r24, 0x99	; 153
    e3ce:	9a e3       	ldi	r25, 0x3A	; 58
    e3d0:	89 2f       	mov	r24, r25
    e3d2:	8f 93       	push	r24
    e3d4:	89 e9       	ldi	r24, 0x99	; 153
    e3d6:	9a e3       	ldi	r25, 0x3A	; 58
    e3d8:	8f 93       	push	r24
    e3da:	1f 92       	push	r1
    e3dc:	80 e8       	ldi	r24, 0x80	; 128
    e3de:	8f 93       	push	r24
    e3e0:	89 eb       	ldi	r24, 0xB9	; 185
    e3e2:	9a e2       	ldi	r25, 0x2A	; 42
    e3e4:	89 2f       	mov	r24, r25
    e3e6:	8f 93       	push	r24
    e3e8:	89 eb       	ldi	r24, 0xB9	; 185
    e3ea:	9a e2       	ldi	r25, 0x2A	; 42
    e3ec:	8f 93       	push	r24
    e3ee:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    e3f2:	2d b7       	in	r18, 0x3d	; 61
    e3f4:	3e b7       	in	r19, 0x3e	; 62
    e3f6:	26 5f       	subi	r18, 0xF6	; 246
    e3f8:	3f 4f       	sbci	r19, 0xFF	; 255
    e3fa:	cd bf       	out	0x3d, r28	; 61
    e3fc:	de bf       	out	0x3e, r29	; 62
    e3fe:	8a 83       	std	Y+2, r24	; 0x02
    e400:	9b 83       	std	Y+3, r25	; 0x03
    e402:	8a 81       	ldd	r24, Y+2	; 0x02
    e404:	9b 81       	ldd	r25, Y+3	; 0x03
    e406:	81 38       	cpi	r24, 0x81	; 129
    e408:	91 05       	cpc	r25, r1
    e40a:	10 f0       	brcs	.+4      	; 0xe410 <init_twi1_gyro+0x57e>
    e40c:	80 e8       	ldi	r24, 0x80	; 128
    e40e:	90 e0       	ldi	r25, 0x00	; 0
    e410:	40 e0       	ldi	r20, 0x00	; 0
    e412:	68 2f       	mov	r22, r24
    e414:	89 eb       	ldi	r24, 0xB9	; 185
    e416:	9a e2       	ldi	r25, 0x2A	; 42
    e418:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    e41c:	8c e0       	ldi	r24, 0x0C	; 12
    e41e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e422:	8a e0       	ldi	r24, 0x0A	; 10
    e424:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e428:	81 e0       	ldi	r24, 0x01	; 1
    e42a:	90 e0       	ldi	r25, 0x00	; 0
    e42c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e430:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e434:	8f e1       	ldi	r24, 0x1F	; 31
    e436:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    e43a:	81 e0       	ldi	r24, 0x01	; 1
    e43c:	90 e0       	ldi	r25, 0x00	; 0
    e43e:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e442:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e446:	6a e1       	ldi	r22, 0x1A	; 26
    e448:	70 e2       	ldi	r23, 0x20	; 32
    e44a:	80 ea       	ldi	r24, 0xA0	; 160
    e44c:	94 e0       	ldi	r25, 0x04	; 4
    e44e:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    e452:	89 83       	std	Y+1, r24	; 0x01
    e454:	89 81       	ldd	r24, Y+1	; 0x01
    e456:	88 23       	and	r24, r24
    e458:	09 f0       	breq	.+2      	; 0xe45c <init_twi1_gyro+0x5ca>
    e45a:	f6 c2       	rjmp	.+1516   	; 0xea48 <init_twi1_gyro+0xbb6>
    e45c:	8c e0       	ldi	r24, 0x0C	; 12
    e45e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e462:	80 e1       	ldi	r24, 0x10	; 16
    e464:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e468:	81 e0       	ldi	r24, 0x01	; 1
    e46a:	90 e0       	ldi	r25, 0x00	; 0
    e46c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e470:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e474:	83 e0       	ldi	r24, 0x03	; 3
    e476:	90 e0       	ldi	r25, 0x00	; 0
    e478:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e47c:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e480:	6a e1       	ldi	r22, 0x1A	; 26
    e482:	70 e2       	ldi	r23, 0x20	; 32
    e484:	80 ea       	ldi	r24, 0xA0	; 160
    e486:	94 e0       	ldi	r25, 0x04	; 4
    e488:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
    e48c:	89 83       	std	Y+1, r24	; 0x01
    e48e:	89 81       	ldd	r24, Y+1	; 0x01
    e490:	88 23       	and	r24, r24
    e492:	09 f0       	breq	.+2      	; 0xe496 <init_twi1_gyro+0x604>
    e494:	db c2       	rjmp	.+1462   	; 0xea4c <init_twi1_gyro+0xbba>
    e496:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
    e49a:	80 93 4c 28 	sts	0x284C, r24	; 0x80284c <g_twi1_gyro_2_asax>
    e49e:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x1>
    e4a2:	80 93 4d 28 	sts	0x284D, r24	; 0x80284d <g_twi1_gyro_2_asay>
    e4a6:	80 91 3b 2b 	lds	r24, 0x2B3B	; 0x802b3b <g_twi1_m_data+0x2>
    e4aa:	80 93 4e 28 	sts	0x284E, r24	; 0x80284e <g_twi1_gyro_2_asaz>
    e4ae:	8c e0       	ldi	r24, 0x0C	; 12
    e4b0:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e4b4:	8a e0       	ldi	r24, 0x0A	; 10
    e4b6:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e4ba:	81 e0       	ldi	r24, 0x01	; 1
    e4bc:	90 e0       	ldi	r25, 0x00	; 0
    e4be:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e4c2:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e4c6:	80 e1       	ldi	r24, 0x10	; 16
    e4c8:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    e4cc:	81 e0       	ldi	r24, 0x01	; 1
    e4ce:	90 e0       	ldi	r25, 0x00	; 0
    e4d0:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e4d4:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e4d8:	6a e1       	ldi	r22, 0x1A	; 26
    e4da:	70 e2       	ldi	r23, 0x20	; 32
    e4dc:	80 ea       	ldi	r24, 0xA0	; 160
    e4de:	94 e0       	ldi	r25, 0x04	; 4
    e4e0:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    e4e4:	89 83       	std	Y+1, r24	; 0x01
    e4e6:	89 81       	ldd	r24, Y+1	; 0x01
    e4e8:	88 23       	and	r24, r24
    e4ea:	09 f0       	breq	.+2      	; 0xe4ee <init_twi1_gyro+0x65c>
    e4ec:	b1 c2       	rjmp	.+1378   	; 0xea50 <init_twi1_gyro+0xbbe>
    e4ee:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    e4f2:	dc 01       	movw	r26, r24
    e4f4:	cb 01       	movw	r24, r22
    e4f6:	9c 01       	movw	r18, r24
    e4f8:	ad 01       	movw	r20, r26
    e4fa:	60 e0       	ldi	r22, 0x00	; 0
    e4fc:	70 e0       	ldi	r23, 0x00	; 0
    e4fe:	cb 01       	movw	r24, r22
    e500:	82 2e       	mov	r8, r18
    e502:	93 2e       	mov	r9, r19
    e504:	a4 2e       	mov	r10, r20
    e506:	b5 2e       	mov	r11, r21
    e508:	c6 2e       	mov	r12, r22
    e50a:	d7 2e       	mov	r13, r23
    e50c:	e8 2e       	mov	r14, r24
    e50e:	f9 2e       	mov	r15, r25
    e510:	28 2d       	mov	r18, r8
    e512:	39 2d       	mov	r19, r9
    e514:	4a 2d       	mov	r20, r10
    e516:	5b 2d       	mov	r21, r11
    e518:	6c 2d       	mov	r22, r12
    e51a:	7d 2d       	mov	r23, r13
    e51c:	8e 2d       	mov	r24, r14
    e51e:	9f 2d       	mov	r25, r15
    e520:	01 e0       	ldi	r16, 0x01	; 1
    e522:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    e526:	2c a3       	std	Y+36, r18	; 0x24
    e528:	3d a3       	std	Y+37, r19	; 0x25
    e52a:	4e a3       	std	Y+38, r20	; 0x26
    e52c:	5f a3       	std	Y+39, r21	; 0x27
    e52e:	68 a7       	std	Y+40, r22	; 0x28
    e530:	79 a7       	std	Y+41, r23	; 0x29
    e532:	8a a7       	std	Y+42, r24	; 0x2a
    e534:	9b a7       	std	Y+43, r25	; 0x2b
    e536:	8c a0       	ldd	r8, Y+36	; 0x24
    e538:	9d a0       	ldd	r9, Y+37	; 0x25
    e53a:	ae a0       	ldd	r10, Y+38	; 0x26
    e53c:	bf a0       	ldd	r11, Y+39	; 0x27
    e53e:	c8 a4       	ldd	r12, Y+40	; 0x28
    e540:	d9 a4       	ldd	r13, Y+41	; 0x29
    e542:	ea a4       	ldd	r14, Y+42	; 0x2a
    e544:	fb a4       	ldd	r15, Y+43	; 0x2b
    e546:	28 2d       	mov	r18, r8
    e548:	39 2d       	mov	r19, r9
    e54a:	4a 2d       	mov	r20, r10
    e54c:	5b 2d       	mov	r21, r11
    e54e:	6c 2d       	mov	r22, r12
    e550:	7d 2d       	mov	r23, r13
    e552:	8e 2d       	mov	r24, r14
    e554:	9f 2d       	mov	r25, r15
    e556:	02 e0       	ldi	r16, 0x02	; 2
    e558:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    e55c:	2c a7       	std	Y+44, r18	; 0x2c
    e55e:	3d a7       	std	Y+45, r19	; 0x2d
    e560:	4e a7       	std	Y+46, r20	; 0x2e
    e562:	5f a7       	std	Y+47, r21	; 0x2f
    e564:	68 ab       	std	Y+48, r22	; 0x30
    e566:	79 ab       	std	Y+49, r23	; 0x31
    e568:	8a ab       	std	Y+50, r24	; 0x32
    e56a:	9b ab       	std	Y+51, r25	; 0x33
    e56c:	28 2d       	mov	r18, r8
    e56e:	39 2d       	mov	r19, r9
    e570:	4a 2d       	mov	r20, r10
    e572:	5b 2d       	mov	r21, r11
    e574:	6c 2d       	mov	r22, r12
    e576:	7d 2d       	mov	r23, r13
    e578:	8e 2d       	mov	r24, r14
    e57a:	9f 2d       	mov	r25, r15
    e57c:	ac a4       	ldd	r10, Y+44	; 0x2c
    e57e:	bd a4       	ldd	r11, Y+45	; 0x2d
    e580:	ce a4       	ldd	r12, Y+46	; 0x2e
    e582:	df a4       	ldd	r13, Y+47	; 0x2f
    e584:	e8 a8       	ldd	r14, Y+48	; 0x30
    e586:	f9 a8       	ldd	r15, Y+49	; 0x31
    e588:	0a a9       	ldd	r16, Y+50	; 0x32
    e58a:	1b a9       	ldd	r17, Y+51	; 0x33
    e58c:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    e590:	22 2e       	mov	r2, r18
    e592:	33 2e       	mov	r3, r19
    e594:	44 2e       	mov	r4, r20
    e596:	55 2e       	mov	r5, r21
    e598:	66 2e       	mov	r6, r22
    e59a:	77 2e       	mov	r7, r23
    e59c:	88 2e       	mov	r8, r24
    e59e:	99 2e       	mov	r9, r25
    e5a0:	0f 2e       	mov	r0, r31
    e5a2:	f6 e0       	ldi	r31, 0x06	; 6
    e5a4:	af 2e       	mov	r10, r31
    e5a6:	f0 2d       	mov	r31, r0
    e5a8:	b1 2c       	mov	r11, r1
    e5aa:	c1 2c       	mov	r12, r1
    e5ac:	d1 2c       	mov	r13, r1
    e5ae:	e1 2c       	mov	r14, r1
    e5b0:	f1 2c       	mov	r15, r1
    e5b2:	00 e0       	ldi	r16, 0x00	; 0
    e5b4:	10 e0       	ldi	r17, 0x00	; 0
    e5b6:	22 2d       	mov	r18, r2
    e5b8:	33 2d       	mov	r19, r3
    e5ba:	44 2d       	mov	r20, r4
    e5bc:	55 2d       	mov	r21, r5
    e5be:	66 2d       	mov	r22, r6
    e5c0:	77 2d       	mov	r23, r7
    e5c2:	88 2d       	mov	r24, r8
    e5c4:	99 2d       	mov	r25, r9
    e5c6:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    e5ca:	22 2e       	mov	r2, r18
    e5cc:	33 2e       	mov	r3, r19
    e5ce:	44 2e       	mov	r4, r20
    e5d0:	55 2e       	mov	r5, r21
    e5d2:	66 2e       	mov	r6, r22
    e5d4:	77 2e       	mov	r7, r23
    e5d6:	88 2e       	mov	r8, r24
    e5d8:	99 2e       	mov	r9, r25
    e5da:	a2 2c       	mov	r10, r2
    e5dc:	b3 2c       	mov	r11, r3
    e5de:	c4 2c       	mov	r12, r4
    e5e0:	d5 2c       	mov	r13, r5
    e5e2:	e6 2c       	mov	r14, r6
    e5e4:	f7 2c       	mov	r15, r7
    e5e6:	08 2d       	mov	r16, r8
    e5e8:	19 2d       	mov	r17, r9
    e5ea:	2a 2d       	mov	r18, r10
    e5ec:	3b 2d       	mov	r19, r11
    e5ee:	4c 2d       	mov	r20, r12
    e5f0:	5d 2d       	mov	r21, r13
    e5f2:	6e 2d       	mov	r22, r14
    e5f4:	7f 2d       	mov	r23, r15
    e5f6:	80 2f       	mov	r24, r16
    e5f8:	91 2f       	mov	r25, r17
    e5fa:	29 51       	subi	r18, 0x19	; 25
    e5fc:	3c 4f       	sbci	r19, 0xFC	; 252
    e5fe:	4f 4f       	sbci	r20, 0xFF	; 255
    e600:	5f 4f       	sbci	r21, 0xFF	; 255
    e602:	6f 4f       	sbci	r22, 0xFF	; 255
    e604:	7f 4f       	sbci	r23, 0xFF	; 255
    e606:	8f 4f       	sbci	r24, 0xFF	; 255
    e608:	9f 4f       	sbci	r25, 0xFF	; 255
    e60a:	a2 2e       	mov	r10, r18
    e60c:	b3 2e       	mov	r11, r19
    e60e:	c4 2e       	mov	r12, r20
    e610:	d5 2e       	mov	r13, r21
    e612:	e6 2e       	mov	r14, r22
    e614:	f7 2e       	mov	r15, r23
    e616:	08 2f       	mov	r16, r24
    e618:	19 2f       	mov	r17, r25
    e61a:	2a 2d       	mov	r18, r10
    e61c:	3b 2d       	mov	r19, r11
    e61e:	4c 2d       	mov	r20, r12
    e620:	5d 2d       	mov	r21, r13
    e622:	6e 2d       	mov	r22, r14
    e624:	7f 2d       	mov	r23, r15
    e626:	80 2f       	mov	r24, r16
    e628:	91 2f       	mov	r25, r17
    e62a:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    e62e:	dc 01       	movw	r26, r24
    e630:	cb 01       	movw	r24, r22
    e632:	20 e0       	ldi	r18, 0x00	; 0
    e634:	30 e0       	ldi	r19, 0x00	; 0
    e636:	4a e7       	ldi	r20, 0x7A	; 122
    e638:	54 e4       	ldi	r21, 0x44	; 68
    e63a:	bc 01       	movw	r22, r24
    e63c:	cd 01       	movw	r24, r26
    e63e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    e642:	dc 01       	movw	r26, r24
    e644:	cb 01       	movw	r24, r22
    e646:	bc 01       	movw	r22, r24
    e648:	cd 01       	movw	r24, r26
    e64a:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    e64e:	a2 2e       	mov	r10, r18
    e650:	b3 2e       	mov	r11, r19
    e652:	c4 2e       	mov	r12, r20
    e654:	d5 2e       	mov	r13, r21
    e656:	e6 2e       	mov	r14, r22
    e658:	f7 2e       	mov	r15, r23
    e65a:	08 2f       	mov	r16, r24
    e65c:	19 2f       	mov	r17, r25
    e65e:	d6 01       	movw	r26, r12
    e660:	c5 01       	movw	r24, r10
    e662:	bc 01       	movw	r22, r24
    e664:	cd 01       	movw	r24, r26
    e666:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    e66a:	8c e0       	ldi	r24, 0x0C	; 12
    e66c:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e670:	8a e0       	ldi	r24, 0x0A	; 10
    e672:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e676:	81 e0       	ldi	r24, 0x01	; 1
    e678:	90 e0       	ldi	r25, 0x00	; 0
    e67a:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e67e:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e682:	82 e1       	ldi	r24, 0x12	; 18
    e684:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    e688:	81 e0       	ldi	r24, 0x01	; 1
    e68a:	90 e0       	ldi	r25, 0x00	; 0
    e68c:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e690:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e694:	6a e1       	ldi	r22, 0x1A	; 26
    e696:	70 e2       	ldi	r23, 0x20	; 32
    e698:	80 ea       	ldi	r24, 0xA0	; 160
    e69a:	94 e0       	ldi	r25, 0x04	; 4
    e69c:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    e6a0:	89 83       	std	Y+1, r24	; 0x01
    e6a2:	89 81       	ldd	r24, Y+1	; 0x01
    e6a4:	88 23       	and	r24, r24
    e6a6:	09 f0       	breq	.+2      	; 0xe6aa <init_twi1_gyro+0x818>
    e6a8:	d5 c1       	rjmp	.+938    	; 0xea54 <init_twi1_gyro+0xbc2>
    e6aa:	2c db       	rcall	.-2472   	; 0xdd04 <twi1_gyro_gyro_offset_set>
    e6ac:	89 83       	std	Y+1, r24	; 0x01
    e6ae:	89 81       	ldd	r24, Y+1	; 0x01
    e6b0:	88 23       	and	r24, r24
    e6b2:	09 f0       	breq	.+2      	; 0xe6b6 <init_twi1_gyro+0x824>
    e6b4:	d1 c1       	rjmp	.+930    	; 0xea58 <init_twi1_gyro+0xbc6>
    e6b6:	72 db       	rcall	.-2332   	; 0xdd9c <twi1_gyro_accel_offset_set>
    e6b8:	89 83       	std	Y+1, r24	; 0x01
    e6ba:	89 81       	ldd	r24, Y+1	; 0x01
    e6bc:	88 23       	and	r24, r24
    e6be:	09 f0       	breq	.+2      	; 0xe6c2 <init_twi1_gyro+0x830>
    e6c0:	cd c1       	rjmp	.+922    	; 0xea5c <init_twi1_gyro+0xbca>
    e6c2:	88 e6       	ldi	r24, 0x68	; 104
    e6c4:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e6c8:	89 e1       	ldi	r24, 0x19	; 25
    e6ca:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e6ce:	81 e0       	ldi	r24, 0x01	; 1
    e6d0:	90 e0       	ldi	r25, 0x00	; 0
    e6d2:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e6d6:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e6da:	83 e6       	ldi	r24, 0x63	; 99
    e6dc:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    e6e0:	81 e0       	ldi	r24, 0x01	; 1
    e6e2:	90 e0       	ldi	r25, 0x00	; 0
    e6e4:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e6e8:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e6ec:	6a e1       	ldi	r22, 0x1A	; 26
    e6ee:	70 e2       	ldi	r23, 0x20	; 32
    e6f0:	80 ea       	ldi	r24, 0xA0	; 160
    e6f2:	94 e0       	ldi	r25, 0x04	; 4
    e6f4:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    e6f8:	89 83       	std	Y+1, r24	; 0x01
    e6fa:	89 81       	ldd	r24, Y+1	; 0x01
    e6fc:	88 23       	and	r24, r24
    e6fe:	09 f0       	breq	.+2      	; 0xe702 <init_twi1_gyro+0x870>
    e700:	af c1       	rjmp	.+862    	; 0xea60 <init_twi1_gyro+0xbce>
    e702:	88 e6       	ldi	r24, 0x68	; 104
    e704:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e708:	8a e1       	ldi	r24, 0x1A	; 26
    e70a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e70e:	81 e0       	ldi	r24, 0x01	; 1
    e710:	90 e0       	ldi	r25, 0x00	; 0
    e712:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e716:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e71a:	86 e0       	ldi	r24, 0x06	; 6
    e71c:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    e720:	81 e0       	ldi	r24, 0x01	; 1
    e722:	90 e0       	ldi	r25, 0x00	; 0
    e724:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e728:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e72c:	6a e1       	ldi	r22, 0x1A	; 26
    e72e:	70 e2       	ldi	r23, 0x20	; 32
    e730:	80 ea       	ldi	r24, 0xA0	; 160
    e732:	94 e0       	ldi	r25, 0x04	; 4
    e734:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    e738:	89 83       	std	Y+1, r24	; 0x01
    e73a:	89 81       	ldd	r24, Y+1	; 0x01
    e73c:	88 23       	and	r24, r24
    e73e:	09 f0       	breq	.+2      	; 0xe742 <init_twi1_gyro+0x8b0>
    e740:	91 c1       	rjmp	.+802    	; 0xea64 <init_twi1_gyro+0xbd2>
    e742:	88 e6       	ldi	r24, 0x68	; 104
    e744:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e748:	8d e1       	ldi	r24, 0x1D	; 29
    e74a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e74e:	81 e0       	ldi	r24, 0x01	; 1
    e750:	90 e0       	ldi	r25, 0x00	; 0
    e752:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e756:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e75a:	86 e0       	ldi	r24, 0x06	; 6
    e75c:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    e760:	81 e0       	ldi	r24, 0x01	; 1
    e762:	90 e0       	ldi	r25, 0x00	; 0
    e764:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e768:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e76c:	6a e1       	ldi	r22, 0x1A	; 26
    e76e:	70 e2       	ldi	r23, 0x20	; 32
    e770:	80 ea       	ldi	r24, 0xA0	; 160
    e772:	94 e0       	ldi	r25, 0x04	; 4
    e774:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    e778:	89 83       	std	Y+1, r24	; 0x01
    e77a:	89 81       	ldd	r24, Y+1	; 0x01
    e77c:	88 23       	and	r24, r24
    e77e:	09 f0       	breq	.+2      	; 0xe782 <init_twi1_gyro+0x8f0>
    e780:	73 c1       	rjmp	.+742    	; 0xea68 <init_twi1_gyro+0xbd6>
    e782:	88 e6       	ldi	r24, 0x68	; 104
    e784:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e788:	8f e1       	ldi	r24, 0x1F	; 31
    e78a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e78e:	81 e0       	ldi	r24, 0x01	; 1
    e790:	90 e0       	ldi	r25, 0x00	; 0
    e792:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e796:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e79a:	89 e1       	ldi	r24, 0x19	; 25
    e79c:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    e7a0:	81 e0       	ldi	r24, 0x01	; 1
    e7a2:	90 e0       	ldi	r25, 0x00	; 0
    e7a4:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e7a8:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e7ac:	6a e1       	ldi	r22, 0x1A	; 26
    e7ae:	70 e2       	ldi	r23, 0x20	; 32
    e7b0:	80 ea       	ldi	r24, 0xA0	; 160
    e7b2:	94 e0       	ldi	r25, 0x04	; 4
    e7b4:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    e7b8:	89 83       	std	Y+1, r24	; 0x01
    e7ba:	89 81       	ldd	r24, Y+1	; 0x01
    e7bc:	88 23       	and	r24, r24
    e7be:	09 f0       	breq	.+2      	; 0xe7c2 <init_twi1_gyro+0x930>
    e7c0:	55 c1       	rjmp	.+682    	; 0xea6c <init_twi1_gyro+0xbda>
    e7c2:	88 e6       	ldi	r24, 0x68	; 104
    e7c4:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e7c8:	8a e6       	ldi	r24, 0x6A	; 106
    e7ca:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e7ce:	81 e0       	ldi	r24, 0x01	; 1
    e7d0:	90 e0       	ldi	r25, 0x00	; 0
    e7d2:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e7d6:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e7da:	81 e0       	ldi	r24, 0x01	; 1
    e7dc:	80 93 39 2b 	sts	0x2B39, r24	; 0x802b39 <g_twi1_m_data>
    e7e0:	81 e0       	ldi	r24, 0x01	; 1
    e7e2:	90 e0       	ldi	r25, 0x00	; 0
    e7e4:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e7e8:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e7ec:	6a e1       	ldi	r22, 0x1A	; 26
    e7ee:	70 e2       	ldi	r23, 0x20	; 32
    e7f0:	80 ea       	ldi	r24, 0xA0	; 160
    e7f2:	94 e0       	ldi	r25, 0x04	; 4
    e7f4:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    e7f8:	89 83       	std	Y+1, r24	; 0x01
    e7fa:	89 81       	ldd	r24, Y+1	; 0x01
    e7fc:	88 23       	and	r24, r24
    e7fe:	09 f0       	breq	.+2      	; 0xe802 <init_twi1_gyro+0x970>
    e800:	37 c1       	rjmp	.+622    	; 0xea70 <init_twi1_gyro+0xbde>
    e802:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    e806:	dc 01       	movw	r26, r24
    e808:	cb 01       	movw	r24, r22
    e80a:	9c 01       	movw	r18, r24
    e80c:	ad 01       	movw	r20, r26
    e80e:	60 e0       	ldi	r22, 0x00	; 0
    e810:	70 e0       	ldi	r23, 0x00	; 0
    e812:	cb 01       	movw	r24, r22
    e814:	82 2e       	mov	r8, r18
    e816:	93 2e       	mov	r9, r19
    e818:	a4 2e       	mov	r10, r20
    e81a:	b5 2e       	mov	r11, r21
    e81c:	c6 2e       	mov	r12, r22
    e81e:	d7 2e       	mov	r13, r23
    e820:	e8 2e       	mov	r14, r24
    e822:	f9 2e       	mov	r15, r25
    e824:	28 2d       	mov	r18, r8
    e826:	39 2d       	mov	r19, r9
    e828:	4a 2d       	mov	r20, r10
    e82a:	5b 2d       	mov	r21, r11
    e82c:	6c 2d       	mov	r22, r12
    e82e:	7d 2d       	mov	r23, r13
    e830:	8e 2d       	mov	r24, r14
    e832:	9f 2d       	mov	r25, r15
    e834:	01 e0       	ldi	r16, 0x01	; 1
    e836:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    e83a:	2c ab       	std	Y+52, r18	; 0x34
    e83c:	3d ab       	std	Y+53, r19	; 0x35
    e83e:	4e ab       	std	Y+54, r20	; 0x36
    e840:	5f ab       	std	Y+55, r21	; 0x37
    e842:	68 af       	std	Y+56, r22	; 0x38
    e844:	79 af       	std	Y+57, r23	; 0x39
    e846:	8a af       	std	Y+58, r24	; 0x3a
    e848:	9b af       	std	Y+59, r25	; 0x3b
    e84a:	8c a8       	ldd	r8, Y+52	; 0x34
    e84c:	9d a8       	ldd	r9, Y+53	; 0x35
    e84e:	ae a8       	ldd	r10, Y+54	; 0x36
    e850:	bf a8       	ldd	r11, Y+55	; 0x37
    e852:	c8 ac       	ldd	r12, Y+56	; 0x38
    e854:	d9 ac       	ldd	r13, Y+57	; 0x39
    e856:	ea ac       	ldd	r14, Y+58	; 0x3a
    e858:	fb ac       	ldd	r15, Y+59	; 0x3b
    e85a:	28 2d       	mov	r18, r8
    e85c:	39 2d       	mov	r19, r9
    e85e:	4a 2d       	mov	r20, r10
    e860:	5b 2d       	mov	r21, r11
    e862:	6c 2d       	mov	r22, r12
    e864:	7d 2d       	mov	r23, r13
    e866:	8e 2d       	mov	r24, r14
    e868:	9f 2d       	mov	r25, r15
    e86a:	02 e0       	ldi	r16, 0x02	; 2
    e86c:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    e870:	2c af       	std	Y+60, r18	; 0x3c
    e872:	3d af       	std	Y+61, r19	; 0x3d
    e874:	4e af       	std	Y+62, r20	; 0x3e
    e876:	5f af       	std	Y+63, r21	; 0x3f
    e878:	21 96       	adiw	r28, 0x01	; 1
    e87a:	6f af       	std	Y+63, r22	; 0x3f
    e87c:	21 97       	sbiw	r28, 0x01	; 1
    e87e:	22 96       	adiw	r28, 0x02	; 2
    e880:	7f af       	std	Y+63, r23	; 0x3f
    e882:	22 97       	sbiw	r28, 0x02	; 2
    e884:	23 96       	adiw	r28, 0x03	; 3
    e886:	8f af       	std	Y+63, r24	; 0x3f
    e888:	23 97       	sbiw	r28, 0x03	; 3
    e88a:	24 96       	adiw	r28, 0x04	; 4
    e88c:	9f af       	std	Y+63, r25	; 0x3f
    e88e:	24 97       	sbiw	r28, 0x04	; 4
    e890:	28 2d       	mov	r18, r8
    e892:	39 2d       	mov	r19, r9
    e894:	4a 2d       	mov	r20, r10
    e896:	5b 2d       	mov	r21, r11
    e898:	6c 2d       	mov	r22, r12
    e89a:	7d 2d       	mov	r23, r13
    e89c:	8e 2d       	mov	r24, r14
    e89e:	9f 2d       	mov	r25, r15
    e8a0:	ac ac       	ldd	r10, Y+60	; 0x3c
    e8a2:	bd ac       	ldd	r11, Y+61	; 0x3d
    e8a4:	ce ac       	ldd	r12, Y+62	; 0x3e
    e8a6:	df ac       	ldd	r13, Y+63	; 0x3f
    e8a8:	21 96       	adiw	r28, 0x01	; 1
    e8aa:	ef ac       	ldd	r14, Y+63	; 0x3f
    e8ac:	21 97       	sbiw	r28, 0x01	; 1
    e8ae:	22 96       	adiw	r28, 0x02	; 2
    e8b0:	ff ac       	ldd	r15, Y+63	; 0x3f
    e8b2:	22 97       	sbiw	r28, 0x02	; 2
    e8b4:	23 96       	adiw	r28, 0x03	; 3
    e8b6:	0f ad       	ldd	r16, Y+63	; 0x3f
    e8b8:	23 97       	sbiw	r28, 0x03	; 3
    e8ba:	24 96       	adiw	r28, 0x04	; 4
    e8bc:	1f ad       	ldd	r17, Y+63	; 0x3f
    e8be:	24 97       	sbiw	r28, 0x04	; 4
    e8c0:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    e8c4:	22 2e       	mov	r2, r18
    e8c6:	33 2e       	mov	r3, r19
    e8c8:	44 2e       	mov	r4, r20
    e8ca:	55 2e       	mov	r5, r21
    e8cc:	66 2e       	mov	r6, r22
    e8ce:	77 2e       	mov	r7, r23
    e8d0:	88 2e       	mov	r8, r24
    e8d2:	99 2e       	mov	r9, r25
    e8d4:	0f 2e       	mov	r0, r31
    e8d6:	f6 e0       	ldi	r31, 0x06	; 6
    e8d8:	af 2e       	mov	r10, r31
    e8da:	f0 2d       	mov	r31, r0
    e8dc:	b1 2c       	mov	r11, r1
    e8de:	c1 2c       	mov	r12, r1
    e8e0:	d1 2c       	mov	r13, r1
    e8e2:	e1 2c       	mov	r14, r1
    e8e4:	f1 2c       	mov	r15, r1
    e8e6:	00 e0       	ldi	r16, 0x00	; 0
    e8e8:	10 e0       	ldi	r17, 0x00	; 0
    e8ea:	22 2d       	mov	r18, r2
    e8ec:	33 2d       	mov	r19, r3
    e8ee:	44 2d       	mov	r20, r4
    e8f0:	55 2d       	mov	r21, r5
    e8f2:	66 2d       	mov	r22, r6
    e8f4:	77 2d       	mov	r23, r7
    e8f6:	88 2d       	mov	r24, r8
    e8f8:	99 2d       	mov	r25, r9
    e8fa:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    e8fe:	22 2e       	mov	r2, r18
    e900:	33 2e       	mov	r3, r19
    e902:	44 2e       	mov	r4, r20
    e904:	55 2e       	mov	r5, r21
    e906:	66 2e       	mov	r6, r22
    e908:	77 2e       	mov	r7, r23
    e90a:	88 2e       	mov	r8, r24
    e90c:	99 2e       	mov	r9, r25
    e90e:	a2 2c       	mov	r10, r2
    e910:	b3 2c       	mov	r11, r3
    e912:	c4 2c       	mov	r12, r4
    e914:	d5 2c       	mov	r13, r5
    e916:	e6 2c       	mov	r14, r6
    e918:	f7 2c       	mov	r15, r7
    e91a:	08 2d       	mov	r16, r8
    e91c:	19 2d       	mov	r17, r9
    e91e:	2a 2d       	mov	r18, r10
    e920:	3b 2d       	mov	r19, r11
    e922:	4c 2d       	mov	r20, r12
    e924:	5d 2d       	mov	r21, r13
    e926:	6e 2d       	mov	r22, r14
    e928:	7f 2d       	mov	r23, r15
    e92a:	80 2f       	mov	r24, r16
    e92c:	91 2f       	mov	r25, r17
    e92e:	29 51       	subi	r18, 0x19	; 25
    e930:	3c 4f       	sbci	r19, 0xFC	; 252
    e932:	4f 4f       	sbci	r20, 0xFF	; 255
    e934:	5f 4f       	sbci	r21, 0xFF	; 255
    e936:	6f 4f       	sbci	r22, 0xFF	; 255
    e938:	7f 4f       	sbci	r23, 0xFF	; 255
    e93a:	8f 4f       	sbci	r24, 0xFF	; 255
    e93c:	9f 4f       	sbci	r25, 0xFF	; 255
    e93e:	a2 2e       	mov	r10, r18
    e940:	b3 2e       	mov	r11, r19
    e942:	c4 2e       	mov	r12, r20
    e944:	d5 2e       	mov	r13, r21
    e946:	e6 2e       	mov	r14, r22
    e948:	f7 2e       	mov	r15, r23
    e94a:	08 2f       	mov	r16, r24
    e94c:	19 2f       	mov	r17, r25
    e94e:	2a 2d       	mov	r18, r10
    e950:	3b 2d       	mov	r19, r11
    e952:	4c 2d       	mov	r20, r12
    e954:	5d 2d       	mov	r21, r13
    e956:	6e 2d       	mov	r22, r14
    e958:	7f 2d       	mov	r23, r15
    e95a:	80 2f       	mov	r24, r16
    e95c:	91 2f       	mov	r25, r17
    e95e:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    e962:	dc 01       	movw	r26, r24
    e964:	cb 01       	movw	r24, r22
    e966:	20 e0       	ldi	r18, 0x00	; 0
    e968:	30 e0       	ldi	r19, 0x00	; 0
    e96a:	4a e7       	ldi	r20, 0x7A	; 122
    e96c:	54 e4       	ldi	r21, 0x44	; 68
    e96e:	bc 01       	movw	r22, r24
    e970:	cd 01       	movw	r24, r26
    e972:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    e976:	dc 01       	movw	r26, r24
    e978:	cb 01       	movw	r24, r22
    e97a:	bc 01       	movw	r22, r24
    e97c:	cd 01       	movw	r24, r26
    e97e:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    e982:	a2 2e       	mov	r10, r18
    e984:	b3 2e       	mov	r11, r19
    e986:	c4 2e       	mov	r12, r20
    e988:	d5 2e       	mov	r13, r21
    e98a:	e6 2e       	mov	r14, r22
    e98c:	f7 2e       	mov	r15, r23
    e98e:	08 2f       	mov	r16, r24
    e990:	19 2f       	mov	r17, r25
    e992:	d6 01       	movw	r26, r12
    e994:	c5 01       	movw	r24, r10
    e996:	bc 01       	movw	r22, r24
    e998:	cd 01       	movw	r24, r26
    e99a:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    e99e:	81 e0       	ldi	r24, 0x01	; 1
    e9a0:	80 93 0f 28 	sts	0x280F, r24	; 0x80280f <g_twi1_gyro_valid>
    e9a4:	85 e2       	ldi	r24, 0x25	; 37
    e9a6:	9b e3       	ldi	r25, 0x3B	; 59
    e9a8:	89 2f       	mov	r24, r25
    e9aa:	8f 93       	push	r24
    e9ac:	85 e2       	ldi	r24, 0x25	; 37
    e9ae:	9b e3       	ldi	r25, 0x3B	; 59
    e9b0:	8f 93       	push	r24
    e9b2:	1f 92       	push	r1
    e9b4:	80 e8       	ldi	r24, 0x80	; 128
    e9b6:	8f 93       	push	r24
    e9b8:	89 eb       	ldi	r24, 0xB9	; 185
    e9ba:	9a e2       	ldi	r25, 0x2A	; 42
    e9bc:	89 2f       	mov	r24, r25
    e9be:	8f 93       	push	r24
    e9c0:	89 eb       	ldi	r24, 0xB9	; 185
    e9c2:	9a e2       	ldi	r25, 0x2A	; 42
    e9c4:	8f 93       	push	r24
    e9c6:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    e9ca:	0f 90       	pop	r0
    e9cc:	0f 90       	pop	r0
    e9ce:	0f 90       	pop	r0
    e9d0:	0f 90       	pop	r0
    e9d2:	0f 90       	pop	r0
    e9d4:	0f 90       	pop	r0
    e9d6:	8a 83       	std	Y+2, r24	; 0x02
    e9d8:	9b 83       	std	Y+3, r25	; 0x03
    e9da:	49 eb       	ldi	r20, 0xB9	; 185
    e9dc:	5a e2       	ldi	r21, 0x2A	; 42
    e9de:	68 e2       	ldi	r22, 0x28	; 40
    e9e0:	88 e0       	ldi	r24, 0x08	; 8
    e9e2:	0e 94 16 8f 	call	0x11e2c	; 0x11e2c <task_twi2_lcd_str>
    e9e6:	86 ed       	ldi	r24, 0xD6	; 214
    e9e8:	9a e3       	ldi	r25, 0x3A	; 58
    e9ea:	89 2f       	mov	r24, r25
    e9ec:	8f 93       	push	r24
    e9ee:	86 ed       	ldi	r24, 0xD6	; 214
    e9f0:	9a e3       	ldi	r25, 0x3A	; 58
    e9f2:	8f 93       	push	r24
    e9f4:	1f 92       	push	r1
    e9f6:	80 e8       	ldi	r24, 0x80	; 128
    e9f8:	8f 93       	push	r24
    e9fa:	89 eb       	ldi	r24, 0xB9	; 185
    e9fc:	9a e2       	ldi	r25, 0x2A	; 42
    e9fe:	89 2f       	mov	r24, r25
    ea00:	8f 93       	push	r24
    ea02:	89 eb       	ldi	r24, 0xB9	; 185
    ea04:	9a e2       	ldi	r25, 0x2A	; 42
    ea06:	8f 93       	push	r24
    ea08:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    ea0c:	0f 90       	pop	r0
    ea0e:	0f 90       	pop	r0
    ea10:	0f 90       	pop	r0
    ea12:	0f 90       	pop	r0
    ea14:	0f 90       	pop	r0
    ea16:	0f 90       	pop	r0
    ea18:	8a 83       	std	Y+2, r24	; 0x02
    ea1a:	9b 83       	std	Y+3, r25	; 0x03
    ea1c:	8a 81       	ldd	r24, Y+2	; 0x02
    ea1e:	9b 81       	ldd	r25, Y+3	; 0x03
    ea20:	81 38       	cpi	r24, 0x81	; 129
    ea22:	91 05       	cpc	r25, r1
    ea24:	10 f0       	brcs	.+4      	; 0xea2a <init_twi1_gyro+0xb98>
    ea26:	80 e8       	ldi	r24, 0x80	; 128
    ea28:	90 e0       	ldi	r25, 0x00	; 0
    ea2a:	40 e0       	ldi	r20, 0x00	; 0
    ea2c:	68 2f       	mov	r22, r24
    ea2e:	89 eb       	ldi	r24, 0xB9	; 185
    ea30:	9a e2       	ldi	r25, 0x2A	; 42
    ea32:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    ea36:	4c c0       	rjmp	.+152    	; 0xead0 <init_twi1_gyro+0xc3e>
    ea38:	00 00       	nop
    ea3a:	1b c0       	rjmp	.+54     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea3c:	00 00       	nop
    ea3e:	19 c0       	rjmp	.+50     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea40:	00 00       	nop
    ea42:	17 c0       	rjmp	.+46     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea44:	00 00       	nop
    ea46:	15 c0       	rjmp	.+42     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea48:	00 00       	nop
    ea4a:	13 c0       	rjmp	.+38     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea4c:	00 00       	nop
    ea4e:	11 c0       	rjmp	.+34     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea50:	00 00       	nop
    ea52:	0f c0       	rjmp	.+30     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea54:	00 00       	nop
    ea56:	0d c0       	rjmp	.+26     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea58:	00 00       	nop
    ea5a:	0b c0       	rjmp	.+22     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea5c:	00 00       	nop
    ea5e:	09 c0       	rjmp	.+18     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea60:	00 00       	nop
    ea62:	07 c0       	rjmp	.+14     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea64:	00 00       	nop
    ea66:	05 c0       	rjmp	.+10     	; 0xea72 <init_twi1_gyro+0xbe0>
    ea68:	00 00       	nop
    ea6a:	03 c0       	rjmp	.+6      	; 0xea72 <init_twi1_gyro+0xbe0>
    ea6c:	00 00       	nop
    ea6e:	01 c0       	rjmp	.+2      	; 0xea72 <init_twi1_gyro+0xbe0>
    ea70:	00 00       	nop
    ea72:	89 81       	ldd	r24, Y+1	; 0x01
    ea74:	08 2e       	mov	r0, r24
    ea76:	00 0c       	add	r0, r0
    ea78:	99 0b       	sbc	r25, r25
    ea7a:	29 2f       	mov	r18, r25
    ea7c:	2f 93       	push	r18
    ea7e:	8f 93       	push	r24
    ea80:	84 ef       	ldi	r24, 0xF4	; 244
    ea82:	9a e3       	ldi	r25, 0x3A	; 58
    ea84:	89 2f       	mov	r24, r25
    ea86:	8f 93       	push	r24
    ea88:	84 ef       	ldi	r24, 0xF4	; 244
    ea8a:	9a e3       	ldi	r25, 0x3A	; 58
    ea8c:	8f 93       	push	r24
    ea8e:	1f 92       	push	r1
    ea90:	80 e8       	ldi	r24, 0x80	; 128
    ea92:	8f 93       	push	r24
    ea94:	89 eb       	ldi	r24, 0xB9	; 185
    ea96:	9a e2       	ldi	r25, 0x2A	; 42
    ea98:	89 2f       	mov	r24, r25
    ea9a:	8f 93       	push	r24
    ea9c:	89 eb       	ldi	r24, 0xB9	; 185
    ea9e:	9a e2       	ldi	r25, 0x2A	; 42
    eaa0:	8f 93       	push	r24
    eaa2:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    eaa6:	2d b7       	in	r18, 0x3d	; 61
    eaa8:	3e b7       	in	r19, 0x3e	; 62
    eaaa:	28 5f       	subi	r18, 0xF8	; 248
    eaac:	3f 4f       	sbci	r19, 0xFF	; 255
    eaae:	cd bf       	out	0x3d, r28	; 61
    eab0:	de bf       	out	0x3e, r29	; 62
    eab2:	8a 83       	std	Y+2, r24	; 0x02
    eab4:	9b 83       	std	Y+3, r25	; 0x03
    eab6:	8a 81       	ldd	r24, Y+2	; 0x02
    eab8:	9b 81       	ldd	r25, Y+3	; 0x03
    eaba:	81 38       	cpi	r24, 0x81	; 129
    eabc:	91 05       	cpc	r25, r1
    eabe:	10 f0       	brcs	.+4      	; 0xeac4 <init_twi1_gyro+0xc32>
    eac0:	80 e8       	ldi	r24, 0x80	; 128
    eac2:	90 e0       	ldi	r25, 0x00	; 0
    eac4:	40 e0       	ldi	r20, 0x00	; 0
    eac6:	68 2f       	mov	r22, r24
    eac8:	89 eb       	ldi	r24, 0xB9	; 185
    eaca:	9a e2       	ldi	r25, 0x2A	; 42
    eacc:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    ead0:	cd 5b       	subi	r28, 0xBD	; 189
    ead2:	df 4f       	sbci	r29, 0xFF	; 255
    ead4:	cd bf       	out	0x3d, r28	; 61
    ead6:	de bf       	out	0x3e, r29	; 62
    ead8:	df 91       	pop	r29
    eada:	cf 91       	pop	r28
    eadc:	1f 91       	pop	r17
    eade:	0f 91       	pop	r16
    eae0:	ff 90       	pop	r15
    eae2:	ef 90       	pop	r14
    eae4:	df 90       	pop	r13
    eae6:	cf 90       	pop	r12
    eae8:	bf 90       	pop	r11
    eaea:	af 90       	pop	r10
    eaec:	9f 90       	pop	r9
    eaee:	8f 90       	pop	r8
    eaf0:	7f 90       	pop	r7
    eaf2:	6f 90       	pop	r6
    eaf4:	5f 90       	pop	r5
    eaf6:	4f 90       	pop	r4
    eaf8:	3f 90       	pop	r3
    eafa:	2f 90       	pop	r2
    eafc:	08 95       	ret

0000eafe <init_twi1_baro>:
    eafe:	2f 92       	push	r2
    eb00:	3f 92       	push	r3
    eb02:	4f 92       	push	r4
    eb04:	5f 92       	push	r5
    eb06:	6f 92       	push	r6
    eb08:	7f 92       	push	r7
    eb0a:	8f 92       	push	r8
    eb0c:	9f 92       	push	r9
    eb0e:	af 92       	push	r10
    eb10:	bf 92       	push	r11
    eb12:	cf 92       	push	r12
    eb14:	df 92       	push	r13
    eb16:	ef 92       	push	r14
    eb18:	ff 92       	push	r15
    eb1a:	0f 93       	push	r16
    eb1c:	1f 93       	push	r17
    eb1e:	cf 93       	push	r28
    eb20:	df 93       	push	r29
    eb22:	cd b7       	in	r28, 0x3d	; 61
    eb24:	de b7       	in	r29, 0x3e	; 62
    eb26:	2d 97       	sbiw	r28, 0x0d	; 13
    eb28:	cd bf       	out	0x3d, r28	; 61
    eb2a:	de bf       	out	0x3e, r29	; 62
    eb2c:	1f 92       	push	r1
    eb2e:	86 e7       	ldi	r24, 0x76	; 118
    eb30:	8f 93       	push	r24
    eb32:	89 e3       	ldi	r24, 0x39	; 57
    eb34:	9b e3       	ldi	r25, 0x3B	; 59
    eb36:	89 2f       	mov	r24, r25
    eb38:	8f 93       	push	r24
    eb3a:	89 e3       	ldi	r24, 0x39	; 57
    eb3c:	9b e3       	ldi	r25, 0x3B	; 59
    eb3e:	8f 93       	push	r24
    eb40:	1f 92       	push	r1
    eb42:	80 e8       	ldi	r24, 0x80	; 128
    eb44:	8f 93       	push	r24
    eb46:	89 eb       	ldi	r24, 0xB9	; 185
    eb48:	9a e2       	ldi	r25, 0x2A	; 42
    eb4a:	89 2f       	mov	r24, r25
    eb4c:	8f 93       	push	r24
    eb4e:	89 eb       	ldi	r24, 0xB9	; 185
    eb50:	9a e2       	ldi	r25, 0x2A	; 42
    eb52:	8f 93       	push	r24
    eb54:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    eb58:	2d b7       	in	r18, 0x3d	; 61
    eb5a:	3e b7       	in	r19, 0x3e	; 62
    eb5c:	28 5f       	subi	r18, 0xF8	; 248
    eb5e:	3f 4f       	sbci	r19, 0xFF	; 255
    eb60:	cd bf       	out	0x3d, r28	; 61
    eb62:	de bf       	out	0x3e, r29	; 62
    eb64:	8c 83       	std	Y+4, r24	; 0x04
    eb66:	9d 83       	std	Y+5, r25	; 0x05
    eb68:	8c 81       	ldd	r24, Y+4	; 0x04
    eb6a:	9d 81       	ldd	r25, Y+5	; 0x05
    eb6c:	81 38       	cpi	r24, 0x81	; 129
    eb6e:	91 05       	cpc	r25, r1
    eb70:	10 f0       	brcs	.+4      	; 0xeb76 <init_twi1_baro+0x78>
    eb72:	80 e8       	ldi	r24, 0x80	; 128
    eb74:	90 e0       	ldi	r25, 0x00	; 0
    eb76:	40 e0       	ldi	r20, 0x00	; 0
    eb78:	68 2f       	mov	r22, r24
    eb7a:	89 eb       	ldi	r24, 0xB9	; 185
    eb7c:	9a e2       	ldi	r25, 0x2A	; 42
    eb7e:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    eb82:	86 e7       	ldi	r24, 0x76	; 118
    eb84:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    eb88:	8e e1       	ldi	r24, 0x1E	; 30
    eb8a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    eb8e:	81 e0       	ldi	r24, 0x01	; 1
    eb90:	90 e0       	ldi	r25, 0x00	; 0
    eb92:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    eb96:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    eb9a:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    eb9e:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    eba2:	6a e1       	ldi	r22, 0x1A	; 26
    eba4:	70 e2       	ldi	r23, 0x20	; 32
    eba6:	80 ea       	ldi	r24, 0xA0	; 160
    eba8:	94 e0       	ldi	r25, 0x04	; 4
    ebaa:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    ebae:	89 83       	std	Y+1, r24	; 0x01
    ebb0:	89 81       	ldd	r24, Y+1	; 0x01
    ebb2:	88 23       	and	r24, r24
    ebb4:	09 f0       	breq	.+2      	; 0xebb8 <init_twi1_baro+0xba>
    ebb6:	00 c2       	rjmp	.+1024   	; 0xefb8 <init_twi1_baro+0x4ba>
    ebb8:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    ebbc:	dc 01       	movw	r26, r24
    ebbe:	cb 01       	movw	r24, r22
    ebc0:	1c 01       	movw	r2, r24
    ebc2:	2d 01       	movw	r4, r26
    ebc4:	61 2c       	mov	r6, r1
    ebc6:	71 2c       	mov	r7, r1
    ebc8:	43 01       	movw	r8, r6
    ebca:	a2 2c       	mov	r10, r2
    ebcc:	b3 2c       	mov	r11, r3
    ebce:	c4 2c       	mov	r12, r4
    ebd0:	d5 2c       	mov	r13, r5
    ebd2:	e6 2c       	mov	r14, r6
    ebd4:	f7 2c       	mov	r15, r7
    ebd6:	08 2d       	mov	r16, r8
    ebd8:	19 2d       	mov	r17, r9
    ebda:	2a 2d       	mov	r18, r10
    ebdc:	3b 2d       	mov	r19, r11
    ebde:	4c 2d       	mov	r20, r12
    ebe0:	5d 2d       	mov	r21, r13
    ebe2:	6e 2d       	mov	r22, r14
    ebe4:	7f 2d       	mov	r23, r15
    ebe6:	80 2f       	mov	r24, r16
    ebe8:	91 2f       	mov	r25, r17
    ebea:	01 e0       	ldi	r16, 0x01	; 1
    ebec:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    ebf0:	2e 83       	std	Y+6, r18	; 0x06
    ebf2:	3f 83       	std	Y+7, r19	; 0x07
    ebf4:	48 87       	std	Y+8, r20	; 0x08
    ebf6:	59 87       	std	Y+9, r21	; 0x09
    ebf8:	6a 87       	std	Y+10, r22	; 0x0a
    ebfa:	7b 87       	std	Y+11, r23	; 0x0b
    ebfc:	8c 87       	std	Y+12, r24	; 0x0c
    ebfe:	9d 87       	std	Y+13, r25	; 0x0d
    ec00:	ae 80       	ldd	r10, Y+6	; 0x06
    ec02:	bf 80       	ldd	r11, Y+7	; 0x07
    ec04:	c8 84       	ldd	r12, Y+8	; 0x08
    ec06:	d9 84       	ldd	r13, Y+9	; 0x09
    ec08:	ea 84       	ldd	r14, Y+10	; 0x0a
    ec0a:	fb 84       	ldd	r15, Y+11	; 0x0b
    ec0c:	0c 85       	ldd	r16, Y+12	; 0x0c
    ec0e:	1d 85       	ldd	r17, Y+13	; 0x0d
    ec10:	2a 2d       	mov	r18, r10
    ec12:	3b 2d       	mov	r19, r11
    ec14:	4c 2d       	mov	r20, r12
    ec16:	5d 2d       	mov	r21, r13
    ec18:	6e 2d       	mov	r22, r14
    ec1a:	7f 2d       	mov	r23, r15
    ec1c:	80 2f       	mov	r24, r16
    ec1e:	91 2f       	mov	r25, r17
    ec20:	a2 2c       	mov	r10, r2
    ec22:	b3 2c       	mov	r11, r3
    ec24:	c4 2c       	mov	r12, r4
    ec26:	d5 2c       	mov	r13, r5
    ec28:	e6 2c       	mov	r14, r6
    ec2a:	f7 2c       	mov	r15, r7
    ec2c:	08 2d       	mov	r16, r8
    ec2e:	19 2d       	mov	r17, r9
    ec30:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    ec34:	22 2e       	mov	r2, r18
    ec36:	33 2e       	mov	r3, r19
    ec38:	44 2e       	mov	r4, r20
    ec3a:	55 2e       	mov	r5, r21
    ec3c:	66 2e       	mov	r6, r22
    ec3e:	77 2e       	mov	r7, r23
    ec40:	88 2e       	mov	r8, r24
    ec42:	99 2e       	mov	r9, r25
    ec44:	0f 2e       	mov	r0, r31
    ec46:	f6 e0       	ldi	r31, 0x06	; 6
    ec48:	af 2e       	mov	r10, r31
    ec4a:	f0 2d       	mov	r31, r0
    ec4c:	b1 2c       	mov	r11, r1
    ec4e:	c1 2c       	mov	r12, r1
    ec50:	d1 2c       	mov	r13, r1
    ec52:	e1 2c       	mov	r14, r1
    ec54:	f1 2c       	mov	r15, r1
    ec56:	00 e0       	ldi	r16, 0x00	; 0
    ec58:	10 e0       	ldi	r17, 0x00	; 0
    ec5a:	22 2d       	mov	r18, r2
    ec5c:	33 2d       	mov	r19, r3
    ec5e:	44 2d       	mov	r20, r4
    ec60:	55 2d       	mov	r21, r5
    ec62:	66 2d       	mov	r22, r6
    ec64:	77 2d       	mov	r23, r7
    ec66:	88 2d       	mov	r24, r8
    ec68:	99 2d       	mov	r25, r9
    ec6a:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    ec6e:	22 2e       	mov	r2, r18
    ec70:	33 2e       	mov	r3, r19
    ec72:	44 2e       	mov	r4, r20
    ec74:	55 2e       	mov	r5, r21
    ec76:	66 2e       	mov	r6, r22
    ec78:	77 2e       	mov	r7, r23
    ec7a:	88 2e       	mov	r8, r24
    ec7c:	99 2e       	mov	r9, r25
    ec7e:	a2 2c       	mov	r10, r2
    ec80:	b3 2c       	mov	r11, r3
    ec82:	c4 2c       	mov	r12, r4
    ec84:	d5 2c       	mov	r13, r5
    ec86:	e6 2c       	mov	r14, r6
    ec88:	f7 2c       	mov	r15, r7
    ec8a:	08 2d       	mov	r16, r8
    ec8c:	19 2d       	mov	r17, r9
    ec8e:	2a 2d       	mov	r18, r10
    ec90:	3b 2d       	mov	r19, r11
    ec92:	4c 2d       	mov	r20, r12
    ec94:	5d 2d       	mov	r21, r13
    ec96:	6e 2d       	mov	r22, r14
    ec98:	7f 2d       	mov	r23, r15
    ec9a:	80 2f       	mov	r24, r16
    ec9c:	91 2f       	mov	r25, r17
    ec9e:	29 51       	subi	r18, 0x19	; 25
    eca0:	3c 4f       	sbci	r19, 0xFC	; 252
    eca2:	4f 4f       	sbci	r20, 0xFF	; 255
    eca4:	5f 4f       	sbci	r21, 0xFF	; 255
    eca6:	6f 4f       	sbci	r22, 0xFF	; 255
    eca8:	7f 4f       	sbci	r23, 0xFF	; 255
    ecaa:	8f 4f       	sbci	r24, 0xFF	; 255
    ecac:	9f 4f       	sbci	r25, 0xFF	; 255
    ecae:	a2 2e       	mov	r10, r18
    ecb0:	b3 2e       	mov	r11, r19
    ecb2:	c4 2e       	mov	r12, r20
    ecb4:	d5 2e       	mov	r13, r21
    ecb6:	e6 2e       	mov	r14, r22
    ecb8:	f7 2e       	mov	r15, r23
    ecba:	08 2f       	mov	r16, r24
    ecbc:	19 2f       	mov	r17, r25
    ecbe:	2a 2d       	mov	r18, r10
    ecc0:	3b 2d       	mov	r19, r11
    ecc2:	4c 2d       	mov	r20, r12
    ecc4:	5d 2d       	mov	r21, r13
    ecc6:	6e 2d       	mov	r22, r14
    ecc8:	7f 2d       	mov	r23, r15
    ecca:	80 2f       	mov	r24, r16
    eccc:	91 2f       	mov	r25, r17
    ecce:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    ecd2:	dc 01       	movw	r26, r24
    ecd4:	cb 01       	movw	r24, r22
    ecd6:	20 e0       	ldi	r18, 0x00	; 0
    ecd8:	30 e0       	ldi	r19, 0x00	; 0
    ecda:	4a e7       	ldi	r20, 0x7A	; 122
    ecdc:	54 e4       	ldi	r21, 0x44	; 68
    ecde:	bc 01       	movw	r22, r24
    ece0:	cd 01       	movw	r24, r26
    ece2:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    ece6:	dc 01       	movw	r26, r24
    ece8:	cb 01       	movw	r24, r22
    ecea:	bc 01       	movw	r22, r24
    ecec:	cd 01       	movw	r24, r26
    ecee:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    ecf2:	a2 2e       	mov	r10, r18
    ecf4:	b3 2e       	mov	r11, r19
    ecf6:	c4 2e       	mov	r12, r20
    ecf8:	d5 2e       	mov	r13, r21
    ecfa:	e6 2e       	mov	r14, r22
    ecfc:	f7 2e       	mov	r15, r23
    ecfe:	08 2f       	mov	r16, r24
    ed00:	19 2f       	mov	r17, r25
    ed02:	d6 01       	movw	r26, r12
    ed04:	c5 01       	movw	r24, r10
    ed06:	bc 01       	movw	r22, r24
    ed08:	cd 01       	movw	r24, r26
    ed0a:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    ed0e:	86 e7       	ldi	r24, 0x76	; 118
    ed10:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    ed14:	8e ea       	ldi	r24, 0xAE	; 174
    ed16:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    ed1a:	81 e0       	ldi	r24, 0x01	; 1
    ed1c:	90 e0       	ldi	r25, 0x00	; 0
    ed1e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    ed22:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    ed26:	82 e0       	ldi	r24, 0x02	; 2
    ed28:	90 e0       	ldi	r25, 0x00	; 0
    ed2a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    ed2e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    ed32:	6a e1       	ldi	r22, 0x1A	; 26
    ed34:	70 e2       	ldi	r23, 0x20	; 32
    ed36:	80 ea       	ldi	r24, 0xA0	; 160
    ed38:	94 e0       	ldi	r25, 0x04	; 4
    ed3a:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
    ed3e:	89 83       	std	Y+1, r24	; 0x01
    ed40:	89 81       	ldd	r24, Y+1	; 0x01
    ed42:	88 23       	and	r24, r24
    ed44:	79 f1       	breq	.+94     	; 0xeda4 <init_twi1_baro+0x2a6>
    ed46:	89 81       	ldd	r24, Y+1	; 0x01
    ed48:	08 2e       	mov	r0, r24
    ed4a:	00 0c       	add	r0, r0
    ed4c:	99 0b       	sbc	r25, r25
    ed4e:	29 2f       	mov	r18, r25
    ed50:	2f 93       	push	r18
    ed52:	8f 93       	push	r24
    ed54:	86 e7       	ldi	r24, 0x76	; 118
    ed56:	9b e3       	ldi	r25, 0x3B	; 59
    ed58:	89 2f       	mov	r24, r25
    ed5a:	8f 93       	push	r24
    ed5c:	86 e7       	ldi	r24, 0x76	; 118
    ed5e:	9b e3       	ldi	r25, 0x3B	; 59
    ed60:	8f 93       	push	r24
    ed62:	1f 92       	push	r1
    ed64:	80 e8       	ldi	r24, 0x80	; 128
    ed66:	8f 93       	push	r24
    ed68:	89 eb       	ldi	r24, 0xB9	; 185
    ed6a:	9a e2       	ldi	r25, 0x2A	; 42
    ed6c:	89 2f       	mov	r24, r25
    ed6e:	8f 93       	push	r24
    ed70:	89 eb       	ldi	r24, 0xB9	; 185
    ed72:	9a e2       	ldi	r25, 0x2A	; 42
    ed74:	8f 93       	push	r24
    ed76:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    ed7a:	ed b7       	in	r30, 0x3d	; 61
    ed7c:	fe b7       	in	r31, 0x3e	; 62
    ed7e:	38 96       	adiw	r30, 0x08	; 8
    ed80:	cd bf       	out	0x3d, r28	; 61
    ed82:	de bf       	out	0x3e, r29	; 62
    ed84:	8c 83       	std	Y+4, r24	; 0x04
    ed86:	9d 83       	std	Y+5, r25	; 0x05
    ed88:	8c 81       	ldd	r24, Y+4	; 0x04
    ed8a:	9d 81       	ldd	r25, Y+5	; 0x05
    ed8c:	81 38       	cpi	r24, 0x81	; 129
    ed8e:	91 05       	cpc	r25, r1
    ed90:	10 f0       	brcs	.+4      	; 0xed96 <init_twi1_baro+0x298>
    ed92:	80 e8       	ldi	r24, 0x80	; 128
    ed94:	90 e0       	ldi	r25, 0x00	; 0
    ed96:	40 e0       	ldi	r20, 0x00	; 0
    ed98:	68 2f       	mov	r22, r24
    ed9a:	89 eb       	ldi	r24, 0xB9	; 185
    ed9c:	9a e2       	ldi	r25, 0x2A	; 42
    ed9e:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    eda2:	0b c1       	rjmp	.+534    	; 0xefba <init_twi1_baro+0x4bc>
    eda4:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
    eda8:	88 2f       	mov	r24, r24
    edaa:	90 e0       	ldi	r25, 0x00	; 0
    edac:	38 2f       	mov	r19, r24
    edae:	22 27       	eor	r18, r18
    edb0:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x1>
    edb4:	88 2f       	mov	r24, r24
    edb6:	90 e0       	ldi	r25, 0x00	; 0
    edb8:	82 2b       	or	r24, r18
    edba:	93 2b       	or	r25, r19
    edbc:	92 95       	swap	r25
    edbe:	82 95       	swap	r24
    edc0:	8f 70       	andi	r24, 0x0F	; 15
    edc2:	89 27       	eor	r24, r25
    edc4:	9f 70       	andi	r25, 0x0F	; 15
    edc6:	89 27       	eor	r24, r25
    edc8:	80 93 6e 28 	sts	0x286E, r24	; 0x80286e <g_twi1_baro_version>
    edcc:	90 93 6f 28 	sts	0x286F, r25	; 0x80286f <g_twi1_baro_version+0x1>
    edd0:	80 91 6e 28 	lds	r24, 0x286E	; 0x80286e <g_twi1_baro_version>
    edd4:	90 91 6f 28 	lds	r25, 0x286F	; 0x80286f <g_twi1_baro_version+0x1>
    edd8:	29 2f       	mov	r18, r25
    edda:	2f 93       	push	r18
    eddc:	8f 93       	push	r24
    edde:	8b ea       	ldi	r24, 0xAB	; 171
    ede0:	9b e3       	ldi	r25, 0x3B	; 59
    ede2:	89 2f       	mov	r24, r25
    ede4:	8f 93       	push	r24
    ede6:	8b ea       	ldi	r24, 0xAB	; 171
    ede8:	9b e3       	ldi	r25, 0x3B	; 59
    edea:	8f 93       	push	r24
    edec:	1f 92       	push	r1
    edee:	80 e8       	ldi	r24, 0x80	; 128
    edf0:	8f 93       	push	r24
    edf2:	89 eb       	ldi	r24, 0xB9	; 185
    edf4:	9a e2       	ldi	r25, 0x2A	; 42
    edf6:	89 2f       	mov	r24, r25
    edf8:	8f 93       	push	r24
    edfa:	89 eb       	ldi	r24, 0xB9	; 185
    edfc:	9a e2       	ldi	r25, 0x2A	; 42
    edfe:	8f 93       	push	r24
    ee00:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    ee04:	2d b7       	in	r18, 0x3d	; 61
    ee06:	3e b7       	in	r19, 0x3e	; 62
    ee08:	28 5f       	subi	r18, 0xF8	; 248
    ee0a:	3f 4f       	sbci	r19, 0xFF	; 255
    ee0c:	cd bf       	out	0x3d, r28	; 61
    ee0e:	de bf       	out	0x3e, r29	; 62
    ee10:	8c 83       	std	Y+4, r24	; 0x04
    ee12:	9d 83       	std	Y+5, r25	; 0x05
    ee14:	8c 81       	ldd	r24, Y+4	; 0x04
    ee16:	9d 81       	ldd	r25, Y+5	; 0x05
    ee18:	81 38       	cpi	r24, 0x81	; 129
    ee1a:	91 05       	cpc	r25, r1
    ee1c:	10 f0       	brcs	.+4      	; 0xee22 <init_twi1_baro+0x324>
    ee1e:	80 e8       	ldi	r24, 0x80	; 128
    ee20:	90 e0       	ldi	r25, 0x00	; 0
    ee22:	40 e0       	ldi	r20, 0x00	; 0
    ee24:	68 2f       	mov	r22, r24
    ee26:	89 eb       	ldi	r24, 0xB9	; 185
    ee28:	9a e2       	ldi	r25, 0x2A	; 42
    ee2a:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    ee2e:	81 e0       	ldi	r24, 0x01	; 1
    ee30:	90 e0       	ldi	r25, 0x00	; 0
    ee32:	8a 83       	std	Y+2, r24	; 0x02
    ee34:	9b 83       	std	Y+3, r25	; 0x03
    ee36:	6e c0       	rjmp	.+220    	; 0xef14 <init_twi1_baro+0x416>
    ee38:	86 e7       	ldi	r24, 0x76	; 118
    ee3a:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    ee3e:	8a 81       	ldd	r24, Y+2	; 0x02
    ee40:	9b 81       	ldd	r25, Y+3	; 0x03
    ee42:	88 0f       	add	r24, r24
    ee44:	99 1f       	adc	r25, r25
    ee46:	80 6a       	ori	r24, 0xA0	; 160
    ee48:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    ee4c:	81 e0       	ldi	r24, 0x01	; 1
    ee4e:	90 e0       	ldi	r25, 0x00	; 0
    ee50:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    ee54:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    ee58:	82 e0       	ldi	r24, 0x02	; 2
    ee5a:	90 e0       	ldi	r25, 0x00	; 0
    ee5c:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    ee60:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    ee64:	6a e1       	ldi	r22, 0x1A	; 26
    ee66:	70 e2       	ldi	r23, 0x20	; 32
    ee68:	80 ea       	ldi	r24, 0xA0	; 160
    ee6a:	94 e0       	ldi	r25, 0x04	; 4
    ee6c:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
    ee70:	89 83       	std	Y+1, r24	; 0x01
    ee72:	89 81       	ldd	r24, Y+1	; 0x01
    ee74:	88 23       	and	r24, r24
    ee76:	99 f1       	breq	.+102    	; 0xeede <init_twi1_baro+0x3e0>
    ee78:	89 81       	ldd	r24, Y+1	; 0x01
    ee7a:	08 2e       	mov	r0, r24
    ee7c:	00 0c       	add	r0, r0
    ee7e:	99 0b       	sbc	r25, r25
    ee80:	29 2f       	mov	r18, r25
    ee82:	2f 93       	push	r18
    ee84:	8f 93       	push	r24
    ee86:	8b 81       	ldd	r24, Y+3	; 0x03
    ee88:	8f 93       	push	r24
    ee8a:	8a 81       	ldd	r24, Y+2	; 0x02
    ee8c:	8f 93       	push	r24
    ee8e:	82 ee       	ldi	r24, 0xE2	; 226
    ee90:	9b e3       	ldi	r25, 0x3B	; 59
    ee92:	89 2f       	mov	r24, r25
    ee94:	8f 93       	push	r24
    ee96:	82 ee       	ldi	r24, 0xE2	; 226
    ee98:	9b e3       	ldi	r25, 0x3B	; 59
    ee9a:	8f 93       	push	r24
    ee9c:	1f 92       	push	r1
    ee9e:	80 e8       	ldi	r24, 0x80	; 128
    eea0:	8f 93       	push	r24
    eea2:	89 eb       	ldi	r24, 0xB9	; 185
    eea4:	9a e2       	ldi	r25, 0x2A	; 42
    eea6:	89 2f       	mov	r24, r25
    eea8:	8f 93       	push	r24
    eeaa:	89 eb       	ldi	r24, 0xB9	; 185
    eeac:	9a e2       	ldi	r25, 0x2A	; 42
    eeae:	8f 93       	push	r24
    eeb0:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    eeb4:	ed b7       	in	r30, 0x3d	; 61
    eeb6:	fe b7       	in	r31, 0x3e	; 62
    eeb8:	3a 96       	adiw	r30, 0x0a	; 10
    eeba:	cd bf       	out	0x3d, r28	; 61
    eebc:	de bf       	out	0x3e, r29	; 62
    eebe:	8c 83       	std	Y+4, r24	; 0x04
    eec0:	9d 83       	std	Y+5, r25	; 0x05
    eec2:	8c 81       	ldd	r24, Y+4	; 0x04
    eec4:	9d 81       	ldd	r25, Y+5	; 0x05
    eec6:	81 38       	cpi	r24, 0x81	; 129
    eec8:	91 05       	cpc	r25, r1
    eeca:	10 f0       	brcs	.+4      	; 0xeed0 <init_twi1_baro+0x3d2>
    eecc:	80 e8       	ldi	r24, 0x80	; 128
    eece:	90 e0       	ldi	r25, 0x00	; 0
    eed0:	40 e0       	ldi	r20, 0x00	; 0
    eed2:	68 2f       	mov	r22, r24
    eed4:	89 eb       	ldi	r24, 0xB9	; 185
    eed6:	9a e2       	ldi	r25, 0x2A	; 42
    eed8:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    eedc:	20 c0       	rjmp	.+64     	; 0xef1e <init_twi1_baro+0x420>
    eede:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
    eee2:	88 2f       	mov	r24, r24
    eee4:	90 e0       	ldi	r25, 0x00	; 0
    eee6:	38 2f       	mov	r19, r24
    eee8:	22 27       	eor	r18, r18
    eeea:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x1>
    eeee:	88 2f       	mov	r24, r24
    eef0:	90 e0       	ldi	r25, 0x00	; 0
    eef2:	82 2b       	or	r24, r18
    eef4:	93 2b       	or	r25, r19
    eef6:	9c 01       	movw	r18, r24
    eef8:	8a 81       	ldd	r24, Y+2	; 0x02
    eefa:	9b 81       	ldd	r25, Y+3	; 0x03
    eefc:	88 0f       	add	r24, r24
    eefe:	99 1f       	adc	r25, r25
    ef00:	80 59       	subi	r24, 0x90	; 144
    ef02:	97 4d       	sbci	r25, 0xD7	; 215
    ef04:	fc 01       	movw	r30, r24
    ef06:	20 83       	st	Z, r18
    ef08:	31 83       	std	Z+1, r19	; 0x01
    ef0a:	8a 81       	ldd	r24, Y+2	; 0x02
    ef0c:	9b 81       	ldd	r25, Y+3	; 0x03
    ef0e:	01 96       	adiw	r24, 0x01	; 1
    ef10:	8a 83       	std	Y+2, r24	; 0x02
    ef12:	9b 83       	std	Y+3, r25	; 0x03
    ef14:	8a 81       	ldd	r24, Y+2	; 0x02
    ef16:	9b 81       	ldd	r25, Y+3	; 0x03
    ef18:	08 97       	sbiw	r24, 0x08	; 8
    ef1a:	0c f4       	brge	.+2      	; 0xef1e <init_twi1_baro+0x420>
    ef1c:	8d cf       	rjmp	.-230    	; 0xee38 <init_twi1_baro+0x33a>
    ef1e:	81 e0       	ldi	r24, 0x01	; 1
    ef20:	80 93 6d 28 	sts	0x286D, r24	; 0x80286d <g_twi1_baro_valid>
    ef24:	86 e6       	ldi	r24, 0x66	; 102
    ef26:	9c e3       	ldi	r25, 0x3C	; 60
    ef28:	89 2f       	mov	r24, r25
    ef2a:	8f 93       	push	r24
    ef2c:	86 e6       	ldi	r24, 0x66	; 102
    ef2e:	9c e3       	ldi	r25, 0x3C	; 60
    ef30:	8f 93       	push	r24
    ef32:	1f 92       	push	r1
    ef34:	80 e8       	ldi	r24, 0x80	; 128
    ef36:	8f 93       	push	r24
    ef38:	89 eb       	ldi	r24, 0xB9	; 185
    ef3a:	9a e2       	ldi	r25, 0x2A	; 42
    ef3c:	89 2f       	mov	r24, r25
    ef3e:	8f 93       	push	r24
    ef40:	89 eb       	ldi	r24, 0xB9	; 185
    ef42:	9a e2       	ldi	r25, 0x2A	; 42
    ef44:	8f 93       	push	r24
    ef46:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    ef4a:	0f 90       	pop	r0
    ef4c:	0f 90       	pop	r0
    ef4e:	0f 90       	pop	r0
    ef50:	0f 90       	pop	r0
    ef52:	0f 90       	pop	r0
    ef54:	0f 90       	pop	r0
    ef56:	8c 83       	std	Y+4, r24	; 0x04
    ef58:	9d 83       	std	Y+5, r25	; 0x05
    ef5a:	49 eb       	ldi	r20, 0xB9	; 185
    ef5c:	5a e2       	ldi	r21, 0x2A	; 42
    ef5e:	62 e3       	ldi	r22, 0x32	; 50
    ef60:	88 e0       	ldi	r24, 0x08	; 8
    ef62:	0e 94 16 8f 	call	0x11e2c	; 0x11e2c <task_twi2_lcd_str>
    ef66:	87 e1       	ldi	r24, 0x17	; 23
    ef68:	9c e3       	ldi	r25, 0x3C	; 60
    ef6a:	89 2f       	mov	r24, r25
    ef6c:	8f 93       	push	r24
    ef6e:	87 e1       	ldi	r24, 0x17	; 23
    ef70:	9c e3       	ldi	r25, 0x3C	; 60
    ef72:	8f 93       	push	r24
    ef74:	1f 92       	push	r1
    ef76:	80 e8       	ldi	r24, 0x80	; 128
    ef78:	8f 93       	push	r24
    ef7a:	89 eb       	ldi	r24, 0xB9	; 185
    ef7c:	9a e2       	ldi	r25, 0x2A	; 42
    ef7e:	89 2f       	mov	r24, r25
    ef80:	8f 93       	push	r24
    ef82:	89 eb       	ldi	r24, 0xB9	; 185
    ef84:	9a e2       	ldi	r25, 0x2A	; 42
    ef86:	8f 93       	push	r24
    ef88:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    ef8c:	0f 90       	pop	r0
    ef8e:	0f 90       	pop	r0
    ef90:	0f 90       	pop	r0
    ef92:	0f 90       	pop	r0
    ef94:	0f 90       	pop	r0
    ef96:	0f 90       	pop	r0
    ef98:	8c 83       	std	Y+4, r24	; 0x04
    ef9a:	9d 83       	std	Y+5, r25	; 0x05
    ef9c:	8c 81       	ldd	r24, Y+4	; 0x04
    ef9e:	9d 81       	ldd	r25, Y+5	; 0x05
    efa0:	81 38       	cpi	r24, 0x81	; 129
    efa2:	91 05       	cpc	r25, r1
    efa4:	10 f0       	brcs	.+4      	; 0xefaa <init_twi1_baro+0x4ac>
    efa6:	80 e8       	ldi	r24, 0x80	; 128
    efa8:	90 e0       	ldi	r25, 0x00	; 0
    efaa:	40 e0       	ldi	r20, 0x00	; 0
    efac:	68 2f       	mov	r22, r24
    efae:	89 eb       	ldi	r24, 0xB9	; 185
    efb0:	9a e2       	ldi	r25, 0x2A	; 42
    efb2:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    efb6:	30 c0       	rjmp	.+96     	; 0xf018 <init_twi1_baro+0x51a>
    efb8:	00 00       	nop
    efba:	89 81       	ldd	r24, Y+1	; 0x01
    efbc:	08 2e       	mov	r0, r24
    efbe:	00 0c       	add	r0, r0
    efc0:	99 0b       	sbc	r25, r25
    efc2:	29 2f       	mov	r18, r25
    efc4:	2f 93       	push	r18
    efc6:	8f 93       	push	r24
    efc8:	85 e3       	ldi	r24, 0x35	; 53
    efca:	9c e3       	ldi	r25, 0x3C	; 60
    efcc:	89 2f       	mov	r24, r25
    efce:	8f 93       	push	r24
    efd0:	85 e3       	ldi	r24, 0x35	; 53
    efd2:	9c e3       	ldi	r25, 0x3C	; 60
    efd4:	8f 93       	push	r24
    efd6:	1f 92       	push	r1
    efd8:	80 e8       	ldi	r24, 0x80	; 128
    efda:	8f 93       	push	r24
    efdc:	89 eb       	ldi	r24, 0xB9	; 185
    efde:	9a e2       	ldi	r25, 0x2A	; 42
    efe0:	89 2f       	mov	r24, r25
    efe2:	8f 93       	push	r24
    efe4:	89 eb       	ldi	r24, 0xB9	; 185
    efe6:	9a e2       	ldi	r25, 0x2A	; 42
    efe8:	8f 93       	push	r24
    efea:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    efee:	2d b7       	in	r18, 0x3d	; 61
    eff0:	3e b7       	in	r19, 0x3e	; 62
    eff2:	28 5f       	subi	r18, 0xF8	; 248
    eff4:	3f 4f       	sbci	r19, 0xFF	; 255
    eff6:	cd bf       	out	0x3d, r28	; 61
    eff8:	de bf       	out	0x3e, r29	; 62
    effa:	8c 83       	std	Y+4, r24	; 0x04
    effc:	9d 83       	std	Y+5, r25	; 0x05
    effe:	8c 81       	ldd	r24, Y+4	; 0x04
    f000:	9d 81       	ldd	r25, Y+5	; 0x05
    f002:	81 38       	cpi	r24, 0x81	; 129
    f004:	91 05       	cpc	r25, r1
    f006:	10 f0       	brcs	.+4      	; 0xf00c <init_twi1_baro+0x50e>
    f008:	80 e8       	ldi	r24, 0x80	; 128
    f00a:	90 e0       	ldi	r25, 0x00	; 0
    f00c:	40 e0       	ldi	r20, 0x00	; 0
    f00e:	68 2f       	mov	r22, r24
    f010:	89 eb       	ldi	r24, 0xB9	; 185
    f012:	9a e2       	ldi	r25, 0x2A	; 42
    f014:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    f018:	2d 96       	adiw	r28, 0x0d	; 13
    f01a:	cd bf       	out	0x3d, r28	; 61
    f01c:	de bf       	out	0x3e, r29	; 62
    f01e:	df 91       	pop	r29
    f020:	cf 91       	pop	r28
    f022:	1f 91       	pop	r17
    f024:	0f 91       	pop	r16
    f026:	ff 90       	pop	r15
    f028:	ef 90       	pop	r14
    f02a:	df 90       	pop	r13
    f02c:	cf 90       	pop	r12
    f02e:	bf 90       	pop	r11
    f030:	af 90       	pop	r10
    f032:	9f 90       	pop	r9
    f034:	8f 90       	pop	r8
    f036:	7f 90       	pop	r7
    f038:	6f 90       	pop	r6
    f03a:	5f 90       	pop	r5
    f03c:	4f 90       	pop	r4
    f03e:	3f 90       	pop	r3
    f040:	2f 90       	pop	r2
    f042:	08 95       	ret

0000f044 <start_twi1_onboard>:
    f044:	cf 93       	push	r28
    f046:	df 93       	push	r29
    f048:	00 d0       	rcall	.+0      	; 0xf04a <start_twi1_onboard+0x6>
    f04a:	cd b7       	in	r28, 0x3d	; 61
    f04c:	de b7       	in	r29, 0x3e	; 62
    f04e:	0e 94 64 92 	call	0x124c8	; 0x124c8 <task_twi2_lcd_header>
    f052:	0e 94 a0 69 	call	0xd340	; 0xd340 <init_twi1_hygro>
    f056:	0e 94 49 6f 	call	0xde92	; 0xde92 <init_twi1_gyro>
    f05a:	51 dd       	rcall	.-1374   	; 0xeafe <init_twi1_baro>
    f05c:	8a e7       	ldi	r24, 0x7A	; 122
    f05e:	9c e3       	ldi	r25, 0x3C	; 60
    f060:	89 2f       	mov	r24, r25
    f062:	8f 93       	push	r24
    f064:	8a e7       	ldi	r24, 0x7A	; 122
    f066:	9c e3       	ldi	r25, 0x3C	; 60
    f068:	8f 93       	push	r24
    f06a:	1f 92       	push	r1
    f06c:	80 e8       	ldi	r24, 0x80	; 128
    f06e:	8f 93       	push	r24
    f070:	89 eb       	ldi	r24, 0xB9	; 185
    f072:	9a e2       	ldi	r25, 0x2A	; 42
    f074:	89 2f       	mov	r24, r25
    f076:	8f 93       	push	r24
    f078:	89 eb       	ldi	r24, 0xB9	; 185
    f07a:	9a e2       	ldi	r25, 0x2A	; 42
    f07c:	8f 93       	push	r24
    f07e:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
    f082:	0f 90       	pop	r0
    f084:	0f 90       	pop	r0
    f086:	0f 90       	pop	r0
    f088:	0f 90       	pop	r0
    f08a:	0f 90       	pop	r0
    f08c:	0f 90       	pop	r0
    f08e:	89 83       	std	Y+1, r24	; 0x01
    f090:	9a 83       	std	Y+2, r25	; 0x02
    f092:	89 81       	ldd	r24, Y+1	; 0x01
    f094:	9a 81       	ldd	r25, Y+2	; 0x02
    f096:	81 38       	cpi	r24, 0x81	; 129
    f098:	91 05       	cpc	r25, r1
    f09a:	10 f0       	brcs	.+4      	; 0xf0a0 <start_twi1_onboard+0x5c>
    f09c:	80 e8       	ldi	r24, 0x80	; 128
    f09e:	90 e0       	ldi	r25, 0x00	; 0
    f0a0:	40 e0       	ldi	r20, 0x00	; 0
    f0a2:	68 2f       	mov	r22, r24
    f0a4:	89 eb       	ldi	r24, 0xB9	; 185
    f0a6:	9a e2       	ldi	r25, 0x2A	; 42
    f0a8:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
    f0ac:	84 e0       	ldi	r24, 0x04	; 4
    f0ae:	0e 94 f5 e4 	call	0x1c9ea	; 0x1c9ea <calibration_mode>
    f0b2:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
    f0b6:	8b 83       	std	Y+3, r24	; 0x03
    f0b8:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
    f0bc:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
    f0c0:	8d 39       	cpi	r24, 0x9D	; 157
    f0c2:	9f 4f       	sbci	r25, 0xFF	; 255
    f0c4:	54 f1       	brlt	.+84     	; 0xf11a <start_twi1_onboard+0xd6>
    f0c6:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
    f0ca:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
    f0ce:	84 36       	cpi	r24, 0x64	; 100
    f0d0:	91 05       	cpc	r25, r1
    f0d2:	1c f5       	brge	.+70     	; 0xf11a <start_twi1_onboard+0xd6>
    f0d4:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
    f0d8:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
    f0dc:	8d 39       	cpi	r24, 0x9D	; 157
    f0de:	9f 4f       	sbci	r25, 0xFF	; 255
    f0e0:	e4 f0       	brlt	.+56     	; 0xf11a <start_twi1_onboard+0xd6>
    f0e2:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
    f0e6:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
    f0ea:	84 36       	cpi	r24, 0x64	; 100
    f0ec:	91 05       	cpc	r25, r1
    f0ee:	ac f4       	brge	.+42     	; 0xf11a <start_twi1_onboard+0xd6>
    f0f0:	80 91 2f 28 	lds	r24, 0x282F	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
    f0f4:	90 91 30 28 	lds	r25, 0x2830	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
    f0f8:	85 38       	cpi	r24, 0x85	; 133
    f0fa:	93 40       	sbci	r25, 0x03	; 3
    f0fc:	74 f0       	brlt	.+28     	; 0xf11a <start_twi1_onboard+0xd6>
    f0fe:	80 91 2f 28 	lds	r24, 0x282F	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
    f102:	90 91 30 28 	lds	r25, 0x2830	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
    f106:	8c 34       	cpi	r24, 0x4C	; 76
    f108:	94 40       	sbci	r25, 0x04	; 4
    f10a:	3c f4       	brge	.+14     	; 0xf11a <start_twi1_onboard+0xd6>
    f10c:	8b 81       	ldd	r24, Y+3	; 0x03
    f10e:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
    f112:	83 e0       	ldi	r24, 0x03	; 3
    f114:	0e 94 f5 e4 	call	0x1c9ea	; 0x1c9ea <calibration_mode>
    f118:	03 c0       	rjmp	.+6      	; 0xf120 <start_twi1_onboard+0xdc>
    f11a:	8b 81       	ldd	r24, Y+3	; 0x03
    f11c:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
    f120:	00 00       	nop
    f122:	23 96       	adiw	r28, 0x03	; 3
    f124:	cd bf       	out	0x3d, r28	; 61
    f126:	de bf       	out	0x3e, r29	; 62
    f128:	df 91       	pop	r29
    f12a:	cf 91       	pop	r28
    f12c:	08 95       	ret

0000f12e <start_twi2_lcd>:
    f12e:	2f 92       	push	r2
    f130:	3f 92       	push	r3
    f132:	4f 92       	push	r4
    f134:	5f 92       	push	r5
    f136:	6f 92       	push	r6
    f138:	7f 92       	push	r7
    f13a:	8f 92       	push	r8
    f13c:	9f 92       	push	r9
    f13e:	af 92       	push	r10
    f140:	bf 92       	push	r11
    f142:	cf 92       	push	r12
    f144:	df 92       	push	r13
    f146:	ef 92       	push	r14
    f148:	ff 92       	push	r15
    f14a:	0f 93       	push	r16
    f14c:	1f 93       	push	r17
    f14e:	cf 93       	push	r28
    f150:	df 93       	push	r29
    f152:	cd b7       	in	r28, 0x3d	; 61
    f154:	de b7       	in	r29, 0x3e	; 62
    f156:	eb 97       	sbiw	r28, 0x3b	; 59
    f158:	cd bf       	out	0x3d, r28	; 61
    f15a:	de bf       	out	0x3e, r29	; 62
    f15c:	81 e0       	ldi	r24, 0x01	; 1
    f15e:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    f162:	81 e0       	ldi	r24, 0x01	; 1
    f164:	90 e0       	ldi	r25, 0x00	; 0
    f166:	80 93 32 20 	sts	0x2032, r24	; 0x802032 <g_twi2_packet+0x4>
    f16a:	90 93 33 20 	sts	0x2033, r25	; 0x802033 <g_twi2_packet+0x5>
    f16e:	81 e0       	ldi	r24, 0x01	; 1
    f170:	90 e0       	ldi	r25, 0x00	; 0
    f172:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    f176:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    f17a:	6e e2       	ldi	r22, 0x2E	; 46
    f17c:	70 e2       	ldi	r23, 0x20	; 32
    f17e:	80 e8       	ldi	r24, 0x80	; 128
    f180:	94 e0       	ldi	r25, 0x04	; 4
    f182:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
    f186:	80 91 41 2b 	lds	r24, 0x2B41	; 0x802b41 <g_twi2_m_data>
    f18a:	80 93 9d 28 	sts	0x289D, r24	; 0x80289d <g_twi2_lcd_version>
    f18e:	80 91 9d 28 	lds	r24, 0x289D	; 0x80289d <g_twi2_lcd_version>
    f192:	81 31       	cpi	r24, 0x11	; 17
    f194:	08 f4       	brcc	.+2      	; 0xf198 <start_twi2_lcd+0x6a>
    f196:	e8 c4       	rjmp	.+2512   	; 0xfb68 <start_twi2_lcd+0xa3a>
    f198:	60 e0       	ldi	r22, 0x00	; 0
    f19a:	80 e0       	ldi	r24, 0x00	; 0
    f19c:	0e 94 8c 67 	call	0xcf18	; 0xcf18 <twi2_set_ledbl>
    f1a0:	82 e0       	ldi	r24, 0x02	; 2
    f1a2:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    f1a6:	80 e1       	ldi	r24, 0x10	; 16
    f1a8:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
    f1ac:	81 e0       	ldi	r24, 0x01	; 1
    f1ae:	90 e0       	ldi	r25, 0x00	; 0
    f1b0:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    f1b4:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    f1b8:	6e e2       	ldi	r22, 0x2E	; 46
    f1ba:	70 e2       	ldi	r23, 0x20	; 32
    f1bc:	80 e8       	ldi	r24, 0x80	; 128
    f1be:	94 e0       	ldi	r25, 0x04	; 4
    f1c0:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    f1c4:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    f1c8:	dc 01       	movw	r26, r24
    f1ca:	cb 01       	movw	r24, r22
    f1cc:	1c 01       	movw	r2, r24
    f1ce:	2d 01       	movw	r4, r26
    f1d0:	61 2c       	mov	r6, r1
    f1d2:	71 2c       	mov	r7, r1
    f1d4:	43 01       	movw	r8, r6
    f1d6:	0f 2e       	mov	r0, r31
    f1d8:	f6 e0       	ldi	r31, 0x06	; 6
    f1da:	af 2e       	mov	r10, r31
    f1dc:	f0 2d       	mov	r31, r0
    f1de:	b1 2c       	mov	r11, r1
    f1e0:	c1 2c       	mov	r12, r1
    f1e2:	d1 2c       	mov	r13, r1
    f1e4:	e1 2c       	mov	r14, r1
    f1e6:	f1 2c       	mov	r15, r1
    f1e8:	00 e0       	ldi	r16, 0x00	; 0
    f1ea:	10 e0       	ldi	r17, 0x00	; 0
    f1ec:	22 2d       	mov	r18, r2
    f1ee:	33 2d       	mov	r19, r3
    f1f0:	44 2d       	mov	r20, r4
    f1f2:	55 2d       	mov	r21, r5
    f1f4:	66 2d       	mov	r22, r6
    f1f6:	77 2d       	mov	r23, r7
    f1f8:	88 2d       	mov	r24, r8
    f1fa:	99 2d       	mov	r25, r9
    f1fc:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    f200:	22 2e       	mov	r2, r18
    f202:	33 2e       	mov	r3, r19
    f204:	44 2e       	mov	r4, r20
    f206:	55 2e       	mov	r5, r21
    f208:	66 2e       	mov	r6, r22
    f20a:	77 2e       	mov	r7, r23
    f20c:	88 2e       	mov	r8, r24
    f20e:	99 2e       	mov	r9, r25
    f210:	a2 2c       	mov	r10, r2
    f212:	b3 2c       	mov	r11, r3
    f214:	c4 2c       	mov	r12, r4
    f216:	d5 2c       	mov	r13, r5
    f218:	e6 2c       	mov	r14, r6
    f21a:	f7 2c       	mov	r15, r7
    f21c:	08 2d       	mov	r16, r8
    f21e:	19 2d       	mov	r17, r9
    f220:	2a 2d       	mov	r18, r10
    f222:	3b 2d       	mov	r19, r11
    f224:	4c 2d       	mov	r20, r12
    f226:	5d 2d       	mov	r21, r13
    f228:	6e 2d       	mov	r22, r14
    f22a:	7f 2d       	mov	r23, r15
    f22c:	80 2f       	mov	r24, r16
    f22e:	91 2f       	mov	r25, r17
    f230:	21 5c       	subi	r18, 0xC1	; 193
    f232:	3d 4b       	sbci	r19, 0xBD	; 189
    f234:	40 4f       	sbci	r20, 0xF0	; 240
    f236:	5f 4f       	sbci	r21, 0xFF	; 255
    f238:	6f 4f       	sbci	r22, 0xFF	; 255
    f23a:	7f 4f       	sbci	r23, 0xFF	; 255
    f23c:	8f 4f       	sbci	r24, 0xFF	; 255
    f23e:	9f 4f       	sbci	r25, 0xFF	; 255
    f240:	a2 2e       	mov	r10, r18
    f242:	b3 2e       	mov	r11, r19
    f244:	c4 2e       	mov	r12, r20
    f246:	d5 2e       	mov	r13, r21
    f248:	e6 2e       	mov	r14, r22
    f24a:	f7 2e       	mov	r15, r23
    f24c:	08 2f       	mov	r16, r24
    f24e:	19 2f       	mov	r17, r25
    f250:	2a 2d       	mov	r18, r10
    f252:	3b 2d       	mov	r19, r11
    f254:	4c 2d       	mov	r20, r12
    f256:	5d 2d       	mov	r21, r13
    f258:	6e 2d       	mov	r22, r14
    f25a:	7f 2d       	mov	r23, r15
    f25c:	80 2f       	mov	r24, r16
    f25e:	91 2f       	mov	r25, r17
    f260:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    f264:	dc 01       	movw	r26, r24
    f266:	cb 01       	movw	r24, r22
    f268:	20 e0       	ldi	r18, 0x00	; 0
    f26a:	34 e2       	ldi	r19, 0x24	; 36
    f26c:	44 e7       	ldi	r20, 0x74	; 116
    f26e:	59 e4       	ldi	r21, 0x49	; 73
    f270:	bc 01       	movw	r22, r24
    f272:	cd 01       	movw	r24, r26
    f274:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    f278:	dc 01       	movw	r26, r24
    f27a:	cb 01       	movw	r24, r22
    f27c:	bc 01       	movw	r22, r24
    f27e:	cd 01       	movw	r24, r26
    f280:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    f284:	a2 2e       	mov	r10, r18
    f286:	b3 2e       	mov	r11, r19
    f288:	c4 2e       	mov	r12, r20
    f28a:	d5 2e       	mov	r13, r21
    f28c:	e6 2e       	mov	r14, r22
    f28e:	f7 2e       	mov	r15, r23
    f290:	08 2f       	mov	r16, r24
    f292:	19 2f       	mov	r17, r25
    f294:	d6 01       	movw	r26, r12
    f296:	c5 01       	movw	r24, r10
    f298:	bc 01       	movw	r22, r24
    f29a:	cd 01       	movw	r24, r26
    f29c:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    f2a0:	81 e0       	ldi	r24, 0x01	; 1
    f2a2:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
    f2a6:	80 e1       	ldi	r24, 0x10	; 16
    f2a8:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    f2ac:	10 92 36 20 	sts	0x2036, r1	; 0x802036 <g_twi2_packet+0x8>
    f2b0:	10 92 37 20 	sts	0x2037, r1	; 0x802037 <g_twi2_packet+0x9>
    f2b4:	6e e2       	ldi	r22, 0x2E	; 46
    f2b6:	70 e2       	ldi	r23, 0x20	; 32
    f2b8:	80 e8       	ldi	r24, 0x80	; 128
    f2ba:	94 e0       	ldi	r25, 0x04	; 4
    f2bc:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    f2c0:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    f2c4:	dc 01       	movw	r26, r24
    f2c6:	cb 01       	movw	r24, r22
    f2c8:	9c 01       	movw	r18, r24
    f2ca:	ad 01       	movw	r20, r26
    f2cc:	60 e0       	ldi	r22, 0x00	; 0
    f2ce:	70 e0       	ldi	r23, 0x00	; 0
    f2d0:	cb 01       	movw	r24, r22
    f2d2:	82 2e       	mov	r8, r18
    f2d4:	93 2e       	mov	r9, r19
    f2d6:	a4 2e       	mov	r10, r20
    f2d8:	b5 2e       	mov	r11, r21
    f2da:	c6 2e       	mov	r12, r22
    f2dc:	d7 2e       	mov	r13, r23
    f2de:	e8 2e       	mov	r14, r24
    f2e0:	f9 2e       	mov	r15, r25
    f2e2:	28 2d       	mov	r18, r8
    f2e4:	39 2d       	mov	r19, r9
    f2e6:	4a 2d       	mov	r20, r10
    f2e8:	5b 2d       	mov	r21, r11
    f2ea:	6c 2d       	mov	r22, r12
    f2ec:	7d 2d       	mov	r23, r13
    f2ee:	8e 2d       	mov	r24, r14
    f2f0:	9f 2d       	mov	r25, r15
    f2f2:	01 e0       	ldi	r16, 0x01	; 1
    f2f4:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    f2f8:	2c 83       	std	Y+4, r18	; 0x04
    f2fa:	3d 83       	std	Y+5, r19	; 0x05
    f2fc:	4e 83       	std	Y+6, r20	; 0x06
    f2fe:	5f 83       	std	Y+7, r21	; 0x07
    f300:	68 87       	std	Y+8, r22	; 0x08
    f302:	79 87       	std	Y+9, r23	; 0x09
    f304:	8a 87       	std	Y+10, r24	; 0x0a
    f306:	9b 87       	std	Y+11, r25	; 0x0b
    f308:	8c 80       	ldd	r8, Y+4	; 0x04
    f30a:	9d 80       	ldd	r9, Y+5	; 0x05
    f30c:	ae 80       	ldd	r10, Y+6	; 0x06
    f30e:	bf 80       	ldd	r11, Y+7	; 0x07
    f310:	c8 84       	ldd	r12, Y+8	; 0x08
    f312:	d9 84       	ldd	r13, Y+9	; 0x09
    f314:	ea 84       	ldd	r14, Y+10	; 0x0a
    f316:	fb 84       	ldd	r15, Y+11	; 0x0b
    f318:	28 2d       	mov	r18, r8
    f31a:	39 2d       	mov	r19, r9
    f31c:	4a 2d       	mov	r20, r10
    f31e:	5b 2d       	mov	r21, r11
    f320:	6c 2d       	mov	r22, r12
    f322:	7d 2d       	mov	r23, r13
    f324:	8e 2d       	mov	r24, r14
    f326:	9f 2d       	mov	r25, r15
    f328:	02 e0       	ldi	r16, 0x02	; 2
    f32a:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    f32e:	2c 87       	std	Y+12, r18	; 0x0c
    f330:	3d 87       	std	Y+13, r19	; 0x0d
    f332:	4e 87       	std	Y+14, r20	; 0x0e
    f334:	5f 87       	std	Y+15, r21	; 0x0f
    f336:	68 8b       	std	Y+16, r22	; 0x10
    f338:	79 8b       	std	Y+17, r23	; 0x11
    f33a:	8a 8b       	std	Y+18, r24	; 0x12
    f33c:	9b 8b       	std	Y+19, r25	; 0x13
    f33e:	28 2d       	mov	r18, r8
    f340:	39 2d       	mov	r19, r9
    f342:	4a 2d       	mov	r20, r10
    f344:	5b 2d       	mov	r21, r11
    f346:	6c 2d       	mov	r22, r12
    f348:	7d 2d       	mov	r23, r13
    f34a:	8e 2d       	mov	r24, r14
    f34c:	9f 2d       	mov	r25, r15
    f34e:	ac 84       	ldd	r10, Y+12	; 0x0c
    f350:	bd 84       	ldd	r11, Y+13	; 0x0d
    f352:	ce 84       	ldd	r12, Y+14	; 0x0e
    f354:	df 84       	ldd	r13, Y+15	; 0x0f
    f356:	e8 88       	ldd	r14, Y+16	; 0x10
    f358:	f9 88       	ldd	r15, Y+17	; 0x11
    f35a:	0a 89       	ldd	r16, Y+18	; 0x12
    f35c:	1b 89       	ldd	r17, Y+19	; 0x13
    f35e:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    f362:	82 2e       	mov	r8, r18
    f364:	93 2e       	mov	r9, r19
    f366:	a4 2e       	mov	r10, r20
    f368:	b5 2e       	mov	r11, r21
    f36a:	c6 2e       	mov	r12, r22
    f36c:	d7 2e       	mov	r13, r23
    f36e:	e8 2e       	mov	r14, r24
    f370:	f9 2e       	mov	r15, r25
    f372:	28 2d       	mov	r18, r8
    f374:	39 2d       	mov	r19, r9
    f376:	4a 2d       	mov	r20, r10
    f378:	5b 2d       	mov	r21, r11
    f37a:	6c 2d       	mov	r22, r12
    f37c:	7d 2d       	mov	r23, r13
    f37e:	8e 2d       	mov	r24, r14
    f380:	9f 2d       	mov	r25, r15
    f382:	02 e0       	ldi	r16, 0x02	; 2
    f384:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    f388:	2c 8b       	std	Y+20, r18	; 0x14
    f38a:	3d 8b       	std	Y+21, r19	; 0x15
    f38c:	4e 8b       	std	Y+22, r20	; 0x16
    f38e:	5f 8b       	std	Y+23, r21	; 0x17
    f390:	68 8f       	std	Y+24, r22	; 0x18
    f392:	79 8f       	std	Y+25, r23	; 0x19
    f394:	8a 8f       	std	Y+26, r24	; 0x1a
    f396:	9b 8f       	std	Y+27, r25	; 0x1b
    f398:	28 2d       	mov	r18, r8
    f39a:	39 2d       	mov	r19, r9
    f39c:	4a 2d       	mov	r20, r10
    f39e:	5b 2d       	mov	r21, r11
    f3a0:	6c 2d       	mov	r22, r12
    f3a2:	7d 2d       	mov	r23, r13
    f3a4:	8e 2d       	mov	r24, r14
    f3a6:	9f 2d       	mov	r25, r15
    f3a8:	ac 88       	ldd	r10, Y+20	; 0x14
    f3aa:	bd 88       	ldd	r11, Y+21	; 0x15
    f3ac:	ce 88       	ldd	r12, Y+22	; 0x16
    f3ae:	df 88       	ldd	r13, Y+23	; 0x17
    f3b0:	e8 8c       	ldd	r14, Y+24	; 0x18
    f3b2:	f9 8c       	ldd	r15, Y+25	; 0x19
    f3b4:	0a 8d       	ldd	r16, Y+26	; 0x1a
    f3b6:	1b 8d       	ldd	r17, Y+27	; 0x1b
    f3b8:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    f3bc:	22 2e       	mov	r2, r18
    f3be:	33 2e       	mov	r3, r19
    f3c0:	44 2e       	mov	r4, r20
    f3c2:	55 2e       	mov	r5, r21
    f3c4:	66 2e       	mov	r6, r22
    f3c6:	77 2e       	mov	r7, r23
    f3c8:	88 2e       	mov	r8, r24
    f3ca:	99 2e       	mov	r9, r25
    f3cc:	0f 2e       	mov	r0, r31
    f3ce:	f6 e0       	ldi	r31, 0x06	; 6
    f3d0:	af 2e       	mov	r10, r31
    f3d2:	f0 2d       	mov	r31, r0
    f3d4:	b1 2c       	mov	r11, r1
    f3d6:	c1 2c       	mov	r12, r1
    f3d8:	d1 2c       	mov	r13, r1
    f3da:	e1 2c       	mov	r14, r1
    f3dc:	f1 2c       	mov	r15, r1
    f3de:	00 e0       	ldi	r16, 0x00	; 0
    f3e0:	10 e0       	ldi	r17, 0x00	; 0
    f3e2:	22 2d       	mov	r18, r2
    f3e4:	33 2d       	mov	r19, r3
    f3e6:	44 2d       	mov	r20, r4
    f3e8:	55 2d       	mov	r21, r5
    f3ea:	66 2d       	mov	r22, r6
    f3ec:	77 2d       	mov	r23, r7
    f3ee:	88 2d       	mov	r24, r8
    f3f0:	99 2d       	mov	r25, r9
    f3f2:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    f3f6:	22 2e       	mov	r2, r18
    f3f8:	33 2e       	mov	r3, r19
    f3fa:	44 2e       	mov	r4, r20
    f3fc:	55 2e       	mov	r5, r21
    f3fe:	66 2e       	mov	r6, r22
    f400:	77 2e       	mov	r7, r23
    f402:	88 2e       	mov	r8, r24
    f404:	99 2e       	mov	r9, r25
    f406:	a2 2c       	mov	r10, r2
    f408:	b3 2c       	mov	r11, r3
    f40a:	c4 2c       	mov	r12, r4
    f40c:	d5 2c       	mov	r13, r5
    f40e:	e6 2c       	mov	r14, r6
    f410:	f7 2c       	mov	r15, r7
    f412:	08 2d       	mov	r16, r8
    f414:	19 2d       	mov	r17, r9
    f416:	2a 2d       	mov	r18, r10
    f418:	3b 2d       	mov	r19, r11
    f41a:	4c 2d       	mov	r20, r12
    f41c:	5d 2d       	mov	r21, r13
    f41e:	6e 2d       	mov	r22, r14
    f420:	7f 2d       	mov	r23, r15
    f422:	80 2f       	mov	r24, r16
    f424:	91 2f       	mov	r25, r17
    f426:	29 51       	subi	r18, 0x19	; 25
    f428:	3c 4f       	sbci	r19, 0xFC	; 252
    f42a:	4f 4f       	sbci	r20, 0xFF	; 255
    f42c:	5f 4f       	sbci	r21, 0xFF	; 255
    f42e:	6f 4f       	sbci	r22, 0xFF	; 255
    f430:	7f 4f       	sbci	r23, 0xFF	; 255
    f432:	8f 4f       	sbci	r24, 0xFF	; 255
    f434:	9f 4f       	sbci	r25, 0xFF	; 255
    f436:	a2 2e       	mov	r10, r18
    f438:	b3 2e       	mov	r11, r19
    f43a:	c4 2e       	mov	r12, r20
    f43c:	d5 2e       	mov	r13, r21
    f43e:	e6 2e       	mov	r14, r22
    f440:	f7 2e       	mov	r15, r23
    f442:	08 2f       	mov	r16, r24
    f444:	19 2f       	mov	r17, r25
    f446:	2a 2d       	mov	r18, r10
    f448:	3b 2d       	mov	r19, r11
    f44a:	4c 2d       	mov	r20, r12
    f44c:	5d 2d       	mov	r21, r13
    f44e:	6e 2d       	mov	r22, r14
    f450:	7f 2d       	mov	r23, r15
    f452:	80 2f       	mov	r24, r16
    f454:	91 2f       	mov	r25, r17
    f456:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    f45a:	dc 01       	movw	r26, r24
    f45c:	cb 01       	movw	r24, r22
    f45e:	20 e0       	ldi	r18, 0x00	; 0
    f460:	30 e0       	ldi	r19, 0x00	; 0
    f462:	4a e7       	ldi	r20, 0x7A	; 122
    f464:	54 e4       	ldi	r21, 0x44	; 68
    f466:	bc 01       	movw	r22, r24
    f468:	cd 01       	movw	r24, r26
    f46a:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    f46e:	dc 01       	movw	r26, r24
    f470:	cb 01       	movw	r24, r22
    f472:	bc 01       	movw	r22, r24
    f474:	cd 01       	movw	r24, r26
    f476:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    f47a:	a2 2e       	mov	r10, r18
    f47c:	b3 2e       	mov	r11, r19
    f47e:	c4 2e       	mov	r12, r20
    f480:	d5 2e       	mov	r13, r21
    f482:	e6 2e       	mov	r14, r22
    f484:	f7 2e       	mov	r15, r23
    f486:	08 2f       	mov	r16, r24
    f488:	19 2f       	mov	r17, r25
    f48a:	d6 01       	movw	r26, r12
    f48c:	c5 01       	movw	r24, r10
    f48e:	bc 01       	movw	r22, r24
    f490:	cd 01       	movw	r24, r26
    f492:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    f496:	81 e0       	ldi	r24, 0x01	; 1
    f498:	0e 94 de 66 	call	0xcdbc	; 0xcdbc <twi2_set_leds>
    f49c:	80 e0       	ldi	r24, 0x00	; 0
    f49e:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
    f4a2:	84 e1       	ldi	r24, 0x14	; 20
    f4a4:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    f4a8:	81 e0       	ldi	r24, 0x01	; 1
    f4aa:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
    f4ae:	81 e0       	ldi	r24, 0x01	; 1
    f4b0:	90 e0       	ldi	r25, 0x00	; 0
    f4b2:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    f4b6:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    f4ba:	6e e2       	ldi	r22, 0x2E	; 46
    f4bc:	70 e2       	ldi	r23, 0x20	; 32
    f4be:	80 e8       	ldi	r24, 0x80	; 128
    f4c0:	94 e0       	ldi	r25, 0x04	; 4
    f4c2:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    f4c6:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    f4ca:	dc 01       	movw	r26, r24
    f4cc:	cb 01       	movw	r24, r22
    f4ce:	1c 01       	movw	r2, r24
    f4d0:	2d 01       	movw	r4, r26
    f4d2:	61 2c       	mov	r6, r1
    f4d4:	71 2c       	mov	r7, r1
    f4d6:	43 01       	movw	r8, r6
    f4d8:	0f 2e       	mov	r0, r31
    f4da:	f6 e0       	ldi	r31, 0x06	; 6
    f4dc:	af 2e       	mov	r10, r31
    f4de:	f0 2d       	mov	r31, r0
    f4e0:	b1 2c       	mov	r11, r1
    f4e2:	c1 2c       	mov	r12, r1
    f4e4:	d1 2c       	mov	r13, r1
    f4e6:	e1 2c       	mov	r14, r1
    f4e8:	f1 2c       	mov	r15, r1
    f4ea:	00 e0       	ldi	r16, 0x00	; 0
    f4ec:	10 e0       	ldi	r17, 0x00	; 0
    f4ee:	22 2d       	mov	r18, r2
    f4f0:	33 2d       	mov	r19, r3
    f4f2:	44 2d       	mov	r20, r4
    f4f4:	55 2d       	mov	r21, r5
    f4f6:	66 2d       	mov	r22, r6
    f4f8:	77 2d       	mov	r23, r7
    f4fa:	88 2d       	mov	r24, r8
    f4fc:	99 2d       	mov	r25, r9
    f4fe:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    f502:	22 2e       	mov	r2, r18
    f504:	33 2e       	mov	r3, r19
    f506:	44 2e       	mov	r4, r20
    f508:	55 2e       	mov	r5, r21
    f50a:	66 2e       	mov	r6, r22
    f50c:	77 2e       	mov	r7, r23
    f50e:	88 2e       	mov	r8, r24
    f510:	99 2e       	mov	r9, r25
    f512:	a2 2c       	mov	r10, r2
    f514:	b3 2c       	mov	r11, r3
    f516:	c4 2c       	mov	r12, r4
    f518:	d5 2c       	mov	r13, r5
    f51a:	e6 2c       	mov	r14, r6
    f51c:	f7 2c       	mov	r15, r7
    f51e:	08 2d       	mov	r16, r8
    f520:	19 2d       	mov	r17, r9
    f522:	2a 2d       	mov	r18, r10
    f524:	3b 2d       	mov	r19, r11
    f526:	4c 2d       	mov	r20, r12
    f528:	5d 2d       	mov	r21, r13
    f52a:	6e 2d       	mov	r22, r14
    f52c:	7f 2d       	mov	r23, r15
    f52e:	80 2f       	mov	r24, r16
    f530:	91 2f       	mov	r25, r17
    f532:	21 5c       	subi	r18, 0xC1	; 193
    f534:	3d 4b       	sbci	r19, 0xBD	; 189
    f536:	40 4f       	sbci	r20, 0xF0	; 240
    f538:	5f 4f       	sbci	r21, 0xFF	; 255
    f53a:	6f 4f       	sbci	r22, 0xFF	; 255
    f53c:	7f 4f       	sbci	r23, 0xFF	; 255
    f53e:	8f 4f       	sbci	r24, 0xFF	; 255
    f540:	9f 4f       	sbci	r25, 0xFF	; 255
    f542:	a2 2e       	mov	r10, r18
    f544:	b3 2e       	mov	r11, r19
    f546:	c4 2e       	mov	r12, r20
    f548:	d5 2e       	mov	r13, r21
    f54a:	e6 2e       	mov	r14, r22
    f54c:	f7 2e       	mov	r15, r23
    f54e:	08 2f       	mov	r16, r24
    f550:	19 2f       	mov	r17, r25
    f552:	2a 2d       	mov	r18, r10
    f554:	3b 2d       	mov	r19, r11
    f556:	4c 2d       	mov	r20, r12
    f558:	5d 2d       	mov	r21, r13
    f55a:	6e 2d       	mov	r22, r14
    f55c:	7f 2d       	mov	r23, r15
    f55e:	80 2f       	mov	r24, r16
    f560:	91 2f       	mov	r25, r17
    f562:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    f566:	dc 01       	movw	r26, r24
    f568:	cb 01       	movw	r24, r22
    f56a:	20 e0       	ldi	r18, 0x00	; 0
    f56c:	34 e2       	ldi	r19, 0x24	; 36
    f56e:	44 e7       	ldi	r20, 0x74	; 116
    f570:	59 e4       	ldi	r21, 0x49	; 73
    f572:	bc 01       	movw	r22, r24
    f574:	cd 01       	movw	r24, r26
    f576:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    f57a:	dc 01       	movw	r26, r24
    f57c:	cb 01       	movw	r24, r22
    f57e:	bc 01       	movw	r22, r24
    f580:	cd 01       	movw	r24, r26
    f582:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    f586:	a2 2e       	mov	r10, r18
    f588:	b3 2e       	mov	r11, r19
    f58a:	c4 2e       	mov	r12, r20
    f58c:	d5 2e       	mov	r13, r21
    f58e:	e6 2e       	mov	r14, r22
    f590:	f7 2e       	mov	r15, r23
    f592:	08 2f       	mov	r16, r24
    f594:	19 2f       	mov	r17, r25
    f596:	d6 01       	movw	r26, r12
    f598:	c5 01       	movw	r24, r10
    f59a:	bc 01       	movw	r22, r24
    f59c:	cd 01       	movw	r24, r26
    f59e:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    f5a2:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <g_bias_pm>
    f5a6:	0e 94 3f 68 	call	0xd07e	; 0xd07e <twi2_set_bias>
    f5aa:	69 e1       	ldi	r22, 0x19	; 25
    f5ac:	8c e2       	ldi	r24, 0x2C	; 44
    f5ae:	0e 94 ec 68 	call	0xd1d8	; 0xd1d8 <twi2_set_beep>
    f5b2:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    f5b6:	dc 01       	movw	r26, r24
    f5b8:	cb 01       	movw	r24, r22
    f5ba:	9c 01       	movw	r18, r24
    f5bc:	ad 01       	movw	r20, r26
    f5be:	60 e0       	ldi	r22, 0x00	; 0
    f5c0:	70 e0       	ldi	r23, 0x00	; 0
    f5c2:	cb 01       	movw	r24, r22
    f5c4:	82 2e       	mov	r8, r18
    f5c6:	93 2e       	mov	r9, r19
    f5c8:	a4 2e       	mov	r10, r20
    f5ca:	b5 2e       	mov	r11, r21
    f5cc:	c6 2e       	mov	r12, r22
    f5ce:	d7 2e       	mov	r13, r23
    f5d0:	e8 2e       	mov	r14, r24
    f5d2:	f9 2e       	mov	r15, r25
    f5d4:	28 2d       	mov	r18, r8
    f5d6:	39 2d       	mov	r19, r9
    f5d8:	4a 2d       	mov	r20, r10
    f5da:	5b 2d       	mov	r21, r11
    f5dc:	6c 2d       	mov	r22, r12
    f5de:	7d 2d       	mov	r23, r13
    f5e0:	8e 2d       	mov	r24, r14
    f5e2:	9f 2d       	mov	r25, r15
    f5e4:	02 e0       	ldi	r16, 0x02	; 2
    f5e6:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    f5ea:	2c 8f       	std	Y+28, r18	; 0x1c
    f5ec:	3d 8f       	std	Y+29, r19	; 0x1d
    f5ee:	4e 8f       	std	Y+30, r20	; 0x1e
    f5f0:	5f 8f       	std	Y+31, r21	; 0x1f
    f5f2:	68 a3       	std	Y+32, r22	; 0x20
    f5f4:	79 a3       	std	Y+33, r23	; 0x21
    f5f6:	8a a3       	std	Y+34, r24	; 0x22
    f5f8:	9b a3       	std	Y+35, r25	; 0x23
    f5fa:	8c 8c       	ldd	r8, Y+28	; 0x1c
    f5fc:	9d 8c       	ldd	r9, Y+29	; 0x1d
    f5fe:	ae 8c       	ldd	r10, Y+30	; 0x1e
    f600:	bf 8c       	ldd	r11, Y+31	; 0x1f
    f602:	c8 a0       	ldd	r12, Y+32	; 0x20
    f604:	d9 a0       	ldd	r13, Y+33	; 0x21
    f606:	ea a0       	ldd	r14, Y+34	; 0x22
    f608:	fb a0       	ldd	r15, Y+35	; 0x23
    f60a:	28 2d       	mov	r18, r8
    f60c:	39 2d       	mov	r19, r9
    f60e:	4a 2d       	mov	r20, r10
    f610:	5b 2d       	mov	r21, r11
    f612:	6c 2d       	mov	r22, r12
    f614:	7d 2d       	mov	r23, r13
    f616:	8e 2d       	mov	r24, r14
    f618:	9f 2d       	mov	r25, r15
    f61a:	02 e0       	ldi	r16, 0x02	; 2
    f61c:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    f620:	2c a3       	std	Y+36, r18	; 0x24
    f622:	3d a3       	std	Y+37, r19	; 0x25
    f624:	4e a3       	std	Y+38, r20	; 0x26
    f626:	5f a3       	std	Y+39, r21	; 0x27
    f628:	68 a7       	std	Y+40, r22	; 0x28
    f62a:	79 a7       	std	Y+41, r23	; 0x29
    f62c:	8a a7       	std	Y+42, r24	; 0x2a
    f62e:	9b a7       	std	Y+43, r25	; 0x2b
    f630:	28 2d       	mov	r18, r8
    f632:	39 2d       	mov	r19, r9
    f634:	4a 2d       	mov	r20, r10
    f636:	5b 2d       	mov	r21, r11
    f638:	6c 2d       	mov	r22, r12
    f63a:	7d 2d       	mov	r23, r13
    f63c:	8e 2d       	mov	r24, r14
    f63e:	9f 2d       	mov	r25, r15
    f640:	ac a0       	ldd	r10, Y+36	; 0x24
    f642:	bd a0       	ldd	r11, Y+37	; 0x25
    f644:	ce a0       	ldd	r12, Y+38	; 0x26
    f646:	df a0       	ldd	r13, Y+39	; 0x27
    f648:	e8 a4       	ldd	r14, Y+40	; 0x28
    f64a:	f9 a4       	ldd	r15, Y+41	; 0x29
    f64c:	0a a5       	ldd	r16, Y+42	; 0x2a
    f64e:	1b a5       	ldd	r17, Y+43	; 0x2b
    f650:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    f654:	22 2e       	mov	r2, r18
    f656:	33 2e       	mov	r3, r19
    f658:	44 2e       	mov	r4, r20
    f65a:	55 2e       	mov	r5, r21
    f65c:	66 2e       	mov	r6, r22
    f65e:	77 2e       	mov	r7, r23
    f660:	88 2e       	mov	r8, r24
    f662:	99 2e       	mov	r9, r25
    f664:	22 2d       	mov	r18, r2
    f666:	33 2d       	mov	r19, r3
    f668:	44 2d       	mov	r20, r4
    f66a:	55 2d       	mov	r21, r5
    f66c:	66 2d       	mov	r22, r6
    f66e:	77 2d       	mov	r23, r7
    f670:	88 2d       	mov	r24, r8
    f672:	99 2d       	mov	r25, r9
    f674:	04 e0       	ldi	r16, 0x04	; 4
    f676:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    f67a:	a2 2e       	mov	r10, r18
    f67c:	b3 2e       	mov	r11, r19
    f67e:	c4 2e       	mov	r12, r20
    f680:	d5 2e       	mov	r13, r21
    f682:	e6 2e       	mov	r14, r22
    f684:	f7 2e       	mov	r15, r23
    f686:	08 2f       	mov	r16, r24
    f688:	19 2f       	mov	r17, r25
    f68a:	2a 2d       	mov	r18, r10
    f68c:	3b 2d       	mov	r19, r11
    f68e:	4c 2d       	mov	r20, r12
    f690:	5d 2d       	mov	r21, r13
    f692:	6e 2d       	mov	r22, r14
    f694:	7f 2d       	mov	r23, r15
    f696:	80 2f       	mov	r24, r16
    f698:	91 2f       	mov	r25, r17
    f69a:	a2 2c       	mov	r10, r2
    f69c:	b3 2c       	mov	r11, r3
    f69e:	c4 2c       	mov	r12, r4
    f6a0:	d5 2c       	mov	r13, r5
    f6a2:	e6 2c       	mov	r14, r6
    f6a4:	f7 2c       	mov	r15, r7
    f6a6:	08 2d       	mov	r16, r8
    f6a8:	19 2d       	mov	r17, r9
    f6aa:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
    f6ae:	22 2e       	mov	r2, r18
    f6b0:	33 2e       	mov	r3, r19
    f6b2:	44 2e       	mov	r4, r20
    f6b4:	55 2e       	mov	r5, r21
    f6b6:	66 2e       	mov	r6, r22
    f6b8:	77 2e       	mov	r7, r23
    f6ba:	88 2e       	mov	r8, r24
    f6bc:	99 2e       	mov	r9, r25
    f6be:	0f 2e       	mov	r0, r31
    f6c0:	f6 e0       	ldi	r31, 0x06	; 6
    f6c2:	af 2e       	mov	r10, r31
    f6c4:	f0 2d       	mov	r31, r0
    f6c6:	b1 2c       	mov	r11, r1
    f6c8:	c1 2c       	mov	r12, r1
    f6ca:	d1 2c       	mov	r13, r1
    f6cc:	e1 2c       	mov	r14, r1
    f6ce:	f1 2c       	mov	r15, r1
    f6d0:	00 e0       	ldi	r16, 0x00	; 0
    f6d2:	10 e0       	ldi	r17, 0x00	; 0
    f6d4:	22 2d       	mov	r18, r2
    f6d6:	33 2d       	mov	r19, r3
    f6d8:	44 2d       	mov	r20, r4
    f6da:	55 2d       	mov	r21, r5
    f6dc:	66 2d       	mov	r22, r6
    f6de:	77 2d       	mov	r23, r7
    f6e0:	88 2d       	mov	r24, r8
    f6e2:	99 2d       	mov	r25, r9
    f6e4:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    f6e8:	22 2e       	mov	r2, r18
    f6ea:	33 2e       	mov	r3, r19
    f6ec:	44 2e       	mov	r4, r20
    f6ee:	55 2e       	mov	r5, r21
    f6f0:	66 2e       	mov	r6, r22
    f6f2:	77 2e       	mov	r7, r23
    f6f4:	88 2e       	mov	r8, r24
    f6f6:	99 2e       	mov	r9, r25
    f6f8:	a2 2c       	mov	r10, r2
    f6fa:	b3 2c       	mov	r11, r3
    f6fc:	c4 2c       	mov	r12, r4
    f6fe:	d5 2c       	mov	r13, r5
    f700:	e6 2c       	mov	r14, r6
    f702:	f7 2c       	mov	r15, r7
    f704:	08 2d       	mov	r16, r8
    f706:	19 2d       	mov	r17, r9
    f708:	2a 2d       	mov	r18, r10
    f70a:	3b 2d       	mov	r19, r11
    f70c:	4c 2d       	mov	r20, r12
    f70e:	5d 2d       	mov	r21, r13
    f710:	6e 2d       	mov	r22, r14
    f712:	7f 2d       	mov	r23, r15
    f714:	80 2f       	mov	r24, r16
    f716:	91 2f       	mov	r25, r17
    f718:	29 51       	subi	r18, 0x19	; 25
    f71a:	3c 4f       	sbci	r19, 0xFC	; 252
    f71c:	4f 4f       	sbci	r20, 0xFF	; 255
    f71e:	5f 4f       	sbci	r21, 0xFF	; 255
    f720:	6f 4f       	sbci	r22, 0xFF	; 255
    f722:	7f 4f       	sbci	r23, 0xFF	; 255
    f724:	8f 4f       	sbci	r24, 0xFF	; 255
    f726:	9f 4f       	sbci	r25, 0xFF	; 255
    f728:	a2 2e       	mov	r10, r18
    f72a:	b3 2e       	mov	r11, r19
    f72c:	c4 2e       	mov	r12, r20
    f72e:	d5 2e       	mov	r13, r21
    f730:	e6 2e       	mov	r14, r22
    f732:	f7 2e       	mov	r15, r23
    f734:	08 2f       	mov	r16, r24
    f736:	19 2f       	mov	r17, r25
    f738:	2a 2d       	mov	r18, r10
    f73a:	3b 2d       	mov	r19, r11
    f73c:	4c 2d       	mov	r20, r12
    f73e:	5d 2d       	mov	r21, r13
    f740:	6e 2d       	mov	r22, r14
    f742:	7f 2d       	mov	r23, r15
    f744:	80 2f       	mov	r24, r16
    f746:	91 2f       	mov	r25, r17
    f748:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    f74c:	dc 01       	movw	r26, r24
    f74e:	cb 01       	movw	r24, r22
    f750:	20 e0       	ldi	r18, 0x00	; 0
    f752:	30 e0       	ldi	r19, 0x00	; 0
    f754:	4a e7       	ldi	r20, 0x7A	; 122
    f756:	54 e4       	ldi	r21, 0x44	; 68
    f758:	bc 01       	movw	r22, r24
    f75a:	cd 01       	movw	r24, r26
    f75c:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    f760:	dc 01       	movw	r26, r24
    f762:	cb 01       	movw	r24, r22
    f764:	bc 01       	movw	r22, r24
    f766:	cd 01       	movw	r24, r26
    f768:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    f76c:	a2 2e       	mov	r10, r18
    f76e:	b3 2e       	mov	r11, r19
    f770:	c4 2e       	mov	r12, r20
    f772:	d5 2e       	mov	r13, r21
    f774:	e6 2e       	mov	r14, r22
    f776:	f7 2e       	mov	r15, r23
    f778:	08 2f       	mov	r16, r24
    f77a:	19 2f       	mov	r17, r25
    f77c:	d6 01       	movw	r26, r12
    f77e:	c5 01       	movw	r24, r10
    f780:	bc 01       	movw	r22, r24
    f782:	cd 01       	movw	r24, r26
    f784:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    f788:	19 82       	std	Y+1, r1	; 0x01
    f78a:	75 c0       	rjmp	.+234    	; 0xf876 <start_twi2_lcd+0x748>
    f78c:	69 81       	ldd	r22, Y+1	; 0x01
    f78e:	80 e0       	ldi	r24, 0x00	; 0
    f790:	0e 94 8c 67 	call	0xcf18	; 0xcf18 <twi2_set_ledbl>
    f794:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    f798:	dc 01       	movw	r26, r24
    f79a:	cb 01       	movw	r24, r22
    f79c:	1c 01       	movw	r2, r24
    f79e:	2d 01       	movw	r4, r26
    f7a0:	61 2c       	mov	r6, r1
    f7a2:	71 2c       	mov	r7, r1
    f7a4:	43 01       	movw	r8, r6
    f7a6:	0f 2e       	mov	r0, r31
    f7a8:	f6 e0       	ldi	r31, 0x06	; 6
    f7aa:	af 2e       	mov	r10, r31
    f7ac:	f0 2d       	mov	r31, r0
    f7ae:	b1 2c       	mov	r11, r1
    f7b0:	c1 2c       	mov	r12, r1
    f7b2:	d1 2c       	mov	r13, r1
    f7b4:	e1 2c       	mov	r14, r1
    f7b6:	f1 2c       	mov	r15, r1
    f7b8:	00 e0       	ldi	r16, 0x00	; 0
    f7ba:	10 e0       	ldi	r17, 0x00	; 0
    f7bc:	22 2d       	mov	r18, r2
    f7be:	33 2d       	mov	r19, r3
    f7c0:	44 2d       	mov	r20, r4
    f7c2:	55 2d       	mov	r21, r5
    f7c4:	66 2d       	mov	r22, r6
    f7c6:	77 2d       	mov	r23, r7
    f7c8:	88 2d       	mov	r24, r8
    f7ca:	99 2d       	mov	r25, r9
    f7cc:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    f7d0:	22 2e       	mov	r2, r18
    f7d2:	33 2e       	mov	r3, r19
    f7d4:	44 2e       	mov	r4, r20
    f7d6:	55 2e       	mov	r5, r21
    f7d8:	66 2e       	mov	r6, r22
    f7da:	77 2e       	mov	r7, r23
    f7dc:	88 2e       	mov	r8, r24
    f7de:	99 2e       	mov	r9, r25
    f7e0:	a2 2c       	mov	r10, r2
    f7e2:	b3 2c       	mov	r11, r3
    f7e4:	c4 2c       	mov	r12, r4
    f7e6:	d5 2c       	mov	r13, r5
    f7e8:	e6 2c       	mov	r14, r6
    f7ea:	f7 2c       	mov	r15, r7
    f7ec:	08 2d       	mov	r16, r8
    f7ee:	19 2d       	mov	r17, r9
    f7f0:	2a 2d       	mov	r18, r10
    f7f2:	3b 2d       	mov	r19, r11
    f7f4:	4c 2d       	mov	r20, r12
    f7f6:	5d 2d       	mov	r21, r13
    f7f8:	6e 2d       	mov	r22, r14
    f7fa:	7f 2d       	mov	r23, r15
    f7fc:	80 2f       	mov	r24, r16
    f7fe:	91 2f       	mov	r25, r17
    f800:	29 51       	subi	r18, 0x19	; 25
    f802:	3c 4f       	sbci	r19, 0xFC	; 252
    f804:	4f 4f       	sbci	r20, 0xFF	; 255
    f806:	5f 4f       	sbci	r21, 0xFF	; 255
    f808:	6f 4f       	sbci	r22, 0xFF	; 255
    f80a:	7f 4f       	sbci	r23, 0xFF	; 255
    f80c:	8f 4f       	sbci	r24, 0xFF	; 255
    f80e:	9f 4f       	sbci	r25, 0xFF	; 255
    f810:	a2 2e       	mov	r10, r18
    f812:	b3 2e       	mov	r11, r19
    f814:	c4 2e       	mov	r12, r20
    f816:	d5 2e       	mov	r13, r21
    f818:	e6 2e       	mov	r14, r22
    f81a:	f7 2e       	mov	r15, r23
    f81c:	08 2f       	mov	r16, r24
    f81e:	19 2f       	mov	r17, r25
    f820:	2a 2d       	mov	r18, r10
    f822:	3b 2d       	mov	r19, r11
    f824:	4c 2d       	mov	r20, r12
    f826:	5d 2d       	mov	r21, r13
    f828:	6e 2d       	mov	r22, r14
    f82a:	7f 2d       	mov	r23, r15
    f82c:	80 2f       	mov	r24, r16
    f82e:	91 2f       	mov	r25, r17
    f830:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    f834:	dc 01       	movw	r26, r24
    f836:	cb 01       	movw	r24, r22
    f838:	20 e0       	ldi	r18, 0x00	; 0
    f83a:	30 e0       	ldi	r19, 0x00	; 0
    f83c:	4a e7       	ldi	r20, 0x7A	; 122
    f83e:	54 e4       	ldi	r21, 0x44	; 68
    f840:	bc 01       	movw	r22, r24
    f842:	cd 01       	movw	r24, r26
    f844:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    f848:	dc 01       	movw	r26, r24
    f84a:	cb 01       	movw	r24, r22
    f84c:	bc 01       	movw	r22, r24
    f84e:	cd 01       	movw	r24, r26
    f850:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    f854:	a2 2e       	mov	r10, r18
    f856:	b3 2e       	mov	r11, r19
    f858:	c4 2e       	mov	r12, r20
    f85a:	d5 2e       	mov	r13, r21
    f85c:	e6 2e       	mov	r14, r22
    f85e:	f7 2e       	mov	r15, r23
    f860:	08 2f       	mov	r16, r24
    f862:	19 2f       	mov	r17, r25
    f864:	d6 01       	movw	r26, r12
    f866:	c5 01       	movw	r24, r10
    f868:	bc 01       	movw	r22, r24
    f86a:	cd 01       	movw	r24, r26
    f86c:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    f870:	89 81       	ldd	r24, Y+1	; 0x01
    f872:	8c 5f       	subi	r24, 0xFC	; 252
    f874:	89 83       	std	Y+1, r24	; 0x01
    f876:	89 81       	ldd	r24, Y+1	; 0x01
    f878:	8c 3f       	cpi	r24, 0xFC	; 252
    f87a:	08 f4       	brcc	.+2      	; 0xf87e <start_twi2_lcd+0x750>
    f87c:	87 cf       	rjmp	.-242    	; 0xf78c <start_twi2_lcd+0x65e>
    f87e:	69 e1       	ldi	r22, 0x19	; 25
    f880:	88 e5       	ldi	r24, 0x58	; 88
    f882:	0e 94 ec 68 	call	0xd1d8	; 0xd1d8 <twi2_set_beep>
    f886:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    f88a:	dc 01       	movw	r26, r24
    f88c:	cb 01       	movw	r24, r22
    f88e:	9c 01       	movw	r18, r24
    f890:	ad 01       	movw	r20, r26
    f892:	60 e0       	ldi	r22, 0x00	; 0
    f894:	70 e0       	ldi	r23, 0x00	; 0
    f896:	cb 01       	movw	r24, r22
    f898:	82 2e       	mov	r8, r18
    f89a:	93 2e       	mov	r9, r19
    f89c:	a4 2e       	mov	r10, r20
    f89e:	b5 2e       	mov	r11, r21
    f8a0:	c6 2e       	mov	r12, r22
    f8a2:	d7 2e       	mov	r13, r23
    f8a4:	e8 2e       	mov	r14, r24
    f8a6:	f9 2e       	mov	r15, r25
    f8a8:	28 2d       	mov	r18, r8
    f8aa:	39 2d       	mov	r19, r9
    f8ac:	4a 2d       	mov	r20, r10
    f8ae:	5b 2d       	mov	r21, r11
    f8b0:	6c 2d       	mov	r22, r12
    f8b2:	7d 2d       	mov	r23, r13
    f8b4:	8e 2d       	mov	r24, r14
    f8b6:	9f 2d       	mov	r25, r15
    f8b8:	02 e0       	ldi	r16, 0x02	; 2
    f8ba:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    f8be:	2c a7       	std	Y+44, r18	; 0x2c
    f8c0:	3d a7       	std	Y+45, r19	; 0x2d
    f8c2:	4e a7       	std	Y+46, r20	; 0x2e
    f8c4:	5f a7       	std	Y+47, r21	; 0x2f
    f8c6:	68 ab       	std	Y+48, r22	; 0x30
    f8c8:	79 ab       	std	Y+49, r23	; 0x31
    f8ca:	8a ab       	std	Y+50, r24	; 0x32
    f8cc:	9b ab       	std	Y+51, r25	; 0x33
    f8ce:	8c a4       	ldd	r8, Y+44	; 0x2c
    f8d0:	9d a4       	ldd	r9, Y+45	; 0x2d
    f8d2:	ae a4       	ldd	r10, Y+46	; 0x2e
    f8d4:	bf a4       	ldd	r11, Y+47	; 0x2f
    f8d6:	c8 a8       	ldd	r12, Y+48	; 0x30
    f8d8:	d9 a8       	ldd	r13, Y+49	; 0x31
    f8da:	ea a8       	ldd	r14, Y+50	; 0x32
    f8dc:	fb a8       	ldd	r15, Y+51	; 0x33
    f8de:	28 2d       	mov	r18, r8
    f8e0:	39 2d       	mov	r19, r9
    f8e2:	4a 2d       	mov	r20, r10
    f8e4:	5b 2d       	mov	r21, r11
    f8e6:	6c 2d       	mov	r22, r12
    f8e8:	7d 2d       	mov	r23, r13
    f8ea:	8e 2d       	mov	r24, r14
    f8ec:	9f 2d       	mov	r25, r15
    f8ee:	02 e0       	ldi	r16, 0x02	; 2
    f8f0:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    f8f4:	2c ab       	std	Y+52, r18	; 0x34
    f8f6:	3d ab       	std	Y+53, r19	; 0x35
    f8f8:	4e ab       	std	Y+54, r20	; 0x36
    f8fa:	5f ab       	std	Y+55, r21	; 0x37
    f8fc:	68 af       	std	Y+56, r22	; 0x38
    f8fe:	79 af       	std	Y+57, r23	; 0x39
    f900:	8a af       	std	Y+58, r24	; 0x3a
    f902:	9b af       	std	Y+59, r25	; 0x3b
    f904:	28 2d       	mov	r18, r8
    f906:	39 2d       	mov	r19, r9
    f908:	4a 2d       	mov	r20, r10
    f90a:	5b 2d       	mov	r21, r11
    f90c:	6c 2d       	mov	r22, r12
    f90e:	7d 2d       	mov	r23, r13
    f910:	8e 2d       	mov	r24, r14
    f912:	9f 2d       	mov	r25, r15
    f914:	ac a8       	ldd	r10, Y+52	; 0x34
    f916:	bd a8       	ldd	r11, Y+53	; 0x35
    f918:	ce a8       	ldd	r12, Y+54	; 0x36
    f91a:	df a8       	ldd	r13, Y+55	; 0x37
    f91c:	e8 ac       	ldd	r14, Y+56	; 0x38
    f91e:	f9 ac       	ldd	r15, Y+57	; 0x39
    f920:	0a ad       	ldd	r16, Y+58	; 0x3a
    f922:	1b ad       	ldd	r17, Y+59	; 0x3b
    f924:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    f928:	22 2e       	mov	r2, r18
    f92a:	33 2e       	mov	r3, r19
    f92c:	44 2e       	mov	r4, r20
    f92e:	55 2e       	mov	r5, r21
    f930:	66 2e       	mov	r6, r22
    f932:	77 2e       	mov	r7, r23
    f934:	88 2e       	mov	r8, r24
    f936:	99 2e       	mov	r9, r25
    f938:	22 2d       	mov	r18, r2
    f93a:	33 2d       	mov	r19, r3
    f93c:	44 2d       	mov	r20, r4
    f93e:	55 2d       	mov	r21, r5
    f940:	66 2d       	mov	r22, r6
    f942:	77 2d       	mov	r23, r7
    f944:	88 2d       	mov	r24, r8
    f946:	99 2d       	mov	r25, r9
    f948:	04 e0       	ldi	r16, 0x04	; 4
    f94a:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    f94e:	a2 2e       	mov	r10, r18
    f950:	b3 2e       	mov	r11, r19
    f952:	c4 2e       	mov	r12, r20
    f954:	d5 2e       	mov	r13, r21
    f956:	e6 2e       	mov	r14, r22
    f958:	f7 2e       	mov	r15, r23
    f95a:	08 2f       	mov	r16, r24
    f95c:	19 2f       	mov	r17, r25
    f95e:	2a 2d       	mov	r18, r10
    f960:	3b 2d       	mov	r19, r11
    f962:	4c 2d       	mov	r20, r12
    f964:	5d 2d       	mov	r21, r13
    f966:	6e 2d       	mov	r22, r14
    f968:	7f 2d       	mov	r23, r15
    f96a:	80 2f       	mov	r24, r16
    f96c:	91 2f       	mov	r25, r17
    f96e:	a2 2c       	mov	r10, r2
    f970:	b3 2c       	mov	r11, r3
    f972:	c4 2c       	mov	r12, r4
    f974:	d5 2c       	mov	r13, r5
    f976:	e6 2c       	mov	r14, r6
    f978:	f7 2c       	mov	r15, r7
    f97a:	08 2d       	mov	r16, r8
    f97c:	19 2d       	mov	r17, r9
    f97e:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
    f982:	22 2e       	mov	r2, r18
    f984:	33 2e       	mov	r3, r19
    f986:	44 2e       	mov	r4, r20
    f988:	55 2e       	mov	r5, r21
    f98a:	66 2e       	mov	r6, r22
    f98c:	77 2e       	mov	r7, r23
    f98e:	88 2e       	mov	r8, r24
    f990:	99 2e       	mov	r9, r25
    f992:	0f 2e       	mov	r0, r31
    f994:	f6 e0       	ldi	r31, 0x06	; 6
    f996:	af 2e       	mov	r10, r31
    f998:	f0 2d       	mov	r31, r0
    f99a:	b1 2c       	mov	r11, r1
    f99c:	c1 2c       	mov	r12, r1
    f99e:	d1 2c       	mov	r13, r1
    f9a0:	e1 2c       	mov	r14, r1
    f9a2:	f1 2c       	mov	r15, r1
    f9a4:	00 e0       	ldi	r16, 0x00	; 0
    f9a6:	10 e0       	ldi	r17, 0x00	; 0
    f9a8:	22 2d       	mov	r18, r2
    f9aa:	33 2d       	mov	r19, r3
    f9ac:	44 2d       	mov	r20, r4
    f9ae:	55 2d       	mov	r21, r5
    f9b0:	66 2d       	mov	r22, r6
    f9b2:	77 2d       	mov	r23, r7
    f9b4:	88 2d       	mov	r24, r8
    f9b6:	99 2d       	mov	r25, r9
    f9b8:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    f9bc:	22 2e       	mov	r2, r18
    f9be:	33 2e       	mov	r3, r19
    f9c0:	44 2e       	mov	r4, r20
    f9c2:	55 2e       	mov	r5, r21
    f9c4:	66 2e       	mov	r6, r22
    f9c6:	77 2e       	mov	r7, r23
    f9c8:	88 2e       	mov	r8, r24
    f9ca:	99 2e       	mov	r9, r25
    f9cc:	a2 2c       	mov	r10, r2
    f9ce:	b3 2c       	mov	r11, r3
    f9d0:	c4 2c       	mov	r12, r4
    f9d2:	d5 2c       	mov	r13, r5
    f9d4:	e6 2c       	mov	r14, r6
    f9d6:	f7 2c       	mov	r15, r7
    f9d8:	08 2d       	mov	r16, r8
    f9da:	19 2d       	mov	r17, r9
    f9dc:	2a 2d       	mov	r18, r10
    f9de:	3b 2d       	mov	r19, r11
    f9e0:	4c 2d       	mov	r20, r12
    f9e2:	5d 2d       	mov	r21, r13
    f9e4:	6e 2d       	mov	r22, r14
    f9e6:	7f 2d       	mov	r23, r15
    f9e8:	80 2f       	mov	r24, r16
    f9ea:	91 2f       	mov	r25, r17
    f9ec:	29 51       	subi	r18, 0x19	; 25
    f9ee:	3c 4f       	sbci	r19, 0xFC	; 252
    f9f0:	4f 4f       	sbci	r20, 0xFF	; 255
    f9f2:	5f 4f       	sbci	r21, 0xFF	; 255
    f9f4:	6f 4f       	sbci	r22, 0xFF	; 255
    f9f6:	7f 4f       	sbci	r23, 0xFF	; 255
    f9f8:	8f 4f       	sbci	r24, 0xFF	; 255
    f9fa:	9f 4f       	sbci	r25, 0xFF	; 255
    f9fc:	a2 2e       	mov	r10, r18
    f9fe:	b3 2e       	mov	r11, r19
    fa00:	c4 2e       	mov	r12, r20
    fa02:	d5 2e       	mov	r13, r21
    fa04:	e6 2e       	mov	r14, r22
    fa06:	f7 2e       	mov	r15, r23
    fa08:	08 2f       	mov	r16, r24
    fa0a:	19 2f       	mov	r17, r25
    fa0c:	2a 2d       	mov	r18, r10
    fa0e:	3b 2d       	mov	r19, r11
    fa10:	4c 2d       	mov	r20, r12
    fa12:	5d 2d       	mov	r21, r13
    fa14:	6e 2d       	mov	r22, r14
    fa16:	7f 2d       	mov	r23, r15
    fa18:	80 2f       	mov	r24, r16
    fa1a:	91 2f       	mov	r25, r17
    fa1c:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    fa20:	dc 01       	movw	r26, r24
    fa22:	cb 01       	movw	r24, r22
    fa24:	20 e0       	ldi	r18, 0x00	; 0
    fa26:	30 e0       	ldi	r19, 0x00	; 0
    fa28:	4a e7       	ldi	r20, 0x7A	; 122
    fa2a:	54 e4       	ldi	r21, 0x44	; 68
    fa2c:	bc 01       	movw	r22, r24
    fa2e:	cd 01       	movw	r24, r26
    fa30:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    fa34:	dc 01       	movw	r26, r24
    fa36:	cb 01       	movw	r24, r22
    fa38:	bc 01       	movw	r22, r24
    fa3a:	cd 01       	movw	r24, r26
    fa3c:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    fa40:	a2 2e       	mov	r10, r18
    fa42:	b3 2e       	mov	r11, r19
    fa44:	c4 2e       	mov	r12, r20
    fa46:	d5 2e       	mov	r13, r21
    fa48:	e6 2e       	mov	r14, r22
    fa4a:	f7 2e       	mov	r15, r23
    fa4c:	08 2f       	mov	r16, r24
    fa4e:	19 2f       	mov	r17, r25
    fa50:	d6 01       	movw	r26, r12
    fa52:	c5 01       	movw	r24, r10
    fa54:	bc 01       	movw	r22, r24
    fa56:	cd 01       	movw	r24, r26
    fa58:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    fa5c:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <g_backlight_mode_pwm>
    fa60:	90 91 58 24 	lds	r25, 0x2458	; 0x802458 <g_backlight_mode_pwm+0x1>
    fa64:	8b 83       	std	Y+3, r24	; 0x03
    fa66:	8f ef       	ldi	r24, 0xFF	; 255
    fa68:	8a 83       	std	Y+2, r24	; 0x02
    fa6a:	75 c0       	rjmp	.+234    	; 0xfb56 <start_twi2_lcd+0xa28>
    fa6c:	6a 81       	ldd	r22, Y+2	; 0x02
    fa6e:	80 e0       	ldi	r24, 0x00	; 0
    fa70:	0e 94 8c 67 	call	0xcf18	; 0xcf18 <twi2_set_ledbl>
    fa74:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    fa78:	dc 01       	movw	r26, r24
    fa7a:	cb 01       	movw	r24, r22
    fa7c:	1c 01       	movw	r2, r24
    fa7e:	2d 01       	movw	r4, r26
    fa80:	61 2c       	mov	r6, r1
    fa82:	71 2c       	mov	r7, r1
    fa84:	43 01       	movw	r8, r6
    fa86:	0f 2e       	mov	r0, r31
    fa88:	f6 e0       	ldi	r31, 0x06	; 6
    fa8a:	af 2e       	mov	r10, r31
    fa8c:	f0 2d       	mov	r31, r0
    fa8e:	b1 2c       	mov	r11, r1
    fa90:	c1 2c       	mov	r12, r1
    fa92:	d1 2c       	mov	r13, r1
    fa94:	e1 2c       	mov	r14, r1
    fa96:	f1 2c       	mov	r15, r1
    fa98:	00 e0       	ldi	r16, 0x00	; 0
    fa9a:	10 e0       	ldi	r17, 0x00	; 0
    fa9c:	22 2d       	mov	r18, r2
    fa9e:	33 2d       	mov	r19, r3
    faa0:	44 2d       	mov	r20, r4
    faa2:	55 2d       	mov	r21, r5
    faa4:	66 2d       	mov	r22, r6
    faa6:	77 2d       	mov	r23, r7
    faa8:	88 2d       	mov	r24, r8
    faaa:	99 2d       	mov	r25, r9
    faac:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    fab0:	22 2e       	mov	r2, r18
    fab2:	33 2e       	mov	r3, r19
    fab4:	44 2e       	mov	r4, r20
    fab6:	55 2e       	mov	r5, r21
    fab8:	66 2e       	mov	r6, r22
    faba:	77 2e       	mov	r7, r23
    fabc:	88 2e       	mov	r8, r24
    fabe:	99 2e       	mov	r9, r25
    fac0:	a2 2c       	mov	r10, r2
    fac2:	b3 2c       	mov	r11, r3
    fac4:	c4 2c       	mov	r12, r4
    fac6:	d5 2c       	mov	r13, r5
    fac8:	e6 2c       	mov	r14, r6
    faca:	f7 2c       	mov	r15, r7
    facc:	08 2d       	mov	r16, r8
    face:	19 2d       	mov	r17, r9
    fad0:	2a 2d       	mov	r18, r10
    fad2:	3b 2d       	mov	r19, r11
    fad4:	4c 2d       	mov	r20, r12
    fad6:	5d 2d       	mov	r21, r13
    fad8:	6e 2d       	mov	r22, r14
    fada:	7f 2d       	mov	r23, r15
    fadc:	80 2f       	mov	r24, r16
    fade:	91 2f       	mov	r25, r17
    fae0:	29 51       	subi	r18, 0x19	; 25
    fae2:	3c 4f       	sbci	r19, 0xFC	; 252
    fae4:	4f 4f       	sbci	r20, 0xFF	; 255
    fae6:	5f 4f       	sbci	r21, 0xFF	; 255
    fae8:	6f 4f       	sbci	r22, 0xFF	; 255
    faea:	7f 4f       	sbci	r23, 0xFF	; 255
    faec:	8f 4f       	sbci	r24, 0xFF	; 255
    faee:	9f 4f       	sbci	r25, 0xFF	; 255
    faf0:	a2 2e       	mov	r10, r18
    faf2:	b3 2e       	mov	r11, r19
    faf4:	c4 2e       	mov	r12, r20
    faf6:	d5 2e       	mov	r13, r21
    faf8:	e6 2e       	mov	r14, r22
    fafa:	f7 2e       	mov	r15, r23
    fafc:	08 2f       	mov	r16, r24
    fafe:	19 2f       	mov	r17, r25
    fb00:	2a 2d       	mov	r18, r10
    fb02:	3b 2d       	mov	r19, r11
    fb04:	4c 2d       	mov	r20, r12
    fb06:	5d 2d       	mov	r21, r13
    fb08:	6e 2d       	mov	r22, r14
    fb0a:	7f 2d       	mov	r23, r15
    fb0c:	80 2f       	mov	r24, r16
    fb0e:	91 2f       	mov	r25, r17
    fb10:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    fb14:	dc 01       	movw	r26, r24
    fb16:	cb 01       	movw	r24, r22
    fb18:	20 e0       	ldi	r18, 0x00	; 0
    fb1a:	30 e0       	ldi	r19, 0x00	; 0
    fb1c:	4a e7       	ldi	r20, 0x7A	; 122
    fb1e:	54 e4       	ldi	r21, 0x44	; 68
    fb20:	bc 01       	movw	r22, r24
    fb22:	cd 01       	movw	r24, r26
    fb24:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    fb28:	dc 01       	movw	r26, r24
    fb2a:	cb 01       	movw	r24, r22
    fb2c:	bc 01       	movw	r22, r24
    fb2e:	cd 01       	movw	r24, r26
    fb30:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    fb34:	a2 2e       	mov	r10, r18
    fb36:	b3 2e       	mov	r11, r19
    fb38:	c4 2e       	mov	r12, r20
    fb3a:	d5 2e       	mov	r13, r21
    fb3c:	e6 2e       	mov	r14, r22
    fb3e:	f7 2e       	mov	r15, r23
    fb40:	08 2f       	mov	r16, r24
    fb42:	19 2f       	mov	r17, r25
    fb44:	d6 01       	movw	r26, r12
    fb46:	c5 01       	movw	r24, r10
    fb48:	bc 01       	movw	r22, r24
    fb4a:	cd 01       	movw	r24, r26
    fb4c:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    fb50:	8a 81       	ldd	r24, Y+2	; 0x02
    fb52:	84 50       	subi	r24, 0x04	; 4
    fb54:	8a 83       	std	Y+2, r24	; 0x02
    fb56:	9a 81       	ldd	r25, Y+2	; 0x02
    fb58:	8b 81       	ldd	r24, Y+3	; 0x03
    fb5a:	98 17       	cp	r25, r24
    fb5c:	08 f0       	brcs	.+2      	; 0xfb60 <start_twi2_lcd+0xa32>
    fb5e:	86 cf       	rjmp	.-244    	; 0xfa6c <start_twi2_lcd+0x93e>
    fb60:	6b 81       	ldd	r22, Y+3	; 0x03
    fb62:	80 e0       	ldi	r24, 0x00	; 0
    fb64:	0e 94 8c 67 	call	0xcf18	; 0xcf18 <twi2_set_ledbl>
    fb68:	00 00       	nop
    fb6a:	eb 96       	adiw	r28, 0x3b	; 59
    fb6c:	cd bf       	out	0x3d, r28	; 61
    fb6e:	de bf       	out	0x3e, r29	; 62
    fb70:	df 91       	pop	r29
    fb72:	cf 91       	pop	r28
    fb74:	1f 91       	pop	r17
    fb76:	0f 91       	pop	r16
    fb78:	ff 90       	pop	r15
    fb7a:	ef 90       	pop	r14
    fb7c:	df 90       	pop	r13
    fb7e:	cf 90       	pop	r12
    fb80:	bf 90       	pop	r11
    fb82:	af 90       	pop	r10
    fb84:	9f 90       	pop	r9
    fb86:	8f 90       	pop	r8
    fb88:	7f 90       	pop	r7
    fb8a:	6f 90       	pop	r6
    fb8c:	5f 90       	pop	r5
    fb8e:	4f 90       	pop	r4
    fb90:	3f 90       	pop	r3
    fb92:	2f 90       	pop	r2
    fb94:	08 95       	ret

0000fb96 <twi_init>:
    fb96:	cf 93       	push	r28
    fb98:	df 93       	push	r29
    fb9a:	cd b7       	in	r28, 0x3d	; 61
    fb9c:	de b7       	in	r29, 0x3e	; 62
    fb9e:	80 e8       	ldi	r24, 0x80	; 128
    fba0:	96 e0       	ldi	r25, 0x06	; 6
    fba2:	28 e3       	ldi	r18, 0x38	; 56
    fba4:	fc 01       	movw	r30, r24
    fba6:	20 8b       	std	Z+16, r18	; 0x10
    fba8:	80 e8       	ldi	r24, 0x80	; 128
    fbaa:	96 e0       	ldi	r25, 0x06	; 6
    fbac:	28 e3       	ldi	r18, 0x38	; 56
    fbae:	fc 01       	movw	r30, r24
    fbb0:	21 8b       	std	Z+17, r18	; 0x11
    fbb2:	80 e4       	ldi	r24, 0x40	; 64
    fbb4:	96 e0       	ldi	r25, 0x06	; 6
    fbb6:	28 e3       	ldi	r18, 0x38	; 56
    fbb8:	fc 01       	movw	r30, r24
    fbba:	20 8b       	std	Z+16, r18	; 0x10
    fbbc:	80 e4       	ldi	r24, 0x40	; 64
    fbbe:	96 e0       	ldi	r25, 0x06	; 6
    fbc0:	28 e3       	ldi	r18, 0x38	; 56
    fbc2:	fc 01       	movw	r30, r24
    fbc4:	21 8b       	std	Z+17, r18	; 0x11
    fbc6:	00 00       	nop
    fbc8:	df 91       	pop	r29
    fbca:	cf 91       	pop	r28
    fbcc:	08 95       	ret

0000fbce <twi_start>:
    fbce:	2f 92       	push	r2
    fbd0:	3f 92       	push	r3
    fbd2:	4f 92       	push	r4
    fbd4:	5f 92       	push	r5
    fbd6:	6f 92       	push	r6
    fbd8:	7f 92       	push	r7
    fbda:	8f 92       	push	r8
    fbdc:	9f 92       	push	r9
    fbde:	af 92       	push	r10
    fbe0:	bf 92       	push	r11
    fbe2:	cf 92       	push	r12
    fbe4:	df 92       	push	r13
    fbe6:	ef 92       	push	r14
    fbe8:	ff 92       	push	r15
    fbea:	0f 93       	push	r16
    fbec:	1f 93       	push	r17
    fbee:	cf 93       	push	r28
    fbf0:	df 93       	push	r29
    fbf2:	cd b7       	in	r28, 0x3d	; 61
    fbf4:	de b7       	in	r29, 0x3e	; 62
    fbf6:	28 97       	sbiw	r28, 0x08	; 8
    fbf8:	cd bf       	out	0x3d, r28	; 61
    fbfa:	de bf       	out	0x3e, r29	; 62
    fbfc:	80 ea       	ldi	r24, 0xA0	; 160
    fbfe:	94 e0       	ldi	r25, 0x04	; 4
    fc00:	0e 94 e1 60 	call	0xc1c2	; 0xc1c2 <sysclk_enable_peripheral_clock>
    fc04:	61 e1       	ldi	r22, 0x11	; 17
    fc06:	70 e2       	ldi	r23, 0x20	; 32
    fc08:	80 ea       	ldi	r24, 0xA0	; 160
    fc0a:	94 e0       	ldi	r25, 0x04	; 4
    fc0c:	0e 94 cc bd 	call	0x17b98	; 0x17b98 <twi_master_init>
    fc10:	80 ea       	ldi	r24, 0xA0	; 160
    fc12:	94 e0       	ldi	r25, 0x04	; 4
    fc14:	0e 94 50 62 	call	0xc4a0	; 0xc4a0 <twi_master_enable>
    fc18:	80 e8       	ldi	r24, 0x80	; 128
    fc1a:	94 e0       	ldi	r25, 0x04	; 4
    fc1c:	0e 94 e1 60 	call	0xc1c2	; 0xc1c2 <sysclk_enable_peripheral_clock>
    fc20:	65 e2       	ldi	r22, 0x25	; 37
    fc22:	70 e2       	ldi	r23, 0x20	; 32
    fc24:	80 e8       	ldi	r24, 0x80	; 128
    fc26:	94 e0       	ldi	r25, 0x04	; 4
    fc28:	0e 94 cc bd 	call	0x17b98	; 0x17b98 <twi_master_init>
    fc2c:	80 e8       	ldi	r24, 0x80	; 128
    fc2e:	94 e0       	ldi	r25, 0x04	; 4
    fc30:	0e 94 50 62 	call	0xc4a0	; 0xc4a0 <twi_master_enable>
    fc34:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
    fc38:	dc 01       	movw	r26, r24
    fc3a:	cb 01       	movw	r24, r22
    fc3c:	8c 01       	movw	r16, r24
    fc3e:	9d 01       	movw	r18, r26
    fc40:	40 e0       	ldi	r20, 0x00	; 0
    fc42:	50 e0       	ldi	r21, 0x00	; 0
    fc44:	ba 01       	movw	r22, r20
    fc46:	09 83       	std	Y+1, r16	; 0x01
    fc48:	1a 83       	std	Y+2, r17	; 0x02
    fc4a:	2b 83       	std	Y+3, r18	; 0x03
    fc4c:	3c 83       	std	Y+4, r19	; 0x04
    fc4e:	4d 83       	std	Y+5, r20	; 0x05
    fc50:	5e 83       	std	Y+6, r21	; 0x06
    fc52:	6f 83       	std	Y+7, r22	; 0x07
    fc54:	78 87       	std	Y+8, r23	; 0x08
    fc56:	29 80       	ldd	r2, Y+1	; 0x01
    fc58:	3a 80       	ldd	r3, Y+2	; 0x02
    fc5a:	4b 80       	ldd	r4, Y+3	; 0x03
    fc5c:	5c 80       	ldd	r5, Y+4	; 0x04
    fc5e:	6d 80       	ldd	r6, Y+5	; 0x05
    fc60:	7e 80       	ldd	r7, Y+6	; 0x06
    fc62:	8f 80       	ldd	r8, Y+7	; 0x07
    fc64:	98 84       	ldd	r9, Y+8	; 0x08
    fc66:	22 2d       	mov	r18, r2
    fc68:	33 2d       	mov	r19, r3
    fc6a:	44 2d       	mov	r20, r4
    fc6c:	55 2d       	mov	r21, r5
    fc6e:	66 2d       	mov	r22, r6
    fc70:	77 2d       	mov	r23, r7
    fc72:	88 2d       	mov	r24, r8
    fc74:	99 2d       	mov	r25, r9
    fc76:	02 e0       	ldi	r16, 0x02	; 2
    fc78:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    fc7c:	a2 2e       	mov	r10, r18
    fc7e:	b3 2e       	mov	r11, r19
    fc80:	c4 2e       	mov	r12, r20
    fc82:	d5 2e       	mov	r13, r21
    fc84:	e6 2e       	mov	r14, r22
    fc86:	f7 2e       	mov	r15, r23
    fc88:	08 2f       	mov	r16, r24
    fc8a:	19 2f       	mov	r17, r25
    fc8c:	2a 2c       	mov	r2, r10
    fc8e:	3b 2c       	mov	r3, r11
    fc90:	4c 2c       	mov	r4, r12
    fc92:	5d 2c       	mov	r5, r13
    fc94:	6e 2c       	mov	r6, r14
    fc96:	7f 2c       	mov	r7, r15
    fc98:	80 2e       	mov	r8, r16
    fc9a:	91 2e       	mov	r9, r17
    fc9c:	22 2d       	mov	r18, r2
    fc9e:	33 2d       	mov	r19, r3
    fca0:	44 2d       	mov	r20, r4
    fca2:	55 2d       	mov	r21, r5
    fca4:	66 2d       	mov	r22, r6
    fca6:	77 2d       	mov	r23, r7
    fca8:	88 2d       	mov	r24, r8
    fcaa:	99 2d       	mov	r25, r9
    fcac:	05 e0       	ldi	r16, 0x05	; 5
    fcae:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    fcb2:	a2 2e       	mov	r10, r18
    fcb4:	b3 2e       	mov	r11, r19
    fcb6:	c4 2e       	mov	r12, r20
    fcb8:	d5 2e       	mov	r13, r21
    fcba:	e6 2e       	mov	r14, r22
    fcbc:	f7 2e       	mov	r15, r23
    fcbe:	08 2f       	mov	r16, r24
    fcc0:	19 2f       	mov	r17, r25
    fcc2:	2a 2d       	mov	r18, r10
    fcc4:	3b 2d       	mov	r19, r11
    fcc6:	4c 2d       	mov	r20, r12
    fcc8:	5d 2d       	mov	r21, r13
    fcca:	6e 2d       	mov	r22, r14
    fccc:	7f 2d       	mov	r23, r15
    fcce:	80 2f       	mov	r24, r16
    fcd0:	91 2f       	mov	r25, r17
    fcd2:	a2 2c       	mov	r10, r2
    fcd4:	b3 2c       	mov	r11, r3
    fcd6:	c4 2c       	mov	r12, r4
    fcd8:	d5 2c       	mov	r13, r5
    fcda:	e6 2c       	mov	r14, r6
    fcdc:	f7 2c       	mov	r15, r7
    fcde:	08 2d       	mov	r16, r8
    fce0:	19 2d       	mov	r17, r9
    fce2:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
    fce6:	a2 2e       	mov	r10, r18
    fce8:	b3 2e       	mov	r11, r19
    fcea:	c4 2e       	mov	r12, r20
    fcec:	d5 2e       	mov	r13, r21
    fcee:	e6 2e       	mov	r14, r22
    fcf0:	f7 2e       	mov	r15, r23
    fcf2:	08 2f       	mov	r16, r24
    fcf4:	19 2f       	mov	r17, r25
    fcf6:	2a 2d       	mov	r18, r10
    fcf8:	3b 2d       	mov	r19, r11
    fcfa:	4c 2d       	mov	r20, r12
    fcfc:	5d 2d       	mov	r21, r13
    fcfe:	6e 2d       	mov	r22, r14
    fd00:	7f 2d       	mov	r23, r15
    fd02:	80 2f       	mov	r24, r16
    fd04:	91 2f       	mov	r25, r17
    fd06:	a9 80       	ldd	r10, Y+1	; 0x01
    fd08:	ba 80       	ldd	r11, Y+2	; 0x02
    fd0a:	cb 80       	ldd	r12, Y+3	; 0x03
    fd0c:	dc 80       	ldd	r13, Y+4	; 0x04
    fd0e:	ed 80       	ldd	r14, Y+5	; 0x05
    fd10:	fe 80       	ldd	r15, Y+6	; 0x06
    fd12:	0f 81       	ldd	r16, Y+7	; 0x07
    fd14:	18 85       	ldd	r17, Y+8	; 0x08
    fd16:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
    fd1a:	a2 2e       	mov	r10, r18
    fd1c:	b3 2e       	mov	r11, r19
    fd1e:	c4 2e       	mov	r12, r20
    fd20:	d5 2e       	mov	r13, r21
    fd22:	e6 2e       	mov	r14, r22
    fd24:	f7 2e       	mov	r15, r23
    fd26:	08 2f       	mov	r16, r24
    fd28:	19 2f       	mov	r17, r25
    fd2a:	2a 2d       	mov	r18, r10
    fd2c:	3b 2d       	mov	r19, r11
    fd2e:	4c 2d       	mov	r20, r12
    fd30:	5d 2d       	mov	r21, r13
    fd32:	6e 2d       	mov	r22, r14
    fd34:	7f 2d       	mov	r23, r15
    fd36:	80 2f       	mov	r24, r16
    fd38:	91 2f       	mov	r25, r17
    fd3a:	03 e0       	ldi	r16, 0x03	; 3
    fd3c:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
    fd40:	22 2e       	mov	r2, r18
    fd42:	33 2e       	mov	r3, r19
    fd44:	44 2e       	mov	r4, r20
    fd46:	55 2e       	mov	r5, r21
    fd48:	66 2e       	mov	r6, r22
    fd4a:	77 2e       	mov	r7, r23
    fd4c:	88 2e       	mov	r8, r24
    fd4e:	99 2e       	mov	r9, r25
    fd50:	a2 2c       	mov	r10, r2
    fd52:	b3 2c       	mov	r11, r3
    fd54:	c4 2c       	mov	r12, r4
    fd56:	d5 2c       	mov	r13, r5
    fd58:	e6 2c       	mov	r14, r6
    fd5a:	f7 2c       	mov	r15, r7
    fd5c:	08 2d       	mov	r16, r8
    fd5e:	19 2d       	mov	r17, r9
    fd60:	2a 2c       	mov	r2, r10
    fd62:	3b 2c       	mov	r3, r11
    fd64:	4c 2c       	mov	r4, r12
    fd66:	5d 2c       	mov	r5, r13
    fd68:	6e 2c       	mov	r6, r14
    fd6a:	7f 2c       	mov	r7, r15
    fd6c:	80 2e       	mov	r8, r16
    fd6e:	91 2e       	mov	r9, r17
    fd70:	0f 2e       	mov	r0, r31
    fd72:	f6 e0       	ldi	r31, 0x06	; 6
    fd74:	af 2e       	mov	r10, r31
    fd76:	f0 2d       	mov	r31, r0
    fd78:	b1 2c       	mov	r11, r1
    fd7a:	c1 2c       	mov	r12, r1
    fd7c:	d1 2c       	mov	r13, r1
    fd7e:	e1 2c       	mov	r14, r1
    fd80:	f1 2c       	mov	r15, r1
    fd82:	00 e0       	ldi	r16, 0x00	; 0
    fd84:	10 e0       	ldi	r17, 0x00	; 0
    fd86:	22 2d       	mov	r18, r2
    fd88:	33 2d       	mov	r19, r3
    fd8a:	44 2d       	mov	r20, r4
    fd8c:	55 2d       	mov	r21, r5
    fd8e:	66 2d       	mov	r22, r6
    fd90:	77 2d       	mov	r23, r7
    fd92:	88 2d       	mov	r24, r8
    fd94:	99 2d       	mov	r25, r9
    fd96:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
    fd9a:	22 2e       	mov	r2, r18
    fd9c:	33 2e       	mov	r3, r19
    fd9e:	44 2e       	mov	r4, r20
    fda0:	55 2e       	mov	r5, r21
    fda2:	66 2e       	mov	r6, r22
    fda4:	77 2e       	mov	r7, r23
    fda6:	88 2e       	mov	r8, r24
    fda8:	99 2e       	mov	r9, r25
    fdaa:	a2 2c       	mov	r10, r2
    fdac:	b3 2c       	mov	r11, r3
    fdae:	c4 2c       	mov	r12, r4
    fdb0:	d5 2c       	mov	r13, r5
    fdb2:	e6 2c       	mov	r14, r6
    fdb4:	f7 2c       	mov	r15, r7
    fdb6:	08 2d       	mov	r16, r8
    fdb8:	19 2d       	mov	r17, r9
    fdba:	2a 2d       	mov	r18, r10
    fdbc:	3b 2d       	mov	r19, r11
    fdbe:	4c 2d       	mov	r20, r12
    fdc0:	5d 2d       	mov	r21, r13
    fdc2:	6e 2d       	mov	r22, r14
    fdc4:	7f 2d       	mov	r23, r15
    fdc6:	80 2f       	mov	r24, r16
    fdc8:	91 2f       	mov	r25, r17
    fdca:	29 51       	subi	r18, 0x19	; 25
    fdcc:	3c 4f       	sbci	r19, 0xFC	; 252
    fdce:	4f 4f       	sbci	r20, 0xFF	; 255
    fdd0:	5f 4f       	sbci	r21, 0xFF	; 255
    fdd2:	6f 4f       	sbci	r22, 0xFF	; 255
    fdd4:	7f 4f       	sbci	r23, 0xFF	; 255
    fdd6:	8f 4f       	sbci	r24, 0xFF	; 255
    fdd8:	9f 4f       	sbci	r25, 0xFF	; 255
    fdda:	a2 2e       	mov	r10, r18
    fddc:	b3 2e       	mov	r11, r19
    fdde:	c4 2e       	mov	r12, r20
    fde0:	d5 2e       	mov	r13, r21
    fde2:	e6 2e       	mov	r14, r22
    fde4:	f7 2e       	mov	r15, r23
    fde6:	08 2f       	mov	r16, r24
    fde8:	19 2f       	mov	r17, r25
    fdea:	2a 2d       	mov	r18, r10
    fdec:	3b 2d       	mov	r19, r11
    fdee:	4c 2d       	mov	r20, r12
    fdf0:	5d 2d       	mov	r21, r13
    fdf2:	6e 2d       	mov	r22, r14
    fdf4:	7f 2d       	mov	r23, r15
    fdf6:	80 2f       	mov	r24, r16
    fdf8:	91 2f       	mov	r25, r17
    fdfa:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
    fdfe:	dc 01       	movw	r26, r24
    fe00:	cb 01       	movw	r24, r22
    fe02:	20 e0       	ldi	r18, 0x00	; 0
    fe04:	30 e0       	ldi	r19, 0x00	; 0
    fe06:	4a e7       	ldi	r20, 0x7A	; 122
    fe08:	54 e4       	ldi	r21, 0x44	; 68
    fe0a:	bc 01       	movw	r22, r24
    fe0c:	cd 01       	movw	r24, r26
    fe0e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
    fe12:	dc 01       	movw	r26, r24
    fe14:	cb 01       	movw	r24, r22
    fe16:	bc 01       	movw	r22, r24
    fe18:	cd 01       	movw	r24, r26
    fe1a:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
    fe1e:	a2 2e       	mov	r10, r18
    fe20:	b3 2e       	mov	r11, r19
    fe22:	c4 2e       	mov	r12, r20
    fe24:	d5 2e       	mov	r13, r21
    fe26:	e6 2e       	mov	r14, r22
    fe28:	f7 2e       	mov	r15, r23
    fe2a:	08 2f       	mov	r16, r24
    fe2c:	19 2f       	mov	r17, r25
    fe2e:	d6 01       	movw	r26, r12
    fe30:	c5 01       	movw	r24, r10
    fe32:	bc 01       	movw	r22, r24
    fe34:	cd 01       	movw	r24, r26
    fe36:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
    fe3a:	79 d9       	rcall	.-3342   	; 0xf12e <start_twi2_lcd>
    fe3c:	03 d9       	rcall	.-3578   	; 0xf044 <start_twi1_onboard>
    fe3e:	00 00       	nop
    fe40:	28 96       	adiw	r28, 0x08	; 8
    fe42:	cd bf       	out	0x3d, r28	; 61
    fe44:	de bf       	out	0x3e, r29	; 62
    fe46:	df 91       	pop	r29
    fe48:	cf 91       	pop	r28
    fe4a:	1f 91       	pop	r17
    fe4c:	0f 91       	pop	r16
    fe4e:	ff 90       	pop	r15
    fe50:	ef 90       	pop	r14
    fe52:	df 90       	pop	r13
    fe54:	cf 90       	pop	r12
    fe56:	bf 90       	pop	r11
    fe58:	af 90       	pop	r10
    fe5a:	9f 90       	pop	r9
    fe5c:	8f 90       	pop	r8
    fe5e:	7f 90       	pop	r7
    fe60:	6f 90       	pop	r6
    fe62:	5f 90       	pop	r5
    fe64:	4f 90       	pop	r4
    fe66:	3f 90       	pop	r3
    fe68:	2f 90       	pop	r2
    fe6a:	08 95       	ret

0000fe6c <service_twi1_hygro>:
    fe6c:	cf 93       	push	r28
    fe6e:	df 93       	push	r29
    fe70:	1f 92       	push	r1
    fe72:	1f 92       	push	r1
    fe74:	cd b7       	in	r28, 0x3d	; 61
    fe76:	de b7       	in	r29, 0x3e	; 62
    fe78:	8a 83       	std	Y+2, r24	; 0x02
    fe7a:	9a 81       	ldd	r25, Y+2	; 0x02
    fe7c:	81 e0       	ldi	r24, 0x01	; 1
    fe7e:	89 27       	eor	r24, r25
    fe80:	88 23       	and	r24, r24
    fe82:	11 f0       	breq	.+4      	; 0xfe88 <service_twi1_hygro+0x1c>
    fe84:	80 e0       	ldi	r24, 0x00	; 0
    fe86:	63 c0       	rjmp	.+198    	; 0xff4e <service_twi1_hygro+0xe2>
    fe88:	80 91 b6 29 	lds	r24, 0x29B6	; 0x8029b6 <g_twi1_lock>
    fe8c:	88 23       	and	r24, r24
    fe8e:	11 f0       	breq	.+4      	; 0xfe94 <service_twi1_hygro+0x28>
    fe90:	80 e0       	ldi	r24, 0x00	; 0
    fe92:	5d c0       	rjmp	.+186    	; 0xff4e <service_twi1_hygro+0xe2>
    fe94:	84 e4       	ldi	r24, 0x44	; 68
    fe96:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    fe9a:	80 ee       	ldi	r24, 0xE0	; 224
    fe9c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    fea0:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    fea4:	82 e0       	ldi	r24, 0x02	; 2
    fea6:	90 e0       	ldi	r25, 0x00	; 0
    fea8:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    feac:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    feb0:	85 e0       	ldi	r24, 0x05	; 5
    feb2:	90 e0       	ldi	r25, 0x00	; 0
    feb4:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    feb8:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    febc:	6a e1       	ldi	r22, 0x1A	; 26
    febe:	70 e2       	ldi	r23, 0x20	; 32
    fec0:	80 ea       	ldi	r24, 0xA0	; 160
    fec2:	94 e0       	ldi	r25, 0x04	; 4
    fec4:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
    fec8:	89 83       	std	Y+1, r24	; 0x01
    feca:	89 81       	ldd	r24, Y+1	; 0x01
    fecc:	88 23       	and	r24, r24
    fece:	01 f5       	brne	.+64     	; 0xff10 <service_twi1_hygro+0xa4>
    fed0:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
    fed4:	88 2f       	mov	r24, r24
    fed6:	90 e0       	ldi	r25, 0x00	; 0
    fed8:	38 2f       	mov	r19, r24
    feda:	22 27       	eor	r18, r18
    fedc:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x1>
    fee0:	88 2f       	mov	r24, r24
    fee2:	90 e0       	ldi	r25, 0x00	; 0
    fee4:	82 2b       	or	r24, r18
    fee6:	93 2b       	or	r25, r19
    fee8:	80 93 93 28 	sts	0x2893, r24	; 0x802893 <g_twi1_hygro_S_T>
    feec:	90 93 94 28 	sts	0x2894, r25	; 0x802894 <g_twi1_hygro_S_T+0x1>
    fef0:	80 91 3c 2b 	lds	r24, 0x2B3C	; 0x802b3c <g_twi1_m_data+0x3>
    fef4:	88 2f       	mov	r24, r24
    fef6:	90 e0       	ldi	r25, 0x00	; 0
    fef8:	38 2f       	mov	r19, r24
    fefa:	22 27       	eor	r18, r18
    fefc:	80 91 3d 2b 	lds	r24, 0x2B3D	; 0x802b3d <g_twi1_m_data+0x4>
    ff00:	88 2f       	mov	r24, r24
    ff02:	90 e0       	ldi	r25, 0x00	; 0
    ff04:	82 2b       	or	r24, r18
    ff06:	93 2b       	or	r25, r19
    ff08:	80 93 95 28 	sts	0x2895, r24	; 0x802895 <g_twi1_hygro_S_RH>
    ff0c:	90 93 96 28 	sts	0x2896, r25	; 0x802896 <g_twi1_hygro_S_RH+0x1>
    ff10:	84 e4       	ldi	r24, 0x44	; 68
    ff12:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    ff16:	84 e2       	ldi	r24, 0x24	; 36
    ff18:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    ff1c:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    ff20:	82 e0       	ldi	r24, 0x02	; 2
    ff22:	90 e0       	ldi	r25, 0x00	; 0
    ff24:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    ff28:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    ff2c:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    ff30:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    ff34:	6a e1       	ldi	r22, 0x1A	; 26
    ff36:	70 e2       	ldi	r23, 0x20	; 32
    ff38:	80 ea       	ldi	r24, 0xA0	; 160
    ff3a:	94 e0       	ldi	r25, 0x04	; 4
    ff3c:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
    ff40:	89 83       	std	Y+1, r24	; 0x01
    ff42:	89 81       	ldd	r24, Y+1	; 0x01
    ff44:	88 23       	and	r24, r24
    ff46:	11 f4       	brne	.+4      	; 0xff4c <service_twi1_hygro+0xe0>
    ff48:	81 e0       	ldi	r24, 0x01	; 1
    ff4a:	01 c0       	rjmp	.+2      	; 0xff4e <service_twi1_hygro+0xe2>
    ff4c:	80 e0       	ldi	r24, 0x00	; 0
    ff4e:	0f 90       	pop	r0
    ff50:	0f 90       	pop	r0
    ff52:	df 91       	pop	r29
    ff54:	cf 91       	pop	r28
    ff56:	08 95       	ret

0000ff58 <service_twi1_gyro>:
    ff58:	cf 93       	push	r28
    ff5a:	df 93       	push	r29
    ff5c:	1f 92       	push	r1
    ff5e:	1f 92       	push	r1
    ff60:	cd b7       	in	r28, 0x3d	; 61
    ff62:	de b7       	in	r29, 0x3e	; 62
    ff64:	8a 83       	std	Y+2, r24	; 0x02
    ff66:	9a 81       	ldd	r25, Y+2	; 0x02
    ff68:	81 e0       	ldi	r24, 0x01	; 1
    ff6a:	89 27       	eor	r24, r25
    ff6c:	88 23       	and	r24, r24
    ff6e:	11 f0       	breq	.+4      	; 0xff74 <service_twi1_gyro+0x1c>
    ff70:	80 e0       	ldi	r24, 0x00	; 0
    ff72:	88 c1       	rjmp	.+784    	; 0x10284 <__EEPROM_REGION_LENGTH__+0x284>
    ff74:	80 91 b6 29 	lds	r24, 0x29B6	; 0x8029b6 <g_twi1_lock>
    ff78:	88 23       	and	r24, r24
    ff7a:	11 f0       	breq	.+4      	; 0xff80 <service_twi1_gyro+0x28>
    ff7c:	80 e0       	ldi	r24, 0x00	; 0
    ff7e:	82 c1       	rjmp	.+772    	; 0x10284 <__EEPROM_REGION_LENGTH__+0x284>
    ff80:	88 e6       	ldi	r24, 0x68	; 104
    ff82:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    ff86:	8b e3       	ldi	r24, 0x3B	; 59
    ff88:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    ff8c:	81 e0       	ldi	r24, 0x01	; 1
    ff8e:	90 e0       	ldi	r25, 0x00	; 0
    ff90:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    ff94:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    ff98:	88 e0       	ldi	r24, 0x08	; 8
    ff9a:	90 e0       	ldi	r25, 0x00	; 0
    ff9c:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    ffa0:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    ffa4:	6a e1       	ldi	r22, 0x1A	; 26
    ffa6:	70 e2       	ldi	r23, 0x20	; 32
    ffa8:	80 ea       	ldi	r24, 0xA0	; 160
    ffaa:	94 e0       	ldi	r25, 0x04	; 4
    ffac:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
    ffb0:	89 83       	std	Y+1, r24	; 0x01
    ffb2:	89 81       	ldd	r24, Y+1	; 0x01
    ffb4:	88 23       	and	r24, r24
    ffb6:	11 f0       	breq	.+4      	; 0xffbc <__DATA_REGION_LENGTH__+0x1c>
    ffb8:	80 e0       	ldi	r24, 0x00	; 0
    ffba:	64 c1       	rjmp	.+712    	; 0x10284 <__EEPROM_REGION_LENGTH__+0x284>
    ffbc:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
    ffc0:	88 2f       	mov	r24, r24
    ffc2:	90 e0       	ldi	r25, 0x00	; 0
    ffc4:	38 2f       	mov	r19, r24
    ffc6:	22 27       	eor	r18, r18
    ffc8:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x1>
    ffcc:	88 2f       	mov	r24, r24
    ffce:	90 e0       	ldi	r25, 0x00	; 0
    ffd0:	82 2b       	or	r24, r18
    ffd2:	93 2b       	or	r25, r19
    ffd4:	80 93 19 28 	sts	0x2819, r24	; 0x802819 <g_twi1_gyro_1_accel_x>
    ffd8:	90 93 1a 28 	sts	0x281A, r25	; 0x80281a <g_twi1_gyro_1_accel_x+0x1>
    ffdc:	80 91 3b 2b 	lds	r24, 0x2B3B	; 0x802b3b <g_twi1_m_data+0x2>
    ffe0:	88 2f       	mov	r24, r24
    ffe2:	90 e0       	ldi	r25, 0x00	; 0
    ffe4:	38 2f       	mov	r19, r24
    ffe6:	22 27       	eor	r18, r18
    ffe8:	80 91 3c 2b 	lds	r24, 0x2B3C	; 0x802b3c <g_twi1_m_data+0x3>
    ffec:	88 2f       	mov	r24, r24
    ffee:	90 e0       	ldi	r25, 0x00	; 0
    fff0:	82 2b       	or	r24, r18
    fff2:	93 2b       	or	r25, r19
    fff4:	80 93 1b 28 	sts	0x281B, r24	; 0x80281b <g_twi1_gyro_1_accel_y>
    fff8:	90 93 1c 28 	sts	0x281C, r25	; 0x80281c <g_twi1_gyro_1_accel_y+0x1>
    fffc:	80 91 3d 2b 	lds	r24, 0x2B3D	; 0x802b3d <g_twi1_m_data+0x4>
   10000:	88 2f       	mov	r24, r24
   10002:	90 e0       	ldi	r25, 0x00	; 0
   10004:	38 2f       	mov	r19, r24
   10006:	22 27       	eor	r18, r18
   10008:	80 91 3e 2b 	lds	r24, 0x2B3E	; 0x802b3e <g_twi1_m_data+0x5>
   1000c:	88 2f       	mov	r24, r24
   1000e:	90 e0       	ldi	r25, 0x00	; 0
   10010:	82 2b       	or	r24, r18
   10012:	93 2b       	or	r25, r19
   10014:	80 93 1d 28 	sts	0x281D, r24	; 0x80281d <g_twi1_gyro_1_accel_z>
   10018:	90 93 1e 28 	sts	0x281E, r25	; 0x80281e <g_twi1_gyro_1_accel_z+0x1>
   1001c:	80 91 3f 2b 	lds	r24, 0x2B3F	; 0x802b3f <g_twi1_m_data+0x6>
   10020:	88 2f       	mov	r24, r24
   10022:	90 e0       	ldi	r25, 0x00	; 0
   10024:	38 2f       	mov	r19, r24
   10026:	22 27       	eor	r18, r18
   10028:	80 91 40 2b 	lds	r24, 0x2B40	; 0x802b40 <g_twi1_m_data+0x7>
   1002c:	88 2f       	mov	r24, r24
   1002e:	90 e0       	ldi	r25, 0x00	; 0
   10030:	82 2b       	or	r24, r18
   10032:	93 2b       	or	r25, r19
   10034:	80 93 11 28 	sts	0x2811, r24	; 0x802811 <g_twi1_gyro_1_temp>
   10038:	90 93 12 28 	sts	0x2812, r25	; 0x802812 <g_twi1_gyro_1_temp+0x1>
   1003c:	88 e6       	ldi	r24, 0x68	; 104
   1003e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
   10042:	83 e4       	ldi	r24, 0x43	; 67
   10044:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
   10048:	81 e0       	ldi	r24, 0x01	; 1
   1004a:	90 e0       	ldi	r25, 0x00	; 0
   1004c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
   10050:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
   10054:	86 e0       	ldi	r24, 0x06	; 6
   10056:	90 e0       	ldi	r25, 0x00	; 0
   10058:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
   1005c:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
   10060:	6a e1       	ldi	r22, 0x1A	; 26
   10062:	70 e2       	ldi	r23, 0x20	; 32
   10064:	80 ea       	ldi	r24, 0xA0	; 160
   10066:	94 e0       	ldi	r25, 0x04	; 4
   10068:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
   1006c:	89 83       	std	Y+1, r24	; 0x01
   1006e:	89 81       	ldd	r24, Y+1	; 0x01
   10070:	88 23       	and	r24, r24
   10072:	11 f0       	breq	.+4      	; 0x10078 <__EEPROM_REGION_LENGTH__+0x78>
   10074:	80 e0       	ldi	r24, 0x00	; 0
   10076:	06 c1       	rjmp	.+524    	; 0x10284 <__EEPROM_REGION_LENGTH__+0x284>
   10078:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
   1007c:	88 2f       	mov	r24, r24
   1007e:	90 e0       	ldi	r25, 0x00	; 0
   10080:	38 2f       	mov	r19, r24
   10082:	22 27       	eor	r18, r18
   10084:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x1>
   10088:	88 2f       	mov	r24, r24
   1008a:	90 e0       	ldi	r25, 0x00	; 0
   1008c:	82 2b       	or	r24, r18
   1008e:	93 2b       	or	r25, r19
   10090:	80 93 31 28 	sts	0x2831, r24	; 0x802831 <g_twi1_gyro_1_gyro_x>
   10094:	90 93 32 28 	sts	0x2832, r25	; 0x802832 <g_twi1_gyro_1_gyro_x+0x1>
   10098:	80 91 3b 2b 	lds	r24, 0x2B3B	; 0x802b3b <g_twi1_m_data+0x2>
   1009c:	88 2f       	mov	r24, r24
   1009e:	90 e0       	ldi	r25, 0x00	; 0
   100a0:	38 2f       	mov	r19, r24
   100a2:	22 27       	eor	r18, r18
   100a4:	80 91 3c 2b 	lds	r24, 0x2B3C	; 0x802b3c <g_twi1_m_data+0x3>
   100a8:	88 2f       	mov	r24, r24
   100aa:	90 e0       	ldi	r25, 0x00	; 0
   100ac:	82 2b       	or	r24, r18
   100ae:	93 2b       	or	r25, r19
   100b0:	80 93 33 28 	sts	0x2833, r24	; 0x802833 <g_twi1_gyro_1_gyro_y>
   100b4:	90 93 34 28 	sts	0x2834, r25	; 0x802834 <g_twi1_gyro_1_gyro_y+0x1>
   100b8:	80 91 3d 2b 	lds	r24, 0x2B3D	; 0x802b3d <g_twi1_m_data+0x4>
   100bc:	88 2f       	mov	r24, r24
   100be:	90 e0       	ldi	r25, 0x00	; 0
   100c0:	38 2f       	mov	r19, r24
   100c2:	22 27       	eor	r18, r18
   100c4:	80 91 3e 2b 	lds	r24, 0x2B3E	; 0x802b3e <g_twi1_m_data+0x5>
   100c8:	88 2f       	mov	r24, r24
   100ca:	90 e0       	ldi	r25, 0x00	; 0
   100cc:	82 2b       	or	r24, r18
   100ce:	93 2b       	or	r25, r19
   100d0:	80 93 35 28 	sts	0x2835, r24	; 0x802835 <g_twi1_gyro_1_gyro_z>
   100d4:	90 93 36 28 	sts	0x2836, r25	; 0x802836 <g_twi1_gyro_1_gyro_z+0x1>
   100d8:	80 91 49 28 	lds	r24, 0x2849	; 0x802849 <g_twi1_gyro_gyro_offset_set__flag>
   100dc:	88 23       	and	r24, r24
   100de:	21 f0       	breq	.+8      	; 0x100e8 <__EEPROM_REGION_LENGTH__+0xe8>
   100e0:	10 92 49 28 	sts	0x2849, r1	; 0x802849 <g_twi1_gyro_gyro_offset_set__flag>
   100e4:	0e 94 82 6e 	call	0xdd04	; 0xdd04 <twi1_gyro_gyro_offset_set>
   100e8:	80 91 4a 28 	lds	r24, 0x284A	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>
   100ec:	88 23       	and	r24, r24
   100ee:	21 f0       	breq	.+8      	; 0x100f8 <__EEPROM_REGION_LENGTH__+0xf8>
   100f0:	10 92 4a 28 	sts	0x284A, r1	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>
   100f4:	0e 94 ce 6e 	call	0xdd9c	; 0xdd9c <twi1_gyro_accel_offset_set>
   100f8:	8c e0       	ldi	r24, 0x0C	; 12
   100fa:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
   100fe:	82 e0       	ldi	r24, 0x02	; 2
   10100:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
   10104:	81 e0       	ldi	r24, 0x01	; 1
   10106:	90 e0       	ldi	r25, 0x00	; 0
   10108:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
   1010c:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
   10110:	81 e0       	ldi	r24, 0x01	; 1
   10112:	90 e0       	ldi	r25, 0x00	; 0
   10114:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
   10118:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
   1011c:	6a e1       	ldi	r22, 0x1A	; 26
   1011e:	70 e2       	ldi	r23, 0x20	; 32
   10120:	80 ea       	ldi	r24, 0xA0	; 160
   10122:	94 e0       	ldi	r25, 0x04	; 4
   10124:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
   10128:	89 83       	std	Y+1, r24	; 0x01
   1012a:	89 81       	ldd	r24, Y+1	; 0x01
   1012c:	88 23       	and	r24, r24
   1012e:	11 f0       	breq	.+4      	; 0x10134 <__EEPROM_REGION_LENGTH__+0x134>
   10130:	80 e0       	ldi	r24, 0x00	; 0
   10132:	a8 c0       	rjmp	.+336    	; 0x10284 <__EEPROM_REGION_LENGTH__+0x284>
   10134:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
   10138:	88 2f       	mov	r24, r24
   1013a:	90 e0       	ldi	r25, 0x00	; 0
   1013c:	81 70       	andi	r24, 0x01	; 1
   1013e:	99 27       	eor	r25, r25
   10140:	89 2b       	or	r24, r25
   10142:	11 f4       	brne	.+4      	; 0x10148 <__EEPROM_REGION_LENGTH__+0x148>
   10144:	80 e0       	ldi	r24, 0x00	; 0
   10146:	9e c0       	rjmp	.+316    	; 0x10284 <__EEPROM_REGION_LENGTH__+0x284>
   10148:	8c e0       	ldi	r24, 0x0C	; 12
   1014a:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
   1014e:	83 e0       	ldi	r24, 0x03	; 3
   10150:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
   10154:	81 e0       	ldi	r24, 0x01	; 1
   10156:	90 e0       	ldi	r25, 0x00	; 0
   10158:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
   1015c:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
   10160:	86 e0       	ldi	r24, 0x06	; 6
   10162:	90 e0       	ldi	r25, 0x00	; 0
   10164:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
   10168:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
   1016c:	6a e1       	ldi	r22, 0x1A	; 26
   1016e:	70 e2       	ldi	r23, 0x20	; 32
   10170:	80 ea       	ldi	r24, 0xA0	; 160
   10172:	94 e0       	ldi	r25, 0x04	; 4
   10174:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
   10178:	89 83       	std	Y+1, r24	; 0x01
   1017a:	89 81       	ldd	r24, Y+1	; 0x01
   1017c:	88 23       	and	r24, r24
   1017e:	11 f0       	breq	.+4      	; 0x10184 <__EEPROM_REGION_LENGTH__+0x184>
   10180:	80 e0       	ldi	r24, 0x00	; 0
   10182:	80 c0       	rjmp	.+256    	; 0x10284 <__EEPROM_REGION_LENGTH__+0x284>
   10184:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x1>
   10188:	88 2f       	mov	r24, r24
   1018a:	90 e0       	ldi	r25, 0x00	; 0
   1018c:	38 2f       	mov	r19, r24
   1018e:	22 27       	eor	r18, r18
   10190:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
   10194:	88 2f       	mov	r24, r24
   10196:	90 e0       	ldi	r25, 0x00	; 0
   10198:	82 2b       	or	r24, r18
   1019a:	93 2b       	or	r25, r19
   1019c:	9c 01       	movw	r18, r24
   1019e:	80 91 4f 28 	lds	r24, 0x284F	; 0x80284f <g_twi1_gyro_2_ofsx>
   101a2:	90 91 50 28 	lds	r25, 0x2850	; 0x802850 <g_twi1_gyro_2_ofsx+0x1>
   101a6:	82 0f       	add	r24, r18
   101a8:	93 1f       	adc	r25, r19
   101aa:	80 93 55 28 	sts	0x2855, r24	; 0x802855 <g_twi1_gyro_2_mag_x>
   101ae:	90 93 56 28 	sts	0x2856, r25	; 0x802856 <g_twi1_gyro_2_mag_x+0x1>
   101b2:	80 91 3c 2b 	lds	r24, 0x2B3C	; 0x802b3c <g_twi1_m_data+0x3>
   101b6:	88 2f       	mov	r24, r24
   101b8:	90 e0       	ldi	r25, 0x00	; 0
   101ba:	38 2f       	mov	r19, r24
   101bc:	22 27       	eor	r18, r18
   101be:	80 91 3b 2b 	lds	r24, 0x2B3B	; 0x802b3b <g_twi1_m_data+0x2>
   101c2:	88 2f       	mov	r24, r24
   101c4:	90 e0       	ldi	r25, 0x00	; 0
   101c6:	82 2b       	or	r24, r18
   101c8:	93 2b       	or	r25, r19
   101ca:	9c 01       	movw	r18, r24
   101cc:	80 91 51 28 	lds	r24, 0x2851	; 0x802851 <g_twi1_gyro_2_ofsy>
   101d0:	90 91 52 28 	lds	r25, 0x2852	; 0x802852 <g_twi1_gyro_2_ofsy+0x1>
   101d4:	82 0f       	add	r24, r18
   101d6:	93 1f       	adc	r25, r19
   101d8:	80 93 57 28 	sts	0x2857, r24	; 0x802857 <g_twi1_gyro_2_mag_y>
   101dc:	90 93 58 28 	sts	0x2858, r25	; 0x802858 <g_twi1_gyro_2_mag_y+0x1>
   101e0:	80 91 3e 2b 	lds	r24, 0x2B3E	; 0x802b3e <g_twi1_m_data+0x5>
   101e4:	88 2f       	mov	r24, r24
   101e6:	90 e0       	ldi	r25, 0x00	; 0
   101e8:	38 2f       	mov	r19, r24
   101ea:	22 27       	eor	r18, r18
   101ec:	80 91 3d 2b 	lds	r24, 0x2B3D	; 0x802b3d <g_twi1_m_data+0x4>
   101f0:	88 2f       	mov	r24, r24
   101f2:	90 e0       	ldi	r25, 0x00	; 0
   101f4:	82 2b       	or	r24, r18
   101f6:	93 2b       	or	r25, r19
   101f8:	9c 01       	movw	r18, r24
   101fa:	80 91 53 28 	lds	r24, 0x2853	; 0x802853 <g_twi1_gyro_2_ofsz>
   101fe:	90 91 54 28 	lds	r25, 0x2854	; 0x802854 <g_twi1_gyro_2_ofsz+0x1>
   10202:	82 0f       	add	r24, r18
   10204:	93 1f       	adc	r25, r19
   10206:	80 93 59 28 	sts	0x2859, r24	; 0x802859 <g_twi1_gyro_2_mag_z>
   1020a:	90 93 5a 28 	sts	0x285A, r25	; 0x80285a <g_twi1_gyro_2_mag_z+0x1>
   1020e:	8c e0       	ldi	r24, 0x0C	; 12
   10210:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
   10214:	89 e0       	ldi	r24, 0x09	; 9
   10216:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
   1021a:	81 e0       	ldi	r24, 0x01	; 1
   1021c:	90 e0       	ldi	r25, 0x00	; 0
   1021e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
   10222:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
   10226:	81 e0       	ldi	r24, 0x01	; 1
   10228:	90 e0       	ldi	r25, 0x00	; 0
   1022a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
   1022e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
   10232:	6a e1       	ldi	r22, 0x1A	; 26
   10234:	70 e2       	ldi	r23, 0x20	; 32
   10236:	80 ea       	ldi	r24, 0xA0	; 160
   10238:	94 e0       	ldi	r25, 0x04	; 4
   1023a:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
   1023e:	89 83       	std	Y+1, r24	; 0x01
   10240:	89 81       	ldd	r24, Y+1	; 0x01
   10242:	88 23       	and	r24, r24
   10244:	11 f0       	breq	.+4      	; 0x1024a <__EEPROM_REGION_LENGTH__+0x24a>
   10246:	80 e0       	ldi	r24, 0x00	; 0
   10248:	1d c0       	rjmp	.+58     	; 0x10284 <__EEPROM_REGION_LENGTH__+0x284>
   1024a:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
   1024e:	88 2f       	mov	r24, r24
   10250:	90 e0       	ldi	r25, 0x00	; 0
   10252:	88 70       	andi	r24, 0x08	; 8
   10254:	99 27       	eor	r25, r25
   10256:	89 2b       	or	r24, r25
   10258:	a1 f0       	breq	.+40     	; 0x10282 <__EEPROM_REGION_LENGTH__+0x282>
   1025a:	10 92 55 28 	sts	0x2855, r1	; 0x802855 <g_twi1_gyro_2_mag_x>
   1025e:	10 92 56 28 	sts	0x2856, r1	; 0x802856 <g_twi1_gyro_2_mag_x+0x1>
   10262:	80 91 55 28 	lds	r24, 0x2855	; 0x802855 <g_twi1_gyro_2_mag_x>
   10266:	90 91 56 28 	lds	r25, 0x2856	; 0x802856 <g_twi1_gyro_2_mag_x+0x1>
   1026a:	80 93 57 28 	sts	0x2857, r24	; 0x802857 <g_twi1_gyro_2_mag_y>
   1026e:	90 93 58 28 	sts	0x2858, r25	; 0x802858 <g_twi1_gyro_2_mag_y+0x1>
   10272:	80 91 57 28 	lds	r24, 0x2857	; 0x802857 <g_twi1_gyro_2_mag_y>
   10276:	90 91 58 28 	lds	r25, 0x2858	; 0x802858 <g_twi1_gyro_2_mag_y+0x1>
   1027a:	80 93 59 28 	sts	0x2859, r24	; 0x802859 <g_twi1_gyro_2_mag_z>
   1027e:	90 93 5a 28 	sts	0x285A, r25	; 0x80285a <g_twi1_gyro_2_mag_z+0x1>
   10282:	81 e0       	ldi	r24, 0x01	; 1
   10284:	0f 90       	pop	r0
   10286:	0f 90       	pop	r0
   10288:	df 91       	pop	r29
   1028a:	cf 91       	pop	r28
   1028c:	08 95       	ret

0001028e <service_twi1_baro>:
   1028e:	cf 93       	push	r28
   10290:	df 93       	push	r29
   10292:	00 d0       	rcall	.+0      	; 0x10294 <service_twi1_baro+0x6>
   10294:	cd b7       	in	r28, 0x3d	; 61
   10296:	de b7       	in	r29, 0x3e	; 62
   10298:	8b 83       	std	Y+3, r24	; 0x03
   1029a:	8b 81       	ldd	r24, Y+3	; 0x03
   1029c:	88 23       	and	r24, r24
   1029e:	49 f0       	breq	.+18     	; 0x102b2 <service_twi1_baro+0x24>
   102a0:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8432>
   102a4:	84 36       	cpi	r24, 0x64	; 100
   102a6:	28 f0       	brcs	.+10     	; 0x102b2 <service_twi1_baro+0x24>
   102a8:	10 92 06 20 	sts	0x2006, r1	; 0x802006 <s_step.8432>
   102ac:	81 e0       	ldi	r24, 0x01	; 1
   102ae:	80 93 b6 29 	sts	0x29B6, r24	; 0x8029b6 <g_twi1_lock>
   102b2:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8432>
   102b6:	88 2f       	mov	r24, r24
   102b8:	90 e0       	ldi	r25, 0x00	; 0
   102ba:	85 31       	cpi	r24, 0x15	; 21
   102bc:	91 05       	cpc	r25, r1
   102be:	59 f1       	breq	.+86     	; 0x10316 <service_twi1_baro+0x88>
   102c0:	8b 32       	cpi	r24, 0x2B	; 43
   102c2:	91 05       	cpc	r25, r1
   102c4:	09 f4       	brne	.+2      	; 0x102c8 <service_twi1_baro+0x3a>
   102c6:	7e c0       	rjmp	.+252    	; 0x103c4 <service_twi1_baro+0x136>
   102c8:	89 2b       	or	r24, r25
   102ca:	09 f0       	breq	.+2      	; 0x102ce <service_twi1_baro+0x40>
   102cc:	e9 c0       	rjmp	.+466    	; 0x104a0 <service_twi1_baro+0x212>
   102ce:	86 e7       	ldi	r24, 0x76	; 118
   102d0:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
   102d4:	88 e4       	ldi	r24, 0x48	; 72
   102d6:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
   102da:	81 e0       	ldi	r24, 0x01	; 1
   102dc:	90 e0       	ldi	r25, 0x00	; 0
   102de:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
   102e2:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
   102e6:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
   102ea:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
   102ee:	6a e1       	ldi	r22, 0x1A	; 26
   102f0:	70 e2       	ldi	r23, 0x20	; 32
   102f2:	80 ea       	ldi	r24, 0xA0	; 160
   102f4:	94 e0       	ldi	r25, 0x04	; 4
   102f6:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
   102fa:	89 83       	std	Y+1, r24	; 0x01
   102fc:	89 81       	ldd	r24, Y+1	; 0x01
   102fe:	88 23       	and	r24, r24
   10300:	29 f4       	brne	.+10     	; 0x1030c <service_twi1_baro+0x7e>
   10302:	81 e0       	ldi	r24, 0x01	; 1
   10304:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8432>
   10308:	80 e0       	ldi	r24, 0x00	; 0
   1030a:	d7 c0       	rjmp	.+430    	; 0x104ba <service_twi1_baro+0x22c>
   1030c:	88 ec       	ldi	r24, 0xC8	; 200
   1030e:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8432>
   10312:	80 e0       	ldi	r24, 0x00	; 0
   10314:	d2 c0       	rjmp	.+420    	; 0x104ba <service_twi1_baro+0x22c>
   10316:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
   1031a:	83 e0       	ldi	r24, 0x03	; 3
   1031c:	90 e0       	ldi	r25, 0x00	; 0
   1031e:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
   10322:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
   10326:	6a e1       	ldi	r22, 0x1A	; 26
   10328:	70 e2       	ldi	r23, 0x20	; 32
   1032a:	80 ea       	ldi	r24, 0xA0	; 160
   1032c:	94 e0       	ldi	r25, 0x04	; 4
   1032e:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
   10332:	89 83       	std	Y+1, r24	; 0x01
   10334:	89 81       	ldd	r24, Y+1	; 0x01
   10336:	88 23       	and	r24, r24
   10338:	09 f0       	breq	.+2      	; 0x1033c <service_twi1_baro+0xae>
   1033a:	3f c0       	rjmp	.+126    	; 0x103ba <service_twi1_baro+0x12c>
   1033c:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
   10340:	88 2f       	mov	r24, r24
   10342:	90 e0       	ldi	r25, 0x00	; 0
   10344:	a0 e0       	ldi	r26, 0x00	; 0
   10346:	b0 e0       	ldi	r27, 0x00	; 0
   10348:	ac 01       	movw	r20, r24
   1034a:	33 27       	eor	r19, r19
   1034c:	22 27       	eor	r18, r18
   1034e:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x1>
   10352:	88 2f       	mov	r24, r24
   10354:	90 e0       	ldi	r25, 0x00	; 0
   10356:	a0 e0       	ldi	r26, 0x00	; 0
   10358:	b0 e0       	ldi	r27, 0x00	; 0
   1035a:	ba 2f       	mov	r27, r26
   1035c:	a9 2f       	mov	r26, r25
   1035e:	98 2f       	mov	r25, r24
   10360:	88 27       	eor	r24, r24
   10362:	28 2b       	or	r18, r24
   10364:	39 2b       	or	r19, r25
   10366:	4a 2b       	or	r20, r26
   10368:	5b 2b       	or	r21, r27
   1036a:	80 91 3b 2b 	lds	r24, 0x2B3B	; 0x802b3b <g_twi1_m_data+0x2>
   1036e:	88 2f       	mov	r24, r24
   10370:	90 e0       	ldi	r25, 0x00	; 0
   10372:	a0 e0       	ldi	r26, 0x00	; 0
   10374:	b0 e0       	ldi	r27, 0x00	; 0
   10376:	82 2b       	or	r24, r18
   10378:	93 2b       	or	r25, r19
   1037a:	a4 2b       	or	r26, r20
   1037c:	b5 2b       	or	r27, r21
   1037e:	80 93 57 22 	sts	0x2257, r24	; 0x802257 <s_twi1_baro_d1.8433>
   10382:	90 93 58 22 	sts	0x2258, r25	; 0x802258 <s_twi1_baro_d1.8433+0x1>
   10386:	a0 93 59 22 	sts	0x2259, r26	; 0x802259 <s_twi1_baro_d1.8433+0x2>
   1038a:	b0 93 5a 22 	sts	0x225A, r27	; 0x80225a <s_twi1_baro_d1.8433+0x3>
   1038e:	88 e5       	ldi	r24, 0x58	; 88
   10390:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
   10394:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
   10398:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
   1039c:	6a e1       	ldi	r22, 0x1A	; 26
   1039e:	70 e2       	ldi	r23, 0x20	; 32
   103a0:	80 ea       	ldi	r24, 0xA0	; 160
   103a2:	94 e0       	ldi	r25, 0x04	; 4
   103a4:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
   103a8:	89 83       	std	Y+1, r24	; 0x01
   103aa:	89 81       	ldd	r24, Y+1	; 0x01
   103ac:	88 23       	and	r24, r24
   103ae:	29 f4       	brne	.+10     	; 0x103ba <service_twi1_baro+0x12c>
   103b0:	86 e1       	ldi	r24, 0x16	; 22
   103b2:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8432>
   103b6:	80 e0       	ldi	r24, 0x00	; 0
   103b8:	80 c0       	rjmp	.+256    	; 0x104ba <service_twi1_baro+0x22c>
   103ba:	83 ed       	ldi	r24, 0xD3	; 211
   103bc:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8432>
   103c0:	80 e0       	ldi	r24, 0x00	; 0
   103c2:	7b c0       	rjmp	.+246    	; 0x104ba <service_twi1_baro+0x22c>
   103c4:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
   103c8:	83 e0       	ldi	r24, 0x03	; 3
   103ca:	90 e0       	ldi	r25, 0x00	; 0
   103cc:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
   103d0:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
   103d4:	6a e1       	ldi	r22, 0x1A	; 26
   103d6:	70 e2       	ldi	r23, 0x20	; 32
   103d8:	80 ea       	ldi	r24, 0xA0	; 160
   103da:	94 e0       	ldi	r25, 0x04	; 4
   103dc:	0e 94 20 62 	call	0xc440	; 0xc440 <twi_master_read>
   103e0:	89 83       	std	Y+1, r24	; 0x01
   103e2:	89 81       	ldd	r24, Y+1	; 0x01
   103e4:	88 23       	and	r24, r24
   103e6:	09 f0       	breq	.+2      	; 0x103ea <service_twi1_baro+0x15c>
   103e8:	56 c0       	rjmp	.+172    	; 0x10496 <service_twi1_baro+0x208>
   103ea:	80 91 39 2b 	lds	r24, 0x2B39	; 0x802b39 <g_twi1_m_data>
   103ee:	88 2f       	mov	r24, r24
   103f0:	90 e0       	ldi	r25, 0x00	; 0
   103f2:	a0 e0       	ldi	r26, 0x00	; 0
   103f4:	b0 e0       	ldi	r27, 0x00	; 0
   103f6:	ac 01       	movw	r20, r24
   103f8:	33 27       	eor	r19, r19
   103fa:	22 27       	eor	r18, r18
   103fc:	80 91 3a 2b 	lds	r24, 0x2B3A	; 0x802b3a <g_twi1_m_data+0x1>
   10400:	88 2f       	mov	r24, r24
   10402:	90 e0       	ldi	r25, 0x00	; 0
   10404:	a0 e0       	ldi	r26, 0x00	; 0
   10406:	b0 e0       	ldi	r27, 0x00	; 0
   10408:	ba 2f       	mov	r27, r26
   1040a:	a9 2f       	mov	r26, r25
   1040c:	98 2f       	mov	r25, r24
   1040e:	88 27       	eor	r24, r24
   10410:	28 2b       	or	r18, r24
   10412:	39 2b       	or	r19, r25
   10414:	4a 2b       	or	r20, r26
   10416:	5b 2b       	or	r21, r27
   10418:	80 91 3b 2b 	lds	r24, 0x2B3B	; 0x802b3b <g_twi1_m_data+0x2>
   1041c:	88 2f       	mov	r24, r24
   1041e:	90 e0       	ldi	r25, 0x00	; 0
   10420:	a0 e0       	ldi	r26, 0x00	; 0
   10422:	b0 e0       	ldi	r27, 0x00	; 0
   10424:	82 2b       	or	r24, r18
   10426:	93 2b       	or	r25, r19
   10428:	a4 2b       	or	r26, r20
   1042a:	b5 2b       	or	r27, r21
   1042c:	80 93 5b 22 	sts	0x225B, r24	; 0x80225b <s_twi1_baro_d2.8434>
   10430:	90 93 5c 22 	sts	0x225C, r25	; 0x80225c <s_twi1_baro_d2.8434+0x1>
   10434:	a0 93 5d 22 	sts	0x225D, r26	; 0x80225d <s_twi1_baro_d2.8434+0x2>
   10438:	b0 93 5e 22 	sts	0x225E, r27	; 0x80225e <s_twi1_baro_d2.8434+0x3>
   1043c:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   10440:	8a 83       	std	Y+2, r24	; 0x02
   10442:	80 91 57 22 	lds	r24, 0x2257	; 0x802257 <s_twi1_baro_d1.8433>
   10446:	90 91 58 22 	lds	r25, 0x2258	; 0x802258 <s_twi1_baro_d1.8433+0x1>
   1044a:	a0 91 59 22 	lds	r26, 0x2259	; 0x802259 <s_twi1_baro_d1.8433+0x2>
   1044e:	b0 91 5a 22 	lds	r27, 0x225A	; 0x80225a <s_twi1_baro_d1.8433+0x3>
   10452:	80 93 80 28 	sts	0x2880, r24	; 0x802880 <g_twi1_baro_d1>
   10456:	90 93 81 28 	sts	0x2881, r25	; 0x802881 <g_twi1_baro_d1+0x1>
   1045a:	a0 93 82 28 	sts	0x2882, r26	; 0x802882 <g_twi1_baro_d1+0x2>
   1045e:	b0 93 83 28 	sts	0x2883, r27	; 0x802883 <g_twi1_baro_d1+0x3>
   10462:	80 91 5b 22 	lds	r24, 0x225B	; 0x80225b <s_twi1_baro_d2.8434>
   10466:	90 91 5c 22 	lds	r25, 0x225C	; 0x80225c <s_twi1_baro_d2.8434+0x1>
   1046a:	a0 91 5d 22 	lds	r26, 0x225D	; 0x80225d <s_twi1_baro_d2.8434+0x2>
   1046e:	b0 91 5e 22 	lds	r27, 0x225E	; 0x80225e <s_twi1_baro_d2.8434+0x3>
   10472:	80 93 84 28 	sts	0x2884, r24	; 0x802884 <g_twi1_baro_d2>
   10476:	90 93 85 28 	sts	0x2885, r25	; 0x802885 <g_twi1_baro_d2+0x1>
   1047a:	a0 93 86 28 	sts	0x2886, r26	; 0x802886 <g_twi1_baro_d2+0x2>
   1047e:	b0 93 87 28 	sts	0x2887, r27	; 0x802887 <g_twi1_baro_d2+0x3>
   10482:	8a 81       	ldd	r24, Y+2	; 0x02
   10484:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
   10488:	8b e7       	ldi	r24, 0x7B	; 123
   1048a:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8432>
   1048e:	10 92 b6 29 	sts	0x29B6, r1	; 0x8029b6 <g_twi1_lock>
   10492:	81 e0       	ldi	r24, 0x01	; 1
   10494:	12 c0       	rjmp	.+36     	; 0x104ba <service_twi1_baro+0x22c>
   10496:	8f ed       	ldi	r24, 0xDF	; 223
   10498:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8432>
   1049c:	80 e0       	ldi	r24, 0x00	; 0
   1049e:	0d c0       	rjmp	.+26     	; 0x104ba <service_twi1_baro+0x22c>
   104a0:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8432>
   104a4:	84 36       	cpi	r24, 0x64	; 100
   104a6:	30 f4       	brcc	.+12     	; 0x104b4 <service_twi1_baro+0x226>
   104a8:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8432>
   104ac:	8f 5f       	subi	r24, 0xFF	; 255
   104ae:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8432>
   104b2:	02 c0       	rjmp	.+4      	; 0x104b8 <service_twi1_baro+0x22a>
   104b4:	10 92 b6 29 	sts	0x29B6, r1	; 0x8029b6 <g_twi1_lock>
   104b8:	80 e0       	ldi	r24, 0x00	; 0
   104ba:	23 96       	adiw	r28, 0x03	; 3
   104bc:	cd bf       	out	0x3d, r28	; 61
   104be:	de bf       	out	0x3e, r29	; 62
   104c0:	df 91       	pop	r29
   104c2:	cf 91       	pop	r28
   104c4:	08 95       	ret

000104c6 <isr_100ms_twi1_onboard>:

/* 100ms TWI1 - Gyro device */
void isr_100ms_twi1_onboard(void)
{	/* Service time slot */
   104c6:	cf 92       	push	r12
   104c8:	ef 92       	push	r14
   104ca:	0f 93       	push	r16
   104cc:	cf 93       	push	r28
   104ce:	df 93       	push	r29
   104d0:	cd b7       	in	r28, 0x3d	; 61
   104d2:	de b7       	in	r29, 0x3e	; 62
	cpu_irq_enable();
   104d4:	78 94       	sei

	if (g_twi1_gyro_valid) {
   104d6:	80 91 0f 28 	lds	r24, 0x280F	; 0x80280f <g_twi1_gyro_valid>
   104da:	88 23       	and	r24, r24
   104dc:	79 f0       	breq	.+30     	; 0x104fc <isr_100ms_twi1_onboard+0x36>
		if (service_twi1_gyro(true)) {
   104de:	81 e0       	ldi	r24, 0x01	; 1
   104e0:	3b dd       	rcall	.-1418   	; 0xff58 <service_twi1_gyro>
   104e2:	88 23       	and	r24, r24
   104e4:	59 f0       	breq	.+22     	; 0x104fc <isr_100ms_twi1_onboard+0x36>
			sched_push(task_twi1_gyro, SCHED_ENTRY_CB_TYPE__LISTTIME, 0, true, false, false);
   104e6:	c1 2c       	mov	r12, r1
   104e8:	e1 2c       	mov	r14, r1
   104ea:	01 e0       	ldi	r16, 0x01	; 1
   104ec:	20 e0       	ldi	r18, 0x00	; 0
   104ee:	30 e0       	ldi	r19, 0x00	; 0
   104f0:	a9 01       	movw	r20, r18
   104f2:	60 e0       	ldi	r22, 0x00	; 0
   104f4:	8a e6       	ldi	r24, 0x6A	; 106
   104f6:	94 e8       	ldi	r25, 0x84	; 132
   104f8:	0e 94 5d f7 	call	0x1eeba	; 0x1eeba <sched_push>
		}
	}
}
   104fc:	00 00       	nop
   104fe:	df 91       	pop	r29
   10500:	cf 91       	pop	r28
   10502:	0f 91       	pop	r16
   10504:	ef 90       	pop	r14
   10506:	cf 90       	pop	r12
   10508:	08 95       	ret

0001050a <isr_500ms_twi1_onboard>:

/* 500ms TWI1 - Baro, Hygro devices */
void isr_500ms_twi1_onboard(void)
{	/* Service time slot */
   1050a:	cf 92       	push	r12
   1050c:	ef 92       	push	r14
   1050e:	0f 93       	push	r16
   10510:	cf 93       	push	r28
   10512:	df 93       	push	r29
   10514:	cd b7       	in	r28, 0x3d	; 61
   10516:	de b7       	in	r29, 0x3e	; 62
	cpu_irq_enable();
   10518:	78 94       	sei

	if (g_twi1_hygro_valid) {
   1051a:	80 91 90 28 	lds	r24, 0x2890	; 0x802890 <g_twi1_hygro_valid>
   1051e:	88 23       	and	r24, r24
   10520:	81 f0       	breq	.+32     	; 0x10542 <isr_500ms_twi1_onboard+0x38>
		if (service_twi1_hygro(true)) {
   10522:	81 e0       	ldi	r24, 0x01	; 1
   10524:	a3 dc       	rcall	.-1722   	; 0xfe6c <service_twi1_hygro>
   10526:	88 23       	and	r24, r24
   10528:	61 f0       	breq	.+24     	; 0x10542 <isr_500ms_twi1_onboard+0x38>
			sched_push(task_twi1_hygro, SCHED_ENTRY_CB_TYPE__LISTTIME,  70, true, false, false);
   1052a:	c1 2c       	mov	r12, r1
   1052c:	e1 2c       	mov	r14, r1
   1052e:	01 e0       	ldi	r16, 0x01	; 1
   10530:	26 e4       	ldi	r18, 0x46	; 70
   10532:	30 e0       	ldi	r19, 0x00	; 0
   10534:	40 e0       	ldi	r20, 0x00	; 0
   10536:	50 e0       	ldi	r21, 0x00	; 0
   10538:	60 e0       	ldi	r22, 0x00	; 0
   1053a:	81 ed       	ldi	r24, 0xD1	; 209
   1053c:	92 e8       	ldi	r25, 0x82	; 130
   1053e:	0e 94 5d f7 	call	0x1eeba	; 0x1eeba <sched_push>
		}
	}

	if (g_twi1_baro_valid) {
   10542:	80 91 6d 28 	lds	r24, 0x286D	; 0x80286d <g_twi1_baro_valid>
   10546:	88 23       	and	r24, r24
   10548:	11 f0       	breq	.+4      	; 0x1054e <isr_500ms_twi1_onboard+0x44>
		service_twi1_baro(true);
   1054a:	81 e0       	ldi	r24, 0x01	; 1
   1054c:	a0 de       	rcall	.-704    	; 0x1028e <service_twi1_baro>
	}
}
   1054e:	00 00       	nop
   10550:	df 91       	pop	r29
   10552:	cf 91       	pop	r28
   10554:	0f 91       	pop	r16
   10556:	ef 90       	pop	r14
   10558:	cf 90       	pop	r12
   1055a:	08 95       	ret

0001055c <isr_sparetime_twi1_onboard>:

/* 2560 cycles per second */
void isr_sparetime_twi1_onboard(void)
{	/* Service time slot */
   1055c:	cf 92       	push	r12
   1055e:	ef 92       	push	r14
   10560:	0f 93       	push	r16
   10562:	cf 93       	push	r28
   10564:	df 93       	push	r29
   10566:	cd b7       	in	r28, 0x3d	; 61
   10568:	de b7       	in	r29, 0x3e	; 62
	cpu_irq_enable();
   1056a:	78 94       	sei

	if (g_twi1_baro_valid) {
   1056c:	80 91 6d 28 	lds	r24, 0x286D	; 0x80286d <g_twi1_baro_valid>
   10570:	88 23       	and	r24, r24
   10572:	81 f0       	breq	.+32     	; 0x10594 <isr_sparetime_twi1_onboard+0x38>
		if (service_twi1_baro(false)) {
   10574:	80 e0       	ldi	r24, 0x00	; 0
   10576:	8b de       	rcall	.-746    	; 0x1028e <service_twi1_baro>
   10578:	88 23       	and	r24, r24
   1057a:	61 f0       	breq	.+24     	; 0x10594 <isr_sparetime_twi1_onboard+0x38>
			/* Every 500ms */
			sched_push(task_twi1_baro, SCHED_ENTRY_CB_TYPE__LISTTIME, 70, true, false, false);
   1057c:	c1 2c       	mov	r12, r1
   1057e:	e1 2c       	mov	r14, r1
   10580:	01 e0       	ldi	r16, 0x01	; 1
   10582:	26 e4       	ldi	r18, 0x46	; 70
   10584:	30 e0       	ldi	r19, 0x00	; 0
   10586:	40 e0       	ldi	r20, 0x00	; 0
   10588:	50 e0       	ldi	r21, 0x00	; 0
   1058a:	60 e0       	ldi	r22, 0x00	; 0
   1058c:	87 e0       	ldi	r24, 0x07	; 7
   1058e:	96 e8       	ldi	r25, 0x86	; 134
   10590:	0e 94 5d f7 	call	0x1eeba	; 0x1eeba <sched_push>
		}
	}
}
   10594:	00 00       	nop
   10596:	df 91       	pop	r29
   10598:	cf 91       	pop	r28
   1059a:	0f 91       	pop	r16
   1059c:	ef 90       	pop	r14
   1059e:	cf 90       	pop	r12
   105a0:	08 95       	ret

000105a2 <task_twi1_hygro>:

static void task_twi1_hygro(void)
{	// Calculations for the presentation layer
   105a2:	cf 93       	push	r28
   105a4:	df 93       	push	r29
   105a6:	cd b7       	in	r28, 0x3d	; 61
   105a8:	de b7       	in	r29, 0x3e	; 62
   105aa:	e5 97       	sbiw	r28, 0x35	; 53
   105ac:	cd bf       	out	0x3d, r28	; 61
   105ae:	de bf       	out	0x3e, r29	; 62
	static uint16_t s_twi1_hygro_S_T	= 0UL;
	static uint16_t s_twi1_hygro_S_RH	= 0UL;
	int16_t l_twi1_hygro_T_100, l_twi1_hygro_RH_100;
	uint16_t l_twi1_hygro_S_T, l_twi1_hygro_S_RH;
	bool hasChanged = false;
   105b0:	19 82       	std	Y+1, r1	; 0x01

	/* Getting the global values */
	{
		irqflags_t flags = cpu_irq_save();
   105b2:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   105b6:	8e 83       	std	Y+6, r24	; 0x06
		l_twi1_hygro_T_100	= g_twi1_hygro_T_100;	// last value
   105b8:	80 91 97 28 	lds	r24, 0x2897	; 0x802897 <g_twi1_hygro_T_100>
   105bc:	90 91 98 28 	lds	r25, 0x2898	; 0x802898 <g_twi1_hygro_T_100+0x1>
   105c0:	8f 83       	std	Y+7, r24	; 0x07
   105c2:	98 87       	std	Y+8, r25	; 0x08
		l_twi1_hygro_RH_100	= g_twi1_hygro_RH_100;	// last value
   105c4:	80 91 99 28 	lds	r24, 0x2899	; 0x802899 <g_twi1_hygro_RH_100>
   105c8:	90 91 9a 28 	lds	r25, 0x289A	; 0x80289a <g_twi1_hygro_RH_100+0x1>
   105cc:	89 87       	std	Y+9, r24	; 0x09
   105ce:	9a 87       	std	Y+10, r25	; 0x0a
		l_twi1_hygro_S_T	= g_twi1_hygro_S_T;
   105d0:	80 91 93 28 	lds	r24, 0x2893	; 0x802893 <g_twi1_hygro_S_T>
   105d4:	90 91 94 28 	lds	r25, 0x2894	; 0x802894 <g_twi1_hygro_S_T+0x1>
   105d8:	8b 87       	std	Y+11, r24	; 0x0b
   105da:	9c 87       	std	Y+12, r25	; 0x0c
		l_twi1_hygro_S_RH	= g_twi1_hygro_S_RH;
   105dc:	80 91 95 28 	lds	r24, 0x2895	; 0x802895 <g_twi1_hygro_S_RH>
   105e0:	90 91 96 28 	lds	r25, 0x2896	; 0x802896 <g_twi1_hygro_S_RH+0x1>
   105e4:	8d 87       	std	Y+13, r24	; 0x0d
   105e6:	9e 87       	std	Y+14, r25	; 0x0e
		cpu_irq_restore(flags);
   105e8:	8e 81       	ldd	r24, Y+6	; 0x06
   105ea:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
	}

	/* Calculate and present Temp value when a different measurement has arrived */
	int16_t temp_100 = l_twi1_hygro_T_100;
   105ee:	8f 81       	ldd	r24, Y+7	; 0x07
   105f0:	98 85       	ldd	r25, Y+8	; 0x08
   105f2:	8a 83       	std	Y+2, r24	; 0x02
   105f4:	9b 83       	std	Y+3, r25	; 0x03
	if (s_twi1_hygro_S_T != l_twi1_hygro_S_T) {
   105f6:	20 91 5f 22 	lds	r18, 0x225F	; 0x80225f <s_twi1_hygro_S_T.8456>
   105fa:	30 91 60 22 	lds	r19, 0x2260	; 0x802260 <s_twi1_hygro_S_T.8456+0x1>
   105fe:	8b 85       	ldd	r24, Y+11	; 0x0b
   10600:	9c 85       	ldd	r25, Y+12	; 0x0c
   10602:	28 17       	cp	r18, r24
   10604:	39 07       	cpc	r19, r25
   10606:	71 f1       	breq	.+92     	; 0x10664 <task_twi1_hygro+0xc2>
		temp_100 = (int16_t)((((int32_t)l_twi1_hygro_S_T  * 17500) / 0xFFFF) - 4500);
   10608:	8b 85       	ldd	r24, Y+11	; 0x0b
   1060a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1060c:	9c 01       	movw	r18, r24
   1060e:	40 e0       	ldi	r20, 0x00	; 0
   10610:	50 e0       	ldi	r21, 0x00	; 0
   10612:	8c e5       	ldi	r24, 0x5C	; 92
   10614:	94 e4       	ldi	r25, 0x44	; 68
   10616:	dc 01       	movw	r26, r24
   10618:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   1061c:	dc 01       	movw	r26, r24
   1061e:	cb 01       	movw	r24, r22
   10620:	2f ef       	ldi	r18, 0xFF	; 255
   10622:	3f ef       	ldi	r19, 0xFF	; 255
   10624:	40 e0       	ldi	r20, 0x00	; 0
   10626:	50 e0       	ldi	r21, 0x00	; 0
   10628:	bc 01       	movw	r22, r24
   1062a:	cd 01       	movw	r24, r26
   1062c:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
   10630:	da 01       	movw	r26, r20
   10632:	c9 01       	movw	r24, r18
   10634:	84 59       	subi	r24, 0x94	; 148
   10636:	91 41       	sbci	r25, 0x11	; 17
   10638:	8a 83       	std	Y+2, r24	; 0x02
   1063a:	9b 83       	std	Y+3, r25	; 0x03

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
   1063c:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   10640:	8f 87       	std	Y+15, r24	; 0x0f
			g_twi1_hygro_T_100 = temp_100;
   10642:	8a 81       	ldd	r24, Y+2	; 0x02
   10644:	9b 81       	ldd	r25, Y+3	; 0x03
   10646:	80 93 97 28 	sts	0x2897, r24	; 0x802897 <g_twi1_hygro_T_100>
   1064a:	90 93 98 28 	sts	0x2898, r25	; 0x802898 <g_twi1_hygro_T_100+0x1>
			cpu_irq_restore(flags);
   1064e:	8f 85       	ldd	r24, Y+15	; 0x0f
   10650:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		hasChanged = true;
   10654:	81 e0       	ldi	r24, 0x01	; 1
   10656:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_hygro_S_T = l_twi1_hygro_S_T;
   10658:	8b 85       	ldd	r24, Y+11	; 0x0b
   1065a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1065c:	80 93 5f 22 	sts	0x225F, r24	; 0x80225f <s_twi1_hygro_S_T.8456>
   10660:	90 93 60 22 	sts	0x2260, r25	; 0x802260 <s_twi1_hygro_S_T.8456+0x1>
	}

	/* Calculate and present Hygro value when a different measurement has arrived */
	int16_t rh_100 = l_twi1_hygro_RH_100;
   10664:	89 85       	ldd	r24, Y+9	; 0x09
   10666:	9a 85       	ldd	r25, Y+10	; 0x0a
   10668:	8c 83       	std	Y+4, r24	; 0x04
   1066a:	9d 83       	std	Y+5, r25	; 0x05
	if (s_twi1_hygro_S_RH != l_twi1_hygro_S_RH) {
   1066c:	20 91 61 22 	lds	r18, 0x2261	; 0x802261 <s_twi1_hygro_S_RH.8457>
   10670:	30 91 62 22 	lds	r19, 0x2262	; 0x802262 <s_twi1_hygro_S_RH.8457+0x1>
   10674:	8d 85       	ldd	r24, Y+13	; 0x0d
   10676:	9e 85       	ldd	r25, Y+14	; 0x0e
   10678:	28 17       	cp	r18, r24
   1067a:	39 07       	cpc	r19, r25
   1067c:	61 f1       	breq	.+88     	; 0x106d6 <task_twi1_hygro+0x134>
		rh_100 = (int16_t)( ((int32_t)l_twi1_hygro_S_RH * 10000) / 0xFFFF);
   1067e:	8d 85       	ldd	r24, Y+13	; 0x0d
   10680:	9e 85       	ldd	r25, Y+14	; 0x0e
   10682:	9c 01       	movw	r18, r24
   10684:	40 e0       	ldi	r20, 0x00	; 0
   10686:	50 e0       	ldi	r21, 0x00	; 0
   10688:	80 e1       	ldi	r24, 0x10	; 16
   1068a:	97 e2       	ldi	r25, 0x27	; 39
   1068c:	dc 01       	movw	r26, r24
   1068e:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   10692:	dc 01       	movw	r26, r24
   10694:	cb 01       	movw	r24, r22
   10696:	2f ef       	ldi	r18, 0xFF	; 255
   10698:	3f ef       	ldi	r19, 0xFF	; 255
   1069a:	40 e0       	ldi	r20, 0x00	; 0
   1069c:	50 e0       	ldi	r21, 0x00	; 0
   1069e:	bc 01       	movw	r22, r24
   106a0:	cd 01       	movw	r24, r26
   106a2:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
   106a6:	da 01       	movw	r26, r20
   106a8:	c9 01       	movw	r24, r18
   106aa:	8c 83       	std	Y+4, r24	; 0x04
   106ac:	9d 83       	std	Y+5, r25	; 0x05

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
   106ae:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   106b2:	88 8b       	std	Y+16, r24	; 0x10
			g_twi1_hygro_RH_100 = rh_100;
   106b4:	8c 81       	ldd	r24, Y+4	; 0x04
   106b6:	9d 81       	ldd	r25, Y+5	; 0x05
   106b8:	80 93 99 28 	sts	0x2899, r24	; 0x802899 <g_twi1_hygro_RH_100>
   106bc:	90 93 9a 28 	sts	0x289A, r25	; 0x80289a <g_twi1_hygro_RH_100+0x1>
			cpu_irq_restore(flags);
   106c0:	88 89       	ldd	r24, Y+16	; 0x10
   106c2:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		hasChanged = true;
   106c6:	81 e0       	ldi	r24, 0x01	; 1
   106c8:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_hygro_S_RH = l_twi1_hygro_S_RH;
   106ca:	8d 85       	ldd	r24, Y+13	; 0x0d
   106cc:	9e 85       	ldd	r25, Y+14	; 0x0e
   106ce:	80 93 61 22 	sts	0x2261, r24	; 0x802261 <s_twi1_hygro_S_RH.8457>
   106d2:	90 93 62 22 	sts	0x2262, r25	; 0x802262 <s_twi1_hygro_S_RH.8457+0x1>
	}

	/* Calculate the dew point temperature */
	/* @see https://de.wikipedia.org/wiki/Taupunkt  formula (15) */
	if (hasChanged)
   106d6:	89 81       	ldd	r24, Y+1	; 0x01
   106d8:	88 23       	and	r24, r24
   106da:	09 f4       	brne	.+2      	; 0x106de <task_twi1_hygro+0x13c>
   106dc:	f4 c0       	rjmp	.+488    	; 0x108c6 <task_twi1_hygro+0x324>
	{
		//const float K1	= 6.112f;
		const float K2		= 17.62f;
   106de:	83 ec       	ldi	r24, 0xC3	; 195
   106e0:	95 ef       	ldi	r25, 0xF5	; 245
   106e2:	ac e8       	ldi	r26, 0x8C	; 140
   106e4:	b1 e4       	ldi	r27, 0x41	; 65
   106e6:	89 8b       	std	Y+17, r24	; 0x11
   106e8:	9a 8b       	std	Y+18, r25	; 0x12
   106ea:	ab 8b       	std	Y+19, r26	; 0x13
   106ec:	bc 8b       	std	Y+20, r27	; 0x14
		const float K3		= 243.12f;
   106ee:	88 eb       	ldi	r24, 0xB8	; 184
   106f0:	9e e1       	ldi	r25, 0x1E	; 30
   106f2:	a3 e7       	ldi	r26, 0x73	; 115
   106f4:	b3 e4       	ldi	r27, 0x43	; 67
   106f6:	8d 8b       	std	Y+21, r24	; 0x15
   106f8:	9e 8b       	std	Y+22, r25	; 0x16
   106fa:	af 8b       	std	Y+23, r26	; 0x17
   106fc:	b8 8f       	std	Y+24, r27	; 0x18
		const float K2_m_K3 = 4283.7744f;	// = K2 * K3;
   106fe:	82 e3       	ldi	r24, 0x32	; 50
   10700:	9e ed       	ldi	r25, 0xDE	; 222
   10702:	a5 e8       	ldi	r26, 0x85	; 133
   10704:	b5 e4       	ldi	r27, 0x45	; 69
   10706:	89 8f       	std	Y+25, r24	; 0x19
   10708:	9a 8f       	std	Y+26, r25	; 0x1a
   1070a:	ab 8f       	std	Y+27, r26	; 0x1b
   1070c:	bc 8f       	std	Y+28, r27	; 0x1c
		float ln_phi		= log(rh_100 / 10000.f);
   1070e:	8c 81       	ldd	r24, Y+4	; 0x04
   10710:	9d 81       	ldd	r25, Y+5	; 0x05
   10712:	09 2e       	mov	r0, r25
   10714:	00 0c       	add	r0, r0
   10716:	aa 0b       	sbc	r26, r26
   10718:	bb 0b       	sbc	r27, r27
   1071a:	bc 01       	movw	r22, r24
   1071c:	cd 01       	movw	r24, r26
   1071e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   10722:	dc 01       	movw	r26, r24
   10724:	cb 01       	movw	r24, r22
   10726:	20 e0       	ldi	r18, 0x00	; 0
   10728:	30 e4       	ldi	r19, 0x40	; 64
   1072a:	4c e1       	ldi	r20, 0x1C	; 28
   1072c:	56 e4       	ldi	r21, 0x46	; 70
   1072e:	bc 01       	movw	r22, r24
   10730:	cd 01       	movw	r24, r26
   10732:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   10736:	dc 01       	movw	r26, r24
   10738:	cb 01       	movw	r24, r22
   1073a:	bc 01       	movw	r22, r24
   1073c:	cd 01       	movw	r24, r26
   1073e:	0f 94 85 32 	call	0x2650a	; 0x2650a <log>
   10742:	dc 01       	movw	r26, r24
   10744:	cb 01       	movw	r24, r22
   10746:	8d 8f       	std	Y+29, r24	; 0x1d
   10748:	9e 8f       	std	Y+30, r25	; 0x1e
   1074a:	af 8f       	std	Y+31, r26	; 0x1f
   1074c:	b8 a3       	std	Y+32, r27	; 0x20
		float k2_m_theta	= K2 * (temp_100 / 100.f);
   1074e:	8a 81       	ldd	r24, Y+2	; 0x02
   10750:	9b 81       	ldd	r25, Y+3	; 0x03
   10752:	09 2e       	mov	r0, r25
   10754:	00 0c       	add	r0, r0
   10756:	aa 0b       	sbc	r26, r26
   10758:	bb 0b       	sbc	r27, r27
   1075a:	bc 01       	movw	r22, r24
   1075c:	cd 01       	movw	r24, r26
   1075e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   10762:	dc 01       	movw	r26, r24
   10764:	cb 01       	movw	r24, r22
   10766:	20 e0       	ldi	r18, 0x00	; 0
   10768:	30 e0       	ldi	r19, 0x00	; 0
   1076a:	48 ec       	ldi	r20, 0xC8	; 200
   1076c:	52 e4       	ldi	r21, 0x42	; 66
   1076e:	bc 01       	movw	r22, r24
   10770:	cd 01       	movw	r24, r26
   10772:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   10776:	dc 01       	movw	r26, r24
   10778:	cb 01       	movw	r24, r22
   1077a:	29 89       	ldd	r18, Y+17	; 0x11
   1077c:	3a 89       	ldd	r19, Y+18	; 0x12
   1077e:	4b 89       	ldd	r20, Y+19	; 0x13
   10780:	5c 89       	ldd	r21, Y+20	; 0x14
   10782:	bc 01       	movw	r22, r24
   10784:	cd 01       	movw	r24, r26
   10786:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1078a:	dc 01       	movw	r26, r24
   1078c:	cb 01       	movw	r24, r22
   1078e:	89 a3       	std	Y+33, r24	; 0x21
   10790:	9a a3       	std	Y+34, r25	; 0x22
   10792:	ab a3       	std	Y+35, r26	; 0x23
   10794:	bc a3       	std	Y+36, r27	; 0x24
		float k3_p_theta	= K3 + (temp_100 / 100.f);
   10796:	8a 81       	ldd	r24, Y+2	; 0x02
   10798:	9b 81       	ldd	r25, Y+3	; 0x03
   1079a:	09 2e       	mov	r0, r25
   1079c:	00 0c       	add	r0, r0
   1079e:	aa 0b       	sbc	r26, r26
   107a0:	bb 0b       	sbc	r27, r27
   107a2:	bc 01       	movw	r22, r24
   107a4:	cd 01       	movw	r24, r26
   107a6:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   107aa:	dc 01       	movw	r26, r24
   107ac:	cb 01       	movw	r24, r22
   107ae:	20 e0       	ldi	r18, 0x00	; 0
   107b0:	30 e0       	ldi	r19, 0x00	; 0
   107b2:	48 ec       	ldi	r20, 0xC8	; 200
   107b4:	52 e4       	ldi	r21, 0x42	; 66
   107b6:	bc 01       	movw	r22, r24
   107b8:	cd 01       	movw	r24, r26
   107ba:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   107be:	dc 01       	movw	r26, r24
   107c0:	cb 01       	movw	r24, r22
   107c2:	2d 89       	ldd	r18, Y+21	; 0x15
   107c4:	3e 89       	ldd	r19, Y+22	; 0x16
   107c6:	4f 89       	ldd	r20, Y+23	; 0x17
   107c8:	58 8d       	ldd	r21, Y+24	; 0x18
   107ca:	bc 01       	movw	r22, r24
   107cc:	cd 01       	movw	r24, r26
   107ce:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   107d2:	dc 01       	movw	r26, r24
   107d4:	cb 01       	movw	r24, r22
   107d6:	8d a3       	std	Y+37, r24	; 0x25
   107d8:	9e a3       	std	Y+38, r25	; 0x26
   107da:	af a3       	std	Y+39, r26	; 0x27
   107dc:	b8 a7       	std	Y+40, r27	; 0x28
		float term_z		= k2_m_theta / k3_p_theta + ln_phi;
   107de:	2d a1       	ldd	r18, Y+37	; 0x25
   107e0:	3e a1       	ldd	r19, Y+38	; 0x26
   107e2:	4f a1       	ldd	r20, Y+39	; 0x27
   107e4:	58 a5       	ldd	r21, Y+40	; 0x28
   107e6:	69 a1       	ldd	r22, Y+33	; 0x21
   107e8:	7a a1       	ldd	r23, Y+34	; 0x22
   107ea:	8b a1       	ldd	r24, Y+35	; 0x23
   107ec:	9c a1       	ldd	r25, Y+36	; 0x24
   107ee:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   107f2:	dc 01       	movw	r26, r24
   107f4:	cb 01       	movw	r24, r22
   107f6:	2d 8d       	ldd	r18, Y+29	; 0x1d
   107f8:	3e 8d       	ldd	r19, Y+30	; 0x1e
   107fa:	4f 8d       	ldd	r20, Y+31	; 0x1f
   107fc:	58 a1       	ldd	r21, Y+32	; 0x20
   107fe:	bc 01       	movw	r22, r24
   10800:	cd 01       	movw	r24, r26
   10802:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   10806:	dc 01       	movw	r26, r24
   10808:	cb 01       	movw	r24, r22
   1080a:	89 a7       	std	Y+41, r24	; 0x29
   1080c:	9a a7       	std	Y+42, r25	; 0x2a
   1080e:	ab a7       	std	Y+43, r26	; 0x2b
   10810:	bc a7       	std	Y+44, r27	; 0x2c
		float term_n		= K2_m_K3    / k3_p_theta - ln_phi;
   10812:	2d a1       	ldd	r18, Y+37	; 0x25
   10814:	3e a1       	ldd	r19, Y+38	; 0x26
   10816:	4f a1       	ldd	r20, Y+39	; 0x27
   10818:	58 a5       	ldd	r21, Y+40	; 0x28
   1081a:	69 8d       	ldd	r22, Y+25	; 0x19
   1081c:	7a 8d       	ldd	r23, Y+26	; 0x1a
   1081e:	8b 8d       	ldd	r24, Y+27	; 0x1b
   10820:	9c 8d       	ldd	r25, Y+28	; 0x1c
   10822:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   10826:	dc 01       	movw	r26, r24
   10828:	cb 01       	movw	r24, r22
   1082a:	2d 8d       	ldd	r18, Y+29	; 0x1d
   1082c:	3e 8d       	ldd	r19, Y+30	; 0x1e
   1082e:	4f 8d       	ldd	r20, Y+31	; 0x1f
   10830:	58 a1       	ldd	r21, Y+32	; 0x20
   10832:	bc 01       	movw	r22, r24
   10834:	cd 01       	movw	r24, r26
   10836:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   1083a:	dc 01       	movw	r26, r24
   1083c:	cb 01       	movw	r24, r22
   1083e:	8d a7       	std	Y+45, r24	; 0x2d
   10840:	9e a7       	std	Y+46, r25	; 0x2e
   10842:	af a7       	std	Y+47, r26	; 0x2f
   10844:	b8 ab       	std	Y+48, r27	; 0x30
		float tau_100		= 0.5f + ((100.f * K3) * term_z) / term_n;
   10846:	20 e0       	ldi	r18, 0x00	; 0
   10848:	30 e0       	ldi	r19, 0x00	; 0
   1084a:	48 ec       	ldi	r20, 0xC8	; 200
   1084c:	52 e4       	ldi	r21, 0x42	; 66
   1084e:	6d 89       	ldd	r22, Y+21	; 0x15
   10850:	7e 89       	ldd	r23, Y+22	; 0x16
   10852:	8f 89       	ldd	r24, Y+23	; 0x17
   10854:	98 8d       	ldd	r25, Y+24	; 0x18
   10856:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1085a:	dc 01       	movw	r26, r24
   1085c:	cb 01       	movw	r24, r22
   1085e:	29 a5       	ldd	r18, Y+41	; 0x29
   10860:	3a a5       	ldd	r19, Y+42	; 0x2a
   10862:	4b a5       	ldd	r20, Y+43	; 0x2b
   10864:	5c a5       	ldd	r21, Y+44	; 0x2c
   10866:	bc 01       	movw	r22, r24
   10868:	cd 01       	movw	r24, r26
   1086a:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1086e:	dc 01       	movw	r26, r24
   10870:	cb 01       	movw	r24, r22
   10872:	2d a5       	ldd	r18, Y+45	; 0x2d
   10874:	3e a5       	ldd	r19, Y+46	; 0x2e
   10876:	4f a5       	ldd	r20, Y+47	; 0x2f
   10878:	58 a9       	ldd	r21, Y+48	; 0x30
   1087a:	bc 01       	movw	r22, r24
   1087c:	cd 01       	movw	r24, r26
   1087e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   10882:	dc 01       	movw	r26, r24
   10884:	cb 01       	movw	r24, r22
   10886:	20 e0       	ldi	r18, 0x00	; 0
   10888:	30 e0       	ldi	r19, 0x00	; 0
   1088a:	40 e0       	ldi	r20, 0x00	; 0
   1088c:	5f e3       	ldi	r21, 0x3F	; 63
   1088e:	bc 01       	movw	r22, r24
   10890:	cd 01       	movw	r24, r26
   10892:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   10896:	dc 01       	movw	r26, r24
   10898:	cb 01       	movw	r24, r22
   1089a:	89 ab       	std	Y+49, r24	; 0x31
   1089c:	9a ab       	std	Y+50, r25	; 0x32
   1089e:	ab ab       	std	Y+51, r26	; 0x33
   108a0:	bc ab       	std	Y+52, r27	; 0x34

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
   108a2:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   108a6:	8d ab       	std	Y+53, r24	; 0x35
			g_twi1_hygro_DP_100 = (int16_t)tau_100;
   108a8:	69 a9       	ldd	r22, Y+49	; 0x31
   108aa:	7a a9       	ldd	r23, Y+50	; 0x32
   108ac:	8b a9       	ldd	r24, Y+51	; 0x33
   108ae:	9c a9       	ldd	r25, Y+52	; 0x34
   108b0:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   108b4:	dc 01       	movw	r26, r24
   108b6:	cb 01       	movw	r24, r22
   108b8:	80 93 9b 28 	sts	0x289B, r24	; 0x80289b <g_twi1_hygro_DP_100>
   108bc:	90 93 9c 28 	sts	0x289C, r25	; 0x80289c <g_twi1_hygro_DP_100+0x1>
			cpu_irq_restore(flags);
   108c0:	8d a9       	ldd	r24, Y+53	; 0x35
   108c2:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}
	}
}
   108c6:	00 00       	nop
   108c8:	e5 96       	adiw	r28, 0x35	; 53
   108ca:	cd bf       	out	0x3d, r28	; 61
   108cc:	de bf       	out	0x3e, r29	; 62
   108ce:	df 91       	pop	r29
   108d0:	cf 91       	pop	r28
   108d2:	08 95       	ret

000108d4 <task_twi1_gyro>:

void task_twi1_gyro(void)
{	// Calculations for the presentation layer
   108d4:	0f 93       	push	r16
   108d6:	1f 93       	push	r17
   108d8:	cf 93       	push	r28
   108da:	df 93       	push	r29
   108dc:	cd b7       	in	r28, 0x3d	; 61
   108de:	de b7       	in	r29, 0x3e	; 62
   108e0:	cc 54       	subi	r28, 0x4C	; 76
   108e2:	d1 09       	sbc	r29, r1
   108e4:	cd bf       	out	0x3d, r28	; 61
   108e6:	de bf       	out	0x3e, r29	; 62
		int16_t l_twi1_gyro_1_accel_x, l_twi1_gyro_1_accel_y, l_twi1_gyro_1_accel_z;
		int16_t l_twi1_gyro_1_accel_factx, l_twi1_gyro_1_accel_facty, l_twi1_gyro_1_accel_factz;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   108e8:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   108ec:	89 83       	std	Y+1, r24	; 0x01
			l_twi1_gyro_1_accel_x					= g_twi1_gyro_1_accel_x;
   108ee:	80 91 19 28 	lds	r24, 0x2819	; 0x802819 <g_twi1_gyro_1_accel_x>
   108f2:	90 91 1a 28 	lds	r25, 0x281A	; 0x80281a <g_twi1_gyro_1_accel_x+0x1>
   108f6:	8a 83       	std	Y+2, r24	; 0x02
   108f8:	9b 83       	std	Y+3, r25	; 0x03
			l_twi1_gyro_1_accel_y					= g_twi1_gyro_1_accel_y;
   108fa:	80 91 1b 28 	lds	r24, 0x281B	; 0x80281b <g_twi1_gyro_1_accel_y>
   108fe:	90 91 1c 28 	lds	r25, 0x281C	; 0x80281c <g_twi1_gyro_1_accel_y+0x1>
   10902:	8c 83       	std	Y+4, r24	; 0x04
   10904:	9d 83       	std	Y+5, r25	; 0x05
			l_twi1_gyro_1_accel_z					= g_twi1_gyro_1_accel_z;
   10906:	80 91 1d 28 	lds	r24, 0x281D	; 0x80281d <g_twi1_gyro_1_accel_z>
   1090a:	90 91 1e 28 	lds	r25, 0x281E	; 0x80281e <g_twi1_gyro_1_accel_z+0x1>
   1090e:	8e 83       	std	Y+6, r24	; 0x06
   10910:	9f 83       	std	Y+7, r25	; 0x07

			l_twi1_gyro_1_accel_factx				= g_twi1_gyro_1_accel_factx;
   10912:	80 91 25 28 	lds	r24, 0x2825	; 0x802825 <g_twi1_gyro_1_accel_factx>
   10916:	90 91 26 28 	lds	r25, 0x2826	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
   1091a:	88 87       	std	Y+8, r24	; 0x08
   1091c:	99 87       	std	Y+9, r25	; 0x09
			l_twi1_gyro_1_accel_facty				= g_twi1_gyro_1_accel_facty;
   1091e:	80 91 27 28 	lds	r24, 0x2827	; 0x802827 <g_twi1_gyro_1_accel_facty>
   10922:	90 91 28 28 	lds	r25, 0x2828	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
   10926:	8a 87       	std	Y+10, r24	; 0x0a
   10928:	9b 87       	std	Y+11, r25	; 0x0b
			l_twi1_gyro_1_accel_factz				= g_twi1_gyro_1_accel_factz;
   1092a:	80 91 29 28 	lds	r24, 0x2829	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1092e:	90 91 2a 28 	lds	r25, 0x282A	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>
   10932:	8c 87       	std	Y+12, r24	; 0x0c
   10934:	9d 87       	std	Y+13, r25	; 0x0d
			cpu_irq_restore(flags);
   10936:	89 81       	ldd	r24, Y+1	; 0x01
   10938:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		int16_t l_twi1_gyro_1_accel_x_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_x, l_twi1_gyro_1_accel_factx);
   1093c:	28 85       	ldd	r18, Y+8	; 0x08
   1093e:	39 85       	ldd	r19, Y+9	; 0x09
   10940:	8a 81       	ldd	r24, Y+2	; 0x02
   10942:	9b 81       	ldd	r25, Y+3	; 0x03
   10944:	b9 01       	movw	r22, r18
   10946:	0e 94 68 62 	call	0xc4d0	; 0xc4d0 <calc_gyro1_accel_raw2mg>
   1094a:	8e 87       	std	Y+14, r24	; 0x0e
   1094c:	9f 87       	std	Y+15, r25	; 0x0f
		int16_t l_twi1_gyro_1_accel_y_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_y, l_twi1_gyro_1_accel_facty);
   1094e:	2a 85       	ldd	r18, Y+10	; 0x0a
   10950:	3b 85       	ldd	r19, Y+11	; 0x0b
   10952:	8c 81       	ldd	r24, Y+4	; 0x04
   10954:	9d 81       	ldd	r25, Y+5	; 0x05
   10956:	b9 01       	movw	r22, r18
   10958:	0e 94 68 62 	call	0xc4d0	; 0xc4d0 <calc_gyro1_accel_raw2mg>
   1095c:	88 8b       	std	Y+16, r24	; 0x10
   1095e:	99 8b       	std	Y+17, r25	; 0x11
		int16_t l_twi1_gyro_1_accel_z_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_z, l_twi1_gyro_1_accel_factz);
   10960:	2c 85       	ldd	r18, Y+12	; 0x0c
   10962:	3d 85       	ldd	r19, Y+13	; 0x0d
   10964:	8e 81       	ldd	r24, Y+6	; 0x06
   10966:	9f 81       	ldd	r25, Y+7	; 0x07
   10968:	b9 01       	movw	r22, r18
   1096a:	0e 94 68 62 	call	0xc4d0	; 0xc4d0 <calc_gyro1_accel_raw2mg>
   1096e:	8a 8b       	std	Y+18, r24	; 0x12
   10970:	9b 8b       	std	Y+19, r25	; 0x13

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   10972:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   10976:	8c 8b       	std	Y+20, r24	; 0x14
			g_twi1_gyro_1_accel_x_mg				= l_twi1_gyro_1_accel_x_mg;
   10978:	8e 85       	ldd	r24, Y+14	; 0x0e
   1097a:	9f 85       	ldd	r25, Y+15	; 0x0f
   1097c:	80 93 2b 28 	sts	0x282B, r24	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   10980:	90 93 2c 28 	sts	0x282C, r25	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
			g_twi1_gyro_1_accel_y_mg				= l_twi1_gyro_1_accel_y_mg;
   10984:	88 89       	ldd	r24, Y+16	; 0x10
   10986:	99 89       	ldd	r25, Y+17	; 0x11
   10988:	80 93 2d 28 	sts	0x282D, r24	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   1098c:	90 93 2e 28 	sts	0x282E, r25	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
			g_twi1_gyro_1_accel_z_mg				= l_twi1_gyro_1_accel_z_mg;
   10990:	8a 89       	ldd	r24, Y+18	; 0x12
   10992:	9b 89       	ldd	r25, Y+19	; 0x13
   10994:	80 93 2f 28 	sts	0x282F, r24	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
   10998:	90 93 30 28 	sts	0x2830, r25	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
			cpu_irq_restore(flags);
   1099c:	8c 89       	ldd	r24, Y+20	; 0x14
   1099e:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
	{
		int16_t l_twi1_gyro_1_gyro_x, l_twi1_gyro_1_gyro_y, l_twi1_gyro_1_gyro_z;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   109a2:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   109a6:	8d 8b       	std	Y+21, r24	; 0x15
			l_twi1_gyro_1_gyro_x					= g_twi1_gyro_1_gyro_x;
   109a8:	80 91 31 28 	lds	r24, 0x2831	; 0x802831 <g_twi1_gyro_1_gyro_x>
   109ac:	90 91 32 28 	lds	r25, 0x2832	; 0x802832 <g_twi1_gyro_1_gyro_x+0x1>
   109b0:	8e 8b       	std	Y+22, r24	; 0x16
   109b2:	9f 8b       	std	Y+23, r25	; 0x17
			l_twi1_gyro_1_gyro_y					= g_twi1_gyro_1_gyro_y;
   109b4:	80 91 33 28 	lds	r24, 0x2833	; 0x802833 <g_twi1_gyro_1_gyro_y>
   109b8:	90 91 34 28 	lds	r25, 0x2834	; 0x802834 <g_twi1_gyro_1_gyro_y+0x1>
   109bc:	88 8f       	std	Y+24, r24	; 0x18
   109be:	99 8f       	std	Y+25, r25	; 0x19
			l_twi1_gyro_1_gyro_z					= g_twi1_gyro_1_gyro_z;
   109c0:	80 91 35 28 	lds	r24, 0x2835	; 0x802835 <g_twi1_gyro_1_gyro_z>
   109c4:	90 91 36 28 	lds	r25, 0x2836	; 0x802836 <g_twi1_gyro_1_gyro_z+0x1>
   109c8:	8a 8f       	std	Y+26, r24	; 0x1a
   109ca:	9b 8f       	std	Y+27, r25	; 0x1b
			cpu_irq_restore(flags);
   109cc:	8d 89       	ldd	r24, Y+21	; 0x15
   109ce:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		int32_t l_twi1_gyro_1_gyro_x_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_x);
   109d2:	8e 89       	ldd	r24, Y+22	; 0x16
   109d4:	9f 89       	ldd	r25, Y+23	; 0x17
   109d6:	0e 94 9d 63 	call	0xc73a	; 0xc73a <calc_gyro1_gyro_raw2mdps>
   109da:	dc 01       	movw	r26, r24
   109dc:	cb 01       	movw	r24, r22
   109de:	8c 8f       	std	Y+28, r24	; 0x1c
   109e0:	9d 8f       	std	Y+29, r25	; 0x1d
   109e2:	ae 8f       	std	Y+30, r26	; 0x1e
   109e4:	bf 8f       	std	Y+31, r27	; 0x1f
		int32_t l_twi1_gyro_1_gyro_y_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_y);
   109e6:	88 8d       	ldd	r24, Y+24	; 0x18
   109e8:	99 8d       	ldd	r25, Y+25	; 0x19
   109ea:	0e 94 9d 63 	call	0xc73a	; 0xc73a <calc_gyro1_gyro_raw2mdps>
   109ee:	dc 01       	movw	r26, r24
   109f0:	cb 01       	movw	r24, r22
   109f2:	88 a3       	std	Y+32, r24	; 0x20
   109f4:	99 a3       	std	Y+33, r25	; 0x21
   109f6:	aa a3       	std	Y+34, r26	; 0x22
   109f8:	bb a3       	std	Y+35, r27	; 0x23
		int32_t l_twi1_gyro_1_gyro_z_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_z);
   109fa:	8a 8d       	ldd	r24, Y+26	; 0x1a
   109fc:	9b 8d       	ldd	r25, Y+27	; 0x1b
   109fe:	0e 94 9d 63 	call	0xc73a	; 0xc73a <calc_gyro1_gyro_raw2mdps>
   10a02:	dc 01       	movw	r26, r24
   10a04:	cb 01       	movw	r24, r22
   10a06:	8c a3       	std	Y+36, r24	; 0x24
   10a08:	9d a3       	std	Y+37, r25	; 0x25
   10a0a:	ae a3       	std	Y+38, r26	; 0x26
   10a0c:	bf a3       	std	Y+39, r27	; 0x27

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   10a0e:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   10a12:	88 a7       	std	Y+40, r24	; 0x28
			g_twi1_gyro_1_gyro_x_mdps				= l_twi1_gyro_1_gyro_x_mdps;
   10a14:	8c 8d       	ldd	r24, Y+28	; 0x1c
   10a16:	9d 8d       	ldd	r25, Y+29	; 0x1d
   10a18:	ae 8d       	ldd	r26, Y+30	; 0x1e
   10a1a:	bf 8d       	ldd	r27, Y+31	; 0x1f
   10a1c:	80 93 3d 28 	sts	0x283D, r24	; 0x80283d <g_twi1_gyro_1_gyro_x_mdps>
   10a20:	90 93 3e 28 	sts	0x283E, r25	; 0x80283e <g_twi1_gyro_1_gyro_x_mdps+0x1>
   10a24:	a0 93 3f 28 	sts	0x283F, r26	; 0x80283f <g_twi1_gyro_1_gyro_x_mdps+0x2>
   10a28:	b0 93 40 28 	sts	0x2840, r27	; 0x802840 <g_twi1_gyro_1_gyro_x_mdps+0x3>
			g_twi1_gyro_1_gyro_y_mdps				= l_twi1_gyro_1_gyro_y_mdps;
   10a2c:	88 a1       	ldd	r24, Y+32	; 0x20
   10a2e:	99 a1       	ldd	r25, Y+33	; 0x21
   10a30:	aa a1       	ldd	r26, Y+34	; 0x22
   10a32:	bb a1       	ldd	r27, Y+35	; 0x23
   10a34:	80 93 41 28 	sts	0x2841, r24	; 0x802841 <g_twi1_gyro_1_gyro_y_mdps>
   10a38:	90 93 42 28 	sts	0x2842, r25	; 0x802842 <g_twi1_gyro_1_gyro_y_mdps+0x1>
   10a3c:	a0 93 43 28 	sts	0x2843, r26	; 0x802843 <g_twi1_gyro_1_gyro_y_mdps+0x2>
   10a40:	b0 93 44 28 	sts	0x2844, r27	; 0x802844 <g_twi1_gyro_1_gyro_y_mdps+0x3>
			g_twi1_gyro_1_gyro_z_mdps				= l_twi1_gyro_1_gyro_z_mdps;
   10a44:	8c a1       	ldd	r24, Y+36	; 0x24
   10a46:	9d a1       	ldd	r25, Y+37	; 0x25
   10a48:	ae a1       	ldd	r26, Y+38	; 0x26
   10a4a:	bf a1       	ldd	r27, Y+39	; 0x27
   10a4c:	80 93 45 28 	sts	0x2845, r24	; 0x802845 <g_twi1_gyro_1_gyro_z_mdps>
   10a50:	90 93 46 28 	sts	0x2846, r25	; 0x802846 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   10a54:	a0 93 47 28 	sts	0x2847, r26	; 0x802847 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   10a58:	b0 93 48 28 	sts	0x2848, r27	; 0x802848 <g_twi1_gyro_1_gyro_z_mdps+0x3>
			cpu_irq_restore(flags);
   10a5c:	88 a5       	ldd	r24, Y+40	; 0x28
   10a5e:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		int16_t l_twi1_gyro_2_mag_factx, l_twi1_gyro_2_mag_facty, l_twi1_gyro_2_mag_factz;
		int16_t l_twi1_gyro_1_temp;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   10a62:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   10a66:	89 a7       	std	Y+41, r24	; 0x29
			l_twi1_gyro_2_mag_x						= g_twi1_gyro_2_mag_x;
   10a68:	80 91 55 28 	lds	r24, 0x2855	; 0x802855 <g_twi1_gyro_2_mag_x>
   10a6c:	90 91 56 28 	lds	r25, 0x2856	; 0x802856 <g_twi1_gyro_2_mag_x+0x1>
   10a70:	8a a7       	std	Y+42, r24	; 0x2a
   10a72:	9b a7       	std	Y+43, r25	; 0x2b
			l_twi1_gyro_2_mag_y						= g_twi1_gyro_2_mag_y;
   10a74:	80 91 57 28 	lds	r24, 0x2857	; 0x802857 <g_twi1_gyro_2_mag_y>
   10a78:	90 91 58 28 	lds	r25, 0x2858	; 0x802858 <g_twi1_gyro_2_mag_y+0x1>
   10a7c:	8c a7       	std	Y+44, r24	; 0x2c
   10a7e:	9d a7       	std	Y+45, r25	; 0x2d
			l_twi1_gyro_2_mag_z						= g_twi1_gyro_2_mag_z;
   10a80:	80 91 59 28 	lds	r24, 0x2859	; 0x802859 <g_twi1_gyro_2_mag_z>
   10a84:	90 91 5a 28 	lds	r25, 0x285A	; 0x80285a <g_twi1_gyro_2_mag_z+0x1>
   10a88:	8e a7       	std	Y+46, r24	; 0x2e
   10a8a:	9f a7       	std	Y+47, r25	; 0x2f

			l_twi1_gyro_2_asax						= g_twi1_gyro_2_asax;
   10a8c:	80 91 4c 28 	lds	r24, 0x284C	; 0x80284c <g_twi1_gyro_2_asax>
   10a90:	08 2e       	mov	r0, r24
   10a92:	00 0c       	add	r0, r0
   10a94:	99 0b       	sbc	r25, r25
   10a96:	88 ab       	std	Y+48, r24	; 0x30
   10a98:	99 ab       	std	Y+49, r25	; 0x31
			l_twi1_gyro_2_asay						= g_twi1_gyro_2_asay;
   10a9a:	80 91 4d 28 	lds	r24, 0x284D	; 0x80284d <g_twi1_gyro_2_asay>
   10a9e:	08 2e       	mov	r0, r24
   10aa0:	00 0c       	add	r0, r0
   10aa2:	99 0b       	sbc	r25, r25
   10aa4:	8a ab       	std	Y+50, r24	; 0x32
   10aa6:	9b ab       	std	Y+51, r25	; 0x33
			l_twi1_gyro_2_asaz						= g_twi1_gyro_2_asaz;
   10aa8:	80 91 4e 28 	lds	r24, 0x284E	; 0x80284e <g_twi1_gyro_2_asaz>
   10aac:	08 2e       	mov	r0, r24
   10aae:	00 0c       	add	r0, r0
   10ab0:	99 0b       	sbc	r25, r25
   10ab2:	8c ab       	std	Y+52, r24	; 0x34
   10ab4:	9d ab       	std	Y+53, r25	; 0x35

			l_twi1_gyro_2_mag_factx					= g_twi1_gyro_2_mag_factx;
   10ab6:	80 91 5b 28 	lds	r24, 0x285B	; 0x80285b <g_twi1_gyro_2_mag_factx>
   10aba:	90 91 5c 28 	lds	r25, 0x285C	; 0x80285c <g_twi1_gyro_2_mag_factx+0x1>
   10abe:	8e ab       	std	Y+54, r24	; 0x36
   10ac0:	9f ab       	std	Y+55, r25	; 0x37
			l_twi1_gyro_2_mag_facty					= g_twi1_gyro_2_mag_facty;
   10ac2:	80 91 5d 28 	lds	r24, 0x285D	; 0x80285d <g_twi1_gyro_2_mag_facty>
   10ac6:	90 91 5e 28 	lds	r25, 0x285E	; 0x80285e <g_twi1_gyro_2_mag_facty+0x1>
   10aca:	88 af       	std	Y+56, r24	; 0x38
   10acc:	99 af       	std	Y+57, r25	; 0x39
			l_twi1_gyro_2_mag_factz					= g_twi1_gyro_2_mag_factz;
   10ace:	80 91 5f 28 	lds	r24, 0x285F	; 0x80285f <g_twi1_gyro_2_mag_factz>
   10ad2:	90 91 60 28 	lds	r25, 0x2860	; 0x802860 <g_twi1_gyro_2_mag_factz+0x1>
   10ad6:	8a af       	std	Y+58, r24	; 0x3a
   10ad8:	9b af       	std	Y+59, r25	; 0x3b

			l_twi1_gyro_1_temp						= g_twi1_gyro_1_temp;
   10ada:	80 91 11 28 	lds	r24, 0x2811	; 0x802811 <g_twi1_gyro_1_temp>
   10ade:	90 91 12 28 	lds	r25, 0x2812	; 0x802812 <g_twi1_gyro_1_temp+0x1>
   10ae2:	8c af       	std	Y+60, r24	; 0x3c
   10ae4:	9d af       	std	Y+61, r25	; 0x3d
			cpu_irq_restore(flags);
   10ae6:	89 a5       	ldd	r24, Y+41	; 0x29
   10ae8:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, l_twi1_gyro_2_asax, l_twi1_gyro_2_mag_factx);
   10aec:	68 a9       	ldd	r22, Y+48	; 0x30
   10aee:	8e 01       	movw	r16, r28
   10af0:	02 5c       	subi	r16, 0xC2	; 194
   10af2:	1f 4f       	sbci	r17, 0xFF	; 255
   10af4:	2e a9       	ldd	r18, Y+54	; 0x36
   10af6:	3f a9       	ldd	r19, Y+55	; 0x37
   10af8:	8a a5       	ldd	r24, Y+42	; 0x2a
   10afa:	9b a5       	ldd	r25, Y+43	; 0x2b
   10afc:	a9 01       	movw	r20, r18
   10afe:	0e 94 52 64 	call	0xc8a4	; 0xc8a4 <calc_gyro2_correct_mag_2_nT>
   10b02:	dc 01       	movw	r26, r24
   10b04:	cb 01       	movw	r24, r22
   10b06:	f8 01       	movw	r30, r16
   10b08:	80 83       	st	Z, r24
   10b0a:	91 83       	std	Z+1, r25	; 0x01
   10b0c:	a2 83       	std	Z+2, r26	; 0x02
   10b0e:	b3 83       	std	Z+3, r27	; 0x03
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, l_twi1_gyro_2_asay, l_twi1_gyro_2_mag_facty);
   10b10:	6a a9       	ldd	r22, Y+50	; 0x32
   10b12:	8e 01       	movw	r16, r28
   10b14:	0e 5b       	subi	r16, 0xBE	; 190
   10b16:	1f 4f       	sbci	r17, 0xFF	; 255
   10b18:	28 ad       	ldd	r18, Y+56	; 0x38
   10b1a:	39 ad       	ldd	r19, Y+57	; 0x39
   10b1c:	8c a5       	ldd	r24, Y+44	; 0x2c
   10b1e:	9d a5       	ldd	r25, Y+45	; 0x2d
   10b20:	a9 01       	movw	r20, r18
   10b22:	0e 94 52 64 	call	0xc8a4	; 0xc8a4 <calc_gyro2_correct_mag_2_nT>
   10b26:	dc 01       	movw	r26, r24
   10b28:	cb 01       	movw	r24, r22
   10b2a:	f8 01       	movw	r30, r16
   10b2c:	80 83       	st	Z, r24
   10b2e:	91 83       	std	Z+1, r25	; 0x01
   10b30:	a2 83       	std	Z+2, r26	; 0x02
   10b32:	b3 83       	std	Z+3, r27	; 0x03
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, l_twi1_gyro_2_asaz, l_twi1_gyro_2_mag_factz);
   10b34:	6c a9       	ldd	r22, Y+52	; 0x34
   10b36:	8e 01       	movw	r16, r28
   10b38:	0a 5b       	subi	r16, 0xBA	; 186
   10b3a:	1f 4f       	sbci	r17, 0xFF	; 255
   10b3c:	2a ad       	ldd	r18, Y+58	; 0x3a
   10b3e:	3b ad       	ldd	r19, Y+59	; 0x3b
   10b40:	8e a5       	ldd	r24, Y+46	; 0x2e
   10b42:	9f a5       	ldd	r25, Y+47	; 0x2f
   10b44:	a9 01       	movw	r20, r18
   10b46:	0e 94 52 64 	call	0xc8a4	; 0xc8a4 <calc_gyro2_correct_mag_2_nT>
   10b4a:	dc 01       	movw	r26, r24
   10b4c:	cb 01       	movw	r24, r22
   10b4e:	f8 01       	movw	r30, r16
   10b50:	80 83       	st	Z, r24
   10b52:	91 83       	std	Z+1, r25	; 0x01
   10b54:	a2 83       	std	Z+2, r26	; 0x02
   10b56:	b3 83       	std	Z+3, r27	; 0x03
		int16_t	l_twi1_gyro_1_temp_deg_100	= calc_gyro1_temp_raw2C100(l_twi1_gyro_1_temp);
   10b58:	8e 01       	movw	r16, r28
   10b5a:	06 5b       	subi	r16, 0xB6	; 182
   10b5c:	1f 4f       	sbci	r17, 0xFF	; 255
   10b5e:	8c ad       	ldd	r24, Y+60	; 0x3c
   10b60:	9d ad       	ldd	r25, Y+61	; 0x3d
   10b62:	0e 94 18 64 	call	0xc830	; 0xc830 <calc_gyro1_temp_raw2C100>
   10b66:	f8 01       	movw	r30, r16
   10b68:	80 83       	st	Z, r24
   10b6a:	91 83       	std	Z+1, r25	; 0x01

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   10b6c:	8e 01       	movw	r16, r28
   10b6e:	04 5b       	subi	r16, 0xB4	; 180
   10b70:	1f 4f       	sbci	r17, 0xFF	; 255
   10b72:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   10b76:	f8 01       	movw	r30, r16
   10b78:	80 83       	st	Z, r24
			g_twi1_gyro_2_mag_x_nT					= l_twi1_gyro_2_mag_x_nT;
   10b7a:	ce 01       	movw	r24, r28
   10b7c:	ce 96       	adiw	r24, 0x3e	; 62
   10b7e:	fc 01       	movw	r30, r24
   10b80:	80 81       	ld	r24, Z
   10b82:	91 81       	ldd	r25, Z+1	; 0x01
   10b84:	a2 81       	ldd	r26, Z+2	; 0x02
   10b86:	b3 81       	ldd	r27, Z+3	; 0x03
   10b88:	80 93 61 28 	sts	0x2861, r24	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
   10b8c:	90 93 62 28 	sts	0x2862, r25	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
   10b90:	a0 93 63 28 	sts	0x2863, r26	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
   10b94:	b0 93 64 28 	sts	0x2864, r27	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
			g_twi1_gyro_2_mag_y_nT					= l_twi1_gyro_2_mag_y_nT;
   10b98:	ce 01       	movw	r24, r28
   10b9a:	8e 5b       	subi	r24, 0xBE	; 190
   10b9c:	9f 4f       	sbci	r25, 0xFF	; 255
   10b9e:	fc 01       	movw	r30, r24
   10ba0:	80 81       	ld	r24, Z
   10ba2:	91 81       	ldd	r25, Z+1	; 0x01
   10ba4:	a2 81       	ldd	r26, Z+2	; 0x02
   10ba6:	b3 81       	ldd	r27, Z+3	; 0x03
   10ba8:	80 93 65 28 	sts	0x2865, r24	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
   10bac:	90 93 66 28 	sts	0x2866, r25	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
   10bb0:	a0 93 67 28 	sts	0x2867, r26	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
   10bb4:	b0 93 68 28 	sts	0x2868, r27	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
			g_twi1_gyro_2_mag_z_nT					= l_twi1_gyro_2_mag_z_nT;
   10bb8:	ce 01       	movw	r24, r28
   10bba:	8a 5b       	subi	r24, 0xBA	; 186
   10bbc:	9f 4f       	sbci	r25, 0xFF	; 255
   10bbe:	fc 01       	movw	r30, r24
   10bc0:	80 81       	ld	r24, Z
   10bc2:	91 81       	ldd	r25, Z+1	; 0x01
   10bc4:	a2 81       	ldd	r26, Z+2	; 0x02
   10bc6:	b3 81       	ldd	r27, Z+3	; 0x03
   10bc8:	80 93 69 28 	sts	0x2869, r24	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
   10bcc:	90 93 6a 28 	sts	0x286A, r25	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
   10bd0:	a0 93 6b 28 	sts	0x286B, r26	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
   10bd4:	b0 93 6c 28 	sts	0x286C, r27	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
			g_twi1_gyro_1_temp_deg_100				= l_twi1_gyro_1_temp_deg_100;
   10bd8:	ce 01       	movw	r24, r28
   10bda:	86 5b       	subi	r24, 0xB6	; 182
   10bdc:	9f 4f       	sbci	r25, 0xFF	; 255
   10bde:	fc 01       	movw	r30, r24
   10be0:	80 81       	ld	r24, Z
   10be2:	91 81       	ldd	r25, Z+1	; 0x01
   10be4:	80 93 17 28 	sts	0x2817, r24	; 0x802817 <g_twi1_gyro_1_temp_deg_100>
   10be8:	90 93 18 28 	sts	0x2818, r25	; 0x802818 <g_twi1_gyro_1_temp_deg_100+0x1>
			cpu_irq_restore(flags);
   10bec:	ce 01       	movw	r24, r28
   10bee:	84 5b       	subi	r24, 0xB4	; 180
   10bf0:	9f 4f       	sbci	r25, 0xFF	; 255
   10bf2:	fc 01       	movw	r30, r24
   10bf4:	80 81       	ld	r24, Z
   10bf6:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}
	}
}
   10bfa:	00 00       	nop
   10bfc:	c4 5b       	subi	r28, 0xB4	; 180
   10bfe:	df 4f       	sbci	r29, 0xFF	; 255
   10c00:	cd bf       	out	0x3d, r28	; 61
   10c02:	de bf       	out	0x3e, r29	; 62
   10c04:	df 91       	pop	r29
   10c06:	cf 91       	pop	r28
   10c08:	1f 91       	pop	r17
   10c0a:	0f 91       	pop	r16
   10c0c:	08 95       	ret

00010c0e <task_twi1_baro>:

static void task_twi1_baro(void)
{	// Calculations for the presentation layer
   10c0e:	2f 92       	push	r2
   10c10:	3f 92       	push	r3
   10c12:	4f 92       	push	r4
   10c14:	5f 92       	push	r5
   10c16:	6f 92       	push	r6
   10c18:	7f 92       	push	r7
   10c1a:	8f 92       	push	r8
   10c1c:	9f 92       	push	r9
   10c1e:	af 92       	push	r10
   10c20:	bf 92       	push	r11
   10c22:	cf 92       	push	r12
   10c24:	df 92       	push	r13
   10c26:	ef 92       	push	r14
   10c28:	ff 92       	push	r15
   10c2a:	0f 93       	push	r16
   10c2c:	1f 93       	push	r17
   10c2e:	cf 93       	push	r28
   10c30:	df 93       	push	r29
   10c32:	cd b7       	in	r28, 0x3d	; 61
   10c34:	de b7       	in	r29, 0x3e	; 62
   10c36:	ca 59       	subi	r28, 0x9A	; 154
   10c38:	d1 09       	sbc	r29, r1
   10c3a:	cd bf       	out	0x3d, r28	; 61
   10c3c:	de bf       	out	0x3e, r29	; 62
	uint32_t		l_twi1_baro_d1, l_twi1_baro_d2;
	int32_t			l_p_h;

	/* Getting the global values */
	{
		irqflags_t flags = cpu_irq_save();
   10c3e:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   10c42:	8d 8f       	std	Y+29, r24	; 0x1d
		l_twi1_baro_d1								= g_twi1_baro_d1;
   10c44:	80 91 80 28 	lds	r24, 0x2880	; 0x802880 <g_twi1_baro_d1>
   10c48:	90 91 81 28 	lds	r25, 0x2881	; 0x802881 <g_twi1_baro_d1+0x1>
   10c4c:	a0 91 82 28 	lds	r26, 0x2882	; 0x802882 <g_twi1_baro_d1+0x2>
   10c50:	b0 91 83 28 	lds	r27, 0x2883	; 0x802883 <g_twi1_baro_d1+0x3>
   10c54:	8e 8f       	std	Y+30, r24	; 0x1e
   10c56:	9f 8f       	std	Y+31, r25	; 0x1f
   10c58:	a8 a3       	std	Y+32, r26	; 0x20
   10c5a:	b9 a3       	std	Y+33, r27	; 0x21
		l_twi1_baro_d2								= g_twi1_baro_d2;
   10c5c:	80 91 84 28 	lds	r24, 0x2884	; 0x802884 <g_twi1_baro_d2>
   10c60:	90 91 85 28 	lds	r25, 0x2885	; 0x802885 <g_twi1_baro_d2+0x1>
   10c64:	a0 91 86 28 	lds	r26, 0x2886	; 0x802886 <g_twi1_baro_d2+0x2>
   10c68:	b0 91 87 28 	lds	r27, 0x2887	; 0x802887 <g_twi1_baro_d2+0x3>
   10c6c:	8a a3       	std	Y+34, r24	; 0x22
   10c6e:	9b a3       	std	Y+35, r25	; 0x23
   10c70:	ac a3       	std	Y+36, r26	; 0x24
   10c72:	bd a3       	std	Y+37, r27	; 0x25
		cpu_irq_restore(flags);
   10c74:	8d 8d       	ldd	r24, Y+29	; 0x1d
   10c76:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
	}

	/* Calculate and present Baro and Temp values when a different measurement has arrived */
	if ((l_twi1_baro_d1 != s_twi1_baro_d1) || (l_twi1_baro_d2 != s_twi1_baro_d2)) {
   10c7a:	20 91 63 22 	lds	r18, 0x2263	; 0x802263 <s_twi1_baro_d1.8519>
   10c7e:	30 91 64 22 	lds	r19, 0x2264	; 0x802264 <s_twi1_baro_d1.8519+0x1>
   10c82:	40 91 65 22 	lds	r20, 0x2265	; 0x802265 <s_twi1_baro_d1.8519+0x2>
   10c86:	50 91 66 22 	lds	r21, 0x2266	; 0x802266 <s_twi1_baro_d1.8519+0x3>
   10c8a:	8e 8d       	ldd	r24, Y+30	; 0x1e
   10c8c:	9f 8d       	ldd	r25, Y+31	; 0x1f
   10c8e:	a8 a1       	ldd	r26, Y+32	; 0x20
   10c90:	b9 a1       	ldd	r27, Y+33	; 0x21
   10c92:	82 17       	cp	r24, r18
   10c94:	93 07       	cpc	r25, r19
   10c96:	a4 07       	cpc	r26, r20
   10c98:	b5 07       	cpc	r27, r21
   10c9a:	91 f4       	brne	.+36     	; 0x10cc0 <task_twi1_baro+0xb2>
   10c9c:	20 91 67 22 	lds	r18, 0x2267	; 0x802267 <s_twi1_baro_d2.8520>
   10ca0:	30 91 68 22 	lds	r19, 0x2268	; 0x802268 <s_twi1_baro_d2.8520+0x1>
   10ca4:	40 91 69 22 	lds	r20, 0x2269	; 0x802269 <s_twi1_baro_d2.8520+0x2>
   10ca8:	50 91 6a 22 	lds	r21, 0x226A	; 0x80226a <s_twi1_baro_d2.8520+0x3>
   10cac:	8a a1       	ldd	r24, Y+34	; 0x22
   10cae:	9b a1       	ldd	r25, Y+35	; 0x23
   10cb0:	ac a1       	ldd	r26, Y+36	; 0x24
   10cb2:	bd a1       	ldd	r27, Y+37	; 0x25
   10cb4:	82 17       	cp	r24, r18
   10cb6:	93 07       	cpc	r25, r19
   10cb8:	a4 07       	cpc	r26, r20
   10cba:	b5 07       	cpc	r27, r21
   10cbc:	09 f4       	brne	.+2      	; 0x10cc0 <task_twi1_baro+0xb2>
   10cbe:	12 c6       	rjmp	.+3108   	; 0x118e4 <task_twi1_baro+0xcd6>
		int32_t dT = (int32_t)l_twi1_baro_d2 - ((int32_t)g_twi1_baro_c[5] << 8);
   10cc0:	2a a1       	ldd	r18, Y+34	; 0x22
   10cc2:	3b a1       	ldd	r19, Y+35	; 0x23
   10cc4:	4c a1       	ldd	r20, Y+36	; 0x24
   10cc6:	5d a1       	ldd	r21, Y+37	; 0x25
   10cc8:	80 91 7a 28 	lds	r24, 0x287A	; 0x80287a <g_twi1_baro_c+0xa>
   10ccc:	90 91 7b 28 	lds	r25, 0x287B	; 0x80287b <g_twi1_baro_c+0xb>
   10cd0:	cc 01       	movw	r24, r24
   10cd2:	a0 e0       	ldi	r26, 0x00	; 0
   10cd4:	b0 e0       	ldi	r27, 0x00	; 0
   10cd6:	ba 2f       	mov	r27, r26
   10cd8:	a9 2f       	mov	r26, r25
   10cda:	98 2f       	mov	r25, r24
   10cdc:	88 27       	eor	r24, r24
   10cde:	79 01       	movw	r14, r18
   10ce0:	8a 01       	movw	r16, r20
   10ce2:	e8 1a       	sub	r14, r24
   10ce4:	f9 0a       	sbc	r15, r25
   10ce6:	0a 0b       	sbc	r16, r26
   10ce8:	1b 0b       	sbc	r17, r27
   10cea:	d8 01       	movw	r26, r16
   10cec:	c7 01       	movw	r24, r14
   10cee:	8e a3       	std	Y+38, r24	; 0x26
   10cf0:	9f a3       	std	Y+39, r25	; 0x27
   10cf2:	a8 a7       	std	Y+40, r26	; 0x28
   10cf4:	b9 a7       	std	Y+41, r27	; 0x29
		int32_t temp_p20 = (int32_t)(((int64_t)dT * g_twi1_baro_c[6]) >> 23);
   10cf6:	8e a1       	ldd	r24, Y+38	; 0x26
   10cf8:	9f a1       	ldd	r25, Y+39	; 0x27
   10cfa:	a8 a5       	ldd	r26, Y+40	; 0x28
   10cfc:	b9 a5       	ldd	r27, Y+41	; 0x29
   10cfe:	1c 01       	movw	r2, r24
   10d00:	2d 01       	movw	r4, r26
   10d02:	bb 0f       	add	r27, r27
   10d04:	88 0b       	sbc	r24, r24
   10d06:	98 2f       	mov	r25, r24
   10d08:	dc 01       	movw	r26, r24
   10d0a:	68 2e       	mov	r6, r24
   10d0c:	78 2e       	mov	r7, r24
   10d0e:	88 2e       	mov	r8, r24
   10d10:	98 2e       	mov	r9, r24
   10d12:	80 91 7c 28 	lds	r24, 0x287C	; 0x80287c <g_twi1_baro_c+0xc>
   10d16:	90 91 7d 28 	lds	r25, 0x287D	; 0x80287d <g_twi1_baro_c+0xd>
   10d1a:	9c 01       	movw	r18, r24
   10d1c:	40 e0       	ldi	r20, 0x00	; 0
   10d1e:	50 e0       	ldi	r21, 0x00	; 0
   10d20:	60 e0       	ldi	r22, 0x00	; 0
   10d22:	70 e0       	ldi	r23, 0x00	; 0
   10d24:	cb 01       	movw	r24, r22
   10d26:	a2 2e       	mov	r10, r18
   10d28:	b3 2e       	mov	r11, r19
   10d2a:	c4 2e       	mov	r12, r20
   10d2c:	d5 2e       	mov	r13, r21
   10d2e:	e6 2e       	mov	r14, r22
   10d30:	f7 2e       	mov	r15, r23
   10d32:	08 2f       	mov	r16, r24
   10d34:	19 2f       	mov	r17, r25
   10d36:	22 2d       	mov	r18, r2
   10d38:	33 2d       	mov	r19, r3
   10d3a:	44 2d       	mov	r20, r4
   10d3c:	55 2d       	mov	r21, r5
   10d3e:	66 2d       	mov	r22, r6
   10d40:	77 2d       	mov	r23, r7
   10d42:	88 2d       	mov	r24, r8
   10d44:	99 2d       	mov	r25, r9
   10d46:	0f 94 c1 38 	call	0x27182	; 0x27182 <__muldi3>
   10d4a:	22 2e       	mov	r2, r18
   10d4c:	33 2e       	mov	r3, r19
   10d4e:	44 2e       	mov	r4, r20
   10d50:	55 2e       	mov	r5, r21
   10d52:	66 2e       	mov	r6, r22
   10d54:	77 2e       	mov	r7, r23
   10d56:	88 2e       	mov	r8, r24
   10d58:	99 2e       	mov	r9, r25
   10d5a:	a2 2c       	mov	r10, r2
   10d5c:	b3 2c       	mov	r11, r3
   10d5e:	c4 2c       	mov	r12, r4
   10d60:	d5 2c       	mov	r13, r5
   10d62:	e6 2c       	mov	r14, r6
   10d64:	f7 2c       	mov	r15, r7
   10d66:	08 2d       	mov	r16, r8
   10d68:	19 2d       	mov	r17, r9
   10d6a:	2a 2d       	mov	r18, r10
   10d6c:	3b 2d       	mov	r19, r11
   10d6e:	4c 2d       	mov	r20, r12
   10d70:	5d 2d       	mov	r21, r13
   10d72:	6e 2d       	mov	r22, r14
   10d74:	7f 2d       	mov	r23, r15
   10d76:	80 2f       	mov	r24, r16
   10d78:	91 2f       	mov	r25, r17
   10d7a:	07 e1       	ldi	r16, 0x17	; 23
   10d7c:	0f 94 f5 39 	call	0x273ea	; 0x273ea <__ashrdi3>
   10d80:	a2 2e       	mov	r10, r18
   10d82:	b3 2e       	mov	r11, r19
   10d84:	c4 2e       	mov	r12, r20
   10d86:	d5 2e       	mov	r13, r21
   10d88:	e6 2e       	mov	r14, r22
   10d8a:	f7 2e       	mov	r15, r23
   10d8c:	08 2f       	mov	r16, r24
   10d8e:	19 2f       	mov	r17, r25
   10d90:	aa a6       	std	Y+42, r10	; 0x2a
   10d92:	bb a6       	std	Y+43, r11	; 0x2b
   10d94:	cc a6       	std	Y+44, r12	; 0x2c
   10d96:	dd a6       	std	Y+45, r13	; 0x2d
		int32_t temp = temp_p20 + 2000L;
   10d98:	8a a5       	ldd	r24, Y+42	; 0x2a
   10d9a:	9b a5       	ldd	r25, Y+43	; 0x2b
   10d9c:	ac a5       	ldd	r26, Y+44	; 0x2c
   10d9e:	bd a5       	ldd	r27, Y+45	; 0x2d
   10da0:	80 53       	subi	r24, 0x30	; 48
   10da2:	98 4f       	sbci	r25, 0xF8	; 248
   10da4:	af 4f       	sbci	r26, 0xFF	; 255
   10da6:	bf 4f       	sbci	r27, 0xFF	; 255
   10da8:	89 83       	std	Y+1, r24	; 0x01
   10daa:	9a 83       	std	Y+2, r25	; 0x02
   10dac:	ab 83       	std	Y+3, r26	; 0x03
   10dae:	bc 83       	std	Y+4, r27	; 0x04
		int64_t off  = ((int64_t)g_twi1_baro_c[2] << 17) + (((int64_t)g_twi1_baro_c[4] * dT) >> 6);
   10db0:	80 91 74 28 	lds	r24, 0x2874	; 0x802874 <g_twi1_baro_c+0x4>
   10db4:	90 91 75 28 	lds	r25, 0x2875	; 0x802875 <g_twi1_baro_c+0x5>
   10db8:	5c 01       	movw	r10, r24
   10dba:	c1 2c       	mov	r12, r1
   10dbc:	d1 2c       	mov	r13, r1
   10dbe:	e1 2c       	mov	r14, r1
   10dc0:	f1 2c       	mov	r15, r1
   10dc2:	87 01       	movw	r16, r14
   10dc4:	2a 2d       	mov	r18, r10
   10dc6:	3b 2d       	mov	r19, r11
   10dc8:	4c 2d       	mov	r20, r12
   10dca:	5d 2d       	mov	r21, r13
   10dcc:	6e 2d       	mov	r22, r14
   10dce:	7f 2d       	mov	r23, r15
   10dd0:	80 2f       	mov	r24, r16
   10dd2:	91 2f       	mov	r25, r17
   10dd4:	01 e1       	ldi	r16, 0x11	; 17
   10dd6:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
   10dda:	6c 96       	adiw	r28, 0x1c	; 28
   10ddc:	2f af       	std	Y+63, r18	; 0x3f
   10dde:	6c 97       	sbiw	r28, 0x1c	; 28
   10de0:	6d 96       	adiw	r28, 0x1d	; 29
   10de2:	3f af       	std	Y+63, r19	; 0x3f
   10de4:	6d 97       	sbiw	r28, 0x1d	; 29
   10de6:	6e 96       	adiw	r28, 0x1e	; 30
   10de8:	4f af       	std	Y+63, r20	; 0x3f
   10dea:	6e 97       	sbiw	r28, 0x1e	; 30
   10dec:	6f 96       	adiw	r28, 0x1f	; 31
   10dee:	5f af       	std	Y+63, r21	; 0x3f
   10df0:	6f 97       	sbiw	r28, 0x1f	; 31
   10df2:	a0 96       	adiw	r28, 0x20	; 32
   10df4:	6f af       	std	Y+63, r22	; 0x3f
   10df6:	a0 97       	sbiw	r28, 0x20	; 32
   10df8:	a1 96       	adiw	r28, 0x21	; 33
   10dfa:	7f af       	std	Y+63, r23	; 0x3f
   10dfc:	a1 97       	sbiw	r28, 0x21	; 33
   10dfe:	a2 96       	adiw	r28, 0x22	; 34
   10e00:	8f af       	std	Y+63, r24	; 0x3f
   10e02:	a2 97       	sbiw	r28, 0x22	; 34
   10e04:	a3 96       	adiw	r28, 0x23	; 35
   10e06:	9f af       	std	Y+63, r25	; 0x3f
   10e08:	a3 97       	sbiw	r28, 0x23	; 35
   10e0a:	80 91 78 28 	lds	r24, 0x2878	; 0x802878 <g_twi1_baro_c+0x8>
   10e0e:	90 91 79 28 	lds	r25, 0x2879	; 0x802879 <g_twi1_baro_c+0x9>
   10e12:	1c 01       	movw	r2, r24
   10e14:	41 2c       	mov	r4, r1
   10e16:	51 2c       	mov	r5, r1
   10e18:	61 2c       	mov	r6, r1
   10e1a:	71 2c       	mov	r7, r1
   10e1c:	43 01       	movw	r8, r6
   10e1e:	8e a1       	ldd	r24, Y+38	; 0x26
   10e20:	9f a1       	ldd	r25, Y+39	; 0x27
   10e22:	a8 a5       	ldd	r26, Y+40	; 0x28
   10e24:	b9 a5       	ldd	r27, Y+41	; 0x29
   10e26:	a7 96       	adiw	r28, 0x27	; 39
   10e28:	8c af       	std	Y+60, r24	; 0x3c
   10e2a:	9d af       	std	Y+61, r25	; 0x3d
   10e2c:	ae af       	std	Y+62, r26	; 0x3e
   10e2e:	bf af       	std	Y+63, r27	; 0x3f
   10e30:	a7 97       	sbiw	r28, 0x27	; 39
   10e32:	bb 0f       	add	r27, r27
   10e34:	88 0b       	sbc	r24, r24
   10e36:	98 2f       	mov	r25, r24
   10e38:	dc 01       	movw	r26, r24
   10e3a:	a8 96       	adiw	r28, 0x28	; 40
   10e3c:	8f af       	std	Y+63, r24	; 0x3f
   10e3e:	a8 97       	sbiw	r28, 0x28	; 40
   10e40:	a9 96       	adiw	r28, 0x29	; 41
   10e42:	8f af       	std	Y+63, r24	; 0x3f
   10e44:	a9 97       	sbiw	r28, 0x29	; 41
   10e46:	aa 96       	adiw	r28, 0x2a	; 42
   10e48:	8f af       	std	Y+63, r24	; 0x3f
   10e4a:	aa 97       	sbiw	r28, 0x2a	; 42
   10e4c:	ab 96       	adiw	r28, 0x2b	; 43
   10e4e:	8f af       	std	Y+63, r24	; 0x3f
   10e50:	ab 97       	sbiw	r28, 0x2b	; 43
   10e52:	a4 96       	adiw	r28, 0x24	; 36
   10e54:	af ac       	ldd	r10, Y+63	; 0x3f
   10e56:	a4 97       	sbiw	r28, 0x24	; 36
   10e58:	a5 96       	adiw	r28, 0x25	; 37
   10e5a:	bf ac       	ldd	r11, Y+63	; 0x3f
   10e5c:	a5 97       	sbiw	r28, 0x25	; 37
   10e5e:	a6 96       	adiw	r28, 0x26	; 38
   10e60:	cf ac       	ldd	r12, Y+63	; 0x3f
   10e62:	a6 97       	sbiw	r28, 0x26	; 38
   10e64:	a7 96       	adiw	r28, 0x27	; 39
   10e66:	df ac       	ldd	r13, Y+63	; 0x3f
   10e68:	a7 97       	sbiw	r28, 0x27	; 39
   10e6a:	a8 96       	adiw	r28, 0x28	; 40
   10e6c:	ef ac       	ldd	r14, Y+63	; 0x3f
   10e6e:	a8 97       	sbiw	r28, 0x28	; 40
   10e70:	a9 96       	adiw	r28, 0x29	; 41
   10e72:	ff ac       	ldd	r15, Y+63	; 0x3f
   10e74:	a9 97       	sbiw	r28, 0x29	; 41
   10e76:	aa 96       	adiw	r28, 0x2a	; 42
   10e78:	0f ad       	ldd	r16, Y+63	; 0x3f
   10e7a:	aa 97       	sbiw	r28, 0x2a	; 42
   10e7c:	ab 96       	adiw	r28, 0x2b	; 43
   10e7e:	1f ad       	ldd	r17, Y+63	; 0x3f
   10e80:	ab 97       	sbiw	r28, 0x2b	; 43
   10e82:	22 2d       	mov	r18, r2
   10e84:	33 2d       	mov	r19, r3
   10e86:	44 2d       	mov	r20, r4
   10e88:	55 2d       	mov	r21, r5
   10e8a:	66 2d       	mov	r22, r6
   10e8c:	77 2d       	mov	r23, r7
   10e8e:	88 2d       	mov	r24, r8
   10e90:	99 2d       	mov	r25, r9
   10e92:	0f 94 c1 38 	call	0x27182	; 0x27182 <__muldi3>
   10e96:	22 2e       	mov	r2, r18
   10e98:	33 2e       	mov	r3, r19
   10e9a:	44 2e       	mov	r4, r20
   10e9c:	55 2e       	mov	r5, r21
   10e9e:	66 2e       	mov	r6, r22
   10ea0:	77 2e       	mov	r7, r23
   10ea2:	88 2e       	mov	r8, r24
   10ea4:	99 2e       	mov	r9, r25
   10ea6:	a2 2c       	mov	r10, r2
   10ea8:	b3 2c       	mov	r11, r3
   10eaa:	c4 2c       	mov	r12, r4
   10eac:	d5 2c       	mov	r13, r5
   10eae:	e6 2c       	mov	r14, r6
   10eb0:	f7 2c       	mov	r15, r7
   10eb2:	08 2d       	mov	r16, r8
   10eb4:	19 2d       	mov	r17, r9
   10eb6:	2a 2d       	mov	r18, r10
   10eb8:	3b 2d       	mov	r19, r11
   10eba:	4c 2d       	mov	r20, r12
   10ebc:	5d 2d       	mov	r21, r13
   10ebe:	6e 2d       	mov	r22, r14
   10ec0:	7f 2d       	mov	r23, r15
   10ec2:	80 2f       	mov	r24, r16
   10ec4:	91 2f       	mov	r25, r17
   10ec6:	06 e0       	ldi	r16, 0x06	; 6
   10ec8:	0f 94 f5 39 	call	0x273ea	; 0x273ea <__ashrdi3>
   10ecc:	22 2e       	mov	r2, r18
   10ece:	33 2e       	mov	r3, r19
   10ed0:	44 2e       	mov	r4, r20
   10ed2:	55 2e       	mov	r5, r21
   10ed4:	66 2e       	mov	r6, r22
   10ed6:	77 2e       	mov	r7, r23
   10ed8:	88 2e       	mov	r8, r24
   10eda:	99 2e       	mov	r9, r25
   10edc:	6c 96       	adiw	r28, 0x1c	; 28
   10ede:	2f ad       	ldd	r18, Y+63	; 0x3f
   10ee0:	6c 97       	sbiw	r28, 0x1c	; 28
   10ee2:	6d 96       	adiw	r28, 0x1d	; 29
   10ee4:	3f ad       	ldd	r19, Y+63	; 0x3f
   10ee6:	6d 97       	sbiw	r28, 0x1d	; 29
   10ee8:	6e 96       	adiw	r28, 0x1e	; 30
   10eea:	4f ad       	ldd	r20, Y+63	; 0x3f
   10eec:	6e 97       	sbiw	r28, 0x1e	; 30
   10eee:	6f 96       	adiw	r28, 0x1f	; 31
   10ef0:	5f ad       	ldd	r21, Y+63	; 0x3f
   10ef2:	6f 97       	sbiw	r28, 0x1f	; 31
   10ef4:	a0 96       	adiw	r28, 0x20	; 32
   10ef6:	6f ad       	ldd	r22, Y+63	; 0x3f
   10ef8:	a0 97       	sbiw	r28, 0x20	; 32
   10efa:	a1 96       	adiw	r28, 0x21	; 33
   10efc:	7f ad       	ldd	r23, Y+63	; 0x3f
   10efe:	a1 97       	sbiw	r28, 0x21	; 33
   10f00:	a2 96       	adiw	r28, 0x22	; 34
   10f02:	8f ad       	ldd	r24, Y+63	; 0x3f
   10f04:	a2 97       	sbiw	r28, 0x22	; 34
   10f06:	a3 96       	adiw	r28, 0x23	; 35
   10f08:	9f ad       	ldd	r25, Y+63	; 0x3f
   10f0a:	a3 97       	sbiw	r28, 0x23	; 35
   10f0c:	a2 2c       	mov	r10, r2
   10f0e:	b3 2c       	mov	r11, r3
   10f10:	c4 2c       	mov	r12, r4
   10f12:	d5 2c       	mov	r13, r5
   10f14:	e6 2c       	mov	r14, r6
   10f16:	f7 2c       	mov	r15, r7
   10f18:	08 2d       	mov	r16, r8
   10f1a:	19 2d       	mov	r17, r9
   10f1c:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
   10f20:	2d 83       	std	Y+5, r18	; 0x05
   10f22:	3e 83       	std	Y+6, r19	; 0x06
   10f24:	4f 83       	std	Y+7, r20	; 0x07
   10f26:	58 87       	std	Y+8, r21	; 0x08
   10f28:	69 87       	std	Y+9, r22	; 0x09
   10f2a:	7a 87       	std	Y+10, r23	; 0x0a
   10f2c:	8b 87       	std	Y+11, r24	; 0x0b
   10f2e:	9c 87       	std	Y+12, r25	; 0x0c
		int64_t sens = ((int64_t)g_twi1_baro_c[1] << 16) + (((int64_t)g_twi1_baro_c[3] * dT) >> 7);
   10f30:	80 91 72 28 	lds	r24, 0x2872	; 0x802872 <g_twi1_baro_c+0x2>
   10f34:	90 91 73 28 	lds	r25, 0x2873	; 0x802873 <g_twi1_baro_c+0x3>
   10f38:	5c 01       	movw	r10, r24
   10f3a:	c1 2c       	mov	r12, r1
   10f3c:	d1 2c       	mov	r13, r1
   10f3e:	e1 2c       	mov	r14, r1
   10f40:	f1 2c       	mov	r15, r1
   10f42:	87 01       	movw	r16, r14
   10f44:	2a 2d       	mov	r18, r10
   10f46:	3b 2d       	mov	r19, r11
   10f48:	4c 2d       	mov	r20, r12
   10f4a:	5d 2d       	mov	r21, r13
   10f4c:	6e 2d       	mov	r22, r14
   10f4e:	7f 2d       	mov	r23, r15
   10f50:	80 2f       	mov	r24, r16
   10f52:	91 2f       	mov	r25, r17
   10f54:	00 e1       	ldi	r16, 0x10	; 16
   10f56:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
   10f5a:	ac 96       	adiw	r28, 0x2c	; 44
   10f5c:	2f af       	std	Y+63, r18	; 0x3f
   10f5e:	ac 97       	sbiw	r28, 0x2c	; 44
   10f60:	ad 96       	adiw	r28, 0x2d	; 45
   10f62:	3f af       	std	Y+63, r19	; 0x3f
   10f64:	ad 97       	sbiw	r28, 0x2d	; 45
   10f66:	ae 96       	adiw	r28, 0x2e	; 46
   10f68:	4f af       	std	Y+63, r20	; 0x3f
   10f6a:	ae 97       	sbiw	r28, 0x2e	; 46
   10f6c:	af 96       	adiw	r28, 0x2f	; 47
   10f6e:	5f af       	std	Y+63, r21	; 0x3f
   10f70:	af 97       	sbiw	r28, 0x2f	; 47
   10f72:	e0 96       	adiw	r28, 0x30	; 48
   10f74:	6f af       	std	Y+63, r22	; 0x3f
   10f76:	e0 97       	sbiw	r28, 0x30	; 48
   10f78:	e1 96       	adiw	r28, 0x31	; 49
   10f7a:	7f af       	std	Y+63, r23	; 0x3f
   10f7c:	e1 97       	sbiw	r28, 0x31	; 49
   10f7e:	e2 96       	adiw	r28, 0x32	; 50
   10f80:	8f af       	std	Y+63, r24	; 0x3f
   10f82:	e2 97       	sbiw	r28, 0x32	; 50
   10f84:	e3 96       	adiw	r28, 0x33	; 51
   10f86:	9f af       	std	Y+63, r25	; 0x3f
   10f88:	e3 97       	sbiw	r28, 0x33	; 51
   10f8a:	80 91 76 28 	lds	r24, 0x2876	; 0x802876 <g_twi1_baro_c+0x6>
   10f8e:	90 91 77 28 	lds	r25, 0x2877	; 0x802877 <g_twi1_baro_c+0x7>
   10f92:	1c 01       	movw	r2, r24
   10f94:	41 2c       	mov	r4, r1
   10f96:	51 2c       	mov	r5, r1
   10f98:	61 2c       	mov	r6, r1
   10f9a:	71 2c       	mov	r7, r1
   10f9c:	43 01       	movw	r8, r6
   10f9e:	8e a1       	ldd	r24, Y+38	; 0x26
   10fa0:	9f a1       	ldd	r25, Y+39	; 0x27
   10fa2:	a8 a5       	ldd	r26, Y+40	; 0x28
   10fa4:	b9 a5       	ldd	r27, Y+41	; 0x29
   10fa6:	e7 96       	adiw	r28, 0x37	; 55
   10fa8:	8c af       	std	Y+60, r24	; 0x3c
   10faa:	9d af       	std	Y+61, r25	; 0x3d
   10fac:	ae af       	std	Y+62, r26	; 0x3e
   10fae:	bf af       	std	Y+63, r27	; 0x3f
   10fb0:	e7 97       	sbiw	r28, 0x37	; 55
   10fb2:	bb 0f       	add	r27, r27
   10fb4:	88 0b       	sbc	r24, r24
   10fb6:	98 2f       	mov	r25, r24
   10fb8:	dc 01       	movw	r26, r24
   10fba:	e8 96       	adiw	r28, 0x38	; 56
   10fbc:	8f af       	std	Y+63, r24	; 0x3f
   10fbe:	e8 97       	sbiw	r28, 0x38	; 56
   10fc0:	e9 96       	adiw	r28, 0x39	; 57
   10fc2:	8f af       	std	Y+63, r24	; 0x3f
   10fc4:	e9 97       	sbiw	r28, 0x39	; 57
   10fc6:	ea 96       	adiw	r28, 0x3a	; 58
   10fc8:	8f af       	std	Y+63, r24	; 0x3f
   10fca:	ea 97       	sbiw	r28, 0x3a	; 58
   10fcc:	eb 96       	adiw	r28, 0x3b	; 59
   10fce:	8f af       	std	Y+63, r24	; 0x3f
   10fd0:	eb 97       	sbiw	r28, 0x3b	; 59
   10fd2:	e4 96       	adiw	r28, 0x34	; 52
   10fd4:	af ac       	ldd	r10, Y+63	; 0x3f
   10fd6:	e4 97       	sbiw	r28, 0x34	; 52
   10fd8:	e5 96       	adiw	r28, 0x35	; 53
   10fda:	bf ac       	ldd	r11, Y+63	; 0x3f
   10fdc:	e5 97       	sbiw	r28, 0x35	; 53
   10fde:	e6 96       	adiw	r28, 0x36	; 54
   10fe0:	cf ac       	ldd	r12, Y+63	; 0x3f
   10fe2:	e6 97       	sbiw	r28, 0x36	; 54
   10fe4:	e7 96       	adiw	r28, 0x37	; 55
   10fe6:	df ac       	ldd	r13, Y+63	; 0x3f
   10fe8:	e7 97       	sbiw	r28, 0x37	; 55
   10fea:	e8 96       	adiw	r28, 0x38	; 56
   10fec:	ef ac       	ldd	r14, Y+63	; 0x3f
   10fee:	e8 97       	sbiw	r28, 0x38	; 56
   10ff0:	e9 96       	adiw	r28, 0x39	; 57
   10ff2:	ff ac       	ldd	r15, Y+63	; 0x3f
   10ff4:	e9 97       	sbiw	r28, 0x39	; 57
   10ff6:	ea 96       	adiw	r28, 0x3a	; 58
   10ff8:	0f ad       	ldd	r16, Y+63	; 0x3f
   10ffa:	ea 97       	sbiw	r28, 0x3a	; 58
   10ffc:	eb 96       	adiw	r28, 0x3b	; 59
   10ffe:	1f ad       	ldd	r17, Y+63	; 0x3f
   11000:	eb 97       	sbiw	r28, 0x3b	; 59
   11002:	22 2d       	mov	r18, r2
   11004:	33 2d       	mov	r19, r3
   11006:	44 2d       	mov	r20, r4
   11008:	55 2d       	mov	r21, r5
   1100a:	66 2d       	mov	r22, r6
   1100c:	77 2d       	mov	r23, r7
   1100e:	88 2d       	mov	r24, r8
   11010:	99 2d       	mov	r25, r9
   11012:	0f 94 c1 38 	call	0x27182	; 0x27182 <__muldi3>
   11016:	22 2e       	mov	r2, r18
   11018:	33 2e       	mov	r3, r19
   1101a:	44 2e       	mov	r4, r20
   1101c:	55 2e       	mov	r5, r21
   1101e:	66 2e       	mov	r6, r22
   11020:	77 2e       	mov	r7, r23
   11022:	88 2e       	mov	r8, r24
   11024:	99 2e       	mov	r9, r25
   11026:	a2 2c       	mov	r10, r2
   11028:	b3 2c       	mov	r11, r3
   1102a:	c4 2c       	mov	r12, r4
   1102c:	d5 2c       	mov	r13, r5
   1102e:	e6 2c       	mov	r14, r6
   11030:	f7 2c       	mov	r15, r7
   11032:	08 2d       	mov	r16, r8
   11034:	19 2d       	mov	r17, r9
   11036:	2a 2d       	mov	r18, r10
   11038:	3b 2d       	mov	r19, r11
   1103a:	4c 2d       	mov	r20, r12
   1103c:	5d 2d       	mov	r21, r13
   1103e:	6e 2d       	mov	r22, r14
   11040:	7f 2d       	mov	r23, r15
   11042:	80 2f       	mov	r24, r16
   11044:	91 2f       	mov	r25, r17
   11046:	07 e0       	ldi	r16, 0x07	; 7
   11048:	0f 94 f5 39 	call	0x273ea	; 0x273ea <__ashrdi3>
   1104c:	22 2e       	mov	r2, r18
   1104e:	33 2e       	mov	r3, r19
   11050:	44 2e       	mov	r4, r20
   11052:	55 2e       	mov	r5, r21
   11054:	66 2e       	mov	r6, r22
   11056:	77 2e       	mov	r7, r23
   11058:	88 2e       	mov	r8, r24
   1105a:	99 2e       	mov	r9, r25
   1105c:	ac 96       	adiw	r28, 0x2c	; 44
   1105e:	2f ad       	ldd	r18, Y+63	; 0x3f
   11060:	ac 97       	sbiw	r28, 0x2c	; 44
   11062:	ad 96       	adiw	r28, 0x2d	; 45
   11064:	3f ad       	ldd	r19, Y+63	; 0x3f
   11066:	ad 97       	sbiw	r28, 0x2d	; 45
   11068:	ae 96       	adiw	r28, 0x2e	; 46
   1106a:	4f ad       	ldd	r20, Y+63	; 0x3f
   1106c:	ae 97       	sbiw	r28, 0x2e	; 46
   1106e:	af 96       	adiw	r28, 0x2f	; 47
   11070:	5f ad       	ldd	r21, Y+63	; 0x3f
   11072:	af 97       	sbiw	r28, 0x2f	; 47
   11074:	e0 96       	adiw	r28, 0x30	; 48
   11076:	6f ad       	ldd	r22, Y+63	; 0x3f
   11078:	e0 97       	sbiw	r28, 0x30	; 48
   1107a:	e1 96       	adiw	r28, 0x31	; 49
   1107c:	7f ad       	ldd	r23, Y+63	; 0x3f
   1107e:	e1 97       	sbiw	r28, 0x31	; 49
   11080:	e2 96       	adiw	r28, 0x32	; 50
   11082:	8f ad       	ldd	r24, Y+63	; 0x3f
   11084:	e2 97       	sbiw	r28, 0x32	; 50
   11086:	e3 96       	adiw	r28, 0x33	; 51
   11088:	9f ad       	ldd	r25, Y+63	; 0x3f
   1108a:	e3 97       	sbiw	r28, 0x33	; 51
   1108c:	a2 2c       	mov	r10, r2
   1108e:	b3 2c       	mov	r11, r3
   11090:	c4 2c       	mov	r12, r4
   11092:	d5 2c       	mov	r13, r5
   11094:	e6 2c       	mov	r14, r6
   11096:	f7 2c       	mov	r15, r7
   11098:	08 2d       	mov	r16, r8
   1109a:	19 2d       	mov	r17, r9
   1109c:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
   110a0:	2d 87       	std	Y+13, r18	; 0x0d
   110a2:	3e 87       	std	Y+14, r19	; 0x0e
   110a4:	4f 87       	std	Y+15, r20	; 0x0f
   110a6:	58 8b       	std	Y+16, r21	; 0x10
   110a8:	69 8b       	std	Y+17, r22	; 0x11
   110aa:	7a 8b       	std	Y+18, r23	; 0x12
   110ac:	8b 8b       	std	Y+19, r24	; 0x13
   110ae:	9c 8b       	std	Y+20, r25	; 0x14

		/* Low temp and very low temp corrections */
		if (temp < 2000L) {
   110b0:	89 81       	ldd	r24, Y+1	; 0x01
   110b2:	9a 81       	ldd	r25, Y+2	; 0x02
   110b4:	ab 81       	ldd	r26, Y+3	; 0x03
   110b6:	bc 81       	ldd	r27, Y+4	; 0x04
   110b8:	80 3d       	cpi	r24, 0xD0	; 208
   110ba:	97 40       	sbci	r25, 0x07	; 7
   110bc:	a1 05       	cpc	r26, r1
   110be:	b1 05       	cpc	r27, r1
   110c0:	0c f0       	brlt	.+2      	; 0x110c4 <task_twi1_baro+0x4b6>
   110c2:	3a c2       	rjmp	.+1140   	; 0x11538 <task_twi1_baro+0x92a>
			int32_t t2 = (int32_t)(((int64_t)dT * (int64_t)dT) >> 31);
   110c4:	8e a1       	ldd	r24, Y+38	; 0x26
   110c6:	9f a1       	ldd	r25, Y+39	; 0x27
   110c8:	a8 a5       	ldd	r26, Y+40	; 0x28
   110ca:	b9 a5       	ldd	r27, Y+41	; 0x29
   110cc:	ef 96       	adiw	r28, 0x3f	; 63
   110ce:	8c af       	std	Y+60, r24	; 0x3c
   110d0:	9d af       	std	Y+61, r25	; 0x3d
   110d2:	ae af       	std	Y+62, r26	; 0x3e
   110d4:	bf af       	std	Y+63, r27	; 0x3f
   110d6:	ef 97       	sbiw	r28, 0x3f	; 63
   110d8:	bb 0f       	add	r27, r27
   110da:	88 0b       	sbc	r24, r24
   110dc:	98 2f       	mov	r25, r24
   110de:	dc 01       	movw	r26, r24
   110e0:	c1 58       	subi	r28, 0x81	; 129
   110e2:	df 4f       	sbci	r29, 0xFF	; 255
   110e4:	88 83       	st	Y, r24
   110e6:	cf 57       	subi	r28, 0x7F	; 127
   110e8:	d0 40       	sbci	r29, 0x00	; 0
   110ea:	c0 58       	subi	r28, 0x80	; 128
   110ec:	df 4f       	sbci	r29, 0xFF	; 255
   110ee:	88 83       	st	Y, r24
   110f0:	c0 58       	subi	r28, 0x80	; 128
   110f2:	d0 40       	sbci	r29, 0x00	; 0
   110f4:	cf 57       	subi	r28, 0x7F	; 127
   110f6:	df 4f       	sbci	r29, 0xFF	; 255
   110f8:	88 83       	st	Y, r24
   110fa:	c1 58       	subi	r28, 0x81	; 129
   110fc:	d0 40       	sbci	r29, 0x00	; 0
   110fe:	ce 57       	subi	r28, 0x7E	; 126
   11100:	df 4f       	sbci	r29, 0xFF	; 255
   11102:	88 83       	st	Y, r24
   11104:	c2 58       	subi	r28, 0x82	; 130
   11106:	d0 40       	sbci	r29, 0x00	; 0
   11108:	8e a1       	ldd	r24, Y+38	; 0x26
   1110a:	9f a1       	ldd	r25, Y+39	; 0x27
   1110c:	a8 a5       	ldd	r26, Y+40	; 0x28
   1110e:	b9 a5       	ldd	r27, Y+41	; 0x29
   11110:	cd 57       	subi	r28, 0x7D	; 125
   11112:	df 4f       	sbci	r29, 0xFF	; 255
   11114:	88 83       	st	Y, r24
   11116:	99 83       	std	Y+1, r25	; 0x01
   11118:	aa 83       	std	Y+2, r26	; 0x02
   1111a:	bb 83       	std	Y+3, r27	; 0x03
   1111c:	c3 58       	subi	r28, 0x83	; 131
   1111e:	d0 40       	sbci	r29, 0x00	; 0
   11120:	bb 0f       	add	r27, r27
   11122:	88 0b       	sbc	r24, r24
   11124:	98 2f       	mov	r25, r24
   11126:	dc 01       	movw	r26, r24
   11128:	c9 57       	subi	r28, 0x79	; 121
   1112a:	df 4f       	sbci	r29, 0xFF	; 255
   1112c:	88 83       	st	Y, r24
   1112e:	c7 58       	subi	r28, 0x87	; 135
   11130:	d0 40       	sbci	r29, 0x00	; 0
   11132:	c8 57       	subi	r28, 0x78	; 120
   11134:	df 4f       	sbci	r29, 0xFF	; 255
   11136:	88 83       	st	Y, r24
   11138:	c8 58       	subi	r28, 0x88	; 136
   1113a:	d0 40       	sbci	r29, 0x00	; 0
   1113c:	c7 57       	subi	r28, 0x77	; 119
   1113e:	df 4f       	sbci	r29, 0xFF	; 255
   11140:	88 83       	st	Y, r24
   11142:	c9 58       	subi	r28, 0x89	; 137
   11144:	d0 40       	sbci	r29, 0x00	; 0
   11146:	c6 57       	subi	r28, 0x76	; 118
   11148:	df 4f       	sbci	r29, 0xFF	; 255
   1114a:	88 83       	st	Y, r24
   1114c:	ca 58       	subi	r28, 0x8A	; 138
   1114e:	d0 40       	sbci	r29, 0x00	; 0
   11150:	cd 57       	subi	r28, 0x7D	; 125
   11152:	df 4f       	sbci	r29, 0xFF	; 255
   11154:	a8 80       	ld	r10, Y
   11156:	c3 58       	subi	r28, 0x83	; 131
   11158:	d0 40       	sbci	r29, 0x00	; 0
   1115a:	cc 57       	subi	r28, 0x7C	; 124
   1115c:	df 4f       	sbci	r29, 0xFF	; 255
   1115e:	b8 80       	ld	r11, Y
   11160:	c4 58       	subi	r28, 0x84	; 132
   11162:	d0 40       	sbci	r29, 0x00	; 0
   11164:	cb 57       	subi	r28, 0x7B	; 123
   11166:	df 4f       	sbci	r29, 0xFF	; 255
   11168:	c8 80       	ld	r12, Y
   1116a:	c5 58       	subi	r28, 0x85	; 133
   1116c:	d0 40       	sbci	r29, 0x00	; 0
   1116e:	ca 57       	subi	r28, 0x7A	; 122
   11170:	df 4f       	sbci	r29, 0xFF	; 255
   11172:	d8 80       	ld	r13, Y
   11174:	c6 58       	subi	r28, 0x86	; 134
   11176:	d0 40       	sbci	r29, 0x00	; 0
   11178:	c9 57       	subi	r28, 0x79	; 121
   1117a:	df 4f       	sbci	r29, 0xFF	; 255
   1117c:	e8 80       	ld	r14, Y
   1117e:	c7 58       	subi	r28, 0x87	; 135
   11180:	d0 40       	sbci	r29, 0x00	; 0
   11182:	c8 57       	subi	r28, 0x78	; 120
   11184:	df 4f       	sbci	r29, 0xFF	; 255
   11186:	f8 80       	ld	r15, Y
   11188:	c8 58       	subi	r28, 0x88	; 136
   1118a:	d0 40       	sbci	r29, 0x00	; 0
   1118c:	c7 57       	subi	r28, 0x77	; 119
   1118e:	df 4f       	sbci	r29, 0xFF	; 255
   11190:	08 81       	ld	r16, Y
   11192:	c9 58       	subi	r28, 0x89	; 137
   11194:	d0 40       	sbci	r29, 0x00	; 0
   11196:	c6 57       	subi	r28, 0x76	; 118
   11198:	df 4f       	sbci	r29, 0xFF	; 255
   1119a:	18 81       	ld	r17, Y
   1119c:	ca 58       	subi	r28, 0x8A	; 138
   1119e:	d0 40       	sbci	r29, 0x00	; 0
   111a0:	ec 96       	adiw	r28, 0x3c	; 60
   111a2:	2f ad       	ldd	r18, Y+63	; 0x3f
   111a4:	ec 97       	sbiw	r28, 0x3c	; 60
   111a6:	ed 96       	adiw	r28, 0x3d	; 61
   111a8:	3f ad       	ldd	r19, Y+63	; 0x3f
   111aa:	ed 97       	sbiw	r28, 0x3d	; 61
   111ac:	ee 96       	adiw	r28, 0x3e	; 62
   111ae:	4f ad       	ldd	r20, Y+63	; 0x3f
   111b0:	ee 97       	sbiw	r28, 0x3e	; 62
   111b2:	ef 96       	adiw	r28, 0x3f	; 63
   111b4:	5f ad       	ldd	r21, Y+63	; 0x3f
   111b6:	ef 97       	sbiw	r28, 0x3f	; 63
   111b8:	c1 58       	subi	r28, 0x81	; 129
   111ba:	df 4f       	sbci	r29, 0xFF	; 255
   111bc:	68 81       	ld	r22, Y
   111be:	cf 57       	subi	r28, 0x7F	; 127
   111c0:	d0 40       	sbci	r29, 0x00	; 0
   111c2:	c0 58       	subi	r28, 0x80	; 128
   111c4:	df 4f       	sbci	r29, 0xFF	; 255
   111c6:	78 81       	ld	r23, Y
   111c8:	c0 58       	subi	r28, 0x80	; 128
   111ca:	d0 40       	sbci	r29, 0x00	; 0
   111cc:	cf 57       	subi	r28, 0x7F	; 127
   111ce:	df 4f       	sbci	r29, 0xFF	; 255
   111d0:	88 81       	ld	r24, Y
   111d2:	c1 58       	subi	r28, 0x81	; 129
   111d4:	d0 40       	sbci	r29, 0x00	; 0
   111d6:	ce 57       	subi	r28, 0x7E	; 126
   111d8:	df 4f       	sbci	r29, 0xFF	; 255
   111da:	98 81       	ld	r25, Y
   111dc:	c2 58       	subi	r28, 0x82	; 130
   111de:	d0 40       	sbci	r29, 0x00	; 0
   111e0:	0f 94 c1 38 	call	0x27182	; 0x27182 <__muldi3>
   111e4:	22 2e       	mov	r2, r18
   111e6:	33 2e       	mov	r3, r19
   111e8:	44 2e       	mov	r4, r20
   111ea:	55 2e       	mov	r5, r21
   111ec:	66 2e       	mov	r6, r22
   111ee:	77 2e       	mov	r7, r23
   111f0:	88 2e       	mov	r8, r24
   111f2:	99 2e       	mov	r9, r25
   111f4:	a2 2c       	mov	r10, r2
   111f6:	b3 2c       	mov	r11, r3
   111f8:	c4 2c       	mov	r12, r4
   111fa:	d5 2c       	mov	r13, r5
   111fc:	e6 2c       	mov	r14, r6
   111fe:	f7 2c       	mov	r15, r7
   11200:	08 2d       	mov	r16, r8
   11202:	19 2d       	mov	r17, r9
   11204:	2a 2d       	mov	r18, r10
   11206:	3b 2d       	mov	r19, r11
   11208:	4c 2d       	mov	r20, r12
   1120a:	5d 2d       	mov	r21, r13
   1120c:	6e 2d       	mov	r22, r14
   1120e:	7f 2d       	mov	r23, r15
   11210:	80 2f       	mov	r24, r16
   11212:	91 2f       	mov	r25, r17
   11214:	0f e1       	ldi	r16, 0x1F	; 31
   11216:	0f 94 f5 39 	call	0x273ea	; 0x273ea <__ashrdi3>
   1121a:	a2 2e       	mov	r10, r18
   1121c:	b3 2e       	mov	r11, r19
   1121e:	c4 2e       	mov	r12, r20
   11220:	d5 2e       	mov	r13, r21
   11222:	e6 2e       	mov	r14, r22
   11224:	f7 2e       	mov	r15, r23
   11226:	08 2f       	mov	r16, r24
   11228:	19 2f       	mov	r17, r25
   1122a:	ae a6       	std	Y+46, r10	; 0x2e
   1122c:	bf a6       	std	Y+47, r11	; 0x2f
   1122e:	c8 aa       	std	Y+48, r12	; 0x30
   11230:	d9 aa       	std	Y+49, r13	; 0x31
			int32_t temp_p20_2 = temp_p20 * temp_p20;
   11232:	2a a5       	ldd	r18, Y+42	; 0x2a
   11234:	3b a5       	ldd	r19, Y+43	; 0x2b
   11236:	4c a5       	ldd	r20, Y+44	; 0x2c
   11238:	5d a5       	ldd	r21, Y+45	; 0x2d
   1123a:	8a a5       	ldd	r24, Y+42	; 0x2a
   1123c:	9b a5       	ldd	r25, Y+43	; 0x2b
   1123e:	ac a5       	ldd	r26, Y+44	; 0x2c
   11240:	bd a5       	ldd	r27, Y+45	; 0x2d
   11242:	bc 01       	movw	r22, r24
   11244:	cd 01       	movw	r24, r26
   11246:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
   1124a:	dc 01       	movw	r26, r24
   1124c:	cb 01       	movw	r24, r22
   1124e:	8a ab       	std	Y+50, r24	; 0x32
   11250:	9b ab       	std	Y+51, r25	; 0x33
   11252:	ac ab       	std	Y+52, r26	; 0x34
   11254:	bd ab       	std	Y+53, r27	; 0x35
			int32_t off2 = (61 * temp_p20_2) >> 4;
   11256:	2a a9       	ldd	r18, Y+50	; 0x32
   11258:	3b a9       	ldd	r19, Y+51	; 0x33
   1125a:	4c a9       	ldd	r20, Y+52	; 0x34
   1125c:	5d a9       	ldd	r21, Y+53	; 0x35
   1125e:	8d e3       	ldi	r24, 0x3D	; 61
   11260:	90 e0       	ldi	r25, 0x00	; 0
   11262:	dc 01       	movw	r26, r24
   11264:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   11268:	dc 01       	movw	r26, r24
   1126a:	cb 01       	movw	r24, r22
   1126c:	68 94       	set
   1126e:	13 f8       	bld	r1, 3
   11270:	b5 95       	asr	r27
   11272:	a7 95       	ror	r26
   11274:	97 95       	ror	r25
   11276:	87 95       	ror	r24
   11278:	16 94       	lsr	r1
   1127a:	d1 f7       	brne	.-12     	; 0x11270 <task_twi1_baro+0x662>
   1127c:	8d 8b       	std	Y+21, r24	; 0x15
   1127e:	9e 8b       	std	Y+22, r25	; 0x16
   11280:	af 8b       	std	Y+23, r26	; 0x17
   11282:	b8 8f       	std	Y+24, r27	; 0x18
			int32_t sens2 = temp_p20_2 << 1;
   11284:	8a a9       	ldd	r24, Y+50	; 0x32
   11286:	9b a9       	ldd	r25, Y+51	; 0x33
   11288:	ac a9       	ldd	r26, Y+52	; 0x34
   1128a:	bd a9       	ldd	r27, Y+53	; 0x35
   1128c:	88 0f       	add	r24, r24
   1128e:	99 1f       	adc	r25, r25
   11290:	aa 1f       	adc	r26, r26
   11292:	bb 1f       	adc	r27, r27
   11294:	89 8f       	std	Y+25, r24	; 0x19
   11296:	9a 8f       	std	Y+26, r25	; 0x1a
   11298:	ab 8f       	std	Y+27, r26	; 0x1b
   1129a:	bc 8f       	std	Y+28, r27	; 0x1c

			if (temp < -1500L) {
   1129c:	89 81       	ldd	r24, Y+1	; 0x01
   1129e:	9a 81       	ldd	r25, Y+2	; 0x02
   112a0:	ab 81       	ldd	r26, Y+3	; 0x03
   112a2:	bc 81       	ldd	r27, Y+4	; 0x04
   112a4:	84 32       	cpi	r24, 0x24	; 36
   112a6:	9a 4f       	sbci	r25, 0xFA	; 250
   112a8:	af 4f       	sbci	r26, 0xFF	; 255
   112aa:	bf 4f       	sbci	r27, 0xFF	; 255
   112ac:	0c f0       	brlt	.+2      	; 0x112b0 <task_twi1_baro+0x6a2>
   112ae:	64 c0       	rjmp	.+200    	; 0x11378 <task_twi1_baro+0x76a>
				int32_t temp_m15 = temp + 1500L;
   112b0:	89 81       	ldd	r24, Y+1	; 0x01
   112b2:	9a 81       	ldd	r25, Y+2	; 0x02
   112b4:	ab 81       	ldd	r26, Y+3	; 0x03
   112b6:	bc 81       	ldd	r27, Y+4	; 0x04
   112b8:	84 52       	subi	r24, 0x24	; 36
   112ba:	9a 4f       	sbci	r25, 0xFA	; 250
   112bc:	af 4f       	sbci	r26, 0xFF	; 255
   112be:	bf 4f       	sbci	r27, 0xFF	; 255
   112c0:	8e ab       	std	Y+54, r24	; 0x36
   112c2:	9f ab       	std	Y+55, r25	; 0x37
   112c4:	a8 af       	std	Y+56, r26	; 0x38
   112c6:	b9 af       	std	Y+57, r27	; 0x39
				int32_t temp_m15_2 = temp_m15 * temp_m15;
   112c8:	2e a9       	ldd	r18, Y+54	; 0x36
   112ca:	3f a9       	ldd	r19, Y+55	; 0x37
   112cc:	48 ad       	ldd	r20, Y+56	; 0x38
   112ce:	59 ad       	ldd	r21, Y+57	; 0x39
   112d0:	8e a9       	ldd	r24, Y+54	; 0x36
   112d2:	9f a9       	ldd	r25, Y+55	; 0x37
   112d4:	a8 ad       	ldd	r26, Y+56	; 0x38
   112d6:	b9 ad       	ldd	r27, Y+57	; 0x39
   112d8:	bc 01       	movw	r22, r24
   112da:	cd 01       	movw	r24, r26
   112dc:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
   112e0:	dc 01       	movw	r26, r24
   112e2:	cb 01       	movw	r24, r22
   112e4:	8a af       	std	Y+58, r24	; 0x3a
   112e6:	9b af       	std	Y+59, r25	; 0x3b
   112e8:	ac af       	std	Y+60, r26	; 0x3c
   112ea:	bd af       	std	Y+61, r27	; 0x3d
				off2  += 15 * temp_m15_2;
   112ec:	2a ad       	ldd	r18, Y+58	; 0x3a
   112ee:	3b ad       	ldd	r19, Y+59	; 0x3b
   112f0:	4c ad       	ldd	r20, Y+60	; 0x3c
   112f2:	5d ad       	ldd	r21, Y+61	; 0x3d
   112f4:	da 01       	movw	r26, r20
   112f6:	c9 01       	movw	r24, r18
   112f8:	88 0f       	add	r24, r24
   112fa:	99 1f       	adc	r25, r25
   112fc:	aa 1f       	adc	r26, r26
   112fe:	bb 1f       	adc	r27, r27
   11300:	82 0f       	add	r24, r18
   11302:	93 1f       	adc	r25, r19
   11304:	a4 1f       	adc	r26, r20
   11306:	b5 1f       	adc	r27, r21
   11308:	9c 01       	movw	r18, r24
   1130a:	ad 01       	movw	r20, r26
   1130c:	22 0f       	add	r18, r18
   1130e:	33 1f       	adc	r19, r19
   11310:	44 1f       	adc	r20, r20
   11312:	55 1f       	adc	r21, r21
   11314:	22 0f       	add	r18, r18
   11316:	33 1f       	adc	r19, r19
   11318:	44 1f       	adc	r20, r20
   1131a:	55 1f       	adc	r21, r21
   1131c:	82 0f       	add	r24, r18
   1131e:	93 1f       	adc	r25, r19
   11320:	a4 1f       	adc	r26, r20
   11322:	b5 1f       	adc	r27, r21
   11324:	2d 89       	ldd	r18, Y+21	; 0x15
   11326:	3e 89       	ldd	r19, Y+22	; 0x16
   11328:	4f 89       	ldd	r20, Y+23	; 0x17
   1132a:	58 8d       	ldd	r21, Y+24	; 0x18
   1132c:	82 0f       	add	r24, r18
   1132e:	93 1f       	adc	r25, r19
   11330:	a4 1f       	adc	r26, r20
   11332:	b5 1f       	adc	r27, r21
   11334:	8d 8b       	std	Y+21, r24	; 0x15
   11336:	9e 8b       	std	Y+22, r25	; 0x16
   11338:	af 8b       	std	Y+23, r26	; 0x17
   1133a:	b8 8f       	std	Y+24, r27	; 0x18
				sens2 +=  8 * temp_m15_2;
   1133c:	8a ad       	ldd	r24, Y+58	; 0x3a
   1133e:	9b ad       	ldd	r25, Y+59	; 0x3b
   11340:	ac ad       	ldd	r26, Y+60	; 0x3c
   11342:	bd ad       	ldd	r27, Y+61	; 0x3d
   11344:	88 0f       	add	r24, r24
   11346:	99 1f       	adc	r25, r25
   11348:	aa 1f       	adc	r26, r26
   1134a:	bb 1f       	adc	r27, r27
   1134c:	88 0f       	add	r24, r24
   1134e:	99 1f       	adc	r25, r25
   11350:	aa 1f       	adc	r26, r26
   11352:	bb 1f       	adc	r27, r27
   11354:	88 0f       	add	r24, r24
   11356:	99 1f       	adc	r25, r25
   11358:	aa 1f       	adc	r26, r26
   1135a:	bb 1f       	adc	r27, r27
   1135c:	9c 01       	movw	r18, r24
   1135e:	ad 01       	movw	r20, r26
   11360:	89 8d       	ldd	r24, Y+25	; 0x19
   11362:	9a 8d       	ldd	r25, Y+26	; 0x1a
   11364:	ab 8d       	ldd	r26, Y+27	; 0x1b
   11366:	bc 8d       	ldd	r27, Y+28	; 0x1c
   11368:	82 0f       	add	r24, r18
   1136a:	93 1f       	adc	r25, r19
   1136c:	a4 1f       	adc	r26, r20
   1136e:	b5 1f       	adc	r27, r21
   11370:	89 8f       	std	Y+25, r24	; 0x19
   11372:	9a 8f       	std	Y+26, r25	; 0x1a
   11374:	ab 8f       	std	Y+27, r26	; 0x1b
   11376:	bc 8f       	std	Y+28, r27	; 0x1c
			}
			temp -= t2;
   11378:	29 81       	ldd	r18, Y+1	; 0x01
   1137a:	3a 81       	ldd	r19, Y+2	; 0x02
   1137c:	4b 81       	ldd	r20, Y+3	; 0x03
   1137e:	5c 81       	ldd	r21, Y+4	; 0x04
   11380:	8e a5       	ldd	r24, Y+46	; 0x2e
   11382:	9f a5       	ldd	r25, Y+47	; 0x2f
   11384:	a8 a9       	ldd	r26, Y+48	; 0x30
   11386:	b9 a9       	ldd	r27, Y+49	; 0x31
   11388:	79 01       	movw	r14, r18
   1138a:	8a 01       	movw	r16, r20
   1138c:	e8 1a       	sub	r14, r24
   1138e:	f9 0a       	sbc	r15, r25
   11390:	0a 0b       	sbc	r16, r26
   11392:	1b 0b       	sbc	r17, r27
   11394:	d8 01       	movw	r26, r16
   11396:	c7 01       	movw	r24, r14
   11398:	89 83       	std	Y+1, r24	; 0x01
   1139a:	9a 83       	std	Y+2, r25	; 0x02
   1139c:	ab 83       	std	Y+3, r26	; 0x03
   1139e:	bc 83       	std	Y+4, r27	; 0x04
			off  -= off2;
   113a0:	8d 89       	ldd	r24, Y+21	; 0x15
   113a2:	9e 89       	ldd	r25, Y+22	; 0x16
   113a4:	af 89       	ldd	r26, Y+23	; 0x17
   113a6:	b8 8d       	ldd	r27, Y+24	; 0x18
   113a8:	c5 57       	subi	r28, 0x75	; 117
   113aa:	df 4f       	sbci	r29, 0xFF	; 255
   113ac:	88 83       	st	Y, r24
   113ae:	99 83       	std	Y+1, r25	; 0x01
   113b0:	aa 83       	std	Y+2, r26	; 0x02
   113b2:	bb 83       	std	Y+3, r27	; 0x03
   113b4:	cb 58       	subi	r28, 0x8B	; 139
   113b6:	d0 40       	sbci	r29, 0x00	; 0
   113b8:	bb 0f       	add	r27, r27
   113ba:	88 0b       	sbc	r24, r24
   113bc:	98 2f       	mov	r25, r24
   113be:	dc 01       	movw	r26, r24
   113c0:	c1 57       	subi	r28, 0x71	; 113
   113c2:	df 4f       	sbci	r29, 0xFF	; 255
   113c4:	88 83       	st	Y, r24
   113c6:	cf 58       	subi	r28, 0x8F	; 143
   113c8:	d0 40       	sbci	r29, 0x00	; 0
   113ca:	c0 57       	subi	r28, 0x70	; 112
   113cc:	df 4f       	sbci	r29, 0xFF	; 255
   113ce:	88 83       	st	Y, r24
   113d0:	c0 59       	subi	r28, 0x90	; 144
   113d2:	d0 40       	sbci	r29, 0x00	; 0
   113d4:	cf 56       	subi	r28, 0x6F	; 111
   113d6:	df 4f       	sbci	r29, 0xFF	; 255
   113d8:	88 83       	st	Y, r24
   113da:	c1 59       	subi	r28, 0x91	; 145
   113dc:	d0 40       	sbci	r29, 0x00	; 0
   113de:	ce 56       	subi	r28, 0x6E	; 110
   113e0:	df 4f       	sbci	r29, 0xFF	; 255
   113e2:	88 83       	st	Y, r24
   113e4:	c2 59       	subi	r28, 0x92	; 146
   113e6:	d0 40       	sbci	r29, 0x00	; 0
   113e8:	2d 81       	ldd	r18, Y+5	; 0x05
   113ea:	3e 81       	ldd	r19, Y+6	; 0x06
   113ec:	4f 81       	ldd	r20, Y+7	; 0x07
   113ee:	58 85       	ldd	r21, Y+8	; 0x08
   113f0:	69 85       	ldd	r22, Y+9	; 0x09
   113f2:	7a 85       	ldd	r23, Y+10	; 0x0a
   113f4:	8b 85       	ldd	r24, Y+11	; 0x0b
   113f6:	9c 85       	ldd	r25, Y+12	; 0x0c
   113f8:	c5 57       	subi	r28, 0x75	; 117
   113fa:	df 4f       	sbci	r29, 0xFF	; 255
   113fc:	a8 80       	ld	r10, Y
   113fe:	cb 58       	subi	r28, 0x8B	; 139
   11400:	d0 40       	sbci	r29, 0x00	; 0
   11402:	c4 57       	subi	r28, 0x74	; 116
   11404:	df 4f       	sbci	r29, 0xFF	; 255
   11406:	b8 80       	ld	r11, Y
   11408:	cc 58       	subi	r28, 0x8C	; 140
   1140a:	d0 40       	sbci	r29, 0x00	; 0
   1140c:	c3 57       	subi	r28, 0x73	; 115
   1140e:	df 4f       	sbci	r29, 0xFF	; 255
   11410:	c8 80       	ld	r12, Y
   11412:	cd 58       	subi	r28, 0x8D	; 141
   11414:	d0 40       	sbci	r29, 0x00	; 0
   11416:	c2 57       	subi	r28, 0x72	; 114
   11418:	df 4f       	sbci	r29, 0xFF	; 255
   1141a:	d8 80       	ld	r13, Y
   1141c:	ce 58       	subi	r28, 0x8E	; 142
   1141e:	d0 40       	sbci	r29, 0x00	; 0
   11420:	c1 57       	subi	r28, 0x71	; 113
   11422:	df 4f       	sbci	r29, 0xFF	; 255
   11424:	e8 80       	ld	r14, Y
   11426:	cf 58       	subi	r28, 0x8F	; 143
   11428:	d0 40       	sbci	r29, 0x00	; 0
   1142a:	c0 57       	subi	r28, 0x70	; 112
   1142c:	df 4f       	sbci	r29, 0xFF	; 255
   1142e:	f8 80       	ld	r15, Y
   11430:	c0 59       	subi	r28, 0x90	; 144
   11432:	d0 40       	sbci	r29, 0x00	; 0
   11434:	cf 56       	subi	r28, 0x6F	; 111
   11436:	df 4f       	sbci	r29, 0xFF	; 255
   11438:	08 81       	ld	r16, Y
   1143a:	c1 59       	subi	r28, 0x91	; 145
   1143c:	d0 40       	sbci	r29, 0x00	; 0
   1143e:	ce 56       	subi	r28, 0x6E	; 110
   11440:	df 4f       	sbci	r29, 0xFF	; 255
   11442:	18 81       	ld	r17, Y
   11444:	c2 59       	subi	r28, 0x92	; 146
   11446:	d0 40       	sbci	r29, 0x00	; 0
   11448:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
   1144c:	a2 2e       	mov	r10, r18
   1144e:	b3 2e       	mov	r11, r19
   11450:	c4 2e       	mov	r12, r20
   11452:	d5 2e       	mov	r13, r21
   11454:	e6 2e       	mov	r14, r22
   11456:	f7 2e       	mov	r15, r23
   11458:	08 2f       	mov	r16, r24
   1145a:	19 2f       	mov	r17, r25
   1145c:	ad 82       	std	Y+5, r10	; 0x05
   1145e:	be 82       	std	Y+6, r11	; 0x06
   11460:	cf 82       	std	Y+7, r12	; 0x07
   11462:	d8 86       	std	Y+8, r13	; 0x08
   11464:	e9 86       	std	Y+9, r14	; 0x09
   11466:	fa 86       	std	Y+10, r15	; 0x0a
   11468:	0b 87       	std	Y+11, r16	; 0x0b
   1146a:	1c 87       	std	Y+12, r17	; 0x0c
			sens -= sens2;
   1146c:	89 8d       	ldd	r24, Y+25	; 0x19
   1146e:	9a 8d       	ldd	r25, Y+26	; 0x1a
   11470:	ab 8d       	ldd	r26, Y+27	; 0x1b
   11472:	bc 8d       	ldd	r27, Y+28	; 0x1c
   11474:	cd 56       	subi	r28, 0x6D	; 109
   11476:	df 4f       	sbci	r29, 0xFF	; 255
   11478:	88 83       	st	Y, r24
   1147a:	99 83       	std	Y+1, r25	; 0x01
   1147c:	aa 83       	std	Y+2, r26	; 0x02
   1147e:	bb 83       	std	Y+3, r27	; 0x03
   11480:	c3 59       	subi	r28, 0x93	; 147
   11482:	d0 40       	sbci	r29, 0x00	; 0
   11484:	bb 0f       	add	r27, r27
   11486:	88 0b       	sbc	r24, r24
   11488:	98 2f       	mov	r25, r24
   1148a:	dc 01       	movw	r26, r24
   1148c:	c9 56       	subi	r28, 0x69	; 105
   1148e:	df 4f       	sbci	r29, 0xFF	; 255
   11490:	88 83       	st	Y, r24
   11492:	c7 59       	subi	r28, 0x97	; 151
   11494:	d0 40       	sbci	r29, 0x00	; 0
   11496:	c8 56       	subi	r28, 0x68	; 104
   11498:	df 4f       	sbci	r29, 0xFF	; 255
   1149a:	88 83       	st	Y, r24
   1149c:	c8 59       	subi	r28, 0x98	; 152
   1149e:	d0 40       	sbci	r29, 0x00	; 0
   114a0:	c7 56       	subi	r28, 0x67	; 103
   114a2:	df 4f       	sbci	r29, 0xFF	; 255
   114a4:	88 83       	st	Y, r24
   114a6:	c9 59       	subi	r28, 0x99	; 153
   114a8:	d0 40       	sbci	r29, 0x00	; 0
   114aa:	c6 56       	subi	r28, 0x66	; 102
   114ac:	df 4f       	sbci	r29, 0xFF	; 255
   114ae:	88 83       	st	Y, r24
   114b0:	ca 59       	subi	r28, 0x9A	; 154
   114b2:	d0 40       	sbci	r29, 0x00	; 0
   114b4:	2d 85       	ldd	r18, Y+13	; 0x0d
   114b6:	3e 85       	ldd	r19, Y+14	; 0x0e
   114b8:	4f 85       	ldd	r20, Y+15	; 0x0f
   114ba:	58 89       	ldd	r21, Y+16	; 0x10
   114bc:	69 89       	ldd	r22, Y+17	; 0x11
   114be:	7a 89       	ldd	r23, Y+18	; 0x12
   114c0:	8b 89       	ldd	r24, Y+19	; 0x13
   114c2:	9c 89       	ldd	r25, Y+20	; 0x14
   114c4:	cd 56       	subi	r28, 0x6D	; 109
   114c6:	df 4f       	sbci	r29, 0xFF	; 255
   114c8:	a8 80       	ld	r10, Y
   114ca:	c3 59       	subi	r28, 0x93	; 147
   114cc:	d0 40       	sbci	r29, 0x00	; 0
   114ce:	cc 56       	subi	r28, 0x6C	; 108
   114d0:	df 4f       	sbci	r29, 0xFF	; 255
   114d2:	b8 80       	ld	r11, Y
   114d4:	c4 59       	subi	r28, 0x94	; 148
   114d6:	d0 40       	sbci	r29, 0x00	; 0
   114d8:	cb 56       	subi	r28, 0x6B	; 107
   114da:	df 4f       	sbci	r29, 0xFF	; 255
   114dc:	c8 80       	ld	r12, Y
   114de:	c5 59       	subi	r28, 0x95	; 149
   114e0:	d0 40       	sbci	r29, 0x00	; 0
   114e2:	ca 56       	subi	r28, 0x6A	; 106
   114e4:	df 4f       	sbci	r29, 0xFF	; 255
   114e6:	d8 80       	ld	r13, Y
   114e8:	c6 59       	subi	r28, 0x96	; 150
   114ea:	d0 40       	sbci	r29, 0x00	; 0
   114ec:	c9 56       	subi	r28, 0x69	; 105
   114ee:	df 4f       	sbci	r29, 0xFF	; 255
   114f0:	e8 80       	ld	r14, Y
   114f2:	c7 59       	subi	r28, 0x97	; 151
   114f4:	d0 40       	sbci	r29, 0x00	; 0
   114f6:	c8 56       	subi	r28, 0x68	; 104
   114f8:	df 4f       	sbci	r29, 0xFF	; 255
   114fa:	f8 80       	ld	r15, Y
   114fc:	c8 59       	subi	r28, 0x98	; 152
   114fe:	d0 40       	sbci	r29, 0x00	; 0
   11500:	c7 56       	subi	r28, 0x67	; 103
   11502:	df 4f       	sbci	r29, 0xFF	; 255
   11504:	08 81       	ld	r16, Y
   11506:	c9 59       	subi	r28, 0x99	; 153
   11508:	d0 40       	sbci	r29, 0x00	; 0
   1150a:	c6 56       	subi	r28, 0x66	; 102
   1150c:	df 4f       	sbci	r29, 0xFF	; 255
   1150e:	18 81       	ld	r17, Y
   11510:	ca 59       	subi	r28, 0x9A	; 154
   11512:	d0 40       	sbci	r29, 0x00	; 0
   11514:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
   11518:	a2 2e       	mov	r10, r18
   1151a:	b3 2e       	mov	r11, r19
   1151c:	c4 2e       	mov	r12, r20
   1151e:	d5 2e       	mov	r13, r21
   11520:	e6 2e       	mov	r14, r22
   11522:	f7 2e       	mov	r15, r23
   11524:	08 2f       	mov	r16, r24
   11526:	19 2f       	mov	r17, r25
   11528:	ad 86       	std	Y+13, r10	; 0x0d
   1152a:	be 86       	std	Y+14, r11	; 0x0e
   1152c:	cf 86       	std	Y+15, r12	; 0x0f
   1152e:	d8 8a       	std	Y+16, r13	; 0x10
   11530:	e9 8a       	std	Y+17, r14	; 0x11
   11532:	fa 8a       	std	Y+18, r15	; 0x12
   11534:	0b 8b       	std	Y+19, r16	; 0x13
   11536:	1c 8b       	std	Y+20, r17	; 0x14
		}
		int32_t l_p = (int32_t)((((l_twi1_baro_d1 * sens) >> 21) - off) >> 15);
   11538:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1153a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1153c:	a8 a1       	ldd	r26, Y+32	; 0x20
   1153e:	b9 a1       	ldd	r27, Y+33	; 0x21
   11540:	1c 01       	movw	r2, r24
   11542:	2d 01       	movw	r4, r26
   11544:	61 2c       	mov	r6, r1
   11546:	71 2c       	mov	r7, r1
   11548:	43 01       	movw	r8, r6
   1154a:	ad 84       	ldd	r10, Y+13	; 0x0d
   1154c:	be 84       	ldd	r11, Y+14	; 0x0e
   1154e:	cf 84       	ldd	r12, Y+15	; 0x0f
   11550:	d8 88       	ldd	r13, Y+16	; 0x10
   11552:	e9 88       	ldd	r14, Y+17	; 0x11
   11554:	fa 88       	ldd	r15, Y+18	; 0x12
   11556:	0b 89       	ldd	r16, Y+19	; 0x13
   11558:	1c 89       	ldd	r17, Y+20	; 0x14
   1155a:	22 2d       	mov	r18, r2
   1155c:	33 2d       	mov	r19, r3
   1155e:	44 2d       	mov	r20, r4
   11560:	55 2d       	mov	r21, r5
   11562:	66 2d       	mov	r22, r6
   11564:	77 2d       	mov	r23, r7
   11566:	88 2d       	mov	r24, r8
   11568:	99 2d       	mov	r25, r9
   1156a:	0f 94 c1 38 	call	0x27182	; 0x27182 <__muldi3>
   1156e:	22 2e       	mov	r2, r18
   11570:	33 2e       	mov	r3, r19
   11572:	44 2e       	mov	r4, r20
   11574:	55 2e       	mov	r5, r21
   11576:	66 2e       	mov	r6, r22
   11578:	77 2e       	mov	r7, r23
   1157a:	88 2e       	mov	r8, r24
   1157c:	99 2e       	mov	r9, r25
   1157e:	a2 2c       	mov	r10, r2
   11580:	b3 2c       	mov	r11, r3
   11582:	c4 2c       	mov	r12, r4
   11584:	d5 2c       	mov	r13, r5
   11586:	e6 2c       	mov	r14, r6
   11588:	f7 2c       	mov	r15, r7
   1158a:	08 2d       	mov	r16, r8
   1158c:	19 2d       	mov	r17, r9
   1158e:	2a 2d       	mov	r18, r10
   11590:	3b 2d       	mov	r19, r11
   11592:	4c 2d       	mov	r20, r12
   11594:	5d 2d       	mov	r21, r13
   11596:	6e 2d       	mov	r22, r14
   11598:	7f 2d       	mov	r23, r15
   1159a:	80 2f       	mov	r24, r16
   1159c:	91 2f       	mov	r25, r17
   1159e:	05 e1       	ldi	r16, 0x15	; 21
   115a0:	0f 94 f5 39 	call	0x273ea	; 0x273ea <__ashrdi3>
   115a4:	a2 2e       	mov	r10, r18
   115a6:	b3 2e       	mov	r11, r19
   115a8:	c4 2e       	mov	r12, r20
   115aa:	d5 2e       	mov	r13, r21
   115ac:	e6 2e       	mov	r14, r22
   115ae:	f7 2e       	mov	r15, r23
   115b0:	08 2f       	mov	r16, r24
   115b2:	19 2f       	mov	r17, r25
   115b4:	2a 2d       	mov	r18, r10
   115b6:	3b 2d       	mov	r19, r11
   115b8:	4c 2d       	mov	r20, r12
   115ba:	5d 2d       	mov	r21, r13
   115bc:	6e 2d       	mov	r22, r14
   115be:	7f 2d       	mov	r23, r15
   115c0:	80 2f       	mov	r24, r16
   115c2:	91 2f       	mov	r25, r17
   115c4:	ad 80       	ldd	r10, Y+5	; 0x05
   115c6:	be 80       	ldd	r11, Y+6	; 0x06
   115c8:	cf 80       	ldd	r12, Y+7	; 0x07
   115ca:	d8 84       	ldd	r13, Y+8	; 0x08
   115cc:	e9 84       	ldd	r14, Y+9	; 0x09
   115ce:	fa 84       	ldd	r15, Y+10	; 0x0a
   115d0:	0b 85       	ldd	r16, Y+11	; 0x0b
   115d2:	1c 85       	ldd	r17, Y+12	; 0x0c
   115d4:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
   115d8:	a2 2e       	mov	r10, r18
   115da:	b3 2e       	mov	r11, r19
   115dc:	c4 2e       	mov	r12, r20
   115de:	d5 2e       	mov	r13, r21
   115e0:	e6 2e       	mov	r14, r22
   115e2:	f7 2e       	mov	r15, r23
   115e4:	08 2f       	mov	r16, r24
   115e6:	19 2f       	mov	r17, r25
   115e8:	2a 2d       	mov	r18, r10
   115ea:	3b 2d       	mov	r19, r11
   115ec:	4c 2d       	mov	r20, r12
   115ee:	5d 2d       	mov	r21, r13
   115f0:	6e 2d       	mov	r22, r14
   115f2:	7f 2d       	mov	r23, r15
   115f4:	80 2f       	mov	r24, r16
   115f6:	91 2f       	mov	r25, r17
   115f8:	0f e0       	ldi	r16, 0x0F	; 15
   115fa:	0f 94 f5 39 	call	0x273ea	; 0x273ea <__ashrdi3>
   115fe:	a2 2e       	mov	r10, r18
   11600:	b3 2e       	mov	r11, r19
   11602:	c4 2e       	mov	r12, r20
   11604:	d5 2e       	mov	r13, r21
   11606:	e6 2e       	mov	r14, r22
   11608:	f7 2e       	mov	r15, r23
   1160a:	08 2f       	mov	r16, r24
   1160c:	19 2f       	mov	r17, r25
   1160e:	ce 01       	movw	r24, r28
   11610:	ce 96       	adiw	r24, 0x3e	; 62
   11612:	fc 01       	movw	r30, r24
   11614:	a0 82       	st	Z, r10
   11616:	b1 82       	std	Z+1, r11	; 0x01
   11618:	c2 82       	std	Z+2, r12	; 0x02
   1161a:	d3 82       	std	Z+3, r13	; 0x03

		/* Store data and calculate QNH within valid data range, only */
		if ((-3000 < temp) && (temp < 8000) && (30000L < l_p) && (l_p < 120000L)) {
   1161c:	89 81       	ldd	r24, Y+1	; 0x01
   1161e:	9a 81       	ldd	r25, Y+2	; 0x02
   11620:	ab 81       	ldd	r26, Y+3	; 0x03
   11622:	bc 81       	ldd	r27, Y+4	; 0x04
   11624:	89 34       	cpi	r24, 0x49	; 73
   11626:	94 4f       	sbci	r25, 0xF4	; 244
   11628:	af 4f       	sbci	r26, 0xFF	; 255
   1162a:	bf 4f       	sbci	r27, 0xFF	; 255
   1162c:	0c f4       	brge	.+2      	; 0x11630 <task_twi1_baro+0xa22>
   1162e:	5a c1       	rjmp	.+692    	; 0x118e4 <task_twi1_baro+0xcd6>
   11630:	89 81       	ldd	r24, Y+1	; 0x01
   11632:	9a 81       	ldd	r25, Y+2	; 0x02
   11634:	ab 81       	ldd	r26, Y+3	; 0x03
   11636:	bc 81       	ldd	r27, Y+4	; 0x04
   11638:	80 34       	cpi	r24, 0x40	; 64
   1163a:	9f 41       	sbci	r25, 0x1F	; 31
   1163c:	a1 05       	cpc	r26, r1
   1163e:	b1 05       	cpc	r27, r1
   11640:	0c f0       	brlt	.+2      	; 0x11644 <task_twi1_baro+0xa36>
   11642:	50 c1       	rjmp	.+672    	; 0x118e4 <task_twi1_baro+0xcd6>
   11644:	ce 01       	movw	r24, r28
   11646:	ce 96       	adiw	r24, 0x3e	; 62
   11648:	fc 01       	movw	r30, r24
   1164a:	80 81       	ld	r24, Z
   1164c:	91 81       	ldd	r25, Z+1	; 0x01
   1164e:	a2 81       	ldd	r26, Z+2	; 0x02
   11650:	b3 81       	ldd	r27, Z+3	; 0x03
   11652:	81 33       	cpi	r24, 0x31	; 49
   11654:	95 47       	sbci	r25, 0x75	; 117
   11656:	a1 05       	cpc	r26, r1
   11658:	b1 05       	cpc	r27, r1
   1165a:	0c f4       	brge	.+2      	; 0x1165e <task_twi1_baro+0xa50>
   1165c:	43 c1       	rjmp	.+646    	; 0x118e4 <task_twi1_baro+0xcd6>
   1165e:	ce 01       	movw	r24, r28
   11660:	ce 96       	adiw	r24, 0x3e	; 62
   11662:	fc 01       	movw	r30, r24
   11664:	80 81       	ld	r24, Z
   11666:	91 81       	ldd	r25, Z+1	; 0x01
   11668:	a2 81       	ldd	r26, Z+2	; 0x02
   1166a:	b3 81       	ldd	r27, Z+3	; 0x03
   1166c:	80 3c       	cpi	r24, 0xC0	; 192
   1166e:	94 4d       	sbci	r25, 0xD4	; 212
   11670:	a1 40       	sbci	r26, 0x01	; 1
   11672:	b1 05       	cpc	r27, r1
   11674:	0c f0       	brlt	.+2      	; 0x11678 <task_twi1_baro+0xa6a>
   11676:	36 c1       	rjmp	.+620    	; 0x118e4 <task_twi1_baro+0xcd6>
			/* Setting the global values */
			{
				irqflags_t flags = cpu_irq_save();
   11678:	8e 01       	movw	r16, r28
   1167a:	0e 5b       	subi	r16, 0xBE	; 190
   1167c:	1f 4f       	sbci	r17, 0xFF	; 255
   1167e:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   11682:	f8 01       	movw	r30, r16
   11684:	80 83       	st	Z, r24
				g_twi1_baro_temp_100	= temp;
   11686:	89 81       	ldd	r24, Y+1	; 0x01
   11688:	9a 81       	ldd	r25, Y+2	; 0x02
   1168a:	ab 81       	ldd	r26, Y+3	; 0x03
   1168c:	bc 81       	ldd	r27, Y+4	; 0x04
   1168e:	80 93 88 28 	sts	0x2888, r24	; 0x802888 <g_twi1_baro_temp_100>
   11692:	90 93 89 28 	sts	0x2889, r25	; 0x802889 <g_twi1_baro_temp_100+0x1>
   11696:	a0 93 8a 28 	sts	0x288A, r26	; 0x80288a <g_twi1_baro_temp_100+0x2>
   1169a:	b0 93 8b 28 	sts	0x288B, r27	; 0x80288b <g_twi1_baro_temp_100+0x3>
				g_twi1_baro_p_100		= l_p;
   1169e:	ce 01       	movw	r24, r28
   116a0:	ce 96       	adiw	r24, 0x3e	; 62
   116a2:	fc 01       	movw	r30, r24
   116a4:	80 81       	ld	r24, Z
   116a6:	91 81       	ldd	r25, Z+1	; 0x01
   116a8:	a2 81       	ldd	r26, Z+2	; 0x02
   116aa:	b3 81       	ldd	r27, Z+3	; 0x03
   116ac:	80 93 8c 28 	sts	0x288C, r24	; 0x80288c <g_twi1_baro_p_100>
   116b0:	90 93 8d 28 	sts	0x288D, r25	; 0x80288d <g_twi1_baro_p_100+0x1>
   116b4:	a0 93 8e 28 	sts	0x288E, r26	; 0x80288e <g_twi1_baro_p_100+0x2>
   116b8:	b0 93 8f 28 	sts	0x288F, r27	; 0x80288f <g_twi1_baro_p_100+0x3>
				cpu_irq_restore(flags);
   116bc:	ce 01       	movw	r24, r28
   116be:	8e 5b       	subi	r24, 0xBE	; 190
   116c0:	9f 4f       	sbci	r25, 0xFF	; 255
   116c2:	fc 01       	movw	r30, r24
   116c4:	80 81       	ld	r24, Z
   116c6:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
			}

			irqflags_t flags = cpu_irq_save();
   116ca:	8e 01       	movw	r16, r28
   116cc:	0d 5b       	subi	r16, 0xBD	; 189
   116ce:	1f 4f       	sbci	r17, 0xFF	; 255
   116d0:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   116d4:	f8 01       	movw	r30, r16
   116d6:	80 83       	st	Z, r24
			int16_t l_qnh_height_m			= g_qnh_height_m;
   116d8:	ce 01       	movw	r24, r28
   116da:	8c 5b       	subi	r24, 0xBC	; 188
   116dc:	9f 4f       	sbci	r25, 0xFF	; 255
   116de:	20 91 20 29 	lds	r18, 0x2920	; 0x802920 <g_qnh_height_m>
   116e2:	30 91 21 29 	lds	r19, 0x2921	; 0x802921 <g_qnh_height_m+0x1>
   116e6:	fc 01       	movw	r30, r24
   116e8:	20 83       	st	Z, r18
   116ea:	31 83       	std	Z+1, r19	; 0x01
			int32_t l_twi1_baro_temp_100	= g_twi1_baro_temp_100;
   116ec:	9e 01       	movw	r18, r28
   116ee:	2a 5b       	subi	r18, 0xBA	; 186
   116f0:	3f 4f       	sbci	r19, 0xFF	; 255
   116f2:	80 91 88 28 	lds	r24, 0x2888	; 0x802888 <g_twi1_baro_temp_100>
   116f6:	90 91 89 28 	lds	r25, 0x2889	; 0x802889 <g_twi1_baro_temp_100+0x1>
   116fa:	a0 91 8a 28 	lds	r26, 0x288A	; 0x80288a <g_twi1_baro_temp_100+0x2>
   116fe:	b0 91 8b 28 	lds	r27, 0x288B	; 0x80288b <g_twi1_baro_temp_100+0x3>
   11702:	f9 01       	movw	r30, r18
   11704:	80 83       	st	Z, r24
   11706:	91 83       	std	Z+1, r25	; 0x01
   11708:	a2 83       	std	Z+2, r26	; 0x02
   1170a:	b3 83       	std	Z+3, r27	; 0x03
			cpu_irq_restore(flags);
   1170c:	ce 01       	movw	r24, r28
   1170e:	8d 5b       	subi	r24, 0xBD	; 189
   11710:	9f 4f       	sbci	r25, 0xFF	; 255
   11712:	fc 01       	movw	r30, r24
   11714:	80 81       	ld	r24, Z
   11716:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>

			/* A valid height value (3D navigation) seems to be access able */
			if (s_p != l_p) {
   1171a:	20 91 6b 22 	lds	r18, 0x226B	; 0x80226b <s_p.8521>
   1171e:	30 91 6c 22 	lds	r19, 0x226C	; 0x80226c <s_p.8521+0x1>
   11722:	40 91 6d 22 	lds	r20, 0x226D	; 0x80226d <s_p.8521+0x2>
   11726:	50 91 6e 22 	lds	r21, 0x226E	; 0x80226e <s_p.8521+0x3>
   1172a:	ce 01       	movw	r24, r28
   1172c:	ce 96       	adiw	r24, 0x3e	; 62
   1172e:	fc 01       	movw	r30, r24
   11730:	80 81       	ld	r24, Z
   11732:	91 81       	ldd	r25, Z+1	; 0x01
   11734:	a2 81       	ldd	r26, Z+2	; 0x02
   11736:	b3 81       	ldd	r27, Z+3	; 0x03
   11738:	28 17       	cp	r18, r24
   1173a:	39 07       	cpc	r19, r25
   1173c:	4a 07       	cpc	r20, r26
   1173e:	5b 07       	cpc	r21, r27
   11740:	09 f4       	brne	.+2      	; 0x11744 <task_twi1_baro+0xb36>
   11742:	d0 c0       	rjmp	.+416    	; 0x118e4 <task_twi1_baro+0xcd6>
				float a_m_h		= 0.0065f * l_qnh_height_m;
   11744:	ce 01       	movw	r24, r28
   11746:	8c 5b       	subi	r24, 0xBC	; 188
   11748:	9f 4f       	sbci	r25, 0xFF	; 255
   1174a:	fc 01       	movw	r30, r24
   1174c:	80 81       	ld	r24, Z
   1174e:	91 81       	ldd	r25, Z+1	; 0x01
   11750:	09 2e       	mov	r0, r25
   11752:	00 0c       	add	r0, r0
   11754:	aa 0b       	sbc	r26, r26
   11756:	bb 0b       	sbc	r27, r27
   11758:	bc 01       	movw	r22, r24
   1175a:	cd 01       	movw	r24, r26
   1175c:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   11760:	dc 01       	movw	r26, r24
   11762:	cb 01       	movw	r24, r22
   11764:	8e 01       	movw	r16, r28
   11766:	06 5b       	subi	r16, 0xB6	; 182
   11768:	1f 4f       	sbci	r17, 0xFF	; 255
   1176a:	24 ef       	ldi	r18, 0xF4	; 244
   1176c:	3d ef       	ldi	r19, 0xFD	; 253
   1176e:	44 ed       	ldi	r20, 0xD4	; 212
   11770:	5b e3       	ldi	r21, 0x3B	; 59
   11772:	bc 01       	movw	r22, r24
   11774:	cd 01       	movw	r24, r26
   11776:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1177a:	dc 01       	movw	r26, r24
   1177c:	cb 01       	movw	r24, r22
   1177e:	f8 01       	movw	r30, r16
   11780:	80 83       	st	Z, r24
   11782:	91 83       	std	Z+1, r25	; 0x01
   11784:	a2 83       	std	Z+2, r26	; 0x02
   11786:	b3 83       	std	Z+3, r27	; 0x03
				float Th0		= C_0DEGC_K + (l_twi1_baro_temp_100 / 100.f);
   11788:	ce 01       	movw	r24, r28
   1178a:	8a 5b       	subi	r24, 0xBA	; 186
   1178c:	9f 4f       	sbci	r25, 0xFF	; 255
   1178e:	fc 01       	movw	r30, r24
   11790:	60 81       	ld	r22, Z
   11792:	71 81       	ldd	r23, Z+1	; 0x01
   11794:	82 81       	ldd	r24, Z+2	; 0x02
   11796:	93 81       	ldd	r25, Z+3	; 0x03
   11798:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1179c:	dc 01       	movw	r26, r24
   1179e:	cb 01       	movw	r24, r22
   117a0:	20 e0       	ldi	r18, 0x00	; 0
   117a2:	30 e0       	ldi	r19, 0x00	; 0
   117a4:	48 ec       	ldi	r20, 0xC8	; 200
   117a6:	52 e4       	ldi	r21, 0x42	; 66
   117a8:	bc 01       	movw	r22, r24
   117aa:	cd 01       	movw	r24, r26
   117ac:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   117b0:	dc 01       	movw	r26, r24
   117b2:	cb 01       	movw	r24, r22
   117b4:	8e 01       	movw	r16, r28
   117b6:	02 5b       	subi	r16, 0xB2	; 178
   117b8:	1f 4f       	sbci	r17, 0xFF	; 255
   117ba:	23 e3       	ldi	r18, 0x33	; 51
   117bc:	33 e9       	ldi	r19, 0x93	; 147
   117be:	48 e8       	ldi	r20, 0x88	; 136
   117c0:	53 e4       	ldi	r21, 0x43	; 67
   117c2:	bc 01       	movw	r22, r24
   117c4:	cd 01       	movw	r24, r26
   117c6:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   117ca:	dc 01       	movw	r26, r24
   117cc:	cb 01       	movw	r24, r22
   117ce:	f8 01       	movw	r30, r16
   117d0:	80 83       	st	Z, r24
   117d2:	91 83       	std	Z+1, r25	; 0x01
   117d4:	a2 83       	std	Z+2, r26	; 0x02
   117d6:	b3 83       	std	Z+3, r27	; 0x03
				float term		= 1.f + (a_m_h / Th0);
   117d8:	ce 01       	movw	r24, r28
   117da:	86 5b       	subi	r24, 0xB6	; 182
   117dc:	9f 4f       	sbci	r25, 0xFF	; 255
   117de:	9e 01       	movw	r18, r28
   117e0:	22 5b       	subi	r18, 0xB2	; 178
   117e2:	3f 4f       	sbci	r19, 0xFF	; 255
   117e4:	f9 01       	movw	r30, r18
   117e6:	20 81       	ld	r18, Z
   117e8:	31 81       	ldd	r19, Z+1	; 0x01
   117ea:	42 81       	ldd	r20, Z+2	; 0x02
   117ec:	53 81       	ldd	r21, Z+3	; 0x03
   117ee:	fc 01       	movw	r30, r24
   117f0:	60 81       	ld	r22, Z
   117f2:	71 81       	ldd	r23, Z+1	; 0x01
   117f4:	82 81       	ldd	r24, Z+2	; 0x02
   117f6:	93 81       	ldd	r25, Z+3	; 0x03
   117f8:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   117fc:	dc 01       	movw	r26, r24
   117fe:	cb 01       	movw	r24, r22
   11800:	8e 01       	movw	r16, r28
   11802:	0e 5a       	subi	r16, 0xAE	; 174
   11804:	1f 4f       	sbci	r17, 0xFF	; 255
   11806:	20 e0       	ldi	r18, 0x00	; 0
   11808:	30 e0       	ldi	r19, 0x00	; 0
   1180a:	40 e8       	ldi	r20, 0x80	; 128
   1180c:	5f e3       	ldi	r21, 0x3F	; 63
   1180e:	bc 01       	movw	r22, r24
   11810:	cd 01       	movw	r24, r26
   11812:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   11816:	dc 01       	movw	r26, r24
   11818:	cb 01       	movw	r24, r22
   1181a:	f8 01       	movw	r30, r16
   1181c:	80 83       	st	Z, r24
   1181e:	91 83       	std	Z+1, r25	; 0x01
   11820:	a2 83       	std	Z+2, r26	; 0x02
   11822:	b3 83       	std	Z+3, r27	; 0x03
				l_p_h			= l_p * pow(term, 5.255f);
   11824:	ce 01       	movw	r24, r28
   11826:	ce 96       	adiw	r24, 0x3e	; 62
   11828:	fc 01       	movw	r30, r24
   1182a:	60 81       	ld	r22, Z
   1182c:	71 81       	ldd	r23, Z+1	; 0x01
   1182e:	82 81       	ldd	r24, Z+2	; 0x02
   11830:	93 81       	ldd	r25, Z+3	; 0x03
   11832:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   11836:	6b 01       	movw	r12, r22
   11838:	7c 01       	movw	r14, r24
   1183a:	ce 01       	movw	r24, r28
   1183c:	8e 5a       	subi	r24, 0xAE	; 174
   1183e:	9f 4f       	sbci	r25, 0xFF	; 255
   11840:	fc 01       	movw	r30, r24
   11842:	80 81       	ld	r24, Z
   11844:	91 81       	ldd	r25, Z+1	; 0x01
   11846:	a2 81       	ldd	r26, Z+2	; 0x02
   11848:	b3 81       	ldd	r27, Z+3	; 0x03
   1184a:	26 ef       	ldi	r18, 0xF6	; 246
   1184c:	38 e2       	ldi	r19, 0x28	; 40
   1184e:	48 ea       	ldi	r20, 0xA8	; 168
   11850:	50 e4       	ldi	r21, 0x40	; 64
   11852:	bc 01       	movw	r22, r24
   11854:	cd 01       	movw	r24, r26
   11856:	0f 94 28 33 	call	0x26650	; 0x26650 <pow>
   1185a:	dc 01       	movw	r26, r24
   1185c:	cb 01       	movw	r24, r22
   1185e:	9c 01       	movw	r18, r24
   11860:	ad 01       	movw	r20, r26
   11862:	c7 01       	movw	r24, r14
   11864:	b6 01       	movw	r22, r12
   11866:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1186a:	dc 01       	movw	r26, r24
   1186c:	cb 01       	movw	r24, r22
   1186e:	8e 01       	movw	r16, r28
   11870:	0a 5a       	subi	r16, 0xAA	; 170
   11872:	1f 4f       	sbci	r17, 0xFF	; 255
   11874:	bc 01       	movw	r22, r24
   11876:	cd 01       	movw	r24, r26
   11878:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   1187c:	dc 01       	movw	r26, r24
   1187e:	cb 01       	movw	r24, r22
   11880:	f8 01       	movw	r30, r16
   11882:	80 83       	st	Z, r24
   11884:	91 83       	std	Z+1, r25	; 0x01
   11886:	a2 83       	std	Z+2, r26	; 0x02
   11888:	b3 83       	std	Z+3, r27	; 0x03

				/* Setting the global values */
				{
					irqflags_t flags = cpu_irq_save();
   1188a:	8e 01       	movw	r16, r28
   1188c:	06 5a       	subi	r16, 0xA6	; 166
   1188e:	1f 4f       	sbci	r17, 0xFF	; 255
   11890:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   11894:	f8 01       	movw	r30, r16
   11896:	80 83       	st	Z, r24
					g_qnh_p_h_100 = l_p_h;
   11898:	ce 01       	movw	r24, r28
   1189a:	8a 5a       	subi	r24, 0xAA	; 170
   1189c:	9f 4f       	sbci	r25, 0xFF	; 255
   1189e:	fc 01       	movw	r30, r24
   118a0:	80 81       	ld	r24, Z
   118a2:	91 81       	ldd	r25, Z+1	; 0x01
   118a4:	a2 81       	ldd	r26, Z+2	; 0x02
   118a6:	b3 81       	ldd	r27, Z+3	; 0x03
   118a8:	80 93 22 29 	sts	0x2922, r24	; 0x802922 <g_qnh_p_h_100>
   118ac:	90 93 23 29 	sts	0x2923, r25	; 0x802923 <g_qnh_p_h_100+0x1>
   118b0:	a0 93 24 29 	sts	0x2924, r26	; 0x802924 <g_qnh_p_h_100+0x2>
   118b4:	b0 93 25 29 	sts	0x2925, r27	; 0x802925 <g_qnh_p_h_100+0x3>
					cpu_irq_restore(flags);
   118b8:	ce 01       	movw	r24, r28
   118ba:	86 5a       	subi	r24, 0xA6	; 166
   118bc:	9f 4f       	sbci	r25, 0xFF	; 255
   118be:	fc 01       	movw	r30, r24
   118c0:	80 81       	ld	r24, Z
   118c2:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
				}

				s_p = l_p;
   118c6:	ce 01       	movw	r24, r28
   118c8:	ce 96       	adiw	r24, 0x3e	; 62
   118ca:	fc 01       	movw	r30, r24
   118cc:	80 81       	ld	r24, Z
   118ce:	91 81       	ldd	r25, Z+1	; 0x01
   118d0:	a2 81       	ldd	r26, Z+2	; 0x02
   118d2:	b3 81       	ldd	r27, Z+3	; 0x03
   118d4:	80 93 6b 22 	sts	0x226B, r24	; 0x80226b <s_p.8521>
   118d8:	90 93 6c 22 	sts	0x226C, r25	; 0x80226c <s_p.8521+0x1>
   118dc:	a0 93 6d 22 	sts	0x226D, r26	; 0x80226d <s_p.8521+0x2>
   118e0:	b0 93 6e 22 	sts	0x226E, r27	; 0x80226e <s_p.8521+0x3>
			}
		}
	}
}
   118e4:	00 00       	nop
   118e6:	c6 56       	subi	r28, 0x66	; 102
   118e8:	df 4f       	sbci	r29, 0xFF	; 255
   118ea:	cd bf       	out	0x3d, r28	; 61
   118ec:	de bf       	out	0x3e, r29	; 62
   118ee:	df 91       	pop	r29
   118f0:	cf 91       	pop	r28
   118f2:	1f 91       	pop	r17
   118f4:	0f 91       	pop	r16
   118f6:	ff 90       	pop	r15
   118f8:	ef 90       	pop	r14
   118fa:	df 90       	pop	r13
   118fc:	cf 90       	pop	r12
   118fe:	bf 90       	pop	r11
   11900:	af 90       	pop	r10
   11902:	9f 90       	pop	r9
   11904:	8f 90       	pop	r8
   11906:	7f 90       	pop	r7
   11908:	6f 90       	pop	r6
   1190a:	5f 90       	pop	r5
   1190c:	4f 90       	pop	r4
   1190e:	3f 90       	pop	r3
   11910:	2f 90       	pop	r2
   11912:	08 95       	ret

00011914 <task_twi2_lcd_reset>:
}
#endif


void task_twi2_lcd_reset(void)
{
   11914:	2f 92       	push	r2
   11916:	3f 92       	push	r3
   11918:	4f 92       	push	r4
   1191a:	5f 92       	push	r5
   1191c:	6f 92       	push	r6
   1191e:	7f 92       	push	r7
   11920:	8f 92       	push	r8
   11922:	9f 92       	push	r9
   11924:	af 92       	push	r10
   11926:	bf 92       	push	r11
   11928:	cf 92       	push	r12
   1192a:	df 92       	push	r13
   1192c:	ef 92       	push	r14
   1192e:	ff 92       	push	r15
   11930:	0f 93       	push	r16
   11932:	1f 93       	push	r17
   11934:	cf 93       	push	r28
   11936:	df 93       	push	r29
   11938:	cd b7       	in	r28, 0x3d	; 61
   1193a:	de b7       	in	r29, 0x3e	; 62
   1193c:	68 97       	sbiw	r28, 0x18	; 24
   1193e:	cd bf       	out	0x3d, r28	; 61
   11940:	de bf       	out	0x3e, r29	; 62
	if (twi2_waitUntilReady(true)) {
   11942:	81 e0       	ldi	r24, 0x01	; 1
   11944:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   11948:	88 23       	and	r24, r24
   1194a:	09 f4       	brne	.+2      	; 0x1194e <task_twi2_lcd_reset+0x3a>
   1194c:	f8 c0       	rjmp	.+496    	; 0x11b3e <task_twi2_lcd_reset+0x22a>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_RESET;
   1194e:	80 e1       	ldi	r24, 0x10	; 16
   11950:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_packet.length = 0;
   11954:	10 92 36 20 	sts	0x2036, r1	; 0x802036 <g_twi2_packet+0x8>
   11958:	10 92 37 20 	sts	0x2037, r1	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   1195c:	6e e2       	ldi	r22, 0x2E	; 46
   1195e:	70 e2       	ldi	r23, 0x20	; 32
   11960:	80 e8       	ldi	r24, 0x80	; 128
   11962:	94 e0       	ldi	r25, 0x04	; 4
   11964:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
		delay_ms(50);
   11968:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   1196c:	dc 01       	movw	r26, r24
   1196e:	cb 01       	movw	r24, r22
   11970:	9c 01       	movw	r18, r24
   11972:	ad 01       	movw	r20, r26
   11974:	60 e0       	ldi	r22, 0x00	; 0
   11976:	70 e0       	ldi	r23, 0x00	; 0
   11978:	cb 01       	movw	r24, r22
   1197a:	82 2e       	mov	r8, r18
   1197c:	93 2e       	mov	r9, r19
   1197e:	a4 2e       	mov	r10, r20
   11980:	b5 2e       	mov	r11, r21
   11982:	c6 2e       	mov	r12, r22
   11984:	d7 2e       	mov	r13, r23
   11986:	e8 2e       	mov	r14, r24
   11988:	f9 2e       	mov	r15, r25
   1198a:	28 2d       	mov	r18, r8
   1198c:	39 2d       	mov	r19, r9
   1198e:	4a 2d       	mov	r20, r10
   11990:	5b 2d       	mov	r21, r11
   11992:	6c 2d       	mov	r22, r12
   11994:	7d 2d       	mov	r23, r13
   11996:	8e 2d       	mov	r24, r14
   11998:	9f 2d       	mov	r25, r15
   1199a:	01 e0       	ldi	r16, 0x01	; 1
   1199c:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
   119a0:	29 83       	std	Y+1, r18	; 0x01
   119a2:	3a 83       	std	Y+2, r19	; 0x02
   119a4:	4b 83       	std	Y+3, r20	; 0x03
   119a6:	5c 83       	std	Y+4, r21	; 0x04
   119a8:	6d 83       	std	Y+5, r22	; 0x05
   119aa:	7e 83       	std	Y+6, r23	; 0x06
   119ac:	8f 83       	std	Y+7, r24	; 0x07
   119ae:	98 87       	std	Y+8, r25	; 0x08
   119b0:	89 80       	ldd	r8, Y+1	; 0x01
   119b2:	9a 80       	ldd	r9, Y+2	; 0x02
   119b4:	ab 80       	ldd	r10, Y+3	; 0x03
   119b6:	bc 80       	ldd	r11, Y+4	; 0x04
   119b8:	cd 80       	ldd	r12, Y+5	; 0x05
   119ba:	de 80       	ldd	r13, Y+6	; 0x06
   119bc:	ef 80       	ldd	r14, Y+7	; 0x07
   119be:	f8 84       	ldd	r15, Y+8	; 0x08
   119c0:	28 2d       	mov	r18, r8
   119c2:	39 2d       	mov	r19, r9
   119c4:	4a 2d       	mov	r20, r10
   119c6:	5b 2d       	mov	r21, r11
   119c8:	6c 2d       	mov	r22, r12
   119ca:	7d 2d       	mov	r23, r13
   119cc:	8e 2d       	mov	r24, r14
   119ce:	9f 2d       	mov	r25, r15
   119d0:	02 e0       	ldi	r16, 0x02	; 2
   119d2:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
   119d6:	29 87       	std	Y+9, r18	; 0x09
   119d8:	3a 87       	std	Y+10, r19	; 0x0a
   119da:	4b 87       	std	Y+11, r20	; 0x0b
   119dc:	5c 87       	std	Y+12, r21	; 0x0c
   119de:	6d 87       	std	Y+13, r22	; 0x0d
   119e0:	7e 87       	std	Y+14, r23	; 0x0e
   119e2:	8f 87       	std	Y+15, r24	; 0x0f
   119e4:	98 8b       	std	Y+16, r25	; 0x10
   119e6:	28 2d       	mov	r18, r8
   119e8:	39 2d       	mov	r19, r9
   119ea:	4a 2d       	mov	r20, r10
   119ec:	5b 2d       	mov	r21, r11
   119ee:	6c 2d       	mov	r22, r12
   119f0:	7d 2d       	mov	r23, r13
   119f2:	8e 2d       	mov	r24, r14
   119f4:	9f 2d       	mov	r25, r15
   119f6:	a9 84       	ldd	r10, Y+9	; 0x09
   119f8:	ba 84       	ldd	r11, Y+10	; 0x0a
   119fa:	cb 84       	ldd	r12, Y+11	; 0x0b
   119fc:	dc 84       	ldd	r13, Y+12	; 0x0c
   119fe:	ed 84       	ldd	r14, Y+13	; 0x0d
   11a00:	fe 84       	ldd	r15, Y+14	; 0x0e
   11a02:	0f 85       	ldd	r16, Y+15	; 0x0f
   11a04:	18 89       	ldd	r17, Y+16	; 0x10
   11a06:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
   11a0a:	82 2e       	mov	r8, r18
   11a0c:	93 2e       	mov	r9, r19
   11a0e:	a4 2e       	mov	r10, r20
   11a10:	b5 2e       	mov	r11, r21
   11a12:	c6 2e       	mov	r12, r22
   11a14:	d7 2e       	mov	r13, r23
   11a16:	e8 2e       	mov	r14, r24
   11a18:	f9 2e       	mov	r15, r25
   11a1a:	28 2d       	mov	r18, r8
   11a1c:	39 2d       	mov	r19, r9
   11a1e:	4a 2d       	mov	r20, r10
   11a20:	5b 2d       	mov	r21, r11
   11a22:	6c 2d       	mov	r22, r12
   11a24:	7d 2d       	mov	r23, r13
   11a26:	8e 2d       	mov	r24, r14
   11a28:	9f 2d       	mov	r25, r15
   11a2a:	02 e0       	ldi	r16, 0x02	; 2
   11a2c:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
   11a30:	29 8b       	std	Y+17, r18	; 0x11
   11a32:	3a 8b       	std	Y+18, r19	; 0x12
   11a34:	4b 8b       	std	Y+19, r20	; 0x13
   11a36:	5c 8b       	std	Y+20, r21	; 0x14
   11a38:	6d 8b       	std	Y+21, r22	; 0x15
   11a3a:	7e 8b       	std	Y+22, r23	; 0x16
   11a3c:	8f 8b       	std	Y+23, r24	; 0x17
   11a3e:	98 8f       	std	Y+24, r25	; 0x18
   11a40:	28 2d       	mov	r18, r8
   11a42:	39 2d       	mov	r19, r9
   11a44:	4a 2d       	mov	r20, r10
   11a46:	5b 2d       	mov	r21, r11
   11a48:	6c 2d       	mov	r22, r12
   11a4a:	7d 2d       	mov	r23, r13
   11a4c:	8e 2d       	mov	r24, r14
   11a4e:	9f 2d       	mov	r25, r15
   11a50:	a9 88       	ldd	r10, Y+17	; 0x11
   11a52:	ba 88       	ldd	r11, Y+18	; 0x12
   11a54:	cb 88       	ldd	r12, Y+19	; 0x13
   11a56:	dc 88       	ldd	r13, Y+20	; 0x14
   11a58:	ed 88       	ldd	r14, Y+21	; 0x15
   11a5a:	fe 88       	ldd	r15, Y+22	; 0x16
   11a5c:	0f 89       	ldd	r16, Y+23	; 0x17
   11a5e:	18 8d       	ldd	r17, Y+24	; 0x18
   11a60:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
   11a64:	22 2e       	mov	r2, r18
   11a66:	33 2e       	mov	r3, r19
   11a68:	44 2e       	mov	r4, r20
   11a6a:	55 2e       	mov	r5, r21
   11a6c:	66 2e       	mov	r6, r22
   11a6e:	77 2e       	mov	r7, r23
   11a70:	88 2e       	mov	r8, r24
   11a72:	99 2e       	mov	r9, r25
   11a74:	0f 2e       	mov	r0, r31
   11a76:	f6 e0       	ldi	r31, 0x06	; 6
   11a78:	af 2e       	mov	r10, r31
   11a7a:	f0 2d       	mov	r31, r0
   11a7c:	b1 2c       	mov	r11, r1
   11a7e:	c1 2c       	mov	r12, r1
   11a80:	d1 2c       	mov	r13, r1
   11a82:	e1 2c       	mov	r14, r1
   11a84:	f1 2c       	mov	r15, r1
   11a86:	00 e0       	ldi	r16, 0x00	; 0
   11a88:	10 e0       	ldi	r17, 0x00	; 0
   11a8a:	22 2d       	mov	r18, r2
   11a8c:	33 2d       	mov	r19, r3
   11a8e:	44 2d       	mov	r20, r4
   11a90:	55 2d       	mov	r21, r5
   11a92:	66 2d       	mov	r22, r6
   11a94:	77 2d       	mov	r23, r7
   11a96:	88 2d       	mov	r24, r8
   11a98:	99 2d       	mov	r25, r9
   11a9a:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   11a9e:	22 2e       	mov	r2, r18
   11aa0:	33 2e       	mov	r3, r19
   11aa2:	44 2e       	mov	r4, r20
   11aa4:	55 2e       	mov	r5, r21
   11aa6:	66 2e       	mov	r6, r22
   11aa8:	77 2e       	mov	r7, r23
   11aaa:	88 2e       	mov	r8, r24
   11aac:	99 2e       	mov	r9, r25
   11aae:	a2 2c       	mov	r10, r2
   11ab0:	b3 2c       	mov	r11, r3
   11ab2:	c4 2c       	mov	r12, r4
   11ab4:	d5 2c       	mov	r13, r5
   11ab6:	e6 2c       	mov	r14, r6
   11ab8:	f7 2c       	mov	r15, r7
   11aba:	08 2d       	mov	r16, r8
   11abc:	19 2d       	mov	r17, r9
   11abe:	2a 2d       	mov	r18, r10
   11ac0:	3b 2d       	mov	r19, r11
   11ac2:	4c 2d       	mov	r20, r12
   11ac4:	5d 2d       	mov	r21, r13
   11ac6:	6e 2d       	mov	r22, r14
   11ac8:	7f 2d       	mov	r23, r15
   11aca:	80 2f       	mov	r24, r16
   11acc:	91 2f       	mov	r25, r17
   11ace:	29 51       	subi	r18, 0x19	; 25
   11ad0:	3c 4f       	sbci	r19, 0xFC	; 252
   11ad2:	4f 4f       	sbci	r20, 0xFF	; 255
   11ad4:	5f 4f       	sbci	r21, 0xFF	; 255
   11ad6:	6f 4f       	sbci	r22, 0xFF	; 255
   11ad8:	7f 4f       	sbci	r23, 0xFF	; 255
   11ada:	8f 4f       	sbci	r24, 0xFF	; 255
   11adc:	9f 4f       	sbci	r25, 0xFF	; 255
   11ade:	a2 2e       	mov	r10, r18
   11ae0:	b3 2e       	mov	r11, r19
   11ae2:	c4 2e       	mov	r12, r20
   11ae4:	d5 2e       	mov	r13, r21
   11ae6:	e6 2e       	mov	r14, r22
   11ae8:	f7 2e       	mov	r15, r23
   11aea:	08 2f       	mov	r16, r24
   11aec:	19 2f       	mov	r17, r25
   11aee:	2a 2d       	mov	r18, r10
   11af0:	3b 2d       	mov	r19, r11
   11af2:	4c 2d       	mov	r20, r12
   11af4:	5d 2d       	mov	r21, r13
   11af6:	6e 2d       	mov	r22, r14
   11af8:	7f 2d       	mov	r23, r15
   11afa:	80 2f       	mov	r24, r16
   11afc:	91 2f       	mov	r25, r17
   11afe:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   11b02:	dc 01       	movw	r26, r24
   11b04:	cb 01       	movw	r24, r22
   11b06:	20 e0       	ldi	r18, 0x00	; 0
   11b08:	30 e0       	ldi	r19, 0x00	; 0
   11b0a:	4a e7       	ldi	r20, 0x7A	; 122
   11b0c:	54 e4       	ldi	r21, 0x44	; 68
   11b0e:	bc 01       	movw	r22, r24
   11b10:	cd 01       	movw	r24, r26
   11b12:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   11b16:	dc 01       	movw	r26, r24
   11b18:	cb 01       	movw	r24, r22
   11b1a:	bc 01       	movw	r22, r24
   11b1c:	cd 01       	movw	r24, r26
   11b1e:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   11b22:	a2 2e       	mov	r10, r18
   11b24:	b3 2e       	mov	r11, r19
   11b26:	c4 2e       	mov	r12, r20
   11b28:	d5 2e       	mov	r13, r21
   11b2a:	e6 2e       	mov	r14, r22
   11b2c:	f7 2e       	mov	r15, r23
   11b2e:	08 2f       	mov	r16, r24
   11b30:	19 2f       	mov	r17, r25
   11b32:	d6 01       	movw	r26, r12
   11b34:	c5 01       	movw	r24, r10
   11b36:	bc 01       	movw	r22, r24
   11b38:	cd 01       	movw	r24, r26
   11b3a:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
	}
}
   11b3e:	00 00       	nop
   11b40:	68 96       	adiw	r28, 0x18	; 24
   11b42:	cd bf       	out	0x3d, r28	; 61
   11b44:	de bf       	out	0x3e, r29	; 62
   11b46:	df 91       	pop	r29
   11b48:	cf 91       	pop	r28
   11b4a:	1f 91       	pop	r17
   11b4c:	0f 91       	pop	r16
   11b4e:	ff 90       	pop	r15
   11b50:	ef 90       	pop	r14
   11b52:	df 90       	pop	r13
   11b54:	cf 90       	pop	r12
   11b56:	bf 90       	pop	r11
   11b58:	af 90       	pop	r10
   11b5a:	9f 90       	pop	r9
   11b5c:	8f 90       	pop	r8
   11b5e:	7f 90       	pop	r7
   11b60:	6f 90       	pop	r6
   11b62:	5f 90       	pop	r5
   11b64:	4f 90       	pop	r4
   11b66:	3f 90       	pop	r3
   11b68:	2f 90       	pop	r2
   11b6a:	08 95       	ret

00011b6c <task_twi2_lcd_cls>:

void task_twi2_lcd_cls(void)
{
   11b6c:	2f 92       	push	r2
   11b6e:	3f 92       	push	r3
   11b70:	4f 92       	push	r4
   11b72:	5f 92       	push	r5
   11b74:	6f 92       	push	r6
   11b76:	7f 92       	push	r7
   11b78:	8f 92       	push	r8
   11b7a:	9f 92       	push	r9
   11b7c:	af 92       	push	r10
   11b7e:	bf 92       	push	r11
   11b80:	cf 92       	push	r12
   11b82:	df 92       	push	r13
   11b84:	ef 92       	push	r14
   11b86:	ff 92       	push	r15
   11b88:	0f 93       	push	r16
   11b8a:	1f 93       	push	r17
   11b8c:	cf 93       	push	r28
   11b8e:	df 93       	push	r29
   11b90:	cd b7       	in	r28, 0x3d	; 61
   11b92:	de b7       	in	r29, 0x3e	; 62
	if (twi2_waitUntilReady(true)) {
   11b94:	81 e0       	ldi	r24, 0x01	; 1
   11b96:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   11b9a:	88 23       	and	r24, r24
   11b9c:	09 f4       	brne	.+2      	; 0x11ba0 <task_twi2_lcd_cls+0x34>
   11b9e:	7b c0       	rjmp	.+246    	; 0x11c96 <task_twi2_lcd_cls+0x12a>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_CLS;
   11ba0:	81 e1       	ldi	r24, 0x11	; 17
   11ba2:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_packet.length = 0;
   11ba6:	10 92 36 20 	sts	0x2036, r1	; 0x802036 <g_twi2_packet+0x8>
   11baa:	10 92 37 20 	sts	0x2037, r1	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11bae:	6e e2       	ldi	r22, 0x2E	; 46
   11bb0:	70 e2       	ldi	r23, 0x20	; 32
   11bb2:	80 e8       	ldi	r24, 0x80	; 128
   11bb4:	94 e0       	ldi	r25, 0x04	; 4
   11bb6:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11bba:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   11bbe:	dc 01       	movw	r26, r24
   11bc0:	cb 01       	movw	r24, r22
   11bc2:	1c 01       	movw	r2, r24
   11bc4:	2d 01       	movw	r4, r26
   11bc6:	61 2c       	mov	r6, r1
   11bc8:	71 2c       	mov	r7, r1
   11bca:	43 01       	movw	r8, r6
   11bcc:	0f 2e       	mov	r0, r31
   11bce:	f6 e0       	ldi	r31, 0x06	; 6
   11bd0:	af 2e       	mov	r10, r31
   11bd2:	f0 2d       	mov	r31, r0
   11bd4:	b1 2c       	mov	r11, r1
   11bd6:	c1 2c       	mov	r12, r1
   11bd8:	d1 2c       	mov	r13, r1
   11bda:	e1 2c       	mov	r14, r1
   11bdc:	f1 2c       	mov	r15, r1
   11bde:	00 e0       	ldi	r16, 0x00	; 0
   11be0:	10 e0       	ldi	r17, 0x00	; 0
   11be2:	22 2d       	mov	r18, r2
   11be4:	33 2d       	mov	r19, r3
   11be6:	44 2d       	mov	r20, r4
   11be8:	55 2d       	mov	r21, r5
   11bea:	66 2d       	mov	r22, r6
   11bec:	77 2d       	mov	r23, r7
   11bee:	88 2d       	mov	r24, r8
   11bf0:	99 2d       	mov	r25, r9
   11bf2:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   11bf6:	22 2e       	mov	r2, r18
   11bf8:	33 2e       	mov	r3, r19
   11bfa:	44 2e       	mov	r4, r20
   11bfc:	55 2e       	mov	r5, r21
   11bfe:	66 2e       	mov	r6, r22
   11c00:	77 2e       	mov	r7, r23
   11c02:	88 2e       	mov	r8, r24
   11c04:	99 2e       	mov	r9, r25
   11c06:	a2 2c       	mov	r10, r2
   11c08:	b3 2c       	mov	r11, r3
   11c0a:	c4 2c       	mov	r12, r4
   11c0c:	d5 2c       	mov	r13, r5
   11c0e:	e6 2c       	mov	r14, r6
   11c10:	f7 2c       	mov	r15, r7
   11c12:	08 2d       	mov	r16, r8
   11c14:	19 2d       	mov	r17, r9
   11c16:	2a 2d       	mov	r18, r10
   11c18:	3b 2d       	mov	r19, r11
   11c1a:	4c 2d       	mov	r20, r12
   11c1c:	5d 2d       	mov	r21, r13
   11c1e:	6e 2d       	mov	r22, r14
   11c20:	7f 2d       	mov	r23, r15
   11c22:	80 2f       	mov	r24, r16
   11c24:	91 2f       	mov	r25, r17
   11c26:	21 5c       	subi	r18, 0xC1	; 193
   11c28:	3d 4b       	sbci	r19, 0xBD	; 189
   11c2a:	40 4f       	sbci	r20, 0xF0	; 240
   11c2c:	5f 4f       	sbci	r21, 0xFF	; 255
   11c2e:	6f 4f       	sbci	r22, 0xFF	; 255
   11c30:	7f 4f       	sbci	r23, 0xFF	; 255
   11c32:	8f 4f       	sbci	r24, 0xFF	; 255
   11c34:	9f 4f       	sbci	r25, 0xFF	; 255
   11c36:	a2 2e       	mov	r10, r18
   11c38:	b3 2e       	mov	r11, r19
   11c3a:	c4 2e       	mov	r12, r20
   11c3c:	d5 2e       	mov	r13, r21
   11c3e:	e6 2e       	mov	r14, r22
   11c40:	f7 2e       	mov	r15, r23
   11c42:	08 2f       	mov	r16, r24
   11c44:	19 2f       	mov	r17, r25
   11c46:	2a 2d       	mov	r18, r10
   11c48:	3b 2d       	mov	r19, r11
   11c4a:	4c 2d       	mov	r20, r12
   11c4c:	5d 2d       	mov	r21, r13
   11c4e:	6e 2d       	mov	r22, r14
   11c50:	7f 2d       	mov	r23, r15
   11c52:	80 2f       	mov	r24, r16
   11c54:	91 2f       	mov	r25, r17
   11c56:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   11c5a:	dc 01       	movw	r26, r24
   11c5c:	cb 01       	movw	r24, r22
   11c5e:	20 e0       	ldi	r18, 0x00	; 0
   11c60:	34 e2       	ldi	r19, 0x24	; 36
   11c62:	44 e7       	ldi	r20, 0x74	; 116
   11c64:	59 e4       	ldi	r21, 0x49	; 73
   11c66:	bc 01       	movw	r22, r24
   11c68:	cd 01       	movw	r24, r26
   11c6a:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   11c6e:	dc 01       	movw	r26, r24
   11c70:	cb 01       	movw	r24, r22
   11c72:	bc 01       	movw	r22, r24
   11c74:	cd 01       	movw	r24, r26
   11c76:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   11c7a:	a2 2e       	mov	r10, r18
   11c7c:	b3 2e       	mov	r11, r19
   11c7e:	c4 2e       	mov	r12, r20
   11c80:	d5 2e       	mov	r13, r21
   11c82:	e6 2e       	mov	r14, r22
   11c84:	f7 2e       	mov	r15, r23
   11c86:	08 2f       	mov	r16, r24
   11c88:	19 2f       	mov	r17, r25
   11c8a:	d6 01       	movw	r26, r12
   11c8c:	c5 01       	movw	r24, r10
   11c8e:	bc 01       	movw	r22, r24
   11c90:	cd 01       	movw	r24, r26
   11c92:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
	}
}
   11c96:	00 00       	nop
   11c98:	df 91       	pop	r29
   11c9a:	cf 91       	pop	r28
   11c9c:	1f 91       	pop	r17
   11c9e:	0f 91       	pop	r16
   11ca0:	ff 90       	pop	r15
   11ca2:	ef 90       	pop	r14
   11ca4:	df 90       	pop	r13
   11ca6:	cf 90       	pop	r12
   11ca8:	bf 90       	pop	r11
   11caa:	af 90       	pop	r10
   11cac:	9f 90       	pop	r9
   11cae:	8f 90       	pop	r8
   11cb0:	7f 90       	pop	r7
   11cb2:	6f 90       	pop	r6
   11cb4:	5f 90       	pop	r5
   11cb6:	4f 90       	pop	r4
   11cb8:	3f 90       	pop	r3
   11cba:	2f 90       	pop	r2
   11cbc:	08 95       	ret

00011cbe <task_twi2_lcd_pos_xy>:

void task_twi2_lcd_pos_xy(uint8_t x, uint8_t y)
{
   11cbe:	2f 92       	push	r2
   11cc0:	3f 92       	push	r3
   11cc2:	4f 92       	push	r4
   11cc4:	5f 92       	push	r5
   11cc6:	6f 92       	push	r6
   11cc8:	7f 92       	push	r7
   11cca:	8f 92       	push	r8
   11ccc:	9f 92       	push	r9
   11cce:	af 92       	push	r10
   11cd0:	bf 92       	push	r11
   11cd2:	cf 92       	push	r12
   11cd4:	df 92       	push	r13
   11cd6:	ef 92       	push	r14
   11cd8:	ff 92       	push	r15
   11cda:	0f 93       	push	r16
   11cdc:	1f 93       	push	r17
   11cde:	cf 93       	push	r28
   11ce0:	df 93       	push	r29
   11ce2:	1f 92       	push	r1
   11ce4:	1f 92       	push	r1
   11ce6:	cd b7       	in	r28, 0x3d	; 61
   11ce8:	de b7       	in	r29, 0x3e	; 62
   11cea:	89 83       	std	Y+1, r24	; 0x01
   11cec:	6a 83       	std	Y+2, r22	; 0x02
	if (twi2_waitUntilReady(false)) {
   11cee:	80 e0       	ldi	r24, 0x00	; 0
   11cf0:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   11cf4:	88 23       	and	r24, r24
   11cf6:	09 f4       	brne	.+2      	; 0x11cfa <task_twi2_lcd_pos_xy+0x3c>
   11cf8:	83 c0       	rjmp	.+262    	; 0x11e00 <task_twi2_lcd_pos_xy+0x142>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_POS_X_Y;
   11cfa:	80 e2       	ldi	r24, 0x20	; 32
   11cfc:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = x;
   11d00:	89 81       	ldd	r24, Y+1	; 0x01
   11d02:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
		g_twi2_m_data[1] = y;
   11d06:	8a 81       	ldd	r24, Y+2	; 0x02
   11d08:	80 93 42 2b 	sts	0x2B42, r24	; 0x802b42 <g_twi2_m_data+0x1>
		g_twi2_packet.length = 2;
   11d0c:	82 e0       	ldi	r24, 0x02	; 2
   11d0e:	90 e0       	ldi	r25, 0x00	; 0
   11d10:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11d14:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11d18:	6e e2       	ldi	r22, 0x2E	; 46
   11d1a:	70 e2       	ldi	r23, 0x20	; 32
   11d1c:	80 e8       	ldi	r24, 0x80	; 128
   11d1e:	94 e0       	ldi	r25, 0x04	; 4
   11d20:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11d24:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   11d28:	dc 01       	movw	r26, r24
   11d2a:	cb 01       	movw	r24, r22
   11d2c:	1c 01       	movw	r2, r24
   11d2e:	2d 01       	movw	r4, r26
   11d30:	61 2c       	mov	r6, r1
   11d32:	71 2c       	mov	r7, r1
   11d34:	43 01       	movw	r8, r6
   11d36:	0f 2e       	mov	r0, r31
   11d38:	f6 e0       	ldi	r31, 0x06	; 6
   11d3a:	af 2e       	mov	r10, r31
   11d3c:	f0 2d       	mov	r31, r0
   11d3e:	b1 2c       	mov	r11, r1
   11d40:	c1 2c       	mov	r12, r1
   11d42:	d1 2c       	mov	r13, r1
   11d44:	e1 2c       	mov	r14, r1
   11d46:	f1 2c       	mov	r15, r1
   11d48:	00 e0       	ldi	r16, 0x00	; 0
   11d4a:	10 e0       	ldi	r17, 0x00	; 0
   11d4c:	22 2d       	mov	r18, r2
   11d4e:	33 2d       	mov	r19, r3
   11d50:	44 2d       	mov	r20, r4
   11d52:	55 2d       	mov	r21, r5
   11d54:	66 2d       	mov	r22, r6
   11d56:	77 2d       	mov	r23, r7
   11d58:	88 2d       	mov	r24, r8
   11d5a:	99 2d       	mov	r25, r9
   11d5c:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   11d60:	22 2e       	mov	r2, r18
   11d62:	33 2e       	mov	r3, r19
   11d64:	44 2e       	mov	r4, r20
   11d66:	55 2e       	mov	r5, r21
   11d68:	66 2e       	mov	r6, r22
   11d6a:	77 2e       	mov	r7, r23
   11d6c:	88 2e       	mov	r8, r24
   11d6e:	99 2e       	mov	r9, r25
   11d70:	a2 2c       	mov	r10, r2
   11d72:	b3 2c       	mov	r11, r3
   11d74:	c4 2c       	mov	r12, r4
   11d76:	d5 2c       	mov	r13, r5
   11d78:	e6 2c       	mov	r14, r6
   11d7a:	f7 2c       	mov	r15, r7
   11d7c:	08 2d       	mov	r16, r8
   11d7e:	19 2d       	mov	r17, r9
   11d80:	2a 2d       	mov	r18, r10
   11d82:	3b 2d       	mov	r19, r11
   11d84:	4c 2d       	mov	r20, r12
   11d86:	5d 2d       	mov	r21, r13
   11d88:	6e 2d       	mov	r22, r14
   11d8a:	7f 2d       	mov	r23, r15
   11d8c:	80 2f       	mov	r24, r16
   11d8e:	91 2f       	mov	r25, r17
   11d90:	21 5c       	subi	r18, 0xC1	; 193
   11d92:	3d 4b       	sbci	r19, 0xBD	; 189
   11d94:	40 4f       	sbci	r20, 0xF0	; 240
   11d96:	5f 4f       	sbci	r21, 0xFF	; 255
   11d98:	6f 4f       	sbci	r22, 0xFF	; 255
   11d9a:	7f 4f       	sbci	r23, 0xFF	; 255
   11d9c:	8f 4f       	sbci	r24, 0xFF	; 255
   11d9e:	9f 4f       	sbci	r25, 0xFF	; 255
   11da0:	a2 2e       	mov	r10, r18
   11da2:	b3 2e       	mov	r11, r19
   11da4:	c4 2e       	mov	r12, r20
   11da6:	d5 2e       	mov	r13, r21
   11da8:	e6 2e       	mov	r14, r22
   11daa:	f7 2e       	mov	r15, r23
   11dac:	08 2f       	mov	r16, r24
   11dae:	19 2f       	mov	r17, r25
   11db0:	2a 2d       	mov	r18, r10
   11db2:	3b 2d       	mov	r19, r11
   11db4:	4c 2d       	mov	r20, r12
   11db6:	5d 2d       	mov	r21, r13
   11db8:	6e 2d       	mov	r22, r14
   11dba:	7f 2d       	mov	r23, r15
   11dbc:	80 2f       	mov	r24, r16
   11dbe:	91 2f       	mov	r25, r17
   11dc0:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   11dc4:	dc 01       	movw	r26, r24
   11dc6:	cb 01       	movw	r24, r22
   11dc8:	20 e0       	ldi	r18, 0x00	; 0
   11dca:	34 e2       	ldi	r19, 0x24	; 36
   11dcc:	44 e7       	ldi	r20, 0x74	; 116
   11dce:	59 e4       	ldi	r21, 0x49	; 73
   11dd0:	bc 01       	movw	r22, r24
   11dd2:	cd 01       	movw	r24, r26
   11dd4:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   11dd8:	dc 01       	movw	r26, r24
   11dda:	cb 01       	movw	r24, r22
   11ddc:	bc 01       	movw	r22, r24
   11dde:	cd 01       	movw	r24, r26
   11de0:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   11de4:	a2 2e       	mov	r10, r18
   11de6:	b3 2e       	mov	r11, r19
   11de8:	c4 2e       	mov	r12, r20
   11dea:	d5 2e       	mov	r13, r21
   11dec:	e6 2e       	mov	r14, r22
   11dee:	f7 2e       	mov	r15, r23
   11df0:	08 2f       	mov	r16, r24
   11df2:	19 2f       	mov	r17, r25
   11df4:	d6 01       	movw	r26, r12
   11df6:	c5 01       	movw	r24, r10
   11df8:	bc 01       	movw	r22, r24
   11dfa:	cd 01       	movw	r24, r26
   11dfc:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
	}
}
   11e00:	00 00       	nop
   11e02:	0f 90       	pop	r0
   11e04:	0f 90       	pop	r0
   11e06:	df 91       	pop	r29
   11e08:	cf 91       	pop	r28
   11e0a:	1f 91       	pop	r17
   11e0c:	0f 91       	pop	r16
   11e0e:	ff 90       	pop	r15
   11e10:	ef 90       	pop	r14
   11e12:	df 90       	pop	r13
   11e14:	cf 90       	pop	r12
   11e16:	bf 90       	pop	r11
   11e18:	af 90       	pop	r10
   11e1a:	9f 90       	pop	r9
   11e1c:	8f 90       	pop	r8
   11e1e:	7f 90       	pop	r7
   11e20:	6f 90       	pop	r6
   11e22:	5f 90       	pop	r5
   11e24:	4f 90       	pop	r4
   11e26:	3f 90       	pop	r3
   11e28:	2f 90       	pop	r2
   11e2a:	08 95       	ret

00011e2c <task_twi2_lcd_str>:

void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
   11e2c:	2f 92       	push	r2
   11e2e:	3f 92       	push	r3
   11e30:	4f 92       	push	r4
   11e32:	5f 92       	push	r5
   11e34:	6f 92       	push	r6
   11e36:	7f 92       	push	r7
   11e38:	8f 92       	push	r8
   11e3a:	9f 92       	push	r9
   11e3c:	af 92       	push	r10
   11e3e:	bf 92       	push	r11
   11e40:	cf 92       	push	r12
   11e42:	df 92       	push	r13
   11e44:	ef 92       	push	r14
   11e46:	ff 92       	push	r15
   11e48:	0f 93       	push	r16
   11e4a:	1f 93       	push	r17
   11e4c:	cf 93       	push	r28
   11e4e:	df 93       	push	r29
   11e50:	cd b7       	in	r28, 0x3d	; 61
   11e52:	de b7       	in	r29, 0x3e	; 62
   11e54:	27 97       	sbiw	r28, 0x07	; 7
   11e56:	cd bf       	out	0x3d, r28	; 61
   11e58:	de bf       	out	0x3e, r29	; 62
   11e5a:	8c 83       	std	Y+4, r24	; 0x04
   11e5c:	6d 83       	std	Y+5, r22	; 0x05
   11e5e:	4e 83       	std	Y+6, r20	; 0x06
   11e60:	5f 83       	std	Y+7, r21	; 0x07
	uint8_t slen = strlen(str);
   11e62:	8e 81       	ldd	r24, Y+6	; 0x06
   11e64:	9f 81       	ldd	r25, Y+7	; 0x07
   11e66:	0f 94 1a 3d 	call	0x27a34	; 0x27a34 <strlen>
   11e6a:	89 83       	std	Y+1, r24	; 0x01
	if (!slen) {
   11e6c:	89 81       	ldd	r24, Y+1	; 0x01
   11e6e:	88 23       	and	r24, r24
   11e70:	09 f4       	brne	.+2      	; 0x11e74 <task_twi2_lcd_str+0x48>
   11e72:	c6 c0       	rjmp	.+396    	; 0x12000 <task_twi2_lcd_str+0x1d4>
		return;
	}

	if (twi2_waitUntilReady(false)) {
   11e74:	80 e0       	ldi	r24, 0x00	; 0
   11e76:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   11e7a:	88 23       	and	r24, r24
   11e7c:	09 f4       	brne	.+2      	; 0x11e80 <task_twi2_lcd_str+0x54>
   11e7e:	c1 c0       	rjmp	.+386    	; 0x12002 <task_twi2_lcd_str+0x1d6>
		while (slen) {
   11e80:	ba c0       	rjmp	.+372    	; 0x11ff6 <task_twi2_lcd_str+0x1ca>
			uint8_t this_len = slen;
   11e82:	89 81       	ldd	r24, Y+1	; 0x01
   11e84:	8a 83       	std	Y+2, r24	; 0x02
			if (this_len > TWI2_STR_MAXLEN) {
   11e86:	8a 81       	ldd	r24, Y+2	; 0x02
   11e88:	87 30       	cpi	r24, 0x07	; 7
   11e8a:	10 f0       	brcs	.+4      	; 0x11e90 <task_twi2_lcd_str+0x64>
				this_len = TWI2_STR_MAXLEN;
   11e8c:	86 e0       	ldi	r24, 0x06	; 6
   11e8e:	8a 83       	std	Y+2, r24	; 0x02
			}

			/* Chunk of the string */
			{
				task_twi2_lcd_pos_xy(x, y);
   11e90:	6d 81       	ldd	r22, Y+5	; 0x05
   11e92:	8c 81       	ldd	r24, Y+4	; 0x04
   11e94:	14 df       	rcall	.-472    	; 0x11cbe <task_twi2_lcd_pos_xy>

				twi2_waitUntilReady(false);
   11e96:	80 e0       	ldi	r24, 0x00	; 0
   11e98:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
				g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   11e9c:	80 e3       	ldi	r24, 0x30	; 48
   11e9e:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
				g_twi2_m_data[0] = this_len;
   11ea2:	8a 81       	ldd	r24, Y+2	; 0x02
   11ea4:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
				for (uint8_t idx = 1; idx <= this_len; ++idx) {
   11ea8:	81 e0       	ldi	r24, 0x01	; 1
   11eaa:	8b 83       	std	Y+3, r24	; 0x03
   11eac:	15 c0       	rjmp	.+42     	; 0x11ed8 <task_twi2_lcd_str+0xac>
					g_twi2_m_data[idx] = *(str++);
   11eae:	8b 81       	ldd	r24, Y+3	; 0x03
   11eb0:	28 2f       	mov	r18, r24
   11eb2:	30 e0       	ldi	r19, 0x00	; 0
   11eb4:	8e 81       	ldd	r24, Y+6	; 0x06
   11eb6:	9f 81       	ldd	r25, Y+7	; 0x07
   11eb8:	ac 01       	movw	r20, r24
   11eba:	4f 5f       	subi	r20, 0xFF	; 255
   11ebc:	5f 4f       	sbci	r21, 0xFF	; 255
   11ebe:	4e 83       	std	Y+6, r20	; 0x06
   11ec0:	5f 83       	std	Y+7, r21	; 0x07
   11ec2:	fc 01       	movw	r30, r24
   11ec4:	80 81       	ld	r24, Z
   11ec6:	48 2f       	mov	r20, r24
   11ec8:	c9 01       	movw	r24, r18
   11eca:	8f 5b       	subi	r24, 0xBF	; 191
   11ecc:	94 4d       	sbci	r25, 0xD4	; 212
   11ece:	fc 01       	movw	r30, r24
   11ed0:	40 83       	st	Z, r20
				task_twi2_lcd_pos_xy(x, y);

				twi2_waitUntilReady(false);
				g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
				g_twi2_m_data[0] = this_len;
				for (uint8_t idx = 1; idx <= this_len; ++idx) {
   11ed2:	8b 81       	ldd	r24, Y+3	; 0x03
   11ed4:	8f 5f       	subi	r24, 0xFF	; 255
   11ed6:	8b 83       	std	Y+3, r24	; 0x03
   11ed8:	9b 81       	ldd	r25, Y+3	; 0x03
   11eda:	8a 81       	ldd	r24, Y+2	; 0x02
   11edc:	89 17       	cp	r24, r25
   11ede:	38 f7       	brcc	.-50     	; 0x11eae <task_twi2_lcd_str+0x82>
					g_twi2_m_data[idx] = *(str++);
				}
				g_twi2_packet.length = this_len + 1;
   11ee0:	8a 81       	ldd	r24, Y+2	; 0x02
   11ee2:	88 2f       	mov	r24, r24
   11ee4:	90 e0       	ldi	r25, 0x00	; 0
   11ee6:	01 96       	adiw	r24, 0x01	; 1
   11ee8:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11eec:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
				twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11ef0:	6e e2       	ldi	r22, 0x2E	; 46
   11ef2:	70 e2       	ldi	r23, 0x20	; 32
   11ef4:	80 e8       	ldi	r24, 0x80	; 128
   11ef6:	94 e0       	ldi	r25, 0x04	; 4
   11ef8:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
				delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11efc:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   11f00:	dc 01       	movw	r26, r24
   11f02:	cb 01       	movw	r24, r22
   11f04:	1c 01       	movw	r2, r24
   11f06:	2d 01       	movw	r4, r26
   11f08:	61 2c       	mov	r6, r1
   11f0a:	71 2c       	mov	r7, r1
   11f0c:	43 01       	movw	r8, r6
   11f0e:	0f 2e       	mov	r0, r31
   11f10:	f6 e0       	ldi	r31, 0x06	; 6
   11f12:	af 2e       	mov	r10, r31
   11f14:	f0 2d       	mov	r31, r0
   11f16:	b1 2c       	mov	r11, r1
   11f18:	c1 2c       	mov	r12, r1
   11f1a:	d1 2c       	mov	r13, r1
   11f1c:	e1 2c       	mov	r14, r1
   11f1e:	f1 2c       	mov	r15, r1
   11f20:	00 e0       	ldi	r16, 0x00	; 0
   11f22:	10 e0       	ldi	r17, 0x00	; 0
   11f24:	22 2d       	mov	r18, r2
   11f26:	33 2d       	mov	r19, r3
   11f28:	44 2d       	mov	r20, r4
   11f2a:	55 2d       	mov	r21, r5
   11f2c:	66 2d       	mov	r22, r6
   11f2e:	77 2d       	mov	r23, r7
   11f30:	88 2d       	mov	r24, r8
   11f32:	99 2d       	mov	r25, r9
   11f34:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   11f38:	22 2e       	mov	r2, r18
   11f3a:	33 2e       	mov	r3, r19
   11f3c:	44 2e       	mov	r4, r20
   11f3e:	55 2e       	mov	r5, r21
   11f40:	66 2e       	mov	r6, r22
   11f42:	77 2e       	mov	r7, r23
   11f44:	88 2e       	mov	r8, r24
   11f46:	99 2e       	mov	r9, r25
   11f48:	a2 2c       	mov	r10, r2
   11f4a:	b3 2c       	mov	r11, r3
   11f4c:	c4 2c       	mov	r12, r4
   11f4e:	d5 2c       	mov	r13, r5
   11f50:	e6 2c       	mov	r14, r6
   11f52:	f7 2c       	mov	r15, r7
   11f54:	08 2d       	mov	r16, r8
   11f56:	19 2d       	mov	r17, r9
   11f58:	2a 2d       	mov	r18, r10
   11f5a:	3b 2d       	mov	r19, r11
   11f5c:	4c 2d       	mov	r20, r12
   11f5e:	5d 2d       	mov	r21, r13
   11f60:	6e 2d       	mov	r22, r14
   11f62:	7f 2d       	mov	r23, r15
   11f64:	80 2f       	mov	r24, r16
   11f66:	91 2f       	mov	r25, r17
   11f68:	21 5c       	subi	r18, 0xC1	; 193
   11f6a:	3d 4b       	sbci	r19, 0xBD	; 189
   11f6c:	40 4f       	sbci	r20, 0xF0	; 240
   11f6e:	5f 4f       	sbci	r21, 0xFF	; 255
   11f70:	6f 4f       	sbci	r22, 0xFF	; 255
   11f72:	7f 4f       	sbci	r23, 0xFF	; 255
   11f74:	8f 4f       	sbci	r24, 0xFF	; 255
   11f76:	9f 4f       	sbci	r25, 0xFF	; 255
   11f78:	a2 2e       	mov	r10, r18
   11f7a:	b3 2e       	mov	r11, r19
   11f7c:	c4 2e       	mov	r12, r20
   11f7e:	d5 2e       	mov	r13, r21
   11f80:	e6 2e       	mov	r14, r22
   11f82:	f7 2e       	mov	r15, r23
   11f84:	08 2f       	mov	r16, r24
   11f86:	19 2f       	mov	r17, r25
   11f88:	2a 2d       	mov	r18, r10
   11f8a:	3b 2d       	mov	r19, r11
   11f8c:	4c 2d       	mov	r20, r12
   11f8e:	5d 2d       	mov	r21, r13
   11f90:	6e 2d       	mov	r22, r14
   11f92:	7f 2d       	mov	r23, r15
   11f94:	80 2f       	mov	r24, r16
   11f96:	91 2f       	mov	r25, r17
   11f98:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   11f9c:	dc 01       	movw	r26, r24
   11f9e:	cb 01       	movw	r24, r22
   11fa0:	20 e0       	ldi	r18, 0x00	; 0
   11fa2:	34 e2       	ldi	r19, 0x24	; 36
   11fa4:	44 e7       	ldi	r20, 0x74	; 116
   11fa6:	59 e4       	ldi	r21, 0x49	; 73
   11fa8:	bc 01       	movw	r22, r24
   11faa:	cd 01       	movw	r24, r26
   11fac:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   11fb0:	dc 01       	movw	r26, r24
   11fb2:	cb 01       	movw	r24, r22
   11fb4:	bc 01       	movw	r22, r24
   11fb6:	cd 01       	movw	r24, r26
   11fb8:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   11fbc:	a2 2e       	mov	r10, r18
   11fbe:	b3 2e       	mov	r11, r19
   11fc0:	c4 2e       	mov	r12, r20
   11fc2:	d5 2e       	mov	r13, r21
   11fc4:	e6 2e       	mov	r14, r22
   11fc6:	f7 2e       	mov	r15, r23
   11fc8:	08 2f       	mov	r16, r24
   11fca:	19 2f       	mov	r17, r25
   11fcc:	d6 01       	movw	r26, r12
   11fce:	c5 01       	movw	r24, r10
   11fd0:	bc 01       	movw	r22, r24
   11fd2:	cd 01       	movw	r24, r26
   11fd4:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
			}

			x    += this_len * 6;
   11fd8:	9a 81       	ldd	r25, Y+2	; 0x02
   11fda:	89 2f       	mov	r24, r25
   11fdc:	88 0f       	add	r24, r24
   11fde:	89 0f       	add	r24, r25
   11fe0:	88 0f       	add	r24, r24
   11fe2:	98 2f       	mov	r25, r24
   11fe4:	8c 81       	ldd	r24, Y+4	; 0x04
   11fe6:	89 0f       	add	r24, r25
   11fe8:	8c 83       	std	Y+4, r24	; 0x04
			slen -= this_len;
   11fea:	99 81       	ldd	r25, Y+1	; 0x01
   11fec:	8a 81       	ldd	r24, Y+2	; 0x02
   11fee:	f9 2f       	mov	r31, r25
   11ff0:	f8 1b       	sub	r31, r24
   11ff2:	8f 2f       	mov	r24, r31
   11ff4:	89 83       	std	Y+1, r24	; 0x01
	if (!slen) {
		return;
	}

	if (twi2_waitUntilReady(false)) {
		while (slen) {
   11ff6:	89 81       	ldd	r24, Y+1	; 0x01
   11ff8:	88 23       	and	r24, r24
   11ffa:	09 f0       	breq	.+2      	; 0x11ffe <task_twi2_lcd_str+0x1d2>
   11ffc:	42 cf       	rjmp	.-380    	; 0x11e82 <task_twi2_lcd_str+0x56>
   11ffe:	01 c0       	rjmp	.+2      	; 0x12002 <task_twi2_lcd_str+0x1d6>

void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
	uint8_t slen = strlen(str);
	if (!slen) {
		return;
   12000:	00 00       	nop

			x    += this_len * 6;
			slen -= this_len;
		}
	}
}
   12002:	27 96       	adiw	r28, 0x07	; 7
   12004:	cd bf       	out	0x3d, r28	; 61
   12006:	de bf       	out	0x3e, r29	; 62
   12008:	df 91       	pop	r29
   1200a:	cf 91       	pop	r28
   1200c:	1f 91       	pop	r17
   1200e:	0f 91       	pop	r16
   12010:	ff 90       	pop	r15
   12012:	ef 90       	pop	r14
   12014:	df 90       	pop	r13
   12016:	cf 90       	pop	r12
   12018:	bf 90       	pop	r11
   1201a:	af 90       	pop	r10
   1201c:	9f 90       	pop	r9
   1201e:	8f 90       	pop	r8
   12020:	7f 90       	pop	r7
   12022:	6f 90       	pop	r6
   12024:	5f 90       	pop	r5
   12026:	4f 90       	pop	r4
   12028:	3f 90       	pop	r3
   1202a:	2f 90       	pop	r2
   1202c:	08 95       	ret

0001202e <task_twi2_lcd_line>:

void task_twi2_lcd_line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t color)
{
   1202e:	2f 92       	push	r2
   12030:	3f 92       	push	r3
   12032:	4f 92       	push	r4
   12034:	5f 92       	push	r5
   12036:	6f 92       	push	r6
   12038:	7f 92       	push	r7
   1203a:	8f 92       	push	r8
   1203c:	9f 92       	push	r9
   1203e:	af 92       	push	r10
   12040:	bf 92       	push	r11
   12042:	cf 92       	push	r12
   12044:	df 92       	push	r13
   12046:	ef 92       	push	r14
   12048:	ff 92       	push	r15
   1204a:	0f 93       	push	r16
   1204c:	1f 93       	push	r17
   1204e:	cf 93       	push	r28
   12050:	df 93       	push	r29
   12052:	cd b7       	in	r28, 0x3d	; 61
   12054:	de b7       	in	r29, 0x3e	; 62
   12056:	25 97       	sbiw	r28, 0x05	; 5
   12058:	cd bf       	out	0x3d, r28	; 61
   1205a:	de bf       	out	0x3e, r29	; 62
   1205c:	89 83       	std	Y+1, r24	; 0x01
   1205e:	6a 83       	std	Y+2, r22	; 0x02
   12060:	4b 83       	std	Y+3, r20	; 0x03
   12062:	2c 83       	std	Y+4, r18	; 0x04
   12064:	0d 83       	std	Y+5, r16	; 0x05
	task_twi2_lcd_pos_xy(x1, y1);
   12066:	6a 81       	ldd	r22, Y+2	; 0x02
   12068:	89 81       	ldd	r24, Y+1	; 0x01
   1206a:	29 de       	rcall	.-942    	; 0x11cbe <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   1206c:	80 e0       	ldi	r24, 0x00	; 0
   1206e:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   12072:	88 23       	and	r24, r24
   12074:	09 f4       	brne	.+2      	; 0x12078 <task_twi2_lcd_line+0x4a>
   12076:	86 c0       	rjmp	.+268    	; 0x12184 <task_twi2_lcd_line+0x156>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_LINE;
   12078:	82 e3       	ldi	r24, 0x32	; 50
   1207a:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = x2;
   1207e:	8b 81       	ldd	r24, Y+3	; 0x03
   12080:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
		g_twi2_m_data[1] = y2;
   12084:	8c 81       	ldd	r24, Y+4	; 0x04
   12086:	80 93 42 2b 	sts	0x2B42, r24	; 0x802b42 <g_twi2_m_data+0x1>
		g_twi2_m_data[2] = color;
   1208a:	8d 81       	ldd	r24, Y+5	; 0x05
   1208c:	80 93 43 2b 	sts	0x2B43, r24	; 0x802b43 <g_twi2_m_data+0x2>
		g_twi2_packet.length = 3;
   12090:	83 e0       	ldi	r24, 0x03	; 3
   12092:	90 e0       	ldi	r25, 0x00	; 0
   12094:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   12098:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   1209c:	6e e2       	ldi	r22, 0x2E	; 46
   1209e:	70 e2       	ldi	r23, 0x20	; 32
   120a0:	80 e8       	ldi	r24, 0x80	; 128
   120a2:	94 e0       	ldi	r25, 0x04	; 4
   120a4:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   120a8:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   120ac:	dc 01       	movw	r26, r24
   120ae:	cb 01       	movw	r24, r22
   120b0:	1c 01       	movw	r2, r24
   120b2:	2d 01       	movw	r4, r26
   120b4:	61 2c       	mov	r6, r1
   120b6:	71 2c       	mov	r7, r1
   120b8:	43 01       	movw	r8, r6
   120ba:	0f 2e       	mov	r0, r31
   120bc:	f6 e0       	ldi	r31, 0x06	; 6
   120be:	af 2e       	mov	r10, r31
   120c0:	f0 2d       	mov	r31, r0
   120c2:	b1 2c       	mov	r11, r1
   120c4:	c1 2c       	mov	r12, r1
   120c6:	d1 2c       	mov	r13, r1
   120c8:	e1 2c       	mov	r14, r1
   120ca:	f1 2c       	mov	r15, r1
   120cc:	00 e0       	ldi	r16, 0x00	; 0
   120ce:	10 e0       	ldi	r17, 0x00	; 0
   120d0:	22 2d       	mov	r18, r2
   120d2:	33 2d       	mov	r19, r3
   120d4:	44 2d       	mov	r20, r4
   120d6:	55 2d       	mov	r21, r5
   120d8:	66 2d       	mov	r22, r6
   120da:	77 2d       	mov	r23, r7
   120dc:	88 2d       	mov	r24, r8
   120de:	99 2d       	mov	r25, r9
   120e0:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   120e4:	22 2e       	mov	r2, r18
   120e6:	33 2e       	mov	r3, r19
   120e8:	44 2e       	mov	r4, r20
   120ea:	55 2e       	mov	r5, r21
   120ec:	66 2e       	mov	r6, r22
   120ee:	77 2e       	mov	r7, r23
   120f0:	88 2e       	mov	r8, r24
   120f2:	99 2e       	mov	r9, r25
   120f4:	a2 2c       	mov	r10, r2
   120f6:	b3 2c       	mov	r11, r3
   120f8:	c4 2c       	mov	r12, r4
   120fa:	d5 2c       	mov	r13, r5
   120fc:	e6 2c       	mov	r14, r6
   120fe:	f7 2c       	mov	r15, r7
   12100:	08 2d       	mov	r16, r8
   12102:	19 2d       	mov	r17, r9
   12104:	2a 2d       	mov	r18, r10
   12106:	3b 2d       	mov	r19, r11
   12108:	4c 2d       	mov	r20, r12
   1210a:	5d 2d       	mov	r21, r13
   1210c:	6e 2d       	mov	r22, r14
   1210e:	7f 2d       	mov	r23, r15
   12110:	80 2f       	mov	r24, r16
   12112:	91 2f       	mov	r25, r17
   12114:	21 5c       	subi	r18, 0xC1	; 193
   12116:	3d 4b       	sbci	r19, 0xBD	; 189
   12118:	40 4f       	sbci	r20, 0xF0	; 240
   1211a:	5f 4f       	sbci	r21, 0xFF	; 255
   1211c:	6f 4f       	sbci	r22, 0xFF	; 255
   1211e:	7f 4f       	sbci	r23, 0xFF	; 255
   12120:	8f 4f       	sbci	r24, 0xFF	; 255
   12122:	9f 4f       	sbci	r25, 0xFF	; 255
   12124:	a2 2e       	mov	r10, r18
   12126:	b3 2e       	mov	r11, r19
   12128:	c4 2e       	mov	r12, r20
   1212a:	d5 2e       	mov	r13, r21
   1212c:	e6 2e       	mov	r14, r22
   1212e:	f7 2e       	mov	r15, r23
   12130:	08 2f       	mov	r16, r24
   12132:	19 2f       	mov	r17, r25
   12134:	2a 2d       	mov	r18, r10
   12136:	3b 2d       	mov	r19, r11
   12138:	4c 2d       	mov	r20, r12
   1213a:	5d 2d       	mov	r21, r13
   1213c:	6e 2d       	mov	r22, r14
   1213e:	7f 2d       	mov	r23, r15
   12140:	80 2f       	mov	r24, r16
   12142:	91 2f       	mov	r25, r17
   12144:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   12148:	dc 01       	movw	r26, r24
   1214a:	cb 01       	movw	r24, r22
   1214c:	20 e0       	ldi	r18, 0x00	; 0
   1214e:	34 e2       	ldi	r19, 0x24	; 36
   12150:	44 e7       	ldi	r20, 0x74	; 116
   12152:	59 e4       	ldi	r21, 0x49	; 73
   12154:	bc 01       	movw	r22, r24
   12156:	cd 01       	movw	r24, r26
   12158:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   1215c:	dc 01       	movw	r26, r24
   1215e:	cb 01       	movw	r24, r22
   12160:	bc 01       	movw	r22, r24
   12162:	cd 01       	movw	r24, r26
   12164:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   12168:	a2 2e       	mov	r10, r18
   1216a:	b3 2e       	mov	r11, r19
   1216c:	c4 2e       	mov	r12, r20
   1216e:	d5 2e       	mov	r13, r21
   12170:	e6 2e       	mov	r14, r22
   12172:	f7 2e       	mov	r15, r23
   12174:	08 2f       	mov	r16, r24
   12176:	19 2f       	mov	r17, r25
   12178:	d6 01       	movw	r26, r12
   1217a:	c5 01       	movw	r24, r10
   1217c:	bc 01       	movw	r22, r24
   1217e:	cd 01       	movw	r24, r26
   12180:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
	}
}
   12184:	00 00       	nop
   12186:	25 96       	adiw	r28, 0x05	; 5
   12188:	cd bf       	out	0x3d, r28	; 61
   1218a:	de bf       	out	0x3e, r29	; 62
   1218c:	df 91       	pop	r29
   1218e:	cf 91       	pop	r28
   12190:	1f 91       	pop	r17
   12192:	0f 91       	pop	r16
   12194:	ff 90       	pop	r15
   12196:	ef 90       	pop	r14
   12198:	df 90       	pop	r13
   1219a:	cf 90       	pop	r12
   1219c:	bf 90       	pop	r11
   1219e:	af 90       	pop	r10
   121a0:	9f 90       	pop	r9
   121a2:	8f 90       	pop	r8
   121a4:	7f 90       	pop	r7
   121a6:	6f 90       	pop	r6
   121a8:	5f 90       	pop	r5
   121aa:	4f 90       	pop	r4
   121ac:	3f 90       	pop	r3
   121ae:	2f 90       	pop	r2
   121b0:	08 95       	ret

000121b2 <task_twi2_lcd_rect>:

void task_twi2_lcd_rect(uint8_t x, uint8_t y, uint8_t width, uint8_t height, bool filled, uint8_t color)
{
   121b2:	2f 92       	push	r2
   121b4:	3f 92       	push	r3
   121b6:	4f 92       	push	r4
   121b8:	5f 92       	push	r5
   121ba:	6f 92       	push	r6
   121bc:	7f 92       	push	r7
   121be:	8f 92       	push	r8
   121c0:	9f 92       	push	r9
   121c2:	af 92       	push	r10
   121c4:	bf 92       	push	r11
   121c6:	cf 92       	push	r12
   121c8:	df 92       	push	r13
   121ca:	ef 92       	push	r14
   121cc:	ff 92       	push	r15
   121ce:	0f 93       	push	r16
   121d0:	1f 93       	push	r17
   121d2:	cf 93       	push	r28
   121d4:	df 93       	push	r29
   121d6:	00 d0       	rcall	.+0      	; 0x121d8 <task_twi2_lcd_rect+0x26>
   121d8:	00 d0       	rcall	.+0      	; 0x121da <task_twi2_lcd_rect+0x28>
   121da:	cd b7       	in	r28, 0x3d	; 61
   121dc:	de b7       	in	r29, 0x3e	; 62
   121de:	89 83       	std	Y+1, r24	; 0x01
   121e0:	6a 83       	std	Y+2, r22	; 0x02
   121e2:	4b 83       	std	Y+3, r20	; 0x03
   121e4:	2c 83       	std	Y+4, r18	; 0x04
   121e6:	0d 83       	std	Y+5, r16	; 0x05
   121e8:	ee 82       	std	Y+6, r14	; 0x06
	task_twi2_lcd_pos_xy(x, y);
   121ea:	6a 81       	ldd	r22, Y+2	; 0x02
   121ec:	89 81       	ldd	r24, Y+1	; 0x01
   121ee:	67 dd       	rcall	.-1330   	; 0x11cbe <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   121f0:	80 e0       	ldi	r24, 0x00	; 0
   121f2:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   121f6:	88 23       	and	r24, r24
   121f8:	09 f4       	brne	.+2      	; 0x121fc <task_twi2_lcd_rect+0x4a>
   121fa:	8b c0       	rjmp	.+278    	; 0x12312 <task_twi2_lcd_rect+0x160>
		g_twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_RECT : TWI_SMART_LCD_CMD_DRAW_RECT;
   121fc:	8d 81       	ldd	r24, Y+5	; 0x05
   121fe:	88 23       	and	r24, r24
   12200:	11 f0       	breq	.+4      	; 0x12206 <task_twi2_lcd_rect+0x54>
   12202:	86 e3       	ldi	r24, 0x36	; 54
   12204:	01 c0       	rjmp	.+2      	; 0x12208 <task_twi2_lcd_rect+0x56>
   12206:	84 e3       	ldi	r24, 0x34	; 52
   12208:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = width;
   1220c:	8b 81       	ldd	r24, Y+3	; 0x03
   1220e:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
		g_twi2_m_data[1] = height;
   12212:	8c 81       	ldd	r24, Y+4	; 0x04
   12214:	80 93 42 2b 	sts	0x2B42, r24	; 0x802b42 <g_twi2_m_data+0x1>
		g_twi2_m_data[2] = color;
   12218:	8e 81       	ldd	r24, Y+6	; 0x06
   1221a:	80 93 43 2b 	sts	0x2B43, r24	; 0x802b43 <g_twi2_m_data+0x2>
		g_twi2_packet.length = 3;
   1221e:	83 e0       	ldi	r24, 0x03	; 3
   12220:	90 e0       	ldi	r25, 0x00	; 0
   12222:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   12226:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   1222a:	6e e2       	ldi	r22, 0x2E	; 46
   1222c:	70 e2       	ldi	r23, 0x20	; 32
   1222e:	80 e8       	ldi	r24, 0x80	; 128
   12230:	94 e0       	ldi	r25, 0x04	; 4
   12232:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   12236:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   1223a:	dc 01       	movw	r26, r24
   1223c:	cb 01       	movw	r24, r22
   1223e:	1c 01       	movw	r2, r24
   12240:	2d 01       	movw	r4, r26
   12242:	61 2c       	mov	r6, r1
   12244:	71 2c       	mov	r7, r1
   12246:	43 01       	movw	r8, r6
   12248:	0f 2e       	mov	r0, r31
   1224a:	f6 e0       	ldi	r31, 0x06	; 6
   1224c:	af 2e       	mov	r10, r31
   1224e:	f0 2d       	mov	r31, r0
   12250:	b1 2c       	mov	r11, r1
   12252:	c1 2c       	mov	r12, r1
   12254:	d1 2c       	mov	r13, r1
   12256:	e1 2c       	mov	r14, r1
   12258:	f1 2c       	mov	r15, r1
   1225a:	00 e0       	ldi	r16, 0x00	; 0
   1225c:	10 e0       	ldi	r17, 0x00	; 0
   1225e:	22 2d       	mov	r18, r2
   12260:	33 2d       	mov	r19, r3
   12262:	44 2d       	mov	r20, r4
   12264:	55 2d       	mov	r21, r5
   12266:	66 2d       	mov	r22, r6
   12268:	77 2d       	mov	r23, r7
   1226a:	88 2d       	mov	r24, r8
   1226c:	99 2d       	mov	r25, r9
   1226e:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   12272:	22 2e       	mov	r2, r18
   12274:	33 2e       	mov	r3, r19
   12276:	44 2e       	mov	r4, r20
   12278:	55 2e       	mov	r5, r21
   1227a:	66 2e       	mov	r6, r22
   1227c:	77 2e       	mov	r7, r23
   1227e:	88 2e       	mov	r8, r24
   12280:	99 2e       	mov	r9, r25
   12282:	a2 2c       	mov	r10, r2
   12284:	b3 2c       	mov	r11, r3
   12286:	c4 2c       	mov	r12, r4
   12288:	d5 2c       	mov	r13, r5
   1228a:	e6 2c       	mov	r14, r6
   1228c:	f7 2c       	mov	r15, r7
   1228e:	08 2d       	mov	r16, r8
   12290:	19 2d       	mov	r17, r9
   12292:	2a 2d       	mov	r18, r10
   12294:	3b 2d       	mov	r19, r11
   12296:	4c 2d       	mov	r20, r12
   12298:	5d 2d       	mov	r21, r13
   1229a:	6e 2d       	mov	r22, r14
   1229c:	7f 2d       	mov	r23, r15
   1229e:	80 2f       	mov	r24, r16
   122a0:	91 2f       	mov	r25, r17
   122a2:	21 5c       	subi	r18, 0xC1	; 193
   122a4:	3d 4b       	sbci	r19, 0xBD	; 189
   122a6:	40 4f       	sbci	r20, 0xF0	; 240
   122a8:	5f 4f       	sbci	r21, 0xFF	; 255
   122aa:	6f 4f       	sbci	r22, 0xFF	; 255
   122ac:	7f 4f       	sbci	r23, 0xFF	; 255
   122ae:	8f 4f       	sbci	r24, 0xFF	; 255
   122b0:	9f 4f       	sbci	r25, 0xFF	; 255
   122b2:	a2 2e       	mov	r10, r18
   122b4:	b3 2e       	mov	r11, r19
   122b6:	c4 2e       	mov	r12, r20
   122b8:	d5 2e       	mov	r13, r21
   122ba:	e6 2e       	mov	r14, r22
   122bc:	f7 2e       	mov	r15, r23
   122be:	08 2f       	mov	r16, r24
   122c0:	19 2f       	mov	r17, r25
   122c2:	2a 2d       	mov	r18, r10
   122c4:	3b 2d       	mov	r19, r11
   122c6:	4c 2d       	mov	r20, r12
   122c8:	5d 2d       	mov	r21, r13
   122ca:	6e 2d       	mov	r22, r14
   122cc:	7f 2d       	mov	r23, r15
   122ce:	80 2f       	mov	r24, r16
   122d0:	91 2f       	mov	r25, r17
   122d2:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   122d6:	dc 01       	movw	r26, r24
   122d8:	cb 01       	movw	r24, r22
   122da:	20 e0       	ldi	r18, 0x00	; 0
   122dc:	34 e2       	ldi	r19, 0x24	; 36
   122de:	44 e7       	ldi	r20, 0x74	; 116
   122e0:	59 e4       	ldi	r21, 0x49	; 73
   122e2:	bc 01       	movw	r22, r24
   122e4:	cd 01       	movw	r24, r26
   122e6:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   122ea:	dc 01       	movw	r26, r24
   122ec:	cb 01       	movw	r24, r22
   122ee:	bc 01       	movw	r22, r24
   122f0:	cd 01       	movw	r24, r26
   122f2:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   122f6:	a2 2e       	mov	r10, r18
   122f8:	b3 2e       	mov	r11, r19
   122fa:	c4 2e       	mov	r12, r20
   122fc:	d5 2e       	mov	r13, r21
   122fe:	e6 2e       	mov	r14, r22
   12300:	f7 2e       	mov	r15, r23
   12302:	08 2f       	mov	r16, r24
   12304:	19 2f       	mov	r17, r25
   12306:	d6 01       	movw	r26, r12
   12308:	c5 01       	movw	r24, r10
   1230a:	bc 01       	movw	r22, r24
   1230c:	cd 01       	movw	r24, r26
   1230e:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
	}
}
   12312:	00 00       	nop
   12314:	26 96       	adiw	r28, 0x06	; 6
   12316:	cd bf       	out	0x3d, r28	; 61
   12318:	de bf       	out	0x3e, r29	; 62
   1231a:	df 91       	pop	r29
   1231c:	cf 91       	pop	r28
   1231e:	1f 91       	pop	r17
   12320:	0f 91       	pop	r16
   12322:	ff 90       	pop	r15
   12324:	ef 90       	pop	r14
   12326:	df 90       	pop	r13
   12328:	cf 90       	pop	r12
   1232a:	bf 90       	pop	r11
   1232c:	af 90       	pop	r10
   1232e:	9f 90       	pop	r9
   12330:	8f 90       	pop	r8
   12332:	7f 90       	pop	r7
   12334:	6f 90       	pop	r6
   12336:	5f 90       	pop	r5
   12338:	4f 90       	pop	r4
   1233a:	3f 90       	pop	r3
   1233c:	2f 90       	pop	r2
   1233e:	08 95       	ret

00012340 <task_twi2_lcd_circ>:

void task_twi2_lcd_circ(uint8_t x, uint8_t y, uint8_t radius, bool filled, uint8_t color)
{
   12340:	2f 92       	push	r2
   12342:	3f 92       	push	r3
   12344:	4f 92       	push	r4
   12346:	5f 92       	push	r5
   12348:	6f 92       	push	r6
   1234a:	7f 92       	push	r7
   1234c:	8f 92       	push	r8
   1234e:	9f 92       	push	r9
   12350:	af 92       	push	r10
   12352:	bf 92       	push	r11
   12354:	cf 92       	push	r12
   12356:	df 92       	push	r13
   12358:	ef 92       	push	r14
   1235a:	ff 92       	push	r15
   1235c:	0f 93       	push	r16
   1235e:	1f 93       	push	r17
   12360:	cf 93       	push	r28
   12362:	df 93       	push	r29
   12364:	cd b7       	in	r28, 0x3d	; 61
   12366:	de b7       	in	r29, 0x3e	; 62
   12368:	25 97       	sbiw	r28, 0x05	; 5
   1236a:	cd bf       	out	0x3d, r28	; 61
   1236c:	de bf       	out	0x3e, r29	; 62
   1236e:	89 83       	std	Y+1, r24	; 0x01
   12370:	6a 83       	std	Y+2, r22	; 0x02
   12372:	4b 83       	std	Y+3, r20	; 0x03
   12374:	2c 83       	std	Y+4, r18	; 0x04
   12376:	0d 83       	std	Y+5, r16	; 0x05
	task_twi2_lcd_pos_xy(x, y);
   12378:	6a 81       	ldd	r22, Y+2	; 0x02
   1237a:	89 81       	ldd	r24, Y+1	; 0x01
   1237c:	a0 dc       	rcall	.-1728   	; 0x11cbe <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   1237e:	80 e0       	ldi	r24, 0x00	; 0
   12380:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   12384:	88 23       	and	r24, r24
   12386:	09 f4       	brne	.+2      	; 0x1238a <task_twi2_lcd_circ+0x4a>
   12388:	88 c0       	rjmp	.+272    	; 0x1249a <task_twi2_lcd_circ+0x15a>
		g_twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_CIRC : TWI_SMART_LCD_CMD_DRAW_CIRC;
   1238a:	8c 81       	ldd	r24, Y+4	; 0x04
   1238c:	88 23       	and	r24, r24
   1238e:	11 f0       	breq	.+4      	; 0x12394 <task_twi2_lcd_circ+0x54>
   12390:	8a e3       	ldi	r24, 0x3A	; 58
   12392:	01 c0       	rjmp	.+2      	; 0x12396 <task_twi2_lcd_circ+0x56>
   12394:	88 e3       	ldi	r24, 0x38	; 56
   12396:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = radius;
   1239a:	8b 81       	ldd	r24, Y+3	; 0x03
   1239c:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
		g_twi2_m_data[1] = color;
   123a0:	8d 81       	ldd	r24, Y+5	; 0x05
   123a2:	80 93 42 2b 	sts	0x2B42, r24	; 0x802b42 <g_twi2_m_data+0x1>
		g_twi2_packet.length = 2;
   123a6:	82 e0       	ldi	r24, 0x02	; 2
   123a8:	90 e0       	ldi	r25, 0x00	; 0
   123aa:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   123ae:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   123b2:	6e e2       	ldi	r22, 0x2E	; 46
   123b4:	70 e2       	ldi	r23, 0x20	; 32
   123b6:	80 e8       	ldi	r24, 0x80	; 128
   123b8:	94 e0       	ldi	r25, 0x04	; 4
   123ba:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   123be:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   123c2:	dc 01       	movw	r26, r24
   123c4:	cb 01       	movw	r24, r22
   123c6:	1c 01       	movw	r2, r24
   123c8:	2d 01       	movw	r4, r26
   123ca:	61 2c       	mov	r6, r1
   123cc:	71 2c       	mov	r7, r1
   123ce:	43 01       	movw	r8, r6
   123d0:	0f 2e       	mov	r0, r31
   123d2:	f6 e0       	ldi	r31, 0x06	; 6
   123d4:	af 2e       	mov	r10, r31
   123d6:	f0 2d       	mov	r31, r0
   123d8:	b1 2c       	mov	r11, r1
   123da:	c1 2c       	mov	r12, r1
   123dc:	d1 2c       	mov	r13, r1
   123de:	e1 2c       	mov	r14, r1
   123e0:	f1 2c       	mov	r15, r1
   123e2:	00 e0       	ldi	r16, 0x00	; 0
   123e4:	10 e0       	ldi	r17, 0x00	; 0
   123e6:	22 2d       	mov	r18, r2
   123e8:	33 2d       	mov	r19, r3
   123ea:	44 2d       	mov	r20, r4
   123ec:	55 2d       	mov	r21, r5
   123ee:	66 2d       	mov	r22, r6
   123f0:	77 2d       	mov	r23, r7
   123f2:	88 2d       	mov	r24, r8
   123f4:	99 2d       	mov	r25, r9
   123f6:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   123fa:	22 2e       	mov	r2, r18
   123fc:	33 2e       	mov	r3, r19
   123fe:	44 2e       	mov	r4, r20
   12400:	55 2e       	mov	r5, r21
   12402:	66 2e       	mov	r6, r22
   12404:	77 2e       	mov	r7, r23
   12406:	88 2e       	mov	r8, r24
   12408:	99 2e       	mov	r9, r25
   1240a:	a2 2c       	mov	r10, r2
   1240c:	b3 2c       	mov	r11, r3
   1240e:	c4 2c       	mov	r12, r4
   12410:	d5 2c       	mov	r13, r5
   12412:	e6 2c       	mov	r14, r6
   12414:	f7 2c       	mov	r15, r7
   12416:	08 2d       	mov	r16, r8
   12418:	19 2d       	mov	r17, r9
   1241a:	2a 2d       	mov	r18, r10
   1241c:	3b 2d       	mov	r19, r11
   1241e:	4c 2d       	mov	r20, r12
   12420:	5d 2d       	mov	r21, r13
   12422:	6e 2d       	mov	r22, r14
   12424:	7f 2d       	mov	r23, r15
   12426:	80 2f       	mov	r24, r16
   12428:	91 2f       	mov	r25, r17
   1242a:	21 5c       	subi	r18, 0xC1	; 193
   1242c:	3d 4b       	sbci	r19, 0xBD	; 189
   1242e:	40 4f       	sbci	r20, 0xF0	; 240
   12430:	5f 4f       	sbci	r21, 0xFF	; 255
   12432:	6f 4f       	sbci	r22, 0xFF	; 255
   12434:	7f 4f       	sbci	r23, 0xFF	; 255
   12436:	8f 4f       	sbci	r24, 0xFF	; 255
   12438:	9f 4f       	sbci	r25, 0xFF	; 255
   1243a:	a2 2e       	mov	r10, r18
   1243c:	b3 2e       	mov	r11, r19
   1243e:	c4 2e       	mov	r12, r20
   12440:	d5 2e       	mov	r13, r21
   12442:	e6 2e       	mov	r14, r22
   12444:	f7 2e       	mov	r15, r23
   12446:	08 2f       	mov	r16, r24
   12448:	19 2f       	mov	r17, r25
   1244a:	2a 2d       	mov	r18, r10
   1244c:	3b 2d       	mov	r19, r11
   1244e:	4c 2d       	mov	r20, r12
   12450:	5d 2d       	mov	r21, r13
   12452:	6e 2d       	mov	r22, r14
   12454:	7f 2d       	mov	r23, r15
   12456:	80 2f       	mov	r24, r16
   12458:	91 2f       	mov	r25, r17
   1245a:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   1245e:	dc 01       	movw	r26, r24
   12460:	cb 01       	movw	r24, r22
   12462:	20 e0       	ldi	r18, 0x00	; 0
   12464:	34 e2       	ldi	r19, 0x24	; 36
   12466:	44 e7       	ldi	r20, 0x74	; 116
   12468:	59 e4       	ldi	r21, 0x49	; 73
   1246a:	bc 01       	movw	r22, r24
   1246c:	cd 01       	movw	r24, r26
   1246e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   12472:	dc 01       	movw	r26, r24
   12474:	cb 01       	movw	r24, r22
   12476:	bc 01       	movw	r22, r24
   12478:	cd 01       	movw	r24, r26
   1247a:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   1247e:	a2 2e       	mov	r10, r18
   12480:	b3 2e       	mov	r11, r19
   12482:	c4 2e       	mov	r12, r20
   12484:	d5 2e       	mov	r13, r21
   12486:	e6 2e       	mov	r14, r22
   12488:	f7 2e       	mov	r15, r23
   1248a:	08 2f       	mov	r16, r24
   1248c:	19 2f       	mov	r17, r25
   1248e:	d6 01       	movw	r26, r12
   12490:	c5 01       	movw	r24, r10
   12492:	bc 01       	movw	r22, r24
   12494:	cd 01       	movw	r24, r26
   12496:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
	}
}
   1249a:	00 00       	nop
   1249c:	25 96       	adiw	r28, 0x05	; 5
   1249e:	cd bf       	out	0x3d, r28	; 61
   124a0:	de bf       	out	0x3e, r29	; 62
   124a2:	df 91       	pop	r29
   124a4:	cf 91       	pop	r28
   124a6:	1f 91       	pop	r17
   124a8:	0f 91       	pop	r16
   124aa:	ff 90       	pop	r15
   124ac:	ef 90       	pop	r14
   124ae:	df 90       	pop	r13
   124b0:	cf 90       	pop	r12
   124b2:	bf 90       	pop	r11
   124b4:	af 90       	pop	r10
   124b6:	9f 90       	pop	r9
   124b8:	8f 90       	pop	r8
   124ba:	7f 90       	pop	r7
   124bc:	6f 90       	pop	r6
   124be:	5f 90       	pop	r5
   124c0:	4f 90       	pop	r4
   124c2:	3f 90       	pop	r3
   124c4:	2f 90       	pop	r2
   124c6:	08 95       	ret

000124c8 <task_twi2_lcd_header>:

void task_twi2_lcd_header(void)
{
   124c8:	ef 92       	push	r14
   124ca:	0f 93       	push	r16
   124cc:	cf 93       	push	r28
   124ce:	df 93       	push	r29
   124d0:	cd b7       	in	r28, 0x3d	; 61
   124d2:	de b7       	in	r29, 0x3e	; 62
	if (twi2_waitUntilReady(true)) {
   124d4:	81 e0       	ldi	r24, 0x01	; 1
   124d6:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   124da:	88 23       	and	r24, r24
   124dc:	89 f1       	breq	.+98     	; 0x12540 <task_twi2_lcd_header+0x78>
		/* The header line */
		task_twi2_lcd_cls();
   124de:	46 db       	rcall	.-2420   	; 0x11b6c <task_twi2_lcd_cls>
		task_twi2_lcd_str(6 * 10, 2, strcpy_P(g_prepare_buf, PM_TWIHEADER_FINDMESAT));
   124e0:	6a e8       	ldi	r22, 0x8A	; 138
   124e2:	7c e3       	ldi	r23, 0x3C	; 60
   124e4:	89 eb       	ldi	r24, 0xB9	; 185
   124e6:	9a e2       	ldi	r25, 0x2A	; 42
   124e8:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   124ec:	ac 01       	movw	r20, r24
   124ee:	62 e0       	ldi	r22, 0x02	; 2
   124f0:	8c e3       	ldi	r24, 0x3C	; 60
   124f2:	9c dc       	rcall	.-1736   	; 0x11e2c <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 30, 2, strcpy_P(g_prepare_buf, PM_TWIHEADER_BY_DF4IAH));
   124f4:	64 e9       	ldi	r22, 0x94	; 148
   124f6:	7c e3       	ldi	r23, 0x3C	; 60
   124f8:	89 eb       	ldi	r24, 0xB9	; 185
   124fa:	9a e2       	ldi	r25, 0x2A	; 42
   124fc:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   12500:	ac 01       	movw	r20, r24
   12502:	62 e0       	ldi	r22, 0x02	; 2
   12504:	84 eb       	ldi	r24, 0xB4	; 180
   12506:	92 dc       	rcall	.-1756   	; 0x11e2c <task_twi2_lcd_str>

		/* A tiny satellite */
		task_twi2_lcd_circ( 9, 4, 3, true, 1);
   12508:	01 e0       	ldi	r16, 0x01	; 1
   1250a:	21 e0       	ldi	r18, 0x01	; 1
   1250c:	43 e0       	ldi	r20, 0x03	; 3
   1250e:	64 e0       	ldi	r22, 0x04	; 4
   12510:	89 e0       	ldi	r24, 0x09	; 9
   12512:	16 df       	rcall	.-468    	; 0x12340 <task_twi2_lcd_circ>
		task_twi2_lcd_rect( 1, 2, 6, 4, false, 1);
   12514:	ee 24       	eor	r14, r14
   12516:	e3 94       	inc	r14
   12518:	00 e0       	ldi	r16, 0x00	; 0
   1251a:	24 e0       	ldi	r18, 0x04	; 4
   1251c:	46 e0       	ldi	r20, 0x06	; 6
   1251e:	62 e0       	ldi	r22, 0x02	; 2
   12520:	81 e0       	ldi	r24, 0x01	; 1
   12522:	47 de       	rcall	.-882    	; 0x121b2 <task_twi2_lcd_rect>
		task_twi2_lcd_rect(12, 2, 6, 4, false, 1);
   12524:	ee 24       	eor	r14, r14
   12526:	e3 94       	inc	r14
   12528:	00 e0       	ldi	r16, 0x00	; 0
   1252a:	24 e0       	ldi	r18, 0x04	; 4
   1252c:	46 e0       	ldi	r20, 0x06	; 6
   1252e:	62 e0       	ldi	r22, 0x02	; 2
   12530:	8c e0       	ldi	r24, 0x0C	; 12
   12532:	3f de       	rcall	.-898    	; 0x121b2 <task_twi2_lcd_rect>

		/* Header line separator */
		task_twi2_lcd_line(0, 11, 239, 11, 1);
   12534:	01 e0       	ldi	r16, 0x01	; 1
   12536:	2b e0       	ldi	r18, 0x0B	; 11
   12538:	4f ee       	ldi	r20, 0xEF	; 239
   1253a:	6b e0       	ldi	r22, 0x0B	; 11
   1253c:	80 e0       	ldi	r24, 0x00	; 0
   1253e:	77 dd       	rcall	.-1298   	; 0x1202e <task_twi2_lcd_line>
   12540:	00 00       	nop
	}
}
   12542:	df 91       	pop	r29
   12544:	cf 91       	pop	r28
   12546:	0f 91       	pop	r16
   12548:	ef 90       	pop	r14
   1254a:	08 95       	ret

0001254c <task_twi2_lcd_template>:
   1254c:	0f 93       	push	r16


static void task_twi2_lcd_template(void)
{
   1254e:	cf 93       	push	r28
   12550:	df 93       	push	r29
   12552:	00 d0       	rcall	.+0      	; 0x12554 <task_twi2_lcd_template+0x8>
   12554:	00 d0       	rcall	.+0      	; 0x12556 <task_twi2_lcd_template+0xa>
   12556:	cd b7       	in	r28, 0x3d	; 61
   12558:	de b7       	in	r29, 0x3e	; 62
	uint8_t line;

	if (twi2_waitUntilReady(false)) {
   1255a:	80 e0       	ldi	r24, 0x00	; 0
   1255c:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   12560:	88 23       	and	r24, r24
   12562:	09 f4       	brne	.+2      	; 0x12566 <task_twi2_lcd_template+0x1a>
   12564:	b6 c1       	rjmp	.+876    	; 0x128d2 <task_twi2_lcd_template+0x386>
		if (g_adc_enabled) {
   12566:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   1256a:	88 23       	and	r24, r24
   1256c:	09 f4       	brne	.+2      	; 0x12570 <task_twi2_lcd_template+0x24>
   1256e:	67 c0       	rjmp	.+206    	; 0x1263e <task_twi2_lcd_template+0xf2>
			/* Left measurement names */
			line = 2;
   12570:	82 e0       	ldi	r24, 0x02	; 2
   12572:	89 83       	std	Y+1, r24	; 0x01
			task_twi2_lcd_str(6 *  0, (line++) * 10 -4, strcpy_P(g_prepare_buf, PM_TWIINIT_DATE_TIME));
   12574:	6e e9       	ldi	r22, 0x9E	; 158
   12576:	7c e3       	ldi	r23, 0x3C	; 60
   12578:	89 eb       	ldi	r24, 0xB9	; 185
   1257a:	9a e2       	ldi	r25, 0x2A	; 42
   1257c:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   12580:	9c 01       	movw	r18, r24
   12582:	89 81       	ldd	r24, Y+1	; 0x01
   12584:	91 e0       	ldi	r25, 0x01	; 1
   12586:	98 0f       	add	r25, r24
   12588:	99 83       	std	Y+1, r25	; 0x01
   1258a:	88 0f       	add	r24, r24
   1258c:	98 2f       	mov	r25, r24
   1258e:	99 0f       	add	r25, r25
   12590:	99 0f       	add	r25, r25
   12592:	89 0f       	add	r24, r25
   12594:	84 50       	subi	r24, 0x04	; 4
   12596:	a9 01       	movw	r20, r18
   12598:	68 2f       	mov	r22, r24
   1259a:	80 e0       	ldi	r24, 0x00	; 0
   1259c:	47 dc       	rcall	.-1906   	; 0x11e2c <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_TEMP));
   1259e:	66 eb       	ldi	r22, 0xB6	; 182
   125a0:	7c e3       	ldi	r23, 0x3C	; 60
   125a2:	89 eb       	ldi	r24, 0xB9	; 185
   125a4:	9a e2       	ldi	r25, 0x2A	; 42
   125a6:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   125aa:	9c 01       	movw	r18, r24
   125ac:	89 81       	ldd	r24, Y+1	; 0x01
   125ae:	91 e0       	ldi	r25, 0x01	; 1
   125b0:	98 0f       	add	r25, r24
   125b2:	99 83       	std	Y+1, r25	; 0x01
   125b4:	88 0f       	add	r24, r24
   125b6:	98 2f       	mov	r25, r24
   125b8:	99 0f       	add	r25, r25
   125ba:	99 0f       	add	r25, r25
   125bc:	89 0f       	add	r24, r25
   125be:	a9 01       	movw	r20, r18
   125c0:	68 2f       	mov	r22, r24
   125c2:	80 e0       	ldi	r24, 0x00	; 0
   125c4:	33 dc       	rcall	.-1946   	; 0x11e2c <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  3, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UUSB));
   125c6:	60 ec       	ldi	r22, 0xC0	; 192
   125c8:	7c e3       	ldi	r23, 0x3C	; 60
   125ca:	89 eb       	ldi	r24, 0xB9	; 185
   125cc:	9a e2       	ldi	r25, 0x2A	; 42
   125ce:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   125d2:	9c 01       	movw	r18, r24
   125d4:	89 81       	ldd	r24, Y+1	; 0x01
   125d6:	91 e0       	ldi	r25, 0x01	; 1
   125d8:	98 0f       	add	r25, r24
   125da:	99 83       	std	Y+1, r25	; 0x01
   125dc:	88 0f       	add	r24, r24
   125de:	98 2f       	mov	r25, r24
   125e0:	99 0f       	add	r25, r25
   125e2:	99 0f       	add	r25, r25
   125e4:	89 0f       	add	r24, r25
   125e6:	a9 01       	movw	r20, r18
   125e8:	68 2f       	mov	r22, r24
   125ea:	82 e1       	ldi	r24, 0x12	; 18
   125ec:	1f dc       	rcall	.-1986   	; 0x11e2c <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  3, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UBAT));
   125ee:	67 ec       	ldi	r22, 0xC7	; 199
   125f0:	7c e3       	ldi	r23, 0x3C	; 60
   125f2:	89 eb       	ldi	r24, 0xB9	; 185
   125f4:	9a e2       	ldi	r25, 0x2A	; 42
   125f6:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   125fa:	9c 01       	movw	r18, r24
   125fc:	89 81       	ldd	r24, Y+1	; 0x01
   125fe:	91 e0       	ldi	r25, 0x01	; 1
   12600:	98 0f       	add	r25, r24
   12602:	99 83       	std	Y+1, r25	; 0x01
   12604:	88 0f       	add	r24, r24
   12606:	98 2f       	mov	r25, r24
   12608:	99 0f       	add	r25, r25
   1260a:	99 0f       	add	r25, r25
   1260c:	89 0f       	add	r24, r25
   1260e:	a9 01       	movw	r20, r18
   12610:	68 2f       	mov	r22, r24
   12612:	82 e1       	ldi	r24, 0x12	; 18
   12614:	0b dc       	rcall	.-2026   	; 0x11e2c <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UVCTCXO));
   12616:	6e ec       	ldi	r22, 0xCE	; 206
   12618:	7c e3       	ldi	r23, 0x3C	; 60
   1261a:	89 eb       	ldi	r24, 0xB9	; 185
   1261c:	9a e2       	ldi	r25, 0x2A	; 42
   1261e:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   12622:	9c 01       	movw	r18, r24
   12624:	89 81       	ldd	r24, Y+1	; 0x01
   12626:	91 e0       	ldi	r25, 0x01	; 1
   12628:	98 0f       	add	r25, r24
   1262a:	99 83       	std	Y+1, r25	; 0x01
   1262c:	88 0f       	add	r24, r24
   1262e:	98 2f       	mov	r25, r24
   12630:	99 0f       	add	r25, r25
   12632:	99 0f       	add	r25, r25
   12634:	89 0f       	add	r24, r25
   12636:	a9 01       	movw	r20, r18
   12638:	68 2f       	mov	r22, r24
   1263a:	80 e0       	ldi	r24, 0x00	; 0
   1263c:	f7 db       	rcall	.-2066   	; 0x11e2c <task_twi2_lcd_str>
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UIOADC4));
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UIOADC5));
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_USILEN));
		}

		line = 9;
   1263e:	89 e0       	ldi	r24, 0x09	; 9
   12640:	89 83       	std	Y+1, r24	; 0x01
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_ENV_TEMP));
   12642:	68 ed       	ldi	r22, 0xD8	; 216
   12644:	7c e3       	ldi	r23, 0x3C	; 60
   12646:	89 eb       	ldi	r24, 0xB9	; 185
   12648:	9a e2       	ldi	r25, 0x2A	; 42
   1264a:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   1264e:	9c 01       	movw	r18, r24
   12650:	89 81       	ldd	r24, Y+1	; 0x01
   12652:	91 e0       	ldi	r25, 0x01	; 1
   12654:	98 0f       	add	r25, r24
   12656:	99 83       	std	Y+1, r25	; 0x01
   12658:	88 0f       	add	r24, r24
   1265a:	98 2f       	mov	r25, r24
   1265c:	99 0f       	add	r25, r25
   1265e:	99 0f       	add	r25, r25
   12660:	89 0f       	add	r24, r25
   12662:	a9 01       	movw	r20, r18
   12664:	68 2f       	mov	r22, r24
   12666:	80 e0       	ldi	r24, 0x00	; 0
   12668:	e1 db       	rcall	.-2110   	; 0x11e2c <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_ENV_RELH));
   1266a:	62 ee       	ldi	r22, 0xE2	; 226
   1266c:	7c e3       	ldi	r23, 0x3C	; 60
   1266e:	89 eb       	ldi	r24, 0xB9	; 185
   12670:	9a e2       	ldi	r25, 0x2A	; 42
   12672:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   12676:	9c 01       	movw	r18, r24
   12678:	89 81       	ldd	r24, Y+1	; 0x01
   1267a:	91 e0       	ldi	r25, 0x01	; 1
   1267c:	98 0f       	add	r25, r24
   1267e:	99 83       	std	Y+1, r25	; 0x01
   12680:	88 0f       	add	r24, r24
   12682:	98 2f       	mov	r25, r24
   12684:	99 0f       	add	r25, r25
   12686:	99 0f       	add	r25, r25
   12688:	89 0f       	add	r24, r25
   1268a:	a9 01       	movw	r20, r18
   1268c:	68 2f       	mov	r22, r24
   1268e:	80 e0       	ldi	r24, 0x00	; 0
   12690:	cd db       	rcall	.-2150   	; 0x11e2c <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_DP_TEMP));
   12692:	6c ee       	ldi	r22, 0xEC	; 236
   12694:	7c e3       	ldi	r23, 0x3C	; 60
   12696:	89 eb       	ldi	r24, 0xB9	; 185
   12698:	9a e2       	ldi	r25, 0x2A	; 42
   1269a:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   1269e:	9c 01       	movw	r18, r24
   126a0:	89 81       	ldd	r24, Y+1	; 0x01
   126a2:	91 e0       	ldi	r25, 0x01	; 1
   126a4:	98 0f       	add	r25, r24
   126a6:	99 83       	std	Y+1, r25	; 0x01
   126a8:	88 0f       	add	r24, r24
   126aa:	98 2f       	mov	r25, r24
   126ac:	99 0f       	add	r25, r25
   126ae:	99 0f       	add	r25, r25
   126b0:	89 0f       	add	r24, r25
   126b2:	a9 01       	movw	r20, r18
   126b4:	68 2f       	mov	r22, r24
   126b6:	80 e0       	ldi	r24, 0x00	; 0
   126b8:	b9 db       	rcall	.-2190   	; 0x11e2c <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_QNH));
   126ba:	66 ef       	ldi	r22, 0xF6	; 246
   126bc:	7c e3       	ldi	r23, 0x3C	; 60
   126be:	89 eb       	ldi	r24, 0xB9	; 185
   126c0:	9a e2       	ldi	r25, 0x2A	; 42
   126c2:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   126c6:	9c 01       	movw	r18, r24
   126c8:	89 81       	ldd	r24, Y+1	; 0x01
   126ca:	91 e0       	ldi	r25, 0x01	; 1
   126cc:	98 0f       	add	r25, r24
   126ce:	99 83       	std	Y+1, r25	; 0x01
   126d0:	88 0f       	add	r24, r24
   126d2:	98 2f       	mov	r25, r24
   126d4:	99 0f       	add	r25, r25
   126d6:	99 0f       	add	r25, r25
   126d8:	89 0f       	add	r24, r25
   126da:	a9 01       	movw	r20, r18
   126dc:	68 2f       	mov	r22, r24
   126de:	80 e0       	ldi	r24, 0x00	; 0
   126e0:	a5 db       	rcall	.-2230   	; 0x11e2c <task_twi2_lcd_str>

		if (g_adc_enabled) {
   126e2:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   126e6:	88 23       	and	r24, r24
   126e8:	09 f4       	brne	.+2      	; 0x126ec <task_twi2_lcd_template+0x1a0>
   126ea:	52 c0       	rjmp	.+164    	; 0x12790 <task_twi2_lcd_template+0x244>
			/* Left measurement units */
			line = 3;
   126ec:	83 e0       	ldi	r24, 0x03	; 3
   126ee:	89 83       	std	Y+1, r24	; 0x01
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   126f0:	60 e0       	ldi	r22, 0x00	; 0
   126f2:	7d e3       	ldi	r23, 0x3D	; 61
   126f4:	89 eb       	ldi	r24, 0xB9	; 185
   126f6:	9a e2       	ldi	r25, 0x2A	; 42
   126f8:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   126fc:	9c 01       	movw	r18, r24
   126fe:	89 81       	ldd	r24, Y+1	; 0x01
   12700:	91 e0       	ldi	r25, 0x01	; 1
   12702:	98 0f       	add	r25, r24
   12704:	99 83       	std	Y+1, r25	; 0x01
   12706:	88 0f       	add	r24, r24
   12708:	98 2f       	mov	r25, r24
   1270a:	99 0f       	add	r25, r25
   1270c:	99 0f       	add	r25, r25
   1270e:	89 0f       	add	r24, r25
   12710:	a9 01       	movw	r20, r18
   12712:	68 2f       	mov	r22, r24
   12714:	80 e6       	ldi	r24, 0x60	; 96
   12716:	8a db       	rcall	.-2284   	; 0x11e2c <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   12718:	62 e0       	ldi	r22, 0x02	; 2
   1271a:	7d e3       	ldi	r23, 0x3D	; 61
   1271c:	89 eb       	ldi	r24, 0xB9	; 185
   1271e:	9a e2       	ldi	r25, 0x2A	; 42
   12720:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   12724:	9c 01       	movw	r18, r24
   12726:	89 81       	ldd	r24, Y+1	; 0x01
   12728:	91 e0       	ldi	r25, 0x01	; 1
   1272a:	98 0f       	add	r25, r24
   1272c:	99 83       	std	Y+1, r25	; 0x01
   1272e:	88 0f       	add	r24, r24
   12730:	98 2f       	mov	r25, r24
   12732:	99 0f       	add	r25, r25
   12734:	99 0f       	add	r25, r25
   12736:	89 0f       	add	r24, r25
   12738:	a9 01       	movw	r20, r18
   1273a:	68 2f       	mov	r22, r24
   1273c:	80 e6       	ldi	r24, 0x60	; 96
   1273e:	76 db       	rcall	.-2324   	; 0x11e2c <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   12740:	62 e0       	ldi	r22, 0x02	; 2
   12742:	7d e3       	ldi	r23, 0x3D	; 61
   12744:	89 eb       	ldi	r24, 0xB9	; 185
   12746:	9a e2       	ldi	r25, 0x2A	; 42
   12748:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   1274c:	9c 01       	movw	r18, r24
   1274e:	89 81       	ldd	r24, Y+1	; 0x01
   12750:	91 e0       	ldi	r25, 0x01	; 1
   12752:	98 0f       	add	r25, r24
   12754:	99 83       	std	Y+1, r25	; 0x01
   12756:	88 0f       	add	r24, r24
   12758:	98 2f       	mov	r25, r24
   1275a:	99 0f       	add	r25, r25
   1275c:	99 0f       	add	r25, r25
   1275e:	89 0f       	add	r24, r25
   12760:	a9 01       	movw	r20, r18
   12762:	68 2f       	mov	r22, r24
   12764:	80 e6       	ldi	r24, 0x60	; 96
   12766:	62 db       	rcall	.-2364   	; 0x11e2c <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   12768:	62 e0       	ldi	r22, 0x02	; 2
   1276a:	7d e3       	ldi	r23, 0x3D	; 61
   1276c:	89 eb       	ldi	r24, 0xB9	; 185
   1276e:	9a e2       	ldi	r25, 0x2A	; 42
   12770:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   12774:	9c 01       	movw	r18, r24
   12776:	89 81       	ldd	r24, Y+1	; 0x01
   12778:	91 e0       	ldi	r25, 0x01	; 1
   1277a:	98 0f       	add	r25, r24
   1277c:	99 83       	std	Y+1, r25	; 0x01
   1277e:	88 0f       	add	r24, r24
   12780:	98 2f       	mov	r25, r24
   12782:	99 0f       	add	r25, r25
   12784:	99 0f       	add	r25, r25
   12786:	89 0f       	add	r24, r25
   12788:	a9 01       	movw	r20, r18
   1278a:	68 2f       	mov	r22, r24
   1278c:	80 e6       	ldi	r24, 0x60	; 96
   1278e:	4e db       	rcall	.-2404   	; 0x11e2c <task_twi2_lcd_str>
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
		}

		line = 9;
   12790:	89 e0       	ldi	r24, 0x09	; 9
   12792:	89 83       	std	Y+1, r24	; 0x01
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   12794:	60 e0       	ldi	r22, 0x00	; 0
   12796:	7d e3       	ldi	r23, 0x3D	; 61
   12798:	89 eb       	ldi	r24, 0xB9	; 185
   1279a:	9a e2       	ldi	r25, 0x2A	; 42
   1279c:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   127a0:	9c 01       	movw	r18, r24
   127a2:	89 81       	ldd	r24, Y+1	; 0x01
   127a4:	91 e0       	ldi	r25, 0x01	; 1
   127a6:	98 0f       	add	r25, r24
   127a8:	99 83       	std	Y+1, r25	; 0x01
   127aa:	88 0f       	add	r24, r24
   127ac:	98 2f       	mov	r25, r24
   127ae:	99 0f       	add	r25, r25
   127b0:	99 0f       	add	r25, r25
   127b2:	89 0f       	add	r24, r25
   127b4:	a9 01       	movw	r20, r18
   127b6:	68 2f       	mov	r22, r24
   127b8:	80 e6       	ldi	r24, 0x60	; 96
   127ba:	38 db       	rcall	.-2448   	; 0x11e2c <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_P100));
   127bc:	64 e0       	ldi	r22, 0x04	; 4
   127be:	7d e3       	ldi	r23, 0x3D	; 61
   127c0:	89 eb       	ldi	r24, 0xB9	; 185
   127c2:	9a e2       	ldi	r25, 0x2A	; 42
   127c4:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   127c8:	9c 01       	movw	r18, r24
   127ca:	89 81       	ldd	r24, Y+1	; 0x01
   127cc:	91 e0       	ldi	r25, 0x01	; 1
   127ce:	98 0f       	add	r25, r24
   127d0:	99 83       	std	Y+1, r25	; 0x01
   127d2:	88 0f       	add	r24, r24
   127d4:	98 2f       	mov	r25, r24
   127d6:	99 0f       	add	r25, r25
   127d8:	99 0f       	add	r25, r25
   127da:	89 0f       	add	r24, r25
   127dc:	a9 01       	movw	r20, r18
   127de:	68 2f       	mov	r22, r24
   127e0:	80 e6       	ldi	r24, 0x60	; 96
   127e2:	24 db       	rcall	.-2488   	; 0x11e2c <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   127e4:	60 e0       	ldi	r22, 0x00	; 0
   127e6:	7d e3       	ldi	r23, 0x3D	; 61
   127e8:	89 eb       	ldi	r24, 0xB9	; 185
   127ea:	9a e2       	ldi	r25, 0x2A	; 42
   127ec:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   127f0:	9c 01       	movw	r18, r24
   127f2:	89 81       	ldd	r24, Y+1	; 0x01
   127f4:	91 e0       	ldi	r25, 0x01	; 1
   127f6:	98 0f       	add	r25, r24
   127f8:	99 83       	std	Y+1, r25	; 0x01
   127fa:	88 0f       	add	r24, r24
   127fc:	98 2f       	mov	r25, r24
   127fe:	99 0f       	add	r25, r25
   12800:	99 0f       	add	r25, r25
   12802:	89 0f       	add	r24, r25
   12804:	a9 01       	movw	r20, r18
   12806:	68 2f       	mov	r22, r24
   12808:	80 e6       	ldi	r24, 0x60	; 96
   1280a:	10 db       	rcall	.-2528   	; 0x11e2c <task_twi2_lcd_str>
		//task_twi2_lcd_str(6 * 18, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_HPA));

		/* Gyro: plot circles */
		{
			const uint8_t plot_gyro_center_x_X	= 150;
   1280c:	86 e9       	ldi	r24, 0x96	; 150
   1280e:	8a 83       	std	Y+2, r24	; 0x02
			const uint8_t plot_gyro_center_x_Y	= 150 + 30;
   12810:	84 eb       	ldi	r24, 0xB4	; 180
   12812:	8b 83       	std	Y+3, r24	; 0x03
			const uint8_t plot_gyro_center_x_Z	= 150 + 60;
   12814:	82 ed       	ldi	r24, 0xD2	; 210
			const uint8_t plot_gyro_center_y	= 100;
   12816:	8c 83       	std	Y+4, r24	; 0x04
   12818:	84 e6       	ldi	r24, 0x64	; 100
			const uint8_t plot_gyro_radius		= 14;
   1281a:	8d 83       	std	Y+5, r24	; 0x05
   1281c:	8e e0       	ldi	r24, 0x0E	; 14

			task_twi2_lcd_circ(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_radius, false, 1);
   1281e:	8e 83       	std	Y+6, r24	; 0x06
   12820:	01 e0       	ldi	r16, 0x01	; 1
   12822:	20 e0       	ldi	r18, 0x00	; 0
   12824:	4e 81       	ldd	r20, Y+6	; 0x06
   12826:	6d 81       	ldd	r22, Y+5	; 0x05
   12828:	8a 81       	ldd	r24, Y+2	; 0x02
			task_twi2_lcd_circ(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_radius, false, 1);
   1282a:	8a dd       	rcall	.-1260   	; 0x12340 <task_twi2_lcd_circ>
   1282c:	01 e0       	ldi	r16, 0x01	; 1
   1282e:	20 e0       	ldi	r18, 0x00	; 0
   12830:	4e 81       	ldd	r20, Y+6	; 0x06
   12832:	6d 81       	ldd	r22, Y+5	; 0x05
   12834:	8b 81       	ldd	r24, Y+3	; 0x03
   12836:	84 dd       	rcall	.-1272   	; 0x12340 <task_twi2_lcd_circ>
			task_twi2_lcd_circ(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_radius, false, 1);
   12838:	01 e0       	ldi	r16, 0x01	; 1
   1283a:	20 e0       	ldi	r18, 0x00	; 0
   1283c:	4e 81       	ldd	r20, Y+6	; 0x06
   1283e:	6d 81       	ldd	r22, Y+5	; 0x05
   12840:	8c 81       	ldd	r24, Y+4	; 0x04
   12842:	7e dd       	rcall	.-1284   	; 0x12340 <task_twi2_lcd_circ>

			task_twi2_lcd_str(plot_gyro_center_x_X - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GX));
   12844:	66 e0       	ldi	r22, 0x06	; 6
   12846:	7d e3       	ldi	r23, 0x3D	; 61
   12848:	89 eb       	ldi	r24, 0xB9	; 185
   1284a:	9a e2       	ldi	r25, 0x2A	; 42
   1284c:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   12850:	3d 81       	ldd	r19, Y+5	; 0x05
   12852:	2e 81       	ldd	r18, Y+6	; 0x06
   12854:	23 0f       	add	r18, r19
   12856:	34 e0       	ldi	r19, 0x04	; 4
   12858:	32 0f       	add	r19, r18
   1285a:	2a 81       	ldd	r18, Y+2	; 0x02
   1285c:	24 50       	subi	r18, 0x04	; 4
   1285e:	ac 01       	movw	r20, r24
   12860:	63 2f       	mov	r22, r19
   12862:	82 2f       	mov	r24, r18
   12864:	e3 da       	rcall	.-2618   	; 0x11e2c <task_twi2_lcd_str>
			task_twi2_lcd_str(plot_gyro_center_x_Y - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GY));
   12866:	69 e0       	ldi	r22, 0x09	; 9
   12868:	7d e3       	ldi	r23, 0x3D	; 61
   1286a:	89 eb       	ldi	r24, 0xB9	; 185
   1286c:	9a e2       	ldi	r25, 0x2A	; 42
   1286e:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   12872:	3d 81       	ldd	r19, Y+5	; 0x05
   12874:	2e 81       	ldd	r18, Y+6	; 0x06
   12876:	23 0f       	add	r18, r19
   12878:	34 e0       	ldi	r19, 0x04	; 4
   1287a:	32 0f       	add	r19, r18
   1287c:	2b 81       	ldd	r18, Y+3	; 0x03
   1287e:	24 50       	subi	r18, 0x04	; 4
   12880:	ac 01       	movw	r20, r24
   12882:	63 2f       	mov	r22, r19
   12884:	82 2f       	mov	r24, r18
   12886:	d2 da       	rcall	.-2652   	; 0x11e2c <task_twi2_lcd_str>
			task_twi2_lcd_str(plot_gyro_center_x_Z - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GZ));
   12888:	6c e0       	ldi	r22, 0x0C	; 12
   1288a:	7d e3       	ldi	r23, 0x3D	; 61
   1288c:	89 eb       	ldi	r24, 0xB9	; 185
   1288e:	9a e2       	ldi	r25, 0x2A	; 42
   12890:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   12894:	3d 81       	ldd	r19, Y+5	; 0x05
   12896:	2e 81       	ldd	r18, Y+6	; 0x06
   12898:	23 0f       	add	r18, r19
   1289a:	34 e0       	ldi	r19, 0x04	; 4
   1289c:	32 0f       	add	r19, r18
   1289e:	2c 81       	ldd	r18, Y+4	; 0x04
   128a0:	24 50       	subi	r18, 0x04	; 4
   128a2:	ac 01       	movw	r20, r24
   128a4:	63 2f       	mov	r22, r19
   128a6:	82 2f       	mov	r24, r18
		}

		/* Magnetic & Accel */
		{
			task_twi2_lcd_str(18 * 6, 72, strcpy_P(g_prepare_buf, PM_TWIINIT_MAGNETICS));
   128a8:	c1 da       	rcall	.-2686   	; 0x11e2c <task_twi2_lcd_str>
   128aa:	6f e0       	ldi	r22, 0x0F	; 15
   128ac:	7d e3       	ldi	r23, 0x3D	; 61
   128ae:	89 eb       	ldi	r24, 0xB9	; 185
   128b0:	9a e2       	ldi	r25, 0x2A	; 42
   128b2:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   128b6:	ac 01       	movw	r20, r24
   128b8:	68 e4       	ldi	r22, 0x48	; 72
   128ba:	8c e6       	ldi	r24, 0x6C	; 108
   128bc:	b7 da       	rcall	.-2706   	; 0x11e2c <task_twi2_lcd_str>
			task_twi2_lcd_str(196, 72, strcpy_P(g_prepare_buf, PM_TWIINIT_ACCEL));
   128be:	69 e1       	ldi	r22, 0x19	; 25
   128c0:	7d e3       	ldi	r23, 0x3D	; 61
   128c2:	89 eb       	ldi	r24, 0xB9	; 185
   128c4:	9a e2       	ldi	r25, 0x2A	; 42
   128c6:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   128ca:	ac 01       	movw	r20, r24
   128cc:	68 e4       	ldi	r22, 0x48	; 72
   128ce:	84 ec       	ldi	r24, 0xC4	; 196
   128d0:	ad da       	rcall	.-2726   	; 0x11e2c <task_twi2_lcd_str>
   128d2:	00 00       	nop
		}
	}
}
   128d4:	26 96       	adiw	r28, 0x06	; 6
   128d6:	cd bf       	out	0x3d, r28	; 61
   128d8:	de bf       	out	0x3e, r29	; 62
   128da:	df 91       	pop	r29
   128dc:	cf 91       	pop	r28
   128de:	0f 91       	pop	r16
   128e0:	08 95       	ret

000128e2 <task_twi2_lcd_print_format_P>:
   128e2:	2f 92       	push	r2

void task_twi2_lcd_print_format_P(uint8_t x, uint8_t y, const char* fmt_P)
{
   128e4:	3f 92       	push	r3
   128e6:	4f 92       	push	r4
   128e8:	5f 92       	push	r5
   128ea:	6f 92       	push	r6
   128ec:	7f 92       	push	r7
   128ee:	8f 92       	push	r8
   128f0:	9f 92       	push	r9
   128f2:	af 92       	push	r10
   128f4:	bf 92       	push	r11
   128f6:	cf 92       	push	r12
   128f8:	df 92       	push	r13
   128fa:	ef 92       	push	r14
   128fc:	ff 92       	push	r15
   128fe:	0f 93       	push	r16
   12900:	1f 93       	push	r17
   12902:	cf 93       	push	r28
   12904:	df 93       	push	r29
   12906:	00 d0       	rcall	.+0      	; 0x12908 <task_twi2_lcd_print_format_P+0x26>
   12908:	1f 92       	push	r1
   1290a:	cd b7       	in	r28, 0x3d	; 61
   1290c:	de b7       	in	r29, 0x3e	; 62
   1290e:	89 83       	std	Y+1, r24	; 0x01
   12910:	6a 83       	std	Y+2, r22	; 0x02
   12912:	4b 83       	std	Y+3, r20	; 0x03
   12914:	5c 83       	std	Y+4, r21	; 0x04
	task_twi2_lcd_pos_xy(x, y);
   12916:	6a 81       	ldd	r22, Y+2	; 0x02
   12918:	89 81       	ldd	r24, Y+1	; 0x01
   1291a:	d1 d9       	rcall	.-3166   	; 0x11cbe <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   1291c:	80 e0       	ldi	r24, 0x00	; 0
   1291e:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   12922:	88 23       	and	r24, r24
   12924:	09 f4       	brne	.+2      	; 0x12928 <task_twi2_lcd_print_format_P+0x46>
   12926:	93 c0       	rjmp	.+294    	; 0x12a4e <task_twi2_lcd_print_format_P+0x16c>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   12928:	80 e3       	ldi	r24, 0x30	; 48
   1292a:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P);
   1292e:	8c 81       	ldd	r24, Y+4	; 0x04
   12930:	8f 93       	push	r24
   12932:	8b 81       	ldd	r24, Y+3	; 0x03
   12934:	8f 93       	push	r24
   12936:	82 e4       	ldi	r24, 0x42	; 66
   12938:	9b e2       	ldi	r25, 0x2B	; 43
   1293a:	89 2f       	mov	r24, r25
   1293c:	8f 93       	push	r24
   1293e:	82 e4       	ldi	r24, 0x42	; 66
   12940:	9b e2       	ldi	r25, 0x2B	; 43
   12942:	8f 93       	push	r24
   12944:	0f 94 08 3e 	call	0x27c10	; 0x27c10 <sprintf_P>
   12948:	0f 90       	pop	r0
   1294a:	0f 90       	pop	r0
   1294c:	0f 90       	pop	r0
   1294e:	0f 90       	pop	r0
   12950:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   12954:	80 91 41 2b 	lds	r24, 0x2B41	; 0x802b41 <g_twi2_m_data>
   12958:	88 2f       	mov	r24, r24
   1295a:	90 e0       	ldi	r25, 0x00	; 0
   1295c:	01 96       	adiw	r24, 0x01	; 1
   1295e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   12962:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   12966:	6e e2       	ldi	r22, 0x2E	; 46
   12968:	70 e2       	ldi	r23, 0x20	; 32
   1296a:	80 e8       	ldi	r24, 0x80	; 128
   1296c:	94 e0       	ldi	r25, 0x04	; 4
   1296e:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   12972:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   12976:	dc 01       	movw	r26, r24
   12978:	cb 01       	movw	r24, r22
   1297a:	1c 01       	movw	r2, r24
   1297c:	2d 01       	movw	r4, r26
   1297e:	61 2c       	mov	r6, r1
   12980:	71 2c       	mov	r7, r1
   12982:	43 01       	movw	r8, r6
   12984:	0f 2e       	mov	r0, r31
   12986:	f6 e0       	ldi	r31, 0x06	; 6
   12988:	af 2e       	mov	r10, r31
   1298a:	f0 2d       	mov	r31, r0
   1298c:	b1 2c       	mov	r11, r1
   1298e:	c1 2c       	mov	r12, r1
   12990:	d1 2c       	mov	r13, r1
   12992:	e1 2c       	mov	r14, r1
   12994:	f1 2c       	mov	r15, r1
   12996:	00 e0       	ldi	r16, 0x00	; 0
   12998:	10 e0       	ldi	r17, 0x00	; 0
   1299a:	22 2d       	mov	r18, r2
   1299c:	33 2d       	mov	r19, r3
   1299e:	44 2d       	mov	r20, r4
   129a0:	55 2d       	mov	r21, r5
   129a2:	66 2d       	mov	r22, r6
   129a4:	77 2d       	mov	r23, r7
   129a6:	88 2d       	mov	r24, r8
   129a8:	99 2d       	mov	r25, r9
   129aa:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   129ae:	22 2e       	mov	r2, r18
   129b0:	33 2e       	mov	r3, r19
   129b2:	44 2e       	mov	r4, r20
   129b4:	55 2e       	mov	r5, r21
   129b6:	66 2e       	mov	r6, r22
   129b8:	77 2e       	mov	r7, r23
   129ba:	88 2e       	mov	r8, r24
   129bc:	99 2e       	mov	r9, r25
   129be:	a2 2c       	mov	r10, r2
   129c0:	b3 2c       	mov	r11, r3
   129c2:	c4 2c       	mov	r12, r4
   129c4:	d5 2c       	mov	r13, r5
   129c6:	e6 2c       	mov	r14, r6
   129c8:	f7 2c       	mov	r15, r7
   129ca:	08 2d       	mov	r16, r8
   129cc:	19 2d       	mov	r17, r9
   129ce:	2a 2d       	mov	r18, r10
   129d0:	3b 2d       	mov	r19, r11
   129d2:	4c 2d       	mov	r20, r12
   129d4:	5d 2d       	mov	r21, r13
   129d6:	6e 2d       	mov	r22, r14
   129d8:	7f 2d       	mov	r23, r15
   129da:	80 2f       	mov	r24, r16
   129dc:	91 2f       	mov	r25, r17
   129de:	21 5c       	subi	r18, 0xC1	; 193
   129e0:	3d 4b       	sbci	r19, 0xBD	; 189
   129e2:	40 4f       	sbci	r20, 0xF0	; 240
   129e4:	5f 4f       	sbci	r21, 0xFF	; 255
   129e6:	6f 4f       	sbci	r22, 0xFF	; 255
   129e8:	7f 4f       	sbci	r23, 0xFF	; 255
   129ea:	8f 4f       	sbci	r24, 0xFF	; 255
   129ec:	9f 4f       	sbci	r25, 0xFF	; 255
   129ee:	a2 2e       	mov	r10, r18
   129f0:	b3 2e       	mov	r11, r19
   129f2:	c4 2e       	mov	r12, r20
   129f4:	d5 2e       	mov	r13, r21
   129f6:	e6 2e       	mov	r14, r22
   129f8:	f7 2e       	mov	r15, r23
   129fa:	08 2f       	mov	r16, r24
   129fc:	19 2f       	mov	r17, r25
   129fe:	2a 2d       	mov	r18, r10
   12a00:	3b 2d       	mov	r19, r11
   12a02:	4c 2d       	mov	r20, r12
   12a04:	5d 2d       	mov	r21, r13
   12a06:	6e 2d       	mov	r22, r14
   12a08:	7f 2d       	mov	r23, r15
   12a0a:	80 2f       	mov	r24, r16
   12a0c:	91 2f       	mov	r25, r17
   12a0e:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   12a12:	dc 01       	movw	r26, r24
   12a14:	cb 01       	movw	r24, r22
   12a16:	20 e0       	ldi	r18, 0x00	; 0
   12a18:	34 e2       	ldi	r19, 0x24	; 36
   12a1a:	44 e7       	ldi	r20, 0x74	; 116
   12a1c:	59 e4       	ldi	r21, 0x49	; 73
   12a1e:	bc 01       	movw	r22, r24
   12a20:	cd 01       	movw	r24, r26
   12a22:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   12a26:	dc 01       	movw	r26, r24
   12a28:	cb 01       	movw	r24, r22
   12a2a:	bc 01       	movw	r22, r24
   12a2c:	cd 01       	movw	r24, r26
   12a2e:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   12a32:	a2 2e       	mov	r10, r18
   12a34:	b3 2e       	mov	r11, r19
   12a36:	c4 2e       	mov	r12, r20
   12a38:	d5 2e       	mov	r13, r21
   12a3a:	e6 2e       	mov	r14, r22
   12a3c:	f7 2e       	mov	r15, r23
   12a3e:	08 2f       	mov	r16, r24
   12a40:	19 2f       	mov	r17, r25
   12a42:	d6 01       	movw	r26, r12
   12a44:	c5 01       	movw	r24, r10
   12a46:	bc 01       	movw	r22, r24
   12a48:	cd 01       	movw	r24, r26
   12a4a:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
	}
}
   12a4e:	00 00       	nop
   12a50:	24 96       	adiw	r28, 0x04	; 4
   12a52:	cd bf       	out	0x3d, r28	; 61
   12a54:	de bf       	out	0x3e, r29	; 62
   12a56:	df 91       	pop	r29
   12a58:	cf 91       	pop	r28
   12a5a:	1f 91       	pop	r17
   12a5c:	0f 91       	pop	r16
   12a5e:	ff 90       	pop	r15
   12a60:	ef 90       	pop	r14
   12a62:	df 90       	pop	r13
   12a64:	cf 90       	pop	r12
   12a66:	bf 90       	pop	r11
   12a68:	af 90       	pop	r10
   12a6a:	9f 90       	pop	r9
   12a6c:	8f 90       	pop	r8
   12a6e:	7f 90       	pop	r7
   12a70:	6f 90       	pop	r6
   12a72:	5f 90       	pop	r5
   12a74:	4f 90       	pop	r4
   12a76:	3f 90       	pop	r3
   12a78:	2f 90       	pop	r2
   12a7a:	08 95       	ret

00012a7c <task_twi2_lcd_print_format_c>:

static void task_twi2_lcd_print_format_c(uint8_t x, uint8_t y, char val)
{
   12a7c:	2f 92       	push	r2
   12a7e:	3f 92       	push	r3
   12a80:	4f 92       	push	r4
   12a82:	5f 92       	push	r5
   12a84:	6f 92       	push	r6
   12a86:	7f 92       	push	r7
   12a88:	8f 92       	push	r8
   12a8a:	9f 92       	push	r9
   12a8c:	af 92       	push	r10
   12a8e:	bf 92       	push	r11
   12a90:	cf 92       	push	r12
   12a92:	df 92       	push	r13
   12a94:	ef 92       	push	r14
   12a96:	ff 92       	push	r15
   12a98:	0f 93       	push	r16
   12a9a:	1f 93       	push	r17
   12a9c:	cf 93       	push	r28
   12a9e:	df 93       	push	r29
   12aa0:	00 d0       	rcall	.+0      	; 0x12aa2 <task_twi2_lcd_print_format_c+0x26>
   12aa2:	cd b7       	in	r28, 0x3d	; 61
   12aa4:	de b7       	in	r29, 0x3e	; 62
   12aa6:	89 83       	std	Y+1, r24	; 0x01
   12aa8:	6a 83       	std	Y+2, r22	; 0x02
   12aaa:	4b 83       	std	Y+3, r20	; 0x03
	task_twi2_lcd_pos_xy(x, y);
   12aac:	6a 81       	ldd	r22, Y+2	; 0x02
   12aae:	89 81       	ldd	r24, Y+1	; 0x01
   12ab0:	06 d9       	rcall	.-3572   	; 0x11cbe <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   12ab2:	80 e0       	ldi	r24, 0x00	; 0
   12ab4:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   12ab8:	88 23       	and	r24, r24
   12aba:	09 f4       	brne	.+2      	; 0x12abe <task_twi2_lcd_print_format_c+0x42>
   12abc:	86 c0       	rjmp	.+268    	; 0x12bca <task_twi2_lcd_print_format_c+0x14e>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   12abe:	80 e3       	ldi	r24, 0x30	; 48
   12ac0:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = 1;
   12ac4:	81 e0       	ldi	r24, 0x01	; 1
   12ac6:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
		g_twi2_m_data[1] = (uint8_t)val;
   12aca:	8b 81       	ldd	r24, Y+3	; 0x03
   12acc:	80 93 42 2b 	sts	0x2B42, r24	; 0x802b42 <g_twi2_m_data+0x1>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   12ad0:	80 91 41 2b 	lds	r24, 0x2B41	; 0x802b41 <g_twi2_m_data>
   12ad4:	88 2f       	mov	r24, r24
   12ad6:	90 e0       	ldi	r25, 0x00	; 0
   12ad8:	01 96       	adiw	r24, 0x01	; 1
   12ada:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   12ade:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   12ae2:	6e e2       	ldi	r22, 0x2E	; 46
   12ae4:	70 e2       	ldi	r23, 0x20	; 32
   12ae6:	80 e8       	ldi	r24, 0x80	; 128
   12ae8:	94 e0       	ldi	r25, 0x04	; 4
   12aea:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   12aee:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   12af2:	dc 01       	movw	r26, r24
   12af4:	cb 01       	movw	r24, r22
   12af6:	1c 01       	movw	r2, r24
   12af8:	2d 01       	movw	r4, r26
   12afa:	61 2c       	mov	r6, r1
   12afc:	71 2c       	mov	r7, r1
   12afe:	43 01       	movw	r8, r6
   12b00:	0f 2e       	mov	r0, r31
   12b02:	f6 e0       	ldi	r31, 0x06	; 6
   12b04:	af 2e       	mov	r10, r31
   12b06:	f0 2d       	mov	r31, r0
   12b08:	b1 2c       	mov	r11, r1
   12b0a:	c1 2c       	mov	r12, r1
   12b0c:	d1 2c       	mov	r13, r1
   12b0e:	e1 2c       	mov	r14, r1
   12b10:	f1 2c       	mov	r15, r1
   12b12:	00 e0       	ldi	r16, 0x00	; 0
   12b14:	10 e0       	ldi	r17, 0x00	; 0
   12b16:	22 2d       	mov	r18, r2
   12b18:	33 2d       	mov	r19, r3
   12b1a:	44 2d       	mov	r20, r4
   12b1c:	55 2d       	mov	r21, r5
   12b1e:	66 2d       	mov	r22, r6
   12b20:	77 2d       	mov	r23, r7
   12b22:	88 2d       	mov	r24, r8
   12b24:	99 2d       	mov	r25, r9
   12b26:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   12b2a:	22 2e       	mov	r2, r18
   12b2c:	33 2e       	mov	r3, r19
   12b2e:	44 2e       	mov	r4, r20
   12b30:	55 2e       	mov	r5, r21
   12b32:	66 2e       	mov	r6, r22
   12b34:	77 2e       	mov	r7, r23
   12b36:	88 2e       	mov	r8, r24
   12b38:	99 2e       	mov	r9, r25
   12b3a:	a2 2c       	mov	r10, r2
   12b3c:	b3 2c       	mov	r11, r3
   12b3e:	c4 2c       	mov	r12, r4
   12b40:	d5 2c       	mov	r13, r5
   12b42:	e6 2c       	mov	r14, r6
   12b44:	f7 2c       	mov	r15, r7
   12b46:	08 2d       	mov	r16, r8
   12b48:	19 2d       	mov	r17, r9
   12b4a:	2a 2d       	mov	r18, r10
   12b4c:	3b 2d       	mov	r19, r11
   12b4e:	4c 2d       	mov	r20, r12
   12b50:	5d 2d       	mov	r21, r13
   12b52:	6e 2d       	mov	r22, r14
   12b54:	7f 2d       	mov	r23, r15
   12b56:	80 2f       	mov	r24, r16
   12b58:	91 2f       	mov	r25, r17
   12b5a:	21 5c       	subi	r18, 0xC1	; 193
   12b5c:	3d 4b       	sbci	r19, 0xBD	; 189
   12b5e:	40 4f       	sbci	r20, 0xF0	; 240
   12b60:	5f 4f       	sbci	r21, 0xFF	; 255
   12b62:	6f 4f       	sbci	r22, 0xFF	; 255
   12b64:	7f 4f       	sbci	r23, 0xFF	; 255
   12b66:	8f 4f       	sbci	r24, 0xFF	; 255
   12b68:	9f 4f       	sbci	r25, 0xFF	; 255
   12b6a:	a2 2e       	mov	r10, r18
   12b6c:	b3 2e       	mov	r11, r19
   12b6e:	c4 2e       	mov	r12, r20
   12b70:	d5 2e       	mov	r13, r21
   12b72:	e6 2e       	mov	r14, r22
   12b74:	f7 2e       	mov	r15, r23
   12b76:	08 2f       	mov	r16, r24
   12b78:	19 2f       	mov	r17, r25
   12b7a:	2a 2d       	mov	r18, r10
   12b7c:	3b 2d       	mov	r19, r11
   12b7e:	4c 2d       	mov	r20, r12
   12b80:	5d 2d       	mov	r21, r13
   12b82:	6e 2d       	mov	r22, r14
   12b84:	7f 2d       	mov	r23, r15
   12b86:	80 2f       	mov	r24, r16
   12b88:	91 2f       	mov	r25, r17
   12b8a:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   12b8e:	dc 01       	movw	r26, r24
   12b90:	cb 01       	movw	r24, r22
   12b92:	20 e0       	ldi	r18, 0x00	; 0
   12b94:	34 e2       	ldi	r19, 0x24	; 36
   12b96:	44 e7       	ldi	r20, 0x74	; 116
   12b98:	59 e4       	ldi	r21, 0x49	; 73
   12b9a:	bc 01       	movw	r22, r24
   12b9c:	cd 01       	movw	r24, r26
   12b9e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   12ba2:	dc 01       	movw	r26, r24
   12ba4:	cb 01       	movw	r24, r22
   12ba6:	bc 01       	movw	r22, r24
   12ba8:	cd 01       	movw	r24, r26
   12baa:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   12bae:	a2 2e       	mov	r10, r18
   12bb0:	b3 2e       	mov	r11, r19
   12bb2:	c4 2e       	mov	r12, r20
   12bb4:	d5 2e       	mov	r13, r21
   12bb6:	e6 2e       	mov	r14, r22
   12bb8:	f7 2e       	mov	r15, r23
   12bba:	08 2f       	mov	r16, r24
   12bbc:	19 2f       	mov	r17, r25
   12bbe:	d6 01       	movw	r26, r12
   12bc0:	c5 01       	movw	r24, r10
   12bc2:	bc 01       	movw	r22, r24
   12bc4:	cd 01       	movw	r24, r26
   12bc6:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
	}
}
   12bca:	00 00       	nop
   12bcc:	23 96       	adiw	r28, 0x03	; 3
   12bce:	cd bf       	out	0x3d, r28	; 61
   12bd0:	de bf       	out	0x3e, r29	; 62
   12bd2:	df 91       	pop	r29
   12bd4:	cf 91       	pop	r28
   12bd6:	1f 91       	pop	r17
   12bd8:	0f 91       	pop	r16
   12bda:	ff 90       	pop	r15
   12bdc:	ef 90       	pop	r14
   12bde:	df 90       	pop	r13
   12be0:	cf 90       	pop	r12
   12be2:	bf 90       	pop	r11
   12be4:	af 90       	pop	r10
   12be6:	9f 90       	pop	r9
   12be8:	8f 90       	pop	r8
   12bea:	7f 90       	pop	r7
   12bec:	6f 90       	pop	r6
   12bee:	5f 90       	pop	r5
   12bf0:	4f 90       	pop	r4
   12bf2:	3f 90       	pop	r3
   12bf4:	2f 90       	pop	r2
   12bf6:	08 95       	ret

00012bf8 <task_twi2_lcd_print_format_long_P>:

static void task_twi2_lcd_print_format_long_P(uint8_t x, uint8_t y, long val, const char* fmt_P)
{
   12bf8:	2f 92       	push	r2
   12bfa:	3f 92       	push	r3
   12bfc:	4f 92       	push	r4
   12bfe:	5f 92       	push	r5
   12c00:	6f 92       	push	r6
   12c02:	7f 92       	push	r7
   12c04:	8f 92       	push	r8
   12c06:	9f 92       	push	r9
   12c08:	af 92       	push	r10
   12c0a:	bf 92       	push	r11
   12c0c:	cf 92       	push	r12
   12c0e:	df 92       	push	r13
   12c10:	ef 92       	push	r14
   12c12:	ff 92       	push	r15
   12c14:	0f 93       	push	r16
   12c16:	1f 93       	push	r17
   12c18:	cf 93       	push	r28
   12c1a:	df 93       	push	r29
   12c1c:	cd b7       	in	r28, 0x3d	; 61
   12c1e:	de b7       	in	r29, 0x3e	; 62
   12c20:	28 97       	sbiw	r28, 0x08	; 8
   12c22:	cd bf       	out	0x3d, r28	; 61
   12c24:	de bf       	out	0x3e, r29	; 62
   12c26:	89 83       	std	Y+1, r24	; 0x01
   12c28:	6a 83       	std	Y+2, r22	; 0x02
   12c2a:	2b 83       	std	Y+3, r18	; 0x03
   12c2c:	3c 83       	std	Y+4, r19	; 0x04
   12c2e:	4d 83       	std	Y+5, r20	; 0x05
   12c30:	5e 83       	std	Y+6, r21	; 0x06
   12c32:	0f 83       	std	Y+7, r16	; 0x07
   12c34:	18 87       	std	Y+8, r17	; 0x08
	task_twi2_lcd_pos_xy(x, y);
   12c36:	6a 81       	ldd	r22, Y+2	; 0x02
   12c38:	89 81       	ldd	r24, Y+1	; 0x01
   12c3a:	41 d8       	rcall	.-3966   	; 0x11cbe <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   12c3c:	80 e0       	ldi	r24, 0x00	; 0
   12c3e:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   12c42:	88 23       	and	r24, r24
   12c44:	09 f4       	brne	.+2      	; 0x12c48 <task_twi2_lcd_print_format_long_P+0x50>
   12c46:	9d c0       	rjmp	.+314    	; 0x12d82 <task_twi2_lcd_print_format_long_P+0x18a>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   12c48:	80 e3       	ldi	r24, 0x30	; 48
   12c4a:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P, val);
   12c4e:	8e 81       	ldd	r24, Y+6	; 0x06
   12c50:	8f 93       	push	r24
   12c52:	8d 81       	ldd	r24, Y+5	; 0x05
   12c54:	8f 93       	push	r24
   12c56:	8c 81       	ldd	r24, Y+4	; 0x04
   12c58:	8f 93       	push	r24
   12c5a:	8b 81       	ldd	r24, Y+3	; 0x03
   12c5c:	8f 93       	push	r24
   12c5e:	88 85       	ldd	r24, Y+8	; 0x08
   12c60:	8f 93       	push	r24
   12c62:	8f 81       	ldd	r24, Y+7	; 0x07
   12c64:	8f 93       	push	r24
   12c66:	82 e4       	ldi	r24, 0x42	; 66
   12c68:	9b e2       	ldi	r25, 0x2B	; 43
   12c6a:	89 2f       	mov	r24, r25
   12c6c:	8f 93       	push	r24
   12c6e:	82 e4       	ldi	r24, 0x42	; 66
   12c70:	9b e2       	ldi	r25, 0x2B	; 43
   12c72:	8f 93       	push	r24
   12c74:	0f 94 08 3e 	call	0x27c10	; 0x27c10 <sprintf_P>
   12c78:	2d b7       	in	r18, 0x3d	; 61
   12c7a:	3e b7       	in	r19, 0x3e	; 62
   12c7c:	28 5f       	subi	r18, 0xF8	; 248
   12c7e:	3f 4f       	sbci	r19, 0xFF	; 255
   12c80:	cd bf       	out	0x3d, r28	; 61
   12c82:	de bf       	out	0x3e, r29	; 62
   12c84:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   12c88:	80 91 41 2b 	lds	r24, 0x2B41	; 0x802b41 <g_twi2_m_data>
   12c8c:	88 2f       	mov	r24, r24
   12c8e:	90 e0       	ldi	r25, 0x00	; 0
   12c90:	01 96       	adiw	r24, 0x01	; 1
   12c92:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   12c96:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   12c9a:	6e e2       	ldi	r22, 0x2E	; 46
   12c9c:	70 e2       	ldi	r23, 0x20	; 32
   12c9e:	80 e8       	ldi	r24, 0x80	; 128
   12ca0:	94 e0       	ldi	r25, 0x04	; 4
   12ca2:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   12ca6:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   12caa:	dc 01       	movw	r26, r24
   12cac:	cb 01       	movw	r24, r22
   12cae:	1c 01       	movw	r2, r24
   12cb0:	2d 01       	movw	r4, r26
   12cb2:	61 2c       	mov	r6, r1
   12cb4:	71 2c       	mov	r7, r1
   12cb6:	43 01       	movw	r8, r6
   12cb8:	0f 2e       	mov	r0, r31
   12cba:	f6 e0       	ldi	r31, 0x06	; 6
   12cbc:	af 2e       	mov	r10, r31
   12cbe:	f0 2d       	mov	r31, r0
   12cc0:	b1 2c       	mov	r11, r1
   12cc2:	c1 2c       	mov	r12, r1
   12cc4:	d1 2c       	mov	r13, r1
   12cc6:	e1 2c       	mov	r14, r1
   12cc8:	f1 2c       	mov	r15, r1
   12cca:	00 e0       	ldi	r16, 0x00	; 0
   12ccc:	10 e0       	ldi	r17, 0x00	; 0
   12cce:	22 2d       	mov	r18, r2
   12cd0:	33 2d       	mov	r19, r3
   12cd2:	44 2d       	mov	r20, r4
   12cd4:	55 2d       	mov	r21, r5
   12cd6:	66 2d       	mov	r22, r6
   12cd8:	77 2d       	mov	r23, r7
   12cda:	88 2d       	mov	r24, r8
   12cdc:	99 2d       	mov	r25, r9
   12cde:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   12ce2:	22 2e       	mov	r2, r18
   12ce4:	33 2e       	mov	r3, r19
   12ce6:	44 2e       	mov	r4, r20
   12ce8:	55 2e       	mov	r5, r21
   12cea:	66 2e       	mov	r6, r22
   12cec:	77 2e       	mov	r7, r23
   12cee:	88 2e       	mov	r8, r24
   12cf0:	99 2e       	mov	r9, r25
   12cf2:	a2 2c       	mov	r10, r2
   12cf4:	b3 2c       	mov	r11, r3
   12cf6:	c4 2c       	mov	r12, r4
   12cf8:	d5 2c       	mov	r13, r5
   12cfa:	e6 2c       	mov	r14, r6
   12cfc:	f7 2c       	mov	r15, r7
   12cfe:	08 2d       	mov	r16, r8
   12d00:	19 2d       	mov	r17, r9
   12d02:	2a 2d       	mov	r18, r10
   12d04:	3b 2d       	mov	r19, r11
   12d06:	4c 2d       	mov	r20, r12
   12d08:	5d 2d       	mov	r21, r13
   12d0a:	6e 2d       	mov	r22, r14
   12d0c:	7f 2d       	mov	r23, r15
   12d0e:	80 2f       	mov	r24, r16
   12d10:	91 2f       	mov	r25, r17
   12d12:	21 5c       	subi	r18, 0xC1	; 193
   12d14:	3d 4b       	sbci	r19, 0xBD	; 189
   12d16:	40 4f       	sbci	r20, 0xF0	; 240
   12d18:	5f 4f       	sbci	r21, 0xFF	; 255
   12d1a:	6f 4f       	sbci	r22, 0xFF	; 255
   12d1c:	7f 4f       	sbci	r23, 0xFF	; 255
   12d1e:	8f 4f       	sbci	r24, 0xFF	; 255
   12d20:	9f 4f       	sbci	r25, 0xFF	; 255
   12d22:	a2 2e       	mov	r10, r18
   12d24:	b3 2e       	mov	r11, r19
   12d26:	c4 2e       	mov	r12, r20
   12d28:	d5 2e       	mov	r13, r21
   12d2a:	e6 2e       	mov	r14, r22
   12d2c:	f7 2e       	mov	r15, r23
   12d2e:	08 2f       	mov	r16, r24
   12d30:	19 2f       	mov	r17, r25
   12d32:	2a 2d       	mov	r18, r10
   12d34:	3b 2d       	mov	r19, r11
   12d36:	4c 2d       	mov	r20, r12
   12d38:	5d 2d       	mov	r21, r13
   12d3a:	6e 2d       	mov	r22, r14
   12d3c:	7f 2d       	mov	r23, r15
   12d3e:	80 2f       	mov	r24, r16
   12d40:	91 2f       	mov	r25, r17
   12d42:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   12d46:	dc 01       	movw	r26, r24
   12d48:	cb 01       	movw	r24, r22
   12d4a:	20 e0       	ldi	r18, 0x00	; 0
   12d4c:	34 e2       	ldi	r19, 0x24	; 36
   12d4e:	44 e7       	ldi	r20, 0x74	; 116
   12d50:	59 e4       	ldi	r21, 0x49	; 73
   12d52:	bc 01       	movw	r22, r24
   12d54:	cd 01       	movw	r24, r26
   12d56:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   12d5a:	dc 01       	movw	r26, r24
   12d5c:	cb 01       	movw	r24, r22
   12d5e:	bc 01       	movw	r22, r24
   12d60:	cd 01       	movw	r24, r26
   12d62:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   12d66:	a2 2e       	mov	r10, r18
   12d68:	b3 2e       	mov	r11, r19
   12d6a:	c4 2e       	mov	r12, r20
   12d6c:	d5 2e       	mov	r13, r21
   12d6e:	e6 2e       	mov	r14, r22
   12d70:	f7 2e       	mov	r15, r23
   12d72:	08 2f       	mov	r16, r24
   12d74:	19 2f       	mov	r17, r25
   12d76:	d6 01       	movw	r26, r12
   12d78:	c5 01       	movw	r24, r10
   12d7a:	bc 01       	movw	r22, r24
   12d7c:	cd 01       	movw	r24, r26
   12d7e:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
	}
}
   12d82:	00 00       	nop
   12d84:	28 96       	adiw	r28, 0x08	; 8
   12d86:	cd bf       	out	0x3d, r28	; 61
   12d88:	de bf       	out	0x3e, r29	; 62
   12d8a:	df 91       	pop	r29
   12d8c:	cf 91       	pop	r28
   12d8e:	1f 91       	pop	r17
   12d90:	0f 91       	pop	r16
   12d92:	ff 90       	pop	r15
   12d94:	ef 90       	pop	r14
   12d96:	df 90       	pop	r13
   12d98:	cf 90       	pop	r12
   12d9a:	bf 90       	pop	r11
   12d9c:	af 90       	pop	r10
   12d9e:	9f 90       	pop	r9
   12da0:	8f 90       	pop	r8
   12da2:	7f 90       	pop	r7
   12da4:	6f 90       	pop	r6
   12da6:	5f 90       	pop	r5
   12da8:	4f 90       	pop	r4
   12daa:	3f 90       	pop	r3
   12dac:	2f 90       	pop	r2
   12dae:	08 95       	ret

00012db0 <task_twi2_lcd_print_format_float_P>:

static void task_twi2_lcd_print_format_float_P(uint8_t x, uint8_t y, float flt, const char* fmt_P)
{
   12db0:	2f 92       	push	r2
   12db2:	3f 92       	push	r3
   12db4:	4f 92       	push	r4
   12db6:	5f 92       	push	r5
   12db8:	6f 92       	push	r6
   12dba:	7f 92       	push	r7
   12dbc:	8f 92       	push	r8
   12dbe:	9f 92       	push	r9
   12dc0:	af 92       	push	r10
   12dc2:	bf 92       	push	r11
   12dc4:	cf 92       	push	r12
   12dc6:	df 92       	push	r13
   12dc8:	ef 92       	push	r14
   12dca:	ff 92       	push	r15
   12dcc:	0f 93       	push	r16
   12dce:	1f 93       	push	r17
   12dd0:	cf 93       	push	r28
   12dd2:	df 93       	push	r29
   12dd4:	cd b7       	in	r28, 0x3d	; 61
   12dd6:	de b7       	in	r29, 0x3e	; 62
   12dd8:	28 97       	sbiw	r28, 0x08	; 8
   12dda:	cd bf       	out	0x3d, r28	; 61
   12ddc:	de bf       	out	0x3e, r29	; 62
   12dde:	89 83       	std	Y+1, r24	; 0x01
   12de0:	6a 83       	std	Y+2, r22	; 0x02
   12de2:	2b 83       	std	Y+3, r18	; 0x03
   12de4:	3c 83       	std	Y+4, r19	; 0x04
   12de6:	4d 83       	std	Y+5, r20	; 0x05
   12de8:	5e 83       	std	Y+6, r21	; 0x06
   12dea:	0f 83       	std	Y+7, r16	; 0x07
   12dec:	18 87       	std	Y+8, r17	; 0x08
	task_twi2_lcd_pos_xy(x, y);
   12dee:	6a 81       	ldd	r22, Y+2	; 0x02
   12df0:	89 81       	ldd	r24, Y+1	; 0x01
   12df2:	0e 94 5f 8e 	call	0x11cbe	; 0x11cbe <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   12df6:	80 e0       	ldi	r24, 0x00	; 0
   12df8:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   12dfc:	88 23       	and	r24, r24
   12dfe:	09 f4       	brne	.+2      	; 0x12e02 <task_twi2_lcd_print_format_float_P+0x52>
   12e00:	9d c0       	rjmp	.+314    	; 0x12f3c <task_twi2_lcd_print_format_float_P+0x18c>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   12e02:	80 e3       	ldi	r24, 0x30	; 48
   12e04:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P, flt);
   12e08:	8e 81       	ldd	r24, Y+6	; 0x06
   12e0a:	8f 93       	push	r24
   12e0c:	8d 81       	ldd	r24, Y+5	; 0x05
   12e0e:	8f 93       	push	r24
   12e10:	8c 81       	ldd	r24, Y+4	; 0x04
   12e12:	8f 93       	push	r24
   12e14:	8b 81       	ldd	r24, Y+3	; 0x03
   12e16:	8f 93       	push	r24
   12e18:	88 85       	ldd	r24, Y+8	; 0x08
   12e1a:	8f 93       	push	r24
   12e1c:	8f 81       	ldd	r24, Y+7	; 0x07
   12e1e:	8f 93       	push	r24
   12e20:	82 e4       	ldi	r24, 0x42	; 66
   12e22:	9b e2       	ldi	r25, 0x2B	; 43
   12e24:	89 2f       	mov	r24, r25
   12e26:	8f 93       	push	r24
   12e28:	82 e4       	ldi	r24, 0x42	; 66
   12e2a:	9b e2       	ldi	r25, 0x2B	; 43
   12e2c:	8f 93       	push	r24
   12e2e:	0f 94 08 3e 	call	0x27c10	; 0x27c10 <sprintf_P>
   12e32:	2d b7       	in	r18, 0x3d	; 61
   12e34:	3e b7       	in	r19, 0x3e	; 62
   12e36:	28 5f       	subi	r18, 0xF8	; 248
   12e38:	3f 4f       	sbci	r19, 0xFF	; 255
   12e3a:	cd bf       	out	0x3d, r28	; 61
   12e3c:	de bf       	out	0x3e, r29	; 62
   12e3e:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   12e42:	80 91 41 2b 	lds	r24, 0x2B41	; 0x802b41 <g_twi2_m_data>
   12e46:	88 2f       	mov	r24, r24
   12e48:	90 e0       	ldi	r25, 0x00	; 0
   12e4a:	01 96       	adiw	r24, 0x01	; 1
   12e4c:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   12e50:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   12e54:	6e e2       	ldi	r22, 0x2E	; 46
   12e56:	70 e2       	ldi	r23, 0x20	; 32
   12e58:	80 e8       	ldi	r24, 0x80	; 128
   12e5a:	94 e0       	ldi	r25, 0x04	; 4
   12e5c:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   12e60:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   12e64:	dc 01       	movw	r26, r24
   12e66:	cb 01       	movw	r24, r22
   12e68:	1c 01       	movw	r2, r24
   12e6a:	2d 01       	movw	r4, r26
   12e6c:	61 2c       	mov	r6, r1
   12e6e:	71 2c       	mov	r7, r1
   12e70:	43 01       	movw	r8, r6
   12e72:	0f 2e       	mov	r0, r31
   12e74:	f6 e0       	ldi	r31, 0x06	; 6
   12e76:	af 2e       	mov	r10, r31
   12e78:	f0 2d       	mov	r31, r0
   12e7a:	b1 2c       	mov	r11, r1
   12e7c:	c1 2c       	mov	r12, r1
   12e7e:	d1 2c       	mov	r13, r1
   12e80:	e1 2c       	mov	r14, r1
   12e82:	f1 2c       	mov	r15, r1
   12e84:	00 e0       	ldi	r16, 0x00	; 0
   12e86:	10 e0       	ldi	r17, 0x00	; 0
   12e88:	22 2d       	mov	r18, r2
   12e8a:	33 2d       	mov	r19, r3
   12e8c:	44 2d       	mov	r20, r4
   12e8e:	55 2d       	mov	r21, r5
   12e90:	66 2d       	mov	r22, r6
   12e92:	77 2d       	mov	r23, r7
   12e94:	88 2d       	mov	r24, r8
   12e96:	99 2d       	mov	r25, r9
   12e98:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   12e9c:	22 2e       	mov	r2, r18
   12e9e:	33 2e       	mov	r3, r19
   12ea0:	44 2e       	mov	r4, r20
   12ea2:	55 2e       	mov	r5, r21
   12ea4:	66 2e       	mov	r6, r22
   12ea6:	77 2e       	mov	r7, r23
   12ea8:	88 2e       	mov	r8, r24
   12eaa:	99 2e       	mov	r9, r25
   12eac:	a2 2c       	mov	r10, r2
   12eae:	b3 2c       	mov	r11, r3
   12eb0:	c4 2c       	mov	r12, r4
   12eb2:	d5 2c       	mov	r13, r5
   12eb4:	e6 2c       	mov	r14, r6
   12eb6:	f7 2c       	mov	r15, r7
   12eb8:	08 2d       	mov	r16, r8
   12eba:	19 2d       	mov	r17, r9
   12ebc:	2a 2d       	mov	r18, r10
   12ebe:	3b 2d       	mov	r19, r11
   12ec0:	4c 2d       	mov	r20, r12
   12ec2:	5d 2d       	mov	r21, r13
   12ec4:	6e 2d       	mov	r22, r14
   12ec6:	7f 2d       	mov	r23, r15
   12ec8:	80 2f       	mov	r24, r16
   12eca:	91 2f       	mov	r25, r17
   12ecc:	21 5c       	subi	r18, 0xC1	; 193
   12ece:	3d 4b       	sbci	r19, 0xBD	; 189
   12ed0:	40 4f       	sbci	r20, 0xF0	; 240
   12ed2:	5f 4f       	sbci	r21, 0xFF	; 255
   12ed4:	6f 4f       	sbci	r22, 0xFF	; 255
   12ed6:	7f 4f       	sbci	r23, 0xFF	; 255
   12ed8:	8f 4f       	sbci	r24, 0xFF	; 255
   12eda:	9f 4f       	sbci	r25, 0xFF	; 255
   12edc:	a2 2e       	mov	r10, r18
   12ede:	b3 2e       	mov	r11, r19
   12ee0:	c4 2e       	mov	r12, r20
   12ee2:	d5 2e       	mov	r13, r21
   12ee4:	e6 2e       	mov	r14, r22
   12ee6:	f7 2e       	mov	r15, r23
   12ee8:	08 2f       	mov	r16, r24
   12eea:	19 2f       	mov	r17, r25
   12eec:	2a 2d       	mov	r18, r10
   12eee:	3b 2d       	mov	r19, r11
   12ef0:	4c 2d       	mov	r20, r12
   12ef2:	5d 2d       	mov	r21, r13
   12ef4:	6e 2d       	mov	r22, r14
   12ef6:	7f 2d       	mov	r23, r15
   12ef8:	80 2f       	mov	r24, r16
   12efa:	91 2f       	mov	r25, r17
   12efc:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   12f00:	dc 01       	movw	r26, r24
   12f02:	cb 01       	movw	r24, r22
   12f04:	20 e0       	ldi	r18, 0x00	; 0
   12f06:	34 e2       	ldi	r19, 0x24	; 36
   12f08:	44 e7       	ldi	r20, 0x74	; 116
   12f0a:	59 e4       	ldi	r21, 0x49	; 73
   12f0c:	bc 01       	movw	r22, r24
   12f0e:	cd 01       	movw	r24, r26
   12f10:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   12f14:	dc 01       	movw	r26, r24
   12f16:	cb 01       	movw	r24, r22
   12f18:	bc 01       	movw	r22, r24
   12f1a:	cd 01       	movw	r24, r26
   12f1c:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   12f20:	a2 2e       	mov	r10, r18
   12f22:	b3 2e       	mov	r11, r19
   12f24:	c4 2e       	mov	r12, r20
   12f26:	d5 2e       	mov	r13, r21
   12f28:	e6 2e       	mov	r14, r22
   12f2a:	f7 2e       	mov	r15, r23
   12f2c:	08 2f       	mov	r16, r24
   12f2e:	19 2f       	mov	r17, r25
   12f30:	d6 01       	movw	r26, r12
   12f32:	c5 01       	movw	r24, r10
   12f34:	bc 01       	movw	r22, r24
   12f36:	cd 01       	movw	r24, r26
   12f38:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
	}
}
   12f3c:	00 00       	nop
   12f3e:	28 96       	adiw	r28, 0x08	; 8
   12f40:	cd bf       	out	0x3d, r28	; 61
   12f42:	de bf       	out	0x3e, r29	; 62
   12f44:	df 91       	pop	r29
   12f46:	cf 91       	pop	r28
   12f48:	1f 91       	pop	r17
   12f4a:	0f 91       	pop	r16
   12f4c:	ff 90       	pop	r15
   12f4e:	ef 90       	pop	r14
   12f50:	df 90       	pop	r13
   12f52:	cf 90       	pop	r12
   12f54:	bf 90       	pop	r11
   12f56:	af 90       	pop	r10
   12f58:	9f 90       	pop	r9
   12f5a:	8f 90       	pop	r8
   12f5c:	7f 90       	pop	r7
   12f5e:	6f 90       	pop	r6
   12f60:	5f 90       	pop	r5
   12f62:	4f 90       	pop	r4
   12f64:	3f 90       	pop	r3
   12f66:	2f 90       	pop	r2
   12f68:	08 95       	ret

00012f6a <task_twi2_lcd__pll>:


static void task_twi2_lcd__pll(void)
{
   12f6a:	ef 92       	push	r14
   12f6c:	0f 93       	push	r16
   12f6e:	cf 93       	push	r28
   12f70:	df 93       	push	r29
   12f72:	cd b7       	in	r28, 0x3d	; 61
   12f74:	de b7       	in	r29, 0x3e	; 62
   12f76:	2b 97       	sbiw	r28, 0x0b	; 11
   12f78:	cd bf       	out	0x3d, r28	; 61
   12f7a:	de bf       	out	0x3e, r29	; 62
	const uint8_t size_x	= 240U;
   12f7c:	80 ef       	ldi	r24, 0xF0	; 240
   12f7e:	89 83       	std	Y+1, r24	; 0x01
	const uint8_t size_y	= 128U;
   12f80:	80 e8       	ldi	r24, 0x80	; 128
   12f82:	8a 83       	std	Y+2, r24	; 0x02
	const uint8_t width		= 3U;
   12f84:	83 e0       	ldi	r24, 0x03	; 3
   12f86:	8b 83       	std	Y+3, r24	; 0x03
	const uint8_t pos_y_top	= 13U;
   12f88:	8d e0       	ldi	r24, 0x0D	; 13
   12f8a:	8c 83       	std	Y+4, r24	; 0x04
	const uint8_t pos_y_mul	= (size_y - pos_y_top) >> 1;
   12f8c:	8a 81       	ldd	r24, Y+2	; 0x02
   12f8e:	28 2f       	mov	r18, r24
   12f90:	30 e0       	ldi	r19, 0x00	; 0
   12f92:	8c 81       	ldd	r24, Y+4	; 0x04
   12f94:	88 2f       	mov	r24, r24
   12f96:	90 e0       	ldi	r25, 0x00	; 0
   12f98:	a9 01       	movw	r20, r18
   12f9a:	48 1b       	sub	r20, r24
   12f9c:	59 0b       	sbc	r21, r25
   12f9e:	ca 01       	movw	r24, r20
   12fa0:	95 95       	asr	r25
   12fa2:	87 95       	ror	r24
   12fa4:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t pos_y_mid	= pos_y_mul + pos_y_top;
   12fa6:	9d 81       	ldd	r25, Y+5	; 0x05
   12fa8:	8c 81       	ldd	r24, Y+4	; 0x04
   12faa:	89 0f       	add	r24, r25
   12fac:	8e 83       	std	Y+6, r24	; 0x06

	if (twi2_waitUntilReady(false)) {
   12fae:	80 e0       	ldi	r24, 0x00	; 0
   12fb0:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   12fb4:	88 23       	and	r24, r24
   12fb6:	09 f4       	brne	.+2      	; 0x12fba <task_twi2_lcd__pll+0x50>
   12fb8:	78 c0       	rjmp	.+240    	; 0x130aa <task_twi2_lcd__pll+0x140>
		if (g_1pps_printtwi_avail) {
   12fba:	80 91 85 24 	lds	r24, 0x2485	; 0x802485 <g_1pps_printtwi_avail>
   12fbe:	88 23       	and	r24, r24
   12fc0:	09 f4       	brne	.+2      	; 0x12fc4 <task_twi2_lcd__pll+0x5a>
   12fc2:	73 c0       	rjmp	.+230    	; 0x130aa <task_twi2_lcd__pll+0x140>
			/* Get timer for phase */
			int16_t l_pll_lo;
			{
				irqflags_t flags = cpu_irq_save();
   12fc4:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   12fc8:	8f 83       	std	Y+7, r24	; 0x07
				l_pll_lo = g_1pps_last_lo - C_TCC1_MEAN_OFFSET;
   12fca:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <g_1pps_last_lo>
   12fce:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <g_1pps_last_lo+0x1>
   12fd2:	88 5e       	subi	r24, 0xE8	; 232
   12fd4:	93 40       	sbci	r25, 0x03	; 3
   12fd6:	88 87       	std	Y+8, r24	; 0x08
   12fd8:	99 87       	std	Y+9, r25	; 0x09
				cpu_irq_restore(flags);
   12fda:	8f 81       	ldd	r24, Y+7	; 0x07
   12fdc:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>

				g_1pps_printtwi_avail = false;
   12fe0:	10 92 85 24 	sts	0x2485, r1	; 0x802485 <g_1pps_printtwi_avail>
			}

			/* LED green/red */
			twi2_set_leds(g_1pps_led);
   12fe4:	80 91 88 24 	lds	r24, 0x2488	; 0x802488 <g_1pps_led>
   12fe8:	0e 94 de 66 	call	0xcdbc	; 0xcdbc <twi2_set_leds>

			/* Clear old line */
			task_twi2_lcd_rect(size_x - width, pos_y_top, width, size_y - pos_y_top, true, GFX_PIXEL_CLR);
   12fec:	9a 81       	ldd	r25, Y+2	; 0x02
   12fee:	8c 81       	ldd	r24, Y+4	; 0x04
   12ff0:	29 2f       	mov	r18, r25
   12ff2:	28 1b       	sub	r18, r24
   12ff4:	99 81       	ldd	r25, Y+1	; 0x01
   12ff6:	8b 81       	ldd	r24, Y+3	; 0x03
   12ff8:	59 2f       	mov	r21, r25
   12ffa:	58 1b       	sub	r21, r24
   12ffc:	85 2f       	mov	r24, r21
   12ffe:	e1 2c       	mov	r14, r1
   13000:	01 e0       	ldi	r16, 0x01	; 1
   13002:	4b 81       	ldd	r20, Y+3	; 0x03
   13004:	6c 81       	ldd	r22, Y+4	; 0x04
   13006:	d5 d8       	rcall	.-3670   	; 0x121b2 <task_twi2_lcd_rect>

			/* Draw new line */
			if (l_pll_lo >= 0) {
   13008:	88 85       	ldd	r24, Y+8	; 0x08
   1300a:	99 85       	ldd	r25, Y+9	; 0x09
   1300c:	99 23       	and	r25, r25
   1300e:	44 f1       	brlt	.+80     	; 0x13060 <task_twi2_lcd__pll+0xf6>
				/* Positive phase */
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul + l_pll_lo)) % pos_y_mul);
   13010:	8d 81       	ldd	r24, Y+5	; 0x05
   13012:	28 2f       	mov	r18, r24
   13014:	30 e0       	ldi	r19, 0x00	; 0
   13016:	88 85       	ldd	r24, Y+8	; 0x08
   13018:	99 85       	ldd	r25, Y+9	; 0x09
   1301a:	82 0f       	add	r24, r18
   1301c:	93 1f       	adc	r25, r19
   1301e:	09 2e       	mov	r0, r25
   13020:	00 0c       	add	r0, r0
   13022:	aa 0b       	sbc	r26, r26
   13024:	bb 0b       	sbc	r27, r27
   13026:	2d 81       	ldd	r18, Y+5	; 0x05
   13028:	22 2f       	mov	r18, r18
   1302a:	30 e0       	ldi	r19, 0x00	; 0
   1302c:	40 e0       	ldi	r20, 0x00	; 0
   1302e:	50 e0       	ldi	r21, 0x00	; 0
   13030:	bc 01       	movw	r22, r24
   13032:	cd 01       	movw	r24, r26
   13034:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
   13038:	dc 01       	movw	r26, r24
   1303a:	cb 01       	movw	r24, r22
   1303c:	8a 87       	std	Y+10, r24	; 0x0a
				task_twi2_lcd_rect(size_x - width, pos_y_mid - len_y, width, len_y, false, GFX_PIXEL_SET);
   1303e:	9e 81       	ldd	r25, Y+6	; 0x06
   13040:	8a 85       	ldd	r24, Y+10	; 0x0a
   13042:	39 2f       	mov	r19, r25
   13044:	38 1b       	sub	r19, r24
   13046:	99 81       	ldd	r25, Y+1	; 0x01
   13048:	8b 81       	ldd	r24, Y+3	; 0x03
   1304a:	29 2f       	mov	r18, r25
   1304c:	28 1b       	sub	r18, r24
   1304e:	82 2f       	mov	r24, r18
   13050:	ee 24       	eor	r14, r14
   13052:	e3 94       	inc	r14
   13054:	00 e0       	ldi	r16, 0x00	; 0
   13056:	2a 85       	ldd	r18, Y+10	; 0x0a
   13058:	4b 81       	ldd	r20, Y+3	; 0x03
   1305a:	63 2f       	mov	r22, r19
   1305c:	aa d8       	rcall	.-3756   	; 0x121b2 <task_twi2_lcd_rect>
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul - l_pll_lo)) % pos_y_mul);
				task_twi2_lcd_rect(size_x - width, pos_y_mid, width, len_y, false, GFX_PIXEL_SET);
			}
		}
	}
}
   1305e:	25 c0       	rjmp	.+74     	; 0x130aa <task_twi2_lcd__pll+0x140>
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul + l_pll_lo)) % pos_y_mul);
				task_twi2_lcd_rect(size_x - width, pos_y_mid - len_y, width, len_y, false, GFX_PIXEL_SET);

			} else {
				/* Negative phase */
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul - l_pll_lo)) % pos_y_mul);
   13060:	8d 81       	ldd	r24, Y+5	; 0x05
   13062:	28 2f       	mov	r18, r24
   13064:	30 e0       	ldi	r19, 0x00	; 0
   13066:	88 85       	ldd	r24, Y+8	; 0x08
   13068:	99 85       	ldd	r25, Y+9	; 0x09
   1306a:	a9 01       	movw	r20, r18
   1306c:	48 1b       	sub	r20, r24
   1306e:	59 0b       	sbc	r21, r25
   13070:	ca 01       	movw	r24, r20
   13072:	09 2e       	mov	r0, r25
   13074:	00 0c       	add	r0, r0
   13076:	aa 0b       	sbc	r26, r26
   13078:	bb 0b       	sbc	r27, r27
   1307a:	2d 81       	ldd	r18, Y+5	; 0x05
   1307c:	22 2f       	mov	r18, r18
   1307e:	30 e0       	ldi	r19, 0x00	; 0
   13080:	40 e0       	ldi	r20, 0x00	; 0
   13082:	50 e0       	ldi	r21, 0x00	; 0
   13084:	bc 01       	movw	r22, r24
   13086:	cd 01       	movw	r24, r26
   13088:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
   1308c:	dc 01       	movw	r26, r24
   1308e:	cb 01       	movw	r24, r22
   13090:	8b 87       	std	Y+11, r24	; 0x0b
				task_twi2_lcd_rect(size_x - width, pos_y_mid, width, len_y, false, GFX_PIXEL_SET);
   13092:	99 81       	ldd	r25, Y+1	; 0x01
   13094:	8b 81       	ldd	r24, Y+3	; 0x03
   13096:	59 2f       	mov	r21, r25
   13098:	58 1b       	sub	r21, r24
   1309a:	85 2f       	mov	r24, r21
   1309c:	ee 24       	eor	r14, r14
   1309e:	e3 94       	inc	r14
   130a0:	00 e0       	ldi	r16, 0x00	; 0
   130a2:	2b 85       	ldd	r18, Y+11	; 0x0b
   130a4:	4b 81       	ldd	r20, Y+3	; 0x03
   130a6:	6e 81       	ldd	r22, Y+6	; 0x06
   130a8:	84 d8       	rcall	.-3832   	; 0x121b2 <task_twi2_lcd_rect>
			}
		}
	}
}
   130aa:	00 00       	nop
   130ac:	2b 96       	adiw	r28, 0x0b	; 11
   130ae:	cd bf       	out	0x3d, r28	; 61
   130b0:	de bf       	out	0x3e, r29	; 62
   130b2:	df 91       	pop	r29
   130b4:	cf 91       	pop	r28
   130b6:	0f 91       	pop	r16
   130b8:	ef 90       	pop	r14
   130ba:	08 95       	ret

000130bc <task_twi2_lcd__cpu1>:


/* TWI2 - LCD Port */
void task_twi2_lcd__cpu1(uint8_t col_left)
{
   130bc:	2f 92       	push	r2
   130be:	3f 92       	push	r3
   130c0:	4f 92       	push	r4
   130c2:	5f 92       	push	r5
   130c4:	6f 92       	push	r6
   130c6:	7f 92       	push	r7
   130c8:	8f 92       	push	r8
   130ca:	9f 92       	push	r9
   130cc:	af 92       	push	r10
   130ce:	bf 92       	push	r11
   130d0:	cf 92       	push	r12
   130d2:	df 92       	push	r13
   130d4:	ef 92       	push	r14
   130d6:	ff 92       	push	r15
   130d8:	0f 93       	push	r16
   130da:	1f 93       	push	r17
   130dc:	cf 93       	push	r28
   130de:	df 93       	push	r29
   130e0:	cd b7       	in	r28, 0x3d	; 61
   130e2:	de b7       	in	r29, 0x3e	; 62
   130e4:	63 97       	sbiw	r28, 0x13	; 19
   130e6:	cd bf       	out	0x3d, r28	; 61
   130e8:	de bf       	out	0x3e, r29	; 62
   130ea:	8b 8b       	std	Y+19, r24	; 0x13
	static uint8_t	s_month				= 255;
	static uint16_t	s_year				= 0;
	static int16_t	s_adc_temp_deg_100	= 0;
	static int16_t	s_adc_5v0_volt_1000	= 0;

	if (twi2_waitUntilReady(false)) {
   130ec:	80 e0       	ldi	r24, 0x00	; 0
   130ee:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   130f2:	88 23       	and	r24, r24
   130f4:	09 f4       	brne	.+2      	; 0x130f8 <task_twi2_lcd__cpu1+0x3c>
   130f6:	b8 c1       	rjmp	.+880    	; 0x13468 <task_twi2_lcd__cpu1+0x3ac>
		int16_t l_adc_temp_deg_100;
		int16_t l_adc_5v0_volt_1000;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   130f8:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   130fc:	89 83       	std	Y+1, r24	; 0x01
			l_seconds		= g_boot_time_ts;
   130fe:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <g_boot_time_ts>
   13102:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <g_boot_time_ts+0x1>
   13106:	a0 91 66 24 	lds	r26, 0x2466	; 0x802466 <g_boot_time_ts+0x2>
   1310a:	b0 91 67 24 	lds	r27, 0x2467	; 0x802467 <g_boot_time_ts+0x3>
   1310e:	8a 83       	std	Y+2, r24	; 0x02
   13110:	9b 83       	std	Y+3, r25	; 0x03
   13112:	ac 83       	std	Y+4, r26	; 0x04
   13114:	bd 83       	std	Y+5, r27	; 0x05
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
   13116:	20 90 5c 24 	lds	r2, 0x245C	; 0x80245c <g_milliseconds_cnt64>
   1311a:	30 90 5d 24 	lds	r3, 0x245D	; 0x80245d <g_milliseconds_cnt64+0x1>
   1311e:	40 90 5e 24 	lds	r4, 0x245E	; 0x80245e <g_milliseconds_cnt64+0x2>
   13122:	50 90 5f 24 	lds	r5, 0x245F	; 0x80245f <g_milliseconds_cnt64+0x3>
   13126:	60 90 60 24 	lds	r6, 0x2460	; 0x802460 <g_milliseconds_cnt64+0x4>
   1312a:	70 90 61 24 	lds	r7, 0x2461	; 0x802461 <g_milliseconds_cnt64+0x5>
   1312e:	80 90 62 24 	lds	r8, 0x2462	; 0x802462 <g_milliseconds_cnt64+0x6>
   13132:	90 90 63 24 	lds	r9, 0x2463	; 0x802463 <g_milliseconds_cnt64+0x7>
   13136:	0f 2e       	mov	r0, r31
   13138:	f8 ee       	ldi	r31, 0xE8	; 232
   1313a:	af 2e       	mov	r10, r31
   1313c:	f0 2d       	mov	r31, r0
   1313e:	0f 2e       	mov	r0, r31
   13140:	f3 e0       	ldi	r31, 0x03	; 3
   13142:	bf 2e       	mov	r11, r31
   13144:	f0 2d       	mov	r31, r0
   13146:	c1 2c       	mov	r12, r1
   13148:	d1 2c       	mov	r13, r1
   1314a:	e1 2c       	mov	r14, r1
   1314c:	f1 2c       	mov	r15, r1
   1314e:	00 e0       	ldi	r16, 0x00	; 0
   13150:	10 e0       	ldi	r17, 0x00	; 0
   13152:	22 2d       	mov	r18, r2
   13154:	33 2d       	mov	r19, r3
   13156:	44 2d       	mov	r20, r4
   13158:	55 2d       	mov	r21, r5
   1315a:	66 2d       	mov	r22, r6
   1315c:	77 2d       	mov	r23, r7
   1315e:	88 2d       	mov	r24, r8
   13160:	99 2d       	mov	r25, r9
   13162:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   13166:	a2 2e       	mov	r10, r18
   13168:	b3 2e       	mov	r11, r19
   1316a:	c4 2e       	mov	r12, r20
   1316c:	d5 2e       	mov	r13, r21
   1316e:	e6 2e       	mov	r14, r22
   13170:	f7 2e       	mov	r15, r23
   13172:	08 2f       	mov	r16, r24
   13174:	19 2f       	mov	r17, r25
   13176:	2a 2d       	mov	r18, r10
   13178:	3b 2d       	mov	r19, r11
   1317a:	4c 2d       	mov	r20, r12
   1317c:	5d 2d       	mov	r21, r13
   1317e:	6e 2d       	mov	r22, r14
   13180:	7f 2d       	mov	r23, r15
   13182:	80 2f       	mov	r24, r16
   13184:	91 2f       	mov	r25, r17
   13186:	8a 81       	ldd	r24, Y+2	; 0x02
   13188:	9b 81       	ldd	r25, Y+3	; 0x03
   1318a:	ac 81       	ldd	r26, Y+4	; 0x04
   1318c:	bd 81       	ldd	r27, Y+5	; 0x05
   1318e:	82 0f       	add	r24, r18
   13190:	93 1f       	adc	r25, r19
   13192:	a4 1f       	adc	r26, r20
   13194:	b5 1f       	adc	r27, r21
   13196:	8a 83       	std	Y+2, r24	; 0x02
   13198:	9b 83       	std	Y+3, r25	; 0x03
   1319a:	ac 83       	std	Y+4, r26	; 0x04
   1319c:	bd 83       	std	Y+5, r27	; 0x05
			cpu_irq_restore(flags);
   1319e:	89 81       	ldd	r24, Y+1	; 0x01
   131a0:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   131a4:	20 91 6f 22 	lds	r18, 0x226F	; 0x80226f <s_epoch_secs.8642>
   131a8:	30 91 70 22 	lds	r19, 0x2270	; 0x802270 <s_epoch_secs.8642+0x1>
   131ac:	40 91 71 22 	lds	r20, 0x2271	; 0x802271 <s_epoch_secs.8642+0x2>
   131b0:	50 91 72 22 	lds	r21, 0x2272	; 0x802272 <s_epoch_secs.8642+0x3>
   131b4:	8a 81       	ldd	r24, Y+2	; 0x02
   131b6:	9b 81       	ldd	r25, Y+3	; 0x03
   131b8:	ac 81       	ldd	r26, Y+4	; 0x04
   131ba:	bd 81       	ldd	r27, Y+5	; 0x05
   131bc:	28 17       	cp	r18, r24
   131be:	39 07       	cpc	r19, r25
   131c0:	4a 07       	cpc	r20, r26
   131c2:	5b 07       	cpc	r21, r27
   131c4:	09 f4       	brne	.+2      	; 0x131c8 <task_twi2_lcd__cpu1+0x10c>
   131c6:	c3 c0       	rjmp	.+390    	; 0x1334e <task_twi2_lcd__cpu1+0x292>
   131c8:	8a 81       	ldd	r24, Y+2	; 0x02
   131ca:	9b 81       	ldd	r25, Y+3	; 0x03
   131cc:	ac 81       	ldd	r26, Y+4	; 0x04
   131ce:	bd 81       	ldd	r27, Y+5	; 0x05
   131d0:	81 30       	cpi	r24, 0x01	; 1
   131d2:	9a 4c       	sbci	r25, 0xCA	; 202
   131d4:	aa 49       	sbci	r26, 0x9A	; 154
   131d6:	bb 43       	sbci	r27, 0x3B	; 59
   131d8:	08 f4       	brcc	.+2      	; 0x131dc <task_twi2_lcd__cpu1+0x120>
   131da:	b9 c0       	rjmp	.+370    	; 0x1334e <task_twi2_lcd__cpu1+0x292>
   131dc:	8a 81       	ldd	r24, Y+2	; 0x02
   131de:	9b 81       	ldd	r25, Y+3	; 0x03
   131e0:	ac 81       	ldd	r26, Y+4	; 0x04
   131e2:	bd 81       	ldd	r27, Y+5	; 0x05
   131e4:	81 15       	cp	r24, r1
   131e6:	94 49       	sbci	r25, 0x94	; 148
   131e8:	a5 43       	sbci	r26, 0x35	; 53
   131ea:	b7 47       	sbci	r27, 0x77	; 119
   131ec:	08 f0       	brcs	.+2      	; 0x131f0 <task_twi2_lcd__cpu1+0x134>
   131ee:	af c0       	rjmp	.+350    	; 0x1334e <task_twi2_lcd__cpu1+0x292>
			s_epoch_secs = l_seconds;
   131f0:	8a 81       	ldd	r24, Y+2	; 0x02
   131f2:	9b 81       	ldd	r25, Y+3	; 0x03
   131f4:	ac 81       	ldd	r26, Y+4	; 0x04
   131f6:	bd 81       	ldd	r27, Y+5	; 0x05
   131f8:	80 93 6f 22 	sts	0x226F, r24	; 0x80226f <s_epoch_secs.8642>
   131fc:	90 93 70 22 	sts	0x2270, r25	; 0x802270 <s_epoch_secs.8642+0x1>
   13200:	a0 93 71 22 	sts	0x2271, r26	; 0x802271 <s_epoch_secs.8642+0x2>
   13204:	b0 93 72 22 	sts	0x2272, r27	; 0x802272 <s_epoch_secs.8642+0x3>

			struct calendar_date calDat;
			calendar_timestamp_to_date(l_seconds, &calDat);
   13208:	9e 01       	movw	r18, r28
   1320a:	25 5f       	subi	r18, 0xF5	; 245
   1320c:	3f 4f       	sbci	r19, 0xFF	; 255
   1320e:	8a 81       	ldd	r24, Y+2	; 0x02
   13210:	9b 81       	ldd	r25, Y+3	; 0x03
   13212:	ac 81       	ldd	r26, Y+4	; 0x04
   13214:	bd 81       	ldd	r27, Y+5	; 0x05
   13216:	a9 01       	movw	r20, r18
   13218:	bc 01       	movw	r22, r24
   1321a:	cd 01       	movw	r24, r26
   1321c:	0e 94 24 51 	call	0xa248	; 0xa248 <calendar_timestamp_to_date>

			if (calDat.second <= 60) {
   13220:	8b 85       	ldd	r24, Y+11	; 0x0b
   13222:	8d 33       	cpi	r24, 0x3D	; 61
   13224:	60 f4       	brcc	.+24     	; 0x1323e <task_twi2_lcd__cpu1+0x182>
				task_twi2_lcd_print_format_long_P(17 * 6,  2 * 10 -4, calDat.second,		PM_FORMAT_02LD);
   13226:	8b 85       	ldd	r24, Y+11	; 0x0b
   13228:	88 2f       	mov	r24, r24
   1322a:	90 e0       	ldi	r25, 0x00	; 0
   1322c:	a0 e0       	ldi	r26, 0x00	; 0
   1322e:	b0 e0       	ldi	r27, 0x00	; 0
   13230:	0d ec       	ldi	r16, 0xCD	; 205
   13232:	18 e3       	ldi	r17, 0x38	; 56
   13234:	9c 01       	movw	r18, r24
   13236:	ad 01       	movw	r20, r26
   13238:	60 e1       	ldi	r22, 0x10	; 16
   1323a:	86 e6       	ldi	r24, 0x66	; 102
   1323c:	dd dc       	rcall	.-1606   	; 0x12bf8 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_minute != calDat.minute) && (calDat.minute <= 59)) {
   1323e:	9c 85       	ldd	r25, Y+12	; 0x0c
   13240:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_minute.8643>
   13244:	98 17       	cp	r25, r24
   13246:	91 f0       	breq	.+36     	; 0x1326c <task_twi2_lcd__cpu1+0x1b0>
   13248:	8c 85       	ldd	r24, Y+12	; 0x0c
   1324a:	8c 33       	cpi	r24, 0x3C	; 60
   1324c:	78 f4       	brcc	.+30     	; 0x1326c <task_twi2_lcd__cpu1+0x1b0>
				s_minute = calDat.minute;
   1324e:	8c 85       	ldd	r24, Y+12	; 0x0c
   13250:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_minute.8643>
				task_twi2_lcd_print_format_long_P(14 * 6,  2 * 10 -4, calDat.minute,		PM_FORMAT_02LD);
   13254:	8c 85       	ldd	r24, Y+12	; 0x0c
   13256:	88 2f       	mov	r24, r24
   13258:	90 e0       	ldi	r25, 0x00	; 0
   1325a:	a0 e0       	ldi	r26, 0x00	; 0
   1325c:	b0 e0       	ldi	r27, 0x00	; 0
   1325e:	0d ec       	ldi	r16, 0xCD	; 205
   13260:	18 e3       	ldi	r17, 0x38	; 56
   13262:	9c 01       	movw	r18, r24
   13264:	ad 01       	movw	r20, r26
   13266:	60 e1       	ldi	r22, 0x10	; 16
   13268:	84 e5       	ldi	r24, 0x54	; 84
   1326a:	c6 dc       	rcall	.-1652   	; 0x12bf8 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_hour != calDat.hour) && (calDat.hour <= 23)) {
   1326c:	9d 85       	ldd	r25, Y+13	; 0x0d
   1326e:	80 91 08 20 	lds	r24, 0x2008	; 0x802008 <s_hour.8644>
   13272:	98 17       	cp	r25, r24
   13274:	91 f0       	breq	.+36     	; 0x1329a <task_twi2_lcd__cpu1+0x1de>
   13276:	8d 85       	ldd	r24, Y+13	; 0x0d
   13278:	88 31       	cpi	r24, 0x18	; 24
   1327a:	78 f4       	brcc	.+30     	; 0x1329a <task_twi2_lcd__cpu1+0x1de>
				s_hour = calDat.hour;
   1327c:	8d 85       	ldd	r24, Y+13	; 0x0d
   1327e:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <s_hour.8644>
				task_twi2_lcd_print_format_long_P(11 * 6,  2 * 10 -4, calDat.hour,			PM_FORMAT_02LD);
   13282:	8d 85       	ldd	r24, Y+13	; 0x0d
   13284:	88 2f       	mov	r24, r24
   13286:	90 e0       	ldi	r25, 0x00	; 0
   13288:	a0 e0       	ldi	r26, 0x00	; 0
   1328a:	b0 e0       	ldi	r27, 0x00	; 0
   1328c:	0d ec       	ldi	r16, 0xCD	; 205
   1328e:	18 e3       	ldi	r17, 0x38	; 56
   13290:	9c 01       	movw	r18, r24
   13292:	ad 01       	movw	r20, r26
   13294:	60 e1       	ldi	r22, 0x10	; 16
   13296:	82 e4       	ldi	r24, 0x42	; 66
   13298:	af dc       	rcall	.-1698   	; 0x12bf8 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_date != calDat.date) && (calDat.date <= 30)) {
   1329a:	9e 85       	ldd	r25, Y+14	; 0x0e
   1329c:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <s_date.8645>
   132a0:	98 17       	cp	r25, r24
   132a2:	a9 f0       	breq	.+42     	; 0x132ce <task_twi2_lcd__cpu1+0x212>
   132a4:	8e 85       	ldd	r24, Y+14	; 0x0e
   132a6:	8f 31       	cpi	r24, 0x1F	; 31
   132a8:	90 f4       	brcc	.+36     	; 0x132ce <task_twi2_lcd__cpu1+0x212>
				s_date = calDat.date;
   132aa:	8e 85       	ldd	r24, Y+14	; 0x0e
   132ac:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <s_date.8645>
				task_twi2_lcd_print_format_long_P( 8 * 6,  2 * 10 -4, calDat.date  + 1,		PM_FORMAT_02LD);
   132b0:	8e 85       	ldd	r24, Y+14	; 0x0e
   132b2:	88 2f       	mov	r24, r24
   132b4:	90 e0       	ldi	r25, 0x00	; 0
   132b6:	01 96       	adiw	r24, 0x01	; 1
   132b8:	09 2e       	mov	r0, r25
   132ba:	00 0c       	add	r0, r0
   132bc:	aa 0b       	sbc	r26, r26
   132be:	bb 0b       	sbc	r27, r27
   132c0:	0d ec       	ldi	r16, 0xCD	; 205
   132c2:	18 e3       	ldi	r17, 0x38	; 56
   132c4:	9c 01       	movw	r18, r24
   132c6:	ad 01       	movw	r20, r26
   132c8:	60 e1       	ldi	r22, 0x10	; 16
   132ca:	80 e3       	ldi	r24, 0x30	; 48
   132cc:	95 dc       	rcall	.-1750   	; 0x12bf8 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_month != calDat.month) && (calDat.month <= 11)) {
   132ce:	9f 85       	ldd	r25, Y+15	; 0x0f
   132d0:	80 91 0a 20 	lds	r24, 0x200A	; 0x80200a <s_month.8646>
   132d4:	98 17       	cp	r25, r24
   132d6:	a9 f0       	breq	.+42     	; 0x13302 <task_twi2_lcd__cpu1+0x246>
   132d8:	8f 85       	ldd	r24, Y+15	; 0x0f
   132da:	8c 30       	cpi	r24, 0x0C	; 12
   132dc:	90 f4       	brcc	.+36     	; 0x13302 <task_twi2_lcd__cpu1+0x246>
				s_month = calDat.month;
   132de:	8f 85       	ldd	r24, Y+15	; 0x0f
   132e0:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_month.8646>
				task_twi2_lcd_print_format_long_P( 5 * 6,  2 * 10 -4, calDat.month + 1,		PM_FORMAT_02LD);
   132e4:	8f 85       	ldd	r24, Y+15	; 0x0f
   132e6:	88 2f       	mov	r24, r24
   132e8:	90 e0       	ldi	r25, 0x00	; 0
   132ea:	01 96       	adiw	r24, 0x01	; 1
   132ec:	09 2e       	mov	r0, r25
   132ee:	00 0c       	add	r0, r0
   132f0:	aa 0b       	sbc	r26, r26
   132f2:	bb 0b       	sbc	r27, r27
   132f4:	0d ec       	ldi	r16, 0xCD	; 205
   132f6:	18 e3       	ldi	r17, 0x38	; 56
   132f8:	9c 01       	movw	r18, r24
   132fa:	ad 01       	movw	r20, r26
   132fc:	60 e1       	ldi	r22, 0x10	; 16
   132fe:	8e e1       	ldi	r24, 0x1E	; 30
   13300:	7b dc       	rcall	.-1802   	; 0x12bf8 <task_twi2_lcd_print_format_long_P>
			}

			if ((s_year != calDat.year) && (2017 <= calDat.year) && (calDat.year <= 2100)) {
   13302:	28 89       	ldd	r18, Y+16	; 0x10
   13304:	39 89       	ldd	r19, Y+17	; 0x11
   13306:	80 91 73 22 	lds	r24, 0x2273	; 0x802273 <s_year.8647>
   1330a:	90 91 74 22 	lds	r25, 0x2274	; 0x802274 <s_year.8647+0x1>
   1330e:	28 17       	cp	r18, r24
   13310:	39 07       	cpc	r19, r25
   13312:	b1 f1       	breq	.+108    	; 0x13380 <task_twi2_lcd__cpu1+0x2c4>
   13314:	88 89       	ldd	r24, Y+16	; 0x10
   13316:	99 89       	ldd	r25, Y+17	; 0x11
   13318:	81 3e       	cpi	r24, 0xE1	; 225
   1331a:	97 40       	sbci	r25, 0x07	; 7
   1331c:	88 f1       	brcs	.+98     	; 0x13380 <task_twi2_lcd__cpu1+0x2c4>
   1331e:	88 89       	ldd	r24, Y+16	; 0x10
   13320:	99 89       	ldd	r25, Y+17	; 0x11
   13322:	85 33       	cpi	r24, 0x35	; 53
   13324:	98 40       	sbci	r25, 0x08	; 8
   13326:	60 f5       	brcc	.+88     	; 0x13380 <task_twi2_lcd__cpu1+0x2c4>
				s_year = calDat.year;
   13328:	88 89       	ldd	r24, Y+16	; 0x10
   1332a:	99 89       	ldd	r25, Y+17	; 0x11
   1332c:	80 93 73 22 	sts	0x2273, r24	; 0x802273 <s_year.8647>
   13330:	90 93 74 22 	sts	0x2274, r25	; 0x802274 <s_year.8647+0x1>
				task_twi2_lcd_print_format_long_P( 0 * 6,  2 * 10 -4, calDat.year,			PM_FORMAT_4LD);
   13334:	88 89       	ldd	r24, Y+16	; 0x10
   13336:	99 89       	ldd	r25, Y+17	; 0x11
   13338:	cc 01       	movw	r24, r24
   1333a:	a0 e0       	ldi	r26, 0x00	; 0
   1333c:	b0 e0       	ldi	r27, 0x00	; 0
   1333e:	09 ed       	ldi	r16, 0xD9	; 217
   13340:	18 e3       	ldi	r17, 0x38	; 56
   13342:	9c 01       	movw	r18, r24
   13344:	ad 01       	movw	r20, r26
   13346:	60 e1       	ldi	r22, 0x10	; 16
   13348:	80 e0       	ldi	r24, 0x00	; 0
   1334a:	56 dc       	rcall	.-1876   	; 0x12bf8 <task_twi2_lcd_print_format_long_P>
			l_seconds		= g_boot_time_ts;
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
			cpu_irq_restore(flags);
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   1334c:	19 c0       	rjmp	.+50     	; 0x13380 <task_twi2_lcd__cpu1+0x2c4>
				task_twi2_lcd_print_format_long_P( 0 * 6,  2 * 10 -4, calDat.year,			PM_FORMAT_4LD);
			}

		} else {
			/* Reset static vars */
			s_epoch_secs	= 0UL;
   1334e:	10 92 6f 22 	sts	0x226F, r1	; 0x80226f <s_epoch_secs.8642>
   13352:	10 92 70 22 	sts	0x2270, r1	; 0x802270 <s_epoch_secs.8642+0x1>
   13356:	10 92 71 22 	sts	0x2271, r1	; 0x802271 <s_epoch_secs.8642+0x2>
   1335a:	10 92 72 22 	sts	0x2272, r1	; 0x802272 <s_epoch_secs.8642+0x3>
			s_minute		= 255;
   1335e:	8f ef       	ldi	r24, 0xFF	; 255
   13360:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_minute.8643>
			s_hour			= 255;
   13364:	8f ef       	ldi	r24, 0xFF	; 255
   13366:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <s_hour.8644>
			s_date			= 255;
   1336a:	8f ef       	ldi	r24, 0xFF	; 255
   1336c:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <s_date.8645>
			s_month			= 255;
   13370:	8f ef       	ldi	r24, 0xFF	; 255
   13372:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_month.8646>
			s_year			= 0;
   13376:	10 92 73 22 	sts	0x2273, r1	; 0x802273 <s_year.8647>
   1337a:	10 92 74 22 	sts	0x2274, r1	; 0x802274 <s_year.8647+0x1>
   1337e:	01 c0       	rjmp	.+2      	; 0x13382 <task_twi2_lcd__cpu1+0x2c6>
			l_seconds		= g_boot_time_ts;
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
			cpu_irq_restore(flags);
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   13380:	00 00       	nop
			s_date			= 255;
			s_month			= 255;
			s_year			= 0;
		}

		if (!g_adc_enabled) {
   13382:	90 91 0f 20 	lds	r25, 0x200F	; 0x80200f <g_adc_enabled>
   13386:	81 e0       	ldi	r24, 0x01	; 1
   13388:	89 27       	eor	r24, r25
   1338a:	88 23       	and	r24, r24
   1338c:	09 f0       	breq	.+2      	; 0x13390 <task_twi2_lcd__cpu1+0x2d4>
   1338e:	6b c0       	rjmp	.+214    	; 0x13466 <task_twi2_lcd__cpu1+0x3aa>
			return;
		}

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   13390:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   13394:	8e 83       	std	Y+6, r24	; 0x06
			l_adc_temp_deg_100	= g_adc_temp_deg_100;
   13396:	80 91 17 29 	lds	r24, 0x2917	; 0x802917 <g_adc_temp_deg_100>
   1339a:	90 91 18 29 	lds	r25, 0x2918	; 0x802918 <g_adc_temp_deg_100+0x1>
   1339e:	8f 83       	std	Y+7, r24	; 0x07
   133a0:	98 87       	std	Y+8, r25	; 0x08
			l_adc_5v0_volt_1000	= g_adc_5v0_volt_1000;
   133a2:	80 91 0d 29 	lds	r24, 0x290D	; 0x80290d <g_adc_5v0_volt_1000>
   133a6:	90 91 0e 29 	lds	r25, 0x290E	; 0x80290e <g_adc_5v0_volt_1000+0x1>
   133aa:	89 87       	std	Y+9, r24	; 0x09
   133ac:	9a 87       	std	Y+10, r25	; 0x0a
			cpu_irq_restore(flags);
   133ae:	8e 81       	ldd	r24, Y+6	; 0x06
   133b0:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		if (s_adc_temp_deg_100 != l_adc_temp_deg_100) {
   133b4:	20 91 75 22 	lds	r18, 0x2275	; 0x802275 <s_adc_temp_deg_100.8648>
   133b8:	30 91 76 22 	lds	r19, 0x2276	; 0x802276 <s_adc_temp_deg_100.8648+0x1>
   133bc:	8f 81       	ldd	r24, Y+7	; 0x07
   133be:	98 85       	ldd	r25, Y+8	; 0x08
   133c0:	28 17       	cp	r18, r24
   133c2:	39 07       	cpc	r19, r25
   133c4:	19 f1       	breq	.+70     	; 0x1340c <task_twi2_lcd__cpu1+0x350>
			s_adc_temp_deg_100 = l_adc_temp_deg_100;
   133c6:	8f 81       	ldd	r24, Y+7	; 0x07
   133c8:	98 85       	ldd	r25, Y+8	; 0x08
   133ca:	80 93 75 22 	sts	0x2275, r24	; 0x802275 <s_adc_temp_deg_100.8648>
   133ce:	90 93 76 22 	sts	0x2276, r25	; 0x802276 <s_adc_temp_deg_100.8648+0x1>

			/* ADC_TEMP */
			task_twi2_lcd_print_format_float_P(col_left,  3 * 10, l_adc_temp_deg_100 / 100.f, PM_FORMAT_4F1);
   133d2:	8f 81       	ldd	r24, Y+7	; 0x07
   133d4:	98 85       	ldd	r25, Y+8	; 0x08
   133d6:	09 2e       	mov	r0, r25
   133d8:	00 0c       	add	r0, r0
   133da:	aa 0b       	sbc	r26, r26
   133dc:	bb 0b       	sbc	r27, r27
   133de:	bc 01       	movw	r22, r24
   133e0:	cd 01       	movw	r24, r26
   133e2:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   133e6:	dc 01       	movw	r26, r24
   133e8:	cb 01       	movw	r24, r22
   133ea:	20 e0       	ldi	r18, 0x00	; 0
   133ec:	30 e0       	ldi	r19, 0x00	; 0
   133ee:	48 ec       	ldi	r20, 0xC8	; 200
   133f0:	52 e4       	ldi	r21, 0x42	; 66
   133f2:	bc 01       	movw	r22, r24
   133f4:	cd 01       	movw	r24, r26
   133f6:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   133fa:	dc 01       	movw	r26, r24
   133fc:	cb 01       	movw	r24, r22
   133fe:	0e ed       	ldi	r16, 0xDE	; 222
   13400:	18 e3       	ldi	r17, 0x38	; 56
   13402:	9c 01       	movw	r18, r24
   13404:	ad 01       	movw	r20, r26
   13406:	6e e1       	ldi	r22, 0x1E	; 30
   13408:	8b 89       	ldd	r24, Y+19	; 0x13
   1340a:	d2 dc       	rcall	.-1628   	; 0x12db0 <task_twi2_lcd_print_format_float_P>
		}

		if (s_adc_5v0_volt_1000 != l_adc_5v0_volt_1000) {
   1340c:	20 91 77 22 	lds	r18, 0x2277	; 0x802277 <s_adc_5v0_volt_1000.8649>
   13410:	30 91 78 22 	lds	r19, 0x2278	; 0x802278 <s_adc_5v0_volt_1000.8649+0x1>
   13414:	89 85       	ldd	r24, Y+9	; 0x09
   13416:	9a 85       	ldd	r25, Y+10	; 0x0a
   13418:	28 17       	cp	r18, r24
   1341a:	39 07       	cpc	r19, r25
   1341c:	29 f1       	breq	.+74     	; 0x13468 <task_twi2_lcd__cpu1+0x3ac>
			s_adc_5v0_volt_1000 = l_adc_5v0_volt_1000;
   1341e:	89 85       	ldd	r24, Y+9	; 0x09
   13420:	9a 85       	ldd	r25, Y+10	; 0x0a
   13422:	80 93 77 22 	sts	0x2277, r24	; 0x802277 <s_adc_5v0_volt_1000.8649>
   13426:	90 93 78 22 	sts	0x2278, r25	; 0x802278 <s_adc_5v0_volt_1000.8649+0x1>

			/* ADC_5V0 */
			task_twi2_lcd_print_format_float_P(col_left,  4 * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
   1342a:	89 85       	ldd	r24, Y+9	; 0x09
   1342c:	9a 85       	ldd	r25, Y+10	; 0x0a
   1342e:	09 2e       	mov	r0, r25
   13430:	00 0c       	add	r0, r0
   13432:	aa 0b       	sbc	r26, r26
   13434:	bb 0b       	sbc	r27, r27
   13436:	bc 01       	movw	r22, r24
   13438:	cd 01       	movw	r24, r26
   1343a:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1343e:	dc 01       	movw	r26, r24
   13440:	cb 01       	movw	r24, r22
   13442:	20 e0       	ldi	r18, 0x00	; 0
   13444:	30 e0       	ldi	r19, 0x00	; 0
   13446:	4a e7       	ldi	r20, 0x7A	; 122
   13448:	54 e4       	ldi	r21, 0x44	; 68
   1344a:	bc 01       	movw	r22, r24
   1344c:	cd 01       	movw	r24, r26
   1344e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   13452:	dc 01       	movw	r26, r24
   13454:	cb 01       	movw	r24, r22
   13456:	0a ee       	ldi	r16, 0xEA	; 234
   13458:	18 e3       	ldi	r17, 0x38	; 56
   1345a:	9c 01       	movw	r18, r24
   1345c:	ad 01       	movw	r20, r26
   1345e:	68 e2       	ldi	r22, 0x28	; 40
   13460:	8b 89       	ldd	r24, Y+19	; 0x13
   13462:	a6 dc       	rcall	.-1716   	; 0x12db0 <task_twi2_lcd_print_format_float_P>
   13464:	01 c0       	rjmp	.+2      	; 0x13468 <task_twi2_lcd__cpu1+0x3ac>
			s_month			= 255;
			s_year			= 0;
		}

		if (!g_adc_enabled) {
			return;
   13466:	00 00       	nop

			/* ADC_5V0 */
			task_twi2_lcd_print_format_float_P(col_left,  4 * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
		}
	}
}
   13468:	63 96       	adiw	r28, 0x13	; 19
   1346a:	cd bf       	out	0x3d, r28	; 61
   1346c:	de bf       	out	0x3e, r29	; 62
   1346e:	df 91       	pop	r29
   13470:	cf 91       	pop	r28
   13472:	1f 91       	pop	r17
   13474:	0f 91       	pop	r16
   13476:	ff 90       	pop	r15
   13478:	ef 90       	pop	r14
   1347a:	df 90       	pop	r13
   1347c:	cf 90       	pop	r12
   1347e:	bf 90       	pop	r11
   13480:	af 90       	pop	r10
   13482:	9f 90       	pop	r9
   13484:	8f 90       	pop	r8
   13486:	7f 90       	pop	r7
   13488:	6f 90       	pop	r6
   1348a:	5f 90       	pop	r5
   1348c:	4f 90       	pop	r4
   1348e:	3f 90       	pop	r3
   13490:	2f 90       	pop	r2
   13492:	08 95       	ret

00013494 <task_twi2_lcd__cpu2>:

void task_twi2_lcd__cpu2(uint8_t col_left)
{
   13494:	0f 93       	push	r16
   13496:	1f 93       	push	r17
   13498:	cf 93       	push	r28
   1349a:	df 93       	push	r29
   1349c:	00 d0       	rcall	.+0      	; 0x1349e <task_twi2_lcd__cpu2+0xa>
   1349e:	00 d0       	rcall	.+0      	; 0x134a0 <task_twi2_lcd__cpu2+0xc>
   134a0:	cd b7       	in	r28, 0x3d	; 61
   134a2:	de b7       	in	r29, 0x3e	; 62
   134a4:	8e 83       	std	Y+6, r24	; 0x06
	static int16_t s_adc_vbat_volt_1000 = 0;
	static int16_t s_adc_vctcxo_volt_1000 = 0;

	if (twi2_waitUntilReady(false)) {
   134a6:	80 e0       	ldi	r24, 0x00	; 0
   134a8:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   134ac:	88 23       	and	r24, r24
   134ae:	09 f4       	brne	.+2      	; 0x134b2 <task_twi2_lcd__cpu2+0x1e>
   134b0:	6a c0       	rjmp	.+212    	; 0x13586 <task_twi2_lcd__cpu2+0xf2>
		int16_t l_adc_vbat_volt_1000;
		int16_t l_adc_vctcxo_volt_1000;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   134b2:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   134b6:	89 83       	std	Y+1, r24	; 0x01
			l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
   134b8:	80 91 0f 29 	lds	r24, 0x290F	; 0x80290f <g_adc_vbat_volt_1000>
   134bc:	90 91 10 29 	lds	r25, 0x2910	; 0x802910 <g_adc_vbat_volt_1000+0x1>
   134c0:	8a 83       	std	Y+2, r24	; 0x02
   134c2:	9b 83       	std	Y+3, r25	; 0x03
			l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
   134c4:	80 91 0b 29 	lds	r24, 0x290B	; 0x80290b <g_adc_vctcxo_volt_1000>
   134c8:	90 91 0c 29 	lds	r25, 0x290C	; 0x80290c <g_adc_vctcxo_volt_1000+0x1>
   134cc:	8c 83       	std	Y+4, r24	; 0x04
   134ce:	9d 83       	std	Y+5, r25	; 0x05
			cpu_irq_restore(flags);
   134d0:	89 81       	ldd	r24, Y+1	; 0x01
   134d2:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		if (s_adc_vbat_volt_1000 != l_adc_vbat_volt_1000) {
   134d6:	20 91 79 22 	lds	r18, 0x2279	; 0x802279 <s_adc_vbat_volt_1000.8659>
   134da:	30 91 7a 22 	lds	r19, 0x227A	; 0x80227a <s_adc_vbat_volt_1000.8659+0x1>
   134de:	8a 81       	ldd	r24, Y+2	; 0x02
   134e0:	9b 81       	ldd	r25, Y+3	; 0x03
   134e2:	28 17       	cp	r18, r24
   134e4:	39 07       	cpc	r19, r25
   134e6:	19 f1       	breq	.+70     	; 0x1352e <task_twi2_lcd__cpu2+0x9a>
			s_adc_vbat_volt_1000 = l_adc_vbat_volt_1000;
   134e8:	8a 81       	ldd	r24, Y+2	; 0x02
   134ea:	9b 81       	ldd	r25, Y+3	; 0x03
   134ec:	80 93 79 22 	sts	0x2279, r24	; 0x802279 <s_adc_vbat_volt_1000.8659>
   134f0:	90 93 7a 22 	sts	0x227A, r25	; 0x80227a <s_adc_vbat_volt_1000.8659+0x1>

			/* ADC_VBAT */
			task_twi2_lcd_print_format_float_P(col_left,  5 * 10, l_adc_vbat_volt_1000 / 1000.f, PM_FORMAT_5F3);
   134f4:	8a 81       	ldd	r24, Y+2	; 0x02
   134f6:	9b 81       	ldd	r25, Y+3	; 0x03
   134f8:	09 2e       	mov	r0, r25
   134fa:	00 0c       	add	r0, r0
   134fc:	aa 0b       	sbc	r26, r26
   134fe:	bb 0b       	sbc	r27, r27
   13500:	bc 01       	movw	r22, r24
   13502:	cd 01       	movw	r24, r26
   13504:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13508:	dc 01       	movw	r26, r24
   1350a:	cb 01       	movw	r24, r22
   1350c:	20 e0       	ldi	r18, 0x00	; 0
   1350e:	30 e0       	ldi	r19, 0x00	; 0
   13510:	4a e7       	ldi	r20, 0x7A	; 122
   13512:	54 e4       	ldi	r21, 0x44	; 68
   13514:	bc 01       	movw	r22, r24
   13516:	cd 01       	movw	r24, r26
   13518:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   1351c:	dc 01       	movw	r26, r24
   1351e:	cb 01       	movw	r24, r22
   13520:	0a ee       	ldi	r16, 0xEA	; 234
   13522:	18 e3       	ldi	r17, 0x38	; 56
   13524:	9c 01       	movw	r18, r24
   13526:	ad 01       	movw	r20, r26
   13528:	62 e3       	ldi	r22, 0x32	; 50
   1352a:	8e 81       	ldd	r24, Y+6	; 0x06
   1352c:	41 dc       	rcall	.-1918   	; 0x12db0 <task_twi2_lcd_print_format_float_P>
		}

		if (s_adc_vctcxo_volt_1000 != l_adc_vctcxo_volt_1000) {
   1352e:	20 91 7b 22 	lds	r18, 0x227B	; 0x80227b <s_adc_vctcxo_volt_1000.8660>
   13532:	30 91 7c 22 	lds	r19, 0x227C	; 0x80227c <s_adc_vctcxo_volt_1000.8660+0x1>
   13536:	8c 81       	ldd	r24, Y+4	; 0x04
   13538:	9d 81       	ldd	r25, Y+5	; 0x05
   1353a:	28 17       	cp	r18, r24
   1353c:	39 07       	cpc	r19, r25
   1353e:	19 f1       	breq	.+70     	; 0x13586 <task_twi2_lcd__cpu2+0xf2>
			s_adc_vctcxo_volt_1000 = l_adc_vctcxo_volt_1000;
   13540:	8c 81       	ldd	r24, Y+4	; 0x04
   13542:	9d 81       	ldd	r25, Y+5	; 0x05
   13544:	80 93 7b 22 	sts	0x227B, r24	; 0x80227b <s_adc_vctcxo_volt_1000.8660>
   13548:	90 93 7c 22 	sts	0x227C, r25	; 0x80227c <s_adc_vctcxo_volt_1000.8660+0x1>

			/* ADC_VCTCXO */
			task_twi2_lcd_print_format_float_P(col_left,  6 * 10, l_adc_vctcxo_volt_1000 / 1000.f, PM_FORMAT_5F3);
   1354c:	8c 81       	ldd	r24, Y+4	; 0x04
   1354e:	9d 81       	ldd	r25, Y+5	; 0x05
   13550:	09 2e       	mov	r0, r25
   13552:	00 0c       	add	r0, r0
   13554:	aa 0b       	sbc	r26, r26
   13556:	bb 0b       	sbc	r27, r27
   13558:	bc 01       	movw	r22, r24
   1355a:	cd 01       	movw	r24, r26
   1355c:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13560:	dc 01       	movw	r26, r24
   13562:	cb 01       	movw	r24, r22
   13564:	20 e0       	ldi	r18, 0x00	; 0
   13566:	30 e0       	ldi	r19, 0x00	; 0
   13568:	4a e7       	ldi	r20, 0x7A	; 122
   1356a:	54 e4       	ldi	r21, 0x44	; 68
   1356c:	bc 01       	movw	r22, r24
   1356e:	cd 01       	movw	r24, r26
   13570:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   13574:	dc 01       	movw	r26, r24
   13576:	cb 01       	movw	r24, r22
   13578:	0a ee       	ldi	r16, 0xEA	; 234
   1357a:	18 e3       	ldi	r17, 0x38	; 56
   1357c:	9c 01       	movw	r18, r24
   1357e:	ad 01       	movw	r20, r26
   13580:	6c e3       	ldi	r22, 0x3C	; 60
   13582:	8e 81       	ldd	r24, Y+6	; 0x06
   13584:	15 dc       	rcall	.-2006   	; 0x12db0 <task_twi2_lcd_print_format_float_P>
		}
	}
}
   13586:	00 00       	nop
   13588:	26 96       	adiw	r28, 0x06	; 6
   1358a:	cd bf       	out	0x3d, r28	; 61
   1358c:	de bf       	out	0x3e, r29	; 62
   1358e:	df 91       	pop	r29
   13590:	cf 91       	pop	r28
   13592:	1f 91       	pop	r17
   13594:	0f 91       	pop	r16
   13596:	08 95       	ret

00013598 <task_twi2_lcd__sim1>:
	}
}
#endif

void task_twi2_lcd__sim1(uint8_t col_left)
{
   13598:	0f 93       	push	r16
   1359a:	1f 93       	push	r17
   1359c:	cf 93       	push	r28
   1359e:	df 93       	push	r29
   135a0:	cd b7       	in	r28, 0x3d	; 61
   135a2:	de b7       	in	r29, 0x3e	; 62
   135a4:	a4 97       	sbiw	r28, 0x24	; 36
   135a6:	cd bf       	out	0x3d, r28	; 61
   135a8:	de bf       	out	0x3e, r29	; 62
   135aa:	8c a3       	std	Y+36, r24	; 0x24
	static float	s_gns_lat		= 0.f;
	static float	s_gns_lon		= 0.f;
	static float	s_gns_msl		= 0.f;
	static float	s_gns_speed		= 0.f;

	if (twi2_waitUntilReady(false)) {
   135ac:	80 e0       	ldi	r24, 0x00	; 0
   135ae:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   135b2:	88 23       	and	r24, r24
   135b4:	09 f4       	brne	.+2      	; 0x135b8 <task_twi2_lcd__sim1+0x20>
   135b6:	43 c2       	rjmp	.+1158   	; 0x13a3e <task_twi2_lcd__sim1+0x4a6>
		char			l_lat_prefix;
		char			l_lon_prefix;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   135b8:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   135bc:	89 83       	std	Y+1, r24	; 0x01
			l_gns_lat			= g_gns_lat;
   135be:	80 91 8c 24 	lds	r24, 0x248C	; 0x80248c <g_gns_lat>
   135c2:	90 91 8d 24 	lds	r25, 0x248D	; 0x80248d <g_gns_lat+0x1>
   135c6:	a0 91 8e 24 	lds	r26, 0x248E	; 0x80248e <g_gns_lat+0x2>
   135ca:	b0 91 8f 24 	lds	r27, 0x248F	; 0x80248f <g_gns_lat+0x3>
   135ce:	8a 83       	std	Y+2, r24	; 0x02
   135d0:	9b 83       	std	Y+3, r25	; 0x03
   135d2:	ac 83       	std	Y+4, r26	; 0x04
   135d4:	bd 83       	std	Y+5, r27	; 0x05
			l_gns_lon			= g_gns_lon;
   135d6:	80 91 90 24 	lds	r24, 0x2490	; 0x802490 <g_gns_lon>
   135da:	90 91 91 24 	lds	r25, 0x2491	; 0x802491 <g_gns_lon+0x1>
   135de:	a0 91 92 24 	lds	r26, 0x2492	; 0x802492 <g_gns_lon+0x2>
   135e2:	b0 91 93 24 	lds	r27, 0x2493	; 0x802493 <g_gns_lon+0x3>
   135e6:	8e 83       	std	Y+6, r24	; 0x06
   135e8:	9f 83       	std	Y+7, r25	; 0x07
   135ea:	a8 87       	std	Y+8, r26	; 0x08
   135ec:	b9 87       	std	Y+9, r27	; 0x09
			l_gns_msl_alt_m		= g_gns_msl_alt_m;
   135ee:	80 91 94 24 	lds	r24, 0x2494	; 0x802494 <g_gns_msl_alt_m>
   135f2:	90 91 95 24 	lds	r25, 0x2495	; 0x802495 <g_gns_msl_alt_m+0x1>
   135f6:	a0 91 96 24 	lds	r26, 0x2496	; 0x802496 <g_gns_msl_alt_m+0x2>
   135fa:	b0 91 97 24 	lds	r27, 0x2497	; 0x802497 <g_gns_msl_alt_m+0x3>
   135fe:	8a 87       	std	Y+10, r24	; 0x0a
   13600:	9b 87       	std	Y+11, r25	; 0x0b
   13602:	ac 87       	std	Y+12, r26	; 0x0c
   13604:	bd 87       	std	Y+13, r27	; 0x0d
			l_gns_speed_kmPh	= g_gns_speed_kmPh;
   13606:	80 91 98 24 	lds	r24, 0x2498	; 0x802498 <g_gns_speed_kmPh>
   1360a:	90 91 99 24 	lds	r25, 0x2499	; 0x802499 <g_gns_speed_kmPh+0x1>
   1360e:	a0 91 9a 24 	lds	r26, 0x249A	; 0x80249a <g_gns_speed_kmPh+0x2>
   13612:	b0 91 9b 24 	lds	r27, 0x249B	; 0x80249b <g_gns_speed_kmPh+0x3>
   13616:	8e 87       	std	Y+14, r24	; 0x0e
   13618:	9f 87       	std	Y+15, r25	; 0x0f
   1361a:	a8 8b       	std	Y+16, r26	; 0x10
   1361c:	b9 8b       	std	Y+17, r27	; 0x11
			cpu_irq_restore(flags);
   1361e:	89 81       	ldd	r24, Y+1	; 0x01
   13620:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		/* Latitude */
		if (s_gns_lat != l_gns_lat) {
   13624:	80 91 7d 22 	lds	r24, 0x227D	; 0x80227d <s_gns_lat.8667>
   13628:	90 91 7e 22 	lds	r25, 0x227E	; 0x80227e <s_gns_lat.8667+0x1>
   1362c:	a0 91 7f 22 	lds	r26, 0x227F	; 0x80227f <s_gns_lat.8667+0x2>
   13630:	b0 91 80 22 	lds	r27, 0x2280	; 0x802280 <s_gns_lat.8667+0x3>
   13634:	2a 81       	ldd	r18, Y+2	; 0x02
   13636:	3b 81       	ldd	r19, Y+3	; 0x03
   13638:	4c 81       	ldd	r20, Y+4	; 0x04
   1363a:	5d 81       	ldd	r21, Y+5	; 0x05
   1363c:	bc 01       	movw	r22, r24
   1363e:	cd 01       	movw	r24, r26
   13640:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   13644:	88 23       	and	r24, r24
   13646:	09 f4       	brne	.+2      	; 0x1364a <task_twi2_lcd__sim1+0xb2>
   13648:	a1 c0       	rjmp	.+322    	; 0x1378c <task_twi2_lcd__sim1+0x1f4>
			s_gns_lat  = l_gns_lat;
   1364a:	8a 81       	ldd	r24, Y+2	; 0x02
   1364c:	9b 81       	ldd	r25, Y+3	; 0x03
   1364e:	ac 81       	ldd	r26, Y+4	; 0x04
   13650:	bd 81       	ldd	r27, Y+5	; 0x05
   13652:	80 93 7d 22 	sts	0x227D, r24	; 0x80227d <s_gns_lat.8667>
   13656:	90 93 7e 22 	sts	0x227E, r25	; 0x80227e <s_gns_lat.8667+0x1>
   1365a:	a0 93 7f 22 	sts	0x227F, r26	; 0x80227f <s_gns_lat.8667+0x2>
   1365e:	b0 93 80 22 	sts	0x2280, r27	; 0x802280 <s_gns_lat.8667+0x3>
			l_lat_prefix = l_gns_lat >= 0.f ?  'N' : 'S';
   13662:	20 e0       	ldi	r18, 0x00	; 0
   13664:	30 e0       	ldi	r19, 0x00	; 0
   13666:	a9 01       	movw	r20, r18
   13668:	6a 81       	ldd	r22, Y+2	; 0x02
   1366a:	7b 81       	ldd	r23, Y+3	; 0x03
   1366c:	8c 81       	ldd	r24, Y+4	; 0x04
   1366e:	9d 81       	ldd	r25, Y+5	; 0x05
   13670:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   13674:	88 23       	and	r24, r24
   13676:	14 f0       	brlt	.+4      	; 0x1367c <task_twi2_lcd__sim1+0xe4>
   13678:	8e e4       	ldi	r24, 0x4E	; 78
   1367a:	01 c0       	rjmp	.+2      	; 0x1367e <task_twi2_lcd__sim1+0xe6>
   1367c:	83 e5       	ldi	r24, 0x53	; 83
   1367e:	8a 8b       	std	Y+18, r24	; 0x12
			l_gns_lat += 0.000005f;
   13680:	2c ea       	ldi	r18, 0xAC	; 172
   13682:	35 ec       	ldi	r19, 0xC5	; 197
   13684:	47 ea       	ldi	r20, 0xA7	; 167
   13686:	56 e3       	ldi	r21, 0x36	; 54
   13688:	6a 81       	ldd	r22, Y+2	; 0x02
   1368a:	7b 81       	ldd	r23, Y+3	; 0x03
   1368c:	8c 81       	ldd	r24, Y+4	; 0x04
   1368e:	9d 81       	ldd	r25, Y+5	; 0x05
   13690:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   13694:	dc 01       	movw	r26, r24
   13696:	cb 01       	movw	r24, r22
   13698:	8a 83       	std	Y+2, r24	; 0x02
   1369a:	9b 83       	std	Y+3, r25	; 0x03
   1369c:	ac 83       	std	Y+4, r26	; 0x04
   1369e:	bd 83       	std	Y+5, r27	; 0x05
			task_twi2_lcd_print_format_c(       0 * 6,  7 * 10, l_lat_prefix);
   136a0:	4a 89       	ldd	r20, Y+18	; 0x12
   136a2:	66 e4       	ldi	r22, 0x46	; 70
   136a4:	80 e0       	ldi	r24, 0x00	; 0
   136a6:	ea d9       	rcall	.-3116   	; 0x12a7c <task_twi2_lcd_print_format_c>
			task_twi2_lcd_print_format_long_P(  2 * 6,  7 * 10, (long) abs(l_gns_lat), PM_FORMAT_02LD);
   136a8:	6a 81       	ldd	r22, Y+2	; 0x02
   136aa:	7b 81       	ldd	r23, Y+3	; 0x03
   136ac:	8c 81       	ldd	r24, Y+4	; 0x04
   136ae:	9d 81       	ldd	r25, Y+5	; 0x05
   136b0:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   136b4:	dc 01       	movw	r26, r24
   136b6:	cb 01       	movw	r24, r22
   136b8:	99 23       	and	r25, r25
   136ba:	1c f4       	brge	.+6      	; 0x136c2 <task_twi2_lcd__sim1+0x12a>
   136bc:	91 95       	neg	r25
   136be:	81 95       	neg	r24
   136c0:	91 09       	sbc	r25, r1
   136c2:	09 2e       	mov	r0, r25
   136c4:	00 0c       	add	r0, r0
   136c6:	aa 0b       	sbc	r26, r26
   136c8:	bb 0b       	sbc	r27, r27
   136ca:	0d ec       	ldi	r16, 0xCD	; 205
   136cc:	18 e3       	ldi	r17, 0x38	; 56
   136ce:	9c 01       	movw	r18, r24
   136d0:	ad 01       	movw	r20, r26
   136d2:	66 e4       	ldi	r22, 0x46	; 70
   136d4:	8c e0       	ldi	r24, 0x0C	; 12
   136d6:	90 da       	rcall	.-2784   	; 0x12bf8 <task_twi2_lcd_print_format_long_P>
			task_twi2_lcd_print_format_c(       4 * 6,  7 * 10, '.');
   136d8:	4e e2       	ldi	r20, 0x2E	; 46
   136da:	66 e4       	ldi	r22, 0x46	; 70
   136dc:	88 e1       	ldi	r24, 0x18	; 24
   136de:	ce d9       	rcall	.-3172   	; 0x12a7c <task_twi2_lcd_print_format_c>
			float f_abs = l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat;
   136e0:	20 e0       	ldi	r18, 0x00	; 0
   136e2:	30 e0       	ldi	r19, 0x00	; 0
   136e4:	a9 01       	movw	r20, r18
   136e6:	6a 81       	ldd	r22, Y+2	; 0x02
   136e8:	7b 81       	ldd	r23, Y+3	; 0x03
   136ea:	8c 81       	ldd	r24, Y+4	; 0x04
   136ec:	9d 81       	ldd	r25, Y+5	; 0x05
   136ee:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   136f2:	88 23       	and	r24, r24
   136f4:	2c f0       	brlt	.+10     	; 0x13700 <task_twi2_lcd__sim1+0x168>
   136f6:	8a 81       	ldd	r24, Y+2	; 0x02
   136f8:	9b 81       	ldd	r25, Y+3	; 0x03
   136fa:	ac 81       	ldd	r26, Y+4	; 0x04
   136fc:	bd 81       	ldd	r27, Y+5	; 0x05
   136fe:	05 c0       	rjmp	.+10     	; 0x1370a <task_twi2_lcd__sim1+0x172>
   13700:	8a 81       	ldd	r24, Y+2	; 0x02
   13702:	9b 81       	ldd	r25, Y+3	; 0x03
   13704:	ac 81       	ldd	r26, Y+4	; 0x04
   13706:	bd 81       	ldd	r27, Y+5	; 0x05
   13708:	b0 58       	subi	r27, 0x80	; 128
   1370a:	8b 8b       	std	Y+19, r24	; 0x13
   1370c:	9c 8b       	std	Y+20, r25	; 0x14
   1370e:	ad 8b       	std	Y+21, r26	; 0x15
   13710:	be 8b       	std	Y+22, r27	; 0x16
			float f_frac = (f_abs - (int)f_abs) * 1e5;
   13712:	6b 89       	ldd	r22, Y+19	; 0x13
   13714:	7c 89       	ldd	r23, Y+20	; 0x14
   13716:	8d 89       	ldd	r24, Y+21	; 0x15
   13718:	9e 89       	ldd	r25, Y+22	; 0x16
   1371a:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   1371e:	dc 01       	movw	r26, r24
   13720:	cb 01       	movw	r24, r22
   13722:	09 2e       	mov	r0, r25
   13724:	00 0c       	add	r0, r0
   13726:	aa 0b       	sbc	r26, r26
   13728:	bb 0b       	sbc	r27, r27
   1372a:	bc 01       	movw	r22, r24
   1372c:	cd 01       	movw	r24, r26
   1372e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13732:	dc 01       	movw	r26, r24
   13734:	cb 01       	movw	r24, r22
   13736:	9c 01       	movw	r18, r24
   13738:	ad 01       	movw	r20, r26
   1373a:	6b 89       	ldd	r22, Y+19	; 0x13
   1373c:	7c 89       	ldd	r23, Y+20	; 0x14
   1373e:	8d 89       	ldd	r24, Y+21	; 0x15
   13740:	9e 89       	ldd	r25, Y+22	; 0x16
   13742:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   13746:	dc 01       	movw	r26, r24
   13748:	cb 01       	movw	r24, r22
   1374a:	20 e0       	ldi	r18, 0x00	; 0
   1374c:	30 e5       	ldi	r19, 0x50	; 80
   1374e:	43 ec       	ldi	r20, 0xC3	; 195
   13750:	57 e4       	ldi	r21, 0x47	; 71
   13752:	bc 01       	movw	r22, r24
   13754:	cd 01       	movw	r24, r26
   13756:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1375a:	dc 01       	movw	r26, r24
   1375c:	cb 01       	movw	r24, r22
   1375e:	8f 8b       	std	Y+23, r24	; 0x17
   13760:	98 8f       	std	Y+24, r25	; 0x18
   13762:	a9 8f       	std	Y+25, r26	; 0x19
   13764:	ba 8f       	std	Y+26, r27	; 0x1a
			task_twi2_lcd_print_format_long_P(  5 * 6,  7 * 10, (long) f_frac, PM_FORMAT_05LD);
   13766:	6f 89       	ldd	r22, Y+23	; 0x17
   13768:	78 8d       	ldd	r23, Y+24	; 0x18
   1376a:	89 8d       	ldd	r24, Y+25	; 0x19
   1376c:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1376e:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   13772:	dc 01       	movw	r26, r24
   13774:	cb 01       	movw	r24, r22
   13776:	00 ef       	ldi	r16, 0xF0	; 240
   13778:	18 e3       	ldi	r17, 0x38	; 56
   1377a:	9c 01       	movw	r18, r24
   1377c:	ad 01       	movw	r20, r26
   1377e:	66 e4       	ldi	r22, 0x46	; 70
   13780:	8e e1       	ldi	r24, 0x1E	; 30
   13782:	3a da       	rcall	.-2956   	; 0x12bf8 <task_twi2_lcd_print_format_long_P>
			task_twi2_lcd_print_format_c(      10 * 6,  7 * 10, 0x7e);		// 
   13784:	4e e7       	ldi	r20, 0x7E	; 126
   13786:	66 e4       	ldi	r22, 0x46	; 70
   13788:	8c e3       	ldi	r24, 0x3C	; 60
   1378a:	78 d9       	rcall	.-3344   	; 0x12a7c <task_twi2_lcd_print_format_c>
   1378c:	80 91 81 22 	lds	r24, 0x2281	; 0x802281 <s_gns_lon.8668>
		}

		/* Longitude */
		if (s_gns_lon != l_gns_lon) {
   13790:	90 91 82 22 	lds	r25, 0x2282	; 0x802282 <s_gns_lon.8668+0x1>
   13794:	a0 91 83 22 	lds	r26, 0x2283	; 0x802283 <s_gns_lon.8668+0x2>
   13798:	b0 91 84 22 	lds	r27, 0x2284	; 0x802284 <s_gns_lon.8668+0x3>
   1379c:	2e 81       	ldd	r18, Y+6	; 0x06
   1379e:	3f 81       	ldd	r19, Y+7	; 0x07
   137a0:	48 85       	ldd	r20, Y+8	; 0x08
   137a2:	59 85       	ldd	r21, Y+9	; 0x09
   137a4:	bc 01       	movw	r22, r24
   137a6:	cd 01       	movw	r24, r26
   137a8:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   137ac:	88 23       	and	r24, r24
   137ae:	09 f4       	brne	.+2      	; 0x137b2 <task_twi2_lcd__sim1+0x21a>
   137b0:	a1 c0       	rjmp	.+322    	; 0x138f4 <task_twi2_lcd__sim1+0x35c>
   137b2:	8e 81       	ldd	r24, Y+6	; 0x06
			s_gns_lon  = l_gns_lon;
   137b4:	9f 81       	ldd	r25, Y+7	; 0x07
   137b6:	a8 85       	ldd	r26, Y+8	; 0x08
   137b8:	b9 85       	ldd	r27, Y+9	; 0x09
   137ba:	80 93 81 22 	sts	0x2281, r24	; 0x802281 <s_gns_lon.8668>
   137be:	90 93 82 22 	sts	0x2282, r25	; 0x802282 <s_gns_lon.8668+0x1>
   137c2:	a0 93 83 22 	sts	0x2283, r26	; 0x802283 <s_gns_lon.8668+0x2>
   137c6:	b0 93 84 22 	sts	0x2284, r27	; 0x802284 <s_gns_lon.8668+0x3>
   137ca:	20 e0       	ldi	r18, 0x00	; 0
			l_lon_prefix = l_gns_lon >= 0.f ?  'E' : 'W';
   137cc:	30 e0       	ldi	r19, 0x00	; 0
   137ce:	a9 01       	movw	r20, r18
   137d0:	6e 81       	ldd	r22, Y+6	; 0x06
   137d2:	7f 81       	ldd	r23, Y+7	; 0x07
   137d4:	88 85       	ldd	r24, Y+8	; 0x08
   137d6:	99 85       	ldd	r25, Y+9	; 0x09
   137d8:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   137dc:	88 23       	and	r24, r24
   137de:	14 f0       	brlt	.+4      	; 0x137e4 <task_twi2_lcd__sim1+0x24c>
   137e0:	85 e4       	ldi	r24, 0x45	; 69
   137e2:	01 c0       	rjmp	.+2      	; 0x137e6 <task_twi2_lcd__sim1+0x24e>
   137e4:	87 e5       	ldi	r24, 0x57	; 87
   137e6:	8b 8f       	std	Y+27, r24	; 0x1b
   137e8:	2c ea       	ldi	r18, 0xAC	; 172
			l_gns_lon += 0.000005f;
   137ea:	35 ec       	ldi	r19, 0xC5	; 197
   137ec:	47 ea       	ldi	r20, 0xA7	; 167
   137ee:	56 e3       	ldi	r21, 0x36	; 54
   137f0:	6e 81       	ldd	r22, Y+6	; 0x06
   137f2:	7f 81       	ldd	r23, Y+7	; 0x07
   137f4:	88 85       	ldd	r24, Y+8	; 0x08
   137f6:	99 85       	ldd	r25, Y+9	; 0x09
   137f8:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   137fc:	dc 01       	movw	r26, r24
   137fe:	cb 01       	movw	r24, r22
   13800:	8e 83       	std	Y+6, r24	; 0x06
   13802:	9f 83       	std	Y+7, r25	; 0x07
   13804:	a8 87       	std	Y+8, r26	; 0x08
   13806:	b9 87       	std	Y+9, r27	; 0x09
			task_twi2_lcd_print_format_c(       0 * 6,  8 * 10, l_lon_prefix);
   13808:	4b 8d       	ldd	r20, Y+27	; 0x1b
   1380a:	60 e5       	ldi	r22, 0x50	; 80
   1380c:	80 e0       	ldi	r24, 0x00	; 0
   1380e:	36 d9       	rcall	.-3476   	; 0x12a7c <task_twi2_lcd_print_format_c>
   13810:	6e 81       	ldd	r22, Y+6	; 0x06
			task_twi2_lcd_print_format_long_P(  1 * 6,  8 * 10, (long) abs(l_gns_lon), PM_FORMAT_03LD);
   13812:	7f 81       	ldd	r23, Y+7	; 0x07
   13814:	88 85       	ldd	r24, Y+8	; 0x08
   13816:	99 85       	ldd	r25, Y+9	; 0x09
   13818:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   1381c:	dc 01       	movw	r26, r24
   1381e:	cb 01       	movw	r24, r22
   13820:	99 23       	and	r25, r25
   13822:	1c f4       	brge	.+6      	; 0x1382a <task_twi2_lcd__sim1+0x292>
   13824:	91 95       	neg	r25
   13826:	81 95       	neg	r24
   13828:	91 09       	sbc	r25, r1
   1382a:	09 2e       	mov	r0, r25
   1382c:	00 0c       	add	r0, r0
   1382e:	aa 0b       	sbc	r26, r26
   13830:	bb 0b       	sbc	r27, r27
   13832:	03 ed       	ldi	r16, 0xD3	; 211
   13834:	18 e3       	ldi	r17, 0x38	; 56
   13836:	9c 01       	movw	r18, r24
   13838:	ad 01       	movw	r20, r26
   1383a:	60 e5       	ldi	r22, 0x50	; 80
   1383c:	86 e0       	ldi	r24, 0x06	; 6
   1383e:	dc d9       	rcall	.-3144   	; 0x12bf8 <task_twi2_lcd_print_format_long_P>
			task_twi2_lcd_print_format_c(       4 * 6,  8 * 10, '.');
   13840:	4e e2       	ldi	r20, 0x2E	; 46
   13842:	60 e5       	ldi	r22, 0x50	; 80
   13844:	88 e1       	ldi	r24, 0x18	; 24
   13846:	1a d9       	rcall	.-3532   	; 0x12a7c <task_twi2_lcd_print_format_c>
   13848:	20 e0       	ldi	r18, 0x00	; 0
			float f_abs = l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon;
   1384a:	30 e0       	ldi	r19, 0x00	; 0
   1384c:	a9 01       	movw	r20, r18
   1384e:	6e 81       	ldd	r22, Y+6	; 0x06
   13850:	7f 81       	ldd	r23, Y+7	; 0x07
   13852:	88 85       	ldd	r24, Y+8	; 0x08
   13854:	99 85       	ldd	r25, Y+9	; 0x09
   13856:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   1385a:	88 23       	and	r24, r24
   1385c:	2c f0       	brlt	.+10     	; 0x13868 <task_twi2_lcd__sim1+0x2d0>
   1385e:	8e 81       	ldd	r24, Y+6	; 0x06
   13860:	9f 81       	ldd	r25, Y+7	; 0x07
   13862:	a8 85       	ldd	r26, Y+8	; 0x08
   13864:	b9 85       	ldd	r27, Y+9	; 0x09
   13866:	05 c0       	rjmp	.+10     	; 0x13872 <task_twi2_lcd__sim1+0x2da>
   13868:	8e 81       	ldd	r24, Y+6	; 0x06
   1386a:	9f 81       	ldd	r25, Y+7	; 0x07
   1386c:	a8 85       	ldd	r26, Y+8	; 0x08
   1386e:	b9 85       	ldd	r27, Y+9	; 0x09
   13870:	b0 58       	subi	r27, 0x80	; 128
   13872:	8c 8f       	std	Y+28, r24	; 0x1c
   13874:	9d 8f       	std	Y+29, r25	; 0x1d
   13876:	ae 8f       	std	Y+30, r26	; 0x1e
   13878:	bf 8f       	std	Y+31, r27	; 0x1f
   1387a:	6c 8d       	ldd	r22, Y+28	; 0x1c
			float f_frac = (f_abs - (int)f_abs) * 1e5;
   1387c:	7d 8d       	ldd	r23, Y+29	; 0x1d
   1387e:	8e 8d       	ldd	r24, Y+30	; 0x1e
   13880:	9f 8d       	ldd	r25, Y+31	; 0x1f
   13882:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   13886:	dc 01       	movw	r26, r24
   13888:	cb 01       	movw	r24, r22
   1388a:	09 2e       	mov	r0, r25
   1388c:	00 0c       	add	r0, r0
   1388e:	aa 0b       	sbc	r26, r26
   13890:	bb 0b       	sbc	r27, r27
   13892:	bc 01       	movw	r22, r24
   13894:	cd 01       	movw	r24, r26
   13896:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1389a:	dc 01       	movw	r26, r24
   1389c:	cb 01       	movw	r24, r22
   1389e:	9c 01       	movw	r18, r24
   138a0:	ad 01       	movw	r20, r26
   138a2:	6c 8d       	ldd	r22, Y+28	; 0x1c
   138a4:	7d 8d       	ldd	r23, Y+29	; 0x1d
   138a6:	8e 8d       	ldd	r24, Y+30	; 0x1e
   138a8:	9f 8d       	ldd	r25, Y+31	; 0x1f
   138aa:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   138ae:	dc 01       	movw	r26, r24
   138b0:	cb 01       	movw	r24, r22
   138b2:	20 e0       	ldi	r18, 0x00	; 0
   138b4:	30 e5       	ldi	r19, 0x50	; 80
   138b6:	43 ec       	ldi	r20, 0xC3	; 195
   138b8:	57 e4       	ldi	r21, 0x47	; 71
   138ba:	bc 01       	movw	r22, r24
   138bc:	cd 01       	movw	r24, r26
   138be:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   138c2:	dc 01       	movw	r26, r24
   138c4:	cb 01       	movw	r24, r22
   138c6:	88 a3       	std	Y+32, r24	; 0x20
   138c8:	99 a3       	std	Y+33, r25	; 0x21
   138ca:	aa a3       	std	Y+34, r26	; 0x22
   138cc:	bb a3       	std	Y+35, r27	; 0x23
   138ce:	68 a1       	ldd	r22, Y+32	; 0x20
			task_twi2_lcd_print_format_long_P(  5 * 6,  8 * 10, (long) f_frac, PM_FORMAT_05LD);
   138d0:	79 a1       	ldd	r23, Y+33	; 0x21
   138d2:	8a a1       	ldd	r24, Y+34	; 0x22
   138d4:	9b a1       	ldd	r25, Y+35	; 0x23
   138d6:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   138da:	dc 01       	movw	r26, r24
   138dc:	cb 01       	movw	r24, r22
   138de:	00 ef       	ldi	r16, 0xF0	; 240
   138e0:	18 e3       	ldi	r17, 0x38	; 56
   138e2:	9c 01       	movw	r18, r24
   138e4:	ad 01       	movw	r20, r26
   138e6:	60 e5       	ldi	r22, 0x50	; 80
   138e8:	8e e1       	ldi	r24, 0x1E	; 30
   138ea:	86 d9       	rcall	.-3316   	; 0x12bf8 <task_twi2_lcd_print_format_long_P>
			task_twi2_lcd_print_format_c(      10 * 6,  8 * 10, 0x7e);		// 
   138ec:	4e e7       	ldi	r20, 0x7E	; 126
   138ee:	60 e5       	ldi	r22, 0x50	; 80
   138f0:	8c e3       	ldi	r24, 0x3C	; 60
   138f2:	c4 d8       	rcall	.-3704   	; 0x12a7c <task_twi2_lcd_print_format_c>
   138f4:	80 91 85 22 	lds	r24, 0x2285	; 0x802285 <s_gns_msl.8669>
		}

		/* Height */
		if ((s_gns_msl != l_gns_msl_alt_m) && (-1000.f < l_gns_msl_alt_m) && (l_gns_msl_alt_m < 10000.f)) {
   138f8:	90 91 86 22 	lds	r25, 0x2286	; 0x802286 <s_gns_msl.8669+0x1>
   138fc:	a0 91 87 22 	lds	r26, 0x2287	; 0x802287 <s_gns_msl.8669+0x2>
   13900:	b0 91 88 22 	lds	r27, 0x2288	; 0x802288 <s_gns_msl.8669+0x3>
   13904:	2a 85       	ldd	r18, Y+10	; 0x0a
   13906:	3b 85       	ldd	r19, Y+11	; 0x0b
   13908:	4c 85       	ldd	r20, Y+12	; 0x0c
   1390a:	5d 85       	ldd	r21, Y+13	; 0x0d
   1390c:	bc 01       	movw	r22, r24
   1390e:	cd 01       	movw	r24, r26
   13910:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   13914:	88 23       	and	r24, r24
   13916:	09 f4       	brne	.+2      	; 0x1391a <task_twi2_lcd__sim1+0x382>
   13918:	41 c0       	rjmp	.+130    	; 0x1399c <task_twi2_lcd__sim1+0x404>
   1391a:	20 e0       	ldi	r18, 0x00	; 0
   1391c:	30 e0       	ldi	r19, 0x00	; 0
   1391e:	4a e7       	ldi	r20, 0x7A	; 122
   13920:	54 ec       	ldi	r21, 0xC4	; 196
   13922:	6a 85       	ldd	r22, Y+10	; 0x0a
   13924:	7b 85       	ldd	r23, Y+11	; 0x0b
   13926:	8c 85       	ldd	r24, Y+12	; 0x0c
   13928:	9d 85       	ldd	r25, Y+13	; 0x0d
   1392a:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   1392e:	18 16       	cp	r1, r24
   13930:	ac f5       	brge	.+106    	; 0x1399c <task_twi2_lcd__sim1+0x404>
   13932:	20 e0       	ldi	r18, 0x00	; 0
   13934:	30 e4       	ldi	r19, 0x40	; 64
   13936:	4c e1       	ldi	r20, 0x1C	; 28
   13938:	56 e4       	ldi	r21, 0x46	; 70
   1393a:	6a 85       	ldd	r22, Y+10	; 0x0a
   1393c:	7b 85       	ldd	r23, Y+11	; 0x0b
   1393e:	8c 85       	ldd	r24, Y+12	; 0x0c
   13940:	9d 85       	ldd	r25, Y+13	; 0x0d
   13942:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   13946:	88 23       	and	r24, r24
   13948:	4c f5       	brge	.+82     	; 0x1399c <task_twi2_lcd__sim1+0x404>
   1394a:	8a 85       	ldd	r24, Y+10	; 0x0a
			s_gns_msl  = l_gns_msl_alt_m;
   1394c:	9b 85       	ldd	r25, Y+11	; 0x0b
   1394e:	ac 85       	ldd	r26, Y+12	; 0x0c
   13950:	bd 85       	ldd	r27, Y+13	; 0x0d
   13952:	80 93 85 22 	sts	0x2285, r24	; 0x802285 <s_gns_msl.8669>
   13956:	90 93 86 22 	sts	0x2286, r25	; 0x802286 <s_gns_msl.8669+0x1>
   1395a:	a0 93 87 22 	sts	0x2287, r26	; 0x802287 <s_gns_msl.8669+0x2>
   1395e:	b0 93 88 22 	sts	0x2288, r27	; 0x802288 <s_gns_msl.8669+0x3>
   13962:	20 e0       	ldi	r18, 0x00	; 0
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
   13964:	30 e0       	ldi	r19, 0x00	; 0
   13966:	40 e0       	ldi	r20, 0x00	; 0
   13968:	5f e3       	ldi	r21, 0x3F	; 63
   1396a:	6a 85       	ldd	r22, Y+10	; 0x0a
   1396c:	7b 85       	ldd	r23, Y+11	; 0x0b
   1396e:	8c 85       	ldd	r24, Y+12	; 0x0c
   13970:	9d 85       	ldd	r25, Y+13	; 0x0d
   13972:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   13976:	dc 01       	movw	r26, r24
   13978:	cb 01       	movw	r24, r22
   1397a:	bc 01       	movw	r22, r24
   1397c:	cd 01       	movw	r24, r26
   1397e:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   13982:	dc 01       	movw	r26, r24
   13984:	cb 01       	movw	r24, r22
   13986:	09 ed       	ldi	r16, 0xD9	; 217
   13988:	18 e3       	ldi	r17, 0x38	; 56
   1398a:	9c 01       	movw	r18, r24
   1398c:	ad 01       	movw	r20, r26
   1398e:	66 e4       	ldi	r22, 0x46	; 70
   13990:	82 e4       	ldi	r24, 0x42	; 66
   13992:	32 d9       	rcall	.-3484   	; 0x12bf8 <task_twi2_lcd_print_format_long_P>
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
   13994:	4d e6       	ldi	r20, 0x6D	; 109
   13996:	66 e4       	ldi	r22, 0x46	; 70
   13998:	80 e6       	ldi	r24, 0x60	; 96
   1399a:	70 d8       	rcall	.-3872   	; 0x12a7c <task_twi2_lcd_print_format_c>
   1399c:	80 91 89 22 	lds	r24, 0x2289	; 0x802289 <s_gns_speed.8670>
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   139a0:	90 91 8a 22 	lds	r25, 0x228A	; 0x80228a <s_gns_speed.8670+0x1>
   139a4:	a0 91 8b 22 	lds	r26, 0x228B	; 0x80228b <s_gns_speed.8670+0x2>
   139a8:	b0 91 8c 22 	lds	r27, 0x228C	; 0x80228c <s_gns_speed.8670+0x3>
   139ac:	2e 85       	ldd	r18, Y+14	; 0x0e
   139ae:	3f 85       	ldd	r19, Y+15	; 0x0f
   139b0:	48 89       	ldd	r20, Y+16	; 0x10
   139b2:	59 89       	ldd	r21, Y+17	; 0x11
   139b4:	bc 01       	movw	r22, r24
   139b6:	cd 01       	movw	r24, r26
   139b8:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   139bc:	88 23       	and	r24, r24
   139be:	09 f4       	brne	.+2      	; 0x139c2 <task_twi2_lcd__sim1+0x42a>
   139c0:	3e c0       	rjmp	.+124    	; 0x13a3e <task_twi2_lcd__sim1+0x4a6>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   139c2:	20 e0       	ldi	r18, 0x00	; 0
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   139c4:	30 e0       	ldi	r19, 0x00	; 0
   139c6:	a9 01       	movw	r20, r18
   139c8:	6e 85       	ldd	r22, Y+14	; 0x0e
   139ca:	7f 85       	ldd	r23, Y+15	; 0x0f
   139cc:	88 89       	ldd	r24, Y+16	; 0x10
   139ce:	99 89       	ldd	r25, Y+17	; 0x11
   139d0:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   139d4:	88 23       	and	r24, r24
   139d6:	0c f4       	brge	.+2      	; 0x139da <task_twi2_lcd__sim1+0x442>
   139d8:	32 c0       	rjmp	.+100    	; 0x13a3e <task_twi2_lcd__sim1+0x4a6>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   139da:	20 e0       	ldi	r18, 0x00	; 0
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   139dc:	30 e0       	ldi	r19, 0x00	; 0
   139de:	4a e7       	ldi	r20, 0x7A	; 122
   139e0:	54 e4       	ldi	r21, 0x44	; 68
   139e2:	6e 85       	ldd	r22, Y+14	; 0x0e
   139e4:	7f 85       	ldd	r23, Y+15	; 0x0f
   139e6:	88 89       	ldd	r24, Y+16	; 0x10
   139e8:	99 89       	ldd	r25, Y+17	; 0x11
   139ea:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   139ee:	88 23       	and	r24, r24
   139f0:	0c f0       	brlt	.+2      	; 0x139f4 <task_twi2_lcd__sim1+0x45c>
   139f2:	25 c0       	rjmp	.+74     	; 0x13a3e <task_twi2_lcd__sim1+0x4a6>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   139f4:	8e 85       	ldd	r24, Y+14	; 0x0e
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
			s_gns_speed  = l_gns_speed_kmPh;
   139f6:	9f 85       	ldd	r25, Y+15	; 0x0f
   139f8:	a8 89       	ldd	r26, Y+16	; 0x10
   139fa:	b9 89       	ldd	r27, Y+17	; 0x11
   139fc:	80 93 89 22 	sts	0x2289, r24	; 0x802289 <s_gns_speed.8670>
   13a00:	90 93 8a 22 	sts	0x228A, r25	; 0x80228a <s_gns_speed.8670+0x1>
   13a04:	a0 93 8b 22 	sts	0x228B, r26	; 0x80228b <s_gns_speed.8670+0x2>
   13a08:	b0 93 8c 22 	sts	0x228C, r27	; 0x80228c <s_gns_speed.8670+0x3>
   13a0c:	2d ec       	ldi	r18, 0xCD	; 205
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
   13a0e:	3c ec       	ldi	r19, 0xCC	; 204
   13a10:	4c e4       	ldi	r20, 0x4C	; 76
   13a12:	5d e3       	ldi	r21, 0x3D	; 61
   13a14:	6e 85       	ldd	r22, Y+14	; 0x0e
   13a16:	7f 85       	ldd	r23, Y+15	; 0x0f
   13a18:	88 89       	ldd	r24, Y+16	; 0x10
   13a1a:	99 89       	ldd	r25, Y+17	; 0x11
   13a1c:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   13a20:	dc 01       	movw	r26, r24
   13a22:	cb 01       	movw	r24, r22
   13a24:	04 ee       	ldi	r16, 0xE4	; 228
   13a26:	18 e3       	ldi	r17, 0x38	; 56
   13a28:	9c 01       	movw	r18, r24
   13a2a:	ad 01       	movw	r20, r26
   13a2c:	60 e5       	ldi	r22, 0x50	; 80
   13a2e:	88 e4       	ldi	r24, 0x48	; 72
   13a30:	bf d9       	rcall	.-3202   	; 0x12db0 <task_twi2_lcd_print_format_float_P>
   13a32:	44 e0       	ldi	r20, 0x04	; 4
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
   13a34:	59 e3       	ldi	r21, 0x39	; 57
   13a36:	60 e5       	ldi	r22, 0x50	; 80
   13a38:	8c e6       	ldi	r24, 0x6C	; 108
   13a3a:	0e 94 71 94 	call	0x128e2	; 0x128e2 <task_twi2_lcd_print_format_P>
   13a3e:	00 00       	nop
		}
	}
}
   13a40:	a4 96       	adiw	r28, 0x24	; 36
   13a42:	cd bf       	out	0x3d, r28	; 61
   13a44:	de bf       	out	0x3e, r29	; 62
   13a46:	df 91       	pop	r29
   13a48:	cf 91       	pop	r28
   13a4a:	1f 91       	pop	r17
   13a4c:	0f 91       	pop	r16
   13a4e:	08 95       	ret

00013a50 <task_twi2_lcd__hygro>:
   13a50:	0f 93       	push	r16

void task_twi2_lcd__hygro(uint8_t col_left)
{
   13a52:	1f 93       	push	r17
   13a54:	cf 93       	push	r28
   13a56:	df 93       	push	r29
   13a58:	00 d0       	rcall	.+0      	; 0x13a5a <task_twi2_lcd__hygro+0xa>
   13a5a:	1f 92       	push	r1
   13a5c:	cd b7       	in	r28, 0x3d	; 61
   13a5e:	de b7       	in	r29, 0x3e	; 62
   13a60:	8c 83       	std	Y+4, r24	; 0x04
	static int16_t s_twi1_hygro_DP_100 = 0;

	if (twi2_waitUntilReady(false)) {
   13a62:	80 e0       	ldi	r24, 0x00	; 0
   13a64:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   13a68:	88 23       	and	r24, r24
   13a6a:	c1 f1       	breq	.+112    	; 0x13adc <task_twi2_lcd__hygro+0x8c>
		int16_t l_twi1_hygro_DP_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   13a6c:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   13a70:	89 83       	std	Y+1, r24	; 0x01
			l_twi1_hygro_DP_100				= g_twi1_hygro_DP_100;
   13a72:	80 91 9b 28 	lds	r24, 0x289B	; 0x80289b <g_twi1_hygro_DP_100>
   13a76:	90 91 9c 28 	lds	r25, 0x289C	; 0x80289c <g_twi1_hygro_DP_100+0x1>
   13a7a:	8a 83       	std	Y+2, r24	; 0x02
   13a7c:	9b 83       	std	Y+3, r25	; 0x03
			cpu_irq_restore(flags);
   13a7e:	89 81       	ldd	r24, Y+1	; 0x01
   13a80:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		/* Dew Point temperature */
		if (s_twi1_hygro_DP_100 != l_twi1_hygro_DP_100) {
   13a84:	20 91 8d 22 	lds	r18, 0x228D	; 0x80228d <s_twi1_hygro_DP_100.8685>
   13a88:	30 91 8e 22 	lds	r19, 0x228E	; 0x80228e <s_twi1_hygro_DP_100.8685+0x1>
   13a8c:	8a 81       	ldd	r24, Y+2	; 0x02
   13a8e:	9b 81       	ldd	r25, Y+3	; 0x03
   13a90:	28 17       	cp	r18, r24
   13a92:	39 07       	cpc	r19, r25
   13a94:	19 f1       	breq	.+70     	; 0x13adc <task_twi2_lcd__hygro+0x8c>
			s_twi1_hygro_DP_100 = l_twi1_hygro_DP_100;
   13a96:	8a 81       	ldd	r24, Y+2	; 0x02
   13a98:	9b 81       	ldd	r25, Y+3	; 0x03
   13a9a:	80 93 8d 22 	sts	0x228D, r24	; 0x80228d <s_twi1_hygro_DP_100.8685>
   13a9e:	90 93 8e 22 	sts	0x228E, r25	; 0x80228e <s_twi1_hygro_DP_100.8685+0x1>
			task_twi2_lcd_print_format_float_P(col_left, 11 * 10, l_twi1_hygro_DP_100 / 100.f, PM_FORMAT_05F2);
   13aa2:	8a 81       	ldd	r24, Y+2	; 0x02
   13aa4:	9b 81       	ldd	r25, Y+3	; 0x03
   13aa6:	09 2e       	mov	r0, r25
   13aa8:	00 0c       	add	r0, r0
   13aaa:	aa 0b       	sbc	r26, r26
   13aac:	bb 0b       	sbc	r27, r27
   13aae:	bc 01       	movw	r22, r24
   13ab0:	cd 01       	movw	r24, r26
   13ab2:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13ab6:	dc 01       	movw	r26, r24
   13ab8:	cb 01       	movw	r24, r22
   13aba:	20 e0       	ldi	r18, 0x00	; 0
   13abc:	30 e0       	ldi	r19, 0x00	; 0
   13abe:	48 ec       	ldi	r20, 0xC8	; 200
   13ac0:	52 e4       	ldi	r21, 0x42	; 66
   13ac2:	bc 01       	movw	r22, r24
   13ac4:	cd 01       	movw	r24, r26
   13ac6:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   13aca:	dc 01       	movw	r26, r24
   13acc:	cb 01       	movw	r24, r22
   13ace:	06 ef       	ldi	r16, 0xF6	; 246
   13ad0:	18 e3       	ldi	r17, 0x38	; 56
   13ad2:	9c 01       	movw	r18, r24
   13ad4:	ad 01       	movw	r20, r26
   13ad6:	6e e6       	ldi	r22, 0x6E	; 110
   13ad8:	8c 81       	ldd	r24, Y+4	; 0x04
   13ada:	6a d9       	rcall	.-3372   	; 0x12db0 <task_twi2_lcd_print_format_float_P>
		}
	}
}
   13adc:	00 00       	nop
   13ade:	24 96       	adiw	r28, 0x04	; 4
   13ae0:	cd bf       	out	0x3d, r28	; 61
   13ae2:	de bf       	out	0x3e, r29	; 62
   13ae4:	df 91       	pop	r29
   13ae6:	cf 91       	pop	r28
   13ae8:	1f 91       	pop	r17
   13aea:	0f 91       	pop	r16
   13aec:	08 95       	ret

00013aee <task_twi2_lcd__gyro_gfxmag>:

void task_twi2_lcd__gyro_gfxmag(void)
{
   13aee:	cf 92       	push	r12
   13af0:	df 92       	push	r13
   13af2:	ef 92       	push	r14
   13af4:	ff 92       	push	r15
   13af6:	0f 93       	push	r16
   13af8:	1f 93       	push	r17
   13afa:	cf 93       	push	r28
   13afc:	df 93       	push	r29
   13afe:	cd b7       	in	r28, 0x3d	; 61
   13b00:	de b7       	in	r29, 0x3e	; 62
   13b02:	a7 97       	sbiw	r28, 0x27	; 39
   13b04:	cd bf       	out	0x3d, r28	; 61
   13b06:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_intensity_center_x = 115;
   13b08:	83 e7       	ldi	r24, 0x73	; 115
   13b0a:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_intensity_center_y =  64;
   13b0c:	80 e4       	ldi	r24, 0x40	; 64
   13b0e:	8e 83       	std	Y+6, r24	; 0x06
	const uint8_t plot_mag_center_x = 150;
   13b10:	86 e9       	ldi	r24, 0x96	; 150
   13b12:	8f 83       	std	Y+7, r24	; 0x07
	const uint8_t plot_mag_center_y =  40;
   13b14:	88 e2       	ldi	r24, 0x28	; 40
   13b16:	88 87       	std	Y+8, r24	; 0x08
	static int8_t s_p2x = 0;
	static int8_t s_p2y = 0;
	static int8_t s_p3x = 0;
	static int8_t s_p3y = 0;

	if (twi2_waitUntilReady(false)) {
   13b18:	80 e0       	ldi	r24, 0x00	; 0
   13b1a:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   13b1e:	88 23       	and	r24, r24
   13b20:	09 f4       	brne	.+2      	; 0x13b24 <task_twi2_lcd__gyro_gfxmag+0x36>
   13b22:	f7 c2       	rjmp	.+1518   	; 0x14112 <task_twi2_lcd__gyro_gfxmag+0x624>
		int32_t l_twi1_gyro_2_mag_y_nT;
		int32_t l_twi1_gyro_2_mag_z_nT;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   13b24:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   13b28:	89 87       	std	Y+9, r24	; 0x09
			l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
   13b2a:	80 91 61 28 	lds	r24, 0x2861	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
   13b2e:	90 91 62 28 	lds	r25, 0x2862	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
   13b32:	a0 91 63 28 	lds	r26, 0x2863	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
   13b36:	b0 91 64 28 	lds	r27, 0x2864	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
   13b3a:	8a 87       	std	Y+10, r24	; 0x0a
   13b3c:	9b 87       	std	Y+11, r25	; 0x0b
   13b3e:	ac 87       	std	Y+12, r26	; 0x0c
   13b40:	bd 87       	std	Y+13, r27	; 0x0d
			l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
   13b42:	80 91 65 28 	lds	r24, 0x2865	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
   13b46:	90 91 66 28 	lds	r25, 0x2866	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
   13b4a:	a0 91 67 28 	lds	r26, 0x2867	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
   13b4e:	b0 91 68 28 	lds	r27, 0x2868	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
   13b52:	8e 87       	std	Y+14, r24	; 0x0e
   13b54:	9f 87       	std	Y+15, r25	; 0x0f
   13b56:	a8 8b       	std	Y+16, r26	; 0x10
   13b58:	b9 8b       	std	Y+17, r27	; 0x11
			l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
   13b5a:	80 91 69 28 	lds	r24, 0x2869	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
   13b5e:	90 91 6a 28 	lds	r25, 0x286A	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
   13b62:	a0 91 6b 28 	lds	r26, 0x286B	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
   13b66:	b0 91 6c 28 	lds	r27, 0x286C	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
   13b6a:	8a 8b       	std	Y+18, r24	; 0x12
   13b6c:	9b 8b       	std	Y+19, r25	; 0x13
   13b6e:	ac 8b       	std	Y+20, r26	; 0x14
   13b70:	bd 8b       	std	Y+21, r27	; 0x15
			cpu_irq_restore(flags);
   13b72:	89 85       	ldd	r24, Y+9	; 0x09
   13b74:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		if ((s_twi1_gyro_2_mag_x_nT != l_twi1_gyro_2_mag_x_nT) || (s_twi1_gyro_2_mag_y_nT != l_twi1_gyro_2_mag_y_nT) || (s_twi1_gyro_2_mag_z_nT != l_twi1_gyro_2_mag_z_nT)) {
   13b78:	20 91 8f 22 	lds	r18, 0x228F	; 0x80228f <s_twi1_gyro_2_mag_x_nT.8695>
   13b7c:	30 91 90 22 	lds	r19, 0x2290	; 0x802290 <s_twi1_gyro_2_mag_x_nT.8695+0x1>
   13b80:	40 91 91 22 	lds	r20, 0x2291	; 0x802291 <s_twi1_gyro_2_mag_x_nT.8695+0x2>
   13b84:	50 91 92 22 	lds	r21, 0x2292	; 0x802292 <s_twi1_gyro_2_mag_x_nT.8695+0x3>
   13b88:	8a 85       	ldd	r24, Y+10	; 0x0a
   13b8a:	9b 85       	ldd	r25, Y+11	; 0x0b
   13b8c:	ac 85       	ldd	r26, Y+12	; 0x0c
   13b8e:	bd 85       	ldd	r27, Y+13	; 0x0d
   13b90:	28 17       	cp	r18, r24
   13b92:	39 07       	cpc	r19, r25
   13b94:	4a 07       	cpc	r20, r26
   13b96:	5b 07       	cpc	r21, r27
   13b98:	19 f5       	brne	.+70     	; 0x13be0 <task_twi2_lcd__gyro_gfxmag+0xf2>
   13b9a:	20 91 93 22 	lds	r18, 0x2293	; 0x802293 <s_twi1_gyro_2_mag_y_nT.8696>
   13b9e:	30 91 94 22 	lds	r19, 0x2294	; 0x802294 <s_twi1_gyro_2_mag_y_nT.8696+0x1>
   13ba2:	40 91 95 22 	lds	r20, 0x2295	; 0x802295 <s_twi1_gyro_2_mag_y_nT.8696+0x2>
   13ba6:	50 91 96 22 	lds	r21, 0x2296	; 0x802296 <s_twi1_gyro_2_mag_y_nT.8696+0x3>
   13baa:	8e 85       	ldd	r24, Y+14	; 0x0e
   13bac:	9f 85       	ldd	r25, Y+15	; 0x0f
   13bae:	a8 89       	ldd	r26, Y+16	; 0x10
   13bb0:	b9 89       	ldd	r27, Y+17	; 0x11
   13bb2:	28 17       	cp	r18, r24
   13bb4:	39 07       	cpc	r19, r25
   13bb6:	4a 07       	cpc	r20, r26
   13bb8:	5b 07       	cpc	r21, r27
   13bba:	91 f4       	brne	.+36     	; 0x13be0 <task_twi2_lcd__gyro_gfxmag+0xf2>
   13bbc:	20 91 97 22 	lds	r18, 0x2297	; 0x802297 <s_twi1_gyro_2_mag_z_nT.8697>
   13bc0:	30 91 98 22 	lds	r19, 0x2298	; 0x802298 <s_twi1_gyro_2_mag_z_nT.8697+0x1>
   13bc4:	40 91 99 22 	lds	r20, 0x2299	; 0x802299 <s_twi1_gyro_2_mag_z_nT.8697+0x2>
   13bc8:	50 91 9a 22 	lds	r21, 0x229A	; 0x80229a <s_twi1_gyro_2_mag_z_nT.8697+0x3>
   13bcc:	8a 89       	ldd	r24, Y+18	; 0x12
   13bce:	9b 89       	ldd	r25, Y+19	; 0x13
   13bd0:	ac 89       	ldd	r26, Y+20	; 0x14
   13bd2:	bd 89       	ldd	r27, Y+21	; 0x15
   13bd4:	28 17       	cp	r18, r24
   13bd6:	39 07       	cpc	r19, r25
   13bd8:	4a 07       	cpc	r20, r26
   13bda:	5b 07       	cpc	r21, r27
   13bdc:	09 f4       	brne	.+2      	; 0x13be0 <task_twi2_lcd__gyro_gfxmag+0xf2>
   13bde:	99 c2       	rjmp	.+1330   	; 0x14112 <task_twi2_lcd__gyro_gfxmag+0x624>
			s_twi1_gyro_2_mag_x_nT = l_twi1_gyro_2_mag_x_nT;
   13be0:	8a 85       	ldd	r24, Y+10	; 0x0a
   13be2:	9b 85       	ldd	r25, Y+11	; 0x0b
   13be4:	ac 85       	ldd	r26, Y+12	; 0x0c
   13be6:	bd 85       	ldd	r27, Y+13	; 0x0d
   13be8:	80 93 8f 22 	sts	0x228F, r24	; 0x80228f <s_twi1_gyro_2_mag_x_nT.8695>
   13bec:	90 93 90 22 	sts	0x2290, r25	; 0x802290 <s_twi1_gyro_2_mag_x_nT.8695+0x1>
   13bf0:	a0 93 91 22 	sts	0x2291, r26	; 0x802291 <s_twi1_gyro_2_mag_x_nT.8695+0x2>
   13bf4:	b0 93 92 22 	sts	0x2292, r27	; 0x802292 <s_twi1_gyro_2_mag_x_nT.8695+0x3>
			s_twi1_gyro_2_mag_y_nT = l_twi1_gyro_2_mag_y_nT;
   13bf8:	8e 85       	ldd	r24, Y+14	; 0x0e
   13bfa:	9f 85       	ldd	r25, Y+15	; 0x0f
   13bfc:	a8 89       	ldd	r26, Y+16	; 0x10
   13bfe:	b9 89       	ldd	r27, Y+17	; 0x11
   13c00:	80 93 93 22 	sts	0x2293, r24	; 0x802293 <s_twi1_gyro_2_mag_y_nT.8696>
   13c04:	90 93 94 22 	sts	0x2294, r25	; 0x802294 <s_twi1_gyro_2_mag_y_nT.8696+0x1>
   13c08:	a0 93 95 22 	sts	0x2295, r26	; 0x802295 <s_twi1_gyro_2_mag_y_nT.8696+0x2>
   13c0c:	b0 93 96 22 	sts	0x2296, r27	; 0x802296 <s_twi1_gyro_2_mag_y_nT.8696+0x3>
			s_twi1_gyro_2_mag_z_nT = l_twi1_gyro_2_mag_z_nT;
   13c10:	8a 89       	ldd	r24, Y+18	; 0x12
   13c12:	9b 89       	ldd	r25, Y+19	; 0x13
   13c14:	ac 89       	ldd	r26, Y+20	; 0x14
   13c16:	bd 89       	ldd	r27, Y+21	; 0x15
   13c18:	80 93 97 22 	sts	0x2297, r24	; 0x802297 <s_twi1_gyro_2_mag_z_nT.8697>
   13c1c:	90 93 98 22 	sts	0x2298, r25	; 0x802298 <s_twi1_gyro_2_mag_z_nT.8697+0x1>
   13c20:	a0 93 99 22 	sts	0x2299, r26	; 0x802299 <s_twi1_gyro_2_mag_z_nT.8697+0x2>
   13c24:	b0 93 9a 22 	sts	0x229A, r27	; 0x80229a <s_twi1_gyro_2_mag_z_nT.8697+0x3>

			/* Removing old lines first */
			task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - s_length / 3000.f, 3, s_length / 3000.f, true, 0);
   13c28:	80 91 9b 22 	lds	r24, 0x229B	; 0x80229b <s_length.8698>
   13c2c:	90 91 9c 22 	lds	r25, 0x229C	; 0x80229c <s_length.8698+0x1>
   13c30:	a0 91 9d 22 	lds	r26, 0x229D	; 0x80229d <s_length.8698+0x2>
   13c34:	b0 91 9e 22 	lds	r27, 0x229E	; 0x80229e <s_length.8698+0x3>
   13c38:	20 e0       	ldi	r18, 0x00	; 0
   13c3a:	30 e8       	ldi	r19, 0x80	; 128
   13c3c:	4b e3       	ldi	r20, 0x3B	; 59
   13c3e:	55 e4       	ldi	r21, 0x45	; 69
   13c40:	bc 01       	movw	r22, r24
   13c42:	cd 01       	movw	r24, r26
   13c44:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   13c48:	dc 01       	movw	r26, r24
   13c4a:	cb 01       	movw	r24, r22
   13c4c:	bc 01       	movw	r22, r24
   13c4e:	cd 01       	movw	r24, r26
   13c50:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   13c54:	dc 01       	movw	r26, r24
   13c56:	cb 01       	movw	r24, r22
   13c58:	18 2f       	mov	r17, r24
   13c5a:	8e 81       	ldd	r24, Y+6	; 0x06
   13c5c:	88 2f       	mov	r24, r24
   13c5e:	90 e0       	ldi	r25, 0x00	; 0
   13c60:	09 2e       	mov	r0, r25
   13c62:	00 0c       	add	r0, r0
   13c64:	aa 0b       	sbc	r26, r26
   13c66:	bb 0b       	sbc	r27, r27
   13c68:	bc 01       	movw	r22, r24
   13c6a:	cd 01       	movw	r24, r26
   13c6c:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13c70:	6b 01       	movw	r12, r22
   13c72:	7c 01       	movw	r14, r24
   13c74:	80 91 9b 22 	lds	r24, 0x229B	; 0x80229b <s_length.8698>
   13c78:	90 91 9c 22 	lds	r25, 0x229C	; 0x80229c <s_length.8698+0x1>
   13c7c:	a0 91 9d 22 	lds	r26, 0x229D	; 0x80229d <s_length.8698+0x2>
   13c80:	b0 91 9e 22 	lds	r27, 0x229E	; 0x80229e <s_length.8698+0x3>
   13c84:	20 e0       	ldi	r18, 0x00	; 0
   13c86:	30 e8       	ldi	r19, 0x80	; 128
   13c88:	4b e3       	ldi	r20, 0x3B	; 59
   13c8a:	55 e4       	ldi	r21, 0x45	; 69
   13c8c:	bc 01       	movw	r22, r24
   13c8e:	cd 01       	movw	r24, r26
   13c90:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   13c94:	dc 01       	movw	r26, r24
   13c96:	cb 01       	movw	r24, r22
   13c98:	9c 01       	movw	r18, r24
   13c9a:	ad 01       	movw	r20, r26
   13c9c:	c7 01       	movw	r24, r14
   13c9e:	b6 01       	movw	r22, r12
   13ca0:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   13ca4:	dc 01       	movw	r26, r24
   13ca6:	cb 01       	movw	r24, r22
   13ca8:	bc 01       	movw	r22, r24
   13caa:	cd 01       	movw	r24, r26
   13cac:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   13cb0:	dc 01       	movw	r26, r24
   13cb2:	cb 01       	movw	r24, r22
   13cb4:	98 2f       	mov	r25, r24
   13cb6:	8d 81       	ldd	r24, Y+5	; 0x05
   13cb8:	81 50       	subi	r24, 0x01	; 1
   13cba:	e1 2c       	mov	r14, r1
   13cbc:	01 e0       	ldi	r16, 0x01	; 1
   13cbe:	21 2f       	mov	r18, r17
   13cc0:	43 e0       	ldi	r20, 0x03	; 3
   13cc2:	69 2f       	mov	r22, r25
   13cc4:	0e 94 d9 90 	call	0x121b2	; 0x121b2 <task_twi2_lcd_rect>
			task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + s_p1x, plot_mag_center_y + s_p1y, 0);
   13cc8:	80 91 9f 22 	lds	r24, 0x229F	; 0x80229f <s_p1y.8700>
   13ccc:	98 2f       	mov	r25, r24
   13cce:	88 85       	ldd	r24, Y+8	; 0x08
   13cd0:	98 0f       	add	r25, r24
   13cd2:	80 91 a0 22 	lds	r24, 0x22A0	; 0x8022a0 <s_p1x.8699>
   13cd6:	28 2f       	mov	r18, r24
   13cd8:	8f 81       	ldd	r24, Y+7	; 0x07
   13cda:	82 0f       	add	r24, r18
   13cdc:	00 e0       	ldi	r16, 0x00	; 0
   13cde:	29 2f       	mov	r18, r25
   13ce0:	48 2f       	mov	r20, r24
   13ce2:	68 85       	ldd	r22, Y+8	; 0x08
   13ce4:	8f 81       	ldd	r24, Y+7	; 0x07
   13ce6:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_mag_center_x + s_p1x,	plot_mag_center_y + s_p1y,	plot_mag_center_x + s_p2x, plot_mag_center_y + s_p2y, 0);
   13cea:	80 91 a1 22 	lds	r24, 0x22A1	; 0x8022a1 <s_p2y.8702>
   13cee:	98 2f       	mov	r25, r24
   13cf0:	88 85       	ldd	r24, Y+8	; 0x08
   13cf2:	29 2f       	mov	r18, r25
   13cf4:	28 0f       	add	r18, r24
   13cf6:	80 91 a2 22 	lds	r24, 0x22A2	; 0x8022a2 <s_p2x.8701>
   13cfa:	98 2f       	mov	r25, r24
   13cfc:	8f 81       	ldd	r24, Y+7	; 0x07
   13cfe:	39 2f       	mov	r19, r25
   13d00:	38 0f       	add	r19, r24
   13d02:	80 91 9f 22 	lds	r24, 0x229F	; 0x80229f <s_p1y.8700>
   13d06:	98 2f       	mov	r25, r24
   13d08:	88 85       	ldd	r24, Y+8	; 0x08
   13d0a:	98 0f       	add	r25, r24
   13d0c:	80 91 a0 22 	lds	r24, 0x22A0	; 0x8022a0 <s_p1x.8699>
   13d10:	48 2f       	mov	r20, r24
   13d12:	8f 81       	ldd	r24, Y+7	; 0x07
   13d14:	84 0f       	add	r24, r20
   13d16:	00 e0       	ldi	r16, 0x00	; 0
   13d18:	43 2f       	mov	r20, r19
   13d1a:	69 2f       	mov	r22, r25
   13d1c:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_mag_center_x + s_p2x,	plot_mag_center_y + s_p2y,	plot_mag_center_x + s_p3x, plot_mag_center_y + s_p3y, 0);
   13d20:	80 91 a3 22 	lds	r24, 0x22A3	; 0x8022a3 <s_p3y.8704>
   13d24:	98 2f       	mov	r25, r24
   13d26:	88 85       	ldd	r24, Y+8	; 0x08
   13d28:	29 2f       	mov	r18, r25
   13d2a:	28 0f       	add	r18, r24
   13d2c:	80 91 a4 22 	lds	r24, 0x22A4	; 0x8022a4 <s_p3x.8703>
   13d30:	98 2f       	mov	r25, r24
   13d32:	8f 81       	ldd	r24, Y+7	; 0x07
   13d34:	39 2f       	mov	r19, r25
   13d36:	38 0f       	add	r19, r24
   13d38:	80 91 a1 22 	lds	r24, 0x22A1	; 0x8022a1 <s_p2y.8702>
   13d3c:	98 2f       	mov	r25, r24
   13d3e:	88 85       	ldd	r24, Y+8	; 0x08
   13d40:	98 0f       	add	r25, r24
   13d42:	80 91 a2 22 	lds	r24, 0x22A2	; 0x8022a2 <s_p2x.8701>
   13d46:	48 2f       	mov	r20, r24
   13d48:	8f 81       	ldd	r24, Y+7	; 0x07
   13d4a:	84 0f       	add	r24, r20
   13d4c:	00 e0       	ldi	r16, 0x00	; 0
   13d4e:	43 2f       	mov	r20, r19
   13d50:	69 2f       	mov	r22, r25
   13d52:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>

			/* Draw center point */
			task_twi2_lcd_circ(plot_mag_center_x, plot_mag_center_y, 1, true, 1);
   13d56:	01 e0       	ldi	r16, 0x01	; 1
   13d58:	21 e0       	ldi	r18, 0x01	; 1
   13d5a:	41 e0       	ldi	r20, 0x01	; 1
   13d5c:	68 85       	ldd	r22, Y+8	; 0x08
   13d5e:	8f 81       	ldd	r24, Y+7	; 0x07
   13d60:	0e 94 a0 91 	call	0x12340	; 0x12340 <task_twi2_lcd_circ>

			/* Draw new lines */
			{
				float l_length = pow(pow(l_twi1_gyro_2_mag_x_nT, 2.0) + pow(l_twi1_gyro_2_mag_y_nT, 2.0) + pow(l_twi1_gyro_2_mag_z_nT, 2.0), 0.5);
   13d64:	6a 85       	ldd	r22, Y+10	; 0x0a
   13d66:	7b 85       	ldd	r23, Y+11	; 0x0b
   13d68:	8c 85       	ldd	r24, Y+12	; 0x0c
   13d6a:	9d 85       	ldd	r25, Y+13	; 0x0d
   13d6c:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13d70:	dc 01       	movw	r26, r24
   13d72:	cb 01       	movw	r24, r22
   13d74:	20 e0       	ldi	r18, 0x00	; 0
   13d76:	30 e0       	ldi	r19, 0x00	; 0
   13d78:	40 e0       	ldi	r20, 0x00	; 0
   13d7a:	50 e4       	ldi	r21, 0x40	; 64
   13d7c:	bc 01       	movw	r22, r24
   13d7e:	cd 01       	movw	r24, r26
   13d80:	0f 94 28 33 	call	0x26650	; 0x26650 <pow>
   13d84:	6b 01       	movw	r12, r22
   13d86:	7c 01       	movw	r14, r24
   13d88:	6e 85       	ldd	r22, Y+14	; 0x0e
   13d8a:	7f 85       	ldd	r23, Y+15	; 0x0f
   13d8c:	88 89       	ldd	r24, Y+16	; 0x10
   13d8e:	99 89       	ldd	r25, Y+17	; 0x11
   13d90:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13d94:	dc 01       	movw	r26, r24
   13d96:	cb 01       	movw	r24, r22
   13d98:	20 e0       	ldi	r18, 0x00	; 0
   13d9a:	30 e0       	ldi	r19, 0x00	; 0
   13d9c:	40 e0       	ldi	r20, 0x00	; 0
   13d9e:	50 e4       	ldi	r21, 0x40	; 64
   13da0:	bc 01       	movw	r22, r24
   13da2:	cd 01       	movw	r24, r26
   13da4:	0f 94 28 33 	call	0x26650	; 0x26650 <pow>
   13da8:	dc 01       	movw	r26, r24
   13daa:	cb 01       	movw	r24, r22
   13dac:	9c 01       	movw	r18, r24
   13dae:	ad 01       	movw	r20, r26
   13db0:	c7 01       	movw	r24, r14
   13db2:	b6 01       	movw	r22, r12
   13db4:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   13db8:	dc 01       	movw	r26, r24
   13dba:	cb 01       	movw	r24, r22
   13dbc:	6c 01       	movw	r12, r24
   13dbe:	7d 01       	movw	r14, r26
   13dc0:	6a 89       	ldd	r22, Y+18	; 0x12
   13dc2:	7b 89       	ldd	r23, Y+19	; 0x13
   13dc4:	8c 89       	ldd	r24, Y+20	; 0x14
   13dc6:	9d 89       	ldd	r25, Y+21	; 0x15
   13dc8:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13dcc:	dc 01       	movw	r26, r24
   13dce:	cb 01       	movw	r24, r22
   13dd0:	20 e0       	ldi	r18, 0x00	; 0
   13dd2:	30 e0       	ldi	r19, 0x00	; 0
   13dd4:	40 e0       	ldi	r20, 0x00	; 0
   13dd6:	50 e4       	ldi	r21, 0x40	; 64
   13dd8:	bc 01       	movw	r22, r24
   13dda:	cd 01       	movw	r24, r26
   13ddc:	0f 94 28 33 	call	0x26650	; 0x26650 <pow>
   13de0:	dc 01       	movw	r26, r24
   13de2:	cb 01       	movw	r24, r22
   13de4:	9c 01       	movw	r18, r24
   13de6:	ad 01       	movw	r20, r26
   13de8:	c7 01       	movw	r24, r14
   13dea:	b6 01       	movw	r22, r12
   13dec:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   13df0:	dc 01       	movw	r26, r24
   13df2:	cb 01       	movw	r24, r22
   13df4:	20 e0       	ldi	r18, 0x00	; 0
   13df6:	30 e0       	ldi	r19, 0x00	; 0
   13df8:	40 e0       	ldi	r20, 0x00	; 0
   13dfa:	5f e3       	ldi	r21, 0x3F	; 63
   13dfc:	bc 01       	movw	r22, r24
   13dfe:	cd 01       	movw	r24, r26
   13e00:	0f 94 28 33 	call	0x26650	; 0x26650 <pow>
   13e04:	dc 01       	movw	r26, r24
   13e06:	cb 01       	movw	r24, r22
   13e08:	89 83       	std	Y+1, r24	; 0x01
   13e0a:	9a 83       	std	Y+2, r25	; 0x02
   13e0c:	ab 83       	std	Y+3, r26	; 0x03
   13e0e:	bc 83       	std	Y+4, r27	; 0x04
				if (!l_length) {
   13e10:	20 e0       	ldi	r18, 0x00	; 0
   13e12:	30 e0       	ldi	r19, 0x00	; 0
   13e14:	a9 01       	movw	r20, r18
   13e16:	69 81       	ldd	r22, Y+1	; 0x01
   13e18:	7a 81       	ldd	r23, Y+2	; 0x02
   13e1a:	8b 81       	ldd	r24, Y+3	; 0x03
   13e1c:	9c 81       	ldd	r25, Y+4	; 0x04
   13e1e:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   13e22:	88 23       	and	r24, r24
   13e24:	41 f4       	brne	.+16     	; 0x13e36 <task_twi2_lcd__gyro_gfxmag+0x348>
					l_length = 1.f;
   13e26:	80 e0       	ldi	r24, 0x00	; 0
   13e28:	90 e0       	ldi	r25, 0x00	; 0
   13e2a:	a0 e8       	ldi	r26, 0x80	; 128
   13e2c:	bf e3       	ldi	r27, 0x3F	; 63
   13e2e:	89 83       	std	Y+1, r24	; 0x01
   13e30:	9a 83       	std	Y+2, r25	; 0x02
   13e32:	ab 83       	std	Y+3, r26	; 0x03
   13e34:	bc 83       	std	Y+4, r27	; 0x04
				}

				float l_twi1_gyro_2_mag_x_norm = l_twi1_gyro_2_mag_x_nT / l_length;
   13e36:	6a 85       	ldd	r22, Y+10	; 0x0a
   13e38:	7b 85       	ldd	r23, Y+11	; 0x0b
   13e3a:	8c 85       	ldd	r24, Y+12	; 0x0c
   13e3c:	9d 85       	ldd	r25, Y+13	; 0x0d
   13e3e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13e42:	dc 01       	movw	r26, r24
   13e44:	cb 01       	movw	r24, r22
   13e46:	29 81       	ldd	r18, Y+1	; 0x01
   13e48:	3a 81       	ldd	r19, Y+2	; 0x02
   13e4a:	4b 81       	ldd	r20, Y+3	; 0x03
   13e4c:	5c 81       	ldd	r21, Y+4	; 0x04
   13e4e:	bc 01       	movw	r22, r24
   13e50:	cd 01       	movw	r24, r26
   13e52:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   13e56:	dc 01       	movw	r26, r24
   13e58:	cb 01       	movw	r24, r22
   13e5a:	8e 8b       	std	Y+22, r24	; 0x16
   13e5c:	9f 8b       	std	Y+23, r25	; 0x17
   13e5e:	a8 8f       	std	Y+24, r26	; 0x18
   13e60:	b9 8f       	std	Y+25, r27	; 0x19
				float l_twi1_gyro_2_mag_y_norm = l_twi1_gyro_2_mag_y_nT / l_length;
   13e62:	6e 85       	ldd	r22, Y+14	; 0x0e
   13e64:	7f 85       	ldd	r23, Y+15	; 0x0f
   13e66:	88 89       	ldd	r24, Y+16	; 0x10
   13e68:	99 89       	ldd	r25, Y+17	; 0x11
   13e6a:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13e6e:	dc 01       	movw	r26, r24
   13e70:	cb 01       	movw	r24, r22
   13e72:	29 81       	ldd	r18, Y+1	; 0x01
   13e74:	3a 81       	ldd	r19, Y+2	; 0x02
   13e76:	4b 81       	ldd	r20, Y+3	; 0x03
   13e78:	5c 81       	ldd	r21, Y+4	; 0x04
   13e7a:	bc 01       	movw	r22, r24
   13e7c:	cd 01       	movw	r24, r26
   13e7e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   13e82:	dc 01       	movw	r26, r24
   13e84:	cb 01       	movw	r24, r22
   13e86:	8a 8f       	std	Y+26, r24	; 0x1a
   13e88:	9b 8f       	std	Y+27, r25	; 0x1b
   13e8a:	ac 8f       	std	Y+28, r26	; 0x1c
   13e8c:	bd 8f       	std	Y+29, r27	; 0x1d
				float l_twi1_gyro_2_mag_z_norm = l_twi1_gyro_2_mag_z_nT / l_length;
   13e8e:	6a 89       	ldd	r22, Y+18	; 0x12
   13e90:	7b 89       	ldd	r23, Y+19	; 0x13
   13e92:	8c 89       	ldd	r24, Y+20	; 0x14
   13e94:	9d 89       	ldd	r25, Y+21	; 0x15
   13e96:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13e9a:	dc 01       	movw	r26, r24
   13e9c:	cb 01       	movw	r24, r22
   13e9e:	29 81       	ldd	r18, Y+1	; 0x01
   13ea0:	3a 81       	ldd	r19, Y+2	; 0x02
   13ea2:	4b 81       	ldd	r20, Y+3	; 0x03
   13ea4:	5c 81       	ldd	r21, Y+4	; 0x04
   13ea6:	bc 01       	movw	r22, r24
   13ea8:	cd 01       	movw	r24, r26
   13eaa:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   13eae:	dc 01       	movw	r26, r24
   13eb0:	cb 01       	movw	r24, r22
   13eb2:	8e 8f       	std	Y+30, r24	; 0x1e
   13eb4:	9f 8f       	std	Y+31, r25	; 0x1f
   13eb6:	a8 a3       	std	Y+32, r26	; 0x20
   13eb8:	b9 a3       	std	Y+33, r27	; 0x21
				uint8_t p1x =       (l_twi1_gyro_2_mag_x_norm * 12.5);
   13eba:	20 e0       	ldi	r18, 0x00	; 0
   13ebc:	30 e0       	ldi	r19, 0x00	; 0
   13ebe:	48 e4       	ldi	r20, 0x48	; 72
   13ec0:	51 e4       	ldi	r21, 0x41	; 65
   13ec2:	6e 89       	ldd	r22, Y+22	; 0x16
   13ec4:	7f 89       	ldd	r23, Y+23	; 0x17
   13ec6:	88 8d       	ldd	r24, Y+24	; 0x18
   13ec8:	99 8d       	ldd	r25, Y+25	; 0x19
   13eca:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   13ece:	dc 01       	movw	r26, r24
   13ed0:	cb 01       	movw	r24, r22
   13ed2:	bc 01       	movw	r22, r24
   13ed4:	cd 01       	movw	r24, r26
   13ed6:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   13eda:	dc 01       	movw	r26, r24
   13edc:	cb 01       	movw	r24, r22
   13ede:	8a a3       	std	Y+34, r24	; 0x22
				uint8_t p1y =      -(l_twi1_gyro_2_mag_x_norm * 12.5);
   13ee0:	20 e0       	ldi	r18, 0x00	; 0
   13ee2:	30 e0       	ldi	r19, 0x00	; 0
   13ee4:	48 e4       	ldi	r20, 0x48	; 72
   13ee6:	51 e4       	ldi	r21, 0x41	; 65
   13ee8:	6e 89       	ldd	r22, Y+22	; 0x16
   13eea:	7f 89       	ldd	r23, Y+23	; 0x17
   13eec:	88 8d       	ldd	r24, Y+24	; 0x18
   13eee:	99 8d       	ldd	r25, Y+25	; 0x19
   13ef0:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   13ef4:	dc 01       	movw	r26, r24
   13ef6:	cb 01       	movw	r24, r22
   13ef8:	b0 58       	subi	r27, 0x80	; 128
   13efa:	bc 01       	movw	r22, r24
   13efc:	cd 01       	movw	r24, r26
   13efe:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   13f02:	dc 01       	movw	r26, r24
   13f04:	cb 01       	movw	r24, r22
   13f06:	8b a3       	std	Y+35, r24	; 0x23
				uint8_t p2x = p1x + (l_twi1_gyro_2_mag_y_norm * 25);
   13f08:	8a a1       	ldd	r24, Y+34	; 0x22
   13f0a:	88 2f       	mov	r24, r24
   13f0c:	90 e0       	ldi	r25, 0x00	; 0
   13f0e:	09 2e       	mov	r0, r25
   13f10:	00 0c       	add	r0, r0
   13f12:	aa 0b       	sbc	r26, r26
   13f14:	bb 0b       	sbc	r27, r27
   13f16:	bc 01       	movw	r22, r24
   13f18:	cd 01       	movw	r24, r26
   13f1a:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13f1e:	6b 01       	movw	r12, r22
   13f20:	7c 01       	movw	r14, r24
   13f22:	20 e0       	ldi	r18, 0x00	; 0
   13f24:	30 e0       	ldi	r19, 0x00	; 0
   13f26:	48 ec       	ldi	r20, 0xC8	; 200
   13f28:	51 e4       	ldi	r21, 0x41	; 65
   13f2a:	6a 8d       	ldd	r22, Y+26	; 0x1a
   13f2c:	7b 8d       	ldd	r23, Y+27	; 0x1b
   13f2e:	8c 8d       	ldd	r24, Y+28	; 0x1c
   13f30:	9d 8d       	ldd	r25, Y+29	; 0x1d
   13f32:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   13f36:	dc 01       	movw	r26, r24
   13f38:	cb 01       	movw	r24, r22
   13f3a:	9c 01       	movw	r18, r24
   13f3c:	ad 01       	movw	r20, r26
   13f3e:	c7 01       	movw	r24, r14
   13f40:	b6 01       	movw	r22, r12
   13f42:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   13f46:	dc 01       	movw	r26, r24
   13f48:	cb 01       	movw	r24, r22
   13f4a:	bc 01       	movw	r22, r24
   13f4c:	cd 01       	movw	r24, r26
   13f4e:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   13f52:	dc 01       	movw	r26, r24
   13f54:	cb 01       	movw	r24, r22
   13f56:	8c a3       	std	Y+36, r24	; 0x24
				uint8_t p2y = p1y;
   13f58:	8b a1       	ldd	r24, Y+35	; 0x23
   13f5a:	8d a3       	std	Y+37, r24	; 0x25
				uint8_t p3x = p2x;
   13f5c:	8c a1       	ldd	r24, Y+36	; 0x24
   13f5e:	8e a3       	std	Y+38, r24	; 0x26
				uint8_t p3y = p2y + (l_twi1_gyro_2_mag_z_norm * 25);
   13f60:	8d a1       	ldd	r24, Y+37	; 0x25
   13f62:	88 2f       	mov	r24, r24
   13f64:	90 e0       	ldi	r25, 0x00	; 0
   13f66:	09 2e       	mov	r0, r25
   13f68:	00 0c       	add	r0, r0
   13f6a:	aa 0b       	sbc	r26, r26
   13f6c:	bb 0b       	sbc	r27, r27
   13f6e:	bc 01       	movw	r22, r24
   13f70:	cd 01       	movw	r24, r26
   13f72:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   13f76:	6b 01       	movw	r12, r22
   13f78:	7c 01       	movw	r14, r24
   13f7a:	20 e0       	ldi	r18, 0x00	; 0
   13f7c:	30 e0       	ldi	r19, 0x00	; 0
   13f7e:	48 ec       	ldi	r20, 0xC8	; 200
   13f80:	51 e4       	ldi	r21, 0x41	; 65
   13f82:	6e 8d       	ldd	r22, Y+30	; 0x1e
   13f84:	7f 8d       	ldd	r23, Y+31	; 0x1f
   13f86:	88 a1       	ldd	r24, Y+32	; 0x20
   13f88:	99 a1       	ldd	r25, Y+33	; 0x21
   13f8a:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   13f8e:	dc 01       	movw	r26, r24
   13f90:	cb 01       	movw	r24, r22
   13f92:	9c 01       	movw	r18, r24
   13f94:	ad 01       	movw	r20, r26
   13f96:	c7 01       	movw	r24, r14
   13f98:	b6 01       	movw	r22, r12
   13f9a:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   13f9e:	dc 01       	movw	r26, r24
   13fa0:	cb 01       	movw	r24, r22
   13fa2:	bc 01       	movw	r22, r24
   13fa4:	cd 01       	movw	r24, r26
   13fa6:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   13faa:	dc 01       	movw	r26, r24
   13fac:	cb 01       	movw	r24, r22
   13fae:	8f a3       	std	Y+39, r24	; 0x27

				// Saturation at 100T
				if (l_length > 100000.f) {
   13fb0:	20 e0       	ldi	r18, 0x00	; 0
   13fb2:	30 e5       	ldi	r19, 0x50	; 80
   13fb4:	43 ec       	ldi	r20, 0xC3	; 195
   13fb6:	57 e4       	ldi	r21, 0x47	; 71
   13fb8:	69 81       	ldd	r22, Y+1	; 0x01
   13fba:	7a 81       	ldd	r23, Y+2	; 0x02
   13fbc:	8b 81       	ldd	r24, Y+3	; 0x03
   13fbe:	9c 81       	ldd	r25, Y+4	; 0x04
   13fc0:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   13fc4:	18 16       	cp	r1, r24
   13fc6:	44 f4       	brge	.+16     	; 0x13fd8 <task_twi2_lcd__gyro_gfxmag+0x4ea>
					l_length = 100000.f;
   13fc8:	80 e0       	ldi	r24, 0x00	; 0
   13fca:	90 e5       	ldi	r25, 0x50	; 80
   13fcc:	a3 ec       	ldi	r26, 0xC3	; 195
   13fce:	b7 e4       	ldi	r27, 0x47	; 71
   13fd0:	89 83       	std	Y+1, r24	; 0x01
   13fd2:	9a 83       	std	Y+2, r25	; 0x02
   13fd4:	ab 83       	std	Y+3, r26	; 0x03
   13fd6:	bc 83       	std	Y+4, r27	; 0x04
				}

				task_twi2_lcd_circ(plot_intensity_center_x,		plot_intensity_center_y,	2, false, 1);
   13fd8:	01 e0       	ldi	r16, 0x01	; 1
   13fda:	20 e0       	ldi	r18, 0x00	; 0
   13fdc:	42 e0       	ldi	r20, 0x02	; 2
   13fde:	6e 81       	ldd	r22, Y+6	; 0x06
   13fe0:	8d 81       	ldd	r24, Y+5	; 0x05
   13fe2:	0e 94 a0 91 	call	0x12340	; 0x12340 <task_twi2_lcd_circ>
				task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - l_length / 3000.f, 3, l_length / 3000.f, true, 1);
   13fe6:	20 e0       	ldi	r18, 0x00	; 0
   13fe8:	30 e8       	ldi	r19, 0x80	; 128
   13fea:	4b e3       	ldi	r20, 0x3B	; 59
   13fec:	55 e4       	ldi	r21, 0x45	; 69
   13fee:	69 81       	ldd	r22, Y+1	; 0x01
   13ff0:	7a 81       	ldd	r23, Y+2	; 0x02
   13ff2:	8b 81       	ldd	r24, Y+3	; 0x03
   13ff4:	9c 81       	ldd	r25, Y+4	; 0x04
   13ff6:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   13ffa:	dc 01       	movw	r26, r24
   13ffc:	cb 01       	movw	r24, r22
   13ffe:	bc 01       	movw	r22, r24
   14000:	cd 01       	movw	r24, r26
   14002:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   14006:	dc 01       	movw	r26, r24
   14008:	cb 01       	movw	r24, r22
   1400a:	18 2f       	mov	r17, r24
   1400c:	8e 81       	ldd	r24, Y+6	; 0x06
   1400e:	88 2f       	mov	r24, r24
   14010:	90 e0       	ldi	r25, 0x00	; 0
   14012:	09 2e       	mov	r0, r25
   14014:	00 0c       	add	r0, r0
   14016:	aa 0b       	sbc	r26, r26
   14018:	bb 0b       	sbc	r27, r27
   1401a:	bc 01       	movw	r22, r24
   1401c:	cd 01       	movw	r24, r26
   1401e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   14022:	6b 01       	movw	r12, r22
   14024:	7c 01       	movw	r14, r24
   14026:	20 e0       	ldi	r18, 0x00	; 0
   14028:	30 e8       	ldi	r19, 0x80	; 128
   1402a:	4b e3       	ldi	r20, 0x3B	; 59
   1402c:	55 e4       	ldi	r21, 0x45	; 69
   1402e:	69 81       	ldd	r22, Y+1	; 0x01
   14030:	7a 81       	ldd	r23, Y+2	; 0x02
   14032:	8b 81       	ldd	r24, Y+3	; 0x03
   14034:	9c 81       	ldd	r25, Y+4	; 0x04
   14036:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   1403a:	dc 01       	movw	r26, r24
   1403c:	cb 01       	movw	r24, r22
   1403e:	9c 01       	movw	r18, r24
   14040:	ad 01       	movw	r20, r26
   14042:	c7 01       	movw	r24, r14
   14044:	b6 01       	movw	r22, r12
   14046:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   1404a:	dc 01       	movw	r26, r24
   1404c:	cb 01       	movw	r24, r22
   1404e:	bc 01       	movw	r22, r24
   14050:	cd 01       	movw	r24, r26
   14052:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   14056:	dc 01       	movw	r26, r24
   14058:	cb 01       	movw	r24, r22
   1405a:	98 2f       	mov	r25, r24
   1405c:	8d 81       	ldd	r24, Y+5	; 0x05
   1405e:	81 50       	subi	r24, 0x01	; 1
   14060:	ee 24       	eor	r14, r14
   14062:	e3 94       	inc	r14
   14064:	01 e0       	ldi	r16, 0x01	; 1
   14066:	21 2f       	mov	r18, r17
   14068:	43 e0       	ldi	r20, 0x03	; 3
   1406a:	69 2f       	mov	r22, r25
   1406c:	0e 94 d9 90 	call	0x121b2	; 0x121b2 <task_twi2_lcd_rect>
				task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + p1x, plot_mag_center_y + p1y, 1);
   14070:	98 85       	ldd	r25, Y+8	; 0x08
   14072:	8b a1       	ldd	r24, Y+35	; 0x23
   14074:	29 2f       	mov	r18, r25
   14076:	28 0f       	add	r18, r24
   14078:	9f 81       	ldd	r25, Y+7	; 0x07
   1407a:	8a a1       	ldd	r24, Y+34	; 0x22
   1407c:	89 0f       	add	r24, r25
   1407e:	01 e0       	ldi	r16, 0x01	; 1
   14080:	48 2f       	mov	r20, r24
   14082:	68 85       	ldd	r22, Y+8	; 0x08
   14084:	8f 81       	ldd	r24, Y+7	; 0x07
   14086:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_mag_center_x + p1x,		plot_mag_center_y + p1y,	plot_mag_center_x + p2x, plot_mag_center_y + p2y, 1);
   1408a:	98 85       	ldd	r25, Y+8	; 0x08
   1408c:	8d a1       	ldd	r24, Y+37	; 0x25
   1408e:	29 2f       	mov	r18, r25
   14090:	28 0f       	add	r18, r24
   14092:	9f 81       	ldd	r25, Y+7	; 0x07
   14094:	8c a1       	ldd	r24, Y+36	; 0x24
   14096:	49 2f       	mov	r20, r25
   14098:	48 0f       	add	r20, r24
   1409a:	98 85       	ldd	r25, Y+8	; 0x08
   1409c:	8b a1       	ldd	r24, Y+35	; 0x23
   1409e:	39 2f       	mov	r19, r25
   140a0:	38 0f       	add	r19, r24
   140a2:	9f 81       	ldd	r25, Y+7	; 0x07
   140a4:	8a a1       	ldd	r24, Y+34	; 0x22
   140a6:	89 0f       	add	r24, r25
   140a8:	01 e0       	ldi	r16, 0x01	; 1
   140aa:	63 2f       	mov	r22, r19
   140ac:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_mag_center_x + p2x,		plot_mag_center_y + p2y,	plot_mag_center_x + p3x, plot_mag_center_y + p3y, 1);
   140b0:	98 85       	ldd	r25, Y+8	; 0x08
   140b2:	8f a1       	ldd	r24, Y+39	; 0x27
   140b4:	29 2f       	mov	r18, r25
   140b6:	28 0f       	add	r18, r24
   140b8:	9f 81       	ldd	r25, Y+7	; 0x07
   140ba:	8e a1       	ldd	r24, Y+38	; 0x26
   140bc:	49 2f       	mov	r20, r25
   140be:	48 0f       	add	r20, r24
   140c0:	98 85       	ldd	r25, Y+8	; 0x08
   140c2:	8d a1       	ldd	r24, Y+37	; 0x25
   140c4:	39 2f       	mov	r19, r25
   140c6:	38 0f       	add	r19, r24
   140c8:	9f 81       	ldd	r25, Y+7	; 0x07
   140ca:	8c a1       	ldd	r24, Y+36	; 0x24
   140cc:	89 0f       	add	r24, r25
   140ce:	01 e0       	ldi	r16, 0x01	; 1
   140d0:	63 2f       	mov	r22, r19
   140d2:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>

				/* Store new set */
				s_length = l_length;
   140d6:	89 81       	ldd	r24, Y+1	; 0x01
   140d8:	9a 81       	ldd	r25, Y+2	; 0x02
   140da:	ab 81       	ldd	r26, Y+3	; 0x03
   140dc:	bc 81       	ldd	r27, Y+4	; 0x04
   140de:	80 93 9b 22 	sts	0x229B, r24	; 0x80229b <s_length.8698>
   140e2:	90 93 9c 22 	sts	0x229C, r25	; 0x80229c <s_length.8698+0x1>
   140e6:	a0 93 9d 22 	sts	0x229D, r26	; 0x80229d <s_length.8698+0x2>
   140ea:	b0 93 9e 22 	sts	0x229E, r27	; 0x80229e <s_length.8698+0x3>
				s_p1x = p1x;
   140ee:	8a a1       	ldd	r24, Y+34	; 0x22
   140f0:	80 93 a0 22 	sts	0x22A0, r24	; 0x8022a0 <s_p1x.8699>
				s_p1y = p1y;
   140f4:	8b a1       	ldd	r24, Y+35	; 0x23
   140f6:	80 93 9f 22 	sts	0x229F, r24	; 0x80229f <s_p1y.8700>
				s_p2x = p2x;
   140fa:	8c a1       	ldd	r24, Y+36	; 0x24
   140fc:	80 93 a2 22 	sts	0x22A2, r24	; 0x8022a2 <s_p2x.8701>
				s_p2y = p2y;
   14100:	8d a1       	ldd	r24, Y+37	; 0x25
   14102:	80 93 a1 22 	sts	0x22A1, r24	; 0x8022a1 <s_p2y.8702>
				s_p3x = p3x;
   14106:	8e a1       	ldd	r24, Y+38	; 0x26
   14108:	80 93 a4 22 	sts	0x22A4, r24	; 0x8022a4 <s_p3x.8703>
				s_p3y = p3y;
   1410c:	8f a1       	ldd	r24, Y+39	; 0x27
   1410e:	80 93 a3 22 	sts	0x22A3, r24	; 0x8022a3 <s_p3y.8704>
			}
		}
	}
}
   14112:	00 00       	nop
   14114:	a7 96       	adiw	r28, 0x27	; 39
   14116:	cd bf       	out	0x3d, r28	; 61
   14118:	de bf       	out	0x3e, r29	; 62
   1411a:	df 91       	pop	r29
   1411c:	cf 91       	pop	r28
   1411e:	1f 91       	pop	r17
   14120:	0f 91       	pop	r16
   14122:	ff 90       	pop	r15
   14124:	ef 90       	pop	r14
   14126:	df 90       	pop	r13
   14128:	cf 90       	pop	r12
   1412a:	08 95       	ret

0001412c <task_twi2_lcd__gyro_gfxaccel>:

void task_twi2_lcd__gyro_gfxaccel(void)
{
   1412c:	0f 93       	push	r16
   1412e:	cf 93       	push	r28
   14130:	df 93       	push	r29
   14132:	cd b7       	in	r28, 0x3d	; 61
   14134:	de b7       	in	r29, 0x3e	; 62
   14136:	65 97       	sbiw	r28, 0x15	; 21
   14138:	cd bf       	out	0x3d, r28	; 61
   1413a:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_accel_center_x = 210;
   1413c:	82 ed       	ldi	r24, 0xD2	; 210
   1413e:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_accel_center_y =  40;
   14140:	88 e2       	ldi	r24, 0x28	; 40
   14142:	8e 83       	std	Y+6, r24	; 0x06
	static int8_t s_p2x = 0;
	static int8_t s_p2y = 0;
	static int8_t s_p3x = 0;
	static int8_t s_p3y = 0;

	if (twi2_waitUntilReady(false)) {
   14144:	80 e0       	ldi	r24, 0x00	; 0
   14146:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   1414a:	88 23       	and	r24, r24
   1414c:	09 f4       	brne	.+2      	; 0x14150 <task_twi2_lcd__gyro_gfxaccel+0x24>
   1414e:	54 c1       	rjmp	.+680    	; 0x143f8 <task_twi2_lcd__gyro_gfxaccel+0x2cc>
		int16_t l_twi1_gyro_1_accel_z_mg;
		int16_t l_backlight_mode_pwm;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   14150:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   14154:	8f 83       	std	Y+7, r24	; 0x07
			l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
   14156:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   1415a:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
   1415e:	88 87       	std	Y+8, r24	; 0x08
   14160:	99 87       	std	Y+9, r25	; 0x09
			l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
   14162:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   14166:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
   1416a:	8a 87       	std	Y+10, r24	; 0x0a
   1416c:	9b 87       	std	Y+11, r25	; 0x0b
			l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
   1416e:	80 91 2f 28 	lds	r24, 0x282F	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
   14172:	90 91 30 28 	lds	r25, 0x2830	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
   14176:	8c 87       	std	Y+12, r24	; 0x0c
   14178:	9d 87       	std	Y+13, r25	; 0x0d
			l_backlight_mode_pwm		= g_backlight_mode_pwm;
   1417a:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <g_backlight_mode_pwm>
   1417e:	90 91 58 24 	lds	r25, 0x2458	; 0x802458 <g_backlight_mode_pwm+0x1>
   14182:	8e 87       	std	Y+14, r24	; 0x0e
   14184:	9f 87       	std	Y+15, r25	; 0x0f
			cpu_irq_restore(flags);
   14186:	8f 81       	ldd	r24, Y+7	; 0x07
   14188:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		if ((s_twi1_gyro_1_accel_x_mg != l_twi1_gyro_1_accel_x_mg) || (s_twi1_gyro_1_accel_y_mg != l_twi1_gyro_1_accel_y_mg) || (s_twi1_gyro_1_accel_z_mg != l_twi1_gyro_1_accel_z_mg)) {
   1418c:	20 91 a5 22 	lds	r18, 0x22A5	; 0x8022a5 <s_twi1_gyro_1_accel_x_mg.8724>
   14190:	30 91 a6 22 	lds	r19, 0x22A6	; 0x8022a6 <s_twi1_gyro_1_accel_x_mg.8724+0x1>
   14194:	88 85       	ldd	r24, Y+8	; 0x08
   14196:	99 85       	ldd	r25, Y+9	; 0x09
   14198:	28 17       	cp	r18, r24
   1419a:	39 07       	cpc	r19, r25
   1419c:	99 f4       	brne	.+38     	; 0x141c4 <task_twi2_lcd__gyro_gfxaccel+0x98>
   1419e:	20 91 a7 22 	lds	r18, 0x22A7	; 0x8022a7 <s_twi1_gyro_1_accel_y_mg.8725>
   141a2:	30 91 a8 22 	lds	r19, 0x22A8	; 0x8022a8 <s_twi1_gyro_1_accel_y_mg.8725+0x1>
   141a6:	8a 85       	ldd	r24, Y+10	; 0x0a
   141a8:	9b 85       	ldd	r25, Y+11	; 0x0b
   141aa:	28 17       	cp	r18, r24
   141ac:	39 07       	cpc	r19, r25
   141ae:	51 f4       	brne	.+20     	; 0x141c4 <task_twi2_lcd__gyro_gfxaccel+0x98>
   141b0:	20 91 a9 22 	lds	r18, 0x22A9	; 0x8022a9 <s_twi1_gyro_1_accel_z_mg.8726>
   141b4:	30 91 aa 22 	lds	r19, 0x22AA	; 0x8022aa <s_twi1_gyro_1_accel_z_mg.8726+0x1>
   141b8:	8c 85       	ldd	r24, Y+12	; 0x0c
   141ba:	9d 85       	ldd	r25, Y+13	; 0x0d
   141bc:	28 17       	cp	r18, r24
   141be:	39 07       	cpc	r19, r25
   141c0:	09 f4       	brne	.+2      	; 0x141c4 <task_twi2_lcd__gyro_gfxaccel+0x98>
   141c2:	1a c1       	rjmp	.+564    	; 0x143f8 <task_twi2_lcd__gyro_gfxaccel+0x2cc>
			s_twi1_gyro_1_accel_x_mg = l_twi1_gyro_1_accel_x_mg;
   141c4:	88 85       	ldd	r24, Y+8	; 0x08
   141c6:	99 85       	ldd	r25, Y+9	; 0x09
   141c8:	80 93 a5 22 	sts	0x22A5, r24	; 0x8022a5 <s_twi1_gyro_1_accel_x_mg.8724>
   141cc:	90 93 a6 22 	sts	0x22A6, r25	; 0x8022a6 <s_twi1_gyro_1_accel_x_mg.8724+0x1>
			s_twi1_gyro_1_accel_y_mg = l_twi1_gyro_1_accel_y_mg;
   141d0:	8a 85       	ldd	r24, Y+10	; 0x0a
   141d2:	9b 85       	ldd	r25, Y+11	; 0x0b
   141d4:	80 93 a7 22 	sts	0x22A7, r24	; 0x8022a7 <s_twi1_gyro_1_accel_y_mg.8725>
   141d8:	90 93 a8 22 	sts	0x22A8, r25	; 0x8022a8 <s_twi1_gyro_1_accel_y_mg.8725+0x1>
			s_twi1_gyro_1_accel_z_mg = l_twi1_gyro_1_accel_z_mg;
   141dc:	8c 85       	ldd	r24, Y+12	; 0x0c
   141de:	9d 85       	ldd	r25, Y+13	; 0x0d
   141e0:	80 93 a9 22 	sts	0x22A9, r24	; 0x8022a9 <s_twi1_gyro_1_accel_z_mg.8726>
   141e4:	90 93 aa 22 	sts	0x22AA, r25	; 0x8022aa <s_twi1_gyro_1_accel_z_mg.8726+0x1>

			/* Removing old lines first */
			{
				task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,			plot_accel_center_x + s_p1x, plot_accel_center_y + s_p1y, 0);
   141e8:	80 91 ab 22 	lds	r24, 0x22AB	; 0x8022ab <s_p1y.8728>
   141ec:	98 2f       	mov	r25, r24
   141ee:	8e 81       	ldd	r24, Y+6	; 0x06
   141f0:	98 0f       	add	r25, r24
   141f2:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <s_p1x.8727>
   141f6:	28 2f       	mov	r18, r24
   141f8:	8d 81       	ldd	r24, Y+5	; 0x05
   141fa:	82 0f       	add	r24, r18
   141fc:	00 e0       	ldi	r16, 0x00	; 0
   141fe:	29 2f       	mov	r18, r25
   14200:	48 2f       	mov	r20, r24
   14202:	6e 81       	ldd	r22, Y+6	; 0x06
   14204:	8d 81       	ldd	r24, Y+5	; 0x05
   14206:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + s_p1x,	plot_accel_center_y + s_p1y,	plot_accel_center_x + s_p2x, plot_accel_center_y + s_p2y, 0);
   1420a:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <s_p2y.8730>
   1420e:	98 2f       	mov	r25, r24
   14210:	8e 81       	ldd	r24, Y+6	; 0x06
   14212:	29 2f       	mov	r18, r25
   14214:	28 0f       	add	r18, r24
   14216:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <s_p2x.8729>
   1421a:	98 2f       	mov	r25, r24
   1421c:	8d 81       	ldd	r24, Y+5	; 0x05
   1421e:	39 2f       	mov	r19, r25
   14220:	38 0f       	add	r19, r24
   14222:	80 91 ab 22 	lds	r24, 0x22AB	; 0x8022ab <s_p1y.8728>
   14226:	98 2f       	mov	r25, r24
   14228:	8e 81       	ldd	r24, Y+6	; 0x06
   1422a:	98 0f       	add	r25, r24
   1422c:	80 91 ac 22 	lds	r24, 0x22AC	; 0x8022ac <s_p1x.8727>
   14230:	48 2f       	mov	r20, r24
   14232:	8d 81       	ldd	r24, Y+5	; 0x05
   14234:	84 0f       	add	r24, r20
   14236:	00 e0       	ldi	r16, 0x00	; 0
   14238:	43 2f       	mov	r20, r19
   1423a:	69 2f       	mov	r22, r25
   1423c:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + s_p2x,	plot_accel_center_y + s_p2y,	plot_accel_center_x + s_p3x, plot_accel_center_y + s_p3y, 0);
   14240:	80 91 af 22 	lds	r24, 0x22AF	; 0x8022af <s_p3y.8732>
   14244:	98 2f       	mov	r25, r24
   14246:	8e 81       	ldd	r24, Y+6	; 0x06
   14248:	29 2f       	mov	r18, r25
   1424a:	28 0f       	add	r18, r24
   1424c:	80 91 b0 22 	lds	r24, 0x22B0	; 0x8022b0 <s_p3x.8731>
   14250:	98 2f       	mov	r25, r24
   14252:	8d 81       	ldd	r24, Y+5	; 0x05
   14254:	39 2f       	mov	r19, r25
   14256:	38 0f       	add	r19, r24
   14258:	80 91 ad 22 	lds	r24, 0x22AD	; 0x8022ad <s_p2y.8730>
   1425c:	98 2f       	mov	r25, r24
   1425e:	8e 81       	ldd	r24, Y+6	; 0x06
   14260:	98 0f       	add	r25, r24
   14262:	80 91 ae 22 	lds	r24, 0x22AE	; 0x8022ae <s_p2x.8729>
   14266:	48 2f       	mov	r20, r24
   14268:	8d 81       	ldd	r24, Y+5	; 0x05
   1426a:	84 0f       	add	r24, r20
   1426c:	00 e0       	ldi	r16, 0x00	; 0
   1426e:	43 2f       	mov	r20, r19
   14270:	69 2f       	mov	r22, r25
   14272:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
			}

			/* Center point */
			task_twi2_lcd_circ(plot_accel_center_x, plot_accel_center_y, 1, true, 1);
   14276:	01 e0       	ldi	r16, 0x01	; 1
   14278:	21 e0       	ldi	r18, 0x01	; 1
   1427a:	41 e0       	ldi	r20, 0x01	; 1
   1427c:	6e 81       	ldd	r22, Y+6	; 0x06
   1427e:	8d 81       	ldd	r24, Y+5	; 0x05
   14280:	0e 94 a0 91 	call	0x12340	; 0x12340 <task_twi2_lcd_circ>

			/* Draw new lines */
			{
				uint8_t p1x =      -(l_twi1_gyro_1_accel_y_mg / 80);
   14284:	8a 85       	ldd	r24, Y+10	; 0x0a
   14286:	9b 85       	ldd	r25, Y+11	; 0x0b
   14288:	20 e5       	ldi	r18, 0x50	; 80
   1428a:	30 e0       	ldi	r19, 0x00	; 0
   1428c:	b9 01       	movw	r22, r18
   1428e:	0f 94 4f 38 	call	0x2709e	; 0x2709e <__divmodhi4>
   14292:	cb 01       	movw	r24, r22
   14294:	81 95       	neg	r24
   14296:	88 8b       	std	Y+16, r24	; 0x10
				uint8_t p1y =       (l_twi1_gyro_1_accel_y_mg / 80);
   14298:	8a 85       	ldd	r24, Y+10	; 0x0a
   1429a:	9b 85       	ldd	r25, Y+11	; 0x0b
   1429c:	20 e5       	ldi	r18, 0x50	; 80
   1429e:	30 e0       	ldi	r19, 0x00	; 0
   142a0:	b9 01       	movw	r22, r18
   142a2:	0f 94 4f 38 	call	0x2709e	; 0x2709e <__divmodhi4>
   142a6:	cb 01       	movw	r24, r22
   142a8:	89 8b       	std	Y+17, r24	; 0x11
				uint8_t p2x = p1x - (l_twi1_gyro_1_accel_x_mg / 40);
   142aa:	88 85       	ldd	r24, Y+8	; 0x08
   142ac:	99 85       	ldd	r25, Y+9	; 0x09
   142ae:	28 e2       	ldi	r18, 0x28	; 40
   142b0:	30 e0       	ldi	r19, 0x00	; 0
   142b2:	b9 01       	movw	r22, r18
   142b4:	0f 94 4f 38 	call	0x2709e	; 0x2709e <__divmodhi4>
   142b8:	cb 01       	movw	r24, r22
   142ba:	98 2f       	mov	r25, r24
   142bc:	88 89       	ldd	r24, Y+16	; 0x10
   142be:	89 1b       	sub	r24, r25
   142c0:	8a 8b       	std	Y+18, r24	; 0x12
				uint8_t p2y = p1y;
   142c2:	89 89       	ldd	r24, Y+17	; 0x11
   142c4:	8b 8b       	std	Y+19, r24	; 0x13
				uint8_t p3x = p2x;
   142c6:	8a 89       	ldd	r24, Y+18	; 0x12
   142c8:	8c 8b       	std	Y+20, r24	; 0x14
				uint8_t p3y = p2y + (l_twi1_gyro_1_accel_z_mg / 40);
   142ca:	8c 85       	ldd	r24, Y+12	; 0x0c
   142cc:	9d 85       	ldd	r25, Y+13	; 0x0d
   142ce:	28 e2       	ldi	r18, 0x28	; 40
   142d0:	30 e0       	ldi	r19, 0x00	; 0
   142d2:	b9 01       	movw	r22, r18
   142d4:	0f 94 4f 38 	call	0x2709e	; 0x2709e <__divmodhi4>
   142d8:	cb 01       	movw	r24, r22
   142da:	98 2f       	mov	r25, r24
   142dc:	8b 89       	ldd	r24, Y+19	; 0x13
   142de:	89 0f       	add	r24, r25
   142e0:	8d 8b       	std	Y+21, r24	; 0x15

				task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,		plot_accel_center_x + p1x, plot_accel_center_y + p1y, 1);
   142e2:	9e 81       	ldd	r25, Y+6	; 0x06
   142e4:	89 89       	ldd	r24, Y+17	; 0x11
   142e6:	29 2f       	mov	r18, r25
   142e8:	28 0f       	add	r18, r24
   142ea:	9d 81       	ldd	r25, Y+5	; 0x05
   142ec:	88 89       	ldd	r24, Y+16	; 0x10
   142ee:	89 0f       	add	r24, r25
   142f0:	01 e0       	ldi	r16, 0x01	; 1
   142f2:	48 2f       	mov	r20, r24
   142f4:	6e 81       	ldd	r22, Y+6	; 0x06
   142f6:	8d 81       	ldd	r24, Y+5	; 0x05
   142f8:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + p1x,	plot_accel_center_y + p1y,	plot_accel_center_x + p2x, plot_accel_center_y + p2y, 1);
   142fc:	9e 81       	ldd	r25, Y+6	; 0x06
   142fe:	8b 89       	ldd	r24, Y+19	; 0x13
   14300:	29 2f       	mov	r18, r25
   14302:	28 0f       	add	r18, r24
   14304:	9d 81       	ldd	r25, Y+5	; 0x05
   14306:	8a 89       	ldd	r24, Y+18	; 0x12
   14308:	49 2f       	mov	r20, r25
   1430a:	48 0f       	add	r20, r24
   1430c:	9e 81       	ldd	r25, Y+6	; 0x06
   1430e:	89 89       	ldd	r24, Y+17	; 0x11
   14310:	39 2f       	mov	r19, r25
   14312:	38 0f       	add	r19, r24
   14314:	9d 81       	ldd	r25, Y+5	; 0x05
   14316:	88 89       	ldd	r24, Y+16	; 0x10
   14318:	89 0f       	add	r24, r25
   1431a:	01 e0       	ldi	r16, 0x01	; 1
   1431c:	63 2f       	mov	r22, r19
   1431e:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + p2x,	plot_accel_center_y + p2y,	plot_accel_center_x + p3x, plot_accel_center_y + p3y, 1);
   14322:	9e 81       	ldd	r25, Y+6	; 0x06
   14324:	8d 89       	ldd	r24, Y+21	; 0x15
   14326:	29 2f       	mov	r18, r25
   14328:	28 0f       	add	r18, r24
   1432a:	9d 81       	ldd	r25, Y+5	; 0x05
   1432c:	8c 89       	ldd	r24, Y+20	; 0x14
   1432e:	49 2f       	mov	r20, r25
   14330:	48 0f       	add	r20, r24
   14332:	9e 81       	ldd	r25, Y+6	; 0x06
   14334:	8b 89       	ldd	r24, Y+19	; 0x13
   14336:	39 2f       	mov	r19, r25
   14338:	38 0f       	add	r19, r24
   1433a:	9d 81       	ldd	r25, Y+5	; 0x05
   1433c:	8a 89       	ldd	r24, Y+18	; 0x12
   1433e:	89 0f       	add	r24, r25
   14340:	01 e0       	ldi	r16, 0x01	; 1
   14342:	63 2f       	mov	r22, r19
   14344:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>

				/* Store new set */
				s_p1x = p1x;
   14348:	88 89       	ldd	r24, Y+16	; 0x10
   1434a:	80 93 ac 22 	sts	0x22AC, r24	; 0x8022ac <s_p1x.8727>
				s_p1y = p1y;
   1434e:	89 89       	ldd	r24, Y+17	; 0x11
   14350:	80 93 ab 22 	sts	0x22AB, r24	; 0x8022ab <s_p1y.8728>
				s_p2x = p2x;
   14354:	8a 89       	ldd	r24, Y+18	; 0x12
   14356:	80 93 ae 22 	sts	0x22AE, r24	; 0x8022ae <s_p2x.8729>
				s_p2y = p2y;
   1435a:	8b 89       	ldd	r24, Y+19	; 0x13
   1435c:	80 93 ad 22 	sts	0x22AD, r24	; 0x8022ad <s_p2y.8730>
				s_p3x = p3x;
   14360:	8c 89       	ldd	r24, Y+20	; 0x14
   14362:	80 93 b0 22 	sts	0x22B0, r24	; 0x8022b0 <s_p3x.8731>
				s_p3y = p3y;
   14366:	8d 89       	ldd	r24, Y+21	; 0x15
   14368:	80 93 af 22 	sts	0x22AF, r24	; 0x8022af <s_p3y.8732>
			}

			/* Calculate the luminance (sunshine on the surface) */
			if (l_backlight_mode_pwm == -2) {
   1436c:	8e 85       	ldd	r24, Y+14	; 0x0e
   1436e:	9f 85       	ldd	r25, Y+15	; 0x0f
   14370:	02 96       	adiw	r24, 0x02	; 2
   14372:	09 f0       	breq	.+2      	; 0x14376 <task_twi2_lcd__gyro_gfxaccel+0x24a>
   14374:	41 c0       	rjmp	.+130    	; 0x143f8 <task_twi2_lcd__gyro_gfxaccel+0x2cc>
				int32_t lum = 1000 + l_twi1_gyro_1_accel_z_mg;
   14376:	8c 85       	ldd	r24, Y+12	; 0x0c
   14378:	9d 85       	ldd	r25, Y+13	; 0x0d
   1437a:	88 51       	subi	r24, 0x18	; 24
   1437c:	9c 4f       	sbci	r25, 0xFC	; 252
   1437e:	09 2e       	mov	r0, r25
   14380:	00 0c       	add	r0, r0
   14382:	aa 0b       	sbc	r26, r26
   14384:	bb 0b       	sbc	r27, r27
   14386:	89 83       	std	Y+1, r24	; 0x01
   14388:	9a 83       	std	Y+2, r25	; 0x02
   1438a:	ab 83       	std	Y+3, r26	; 0x03
   1438c:	bc 83       	std	Y+4, r27	; 0x04
				if (lum < 0) {
   1438e:	89 81       	ldd	r24, Y+1	; 0x01
   14390:	9a 81       	ldd	r25, Y+2	; 0x02
   14392:	ab 81       	ldd	r26, Y+3	; 0x03
   14394:	bc 81       	ldd	r27, Y+4	; 0x04
   14396:	bb 23       	and	r27, r27
   14398:	2c f4       	brge	.+10     	; 0x143a4 <task_twi2_lcd__gyro_gfxaccel+0x278>
					lum = 0;
   1439a:	19 82       	std	Y+1, r1	; 0x01
   1439c:	1a 82       	std	Y+2, r1	; 0x02
   1439e:	1b 82       	std	Y+3, r1	; 0x03
   143a0:	1c 82       	std	Y+4, r1	; 0x04
   143a2:	11 c0       	rjmp	.+34     	; 0x143c6 <task_twi2_lcd__gyro_gfxaccel+0x29a>
				} else if (lum > 2000) {
   143a4:	89 81       	ldd	r24, Y+1	; 0x01
   143a6:	9a 81       	ldd	r25, Y+2	; 0x02
   143a8:	ab 81       	ldd	r26, Y+3	; 0x03
   143aa:	bc 81       	ldd	r27, Y+4	; 0x04
   143ac:	81 3d       	cpi	r24, 0xD1	; 209
   143ae:	97 40       	sbci	r25, 0x07	; 7
   143b0:	a1 05       	cpc	r26, r1
   143b2:	b1 05       	cpc	r27, r1
   143b4:	44 f0       	brlt	.+16     	; 0x143c6 <task_twi2_lcd__gyro_gfxaccel+0x29a>
					lum = 2000;
   143b6:	80 ed       	ldi	r24, 0xD0	; 208
   143b8:	97 e0       	ldi	r25, 0x07	; 7
   143ba:	a0 e0       	ldi	r26, 0x00	; 0
   143bc:	b0 e0       	ldi	r27, 0x00	; 0
   143be:	89 83       	std	Y+1, r24	; 0x01
   143c0:	9a 83       	std	Y+2, r25	; 0x02
   143c2:	ab 83       	std	Y+3, r26	; 0x03
   143c4:	bc 83       	std	Y+4, r27	; 0x04
				}

				twi2_set_ledbl(0, (uint8_t)(lum * 255 / 2000));
   143c6:	29 81       	ldd	r18, Y+1	; 0x01
   143c8:	3a 81       	ldd	r19, Y+2	; 0x02
   143ca:	4b 81       	ldd	r20, Y+3	; 0x03
   143cc:	5c 81       	ldd	r21, Y+4	; 0x04
   143ce:	8f ef       	ldi	r24, 0xFF	; 255
   143d0:	90 e0       	ldi	r25, 0x00	; 0
   143d2:	dc 01       	movw	r26, r24
   143d4:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   143d8:	dc 01       	movw	r26, r24
   143da:	cb 01       	movw	r24, r22
   143dc:	20 ed       	ldi	r18, 0xD0	; 208
   143de:	37 e0       	ldi	r19, 0x07	; 7
   143e0:	40 e0       	ldi	r20, 0x00	; 0
   143e2:	50 e0       	ldi	r21, 0x00	; 0
   143e4:	bc 01       	movw	r22, r24
   143e6:	cd 01       	movw	r24, r26
   143e8:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
   143ec:	da 01       	movw	r26, r20
   143ee:	c9 01       	movw	r24, r18
   143f0:	68 2f       	mov	r22, r24
   143f2:	80 e0       	ldi	r24, 0x00	; 0
   143f4:	0e 94 8c 67 	call	0xcf18	; 0xcf18 <twi2_set_ledbl>
			}
		}
	}
}
   143f8:	00 00       	nop
   143fa:	65 96       	adiw	r28, 0x15	; 21
   143fc:	cd bf       	out	0x3d, r28	; 61
   143fe:	de bf       	out	0x3e, r29	; 62
   14400:	df 91       	pop	r29
   14402:	cf 91       	pop	r28
   14404:	0f 91       	pop	r16
   14406:	08 95       	ret

00014408 <task_twi2_lcd__gyro_gfxgyro>:

void task_twi2_lcd__gyro_gfxgyro(void)
{
   14408:	cf 92       	push	r12
   1440a:	df 92       	push	r13
   1440c:	ef 92       	push	r14
   1440e:	ff 92       	push	r15
   14410:	0f 93       	push	r16
   14412:	1f 93       	push	r17
   14414:	cf 93       	push	r28
   14416:	df 93       	push	r29
   14418:	cd b7       	in	r28, 0x3d	; 61
   1441a:	de b7       	in	r29, 0x3e	; 62
   1441c:	a2 97       	sbiw	r28, 0x22	; 34
   1441e:	cd bf       	out	0x3d, r28	; 61
   14420:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_gyro_center_x_X	= 150;
   14422:	86 e9       	ldi	r24, 0x96	; 150
   14424:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_gyro_center_x_Y	= 150 + 30;
   14426:	84 eb       	ldi	r24, 0xB4	; 180
   14428:	8e 83       	std	Y+6, r24	; 0x06
	const uint8_t plot_gyro_center_x_Z	= 150 + 60;
   1442a:	82 ed       	ldi	r24, 0xD2	; 210
   1442c:	8f 83       	std	Y+7, r24	; 0x07
	const uint8_t plot_gyro_center_y	= 100;
   1442e:	84 e6       	ldi	r24, 0x64	; 100
   14430:	88 87       	std	Y+8, r24	; 0x08
	const uint8_t plot_gyro_radius		= 12;
   14432:	8c e0       	ldi	r24, 0x0C	; 12
   14434:	89 87       	std	Y+9, r24	; 0x09
	static float s_rads_z = 0.f;
	static int32_t s_twi1_gyro_1_gyro_x_mdps = 0;
	static int32_t s_twi1_gyro_1_gyro_y_mdps = 0;
	static int32_t s_twi1_gyro_1_gyro_z_mdps = 0;

	if (twi2_waitUntilReady(false)) {
   14436:	80 e0       	ldi	r24, 0x00	; 0
   14438:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   1443c:	88 23       	and	r24, r24
   1443e:	09 f4       	brne	.+2      	; 0x14442 <task_twi2_lcd__gyro_gfxgyro+0x3a>
   14440:	7f c3       	rjmp	.+1790   	; 0x14b40 <task_twi2_lcd__gyro_gfxgyro+0x738>
		int32_t l_twi1_gyro_1_gyro_y_mdps;
		int32_t l_twi1_gyro_1_gyro_z_mdps;

		/* Get up-to-date global data */
		{
			irqflags_t flags			= cpu_irq_save();
   14442:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   14446:	8a 87       	std	Y+10, r24	; 0x0a
			l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
   14448:	80 91 3d 28 	lds	r24, 0x283D	; 0x80283d <g_twi1_gyro_1_gyro_x_mdps>
   1444c:	90 91 3e 28 	lds	r25, 0x283E	; 0x80283e <g_twi1_gyro_1_gyro_x_mdps+0x1>
   14450:	a0 91 3f 28 	lds	r26, 0x283F	; 0x80283f <g_twi1_gyro_1_gyro_x_mdps+0x2>
   14454:	b0 91 40 28 	lds	r27, 0x2840	; 0x802840 <g_twi1_gyro_1_gyro_x_mdps+0x3>
   14458:	8b 87       	std	Y+11, r24	; 0x0b
   1445a:	9c 87       	std	Y+12, r25	; 0x0c
   1445c:	ad 87       	std	Y+13, r26	; 0x0d
   1445e:	be 87       	std	Y+14, r27	; 0x0e
			l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
   14460:	80 91 41 28 	lds	r24, 0x2841	; 0x802841 <g_twi1_gyro_1_gyro_y_mdps>
   14464:	90 91 42 28 	lds	r25, 0x2842	; 0x802842 <g_twi1_gyro_1_gyro_y_mdps+0x1>
   14468:	a0 91 43 28 	lds	r26, 0x2843	; 0x802843 <g_twi1_gyro_1_gyro_y_mdps+0x2>
   1446c:	b0 91 44 28 	lds	r27, 0x2844	; 0x802844 <g_twi1_gyro_1_gyro_y_mdps+0x3>
   14470:	8f 87       	std	Y+15, r24	; 0x0f
   14472:	98 8b       	std	Y+16, r25	; 0x10
   14474:	a9 8b       	std	Y+17, r26	; 0x11
   14476:	ba 8b       	std	Y+18, r27	; 0x12
			l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
   14478:	80 91 45 28 	lds	r24, 0x2845	; 0x802845 <g_twi1_gyro_1_gyro_z_mdps>
   1447c:	90 91 46 28 	lds	r25, 0x2846	; 0x802846 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   14480:	a0 91 47 28 	lds	r26, 0x2847	; 0x802847 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   14484:	b0 91 48 28 	lds	r27, 0x2848	; 0x802848 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   14488:	8b 8b       	std	Y+19, r24	; 0x13
   1448a:	9c 8b       	std	Y+20, r25	; 0x14
   1448c:	ad 8b       	std	Y+21, r26	; 0x15
   1448e:	be 8b       	std	Y+22, r27	; 0x16
			cpu_irq_restore(flags);
   14490:	8a 85       	ldd	r24, Y+10	; 0x0a
   14492:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		if ((s_twi1_gyro_1_gyro_x_mdps != l_twi1_gyro_1_gyro_x_mdps) || (s_twi1_gyro_1_gyro_y_mdps != l_twi1_gyro_1_gyro_y_mdps) || (s_twi1_gyro_1_gyro_z_mdps != l_twi1_gyro_1_gyro_z_mdps)) {
   14496:	20 91 b1 22 	lds	r18, 0x22B1	; 0x8022b1 <s_twi1_gyro_1_gyro_x_mdps.8756>
   1449a:	30 91 b2 22 	lds	r19, 0x22B2	; 0x8022b2 <s_twi1_gyro_1_gyro_x_mdps.8756+0x1>
   1449e:	40 91 b3 22 	lds	r20, 0x22B3	; 0x8022b3 <s_twi1_gyro_1_gyro_x_mdps.8756+0x2>
   144a2:	50 91 b4 22 	lds	r21, 0x22B4	; 0x8022b4 <s_twi1_gyro_1_gyro_x_mdps.8756+0x3>
   144a6:	8b 85       	ldd	r24, Y+11	; 0x0b
   144a8:	9c 85       	ldd	r25, Y+12	; 0x0c
   144aa:	ad 85       	ldd	r26, Y+13	; 0x0d
   144ac:	be 85       	ldd	r27, Y+14	; 0x0e
   144ae:	28 17       	cp	r18, r24
   144b0:	39 07       	cpc	r19, r25
   144b2:	4a 07       	cpc	r20, r26
   144b4:	5b 07       	cpc	r21, r27
   144b6:	19 f5       	brne	.+70     	; 0x144fe <task_twi2_lcd__gyro_gfxgyro+0xf6>
   144b8:	20 91 b5 22 	lds	r18, 0x22B5	; 0x8022b5 <s_twi1_gyro_1_gyro_y_mdps.8757>
   144bc:	30 91 b6 22 	lds	r19, 0x22B6	; 0x8022b6 <s_twi1_gyro_1_gyro_y_mdps.8757+0x1>
   144c0:	40 91 b7 22 	lds	r20, 0x22B7	; 0x8022b7 <s_twi1_gyro_1_gyro_y_mdps.8757+0x2>
   144c4:	50 91 b8 22 	lds	r21, 0x22B8	; 0x8022b8 <s_twi1_gyro_1_gyro_y_mdps.8757+0x3>
   144c8:	8f 85       	ldd	r24, Y+15	; 0x0f
   144ca:	98 89       	ldd	r25, Y+16	; 0x10
   144cc:	a9 89       	ldd	r26, Y+17	; 0x11
   144ce:	ba 89       	ldd	r27, Y+18	; 0x12
   144d0:	28 17       	cp	r18, r24
   144d2:	39 07       	cpc	r19, r25
   144d4:	4a 07       	cpc	r20, r26
   144d6:	5b 07       	cpc	r21, r27
   144d8:	91 f4       	brne	.+36     	; 0x144fe <task_twi2_lcd__gyro_gfxgyro+0xf6>
   144da:	20 91 b9 22 	lds	r18, 0x22B9	; 0x8022b9 <s_twi1_gyro_1_gyro_z_mdps.8758>
   144de:	30 91 ba 22 	lds	r19, 0x22BA	; 0x8022ba <s_twi1_gyro_1_gyro_z_mdps.8758+0x1>
   144e2:	40 91 bb 22 	lds	r20, 0x22BB	; 0x8022bb <s_twi1_gyro_1_gyro_z_mdps.8758+0x2>
   144e6:	50 91 bc 22 	lds	r21, 0x22BC	; 0x8022bc <s_twi1_gyro_1_gyro_z_mdps.8758+0x3>
   144ea:	8b 89       	ldd	r24, Y+19	; 0x13
   144ec:	9c 89       	ldd	r25, Y+20	; 0x14
   144ee:	ad 89       	ldd	r26, Y+21	; 0x15
   144f0:	be 89       	ldd	r27, Y+22	; 0x16
   144f2:	28 17       	cp	r18, r24
   144f4:	39 07       	cpc	r19, r25
   144f6:	4a 07       	cpc	r20, r26
   144f8:	5b 07       	cpc	r21, r27
   144fa:	09 f4       	brne	.+2      	; 0x144fe <task_twi2_lcd__gyro_gfxgyro+0xf6>
   144fc:	d0 c2       	rjmp	.+1440   	; 0x14a9e <task_twi2_lcd__gyro_gfxgyro+0x696>
			s_twi1_gyro_1_gyro_x_mdps = l_twi1_gyro_1_gyro_x_mdps;
   144fe:	8b 85       	ldd	r24, Y+11	; 0x0b
   14500:	9c 85       	ldd	r25, Y+12	; 0x0c
   14502:	ad 85       	ldd	r26, Y+13	; 0x0d
   14504:	be 85       	ldd	r27, Y+14	; 0x0e
   14506:	80 93 b1 22 	sts	0x22B1, r24	; 0x8022b1 <s_twi1_gyro_1_gyro_x_mdps.8756>
   1450a:	90 93 b2 22 	sts	0x22B2, r25	; 0x8022b2 <s_twi1_gyro_1_gyro_x_mdps.8756+0x1>
   1450e:	a0 93 b3 22 	sts	0x22B3, r26	; 0x8022b3 <s_twi1_gyro_1_gyro_x_mdps.8756+0x2>
   14512:	b0 93 b4 22 	sts	0x22B4, r27	; 0x8022b4 <s_twi1_gyro_1_gyro_x_mdps.8756+0x3>
			s_twi1_gyro_1_gyro_y_mdps = l_twi1_gyro_1_gyro_y_mdps;
   14516:	8f 85       	ldd	r24, Y+15	; 0x0f
   14518:	98 89       	ldd	r25, Y+16	; 0x10
   1451a:	a9 89       	ldd	r26, Y+17	; 0x11
   1451c:	ba 89       	ldd	r27, Y+18	; 0x12
   1451e:	80 93 b5 22 	sts	0x22B5, r24	; 0x8022b5 <s_twi1_gyro_1_gyro_y_mdps.8757>
   14522:	90 93 b6 22 	sts	0x22B6, r25	; 0x8022b6 <s_twi1_gyro_1_gyro_y_mdps.8757+0x1>
   14526:	a0 93 b7 22 	sts	0x22B7, r26	; 0x8022b7 <s_twi1_gyro_1_gyro_y_mdps.8757+0x2>
   1452a:	b0 93 b8 22 	sts	0x22B8, r27	; 0x8022b8 <s_twi1_gyro_1_gyro_y_mdps.8757+0x3>
			s_twi1_gyro_1_gyro_z_mdps = l_twi1_gyro_1_gyro_z_mdps;
   1452e:	8b 89       	ldd	r24, Y+19	; 0x13
   14530:	9c 89       	ldd	r25, Y+20	; 0x14
   14532:	ad 89       	ldd	r26, Y+21	; 0x15
   14534:	be 89       	ldd	r27, Y+22	; 0x16
   14536:	80 93 b9 22 	sts	0x22B9, r24	; 0x8022b9 <s_twi1_gyro_1_gyro_z_mdps.8758>
   1453a:	90 93 ba 22 	sts	0x22BA, r25	; 0x8022ba <s_twi1_gyro_1_gyro_z_mdps.8758+0x1>
   1453e:	a0 93 bb 22 	sts	0x22BB, r26	; 0x8022bb <s_twi1_gyro_1_gyro_z_mdps.8758+0x2>
   14542:	b0 93 bc 22 	sts	0x22BC, r27	; 0x8022bc <s_twi1_gyro_1_gyro_z_mdps.8758+0x3>

			float rads_x = ((float)l_twi1_gyro_1_gyro_x_mdps * M_PI) / 180000.f;
   14546:	6b 85       	ldd	r22, Y+11	; 0x0b
   14548:	7c 85       	ldd	r23, Y+12	; 0x0c
   1454a:	8d 85       	ldd	r24, Y+13	; 0x0d
   1454c:	9e 85       	ldd	r25, Y+14	; 0x0e
   1454e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   14552:	dc 01       	movw	r26, r24
   14554:	cb 01       	movw	r24, r22
   14556:	2b ed       	ldi	r18, 0xDB	; 219
   14558:	3f e0       	ldi	r19, 0x0F	; 15
   1455a:	49 e4       	ldi	r20, 0x49	; 73
   1455c:	50 e4       	ldi	r21, 0x40	; 64
   1455e:	bc 01       	movw	r22, r24
   14560:	cd 01       	movw	r24, r26
   14562:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   14566:	dc 01       	movw	r26, r24
   14568:	cb 01       	movw	r24, r22
   1456a:	20 e0       	ldi	r18, 0x00	; 0
   1456c:	38 ec       	ldi	r19, 0xC8	; 200
   1456e:	4f e2       	ldi	r20, 0x2F	; 47
   14570:	58 e4       	ldi	r21, 0x48	; 72
   14572:	bc 01       	movw	r22, r24
   14574:	cd 01       	movw	r24, r26
   14576:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   1457a:	dc 01       	movw	r26, r24
   1457c:	cb 01       	movw	r24, r22
   1457e:	8f 8b       	std	Y+23, r24	; 0x17
   14580:	98 8f       	std	Y+24, r25	; 0x18
   14582:	a9 8f       	std	Y+25, r26	; 0x19
   14584:	ba 8f       	std	Y+26, r27	; 0x1a
			float rads_y = ((float)l_twi1_gyro_1_gyro_y_mdps * M_PI) / 180000.f;
   14586:	6f 85       	ldd	r22, Y+15	; 0x0f
   14588:	78 89       	ldd	r23, Y+16	; 0x10
   1458a:	89 89       	ldd	r24, Y+17	; 0x11
   1458c:	9a 89       	ldd	r25, Y+18	; 0x12
   1458e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   14592:	dc 01       	movw	r26, r24
   14594:	cb 01       	movw	r24, r22
   14596:	2b ed       	ldi	r18, 0xDB	; 219
   14598:	3f e0       	ldi	r19, 0x0F	; 15
   1459a:	49 e4       	ldi	r20, 0x49	; 73
   1459c:	50 e4       	ldi	r21, 0x40	; 64
   1459e:	bc 01       	movw	r22, r24
   145a0:	cd 01       	movw	r24, r26
   145a2:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   145a6:	dc 01       	movw	r26, r24
   145a8:	cb 01       	movw	r24, r22
   145aa:	20 e0       	ldi	r18, 0x00	; 0
   145ac:	38 ec       	ldi	r19, 0xC8	; 200
   145ae:	4f e2       	ldi	r20, 0x2F	; 47
   145b0:	58 e4       	ldi	r21, 0x48	; 72
   145b2:	bc 01       	movw	r22, r24
   145b4:	cd 01       	movw	r24, r26
   145b6:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   145ba:	dc 01       	movw	r26, r24
   145bc:	cb 01       	movw	r24, r22
   145be:	8b 8f       	std	Y+27, r24	; 0x1b
   145c0:	9c 8f       	std	Y+28, r25	; 0x1c
   145c2:	ad 8f       	std	Y+29, r26	; 0x1d
   145c4:	be 8f       	std	Y+30, r27	; 0x1e
			float rads_z = ((float)l_twi1_gyro_1_gyro_z_mdps * M_PI) / 180000.f;
   145c6:	6b 89       	ldd	r22, Y+19	; 0x13
   145c8:	7c 89       	ldd	r23, Y+20	; 0x14
   145ca:	8d 89       	ldd	r24, Y+21	; 0x15
   145cc:	9e 89       	ldd	r25, Y+22	; 0x16
   145ce:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   145d2:	dc 01       	movw	r26, r24
   145d4:	cb 01       	movw	r24, r22
   145d6:	2b ed       	ldi	r18, 0xDB	; 219
   145d8:	3f e0       	ldi	r19, 0x0F	; 15
   145da:	49 e4       	ldi	r20, 0x49	; 73
   145dc:	50 e4       	ldi	r21, 0x40	; 64
   145de:	bc 01       	movw	r22, r24
   145e0:	cd 01       	movw	r24, r26
   145e2:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   145e6:	dc 01       	movw	r26, r24
   145e8:	cb 01       	movw	r24, r22
   145ea:	20 e0       	ldi	r18, 0x00	; 0
   145ec:	38 ec       	ldi	r19, 0xC8	; 200
   145ee:	4f e2       	ldi	r20, 0x2F	; 47
   145f0:	58 e4       	ldi	r21, 0x48	; 72
   145f2:	bc 01       	movw	r22, r24
   145f4:	cd 01       	movw	r24, r26
   145f6:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   145fa:	dc 01       	movw	r26, r24
   145fc:	cb 01       	movw	r24, r22
   145fe:	8f 8f       	std	Y+31, r24	; 0x1f
   14600:	98 a3       	std	Y+32, r25	; 0x20
   14602:	a9 a3       	std	Y+33, r26	; 0x21
   14604:	ba a3       	std	Y+34, r27	; 0x22

			/* Remove old lines */
			task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(s_rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_x)), 0);
   14606:	89 85       	ldd	r24, Y+9	; 0x09
   14608:	88 2f       	mov	r24, r24
   1460a:	90 e0       	ldi	r25, 0x00	; 0
   1460c:	09 2e       	mov	r0, r25
   1460e:	00 0c       	add	r0, r0
   14610:	aa 0b       	sbc	r26, r26
   14612:	bb 0b       	sbc	r27, r27
   14614:	bc 01       	movw	r22, r24
   14616:	cd 01       	movw	r24, r26
   14618:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1461c:	6b 01       	movw	r12, r22
   1461e:	7c 01       	movw	r14, r24
   14620:	80 91 bd 22 	lds	r24, 0x22BD	; 0x8022bd <s_rads_x.8753>
   14624:	90 91 be 22 	lds	r25, 0x22BE	; 0x8022be <s_rads_x.8753+0x1>
   14628:	a0 91 bf 22 	lds	r26, 0x22BF	; 0x8022bf <s_rads_x.8753+0x2>
   1462c:	b0 91 c0 22 	lds	r27, 0x22C0	; 0x8022c0 <s_rads_x.8753+0x3>
   14630:	bc 01       	movw	r22, r24
   14632:	cd 01       	movw	r24, r26
   14634:	0f 94 6d 30 	call	0x260da	; 0x260da <cos>
   14638:	dc 01       	movw	r26, r24
   1463a:	cb 01       	movw	r24, r22
   1463c:	9c 01       	movw	r18, r24
   1463e:	ad 01       	movw	r20, r26
   14640:	c7 01       	movw	r24, r14
   14642:	b6 01       	movw	r22, r12
   14644:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   14648:	dc 01       	movw	r26, r24
   1464a:	cb 01       	movw	r24, r22
   1464c:	bc 01       	movw	r22, r24
   1464e:	cd 01       	movw	r24, r26
   14650:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   14654:	dc 01       	movw	r26, r24
   14656:	cb 01       	movw	r24, r22
   14658:	98 2f       	mov	r25, r24
   1465a:	88 85       	ldd	r24, Y+8	; 0x08
   1465c:	18 2f       	mov	r17, r24
   1465e:	19 1b       	sub	r17, r25
   14660:	89 85       	ldd	r24, Y+9	; 0x09
   14662:	88 2f       	mov	r24, r24
   14664:	90 e0       	ldi	r25, 0x00	; 0
   14666:	09 2e       	mov	r0, r25
   14668:	00 0c       	add	r0, r0
   1466a:	aa 0b       	sbc	r26, r26
   1466c:	bb 0b       	sbc	r27, r27
   1466e:	bc 01       	movw	r22, r24
   14670:	cd 01       	movw	r24, r26
   14672:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   14676:	6b 01       	movw	r12, r22
   14678:	7c 01       	movw	r14, r24
   1467a:	80 91 bd 22 	lds	r24, 0x22BD	; 0x8022bd <s_rads_x.8753>
   1467e:	90 91 be 22 	lds	r25, 0x22BE	; 0x8022be <s_rads_x.8753+0x1>
   14682:	a0 91 bf 22 	lds	r26, 0x22BF	; 0x8022bf <s_rads_x.8753+0x2>
   14686:	b0 91 c0 22 	lds	r27, 0x22C0	; 0x8022c0 <s_rads_x.8753+0x3>
   1468a:	bc 01       	movw	r22, r24
   1468c:	cd 01       	movw	r24, r26
   1468e:	0f 94 74 33 	call	0x266e8	; 0x266e8 <sin>
   14692:	dc 01       	movw	r26, r24
   14694:	cb 01       	movw	r24, r22
   14696:	9c 01       	movw	r18, r24
   14698:	ad 01       	movw	r20, r26
   1469a:	c7 01       	movw	r24, r14
   1469c:	b6 01       	movw	r22, r12
   1469e:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   146a2:	dc 01       	movw	r26, r24
   146a4:	cb 01       	movw	r24, r22
   146a6:	bc 01       	movw	r22, r24
   146a8:	cd 01       	movw	r24, r26
   146aa:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   146ae:	dc 01       	movw	r26, r24
   146b0:	cb 01       	movw	r24, r22
   146b2:	98 2f       	mov	r25, r24
   146b4:	8d 81       	ldd	r24, Y+5	; 0x05
   146b6:	89 1b       	sub	r24, r25
   146b8:	00 e0       	ldi	r16, 0x00	; 0
   146ba:	21 2f       	mov	r18, r17
   146bc:	48 2f       	mov	r20, r24
   146be:	68 85       	ldd	r22, Y+8	; 0x08
   146c0:	8d 81       	ldd	r24, Y+5	; 0x05
   146c2:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(s_rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_y)), 0);
   146c6:	89 85       	ldd	r24, Y+9	; 0x09
   146c8:	88 2f       	mov	r24, r24
   146ca:	90 e0       	ldi	r25, 0x00	; 0
   146cc:	09 2e       	mov	r0, r25
   146ce:	00 0c       	add	r0, r0
   146d0:	aa 0b       	sbc	r26, r26
   146d2:	bb 0b       	sbc	r27, r27
   146d4:	bc 01       	movw	r22, r24
   146d6:	cd 01       	movw	r24, r26
   146d8:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   146dc:	6b 01       	movw	r12, r22
   146de:	7c 01       	movw	r14, r24
   146e0:	80 91 c1 22 	lds	r24, 0x22C1	; 0x8022c1 <s_rads_y.8754>
   146e4:	90 91 c2 22 	lds	r25, 0x22C2	; 0x8022c2 <s_rads_y.8754+0x1>
   146e8:	a0 91 c3 22 	lds	r26, 0x22C3	; 0x8022c3 <s_rads_y.8754+0x2>
   146ec:	b0 91 c4 22 	lds	r27, 0x22C4	; 0x8022c4 <s_rads_y.8754+0x3>
   146f0:	bc 01       	movw	r22, r24
   146f2:	cd 01       	movw	r24, r26
   146f4:	0f 94 6d 30 	call	0x260da	; 0x260da <cos>
   146f8:	dc 01       	movw	r26, r24
   146fa:	cb 01       	movw	r24, r22
   146fc:	9c 01       	movw	r18, r24
   146fe:	ad 01       	movw	r20, r26
   14700:	c7 01       	movw	r24, r14
   14702:	b6 01       	movw	r22, r12
   14704:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   14708:	dc 01       	movw	r26, r24
   1470a:	cb 01       	movw	r24, r22
   1470c:	bc 01       	movw	r22, r24
   1470e:	cd 01       	movw	r24, r26
   14710:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   14714:	dc 01       	movw	r26, r24
   14716:	cb 01       	movw	r24, r22
   14718:	98 2f       	mov	r25, r24
   1471a:	88 85       	ldd	r24, Y+8	; 0x08
   1471c:	18 2f       	mov	r17, r24
   1471e:	19 1b       	sub	r17, r25
   14720:	89 85       	ldd	r24, Y+9	; 0x09
   14722:	88 2f       	mov	r24, r24
   14724:	90 e0       	ldi	r25, 0x00	; 0
   14726:	09 2e       	mov	r0, r25
   14728:	00 0c       	add	r0, r0
   1472a:	aa 0b       	sbc	r26, r26
   1472c:	bb 0b       	sbc	r27, r27
   1472e:	bc 01       	movw	r22, r24
   14730:	cd 01       	movw	r24, r26
   14732:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   14736:	6b 01       	movw	r12, r22
   14738:	7c 01       	movw	r14, r24
   1473a:	80 91 c1 22 	lds	r24, 0x22C1	; 0x8022c1 <s_rads_y.8754>
   1473e:	90 91 c2 22 	lds	r25, 0x22C2	; 0x8022c2 <s_rads_y.8754+0x1>
   14742:	a0 91 c3 22 	lds	r26, 0x22C3	; 0x8022c3 <s_rads_y.8754+0x2>
   14746:	b0 91 c4 22 	lds	r27, 0x22C4	; 0x8022c4 <s_rads_y.8754+0x3>
   1474a:	bc 01       	movw	r22, r24
   1474c:	cd 01       	movw	r24, r26
   1474e:	0f 94 74 33 	call	0x266e8	; 0x266e8 <sin>
   14752:	dc 01       	movw	r26, r24
   14754:	cb 01       	movw	r24, r22
   14756:	9c 01       	movw	r18, r24
   14758:	ad 01       	movw	r20, r26
   1475a:	c7 01       	movw	r24, r14
   1475c:	b6 01       	movw	r22, r12
   1475e:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   14762:	dc 01       	movw	r26, r24
   14764:	cb 01       	movw	r24, r22
   14766:	bc 01       	movw	r22, r24
   14768:	cd 01       	movw	r24, r26
   1476a:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   1476e:	dc 01       	movw	r26, r24
   14770:	cb 01       	movw	r24, r22
   14772:	98 2f       	mov	r25, r24
   14774:	8e 81       	ldd	r24, Y+6	; 0x06
   14776:	89 0f       	add	r24, r25
   14778:	00 e0       	ldi	r16, 0x00	; 0
   1477a:	21 2f       	mov	r18, r17
   1477c:	48 2f       	mov	r20, r24
   1477e:	68 85       	ldd	r22, Y+8	; 0x08
   14780:	8e 81       	ldd	r24, Y+6	; 0x06
   14782:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(s_rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_z)), 0);
   14786:	89 85       	ldd	r24, Y+9	; 0x09
   14788:	88 2f       	mov	r24, r24
   1478a:	90 e0       	ldi	r25, 0x00	; 0
   1478c:	09 2e       	mov	r0, r25
   1478e:	00 0c       	add	r0, r0
   14790:	aa 0b       	sbc	r26, r26
   14792:	bb 0b       	sbc	r27, r27
   14794:	bc 01       	movw	r22, r24
   14796:	cd 01       	movw	r24, r26
   14798:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1479c:	6b 01       	movw	r12, r22
   1479e:	7c 01       	movw	r14, r24
   147a0:	80 91 c5 22 	lds	r24, 0x22C5	; 0x8022c5 <s_rads_z.8755>
   147a4:	90 91 c6 22 	lds	r25, 0x22C6	; 0x8022c6 <s_rads_z.8755+0x1>
   147a8:	a0 91 c7 22 	lds	r26, 0x22C7	; 0x8022c7 <s_rads_z.8755+0x2>
   147ac:	b0 91 c8 22 	lds	r27, 0x22C8	; 0x8022c8 <s_rads_z.8755+0x3>
   147b0:	bc 01       	movw	r22, r24
   147b2:	cd 01       	movw	r24, r26
   147b4:	0f 94 6d 30 	call	0x260da	; 0x260da <cos>
   147b8:	dc 01       	movw	r26, r24
   147ba:	cb 01       	movw	r24, r22
   147bc:	9c 01       	movw	r18, r24
   147be:	ad 01       	movw	r20, r26
   147c0:	c7 01       	movw	r24, r14
   147c2:	b6 01       	movw	r22, r12
   147c4:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   147c8:	dc 01       	movw	r26, r24
   147ca:	cb 01       	movw	r24, r22
   147cc:	bc 01       	movw	r22, r24
   147ce:	cd 01       	movw	r24, r26
   147d0:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   147d4:	dc 01       	movw	r26, r24
   147d6:	cb 01       	movw	r24, r22
   147d8:	98 2f       	mov	r25, r24
   147da:	88 85       	ldd	r24, Y+8	; 0x08
   147dc:	18 2f       	mov	r17, r24
   147de:	19 1b       	sub	r17, r25
   147e0:	89 85       	ldd	r24, Y+9	; 0x09
   147e2:	88 2f       	mov	r24, r24
   147e4:	90 e0       	ldi	r25, 0x00	; 0
   147e6:	09 2e       	mov	r0, r25
   147e8:	00 0c       	add	r0, r0
   147ea:	aa 0b       	sbc	r26, r26
   147ec:	bb 0b       	sbc	r27, r27
   147ee:	bc 01       	movw	r22, r24
   147f0:	cd 01       	movw	r24, r26
   147f2:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   147f6:	6b 01       	movw	r12, r22
   147f8:	7c 01       	movw	r14, r24
   147fa:	80 91 c5 22 	lds	r24, 0x22C5	; 0x8022c5 <s_rads_z.8755>
   147fe:	90 91 c6 22 	lds	r25, 0x22C6	; 0x8022c6 <s_rads_z.8755+0x1>
   14802:	a0 91 c7 22 	lds	r26, 0x22C7	; 0x8022c7 <s_rads_z.8755+0x2>
   14806:	b0 91 c8 22 	lds	r27, 0x22C8	; 0x8022c8 <s_rads_z.8755+0x3>
   1480a:	bc 01       	movw	r22, r24
   1480c:	cd 01       	movw	r24, r26
   1480e:	0f 94 74 33 	call	0x266e8	; 0x266e8 <sin>
   14812:	dc 01       	movw	r26, r24
   14814:	cb 01       	movw	r24, r22
   14816:	9c 01       	movw	r18, r24
   14818:	ad 01       	movw	r20, r26
   1481a:	c7 01       	movw	r24, r14
   1481c:	b6 01       	movw	r22, r12
   1481e:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   14822:	dc 01       	movw	r26, r24
   14824:	cb 01       	movw	r24, r22
   14826:	bc 01       	movw	r22, r24
   14828:	cd 01       	movw	r24, r26
   1482a:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   1482e:	dc 01       	movw	r26, r24
   14830:	cb 01       	movw	r24, r22
   14832:	98 2f       	mov	r25, r24
   14834:	8f 81       	ldd	r24, Y+7	; 0x07
   14836:	89 1b       	sub	r24, r25
   14838:	00 e0       	ldi	r16, 0x00	; 0
   1483a:	21 2f       	mov	r18, r17
   1483c:	48 2f       	mov	r20, r24
   1483e:	68 85       	ldd	r22, Y+8	; 0x08
   14840:	8f 81       	ldd	r24, Y+7	; 0x07
   14842:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>

			/* Draw new lines */
			task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(  rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_x)), 1);
   14846:	89 85       	ldd	r24, Y+9	; 0x09
   14848:	88 2f       	mov	r24, r24
   1484a:	90 e0       	ldi	r25, 0x00	; 0
   1484c:	09 2e       	mov	r0, r25
   1484e:	00 0c       	add	r0, r0
   14850:	aa 0b       	sbc	r26, r26
   14852:	bb 0b       	sbc	r27, r27
   14854:	bc 01       	movw	r22, r24
   14856:	cd 01       	movw	r24, r26
   14858:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1485c:	6b 01       	movw	r12, r22
   1485e:	7c 01       	movw	r14, r24
   14860:	8f 89       	ldd	r24, Y+23	; 0x17
   14862:	98 8d       	ldd	r25, Y+24	; 0x18
   14864:	a9 8d       	ldd	r26, Y+25	; 0x19
   14866:	ba 8d       	ldd	r27, Y+26	; 0x1a
   14868:	bc 01       	movw	r22, r24
   1486a:	cd 01       	movw	r24, r26
   1486c:	0f 94 6d 30 	call	0x260da	; 0x260da <cos>
   14870:	dc 01       	movw	r26, r24
   14872:	cb 01       	movw	r24, r22
   14874:	9c 01       	movw	r18, r24
   14876:	ad 01       	movw	r20, r26
   14878:	c7 01       	movw	r24, r14
   1487a:	b6 01       	movw	r22, r12
   1487c:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   14880:	dc 01       	movw	r26, r24
   14882:	cb 01       	movw	r24, r22
   14884:	bc 01       	movw	r22, r24
   14886:	cd 01       	movw	r24, r26
   14888:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   1488c:	dc 01       	movw	r26, r24
   1488e:	cb 01       	movw	r24, r22
   14890:	98 2f       	mov	r25, r24
   14892:	88 85       	ldd	r24, Y+8	; 0x08
   14894:	18 2f       	mov	r17, r24
   14896:	19 1b       	sub	r17, r25
   14898:	89 85       	ldd	r24, Y+9	; 0x09
   1489a:	88 2f       	mov	r24, r24
   1489c:	90 e0       	ldi	r25, 0x00	; 0
   1489e:	09 2e       	mov	r0, r25
   148a0:	00 0c       	add	r0, r0
   148a2:	aa 0b       	sbc	r26, r26
   148a4:	bb 0b       	sbc	r27, r27
   148a6:	bc 01       	movw	r22, r24
   148a8:	cd 01       	movw	r24, r26
   148aa:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   148ae:	6b 01       	movw	r12, r22
   148b0:	7c 01       	movw	r14, r24
   148b2:	8f 89       	ldd	r24, Y+23	; 0x17
   148b4:	98 8d       	ldd	r25, Y+24	; 0x18
   148b6:	a9 8d       	ldd	r26, Y+25	; 0x19
   148b8:	ba 8d       	ldd	r27, Y+26	; 0x1a
   148ba:	bc 01       	movw	r22, r24
   148bc:	cd 01       	movw	r24, r26
   148be:	0f 94 74 33 	call	0x266e8	; 0x266e8 <sin>
   148c2:	dc 01       	movw	r26, r24
   148c4:	cb 01       	movw	r24, r22
   148c6:	9c 01       	movw	r18, r24
   148c8:	ad 01       	movw	r20, r26
   148ca:	c7 01       	movw	r24, r14
   148cc:	b6 01       	movw	r22, r12
   148ce:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   148d2:	dc 01       	movw	r26, r24
   148d4:	cb 01       	movw	r24, r22
   148d6:	bc 01       	movw	r22, r24
   148d8:	cd 01       	movw	r24, r26
   148da:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   148de:	dc 01       	movw	r26, r24
   148e0:	cb 01       	movw	r24, r22
   148e2:	98 2f       	mov	r25, r24
   148e4:	8d 81       	ldd	r24, Y+5	; 0x05
   148e6:	89 1b       	sub	r24, r25
   148e8:	01 e0       	ldi	r16, 0x01	; 1
   148ea:	21 2f       	mov	r18, r17
   148ec:	48 2f       	mov	r20, r24
   148ee:	68 85       	ldd	r22, Y+8	; 0x08
   148f0:	8d 81       	ldd	r24, Y+5	; 0x05
   148f2:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(  rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_y)), 1);
   148f6:	89 85       	ldd	r24, Y+9	; 0x09
   148f8:	88 2f       	mov	r24, r24
   148fa:	90 e0       	ldi	r25, 0x00	; 0
   148fc:	09 2e       	mov	r0, r25
   148fe:	00 0c       	add	r0, r0
   14900:	aa 0b       	sbc	r26, r26
   14902:	bb 0b       	sbc	r27, r27
   14904:	bc 01       	movw	r22, r24
   14906:	cd 01       	movw	r24, r26
   14908:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1490c:	6b 01       	movw	r12, r22
   1490e:	7c 01       	movw	r14, r24
   14910:	8b 8d       	ldd	r24, Y+27	; 0x1b
   14912:	9c 8d       	ldd	r25, Y+28	; 0x1c
   14914:	ad 8d       	ldd	r26, Y+29	; 0x1d
   14916:	be 8d       	ldd	r27, Y+30	; 0x1e
   14918:	bc 01       	movw	r22, r24
   1491a:	cd 01       	movw	r24, r26
   1491c:	0f 94 6d 30 	call	0x260da	; 0x260da <cos>
   14920:	dc 01       	movw	r26, r24
   14922:	cb 01       	movw	r24, r22
   14924:	9c 01       	movw	r18, r24
   14926:	ad 01       	movw	r20, r26
   14928:	c7 01       	movw	r24, r14
   1492a:	b6 01       	movw	r22, r12
   1492c:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   14930:	dc 01       	movw	r26, r24
   14932:	cb 01       	movw	r24, r22
   14934:	bc 01       	movw	r22, r24
   14936:	cd 01       	movw	r24, r26
   14938:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   1493c:	dc 01       	movw	r26, r24
   1493e:	cb 01       	movw	r24, r22
   14940:	98 2f       	mov	r25, r24
   14942:	88 85       	ldd	r24, Y+8	; 0x08
   14944:	18 2f       	mov	r17, r24
   14946:	19 1b       	sub	r17, r25
   14948:	89 85       	ldd	r24, Y+9	; 0x09
   1494a:	88 2f       	mov	r24, r24
   1494c:	90 e0       	ldi	r25, 0x00	; 0
   1494e:	09 2e       	mov	r0, r25
   14950:	00 0c       	add	r0, r0
   14952:	aa 0b       	sbc	r26, r26
   14954:	bb 0b       	sbc	r27, r27
   14956:	bc 01       	movw	r22, r24
   14958:	cd 01       	movw	r24, r26
   1495a:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1495e:	6b 01       	movw	r12, r22
   14960:	7c 01       	movw	r14, r24
   14962:	8b 8d       	ldd	r24, Y+27	; 0x1b
   14964:	9c 8d       	ldd	r25, Y+28	; 0x1c
   14966:	ad 8d       	ldd	r26, Y+29	; 0x1d
   14968:	be 8d       	ldd	r27, Y+30	; 0x1e
   1496a:	bc 01       	movw	r22, r24
   1496c:	cd 01       	movw	r24, r26
   1496e:	0f 94 74 33 	call	0x266e8	; 0x266e8 <sin>
   14972:	dc 01       	movw	r26, r24
   14974:	cb 01       	movw	r24, r22
   14976:	9c 01       	movw	r18, r24
   14978:	ad 01       	movw	r20, r26
   1497a:	c7 01       	movw	r24, r14
   1497c:	b6 01       	movw	r22, r12
   1497e:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   14982:	dc 01       	movw	r26, r24
   14984:	cb 01       	movw	r24, r22
   14986:	bc 01       	movw	r22, r24
   14988:	cd 01       	movw	r24, r26
   1498a:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   1498e:	dc 01       	movw	r26, r24
   14990:	cb 01       	movw	r24, r22
   14992:	98 2f       	mov	r25, r24
   14994:	8e 81       	ldd	r24, Y+6	; 0x06
   14996:	89 0f       	add	r24, r25
   14998:	01 e0       	ldi	r16, 0x01	; 1
   1499a:	21 2f       	mov	r18, r17
   1499c:	48 2f       	mov	r20, r24
   1499e:	68 85       	ldd	r22, Y+8	; 0x08
   149a0:	8e 81       	ldd	r24, Y+6	; 0x06
   149a2:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(  rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_z)), 1);
   149a6:	89 85       	ldd	r24, Y+9	; 0x09
   149a8:	88 2f       	mov	r24, r24
   149aa:	90 e0       	ldi	r25, 0x00	; 0
   149ac:	09 2e       	mov	r0, r25
   149ae:	00 0c       	add	r0, r0
   149b0:	aa 0b       	sbc	r26, r26
   149b2:	bb 0b       	sbc	r27, r27
   149b4:	bc 01       	movw	r22, r24
   149b6:	cd 01       	movw	r24, r26
   149b8:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   149bc:	6b 01       	movw	r12, r22
   149be:	7c 01       	movw	r14, r24
   149c0:	8f 8d       	ldd	r24, Y+31	; 0x1f
   149c2:	98 a1       	ldd	r25, Y+32	; 0x20
   149c4:	a9 a1       	ldd	r26, Y+33	; 0x21
   149c6:	ba a1       	ldd	r27, Y+34	; 0x22
   149c8:	bc 01       	movw	r22, r24
   149ca:	cd 01       	movw	r24, r26
   149cc:	0f 94 6d 30 	call	0x260da	; 0x260da <cos>
   149d0:	dc 01       	movw	r26, r24
   149d2:	cb 01       	movw	r24, r22
   149d4:	9c 01       	movw	r18, r24
   149d6:	ad 01       	movw	r20, r26
   149d8:	c7 01       	movw	r24, r14
   149da:	b6 01       	movw	r22, r12
   149dc:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   149e0:	dc 01       	movw	r26, r24
   149e2:	cb 01       	movw	r24, r22
   149e4:	bc 01       	movw	r22, r24
   149e6:	cd 01       	movw	r24, r26
   149e8:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   149ec:	dc 01       	movw	r26, r24
   149ee:	cb 01       	movw	r24, r22
   149f0:	98 2f       	mov	r25, r24
   149f2:	88 85       	ldd	r24, Y+8	; 0x08
   149f4:	18 2f       	mov	r17, r24
   149f6:	19 1b       	sub	r17, r25
   149f8:	89 85       	ldd	r24, Y+9	; 0x09
   149fa:	88 2f       	mov	r24, r24
   149fc:	90 e0       	ldi	r25, 0x00	; 0
   149fe:	09 2e       	mov	r0, r25
   14a00:	00 0c       	add	r0, r0
   14a02:	aa 0b       	sbc	r26, r26
   14a04:	bb 0b       	sbc	r27, r27
   14a06:	bc 01       	movw	r22, r24
   14a08:	cd 01       	movw	r24, r26
   14a0a:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   14a0e:	6b 01       	movw	r12, r22
   14a10:	7c 01       	movw	r14, r24
   14a12:	8f 8d       	ldd	r24, Y+31	; 0x1f
   14a14:	98 a1       	ldd	r25, Y+32	; 0x20
   14a16:	a9 a1       	ldd	r26, Y+33	; 0x21
   14a18:	ba a1       	ldd	r27, Y+34	; 0x22
   14a1a:	bc 01       	movw	r22, r24
   14a1c:	cd 01       	movw	r24, r26
   14a1e:	0f 94 74 33 	call	0x266e8	; 0x266e8 <sin>
   14a22:	dc 01       	movw	r26, r24
   14a24:	cb 01       	movw	r24, r22
   14a26:	9c 01       	movw	r18, r24
   14a28:	ad 01       	movw	r20, r26
   14a2a:	c7 01       	movw	r24, r14
   14a2c:	b6 01       	movw	r22, r12
   14a2e:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   14a32:	dc 01       	movw	r26, r24
   14a34:	cb 01       	movw	r24, r22
   14a36:	bc 01       	movw	r22, r24
   14a38:	cd 01       	movw	r24, r26
   14a3a:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   14a3e:	dc 01       	movw	r26, r24
   14a40:	cb 01       	movw	r24, r22
   14a42:	98 2f       	mov	r25, r24
   14a44:	8f 81       	ldd	r24, Y+7	; 0x07
   14a46:	89 1b       	sub	r24, r25
   14a48:	01 e0       	ldi	r16, 0x01	; 1
   14a4a:	21 2f       	mov	r18, r17
   14a4c:	48 2f       	mov	r20, r24
   14a4e:	68 85       	ldd	r22, Y+8	; 0x08
   14a50:	8f 81       	ldd	r24, Y+7	; 0x07
   14a52:	0e 94 17 90 	call	0x1202e	; 0x1202e <task_twi2_lcd_line>

			/* Store new set */
			s_rads_x = rads_x;
   14a56:	8f 89       	ldd	r24, Y+23	; 0x17
   14a58:	98 8d       	ldd	r25, Y+24	; 0x18
   14a5a:	a9 8d       	ldd	r26, Y+25	; 0x19
   14a5c:	ba 8d       	ldd	r27, Y+26	; 0x1a
   14a5e:	80 93 bd 22 	sts	0x22BD, r24	; 0x8022bd <s_rads_x.8753>
   14a62:	90 93 be 22 	sts	0x22BE, r25	; 0x8022be <s_rads_x.8753+0x1>
   14a66:	a0 93 bf 22 	sts	0x22BF, r26	; 0x8022bf <s_rads_x.8753+0x2>
   14a6a:	b0 93 c0 22 	sts	0x22C0, r27	; 0x8022c0 <s_rads_x.8753+0x3>
			s_rads_y = rads_y;
   14a6e:	8b 8d       	ldd	r24, Y+27	; 0x1b
   14a70:	9c 8d       	ldd	r25, Y+28	; 0x1c
   14a72:	ad 8d       	ldd	r26, Y+29	; 0x1d
   14a74:	be 8d       	ldd	r27, Y+30	; 0x1e
   14a76:	80 93 c1 22 	sts	0x22C1, r24	; 0x8022c1 <s_rads_y.8754>
   14a7a:	90 93 c2 22 	sts	0x22C2, r25	; 0x8022c2 <s_rads_y.8754+0x1>
   14a7e:	a0 93 c3 22 	sts	0x22C3, r26	; 0x8022c3 <s_rads_y.8754+0x2>
   14a82:	b0 93 c4 22 	sts	0x22C4, r27	; 0x8022c4 <s_rads_y.8754+0x3>
			s_rads_z = rads_z;
   14a86:	8f 8d       	ldd	r24, Y+31	; 0x1f
   14a88:	98 a1       	ldd	r25, Y+32	; 0x20
   14a8a:	a9 a1       	ldd	r26, Y+33	; 0x21
   14a8c:	ba a1       	ldd	r27, Y+34	; 0x22
   14a8e:	80 93 c5 22 	sts	0x22C5, r24	; 0x8022c5 <s_rads_z.8755>
   14a92:	90 93 c6 22 	sts	0x22C6, r25	; 0x8022c6 <s_rads_z.8755+0x1>
   14a96:	a0 93 c7 22 	sts	0x22C7, r26	; 0x8022c7 <s_rads_z.8755+0x2>
   14a9a:	b0 93 c8 22 	sts	0x22C8, r27	; 0x8022c8 <s_rads_z.8755+0x3>
		}

		/* Calculate speed of rotation */
		if (g_pitch_tone_mode == 1) {
   14a9e:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <g_pitch_tone_mode>
   14aa2:	81 30       	cpi	r24, 0x01	; 1
   14aa4:	09 f0       	breq	.+2      	; 0x14aa8 <task_twi2_lcd__gyro_gfxgyro+0x6a0>
   14aa6:	4c c0       	rjmp	.+152    	; 0x14b40 <task_twi2_lcd__gyro_gfxgyro+0x738>
			int32_t speed = l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps;
   14aa8:	2b 85       	ldd	r18, Y+11	; 0x0b
   14aaa:	3c 85       	ldd	r19, Y+12	; 0x0c
   14aac:	4d 85       	ldd	r20, Y+13	; 0x0d
   14aae:	5e 85       	ldd	r21, Y+14	; 0x0e
   14ab0:	8f 85       	ldd	r24, Y+15	; 0x0f
   14ab2:	98 89       	ldd	r25, Y+16	; 0x10
   14ab4:	a9 89       	ldd	r26, Y+17	; 0x11
   14ab6:	ba 89       	ldd	r27, Y+18	; 0x12
   14ab8:	28 0f       	add	r18, r24
   14aba:	39 1f       	adc	r19, r25
   14abc:	4a 1f       	adc	r20, r26
   14abe:	5b 1f       	adc	r21, r27
   14ac0:	8b 89       	ldd	r24, Y+19	; 0x13
   14ac2:	9c 89       	ldd	r25, Y+20	; 0x14
   14ac4:	ad 89       	ldd	r26, Y+21	; 0x15
   14ac6:	be 89       	ldd	r27, Y+22	; 0x16
   14ac8:	82 0f       	add	r24, r18
   14aca:	93 1f       	adc	r25, r19
   14acc:	a4 1f       	adc	r26, r20
   14ace:	b5 1f       	adc	r27, r21
   14ad0:	89 83       	std	Y+1, r24	; 0x01
   14ad2:	9a 83       	std	Y+2, r25	; 0x02
   14ad4:	ab 83       	std	Y+3, r26	; 0x03
   14ad6:	bc 83       	std	Y+4, r27	; 0x04
			if (speed < 0) {
   14ad8:	89 81       	ldd	r24, Y+1	; 0x01
   14ada:	9a 81       	ldd	r25, Y+2	; 0x02
   14adc:	ab 81       	ldd	r26, Y+3	; 0x03
   14ade:	bc 81       	ldd	r27, Y+4	; 0x04
   14ae0:	bb 23       	and	r27, r27
   14ae2:	7c f4       	brge	.+30     	; 0x14b02 <task_twi2_lcd__gyro_gfxgyro+0x6fa>
				speed = -speed;
   14ae4:	89 81       	ldd	r24, Y+1	; 0x01
   14ae6:	9a 81       	ldd	r25, Y+2	; 0x02
   14ae8:	ab 81       	ldd	r26, Y+3	; 0x03
   14aea:	bc 81       	ldd	r27, Y+4	; 0x04
   14aec:	b0 95       	com	r27
   14aee:	a0 95       	com	r26
   14af0:	90 95       	com	r25
   14af2:	81 95       	neg	r24
   14af4:	9f 4f       	sbci	r25, 0xFF	; 255
   14af6:	af 4f       	sbci	r26, 0xFF	; 255
   14af8:	bf 4f       	sbci	r27, 0xFF	; 255
   14afa:	89 83       	std	Y+1, r24	; 0x01
   14afc:	9a 83       	std	Y+2, r25	; 0x02
   14afe:	ab 83       	std	Y+3, r26	; 0x03
   14b00:	bc 83       	std	Y+4, r27	; 0x04
			}
			if (speed > 400) {
   14b02:	89 81       	ldd	r24, Y+1	; 0x01
   14b04:	9a 81       	ldd	r25, Y+2	; 0x02
   14b06:	ab 81       	ldd	r26, Y+3	; 0x03
   14b08:	bc 81       	ldd	r27, Y+4	; 0x04
   14b0a:	81 39       	cpi	r24, 0x91	; 145
   14b0c:	91 40       	sbci	r25, 0x01	; 1
   14b0e:	a1 05       	cpc	r26, r1
   14b10:	b1 05       	cpc	r27, r1
   14b12:	b4 f0       	brlt	.+44     	; 0x14b40 <task_twi2_lcd__gyro_gfxgyro+0x738>
				twi2_set_beep(18 + (uint8_t)(speed / 700), 10);
   14b14:	89 81       	ldd	r24, Y+1	; 0x01
   14b16:	9a 81       	ldd	r25, Y+2	; 0x02
   14b18:	ab 81       	ldd	r26, Y+3	; 0x03
   14b1a:	bc 81       	ldd	r27, Y+4	; 0x04
   14b1c:	2c eb       	ldi	r18, 0xBC	; 188
   14b1e:	32 e0       	ldi	r19, 0x02	; 2
   14b20:	40 e0       	ldi	r20, 0x00	; 0
   14b22:	50 e0       	ldi	r21, 0x00	; 0
   14b24:	bc 01       	movw	r22, r24
   14b26:	cd 01       	movw	r24, r26
   14b28:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
   14b2c:	da 01       	movw	r26, r20
   14b2e:	c9 01       	movw	r24, r18
   14b30:	8e 5e       	subi	r24, 0xEE	; 238
   14b32:	6a e0       	ldi	r22, 0x0A	; 10
   14b34:	0e 94 ec 68 	call	0xd1d8	; 0xd1d8 <twi2_set_beep>
				yield_ms(125);
   14b38:	8d e7       	ldi	r24, 0x7D	; 125
   14b3a:	90 e0       	ldi	r25, 0x00	; 0
   14b3c:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
			}
		}
	}
}
   14b40:	00 00       	nop
   14b42:	a2 96       	adiw	r28, 0x22	; 34
   14b44:	cd bf       	out	0x3d, r28	; 61
   14b46:	de bf       	out	0x3e, r29	; 62
   14b48:	df 91       	pop	r29
   14b4a:	cf 91       	pop	r28
   14b4c:	1f 91       	pop	r17
   14b4e:	0f 91       	pop	r16
   14b50:	ff 90       	pop	r15
   14b52:	ef 90       	pop	r14
   14b54:	df 90       	pop	r13
   14b56:	cf 90       	pop	r12
   14b58:	08 95       	ret

00014b5a <task_twi2_lcd__gyro_beepvario>:

void task_twi2_lcd__gyro_beepvario(void)
{
   14b5a:	ef 92       	push	r14
   14b5c:	ff 92       	push	r15
   14b5e:	0f 93       	push	r16
   14b60:	1f 93       	push	r17
   14b62:	cf 93       	push	r28
   14b64:	df 93       	push	r29
   14b66:	cd b7       	in	r28, 0x3d	; 61
   14b68:	de b7       	in	r29, 0x3e	; 62
   14b6a:	2d 97       	sbiw	r28, 0x0d	; 13
   14b6c:	cd bf       	out	0x3d, r28	; 61
   14b6e:	de bf       	out	0x3e, r29	; 62
	static uint32_t s_twi1_baro_p_100 = 100000UL;

	if (twi2_waitUntilReady(false)) {
   14b70:	80 e0       	ldi	r24, 0x00	; 0
   14b72:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   14b76:	88 23       	and	r24, r24
   14b78:	09 f4       	brne	.+2      	; 0x14b7c <task_twi2_lcd__gyro_beepvario+0x22>
   14b7a:	80 c0       	rjmp	.+256    	; 0x14c7c <task_twi2_lcd__gyro_beepvario+0x122>
		/* Calculate variometer */
		int32_t l_twi1_baro_p_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags			= cpu_irq_save();
   14b7c:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   14b80:	8d 83       	std	Y+5, r24	; 0x05
			l_twi1_baro_p_100			= g_twi1_baro_p_100;
   14b82:	80 91 8c 28 	lds	r24, 0x288C	; 0x80288c <g_twi1_baro_p_100>
   14b86:	90 91 8d 28 	lds	r25, 0x288D	; 0x80288d <g_twi1_baro_p_100+0x1>
   14b8a:	a0 91 8e 28 	lds	r26, 0x288E	; 0x80288e <g_twi1_baro_p_100+0x2>
   14b8e:	b0 91 8f 28 	lds	r27, 0x288F	; 0x80288f <g_twi1_baro_p_100+0x3>
   14b92:	8e 83       	std	Y+6, r24	; 0x06
   14b94:	9f 83       	std	Y+7, r25	; 0x07
   14b96:	a8 87       	std	Y+8, r26	; 0x08
   14b98:	b9 87       	std	Y+9, r27	; 0x09
			cpu_irq_restore(flags);
   14b9a:	8d 81       	ldd	r24, Y+5	; 0x05
   14b9c:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		/* Calculate variometer tone */
		if (g_pitch_tone_mode == 2) {
   14ba0:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <g_pitch_tone_mode>
   14ba4:	82 30       	cpi	r24, 0x02	; 2
   14ba6:	09 f0       	breq	.+2      	; 0x14baa <task_twi2_lcd__gyro_beepvario+0x50>
   14ba8:	5d c0       	rjmp	.+186    	; 0x14c64 <task_twi2_lcd__gyro_beepvario+0x10a>
			int32_t vario = g_twi1_baro_p_100 - s_twi1_baro_p_100;
   14baa:	80 91 8c 28 	lds	r24, 0x288C	; 0x80288c <g_twi1_baro_p_100>
   14bae:	90 91 8d 28 	lds	r25, 0x288D	; 0x80288d <g_twi1_baro_p_100+0x1>
   14bb2:	a0 91 8e 28 	lds	r26, 0x288E	; 0x80288e <g_twi1_baro_p_100+0x2>
   14bb6:	b0 91 8f 28 	lds	r27, 0x288F	; 0x80288f <g_twi1_baro_p_100+0x3>
   14bba:	9c 01       	movw	r18, r24
   14bbc:	ad 01       	movw	r20, r26
   14bbe:	80 91 0b 20 	lds	r24, 0x200B	; 0x80200b <s_twi1_baro_p_100.8770>
   14bc2:	90 91 0c 20 	lds	r25, 0x200C	; 0x80200c <s_twi1_baro_p_100.8770+0x1>
   14bc6:	a0 91 0d 20 	lds	r26, 0x200D	; 0x80200d <s_twi1_baro_p_100.8770+0x2>
   14bca:	b0 91 0e 20 	lds	r27, 0x200E	; 0x80200e <s_twi1_baro_p_100.8770+0x3>
   14bce:	79 01       	movw	r14, r18
   14bd0:	8a 01       	movw	r16, r20
   14bd2:	e8 1a       	sub	r14, r24
   14bd4:	f9 0a       	sbc	r15, r25
   14bd6:	0a 0b       	sbc	r16, r26
   14bd8:	1b 0b       	sbc	r17, r27
   14bda:	d8 01       	movw	r26, r16
   14bdc:	c7 01       	movw	r24, r14
   14bde:	8a 87       	std	Y+10, r24	; 0x0a
   14be0:	9b 87       	std	Y+11, r25	; 0x0b
   14be2:	ac 87       	std	Y+12, r26	; 0x0c
   14be4:	bd 87       	std	Y+13, r27	; 0x0d
			uint32_t pitch = 100 - vario;
   14be6:	24 e6       	ldi	r18, 0x64	; 100
   14be8:	30 e0       	ldi	r19, 0x00	; 0
   14bea:	40 e0       	ldi	r20, 0x00	; 0
   14bec:	50 e0       	ldi	r21, 0x00	; 0
   14bee:	8a 85       	ldd	r24, Y+10	; 0x0a
   14bf0:	9b 85       	ldd	r25, Y+11	; 0x0b
   14bf2:	ac 85       	ldd	r26, Y+12	; 0x0c
   14bf4:	bd 85       	ldd	r27, Y+13	; 0x0d
   14bf6:	79 01       	movw	r14, r18
   14bf8:	8a 01       	movw	r16, r20
   14bfa:	e8 1a       	sub	r14, r24
   14bfc:	f9 0a       	sbc	r15, r25
   14bfe:	0a 0b       	sbc	r16, r26
   14c00:	1b 0b       	sbc	r17, r27
   14c02:	d8 01       	movw	r26, r16
   14c04:	c7 01       	movw	r24, r14
   14c06:	89 83       	std	Y+1, r24	; 0x01
   14c08:	9a 83       	std	Y+2, r25	; 0x02
   14c0a:	ab 83       	std	Y+3, r26	; 0x03
   14c0c:	bc 83       	std	Y+4, r27	; 0x04

			if (pitch < 10) {
   14c0e:	89 81       	ldd	r24, Y+1	; 0x01
   14c10:	9a 81       	ldd	r25, Y+2	; 0x02
   14c12:	ab 81       	ldd	r26, Y+3	; 0x03
   14c14:	bc 81       	ldd	r27, Y+4	; 0x04
   14c16:	0a 97       	sbiw	r24, 0x0a	; 10
   14c18:	a1 05       	cpc	r26, r1
   14c1a:	b1 05       	cpc	r27, r1
   14c1c:	48 f4       	brcc	.+18     	; 0x14c30 <task_twi2_lcd__gyro_beepvario+0xd6>
				pitch = 10;
   14c1e:	8a e0       	ldi	r24, 0x0A	; 10
   14c20:	90 e0       	ldi	r25, 0x00	; 0
   14c22:	a0 e0       	ldi	r26, 0x00	; 0
   14c24:	b0 e0       	ldi	r27, 0x00	; 0
   14c26:	89 83       	std	Y+1, r24	; 0x01
   14c28:	9a 83       	std	Y+2, r25	; 0x02
   14c2a:	ab 83       	std	Y+3, r26	; 0x03
   14c2c:	bc 83       	std	Y+4, r27	; 0x04
   14c2e:	12 c0       	rjmp	.+36     	; 0x14c54 <task_twi2_lcd__gyro_beepvario+0xfa>
			} else if (pitch > 255) {
   14c30:	89 81       	ldd	r24, Y+1	; 0x01
   14c32:	9a 81       	ldd	r25, Y+2	; 0x02
   14c34:	ab 81       	ldd	r26, Y+3	; 0x03
   14c36:	bc 81       	ldd	r27, Y+4	; 0x04
   14c38:	8f 3f       	cpi	r24, 0xFF	; 255
   14c3a:	91 05       	cpc	r25, r1
   14c3c:	a1 05       	cpc	r26, r1
   14c3e:	b1 05       	cpc	r27, r1
   14c40:	49 f0       	breq	.+18     	; 0x14c54 <task_twi2_lcd__gyro_beepvario+0xfa>
   14c42:	40 f0       	brcs	.+16     	; 0x14c54 <task_twi2_lcd__gyro_beepvario+0xfa>
				pitch = 255;
   14c44:	8f ef       	ldi	r24, 0xFF	; 255
   14c46:	90 e0       	ldi	r25, 0x00	; 0
   14c48:	a0 e0       	ldi	r26, 0x00	; 0
   14c4a:	b0 e0       	ldi	r27, 0x00	; 0
   14c4c:	89 83       	std	Y+1, r24	; 0x01
   14c4e:	9a 83       	std	Y+2, r25	; 0x02
   14c50:	ab 83       	std	Y+3, r26	; 0x03
   14c52:	bc 83       	std	Y+4, r27	; 0x04
			}

			twi2_set_beep(pitch, 10);
   14c54:	89 81       	ldd	r24, Y+1	; 0x01
   14c56:	6a e0       	ldi	r22, 0x0A	; 10
   14c58:	0e 94 ec 68 	call	0xd1d8	; 0xd1d8 <twi2_set_beep>
			yield_ms(125);
   14c5c:	8d e7       	ldi	r24, 0x7D	; 125
   14c5e:	90 e0       	ldi	r25, 0x00	; 0
   14c60:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
		}

		/* Update static value */
		s_twi1_baro_p_100 = l_twi1_baro_p_100;
   14c64:	8e 81       	ldd	r24, Y+6	; 0x06
   14c66:	9f 81       	ldd	r25, Y+7	; 0x07
   14c68:	a8 85       	ldd	r26, Y+8	; 0x08
   14c6a:	b9 85       	ldd	r27, Y+9	; 0x09
   14c6c:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_twi1_baro_p_100.8770>
   14c70:	90 93 0c 20 	sts	0x200C, r25	; 0x80200c <s_twi1_baro_p_100.8770+0x1>
   14c74:	a0 93 0d 20 	sts	0x200D, r26	; 0x80200d <s_twi1_baro_p_100.8770+0x2>
   14c78:	b0 93 0e 20 	sts	0x200E, r27	; 0x80200e <s_twi1_baro_p_100.8770+0x3>
	}
}
   14c7c:	00 00       	nop
   14c7e:	2d 96       	adiw	r28, 0x0d	; 13
   14c80:	cd bf       	out	0x3d, r28	; 61
   14c82:	de bf       	out	0x3e, r29	; 62
   14c84:	df 91       	pop	r29
   14c86:	cf 91       	pop	r28
   14c88:	1f 91       	pop	r17
   14c8a:	0f 91       	pop	r16
   14c8c:	ff 90       	pop	r15
   14c8e:	ef 90       	pop	r14
   14c90:	08 95       	ret

00014c92 <task_twi2_lcd__gyro>:

void task_twi2_lcd__gyro(void)
{
   14c92:	cf 93       	push	r28
   14c94:	df 93       	push	r29
   14c96:	cd b7       	in	r28, 0x3d	; 61
   14c98:	de b7       	in	r29, 0x3e	; 62
	/* Mag lines */
	task_twi2_lcd__gyro_gfxmag();
   14c9a:	0e 94 77 9d 	call	0x13aee	; 0x13aee <task_twi2_lcd__gyro_gfxmag>

	/* Accel lines */
	task_twi2_lcd__gyro_gfxaccel();
   14c9e:	46 da       	rcall	.-2932   	; 0x1412c <task_twi2_lcd__gyro_gfxaccel>

	/* Gyro lines */
	task_twi2_lcd__gyro_gfxgyro();
   14ca0:	b3 db       	rcall	.-2202   	; 0x14408 <task_twi2_lcd__gyro_gfxgyro>

	/* Calculate variometer */
	task_twi2_lcd__gyro_beepvario();
   14ca2:	5b df       	rcall	.-330    	; 0x14b5a <task_twi2_lcd__gyro_beepvario>
   14ca4:	00 00       	nop
}
   14ca6:	df 91       	pop	r29
   14ca8:	cf 91       	pop	r28
   14caa:	08 95       	ret

00014cac <task_twi2_lcd__baro>:
   14cac:	0f 93       	push	r16

void task_twi2_lcd__baro(uint8_t col_left)
{
   14cae:	1f 93       	push	r17
   14cb0:	cf 93       	push	r28
   14cb2:	df 93       	push	r29
   14cb4:	00 d0       	rcall	.+0      	; 0x14cb6 <task_twi2_lcd__baro+0xa>
   14cb6:	00 d0       	rcall	.+0      	; 0x14cb8 <task_twi2_lcd__baro+0xc>
   14cb8:	cd b7       	in	r28, 0x3d	; 61
   14cba:	de b7       	in	r29, 0x3e	; 62
   14cbc:	8e 83       	std	Y+6, r24	; 0x06
	static int32_t s_twi1_baro_p_h_100 = 0;

	if (twi2_waitUntilReady(false)) {
   14cbe:	80 e0       	ldi	r24, 0x00	; 0
   14cc0:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   14cc4:	88 23       	and	r24, r24
   14cc6:	09 f4       	brne	.+2      	; 0x14cca <task_twi2_lcd__baro+0x1e>
   14cc8:	5d c0       	rjmp	.+186    	; 0x14d84 <task_twi2_lcd__baro+0xd8>
		int32_t l_twi1_baro_p_h_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   14cca:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   14cce:	8d 83       	std	Y+5, r24	; 0x05

			l_twi1_baro_p_h_100				= g_qnh_p_h_100;
   14cd0:	80 91 22 29 	lds	r24, 0x2922	; 0x802922 <g_qnh_p_h_100>
   14cd4:	90 91 23 29 	lds	r25, 0x2923	; 0x802923 <g_qnh_p_h_100+0x1>
   14cd8:	a0 91 24 29 	lds	r26, 0x2924	; 0x802924 <g_qnh_p_h_100+0x2>
   14cdc:	b0 91 25 29 	lds	r27, 0x2925	; 0x802925 <g_qnh_p_h_100+0x3>
   14ce0:	89 83       	std	Y+1, r24	; 0x01
   14ce2:	9a 83       	std	Y+2, r25	; 0x02
   14ce4:	ab 83       	std	Y+3, r26	; 0x03
   14ce6:	bc 83       	std	Y+4, r27	; 0x04
			if (!l_twi1_baro_p_h_100) {
   14ce8:	89 81       	ldd	r24, Y+1	; 0x01
   14cea:	9a 81       	ldd	r25, Y+2	; 0x02
   14cec:	ab 81       	ldd	r26, Y+3	; 0x03
   14cee:	bc 81       	ldd	r27, Y+4	; 0x04
   14cf0:	89 2b       	or	r24, r25
   14cf2:	8a 2b       	or	r24, r26
   14cf4:	8b 2b       	or	r24, r27
   14cf6:	61 f4       	brne	.+24     	; 0x14d10 <task_twi2_lcd__baro+0x64>
				l_twi1_baro_p_h_100			= g_twi1_baro_p_100;		// As long as no height is available use relative pressure instead
   14cf8:	80 91 8c 28 	lds	r24, 0x288C	; 0x80288c <g_twi1_baro_p_100>
   14cfc:	90 91 8d 28 	lds	r25, 0x288D	; 0x80288d <g_twi1_baro_p_100+0x1>
   14d00:	a0 91 8e 28 	lds	r26, 0x288E	; 0x80288e <g_twi1_baro_p_100+0x2>
   14d04:	b0 91 8f 28 	lds	r27, 0x288F	; 0x80288f <g_twi1_baro_p_100+0x3>
   14d08:	89 83       	std	Y+1, r24	; 0x01
   14d0a:	9a 83       	std	Y+2, r25	; 0x02
   14d0c:	ab 83       	std	Y+3, r26	; 0x03
   14d0e:	bc 83       	std	Y+4, r27	; 0x04
			}
			cpu_irq_restore(flags);
   14d10:	8d 81       	ldd	r24, Y+5	; 0x05
   14d12:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		/* QNH */
		if (s_twi1_baro_p_h_100 != l_twi1_baro_p_h_100) {
   14d16:	20 91 c9 22 	lds	r18, 0x22C9	; 0x8022c9 <s_twi1_baro_p_h_100.8781>
   14d1a:	30 91 ca 22 	lds	r19, 0x22CA	; 0x8022ca <s_twi1_baro_p_h_100.8781+0x1>
   14d1e:	40 91 cb 22 	lds	r20, 0x22CB	; 0x8022cb <s_twi1_baro_p_h_100.8781+0x2>
   14d22:	50 91 cc 22 	lds	r21, 0x22CC	; 0x8022cc <s_twi1_baro_p_h_100.8781+0x3>
   14d26:	89 81       	ldd	r24, Y+1	; 0x01
   14d28:	9a 81       	ldd	r25, Y+2	; 0x02
   14d2a:	ab 81       	ldd	r26, Y+3	; 0x03
   14d2c:	bc 81       	ldd	r27, Y+4	; 0x04
   14d2e:	28 17       	cp	r18, r24
   14d30:	39 07       	cpc	r19, r25
   14d32:	4a 07       	cpc	r20, r26
   14d34:	5b 07       	cpc	r21, r27
   14d36:	31 f1       	breq	.+76     	; 0x14d84 <task_twi2_lcd__baro+0xd8>
			s_twi1_baro_p_h_100 = l_twi1_baro_p_h_100;
   14d38:	89 81       	ldd	r24, Y+1	; 0x01
   14d3a:	9a 81       	ldd	r25, Y+2	; 0x02
   14d3c:	ab 81       	ldd	r26, Y+3	; 0x03
   14d3e:	bc 81       	ldd	r27, Y+4	; 0x04
   14d40:	80 93 c9 22 	sts	0x22C9, r24	; 0x8022c9 <s_twi1_baro_p_h_100.8781>
   14d44:	90 93 ca 22 	sts	0x22CA, r25	; 0x8022ca <s_twi1_baro_p_h_100.8781+0x1>
   14d48:	a0 93 cb 22 	sts	0x22CB, r26	; 0x8022cb <s_twi1_baro_p_h_100.8781+0x2>
   14d4c:	b0 93 cc 22 	sts	0x22CC, r27	; 0x8022cc <s_twi1_baro_p_h_100.8781+0x3>
			task_twi2_lcd_print_format_float_P(col_left, 12 * 10, l_twi1_baro_p_h_100 / 100.f, PM_FORMAT_07F2);
   14d50:	69 81       	ldd	r22, Y+1	; 0x01
   14d52:	7a 81       	ldd	r23, Y+2	; 0x02
   14d54:	8b 81       	ldd	r24, Y+3	; 0x03
   14d56:	9c 81       	ldd	r25, Y+4	; 0x04
   14d58:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   14d5c:	dc 01       	movw	r26, r24
   14d5e:	cb 01       	movw	r24, r22
   14d60:	20 e0       	ldi	r18, 0x00	; 0
   14d62:	30 e0       	ldi	r19, 0x00	; 0
   14d64:	48 ec       	ldi	r20, 0xC8	; 200
   14d66:	52 e4       	ldi	r21, 0x42	; 66
   14d68:	bc 01       	movw	r22, r24
   14d6a:	cd 01       	movw	r24, r26
   14d6c:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   14d70:	dc 01       	movw	r26, r24
   14d72:	cb 01       	movw	r24, r22
   14d74:	0d ef       	ldi	r16, 0xFD	; 253
   14d76:	18 e3       	ldi	r17, 0x38	; 56
   14d78:	9c 01       	movw	r18, r24
   14d7a:	ad 01       	movw	r20, r26
   14d7c:	68 e7       	ldi	r22, 0x78	; 120
   14d7e:	8e 81       	ldd	r24, Y+6	; 0x06
   14d80:	0e 94 d8 96 	call	0x12db0	; 0x12db0 <task_twi2_lcd_print_format_float_P>
		}
	}
}
   14d84:	00 00       	nop
   14d86:	26 96       	adiw	r28, 0x06	; 6
   14d88:	cd bf       	out	0x3d, r28	; 61
   14d8a:	de bf       	out	0x3e, r29	; 62
   14d8c:	df 91       	pop	r29
   14d8e:	cf 91       	pop	r28
   14d90:	1f 91       	pop	r17
   14d92:	0f 91       	pop	r16
   14d94:	08 95       	ret

00014d96 <task_twi2_lcd__environment>:

void task_twi2_lcd__environment(uint8_t col_left)
{
   14d96:	0f 93       	push	r16
   14d98:	1f 93       	push	r17
   14d9a:	cf 93       	push	r28
   14d9c:	df 93       	push	r29
   14d9e:	00 d0       	rcall	.+0      	; 0x14da0 <task_twi2_lcd__environment+0xa>
   14da0:	00 d0       	rcall	.+0      	; 0x14da2 <task_twi2_lcd__environment+0xc>
   14da2:	cd b7       	in	r28, 0x3d	; 61
   14da4:	de b7       	in	r29, 0x3e	; 62
   14da6:	8e 83       	std	Y+6, r24	; 0x06
	static int16_t s_env_temp_deg_100 = 0;
	static int16_t s_env_hygro_RH_100 = 0;

	if (twi2_waitUntilReady(false)) {
   14da8:	80 e0       	ldi	r24, 0x00	; 0
   14daa:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   14dae:	88 23       	and	r24, r24
   14db0:	09 f4       	brne	.+2      	; 0x14db4 <task_twi2_lcd__environment+0x1e>
   14db2:	75 c0       	rjmp	.+234    	; 0x14e9e <task_twi2_lcd__environment+0x108>
		int16_t l_env_temp_deg_100;
		int16_t l_env_hygro_RH_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   14db4:	0e 94 e8 5f 	call	0xbfd0	; 0xbfd0 <cpu_irq_save>
   14db8:	89 83       	std	Y+1, r24	; 0x01
			l_env_temp_deg_100				= g_env_temp_deg_100;
   14dba:	80 91 1b 29 	lds	r24, 0x291B	; 0x80291b <g_env_temp_deg_100>
   14dbe:	90 91 1c 29 	lds	r25, 0x291C	; 0x80291c <g_env_temp_deg_100+0x1>
   14dc2:	8a 83       	std	Y+2, r24	; 0x02
   14dc4:	9b 83       	std	Y+3, r25	; 0x03
			l_env_hygro_RH_100				= g_env_hygro_RH_100;
   14dc6:	80 91 1d 29 	lds	r24, 0x291D	; 0x80291d <g_env_hygro_RH_100>
   14dca:	90 91 1e 29 	lds	r25, 0x291E	; 0x80291e <g_env_hygro_RH_100+0x1>
   14dce:	8c 83       	std	Y+4, r24	; 0x04
   14dd0:	9d 83       	std	Y+5, r25	; 0x05
			cpu_irq_restore(flags);
   14dd2:	89 81       	ldd	r24, Y+1	; 0x01
   14dd4:	0e 94 f8 5f 	call	0xbff0	; 0xbff0 <cpu_irq_restore>
		}

		/* Environmental Temp */
		if (s_env_temp_deg_100 != l_env_temp_deg_100) {
   14dd8:	20 91 cd 22 	lds	r18, 0x22CD	; 0x8022cd <s_env_temp_deg_100.8787>
   14ddc:	30 91 ce 22 	lds	r19, 0x22CE	; 0x8022ce <s_env_temp_deg_100.8787+0x1>
   14de0:	8a 81       	ldd	r24, Y+2	; 0x02
   14de2:	9b 81       	ldd	r25, Y+3	; 0x03
   14de4:	28 17       	cp	r18, r24
   14de6:	39 07       	cpc	r19, r25
   14de8:	21 f1       	breq	.+72     	; 0x14e32 <task_twi2_lcd__environment+0x9c>
			s_env_temp_deg_100 = l_env_temp_deg_100;
   14dea:	8a 81       	ldd	r24, Y+2	; 0x02
   14dec:	9b 81       	ldd	r25, Y+3	; 0x03
   14dee:	80 93 cd 22 	sts	0x22CD, r24	; 0x8022cd <s_env_temp_deg_100.8787>
   14df2:	90 93 ce 22 	sts	0x22CE, r25	; 0x8022ce <s_env_temp_deg_100.8787+0x1>
			task_twi2_lcd_print_format_float_P(col_left,  9 * 10, l_env_temp_deg_100 / 100.f, PM_FORMAT_05F2);
   14df6:	8a 81       	ldd	r24, Y+2	; 0x02
   14df8:	9b 81       	ldd	r25, Y+3	; 0x03
   14dfa:	09 2e       	mov	r0, r25
   14dfc:	00 0c       	add	r0, r0
   14dfe:	aa 0b       	sbc	r26, r26
   14e00:	bb 0b       	sbc	r27, r27
   14e02:	bc 01       	movw	r22, r24
   14e04:	cd 01       	movw	r24, r26
   14e06:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   14e0a:	dc 01       	movw	r26, r24
   14e0c:	cb 01       	movw	r24, r22
   14e0e:	20 e0       	ldi	r18, 0x00	; 0
   14e10:	30 e0       	ldi	r19, 0x00	; 0
   14e12:	48 ec       	ldi	r20, 0xC8	; 200
   14e14:	52 e4       	ldi	r21, 0x42	; 66
   14e16:	bc 01       	movw	r22, r24
   14e18:	cd 01       	movw	r24, r26
   14e1a:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   14e1e:	dc 01       	movw	r26, r24
   14e20:	cb 01       	movw	r24, r22
   14e22:	06 ef       	ldi	r16, 0xF6	; 246
   14e24:	18 e3       	ldi	r17, 0x38	; 56
   14e26:	9c 01       	movw	r18, r24
   14e28:	ad 01       	movw	r20, r26
   14e2a:	6a e5       	ldi	r22, 0x5A	; 90
   14e2c:	8e 81       	ldd	r24, Y+6	; 0x06
   14e2e:	0e 94 d8 96 	call	0x12db0	; 0x12db0 <task_twi2_lcd_print_format_float_P>
		}

		/* Environmental relative humidity */
		if (s_env_hygro_RH_100 != l_env_hygro_RH_100) {
   14e32:	20 91 cf 22 	lds	r18, 0x22CF	; 0x8022cf <s_env_hygro_RH_100.8788>
   14e36:	30 91 d0 22 	lds	r19, 0x22D0	; 0x8022d0 <s_env_hygro_RH_100.8788+0x1>
   14e3a:	8c 81       	ldd	r24, Y+4	; 0x04
   14e3c:	9d 81       	ldd	r25, Y+5	; 0x05
   14e3e:	28 17       	cp	r18, r24
   14e40:	39 07       	cpc	r19, r25
   14e42:	69 f1       	breq	.+90     	; 0x14e9e <task_twi2_lcd__environment+0x108>
			s_env_hygro_RH_100 = l_env_hygro_RH_100;
   14e44:	8c 81       	ldd	r24, Y+4	; 0x04
   14e46:	9d 81       	ldd	r25, Y+5	; 0x05
   14e48:	80 93 cf 22 	sts	0x22CF, r24	; 0x8022cf <s_env_hygro_RH_100.8788>
   14e4c:	90 93 d0 22 	sts	0x22D0, r25	; 0x8022d0 <s_env_hygro_RH_100.8788+0x1>
			if ((0 <= l_env_hygro_RH_100) && (l_env_hygro_RH_100 < 10000)) {
   14e50:	8c 81       	ldd	r24, Y+4	; 0x04
   14e52:	9d 81       	ldd	r25, Y+5	; 0x05
   14e54:	99 23       	and	r25, r25
   14e56:	1c f1       	brlt	.+70     	; 0x14e9e <task_twi2_lcd__environment+0x108>
   14e58:	8c 81       	ldd	r24, Y+4	; 0x04
   14e5a:	9d 81       	ldd	r25, Y+5	; 0x05
   14e5c:	80 31       	cpi	r24, 0x10	; 16
   14e5e:	97 42       	sbci	r25, 0x27	; 39
   14e60:	f4 f4       	brge	.+60     	; 0x14e9e <task_twi2_lcd__environment+0x108>
				task_twi2_lcd_print_format_float_P(col_left, 10 * 10, l_env_hygro_RH_100 / 100.f, PM_FORMAT_05F2);
   14e62:	8c 81       	ldd	r24, Y+4	; 0x04
   14e64:	9d 81       	ldd	r25, Y+5	; 0x05
   14e66:	09 2e       	mov	r0, r25
   14e68:	00 0c       	add	r0, r0
   14e6a:	aa 0b       	sbc	r26, r26
   14e6c:	bb 0b       	sbc	r27, r27
   14e6e:	bc 01       	movw	r22, r24
   14e70:	cd 01       	movw	r24, r26
   14e72:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   14e76:	dc 01       	movw	r26, r24
   14e78:	cb 01       	movw	r24, r22
   14e7a:	20 e0       	ldi	r18, 0x00	; 0
   14e7c:	30 e0       	ldi	r19, 0x00	; 0
   14e7e:	48 ec       	ldi	r20, 0xC8	; 200
   14e80:	52 e4       	ldi	r21, 0x42	; 66
   14e82:	bc 01       	movw	r22, r24
   14e84:	cd 01       	movw	r24, r26
   14e86:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   14e8a:	dc 01       	movw	r26, r24
   14e8c:	cb 01       	movw	r24, r22
   14e8e:	06 ef       	ldi	r16, 0xF6	; 246
   14e90:	18 e3       	ldi	r17, 0x38	; 56
   14e92:	9c 01       	movw	r18, r24
   14e94:	ad 01       	movw	r20, r26
   14e96:	64 e6       	ldi	r22, 0x64	; 100
   14e98:	8e 81       	ldd	r24, Y+6	; 0x06
   14e9a:	0e 94 d8 96 	call	0x12db0	; 0x12db0 <task_twi2_lcd_print_format_float_P>
			}
		}
	}
}
   14e9e:	00 00       	nop
   14ea0:	26 96       	adiw	r28, 0x06	; 6
   14ea2:	cd bf       	out	0x3d, r28	; 61
   14ea4:	de bf       	out	0x3e, r29	; 62
   14ea6:	df 91       	pop	r29
   14ea8:	cf 91       	pop	r28
   14eaa:	1f 91       	pop	r17
   14eac:	0f 91       	pop	r16
   14eae:	08 95       	ret

00014eb0 <task_twi2_lcd>:

static void task_twi2_lcd(void)
{
   14eb0:	2f 92       	push	r2
   14eb2:	3f 92       	push	r3
   14eb4:	4f 92       	push	r4
   14eb6:	5f 92       	push	r5
   14eb8:	6f 92       	push	r6
   14eba:	7f 92       	push	r7
   14ebc:	8f 92       	push	r8
   14ebe:	9f 92       	push	r9
   14ec0:	af 92       	push	r10
   14ec2:	bf 92       	push	r11
   14ec4:	cf 92       	push	r12
   14ec6:	df 92       	push	r13
   14ec8:	ef 92       	push	r14
   14eca:	ff 92       	push	r15
   14ecc:	0f 93       	push	r16
   14ece:	1f 93       	push	r17
   14ed0:	cf 93       	push	r28
   14ed2:	df 93       	push	r29
   14ed4:	cd b7       	in	r28, 0x3d	; 61
   14ed6:	de b7       	in	r29, 0x3e	; 62
   14ed8:	29 97       	sbiw	r28, 0x09	; 9
   14eda:	cd bf       	out	0x3d, r28	; 61
   14edc:	de bf       	out	0x3e, r29	; 62
	static uint8_t s_lcd_entry_state =  0;

	if (g_twi2_lcd_version >= 0x11) {
   14ede:	80 91 9d 28 	lds	r24, 0x289D	; 0x80289d <g_twi2_lcd_version>
   14ee2:	81 31       	cpi	r24, 0x11	; 17
   14ee4:	08 f4       	brcc	.+2      	; 0x14ee8 <task_twi2_lcd+0x38>
   14ee6:	62 c0       	rjmp	.+196    	; 0x14fac <task_twi2_lcd+0xfc>
		/* Show current measurement data on the LCD */
		const uint8_t col_left = 6 * 10;
   14ee8:	8c e3       	ldi	r24, 0x3C	; 60
   14eea:	89 83       	std	Y+1, r24	; 0x01

		/* Check if new 1PPS has arrived do resync of state */
		if (g_1pps_twi_new) {
   14eec:	80 91 89 24 	lds	r24, 0x2489	; 0x802489 <g_1pps_twi_new>
   14ef0:	88 23       	and	r24, r24
   14ef2:	21 f0       	breq	.+8      	; 0x14efc <task_twi2_lcd+0x4c>
			g_1pps_twi_new = false;
   14ef4:	10 92 89 24 	sts	0x2489, r1	; 0x802489 <g_1pps_twi_new>
			s_lcd_entry_state = 0;
   14ef8:	10 92 d1 22 	sts	0x22D1, r1	; 0x8022d1 <s_lcd_entry_state.8795>
		}

		/* Update same text line each second when no Gfx data is drawn */
		switch (s_lcd_entry_state) {
   14efc:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <s_lcd_entry_state.8795>
   14f00:	88 2f       	mov	r24, r24
   14f02:	90 e0       	ldi	r25, 0x00	; 0
   14f04:	82 30       	cpi	r24, 0x02	; 2
   14f06:	91 05       	cpc	r25, r1
   14f08:	21 f1       	breq	.+72     	; 0x14f52 <task_twi2_lcd+0xa2>
   14f0a:	83 30       	cpi	r24, 0x03	; 3
   14f0c:	91 05       	cpc	r25, r1
   14f0e:	2c f4       	brge	.+10     	; 0x14f1a <task_twi2_lcd+0x6a>
   14f10:	00 97       	sbiw	r24, 0x00	; 0
   14f12:	49 f0       	breq	.+18     	; 0x14f26 <task_twi2_lcd+0x76>
   14f14:	01 97       	sbiw	r24, 0x01	; 1
   14f16:	81 f0       	breq	.+32     	; 0x14f38 <task_twi2_lcd+0x88>
   14f18:	38 c0       	rjmp	.+112    	; 0x14f8a <task_twi2_lcd+0xda>
   14f1a:	83 30       	cpi	r24, 0x03	; 3
   14f1c:	91 05       	cpc	r25, r1
   14f1e:	11 f1       	breq	.+68     	; 0x14f64 <task_twi2_lcd+0xb4>
   14f20:	04 97       	sbiw	r24, 0x04	; 4
   14f22:	51 f1       	breq	.+84     	; 0x14f78 <task_twi2_lcd+0xc8>
   14f24:	32 c0       	rjmp	.+100    	; 0x14f8a <task_twi2_lcd+0xda>
			case 0:
				task_twi2_lcd__cpu1(col_left);
   14f26:	89 81       	ldd	r24, Y+1	; 0x01
   14f28:	0e 94 5e 98 	call	0x130bc	; 0x130bc <task_twi2_lcd__cpu1>
				++s_lcd_entry_state;
   14f2c:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <s_lcd_entry_state.8795>
   14f30:	8f 5f       	subi	r24, 0xFF	; 255
   14f32:	80 93 d1 22 	sts	0x22D1, r24	; 0x8022d1 <s_lcd_entry_state.8795>
			break;
   14f36:	2b c0       	rjmp	.+86     	; 0x14f8e <task_twi2_lcd+0xde>

			case 1:
				if (g_adc_enabled) {
   14f38:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   14f3c:	88 23       	and	r24, r24
   14f3e:	19 f0       	breq	.+6      	; 0x14f46 <task_twi2_lcd+0x96>
					task_twi2_lcd__cpu2(col_left);
   14f40:	89 81       	ldd	r24, Y+1	; 0x01
   14f42:	0e 94 4a 9a 	call	0x13494	; 0x13494 <task_twi2_lcd__cpu2>
				}
				++s_lcd_entry_state;
   14f46:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <s_lcd_entry_state.8795>
   14f4a:	8f 5f       	subi	r24, 0xFF	; 255
   14f4c:	80 93 d1 22 	sts	0x22D1, r24	; 0x8022d1 <s_lcd_entry_state.8795>
			break;
   14f50:	1e c0       	rjmp	.+60     	; 0x14f8e <task_twi2_lcd+0xde>

			case 2:
				task_twi2_lcd__sim1(col_left);
   14f52:	89 81       	ldd	r24, Y+1	; 0x01
   14f54:	0e 94 cc 9a 	call	0x13598	; 0x13598 <task_twi2_lcd__sim1>
				++s_lcd_entry_state;
   14f58:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <s_lcd_entry_state.8795>
   14f5c:	8f 5f       	subi	r24, 0xFF	; 255
   14f5e:	80 93 d1 22 	sts	0x22D1, r24	; 0x8022d1 <s_lcd_entry_state.8795>
			break;
   14f62:	15 c0       	rjmp	.+42     	; 0x14f8e <task_twi2_lcd+0xde>

			case 3:
				task_twi2_lcd__environment(col_left);
   14f64:	89 81       	ldd	r24, Y+1	; 0x01
   14f66:	17 df       	rcall	.-466    	; 0x14d96 <task_twi2_lcd__environment>
				task_twi2_lcd__baro(col_left);
   14f68:	89 81       	ldd	r24, Y+1	; 0x01
   14f6a:	a0 de       	rcall	.-704    	; 0x14cac <task_twi2_lcd__baro>
				++s_lcd_entry_state;
   14f6c:	80 91 d1 22 	lds	r24, 0x22D1	; 0x8022d1 <s_lcd_entry_state.8795>
   14f70:	8f 5f       	subi	r24, 0xFF	; 255
   14f72:	80 93 d1 22 	sts	0x22D1, r24	; 0x8022d1 <s_lcd_entry_state.8795>
			break;
   14f76:	0b c0       	rjmp	.+22     	; 0x14f8e <task_twi2_lcd+0xde>

			case 4:
				task_twi2_lcd__hygro(col_left);
   14f78:	89 81       	ldd	r24, Y+1	; 0x01
   14f7a:	0e 94 28 9d 	call	0x13a50	; 0x13a50 <task_twi2_lcd__hygro>
				s_lcd_entry_state = 0;
   14f7e:	10 92 d1 22 	sts	0x22D1, r1	; 0x8022d1 <s_lcd_entry_state.8795>
				twi2_waitUntilReady(true);
   14f82:	81 e0       	ldi	r24, 0x01	; 1
   14f84:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
			break;
   14f88:	02 c0       	rjmp	.+4      	; 0x14f8e <task_twi2_lcd+0xde>

			default:
				s_lcd_entry_state = 0;
   14f8a:	10 92 d1 22 	sts	0x22D1, r1	; 0x8022d1 <s_lcd_entry_state.8795>
		}

		/* Update Gfx every time */
		task_twi2_lcd__gyro();
   14f8e:	81 de       	rcall	.-766    	; 0x14c92 <task_twi2_lcd__gyro>
		task_twi2_lcd__pll();
   14f90:	0e 94 b5 97 	call	0x12f6a	; 0x12f6a <task_twi2_lcd__pll>

		/* Repaint all items when starting and at some interval */
		if (g_twi2_lcd_repaint) {
   14f94:	80 91 9e 28 	lds	r24, 0x289E	; 0x80289e <g_twi2_lcd_repaint>
   14f98:	88 23       	and	r24, r24
   14f9a:	09 f4       	brne	.+2      	; 0x14f9e <task_twi2_lcd+0xee>
   14f9c:	2a c1       	rjmp	.+596    	; 0x151f2 <task_twi2_lcd+0x342>
			g_twi2_lcd_repaint = false;
   14f9e:	10 92 9e 28 	sts	0x289E, r1	; 0x80289e <g_twi2_lcd_repaint>
			task_twi2_lcd_header();
   14fa2:	0e 94 64 92 	call	0x124c8	; 0x124c8 <task_twi2_lcd_header>
			task_twi2_lcd_template();
   14fa6:	0e 94 a6 92 	call	0x1254c	; 0x1254c <task_twi2_lcd_template>
			g_twi2_packet.length = 2;
			twi_master_write(&TWI2_MASTER, &g_twi2_packet);
			delay_us(TWI_SMART_LCD_DEVICE_TCXOPWM_DELAY_MIN_US);
		}
	}
}
   14faa:	23 c1       	rjmp	.+582    	; 0x151f2 <task_twi2_lcd+0x342>
			g_twi2_lcd_repaint = false;
			task_twi2_lcd_header();
			task_twi2_lcd_template();
		}

	} else if (g_twi2_lcd_version == 0x10) {
   14fac:	80 91 9d 28 	lds	r24, 0x289D	; 0x80289d <g_twi2_lcd_version>
   14fb0:	80 31       	cpi	r24, 0x10	; 16
   14fb2:	09 f0       	breq	.+2      	; 0x14fb6 <task_twi2_lcd+0x106>
   14fb4:	1e c1       	rjmp	.+572    	; 0x151f2 <task_twi2_lcd+0x342>
		/* Show PWM in % when version is V1.0 and mode==0x20 selected */
		if (twi2_waitUntilReady(true)) {
   14fb6:	81 e0       	ldi	r24, 0x01	; 1
   14fb8:	0e 94 d7 64 	call	0xc9ae	; 0xc9ae <twi2_waitUntilReady>
   14fbc:	88 23       	and	r24, r24
   14fbe:	09 f4       	brne	.+2      	; 0x14fc2 <task_twi2_lcd+0x112>
   14fc0:	18 c1       	rjmp	.+560    	; 0x151f2 <task_twi2_lcd+0x342>
			g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SHOW_TCXO_PWM;
   14fc2:	84 e8       	ldi	r24, 0x84	; 132
   14fc4:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
			g_twi2_m_data[0] = 1;
   14fc8:	81 e0       	ldi	r24, 0x01	; 1
   14fca:	80 93 41 2b 	sts	0x2B41, r24	; 0x802b41 <g_twi2_m_data>
			g_twi2_m_data[1] = 128;
   14fce:	80 e8       	ldi	r24, 0x80	; 128
   14fd0:	80 93 42 2b 	sts	0x2B42, r24	; 0x802b42 <g_twi2_m_data+0x1>
			g_twi2_packet.length = 2;
   14fd4:	82 e0       	ldi	r24, 0x02	; 2
   14fd6:	90 e0       	ldi	r25, 0x00	; 0
   14fd8:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   14fdc:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
			twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   14fe0:	6e e2       	ldi	r22, 0x2E	; 46
   14fe2:	70 e2       	ldi	r23, 0x20	; 32
   14fe4:	80 e8       	ldi	r24, 0x80	; 128
   14fe6:	94 e0       	ldi	r25, 0x04	; 4
   14fe8:	0e 94 38 62 	call	0xc470	; 0xc470 <twi_master_write>
			delay_us(TWI_SMART_LCD_DEVICE_TCXOPWM_DELAY_MIN_US);
   14fec:	0e 94 d5 60 	call	0xc1aa	; 0xc1aa <sysclk_get_cpu_hz>
   14ff0:	dc 01       	movw	r26, r24
   14ff2:	cb 01       	movw	r24, r22
   14ff4:	8c 01       	movw	r16, r24
   14ff6:	9d 01       	movw	r18, r26
   14ff8:	40 e0       	ldi	r20, 0x00	; 0
   14ffa:	50 e0       	ldi	r21, 0x00	; 0
   14ffc:	ba 01       	movw	r22, r20
   14ffe:	0a 83       	std	Y+2, r16	; 0x02
   15000:	1b 83       	std	Y+3, r17	; 0x03
   15002:	2c 83       	std	Y+4, r18	; 0x04
   15004:	3d 83       	std	Y+5, r19	; 0x05
   15006:	4e 83       	std	Y+6, r20	; 0x06
   15008:	5f 83       	std	Y+7, r21	; 0x07
   1500a:	68 87       	std	Y+8, r22	; 0x08
   1500c:	79 87       	std	Y+9, r23	; 0x09
   1500e:	2a 80       	ldd	r2, Y+2	; 0x02
   15010:	3b 80       	ldd	r3, Y+3	; 0x03
   15012:	4c 80       	ldd	r4, Y+4	; 0x04
   15014:	5d 80       	ldd	r5, Y+5	; 0x05
   15016:	6e 80       	ldd	r6, Y+6	; 0x06
   15018:	7f 80       	ldd	r7, Y+7	; 0x07
   1501a:	88 84       	ldd	r8, Y+8	; 0x08
   1501c:	99 84       	ldd	r9, Y+9	; 0x09
   1501e:	22 2d       	mov	r18, r2
   15020:	33 2d       	mov	r19, r3
   15022:	44 2d       	mov	r20, r4
   15024:	55 2d       	mov	r21, r5
   15026:	66 2d       	mov	r22, r6
   15028:	77 2d       	mov	r23, r7
   1502a:	88 2d       	mov	r24, r8
   1502c:	99 2d       	mov	r25, r9
   1502e:	02 e0       	ldi	r16, 0x02	; 2
   15030:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
   15034:	a2 2e       	mov	r10, r18
   15036:	b3 2e       	mov	r11, r19
   15038:	c4 2e       	mov	r12, r20
   1503a:	d5 2e       	mov	r13, r21
   1503c:	e6 2e       	mov	r14, r22
   1503e:	f7 2e       	mov	r15, r23
   15040:	08 2f       	mov	r16, r24
   15042:	19 2f       	mov	r17, r25
   15044:	2a 2c       	mov	r2, r10
   15046:	3b 2c       	mov	r3, r11
   15048:	4c 2c       	mov	r4, r12
   1504a:	5d 2c       	mov	r5, r13
   1504c:	6e 2c       	mov	r6, r14
   1504e:	7f 2c       	mov	r7, r15
   15050:	80 2e       	mov	r8, r16
   15052:	91 2e       	mov	r9, r17
   15054:	22 2d       	mov	r18, r2
   15056:	33 2d       	mov	r19, r3
   15058:	44 2d       	mov	r20, r4
   1505a:	55 2d       	mov	r21, r5
   1505c:	66 2d       	mov	r22, r6
   1505e:	77 2d       	mov	r23, r7
   15060:	88 2d       	mov	r24, r8
   15062:	99 2d       	mov	r25, r9
   15064:	05 e0       	ldi	r16, 0x05	; 5
   15066:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
   1506a:	a2 2e       	mov	r10, r18
   1506c:	b3 2e       	mov	r11, r19
   1506e:	c4 2e       	mov	r12, r20
   15070:	d5 2e       	mov	r13, r21
   15072:	e6 2e       	mov	r14, r22
   15074:	f7 2e       	mov	r15, r23
   15076:	08 2f       	mov	r16, r24
   15078:	19 2f       	mov	r17, r25
   1507a:	2a 2d       	mov	r18, r10
   1507c:	3b 2d       	mov	r19, r11
   1507e:	4c 2d       	mov	r20, r12
   15080:	5d 2d       	mov	r21, r13
   15082:	6e 2d       	mov	r22, r14
   15084:	7f 2d       	mov	r23, r15
   15086:	80 2f       	mov	r24, r16
   15088:	91 2f       	mov	r25, r17
   1508a:	a2 2c       	mov	r10, r2
   1508c:	b3 2c       	mov	r11, r3
   1508e:	c4 2c       	mov	r12, r4
   15090:	d5 2c       	mov	r13, r5
   15092:	e6 2c       	mov	r14, r6
   15094:	f7 2c       	mov	r15, r7
   15096:	08 2d       	mov	r16, r8
   15098:	19 2d       	mov	r17, r9
   1509a:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
   1509e:	a2 2e       	mov	r10, r18
   150a0:	b3 2e       	mov	r11, r19
   150a2:	c4 2e       	mov	r12, r20
   150a4:	d5 2e       	mov	r13, r21
   150a6:	e6 2e       	mov	r14, r22
   150a8:	f7 2e       	mov	r15, r23
   150aa:	08 2f       	mov	r16, r24
   150ac:	19 2f       	mov	r17, r25
   150ae:	2a 2d       	mov	r18, r10
   150b0:	3b 2d       	mov	r19, r11
   150b2:	4c 2d       	mov	r20, r12
   150b4:	5d 2d       	mov	r21, r13
   150b6:	6e 2d       	mov	r22, r14
   150b8:	7f 2d       	mov	r23, r15
   150ba:	80 2f       	mov	r24, r16
   150bc:	91 2f       	mov	r25, r17
   150be:	aa 80       	ldd	r10, Y+2	; 0x02
   150c0:	bb 80       	ldd	r11, Y+3	; 0x03
   150c2:	cc 80       	ldd	r12, Y+4	; 0x04
   150c4:	dd 80       	ldd	r13, Y+5	; 0x05
   150c6:	ee 80       	ldd	r14, Y+6	; 0x06
   150c8:	ff 80       	ldd	r15, Y+7	; 0x07
   150ca:	08 85       	ldd	r16, Y+8	; 0x08
   150cc:	19 85       	ldd	r17, Y+9	; 0x09
   150ce:	0f 94 13 3a 	call	0x27426	; 0x27426 <__adddi3>
   150d2:	a2 2e       	mov	r10, r18
   150d4:	b3 2e       	mov	r11, r19
   150d6:	c4 2e       	mov	r12, r20
   150d8:	d5 2e       	mov	r13, r21
   150da:	e6 2e       	mov	r14, r22
   150dc:	f7 2e       	mov	r15, r23
   150de:	08 2f       	mov	r16, r24
   150e0:	19 2f       	mov	r17, r25
   150e2:	2a 2d       	mov	r18, r10
   150e4:	3b 2d       	mov	r19, r11
   150e6:	4c 2d       	mov	r20, r12
   150e8:	5d 2d       	mov	r21, r13
   150ea:	6e 2d       	mov	r22, r14
   150ec:	7f 2d       	mov	r23, r15
   150ee:	80 2f       	mov	r24, r16
   150f0:	91 2f       	mov	r25, r17
   150f2:	03 e0       	ldi	r16, 0x03	; 3
   150f4:	0f 94 dc 39 	call	0x273b8	; 0x273b8 <__ashldi3>
   150f8:	22 2e       	mov	r2, r18
   150fa:	33 2e       	mov	r3, r19
   150fc:	44 2e       	mov	r4, r20
   150fe:	55 2e       	mov	r5, r21
   15100:	66 2e       	mov	r6, r22
   15102:	77 2e       	mov	r7, r23
   15104:	88 2e       	mov	r8, r24
   15106:	99 2e       	mov	r9, r25
   15108:	a2 2c       	mov	r10, r2
   1510a:	b3 2c       	mov	r11, r3
   1510c:	c4 2c       	mov	r12, r4
   1510e:	d5 2c       	mov	r13, r5
   15110:	e6 2c       	mov	r14, r6
   15112:	f7 2c       	mov	r15, r7
   15114:	08 2d       	mov	r16, r8
   15116:	19 2d       	mov	r17, r9
   15118:	2a 2c       	mov	r2, r10
   1511a:	3b 2c       	mov	r3, r11
   1511c:	4c 2c       	mov	r4, r12
   1511e:	5d 2c       	mov	r5, r13
   15120:	6e 2c       	mov	r6, r14
   15122:	7f 2c       	mov	r7, r15
   15124:	80 2e       	mov	r8, r16
   15126:	91 2e       	mov	r9, r17
   15128:	0f 2e       	mov	r0, r31
   1512a:	f6 e0       	ldi	r31, 0x06	; 6
   1512c:	af 2e       	mov	r10, r31
   1512e:	f0 2d       	mov	r31, r0
   15130:	b1 2c       	mov	r11, r1
   15132:	c1 2c       	mov	r12, r1
   15134:	d1 2c       	mov	r13, r1
   15136:	e1 2c       	mov	r14, r1
   15138:	f1 2c       	mov	r15, r1
   1513a:	00 e0       	ldi	r16, 0x00	; 0
   1513c:	10 e0       	ldi	r17, 0x00	; 0
   1513e:	22 2d       	mov	r18, r2
   15140:	33 2d       	mov	r19, r3
   15142:	44 2d       	mov	r20, r4
   15144:	55 2d       	mov	r21, r5
   15146:	66 2d       	mov	r22, r6
   15148:	77 2d       	mov	r23, r7
   1514a:	88 2d       	mov	r24, r8
   1514c:	99 2d       	mov	r25, r9
   1514e:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   15152:	22 2e       	mov	r2, r18
   15154:	33 2e       	mov	r3, r19
   15156:	44 2e       	mov	r4, r20
   15158:	55 2e       	mov	r5, r21
   1515a:	66 2e       	mov	r6, r22
   1515c:	77 2e       	mov	r7, r23
   1515e:	88 2e       	mov	r8, r24
   15160:	99 2e       	mov	r9, r25
   15162:	a2 2c       	mov	r10, r2
   15164:	b3 2c       	mov	r11, r3
   15166:	c4 2c       	mov	r12, r4
   15168:	d5 2c       	mov	r13, r5
   1516a:	e6 2c       	mov	r14, r6
   1516c:	f7 2c       	mov	r15, r7
   1516e:	08 2d       	mov	r16, r8
   15170:	19 2d       	mov	r17, r9
   15172:	2a 2d       	mov	r18, r10
   15174:	3b 2d       	mov	r19, r11
   15176:	4c 2d       	mov	r20, r12
   15178:	5d 2d       	mov	r21, r13
   1517a:	6e 2d       	mov	r22, r14
   1517c:	7f 2d       	mov	r23, r15
   1517e:	80 2f       	mov	r24, r16
   15180:	91 2f       	mov	r25, r17
   15182:	21 5c       	subi	r18, 0xC1	; 193
   15184:	3d 4b       	sbci	r19, 0xBD	; 189
   15186:	40 4f       	sbci	r20, 0xF0	; 240
   15188:	5f 4f       	sbci	r21, 0xFF	; 255
   1518a:	6f 4f       	sbci	r22, 0xFF	; 255
   1518c:	7f 4f       	sbci	r23, 0xFF	; 255
   1518e:	8f 4f       	sbci	r24, 0xFF	; 255
   15190:	9f 4f       	sbci	r25, 0xFF	; 255
   15192:	a2 2e       	mov	r10, r18
   15194:	b3 2e       	mov	r11, r19
   15196:	c4 2e       	mov	r12, r20
   15198:	d5 2e       	mov	r13, r21
   1519a:	e6 2e       	mov	r14, r22
   1519c:	f7 2e       	mov	r15, r23
   1519e:	08 2f       	mov	r16, r24
   151a0:	19 2f       	mov	r17, r25
   151a2:	2a 2d       	mov	r18, r10
   151a4:	3b 2d       	mov	r19, r11
   151a6:	4c 2d       	mov	r20, r12
   151a8:	5d 2d       	mov	r21, r13
   151aa:	6e 2d       	mov	r22, r14
   151ac:	7f 2d       	mov	r23, r15
   151ae:	80 2f       	mov	r24, r16
   151b0:	91 2f       	mov	r25, r17
   151b2:	0f 94 80 31 	call	0x26300	; 0x26300 <__floatundisf>
   151b6:	dc 01       	movw	r26, r24
   151b8:	cb 01       	movw	r24, r22
   151ba:	20 e0       	ldi	r18, 0x00	; 0
   151bc:	34 e2       	ldi	r19, 0x24	; 36
   151be:	44 e7       	ldi	r20, 0x74	; 116
   151c0:	59 e4       	ldi	r21, 0x49	; 73
   151c2:	bc 01       	movw	r22, r24
   151c4:	cd 01       	movw	r24, r26
   151c6:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   151ca:	dc 01       	movw	r26, r24
   151cc:	cb 01       	movw	r24, r22
   151ce:	bc 01       	movw	r22, r24
   151d0:	cd 01       	movw	r24, r26
   151d2:	0f 94 dd 30 	call	0x261ba	; 0x261ba <__fixunssfdi>
   151d6:	a2 2e       	mov	r10, r18
   151d8:	b3 2e       	mov	r11, r19
   151da:	c4 2e       	mov	r12, r20
   151dc:	d5 2e       	mov	r13, r21
   151de:	e6 2e       	mov	r14, r22
   151e0:	f7 2e       	mov	r15, r23
   151e2:	08 2f       	mov	r16, r24
   151e4:	19 2f       	mov	r17, r25
   151e6:	d6 01       	movw	r26, r12
   151e8:	c5 01       	movw	r24, r10
   151ea:	bc 01       	movw	r22, r24
   151ec:	cd 01       	movw	r24, r26
   151ee:	0e 94 15 62 	call	0xc42a	; 0xc42a <__portable_avr_delay_cycles>
		}
	}
}
   151f2:	00 00       	nop
   151f4:	29 96       	adiw	r28, 0x09	; 9
   151f6:	cd bf       	out	0x3d, r28	; 61
   151f8:	de bf       	out	0x3e, r29	; 62
   151fa:	df 91       	pop	r29
   151fc:	cf 91       	pop	r28
   151fe:	1f 91       	pop	r17
   15200:	0f 91       	pop	r16
   15202:	ff 90       	pop	r15
   15204:	ef 90       	pop	r14
   15206:	df 90       	pop	r13
   15208:	cf 90       	pop	r12
   1520a:	bf 90       	pop	r11
   1520c:	af 90       	pop	r10
   1520e:	9f 90       	pop	r9
   15210:	8f 90       	pop	r8
   15212:	7f 90       	pop	r7
   15214:	6f 90       	pop	r6
   15216:	5f 90       	pop	r5
   15218:	4f 90       	pop	r4
   1521a:	3f 90       	pop	r3
   1521c:	2f 90       	pop	r2
   1521e:	08 95       	ret

00015220 <task_twi>:


void task_twi(void)
{	/* Calculations for the presentation layer and display */
   15220:	cf 93       	push	r28
   15222:	df 93       	push	r29
   15224:	cd b7       	in	r28, 0x3d	; 61
   15226:	de b7       	in	r29, 0x3e	; 62
	/* TWI1 - SIM808, Hygro, Gyro, Baro devices */
	task_twi1_onboard();
	#endif

	/* TWI2 - LCD Port */
	if (g_workmode == WORKMODE_RUN) {
   15228:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
   1522c:	82 30       	cpi	r24, 0x02	; 2
   1522e:	09 f4       	brne	.+2      	; 0x15232 <task_twi+0x12>
		task_twi2_lcd();
   15230:	3f de       	rcall	.-898    	; 0x14eb0 <task_twi2_lcd>
	}

	/* LED off */
	twi2_set_leds(0x00);
   15232:	80 e0       	ldi	r24, 0x00	; 0
   15234:	0e 94 de 66 	call	0xcdbc	; 0xcdbc <twi2_set_leds>
}
   15238:	00 00       	nop
   1523a:	df 91       	pop	r29
   1523c:	cf 91       	pop	r28
   1523e:	08 95       	ret

00015240 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
   15240:	cf 93       	push	r28
   15242:	df 93       	push	r29
   15244:	cd b7       	in	r28, 0x3d	; 61
   15246:	de b7       	in	r29, 0x3e	; 62
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
}
   15248:	00 00       	nop
   1524a:	df 91       	pop	r29
   1524c:	cf 91       	pop	r28
   1524e:	08 95       	ret

00015250 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   15250:	cf 93       	push	r28
   15252:	df 93       	push	r29
   15254:	1f 92       	push	r1
   15256:	cd b7       	in	r28, 0x3d	; 61
   15258:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   1525a:	8f e3       	ldi	r24, 0x3F	; 63
   1525c:	90 e0       	ldi	r25, 0x00	; 0
   1525e:	fc 01       	movw	r30, r24
   15260:	80 81       	ld	r24, Z
   15262:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   15264:	f8 94       	cli
	return flags;
   15266:	89 81       	ldd	r24, Y+1	; 0x01
}
   15268:	0f 90       	pop	r0
   1526a:	df 91       	pop	r29
   1526c:	cf 91       	pop	r28
   1526e:	08 95       	ret

00015270 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   15270:	cf 93       	push	r28
   15272:	df 93       	push	r29
   15274:	1f 92       	push	r1
   15276:	cd b7       	in	r28, 0x3d	; 61
   15278:	de b7       	in	r29, 0x3e	; 62
   1527a:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   1527c:	8f e3       	ldi	r24, 0x3F	; 63
   1527e:	90 e0       	ldi	r25, 0x00	; 0
   15280:	29 81       	ldd	r18, Y+1	; 0x01
   15282:	fc 01       	movw	r30, r24
   15284:	20 83       	st	Z, r18
}
   15286:	00 00       	nop
   15288:	0f 90       	pop	r0
   1528a:	df 91       	pop	r29
   1528c:	cf 91       	pop	r28
   1528e:	08 95       	ret

00015290 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
   15290:	cf 93       	push	r28
   15292:	df 93       	push	r29
   15294:	1f 92       	push	r1
   15296:	1f 92       	push	r1
   15298:	cd b7       	in	r28, 0x3d	; 61
   1529a:	de b7       	in	r29, 0x3e	; 62
   1529c:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
   1529e:	8a 81       	ldd	r24, Y+2	; 0x02
   152a0:	88 2f       	mov	r24, r24
   152a2:	90 e0       	ldi	r25, 0x00	; 0
   152a4:	87 59       	subi	r24, 0x97	; 151
   152a6:	9e 4c       	sbci	r25, 0xCE	; 206
   152a8:	fc 01       	movw	r30, r24
   152aa:	80 81       	ld	r24, Z
   152ac:	8f 3f       	cpi	r24, 0xFF	; 255
   152ae:	09 f4       	brne	.+2      	; 0x152b2 <sleepmgr_lock_mode+0x22>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
   152b0:	ff cf       	rjmp	.-2      	; 0x152b0 <sleepmgr_lock_mode+0x20>
	}

	// Enter a critical section
	flags = cpu_irq_save();
   152b2:	ce df       	rcall	.-100    	; 0x15250 <cpu_irq_save>
   152b4:	89 83       	std	Y+1, r24	; 0x01

	++sleepmgr_locks[mode];
   152b6:	8a 81       	ldd	r24, Y+2	; 0x02
   152b8:	88 2f       	mov	r24, r24
   152ba:	90 e0       	ldi	r25, 0x00	; 0
   152bc:	9c 01       	movw	r18, r24
   152be:	27 59       	subi	r18, 0x97	; 151
   152c0:	3e 4c       	sbci	r19, 0xCE	; 206
   152c2:	f9 01       	movw	r30, r18
   152c4:	20 81       	ld	r18, Z
   152c6:	2f 5f       	subi	r18, 0xFF	; 255
   152c8:	87 59       	subi	r24, 0x97	; 151
   152ca:	9e 4c       	sbci	r25, 0xCE	; 206
   152cc:	fc 01       	movw	r30, r24
   152ce:	20 83       	st	Z, r18

	// Leave the critical section
	cpu_irq_restore(flags);
   152d0:	89 81       	ldd	r24, Y+1	; 0x01
   152d2:	ce df       	rcall	.-100    	; 0x15270 <cpu_irq_restore>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   152d4:	00 00       	nop
   152d6:	0f 90       	pop	r0
   152d8:	0f 90       	pop	r0
   152da:	df 91       	pop	r29
   152dc:	cf 91       	pop	r28
   152de:	08 95       	ret

000152e0 <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
   152e0:	cf 93       	push	r28
   152e2:	df 93       	push	r29
   152e4:	1f 92       	push	r1
   152e6:	1f 92       	push	r1
   152e8:	cd b7       	in	r28, 0x3d	; 61
   152ea:	de b7       	in	r29, 0x3e	; 62
   152ec:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
   152ee:	8a 81       	ldd	r24, Y+2	; 0x02
   152f0:	88 2f       	mov	r24, r24
   152f2:	90 e0       	ldi	r25, 0x00	; 0
   152f4:	87 59       	subi	r24, 0x97	; 151
   152f6:	9e 4c       	sbci	r25, 0xCE	; 206
   152f8:	fc 01       	movw	r30, r24
   152fa:	80 81       	ld	r24, Z
   152fc:	88 23       	and	r24, r24
   152fe:	09 f4       	brne	.+2      	; 0x15302 <sleepmgr_unlock_mode+0x22>
		while (true) {
			// Warning: minimum value of sleepmgr_locks buffer is no less than 0.
			// Check APP.
		}
   15300:	ff cf       	rjmp	.-2      	; 0x15300 <sleepmgr_unlock_mode+0x20>
	}

	// Enter a critical section
	flags = cpu_irq_save();
   15302:	a6 df       	rcall	.-180    	; 0x15250 <cpu_irq_save>
   15304:	89 83       	std	Y+1, r24	; 0x01

	--sleepmgr_locks[mode];
   15306:	8a 81       	ldd	r24, Y+2	; 0x02
   15308:	88 2f       	mov	r24, r24
   1530a:	90 e0       	ldi	r25, 0x00	; 0
   1530c:	9c 01       	movw	r18, r24
   1530e:	27 59       	subi	r18, 0x97	; 151
   15310:	3e 4c       	sbci	r19, 0xCE	; 206
   15312:	f9 01       	movw	r30, r18
   15314:	20 81       	ld	r18, Z
   15316:	21 50       	subi	r18, 0x01	; 1
   15318:	87 59       	subi	r24, 0x97	; 151
   1531a:	9e 4c       	sbci	r25, 0xCE	; 206
   1531c:	fc 01       	movw	r30, r24
   1531e:	20 83       	st	Z, r18

	// Leave the critical section
	cpu_irq_restore(flags);
   15320:	89 81       	ldd	r24, Y+1	; 0x01
   15322:	a6 df       	rcall	.-180    	; 0x15270 <cpu_irq_restore>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   15324:	00 00       	nop
   15326:	0f 90       	pop	r0
   15328:	0f 90       	pop	r0
   1532a:	df 91       	pop	r29
   1532c:	cf 91       	pop	r28
   1532e:	08 95       	ret

00015330 <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
   15330:	cf 93       	push	r28
   15332:	df 93       	push	r29
   15334:	cd b7       	in	r28, 0x3d	; 61
   15336:	de b7       	in	r29, 0x3e	; 62
   15338:	25 97       	sbiw	r28, 0x05	; 5
   1533a:	cd bf       	out	0x3d, r28	; 61
   1533c:	de bf       	out	0x3e, r29	; 62
   1533e:	8a 83       	std	Y+2, r24	; 0x02
   15340:	9b 83       	std	Y+3, r25	; 0x03
   15342:	6c 83       	std	Y+4, r22	; 0x04
   15344:	7d 83       	std	Y+5, r23	; 0x05
	irqflags_t flags;

	Assert(callback);

	flags = cpu_irq_save();
   15346:	84 df       	rcall	.-248    	; 0x15250 <cpu_irq_save>
   15348:	89 83       	std	Y+1, r24	; 0x01

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
   1534a:	8a 81       	ldd	r24, Y+2	; 0x02
   1534c:	9b 81       	ldd	r25, Y+3	; 0x03
   1534e:	81 15       	cp	r24, r1
   15350:	92 40       	sbci	r25, 0x02	; 2
   15352:	39 f4       	brne	.+14     	; 0x15362 <adc_set_callback+0x32>
		adca_callback = callback;
   15354:	8c 81       	ldd	r24, Y+4	; 0x04
   15356:	9d 81       	ldd	r25, Y+5	; 0x05
   15358:	80 93 51 31 	sts	0x3151, r24	; 0x803151 <adca_callback>
   1535c:	90 93 52 31 	sts	0x3152, r25	; 0x803152 <adca_callback+0x1>
   15360:	0b c0       	rjmp	.+22     	; 0x15378 <adc_set_callback+0x48>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
   15362:	8a 81       	ldd	r24, Y+2	; 0x02
   15364:	9b 81       	ldd	r25, Y+3	; 0x03
   15366:	80 34       	cpi	r24, 0x40	; 64
   15368:	92 40       	sbci	r25, 0x02	; 2
   1536a:	31 f4       	brne	.+12     	; 0x15378 <adc_set_callback+0x48>
		adcb_callback = callback;
   1536c:	8c 81       	ldd	r24, Y+4	; 0x04
   1536e:	9d 81       	ldd	r25, Y+5	; 0x05
   15370:	80 93 4f 31 	sts	0x314F, r24	; 0x80314f <adcb_callback>
   15374:	90 93 50 31 	sts	0x3150, r25	; 0x803150 <adcb_callback+0x1>

	{
		Assert(0);
	}

	cpu_irq_restore(flags);
   15378:	89 81       	ldd	r24, Y+1	; 0x01
   1537a:	7a df       	rcall	.-268    	; 0x15270 <cpu_irq_restore>
}
   1537c:	00 00       	nop
   1537e:	25 96       	adiw	r28, 0x05	; 5
   15380:	cd bf       	out	0x3d, r28	; 61
   15382:	de bf       	out	0x3e, r29	; 62
   15384:	df 91       	pop	r29
   15386:	cf 91       	pop	r28
   15388:	08 95       	ret

0001538a <adc_enable_clock>:
 * \param adc Pointer to ADC module.
 */
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
   1538a:	cf 93       	push	r28
   1538c:	df 93       	push	r29
   1538e:	1f 92       	push	r1
   15390:	1f 92       	push	r1
   15392:	cd b7       	in	r28, 0x3d	; 61
   15394:	de b7       	in	r29, 0x3e	; 62
   15396:	89 83       	std	Y+1, r24	; 0x01
   15398:	9a 83       	std	Y+2, r25	; 0x02
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
   1539a:	89 81       	ldd	r24, Y+1	; 0x01
   1539c:	9a 81       	ldd	r25, Y+2	; 0x02
   1539e:	81 15       	cp	r24, r1
   153a0:	92 40       	sbci	r25, 0x02	; 2
   153a2:	69 f4       	brne	.+26     	; 0x153be <adc_enable_clock+0x34>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
   153a4:	80 91 d2 22 	lds	r24, 0x22D2	; 0x8022d2 <adca_enable_count>
   153a8:	91 e0       	ldi	r25, 0x01	; 1
   153aa:	98 0f       	add	r25, r24
   153ac:	90 93 d2 22 	sts	0x22D2, r25	; 0x8022d2 <adca_enable_count>
   153b0:	88 23       	and	r24, r24
   153b2:	b1 f4       	brne	.+44     	; 0x153e0 <adc_enable_clock+0x56>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
   153b4:	62 e0       	ldi	r22, 0x02	; 2
   153b6:	81 e0       	ldi	r24, 0x01	; 1
   153b8:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
#endif

	{
		Assert(0);
	}
}
   153bc:	11 c0       	rjmp	.+34     	; 0x153e0 <adc_enable_clock+0x56>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
   153be:	89 81       	ldd	r24, Y+1	; 0x01
   153c0:	9a 81       	ldd	r25, Y+2	; 0x02
   153c2:	80 34       	cpi	r24, 0x40	; 64
   153c4:	92 40       	sbci	r25, 0x02	; 2
   153c6:	61 f4       	brne	.+24     	; 0x153e0 <adc_enable_clock+0x56>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
   153c8:	80 91 d3 22 	lds	r24, 0x22D3	; 0x8022d3 <adcb_enable_count>
   153cc:	91 e0       	ldi	r25, 0x01	; 1
   153ce:	98 0f       	add	r25, r24
   153d0:	90 93 d3 22 	sts	0x22D3, r25	; 0x8022d3 <adcb_enable_count>
   153d4:	88 23       	and	r24, r24
   153d6:	21 f4       	brne	.+8      	; 0x153e0 <adc_enable_clock+0x56>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
   153d8:	62 e0       	ldi	r22, 0x02	; 2
   153da:	82 e0       	ldi	r24, 0x02	; 2
   153dc:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
#endif

	{
		Assert(0);
	}
}
   153e0:	00 00       	nop
   153e2:	0f 90       	pop	r0
   153e4:	0f 90       	pop	r0
   153e6:	df 91       	pop	r29
   153e8:	cf 91       	pop	r28
   153ea:	08 95       	ret

000153ec <adc_disable_clock>:
 * \param adc Pointer to ADC module
 */
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
   153ec:	cf 93       	push	r28
   153ee:	df 93       	push	r29
   153f0:	1f 92       	push	r1
   153f2:	1f 92       	push	r1
   153f4:	cd b7       	in	r28, 0x3d	; 61
   153f6:	de b7       	in	r29, 0x3e	; 62
   153f8:	89 83       	std	Y+1, r24	; 0x01
   153fa:	9a 83       	std	Y+2, r25	; 0x02
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
   153fc:	89 81       	ldd	r24, Y+1	; 0x01
   153fe:	9a 81       	ldd	r25, Y+2	; 0x02
   15400:	81 15       	cp	r24, r1
   15402:	92 40       	sbci	r25, 0x02	; 2
   15404:	71 f4       	brne	.+28     	; 0x15422 <adc_disable_clock+0x36>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
   15406:	80 91 d2 22 	lds	r24, 0x22D2	; 0x8022d2 <adca_enable_count>
   1540a:	81 50       	subi	r24, 0x01	; 1
   1540c:	80 93 d2 22 	sts	0x22D2, r24	; 0x8022d2 <adca_enable_count>
   15410:	80 91 d2 22 	lds	r24, 0x22D2	; 0x8022d2 <adca_enable_count>
   15414:	88 23       	and	r24, r24
   15416:	b9 f4       	brne	.+46     	; 0x15446 <adc_disable_clock+0x5a>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
   15418:	62 e0       	ldi	r22, 0x02	; 2
   1541a:	81 e0       	ldi	r24, 0x01	; 1
   1541c:	0f 94 7f 1b 	call	0x236fe	; 0x236fe <sysclk_disable_module>
#endif

	{
		Assert(0);
	}
}
   15420:	12 c0       	rjmp	.+36     	; 0x15446 <adc_disable_clock+0x5a>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
   15422:	89 81       	ldd	r24, Y+1	; 0x01
   15424:	9a 81       	ldd	r25, Y+2	; 0x02
   15426:	80 34       	cpi	r24, 0x40	; 64
   15428:	92 40       	sbci	r25, 0x02	; 2
   1542a:	69 f4       	brne	.+26     	; 0x15446 <adc_disable_clock+0x5a>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
   1542c:	80 91 d3 22 	lds	r24, 0x22D3	; 0x8022d3 <adcb_enable_count>
   15430:	81 50       	subi	r24, 0x01	; 1
   15432:	80 93 d3 22 	sts	0x22D3, r24	; 0x8022d3 <adcb_enable_count>
   15436:	80 91 d3 22 	lds	r24, 0x22D3	; 0x8022d3 <adcb_enable_count>
   1543a:	88 23       	and	r24, r24
   1543c:	21 f4       	brne	.+8      	; 0x15446 <adc_disable_clock+0x5a>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
   1543e:	62 e0       	ldi	r22, 0x02	; 2
   15440:	82 e0       	ldi	r24, 0x02	; 2
   15442:	0f 94 7f 1b 	call	0x236fe	; 0x236fe <sysclk_disable_module>
#endif

	{
		Assert(0);
	}
}
   15446:	00 00       	nop
   15448:	0f 90       	pop	r0
   1544a:	0f 90       	pop	r0
   1544c:	df 91       	pop	r29
   1544e:	cf 91       	pop	r28
   15450:	08 95       	ret

00015452 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
   15452:	cf 93       	push	r28
   15454:	df 93       	push	r29
   15456:	00 d0       	rcall	.+0      	; 0x15458 <adc_enable+0x6>
   15458:	cd b7       	in	r28, 0x3d	; 61
   1545a:	de b7       	in	r29, 0x3e	; 62
   1545c:	8a 83       	std	Y+2, r24	; 0x02
   1545e:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   15460:	f7 de       	rcall	.-530    	; 0x15250 <cpu_irq_save>
   15462:	89 83       	std	Y+1, r24	; 0x01
	adc_enable_clock(adc);
   15464:	8a 81       	ldd	r24, Y+2	; 0x02
   15466:	9b 81       	ldd	r25, Y+3	; 0x03
   15468:	90 df       	rcall	.-224    	; 0x1538a <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
   1546a:	8a 81       	ldd	r24, Y+2	; 0x02
   1546c:	9b 81       	ldd	r25, Y+3	; 0x03
   1546e:	fc 01       	movw	r30, r24
   15470:	80 81       	ld	r24, Z
   15472:	28 2f       	mov	r18, r24
   15474:	21 60       	ori	r18, 0x01	; 1
   15476:	8a 81       	ldd	r24, Y+2	; 0x02
   15478:	9b 81       	ldd	r25, Y+3	; 0x03
   1547a:	fc 01       	movw	r30, r24
	cpu_irq_restore(flags);
   1547c:	20 83       	st	Z, r18
   1547e:	89 81       	ldd	r24, Y+1	; 0x01

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
   15480:	f7 de       	rcall	.-530    	; 0x15270 <cpu_irq_restore>
   15482:	81 e0       	ldi	r24, 0x01	; 1
   15484:	05 df       	rcall	.-502    	; 0x15290 <sleepmgr_lock_mode>
}
   15486:	00 00       	nop
   15488:	23 96       	adiw	r28, 0x03	; 3
   1548a:	cd bf       	out	0x3d, r28	; 61
   1548c:	de bf       	out	0x3e, r29	; 62
   1548e:	df 91       	pop	r29
   15490:	cf 91       	pop	r28
   15492:	08 95       	ret

00015494 <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
   15494:	cf 93       	push	r28
   15496:	df 93       	push	r29
   15498:	00 d0       	rcall	.+0      	; 0x1549a <adc_disable+0x6>
   1549a:	cd b7       	in	r28, 0x3d	; 61
   1549c:	de b7       	in	r29, 0x3e	; 62
   1549e:	8a 83       	std	Y+2, r24	; 0x02
   154a0:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   154a2:	d6 de       	rcall	.-596    	; 0x15250 <cpu_irq_save>
   154a4:	89 83       	std	Y+1, r24	; 0x01
	adc->CTRLA &= ~ADC_ENABLE_bm;
   154a6:	8a 81       	ldd	r24, Y+2	; 0x02
   154a8:	9b 81       	ldd	r25, Y+3	; 0x03
   154aa:	fc 01       	movw	r30, r24
   154ac:	80 81       	ld	r24, Z
   154ae:	28 2f       	mov	r18, r24
   154b0:	2e 7f       	andi	r18, 0xFE	; 254
   154b2:	8a 81       	ldd	r24, Y+2	; 0x02
   154b4:	9b 81       	ldd	r25, Y+3	; 0x03
   154b6:	fc 01       	movw	r30, r24
   154b8:	20 83       	st	Z, r18
	adc_disable_clock(adc);
   154ba:	8a 81       	ldd	r24, Y+2	; 0x02
   154bc:	9b 81       	ldd	r25, Y+3	; 0x03
   154be:	96 df       	rcall	.-212    	; 0x153ec <adc_disable_clock>
	cpu_irq_restore(flags);
   154c0:	89 81       	ldd	r24, Y+1	; 0x01
   154c2:	d6 de       	rcall	.-596    	; 0x15270 <cpu_irq_restore>

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
   154c4:	81 e0       	ldi	r24, 0x01	; 1
   154c6:	0c df       	rcall	.-488    	; 0x152e0 <sleepmgr_unlock_mode>
   154c8:	00 00       	nop
}
   154ca:	23 96       	adiw	r28, 0x03	; 3
   154cc:	cd bf       	out	0x3d, r28	; 61
   154ce:	de bf       	out	0x3e, r29	; 62
   154d0:	df 91       	pop	r29
   154d2:	cf 91       	pop	r28
   154d4:	08 95       	ret

000154d6 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   154d6:	cf 93       	push	r28
   154d8:	df 93       	push	r29
   154da:	1f 92       	push	r1
   154dc:	cd b7       	in	r28, 0x3d	; 61
   154de:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   154e0:	8f e3       	ldi	r24, 0x3F	; 63
   154e2:	90 e0       	ldi	r25, 0x00	; 0
   154e4:	fc 01       	movw	r30, r24
   154e6:	80 81       	ld	r24, Z
   154e8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   154ea:	f8 94       	cli
	return flags;
   154ec:	89 81       	ldd	r24, Y+1	; 0x01
}
   154ee:	0f 90       	pop	r0
   154f0:	df 91       	pop	r29
   154f2:	cf 91       	pop	r28
   154f4:	08 95       	ret

000154f6 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   154f6:	cf 93       	push	r28
   154f8:	df 93       	push	r29
   154fa:	1f 92       	push	r1
   154fc:	cd b7       	in	r28, 0x3d	; 61
   154fe:	de b7       	in	r29, 0x3e	; 62
   15500:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   15502:	8f e3       	ldi	r24, 0x3F	; 63
   15504:	90 e0       	ldi	r25, 0x00	; 0
   15506:	29 81       	ldd	r18, Y+1	; 0x01
   15508:	fc 01       	movw	r30, r24
   1550a:	20 83       	st	Z, r18
}
   1550c:	00 00       	nop
   1550e:	0f 90       	pop	r0
   15510:	df 91       	pop	r29
   15512:	cf 91       	pop	r28
   15514:	08 95       	ret

00015516 <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   15516:	cf 93       	push	r28
   15518:	df 93       	push	r29
   1551a:	1f 92       	push	r1
   1551c:	cd b7       	in	r28, 0x3d	; 61
   1551e:	de b7       	in	r29, 0x3e	; 62
   15520:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   15522:	89 81       	ldd	r24, Y+1	; 0x01
   15524:	88 2f       	mov	r24, r24
   15526:	90 e0       	ldi	r25, 0x00	; 0
   15528:	bc 01       	movw	r22, r24
   1552a:	82 e0       	ldi	r24, 0x02	; 2
   1552c:	0f 94 f4 2f 	call	0x25fe8	; 0x25fe8 <nvm_read_byte>
}
   15530:	0f 90       	pop	r0
   15532:	df 91       	pop	r29
   15534:	cf 91       	pop	r28
   15536:	08 95       	ret

00015538 <adc_get_calibration_data>:
 * \brief Get calibration data
 *
 * \param cal Identifier for calibration data to get.
 */
static inline uint16_t adc_get_calibration_data(enum adc_calibration_data cal)
{
   15538:	cf 93       	push	r28
   1553a:	df 93       	push	r29
   1553c:	00 d0       	rcall	.+0      	; 0x1553e <adc_get_calibration_data+0x6>
   1553e:	cd b7       	in	r28, 0x3d	; 61
   15540:	de b7       	in	r29, 0x3e	; 62
   15542:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t data;

	switch (cal) {
   15544:	8b 81       	ldd	r24, Y+3	; 0x03
   15546:	88 2f       	mov	r24, r24
   15548:	90 e0       	ldi	r25, 0x00	; 0
   1554a:	81 30       	cpi	r24, 0x01	; 1
   1554c:	91 05       	cpc	r25, r1
   1554e:	e9 f0       	breq	.+58     	; 0x1558a <adc_get_calibration_data+0x52>
   15550:	82 30       	cpi	r24, 0x02	; 2
   15552:	91 05       	cpc	r25, r1
   15554:	89 f1       	breq	.+98     	; 0x155b8 <adc_get_calibration_data+0x80>
   15556:	89 2b       	or	r24, r25
   15558:	09 f0       	breq	.+2      	; 0x1555c <adc_get_calibration_data+0x24>
   1555a:	45 c0       	rjmp	.+138    	; 0x155e6 <adc_get_calibration_data+0xae>
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
   1555c:	81 e2       	ldi	r24, 0x21	; 33
   1555e:	db df       	rcall	.-74     	; 0x15516 <nvm_read_production_signature_row>
   15560:	88 2f       	mov	r24, r24
   15562:	90 e0       	ldi	r25, 0x00	; 0
   15564:	89 83       	std	Y+1, r24	; 0x01
   15566:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   15568:	89 81       	ldd	r24, Y+1	; 0x01
   1556a:	9a 81       	ldd	r25, Y+2	; 0x02
   1556c:	98 2f       	mov	r25, r24
   1556e:	88 27       	eor	r24, r24
   15570:	89 83       	std	Y+1, r24	; 0x01
   15572:	9a 83       	std	Y+2, r25	; 0x02
		data |= nvm_read_production_signature_row(ADCACAL0);
   15574:	80 e2       	ldi	r24, 0x20	; 32
   15576:	cf df       	rcall	.-98     	; 0x15516 <nvm_read_production_signature_row>
   15578:	88 2f       	mov	r24, r24
   1557a:	90 e0       	ldi	r25, 0x00	; 0
   1557c:	29 81       	ldd	r18, Y+1	; 0x01
   1557e:	3a 81       	ldd	r19, Y+2	; 0x02
   15580:	82 2b       	or	r24, r18
   15582:	93 2b       	or	r25, r19
   15584:	89 83       	std	Y+1, r24	; 0x01
   15586:	9a 83       	std	Y+2, r25	; 0x02
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
   15588:	30 c0       	rjmp	.+96     	; 0x155ea <adc_get_calibration_data+0xb2>
   1558a:	85 e2       	ldi	r24, 0x25	; 37
   1558c:	c4 df       	rcall	.-120    	; 0x15516 <nvm_read_production_signature_row>
   1558e:	88 2f       	mov	r24, r24
   15590:	90 e0       	ldi	r25, 0x00	; 0
   15592:	89 83       	std	Y+1, r24	; 0x01
   15594:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   15596:	89 81       	ldd	r24, Y+1	; 0x01
   15598:	9a 81       	ldd	r25, Y+2	; 0x02
   1559a:	98 2f       	mov	r25, r24
   1559c:	88 27       	eor	r24, r24
   1559e:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(ADCBCAL0);
   155a0:	9a 83       	std	Y+2, r25	; 0x02
   155a2:	84 e2       	ldi	r24, 0x24	; 36
   155a4:	b8 df       	rcall	.-144    	; 0x15516 <nvm_read_production_signature_row>
   155a6:	88 2f       	mov	r24, r24
   155a8:	90 e0       	ldi	r25, 0x00	; 0
   155aa:	29 81       	ldd	r18, Y+1	; 0x01
   155ac:	3a 81       	ldd	r19, Y+2	; 0x02
   155ae:	82 2b       	or	r24, r18
   155b0:	93 2b       	or	r25, r19
   155b2:	89 83       	std	Y+1, r24	; 0x01
		break;
   155b4:	9a 83       	std	Y+2, r25	; 0x02
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
   155b6:	19 c0       	rjmp	.+50     	; 0x155ea <adc_get_calibration_data+0xb2>
   155b8:	8f e2       	ldi	r24, 0x2F	; 47
   155ba:	ad df       	rcall	.-166    	; 0x15516 <nvm_read_production_signature_row>
   155bc:	88 2f       	mov	r24, r24
   155be:	90 e0       	ldi	r25, 0x00	; 0
   155c0:	89 83       	std	Y+1, r24	; 0x01
   155c2:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   155c4:	89 81       	ldd	r24, Y+1	; 0x01
   155c6:	9a 81       	ldd	r25, Y+2	; 0x02
   155c8:	98 2f       	mov	r25, r24
   155ca:	88 27       	eor	r24, r24
   155cc:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(TEMPSENSE0);
   155ce:	9a 83       	std	Y+2, r25	; 0x02
   155d0:	8e e2       	ldi	r24, 0x2E	; 46
   155d2:	a1 df       	rcall	.-190    	; 0x15516 <nvm_read_production_signature_row>
   155d4:	88 2f       	mov	r24, r24
   155d6:	90 e0       	ldi	r25, 0x00	; 0
   155d8:	29 81       	ldd	r18, Y+1	; 0x01
   155da:	3a 81       	ldd	r19, Y+2	; 0x02
   155dc:	82 2b       	or	r24, r18
   155de:	93 2b       	or	r25, r19
   155e0:	89 83       	std	Y+1, r24	; 0x01
   155e2:	9a 83       	std	Y+2, r25	; 0x02
		break;
   155e4:	02 c0       	rjmp	.+4      	; 0x155ea <adc_get_calibration_data+0xb2>
		break;
#endif

	default:
		Assert(0);
		data = 0;
   155e6:	19 82       	std	Y+1, r1	; 0x01
   155e8:	1a 82       	std	Y+2, r1	; 0x02
	}

	return data;
   155ea:	89 81       	ldd	r24, Y+1	; 0x01
   155ec:	9a 81       	ldd	r25, Y+2	; 0x02
}
   155ee:	23 96       	adiw	r28, 0x03	; 3
   155f0:	cd bf       	out	0x3d, r28	; 61
   155f2:	de bf       	out	0x3e, r29	; 62
   155f4:	df 91       	pop	r29
   155f6:	cf 91       	pop	r28
   155f8:	08 95       	ret

000155fa <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
   155fa:	1f 92       	push	r1
   155fc:	0f 92       	push	r0
   155fe:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15602:	0f 92       	push	r0
   15604:	11 24       	eor	r1, r1
   15606:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1560a:	0f 92       	push	r0
   1560c:	2f 93       	push	r18
   1560e:	3f 93       	push	r19
   15610:	4f 93       	push	r20
   15612:	5f 93       	push	r21
   15614:	6f 93       	push	r22
   15616:	7f 93       	push	r23
   15618:	8f 93       	push	r24
   1561a:	9f 93       	push	r25
   1561c:	af 93       	push	r26
   1561e:	bf 93       	push	r27
   15620:	ef 93       	push	r30
   15622:	ff 93       	push	r31
   15624:	cf 93       	push	r28
   15626:	df 93       	push	r29
   15628:	00 d0       	rcall	.+0      	; 0x1562a <__vector_71+0x30>
   1562a:	1f 92       	push	r1
   1562c:	cd b7       	in	r28, 0x3d	; 61
   1562e:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
   15630:	20 91 51 31 	lds	r18, 0x3151	; 0x803151 <adca_callback>
   15634:	30 91 52 31 	lds	r19, 0x3152	; 0x803152 <adca_callback+0x1>
   15638:	80 e0       	ldi	r24, 0x00	; 0
   1563a:	92 e0       	ldi	r25, 0x02	; 2
   1563c:	89 83       	std	Y+1, r24	; 0x01
   1563e:	9a 83       	std	Y+2, r25	; 0x02
   15640:	81 e0       	ldi	r24, 0x01	; 1
   15642:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15644:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15646:	8b 81       	ldd	r24, Y+3	; 0x03
   15648:	88 2f       	mov	r24, r24
   1564a:	90 e0       	ldi	r25, 0x00	; 0
   1564c:	83 70       	andi	r24, 0x03	; 3
   1564e:	99 27       	eor	r25, r25
   15650:	89 2b       	or	r24, r25
   15652:	39 f4       	brne	.+14     	; 0x15662 <__vector_71+0x68>
		index += 2;
   15654:	8c 81       	ldd	r24, Y+4	; 0x04
   15656:	8e 5f       	subi	r24, 0xFE	; 254
   15658:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   1565a:	8b 81       	ldd	r24, Y+3	; 0x03
   1565c:	86 95       	lsr	r24
   1565e:	86 95       	lsr	r24
   15660:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15662:	8b 81       	ldd	r24, Y+3	; 0x03
   15664:	88 2f       	mov	r24, r24
   15666:	90 e0       	ldi	r25, 0x00	; 0
   15668:	81 70       	andi	r24, 0x01	; 1
   1566a:	99 27       	eor	r25, r25
   1566c:	89 2b       	or	r24, r25
   1566e:	19 f4       	brne	.+6      	; 0x15676 <__vector_71+0x7c>
		index++;
   15670:	8c 81       	ldd	r24, Y+4	; 0x04
   15672:	8f 5f       	subi	r24, 0xFF	; 255
   15674:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15676:	89 81       	ldd	r24, Y+1	; 0x01
   15678:	9a 81       	ldd	r25, Y+2	; 0x02
   1567a:	ac 01       	movw	r20, r24
   1567c:	40 5e       	subi	r20, 0xE0	; 224
   1567e:	5f 4f       	sbci	r21, 0xFF	; 255
   15680:	8c 81       	ldd	r24, Y+4	; 0x04
   15682:	88 2f       	mov	r24, r24
   15684:	90 e0       	ldi	r25, 0x00	; 0
   15686:	88 0f       	add	r24, r24
   15688:	99 1f       	adc	r25, r25
   1568a:	88 0f       	add	r24, r24
   1568c:	99 1f       	adc	r25, r25
   1568e:	88 0f       	add	r24, r24
   15690:	99 1f       	adc	r25, r25
   15692:	84 0f       	add	r24, r20
   15694:	95 1f       	adc	r25, r21
   15696:	fc 01       	movw	r30, r24
   15698:	84 81       	ldd	r24, Z+4	; 0x04
   1569a:	95 81       	ldd	r25, Z+5	; 0x05
   1569c:	ac 01       	movw	r20, r24
   1569e:	61 e0       	ldi	r22, 0x01	; 1
   156a0:	80 e0       	ldi	r24, 0x00	; 0
   156a2:	92 e0       	ldi	r25, 0x02	; 2
   156a4:	f9 01       	movw	r30, r18
   156a6:	19 95       	eicall
}
   156a8:	00 00       	nop
   156aa:	24 96       	adiw	r28, 0x04	; 4
   156ac:	cd bf       	out	0x3d, r28	; 61
   156ae:	de bf       	out	0x3e, r29	; 62
   156b0:	df 91       	pop	r29
   156b2:	cf 91       	pop	r28
   156b4:	ff 91       	pop	r31
   156b6:	ef 91       	pop	r30
   156b8:	bf 91       	pop	r27
   156ba:	af 91       	pop	r26
   156bc:	9f 91       	pop	r25
   156be:	8f 91       	pop	r24
   156c0:	7f 91       	pop	r23
   156c2:	6f 91       	pop	r22
   156c4:	5f 91       	pop	r21
   156c6:	4f 91       	pop	r20
   156c8:	3f 91       	pop	r19
   156ca:	2f 91       	pop	r18
   156cc:	0f 90       	pop	r0
   156ce:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   156d2:	0f 90       	pop	r0
   156d4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   156d8:	0f 90       	pop	r0
   156da:	1f 90       	pop	r1
   156dc:	18 95       	reti

000156de <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
   156de:	1f 92       	push	r1
   156e0:	0f 92       	push	r0
   156e2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   156e6:	0f 92       	push	r0
   156e8:	11 24       	eor	r1, r1
   156ea:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   156ee:	0f 92       	push	r0
   156f0:	2f 93       	push	r18
   156f2:	3f 93       	push	r19
   156f4:	4f 93       	push	r20
   156f6:	5f 93       	push	r21
   156f8:	6f 93       	push	r22
   156fa:	7f 93       	push	r23
   156fc:	8f 93       	push	r24
   156fe:	9f 93       	push	r25
   15700:	af 93       	push	r26
   15702:	bf 93       	push	r27
   15704:	ef 93       	push	r30
   15706:	ff 93       	push	r31
   15708:	cf 93       	push	r28
   1570a:	df 93       	push	r29
   1570c:	00 d0       	rcall	.+0      	; 0x1570e <__vector_72+0x30>
   1570e:	1f 92       	push	r1
   15710:	cd b7       	in	r28, 0x3d	; 61
   15712:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
   15714:	20 91 51 31 	lds	r18, 0x3151	; 0x803151 <adca_callback>
   15718:	30 91 52 31 	lds	r19, 0x3152	; 0x803152 <adca_callback+0x1>
   1571c:	80 e0       	ldi	r24, 0x00	; 0
   1571e:	92 e0       	ldi	r25, 0x02	; 2
   15720:	89 83       	std	Y+1, r24	; 0x01
   15722:	9a 83       	std	Y+2, r25	; 0x02
   15724:	82 e0       	ldi	r24, 0x02	; 2
   15726:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15728:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   1572a:	8b 81       	ldd	r24, Y+3	; 0x03
   1572c:	88 2f       	mov	r24, r24
   1572e:	90 e0       	ldi	r25, 0x00	; 0
   15730:	83 70       	andi	r24, 0x03	; 3
   15732:	99 27       	eor	r25, r25
   15734:	89 2b       	or	r24, r25
   15736:	39 f4       	brne	.+14     	; 0x15746 <__vector_72+0x68>
		index += 2;
   15738:	8c 81       	ldd	r24, Y+4	; 0x04
   1573a:	8e 5f       	subi	r24, 0xFE	; 254
   1573c:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   1573e:	8b 81       	ldd	r24, Y+3	; 0x03
   15740:	86 95       	lsr	r24
   15742:	86 95       	lsr	r24
   15744:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15746:	8b 81       	ldd	r24, Y+3	; 0x03
   15748:	88 2f       	mov	r24, r24
   1574a:	90 e0       	ldi	r25, 0x00	; 0
   1574c:	81 70       	andi	r24, 0x01	; 1
   1574e:	99 27       	eor	r25, r25
   15750:	89 2b       	or	r24, r25
   15752:	19 f4       	brne	.+6      	; 0x1575a <__vector_72+0x7c>
		index++;
   15754:	8c 81       	ldd	r24, Y+4	; 0x04
   15756:	8f 5f       	subi	r24, 0xFF	; 255
   15758:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   1575a:	89 81       	ldd	r24, Y+1	; 0x01
   1575c:	9a 81       	ldd	r25, Y+2	; 0x02
   1575e:	ac 01       	movw	r20, r24
   15760:	40 5e       	subi	r20, 0xE0	; 224
   15762:	5f 4f       	sbci	r21, 0xFF	; 255
   15764:	8c 81       	ldd	r24, Y+4	; 0x04
   15766:	88 2f       	mov	r24, r24
   15768:	90 e0       	ldi	r25, 0x00	; 0
   1576a:	88 0f       	add	r24, r24
   1576c:	99 1f       	adc	r25, r25
   1576e:	88 0f       	add	r24, r24
   15770:	99 1f       	adc	r25, r25
   15772:	88 0f       	add	r24, r24
   15774:	99 1f       	adc	r25, r25
   15776:	84 0f       	add	r24, r20
   15778:	95 1f       	adc	r25, r21
   1577a:	fc 01       	movw	r30, r24
   1577c:	84 81       	ldd	r24, Z+4	; 0x04
   1577e:	95 81       	ldd	r25, Z+5	; 0x05
   15780:	ac 01       	movw	r20, r24
   15782:	62 e0       	ldi	r22, 0x02	; 2
   15784:	80 e0       	ldi	r24, 0x00	; 0
   15786:	92 e0       	ldi	r25, 0x02	; 2
   15788:	f9 01       	movw	r30, r18
   1578a:	19 95       	eicall
}
   1578c:	00 00       	nop
   1578e:	24 96       	adiw	r28, 0x04	; 4
   15790:	cd bf       	out	0x3d, r28	; 61
   15792:	de bf       	out	0x3e, r29	; 62
   15794:	df 91       	pop	r29
   15796:	cf 91       	pop	r28
   15798:	ff 91       	pop	r31
   1579a:	ef 91       	pop	r30
   1579c:	bf 91       	pop	r27
   1579e:	af 91       	pop	r26
   157a0:	9f 91       	pop	r25
   157a2:	8f 91       	pop	r24
   157a4:	7f 91       	pop	r23
   157a6:	6f 91       	pop	r22
   157a8:	5f 91       	pop	r21
   157aa:	4f 91       	pop	r20
   157ac:	3f 91       	pop	r19
   157ae:	2f 91       	pop	r18
   157b0:	0f 90       	pop	r0
   157b2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   157b6:	0f 90       	pop	r0
   157b8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   157bc:	0f 90       	pop	r0
   157be:	1f 90       	pop	r1
   157c0:	18 95       	reti

000157c2 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
   157c2:	1f 92       	push	r1
   157c4:	0f 92       	push	r0
   157c6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   157ca:	0f 92       	push	r0
   157cc:	11 24       	eor	r1, r1
   157ce:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   157d2:	0f 92       	push	r0
   157d4:	2f 93       	push	r18
   157d6:	3f 93       	push	r19
   157d8:	4f 93       	push	r20
   157da:	5f 93       	push	r21
   157dc:	6f 93       	push	r22
   157de:	7f 93       	push	r23
   157e0:	8f 93       	push	r24
   157e2:	9f 93       	push	r25
   157e4:	af 93       	push	r26
   157e6:	bf 93       	push	r27
   157e8:	ef 93       	push	r30
   157ea:	ff 93       	push	r31
   157ec:	cf 93       	push	r28
   157ee:	df 93       	push	r29
   157f0:	00 d0       	rcall	.+0      	; 0x157f2 <__vector_73+0x30>
   157f2:	1f 92       	push	r1
   157f4:	cd b7       	in	r28, 0x3d	; 61
   157f6:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
   157f8:	20 91 51 31 	lds	r18, 0x3151	; 0x803151 <adca_callback>
   157fc:	30 91 52 31 	lds	r19, 0x3152	; 0x803152 <adca_callback+0x1>
   15800:	80 e0       	ldi	r24, 0x00	; 0
   15802:	92 e0       	ldi	r25, 0x02	; 2
   15804:	89 83       	std	Y+1, r24	; 0x01
   15806:	9a 83       	std	Y+2, r25	; 0x02
   15808:	84 e0       	ldi	r24, 0x04	; 4
   1580a:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   1580c:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   1580e:	8b 81       	ldd	r24, Y+3	; 0x03
   15810:	88 2f       	mov	r24, r24
   15812:	90 e0       	ldi	r25, 0x00	; 0
   15814:	83 70       	andi	r24, 0x03	; 3
   15816:	99 27       	eor	r25, r25
   15818:	89 2b       	or	r24, r25
   1581a:	39 f4       	brne	.+14     	; 0x1582a <__vector_73+0x68>
		index += 2;
   1581c:	8c 81       	ldd	r24, Y+4	; 0x04
   1581e:	8e 5f       	subi	r24, 0xFE	; 254
   15820:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   15822:	8b 81       	ldd	r24, Y+3	; 0x03
   15824:	86 95       	lsr	r24
   15826:	86 95       	lsr	r24
   15828:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   1582a:	8b 81       	ldd	r24, Y+3	; 0x03
   1582c:	88 2f       	mov	r24, r24
   1582e:	90 e0       	ldi	r25, 0x00	; 0
   15830:	81 70       	andi	r24, 0x01	; 1
   15832:	99 27       	eor	r25, r25
   15834:	89 2b       	or	r24, r25
   15836:	19 f4       	brne	.+6      	; 0x1583e <__vector_73+0x7c>
		index++;
   15838:	8c 81       	ldd	r24, Y+4	; 0x04
   1583a:	8f 5f       	subi	r24, 0xFF	; 255
   1583c:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   1583e:	89 81       	ldd	r24, Y+1	; 0x01
   15840:	9a 81       	ldd	r25, Y+2	; 0x02
   15842:	ac 01       	movw	r20, r24
   15844:	40 5e       	subi	r20, 0xE0	; 224
   15846:	5f 4f       	sbci	r21, 0xFF	; 255
   15848:	8c 81       	ldd	r24, Y+4	; 0x04
   1584a:	88 2f       	mov	r24, r24
   1584c:	90 e0       	ldi	r25, 0x00	; 0
   1584e:	88 0f       	add	r24, r24
   15850:	99 1f       	adc	r25, r25
   15852:	88 0f       	add	r24, r24
   15854:	99 1f       	adc	r25, r25
   15856:	88 0f       	add	r24, r24
   15858:	99 1f       	adc	r25, r25
   1585a:	84 0f       	add	r24, r20
   1585c:	95 1f       	adc	r25, r21
   1585e:	fc 01       	movw	r30, r24
   15860:	84 81       	ldd	r24, Z+4	; 0x04
   15862:	95 81       	ldd	r25, Z+5	; 0x05
   15864:	ac 01       	movw	r20, r24
   15866:	64 e0       	ldi	r22, 0x04	; 4
   15868:	80 e0       	ldi	r24, 0x00	; 0
   1586a:	92 e0       	ldi	r25, 0x02	; 2
   1586c:	f9 01       	movw	r30, r18
   1586e:	19 95       	eicall
}
   15870:	00 00       	nop
   15872:	24 96       	adiw	r28, 0x04	; 4
   15874:	cd bf       	out	0x3d, r28	; 61
   15876:	de bf       	out	0x3e, r29	; 62
   15878:	df 91       	pop	r29
   1587a:	cf 91       	pop	r28
   1587c:	ff 91       	pop	r31
   1587e:	ef 91       	pop	r30
   15880:	bf 91       	pop	r27
   15882:	af 91       	pop	r26
   15884:	9f 91       	pop	r25
   15886:	8f 91       	pop	r24
   15888:	7f 91       	pop	r23
   1588a:	6f 91       	pop	r22
   1588c:	5f 91       	pop	r21
   1588e:	4f 91       	pop	r20
   15890:	3f 91       	pop	r19
   15892:	2f 91       	pop	r18
   15894:	0f 90       	pop	r0
   15896:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1589a:	0f 90       	pop	r0
   1589c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   158a0:	0f 90       	pop	r0
   158a2:	1f 90       	pop	r1
   158a4:	18 95       	reti

000158a6 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
   158a6:	1f 92       	push	r1
   158a8:	0f 92       	push	r0
   158aa:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   158ae:	0f 92       	push	r0
   158b0:	11 24       	eor	r1, r1
   158b2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   158b6:	0f 92       	push	r0
   158b8:	2f 93       	push	r18
   158ba:	3f 93       	push	r19
   158bc:	4f 93       	push	r20
   158be:	5f 93       	push	r21
   158c0:	6f 93       	push	r22
   158c2:	7f 93       	push	r23
   158c4:	8f 93       	push	r24
   158c6:	9f 93       	push	r25
   158c8:	af 93       	push	r26
   158ca:	bf 93       	push	r27
   158cc:	ef 93       	push	r30
   158ce:	ff 93       	push	r31
   158d0:	cf 93       	push	r28
   158d2:	df 93       	push	r29
   158d4:	00 d0       	rcall	.+0      	; 0x158d6 <__vector_74+0x30>
   158d6:	1f 92       	push	r1
   158d8:	cd b7       	in	r28, 0x3d	; 61
   158da:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
   158dc:	20 91 51 31 	lds	r18, 0x3151	; 0x803151 <adca_callback>
   158e0:	30 91 52 31 	lds	r19, 0x3152	; 0x803152 <adca_callback+0x1>
   158e4:	80 e0       	ldi	r24, 0x00	; 0
   158e6:	92 e0       	ldi	r25, 0x02	; 2
   158e8:	89 83       	std	Y+1, r24	; 0x01
   158ea:	9a 83       	std	Y+2, r25	; 0x02
   158ec:	88 e0       	ldi	r24, 0x08	; 8
   158ee:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   158f0:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   158f2:	8b 81       	ldd	r24, Y+3	; 0x03
   158f4:	88 2f       	mov	r24, r24
   158f6:	90 e0       	ldi	r25, 0x00	; 0
   158f8:	83 70       	andi	r24, 0x03	; 3
   158fa:	99 27       	eor	r25, r25
   158fc:	89 2b       	or	r24, r25
   158fe:	39 f4       	brne	.+14     	; 0x1590e <__vector_74+0x68>
		index += 2;
   15900:	8c 81       	ldd	r24, Y+4	; 0x04
   15902:	8e 5f       	subi	r24, 0xFE	; 254
   15904:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   15906:	8b 81       	ldd	r24, Y+3	; 0x03
   15908:	86 95       	lsr	r24
   1590a:	86 95       	lsr	r24
   1590c:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   1590e:	8b 81       	ldd	r24, Y+3	; 0x03
   15910:	88 2f       	mov	r24, r24
   15912:	90 e0       	ldi	r25, 0x00	; 0
   15914:	81 70       	andi	r24, 0x01	; 1
   15916:	99 27       	eor	r25, r25
   15918:	89 2b       	or	r24, r25
   1591a:	19 f4       	brne	.+6      	; 0x15922 <__vector_74+0x7c>
		index++;
   1591c:	8c 81       	ldd	r24, Y+4	; 0x04
   1591e:	8f 5f       	subi	r24, 0xFF	; 255
   15920:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15922:	89 81       	ldd	r24, Y+1	; 0x01
   15924:	9a 81       	ldd	r25, Y+2	; 0x02
   15926:	ac 01       	movw	r20, r24
   15928:	40 5e       	subi	r20, 0xE0	; 224
   1592a:	5f 4f       	sbci	r21, 0xFF	; 255
   1592c:	8c 81       	ldd	r24, Y+4	; 0x04
   1592e:	88 2f       	mov	r24, r24
   15930:	90 e0       	ldi	r25, 0x00	; 0
   15932:	88 0f       	add	r24, r24
   15934:	99 1f       	adc	r25, r25
   15936:	88 0f       	add	r24, r24
   15938:	99 1f       	adc	r25, r25
   1593a:	88 0f       	add	r24, r24
   1593c:	99 1f       	adc	r25, r25
   1593e:	84 0f       	add	r24, r20
   15940:	95 1f       	adc	r25, r21
   15942:	fc 01       	movw	r30, r24
   15944:	84 81       	ldd	r24, Z+4	; 0x04
   15946:	95 81       	ldd	r25, Z+5	; 0x05
   15948:	ac 01       	movw	r20, r24
   1594a:	68 e0       	ldi	r22, 0x08	; 8
   1594c:	80 e0       	ldi	r24, 0x00	; 0
   1594e:	92 e0       	ldi	r25, 0x02	; 2
   15950:	f9 01       	movw	r30, r18
   15952:	19 95       	eicall
}
   15954:	00 00       	nop
   15956:	24 96       	adiw	r28, 0x04	; 4
   15958:	cd bf       	out	0x3d, r28	; 61
   1595a:	de bf       	out	0x3e, r29	; 62
   1595c:	df 91       	pop	r29
   1595e:	cf 91       	pop	r28
   15960:	ff 91       	pop	r31
   15962:	ef 91       	pop	r30
   15964:	bf 91       	pop	r27
   15966:	af 91       	pop	r26
   15968:	9f 91       	pop	r25
   1596a:	8f 91       	pop	r24
   1596c:	7f 91       	pop	r23
   1596e:	6f 91       	pop	r22
   15970:	5f 91       	pop	r21
   15972:	4f 91       	pop	r20
   15974:	3f 91       	pop	r19
   15976:	2f 91       	pop	r18
   15978:	0f 90       	pop	r0
   1597a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1597e:	0f 90       	pop	r0
   15980:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15984:	0f 90       	pop	r0
   15986:	1f 90       	pop	r1
   15988:	18 95       	reti

0001598a <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
   1598a:	1f 92       	push	r1
   1598c:	0f 92       	push	r0
   1598e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15992:	0f 92       	push	r0
   15994:	11 24       	eor	r1, r1
   15996:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1599a:	0f 92       	push	r0
   1599c:	2f 93       	push	r18
   1599e:	3f 93       	push	r19
   159a0:	4f 93       	push	r20
   159a2:	5f 93       	push	r21
   159a4:	6f 93       	push	r22
   159a6:	7f 93       	push	r23
   159a8:	8f 93       	push	r24
   159aa:	9f 93       	push	r25
   159ac:	af 93       	push	r26
   159ae:	bf 93       	push	r27
   159b0:	ef 93       	push	r30
   159b2:	ff 93       	push	r31
   159b4:	cf 93       	push	r28
   159b6:	df 93       	push	r29
   159b8:	00 d0       	rcall	.+0      	; 0x159ba <__vector_39+0x30>
   159ba:	1f 92       	push	r1
   159bc:	cd b7       	in	r28, 0x3d	; 61
   159be:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
   159c0:	20 91 4f 31 	lds	r18, 0x314F	; 0x80314f <adcb_callback>
   159c4:	30 91 50 31 	lds	r19, 0x3150	; 0x803150 <adcb_callback+0x1>
   159c8:	80 e4       	ldi	r24, 0x40	; 64
   159ca:	92 e0       	ldi	r25, 0x02	; 2
   159cc:	89 83       	std	Y+1, r24	; 0x01
   159ce:	9a 83       	std	Y+2, r25	; 0x02
   159d0:	81 e0       	ldi	r24, 0x01	; 1
   159d2:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   159d4:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   159d6:	8b 81       	ldd	r24, Y+3	; 0x03
   159d8:	88 2f       	mov	r24, r24
   159da:	90 e0       	ldi	r25, 0x00	; 0
   159dc:	83 70       	andi	r24, 0x03	; 3
   159de:	99 27       	eor	r25, r25
   159e0:	89 2b       	or	r24, r25
   159e2:	39 f4       	brne	.+14     	; 0x159f2 <__vector_39+0x68>
		index += 2;
   159e4:	8c 81       	ldd	r24, Y+4	; 0x04
   159e6:	8e 5f       	subi	r24, 0xFE	; 254
   159e8:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   159ea:	8b 81       	ldd	r24, Y+3	; 0x03
   159ec:	86 95       	lsr	r24
   159ee:	86 95       	lsr	r24
   159f0:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   159f2:	8b 81       	ldd	r24, Y+3	; 0x03
   159f4:	88 2f       	mov	r24, r24
   159f6:	90 e0       	ldi	r25, 0x00	; 0
   159f8:	81 70       	andi	r24, 0x01	; 1
   159fa:	99 27       	eor	r25, r25
   159fc:	89 2b       	or	r24, r25
   159fe:	19 f4       	brne	.+6      	; 0x15a06 <__vector_39+0x7c>
		index++;
   15a00:	8c 81       	ldd	r24, Y+4	; 0x04
   15a02:	8f 5f       	subi	r24, 0xFF	; 255
   15a04:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15a06:	89 81       	ldd	r24, Y+1	; 0x01
   15a08:	9a 81       	ldd	r25, Y+2	; 0x02
   15a0a:	ac 01       	movw	r20, r24
   15a0c:	40 5e       	subi	r20, 0xE0	; 224
   15a0e:	5f 4f       	sbci	r21, 0xFF	; 255
   15a10:	8c 81       	ldd	r24, Y+4	; 0x04
   15a12:	88 2f       	mov	r24, r24
   15a14:	90 e0       	ldi	r25, 0x00	; 0
   15a16:	88 0f       	add	r24, r24
   15a18:	99 1f       	adc	r25, r25
   15a1a:	88 0f       	add	r24, r24
   15a1c:	99 1f       	adc	r25, r25
   15a1e:	88 0f       	add	r24, r24
   15a20:	99 1f       	adc	r25, r25
   15a22:	84 0f       	add	r24, r20
   15a24:	95 1f       	adc	r25, r21
   15a26:	fc 01       	movw	r30, r24
   15a28:	84 81       	ldd	r24, Z+4	; 0x04
   15a2a:	95 81       	ldd	r25, Z+5	; 0x05
   15a2c:	ac 01       	movw	r20, r24
   15a2e:	61 e0       	ldi	r22, 0x01	; 1
   15a30:	80 e4       	ldi	r24, 0x40	; 64
   15a32:	92 e0       	ldi	r25, 0x02	; 2
   15a34:	f9 01       	movw	r30, r18
   15a36:	19 95       	eicall
}
   15a38:	00 00       	nop
   15a3a:	24 96       	adiw	r28, 0x04	; 4
   15a3c:	cd bf       	out	0x3d, r28	; 61
   15a3e:	de bf       	out	0x3e, r29	; 62
   15a40:	df 91       	pop	r29
   15a42:	cf 91       	pop	r28
   15a44:	ff 91       	pop	r31
   15a46:	ef 91       	pop	r30
   15a48:	bf 91       	pop	r27
   15a4a:	af 91       	pop	r26
   15a4c:	9f 91       	pop	r25
   15a4e:	8f 91       	pop	r24
   15a50:	7f 91       	pop	r23
   15a52:	6f 91       	pop	r22
   15a54:	5f 91       	pop	r21
   15a56:	4f 91       	pop	r20
   15a58:	3f 91       	pop	r19
   15a5a:	2f 91       	pop	r18
   15a5c:	0f 90       	pop	r0
   15a5e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15a62:	0f 90       	pop	r0
   15a64:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15a68:	0f 90       	pop	r0
   15a6a:	1f 90       	pop	r1
   15a6c:	18 95       	reti

00015a6e <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
   15a6e:	1f 92       	push	r1
   15a70:	0f 92       	push	r0
   15a72:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15a76:	0f 92       	push	r0
   15a78:	11 24       	eor	r1, r1
   15a7a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15a7e:	0f 92       	push	r0
   15a80:	2f 93       	push	r18
   15a82:	3f 93       	push	r19
   15a84:	4f 93       	push	r20
   15a86:	5f 93       	push	r21
   15a88:	6f 93       	push	r22
   15a8a:	7f 93       	push	r23
   15a8c:	8f 93       	push	r24
   15a8e:	9f 93       	push	r25
   15a90:	af 93       	push	r26
   15a92:	bf 93       	push	r27
   15a94:	ef 93       	push	r30
   15a96:	ff 93       	push	r31
   15a98:	cf 93       	push	r28
   15a9a:	df 93       	push	r29
   15a9c:	00 d0       	rcall	.+0      	; 0x15a9e <__vector_40+0x30>
   15a9e:	1f 92       	push	r1
   15aa0:	cd b7       	in	r28, 0x3d	; 61
   15aa2:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
   15aa4:	20 91 4f 31 	lds	r18, 0x314F	; 0x80314f <adcb_callback>
   15aa8:	30 91 50 31 	lds	r19, 0x3150	; 0x803150 <adcb_callback+0x1>
   15aac:	80 e4       	ldi	r24, 0x40	; 64
   15aae:	92 e0       	ldi	r25, 0x02	; 2
   15ab0:	89 83       	std	Y+1, r24	; 0x01
   15ab2:	9a 83       	std	Y+2, r25	; 0x02
   15ab4:	82 e0       	ldi	r24, 0x02	; 2
   15ab6:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15ab8:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15aba:	8b 81       	ldd	r24, Y+3	; 0x03
   15abc:	88 2f       	mov	r24, r24
   15abe:	90 e0       	ldi	r25, 0x00	; 0
   15ac0:	83 70       	andi	r24, 0x03	; 3
   15ac2:	99 27       	eor	r25, r25
   15ac4:	89 2b       	or	r24, r25
   15ac6:	39 f4       	brne	.+14     	; 0x15ad6 <__vector_40+0x68>
		index += 2;
   15ac8:	8c 81       	ldd	r24, Y+4	; 0x04
   15aca:	8e 5f       	subi	r24, 0xFE	; 254
   15acc:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   15ace:	8b 81       	ldd	r24, Y+3	; 0x03
   15ad0:	86 95       	lsr	r24
   15ad2:	86 95       	lsr	r24
   15ad4:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15ad6:	8b 81       	ldd	r24, Y+3	; 0x03
   15ad8:	88 2f       	mov	r24, r24
   15ada:	90 e0       	ldi	r25, 0x00	; 0
   15adc:	81 70       	andi	r24, 0x01	; 1
   15ade:	99 27       	eor	r25, r25
   15ae0:	89 2b       	or	r24, r25
   15ae2:	19 f4       	brne	.+6      	; 0x15aea <__vector_40+0x7c>
		index++;
   15ae4:	8c 81       	ldd	r24, Y+4	; 0x04
   15ae6:	8f 5f       	subi	r24, 0xFF	; 255
   15ae8:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15aea:	89 81       	ldd	r24, Y+1	; 0x01
   15aec:	9a 81       	ldd	r25, Y+2	; 0x02
   15aee:	ac 01       	movw	r20, r24
   15af0:	40 5e       	subi	r20, 0xE0	; 224
   15af2:	5f 4f       	sbci	r21, 0xFF	; 255
   15af4:	8c 81       	ldd	r24, Y+4	; 0x04
   15af6:	88 2f       	mov	r24, r24
   15af8:	90 e0       	ldi	r25, 0x00	; 0
   15afa:	88 0f       	add	r24, r24
   15afc:	99 1f       	adc	r25, r25
   15afe:	88 0f       	add	r24, r24
   15b00:	99 1f       	adc	r25, r25
   15b02:	88 0f       	add	r24, r24
   15b04:	99 1f       	adc	r25, r25
   15b06:	84 0f       	add	r24, r20
   15b08:	95 1f       	adc	r25, r21
   15b0a:	fc 01       	movw	r30, r24
   15b0c:	84 81       	ldd	r24, Z+4	; 0x04
   15b0e:	95 81       	ldd	r25, Z+5	; 0x05
   15b10:	ac 01       	movw	r20, r24
   15b12:	62 e0       	ldi	r22, 0x02	; 2
   15b14:	80 e4       	ldi	r24, 0x40	; 64
   15b16:	92 e0       	ldi	r25, 0x02	; 2
   15b18:	f9 01       	movw	r30, r18
   15b1a:	19 95       	eicall
}
   15b1c:	00 00       	nop
   15b1e:	24 96       	adiw	r28, 0x04	; 4
   15b20:	cd bf       	out	0x3d, r28	; 61
   15b22:	de bf       	out	0x3e, r29	; 62
   15b24:	df 91       	pop	r29
   15b26:	cf 91       	pop	r28
   15b28:	ff 91       	pop	r31
   15b2a:	ef 91       	pop	r30
   15b2c:	bf 91       	pop	r27
   15b2e:	af 91       	pop	r26
   15b30:	9f 91       	pop	r25
   15b32:	8f 91       	pop	r24
   15b34:	7f 91       	pop	r23
   15b36:	6f 91       	pop	r22
   15b38:	5f 91       	pop	r21
   15b3a:	4f 91       	pop	r20
   15b3c:	3f 91       	pop	r19
   15b3e:	2f 91       	pop	r18
   15b40:	0f 90       	pop	r0
   15b42:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15b46:	0f 90       	pop	r0
   15b48:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15b4c:	0f 90       	pop	r0
   15b4e:	1f 90       	pop	r1
   15b50:	18 95       	reti

00015b52 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
   15b52:	1f 92       	push	r1
   15b54:	0f 92       	push	r0
   15b56:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15b5a:	0f 92       	push	r0
   15b5c:	11 24       	eor	r1, r1
   15b5e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15b62:	0f 92       	push	r0
   15b64:	2f 93       	push	r18
   15b66:	3f 93       	push	r19
   15b68:	4f 93       	push	r20
   15b6a:	5f 93       	push	r21
   15b6c:	6f 93       	push	r22
   15b6e:	7f 93       	push	r23
   15b70:	8f 93       	push	r24
   15b72:	9f 93       	push	r25
   15b74:	af 93       	push	r26
   15b76:	bf 93       	push	r27
   15b78:	ef 93       	push	r30
   15b7a:	ff 93       	push	r31
   15b7c:	cf 93       	push	r28
   15b7e:	df 93       	push	r29
   15b80:	00 d0       	rcall	.+0      	; 0x15b82 <__vector_41+0x30>
   15b82:	1f 92       	push	r1
   15b84:	cd b7       	in	r28, 0x3d	; 61
   15b86:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
   15b88:	20 91 4f 31 	lds	r18, 0x314F	; 0x80314f <adcb_callback>
   15b8c:	30 91 50 31 	lds	r19, 0x3150	; 0x803150 <adcb_callback+0x1>
   15b90:	80 e4       	ldi	r24, 0x40	; 64
   15b92:	92 e0       	ldi	r25, 0x02	; 2
   15b94:	89 83       	std	Y+1, r24	; 0x01
   15b96:	9a 83       	std	Y+2, r25	; 0x02
   15b98:	84 e0       	ldi	r24, 0x04	; 4
   15b9a:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15b9c:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15b9e:	8b 81       	ldd	r24, Y+3	; 0x03
   15ba0:	88 2f       	mov	r24, r24
   15ba2:	90 e0       	ldi	r25, 0x00	; 0
   15ba4:	83 70       	andi	r24, 0x03	; 3
   15ba6:	99 27       	eor	r25, r25
   15ba8:	89 2b       	or	r24, r25
   15baa:	39 f4       	brne	.+14     	; 0x15bba <__vector_41+0x68>
		index += 2;
   15bac:	8c 81       	ldd	r24, Y+4	; 0x04
   15bae:	8e 5f       	subi	r24, 0xFE	; 254
   15bb0:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   15bb2:	8b 81       	ldd	r24, Y+3	; 0x03
   15bb4:	86 95       	lsr	r24
   15bb6:	86 95       	lsr	r24
   15bb8:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15bba:	8b 81       	ldd	r24, Y+3	; 0x03
   15bbc:	88 2f       	mov	r24, r24
   15bbe:	90 e0       	ldi	r25, 0x00	; 0
   15bc0:	81 70       	andi	r24, 0x01	; 1
   15bc2:	99 27       	eor	r25, r25
   15bc4:	89 2b       	or	r24, r25
   15bc6:	19 f4       	brne	.+6      	; 0x15bce <__vector_41+0x7c>
		index++;
   15bc8:	8c 81       	ldd	r24, Y+4	; 0x04
   15bca:	8f 5f       	subi	r24, 0xFF	; 255
   15bcc:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15bce:	89 81       	ldd	r24, Y+1	; 0x01
   15bd0:	9a 81       	ldd	r25, Y+2	; 0x02
   15bd2:	ac 01       	movw	r20, r24
   15bd4:	40 5e       	subi	r20, 0xE0	; 224
   15bd6:	5f 4f       	sbci	r21, 0xFF	; 255
   15bd8:	8c 81       	ldd	r24, Y+4	; 0x04
   15bda:	88 2f       	mov	r24, r24
   15bdc:	90 e0       	ldi	r25, 0x00	; 0
   15bde:	88 0f       	add	r24, r24
   15be0:	99 1f       	adc	r25, r25
   15be2:	88 0f       	add	r24, r24
   15be4:	99 1f       	adc	r25, r25
   15be6:	88 0f       	add	r24, r24
   15be8:	99 1f       	adc	r25, r25
   15bea:	84 0f       	add	r24, r20
   15bec:	95 1f       	adc	r25, r21
   15bee:	fc 01       	movw	r30, r24
   15bf0:	84 81       	ldd	r24, Z+4	; 0x04
   15bf2:	95 81       	ldd	r25, Z+5	; 0x05
   15bf4:	ac 01       	movw	r20, r24
   15bf6:	64 e0       	ldi	r22, 0x04	; 4
   15bf8:	80 e4       	ldi	r24, 0x40	; 64
   15bfa:	92 e0       	ldi	r25, 0x02	; 2
   15bfc:	f9 01       	movw	r30, r18
   15bfe:	19 95       	eicall
}
   15c00:	00 00       	nop
   15c02:	24 96       	adiw	r28, 0x04	; 4
   15c04:	cd bf       	out	0x3d, r28	; 61
   15c06:	de bf       	out	0x3e, r29	; 62
   15c08:	df 91       	pop	r29
   15c0a:	cf 91       	pop	r28
   15c0c:	ff 91       	pop	r31
   15c0e:	ef 91       	pop	r30
   15c10:	bf 91       	pop	r27
   15c12:	af 91       	pop	r26
   15c14:	9f 91       	pop	r25
   15c16:	8f 91       	pop	r24
   15c18:	7f 91       	pop	r23
   15c1a:	6f 91       	pop	r22
   15c1c:	5f 91       	pop	r21
   15c1e:	4f 91       	pop	r20
   15c20:	3f 91       	pop	r19
   15c22:	2f 91       	pop	r18
   15c24:	0f 90       	pop	r0
   15c26:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15c2a:	0f 90       	pop	r0
   15c2c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15c30:	0f 90       	pop	r0
   15c32:	1f 90       	pop	r1
   15c34:	18 95       	reti

00015c36 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
   15c36:	1f 92       	push	r1
   15c38:	0f 92       	push	r0
   15c3a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15c3e:	0f 92       	push	r0
   15c40:	11 24       	eor	r1, r1
   15c42:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15c46:	0f 92       	push	r0
   15c48:	2f 93       	push	r18
   15c4a:	3f 93       	push	r19
   15c4c:	4f 93       	push	r20
   15c4e:	5f 93       	push	r21
   15c50:	6f 93       	push	r22
   15c52:	7f 93       	push	r23
   15c54:	8f 93       	push	r24
   15c56:	9f 93       	push	r25
   15c58:	af 93       	push	r26
   15c5a:	bf 93       	push	r27
   15c5c:	ef 93       	push	r30
   15c5e:	ff 93       	push	r31
   15c60:	cf 93       	push	r28
   15c62:	df 93       	push	r29
   15c64:	00 d0       	rcall	.+0      	; 0x15c66 <__vector_42+0x30>
   15c66:	1f 92       	push	r1
   15c68:	cd b7       	in	r28, 0x3d	; 61
   15c6a:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
   15c6c:	20 91 4f 31 	lds	r18, 0x314F	; 0x80314f <adcb_callback>
   15c70:	30 91 50 31 	lds	r19, 0x3150	; 0x803150 <adcb_callback+0x1>
   15c74:	80 e4       	ldi	r24, 0x40	; 64
   15c76:	92 e0       	ldi	r25, 0x02	; 2
   15c78:	89 83       	std	Y+1, r24	; 0x01
   15c7a:	9a 83       	std	Y+2, r25	; 0x02
   15c7c:	88 e0       	ldi	r24, 0x08	; 8
   15c7e:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15c80:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15c82:	8b 81       	ldd	r24, Y+3	; 0x03
   15c84:	88 2f       	mov	r24, r24
   15c86:	90 e0       	ldi	r25, 0x00	; 0
   15c88:	83 70       	andi	r24, 0x03	; 3
   15c8a:	99 27       	eor	r25, r25
   15c8c:	89 2b       	or	r24, r25
   15c8e:	39 f4       	brne	.+14     	; 0x15c9e <__vector_42+0x68>
		index += 2;
   15c90:	8c 81       	ldd	r24, Y+4	; 0x04
   15c92:	8e 5f       	subi	r24, 0xFE	; 254
   15c94:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   15c96:	8b 81       	ldd	r24, Y+3	; 0x03
   15c98:	86 95       	lsr	r24
   15c9a:	86 95       	lsr	r24
   15c9c:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15c9e:	8b 81       	ldd	r24, Y+3	; 0x03
   15ca0:	88 2f       	mov	r24, r24
   15ca2:	90 e0       	ldi	r25, 0x00	; 0
   15ca4:	81 70       	andi	r24, 0x01	; 1
   15ca6:	99 27       	eor	r25, r25
   15ca8:	89 2b       	or	r24, r25
   15caa:	19 f4       	brne	.+6      	; 0x15cb2 <__vector_42+0x7c>
		index++;
   15cac:	8c 81       	ldd	r24, Y+4	; 0x04
   15cae:	8f 5f       	subi	r24, 0xFF	; 255
   15cb0:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15cb2:	89 81       	ldd	r24, Y+1	; 0x01
   15cb4:	9a 81       	ldd	r25, Y+2	; 0x02
   15cb6:	ac 01       	movw	r20, r24
   15cb8:	40 5e       	subi	r20, 0xE0	; 224
   15cba:	5f 4f       	sbci	r21, 0xFF	; 255
   15cbc:	8c 81       	ldd	r24, Y+4	; 0x04
   15cbe:	88 2f       	mov	r24, r24
   15cc0:	90 e0       	ldi	r25, 0x00	; 0
   15cc2:	88 0f       	add	r24, r24
   15cc4:	99 1f       	adc	r25, r25
   15cc6:	88 0f       	add	r24, r24
   15cc8:	99 1f       	adc	r25, r25
   15cca:	88 0f       	add	r24, r24
   15ccc:	99 1f       	adc	r25, r25
   15cce:	84 0f       	add	r24, r20
   15cd0:	95 1f       	adc	r25, r21
   15cd2:	fc 01       	movw	r30, r24
   15cd4:	84 81       	ldd	r24, Z+4	; 0x04
   15cd6:	95 81       	ldd	r25, Z+5	; 0x05
   15cd8:	ac 01       	movw	r20, r24
   15cda:	68 e0       	ldi	r22, 0x08	; 8
   15cdc:	80 e4       	ldi	r24, 0x40	; 64
   15cde:	92 e0       	ldi	r25, 0x02	; 2
   15ce0:	f9 01       	movw	r30, r18
   15ce2:	19 95       	eicall
}
   15ce4:	00 00       	nop
   15ce6:	24 96       	adiw	r28, 0x04	; 4
   15ce8:	cd bf       	out	0x3d, r28	; 61
   15cea:	de bf       	out	0x3e, r29	; 62
   15cec:	df 91       	pop	r29
   15cee:	cf 91       	pop	r28
   15cf0:	ff 91       	pop	r31
   15cf2:	ef 91       	pop	r30
   15cf4:	bf 91       	pop	r27
   15cf6:	af 91       	pop	r26
   15cf8:	9f 91       	pop	r25
   15cfa:	8f 91       	pop	r24
   15cfc:	7f 91       	pop	r23
   15cfe:	6f 91       	pop	r22
   15d00:	5f 91       	pop	r21
   15d02:	4f 91       	pop	r20
   15d04:	3f 91       	pop	r19
   15d06:	2f 91       	pop	r18
   15d08:	0f 90       	pop	r0
   15d0a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15d0e:	0f 90       	pop	r0
   15d10:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15d14:	0f 90       	pop	r0
   15d16:	1f 90       	pop	r1
   15d18:	18 95       	reti

00015d1a <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
   15d1a:	cf 93       	push	r28
   15d1c:	df 93       	push	r29
   15d1e:	cd b7       	in	r28, 0x3d	; 61
   15d20:	de b7       	in	r29, 0x3e	; 62
   15d22:	28 97       	sbiw	r28, 0x08	; 8
   15d24:	cd bf       	out	0x3d, r28	; 61
   15d26:	de bf       	out	0x3e, r29	; 62
   15d28:	8d 83       	std	Y+5, r24	; 0x05
   15d2a:	9e 83       	std	Y+6, r25	; 0x06
   15d2c:	6f 83       	std	Y+7, r22	; 0x07
   15d2e:	78 87       	std	Y+8, r23	; 0x08
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
   15d30:	8d 81       	ldd	r24, Y+5	; 0x05
   15d32:	9e 81       	ldd	r25, Y+6	; 0x06
   15d34:	81 15       	cp	r24, r1
   15d36:	92 40       	sbci	r25, 0x02	; 2
   15d38:	29 f4       	brne	.+10     	; 0x15d44 <adc_write_configuration+0x2a>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
   15d3a:	80 e0       	ldi	r24, 0x00	; 0
   15d3c:	fd db       	rcall	.-2054   	; 0x15538 <adc_get_calibration_data>
   15d3e:	89 83       	std	Y+1, r24	; 0x01
   15d40:	9a 83       	std	Y+2, r25	; 0x02
   15d42:	0a c0       	rjmp	.+20     	; 0x15d58 <adc_write_configuration+0x3e>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
   15d44:	8d 81       	ldd	r24, Y+5	; 0x05
   15d46:	9e 81       	ldd	r25, Y+6	; 0x06
   15d48:	80 34       	cpi	r24, 0x40	; 64
   15d4a:	92 40       	sbci	r25, 0x02	; 2
   15d4c:	09 f0       	breq	.+2      	; 0x15d50 <adc_write_configuration+0x36>
   15d4e:	56 c0       	rjmp	.+172    	; 0x15dfc <adc_write_configuration+0xe2>
		cal = adc_get_calibration_data(ADC_CAL_ADCB);
   15d50:	81 e0       	ldi	r24, 0x01	; 1
   15d52:	f2 db       	rcall	.-2076   	; 0x15538 <adc_get_calibration_data>
   15d54:	89 83       	std	Y+1, r24	; 0x01
	{
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
   15d56:	9a 83       	std	Y+2, r25	; 0x02
   15d58:	be db       	rcall	.-2180   	; 0x154d6 <cpu_irq_save>
	adc_enable_clock(adc);
   15d5a:	8b 83       	std	Y+3, r24	; 0x03
   15d5c:	8d 81       	ldd	r24, Y+5	; 0x05
   15d5e:	9e 81       	ldd	r25, Y+6	; 0x06
   15d60:	14 db       	rcall	.-2520   	; 0x1538a <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
   15d62:	8d 81       	ldd	r24, Y+5	; 0x05
   15d64:	9e 81       	ldd	r25, Y+6	; 0x06
   15d66:	fc 01       	movw	r30, r24
   15d68:	80 81       	ld	r24, Z
   15d6a:	81 70       	andi	r24, 0x01	; 1
   15d6c:	8c 83       	std	Y+4, r24	; 0x04

	adc->CTRLA = ADC_FLUSH_bm;
   15d6e:	8d 81       	ldd	r24, Y+5	; 0x05
   15d70:	9e 81       	ldd	r25, Y+6	; 0x06
   15d72:	22 e0       	ldi	r18, 0x02	; 2
   15d74:	fc 01       	movw	r30, r24
   15d76:	20 83       	st	Z, r18
	adc->CAL = cal;
   15d78:	8d 81       	ldd	r24, Y+5	; 0x05
   15d7a:	9e 81       	ldd	r25, Y+6	; 0x06
   15d7c:	29 81       	ldd	r18, Y+1	; 0x01
   15d7e:	3a 81       	ldd	r19, Y+2	; 0x02
   15d80:	fc 01       	movw	r30, r24
   15d82:	24 87       	std	Z+12, r18	; 0x0c
   15d84:	35 87       	std	Z+13, r19	; 0x0d
	adc->CMP = conf->cmp;
   15d86:	8f 81       	ldd	r24, Y+7	; 0x07
   15d88:	98 85       	ldd	r25, Y+8	; 0x08
   15d8a:	fc 01       	movw	r30, r24
   15d8c:	25 81       	ldd	r18, Z+5	; 0x05
   15d8e:	36 81       	ldd	r19, Z+6	; 0x06
   15d90:	8d 81       	ldd	r24, Y+5	; 0x05
   15d92:	9e 81       	ldd	r25, Y+6	; 0x06
   15d94:	fc 01       	movw	r30, r24
   15d96:	20 8f       	std	Z+24, r18	; 0x18
   15d98:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
   15d9a:	8f 81       	ldd	r24, Y+7	; 0x07
   15d9c:	98 85       	ldd	r25, Y+8	; 0x08
   15d9e:	fc 01       	movw	r30, r24
   15da0:	22 81       	ldd	r18, Z+2	; 0x02
   15da2:	8d 81       	ldd	r24, Y+5	; 0x05
   15da4:	9e 81       	ldd	r25, Y+6	; 0x06
   15da6:	fc 01       	movw	r30, r24
   15da8:	22 83       	std	Z+2, r18	; 0x02
	adc->PRESCALER = conf->prescaler;
   15daa:	8f 81       	ldd	r24, Y+7	; 0x07
   15dac:	98 85       	ldd	r25, Y+8	; 0x08
   15dae:	fc 01       	movw	r30, r24
   15db0:	24 81       	ldd	r18, Z+4	; 0x04
   15db2:	8d 81       	ldd	r24, Y+5	; 0x05
   15db4:	9e 81       	ldd	r25, Y+6	; 0x06
   15db6:	fc 01       	movw	r30, r24
   15db8:	24 83       	std	Z+4, r18	; 0x04
	adc->EVCTRL = conf->evctrl;
   15dba:	8f 81       	ldd	r24, Y+7	; 0x07
   15dbc:	98 85       	ldd	r25, Y+8	; 0x08
   15dbe:	fc 01       	movw	r30, r24
   15dc0:	23 81       	ldd	r18, Z+3	; 0x03
   15dc2:	8d 81       	ldd	r24, Y+5	; 0x05
   15dc4:	9e 81       	ldd	r25, Y+6	; 0x06
   15dc6:	fc 01       	movw	r30, r24
   15dc8:	23 83       	std	Z+3, r18	; 0x03
	adc->CTRLB = conf->ctrlb;
   15dca:	8f 81       	ldd	r24, Y+7	; 0x07
   15dcc:	98 85       	ldd	r25, Y+8	; 0x08
   15dce:	fc 01       	movw	r30, r24
   15dd0:	21 81       	ldd	r18, Z+1	; 0x01
   15dd2:	8d 81       	ldd	r24, Y+5	; 0x05
   15dd4:	9e 81       	ldd	r25, Y+6	; 0x06
   15dd6:	fc 01       	movw	r30, r24
   15dd8:	21 83       	std	Z+1, r18	; 0x01

	adc->CTRLA = enable | conf->ctrla;
   15dda:	8f 81       	ldd	r24, Y+7	; 0x07
   15ddc:	98 85       	ldd	r25, Y+8	; 0x08
   15dde:	fc 01       	movw	r30, r24
   15de0:	90 81       	ld	r25, Z
   15de2:	8c 81       	ldd	r24, Y+4	; 0x04
   15de4:	29 2f       	mov	r18, r25
   15de6:	28 2b       	or	r18, r24
   15de8:	8d 81       	ldd	r24, Y+5	; 0x05
   15dea:	9e 81       	ldd	r25, Y+6	; 0x06
   15dec:	fc 01       	movw	r30, r24

	adc_disable_clock(adc);
   15dee:	20 83       	st	Z, r18
   15df0:	8d 81       	ldd	r24, Y+5	; 0x05
   15df2:	9e 81       	ldd	r25, Y+6	; 0x06

	cpu_irq_restore(flags);
   15df4:	fb da       	rcall	.-2570   	; 0x153ec <adc_disable_clock>
   15df6:	8b 81       	ldd	r24, Y+3	; 0x03
   15df8:	7e db       	rcall	.-2308   	; 0x154f6 <cpu_irq_restore>
   15dfa:	01 c0       	rjmp	.+2      	; 0x15dfe <adc_write_configuration+0xe4>
	} else
#endif

	{
		Assert(0);
		return;
   15dfc:	00 00       	nop
	adc->CTRLA = enable | conf->ctrla;

	adc_disable_clock(adc);

	cpu_irq_restore(flags);
}
   15dfe:	28 96       	adiw	r28, 0x08	; 8
   15e00:	cd bf       	out	0x3d, r28	; 61
   15e02:	de bf       	out	0x3e, r29	; 62
   15e04:	df 91       	pop	r29
   15e06:	cf 91       	pop	r28
   15e08:	08 95       	ret

00015e0a <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
   15e0a:	cf 93       	push	r28
   15e0c:	df 93       	push	r29
   15e0e:	cd b7       	in	r28, 0x3d	; 61
   15e10:	de b7       	in	r29, 0x3e	; 62
   15e12:	25 97       	sbiw	r28, 0x05	; 5
   15e14:	cd bf       	out	0x3d, r28	; 61
   15e16:	de bf       	out	0x3e, r29	; 62
   15e18:	8a 83       	std	Y+2, r24	; 0x02
   15e1a:	9b 83       	std	Y+3, r25	; 0x03
   15e1c:	6c 83       	std	Y+4, r22	; 0x04
   15e1e:	7d 83       	std	Y+5, r23	; 0x05
	irqflags_t flags = cpu_irq_save();
   15e20:	5a db       	rcall	.-2380   	; 0x154d6 <cpu_irq_save>
   15e22:	89 83       	std	Y+1, r24	; 0x01

	adc_enable_clock(adc);
   15e24:	8a 81       	ldd	r24, Y+2	; 0x02
   15e26:	9b 81       	ldd	r25, Y+3	; 0x03
   15e28:	b0 da       	rcall	.-2720   	; 0x1538a <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
   15e2a:	8a 81       	ldd	r24, Y+2	; 0x02
   15e2c:	9b 81       	ldd	r25, Y+3	; 0x03
   15e2e:	fc 01       	movw	r30, r24
   15e30:	80 81       	ld	r24, Z
   15e32:	28 2f       	mov	r18, r24
   15e34:	20 7c       	andi	r18, 0xC0	; 192
   15e36:	8c 81       	ldd	r24, Y+4	; 0x04
   15e38:	9d 81       	ldd	r25, Y+5	; 0x05
   15e3a:	fc 01       	movw	r30, r24
   15e3c:	20 83       	st	Z, r18

	conf->cmp = adc->CMP;
   15e3e:	8a 81       	ldd	r24, Y+2	; 0x02
   15e40:	9b 81       	ldd	r25, Y+3	; 0x03
   15e42:	fc 01       	movw	r30, r24
   15e44:	20 8d       	ldd	r18, Z+24	; 0x18
   15e46:	31 8d       	ldd	r19, Z+25	; 0x19
   15e48:	8c 81       	ldd	r24, Y+4	; 0x04
   15e4a:	9d 81       	ldd	r25, Y+5	; 0x05
   15e4c:	fc 01       	movw	r30, r24
   15e4e:	25 83       	std	Z+5, r18	; 0x05
   15e50:	36 83       	std	Z+6, r19	; 0x06
	conf->refctrl = adc->REFCTRL;
   15e52:	8a 81       	ldd	r24, Y+2	; 0x02
   15e54:	9b 81       	ldd	r25, Y+3	; 0x03
   15e56:	fc 01       	movw	r30, r24
   15e58:	22 81       	ldd	r18, Z+2	; 0x02
   15e5a:	8c 81       	ldd	r24, Y+4	; 0x04
   15e5c:	9d 81       	ldd	r25, Y+5	; 0x05
   15e5e:	fc 01       	movw	r30, r24
   15e60:	22 83       	std	Z+2, r18	; 0x02
	conf->prescaler = adc->PRESCALER;
   15e62:	8a 81       	ldd	r24, Y+2	; 0x02
   15e64:	9b 81       	ldd	r25, Y+3	; 0x03
   15e66:	fc 01       	movw	r30, r24
   15e68:	24 81       	ldd	r18, Z+4	; 0x04
   15e6a:	8c 81       	ldd	r24, Y+4	; 0x04
   15e6c:	9d 81       	ldd	r25, Y+5	; 0x05
   15e6e:	fc 01       	movw	r30, r24
   15e70:	24 83       	std	Z+4, r18	; 0x04
	conf->evctrl = adc->EVCTRL;
   15e72:	8a 81       	ldd	r24, Y+2	; 0x02
   15e74:	9b 81       	ldd	r25, Y+3	; 0x03
   15e76:	fc 01       	movw	r30, r24
   15e78:	23 81       	ldd	r18, Z+3	; 0x03
   15e7a:	8c 81       	ldd	r24, Y+4	; 0x04
   15e7c:	9d 81       	ldd	r25, Y+5	; 0x05
   15e7e:	fc 01       	movw	r30, r24
   15e80:	23 83       	std	Z+3, r18	; 0x03
	conf->ctrlb = adc->CTRLB;
   15e82:	8a 81       	ldd	r24, Y+2	; 0x02
   15e84:	9b 81       	ldd	r25, Y+3	; 0x03
   15e86:	fc 01       	movw	r30, r24
   15e88:	21 81       	ldd	r18, Z+1	; 0x01
   15e8a:	8c 81       	ldd	r24, Y+4	; 0x04
   15e8c:	9d 81       	ldd	r25, Y+5	; 0x05
   15e8e:	fc 01       	movw	r30, r24
   15e90:	21 83       	std	Z+1, r18	; 0x01

	adc_disable_clock(adc);
   15e92:	8a 81       	ldd	r24, Y+2	; 0x02
   15e94:	9b 81       	ldd	r25, Y+3	; 0x03

	cpu_irq_restore(flags);
   15e96:	aa da       	rcall	.-2732   	; 0x153ec <adc_disable_clock>
   15e98:	89 81       	ldd	r24, Y+1	; 0x01
   15e9a:	2d db       	rcall	.-2470   	; 0x154f6 <cpu_irq_restore>
}
   15e9c:	00 00       	nop
   15e9e:	25 96       	adiw	r28, 0x05	; 5
   15ea0:	cd bf       	out	0x3d, r28	; 61
   15ea2:	de bf       	out	0x3e, r29	; 62
   15ea4:	df 91       	pop	r29
   15ea6:	cf 91       	pop	r28
   15ea8:	08 95       	ret

00015eaa <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
   15eaa:	cf 93       	push	r28
   15eac:	df 93       	push	r29
   15eae:	cd b7       	in	r28, 0x3d	; 61
   15eb0:	de b7       	in	r29, 0x3e	; 62
   15eb2:	2c 97       	sbiw	r28, 0x0c	; 12
   15eb4:	cd bf       	out	0x3d, r28	; 61
   15eb6:	de bf       	out	0x3e, r29	; 62
   15eb8:	88 87       	std	Y+8, r24	; 0x08
   15eba:	99 87       	std	Y+9, r25	; 0x09
   15ebc:	6a 87       	std	Y+10, r22	; 0x0a
   15ebe:	4b 87       	std	Y+11, r20	; 0x0b
   15ec0:	5c 87       	std	Y+12, r21	; 0x0c
   15ec2:	88 85       	ldd	r24, Y+8	; 0x08
   15ec4:	99 85       	ldd	r25, Y+9	; 0x09
   15ec6:	8c 83       	std	Y+4, r24	; 0x04
   15ec8:	9d 83       	std	Y+5, r25	; 0x05
   15eca:	8a 85       	ldd	r24, Y+10	; 0x0a
   15ecc:	8e 83       	std	Y+6, r24	; 0x06
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15ece:	1f 82       	std	Y+7, r1	; 0x07
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15ed0:	8e 81       	ldd	r24, Y+6	; 0x06
   15ed2:	88 2f       	mov	r24, r24
   15ed4:	90 e0       	ldi	r25, 0x00	; 0
   15ed6:	83 70       	andi	r24, 0x03	; 3
   15ed8:	99 27       	eor	r25, r25
   15eda:	89 2b       	or	r24, r25
   15edc:	39 f4       	brne	.+14     	; 0x15eec <adcch_write_configuration+0x42>
		index += 2;
   15ede:	8f 81       	ldd	r24, Y+7	; 0x07
   15ee0:	8e 5f       	subi	r24, 0xFE	; 254
   15ee2:	8f 83       	std	Y+7, r24	; 0x07
		ch_mask >>= 2;
   15ee4:	8e 81       	ldd	r24, Y+6	; 0x06
   15ee6:	86 95       	lsr	r24
   15ee8:	86 95       	lsr	r24
   15eea:	8e 83       	std	Y+6, r24	; 0x06
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15eec:	8e 81       	ldd	r24, Y+6	; 0x06
   15eee:	88 2f       	mov	r24, r24
   15ef0:	90 e0       	ldi	r25, 0x00	; 0
   15ef2:	81 70       	andi	r24, 0x01	; 1
   15ef4:	99 27       	eor	r25, r25
   15ef6:	89 2b       	or	r24, r25
   15ef8:	19 f4       	brne	.+6      	; 0x15f00 <adcch_write_configuration+0x56>
		index++;
   15efa:	8f 81       	ldd	r24, Y+7	; 0x07
   15efc:	8f 5f       	subi	r24, 0xFF	; 255
   15efe:	8f 83       	std	Y+7, r24	; 0x07
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15f00:	8c 81       	ldd	r24, Y+4	; 0x04
   15f02:	9d 81       	ldd	r25, Y+5	; 0x05
   15f04:	9c 01       	movw	r18, r24
   15f06:	20 5e       	subi	r18, 0xE0	; 224
   15f08:	3f 4f       	sbci	r19, 0xFF	; 255
   15f0a:	8f 81       	ldd	r24, Y+7	; 0x07
   15f0c:	88 2f       	mov	r24, r24
   15f0e:	90 e0       	ldi	r25, 0x00	; 0
   15f10:	88 0f       	add	r24, r24
   15f12:	99 1f       	adc	r25, r25
   15f14:	88 0f       	add	r24, r24
   15f16:	99 1f       	adc	r25, r25
   15f18:	88 0f       	add	r24, r24
   15f1a:	99 1f       	adc	r25, r25
   15f1c:	82 0f       	add	r24, r18
   15f1e:	93 1f       	adc	r25, r19
	ADC_CH_t *adc_ch;
	irqflags_t flags;

	adc_ch = adc_get_channel(adc, ch_mask);
   15f20:	89 83       	std	Y+1, r24	; 0x01
   15f22:	9a 83       	std	Y+2, r25	; 0x02

	flags = cpu_irq_save();
   15f24:	d8 da       	rcall	.-2640   	; 0x154d6 <cpu_irq_save>
   15f26:	8b 83       	std	Y+3, r24	; 0x03
			return;
		}
	}
#endif

	adc_enable_clock(adc);
   15f28:	88 85       	ldd	r24, Y+8	; 0x08
   15f2a:	99 85       	ldd	r25, Y+9	; 0x09
   15f2c:	2e da       	rcall	.-2980   	; 0x1538a <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
   15f2e:	8b 85       	ldd	r24, Y+11	; 0x0b
   15f30:	9c 85       	ldd	r25, Y+12	; 0x0c
   15f32:	fc 01       	movw	r30, r24
   15f34:	20 81       	ld	r18, Z
   15f36:	89 81       	ldd	r24, Y+1	; 0x01
   15f38:	9a 81       	ldd	r25, Y+2	; 0x02
   15f3a:	fc 01       	movw	r30, r24
   15f3c:	20 83       	st	Z, r18
	adc_ch->INTCTRL = ch_conf->intctrl;
   15f3e:	8b 85       	ldd	r24, Y+11	; 0x0b
   15f40:	9c 85       	ldd	r25, Y+12	; 0x0c
   15f42:	fc 01       	movw	r30, r24
   15f44:	22 81       	ldd	r18, Z+2	; 0x02
   15f46:	89 81       	ldd	r24, Y+1	; 0x01
   15f48:	9a 81       	ldd	r25, Y+2	; 0x02
   15f4a:	fc 01       	movw	r30, r24
   15f4c:	22 83       	std	Z+2, r18	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
   15f4e:	8b 85       	ldd	r24, Y+11	; 0x0b
   15f50:	9c 85       	ldd	r25, Y+12	; 0x0c
   15f52:	fc 01       	movw	r30, r24
   15f54:	21 81       	ldd	r18, Z+1	; 0x01
   15f56:	89 81       	ldd	r24, Y+1	; 0x01
   15f58:	9a 81       	ldd	r25, Y+2	; 0x02
   15f5a:	fc 01       	movw	r30, r24
   15f5c:	21 83       	std	Z+1, r18	; 0x01
	if (ch_mask & ADC_CH0) {
   15f5e:	8a 85       	ldd	r24, Y+10	; 0x0a
   15f60:	88 2f       	mov	r24, r24
   15f62:	90 e0       	ldi	r25, 0x00	; 0
   15f64:	81 70       	andi	r24, 0x01	; 1
   15f66:	99 27       	eor	r25, r25
   15f68:	89 2b       	or	r24, r25
   15f6a:	41 f0       	breq	.+16     	; 0x15f7c <adcch_write_configuration+0xd2>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
   15f6c:	8b 85       	ldd	r24, Y+11	; 0x0b
   15f6e:	9c 85       	ldd	r25, Y+12	; 0x0c
   15f70:	fc 01       	movw	r30, r24
   15f72:	23 81       	ldd	r18, Z+3	; 0x03
   15f74:	89 81       	ldd	r24, Y+1	; 0x01
   15f76:	9a 81       	ldd	r25, Y+2	; 0x02
   15f78:	fc 01       	movw	r30, r24
   15f7a:	26 83       	std	Z+6, r18	; 0x06
	}
	adc_disable_clock(adc);
   15f7c:	88 85       	ldd	r24, Y+8	; 0x08
   15f7e:	99 85       	ldd	r25, Y+9	; 0x09

	cpu_irq_restore(flags);
   15f80:	35 da       	rcall	.-2966   	; 0x153ec <adc_disable_clock>
   15f82:	8b 81       	ldd	r24, Y+3	; 0x03
   15f84:	b8 da       	rcall	.-2704   	; 0x154f6 <cpu_irq_restore>
}
   15f86:	00 00       	nop
   15f88:	2c 96       	adiw	r28, 0x0c	; 12
   15f8a:	cd bf       	out	0x3d, r28	; 61
   15f8c:	de bf       	out	0x3e, r29	; 62
   15f8e:	df 91       	pop	r29
   15f90:	cf 91       	pop	r28
   15f92:	08 95       	ret

00015f94 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
   15f94:	cf 93       	push	r28
   15f96:	df 93       	push	r29
   15f98:	cd b7       	in	r28, 0x3d	; 61
   15f9a:	de b7       	in	r29, 0x3e	; 62
   15f9c:	2c 97       	sbiw	r28, 0x0c	; 12
   15f9e:	cd bf       	out	0x3d, r28	; 61
   15fa0:	de bf       	out	0x3e, r29	; 62
   15fa2:	88 87       	std	Y+8, r24	; 0x08
   15fa4:	99 87       	std	Y+9, r25	; 0x09
   15fa6:	6a 87       	std	Y+10, r22	; 0x0a
   15fa8:	4b 87       	std	Y+11, r20	; 0x0b
   15faa:	5c 87       	std	Y+12, r21	; 0x0c
   15fac:	88 85       	ldd	r24, Y+8	; 0x08
   15fae:	99 85       	ldd	r25, Y+9	; 0x09
   15fb0:	8c 83       	std	Y+4, r24	; 0x04
   15fb2:	9d 83       	std	Y+5, r25	; 0x05
   15fb4:	8a 85       	ldd	r24, Y+10	; 0x0a
   15fb6:	8e 83       	std	Y+6, r24	; 0x06
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15fb8:	1f 82       	std	Y+7, r1	; 0x07
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15fba:	8e 81       	ldd	r24, Y+6	; 0x06
   15fbc:	88 2f       	mov	r24, r24
   15fbe:	90 e0       	ldi	r25, 0x00	; 0
   15fc0:	83 70       	andi	r24, 0x03	; 3
   15fc2:	99 27       	eor	r25, r25
   15fc4:	89 2b       	or	r24, r25
   15fc6:	39 f4       	brne	.+14     	; 0x15fd6 <adcch_read_configuration+0x42>
		index += 2;
   15fc8:	8f 81       	ldd	r24, Y+7	; 0x07
   15fca:	8e 5f       	subi	r24, 0xFE	; 254
   15fcc:	8f 83       	std	Y+7, r24	; 0x07
		ch_mask >>= 2;
   15fce:	8e 81       	ldd	r24, Y+6	; 0x06
   15fd0:	86 95       	lsr	r24
   15fd2:	86 95       	lsr	r24
   15fd4:	8e 83       	std	Y+6, r24	; 0x06
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15fd6:	8e 81       	ldd	r24, Y+6	; 0x06
   15fd8:	88 2f       	mov	r24, r24
   15fda:	90 e0       	ldi	r25, 0x00	; 0
   15fdc:	81 70       	andi	r24, 0x01	; 1
   15fde:	99 27       	eor	r25, r25
   15fe0:	89 2b       	or	r24, r25
   15fe2:	19 f4       	brne	.+6      	; 0x15fea <adcch_read_configuration+0x56>
		index++;
   15fe4:	8f 81       	ldd	r24, Y+7	; 0x07
   15fe6:	8f 5f       	subi	r24, 0xFF	; 255
   15fe8:	8f 83       	std	Y+7, r24	; 0x07
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15fea:	8c 81       	ldd	r24, Y+4	; 0x04
   15fec:	9d 81       	ldd	r25, Y+5	; 0x05
   15fee:	9c 01       	movw	r18, r24
   15ff0:	20 5e       	subi	r18, 0xE0	; 224
   15ff2:	3f 4f       	sbci	r19, 0xFF	; 255
   15ff4:	8f 81       	ldd	r24, Y+7	; 0x07
   15ff6:	88 2f       	mov	r24, r24
   15ff8:	90 e0       	ldi	r25, 0x00	; 0
   15ffa:	88 0f       	add	r24, r24
   15ffc:	99 1f       	adc	r25, r25
   15ffe:	88 0f       	add	r24, r24
   16000:	99 1f       	adc	r25, r25
   16002:	88 0f       	add	r24, r24
   16004:	99 1f       	adc	r25, r25
   16006:	82 0f       	add	r24, r18
   16008:	93 1f       	adc	r25, r19
	ADC_CH_t *adc_ch;
	irqflags_t flags;

	adc_ch = adc_get_channel(adc, ch_mask);
   1600a:	89 83       	std	Y+1, r24	; 0x01
   1600c:	9a 83       	std	Y+2, r25	; 0x02

	flags = cpu_irq_save();
   1600e:	63 da       	rcall	.-2874   	; 0x154d6 <cpu_irq_save>
   16010:	8b 83       	std	Y+3, r24	; 0x03

	adc_enable_clock(adc);
   16012:	88 85       	ldd	r24, Y+8	; 0x08
   16014:	99 85       	ldd	r25, Y+9	; 0x09
   16016:	b9 d9       	rcall	.-3214   	; 0x1538a <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
   16018:	89 81       	ldd	r24, Y+1	; 0x01
   1601a:	9a 81       	ldd	r25, Y+2	; 0x02
   1601c:	fc 01       	movw	r30, r24
   1601e:	20 81       	ld	r18, Z
   16020:	8b 85       	ldd	r24, Y+11	; 0x0b
   16022:	9c 85       	ldd	r25, Y+12	; 0x0c
   16024:	fc 01       	movw	r30, r24
   16026:	20 83       	st	Z, r18
	ch_conf->intctrl = adc_ch->INTCTRL;
   16028:	89 81       	ldd	r24, Y+1	; 0x01
   1602a:	9a 81       	ldd	r25, Y+2	; 0x02
   1602c:	fc 01       	movw	r30, r24
   1602e:	22 81       	ldd	r18, Z+2	; 0x02
   16030:	8b 85       	ldd	r24, Y+11	; 0x0b
   16032:	9c 85       	ldd	r25, Y+12	; 0x0c
   16034:	fc 01       	movw	r30, r24
   16036:	22 83       	std	Z+2, r18	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
   16038:	89 81       	ldd	r24, Y+1	; 0x01
   1603a:	9a 81       	ldd	r25, Y+2	; 0x02
   1603c:	fc 01       	movw	r30, r24
   1603e:	21 81       	ldd	r18, Z+1	; 0x01
   16040:	8b 85       	ldd	r24, Y+11	; 0x0b
   16042:	9c 85       	ldd	r25, Y+12	; 0x0c
   16044:	fc 01       	movw	r30, r24
   16046:	21 83       	std	Z+1, r18	; 0x01
	if (ch_mask & ADC_CH0) {
   16048:	8a 85       	ldd	r24, Y+10	; 0x0a
   1604a:	88 2f       	mov	r24, r24
   1604c:	90 e0       	ldi	r25, 0x00	; 0
   1604e:	81 70       	andi	r24, 0x01	; 1
   16050:	99 27       	eor	r25, r25
   16052:	89 2b       	or	r24, r25
   16054:	41 f0       	breq	.+16     	; 0x16066 <adcch_read_configuration+0xd2>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
   16056:	89 81       	ldd	r24, Y+1	; 0x01
   16058:	9a 81       	ldd	r25, Y+2	; 0x02
   1605a:	fc 01       	movw	r30, r24
   1605c:	26 81       	ldd	r18, Z+6	; 0x06
   1605e:	8b 85       	ldd	r24, Y+11	; 0x0b
   16060:	9c 85       	ldd	r25, Y+12	; 0x0c
   16062:	fc 01       	movw	r30, r24
   16064:	23 83       	std	Z+3, r18	; 0x03
	}
	adc_disable_clock(adc);
   16066:	88 85       	ldd	r24, Y+8	; 0x08
   16068:	99 85       	ldd	r25, Y+9	; 0x09

	cpu_irq_restore(flags);
   1606a:	c0 d9       	rcall	.-3200   	; 0x153ec <adc_disable_clock>
   1606c:	8b 81       	ldd	r24, Y+3	; 0x03
   1606e:	43 da       	rcall	.-2938   	; 0x154f6 <cpu_irq_restore>
}
   16070:	00 00       	nop
   16072:	2c 96       	adiw	r28, 0x0c	; 12
   16074:	cd bf       	out	0x3d, r28	; 61
   16076:	de bf       	out	0x3e, r29	; 62
   16078:	df 91       	pop	r29
   1607a:	cf 91       	pop	r28
   1607c:	08 95       	ret

0001607e <cpu_irq_save>:

	{
		Assert(0);
		return false;
	}
}
   1607e:	cf 93       	push	r28
   16080:	df 93       	push	r29
   16082:	1f 92       	push	r1
   16084:	cd b7       	in	r28, 0x3d	; 61
   16086:	de b7       	in	r29, 0x3e	; 62
   16088:	8f e3       	ldi	r24, 0x3F	; 63
   1608a:	90 e0       	ldi	r25, 0x00	; 0
   1608c:	fc 01       	movw	r30, r24
   1608e:	80 81       	ld	r24, Z
   16090:	89 83       	std	Y+1, r24	; 0x01
   16092:	f8 94       	cli
   16094:	89 81       	ldd	r24, Y+1	; 0x01
   16096:	0f 90       	pop	r0
   16098:	df 91       	pop	r29
   1609a:	cf 91       	pop	r28
   1609c:	08 95       	ret

0001609e <cpu_irq_restore>:
   1609e:	cf 93       	push	r28
   160a0:	df 93       	push	r29
   160a2:	1f 92       	push	r1
   160a4:	cd b7       	in	r28, 0x3d	; 61
   160a6:	de b7       	in	r29, 0x3e	; 62
   160a8:	89 83       	std	Y+1, r24	; 0x01
   160aa:	8f e3       	ldi	r24, 0x3F	; 63
   160ac:	90 e0       	ldi	r25, 0x00	; 0
   160ae:	29 81       	ldd	r18, Y+1	; 0x01
   160b0:	fc 01       	movw	r30, r24
   160b2:	20 83       	st	Z, r18
   160b4:	00 00       	nop
   160b6:	0f 90       	pop	r0
   160b8:	df 91       	pop	r29
   160ba:	cf 91       	pop	r28
   160bc:	08 95       	ret

000160be <nvm_read_production_signature_row>:
   160be:	cf 93       	push	r28
   160c0:	df 93       	push	r29
   160c2:	1f 92       	push	r1
   160c4:	cd b7       	in	r28, 0x3d	; 61
   160c6:	de b7       	in	r29, 0x3e	; 62
   160c8:	89 83       	std	Y+1, r24	; 0x01
   160ca:	89 81       	ldd	r24, Y+1	; 0x01
   160cc:	88 2f       	mov	r24, r24
   160ce:	90 e0       	ldi	r25, 0x00	; 0
   160d0:	bc 01       	movw	r22, r24
   160d2:	82 e0       	ldi	r24, 0x02	; 2
   160d4:	0f 94 f4 2f 	call	0x25fe8	; 0x25fe8 <nvm_read_byte>
   160d8:	0f 90       	pop	r0
   160da:	df 91       	pop	r29
   160dc:	cf 91       	pop	r28
   160de:	08 95       	ret

000160e0 <sleepmgr_lock_mode>:
   160e0:	cf 93       	push	r28
   160e2:	df 93       	push	r29
   160e4:	1f 92       	push	r1
   160e6:	1f 92       	push	r1
   160e8:	cd b7       	in	r28, 0x3d	; 61
   160ea:	de b7       	in	r29, 0x3e	; 62
   160ec:	8a 83       	std	Y+2, r24	; 0x02
   160ee:	8a 81       	ldd	r24, Y+2	; 0x02
   160f0:	88 2f       	mov	r24, r24
   160f2:	90 e0       	ldi	r25, 0x00	; 0
   160f4:	87 59       	subi	r24, 0x97	; 151
   160f6:	9e 4c       	sbci	r25, 0xCE	; 206
   160f8:	fc 01       	movw	r30, r24
   160fa:	80 81       	ld	r24, Z
   160fc:	8f 3f       	cpi	r24, 0xFF	; 255
   160fe:	09 f4       	brne	.+2      	; 0x16102 <sleepmgr_lock_mode+0x22>
   16100:	ff cf       	rjmp	.-2      	; 0x16100 <sleepmgr_lock_mode+0x20>
   16102:	bd df       	rcall	.-134    	; 0x1607e <cpu_irq_save>
   16104:	89 83       	std	Y+1, r24	; 0x01
   16106:	8a 81       	ldd	r24, Y+2	; 0x02
   16108:	88 2f       	mov	r24, r24
   1610a:	90 e0       	ldi	r25, 0x00	; 0
   1610c:	9c 01       	movw	r18, r24
   1610e:	27 59       	subi	r18, 0x97	; 151
   16110:	3e 4c       	sbci	r19, 0xCE	; 206
   16112:	f9 01       	movw	r30, r18
   16114:	20 81       	ld	r18, Z
   16116:	2f 5f       	subi	r18, 0xFF	; 255
   16118:	87 59       	subi	r24, 0x97	; 151
   1611a:	9e 4c       	sbci	r25, 0xCE	; 206
   1611c:	fc 01       	movw	r30, r24
   1611e:	20 83       	st	Z, r18
   16120:	89 81       	ldd	r24, Y+1	; 0x01
   16122:	bd df       	rcall	.-134    	; 0x1609e <cpu_irq_restore>
   16124:	00 00       	nop
   16126:	0f 90       	pop	r0
   16128:	0f 90       	pop	r0
   1612a:	df 91       	pop	r29
   1612c:	cf 91       	pop	r28
   1612e:	08 95       	ret

00016130 <sleepmgr_unlock_mode>:
   16130:	cf 93       	push	r28
   16132:	df 93       	push	r29
   16134:	1f 92       	push	r1
   16136:	1f 92       	push	r1
   16138:	cd b7       	in	r28, 0x3d	; 61
   1613a:	de b7       	in	r29, 0x3e	; 62
   1613c:	8a 83       	std	Y+2, r24	; 0x02
   1613e:	8a 81       	ldd	r24, Y+2	; 0x02
   16140:	88 2f       	mov	r24, r24
   16142:	90 e0       	ldi	r25, 0x00	; 0
   16144:	87 59       	subi	r24, 0x97	; 151
   16146:	9e 4c       	sbci	r25, 0xCE	; 206
   16148:	fc 01       	movw	r30, r24
   1614a:	80 81       	ld	r24, Z
   1614c:	88 23       	and	r24, r24
   1614e:	09 f4       	brne	.+2      	; 0x16152 <sleepmgr_unlock_mode+0x22>
   16150:	ff cf       	rjmp	.-2      	; 0x16150 <sleepmgr_unlock_mode+0x20>
   16152:	95 df       	rcall	.-214    	; 0x1607e <cpu_irq_save>
   16154:	89 83       	std	Y+1, r24	; 0x01
   16156:	8a 81       	ldd	r24, Y+2	; 0x02
   16158:	88 2f       	mov	r24, r24
   1615a:	90 e0       	ldi	r25, 0x00	; 0
   1615c:	9c 01       	movw	r18, r24
   1615e:	27 59       	subi	r18, 0x97	; 151
   16160:	3e 4c       	sbci	r19, 0xCE	; 206
   16162:	f9 01       	movw	r30, r18
   16164:	20 81       	ld	r18, Z
   16166:	21 50       	subi	r18, 0x01	; 1
   16168:	87 59       	subi	r24, 0x97	; 151
   1616a:	9e 4c       	sbci	r25, 0xCE	; 206
   1616c:	fc 01       	movw	r30, r24
   1616e:	20 83       	st	Z, r18
   16170:	89 81       	ldd	r24, Y+1	; 0x01
   16172:	95 df       	rcall	.-214    	; 0x1609e <cpu_irq_restore>
   16174:	00 00       	nop
   16176:	0f 90       	pop	r0
   16178:	0f 90       	pop	r0
   1617a:	df 91       	pop	r29
   1617c:	cf 91       	pop	r28
   1617e:	08 95       	ret

00016180 <dac_enable_clock>:
   16180:	cf 93       	push	r28
   16182:	df 93       	push	r29
   16184:	1f 92       	push	r1
   16186:	1f 92       	push	r1
   16188:	cd b7       	in	r28, 0x3d	; 61
   1618a:	de b7       	in	r29, 0x3e	; 62
   1618c:	89 83       	std	Y+1, r24	; 0x01
   1618e:	9a 83       	std	Y+2, r25	; 0x02
   16190:	89 81       	ldd	r24, Y+1	; 0x01
   16192:	9a 81       	ldd	r25, Y+2	; 0x02
   16194:	80 32       	cpi	r24, 0x20	; 32
   16196:	93 40       	sbci	r25, 0x03	; 3
   16198:	69 f4       	brne	.+26     	; 0x161b4 <dac_enable_clock+0x34>
   1619a:	80 91 d4 22 	lds	r24, 0x22D4	; 0x8022d4 <dacb_enable_count>
   1619e:	91 e0       	ldi	r25, 0x01	; 1
   161a0:	98 0f       	add	r25, r24
   161a2:	90 93 d4 22 	sts	0x22D4, r25	; 0x8022d4 <dacb_enable_count>
   161a6:	88 23       	and	r24, r24
   161a8:	31 f4       	brne	.+12     	; 0x161b6 <dac_enable_clock+0x36>
   161aa:	64 e0       	ldi	r22, 0x04	; 4
   161ac:	82 e0       	ldi	r24, 0x02	; 2
   161ae:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   161b2:	01 c0       	rjmp	.+2      	; 0x161b6 <dac_enable_clock+0x36>
   161b4:	00 00       	nop
   161b6:	0f 90       	pop	r0
   161b8:	0f 90       	pop	r0
   161ba:	df 91       	pop	r29
   161bc:	cf 91       	pop	r28
   161be:	08 95       	ret

000161c0 <dac_disable_clock>:
   161c0:	cf 93       	push	r28
   161c2:	df 93       	push	r29
   161c4:	1f 92       	push	r1
   161c6:	1f 92       	push	r1
   161c8:	cd b7       	in	r28, 0x3d	; 61
   161ca:	de b7       	in	r29, 0x3e	; 62
   161cc:	89 83       	std	Y+1, r24	; 0x01
   161ce:	9a 83       	std	Y+2, r25	; 0x02
   161d0:	89 81       	ldd	r24, Y+1	; 0x01
   161d2:	9a 81       	ldd	r25, Y+2	; 0x02
   161d4:	80 32       	cpi	r24, 0x20	; 32
   161d6:	93 40       	sbci	r25, 0x03	; 3
   161d8:	71 f4       	brne	.+28     	; 0x161f6 <dac_disable_clock+0x36>
   161da:	80 91 d4 22 	lds	r24, 0x22D4	; 0x8022d4 <dacb_enable_count>
   161de:	81 50       	subi	r24, 0x01	; 1
   161e0:	80 93 d4 22 	sts	0x22D4, r24	; 0x8022d4 <dacb_enable_count>
   161e4:	80 91 d4 22 	lds	r24, 0x22D4	; 0x8022d4 <dacb_enable_count>
   161e8:	88 23       	and	r24, r24
   161ea:	31 f4       	brne	.+12     	; 0x161f8 <dac_disable_clock+0x38>
   161ec:	64 e0       	ldi	r22, 0x04	; 4
   161ee:	82 e0       	ldi	r24, 0x02	; 2
   161f0:	0f 94 7f 1b 	call	0x236fe	; 0x236fe <sysclk_disable_module>
   161f4:	01 c0       	rjmp	.+2      	; 0x161f8 <dac_disable_clock+0x38>
   161f6:	00 00       	nop
   161f8:	0f 90       	pop	r0
   161fa:	0f 90       	pop	r0
   161fc:	df 91       	pop	r29
   161fe:	cf 91       	pop	r28
   16200:	08 95       	ret

00016202 <dac_enable>:
   16202:	cf 93       	push	r28
   16204:	df 93       	push	r29
   16206:	00 d0       	rcall	.+0      	; 0x16208 <dac_enable+0x6>
   16208:	cd b7       	in	r28, 0x3d	; 61
   1620a:	de b7       	in	r29, 0x3e	; 62
   1620c:	8a 83       	std	Y+2, r24	; 0x02
   1620e:	9b 83       	std	Y+3, r25	; 0x03
   16210:	36 df       	rcall	.-404    	; 0x1607e <cpu_irq_save>
   16212:	89 83       	std	Y+1, r24	; 0x01
   16214:	81 e0       	ldi	r24, 0x01	; 1
   16216:	64 df       	rcall	.-312    	; 0x160e0 <sleepmgr_lock_mode>
   16218:	8a 81       	ldd	r24, Y+2	; 0x02
   1621a:	9b 81       	ldd	r25, Y+3	; 0x03
   1621c:	b1 df       	rcall	.-158    	; 0x16180 <dac_enable_clock>
   1621e:	8a 81       	ldd	r24, Y+2	; 0x02
   16220:	9b 81       	ldd	r25, Y+3	; 0x03
   16222:	fc 01       	movw	r30, r24
   16224:	80 81       	ld	r24, Z
   16226:	28 2f       	mov	r18, r24
   16228:	21 60       	ori	r18, 0x01	; 1
   1622a:	8a 81       	ldd	r24, Y+2	; 0x02
   1622c:	9b 81       	ldd	r25, Y+3	; 0x03
   1622e:	fc 01       	movw	r30, r24
   16230:	20 83       	st	Z, r18
   16232:	89 81       	ldd	r24, Y+1	; 0x01
   16234:	34 df       	rcall	.-408    	; 0x1609e <cpu_irq_restore>
   16236:	00 00       	nop
   16238:	23 96       	adiw	r28, 0x03	; 3
   1623a:	cd bf       	out	0x3d, r28	; 61
   1623c:	de bf       	out	0x3e, r29	; 62
   1623e:	df 91       	pop	r29
   16240:	cf 91       	pop	r28
   16242:	08 95       	ret

00016244 <dac_disable>:
   16244:	cf 93       	push	r28
   16246:	df 93       	push	r29
   16248:	00 d0       	rcall	.+0      	; 0x1624a <dac_disable+0x6>
   1624a:	cd b7       	in	r28, 0x3d	; 61
   1624c:	de b7       	in	r29, 0x3e	; 62
   1624e:	8a 83       	std	Y+2, r24	; 0x02
   16250:	9b 83       	std	Y+3, r25	; 0x03
   16252:	15 df       	rcall	.-470    	; 0x1607e <cpu_irq_save>
   16254:	89 83       	std	Y+1, r24	; 0x01
   16256:	8a 81       	ldd	r24, Y+2	; 0x02
   16258:	9b 81       	ldd	r25, Y+3	; 0x03
   1625a:	fc 01       	movw	r30, r24
   1625c:	80 81       	ld	r24, Z
   1625e:	28 2f       	mov	r18, r24
   16260:	2e 7f       	andi	r18, 0xFE	; 254
   16262:	8a 81       	ldd	r24, Y+2	; 0x02
   16264:	9b 81       	ldd	r25, Y+3	; 0x03
   16266:	fc 01       	movw	r30, r24
   16268:	20 83       	st	Z, r18
   1626a:	8a 81       	ldd	r24, Y+2	; 0x02
   1626c:	9b 81       	ldd	r25, Y+3	; 0x03
   1626e:	a8 df       	rcall	.-176    	; 0x161c0 <dac_disable_clock>
   16270:	81 e0       	ldi	r24, 0x01	; 1
   16272:	5e df       	rcall	.-324    	; 0x16130 <sleepmgr_unlock_mode>
   16274:	89 81       	ldd	r24, Y+1	; 0x01
   16276:	13 df       	rcall	.-474    	; 0x1609e <cpu_irq_restore>
   16278:	00 00       	nop
   1627a:	23 96       	adiw	r28, 0x03	; 3
   1627c:	cd bf       	out	0x3d, r28	; 61
   1627e:	de bf       	out	0x3e, r29	; 62
   16280:	df 91       	pop	r29
   16282:	cf 91       	pop	r28
   16284:	08 95       	ret

00016286 <dac_write_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_write_configuration(DAC_t *dac, struct dac_config *conf)
{
   16286:	cf 93       	push	r28
   16288:	df 93       	push	r29
   1628a:	cd b7       	in	r28, 0x3d	; 61
   1628c:	de b7       	in	r29, 0x3e	; 62
   1628e:	2e 97       	sbiw	r28, 0x0e	; 14
   16290:	cd bf       	out	0x3d, r28	; 61
   16292:	de bf       	out	0x3e, r29	; 62
   16294:	8b 87       	std	Y+11, r24	; 0x0b
   16296:	9c 87       	std	Y+12, r25	; 0x0c
   16298:	6d 87       	std	Y+13, r22	; 0x0d
   1629a:	7e 87       	std	Y+14, r23	; 0x0e
#  endif
	} else
#endif

#if defined(DACB)
	if ((uintptr_t)dac == (uintptr_t)&DACB) {
   1629c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1629e:	9c 85       	ldd	r25, Y+12	; 0x0c
   162a0:	80 32       	cpi	r24, 0x20	; 32
   162a2:	93 40       	sbci	r25, 0x03	; 3
   162a4:	09 f0       	breq	.+2      	; 0x162a8 <dac_write_configuration+0x22>
   162a6:	60 c0       	rjmp	.+192    	; 0x16368 <dac_write_configuration+0xe2>
   162a8:	83 e3       	ldi	r24, 0x33	; 51
   162aa:	8a 83       	std	Y+2, r24	; 0x02
 * \return Byte with specified calibration data.
 */
__always_inline static uint8_t dac_get_calibration_data(
		enum dac_calibration_data cal)
{
	return nvm_read_production_signature_row(cal);
   162ac:	8a 81       	ldd	r24, Y+2	; 0x02
   162ae:	07 df       	rcall	.-498    	; 0x160be <nvm_read_production_signature_row>
#  if XMEGA_DAC_VERSION_1
		gaincal0 = dac_get_calibration_data(DAC_CAL_DACB_GAIN);
		offsetcal0 = dac_get_calibration_data(DAC_CAL_DACB_OFFSET);
#  elif XMEGA_DAC_VERSION_2
		gaincal0 = dac_get_calibration_data(DAC_CAL_DACB0_GAIN);
   162b0:	89 83       	std	Y+1, r24	; 0x01
   162b2:	82 e3       	ldi	r24, 0x32	; 50
   162b4:	8c 83       	std	Y+4, r24	; 0x04
   162b6:	8c 81       	ldd	r24, Y+4	; 0x04
   162b8:	02 df       	rcall	.-508    	; 0x160be <nvm_read_production_signature_row>
		offsetcal0 = dac_get_calibration_data(DAC_CAL_DACB0_OFFSET);
   162ba:	8b 83       	std	Y+3, r24	; 0x03
   162bc:	87 e3       	ldi	r24, 0x37	; 55
   162be:	8e 83       	std	Y+6, r24	; 0x06
   162c0:	8e 81       	ldd	r24, Y+6	; 0x06
   162c2:	fd de       	rcall	.-518    	; 0x160be <nvm_read_production_signature_row>
		gaincal1 = dac_get_calibration_data(DAC_CAL_DACB1_GAIN);
   162c4:	8d 83       	std	Y+5, r24	; 0x05
   162c6:	86 e3       	ldi	r24, 0x36	; 54
   162c8:	8a 87       	std	Y+10, r24	; 0x0a
   162ca:	8a 85       	ldd	r24, Y+10	; 0x0a
		offsetcal1 = dac_get_calibration_data(DAC_CAL_DACB1_OFFSET);
   162cc:	f8 de       	rcall	.-528    	; 0x160be <nvm_read_production_signature_row>
	{
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
   162ce:	8f 83       	std	Y+7, r24	; 0x07
   162d0:	d6 de       	rcall	.-596    	; 0x1607e <cpu_irq_save>
	dac_enable_clock(dac);
   162d2:	88 87       	std	Y+8, r24	; 0x08
   162d4:	8b 85       	ldd	r24, Y+11	; 0x0b
   162d6:	9c 85       	ldd	r25, Y+12	; 0x0c
   162d8:	53 df       	rcall	.-346    	; 0x16180 <dac_enable_clock>

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
   162da:	8b 85       	ldd	r24, Y+11	; 0x0b
   162dc:	9c 85       	ldd	r25, Y+12	; 0x0c
   162de:	fc 01       	movw	r30, r24
   162e0:	80 81       	ld	r24, Z
   162e2:	81 70       	andi	r24, 0x01	; 1
   162e4:	89 87       	std	Y+9, r24	; 0x09
	dac->CTRLA = 0;
   162e6:	8b 85       	ldd	r24, Y+11	; 0x0b
   162e8:	9c 85       	ldd	r25, Y+12	; 0x0c
   162ea:	fc 01       	movw	r30, r24
   162ec:	10 82       	st	Z, r1

	dac->CTRLB = conf->ctrlb;
   162ee:	8d 85       	ldd	r24, Y+13	; 0x0d
   162f0:	9e 85       	ldd	r25, Y+14	; 0x0e
   162f2:	fc 01       	movw	r30, r24
   162f4:	21 81       	ldd	r18, Z+1	; 0x01
   162f6:	8b 85       	ldd	r24, Y+11	; 0x0b
   162f8:	9c 85       	ldd	r25, Y+12	; 0x0c
   162fa:	fc 01       	movw	r30, r24
   162fc:	21 83       	std	Z+1, r18	; 0x01
	dac->CTRLC = conf->ctrlc;
   162fe:	8d 85       	ldd	r24, Y+13	; 0x0d
   16300:	9e 85       	ldd	r25, Y+14	; 0x0e
   16302:	fc 01       	movw	r30, r24
   16304:	22 81       	ldd	r18, Z+2	; 0x02
   16306:	8b 85       	ldd	r24, Y+11	; 0x0b
   16308:	9c 85       	ldd	r25, Y+12	; 0x0c
   1630a:	fc 01       	movw	r30, r24
   1630c:	22 83       	std	Z+2, r18	; 0x02
	dac->EVCTRL = conf->evctrl;
   1630e:	8d 85       	ldd	r24, Y+13	; 0x0d
   16310:	9e 85       	ldd	r25, Y+14	; 0x0e
   16312:	fc 01       	movw	r30, r24
   16314:	23 81       	ldd	r18, Z+3	; 0x03
   16316:	8b 85       	ldd	r24, Y+11	; 0x0b
   16318:	9c 85       	ldd	r25, Y+12	; 0x0c
   1631a:	fc 01       	movw	r30, r24
   1631c:	23 83       	std	Z+3, r18	; 0x03
	dac->TIMCTRL = conf->timctrl;

	dac->GAINCAL = gaincal0;
	dac->OFFSETCAL = offsetcal0;
#elif XMEGA_DAC_VERSION_2
	dac->CH0GAINCAL = gaincal0;
   1631e:	8b 85       	ldd	r24, Y+11	; 0x0b
   16320:	9c 85       	ldd	r25, Y+12	; 0x0c
   16322:	29 81       	ldd	r18, Y+1	; 0x01
   16324:	fc 01       	movw	r30, r24
   16326:	20 87       	std	Z+8, r18	; 0x08
	dac->CH0OFFSETCAL = offsetcal0;
   16328:	8b 85       	ldd	r24, Y+11	; 0x0b
   1632a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1632c:	2b 81       	ldd	r18, Y+3	; 0x03
   1632e:	fc 01       	movw	r30, r24
   16330:	21 87       	std	Z+9, r18	; 0x09
	dac->CH1GAINCAL = gaincal1;
   16332:	8b 85       	ldd	r24, Y+11	; 0x0b
   16334:	9c 85       	ldd	r25, Y+12	; 0x0c
   16336:	2d 81       	ldd	r18, Y+5	; 0x05
   16338:	fc 01       	movw	r30, r24
   1633a:	22 87       	std	Z+10, r18	; 0x0a
	dac->CH1OFFSETCAL = offsetcal1;
   1633c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1633e:	9c 85       	ldd	r25, Y+12	; 0x0c
   16340:	2f 81       	ldd	r18, Y+7	; 0x07
   16342:	fc 01       	movw	r30, r24
   16344:	23 87       	std	Z+11, r18	; 0x0b
#endif

	dac->CTRLA = conf->ctrla | enable;
   16346:	8d 85       	ldd	r24, Y+13	; 0x0d
   16348:	9e 85       	ldd	r25, Y+14	; 0x0e
   1634a:	fc 01       	movw	r30, r24
   1634c:	90 81       	ld	r25, Z
   1634e:	89 85       	ldd	r24, Y+9	; 0x09
   16350:	29 2f       	mov	r18, r25
   16352:	28 2b       	or	r18, r24
   16354:	8b 85       	ldd	r24, Y+11	; 0x0b
   16356:	9c 85       	ldd	r25, Y+12	; 0x0c

	dac_disable_clock(dac);
   16358:	fc 01       	movw	r30, r24
   1635a:	20 83       	st	Z, r18
   1635c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1635e:	9c 85       	ldd	r25, Y+12	; 0x0c
	cpu_irq_restore(flags);
   16360:	2f df       	rcall	.-418    	; 0x161c0 <dac_disable_clock>
   16362:	88 85       	ldd	r24, Y+8	; 0x08
   16364:	9c de       	rcall	.-712    	; 0x1609e <cpu_irq_restore>
   16366:	01 c0       	rjmp	.+2      	; 0x1636a <dac_write_configuration+0xe4>
	} else
#endif

	{
		Assert(0);
		return;
   16368:	00 00       	nop

	dac->CTRLA = conf->ctrla | enable;

	dac_disable_clock(dac);
	cpu_irq_restore(flags);
}
   1636a:	2e 96       	adiw	r28, 0x0e	; 14
   1636c:	cd bf       	out	0x3d, r28	; 61
   1636e:	de bf       	out	0x3e, r29	; 62
   16370:	df 91       	pop	r29
   16372:	cf 91       	pop	r28
   16374:	08 95       	ret

00016376 <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
   16376:	cf 93       	push	r28
   16378:	df 93       	push	r29
   1637a:	cd b7       	in	r28, 0x3d	; 61
   1637c:	de b7       	in	r29, 0x3e	; 62
   1637e:	25 97       	sbiw	r28, 0x05	; 5
   16380:	cd bf       	out	0x3d, r28	; 61
   16382:	de bf       	out	0x3e, r29	; 62
   16384:	8a 83       	std	Y+2, r24	; 0x02
   16386:	9b 83       	std	Y+3, r25	; 0x03
   16388:	6c 83       	std	Y+4, r22	; 0x04
   1638a:	7d 83       	std	Y+5, r23	; 0x05
	irqflags_t flags;

	flags = cpu_irq_save();
   1638c:	78 de       	rcall	.-784    	; 0x1607e <cpu_irq_save>
   1638e:	89 83       	std	Y+1, r24	; 0x01
	dac_enable_clock(dac);
   16390:	8a 81       	ldd	r24, Y+2	; 0x02
   16392:	9b 81       	ldd	r25, Y+3	; 0x03
   16394:	f5 de       	rcall	.-534    	; 0x16180 <dac_enable_clock>

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
   16396:	8a 81       	ldd	r24, Y+2	; 0x02
   16398:	9b 81       	ldd	r25, Y+3	; 0x03
   1639a:	fc 01       	movw	r30, r24
   1639c:	80 81       	ld	r24, Z
   1639e:	28 2f       	mov	r18, r24
   163a0:	2e 7f       	andi	r18, 0xFE	; 254
   163a2:	8c 81       	ldd	r24, Y+4	; 0x04
   163a4:	9d 81       	ldd	r25, Y+5	; 0x05
   163a6:	fc 01       	movw	r30, r24
   163a8:	20 83       	st	Z, r18
	conf->ctrlb = dac->CTRLB;
   163aa:	8a 81       	ldd	r24, Y+2	; 0x02
   163ac:	9b 81       	ldd	r25, Y+3	; 0x03
   163ae:	fc 01       	movw	r30, r24
   163b0:	21 81       	ldd	r18, Z+1	; 0x01
   163b2:	8c 81       	ldd	r24, Y+4	; 0x04
   163b4:	9d 81       	ldd	r25, Y+5	; 0x05
   163b6:	fc 01       	movw	r30, r24
   163b8:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlc = dac->CTRLC;
   163ba:	8a 81       	ldd	r24, Y+2	; 0x02
   163bc:	9b 81       	ldd	r25, Y+3	; 0x03
   163be:	fc 01       	movw	r30, r24
   163c0:	22 81       	ldd	r18, Z+2	; 0x02
   163c2:	8c 81       	ldd	r24, Y+4	; 0x04
   163c4:	9d 81       	ldd	r25, Y+5	; 0x05
   163c6:	fc 01       	movw	r30, r24
   163c8:	22 83       	std	Z+2, r18	; 0x02
	conf->evctrl = dac->EVCTRL;
   163ca:	8a 81       	ldd	r24, Y+2	; 0x02
   163cc:	9b 81       	ldd	r25, Y+3	; 0x03
   163ce:	fc 01       	movw	r30, r24
   163d0:	23 81       	ldd	r18, Z+3	; 0x03
   163d2:	8c 81       	ldd	r24, Y+4	; 0x04
   163d4:	9d 81       	ldd	r25, Y+5	; 0x05
   163d6:	fc 01       	movw	r30, r24
   163d8:	23 83       	std	Z+3, r18	; 0x03

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
   163da:	8a 81       	ldd	r24, Y+2	; 0x02
   163dc:	9b 81       	ldd	r25, Y+3	; 0x03
	cpu_irq_restore(flags);
   163de:	f0 de       	rcall	.-544    	; 0x161c0 <dac_disable_clock>
   163e0:	89 81       	ldd	r24, Y+1	; 0x01
   163e2:	5d de       	rcall	.-838    	; 0x1609e <cpu_irq_restore>
}
   163e4:	00 00       	nop
   163e6:	25 96       	adiw	r28, 0x05	; 5
   163e8:	cd bf       	out	0x3d, r28	; 61
   163ea:	de bf       	out	0x3e, r29	; 62
   163ec:	df 91       	pop	r29
   163ee:	cf 91       	pop	r28
   163f0:	08 95       	ret

000163f2 <cpu_irq_save>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
   163f2:	cf 93       	push	r28
   163f4:	df 93       	push	r29
   163f6:	1f 92       	push	r1
   163f8:	cd b7       	in	r28, 0x3d	; 61
   163fa:	de b7       	in	r29, 0x3e	; 62
   163fc:	8f e3       	ldi	r24, 0x3F	; 63
   163fe:	90 e0       	ldi	r25, 0x00	; 0
   16400:	fc 01       	movw	r30, r24
   16402:	80 81       	ld	r24, Z
   16404:	89 83       	std	Y+1, r24	; 0x01
   16406:	f8 94       	cli
   16408:	89 81       	ldd	r24, Y+1	; 0x01
   1640a:	0f 90       	pop	r0
   1640c:	df 91       	pop	r29
   1640e:	cf 91       	pop	r28
   16410:	08 95       	ret

00016412 <cpu_irq_restore>:
   16412:	cf 93       	push	r28
   16414:	df 93       	push	r29
   16416:	1f 92       	push	r1
   16418:	cd b7       	in	r28, 0x3d	; 61
   1641a:	de b7       	in	r29, 0x3e	; 62
   1641c:	89 83       	std	Y+1, r24	; 0x01
   1641e:	8f e3       	ldi	r24, 0x3F	; 63
   16420:	90 e0       	ldi	r25, 0x00	; 0
   16422:	29 81       	ldd	r18, Y+1	; 0x01
   16424:	fc 01       	movw	r30, r24
   16426:	20 83       	st	Z, r18
   16428:	00 00       	nop
   1642a:	0f 90       	pop	r0
   1642c:	df 91       	pop	r29
   1642e:	cf 91       	pop	r28
   16430:	08 95       	ret

00016432 <sleepmgr_lock_mode>:
   16432:	cf 93       	push	r28
   16434:	df 93       	push	r29
   16436:	1f 92       	push	r1
   16438:	1f 92       	push	r1
   1643a:	cd b7       	in	r28, 0x3d	; 61
   1643c:	de b7       	in	r29, 0x3e	; 62
   1643e:	8a 83       	std	Y+2, r24	; 0x02
   16440:	8a 81       	ldd	r24, Y+2	; 0x02
   16442:	88 2f       	mov	r24, r24
   16444:	90 e0       	ldi	r25, 0x00	; 0
   16446:	87 59       	subi	r24, 0x97	; 151
   16448:	9e 4c       	sbci	r25, 0xCE	; 206
   1644a:	fc 01       	movw	r30, r24
   1644c:	80 81       	ld	r24, Z
   1644e:	8f 3f       	cpi	r24, 0xFF	; 255
   16450:	09 f4       	brne	.+2      	; 0x16454 <sleepmgr_lock_mode+0x22>
   16452:	ff cf       	rjmp	.-2      	; 0x16452 <sleepmgr_lock_mode+0x20>
   16454:	ce df       	rcall	.-100    	; 0x163f2 <cpu_irq_save>
   16456:	89 83       	std	Y+1, r24	; 0x01
   16458:	8a 81       	ldd	r24, Y+2	; 0x02
   1645a:	88 2f       	mov	r24, r24
   1645c:	90 e0       	ldi	r25, 0x00	; 0
   1645e:	9c 01       	movw	r18, r24
   16460:	27 59       	subi	r18, 0x97	; 151
   16462:	3e 4c       	sbci	r19, 0xCE	; 206
   16464:	f9 01       	movw	r30, r18
   16466:	20 81       	ld	r18, Z
   16468:	2f 5f       	subi	r18, 0xFF	; 255
   1646a:	87 59       	subi	r24, 0x97	; 151
   1646c:	9e 4c       	sbci	r25, 0xCE	; 206
   1646e:	fc 01       	movw	r30, r24
   16470:	20 83       	st	Z, r18
   16472:	89 81       	ldd	r24, Y+1	; 0x01
   16474:	ce df       	rcall	.-100    	; 0x16412 <cpu_irq_restore>
   16476:	00 00       	nop
   16478:	0f 90       	pop	r0
   1647a:	0f 90       	pop	r0
   1647c:	df 91       	pop	r29
   1647e:	cf 91       	pop	r28
   16480:	08 95       	ret

00016482 <__vector_14>:
   16482:	1f 92       	push	r1
   16484:	0f 92       	push	r0
   16486:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1648a:	0f 92       	push	r0
   1648c:	11 24       	eor	r1, r1
   1648e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16492:	0f 92       	push	r0
   16494:	2f 93       	push	r18
   16496:	3f 93       	push	r19
   16498:	4f 93       	push	r20
   1649a:	5f 93       	push	r21
   1649c:	6f 93       	push	r22
   1649e:	7f 93       	push	r23
   164a0:	8f 93       	push	r24
   164a2:	9f 93       	push	r25
   164a4:	af 93       	push	r26
   164a6:	bf 93       	push	r27
   164a8:	ef 93       	push	r30
   164aa:	ff 93       	push	r31
   164ac:	cf 93       	push	r28
   164ae:	df 93       	push	r29
   164b0:	cd b7       	in	r28, 0x3d	; 61
   164b2:	de b7       	in	r29, 0x3e	; 62
   164b4:	80 91 d5 22 	lds	r24, 0x22D5	; 0x8022d5 <tc_tcc0_ovf_callback>
   164b8:	90 91 d6 22 	lds	r25, 0x22D6	; 0x8022d6 <tc_tcc0_ovf_callback+0x1>
   164bc:	89 2b       	or	r24, r25
   164be:	31 f0       	breq	.+12     	; 0x164cc <__vector_14+0x4a>
   164c0:	80 91 d5 22 	lds	r24, 0x22D5	; 0x8022d5 <tc_tcc0_ovf_callback>
   164c4:	90 91 d6 22 	lds	r25, 0x22D6	; 0x8022d6 <tc_tcc0_ovf_callback+0x1>
   164c8:	fc 01       	movw	r30, r24
   164ca:	19 95       	eicall
   164cc:	00 00       	nop
   164ce:	df 91       	pop	r29
   164d0:	cf 91       	pop	r28
   164d2:	ff 91       	pop	r31
   164d4:	ef 91       	pop	r30
   164d6:	bf 91       	pop	r27
   164d8:	af 91       	pop	r26
   164da:	9f 91       	pop	r25
   164dc:	8f 91       	pop	r24
   164de:	7f 91       	pop	r23
   164e0:	6f 91       	pop	r22
   164e2:	5f 91       	pop	r21
   164e4:	4f 91       	pop	r20
   164e6:	3f 91       	pop	r19
   164e8:	2f 91       	pop	r18
   164ea:	0f 90       	pop	r0
   164ec:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   164f0:	0f 90       	pop	r0
   164f2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   164f6:	0f 90       	pop	r0
   164f8:	1f 90       	pop	r1
   164fa:	18 95       	reti

000164fc <__vector_15>:
   164fc:	1f 92       	push	r1
   164fe:	0f 92       	push	r0
   16500:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16504:	0f 92       	push	r0
   16506:	11 24       	eor	r1, r1
   16508:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1650c:	0f 92       	push	r0
   1650e:	2f 93       	push	r18
   16510:	3f 93       	push	r19
   16512:	4f 93       	push	r20
   16514:	5f 93       	push	r21
   16516:	6f 93       	push	r22
   16518:	7f 93       	push	r23
   1651a:	8f 93       	push	r24
   1651c:	9f 93       	push	r25
   1651e:	af 93       	push	r26
   16520:	bf 93       	push	r27
   16522:	ef 93       	push	r30
   16524:	ff 93       	push	r31
   16526:	cf 93       	push	r28
   16528:	df 93       	push	r29
   1652a:	cd b7       	in	r28, 0x3d	; 61
   1652c:	de b7       	in	r29, 0x3e	; 62
   1652e:	80 91 d7 22 	lds	r24, 0x22D7	; 0x8022d7 <tc_tcc0_err_callback>
   16532:	90 91 d8 22 	lds	r25, 0x22D8	; 0x8022d8 <tc_tcc0_err_callback+0x1>
   16536:	89 2b       	or	r24, r25
   16538:	31 f0       	breq	.+12     	; 0x16546 <__vector_15+0x4a>
   1653a:	80 91 d7 22 	lds	r24, 0x22D7	; 0x8022d7 <tc_tcc0_err_callback>
   1653e:	90 91 d8 22 	lds	r25, 0x22D8	; 0x8022d8 <tc_tcc0_err_callback+0x1>
   16542:	fc 01       	movw	r30, r24
   16544:	19 95       	eicall
   16546:	00 00       	nop
   16548:	df 91       	pop	r29
   1654a:	cf 91       	pop	r28
   1654c:	ff 91       	pop	r31
   1654e:	ef 91       	pop	r30
   16550:	bf 91       	pop	r27
   16552:	af 91       	pop	r26
   16554:	9f 91       	pop	r25
   16556:	8f 91       	pop	r24
   16558:	7f 91       	pop	r23
   1655a:	6f 91       	pop	r22
   1655c:	5f 91       	pop	r21
   1655e:	4f 91       	pop	r20
   16560:	3f 91       	pop	r19
   16562:	2f 91       	pop	r18
   16564:	0f 90       	pop	r0
   16566:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1656a:	0f 90       	pop	r0
   1656c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16570:	0f 90       	pop	r0
   16572:	1f 90       	pop	r1
   16574:	18 95       	reti

00016576 <__vector_16>:
   16576:	1f 92       	push	r1
   16578:	0f 92       	push	r0
   1657a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1657e:	0f 92       	push	r0
   16580:	11 24       	eor	r1, r1
   16582:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16586:	0f 92       	push	r0
   16588:	2f 93       	push	r18
   1658a:	3f 93       	push	r19
   1658c:	4f 93       	push	r20
   1658e:	5f 93       	push	r21
   16590:	6f 93       	push	r22
   16592:	7f 93       	push	r23
   16594:	8f 93       	push	r24
   16596:	9f 93       	push	r25
   16598:	af 93       	push	r26
   1659a:	bf 93       	push	r27
   1659c:	ef 93       	push	r30
   1659e:	ff 93       	push	r31
   165a0:	cf 93       	push	r28
   165a2:	df 93       	push	r29
   165a4:	cd b7       	in	r28, 0x3d	; 61
   165a6:	de b7       	in	r29, 0x3e	; 62
   165a8:	80 91 d9 22 	lds	r24, 0x22D9	; 0x8022d9 <tc_tcc0_cca_callback>
   165ac:	90 91 da 22 	lds	r25, 0x22DA	; 0x8022da <tc_tcc0_cca_callback+0x1>
   165b0:	89 2b       	or	r24, r25
   165b2:	31 f0       	breq	.+12     	; 0x165c0 <__vector_16+0x4a>
   165b4:	80 91 d9 22 	lds	r24, 0x22D9	; 0x8022d9 <tc_tcc0_cca_callback>
   165b8:	90 91 da 22 	lds	r25, 0x22DA	; 0x8022da <tc_tcc0_cca_callback+0x1>
   165bc:	fc 01       	movw	r30, r24
   165be:	19 95       	eicall
   165c0:	00 00       	nop
   165c2:	df 91       	pop	r29
   165c4:	cf 91       	pop	r28
   165c6:	ff 91       	pop	r31
   165c8:	ef 91       	pop	r30
   165ca:	bf 91       	pop	r27
   165cc:	af 91       	pop	r26
   165ce:	9f 91       	pop	r25
   165d0:	8f 91       	pop	r24
   165d2:	7f 91       	pop	r23
   165d4:	6f 91       	pop	r22
   165d6:	5f 91       	pop	r21
   165d8:	4f 91       	pop	r20
   165da:	3f 91       	pop	r19
   165dc:	2f 91       	pop	r18
   165de:	0f 90       	pop	r0
   165e0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   165e4:	0f 90       	pop	r0
   165e6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   165ea:	0f 90       	pop	r0
   165ec:	1f 90       	pop	r1
   165ee:	18 95       	reti

000165f0 <__vector_17>:
   165f0:	1f 92       	push	r1
   165f2:	0f 92       	push	r0
   165f4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   165f8:	0f 92       	push	r0
   165fa:	11 24       	eor	r1, r1
   165fc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16600:	0f 92       	push	r0
   16602:	2f 93       	push	r18
   16604:	3f 93       	push	r19
   16606:	4f 93       	push	r20
   16608:	5f 93       	push	r21
   1660a:	6f 93       	push	r22
   1660c:	7f 93       	push	r23
   1660e:	8f 93       	push	r24
   16610:	9f 93       	push	r25
   16612:	af 93       	push	r26
   16614:	bf 93       	push	r27
   16616:	ef 93       	push	r30
   16618:	ff 93       	push	r31
   1661a:	cf 93       	push	r28
   1661c:	df 93       	push	r29
   1661e:	cd b7       	in	r28, 0x3d	; 61
   16620:	de b7       	in	r29, 0x3e	; 62
   16622:	80 91 db 22 	lds	r24, 0x22DB	; 0x8022db <tc_tcc0_ccb_callback>
   16626:	90 91 dc 22 	lds	r25, 0x22DC	; 0x8022dc <tc_tcc0_ccb_callback+0x1>
   1662a:	89 2b       	or	r24, r25
   1662c:	31 f0       	breq	.+12     	; 0x1663a <__vector_17+0x4a>
   1662e:	80 91 db 22 	lds	r24, 0x22DB	; 0x8022db <tc_tcc0_ccb_callback>
   16632:	90 91 dc 22 	lds	r25, 0x22DC	; 0x8022dc <tc_tcc0_ccb_callback+0x1>
   16636:	fc 01       	movw	r30, r24
   16638:	19 95       	eicall
   1663a:	00 00       	nop
   1663c:	df 91       	pop	r29
   1663e:	cf 91       	pop	r28
   16640:	ff 91       	pop	r31
   16642:	ef 91       	pop	r30
   16644:	bf 91       	pop	r27
   16646:	af 91       	pop	r26
   16648:	9f 91       	pop	r25
   1664a:	8f 91       	pop	r24
   1664c:	7f 91       	pop	r23
   1664e:	6f 91       	pop	r22
   16650:	5f 91       	pop	r21
   16652:	4f 91       	pop	r20
   16654:	3f 91       	pop	r19
   16656:	2f 91       	pop	r18
   16658:	0f 90       	pop	r0
   1665a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1665e:	0f 90       	pop	r0
   16660:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16664:	0f 90       	pop	r0
   16666:	1f 90       	pop	r1
   16668:	18 95       	reti

0001666a <__vector_18>:
   1666a:	1f 92       	push	r1
   1666c:	0f 92       	push	r0
   1666e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16672:	0f 92       	push	r0
   16674:	11 24       	eor	r1, r1
   16676:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1667a:	0f 92       	push	r0
   1667c:	2f 93       	push	r18
   1667e:	3f 93       	push	r19
   16680:	4f 93       	push	r20
   16682:	5f 93       	push	r21
   16684:	6f 93       	push	r22
   16686:	7f 93       	push	r23
   16688:	8f 93       	push	r24
   1668a:	9f 93       	push	r25
   1668c:	af 93       	push	r26
   1668e:	bf 93       	push	r27
   16690:	ef 93       	push	r30
   16692:	ff 93       	push	r31
   16694:	cf 93       	push	r28
   16696:	df 93       	push	r29
   16698:	cd b7       	in	r28, 0x3d	; 61
   1669a:	de b7       	in	r29, 0x3e	; 62
   1669c:	80 91 dd 22 	lds	r24, 0x22DD	; 0x8022dd <tc_tcc0_ccc_callback>
   166a0:	90 91 de 22 	lds	r25, 0x22DE	; 0x8022de <tc_tcc0_ccc_callback+0x1>
   166a4:	89 2b       	or	r24, r25
   166a6:	31 f0       	breq	.+12     	; 0x166b4 <__vector_18+0x4a>
   166a8:	80 91 dd 22 	lds	r24, 0x22DD	; 0x8022dd <tc_tcc0_ccc_callback>
   166ac:	90 91 de 22 	lds	r25, 0x22DE	; 0x8022de <tc_tcc0_ccc_callback+0x1>
   166b0:	fc 01       	movw	r30, r24
   166b2:	19 95       	eicall
   166b4:	00 00       	nop
   166b6:	df 91       	pop	r29
   166b8:	cf 91       	pop	r28
   166ba:	ff 91       	pop	r31
   166bc:	ef 91       	pop	r30
   166be:	bf 91       	pop	r27
   166c0:	af 91       	pop	r26
   166c2:	9f 91       	pop	r25
   166c4:	8f 91       	pop	r24
   166c6:	7f 91       	pop	r23
   166c8:	6f 91       	pop	r22
   166ca:	5f 91       	pop	r21
   166cc:	4f 91       	pop	r20
   166ce:	3f 91       	pop	r19
   166d0:	2f 91       	pop	r18
   166d2:	0f 90       	pop	r0
   166d4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   166d8:	0f 90       	pop	r0
   166da:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   166de:	0f 90       	pop	r0
   166e0:	1f 90       	pop	r1
   166e2:	18 95       	reti

000166e4 <__vector_19>:
   166e4:	1f 92       	push	r1
   166e6:	0f 92       	push	r0
   166e8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   166ec:	0f 92       	push	r0
   166ee:	11 24       	eor	r1, r1
   166f0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   166f4:	0f 92       	push	r0
   166f6:	2f 93       	push	r18
   166f8:	3f 93       	push	r19
   166fa:	4f 93       	push	r20
   166fc:	5f 93       	push	r21
   166fe:	6f 93       	push	r22
   16700:	7f 93       	push	r23
   16702:	8f 93       	push	r24
   16704:	9f 93       	push	r25
   16706:	af 93       	push	r26
   16708:	bf 93       	push	r27
   1670a:	ef 93       	push	r30
   1670c:	ff 93       	push	r31
   1670e:	cf 93       	push	r28
   16710:	df 93       	push	r29
   16712:	cd b7       	in	r28, 0x3d	; 61
   16714:	de b7       	in	r29, 0x3e	; 62
   16716:	80 91 df 22 	lds	r24, 0x22DF	; 0x8022df <tc_tcc0_ccd_callback>
   1671a:	90 91 e0 22 	lds	r25, 0x22E0	; 0x8022e0 <tc_tcc0_ccd_callback+0x1>
   1671e:	89 2b       	or	r24, r25
   16720:	31 f0       	breq	.+12     	; 0x1672e <__vector_19+0x4a>
   16722:	80 91 df 22 	lds	r24, 0x22DF	; 0x8022df <tc_tcc0_ccd_callback>
   16726:	90 91 e0 22 	lds	r25, 0x22E0	; 0x8022e0 <tc_tcc0_ccd_callback+0x1>
   1672a:	fc 01       	movw	r30, r24
   1672c:	19 95       	eicall
   1672e:	00 00       	nop
   16730:	df 91       	pop	r29
   16732:	cf 91       	pop	r28
   16734:	ff 91       	pop	r31
   16736:	ef 91       	pop	r30
   16738:	bf 91       	pop	r27
   1673a:	af 91       	pop	r26
   1673c:	9f 91       	pop	r25
   1673e:	8f 91       	pop	r24
   16740:	7f 91       	pop	r23
   16742:	6f 91       	pop	r22
   16744:	5f 91       	pop	r21
   16746:	4f 91       	pop	r20
   16748:	3f 91       	pop	r19
   1674a:	2f 91       	pop	r18
   1674c:	0f 90       	pop	r0
   1674e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16752:	0f 90       	pop	r0
   16754:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16758:	0f 90       	pop	r0
   1675a:	1f 90       	pop	r1
   1675c:	18 95       	reti

0001675e <__vector_20>:
   1675e:	1f 92       	push	r1
   16760:	0f 92       	push	r0
   16762:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16766:	0f 92       	push	r0
   16768:	11 24       	eor	r1, r1
   1676a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1676e:	0f 92       	push	r0
   16770:	2f 93       	push	r18
   16772:	3f 93       	push	r19
   16774:	4f 93       	push	r20
   16776:	5f 93       	push	r21
   16778:	6f 93       	push	r22
   1677a:	7f 93       	push	r23
   1677c:	8f 93       	push	r24
   1677e:	9f 93       	push	r25
   16780:	af 93       	push	r26
   16782:	bf 93       	push	r27
   16784:	ef 93       	push	r30
   16786:	ff 93       	push	r31
   16788:	cf 93       	push	r28
   1678a:	df 93       	push	r29
   1678c:	cd b7       	in	r28, 0x3d	; 61
   1678e:	de b7       	in	r29, 0x3e	; 62
   16790:	80 91 e1 22 	lds	r24, 0x22E1	; 0x8022e1 <tc_tcc1_ovf_callback>
   16794:	90 91 e2 22 	lds	r25, 0x22E2	; 0x8022e2 <tc_tcc1_ovf_callback+0x1>
   16798:	89 2b       	or	r24, r25
   1679a:	31 f0       	breq	.+12     	; 0x167a8 <__vector_20+0x4a>
   1679c:	80 91 e1 22 	lds	r24, 0x22E1	; 0x8022e1 <tc_tcc1_ovf_callback>
   167a0:	90 91 e2 22 	lds	r25, 0x22E2	; 0x8022e2 <tc_tcc1_ovf_callback+0x1>
   167a4:	fc 01       	movw	r30, r24
   167a6:	19 95       	eicall
   167a8:	00 00       	nop
   167aa:	df 91       	pop	r29
   167ac:	cf 91       	pop	r28
   167ae:	ff 91       	pop	r31
   167b0:	ef 91       	pop	r30
   167b2:	bf 91       	pop	r27
   167b4:	af 91       	pop	r26
   167b6:	9f 91       	pop	r25
   167b8:	8f 91       	pop	r24
   167ba:	7f 91       	pop	r23
   167bc:	6f 91       	pop	r22
   167be:	5f 91       	pop	r21
   167c0:	4f 91       	pop	r20
   167c2:	3f 91       	pop	r19
   167c4:	2f 91       	pop	r18
   167c6:	0f 90       	pop	r0
   167c8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   167cc:	0f 90       	pop	r0
   167ce:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   167d2:	0f 90       	pop	r0
   167d4:	1f 90       	pop	r1
   167d6:	18 95       	reti

000167d8 <__vector_21>:
   167d8:	1f 92       	push	r1
   167da:	0f 92       	push	r0
   167dc:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   167e0:	0f 92       	push	r0
   167e2:	11 24       	eor	r1, r1
   167e4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   167e8:	0f 92       	push	r0
   167ea:	2f 93       	push	r18
   167ec:	3f 93       	push	r19
   167ee:	4f 93       	push	r20
   167f0:	5f 93       	push	r21
   167f2:	6f 93       	push	r22
   167f4:	7f 93       	push	r23
   167f6:	8f 93       	push	r24
   167f8:	9f 93       	push	r25
   167fa:	af 93       	push	r26
   167fc:	bf 93       	push	r27
   167fe:	ef 93       	push	r30
   16800:	ff 93       	push	r31
   16802:	cf 93       	push	r28
   16804:	df 93       	push	r29
   16806:	cd b7       	in	r28, 0x3d	; 61
   16808:	de b7       	in	r29, 0x3e	; 62
   1680a:	80 91 e3 22 	lds	r24, 0x22E3	; 0x8022e3 <tc_tcc1_err_callback>
   1680e:	90 91 e4 22 	lds	r25, 0x22E4	; 0x8022e4 <tc_tcc1_err_callback+0x1>
   16812:	89 2b       	or	r24, r25
   16814:	31 f0       	breq	.+12     	; 0x16822 <__vector_21+0x4a>
   16816:	80 91 e3 22 	lds	r24, 0x22E3	; 0x8022e3 <tc_tcc1_err_callback>
   1681a:	90 91 e4 22 	lds	r25, 0x22E4	; 0x8022e4 <tc_tcc1_err_callback+0x1>
   1681e:	fc 01       	movw	r30, r24
   16820:	19 95       	eicall
   16822:	00 00       	nop
   16824:	df 91       	pop	r29
   16826:	cf 91       	pop	r28
   16828:	ff 91       	pop	r31
   1682a:	ef 91       	pop	r30
   1682c:	bf 91       	pop	r27
   1682e:	af 91       	pop	r26
   16830:	9f 91       	pop	r25
   16832:	8f 91       	pop	r24
   16834:	7f 91       	pop	r23
   16836:	6f 91       	pop	r22
   16838:	5f 91       	pop	r21
   1683a:	4f 91       	pop	r20
   1683c:	3f 91       	pop	r19
   1683e:	2f 91       	pop	r18
   16840:	0f 90       	pop	r0
   16842:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16846:	0f 90       	pop	r0
   16848:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1684c:	0f 90       	pop	r0
   1684e:	1f 90       	pop	r1
   16850:	18 95       	reti

00016852 <__vector_22>:
   16852:	1f 92       	push	r1
   16854:	0f 92       	push	r0
   16856:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1685a:	0f 92       	push	r0
   1685c:	11 24       	eor	r1, r1
   1685e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16862:	0f 92       	push	r0
   16864:	2f 93       	push	r18
   16866:	3f 93       	push	r19
   16868:	4f 93       	push	r20
   1686a:	5f 93       	push	r21
   1686c:	6f 93       	push	r22
   1686e:	7f 93       	push	r23
   16870:	8f 93       	push	r24
   16872:	9f 93       	push	r25
   16874:	af 93       	push	r26
   16876:	bf 93       	push	r27
   16878:	ef 93       	push	r30
   1687a:	ff 93       	push	r31
   1687c:	cf 93       	push	r28
   1687e:	df 93       	push	r29
   16880:	cd b7       	in	r28, 0x3d	; 61
   16882:	de b7       	in	r29, 0x3e	; 62
   16884:	80 91 e5 22 	lds	r24, 0x22E5	; 0x8022e5 <tc_tcc1_cca_callback>
   16888:	90 91 e6 22 	lds	r25, 0x22E6	; 0x8022e6 <tc_tcc1_cca_callback+0x1>
   1688c:	89 2b       	or	r24, r25
   1688e:	31 f0       	breq	.+12     	; 0x1689c <__vector_22+0x4a>
   16890:	80 91 e5 22 	lds	r24, 0x22E5	; 0x8022e5 <tc_tcc1_cca_callback>
   16894:	90 91 e6 22 	lds	r25, 0x22E6	; 0x8022e6 <tc_tcc1_cca_callback+0x1>
   16898:	fc 01       	movw	r30, r24
   1689a:	19 95       	eicall
   1689c:	00 00       	nop
   1689e:	df 91       	pop	r29
   168a0:	cf 91       	pop	r28
   168a2:	ff 91       	pop	r31
   168a4:	ef 91       	pop	r30
   168a6:	bf 91       	pop	r27
   168a8:	af 91       	pop	r26
   168aa:	9f 91       	pop	r25
   168ac:	8f 91       	pop	r24
   168ae:	7f 91       	pop	r23
   168b0:	6f 91       	pop	r22
   168b2:	5f 91       	pop	r21
   168b4:	4f 91       	pop	r20
   168b6:	3f 91       	pop	r19
   168b8:	2f 91       	pop	r18
   168ba:	0f 90       	pop	r0
   168bc:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   168c0:	0f 90       	pop	r0
   168c2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   168c6:	0f 90       	pop	r0
   168c8:	1f 90       	pop	r1
   168ca:	18 95       	reti

000168cc <__vector_23>:
   168cc:	1f 92       	push	r1
   168ce:	0f 92       	push	r0
   168d0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   168d4:	0f 92       	push	r0
   168d6:	11 24       	eor	r1, r1
   168d8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   168dc:	0f 92       	push	r0
   168de:	2f 93       	push	r18
   168e0:	3f 93       	push	r19
   168e2:	4f 93       	push	r20
   168e4:	5f 93       	push	r21
   168e6:	6f 93       	push	r22
   168e8:	7f 93       	push	r23
   168ea:	8f 93       	push	r24
   168ec:	9f 93       	push	r25
   168ee:	af 93       	push	r26
   168f0:	bf 93       	push	r27
   168f2:	ef 93       	push	r30
   168f4:	ff 93       	push	r31
   168f6:	cf 93       	push	r28
   168f8:	df 93       	push	r29
   168fa:	cd b7       	in	r28, 0x3d	; 61
   168fc:	de b7       	in	r29, 0x3e	; 62
   168fe:	80 91 e7 22 	lds	r24, 0x22E7	; 0x8022e7 <tc_tcc1_ccb_callback>
   16902:	90 91 e8 22 	lds	r25, 0x22E8	; 0x8022e8 <tc_tcc1_ccb_callback+0x1>
   16906:	89 2b       	or	r24, r25
   16908:	31 f0       	breq	.+12     	; 0x16916 <__vector_23+0x4a>
   1690a:	80 91 e7 22 	lds	r24, 0x22E7	; 0x8022e7 <tc_tcc1_ccb_callback>
   1690e:	90 91 e8 22 	lds	r25, 0x22E8	; 0x8022e8 <tc_tcc1_ccb_callback+0x1>
   16912:	fc 01       	movw	r30, r24
   16914:	19 95       	eicall
   16916:	00 00       	nop
   16918:	df 91       	pop	r29
   1691a:	cf 91       	pop	r28
   1691c:	ff 91       	pop	r31
   1691e:	ef 91       	pop	r30
   16920:	bf 91       	pop	r27
   16922:	af 91       	pop	r26
   16924:	9f 91       	pop	r25
   16926:	8f 91       	pop	r24
   16928:	7f 91       	pop	r23
   1692a:	6f 91       	pop	r22
   1692c:	5f 91       	pop	r21
   1692e:	4f 91       	pop	r20
   16930:	3f 91       	pop	r19
   16932:	2f 91       	pop	r18
   16934:	0f 90       	pop	r0
   16936:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1693a:	0f 90       	pop	r0
   1693c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16940:	0f 90       	pop	r0
   16942:	1f 90       	pop	r1
   16944:	18 95       	reti

00016946 <__vector_77>:
   16946:	1f 92       	push	r1
   16948:	0f 92       	push	r0
   1694a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1694e:	0f 92       	push	r0
   16950:	11 24       	eor	r1, r1
   16952:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16956:	0f 92       	push	r0
   16958:	2f 93       	push	r18
   1695a:	3f 93       	push	r19
   1695c:	4f 93       	push	r20
   1695e:	5f 93       	push	r21
   16960:	6f 93       	push	r22
   16962:	7f 93       	push	r23
   16964:	8f 93       	push	r24
   16966:	9f 93       	push	r25
   16968:	af 93       	push	r26
   1696a:	bf 93       	push	r27
   1696c:	ef 93       	push	r30
   1696e:	ff 93       	push	r31
   16970:	cf 93       	push	r28
   16972:	df 93       	push	r29
   16974:	cd b7       	in	r28, 0x3d	; 61
   16976:	de b7       	in	r29, 0x3e	; 62
   16978:	80 91 e9 22 	lds	r24, 0x22E9	; 0x8022e9 <tc_tcd0_ovf_callback>
   1697c:	90 91 ea 22 	lds	r25, 0x22EA	; 0x8022ea <tc_tcd0_ovf_callback+0x1>
   16980:	89 2b       	or	r24, r25
   16982:	31 f0       	breq	.+12     	; 0x16990 <__vector_77+0x4a>
   16984:	80 91 e9 22 	lds	r24, 0x22E9	; 0x8022e9 <tc_tcd0_ovf_callback>
   16988:	90 91 ea 22 	lds	r25, 0x22EA	; 0x8022ea <tc_tcd0_ovf_callback+0x1>
   1698c:	fc 01       	movw	r30, r24
   1698e:	19 95       	eicall
   16990:	00 00       	nop
   16992:	df 91       	pop	r29
   16994:	cf 91       	pop	r28
   16996:	ff 91       	pop	r31
   16998:	ef 91       	pop	r30
   1699a:	bf 91       	pop	r27
   1699c:	af 91       	pop	r26
   1699e:	9f 91       	pop	r25
   169a0:	8f 91       	pop	r24
   169a2:	7f 91       	pop	r23
   169a4:	6f 91       	pop	r22
   169a6:	5f 91       	pop	r21
   169a8:	4f 91       	pop	r20
   169aa:	3f 91       	pop	r19
   169ac:	2f 91       	pop	r18
   169ae:	0f 90       	pop	r0
   169b0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   169b4:	0f 90       	pop	r0
   169b6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   169ba:	0f 90       	pop	r0
   169bc:	1f 90       	pop	r1
   169be:	18 95       	reti

000169c0 <__vector_78>:
   169c0:	1f 92       	push	r1
   169c2:	0f 92       	push	r0
   169c4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   169c8:	0f 92       	push	r0
   169ca:	11 24       	eor	r1, r1
   169cc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   169d0:	0f 92       	push	r0
   169d2:	2f 93       	push	r18
   169d4:	3f 93       	push	r19
   169d6:	4f 93       	push	r20
   169d8:	5f 93       	push	r21
   169da:	6f 93       	push	r22
   169dc:	7f 93       	push	r23
   169de:	8f 93       	push	r24
   169e0:	9f 93       	push	r25
   169e2:	af 93       	push	r26
   169e4:	bf 93       	push	r27
   169e6:	ef 93       	push	r30
   169e8:	ff 93       	push	r31
   169ea:	cf 93       	push	r28
   169ec:	df 93       	push	r29
   169ee:	cd b7       	in	r28, 0x3d	; 61
   169f0:	de b7       	in	r29, 0x3e	; 62
   169f2:	80 91 eb 22 	lds	r24, 0x22EB	; 0x8022eb <tc_tcd0_err_callback>
   169f6:	90 91 ec 22 	lds	r25, 0x22EC	; 0x8022ec <tc_tcd0_err_callback+0x1>
   169fa:	89 2b       	or	r24, r25
   169fc:	31 f0       	breq	.+12     	; 0x16a0a <__vector_78+0x4a>
   169fe:	80 91 eb 22 	lds	r24, 0x22EB	; 0x8022eb <tc_tcd0_err_callback>
   16a02:	90 91 ec 22 	lds	r25, 0x22EC	; 0x8022ec <tc_tcd0_err_callback+0x1>
   16a06:	fc 01       	movw	r30, r24
   16a08:	19 95       	eicall
   16a0a:	00 00       	nop
   16a0c:	df 91       	pop	r29
   16a0e:	cf 91       	pop	r28
   16a10:	ff 91       	pop	r31
   16a12:	ef 91       	pop	r30
   16a14:	bf 91       	pop	r27
   16a16:	af 91       	pop	r26
   16a18:	9f 91       	pop	r25
   16a1a:	8f 91       	pop	r24
   16a1c:	7f 91       	pop	r23
   16a1e:	6f 91       	pop	r22
   16a20:	5f 91       	pop	r21
   16a22:	4f 91       	pop	r20
   16a24:	3f 91       	pop	r19
   16a26:	2f 91       	pop	r18
   16a28:	0f 90       	pop	r0
   16a2a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16a2e:	0f 90       	pop	r0
   16a30:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16a34:	0f 90       	pop	r0
   16a36:	1f 90       	pop	r1
   16a38:	18 95       	reti

00016a3a <__vector_79>:
   16a3a:	1f 92       	push	r1
   16a3c:	0f 92       	push	r0
   16a3e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16a42:	0f 92       	push	r0
   16a44:	11 24       	eor	r1, r1
   16a46:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16a4a:	0f 92       	push	r0
   16a4c:	2f 93       	push	r18
   16a4e:	3f 93       	push	r19
   16a50:	4f 93       	push	r20
   16a52:	5f 93       	push	r21
   16a54:	6f 93       	push	r22
   16a56:	7f 93       	push	r23
   16a58:	8f 93       	push	r24
   16a5a:	9f 93       	push	r25
   16a5c:	af 93       	push	r26
   16a5e:	bf 93       	push	r27
   16a60:	ef 93       	push	r30
   16a62:	ff 93       	push	r31
   16a64:	cf 93       	push	r28
   16a66:	df 93       	push	r29
   16a68:	cd b7       	in	r28, 0x3d	; 61
   16a6a:	de b7       	in	r29, 0x3e	; 62
   16a6c:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <tc_tcd0_cca_callback>
   16a70:	90 91 ee 22 	lds	r25, 0x22EE	; 0x8022ee <tc_tcd0_cca_callback+0x1>
   16a74:	89 2b       	or	r24, r25
   16a76:	31 f0       	breq	.+12     	; 0x16a84 <__vector_79+0x4a>
   16a78:	80 91 ed 22 	lds	r24, 0x22ED	; 0x8022ed <tc_tcd0_cca_callback>
   16a7c:	90 91 ee 22 	lds	r25, 0x22EE	; 0x8022ee <tc_tcd0_cca_callback+0x1>
   16a80:	fc 01       	movw	r30, r24
   16a82:	19 95       	eicall
   16a84:	00 00       	nop
   16a86:	df 91       	pop	r29
   16a88:	cf 91       	pop	r28
   16a8a:	ff 91       	pop	r31
   16a8c:	ef 91       	pop	r30
   16a8e:	bf 91       	pop	r27
   16a90:	af 91       	pop	r26
   16a92:	9f 91       	pop	r25
   16a94:	8f 91       	pop	r24
   16a96:	7f 91       	pop	r23
   16a98:	6f 91       	pop	r22
   16a9a:	5f 91       	pop	r21
   16a9c:	4f 91       	pop	r20
   16a9e:	3f 91       	pop	r19
   16aa0:	2f 91       	pop	r18
   16aa2:	0f 90       	pop	r0
   16aa4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16aa8:	0f 90       	pop	r0
   16aaa:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16aae:	0f 90       	pop	r0
   16ab0:	1f 90       	pop	r1
   16ab2:	18 95       	reti

00016ab4 <__vector_80>:
   16ab4:	1f 92       	push	r1
   16ab6:	0f 92       	push	r0
   16ab8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16abc:	0f 92       	push	r0
   16abe:	11 24       	eor	r1, r1
   16ac0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16ac4:	0f 92       	push	r0
   16ac6:	2f 93       	push	r18
   16ac8:	3f 93       	push	r19
   16aca:	4f 93       	push	r20
   16acc:	5f 93       	push	r21
   16ace:	6f 93       	push	r22
   16ad0:	7f 93       	push	r23
   16ad2:	8f 93       	push	r24
   16ad4:	9f 93       	push	r25
   16ad6:	af 93       	push	r26
   16ad8:	bf 93       	push	r27
   16ada:	ef 93       	push	r30
   16adc:	ff 93       	push	r31
   16ade:	cf 93       	push	r28
   16ae0:	df 93       	push	r29
   16ae2:	cd b7       	in	r28, 0x3d	; 61
   16ae4:	de b7       	in	r29, 0x3e	; 62
   16ae6:	80 91 ef 22 	lds	r24, 0x22EF	; 0x8022ef <tc_tcd0_ccb_callback>
   16aea:	90 91 f0 22 	lds	r25, 0x22F0	; 0x8022f0 <tc_tcd0_ccb_callback+0x1>
   16aee:	89 2b       	or	r24, r25
   16af0:	31 f0       	breq	.+12     	; 0x16afe <__vector_80+0x4a>
   16af2:	80 91 ef 22 	lds	r24, 0x22EF	; 0x8022ef <tc_tcd0_ccb_callback>
   16af6:	90 91 f0 22 	lds	r25, 0x22F0	; 0x8022f0 <tc_tcd0_ccb_callback+0x1>
   16afa:	fc 01       	movw	r30, r24
   16afc:	19 95       	eicall
   16afe:	00 00       	nop
   16b00:	df 91       	pop	r29
   16b02:	cf 91       	pop	r28
   16b04:	ff 91       	pop	r31
   16b06:	ef 91       	pop	r30
   16b08:	bf 91       	pop	r27
   16b0a:	af 91       	pop	r26
   16b0c:	9f 91       	pop	r25
   16b0e:	8f 91       	pop	r24
   16b10:	7f 91       	pop	r23
   16b12:	6f 91       	pop	r22
   16b14:	5f 91       	pop	r21
   16b16:	4f 91       	pop	r20
   16b18:	3f 91       	pop	r19
   16b1a:	2f 91       	pop	r18
   16b1c:	0f 90       	pop	r0
   16b1e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16b22:	0f 90       	pop	r0
   16b24:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16b28:	0f 90       	pop	r0
   16b2a:	1f 90       	pop	r1
   16b2c:	18 95       	reti

00016b2e <__vector_81>:
   16b2e:	1f 92       	push	r1
   16b30:	0f 92       	push	r0
   16b32:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16b36:	0f 92       	push	r0
   16b38:	11 24       	eor	r1, r1
   16b3a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16b3e:	0f 92       	push	r0
   16b40:	2f 93       	push	r18
   16b42:	3f 93       	push	r19
   16b44:	4f 93       	push	r20
   16b46:	5f 93       	push	r21
   16b48:	6f 93       	push	r22
   16b4a:	7f 93       	push	r23
   16b4c:	8f 93       	push	r24
   16b4e:	9f 93       	push	r25
   16b50:	af 93       	push	r26
   16b52:	bf 93       	push	r27
   16b54:	ef 93       	push	r30
   16b56:	ff 93       	push	r31
   16b58:	cf 93       	push	r28
   16b5a:	df 93       	push	r29
   16b5c:	cd b7       	in	r28, 0x3d	; 61
   16b5e:	de b7       	in	r29, 0x3e	; 62
   16b60:	80 91 f1 22 	lds	r24, 0x22F1	; 0x8022f1 <tc_tcd0_ccc_callback>
   16b64:	90 91 f2 22 	lds	r25, 0x22F2	; 0x8022f2 <tc_tcd0_ccc_callback+0x1>
   16b68:	89 2b       	or	r24, r25
   16b6a:	31 f0       	breq	.+12     	; 0x16b78 <__vector_81+0x4a>
   16b6c:	80 91 f1 22 	lds	r24, 0x22F1	; 0x8022f1 <tc_tcd0_ccc_callback>
   16b70:	90 91 f2 22 	lds	r25, 0x22F2	; 0x8022f2 <tc_tcd0_ccc_callback+0x1>
   16b74:	fc 01       	movw	r30, r24
   16b76:	19 95       	eicall
   16b78:	00 00       	nop
   16b7a:	df 91       	pop	r29
   16b7c:	cf 91       	pop	r28
   16b7e:	ff 91       	pop	r31
   16b80:	ef 91       	pop	r30
   16b82:	bf 91       	pop	r27
   16b84:	af 91       	pop	r26
   16b86:	9f 91       	pop	r25
   16b88:	8f 91       	pop	r24
   16b8a:	7f 91       	pop	r23
   16b8c:	6f 91       	pop	r22
   16b8e:	5f 91       	pop	r21
   16b90:	4f 91       	pop	r20
   16b92:	3f 91       	pop	r19
   16b94:	2f 91       	pop	r18
   16b96:	0f 90       	pop	r0
   16b98:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16b9c:	0f 90       	pop	r0
   16b9e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16ba2:	0f 90       	pop	r0
   16ba4:	1f 90       	pop	r1
   16ba6:	18 95       	reti

00016ba8 <__vector_82>:
   16ba8:	1f 92       	push	r1
   16baa:	0f 92       	push	r0
   16bac:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16bb0:	0f 92       	push	r0
   16bb2:	11 24       	eor	r1, r1
   16bb4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16bb8:	0f 92       	push	r0
   16bba:	2f 93       	push	r18
   16bbc:	3f 93       	push	r19
   16bbe:	4f 93       	push	r20
   16bc0:	5f 93       	push	r21
   16bc2:	6f 93       	push	r22
   16bc4:	7f 93       	push	r23
   16bc6:	8f 93       	push	r24
   16bc8:	9f 93       	push	r25
   16bca:	af 93       	push	r26
   16bcc:	bf 93       	push	r27
   16bce:	ef 93       	push	r30
   16bd0:	ff 93       	push	r31
   16bd2:	cf 93       	push	r28
   16bd4:	df 93       	push	r29
   16bd6:	cd b7       	in	r28, 0x3d	; 61
   16bd8:	de b7       	in	r29, 0x3e	; 62
   16bda:	80 91 f3 22 	lds	r24, 0x22F3	; 0x8022f3 <tc_tcd0_ccd_callback>
   16bde:	90 91 f4 22 	lds	r25, 0x22F4	; 0x8022f4 <tc_tcd0_ccd_callback+0x1>
   16be2:	89 2b       	or	r24, r25
   16be4:	31 f0       	breq	.+12     	; 0x16bf2 <__vector_82+0x4a>
   16be6:	80 91 f3 22 	lds	r24, 0x22F3	; 0x8022f3 <tc_tcd0_ccd_callback>
   16bea:	90 91 f4 22 	lds	r25, 0x22F4	; 0x8022f4 <tc_tcd0_ccd_callback+0x1>
   16bee:	fc 01       	movw	r30, r24
   16bf0:	19 95       	eicall
   16bf2:	00 00       	nop
   16bf4:	df 91       	pop	r29
   16bf6:	cf 91       	pop	r28
   16bf8:	ff 91       	pop	r31
   16bfa:	ef 91       	pop	r30
   16bfc:	bf 91       	pop	r27
   16bfe:	af 91       	pop	r26
   16c00:	9f 91       	pop	r25
   16c02:	8f 91       	pop	r24
   16c04:	7f 91       	pop	r23
   16c06:	6f 91       	pop	r22
   16c08:	5f 91       	pop	r21
   16c0a:	4f 91       	pop	r20
   16c0c:	3f 91       	pop	r19
   16c0e:	2f 91       	pop	r18
   16c10:	0f 90       	pop	r0
   16c12:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16c16:	0f 90       	pop	r0
   16c18:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16c1c:	0f 90       	pop	r0
   16c1e:	1f 90       	pop	r1
   16c20:	18 95       	reti

00016c22 <__vector_83>:
   16c22:	1f 92       	push	r1
   16c24:	0f 92       	push	r0
   16c26:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16c2a:	0f 92       	push	r0
   16c2c:	11 24       	eor	r1, r1
   16c2e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16c32:	0f 92       	push	r0
   16c34:	2f 93       	push	r18
   16c36:	3f 93       	push	r19
   16c38:	4f 93       	push	r20
   16c3a:	5f 93       	push	r21
   16c3c:	6f 93       	push	r22
   16c3e:	7f 93       	push	r23
   16c40:	8f 93       	push	r24
   16c42:	9f 93       	push	r25
   16c44:	af 93       	push	r26
   16c46:	bf 93       	push	r27
   16c48:	ef 93       	push	r30
   16c4a:	ff 93       	push	r31
   16c4c:	cf 93       	push	r28
   16c4e:	df 93       	push	r29
   16c50:	cd b7       	in	r28, 0x3d	; 61
   16c52:	de b7       	in	r29, 0x3e	; 62
   16c54:	80 91 f5 22 	lds	r24, 0x22F5	; 0x8022f5 <tc_tcd1_ovf_callback>
   16c58:	90 91 f6 22 	lds	r25, 0x22F6	; 0x8022f6 <tc_tcd1_ovf_callback+0x1>
   16c5c:	89 2b       	or	r24, r25
   16c5e:	31 f0       	breq	.+12     	; 0x16c6c <__vector_83+0x4a>
   16c60:	80 91 f5 22 	lds	r24, 0x22F5	; 0x8022f5 <tc_tcd1_ovf_callback>
   16c64:	90 91 f6 22 	lds	r25, 0x22F6	; 0x8022f6 <tc_tcd1_ovf_callback+0x1>
   16c68:	fc 01       	movw	r30, r24
   16c6a:	19 95       	eicall
   16c6c:	00 00       	nop
   16c6e:	df 91       	pop	r29
   16c70:	cf 91       	pop	r28
   16c72:	ff 91       	pop	r31
   16c74:	ef 91       	pop	r30
   16c76:	bf 91       	pop	r27
   16c78:	af 91       	pop	r26
   16c7a:	9f 91       	pop	r25
   16c7c:	8f 91       	pop	r24
   16c7e:	7f 91       	pop	r23
   16c80:	6f 91       	pop	r22
   16c82:	5f 91       	pop	r21
   16c84:	4f 91       	pop	r20
   16c86:	3f 91       	pop	r19
   16c88:	2f 91       	pop	r18
   16c8a:	0f 90       	pop	r0
   16c8c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16c90:	0f 90       	pop	r0
   16c92:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16c96:	0f 90       	pop	r0
   16c98:	1f 90       	pop	r1
   16c9a:	18 95       	reti

00016c9c <__vector_84>:
   16c9c:	1f 92       	push	r1
   16c9e:	0f 92       	push	r0
   16ca0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16ca4:	0f 92       	push	r0
   16ca6:	11 24       	eor	r1, r1
   16ca8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16cac:	0f 92       	push	r0
   16cae:	2f 93       	push	r18
   16cb0:	3f 93       	push	r19
   16cb2:	4f 93       	push	r20
   16cb4:	5f 93       	push	r21
   16cb6:	6f 93       	push	r22
   16cb8:	7f 93       	push	r23
   16cba:	8f 93       	push	r24
   16cbc:	9f 93       	push	r25
   16cbe:	af 93       	push	r26
   16cc0:	bf 93       	push	r27
   16cc2:	ef 93       	push	r30
   16cc4:	ff 93       	push	r31
   16cc6:	cf 93       	push	r28
   16cc8:	df 93       	push	r29
   16cca:	cd b7       	in	r28, 0x3d	; 61
   16ccc:	de b7       	in	r29, 0x3e	; 62
   16cce:	80 91 f7 22 	lds	r24, 0x22F7	; 0x8022f7 <tc_tcd1_err_callback>
   16cd2:	90 91 f8 22 	lds	r25, 0x22F8	; 0x8022f8 <tc_tcd1_err_callback+0x1>
   16cd6:	89 2b       	or	r24, r25
   16cd8:	31 f0       	breq	.+12     	; 0x16ce6 <__vector_84+0x4a>
   16cda:	80 91 f7 22 	lds	r24, 0x22F7	; 0x8022f7 <tc_tcd1_err_callback>
   16cde:	90 91 f8 22 	lds	r25, 0x22F8	; 0x8022f8 <tc_tcd1_err_callback+0x1>
   16ce2:	fc 01       	movw	r30, r24
   16ce4:	19 95       	eicall
   16ce6:	00 00       	nop
   16ce8:	df 91       	pop	r29
   16cea:	cf 91       	pop	r28
   16cec:	ff 91       	pop	r31
   16cee:	ef 91       	pop	r30
   16cf0:	bf 91       	pop	r27
   16cf2:	af 91       	pop	r26
   16cf4:	9f 91       	pop	r25
   16cf6:	8f 91       	pop	r24
   16cf8:	7f 91       	pop	r23
   16cfa:	6f 91       	pop	r22
   16cfc:	5f 91       	pop	r21
   16cfe:	4f 91       	pop	r20
   16d00:	3f 91       	pop	r19
   16d02:	2f 91       	pop	r18
   16d04:	0f 90       	pop	r0
   16d06:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16d0a:	0f 90       	pop	r0
   16d0c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16d10:	0f 90       	pop	r0
   16d12:	1f 90       	pop	r1
   16d14:	18 95       	reti

00016d16 <__vector_85>:
   16d16:	1f 92       	push	r1
   16d18:	0f 92       	push	r0
   16d1a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16d1e:	0f 92       	push	r0
   16d20:	11 24       	eor	r1, r1
   16d22:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16d26:	0f 92       	push	r0
   16d28:	2f 93       	push	r18
   16d2a:	3f 93       	push	r19
   16d2c:	4f 93       	push	r20
   16d2e:	5f 93       	push	r21
   16d30:	6f 93       	push	r22
   16d32:	7f 93       	push	r23
   16d34:	8f 93       	push	r24
   16d36:	9f 93       	push	r25
   16d38:	af 93       	push	r26
   16d3a:	bf 93       	push	r27
   16d3c:	ef 93       	push	r30
   16d3e:	ff 93       	push	r31
   16d40:	cf 93       	push	r28
   16d42:	df 93       	push	r29
   16d44:	cd b7       	in	r28, 0x3d	; 61
   16d46:	de b7       	in	r29, 0x3e	; 62
   16d48:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <tc_tcd1_cca_callback>
   16d4c:	90 91 fa 22 	lds	r25, 0x22FA	; 0x8022fa <tc_tcd1_cca_callback+0x1>
   16d50:	89 2b       	or	r24, r25
   16d52:	31 f0       	breq	.+12     	; 0x16d60 <__vector_85+0x4a>
   16d54:	80 91 f9 22 	lds	r24, 0x22F9	; 0x8022f9 <tc_tcd1_cca_callback>
   16d58:	90 91 fa 22 	lds	r25, 0x22FA	; 0x8022fa <tc_tcd1_cca_callback+0x1>
   16d5c:	fc 01       	movw	r30, r24
   16d5e:	19 95       	eicall
   16d60:	00 00       	nop
   16d62:	df 91       	pop	r29
   16d64:	cf 91       	pop	r28
   16d66:	ff 91       	pop	r31
   16d68:	ef 91       	pop	r30
   16d6a:	bf 91       	pop	r27
   16d6c:	af 91       	pop	r26
   16d6e:	9f 91       	pop	r25
   16d70:	8f 91       	pop	r24
   16d72:	7f 91       	pop	r23
   16d74:	6f 91       	pop	r22
   16d76:	5f 91       	pop	r21
   16d78:	4f 91       	pop	r20
   16d7a:	3f 91       	pop	r19
   16d7c:	2f 91       	pop	r18
   16d7e:	0f 90       	pop	r0
   16d80:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16d84:	0f 90       	pop	r0
   16d86:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16d8a:	0f 90       	pop	r0
   16d8c:	1f 90       	pop	r1
   16d8e:	18 95       	reti

00016d90 <__vector_86>:
   16d90:	1f 92       	push	r1
   16d92:	0f 92       	push	r0
   16d94:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16d98:	0f 92       	push	r0
   16d9a:	11 24       	eor	r1, r1
   16d9c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16da0:	0f 92       	push	r0
   16da2:	2f 93       	push	r18
   16da4:	3f 93       	push	r19
   16da6:	4f 93       	push	r20
   16da8:	5f 93       	push	r21
   16daa:	6f 93       	push	r22
   16dac:	7f 93       	push	r23
   16dae:	8f 93       	push	r24
   16db0:	9f 93       	push	r25
   16db2:	af 93       	push	r26
   16db4:	bf 93       	push	r27
   16db6:	ef 93       	push	r30
   16db8:	ff 93       	push	r31
   16dba:	cf 93       	push	r28
   16dbc:	df 93       	push	r29
   16dbe:	cd b7       	in	r28, 0x3d	; 61
   16dc0:	de b7       	in	r29, 0x3e	; 62
   16dc2:	80 91 fb 22 	lds	r24, 0x22FB	; 0x8022fb <tc_tcd1_ccb_callback>
   16dc6:	90 91 fc 22 	lds	r25, 0x22FC	; 0x8022fc <tc_tcd1_ccb_callback+0x1>
   16dca:	89 2b       	or	r24, r25
   16dcc:	31 f0       	breq	.+12     	; 0x16dda <__vector_86+0x4a>
   16dce:	80 91 fb 22 	lds	r24, 0x22FB	; 0x8022fb <tc_tcd1_ccb_callback>
   16dd2:	90 91 fc 22 	lds	r25, 0x22FC	; 0x8022fc <tc_tcd1_ccb_callback+0x1>
   16dd6:	fc 01       	movw	r30, r24
   16dd8:	19 95       	eicall
   16dda:	00 00       	nop
   16ddc:	df 91       	pop	r29
   16dde:	cf 91       	pop	r28
   16de0:	ff 91       	pop	r31
   16de2:	ef 91       	pop	r30
   16de4:	bf 91       	pop	r27
   16de6:	af 91       	pop	r26
   16de8:	9f 91       	pop	r25
   16dea:	8f 91       	pop	r24
   16dec:	7f 91       	pop	r23
   16dee:	6f 91       	pop	r22
   16df0:	5f 91       	pop	r21
   16df2:	4f 91       	pop	r20
   16df4:	3f 91       	pop	r19
   16df6:	2f 91       	pop	r18
   16df8:	0f 90       	pop	r0
   16dfa:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16dfe:	0f 90       	pop	r0
   16e00:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16e04:	0f 90       	pop	r0
   16e06:	1f 90       	pop	r1
   16e08:	18 95       	reti

00016e0a <__vector_47>:
   16e0a:	1f 92       	push	r1
   16e0c:	0f 92       	push	r0
   16e0e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16e12:	0f 92       	push	r0
   16e14:	11 24       	eor	r1, r1
   16e16:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16e1a:	0f 92       	push	r0
   16e1c:	2f 93       	push	r18
   16e1e:	3f 93       	push	r19
   16e20:	4f 93       	push	r20
   16e22:	5f 93       	push	r21
   16e24:	6f 93       	push	r22
   16e26:	7f 93       	push	r23
   16e28:	8f 93       	push	r24
   16e2a:	9f 93       	push	r25
   16e2c:	af 93       	push	r26
   16e2e:	bf 93       	push	r27
   16e30:	ef 93       	push	r30
   16e32:	ff 93       	push	r31
   16e34:	cf 93       	push	r28
   16e36:	df 93       	push	r29
   16e38:	cd b7       	in	r28, 0x3d	; 61
   16e3a:	de b7       	in	r29, 0x3e	; 62
   16e3c:	80 91 fd 22 	lds	r24, 0x22FD	; 0x8022fd <tc_tce0_ovf_callback>
   16e40:	90 91 fe 22 	lds	r25, 0x22FE	; 0x8022fe <tc_tce0_ovf_callback+0x1>
   16e44:	89 2b       	or	r24, r25
   16e46:	31 f0       	breq	.+12     	; 0x16e54 <__vector_47+0x4a>
   16e48:	80 91 fd 22 	lds	r24, 0x22FD	; 0x8022fd <tc_tce0_ovf_callback>
   16e4c:	90 91 fe 22 	lds	r25, 0x22FE	; 0x8022fe <tc_tce0_ovf_callback+0x1>
   16e50:	fc 01       	movw	r30, r24
   16e52:	19 95       	eicall
   16e54:	00 00       	nop
   16e56:	df 91       	pop	r29
   16e58:	cf 91       	pop	r28
   16e5a:	ff 91       	pop	r31
   16e5c:	ef 91       	pop	r30
   16e5e:	bf 91       	pop	r27
   16e60:	af 91       	pop	r26
   16e62:	9f 91       	pop	r25
   16e64:	8f 91       	pop	r24
   16e66:	7f 91       	pop	r23
   16e68:	6f 91       	pop	r22
   16e6a:	5f 91       	pop	r21
   16e6c:	4f 91       	pop	r20
   16e6e:	3f 91       	pop	r19
   16e70:	2f 91       	pop	r18
   16e72:	0f 90       	pop	r0
   16e74:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16e78:	0f 90       	pop	r0
   16e7a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16e7e:	0f 90       	pop	r0
   16e80:	1f 90       	pop	r1
   16e82:	18 95       	reti

00016e84 <__vector_48>:
   16e84:	1f 92       	push	r1
   16e86:	0f 92       	push	r0
   16e88:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16e8c:	0f 92       	push	r0
   16e8e:	11 24       	eor	r1, r1
   16e90:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16e94:	0f 92       	push	r0
   16e96:	2f 93       	push	r18
   16e98:	3f 93       	push	r19
   16e9a:	4f 93       	push	r20
   16e9c:	5f 93       	push	r21
   16e9e:	6f 93       	push	r22
   16ea0:	7f 93       	push	r23
   16ea2:	8f 93       	push	r24
   16ea4:	9f 93       	push	r25
   16ea6:	af 93       	push	r26
   16ea8:	bf 93       	push	r27
   16eaa:	ef 93       	push	r30
   16eac:	ff 93       	push	r31
   16eae:	cf 93       	push	r28
   16eb0:	df 93       	push	r29
   16eb2:	cd b7       	in	r28, 0x3d	; 61
   16eb4:	de b7       	in	r29, 0x3e	; 62
   16eb6:	80 91 ff 22 	lds	r24, 0x22FF	; 0x8022ff <tc_tce0_err_callback>
   16eba:	90 91 00 23 	lds	r25, 0x2300	; 0x802300 <tc_tce0_err_callback+0x1>
   16ebe:	89 2b       	or	r24, r25
   16ec0:	31 f0       	breq	.+12     	; 0x16ece <__vector_48+0x4a>
   16ec2:	80 91 ff 22 	lds	r24, 0x22FF	; 0x8022ff <tc_tce0_err_callback>
   16ec6:	90 91 00 23 	lds	r25, 0x2300	; 0x802300 <tc_tce0_err_callback+0x1>
   16eca:	fc 01       	movw	r30, r24
   16ecc:	19 95       	eicall
   16ece:	00 00       	nop
   16ed0:	df 91       	pop	r29
   16ed2:	cf 91       	pop	r28
   16ed4:	ff 91       	pop	r31
   16ed6:	ef 91       	pop	r30
   16ed8:	bf 91       	pop	r27
   16eda:	af 91       	pop	r26
   16edc:	9f 91       	pop	r25
   16ede:	8f 91       	pop	r24
   16ee0:	7f 91       	pop	r23
   16ee2:	6f 91       	pop	r22
   16ee4:	5f 91       	pop	r21
   16ee6:	4f 91       	pop	r20
   16ee8:	3f 91       	pop	r19
   16eea:	2f 91       	pop	r18
   16eec:	0f 90       	pop	r0
   16eee:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16ef2:	0f 90       	pop	r0
   16ef4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16ef8:	0f 90       	pop	r0
   16efa:	1f 90       	pop	r1
   16efc:	18 95       	reti

00016efe <__vector_49>:
   16efe:	1f 92       	push	r1
   16f00:	0f 92       	push	r0
   16f02:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16f06:	0f 92       	push	r0
   16f08:	11 24       	eor	r1, r1
   16f0a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16f0e:	0f 92       	push	r0
   16f10:	2f 93       	push	r18
   16f12:	3f 93       	push	r19
   16f14:	4f 93       	push	r20
   16f16:	5f 93       	push	r21
   16f18:	6f 93       	push	r22
   16f1a:	7f 93       	push	r23
   16f1c:	8f 93       	push	r24
   16f1e:	9f 93       	push	r25
   16f20:	af 93       	push	r26
   16f22:	bf 93       	push	r27
   16f24:	ef 93       	push	r30
   16f26:	ff 93       	push	r31
   16f28:	cf 93       	push	r28
   16f2a:	df 93       	push	r29
   16f2c:	cd b7       	in	r28, 0x3d	; 61
   16f2e:	de b7       	in	r29, 0x3e	; 62
   16f30:	80 91 01 23 	lds	r24, 0x2301	; 0x802301 <tc_tce0_cca_callback>
   16f34:	90 91 02 23 	lds	r25, 0x2302	; 0x802302 <tc_tce0_cca_callback+0x1>
   16f38:	89 2b       	or	r24, r25
   16f3a:	31 f0       	breq	.+12     	; 0x16f48 <__vector_49+0x4a>
   16f3c:	80 91 01 23 	lds	r24, 0x2301	; 0x802301 <tc_tce0_cca_callback>
   16f40:	90 91 02 23 	lds	r25, 0x2302	; 0x802302 <tc_tce0_cca_callback+0x1>
   16f44:	fc 01       	movw	r30, r24
   16f46:	19 95       	eicall
   16f48:	00 00       	nop
   16f4a:	df 91       	pop	r29
   16f4c:	cf 91       	pop	r28
   16f4e:	ff 91       	pop	r31
   16f50:	ef 91       	pop	r30
   16f52:	bf 91       	pop	r27
   16f54:	af 91       	pop	r26
   16f56:	9f 91       	pop	r25
   16f58:	8f 91       	pop	r24
   16f5a:	7f 91       	pop	r23
   16f5c:	6f 91       	pop	r22
   16f5e:	5f 91       	pop	r21
   16f60:	4f 91       	pop	r20
   16f62:	3f 91       	pop	r19
   16f64:	2f 91       	pop	r18
   16f66:	0f 90       	pop	r0
   16f68:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16f6c:	0f 90       	pop	r0
   16f6e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16f72:	0f 90       	pop	r0
   16f74:	1f 90       	pop	r1
   16f76:	18 95       	reti

00016f78 <__vector_50>:
   16f78:	1f 92       	push	r1
   16f7a:	0f 92       	push	r0
   16f7c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16f80:	0f 92       	push	r0
   16f82:	11 24       	eor	r1, r1
   16f84:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16f88:	0f 92       	push	r0
   16f8a:	2f 93       	push	r18
   16f8c:	3f 93       	push	r19
   16f8e:	4f 93       	push	r20
   16f90:	5f 93       	push	r21
   16f92:	6f 93       	push	r22
   16f94:	7f 93       	push	r23
   16f96:	8f 93       	push	r24
   16f98:	9f 93       	push	r25
   16f9a:	af 93       	push	r26
   16f9c:	bf 93       	push	r27
   16f9e:	ef 93       	push	r30
   16fa0:	ff 93       	push	r31
   16fa2:	cf 93       	push	r28
   16fa4:	df 93       	push	r29
   16fa6:	cd b7       	in	r28, 0x3d	; 61
   16fa8:	de b7       	in	r29, 0x3e	; 62
   16faa:	80 91 03 23 	lds	r24, 0x2303	; 0x802303 <tc_tce0_ccb_callback>
   16fae:	90 91 04 23 	lds	r25, 0x2304	; 0x802304 <tc_tce0_ccb_callback+0x1>
   16fb2:	89 2b       	or	r24, r25
   16fb4:	31 f0       	breq	.+12     	; 0x16fc2 <__vector_50+0x4a>
   16fb6:	80 91 03 23 	lds	r24, 0x2303	; 0x802303 <tc_tce0_ccb_callback>
   16fba:	90 91 04 23 	lds	r25, 0x2304	; 0x802304 <tc_tce0_ccb_callback+0x1>
   16fbe:	fc 01       	movw	r30, r24
   16fc0:	19 95       	eicall
   16fc2:	00 00       	nop
   16fc4:	df 91       	pop	r29
   16fc6:	cf 91       	pop	r28
   16fc8:	ff 91       	pop	r31
   16fca:	ef 91       	pop	r30
   16fcc:	bf 91       	pop	r27
   16fce:	af 91       	pop	r26
   16fd0:	9f 91       	pop	r25
   16fd2:	8f 91       	pop	r24
   16fd4:	7f 91       	pop	r23
   16fd6:	6f 91       	pop	r22
   16fd8:	5f 91       	pop	r21
   16fda:	4f 91       	pop	r20
   16fdc:	3f 91       	pop	r19
   16fde:	2f 91       	pop	r18
   16fe0:	0f 90       	pop	r0
   16fe2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16fe6:	0f 90       	pop	r0
   16fe8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16fec:	0f 90       	pop	r0
   16fee:	1f 90       	pop	r1
   16ff0:	18 95       	reti

00016ff2 <__vector_51>:
   16ff2:	1f 92       	push	r1
   16ff4:	0f 92       	push	r0
   16ff6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16ffa:	0f 92       	push	r0
   16ffc:	11 24       	eor	r1, r1
   16ffe:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17002:	0f 92       	push	r0
   17004:	2f 93       	push	r18
   17006:	3f 93       	push	r19
   17008:	4f 93       	push	r20
   1700a:	5f 93       	push	r21
   1700c:	6f 93       	push	r22
   1700e:	7f 93       	push	r23
   17010:	8f 93       	push	r24
   17012:	9f 93       	push	r25
   17014:	af 93       	push	r26
   17016:	bf 93       	push	r27
   17018:	ef 93       	push	r30
   1701a:	ff 93       	push	r31
   1701c:	cf 93       	push	r28
   1701e:	df 93       	push	r29
   17020:	cd b7       	in	r28, 0x3d	; 61
   17022:	de b7       	in	r29, 0x3e	; 62
   17024:	80 91 05 23 	lds	r24, 0x2305	; 0x802305 <tc_tce0_ccc_callback>
   17028:	90 91 06 23 	lds	r25, 0x2306	; 0x802306 <tc_tce0_ccc_callback+0x1>
   1702c:	89 2b       	or	r24, r25
   1702e:	31 f0       	breq	.+12     	; 0x1703c <__vector_51+0x4a>
   17030:	80 91 05 23 	lds	r24, 0x2305	; 0x802305 <tc_tce0_ccc_callback>
   17034:	90 91 06 23 	lds	r25, 0x2306	; 0x802306 <tc_tce0_ccc_callback+0x1>
   17038:	fc 01       	movw	r30, r24
   1703a:	19 95       	eicall
   1703c:	00 00       	nop
   1703e:	df 91       	pop	r29
   17040:	cf 91       	pop	r28
   17042:	ff 91       	pop	r31
   17044:	ef 91       	pop	r30
   17046:	bf 91       	pop	r27
   17048:	af 91       	pop	r26
   1704a:	9f 91       	pop	r25
   1704c:	8f 91       	pop	r24
   1704e:	7f 91       	pop	r23
   17050:	6f 91       	pop	r22
   17052:	5f 91       	pop	r21
   17054:	4f 91       	pop	r20
   17056:	3f 91       	pop	r19
   17058:	2f 91       	pop	r18
   1705a:	0f 90       	pop	r0
   1705c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17060:	0f 90       	pop	r0
   17062:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17066:	0f 90       	pop	r0
   17068:	1f 90       	pop	r1
   1706a:	18 95       	reti

0001706c <__vector_52>:
   1706c:	1f 92       	push	r1
   1706e:	0f 92       	push	r0
   17070:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17074:	0f 92       	push	r0
   17076:	11 24       	eor	r1, r1
   17078:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1707c:	0f 92       	push	r0
   1707e:	2f 93       	push	r18
   17080:	3f 93       	push	r19
   17082:	4f 93       	push	r20
   17084:	5f 93       	push	r21
   17086:	6f 93       	push	r22
   17088:	7f 93       	push	r23
   1708a:	8f 93       	push	r24
   1708c:	9f 93       	push	r25
   1708e:	af 93       	push	r26
   17090:	bf 93       	push	r27
   17092:	ef 93       	push	r30
   17094:	ff 93       	push	r31
   17096:	cf 93       	push	r28
   17098:	df 93       	push	r29
   1709a:	cd b7       	in	r28, 0x3d	; 61
   1709c:	de b7       	in	r29, 0x3e	; 62
   1709e:	80 91 07 23 	lds	r24, 0x2307	; 0x802307 <tc_tce0_ccd_callback>
   170a2:	90 91 08 23 	lds	r25, 0x2308	; 0x802308 <tc_tce0_ccd_callback+0x1>
   170a6:	89 2b       	or	r24, r25
   170a8:	31 f0       	breq	.+12     	; 0x170b6 <__vector_52+0x4a>
   170aa:	80 91 07 23 	lds	r24, 0x2307	; 0x802307 <tc_tce0_ccd_callback>
   170ae:	90 91 08 23 	lds	r25, 0x2308	; 0x802308 <tc_tce0_ccd_callback+0x1>
   170b2:	fc 01       	movw	r30, r24
   170b4:	19 95       	eicall
   170b6:	00 00       	nop
   170b8:	df 91       	pop	r29
   170ba:	cf 91       	pop	r28
   170bc:	ff 91       	pop	r31
   170be:	ef 91       	pop	r30
   170c0:	bf 91       	pop	r27
   170c2:	af 91       	pop	r26
   170c4:	9f 91       	pop	r25
   170c6:	8f 91       	pop	r24
   170c8:	7f 91       	pop	r23
   170ca:	6f 91       	pop	r22
   170cc:	5f 91       	pop	r21
   170ce:	4f 91       	pop	r20
   170d0:	3f 91       	pop	r19
   170d2:	2f 91       	pop	r18
   170d4:	0f 90       	pop	r0
   170d6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   170da:	0f 90       	pop	r0
   170dc:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   170e0:	0f 90       	pop	r0
   170e2:	1f 90       	pop	r1
   170e4:	18 95       	reti

000170e6 <__vector_53>:
   170e6:	1f 92       	push	r1
   170e8:	0f 92       	push	r0
   170ea:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   170ee:	0f 92       	push	r0
   170f0:	11 24       	eor	r1, r1
   170f2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   170f6:	0f 92       	push	r0
   170f8:	2f 93       	push	r18
   170fa:	3f 93       	push	r19
   170fc:	4f 93       	push	r20
   170fe:	5f 93       	push	r21
   17100:	6f 93       	push	r22
   17102:	7f 93       	push	r23
   17104:	8f 93       	push	r24
   17106:	9f 93       	push	r25
   17108:	af 93       	push	r26
   1710a:	bf 93       	push	r27
   1710c:	ef 93       	push	r30
   1710e:	ff 93       	push	r31
   17110:	cf 93       	push	r28
   17112:	df 93       	push	r29
   17114:	cd b7       	in	r28, 0x3d	; 61
   17116:	de b7       	in	r29, 0x3e	; 62
   17118:	80 91 09 23 	lds	r24, 0x2309	; 0x802309 <tc_tce1_ovf_callback>
   1711c:	90 91 0a 23 	lds	r25, 0x230A	; 0x80230a <tc_tce1_ovf_callback+0x1>
   17120:	89 2b       	or	r24, r25
   17122:	31 f0       	breq	.+12     	; 0x17130 <__vector_53+0x4a>
   17124:	80 91 09 23 	lds	r24, 0x2309	; 0x802309 <tc_tce1_ovf_callback>
   17128:	90 91 0a 23 	lds	r25, 0x230A	; 0x80230a <tc_tce1_ovf_callback+0x1>
   1712c:	fc 01       	movw	r30, r24
   1712e:	19 95       	eicall
   17130:	00 00       	nop
   17132:	df 91       	pop	r29
   17134:	cf 91       	pop	r28
   17136:	ff 91       	pop	r31
   17138:	ef 91       	pop	r30
   1713a:	bf 91       	pop	r27
   1713c:	af 91       	pop	r26
   1713e:	9f 91       	pop	r25
   17140:	8f 91       	pop	r24
   17142:	7f 91       	pop	r23
   17144:	6f 91       	pop	r22
   17146:	5f 91       	pop	r21
   17148:	4f 91       	pop	r20
   1714a:	3f 91       	pop	r19
   1714c:	2f 91       	pop	r18
   1714e:	0f 90       	pop	r0
   17150:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17154:	0f 90       	pop	r0
   17156:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1715a:	0f 90       	pop	r0
   1715c:	1f 90       	pop	r1
   1715e:	18 95       	reti

00017160 <__vector_54>:
   17160:	1f 92       	push	r1
   17162:	0f 92       	push	r0
   17164:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17168:	0f 92       	push	r0
   1716a:	11 24       	eor	r1, r1
   1716c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17170:	0f 92       	push	r0
   17172:	2f 93       	push	r18
   17174:	3f 93       	push	r19
   17176:	4f 93       	push	r20
   17178:	5f 93       	push	r21
   1717a:	6f 93       	push	r22
   1717c:	7f 93       	push	r23
   1717e:	8f 93       	push	r24
   17180:	9f 93       	push	r25
   17182:	af 93       	push	r26
   17184:	bf 93       	push	r27
   17186:	ef 93       	push	r30
   17188:	ff 93       	push	r31
   1718a:	cf 93       	push	r28
   1718c:	df 93       	push	r29
   1718e:	cd b7       	in	r28, 0x3d	; 61
   17190:	de b7       	in	r29, 0x3e	; 62
   17192:	80 91 0b 23 	lds	r24, 0x230B	; 0x80230b <tc_tce1_err_callback>
   17196:	90 91 0c 23 	lds	r25, 0x230C	; 0x80230c <tc_tce1_err_callback+0x1>
   1719a:	89 2b       	or	r24, r25
   1719c:	31 f0       	breq	.+12     	; 0x171aa <__vector_54+0x4a>
   1719e:	80 91 0b 23 	lds	r24, 0x230B	; 0x80230b <tc_tce1_err_callback>
   171a2:	90 91 0c 23 	lds	r25, 0x230C	; 0x80230c <tc_tce1_err_callback+0x1>
   171a6:	fc 01       	movw	r30, r24
   171a8:	19 95       	eicall
   171aa:	00 00       	nop
   171ac:	df 91       	pop	r29
   171ae:	cf 91       	pop	r28
   171b0:	ff 91       	pop	r31
   171b2:	ef 91       	pop	r30
   171b4:	bf 91       	pop	r27
   171b6:	af 91       	pop	r26
   171b8:	9f 91       	pop	r25
   171ba:	8f 91       	pop	r24
   171bc:	7f 91       	pop	r23
   171be:	6f 91       	pop	r22
   171c0:	5f 91       	pop	r21
   171c2:	4f 91       	pop	r20
   171c4:	3f 91       	pop	r19
   171c6:	2f 91       	pop	r18
   171c8:	0f 90       	pop	r0
   171ca:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   171ce:	0f 90       	pop	r0
   171d0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   171d4:	0f 90       	pop	r0
   171d6:	1f 90       	pop	r1
   171d8:	18 95       	reti

000171da <__vector_55>:
   171da:	1f 92       	push	r1
   171dc:	0f 92       	push	r0
   171de:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   171e2:	0f 92       	push	r0
   171e4:	11 24       	eor	r1, r1
   171e6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   171ea:	0f 92       	push	r0
   171ec:	2f 93       	push	r18
   171ee:	3f 93       	push	r19
   171f0:	4f 93       	push	r20
   171f2:	5f 93       	push	r21
   171f4:	6f 93       	push	r22
   171f6:	7f 93       	push	r23
   171f8:	8f 93       	push	r24
   171fa:	9f 93       	push	r25
   171fc:	af 93       	push	r26
   171fe:	bf 93       	push	r27
   17200:	ef 93       	push	r30
   17202:	ff 93       	push	r31
   17204:	cf 93       	push	r28
   17206:	df 93       	push	r29
   17208:	cd b7       	in	r28, 0x3d	; 61
   1720a:	de b7       	in	r29, 0x3e	; 62
   1720c:	80 91 0d 23 	lds	r24, 0x230D	; 0x80230d <tc_tce1_cca_callback>
   17210:	90 91 0e 23 	lds	r25, 0x230E	; 0x80230e <tc_tce1_cca_callback+0x1>
   17214:	89 2b       	or	r24, r25
   17216:	31 f0       	breq	.+12     	; 0x17224 <__vector_55+0x4a>
   17218:	80 91 0d 23 	lds	r24, 0x230D	; 0x80230d <tc_tce1_cca_callback>
   1721c:	90 91 0e 23 	lds	r25, 0x230E	; 0x80230e <tc_tce1_cca_callback+0x1>
   17220:	fc 01       	movw	r30, r24
   17222:	19 95       	eicall
   17224:	00 00       	nop
   17226:	df 91       	pop	r29
   17228:	cf 91       	pop	r28
   1722a:	ff 91       	pop	r31
   1722c:	ef 91       	pop	r30
   1722e:	bf 91       	pop	r27
   17230:	af 91       	pop	r26
   17232:	9f 91       	pop	r25
   17234:	8f 91       	pop	r24
   17236:	7f 91       	pop	r23
   17238:	6f 91       	pop	r22
   1723a:	5f 91       	pop	r21
   1723c:	4f 91       	pop	r20
   1723e:	3f 91       	pop	r19
   17240:	2f 91       	pop	r18
   17242:	0f 90       	pop	r0
   17244:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17248:	0f 90       	pop	r0
   1724a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1724e:	0f 90       	pop	r0
   17250:	1f 90       	pop	r1
   17252:	18 95       	reti

00017254 <__vector_56>:
   17254:	1f 92       	push	r1
   17256:	0f 92       	push	r0
   17258:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1725c:	0f 92       	push	r0
   1725e:	11 24       	eor	r1, r1
   17260:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17264:	0f 92       	push	r0
   17266:	2f 93       	push	r18
   17268:	3f 93       	push	r19
   1726a:	4f 93       	push	r20
   1726c:	5f 93       	push	r21
   1726e:	6f 93       	push	r22
   17270:	7f 93       	push	r23
   17272:	8f 93       	push	r24
   17274:	9f 93       	push	r25
   17276:	af 93       	push	r26
   17278:	bf 93       	push	r27
   1727a:	ef 93       	push	r30
   1727c:	ff 93       	push	r31
   1727e:	cf 93       	push	r28
   17280:	df 93       	push	r29
   17282:	cd b7       	in	r28, 0x3d	; 61
   17284:	de b7       	in	r29, 0x3e	; 62
   17286:	80 91 0f 23 	lds	r24, 0x230F	; 0x80230f <tc_tce1_ccb_callback>
   1728a:	90 91 10 23 	lds	r25, 0x2310	; 0x802310 <tc_tce1_ccb_callback+0x1>
   1728e:	89 2b       	or	r24, r25
   17290:	31 f0       	breq	.+12     	; 0x1729e <__vector_56+0x4a>
   17292:	80 91 0f 23 	lds	r24, 0x230F	; 0x80230f <tc_tce1_ccb_callback>
   17296:	90 91 10 23 	lds	r25, 0x2310	; 0x802310 <tc_tce1_ccb_callback+0x1>
   1729a:	fc 01       	movw	r30, r24
   1729c:	19 95       	eicall
   1729e:	00 00       	nop
   172a0:	df 91       	pop	r29
   172a2:	cf 91       	pop	r28
   172a4:	ff 91       	pop	r31
   172a6:	ef 91       	pop	r30
   172a8:	bf 91       	pop	r27
   172aa:	af 91       	pop	r26
   172ac:	9f 91       	pop	r25
   172ae:	8f 91       	pop	r24
   172b0:	7f 91       	pop	r23
   172b2:	6f 91       	pop	r22
   172b4:	5f 91       	pop	r21
   172b6:	4f 91       	pop	r20
   172b8:	3f 91       	pop	r19
   172ba:	2f 91       	pop	r18
   172bc:	0f 90       	pop	r0
   172be:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   172c2:	0f 90       	pop	r0
   172c4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   172c8:	0f 90       	pop	r0
   172ca:	1f 90       	pop	r1
   172cc:	18 95       	reti

000172ce <__vector_108>:
   172ce:	1f 92       	push	r1
   172d0:	0f 92       	push	r0
   172d2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   172d6:	0f 92       	push	r0
   172d8:	11 24       	eor	r1, r1
   172da:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   172de:	0f 92       	push	r0
   172e0:	2f 93       	push	r18
   172e2:	3f 93       	push	r19
   172e4:	4f 93       	push	r20
   172e6:	5f 93       	push	r21
   172e8:	6f 93       	push	r22
   172ea:	7f 93       	push	r23
   172ec:	8f 93       	push	r24
   172ee:	9f 93       	push	r25
   172f0:	af 93       	push	r26
   172f2:	bf 93       	push	r27
   172f4:	ef 93       	push	r30
   172f6:	ff 93       	push	r31
   172f8:	cf 93       	push	r28
   172fa:	df 93       	push	r29
   172fc:	cd b7       	in	r28, 0x3d	; 61
   172fe:	de b7       	in	r29, 0x3e	; 62
   17300:	80 91 11 23 	lds	r24, 0x2311	; 0x802311 <tc_tcf0_ovf_callback>
   17304:	90 91 12 23 	lds	r25, 0x2312	; 0x802312 <tc_tcf0_ovf_callback+0x1>
   17308:	89 2b       	or	r24, r25
   1730a:	31 f0       	breq	.+12     	; 0x17318 <__vector_108+0x4a>
   1730c:	80 91 11 23 	lds	r24, 0x2311	; 0x802311 <tc_tcf0_ovf_callback>
   17310:	90 91 12 23 	lds	r25, 0x2312	; 0x802312 <tc_tcf0_ovf_callback+0x1>
   17314:	fc 01       	movw	r30, r24
   17316:	19 95       	eicall
   17318:	00 00       	nop
   1731a:	df 91       	pop	r29
   1731c:	cf 91       	pop	r28
   1731e:	ff 91       	pop	r31
   17320:	ef 91       	pop	r30
   17322:	bf 91       	pop	r27
   17324:	af 91       	pop	r26
   17326:	9f 91       	pop	r25
   17328:	8f 91       	pop	r24
   1732a:	7f 91       	pop	r23
   1732c:	6f 91       	pop	r22
   1732e:	5f 91       	pop	r21
   17330:	4f 91       	pop	r20
   17332:	3f 91       	pop	r19
   17334:	2f 91       	pop	r18
   17336:	0f 90       	pop	r0
   17338:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1733c:	0f 90       	pop	r0
   1733e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17342:	0f 90       	pop	r0
   17344:	1f 90       	pop	r1
   17346:	18 95       	reti

00017348 <__vector_109>:
   17348:	1f 92       	push	r1
   1734a:	0f 92       	push	r0
   1734c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17350:	0f 92       	push	r0
   17352:	11 24       	eor	r1, r1
   17354:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17358:	0f 92       	push	r0
   1735a:	2f 93       	push	r18
   1735c:	3f 93       	push	r19
   1735e:	4f 93       	push	r20
   17360:	5f 93       	push	r21
   17362:	6f 93       	push	r22
   17364:	7f 93       	push	r23
   17366:	8f 93       	push	r24
   17368:	9f 93       	push	r25
   1736a:	af 93       	push	r26
   1736c:	bf 93       	push	r27
   1736e:	ef 93       	push	r30
   17370:	ff 93       	push	r31
   17372:	cf 93       	push	r28
   17374:	df 93       	push	r29
   17376:	cd b7       	in	r28, 0x3d	; 61
   17378:	de b7       	in	r29, 0x3e	; 62
   1737a:	80 91 13 23 	lds	r24, 0x2313	; 0x802313 <tc_tcf0_err_callback>
   1737e:	90 91 14 23 	lds	r25, 0x2314	; 0x802314 <tc_tcf0_err_callback+0x1>
   17382:	89 2b       	or	r24, r25
   17384:	31 f0       	breq	.+12     	; 0x17392 <__vector_109+0x4a>
   17386:	80 91 13 23 	lds	r24, 0x2313	; 0x802313 <tc_tcf0_err_callback>
   1738a:	90 91 14 23 	lds	r25, 0x2314	; 0x802314 <tc_tcf0_err_callback+0x1>
   1738e:	fc 01       	movw	r30, r24
   17390:	19 95       	eicall
   17392:	00 00       	nop
   17394:	df 91       	pop	r29
   17396:	cf 91       	pop	r28
   17398:	ff 91       	pop	r31
   1739a:	ef 91       	pop	r30
   1739c:	bf 91       	pop	r27
   1739e:	af 91       	pop	r26
   173a0:	9f 91       	pop	r25
   173a2:	8f 91       	pop	r24
   173a4:	7f 91       	pop	r23
   173a6:	6f 91       	pop	r22
   173a8:	5f 91       	pop	r21
   173aa:	4f 91       	pop	r20
   173ac:	3f 91       	pop	r19
   173ae:	2f 91       	pop	r18
   173b0:	0f 90       	pop	r0
   173b2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   173b6:	0f 90       	pop	r0
   173b8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   173bc:	0f 90       	pop	r0
   173be:	1f 90       	pop	r1
   173c0:	18 95       	reti

000173c2 <__vector_110>:
   173c2:	1f 92       	push	r1
   173c4:	0f 92       	push	r0
   173c6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   173ca:	0f 92       	push	r0
   173cc:	11 24       	eor	r1, r1
   173ce:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   173d2:	0f 92       	push	r0
   173d4:	2f 93       	push	r18
   173d6:	3f 93       	push	r19
   173d8:	4f 93       	push	r20
   173da:	5f 93       	push	r21
   173dc:	6f 93       	push	r22
   173de:	7f 93       	push	r23
   173e0:	8f 93       	push	r24
   173e2:	9f 93       	push	r25
   173e4:	af 93       	push	r26
   173e6:	bf 93       	push	r27
   173e8:	ef 93       	push	r30
   173ea:	ff 93       	push	r31
   173ec:	cf 93       	push	r28
   173ee:	df 93       	push	r29
   173f0:	cd b7       	in	r28, 0x3d	; 61
   173f2:	de b7       	in	r29, 0x3e	; 62
   173f4:	80 91 15 23 	lds	r24, 0x2315	; 0x802315 <tc_tcf0_cca_callback>
   173f8:	90 91 16 23 	lds	r25, 0x2316	; 0x802316 <tc_tcf0_cca_callback+0x1>
   173fc:	89 2b       	or	r24, r25
   173fe:	31 f0       	breq	.+12     	; 0x1740c <__vector_110+0x4a>
   17400:	80 91 15 23 	lds	r24, 0x2315	; 0x802315 <tc_tcf0_cca_callback>
   17404:	90 91 16 23 	lds	r25, 0x2316	; 0x802316 <tc_tcf0_cca_callback+0x1>
   17408:	fc 01       	movw	r30, r24
   1740a:	19 95       	eicall
   1740c:	00 00       	nop
   1740e:	df 91       	pop	r29
   17410:	cf 91       	pop	r28
   17412:	ff 91       	pop	r31
   17414:	ef 91       	pop	r30
   17416:	bf 91       	pop	r27
   17418:	af 91       	pop	r26
   1741a:	9f 91       	pop	r25
   1741c:	8f 91       	pop	r24
   1741e:	7f 91       	pop	r23
   17420:	6f 91       	pop	r22
   17422:	5f 91       	pop	r21
   17424:	4f 91       	pop	r20
   17426:	3f 91       	pop	r19
   17428:	2f 91       	pop	r18
   1742a:	0f 90       	pop	r0
   1742c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17430:	0f 90       	pop	r0
   17432:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17436:	0f 90       	pop	r0
   17438:	1f 90       	pop	r1
   1743a:	18 95       	reti

0001743c <__vector_111>:
   1743c:	1f 92       	push	r1
   1743e:	0f 92       	push	r0
   17440:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17444:	0f 92       	push	r0
   17446:	11 24       	eor	r1, r1
   17448:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1744c:	0f 92       	push	r0
   1744e:	2f 93       	push	r18
   17450:	3f 93       	push	r19
   17452:	4f 93       	push	r20
   17454:	5f 93       	push	r21
   17456:	6f 93       	push	r22
   17458:	7f 93       	push	r23
   1745a:	8f 93       	push	r24
   1745c:	9f 93       	push	r25
   1745e:	af 93       	push	r26
   17460:	bf 93       	push	r27
   17462:	ef 93       	push	r30
   17464:	ff 93       	push	r31
   17466:	cf 93       	push	r28
   17468:	df 93       	push	r29
   1746a:	cd b7       	in	r28, 0x3d	; 61
   1746c:	de b7       	in	r29, 0x3e	; 62
   1746e:	80 91 17 23 	lds	r24, 0x2317	; 0x802317 <tc_tcf0_ccb_callback>
   17472:	90 91 18 23 	lds	r25, 0x2318	; 0x802318 <tc_tcf0_ccb_callback+0x1>
   17476:	89 2b       	or	r24, r25
   17478:	31 f0       	breq	.+12     	; 0x17486 <__vector_111+0x4a>
   1747a:	80 91 17 23 	lds	r24, 0x2317	; 0x802317 <tc_tcf0_ccb_callback>
   1747e:	90 91 18 23 	lds	r25, 0x2318	; 0x802318 <tc_tcf0_ccb_callback+0x1>
   17482:	fc 01       	movw	r30, r24
   17484:	19 95       	eicall
   17486:	00 00       	nop
   17488:	df 91       	pop	r29
   1748a:	cf 91       	pop	r28
   1748c:	ff 91       	pop	r31
   1748e:	ef 91       	pop	r30
   17490:	bf 91       	pop	r27
   17492:	af 91       	pop	r26
   17494:	9f 91       	pop	r25
   17496:	8f 91       	pop	r24
   17498:	7f 91       	pop	r23
   1749a:	6f 91       	pop	r22
   1749c:	5f 91       	pop	r21
   1749e:	4f 91       	pop	r20
   174a0:	3f 91       	pop	r19
   174a2:	2f 91       	pop	r18
   174a4:	0f 90       	pop	r0
   174a6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   174aa:	0f 90       	pop	r0
   174ac:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   174b0:	0f 90       	pop	r0
   174b2:	1f 90       	pop	r1
   174b4:	18 95       	reti

000174b6 <__vector_112>:
   174b6:	1f 92       	push	r1
   174b8:	0f 92       	push	r0
   174ba:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   174be:	0f 92       	push	r0
   174c0:	11 24       	eor	r1, r1
   174c2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   174c6:	0f 92       	push	r0
   174c8:	2f 93       	push	r18
   174ca:	3f 93       	push	r19
   174cc:	4f 93       	push	r20
   174ce:	5f 93       	push	r21
   174d0:	6f 93       	push	r22
   174d2:	7f 93       	push	r23
   174d4:	8f 93       	push	r24
   174d6:	9f 93       	push	r25
   174d8:	af 93       	push	r26
   174da:	bf 93       	push	r27
   174dc:	ef 93       	push	r30
   174de:	ff 93       	push	r31
   174e0:	cf 93       	push	r28
   174e2:	df 93       	push	r29
   174e4:	cd b7       	in	r28, 0x3d	; 61
   174e6:	de b7       	in	r29, 0x3e	; 62
   174e8:	80 91 19 23 	lds	r24, 0x2319	; 0x802319 <tc_tcf0_ccc_callback>
   174ec:	90 91 1a 23 	lds	r25, 0x231A	; 0x80231a <tc_tcf0_ccc_callback+0x1>
   174f0:	89 2b       	or	r24, r25
   174f2:	31 f0       	breq	.+12     	; 0x17500 <__vector_112+0x4a>
   174f4:	80 91 19 23 	lds	r24, 0x2319	; 0x802319 <tc_tcf0_ccc_callback>
   174f8:	90 91 1a 23 	lds	r25, 0x231A	; 0x80231a <tc_tcf0_ccc_callback+0x1>
   174fc:	fc 01       	movw	r30, r24
   174fe:	19 95       	eicall
   17500:	00 00       	nop
   17502:	df 91       	pop	r29
   17504:	cf 91       	pop	r28
   17506:	ff 91       	pop	r31
   17508:	ef 91       	pop	r30
   1750a:	bf 91       	pop	r27
   1750c:	af 91       	pop	r26
   1750e:	9f 91       	pop	r25
   17510:	8f 91       	pop	r24
   17512:	7f 91       	pop	r23
   17514:	6f 91       	pop	r22
   17516:	5f 91       	pop	r21
   17518:	4f 91       	pop	r20
   1751a:	3f 91       	pop	r19
   1751c:	2f 91       	pop	r18
   1751e:	0f 90       	pop	r0
   17520:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17524:	0f 90       	pop	r0
   17526:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1752a:	0f 90       	pop	r0
   1752c:	1f 90       	pop	r1
   1752e:	18 95       	reti

00017530 <__vector_113>:
   17530:	1f 92       	push	r1
   17532:	0f 92       	push	r0
   17534:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17538:	0f 92       	push	r0
   1753a:	11 24       	eor	r1, r1
   1753c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17540:	0f 92       	push	r0
   17542:	2f 93       	push	r18
   17544:	3f 93       	push	r19
   17546:	4f 93       	push	r20
   17548:	5f 93       	push	r21
   1754a:	6f 93       	push	r22
   1754c:	7f 93       	push	r23
   1754e:	8f 93       	push	r24
   17550:	9f 93       	push	r25
   17552:	af 93       	push	r26
   17554:	bf 93       	push	r27
   17556:	ef 93       	push	r30
   17558:	ff 93       	push	r31
   1755a:	cf 93       	push	r28
   1755c:	df 93       	push	r29
   1755e:	cd b7       	in	r28, 0x3d	; 61
   17560:	de b7       	in	r29, 0x3e	; 62
   17562:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <tc_tcf0_ccd_callback>
   17566:	90 91 1c 23 	lds	r25, 0x231C	; 0x80231c <tc_tcf0_ccd_callback+0x1>
   1756a:	89 2b       	or	r24, r25
   1756c:	31 f0       	breq	.+12     	; 0x1757a <__vector_113+0x4a>
   1756e:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <tc_tcf0_ccd_callback>
   17572:	90 91 1c 23 	lds	r25, 0x231C	; 0x80231c <tc_tcf0_ccd_callback+0x1>
   17576:	fc 01       	movw	r30, r24
   17578:	19 95       	eicall
   1757a:	00 00       	nop
   1757c:	df 91       	pop	r29
   1757e:	cf 91       	pop	r28
   17580:	ff 91       	pop	r31
   17582:	ef 91       	pop	r30
   17584:	bf 91       	pop	r27
   17586:	af 91       	pop	r26
   17588:	9f 91       	pop	r25
   1758a:	8f 91       	pop	r24
   1758c:	7f 91       	pop	r23
   1758e:	6f 91       	pop	r22
   17590:	5f 91       	pop	r21
   17592:	4f 91       	pop	r20
   17594:	3f 91       	pop	r19
   17596:	2f 91       	pop	r18
   17598:	0f 90       	pop	r0
   1759a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1759e:	0f 90       	pop	r0
   175a0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   175a4:	0f 90       	pop	r0
   175a6:	1f 90       	pop	r1
   175a8:	18 95       	reti

000175aa <tc_enable>:
   175aa:	cf 93       	push	r28
   175ac:	df 93       	push	r29
   175ae:	00 d0       	rcall	.+0      	; 0x175b0 <tc_enable+0x6>
   175b0:	cd b7       	in	r28, 0x3d	; 61
   175b2:	de b7       	in	r29, 0x3e	; 62
   175b4:	8a 83       	std	Y+2, r24	; 0x02
   175b6:	9b 83       	std	Y+3, r25	; 0x03
   175b8:	0e 94 f9 b1 	call	0x163f2	; 0x163f2 <cpu_irq_save>
   175bc:	89 83       	std	Y+1, r24	; 0x01
   175be:	8a 81       	ldd	r24, Y+2	; 0x02
   175c0:	9b 81       	ldd	r25, Y+3	; 0x03
   175c2:	81 15       	cp	r24, r1
   175c4:	98 40       	sbci	r25, 0x08	; 8
   175c6:	49 f4       	brne	.+18     	; 0x175da <tc_enable+0x30>
   175c8:	61 e0       	ldi	r22, 0x01	; 1
   175ca:	83 e0       	ldi	r24, 0x03	; 3
   175cc:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   175d0:	64 e0       	ldi	r22, 0x04	; 4
   175d2:	83 e0       	ldi	r24, 0x03	; 3
   175d4:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   175d8:	58 c0       	rjmp	.+176    	; 0x1768a <tc_enable+0xe0>
   175da:	8a 81       	ldd	r24, Y+2	; 0x02
   175dc:	9b 81       	ldd	r25, Y+3	; 0x03
   175de:	80 34       	cpi	r24, 0x40	; 64
   175e0:	98 40       	sbci	r25, 0x08	; 8
   175e2:	49 f4       	brne	.+18     	; 0x175f6 <tc_enable+0x4c>
   175e4:	62 e0       	ldi	r22, 0x02	; 2
   175e6:	83 e0       	ldi	r24, 0x03	; 3
   175e8:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   175ec:	64 e0       	ldi	r22, 0x04	; 4
   175ee:	83 e0       	ldi	r24, 0x03	; 3
   175f0:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   175f4:	4a c0       	rjmp	.+148    	; 0x1768a <tc_enable+0xe0>
   175f6:	8a 81       	ldd	r24, Y+2	; 0x02
   175f8:	9b 81       	ldd	r25, Y+3	; 0x03
   175fa:	81 15       	cp	r24, r1
   175fc:	99 40       	sbci	r25, 0x09	; 9
   175fe:	49 f4       	brne	.+18     	; 0x17612 <tc_enable+0x68>
   17600:	61 e0       	ldi	r22, 0x01	; 1
   17602:	84 e0       	ldi	r24, 0x04	; 4
   17604:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   17608:	64 e0       	ldi	r22, 0x04	; 4
   1760a:	84 e0       	ldi	r24, 0x04	; 4
   1760c:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   17610:	3c c0       	rjmp	.+120    	; 0x1768a <tc_enable+0xe0>
   17612:	8a 81       	ldd	r24, Y+2	; 0x02
   17614:	9b 81       	ldd	r25, Y+3	; 0x03
   17616:	80 34       	cpi	r24, 0x40	; 64
   17618:	99 40       	sbci	r25, 0x09	; 9
   1761a:	49 f4       	brne	.+18     	; 0x1762e <tc_enable+0x84>
   1761c:	62 e0       	ldi	r22, 0x02	; 2
   1761e:	84 e0       	ldi	r24, 0x04	; 4
   17620:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   17624:	64 e0       	ldi	r22, 0x04	; 4
   17626:	84 e0       	ldi	r24, 0x04	; 4
   17628:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   1762c:	2e c0       	rjmp	.+92     	; 0x1768a <tc_enable+0xe0>
   1762e:	8a 81       	ldd	r24, Y+2	; 0x02
   17630:	9b 81       	ldd	r25, Y+3	; 0x03
   17632:	81 15       	cp	r24, r1
   17634:	9a 40       	sbci	r25, 0x0A	; 10
   17636:	49 f4       	brne	.+18     	; 0x1764a <tc_enable+0xa0>
   17638:	61 e0       	ldi	r22, 0x01	; 1
   1763a:	85 e0       	ldi	r24, 0x05	; 5
   1763c:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   17640:	64 e0       	ldi	r22, 0x04	; 4
   17642:	85 e0       	ldi	r24, 0x05	; 5
   17644:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   17648:	20 c0       	rjmp	.+64     	; 0x1768a <tc_enable+0xe0>
   1764a:	8a 81       	ldd	r24, Y+2	; 0x02
   1764c:	9b 81       	ldd	r25, Y+3	; 0x03
   1764e:	80 34       	cpi	r24, 0x40	; 64
   17650:	9a 40       	sbci	r25, 0x0A	; 10
   17652:	49 f4       	brne	.+18     	; 0x17666 <tc_enable+0xbc>
   17654:	62 e0       	ldi	r22, 0x02	; 2
   17656:	85 e0       	ldi	r24, 0x05	; 5
   17658:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   1765c:	64 e0       	ldi	r22, 0x04	; 4
   1765e:	85 e0       	ldi	r24, 0x05	; 5
   17660:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   17664:	12 c0       	rjmp	.+36     	; 0x1768a <tc_enable+0xe0>
   17666:	8a 81       	ldd	r24, Y+2	; 0x02
   17668:	9b 81       	ldd	r25, Y+3	; 0x03
   1766a:	81 15       	cp	r24, r1
   1766c:	9b 40       	sbci	r25, 0x0B	; 11
   1766e:	49 f4       	brne	.+18     	; 0x17682 <tc_enable+0xd8>
   17670:	61 e0       	ldi	r22, 0x01	; 1
   17672:	86 e0       	ldi	r24, 0x06	; 6
   17674:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   17678:	64 e0       	ldi	r22, 0x04	; 4
   1767a:	86 e0       	ldi	r24, 0x06	; 6
   1767c:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>
   17680:	04 c0       	rjmp	.+8      	; 0x1768a <tc_enable+0xe0>
   17682:	89 81       	ldd	r24, Y+1	; 0x01
   17684:	0e 94 09 b2 	call	0x16412	; 0x16412 <cpu_irq_restore>
   17688:	06 c0       	rjmp	.+12     	; 0x17696 <tc_enable+0xec>
   1768a:	81 e0       	ldi	r24, 0x01	; 1
   1768c:	0e 94 19 b2 	call	0x16432	; 0x16432 <sleepmgr_lock_mode>
   17690:	89 81       	ldd	r24, Y+1	; 0x01
   17692:	0e 94 09 b2 	call	0x16412	; 0x16412 <cpu_irq_restore>
   17696:	23 96       	adiw	r28, 0x03	; 3
   17698:	cd bf       	out	0x3d, r28	; 61
   1769a:	de bf       	out	0x3e, r29	; 62
   1769c:	df 91       	pop	r29
   1769e:	cf 91       	pop	r28
   176a0:	08 95       	ret

000176a2 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
   176a2:	cf 93       	push	r28
   176a4:	df 93       	push	r29
   176a6:	00 d0       	rcall	.+0      	; 0x176a8 <tc_set_overflow_interrupt_callback+0x6>
   176a8:	1f 92       	push	r1
   176aa:	cd b7       	in	r28, 0x3d	; 61
   176ac:	de b7       	in	r29, 0x3e	; 62
   176ae:	89 83       	std	Y+1, r24	; 0x01
   176b0:	9a 83       	std	Y+2, r25	; 0x02
   176b2:	6b 83       	std	Y+3, r22	; 0x03
   176b4:	7c 83       	std	Y+4, r23	; 0x04
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
   176b6:	89 81       	ldd	r24, Y+1	; 0x01
   176b8:	9a 81       	ldd	r25, Y+2	; 0x02
   176ba:	81 15       	cp	r24, r1
   176bc:	98 40       	sbci	r25, 0x08	; 8
   176be:	39 f4       	brne	.+14     	; 0x176ce <tc_set_overflow_interrupt_callback+0x2c>
		tc_tcc0_ovf_callback = callback;
   176c0:	8b 81       	ldd	r24, Y+3	; 0x03
   176c2:	9c 81       	ldd	r25, Y+4	; 0x04
   176c4:	80 93 d5 22 	sts	0x22D5, r24	; 0x8022d5 <tc_tcc0_ovf_callback>
   176c8:	90 93 d6 22 	sts	0x22D6, r25	; 0x8022d6 <tc_tcc0_ovf_callback+0x1>
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
   176cc:	47 c0       	rjmp	.+142    	; 0x1775c <tc_set_overflow_interrupt_callback+0xba>
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
		tc_tcc0_ovf_callback = callback;
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
   176ce:	89 81       	ldd	r24, Y+1	; 0x01
   176d0:	9a 81       	ldd	r25, Y+2	; 0x02
   176d2:	80 34       	cpi	r24, 0x40	; 64
   176d4:	98 40       	sbci	r25, 0x08	; 8
   176d6:	39 f4       	brne	.+14     	; 0x176e6 <tc_set_overflow_interrupt_callback+0x44>
		tc_tcc1_ovf_callback = callback;
   176d8:	8b 81       	ldd	r24, Y+3	; 0x03
   176da:	9c 81       	ldd	r25, Y+4	; 0x04
   176dc:	80 93 e1 22 	sts	0x22E1, r24	; 0x8022e1 <tc_tcc1_ovf_callback>
   176e0:	90 93 e2 22 	sts	0x22E2, r25	; 0x8022e2 <tc_tcc1_ovf_callback+0x1>
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
   176e4:	3b c0       	rjmp	.+118    	; 0x1775c <tc_set_overflow_interrupt_callback+0xba>
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
		tc_tcc1_ovf_callback = callback;
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
   176e6:	89 81       	ldd	r24, Y+1	; 0x01
   176e8:	9a 81       	ldd	r25, Y+2	; 0x02
   176ea:	81 15       	cp	r24, r1
   176ec:	99 40       	sbci	r25, 0x09	; 9
   176ee:	39 f4       	brne	.+14     	; 0x176fe <tc_set_overflow_interrupt_callback+0x5c>
		tc_tcd0_ovf_callback = callback;
   176f0:	8b 81       	ldd	r24, Y+3	; 0x03
   176f2:	9c 81       	ldd	r25, Y+4	; 0x04
   176f4:	80 93 e9 22 	sts	0x22E9, r24	; 0x8022e9 <tc_tcd0_ovf_callback>
   176f8:	90 93 ea 22 	sts	0x22EA, r25	; 0x8022ea <tc_tcd0_ovf_callback+0x1>
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
   176fc:	2f c0       	rjmp	.+94     	; 0x1775c <tc_set_overflow_interrupt_callback+0xba>
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
		tc_tcd0_ovf_callback = callback;
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
   176fe:	89 81       	ldd	r24, Y+1	; 0x01
   17700:	9a 81       	ldd	r25, Y+2	; 0x02
   17702:	80 34       	cpi	r24, 0x40	; 64
   17704:	99 40       	sbci	r25, 0x09	; 9
   17706:	39 f4       	brne	.+14     	; 0x17716 <tc_set_overflow_interrupt_callback+0x74>
		tc_tcd1_ovf_callback = callback;
   17708:	8b 81       	ldd	r24, Y+3	; 0x03
   1770a:	9c 81       	ldd	r25, Y+4	; 0x04
   1770c:	80 93 f5 22 	sts	0x22F5, r24	; 0x8022f5 <tc_tcd1_ovf_callback>
   17710:	90 93 f6 22 	sts	0x22F6, r25	; 0x8022f6 <tc_tcd1_ovf_callback+0x1>
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
   17714:	23 c0       	rjmp	.+70     	; 0x1775c <tc_set_overflow_interrupt_callback+0xba>
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
		tc_tcd1_ovf_callback = callback;
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
   17716:	89 81       	ldd	r24, Y+1	; 0x01
   17718:	9a 81       	ldd	r25, Y+2	; 0x02
   1771a:	81 15       	cp	r24, r1
   1771c:	9a 40       	sbci	r25, 0x0A	; 10
   1771e:	39 f4       	brne	.+14     	; 0x1772e <tc_set_overflow_interrupt_callback+0x8c>
		tc_tce0_ovf_callback = callback;
   17720:	8b 81       	ldd	r24, Y+3	; 0x03
   17722:	9c 81       	ldd	r25, Y+4	; 0x04
   17724:	80 93 fd 22 	sts	0x22FD, r24	; 0x8022fd <tc_tce0_ovf_callback>
   17728:	90 93 fe 22 	sts	0x22FE, r25	; 0x8022fe <tc_tce0_ovf_callback+0x1>
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
   1772c:	17 c0       	rjmp	.+46     	; 0x1775c <tc_set_overflow_interrupt_callback+0xba>
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
		tc_tce0_ovf_callback = callback;
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
   1772e:	89 81       	ldd	r24, Y+1	; 0x01
   17730:	9a 81       	ldd	r25, Y+2	; 0x02
   17732:	80 34       	cpi	r24, 0x40	; 64
   17734:	9a 40       	sbci	r25, 0x0A	; 10
   17736:	39 f4       	brne	.+14     	; 0x17746 <tc_set_overflow_interrupt_callback+0xa4>
		tc_tce1_ovf_callback = callback;
   17738:	8b 81       	ldd	r24, Y+3	; 0x03
   1773a:	9c 81       	ldd	r25, Y+4	; 0x04
   1773c:	80 93 09 23 	sts	0x2309, r24	; 0x802309 <tc_tce1_ovf_callback>
   17740:	90 93 0a 23 	sts	0x230A, r25	; 0x80230a <tc_tce1_ovf_callback+0x1>
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
   17744:	0b c0       	rjmp	.+22     	; 0x1775c <tc_set_overflow_interrupt_callback+0xba>
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
		tc_tce1_ovf_callback = callback;
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
   17746:	89 81       	ldd	r24, Y+1	; 0x01
   17748:	9a 81       	ldd	r25, Y+2	; 0x02
   1774a:	81 15       	cp	r24, r1
   1774c:	9b 40       	sbci	r25, 0x0B	; 11
   1774e:	31 f4       	brne	.+12     	; 0x1775c <tc_set_overflow_interrupt_callback+0xba>
		tc_tcf0_ovf_callback = callback;
   17750:	8b 81       	ldd	r24, Y+3	; 0x03
   17752:	9c 81       	ldd	r25, Y+4	; 0x04
   17754:	80 93 11 23 	sts	0x2311, r24	; 0x802311 <tc_tcf0_ovf_callback>
   17758:	90 93 12 23 	sts	0x2312, r25	; 0x802312 <tc_tcf0_ovf_callback+0x1>
	if ((uintptr_t) tc == (uintptr_t) & TCF1) {
		tc_tcf1_ovf_callback = callback;
	} else
#endif
	{}
}
   1775c:	00 00       	nop
   1775e:	24 96       	adiw	r28, 0x04	; 4
   17760:	cd bf       	out	0x3d, r28	; 61
   17762:	de bf       	out	0x3e, r29	; 62
   17764:	df 91       	pop	r29
   17766:	cf 91       	pop	r28
   17768:	08 95       	ret

0001776a <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   1776a:	cf 93       	push	r28
   1776c:	df 93       	push	r29
   1776e:	1f 92       	push	r1
   17770:	cd b7       	in	r28, 0x3d	; 61
   17772:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   17774:	8f e3       	ldi	r24, 0x3F	; 63
   17776:	90 e0       	ldi	r25, 0x00	; 0
   17778:	fc 01       	movw	r30, r24
   1777a:	80 81       	ld	r24, Z
   1777c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   1777e:	f8 94       	cli
	return flags;
   17780:	89 81       	ldd	r24, Y+1	; 0x01
}
   17782:	0f 90       	pop	r0
   17784:	df 91       	pop	r29
   17786:	cf 91       	pop	r28
   17788:	08 95       	ret

0001778a <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   1778a:	cf 93       	push	r28
   1778c:	df 93       	push	r29
   1778e:	1f 92       	push	r1
   17790:	cd b7       	in	r28, 0x3d	; 61
   17792:	de b7       	in	r29, 0x3e	; 62
   17794:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   17796:	8f e3       	ldi	r24, 0x3F	; 63
   17798:	90 e0       	ldi	r25, 0x00	; 0
   1779a:	29 81       	ldd	r18, Y+1	; 0x01
   1779c:	fc 01       	movw	r30, r24
   1779e:	20 83       	st	Z, r18
}
   177a0:	00 00       	nop
   177a2:	0f 90       	pop	r0
   177a4:	df 91       	pop	r29
   177a6:	cf 91       	pop	r28
   177a8:	08 95       	ret

000177aa <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
   177aa:	1f 92       	push	r1
   177ac:	0f 92       	push	r0
   177ae:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   177b2:	0f 92       	push	r0
   177b4:	11 24       	eor	r1, r1
   177b6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   177ba:	0f 92       	push	r0
   177bc:	2f 93       	push	r18
   177be:	3f 93       	push	r19
   177c0:	4f 93       	push	r20
   177c2:	5f 93       	push	r21
   177c4:	6f 93       	push	r22
   177c6:	7f 93       	push	r23
   177c8:	8f 93       	push	r24
   177ca:	9f 93       	push	r25
   177cc:	af 93       	push	r26
   177ce:	bf 93       	push	r27
   177d0:	ef 93       	push	r30
   177d2:	ff 93       	push	r31
   177d4:	cf 93       	push	r28
   177d6:	df 93       	push	r29
   177d8:	cd b7       	in	r28, 0x3d	; 61
   177da:	de b7       	in	r29, 0x3e	; 62
   177dc:	88 d1       	rcall	.+784    	; 0x17aee <twim_interrupt_handler>
   177de:	00 00       	nop
   177e0:	df 91       	pop	r29
   177e2:	cf 91       	pop	r28
   177e4:	ff 91       	pop	r31
   177e6:	ef 91       	pop	r30
   177e8:	bf 91       	pop	r27
   177ea:	af 91       	pop	r26
   177ec:	9f 91       	pop	r25
   177ee:	8f 91       	pop	r24
   177f0:	7f 91       	pop	r23
   177f2:	6f 91       	pop	r22
   177f4:	5f 91       	pop	r21
   177f6:	4f 91       	pop	r20
   177f8:	3f 91       	pop	r19
   177fa:	2f 91       	pop	r18
   177fc:	0f 90       	pop	r0
   177fe:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17802:	0f 90       	pop	r0
   17804:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17808:	0f 90       	pop	r0
   1780a:	1f 90       	pop	r1
   1780c:	18 95       	reti

0001780e <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
   1780e:	1f 92       	push	r1
   17810:	0f 92       	push	r0
   17812:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17816:	0f 92       	push	r0
   17818:	11 24       	eor	r1, r1
   1781a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1781e:	0f 92       	push	r0
   17820:	2f 93       	push	r18
   17822:	3f 93       	push	r19
   17824:	4f 93       	push	r20
   17826:	5f 93       	push	r21
   17828:	6f 93       	push	r22
   1782a:	7f 93       	push	r23
   1782c:	8f 93       	push	r24
   1782e:	9f 93       	push	r25
   17830:	af 93       	push	r26
   17832:	bf 93       	push	r27
   17834:	ef 93       	push	r30
   17836:	ff 93       	push	r31
   17838:	cf 93       	push	r28
   1783a:	df 93       	push	r29
   1783c:	cd b7       	in	r28, 0x3d	; 61
   1783e:	de b7       	in	r29, 0x3e	; 62
   17840:	56 d1       	rcall	.+684    	; 0x17aee <twim_interrupt_handler>
   17842:	00 00       	nop
   17844:	df 91       	pop	r29
   17846:	cf 91       	pop	r28
   17848:	ff 91       	pop	r31
   1784a:	ef 91       	pop	r30
   1784c:	bf 91       	pop	r27
   1784e:	af 91       	pop	r26
   17850:	9f 91       	pop	r25
   17852:	8f 91       	pop	r24
   17854:	7f 91       	pop	r23
   17856:	6f 91       	pop	r22
   17858:	5f 91       	pop	r21
   1785a:	4f 91       	pop	r20
   1785c:	3f 91       	pop	r19
   1785e:	2f 91       	pop	r18
   17860:	0f 90       	pop	r0
   17862:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17866:	0f 90       	pop	r0
   17868:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1786c:	0f 90       	pop	r0
   1786e:	1f 90       	pop	r1
   17870:	18 95       	reti

00017872 <twim_idle>:
 *
 * \retval  true    The bus is currently idle.
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{
   17872:	cf 93       	push	r28
   17874:	df 93       	push	r29
   17876:	1f 92       	push	r1
   17878:	1f 92       	push	r1
   1787a:	cd b7       	in	r28, 0x3d	; 61
   1787c:	de b7       	in	r29, 0x3e	; 62
   1787e:	89 83       	std	Y+1, r24	; 0x01
   17880:	9a 83       	std	Y+2, r25	; 0x02

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
   17882:	89 81       	ldd	r24, Y+1	; 0x01
   17884:	9a 81       	ldd	r25, Y+2	; 0x02
   17886:	fc 01       	movw	r30, r24
   17888:	84 81       	ldd	r24, Z+4	; 0x04
   1788a:	88 2f       	mov	r24, r24
   1788c:	90 e0       	ldi	r25, 0x00	; 0
   1788e:	83 70       	andi	r24, 0x03	; 3
   17890:	99 27       	eor	r25, r25
   17892:	21 e0       	ldi	r18, 0x01	; 1
   17894:	01 97       	sbiw	r24, 0x01	; 1
   17896:	09 f0       	breq	.+2      	; 0x1789a <twim_idle+0x28>
   17898:	20 e0       	ldi	r18, 0x00	; 0
   1789a:	82 2f       	mov	r24, r18
			== TWI_MASTER_BUSSTATE_IDLE_gc);
}
   1789c:	0f 90       	pop	r0
   1789e:	0f 90       	pop	r0
   178a0:	df 91       	pop	r29
   178a2:	cf 91       	pop	r28
   178a4:	08 95       	ret

000178a6 <twim_acquire>:
 * \param no_wait  Set \c true to return instead of doing busy-wait (spin-lock).
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
   178a6:	cf 93       	push	r28
   178a8:	df 93       	push	r29
   178aa:	1f 92       	push	r1
   178ac:	1f 92       	push	r1
   178ae:	cd b7       	in	r28, 0x3d	; 61
   178b0:	de b7       	in	r29, 0x3e	; 62
   178b2:	8a 83       	std	Y+2, r24	; 0x02
	while (transfer.locked) {
   178b4:	05 c0       	rjmp	.+10     	; 0x178c0 <twim_acquire+0x1a>

		if (no_wait) { return ERR_BUSY; }
   178b6:	8a 81       	ldd	r24, Y+2	; 0x02
   178b8:	88 23       	and	r24, r24
   178ba:	11 f0       	breq	.+4      	; 0x178c0 <twim_acquire+0x1a>
   178bc:	86 ef       	ldi	r24, 0xF6	; 246
   178be:	0f c0       	rjmp	.+30     	; 0x178de <twim_acquire+0x38>
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
   178c0:	80 91 26 23 	lds	r24, 0x2326	; 0x802326 <transfer+0x9>
   178c4:	88 23       	and	r24, r24
   178c6:	b9 f7       	brne	.-18     	; 0x178b6 <twim_acquire+0x10>

		if (no_wait) { return ERR_BUSY; }
	}

	irqflags_t const flags = cpu_irq_save ();
   178c8:	50 df       	rcall	.-352    	; 0x1776a <cpu_irq_save>
   178ca:	89 83       	std	Y+1, r24	; 0x01

	transfer.locked = true;
   178cc:	81 e0       	ldi	r24, 0x01	; 1
   178ce:	80 93 26 23 	sts	0x2326, r24	; 0x802326 <transfer+0x9>
	transfer.status = OPERATION_IN_PROGRESS;
   178d2:	80 e8       	ldi	r24, 0x80	; 128
   178d4:	80 93 27 23 	sts	0x2327, r24	; 0x802327 <transfer+0xa>

	cpu_irq_restore (flags);
   178d8:	89 81       	ldd	r24, Y+1	; 0x01
   178da:	57 df       	rcall	.-338    	; 0x1778a <cpu_irq_restore>

	return STATUS_OK;
   178dc:	80 e0       	ldi	r24, 0x00	; 0
}
   178de:	0f 90       	pop	r0
   178e0:	0f 90       	pop	r0
   178e2:	df 91       	pop	r29
   178e4:	cf 91       	pop	r28
   178e6:	08 95       	ret

000178e8 <twim_release>:
 *      - ERR_IO_ERROR to indicate a bus transaction error
 *      - ERR_NO_MEMORY to indicate buffer errors
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 */
static inline status_code_t twim_release(void)
{
   178e8:	cf 93       	push	r28
   178ea:	df 93       	push	r29
   178ec:	1f 92       	push	r1
   178ee:	cd b7       	in	r28, 0x3d	; 61
   178f0:	de b7       	in	r29, 0x3e	; 62
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
   178f2:	00 00       	nop
   178f4:	80 91 27 23 	lds	r24, 0x2327	; 0x802327 <transfer+0xa>
   178f8:	80 38       	cpi	r24, 0x80	; 128
   178fa:	e1 f3       	breq	.-8      	; 0x178f4 <twim_release+0xc>

	while (! twim_idle(transfer.bus)) { barrier(); }
   178fc:	00 c0       	rjmp	.+0      	; 0x178fe <twim_release+0x16>
   178fe:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   17902:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   17906:	b5 df       	rcall	.-150    	; 0x17872 <twim_idle>
   17908:	98 2f       	mov	r25, r24
   1790a:	81 e0       	ldi	r24, 0x01	; 1
   1790c:	89 27       	eor	r24, r25
   1790e:	88 23       	and	r24, r24
   17910:	b1 f7       	brne	.-20     	; 0x178fe <twim_release+0x16>

	status_code_t const status = transfer.status;
   17912:	80 91 27 23 	lds	r24, 0x2327	; 0x802327 <transfer+0xa>
   17916:	89 83       	std	Y+1, r24	; 0x01

	transfer.locked = false;
   17918:	10 92 26 23 	sts	0x2326, r1	; 0x802326 <transfer+0x9>

	return status;
   1791c:	89 81       	ldd	r24, Y+1	; 0x01
}
   1791e:	0f 90       	pop	r0
   17920:	df 91       	pop	r29
   17922:	cf 91       	pop	r28
   17924:	08 95       	ret

00017926 <twim_write_handler>:
 * \brief TWI master write interrupt handler.
 *
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
   17926:	cf 93       	push	r28
   17928:	df 93       	push	r29
   1792a:	cd b7       	in	r28, 0x3d	; 61
   1792c:	de b7       	in	r29, 0x3e	; 62
   1792e:	28 97       	sbiw	r28, 0x08	; 8
   17930:	cd bf       	out	0x3d, r28	; 61
   17932:	de bf       	out	0x3e, r29	; 62
	TWI_t * const         bus = transfer.bus;
   17934:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   17938:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   1793c:	89 83       	std	Y+1, r24	; 0x01
   1793e:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
   17940:	80 91 1f 23 	lds	r24, 0x231F	; 0x80231f <transfer+0x2>
   17944:	90 91 20 23 	lds	r25, 0x2320	; 0x802320 <transfer+0x3>
   17948:	8b 83       	std	Y+3, r24	; 0x03
   1794a:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.addr_count < pkg->addr_length) {
   1794c:	20 91 21 23 	lds	r18, 0x2321	; 0x802321 <transfer+0x4>
   17950:	30 91 22 23 	lds	r19, 0x2322	; 0x802322 <transfer+0x5>
   17954:	8b 81       	ldd	r24, Y+3	; 0x03
   17956:	9c 81       	ldd	r25, Y+4	; 0x04
   17958:	fc 01       	movw	r30, r24
   1795a:	84 81       	ldd	r24, Z+4	; 0x04
   1795c:	95 81       	ldd	r25, Z+5	; 0x05
   1795e:	28 17       	cp	r18, r24
   17960:	39 07       	cpc	r19, r25
   17962:	e4 f4       	brge	.+56     	; 0x1799c <twim_write_handler+0x76>

		const uint8_t * const data = pkg->addr;
   17964:	8b 81       	ldd	r24, Y+3	; 0x03
   17966:	9c 81       	ldd	r25, Y+4	; 0x04
   17968:	01 96       	adiw	r24, 0x01	; 1
   1796a:	8d 83       	std	Y+5, r24	; 0x05
   1796c:	9e 83       	std	Y+6, r25	; 0x06
		bus->MASTER.DATA = data[transfer.addr_count++];
   1796e:	80 91 21 23 	lds	r24, 0x2321	; 0x802321 <transfer+0x4>
   17972:	90 91 22 23 	lds	r25, 0x2322	; 0x802322 <transfer+0x5>
   17976:	9c 01       	movw	r18, r24
   17978:	2f 5f       	subi	r18, 0xFF	; 255
   1797a:	3f 4f       	sbci	r19, 0xFF	; 255
   1797c:	20 93 21 23 	sts	0x2321, r18	; 0x802321 <transfer+0x4>
   17980:	30 93 22 23 	sts	0x2322, r19	; 0x802322 <transfer+0x5>
   17984:	9c 01       	movw	r18, r24
   17986:	8d 81       	ldd	r24, Y+5	; 0x05
   17988:	9e 81       	ldd	r25, Y+6	; 0x06
   1798a:	82 0f       	add	r24, r18
   1798c:	93 1f       	adc	r25, r19
   1798e:	fc 01       	movw	r30, r24
   17990:	20 81       	ld	r18, Z
   17992:	89 81       	ldd	r24, Y+1	; 0x01
   17994:	9a 81       	ldd	r25, Y+2	; 0x02
   17996:	fc 01       	movw	r30, r24
   17998:	27 83       	std	Z+7, r18	; 0x07
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   1799a:	3f c0       	rjmp	.+126    	; 0x17a1a <twim_write_handler+0xf4>
	if (transfer.addr_count < pkg->addr_length) {

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];

	} else if (transfer.data_count < pkg->length) {
   1799c:	20 91 23 23 	lds	r18, 0x2323	; 0x802323 <transfer+0x6>
   179a0:	30 91 24 23 	lds	r19, 0x2324	; 0x802324 <transfer+0x7>
   179a4:	8b 81       	ldd	r24, Y+3	; 0x03
   179a6:	9c 81       	ldd	r25, Y+4	; 0x04
   179a8:	fc 01       	movw	r30, r24
   179aa:	80 85       	ldd	r24, Z+8	; 0x08
   179ac:	91 85       	ldd	r25, Z+9	; 0x09
   179ae:	28 17       	cp	r18, r24
   179b0:	39 07       	cpc	r19, r25
   179b2:	60 f5       	brcc	.+88     	; 0x17a0c <twim_write_handler+0xe6>

		if (transfer.read) {
   179b4:	80 91 25 23 	lds	r24, 0x2325	; 0x802325 <transfer+0x8>
   179b8:	88 23       	and	r24, r24
   179ba:	59 f0       	breq	.+22     	; 0x179d2 <twim_write_handler+0xac>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
   179bc:	89 81       	ldd	r24, Y+1	; 0x01
   179be:	9a 81       	ldd	r25, Y+2	; 0x02
   179c0:	fc 01       	movw	r30, r24
   179c2:	86 81       	ldd	r24, Z+6	; 0x06
   179c4:	28 2f       	mov	r18, r24
   179c6:	21 60       	ori	r18, 0x01	; 1
   179c8:	89 81       	ldd	r24, Y+1	; 0x01
   179ca:	9a 81       	ldd	r25, Y+2	; 0x02
   179cc:	fc 01       	movw	r30, r24
   179ce:	26 83       	std	Z+6, r18	; 0x06
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   179d0:	24 c0       	rjmp	.+72     	; 0x17a1a <twim_write_handler+0xf4>
			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;

		} else {
			const uint8_t * const data = pkg->buffer;
   179d2:	8b 81       	ldd	r24, Y+3	; 0x03
   179d4:	9c 81       	ldd	r25, Y+4	; 0x04
   179d6:	fc 01       	movw	r30, r24
   179d8:	86 81       	ldd	r24, Z+6	; 0x06
   179da:	97 81       	ldd	r25, Z+7	; 0x07
   179dc:	8f 83       	std	Y+7, r24	; 0x07
   179de:	98 87       	std	Y+8, r25	; 0x08
			bus->MASTER.DATA = data[transfer.data_count++];
   179e0:	80 91 23 23 	lds	r24, 0x2323	; 0x802323 <transfer+0x6>
   179e4:	90 91 24 23 	lds	r25, 0x2324	; 0x802324 <transfer+0x7>
   179e8:	9c 01       	movw	r18, r24
   179ea:	2f 5f       	subi	r18, 0xFF	; 255
   179ec:	3f 4f       	sbci	r19, 0xFF	; 255
   179ee:	20 93 23 23 	sts	0x2323, r18	; 0x802323 <transfer+0x6>
   179f2:	30 93 24 23 	sts	0x2324, r19	; 0x802324 <transfer+0x7>
   179f6:	2f 81       	ldd	r18, Y+7	; 0x07
   179f8:	38 85       	ldd	r19, Y+8	; 0x08
   179fa:	82 0f       	add	r24, r18
   179fc:	93 1f       	adc	r25, r19
   179fe:	fc 01       	movw	r30, r24
   17a00:	20 81       	ld	r18, Z
   17a02:	89 81       	ldd	r24, Y+1	; 0x01
   17a04:	9a 81       	ldd	r25, Y+2	; 0x02
   17a06:	fc 01       	movw	r30, r24
   17a08:	27 83       	std	Z+7, r18	; 0x07
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   17a0a:	07 c0       	rjmp	.+14     	; 0x17a1a <twim_write_handler+0xf4>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   17a0c:	89 81       	ldd	r24, Y+1	; 0x01
   17a0e:	9a 81       	ldd	r25, Y+2	; 0x02
   17a10:	23 e0       	ldi	r18, 0x03	; 3
   17a12:	fc 01       	movw	r30, r24
   17a14:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = STATUS_OK;
   17a16:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <transfer+0xa>
	}
}
   17a1a:	00 00       	nop
   17a1c:	28 96       	adiw	r28, 0x08	; 8
   17a1e:	cd bf       	out	0x3d, r28	; 61
   17a20:	de bf       	out	0x3e, r29	; 62
   17a22:	df 91       	pop	r29
   17a24:	cf 91       	pop	r28
   17a26:	08 95       	ret

00017a28 <twim_read_handler>:
 *
 *  This is the master read interrupt handler that takes care of
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
   17a28:	cf 93       	push	r28
   17a2a:	df 93       	push	r29
   17a2c:	00 d0       	rcall	.+0      	; 0x17a2e <twim_read_handler+0x6>
   17a2e:	00 d0       	rcall	.+0      	; 0x17a30 <twim_read_handler+0x8>
   17a30:	cd b7       	in	r28, 0x3d	; 61
   17a32:	de b7       	in	r29, 0x3e	; 62
	TWI_t * const         bus = transfer.bus;
   17a34:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   17a38:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   17a3c:	89 83       	std	Y+1, r24	; 0x01
   17a3e:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
   17a40:	80 91 1f 23 	lds	r24, 0x231F	; 0x80231f <transfer+0x2>
   17a44:	90 91 20 23 	lds	r25, 0x2320	; 0x802320 <transfer+0x3>
   17a48:	8b 83       	std	Y+3, r24	; 0x03
   17a4a:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.data_count < pkg->length) {
   17a4c:	20 91 23 23 	lds	r18, 0x2323	; 0x802323 <transfer+0x6>
   17a50:	30 91 24 23 	lds	r19, 0x2324	; 0x802324 <transfer+0x7>
   17a54:	8b 81       	ldd	r24, Y+3	; 0x03
   17a56:	9c 81       	ldd	r25, Y+4	; 0x04
   17a58:	fc 01       	movw	r30, r24
   17a5a:	80 85       	ldd	r24, Z+8	; 0x08
   17a5c:	91 85       	ldd	r25, Z+9	; 0x09
   17a5e:	28 17       	cp	r18, r24
   17a60:	39 07       	cpc	r19, r25
   17a62:	b0 f5       	brcc	.+108    	; 0x17ad0 <twim_read_handler+0xa8>

		uint8_t * const data = pkg->buffer;
   17a64:	8b 81       	ldd	r24, Y+3	; 0x03
   17a66:	9c 81       	ldd	r25, Y+4	; 0x04
   17a68:	fc 01       	movw	r30, r24
   17a6a:	86 81       	ldd	r24, Z+6	; 0x06
   17a6c:	97 81       	ldd	r25, Z+7	; 0x07
   17a6e:	8d 83       	std	Y+5, r24	; 0x05
   17a70:	9e 83       	std	Y+6, r25	; 0x06
		data[transfer.data_count++] = bus->MASTER.DATA;
   17a72:	80 91 23 23 	lds	r24, 0x2323	; 0x802323 <transfer+0x6>
   17a76:	90 91 24 23 	lds	r25, 0x2324	; 0x802324 <transfer+0x7>
   17a7a:	9c 01       	movw	r18, r24
   17a7c:	2f 5f       	subi	r18, 0xFF	; 255
   17a7e:	3f 4f       	sbci	r19, 0xFF	; 255
   17a80:	20 93 23 23 	sts	0x2323, r18	; 0x802323 <transfer+0x6>
   17a84:	30 93 24 23 	sts	0x2324, r19	; 0x802324 <transfer+0x7>
   17a88:	2d 81       	ldd	r18, Y+5	; 0x05
   17a8a:	3e 81       	ldd	r19, Y+6	; 0x06
   17a8c:	82 0f       	add	r24, r18
   17a8e:	93 1f       	adc	r25, r19
   17a90:	29 81       	ldd	r18, Y+1	; 0x01
   17a92:	3a 81       	ldd	r19, Y+2	; 0x02
   17a94:	f9 01       	movw	r30, r18
   17a96:	27 81       	ldd	r18, Z+7	; 0x07
   17a98:	fc 01       	movw	r30, r24
   17a9a:	20 83       	st	Z, r18

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
   17a9c:	20 91 23 23 	lds	r18, 0x2323	; 0x802323 <transfer+0x6>
   17aa0:	30 91 24 23 	lds	r19, 0x2324	; 0x802324 <transfer+0x7>
   17aa4:	8b 81       	ldd	r24, Y+3	; 0x03
   17aa6:	9c 81       	ldd	r25, Y+4	; 0x04
   17aa8:	fc 01       	movw	r30, r24
   17aaa:	80 85       	ldd	r24, Z+8	; 0x08
   17aac:	91 85       	ldd	r25, Z+9	; 0x09
   17aae:	28 17       	cp	r18, r24
   17ab0:	39 07       	cpc	r19, r25
   17ab2:	30 f4       	brcc	.+12     	; 0x17ac0 <twim_read_handler+0x98>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
   17ab4:	89 81       	ldd	r24, Y+1	; 0x01
   17ab6:	9a 81       	ldd	r25, Y+2	; 0x02
   17ab8:	22 e0       	ldi	r18, 0x02	; 2
   17aba:	fc 01       	movw	r30, r24
   17abc:	23 83       	std	Z+3, r18	; 0x03
		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_NO_MEMORY;
	}
}
   17abe:	10 c0       	rjmp	.+32     	; 0x17ae0 <twim_read_handler+0xb8>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
   17ac0:	89 81       	ldd	r24, Y+1	; 0x01
   17ac2:	9a 81       	ldd	r25, Y+2	; 0x02
   17ac4:	27 e0       	ldi	r18, 0x07	; 7
   17ac6:	fc 01       	movw	r30, r24
   17ac8:	23 83       	std	Z+3, r18	; 0x03
			transfer.status = STATUS_OK;
   17aca:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <transfer+0xa>
		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_NO_MEMORY;
	}
}
   17ace:	08 c0       	rjmp	.+16     	; 0x17ae0 <twim_read_handler+0xb8>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   17ad0:	89 81       	ldd	r24, Y+1	; 0x01
   17ad2:	9a 81       	ldd	r25, Y+2	; 0x02
   17ad4:	23 e0       	ldi	r18, 0x03	; 3
   17ad6:	fc 01       	movw	r30, r24
   17ad8:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_NO_MEMORY;
   17ada:	89 ef       	ldi	r24, 0xF9	; 249
   17adc:	80 93 27 23 	sts	0x2327, r24	; 0x802327 <transfer+0xa>
	}
}
   17ae0:	00 00       	nop
   17ae2:	26 96       	adiw	r28, 0x06	; 6
   17ae4:	cd bf       	out	0x3d, r28	; 61
   17ae6:	de bf       	out	0x3e, r29	; 62
   17ae8:	df 91       	pop	r29
   17aea:	cf 91       	pop	r28
   17aec:	08 95       	ret

00017aee <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
   17aee:	cf 93       	push	r28
   17af0:	df 93       	push	r29
   17af2:	1f 92       	push	r1
   17af4:	cd b7       	in	r28, 0x3d	; 61
   17af6:	de b7       	in	r29, 0x3e	; 62
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
   17af8:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   17afc:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   17b00:	fc 01       	movw	r30, r24
   17b02:	84 81       	ldd	r24, Z+4	; 0x04
   17b04:	89 83       	std	Y+1, r24	; 0x01

	if (master_status & TWI_MASTER_ARBLOST_bm) {
   17b06:	89 81       	ldd	r24, Y+1	; 0x01
   17b08:	88 2f       	mov	r24, r24
   17b0a:	90 e0       	ldi	r25, 0x00	; 0
   17b0c:	88 70       	andi	r24, 0x08	; 8
   17b0e:	99 27       	eor	r25, r25
   17b10:	89 2b       	or	r24, r25
   17b12:	99 f0       	breq	.+38     	; 0x17b3a <twim_interrupt_handler+0x4c>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
   17b14:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   17b18:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   17b1c:	29 81       	ldd	r18, Y+1	; 0x01
   17b1e:	28 60       	ori	r18, 0x08	; 8
   17b20:	fc 01       	movw	r30, r24
   17b22:	24 83       	std	Z+4, r18	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
   17b24:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   17b28:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   17b2c:	23 e0       	ldi	r18, 0x03	; 3
   17b2e:	fc 01       	movw	r30, r24
   17b30:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_BUSY;
   17b32:	86 ef       	ldi	r24, 0xF6	; 246
   17b34:	80 93 27 23 	sts	0x2327, r24	; 0x802327 <transfer+0xa>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   17b38:	2a c0       	rjmp	.+84     	; 0x17b8e <twim_interrupt_handler+0xa0>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
   17b3a:	89 81       	ldd	r24, Y+1	; 0x01
   17b3c:	88 2f       	mov	r24, r24
   17b3e:	90 e0       	ldi	r25, 0x00	; 0
   17b40:	84 70       	andi	r24, 0x04	; 4
   17b42:	99 27       	eor	r25, r25
   17b44:	89 2b       	or	r24, r25
   17b46:	39 f4       	brne	.+14     	; 0x17b56 <twim_interrupt_handler+0x68>
		(master_status & TWI_MASTER_RXACK_bm)) {
   17b48:	89 81       	ldd	r24, Y+1	; 0x01
   17b4a:	88 2f       	mov	r24, r24
   17b4c:	90 e0       	ldi	r25, 0x00	; 0
   17b4e:	80 71       	andi	r24, 0x10	; 16
   17b50:	99 27       	eor	r25, r25

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
   17b52:	89 2b       	or	r24, r25
   17b54:	59 f0       	breq	.+22     	; 0x17b6c <twim_interrupt_handler+0x7e>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   17b56:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   17b5a:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   17b5e:	23 e0       	ldi	r18, 0x03	; 3
   17b60:	fc 01       	movw	r30, r24
   17b62:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_IO_ERROR;
   17b64:	8f ef       	ldi	r24, 0xFF	; 255
   17b66:	80 93 27 23 	sts	0x2327, r24	; 0x802327 <transfer+0xa>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   17b6a:	11 c0       	rjmp	.+34     	; 0x17b8e <twim_interrupt_handler+0xa0>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_IO_ERROR;

	} else if (master_status & TWI_MASTER_WIF_bm) {
   17b6c:	89 81       	ldd	r24, Y+1	; 0x01
   17b6e:	88 2f       	mov	r24, r24
   17b70:	90 e0       	ldi	r25, 0x00	; 0
   17b72:	80 74       	andi	r24, 0x40	; 64
   17b74:	99 27       	eor	r25, r25
   17b76:	89 2b       	or	r24, r25
   17b78:	11 f0       	breq	.+4      	; 0x17b7e <twim_interrupt_handler+0x90>

		twim_write_handler();
   17b7a:	d5 de       	rcall	.-598    	; 0x17926 <twim_write_handler>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   17b7c:	08 c0       	rjmp	.+16     	; 0x17b8e <twim_interrupt_handler+0xa0>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
   17b7e:	89 81       	ldd	r24, Y+1	; 0x01
   17b80:	88 23       	and	r24, r24

		twim_read_handler();
   17b82:	14 f4       	brge	.+4      	; 0x17b88 <twim_interrupt_handler+0x9a>
   17b84:	51 df       	rcall	.-350    	; 0x17a28 <twim_read_handler>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   17b86:	03 c0       	rjmp	.+6      	; 0x17b8e <twim_interrupt_handler+0xa0>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
   17b88:	8b ef       	ldi	r24, 0xFB	; 251
   17b8a:	80 93 27 23 	sts	0x2327, r24	; 0x802327 <transfer+0xa>
	}
}
   17b8e:	00 00       	nop
   17b90:	0f 90       	pop	r0
   17b92:	df 91       	pop	r29
   17b94:	cf 91       	pop	r28
   17b96:	08 95       	ret

00017b98 <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
   17b98:	cf 93       	push	r28
   17b9a:	df 93       	push	r29
   17b9c:	cd b7       	in	r28, 0x3d	; 61
   17b9e:	de b7       	in	r29, 0x3e	; 62
   17ba0:	25 97       	sbiw	r28, 0x05	; 5
   17ba2:	cd bf       	out	0x3d, r28	; 61
   17ba4:	de bf       	out	0x3e, r29	; 62
   17ba6:	8a 83       	std	Y+2, r24	; 0x02
   17ba8:	9b 83       	std	Y+3, r25	; 0x03
   17baa:	6c 83       	std	Y+4, r22	; 0x04
   17bac:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
   17bae:	88 eb       	ldi	r24, 0xB8	; 184
   17bb0:	89 83       	std	Y+1, r24	; 0x01
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
   17bb2:	8c 81       	ldd	r24, Y+4	; 0x04
   17bb4:	9d 81       	ldd	r25, Y+5	; 0x05
   17bb6:	fc 01       	movw	r30, r24
   17bb8:	84 81       	ldd	r24, Z+4	; 0x04
   17bba:	95 81       	ldd	r25, Z+5	; 0x05
   17bbc:	a6 81       	ldd	r26, Z+6	; 0x06
   17bbe:	b7 81       	ldd	r27, Z+7	; 0x07
   17bc0:	28 2f       	mov	r18, r24
   17bc2:	8a 81       	ldd	r24, Y+2	; 0x02
   17bc4:	9b 81       	ldd	r25, Y+3	; 0x03
   17bc6:	fc 01       	movw	r30, r24
   17bc8:	25 83       	std	Z+5, r18	; 0x05
	twi->MASTER.CTRLA  = ctrla;
   17bca:	8a 81       	ldd	r24, Y+2	; 0x02
   17bcc:	9b 81       	ldd	r25, Y+3	; 0x03
   17bce:	29 81       	ldd	r18, Y+1	; 0x01
   17bd0:	fc 01       	movw	r30, r24
   17bd2:	21 83       	std	Z+1, r18	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
   17bd4:	8a 81       	ldd	r24, Y+2	; 0x02
   17bd6:	9b 81       	ldd	r25, Y+3	; 0x03
   17bd8:	21 e0       	ldi	r18, 0x01	; 1
   17bda:	fc 01       	movw	r30, r24
   17bdc:	24 83       	std	Z+4, r18	; 0x04

	transfer.locked    = false;
   17bde:	10 92 26 23 	sts	0x2326, r1	; 0x802326 <transfer+0x9>
	transfer.status    = STATUS_OK;
   17be2:	10 92 27 23 	sts	0x2327, r1	; 0x802327 <transfer+0xa>

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
   17be6:	80 ea       	ldi	r24, 0xA0	; 160
   17be8:	90 e0       	ldi	r25, 0x00	; 0
   17bea:	20 ea       	ldi	r18, 0xA0	; 160
   17bec:	30 e0       	ldi	r19, 0x00	; 0
   17bee:	f9 01       	movw	r30, r18
   17bf0:	22 81       	ldd	r18, Z+2	; 0x02
   17bf2:	22 60       	ori	r18, 0x02	; 2
   17bf4:	fc 01       	movw	r30, r24
   17bf6:	22 83       	std	Z+2, r18	; 0x02

	cpu_irq_enable();
   17bf8:	78 94       	sei

	return STATUS_OK;
   17bfa:	80 e0       	ldi	r24, 0x00	; 0
}
   17bfc:	25 96       	adiw	r28, 0x05	; 5
   17bfe:	cd bf       	out	0x3d, r28	; 61
   17c00:	de bf       	out	0x3e, r29	; 62
   17c02:	df 91       	pop	r29
   17c04:	cf 91       	pop	r28
   17c06:	08 95       	ret

00017c08 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
   17c08:	cf 93       	push	r28
   17c0a:	df 93       	push	r29
   17c0c:	cd b7       	in	r28, 0x3d	; 61
   17c0e:	de b7       	in	r29, 0x3e	; 62
   17c10:	27 97       	sbiw	r28, 0x07	; 7
   17c12:	cd bf       	out	0x3d, r28	; 61
   17c14:	de bf       	out	0x3e, r29	; 62
   17c16:	8b 83       	std	Y+3, r24	; 0x03
   17c18:	9c 83       	std	Y+4, r25	; 0x04
   17c1a:	6d 83       	std	Y+5, r22	; 0x05
   17c1c:	7e 83       	std	Y+6, r23	; 0x06
   17c1e:	4f 83       	std	Y+7, r20	; 0x07
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
   17c20:	8b 81       	ldd	r24, Y+3	; 0x03
   17c22:	9c 81       	ldd	r25, Y+4	; 0x04
   17c24:	89 2b       	or	r24, r25
   17c26:	21 f0       	breq	.+8      	; 0x17c30 <twi_master_transfer+0x28>
   17c28:	8d 81       	ldd	r24, Y+5	; 0x05
   17c2a:	9e 81       	ldd	r25, Y+6	; 0x06
   17c2c:	89 2b       	or	r24, r25
   17c2e:	11 f4       	brne	.+4      	; 0x17c34 <twi_master_transfer+0x2c>
		return ERR_INVALID_ARG;
   17c30:	88 ef       	ldi	r24, 0xF8	; 248
   17c32:	49 c0       	rjmp	.+146    	; 0x17cc6 <twi_master_transfer+0xbe>
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
   17c34:	8d 81       	ldd	r24, Y+5	; 0x05
   17c36:	9e 81       	ldd	r25, Y+6	; 0x06
   17c38:	fc 01       	movw	r30, r24
   17c3a:	82 85       	ldd	r24, Z+10	; 0x0a
   17c3c:	34 de       	rcall	.-920    	; 0x178a6 <twim_acquire>
   17c3e:	89 83       	std	Y+1, r24	; 0x01

	if (STATUS_OK == status) {
   17c40:	89 81       	ldd	r24, Y+1	; 0x01
   17c42:	88 23       	and	r24, r24
   17c44:	09 f0       	breq	.+2      	; 0x17c48 <twi_master_transfer+0x40>
   17c46:	3e c0       	rjmp	.+124    	; 0x17cc4 <twi_master_transfer+0xbc>
		transfer.bus         = (TWI_t *) twi;
   17c48:	8b 81       	ldd	r24, Y+3	; 0x03
   17c4a:	9c 81       	ldd	r25, Y+4	; 0x04
   17c4c:	80 93 1d 23 	sts	0x231D, r24	; 0x80231d <transfer>
   17c50:	90 93 1e 23 	sts	0x231E, r25	; 0x80231e <transfer+0x1>
		transfer.pkg         = (twi_package_t *) package;
   17c54:	8d 81       	ldd	r24, Y+5	; 0x05
   17c56:	9e 81       	ldd	r25, Y+6	; 0x06
   17c58:	80 93 1f 23 	sts	0x231F, r24	; 0x80231f <transfer+0x2>
   17c5c:	90 93 20 23 	sts	0x2320, r25	; 0x802320 <transfer+0x3>
		transfer.addr_count  = 0;
   17c60:	10 92 21 23 	sts	0x2321, r1	; 0x802321 <transfer+0x4>
   17c64:	10 92 22 23 	sts	0x2322, r1	; 0x802322 <transfer+0x5>
		transfer.data_count  = 0;
   17c68:	10 92 23 23 	sts	0x2323, r1	; 0x802323 <transfer+0x6>
   17c6c:	10 92 24 23 	sts	0x2324, r1	; 0x802324 <transfer+0x7>
		transfer.read        = read;
   17c70:	8f 81       	ldd	r24, Y+7	; 0x07
   17c72:	80 93 25 23 	sts	0x2325, r24	; 0x802325 <transfer+0x8>

		uint8_t const chip = (package->chip) << 1;
   17c76:	8d 81       	ldd	r24, Y+5	; 0x05
   17c78:	9e 81       	ldd	r25, Y+6	; 0x06
   17c7a:	fc 01       	movw	r30, r24
   17c7c:	80 81       	ld	r24, Z
   17c7e:	88 0f       	add	r24, r24
   17c80:	8a 83       	std	Y+2, r24	; 0x02

		if (package->addr_length || (false == read)) {
   17c82:	8d 81       	ldd	r24, Y+5	; 0x05
   17c84:	9e 81       	ldd	r25, Y+6	; 0x06
   17c86:	fc 01       	movw	r30, r24
   17c88:	84 81       	ldd	r24, Z+4	; 0x04
   17c8a:	95 81       	ldd	r25, Z+5	; 0x05
   17c8c:	89 2b       	or	r24, r25
   17c8e:	29 f4       	brne	.+10     	; 0x17c9a <twi_master_transfer+0x92>
   17c90:	9f 81       	ldd	r25, Y+7	; 0x07
   17c92:	81 e0       	ldi	r24, 0x01	; 1
   17c94:	89 27       	eor	r24, r25
   17c96:	88 23       	and	r24, r24
   17c98:	41 f0       	breq	.+16     	; 0x17caa <twi_master_transfer+0xa2>
			transfer.bus->MASTER.ADDR = chip;
   17c9a:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   17c9e:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   17ca2:	2a 81       	ldd	r18, Y+2	; 0x02
   17ca4:	fc 01       	movw	r30, r24
   17ca6:	26 83       	std	Z+6, r18	; 0x06
   17ca8:	0b c0       	rjmp	.+22     	; 0x17cc0 <twi_master_transfer+0xb8>
		} else if (read) {
   17caa:	8f 81       	ldd	r24, Y+7	; 0x07
   17cac:	88 23       	and	r24, r24
   17cae:	41 f0       	breq	.+16     	; 0x17cc0 <twi_master_transfer+0xb8>
			transfer.bus->MASTER.ADDR = chip | 0x01;
   17cb0:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <transfer>
   17cb4:	90 91 1e 23 	lds	r25, 0x231E	; 0x80231e <transfer+0x1>
   17cb8:	2a 81       	ldd	r18, Y+2	; 0x02
   17cba:	21 60       	ori	r18, 0x01	; 1
   17cbc:	fc 01       	movw	r30, r24
		}

		status = twim_release();
   17cbe:	26 83       	std	Z+6, r18	; 0x06
   17cc0:	13 de       	rcall	.-986    	; 0x178e8 <twim_release>
   17cc2:	89 83       	std	Y+1, r24	; 0x01
	}

	return status;
   17cc4:	89 81       	ldd	r24, Y+1	; 0x01
}
   17cc6:	27 96       	adiw	r28, 0x07	; 7
   17cc8:	cd bf       	out	0x3d, r28	; 61
   17cca:	de bf       	out	0x3e, r29	; 62
   17ccc:	df 91       	pop	r29
   17cce:	cf 91       	pop	r28
   17cd0:	08 95       	ret

00017cd2 <cpu_irq_save>:
	ep &= USB_EP_ADDR_MASK;
	if (ep == 0) {
		return false;
	}
	return (USB_DEVICE_MAX_EP >= ep);
}
   17cd2:	cf 93       	push	r28
   17cd4:	df 93       	push	r29
   17cd6:	1f 92       	push	r1
   17cd8:	cd b7       	in	r28, 0x3d	; 61
   17cda:	de b7       	in	r29, 0x3e	; 62
   17cdc:	8f e3       	ldi	r24, 0x3F	; 63
   17cde:	90 e0       	ldi	r25, 0x00	; 0
   17ce0:	fc 01       	movw	r30, r24
   17ce2:	80 81       	ld	r24, Z
   17ce4:	89 83       	std	Y+1, r24	; 0x01
   17ce6:	f8 94       	cli
   17ce8:	89 81       	ldd	r24, Y+1	; 0x01
   17cea:	0f 90       	pop	r0
   17cec:	df 91       	pop	r29
   17cee:	cf 91       	pop	r28
   17cf0:	08 95       	ret

00017cf2 <cpu_irq_restore>:
   17cf2:	cf 93       	push	r28
   17cf4:	df 93       	push	r29
   17cf6:	1f 92       	push	r1
   17cf8:	cd b7       	in	r28, 0x3d	; 61
   17cfa:	de b7       	in	r29, 0x3e	; 62
   17cfc:	89 83       	std	Y+1, r24	; 0x01
   17cfe:	8f e3       	ldi	r24, 0x3F	; 63
   17d00:	90 e0       	ldi	r25, 0x00	; 0
   17d02:	29 81       	ldd	r18, Y+1	; 0x01
   17d04:	fc 01       	movw	r30, r24
   17d06:	20 83       	st	Z, r18
   17d08:	00 00       	nop
   17d0a:	0f 90       	pop	r0
   17d0c:	df 91       	pop	r29
   17d0e:	cf 91       	pop	r28
   17d10:	08 95       	ret

00017d12 <nvm_read_production_signature_row>:
   17d12:	cf 93       	push	r28
   17d14:	df 93       	push	r29
   17d16:	1f 92       	push	r1
   17d18:	cd b7       	in	r28, 0x3d	; 61
   17d1a:	de b7       	in	r29, 0x3e	; 62
   17d1c:	89 83       	std	Y+1, r24	; 0x01
   17d1e:	89 81       	ldd	r24, Y+1	; 0x01
   17d20:	88 2f       	mov	r24, r24
   17d22:	90 e0       	ldi	r25, 0x00	; 0
   17d24:	bc 01       	movw	r22, r24
   17d26:	82 e0       	ldi	r24, 0x02	; 2
   17d28:	0f 94 f4 2f 	call	0x25fe8	; 0x25fe8 <nvm_read_byte>
   17d2c:	0f 90       	pop	r0
   17d2e:	df 91       	pop	r29
   17d30:	cf 91       	pop	r28
   17d32:	08 95       	ret

00017d34 <usb_pad_init>:
   17d34:	cf 93       	push	r28
   17d36:	df 93       	push	r29
   17d38:	1f 92       	push	r1
   17d3a:	cd b7       	in	r28, 0x3d	; 61
   17d3c:	de b7       	in	r29, 0x3e	; 62
   17d3e:	8a e1       	ldi	r24, 0x1A	; 26
   17d40:	e8 df       	rcall	.-48     	; 0x17d12 <nvm_read_production_signature_row>
   17d42:	89 83       	std	Y+1, r24	; 0x01
   17d44:	89 81       	ldd	r24, Y+1	; 0x01
   17d46:	8f 3f       	cpi	r24, 0xFF	; 255
   17d48:	31 f0       	breq	.+12     	; 0x17d56 <usb_pad_init+0x22>
   17d4a:	8a ef       	ldi	r24, 0xFA	; 250
   17d4c:	94 e0       	ldi	r25, 0x04	; 4
   17d4e:	29 81       	ldd	r18, Y+1	; 0x01
   17d50:	fc 01       	movw	r30, r24
   17d52:	20 83       	st	Z, r18
   17d54:	05 c0       	rjmp	.+10     	; 0x17d60 <usb_pad_init+0x2c>
   17d56:	8a ef       	ldi	r24, 0xFA	; 250
   17d58:	94 e0       	ldi	r25, 0x04	; 4
   17d5a:	2f e1       	ldi	r18, 0x1F	; 31
   17d5c:	fc 01       	movw	r30, r24
   17d5e:	20 83       	st	Z, r18
   17d60:	8b e1       	ldi	r24, 0x1B	; 27
   17d62:	d7 df       	rcall	.-82     	; 0x17d12 <nvm_read_production_signature_row>
   17d64:	89 83       	std	Y+1, r24	; 0x01
   17d66:	89 81       	ldd	r24, Y+1	; 0x01
   17d68:	8f 3f       	cpi	r24, 0xFF	; 255
   17d6a:	31 f0       	breq	.+12     	; 0x17d78 <usb_pad_init+0x44>
   17d6c:	8b ef       	ldi	r24, 0xFB	; 251
   17d6e:	94 e0       	ldi	r25, 0x04	; 4
   17d70:	29 81       	ldd	r18, Y+1	; 0x01
   17d72:	fc 01       	movw	r30, r24
   17d74:	20 83       	st	Z, r18
   17d76:	05 c0       	rjmp	.+10     	; 0x17d82 <usb_pad_init+0x4e>
   17d78:	8b ef       	ldi	r24, 0xFB	; 251
   17d7a:	94 e0       	ldi	r25, 0x04	; 4
   17d7c:	2f e1       	ldi	r18, 0x1F	; 31
   17d7e:	fc 01       	movw	r30, r24
   17d80:	20 83       	st	Z, r18
   17d82:	00 00       	nop
   17d84:	0f 90       	pop	r0
   17d86:	df 91       	pop	r29
   17d88:	cf 91       	pop	r28
   17d8a:	08 95       	ret

00017d8c <sleepmgr_lock_mode>:
   17d8c:	cf 93       	push	r28
   17d8e:	df 93       	push	r29
   17d90:	1f 92       	push	r1
   17d92:	1f 92       	push	r1
   17d94:	cd b7       	in	r28, 0x3d	; 61
   17d96:	de b7       	in	r29, 0x3e	; 62
   17d98:	8a 83       	std	Y+2, r24	; 0x02
   17d9a:	8a 81       	ldd	r24, Y+2	; 0x02
   17d9c:	88 2f       	mov	r24, r24
   17d9e:	90 e0       	ldi	r25, 0x00	; 0
   17da0:	87 59       	subi	r24, 0x97	; 151
   17da2:	9e 4c       	sbci	r25, 0xCE	; 206
   17da4:	fc 01       	movw	r30, r24
   17da6:	80 81       	ld	r24, Z
   17da8:	8f 3f       	cpi	r24, 0xFF	; 255
   17daa:	09 f4       	brne	.+2      	; 0x17dae <sleepmgr_lock_mode+0x22>
   17dac:	ff cf       	rjmp	.-2      	; 0x17dac <sleepmgr_lock_mode+0x20>
   17dae:	91 df       	rcall	.-222    	; 0x17cd2 <cpu_irq_save>
   17db0:	89 83       	std	Y+1, r24	; 0x01
   17db2:	8a 81       	ldd	r24, Y+2	; 0x02
   17db4:	88 2f       	mov	r24, r24
   17db6:	90 e0       	ldi	r25, 0x00	; 0
   17db8:	9c 01       	movw	r18, r24
   17dba:	27 59       	subi	r18, 0x97	; 151
   17dbc:	3e 4c       	sbci	r19, 0xCE	; 206
   17dbe:	f9 01       	movw	r30, r18
   17dc0:	20 81       	ld	r18, Z
   17dc2:	2f 5f       	subi	r18, 0xFF	; 255
   17dc4:	87 59       	subi	r24, 0x97	; 151
   17dc6:	9e 4c       	sbci	r25, 0xCE	; 206
   17dc8:	fc 01       	movw	r30, r24
   17dca:	20 83       	st	Z, r18
   17dcc:	89 81       	ldd	r24, Y+1	; 0x01
   17dce:	91 df       	rcall	.-222    	; 0x17cf2 <cpu_irq_restore>
   17dd0:	00 00       	nop
   17dd2:	0f 90       	pop	r0
   17dd4:	0f 90       	pop	r0
   17dd6:	df 91       	pop	r29
   17dd8:	cf 91       	pop	r28
   17dda:	08 95       	ret

00017ddc <sleepmgr_unlock_mode>:
   17ddc:	cf 93       	push	r28
   17dde:	df 93       	push	r29
   17de0:	1f 92       	push	r1
   17de2:	1f 92       	push	r1
   17de4:	cd b7       	in	r28, 0x3d	; 61
   17de6:	de b7       	in	r29, 0x3e	; 62
   17de8:	8a 83       	std	Y+2, r24	; 0x02
   17dea:	8a 81       	ldd	r24, Y+2	; 0x02
   17dec:	88 2f       	mov	r24, r24
   17dee:	90 e0       	ldi	r25, 0x00	; 0
   17df0:	87 59       	subi	r24, 0x97	; 151
   17df2:	9e 4c       	sbci	r25, 0xCE	; 206
   17df4:	fc 01       	movw	r30, r24
   17df6:	80 81       	ld	r24, Z
   17df8:	88 23       	and	r24, r24
   17dfa:	09 f4       	brne	.+2      	; 0x17dfe <sleepmgr_unlock_mode+0x22>
   17dfc:	ff cf       	rjmp	.-2      	; 0x17dfc <sleepmgr_unlock_mode+0x20>
   17dfe:	69 df       	rcall	.-302    	; 0x17cd2 <cpu_irq_save>
   17e00:	89 83       	std	Y+1, r24	; 0x01
   17e02:	8a 81       	ldd	r24, Y+2	; 0x02
   17e04:	88 2f       	mov	r24, r24
   17e06:	90 e0       	ldi	r25, 0x00	; 0
   17e08:	9c 01       	movw	r18, r24
   17e0a:	27 59       	subi	r18, 0x97	; 151
   17e0c:	3e 4c       	sbci	r19, 0xCE	; 206
   17e0e:	f9 01       	movw	r30, r18
   17e10:	20 81       	ld	r18, Z
   17e12:	21 50       	subi	r18, 0x01	; 1
   17e14:	87 59       	subi	r24, 0x97	; 151
   17e16:	9e 4c       	sbci	r25, 0xCE	; 206
   17e18:	fc 01       	movw	r30, r24
   17e1a:	20 83       	st	Z, r18
   17e1c:	89 81       	ldd	r24, Y+1	; 0x01
   17e1e:	69 df       	rcall	.-302    	; 0x17cf2 <cpu_irq_restore>
   17e20:	00 00       	nop
   17e22:	0f 90       	pop	r0
   17e24:	0f 90       	pop	r0
   17e26:	df 91       	pop	r29
   17e28:	cf 91       	pop	r28
   17e2a:	08 95       	ret

00017e2c <udd_sleep_mode>:
   17e2c:	cf 93       	push	r28
   17e2e:	df 93       	push	r29
   17e30:	1f 92       	push	r1
   17e32:	cd b7       	in	r28, 0x3d	; 61
   17e34:	de b7       	in	r29, 0x3e	; 62
   17e36:	89 83       	std	Y+1, r24	; 0x01
   17e38:	99 81       	ldd	r25, Y+1	; 0x01
   17e3a:	81 e0       	ldi	r24, 0x01	; 1
   17e3c:	89 27       	eor	r24, r25
   17e3e:	88 23       	and	r24, r24
   17e40:	31 f0       	breq	.+12     	; 0x17e4e <udd_sleep_mode+0x22>
   17e42:	80 91 28 23 	lds	r24, 0x2328	; 0x802328 <udd_b_idle>
   17e46:	88 23       	and	r24, r24
   17e48:	11 f0       	breq	.+4      	; 0x17e4e <udd_sleep_mode+0x22>
   17e4a:	81 e0       	ldi	r24, 0x01	; 1
   17e4c:	c7 df       	rcall	.-114    	; 0x17ddc <sleepmgr_unlock_mode>
   17e4e:	89 81       	ldd	r24, Y+1	; 0x01
   17e50:	88 23       	and	r24, r24
   17e52:	41 f0       	breq	.+16     	; 0x17e64 <udd_sleep_mode+0x38>
   17e54:	90 91 28 23 	lds	r25, 0x2328	; 0x802328 <udd_b_idle>
   17e58:	81 e0       	ldi	r24, 0x01	; 1
   17e5a:	89 27       	eor	r24, r25
   17e5c:	88 23       	and	r24, r24
   17e5e:	11 f0       	breq	.+4      	; 0x17e64 <udd_sleep_mode+0x38>
   17e60:	81 e0       	ldi	r24, 0x01	; 1
   17e62:	94 df       	rcall	.-216    	; 0x17d8c <sleepmgr_lock_mode>
   17e64:	89 81       	ldd	r24, Y+1	; 0x01
   17e66:	80 93 28 23 	sts	0x2328, r24	; 0x802328 <udd_b_idle>
   17e6a:	00 00       	nop
   17e6c:	0f 90       	pop	r0
   17e6e:	df 91       	pop	r29
   17e70:	cf 91       	pop	r28
   17e72:	08 95       	ret

00017e74 <udd_enable>:
   17e74:	cf 93       	push	r28
   17e76:	df 93       	push	r29
   17e78:	1f 92       	push	r1
   17e7a:	1f 92       	push	r1
   17e7c:	cd b7       	in	r28, 0x3d	; 61
   17e7e:	de b7       	in	r29, 0x3e	; 62
   17e80:	80 e6       	ldi	r24, 0x60	; 96
   17e82:	90 e0       	ldi	r25, 0x00	; 0
   17e84:	fc 01       	movw	r30, r24
   17e86:	10 82       	st	Z, r1
   17e88:	80 e3       	ldi	r24, 0x30	; 48
   17e8a:	0f 94 a1 1b 	call	0x23742	; 0x23742 <sysclk_enable_usb>
   17e8e:	80 ec       	ldi	r24, 0xC0	; 192
   17e90:	94 e0       	ldi	r25, 0x04	; 4
   17e92:	20 ec       	ldi	r18, 0xC0	; 192
   17e94:	34 e0       	ldi	r19, 0x04	; 4
   17e96:	f9 01       	movw	r30, r18
   17e98:	20 81       	ld	r18, Z
   17e9a:	20 64       	ori	r18, 0x40	; 64
   17e9c:	fc 01       	movw	r30, r24
   17e9e:	20 83       	st	Z, r18
   17ea0:	80 e6       	ldi	r24, 0x60	; 96
   17ea2:	90 e0       	ldi	r25, 0x00	; 0
   17ea4:	21 e0       	ldi	r18, 0x01	; 1
   17ea6:	fc 01       	movw	r30, r24
   17ea8:	20 83       	st	Z, r18
   17eaa:	13 df       	rcall	.-474    	; 0x17cd2 <cpu_irq_save>
   17eac:	8a 83       	std	Y+2, r24	; 0x02
   17eae:	19 82       	std	Y+1, r1	; 0x01
   17eb0:	10 c0       	rjmp	.+32     	; 0x17ed2 <udd_enable+0x5e>
   17eb2:	89 81       	ldd	r24, Y+1	; 0x01
   17eb4:	88 2f       	mov	r24, r24
   17eb6:	90 e0       	ldi	r25, 0x00	; 0
   17eb8:	88 0f       	add	r24, r24
   17eba:	99 1f       	adc	r25, r25
   17ebc:	88 0f       	add	r24, r24
   17ebe:	99 1f       	adc	r25, r25
   17ec0:	88 0f       	add	r24, r24
   17ec2:	99 1f       	adc	r25, r25
   17ec4:	87 5c       	subi	r24, 0xC7	; 199
   17ec6:	9c 4d       	sbci	r25, 0xDC	; 220
   17ec8:	fc 01       	movw	r30, r24
   17eca:	10 82       	st	Z, r1
   17ecc:	89 81       	ldd	r24, Y+1	; 0x01
   17ece:	8f 5f       	subi	r24, 0xFF	; 255
   17ed0:	89 83       	std	Y+1, r24	; 0x01
   17ed2:	89 81       	ldd	r24, Y+1	; 0x01
   17ed4:	86 30       	cpi	r24, 0x06	; 6
   17ed6:	68 f3       	brcs	.-38     	; 0x17eb2 <udd_enable+0x3e>
   17ed8:	19 82       	std	Y+1, r1	; 0x01
   17eda:	16 c0       	rjmp	.+44     	; 0x17f08 <udd_enable+0x94>
   17edc:	89 81       	ldd	r24, Y+1	; 0x01
   17ede:	28 2f       	mov	r18, r24
   17ee0:	30 e0       	ldi	r19, 0x00	; 0
   17ee2:	c9 01       	movw	r24, r18
   17ee4:	88 0f       	add	r24, r24
   17ee6:	99 1f       	adc	r25, r25
   17ee8:	88 0f       	add	r24, r24
   17eea:	99 1f       	adc	r25, r25
   17eec:	88 0f       	add	r24, r24
   17eee:	99 1f       	adc	r25, r25
   17ef0:	82 0f       	add	r24, r18
   17ef2:	93 1f       	adc	r25, r19
   17ef4:	8f 54       	subi	r24, 0x4F	; 79
   17ef6:	9c 4d       	sbci	r25, 0xDC	; 220
   17ef8:	fc 01       	movw	r30, r24
   17efa:	20 81       	ld	r18, Z
   17efc:	2e 7f       	andi	r18, 0xFE	; 254
   17efe:	fc 01       	movw	r30, r24
   17f00:	20 83       	st	Z, r18
   17f02:	89 81       	ldd	r24, Y+1	; 0x01
   17f04:	8f 5f       	subi	r24, 0xFF	; 255
   17f06:	89 83       	std	Y+1, r24	; 0x01
   17f08:	89 81       	ldd	r24, Y+1	; 0x01
   17f0a:	84 30       	cpi	r24, 0x04	; 4
   17f0c:	38 f3       	brcs	.-50     	; 0x17edc <udd_enable+0x68>
   17f0e:	12 df       	rcall	.-476    	; 0x17d34 <usb_pad_init>
   17f10:	80 ec       	ldi	r24, 0xC0	; 192
   17f12:	94 e0       	ldi	r25, 0x04	; 4
   17f14:	20 ec       	ldi	r18, 0xC0	; 192
   17f16:	34 e0       	ldi	r19, 0x04	; 4
   17f18:	f9 01       	movw	r30, r18
   17f1a:	20 81       	ld	r18, Z
   17f1c:	22 60       	ori	r18, 0x02	; 2
   17f1e:	fc 01       	movw	r30, r24
   17f20:	20 83       	st	Z, r18
   17f22:	80 ec       	ldi	r24, 0xC0	; 192
   17f24:	94 e0       	ldi	r25, 0x04	; 4
   17f26:	20 ec       	ldi	r18, 0xC0	; 192
   17f28:	34 e0       	ldi	r19, 0x04	; 4
   17f2a:	f9 01       	movw	r30, r18
   17f2c:	20 81       	ld	r18, Z
   17f2e:	20 68       	ori	r18, 0x80	; 128
   17f30:	fc 01       	movw	r30, r24
   17f32:	20 83       	st	Z, r18
   17f34:	80 ec       	ldi	r24, 0xC0	; 192
   17f36:	94 e0       	ldi	r25, 0x04	; 4
   17f38:	20 ec       	ldi	r18, 0xC0	; 192
   17f3a:	34 e0       	ldi	r19, 0x04	; 4
   17f3c:	f9 01       	movw	r30, r18
   17f3e:	20 81       	ld	r18, Z
   17f40:	20 61       	ori	r18, 0x10	; 16
   17f42:	fc 01       	movw	r30, r24
   17f44:	20 83       	st	Z, r18
   17f46:	80 ec       	ldi	r24, 0xC0	; 192
   17f48:	94 e0       	ldi	r25, 0x04	; 4
   17f4a:	28 e3       	ldi	r18, 0x38	; 56
   17f4c:	33 e2       	ldi	r19, 0x23	; 35
   17f4e:	fc 01       	movw	r30, r24
   17f50:	26 83       	std	Z+6, r18	; 0x06
   17f52:	37 83       	std	Z+7, r19	; 0x07
   17f54:	80 ec       	ldi	r24, 0xC0	; 192
   17f56:	94 e0       	ldi	r25, 0x04	; 4
   17f58:	20 ec       	ldi	r18, 0xC0	; 192
   17f5a:	34 e0       	ldi	r19, 0x04	; 4
   17f5c:	f9 01       	movw	r30, r18
   17f5e:	20 81       	ld	r18, Z
   17f60:	20 62       	ori	r18, 0x20	; 32
   17f62:	fc 01       	movw	r30, r24
   17f64:	20 83       	st	Z, r18
   17f66:	85 ec       	ldi	r24, 0xC5	; 197
   17f68:	94 e0       	ldi	r25, 0x04	; 4
   17f6a:	2f ef       	ldi	r18, 0xFF	; 255
   17f6c:	fc 01       	movw	r30, r24
   17f6e:	20 83       	st	Z, r18
   17f70:	88 ec       	ldi	r24, 0xC8	; 200
   17f72:	94 e0       	ldi	r25, 0x04	; 4
   17f74:	28 ec       	ldi	r18, 0xC8	; 200
   17f76:	34 e0       	ldi	r19, 0x04	; 4
   17f78:	f9 01       	movw	r30, r18
   17f7a:	20 81       	ld	r18, Z
   17f7c:	22 60       	ori	r18, 0x02	; 2
   17f7e:	fc 01       	movw	r30, r24
   17f80:	20 83       	st	Z, r18
   17f82:	10 92 28 23 	sts	0x2328, r1	; 0x802328 <udd_b_idle>
   17f86:	85 e0       	ldi	r24, 0x05	; 5
   17f88:	01 df       	rcall	.-510    	; 0x17d8c <sleepmgr_lock_mode>
   17f8a:	2d d0       	rcall	.+90     	; 0x17fe6 <udd_attach>
   17f8c:	8a 81       	ldd	r24, Y+2	; 0x02
   17f8e:	b1 de       	rcall	.-670    	; 0x17cf2 <cpu_irq_restore>
   17f90:	00 00       	nop
   17f92:	0f 90       	pop	r0
   17f94:	0f 90       	pop	r0
   17f96:	df 91       	pop	r29
   17f98:	cf 91       	pop	r28
   17f9a:	08 95       	ret

00017f9c <udd_disable>:
   17f9c:	cf 93       	push	r28
   17f9e:	df 93       	push	r29
   17fa0:	1f 92       	push	r1
   17fa2:	cd b7       	in	r28, 0x3d	; 61
   17fa4:	de b7       	in	r29, 0x3e	; 62
   17fa6:	95 de       	rcall	.-726    	; 0x17cd2 <cpu_irq_save>
   17fa8:	89 83       	std	Y+1, r24	; 0x01
   17faa:	81 ec       	ldi	r24, 0xC1	; 193
   17fac:	94 e0       	ldi	r25, 0x04	; 4
   17fae:	21 ec       	ldi	r18, 0xC1	; 193
   17fb0:	34 e0       	ldi	r19, 0x04	; 4
   17fb2:	f9 01       	movw	r30, r18
   17fb4:	20 81       	ld	r18, Z
   17fb6:	2e 7f       	andi	r18, 0xFE	; 254
   17fb8:	fc 01       	movw	r30, r24
   17fba:	20 83       	st	Z, r18
   17fbc:	80 ec       	ldi	r24, 0xC0	; 192
   17fbe:	94 e0       	ldi	r25, 0x04	; 4
   17fc0:	fc 01       	movw	r30, r24
   17fc2:	10 82       	st	Z, r1
   17fc4:	81 ec       	ldi	r24, 0xC1	; 193
   17fc6:	94 e0       	ldi	r25, 0x04	; 4
   17fc8:	fc 01       	movw	r30, r24
   17fca:	10 82       	st	Z, r1
   17fcc:	0f 94 ce 1b 	call	0x2379c	; 0x2379c <sysclk_disable_usb>
   17fd0:	80 e0       	ldi	r24, 0x00	; 0
   17fd2:	2c df       	rcall	.-424    	; 0x17e2c <udd_sleep_mode>
   17fd4:	85 e0       	ldi	r24, 0x05	; 5
   17fd6:	02 df       	rcall	.-508    	; 0x17ddc <sleepmgr_unlock_mode>
   17fd8:	89 81       	ldd	r24, Y+1	; 0x01
   17fda:	8b de       	rcall	.-746    	; 0x17cf2 <cpu_irq_restore>
   17fdc:	00 00       	nop
   17fde:	0f 90       	pop	r0
   17fe0:	df 91       	pop	r29
   17fe2:	cf 91       	pop	r28
   17fe4:	08 95       	ret

00017fe6 <udd_attach>:
   17fe6:	cf 93       	push	r28
   17fe8:	df 93       	push	r29
   17fea:	1f 92       	push	r1
   17fec:	cd b7       	in	r28, 0x3d	; 61
   17fee:	de b7       	in	r29, 0x3e	; 62
   17ff0:	70 de       	rcall	.-800    	; 0x17cd2 <cpu_irq_save>
   17ff2:	89 83       	std	Y+1, r24	; 0x01
   17ff4:	81 e0       	ldi	r24, 0x01	; 1
   17ff6:	1a df       	rcall	.-460    	; 0x17e2c <udd_sleep_mode>
   17ff8:	8a ec       	ldi	r24, 0xCA	; 202
   17ffa:	94 e0       	ldi	r25, 0x04	; 4
   17ffc:	20 e4       	ldi	r18, 0x40	; 64
   17ffe:	fc 01       	movw	r30, r24
   18000:	20 83       	st	Z, r18
   18002:	8a ec       	ldi	r24, 0xCA	; 202
   18004:	94 e0       	ldi	r25, 0x04	; 4
   18006:	20 e2       	ldi	r18, 0x20	; 32
   18008:	fc 01       	movw	r30, r24
   1800a:	20 83       	st	Z, r18
   1800c:	81 ec       	ldi	r24, 0xC1	; 193
   1800e:	94 e0       	ldi	r25, 0x04	; 4
   18010:	21 ec       	ldi	r18, 0xC1	; 193
   18012:	34 e0       	ldi	r19, 0x04	; 4
   18014:	f9 01       	movw	r30, r18
   18016:	20 81       	ld	r18, Z
   18018:	21 60       	ori	r18, 0x01	; 1
   1801a:	fc 01       	movw	r30, r24
   1801c:	20 83       	st	Z, r18
   1801e:	89 ec       	ldi	r24, 0xC9	; 201
   18020:	94 e0       	ldi	r25, 0x04	; 4
   18022:	29 ec       	ldi	r18, 0xC9	; 201
   18024:	34 e0       	ldi	r19, 0x04	; 4
   18026:	f9 01       	movw	r30, r18
   18028:	20 81       	ld	r18, Z
   1802a:	22 60       	ori	r18, 0x02	; 2
   1802c:	fc 01       	movw	r30, r24
   1802e:	20 83       	st	Z, r18
   18030:	88 ec       	ldi	r24, 0xC8	; 200
   18032:	94 e0       	ldi	r25, 0x04	; 4
   18034:	28 ec       	ldi	r18, 0xC8	; 200
   18036:	34 e0       	ldi	r19, 0x04	; 4
   18038:	f9 01       	movw	r30, r18
   1803a:	20 81       	ld	r18, Z
   1803c:	20 64       	ori	r18, 0x40	; 64
   1803e:	fc 01       	movw	r30, r24
   18040:	20 83       	st	Z, r18
   18042:	89 ec       	ldi	r24, 0xC9	; 201
   18044:	94 e0       	ldi	r25, 0x04	; 4
   18046:	29 ec       	ldi	r18, 0xC9	; 201
   18048:	34 e0       	ldi	r19, 0x04	; 4
   1804a:	f9 01       	movw	r30, r18
   1804c:	20 81       	ld	r18, Z
   1804e:	21 60       	ori	r18, 0x01	; 1
   18050:	fc 01       	movw	r30, r24
   18052:	20 83       	st	Z, r18
   18054:	88 ec       	ldi	r24, 0xC8	; 200
   18056:	94 e0       	ldi	r25, 0x04	; 4
   18058:	28 ec       	ldi	r18, 0xC8	; 200
   1805a:	34 e0       	ldi	r19, 0x04	; 4
   1805c:	f9 01       	movw	r30, r18
   1805e:	20 81       	ld	r18, Z
   18060:	20 68       	ori	r18, 0x80	; 128
   18062:	fc 01       	movw	r30, r24
   18064:	20 83       	st	Z, r18
   18066:	89 81       	ldd	r24, Y+1	; 0x01
   18068:	44 de       	rcall	.-888    	; 0x17cf2 <cpu_irq_restore>
   1806a:	00 00       	nop
   1806c:	0f 90       	pop	r0
   1806e:	df 91       	pop	r29
   18070:	cf 91       	pop	r28
   18072:	08 95       	ret

00018074 <udd_is_high_speed>:
   18074:	cf 93       	push	r28
   18076:	df 93       	push	r29
   18078:	cd b7       	in	r28, 0x3d	; 61
   1807a:	de b7       	in	r29, 0x3e	; 62
   1807c:	80 e0       	ldi	r24, 0x00	; 0
   1807e:	df 91       	pop	r29
   18080:	cf 91       	pop	r28
   18082:	08 95       	ret

00018084 <udd_set_address>:
   18084:	cf 93       	push	r28
   18086:	df 93       	push	r29
   18088:	1f 92       	push	r1
   1808a:	cd b7       	in	r28, 0x3d	; 61
   1808c:	de b7       	in	r29, 0x3e	; 62
   1808e:	89 83       	std	Y+1, r24	; 0x01
   18090:	83 ec       	ldi	r24, 0xC3	; 195
   18092:	94 e0       	ldi	r25, 0x04	; 4
   18094:	29 81       	ldd	r18, Y+1	; 0x01
   18096:	fc 01       	movw	r30, r24
   18098:	20 83       	st	Z, r18
   1809a:	00 00       	nop
   1809c:	0f 90       	pop	r0
   1809e:	df 91       	pop	r29
   180a0:	cf 91       	pop	r28
   180a2:	08 95       	ret

000180a4 <udd_getaddress>:
   180a4:	cf 93       	push	r28
   180a6:	df 93       	push	r29
   180a8:	cd b7       	in	r28, 0x3d	; 61
   180aa:	de b7       	in	r29, 0x3e	; 62
   180ac:	83 ec       	ldi	r24, 0xC3	; 195
   180ae:	94 e0       	ldi	r25, 0x04	; 4
   180b0:	fc 01       	movw	r30, r24
   180b2:	80 81       	ld	r24, Z
   180b4:	df 91       	pop	r29
   180b6:	cf 91       	pop	r28
   180b8:	08 95       	ret

000180ba <udd_get_frame_number>:
   180ba:	cf 93       	push	r28
   180bc:	df 93       	push	r29
   180be:	cd b7       	in	r28, 0x3d	; 61
   180c0:	de b7       	in	r29, 0x3e	; 62
   180c2:	80 91 68 23 	lds	r24, 0x2368	; 0x802368 <udd_sram+0x3c>
   180c6:	90 91 69 23 	lds	r25, 0x2369	; 0x802369 <udd_sram+0x3d>
   180ca:	df 91       	pop	r29
   180cc:	cf 91       	pop	r28
   180ce:	08 95       	ret

000180d0 <udd_get_micro_frame_number>:
   180d0:	cf 93       	push	r28
   180d2:	df 93       	push	r29
   180d4:	cd b7       	in	r28, 0x3d	; 61
   180d6:	de b7       	in	r29, 0x3e	; 62
   180d8:	80 e0       	ldi	r24, 0x00	; 0
   180da:	90 e0       	ldi	r25, 0x00	; 0
   180dc:	df 91       	pop	r29
   180de:	cf 91       	pop	r28
   180e0:	08 95       	ret

000180e2 <udd_set_setup_payload>:
   180e2:	cf 93       	push	r28
   180e4:	df 93       	push	r29
   180e6:	00 d0       	rcall	.+0      	; 0x180e8 <udd_set_setup_payload+0x6>
   180e8:	1f 92       	push	r1
   180ea:	cd b7       	in	r28, 0x3d	; 61
   180ec:	de b7       	in	r29, 0x3e	; 62
   180ee:	89 83       	std	Y+1, r24	; 0x01
   180f0:	9a 83       	std	Y+2, r25	; 0x02
   180f2:	6b 83       	std	Y+3, r22	; 0x03
   180f4:	7c 83       	std	Y+4, r23	; 0x04
   180f6:	89 81       	ldd	r24, Y+1	; 0x01
   180f8:	9a 81       	ldd	r25, Y+2	; 0x02
   180fa:	80 93 5b 31 	sts	0x315B, r24	; 0x80315b <udd_g_ctrlreq+0x8>
   180fe:	90 93 5c 31 	sts	0x315C, r25	; 0x80315c <udd_g_ctrlreq+0x9>
   18102:	8b 81       	ldd	r24, Y+3	; 0x03
   18104:	9c 81       	ldd	r25, Y+4	; 0x04
   18106:	80 93 5d 31 	sts	0x315D, r24	; 0x80315d <udd_g_ctrlreq+0xa>
   1810a:	90 93 5e 31 	sts	0x315E, r25	; 0x80315e <udd_g_ctrlreq+0xb>
   1810e:	00 00       	nop
   18110:	24 96       	adiw	r28, 0x04	; 4
   18112:	cd bf       	out	0x3d, r28	; 61
   18114:	de bf       	out	0x3e, r29	; 62
   18116:	df 91       	pop	r29
   18118:	cf 91       	pop	r28
   1811a:	08 95       	ret

0001811c <udd_ep_alloc>:
   1811c:	cf 93       	push	r28
   1811e:	df 93       	push	r29
   18120:	00 d0       	rcall	.+0      	; 0x18122 <udd_ep_alloc+0x6>
   18122:	00 d0       	rcall	.+0      	; 0x18124 <udd_ep_alloc+0x8>
   18124:	cd b7       	in	r28, 0x3d	; 61
   18126:	de b7       	in	r29, 0x3e	; 62
   18128:	8b 83       	std	Y+3, r24	; 0x03
   1812a:	6c 83       	std	Y+4, r22	; 0x04
   1812c:	4d 83       	std	Y+5, r20	; 0x05
   1812e:	5e 83       	std	Y+6, r21	; 0x06
   18130:	8b 81       	ldd	r24, Y+3	; 0x03
   18132:	ad d3       	rcall	.+1882   	; 0x1888e <udd_ep_get_ctrl>
   18134:	89 83       	std	Y+1, r24	; 0x01
   18136:	9a 83       	std	Y+2, r25	; 0x02
   18138:	89 81       	ldd	r24, Y+1	; 0x01
   1813a:	9a 81       	ldd	r25, Y+2	; 0x02
   1813c:	fc 01       	movw	r30, r24
   1813e:	81 81       	ldd	r24, Z+1	; 0x01
   18140:	88 2f       	mov	r24, r24
   18142:	90 e0       	ldi	r25, 0x00	; 0
   18144:	80 7c       	andi	r24, 0xC0	; 192
   18146:	99 27       	eor	r25, r25
   18148:	89 2b       	or	r24, r25
   1814a:	11 f0       	breq	.+4      	; 0x18150 <udd_ep_alloc+0x34>
   1814c:	80 e0       	ldi	r24, 0x00	; 0
   1814e:	28 c0       	rjmp	.+80     	; 0x181a0 <udd_ep_alloc+0x84>
   18150:	8d 81       	ldd	r24, Y+5	; 0x05
   18152:	9e 81       	ldd	r25, Y+6	; 0x06
   18154:	ac 01       	movw	r20, r24
   18156:	6c 81       	ldd	r22, Y+4	; 0x04
   18158:	8b 81       	ldd	r24, Y+3	; 0x03
   1815a:	23 d3       	rcall	.+1606   	; 0x187a2 <udd_ep_init>
   1815c:	89 81       	ldd	r24, Y+1	; 0x01
   1815e:	9a 81       	ldd	r25, Y+2	; 0x02
   18160:	fc 01       	movw	r30, r24
   18162:	81 81       	ldd	r24, Z+1	; 0x01
   18164:	88 2f       	mov	r24, r24
   18166:	90 e0       	ldi	r25, 0x00	; 0
   18168:	80 7c       	andi	r24, 0xC0	; 192
   1816a:	99 27       	eor	r25, r25
   1816c:	80 3c       	cpi	r24, 0xC0	; 192
   1816e:	91 05       	cpc	r25, r1
   18170:	61 f4       	brne	.+24     	; 0x1818a <udd_ep_alloc+0x6e>
   18172:	89 81       	ldd	r24, Y+1	; 0x01
   18174:	9a 81       	ldd	r25, Y+2	; 0x02
   18176:	fc 01       	movw	r30, r24
   18178:	81 81       	ldd	r24, Z+1	; 0x01
   1817a:	88 2f       	mov	r24, r24
   1817c:	90 e0       	ldi	r25, 0x00	; 0
   1817e:	87 70       	andi	r24, 0x07	; 7
   18180:	99 27       	eor	r25, r25
   18182:	07 97       	sbiw	r24, 0x07	; 7
   18184:	11 f4       	brne	.+4      	; 0x1818a <udd_ep_alloc+0x6e>
   18186:	81 e0       	ldi	r24, 0x01	; 1
   18188:	0b c0       	rjmp	.+22     	; 0x181a0 <udd_ep_alloc+0x84>
   1818a:	89 81       	ldd	r24, Y+1	; 0x01
   1818c:	9a 81       	ldd	r25, Y+2	; 0x02
   1818e:	fc 01       	movw	r30, r24
   18190:	81 81       	ldd	r24, Z+1	; 0x01
   18192:	28 2f       	mov	r18, r24
   18194:	20 62       	ori	r18, 0x20	; 32
   18196:	89 81       	ldd	r24, Y+1	; 0x01
   18198:	9a 81       	ldd	r25, Y+2	; 0x02
   1819a:	fc 01       	movw	r30, r24
   1819c:	21 83       	std	Z+1, r18	; 0x01
   1819e:	81 e0       	ldi	r24, 0x01	; 1
   181a0:	26 96       	adiw	r28, 0x06	; 6
   181a2:	cd bf       	out	0x3d, r28	; 61
   181a4:	de bf       	out	0x3e, r29	; 62
   181a6:	df 91       	pop	r29
   181a8:	cf 91       	pop	r28
   181aa:	08 95       	ret

000181ac <udd_ep_free>:
   181ac:	cf 93       	push	r28
   181ae:	df 93       	push	r29
   181b0:	00 d0       	rcall	.+0      	; 0x181b2 <udd_ep_free+0x6>
   181b2:	cd b7       	in	r28, 0x3d	; 61
   181b4:	de b7       	in	r29, 0x3e	; 62
   181b6:	8b 83       	std	Y+3, r24	; 0x03
   181b8:	8b 81       	ldd	r24, Y+3	; 0x03
   181ba:	5a d1       	rcall	.+692    	; 0x18470 <udd_ep_abort>
   181bc:	8b 81       	ldd	r24, Y+3	; 0x03
   181be:	67 d3       	rcall	.+1742   	; 0x1888e <udd_ep_get_ctrl>
   181c0:	89 83       	std	Y+1, r24	; 0x01
   181c2:	9a 83       	std	Y+2, r25	; 0x02
   181c4:	89 81       	ldd	r24, Y+1	; 0x01
   181c6:	9a 81       	ldd	r25, Y+2	; 0x02
   181c8:	fc 01       	movw	r30, r24
   181ca:	11 82       	std	Z+1, r1	; 0x01
   181cc:	00 00       	nop
   181ce:	23 96       	adiw	r28, 0x03	; 3
   181d0:	cd bf       	out	0x3d, r28	; 61
   181d2:	de bf       	out	0x3e, r29	; 62
   181d4:	df 91       	pop	r29
   181d6:	cf 91       	pop	r28
   181d8:	08 95       	ret

000181da <udd_ep_is_halted>:
   181da:	cf 93       	push	r28
   181dc:	df 93       	push	r29
   181de:	00 d0       	rcall	.+0      	; 0x181e0 <udd_ep_is_halted+0x6>
   181e0:	cd b7       	in	r28, 0x3d	; 61
   181e2:	de b7       	in	r29, 0x3e	; 62
   181e4:	8b 83       	std	Y+3, r24	; 0x03
   181e6:	8b 81       	ldd	r24, Y+3	; 0x03
   181e8:	52 d3       	rcall	.+1700   	; 0x1888e <udd_ep_get_ctrl>
   181ea:	89 83       	std	Y+1, r24	; 0x01
   181ec:	9a 83       	std	Y+2, r25	; 0x02
   181ee:	89 81       	ldd	r24, Y+1	; 0x01
   181f0:	9a 81       	ldd	r25, Y+2	; 0x02
   181f2:	fc 01       	movw	r30, r24
   181f4:	81 81       	ldd	r24, Z+1	; 0x01
   181f6:	88 2f       	mov	r24, r24
   181f8:	90 e0       	ldi	r25, 0x00	; 0
   181fa:	84 70       	andi	r24, 0x04	; 4
   181fc:	99 27       	eor	r25, r25
   181fe:	21 e0       	ldi	r18, 0x01	; 1
   18200:	89 2b       	or	r24, r25
   18202:	09 f4       	brne	.+2      	; 0x18206 <udd_ep_is_halted+0x2c>
   18204:	20 e0       	ldi	r18, 0x00	; 0
   18206:	82 2f       	mov	r24, r18
   18208:	23 96       	adiw	r28, 0x03	; 3
   1820a:	cd bf       	out	0x3d, r28	; 61
   1820c:	de bf       	out	0x3e, r29	; 62
   1820e:	df 91       	pop	r29
   18210:	cf 91       	pop	r28
   18212:	08 95       	ret

00018214 <udd_ep_set_halt>:
   18214:	cf 93       	push	r28
   18216:	df 93       	push	r29
   18218:	00 d0       	rcall	.+0      	; 0x1821a <udd_ep_set_halt+0x6>
   1821a:	cd b7       	in	r28, 0x3d	; 61
   1821c:	de b7       	in	r29, 0x3e	; 62
   1821e:	8b 83       	std	Y+3, r24	; 0x03
   18220:	8b 81       	ldd	r24, Y+3	; 0x03
   18222:	35 d3       	rcall	.+1642   	; 0x1888e <udd_ep_get_ctrl>
   18224:	89 83       	std	Y+1, r24	; 0x01
   18226:	9a 83       	std	Y+2, r25	; 0x02
   18228:	89 81       	ldd	r24, Y+1	; 0x01
   1822a:	9a 81       	ldd	r25, Y+2	; 0x02
   1822c:	fc 01       	movw	r30, r24
   1822e:	81 81       	ldd	r24, Z+1	; 0x01
   18230:	28 2f       	mov	r18, r24
   18232:	24 60       	ori	r18, 0x04	; 4
   18234:	89 81       	ldd	r24, Y+1	; 0x01
   18236:	9a 81       	ldd	r25, Y+2	; 0x02
   18238:	fc 01       	movw	r30, r24
   1823a:	21 83       	std	Z+1, r18	; 0x01
   1823c:	8b 81       	ldd	r24, Y+3	; 0x03
   1823e:	18 d1       	rcall	.+560    	; 0x18470 <udd_ep_abort>
   18240:	81 e0       	ldi	r24, 0x01	; 1
   18242:	23 96       	adiw	r28, 0x03	; 3
   18244:	cd bf       	out	0x3d, r28	; 61
   18246:	de bf       	out	0x3e, r29	; 62
   18248:	df 91       	pop	r29
   1824a:	cf 91       	pop	r28
   1824c:	08 95       	ret

0001824e <udd_ep_clear_halt>:
   1824e:	0f 93       	push	r16
   18250:	cf 93       	push	r28
   18252:	df 93       	push	r29
   18254:	cd b7       	in	r28, 0x3d	; 61
   18256:	de b7       	in	r29, 0x3e	; 62
   18258:	25 97       	sbiw	r28, 0x05	; 5
   1825a:	cd bf       	out	0x3d, r28	; 61
   1825c:	de bf       	out	0x3e, r29	; 62
   1825e:	8d 83       	std	Y+5, r24	; 0x05
   18260:	8d 81       	ldd	r24, Y+5	; 0x05
   18262:	15 d3       	rcall	.+1578   	; 0x1888e <udd_ep_get_ctrl>
   18264:	89 83       	std	Y+1, r24	; 0x01
   18266:	9a 83       	std	Y+2, r25	; 0x02
   18268:	89 81       	ldd	r24, Y+1	; 0x01
   1826a:	9a 81       	ldd	r25, Y+2	; 0x02
   1826c:	fc 01       	movw	r30, r24
   1826e:	01 e0       	ldi	r16, 0x01	; 1
   18270:	06 93       	lac	Z, r16
   18272:	89 81       	ldd	r24, Y+1	; 0x01
   18274:	9a 81       	ldd	r25, Y+2	; 0x02
   18276:	fc 01       	movw	r30, r24
   18278:	81 81       	ldd	r24, Z+1	; 0x01
   1827a:	88 2f       	mov	r24, r24
   1827c:	90 e0       	ldi	r25, 0x00	; 0
   1827e:	84 70       	andi	r24, 0x04	; 4
   18280:	99 27       	eor	r25, r25
   18282:	89 2b       	or	r24, r25
   18284:	11 f4       	brne	.+4      	; 0x1828a <udd_ep_clear_halt+0x3c>
   18286:	81 e0       	ldi	r24, 0x01	; 1
   18288:	24 c0       	rjmp	.+72     	; 0x182d2 <udd_ep_clear_halt+0x84>
   1828a:	89 81       	ldd	r24, Y+1	; 0x01
   1828c:	9a 81       	ldd	r25, Y+2	; 0x02
   1828e:	fc 01       	movw	r30, r24
   18290:	81 81       	ldd	r24, Z+1	; 0x01
   18292:	28 2f       	mov	r18, r24
   18294:	2b 7f       	andi	r18, 0xFB	; 251
   18296:	89 81       	ldd	r24, Y+1	; 0x01
   18298:	9a 81       	ldd	r25, Y+2	; 0x02
   1829a:	fc 01       	movw	r30, r24
   1829c:	21 83       	std	Z+1, r18	; 0x01
   1829e:	8d 81       	ldd	r24, Y+5	; 0x05
   182a0:	7c d6       	rcall	.+3320   	; 0x18f9a <udd_ep_get_job>
   182a2:	8b 83       	std	Y+3, r24	; 0x03
   182a4:	9c 83       	std	Y+4, r25	; 0x04
   182a6:	8b 81       	ldd	r24, Y+3	; 0x03
   182a8:	9c 81       	ldd	r25, Y+4	; 0x04
   182aa:	fc 01       	movw	r30, r24
   182ac:	80 81       	ld	r24, Z
   182ae:	81 70       	andi	r24, 0x01	; 1
   182b0:	88 23       	and	r24, r24
   182b2:	71 f0       	breq	.+28     	; 0x182d0 <udd_ep_clear_halt+0x82>
   182b4:	8b 81       	ldd	r24, Y+3	; 0x03
   182b6:	9c 81       	ldd	r25, Y+4	; 0x04
   182b8:	fc 01       	movw	r30, r24
   182ba:	20 81       	ld	r18, Z
   182bc:	2e 7f       	andi	r18, 0xFE	; 254
   182be:	fc 01       	movw	r30, r24
   182c0:	20 83       	st	Z, r18
   182c2:	8b 81       	ldd	r24, Y+3	; 0x03
   182c4:	9c 81       	ldd	r25, Y+4	; 0x04
   182c6:	fc 01       	movw	r30, r24
   182c8:	87 81       	ldd	r24, Z+7	; 0x07
   182ca:	90 85       	ldd	r25, Z+8	; 0x08
   182cc:	fc 01       	movw	r30, r24
   182ce:	19 95       	eicall
   182d0:	81 e0       	ldi	r24, 0x01	; 1
   182d2:	25 96       	adiw	r28, 0x05	; 5
   182d4:	cd bf       	out	0x3d, r28	; 61
   182d6:	de bf       	out	0x3e, r29	; 62
   182d8:	df 91       	pop	r29
   182da:	cf 91       	pop	r28
   182dc:	0f 91       	pop	r16
   182de:	08 95       	ret

000182e0 <udd_ep_run>:
   182e0:	0f 93       	push	r16
   182e2:	1f 93       	push	r17
   182e4:	cf 93       	push	r28
   182e6:	df 93       	push	r29
   182e8:	cd b7       	in	r28, 0x3d	; 61
   182ea:	de b7       	in	r29, 0x3e	; 62
   182ec:	2d 97       	sbiw	r28, 0x0d	; 13
   182ee:	cd bf       	out	0x3d, r28	; 61
   182f0:	de bf       	out	0x3e, r29	; 62
   182f2:	8e 83       	std	Y+6, r24	; 0x06
   182f4:	6f 83       	std	Y+7, r22	; 0x07
   182f6:	48 87       	std	Y+8, r20	; 0x08
   182f8:	59 87       	std	Y+9, r21	; 0x09
   182fa:	2a 87       	std	Y+10, r18	; 0x0a
   182fc:	3b 87       	std	Y+11, r19	; 0x0b
   182fe:	0c 87       	std	Y+12, r16	; 0x0c
   18300:	1d 87       	std	Y+13, r17	; 0x0d
   18302:	8e 81       	ldd	r24, Y+6	; 0x06
   18304:	4a d6       	rcall	.+3220   	; 0x18f9a <udd_ep_get_job>
   18306:	89 83       	std	Y+1, r24	; 0x01
   18308:	9a 83       	std	Y+2, r25	; 0x02
   1830a:	8e 81       	ldd	r24, Y+6	; 0x06
   1830c:	c0 d2       	rcall	.+1408   	; 0x1888e <udd_ep_get_ctrl>
   1830e:	8b 83       	std	Y+3, r24	; 0x03
   18310:	9c 83       	std	Y+4, r25	; 0x04
   18312:	8b 81       	ldd	r24, Y+3	; 0x03
   18314:	9c 81       	ldd	r25, Y+4	; 0x04
   18316:	fc 01       	movw	r30, r24
   18318:	81 81       	ldd	r24, Z+1	; 0x01
   1831a:	88 2f       	mov	r24, r24
   1831c:	90 e0       	ldi	r25, 0x00	; 0
   1831e:	80 7c       	andi	r24, 0xC0	; 192
   18320:	99 27       	eor	r25, r25
   18322:	89 2b       	or	r24, r25
   18324:	11 f4       	brne	.+4      	; 0x1832a <udd_ep_run+0x4a>
   18326:	80 e0       	ldi	r24, 0x00	; 0
   18328:	9b c0       	rjmp	.+310    	; 0x18460 <udd_ep_run+0x180>
   1832a:	8b 81       	ldd	r24, Y+3	; 0x03
   1832c:	9c 81       	ldd	r25, Y+4	; 0x04
   1832e:	fc 01       	movw	r30, r24
   18330:	81 81       	ldd	r24, Z+1	; 0x01
   18332:	88 2f       	mov	r24, r24
   18334:	90 e0       	ldi	r25, 0x00	; 0
   18336:	80 7c       	andi	r24, 0xC0	; 192
   18338:	99 27       	eor	r25, r25
   1833a:	80 3c       	cpi	r24, 0xC0	; 192
   1833c:	91 05       	cpc	r25, r1
   1833e:	61 f0       	breq	.+24     	; 0x18358 <udd_ep_run+0x78>
   18340:	8b 81       	ldd	r24, Y+3	; 0x03
   18342:	9c 81       	ldd	r25, Y+4	; 0x04
   18344:	fc 01       	movw	r30, r24
   18346:	81 81       	ldd	r24, Z+1	; 0x01
   18348:	88 2f       	mov	r24, r24
   1834a:	90 e0       	ldi	r25, 0x00	; 0
   1834c:	84 70       	andi	r24, 0x04	; 4
   1834e:	99 27       	eor	r25, r25
   18350:	89 2b       	or	r24, r25
   18352:	11 f0       	breq	.+4      	; 0x18358 <udd_ep_run+0x78>
   18354:	80 e0       	ldi	r24, 0x00	; 0
   18356:	84 c0       	rjmp	.+264    	; 0x18460 <udd_ep_run+0x180>
   18358:	bc dc       	rcall	.-1672   	; 0x17cd2 <cpu_irq_save>
   1835a:	8d 83       	std	Y+5, r24	; 0x05
   1835c:	89 81       	ldd	r24, Y+1	; 0x01
   1835e:	9a 81       	ldd	r25, Y+2	; 0x02
   18360:	fc 01       	movw	r30, r24
   18362:	80 81       	ld	r24, Z
   18364:	81 70       	andi	r24, 0x01	; 1
   18366:	88 23       	and	r24, r24
   18368:	21 f0       	breq	.+8      	; 0x18372 <udd_ep_run+0x92>
   1836a:	8d 81       	ldd	r24, Y+5	; 0x05
   1836c:	c2 dc       	rcall	.-1660   	; 0x17cf2 <cpu_irq_restore>
   1836e:	80 e0       	ldi	r24, 0x00	; 0
   18370:	77 c0       	rjmp	.+238    	; 0x18460 <udd_ep_run+0x180>
   18372:	89 81       	ldd	r24, Y+1	; 0x01
   18374:	9a 81       	ldd	r25, Y+2	; 0x02
   18376:	fc 01       	movw	r30, r24
   18378:	20 81       	ld	r18, Z
   1837a:	21 60       	ori	r18, 0x01	; 1
   1837c:	fc 01       	movw	r30, r24
   1837e:	20 83       	st	Z, r18
   18380:	8d 81       	ldd	r24, Y+5	; 0x05
   18382:	b7 dc       	rcall	.-1682   	; 0x17cf2 <cpu_irq_restore>
   18384:	89 81       	ldd	r24, Y+1	; 0x01
   18386:	9a 81       	ldd	r25, Y+2	; 0x02
   18388:	28 85       	ldd	r18, Y+8	; 0x08
   1838a:	39 85       	ldd	r19, Y+9	; 0x09
   1838c:	fc 01       	movw	r30, r24
   1838e:	21 83       	std	Z+1, r18	; 0x01
   18390:	32 83       	std	Z+2, r19	; 0x02
   18392:	89 81       	ldd	r24, Y+1	; 0x01
   18394:	9a 81       	ldd	r25, Y+2	; 0x02
   18396:	2a 85       	ldd	r18, Y+10	; 0x0a
   18398:	3b 85       	ldd	r19, Y+11	; 0x0b
   1839a:	fc 01       	movw	r30, r24
   1839c:	23 83       	std	Z+3, r18	; 0x03
   1839e:	34 83       	std	Z+4, r19	; 0x04
   183a0:	89 81       	ldd	r24, Y+1	; 0x01
   183a2:	9a 81       	ldd	r25, Y+2	; 0x02
   183a4:	fc 01       	movw	r30, r24
   183a6:	15 82       	std	Z+5, r1	; 0x05
   183a8:	16 82       	std	Z+6, r1	; 0x06
   183aa:	89 81       	ldd	r24, Y+1	; 0x01
   183ac:	9a 81       	ldd	r25, Y+2	; 0x02
   183ae:	2c 85       	ldd	r18, Y+12	; 0x0c
   183b0:	3d 85       	ldd	r19, Y+13	; 0x0d
   183b2:	fc 01       	movw	r30, r24
   183b4:	27 83       	std	Z+7, r18	; 0x07
   183b6:	30 87       	std	Z+8, r19	; 0x08
   183b8:	8f 81       	ldd	r24, Y+7	; 0x07
   183ba:	88 23       	and	r24, r24
   183bc:	21 f4       	brne	.+8      	; 0x183c6 <udd_ep_run+0xe6>
   183be:	8a 85       	ldd	r24, Y+10	; 0x0a
   183c0:	9b 85       	ldd	r25, Y+11	; 0x0b
   183c2:	89 2b       	or	r24, r25
   183c4:	19 f4       	brne	.+6      	; 0x183cc <udd_ep_run+0xec>
   183c6:	81 e0       	ldi	r24, 0x01	; 1
   183c8:	90 e0       	ldi	r25, 0x00	; 0
   183ca:	02 c0       	rjmp	.+4      	; 0x183d0 <udd_ep_run+0xf0>
   183cc:	80 e0       	ldi	r24, 0x00	; 0
   183ce:	90 e0       	ldi	r25, 0x00	; 0
   183d0:	28 2f       	mov	r18, r24
   183d2:	21 70       	andi	r18, 0x01	; 1
   183d4:	89 81       	ldd	r24, Y+1	; 0x01
   183d6:	9a 81       	ldd	r25, Y+2	; 0x02
   183d8:	21 70       	andi	r18, 0x01	; 1
   183da:	22 0f       	add	r18, r18
   183dc:	fc 01       	movw	r30, r24
   183de:	30 81       	ld	r19, Z
   183e0:	3d 7f       	andi	r19, 0xFD	; 253
   183e2:	23 2b       	or	r18, r19
   183e4:	fc 01       	movw	r30, r24
   183e6:	20 83       	st	Z, r18
   183e8:	89 81       	ldd	r24, Y+1	; 0x01
   183ea:	9a 81       	ldd	r25, Y+2	; 0x02
   183ec:	fc 01       	movw	r30, r24
   183ee:	20 81       	ld	r18, Z
   183f0:	2b 7f       	andi	r18, 0xFB	; 251
   183f2:	fc 01       	movw	r30, r24
   183f4:	20 83       	st	Z, r18
   183f6:	8e 81       	ldd	r24, Y+6	; 0x06
   183f8:	88 23       	and	r24, r24
   183fa:	34 f4       	brge	.+12     	; 0x18408 <udd_ep_run+0x128>
   183fc:	8b 81       	ldd	r24, Y+3	; 0x03
   183fe:	9c 81       	ldd	r25, Y+4	; 0x04
   18400:	fc 01       	movw	r30, r24
   18402:	16 82       	std	Z+6, r1	; 0x06
   18404:	17 82       	std	Z+7, r1	; 0x07
   18406:	29 c0       	rjmp	.+82     	; 0x1845a <udd_ep_run+0x17a>
   18408:	8b 81       	ldd	r24, Y+3	; 0x03
   1840a:	9c 81       	ldd	r25, Y+4	; 0x04
   1840c:	fc 01       	movw	r30, r24
   1840e:	81 81       	ldd	r24, Z+1	; 0x01
   18410:	88 2f       	mov	r24, r24
   18412:	90 e0       	ldi	r25, 0x00	; 0
   18414:	80 7c       	andi	r24, 0xC0	; 192
   18416:	99 27       	eor	r25, r25
   18418:	80 3c       	cpi	r24, 0xC0	; 192
   1841a:	91 05       	cpc	r25, r1
   1841c:	a1 f4       	brne	.+40     	; 0x18446 <udd_ep_run+0x166>
   1841e:	8b 81       	ldd	r24, Y+3	; 0x03
   18420:	9c 81       	ldd	r25, Y+4	; 0x04
   18422:	7b d5       	rcall	.+2806   	; 0x18f1a <udd_ep_get_size>
   18424:	9c 01       	movw	r18, r24
   18426:	8a 85       	ldd	r24, Y+10	; 0x0a
   18428:	9b 85       	ldd	r25, Y+11	; 0x0b
   1842a:	b9 01       	movw	r22, r18
   1842c:	0f 94 3b 38 	call	0x27076	; 0x27076 <__udivmodhi4>
   18430:	89 2b       	or	r24, r25
   18432:	49 f0       	breq	.+18     	; 0x18446 <udd_ep_run+0x166>
   18434:	89 81       	ldd	r24, Y+1	; 0x01
   18436:	9a 81       	ldd	r25, Y+2	; 0x02
   18438:	fc 01       	movw	r30, r24
   1843a:	20 81       	ld	r18, Z
   1843c:	2e 7f       	andi	r18, 0xFE	; 254
   1843e:	fc 01       	movw	r30, r24
   18440:	20 83       	st	Z, r18
   18442:	80 e0       	ldi	r24, 0x00	; 0
   18444:	0d c0       	rjmp	.+26     	; 0x18460 <udd_ep_run+0x180>
   18446:	8b 81       	ldd	r24, Y+3	; 0x03
   18448:	9c 81       	ldd	r25, Y+4	; 0x04
   1844a:	fc 01       	movw	r30, r24
   1844c:	12 82       	std	Z+2, r1	; 0x02
   1844e:	13 82       	std	Z+3, r1	; 0x03
   18450:	8b 81       	ldd	r24, Y+3	; 0x03
   18452:	9c 81       	ldd	r25, Y+4	; 0x04
   18454:	fc 01       	movw	r30, r24
   18456:	16 82       	std	Z+6, r1	; 0x06
   18458:	17 82       	std	Z+7, r1	; 0x07
   1845a:	8e 81       	ldd	r24, Y+6	; 0x06
   1845c:	c6 d5       	rcall	.+2956   	; 0x18fea <udd_ep_trans_complet>
   1845e:	81 e0       	ldi	r24, 0x01	; 1
   18460:	2d 96       	adiw	r28, 0x0d	; 13
   18462:	cd bf       	out	0x3d, r28	; 61
   18464:	de bf       	out	0x3e, r29	; 62
   18466:	df 91       	pop	r29
   18468:	cf 91       	pop	r28
   1846a:	1f 91       	pop	r17
   1846c:	0f 91       	pop	r16
   1846e:	08 95       	ret

00018470 <udd_ep_abort>:
   18470:	0f 93       	push	r16
   18472:	cf 93       	push	r28
   18474:	df 93       	push	r29
   18476:	cd b7       	in	r28, 0x3d	; 61
   18478:	de b7       	in	r29, 0x3e	; 62
   1847a:	25 97       	sbiw	r28, 0x05	; 5
   1847c:	cd bf       	out	0x3d, r28	; 61
   1847e:	de bf       	out	0x3e, r29	; 62
   18480:	8d 83       	std	Y+5, r24	; 0x05
   18482:	8d 81       	ldd	r24, Y+5	; 0x05
   18484:	04 d2       	rcall	.+1032   	; 0x1888e <udd_ep_get_ctrl>
   18486:	89 83       	std	Y+1, r24	; 0x01
   18488:	9a 83       	std	Y+2, r25	; 0x02
   1848a:	8d 81       	ldd	r24, Y+5	; 0x05
   1848c:	86 d5       	rcall	.+2828   	; 0x18f9a <udd_ep_get_job>
   1848e:	8b 83       	std	Y+3, r24	; 0x03
   18490:	9c 83       	std	Y+4, r25	; 0x04
   18492:	89 81       	ldd	r24, Y+1	; 0x01
   18494:	9a 81       	ldd	r25, Y+2	; 0x02
   18496:	fc 01       	movw	r30, r24
   18498:	02 e0       	ldi	r16, 0x02	; 2
   1849a:	05 93       	las	Z, r16
   1849c:	8b 81       	ldd	r24, Y+3	; 0x03
   1849e:	9c 81       	ldd	r25, Y+4	; 0x04
   184a0:	fc 01       	movw	r30, r24
   184a2:	80 81       	ld	r24, Z
   184a4:	81 70       	andi	r24, 0x01	; 1
   184a6:	88 23       	and	r24, r24
   184a8:	39 f1       	breq	.+78     	; 0x184f8 <udd_ep_abort+0x88>
   184aa:	8b 81       	ldd	r24, Y+3	; 0x03
   184ac:	9c 81       	ldd	r25, Y+4	; 0x04
   184ae:	fc 01       	movw	r30, r24
   184b0:	20 81       	ld	r18, Z
   184b2:	2e 7f       	andi	r18, 0xFE	; 254
   184b4:	fc 01       	movw	r30, r24
   184b6:	20 83       	st	Z, r18
   184b8:	8b 81       	ldd	r24, Y+3	; 0x03
   184ba:	9c 81       	ldd	r25, Y+4	; 0x04
   184bc:	fc 01       	movw	r30, r24
   184be:	87 81       	ldd	r24, Z+7	; 0x07
   184c0:	90 85       	ldd	r25, Z+8	; 0x08
   184c2:	89 2b       	or	r24, r25
   184c4:	d1 f0       	breq	.+52     	; 0x184fa <udd_ep_abort+0x8a>
   184c6:	8b 81       	ldd	r24, Y+3	; 0x03
   184c8:	9c 81       	ldd	r25, Y+4	; 0x04
   184ca:	fc 01       	movw	r30, r24
   184cc:	27 81       	ldd	r18, Z+7	; 0x07
   184ce:	30 85       	ldd	r19, Z+8	; 0x08
   184d0:	8d 81       	ldd	r24, Y+5	; 0x05
   184d2:	88 23       	and	r24, r24
   184d4:	34 f4       	brge	.+12     	; 0x184e2 <udd_ep_abort+0x72>
   184d6:	89 81       	ldd	r24, Y+1	; 0x01
   184d8:	9a 81       	ldd	r25, Y+2	; 0x02
   184da:	fc 01       	movw	r30, r24
   184dc:	86 81       	ldd	r24, Z+6	; 0x06
   184de:	97 81       	ldd	r25, Z+7	; 0x07
   184e0:	05 c0       	rjmp	.+10     	; 0x184ec <udd_ep_abort+0x7c>
   184e2:	89 81       	ldd	r24, Y+1	; 0x01
   184e4:	9a 81       	ldd	r25, Y+2	; 0x02
   184e6:	fc 01       	movw	r30, r24
   184e8:	82 81       	ldd	r24, Z+2	; 0x02
   184ea:	93 81       	ldd	r25, Z+3	; 0x03
   184ec:	4d 81       	ldd	r20, Y+5	; 0x05
   184ee:	bc 01       	movw	r22, r24
   184f0:	81 e0       	ldi	r24, 0x01	; 1
   184f2:	f9 01       	movw	r30, r18
   184f4:	19 95       	eicall
   184f6:	01 c0       	rjmp	.+2      	; 0x184fa <udd_ep_abort+0x8a>
   184f8:	00 00       	nop
   184fa:	25 96       	adiw	r28, 0x05	; 5
   184fc:	cd bf       	out	0x3d, r28	; 61
   184fe:	de bf       	out	0x3e, r29	; 62
   18500:	df 91       	pop	r29
   18502:	cf 91       	pop	r28
   18504:	0f 91       	pop	r16
   18506:	08 95       	ret

00018508 <__vector_125>:
   18508:	1f 92       	push	r1
   1850a:	0f 92       	push	r0
   1850c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   18510:	0f 92       	push	r0
   18512:	11 24       	eor	r1, r1
   18514:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   18518:	0f 92       	push	r0
   1851a:	2f 93       	push	r18
   1851c:	3f 93       	push	r19
   1851e:	4f 93       	push	r20
   18520:	5f 93       	push	r21
   18522:	6f 93       	push	r22
   18524:	7f 93       	push	r23
   18526:	8f 93       	push	r24
   18528:	9f 93       	push	r25
   1852a:	af 93       	push	r26
   1852c:	bf 93       	push	r27
   1852e:	ef 93       	push	r30
   18530:	ff 93       	push	r31
   18532:	cf 93       	push	r28
   18534:	df 93       	push	r29
   18536:	1f 92       	push	r1
   18538:	cd b7       	in	r28, 0x3d	; 61
   1853a:	de b7       	in	r29, 0x3e	; 62
   1853c:	8b ec       	ldi	r24, 0xCB	; 203
   1853e:	94 e0       	ldi	r25, 0x04	; 4
   18540:	fc 01       	movw	r30, r24
   18542:	80 81       	ld	r24, Z
   18544:	88 23       	and	r24, r24
   18546:	44 f4       	brge	.+16     	; 0x18558 <__vector_125+0x50>
   18548:	8a ec       	ldi	r24, 0xCA	; 202
   1854a:	94 e0       	ldi	r25, 0x04	; 4
   1854c:	20 e8       	ldi	r18, 0x80	; 128
   1854e:	fc 01       	movw	r30, r24
   18550:	20 83       	st	Z, r18
   18552:	0f 94 10 26 	call	0x24c20	; 0x24c20 <udc_sof_notify>
   18556:	62 c0       	rjmp	.+196    	; 0x1861c <__vector_125+0x114>
   18558:	74 d4       	rcall	.+2280   	; 0x18e42 <udd_ctrl_interrupt_error>
   1855a:	88 23       	and	r24, r24
   1855c:	09 f0       	breq	.+2      	; 0x18560 <__vector_125+0x58>
   1855e:	5d c0       	rjmp	.+186    	; 0x1861a <__vector_125+0x112>
   18560:	8b ec       	ldi	r24, 0xCB	; 203
   18562:	94 e0       	ldi	r25, 0x04	; 4
   18564:	fc 01       	movw	r30, r24
   18566:	80 81       	ld	r24, Z
   18568:	88 2f       	mov	r24, r24
   1856a:	90 e0       	ldi	r25, 0x00	; 0
   1856c:	80 71       	andi	r24, 0x10	; 16
   1856e:	99 27       	eor	r25, r25
   18570:	89 2b       	or	r24, r25
   18572:	59 f1       	breq	.+86     	; 0x185ca <__vector_125+0xc2>
   18574:	8a ec       	ldi	r24, 0xCA	; 202
   18576:	94 e0       	ldi	r25, 0x04	; 4
   18578:	20 e1       	ldi	r18, 0x10	; 16
   1857a:	fc 01       	movw	r30, r24
   1857c:	20 83       	st	Z, r18
   1857e:	81 e0       	ldi	r24, 0x01	; 1
   18580:	89 83       	std	Y+1, r24	; 0x01
   18582:	08 c0       	rjmp	.+16     	; 0x18594 <__vector_125+0x8c>
   18584:	89 81       	ldd	r24, Y+1	; 0x01
   18586:	74 df       	rcall	.-280    	; 0x18470 <udd_ep_abort>
   18588:	89 81       	ldd	r24, Y+1	; 0x01
   1858a:	80 68       	ori	r24, 0x80	; 128
   1858c:	71 df       	rcall	.-286    	; 0x18470 <udd_ep_abort>
   1858e:	89 81       	ldd	r24, Y+1	; 0x01
   18590:	8f 5f       	subi	r24, 0xFF	; 255
   18592:	89 83       	std	Y+1, r24	; 0x01
   18594:	89 81       	ldd	r24, Y+1	; 0x01
   18596:	83 30       	cpi	r24, 0x03	; 3
   18598:	a8 f3       	brcs	.-22     	; 0x18584 <__vector_125+0x7c>
   1859a:	0f 94 df 25 	call	0x24bbe	; 0x24bbe <udc_reset>
   1859e:	83 ec       	ldi	r24, 0xC3	; 195
   185a0:	94 e0       	ldi	r25, 0x04	; 4
   185a2:	fc 01       	movw	r30, r24
   185a4:	10 82       	st	Z, r1
   185a6:	40 e4       	ldi	r20, 0x40	; 64
   185a8:	50 e0       	ldi	r21, 0x00	; 0
   185aa:	60 e0       	ldi	r22, 0x00	; 0
   185ac:	80 e0       	ldi	r24, 0x00	; 0
   185ae:	f9 d0       	rcall	.+498    	; 0x187a2 <udd_ep_init>
   185b0:	40 e4       	ldi	r20, 0x40	; 64
   185b2:	50 e0       	ldi	r21, 0x00	; 0
   185b4:	60 e0       	ldi	r22, 0x00	; 0
   185b6:	80 e8       	ldi	r24, 0x80	; 128
   185b8:	f4 d0       	rcall	.+488    	; 0x187a2 <udd_ep_init>
   185ba:	81 e7       	ldi	r24, 0x71	; 113
   185bc:	93 e2       	ldi	r25, 0x23	; 35
   185be:	80 93 3c 23 	sts	0x233C, r24	; 0x80233c <udd_sram+0x10>
   185c2:	90 93 3d 23 	sts	0x233D, r25	; 0x80233d <udd_sram+0x11>
   185c6:	86 d1       	rcall	.+780    	; 0x188d4 <udd_ctrl_init>
   185c8:	29 c0       	rjmp	.+82     	; 0x1861c <__vector_125+0x114>
   185ca:	8b ec       	ldi	r24, 0xCB	; 203
   185cc:	94 e0       	ldi	r25, 0x04	; 4
   185ce:	fc 01       	movw	r30, r24
   185d0:	80 81       	ld	r24, Z
   185d2:	88 2f       	mov	r24, r24
   185d4:	90 e0       	ldi	r25, 0x00	; 0
   185d6:	80 74       	andi	r24, 0x40	; 64
   185d8:	99 27       	eor	r25, r25
   185da:	89 2b       	or	r24, r25
   185dc:	51 f0       	breq	.+20     	; 0x185f2 <__vector_125+0xea>
   185de:	8a ec       	ldi	r24, 0xCA	; 202
   185e0:	94 e0       	ldi	r25, 0x04	; 4
   185e2:	20 e4       	ldi	r18, 0x40	; 64
   185e4:	fc 01       	movw	r30, r24
   185e6:	20 83       	st	Z, r18
   185e8:	80 e0       	ldi	r24, 0x00	; 0
   185ea:	20 dc       	rcall	.-1984   	; 0x17e2c <udd_sleep_mode>
   185ec:	0e 94 e0 45 	call	0x8bc0	; 0x8bc0 <usb_callback_suspend_action>
   185f0:	15 c0       	rjmp	.+42     	; 0x1861c <__vector_125+0x114>
   185f2:	8b ec       	ldi	r24, 0xCB	; 203
   185f4:	94 e0       	ldi	r25, 0x04	; 4
   185f6:	fc 01       	movw	r30, r24
   185f8:	80 81       	ld	r24, Z
   185fa:	88 2f       	mov	r24, r24
   185fc:	90 e0       	ldi	r25, 0x00	; 0
   185fe:	80 72       	andi	r24, 0x20	; 32
   18600:	99 27       	eor	r25, r25
   18602:	89 2b       	or	r24, r25
   18604:	61 f0       	breq	.+24     	; 0x1861e <__vector_125+0x116>
   18606:	8a ec       	ldi	r24, 0xCA	; 202
   18608:	94 e0       	ldi	r25, 0x04	; 4
   1860a:	20 e2       	ldi	r18, 0x20	; 32
   1860c:	fc 01       	movw	r30, r24
   1860e:	20 83       	st	Z, r18
   18610:	81 e0       	ldi	r24, 0x01	; 1
   18612:	0c dc       	rcall	.-2024   	; 0x17e2c <udd_sleep_mode>
   18614:	0e 94 e8 45 	call	0x8bd0	; 0x8bd0 <usb_callback_resume_action>
   18618:	01 c0       	rjmp	.+2      	; 0x1861c <__vector_125+0x114>
   1861a:	00 00       	nop
   1861c:	00 00       	nop
   1861e:	00 00       	nop
   18620:	0f 90       	pop	r0
   18622:	df 91       	pop	r29
   18624:	cf 91       	pop	r28
   18626:	ff 91       	pop	r31
   18628:	ef 91       	pop	r30
   1862a:	bf 91       	pop	r27
   1862c:	af 91       	pop	r26
   1862e:	9f 91       	pop	r25
   18630:	8f 91       	pop	r24
   18632:	7f 91       	pop	r23
   18634:	6f 91       	pop	r22
   18636:	5f 91       	pop	r21
   18638:	4f 91       	pop	r20
   1863a:	3f 91       	pop	r19
   1863c:	2f 91       	pop	r18
   1863e:	0f 90       	pop	r0
   18640:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   18644:	0f 90       	pop	r0
   18646:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1864a:	0f 90       	pop	r0
   1864c:	1f 90       	pop	r1
   1864e:	18 95       	reti

00018650 <__vector_126>:
   18650:	1f 92       	push	r1
   18652:	0f 92       	push	r0
   18654:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   18658:	0f 92       	push	r0
   1865a:	11 24       	eor	r1, r1
   1865c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   18660:	0f 92       	push	r0
   18662:	0f 93       	push	r16
   18664:	2f 93       	push	r18
   18666:	3f 93       	push	r19
   18668:	4f 93       	push	r20
   1866a:	5f 93       	push	r21
   1866c:	6f 93       	push	r22
   1866e:	7f 93       	push	r23
   18670:	8f 93       	push	r24
   18672:	9f 93       	push	r25
   18674:	af 93       	push	r26
   18676:	bf 93       	push	r27
   18678:	ef 93       	push	r30
   1867a:	ff 93       	push	r31
   1867c:	cf 93       	push	r28
   1867e:	df 93       	push	r29
   18680:	cd b7       	in	r28, 0x3d	; 61
   18682:	de b7       	in	r29, 0x3e	; 62
   18684:	2a 97       	sbiw	r28, 0x0a	; 10
   18686:	cd bf       	out	0x3d, r28	; 61
   18688:	de bf       	out	0x3e, r29	; 62
   1868a:	8c ec       	ldi	r24, 0xCC	; 204
   1868c:	94 e0       	ldi	r25, 0x04	; 4
   1868e:	fc 01       	movw	r30, r24
   18690:	80 81       	ld	r24, Z
   18692:	88 2f       	mov	r24, r24
   18694:	90 e0       	ldi	r25, 0x00	; 0
   18696:	82 70       	andi	r24, 0x02	; 2
   18698:	99 27       	eor	r25, r25
   1869a:	89 2b       	or	r24, r25
   1869c:	21 f4       	brne	.+8      	; 0x186a6 <__vector_126+0x56>
   1869e:	0d d4       	rcall	.+2074   	; 0x18eba <udd_ctrl_interrupt_tc_setup>
   186a0:	88 23       	and	r24, r24
   186a2:	09 f0       	breq	.+2      	; 0x186a6 <__vector_126+0x56>
   186a4:	5f c0       	rjmp	.+190    	; 0x18764 <__vector_126+0x114>
   186a6:	8c ec       	ldi	r24, 0xCC	; 204
   186a8:	94 e0       	ldi	r25, 0x04	; 4
   186aa:	22 e0       	ldi	r18, 0x02	; 2
   186ac:	fc 01       	movw	r30, r24
   186ae:	20 83       	st	Z, r18
   186b0:	85 ec       	ldi	r24, 0xC5	; 197
   186b2:	94 e0       	ldi	r25, 0x04	; 4
   186b4:	fc 01       	movw	r30, r24
   186b6:	80 81       	ld	r24, Z
   186b8:	89 83       	std	Y+1, r24	; 0x01
   186ba:	99 81       	ldd	r25, Y+1	; 0x01
   186bc:	80 e0       	ldi	r24, 0x00	; 0
   186be:	89 1b       	sub	r24, r25
   186c0:	88 0f       	add	r24, r24
   186c2:	8a 83       	std	Y+2, r24	; 0x02
   186c4:	28 e3       	ldi	r18, 0x38	; 56
   186c6:	33 e2       	ldi	r19, 0x23	; 35
   186c8:	8a 81       	ldd	r24, Y+2	; 0x02
   186ca:	88 2f       	mov	r24, r24
   186cc:	90 e0       	ldi	r25, 0x00	; 0
   186ce:	a9 01       	movw	r20, r18
   186d0:	48 1b       	sub	r20, r24
   186d2:	59 0b       	sbc	r21, r25
   186d4:	ca 01       	movw	r24, r20
   186d6:	8b 83       	std	Y+3, r24	; 0x03
   186d8:	9c 83       	std	Y+4, r25	; 0x04
   186da:	8b 81       	ldd	r24, Y+3	; 0x03
   186dc:	9c 81       	ldd	r25, Y+4	; 0x04
   186de:	8d 83       	std	Y+5, r24	; 0x05
   186e0:	9e 83       	std	Y+6, r25	; 0x06
   186e2:	8d 81       	ldd	r24, Y+5	; 0x05
   186e4:	9e 81       	ldd	r25, Y+6	; 0x06
   186e6:	fc 01       	movw	r30, r24
   186e8:	20 81       	ld	r18, Z
   186ea:	31 81       	ldd	r19, Z+1	; 0x01
   186ec:	88 e3       	ldi	r24, 0x38	; 56
   186ee:	93 e2       	ldi	r25, 0x23	; 35
   186f0:	a9 01       	movw	r20, r18
   186f2:	48 1b       	sub	r20, r24
   186f4:	59 0b       	sbc	r21, r25
   186f6:	ca 01       	movw	r24, r20
   186f8:	96 95       	lsr	r25
   186fa:	87 95       	ror	r24
   186fc:	96 95       	lsr	r25
   186fe:	87 95       	ror	r24
   18700:	96 95       	lsr	r25
   18702:	87 95       	ror	r24
   18704:	8f 83       	std	Y+7, r24	; 0x07
   18706:	8f 81       	ldd	r24, Y+7	; 0x07
   18708:	28 2f       	mov	r18, r24
   1870a:	26 95       	lsr	r18
   1870c:	8f 81       	ldd	r24, Y+7	; 0x07
   1870e:	88 2f       	mov	r24, r24
   18710:	90 e0       	ldi	r25, 0x00	; 0
   18712:	81 70       	andi	r24, 0x01	; 1
   18714:	99 27       	eor	r25, r25
   18716:	89 2b       	or	r24, r25
   18718:	11 f0       	breq	.+4      	; 0x1871e <__vector_126+0xce>
   1871a:	80 e8       	ldi	r24, 0x80	; 128
   1871c:	01 c0       	rjmp	.+2      	; 0x18720 <__vector_126+0xd0>
   1871e:	80 e0       	ldi	r24, 0x00	; 0
   18720:	82 0f       	add	r24, r18
   18722:	88 87       	std	Y+8, r24	; 0x08
   18724:	88 85       	ldd	r24, Y+8	; 0x08
   18726:	b3 d0       	rcall	.+358    	; 0x1888e <udd_ep_get_ctrl>
   18728:	89 87       	std	Y+9, r24	; 0x09
   1872a:	9a 87       	std	Y+10, r25	; 0x0a
   1872c:	89 85       	ldd	r24, Y+9	; 0x09
   1872e:	9a 85       	ldd	r25, Y+10	; 0x0a
   18730:	fc 01       	movw	r30, r24
   18732:	80 81       	ld	r24, Z
   18734:	88 2f       	mov	r24, r24
   18736:	90 e0       	ldi	r25, 0x00	; 0
   18738:	80 72       	andi	r24, 0x20	; 32
   1873a:	99 27       	eor	r25, r25
   1873c:	89 2b       	or	r24, r25
   1873e:	a9 f0       	breq	.+42     	; 0x1876a <__vector_126+0x11a>
   18740:	89 85       	ldd	r24, Y+9	; 0x09
   18742:	9a 85       	ldd	r25, Y+10	; 0x0a
   18744:	fc 01       	movw	r30, r24
   18746:	00 e2       	ldi	r16, 0x20	; 32
   18748:	06 93       	lac	Z, r16
   1874a:	88 85       	ldd	r24, Y+8	; 0x08
   1874c:	88 23       	and	r24, r24
   1874e:	11 f4       	brne	.+4      	; 0x18754 <__vector_126+0x104>
   18750:	0a d2       	rcall	.+1044   	; 0x18b66 <udd_ctrl_out_received>
   18752:	09 c0       	rjmp	.+18     	; 0x18766 <__vector_126+0x116>
   18754:	88 85       	ldd	r24, Y+8	; 0x08
   18756:	80 38       	cpi	r24, 0x80	; 128
   18758:	11 f4       	brne	.+4      	; 0x1875e <__vector_126+0x10e>
   1875a:	70 d1       	rcall	.+736    	; 0x18a3c <udd_ctrl_in_sent>
   1875c:	04 c0       	rjmp	.+8      	; 0x18766 <__vector_126+0x116>
   1875e:	88 85       	ldd	r24, Y+8	; 0x08
   18760:	44 d4       	rcall	.+2184   	; 0x18fea <udd_ep_trans_complet>
   18762:	01 c0       	rjmp	.+2      	; 0x18766 <__vector_126+0x116>
   18764:	00 00       	nop
   18766:	00 00       	nop
   18768:	01 c0       	rjmp	.+2      	; 0x1876c <__vector_126+0x11c>
   1876a:	00 00       	nop
   1876c:	2a 96       	adiw	r28, 0x0a	; 10
   1876e:	cd bf       	out	0x3d, r28	; 61
   18770:	de bf       	out	0x3e, r29	; 62
   18772:	df 91       	pop	r29
   18774:	cf 91       	pop	r28
   18776:	ff 91       	pop	r31
   18778:	ef 91       	pop	r30
   1877a:	bf 91       	pop	r27
   1877c:	af 91       	pop	r26
   1877e:	9f 91       	pop	r25
   18780:	8f 91       	pop	r24
   18782:	7f 91       	pop	r23
   18784:	6f 91       	pop	r22
   18786:	5f 91       	pop	r21
   18788:	4f 91       	pop	r20
   1878a:	3f 91       	pop	r19
   1878c:	2f 91       	pop	r18
   1878e:	0f 91       	pop	r16
   18790:	0f 90       	pop	r0
   18792:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   18796:	0f 90       	pop	r0
   18798:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1879c:	0f 90       	pop	r0
   1879e:	1f 90       	pop	r1
   187a0:	18 95       	reti

000187a2 <udd_ep_init>:
   187a2:	cf 93       	push	r28
   187a4:	df 93       	push	r29
   187a6:	cd b7       	in	r28, 0x3d	; 61
   187a8:	de b7       	in	r29, 0x3e	; 62
   187aa:	28 97       	sbiw	r28, 0x08	; 8
   187ac:	cd bf       	out	0x3d, r28	; 61
   187ae:	de bf       	out	0x3e, r29	; 62
   187b0:	8d 83       	std	Y+5, r24	; 0x05
   187b2:	6e 83       	std	Y+6, r22	; 0x06
   187b4:	4f 83       	std	Y+7, r20	; 0x07
   187b6:	58 87       	std	Y+8, r21	; 0x08
   187b8:	8e 81       	ldd	r24, Y+6	; 0x06
   187ba:	88 2f       	mov	r24, r24
   187bc:	90 e0       	ldi	r25, 0x00	; 0
   187be:	83 70       	andi	r24, 0x03	; 3
   187c0:	99 27       	eor	r25, r25
   187c2:	81 30       	cpi	r24, 0x01	; 1
   187c4:	91 05       	cpc	r25, r1
   187c6:	69 f0       	breq	.+26     	; 0x187e2 <udd_ep_init+0x40>
   187c8:	82 30       	cpi	r24, 0x02	; 2
   187ca:	91 05       	cpc	r25, r1
   187cc:	1c f4       	brge	.+6      	; 0x187d4 <udd_ep_init+0x32>
   187ce:	89 2b       	or	r24, r25
   187d0:	29 f0       	breq	.+10     	; 0x187dc <udd_ep_init+0x3a>
   187d2:	56 c0       	rjmp	.+172    	; 0x18880 <udd_ep_init+0xde>
   187d4:	04 97       	sbiw	r24, 0x04	; 4
   187d6:	0c f0       	brlt	.+2      	; 0x187da <udd_ep_init+0x38>
   187d8:	53 c0       	rjmp	.+166    	; 0x18880 <udd_ep_init+0xde>
   187da:	06 c0       	rjmp	.+12     	; 0x187e8 <udd_ep_init+0x46>
   187dc:	80 e4       	ldi	r24, 0x40	; 64
   187de:	89 83       	std	Y+1, r24	; 0x01
   187e0:	06 c0       	rjmp	.+12     	; 0x187ee <udd_ep_init+0x4c>
   187e2:	80 ec       	ldi	r24, 0xC0	; 192
   187e4:	89 83       	std	Y+1, r24	; 0x01
   187e6:	03 c0       	rjmp	.+6      	; 0x187ee <udd_ep_init+0x4c>
   187e8:	80 e8       	ldi	r24, 0x80	; 128
   187ea:	89 83       	std	Y+1, r24	; 0x01
   187ec:	00 00       	nop
   187ee:	8f 81       	ldd	r24, Y+7	; 0x07
   187f0:	98 85       	ldd	r25, Y+8	; 0x08
   187f2:	80 38       	cpi	r24, 0x80	; 128
   187f4:	91 05       	cpc	r25, r1
   187f6:	11 f1       	breq	.+68     	; 0x1883c <udd_ep_init+0x9a>
   187f8:	81 38       	cpi	r24, 0x81	; 129
   187fa:	91 05       	cpc	r25, r1
   187fc:	48 f4       	brcc	.+18     	; 0x18810 <udd_ep_init+0x6e>
   187fe:	80 32       	cpi	r24, 0x20	; 32
   18800:	91 05       	cpc	r25, r1
   18802:	b1 f0       	breq	.+44     	; 0x18830 <udd_ep_init+0x8e>
   18804:	80 34       	cpi	r24, 0x40	; 64
   18806:	91 05       	cpc	r25, r1
   18808:	b1 f0       	breq	.+44     	; 0x18836 <udd_ep_init+0x94>
   1880a:	40 97       	sbiw	r24, 0x10	; 16
   1880c:	71 f0       	breq	.+28     	; 0x1882a <udd_ep_init+0x88>
   1880e:	0b c0       	rjmp	.+22     	; 0x18826 <udd_ep_init+0x84>
   18810:	81 15       	cp	r24, r1
   18812:	22 e0       	ldi	r18, 0x02	; 2
   18814:	92 07       	cpc	r25, r18
   18816:	c1 f0       	breq	.+48     	; 0x18848 <udd_ep_init+0xa6>
   18818:	8f 3f       	cpi	r24, 0xFF	; 255
   1881a:	e3 e0       	ldi	r30, 0x03	; 3
   1881c:	9e 07       	cpc	r25, r30
   1881e:	b9 f0       	breq	.+46     	; 0x1884e <udd_ep_init+0xac>
   18820:	81 15       	cp	r24, r1
   18822:	91 40       	sbci	r25, 0x01	; 1
   18824:	71 f0       	breq	.+28     	; 0x18842 <udd_ep_init+0xa0>
   18826:	1a 82       	std	Y+2, r1	; 0x02
   18828:	15 c0       	rjmp	.+42     	; 0x18854 <udd_ep_init+0xb2>
   1882a:	81 e0       	ldi	r24, 0x01	; 1
   1882c:	8a 83       	std	Y+2, r24	; 0x02
   1882e:	12 c0       	rjmp	.+36     	; 0x18854 <udd_ep_init+0xb2>
   18830:	82 e0       	ldi	r24, 0x02	; 2
   18832:	8a 83       	std	Y+2, r24	; 0x02
   18834:	0f c0       	rjmp	.+30     	; 0x18854 <udd_ep_init+0xb2>
   18836:	83 e0       	ldi	r24, 0x03	; 3
   18838:	8a 83       	std	Y+2, r24	; 0x02
   1883a:	0c c0       	rjmp	.+24     	; 0x18854 <udd_ep_init+0xb2>
   1883c:	84 e0       	ldi	r24, 0x04	; 4
   1883e:	8a 83       	std	Y+2, r24	; 0x02
   18840:	09 c0       	rjmp	.+18     	; 0x18854 <udd_ep_init+0xb2>
   18842:	85 e0       	ldi	r24, 0x05	; 5
   18844:	8a 83       	std	Y+2, r24	; 0x02
   18846:	06 c0       	rjmp	.+12     	; 0x18854 <udd_ep_init+0xb2>
   18848:	86 e0       	ldi	r24, 0x06	; 6
   1884a:	8a 83       	std	Y+2, r24	; 0x02
   1884c:	03 c0       	rjmp	.+6      	; 0x18854 <udd_ep_init+0xb2>
   1884e:	87 e0       	ldi	r24, 0x07	; 7
   18850:	8a 83       	std	Y+2, r24	; 0x02
   18852:	00 00       	nop
   18854:	8d 81       	ldd	r24, Y+5	; 0x05
   18856:	1b d0       	rcall	.+54     	; 0x1888e <udd_ep_get_ctrl>
   18858:	8b 83       	std	Y+3, r24	; 0x03
   1885a:	9c 83       	std	Y+4, r25	; 0x04
   1885c:	8b 81       	ldd	r24, Y+3	; 0x03
   1885e:	9c 81       	ldd	r25, Y+4	; 0x04
   18860:	fc 01       	movw	r30, r24
   18862:	11 82       	std	Z+1, r1	; 0x01
   18864:	8b 81       	ldd	r24, Y+3	; 0x03
   18866:	9c 81       	ldd	r25, Y+4	; 0x04
   18868:	26 e0       	ldi	r18, 0x06	; 6
   1886a:	fc 01       	movw	r30, r24
   1886c:	20 83       	st	Z, r18
   1886e:	99 81       	ldd	r25, Y+1	; 0x01
   18870:	8a 81       	ldd	r24, Y+2	; 0x02
   18872:	29 2f       	mov	r18, r25
   18874:	28 2b       	or	r18, r24
   18876:	8b 81       	ldd	r24, Y+3	; 0x03
   18878:	9c 81       	ldd	r25, Y+4	; 0x04
   1887a:	fc 01       	movw	r30, r24
   1887c:	21 83       	std	Z+1, r18	; 0x01
   1887e:	01 c0       	rjmp	.+2      	; 0x18882 <udd_ep_init+0xe0>
   18880:	00 00       	nop
   18882:	28 96       	adiw	r28, 0x08	; 8
   18884:	cd bf       	out	0x3d, r28	; 61
   18886:	de bf       	out	0x3e, r29	; 62
   18888:	df 91       	pop	r29
   1888a:	cf 91       	pop	r28
   1888c:	08 95       	ret

0001888e <udd_ep_get_ctrl>:
   1888e:	cf 93       	push	r28
   18890:	df 93       	push	r29
   18892:	1f 92       	push	r1
   18894:	cd b7       	in	r28, 0x3d	; 61
   18896:	de b7       	in	r29, 0x3e	; 62
   18898:	89 83       	std	Y+1, r24	; 0x01
   1889a:	89 81       	ldd	r24, Y+1	; 0x01
   1889c:	88 2f       	mov	r24, r24
   1889e:	90 e0       	ldi	r25, 0x00	; 0
   188a0:	8f 70       	andi	r24, 0x0F	; 15
   188a2:	99 27       	eor	r25, r25
   188a4:	9c 01       	movw	r18, r24
   188a6:	22 0f       	add	r18, r18
   188a8:	33 1f       	adc	r19, r19
   188aa:	89 81       	ldd	r24, Y+1	; 0x01
   188ac:	88 1f       	adc	r24, r24
   188ae:	88 27       	eor	r24, r24
   188b0:	88 1f       	adc	r24, r24
   188b2:	88 2f       	mov	r24, r24
   188b4:	90 e0       	ldi	r25, 0x00	; 0
   188b6:	82 0f       	add	r24, r18
   188b8:	93 1f       	adc	r25, r19
   188ba:	88 0f       	add	r24, r24
   188bc:	99 1f       	adc	r25, r25
   188be:	88 0f       	add	r24, r24
   188c0:	99 1f       	adc	r25, r25
   188c2:	88 0f       	add	r24, r24
   188c4:	99 1f       	adc	r25, r25
   188c6:	0c 96       	adiw	r24, 0x0c	; 12
   188c8:	84 5d       	subi	r24, 0xD4	; 212
   188ca:	9c 4d       	sbci	r25, 0xDC	; 220
   188cc:	0f 90       	pop	r0
   188ce:	df 91       	pop	r29
   188d0:	cf 91       	pop	r28
   188d2:	08 95       	ret

000188d4 <udd_ctrl_init>:
   188d4:	0f 93       	push	r16
   188d6:	cf 93       	push	r28
   188d8:	df 93       	push	r29
   188da:	cd b7       	in	r28, 0x3d	; 61
   188dc:	de b7       	in	r29, 0x3e	; 62
   188de:	88 ec       	ldi	r24, 0xC8	; 200
   188e0:	94 e0       	ldi	r25, 0x04	; 4
   188e2:	28 ec       	ldi	r18, 0xC8	; 200
   188e4:	34 e0       	ldi	r19, 0x04	; 4
   188e6:	f9 01       	movw	r30, r18
   188e8:	20 81       	ld	r18, Z
   188ea:	2f 7d       	andi	r18, 0xDF	; 223
   188ec:	fc 01       	movw	r30, r24
   188ee:	20 83       	st	Z, r18
   188f0:	88 ec       	ldi	r24, 0xC8	; 200
   188f2:	94 e0       	ldi	r25, 0x04	; 4
   188f4:	28 ec       	ldi	r18, 0xC8	; 200
   188f6:	34 e0       	ldi	r19, 0x04	; 4
   188f8:	f9 01       	movw	r30, r18
   188fa:	20 81       	ld	r18, Z
   188fc:	2f 7d       	andi	r18, 0xDF	; 223
   188fe:	fc 01       	movw	r30, r24
   18900:	20 83       	st	Z, r18
   18902:	80 e4       	ldi	r24, 0x40	; 64
   18904:	93 e2       	ldi	r25, 0x23	; 35
   18906:	fc 01       	movw	r30, r24
   18908:	02 e0       	ldi	r16, 0x02	; 2
   1890a:	05 93       	las	Z, r16
   1890c:	10 92 42 23 	sts	0x2342, r1	; 0x802342 <udd_sram+0x16>
   18910:	10 92 43 23 	sts	0x2343, r1	; 0x802343 <udd_sram+0x17>
   18914:	80 e4       	ldi	r24, 0x40	; 64
   18916:	93 e2       	ldi	r25, 0x23	; 35
   18918:	fc 01       	movw	r30, r24
   1891a:	00 e2       	ldi	r16, 0x20	; 32
   1891c:	06 93       	lac	Z, r16
   1891e:	80 e4       	ldi	r24, 0x40	; 64
   18920:	93 e2       	ldi	r25, 0x23	; 35
   18922:	fc 01       	movw	r30, r24
   18924:	00 e4       	ldi	r16, 0x40	; 64
   18926:	06 93       	lac	Z, r16
   18928:	88 e3       	ldi	r24, 0x38	; 56
   1892a:	93 e2       	ldi	r25, 0x23	; 35
   1892c:	fc 01       	movw	r30, r24
   1892e:	00 e4       	ldi	r16, 0x40	; 64
   18930:	06 93       	lac	Z, r16
   18932:	10 92 5f 31 	sts	0x315F, r1	; 0x80315f <udd_g_ctrlreq+0xc>
   18936:	10 92 60 31 	sts	0x3160, r1	; 0x803160 <udd_g_ctrlreq+0xd>
   1893a:	10 92 61 31 	sts	0x3161, r1	; 0x803161 <udd_g_ctrlreq+0xe>
   1893e:	10 92 62 31 	sts	0x3162, r1	; 0x803162 <udd_g_ctrlreq+0xf>
   18942:	10 92 5d 31 	sts	0x315D, r1	; 0x80315d <udd_g_ctrlreq+0xa>
   18946:	10 92 5e 31 	sts	0x315E, r1	; 0x80315e <udd_g_ctrlreq+0xb>
   1894a:	10 92 6c 23 	sts	0x236C, r1	; 0x80236c <udd_ep_control_state>
   1894e:	00 00       	nop
   18950:	df 91       	pop	r29
   18952:	cf 91       	pop	r28
   18954:	0f 91       	pop	r16
   18956:	08 95       	ret

00018958 <udd_ctrl_setup_received>:
   18958:	0f 93       	push	r16
   1895a:	cf 93       	push	r28
   1895c:	df 93       	push	r29
   1895e:	cd b7       	in	r28, 0x3d	; 61
   18960:	de b7       	in	r29, 0x3e	; 62
   18962:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   18966:	88 23       	and	r24, r24
   18968:	51 f0       	breq	.+20     	; 0x1897e <udd_ctrl_setup_received+0x26>
   1896a:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   1896e:	83 30       	cpi	r24, 0x03	; 3
   18970:	21 f0       	breq	.+8      	; 0x1897a <udd_ctrl_setup_received+0x22>
   18972:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   18976:	84 30       	cpi	r24, 0x04	; 4
   18978:	09 f4       	brne	.+2      	; 0x1897c <udd_ctrl_setup_received+0x24>
   1897a:	4f d2       	rcall	.+1182   	; 0x18e1a <udd_ctrl_endofrequest>
   1897c:	ab df       	rcall	.-170    	; 0x188d4 <udd_ctrl_init>
   1897e:	80 91 3a 23 	lds	r24, 0x233A	; 0x80233a <udd_sram+0xe>
   18982:	90 91 3b 23 	lds	r25, 0x233B	; 0x80233b <udd_sram+0xf>
   18986:	08 97       	sbiw	r24, 0x08	; 8
   18988:	09 f0       	breq	.+2      	; 0x1898c <udd_ctrl_setup_received+0x34>
   1898a:	53 c0       	rjmp	.+166    	; 0x18a32 <udd_ctrl_setup_received+0xda>
   1898c:	88 e0       	ldi	r24, 0x08	; 8
   1898e:	e1 e7       	ldi	r30, 0x71	; 113
   18990:	f3 e2       	ldi	r31, 0x23	; 35
   18992:	a3 e5       	ldi	r26, 0x53	; 83
   18994:	b1 e3       	ldi	r27, 0x31	; 49
   18996:	01 90       	ld	r0, Z+
   18998:	0d 92       	st	X+, r0
   1899a:	8a 95       	dec	r24
   1899c:	e1 f7       	brne	.-8      	; 0x18996 <udd_ctrl_setup_received+0x3e>
   1899e:	88 ec       	ldi	r24, 0xC8	; 200
   189a0:	94 e0       	ldi	r25, 0x04	; 4
   189a2:	28 ec       	ldi	r18, 0xC8	; 200
   189a4:	34 e0       	ldi	r19, 0x04	; 4
   189a6:	f9 01       	movw	r30, r18
   189a8:	20 81       	ld	r18, Z
   189aa:	20 62       	ori	r18, 0x20	; 32
   189ac:	fc 01       	movw	r30, r24
   189ae:	20 83       	st	Z, r18
   189b0:	88 ec       	ldi	r24, 0xC8	; 200
   189b2:	94 e0       	ldi	r25, 0x04	; 4
   189b4:	28 ec       	ldi	r18, 0xC8	; 200
   189b6:	34 e0       	ldi	r19, 0x04	; 4
   189b8:	f9 01       	movw	r30, r18
   189ba:	20 81       	ld	r18, Z
   189bc:	20 62       	ori	r18, 0x20	; 32
   189be:	fc 01       	movw	r30, r24
   189c0:	20 83       	st	Z, r18
   189c2:	0f 94 a7 2a 	call	0x2554e	; 0x2554e <udc_process_setup>
   189c6:	98 2f       	mov	r25, r24
   189c8:	81 e0       	ldi	r24, 0x01	; 1
   189ca:	89 27       	eor	r24, r25
   189cc:	88 23       	and	r24, r24
   189ce:	11 f0       	breq	.+4      	; 0x189d4 <udd_ctrl_setup_received+0x7c>
   189d0:	e5 d1       	rcall	.+970    	; 0x18d9c <udd_ctrl_stall_data>
   189d2:	30 c0       	rjmp	.+96     	; 0x18a34 <udd_ctrl_setup_received+0xdc>
   189d4:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
   189d8:	88 23       	and	r24, r24
   189da:	6c f4       	brge	.+26     	; 0x189f6 <udd_ctrl_setup_received+0x9e>
   189dc:	10 92 6d 23 	sts	0x236D, r1	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   189e0:	10 92 6e 23 	sts	0x236E, r1	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   189e4:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <udd_ctrl_payload_nb_trans>
   189e8:	10 92 70 23 	sts	0x2370, r1	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   189ec:	82 e0       	ldi	r24, 0x02	; 2
   189ee:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udd_ep_control_state>
   189f2:	24 d0       	rcall	.+72     	; 0x18a3c <udd_ctrl_in_sent>
   189f4:	1f c0       	rjmp	.+62     	; 0x18a34 <udd_ctrl_setup_received+0xdc>
   189f6:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   189fa:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   189fe:	89 2b       	or	r24, r25
   18a00:	11 f4       	brne	.+4      	; 0x18a06 <udd_ctrl_setup_received+0xae>
   18a02:	e3 d1       	rcall	.+966    	; 0x18dca <udd_ctrl_send_zlp_in>
   18a04:	17 c0       	rjmp	.+46     	; 0x18a34 <udd_ctrl_setup_received+0xdc>
   18a06:	10 92 6d 23 	sts	0x236D, r1	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   18a0a:	10 92 6e 23 	sts	0x236E, r1	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   18a0e:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <udd_ctrl_payload_nb_trans>
   18a12:	10 92 70 23 	sts	0x2370, r1	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18a16:	81 e0       	ldi	r24, 0x01	; 1
   18a18:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udd_ep_control_state>
   18a1c:	88 e3       	ldi	r24, 0x38	; 56
   18a1e:	93 e2       	ldi	r25, 0x23	; 35
   18a20:	fc 01       	movw	r30, r24
   18a22:	02 e0       	ldi	r16, 0x02	; 2
   18a24:	06 93       	lac	Z, r16
   18a26:	88 e3       	ldi	r24, 0x38	; 56
   18a28:	93 e2       	ldi	r25, 0x23	; 35
   18a2a:	fc 01       	movw	r30, r24
   18a2c:	00 e2       	ldi	r16, 0x20	; 32
   18a2e:	06 93       	lac	Z, r16
   18a30:	01 c0       	rjmp	.+2      	; 0x18a34 <udd_ctrl_setup_received+0xdc>
   18a32:	00 00       	nop
   18a34:	df 91       	pop	r29
   18a36:	cf 91       	pop	r28
   18a38:	0f 91       	pop	r16
   18a3a:	08 95       	ret

00018a3c <udd_ctrl_in_sent>:
   18a3c:	0f 93       	push	r16
   18a3e:	cf 93       	push	r28
   18a40:	df 93       	push	r29
   18a42:	1f 92       	push	r1
   18a44:	1f 92       	push	r1
   18a46:	cd b7       	in	r28, 0x3d	; 61
   18a48:	de b7       	in	r29, 0x3e	; 62
   18a4a:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   18a4e:	83 30       	cpi	r24, 0x03	; 3
   18a50:	19 f4       	brne	.+6      	; 0x18a58 <udd_ctrl_in_sent+0x1c>
   18a52:	e3 d1       	rcall	.+966    	; 0x18e1a <udd_ctrl_endofrequest>
   18a54:	3f df       	rcall	.-386    	; 0x188d4 <udd_ctrl_init>
   18a56:	81 c0       	rjmp	.+258    	; 0x18b5a <udd_ctrl_in_sent+0x11e>
   18a58:	20 91 5d 31 	lds	r18, 0x315D	; 0x80315d <udd_g_ctrlreq+0xa>
   18a5c:	30 91 5e 31 	lds	r19, 0x315E	; 0x80315e <udd_g_ctrlreq+0xb>
   18a60:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18a64:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18a68:	a9 01       	movw	r20, r18
   18a6a:	48 1b       	sub	r20, r24
   18a6c:	59 0b       	sbc	r21, r25
   18a6e:	ca 01       	movw	r24, r20
   18a70:	89 83       	std	Y+1, r24	; 0x01
   18a72:	9a 83       	std	Y+2, r25	; 0x02
   18a74:	89 81       	ldd	r24, Y+1	; 0x01
   18a76:	9a 81       	ldd	r25, Y+2	; 0x02
   18a78:	89 2b       	or	r24, r25
   18a7a:	d1 f5       	brne	.+116    	; 0x18af0 <udd_ctrl_in_sent+0xb4>
   18a7c:	20 91 6d 23 	lds	r18, 0x236D	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   18a80:	30 91 6e 23 	lds	r19, 0x236E	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   18a84:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18a88:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18a8c:	82 0f       	add	r24, r18
   18a8e:	93 1f       	adc	r25, r19
   18a90:	80 93 6d 23 	sts	0x236D, r24	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   18a94:	90 93 6e 23 	sts	0x236E, r25	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   18a98:	20 91 59 31 	lds	r18, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   18a9c:	30 91 5a 31 	lds	r19, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   18aa0:	80 91 6d 23 	lds	r24, 0x236D	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   18aa4:	90 91 6e 23 	lds	r25, 0x236E	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   18aa8:	28 17       	cp	r18, r24
   18aaa:	39 07       	cpc	r19, r25
   18aac:	21 f0       	breq	.+8      	; 0x18ab6 <udd_ctrl_in_sent+0x7a>
   18aae:	80 91 55 24 	lds	r24, 0x2455	; 0x802455 <b_shortpacket.5472>
   18ab2:	88 23       	and	r24, r24
   18ab4:	11 f0       	breq	.+4      	; 0x18aba <udd_ctrl_in_sent+0x7e>
   18ab6:	9f d1       	rcall	.+830    	; 0x18df6 <udd_ctrl_send_zlp_out>
   18ab8:	50 c0       	rjmp	.+160    	; 0x18b5a <udd_ctrl_in_sent+0x11e>
   18aba:	80 91 61 31 	lds	r24, 0x3161	; 0x803161 <udd_g_ctrlreq+0xe>
   18abe:	90 91 62 31 	lds	r25, 0x3162	; 0x803162 <udd_g_ctrlreq+0xf>
   18ac2:	89 2b       	or	r24, r25
   18ac4:	a9 f0       	breq	.+42     	; 0x18af0 <udd_ctrl_in_sent+0xb4>
   18ac6:	80 91 61 31 	lds	r24, 0x3161	; 0x803161 <udd_g_ctrlreq+0xe>
   18aca:	90 91 62 31 	lds	r25, 0x3162	; 0x803162 <udd_g_ctrlreq+0xf>
   18ace:	fc 01       	movw	r30, r24
   18ad0:	19 95       	eicall
   18ad2:	98 2f       	mov	r25, r24
   18ad4:	81 e0       	ldi	r24, 0x01	; 1
   18ad6:	89 27       	eor	r24, r25
   18ad8:	88 23       	and	r24, r24
   18ada:	51 f4       	brne	.+20     	; 0x18af0 <udd_ctrl_in_sent+0xb4>
   18adc:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <udd_ctrl_payload_nb_trans>
   18ae0:	10 92 70 23 	sts	0x2370, r1	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18ae4:	80 91 5d 31 	lds	r24, 0x315D	; 0x80315d <udd_g_ctrlreq+0xa>
   18ae8:	90 91 5e 31 	lds	r25, 0x315E	; 0x80315e <udd_g_ctrlreq+0xb>
   18aec:	89 83       	std	Y+1, r24	; 0x01
   18aee:	9a 83       	std	Y+2, r25	; 0x02
   18af0:	89 81       	ldd	r24, Y+1	; 0x01
   18af2:	9a 81       	ldd	r25, Y+2	; 0x02
   18af4:	80 34       	cpi	r24, 0x40	; 64
   18af6:	91 05       	cpc	r25, r1
   18af8:	38 f0       	brcs	.+14     	; 0x18b08 <udd_ctrl_in_sent+0xcc>
   18afa:	80 e4       	ldi	r24, 0x40	; 64
   18afc:	90 e0       	ldi	r25, 0x00	; 0
   18afe:	89 83       	std	Y+1, r24	; 0x01
   18b00:	9a 83       	std	Y+2, r25	; 0x02
   18b02:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <b_shortpacket.5472>
   18b06:	03 c0       	rjmp	.+6      	; 0x18b0e <udd_ctrl_in_sent+0xd2>
   18b08:	81 e0       	ldi	r24, 0x01	; 1
   18b0a:	80 93 55 24 	sts	0x2455, r24	; 0x802455 <b_shortpacket.5472>
   18b0e:	89 81       	ldd	r24, Y+1	; 0x01
   18b10:	9a 81       	ldd	r25, Y+2	; 0x02
   18b12:	80 93 42 23 	sts	0x2342, r24	; 0x802342 <udd_sram+0x16>
   18b16:	90 93 43 23 	sts	0x2343, r25	; 0x802343 <udd_sram+0x17>
   18b1a:	80 91 5b 31 	lds	r24, 0x315B	; 0x80315b <udd_g_ctrlreq+0x8>
   18b1e:	90 91 5c 31 	lds	r25, 0x315C	; 0x80315c <udd_g_ctrlreq+0x9>
   18b22:	9c 01       	movw	r18, r24
   18b24:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18b28:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18b2c:	82 0f       	add	r24, r18
   18b2e:	93 1f       	adc	r25, r19
   18b30:	80 93 44 23 	sts	0x2344, r24	; 0x802344 <udd_sram+0x18>
   18b34:	90 93 45 23 	sts	0x2345, r25	; 0x802345 <udd_sram+0x19>
   18b38:	20 91 6f 23 	lds	r18, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18b3c:	30 91 70 23 	lds	r19, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18b40:	89 81       	ldd	r24, Y+1	; 0x01
   18b42:	9a 81       	ldd	r25, Y+2	; 0x02
   18b44:	82 0f       	add	r24, r18
   18b46:	93 1f       	adc	r25, r19
   18b48:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <udd_ctrl_payload_nb_trans>
   18b4c:	90 93 70 23 	sts	0x2370, r25	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18b50:	80 e4       	ldi	r24, 0x40	; 64
   18b52:	93 e2       	ldi	r25, 0x23	; 35
   18b54:	fc 01       	movw	r30, r24
   18b56:	02 e0       	ldi	r16, 0x02	; 2
   18b58:	06 93       	lac	Z, r16
   18b5a:	0f 90       	pop	r0
   18b5c:	0f 90       	pop	r0
   18b5e:	df 91       	pop	r29
   18b60:	cf 91       	pop	r28
   18b62:	0f 91       	pop	r16
   18b64:	08 95       	ret

00018b66 <udd_ctrl_out_received>:
   18b66:	0f 93       	push	r16
   18b68:	cf 93       	push	r28
   18b6a:	df 93       	push	r29
   18b6c:	1f 92       	push	r1
   18b6e:	1f 92       	push	r1
   18b70:	cd b7       	in	r28, 0x3d	; 61
   18b72:	de b7       	in	r29, 0x3e	; 62
   18b74:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   18b78:	84 30       	cpi	r24, 0x04	; 4
   18b7a:	19 f4       	brne	.+6      	; 0x18b82 <udd_ctrl_out_received+0x1c>
   18b7c:	4e d1       	rcall	.+668    	; 0x18e1a <udd_ctrl_endofrequest>
   18b7e:	aa de       	rcall	.-684    	; 0x188d4 <udd_ctrl_init>
   18b80:	af c0       	rjmp	.+350    	; 0x18ce0 <udd_ctrl_out_received+0x17a>
   18b82:	80 91 3a 23 	lds	r24, 0x233A	; 0x80233a <udd_sram+0xe>
   18b86:	90 91 3b 23 	lds	r25, 0x233B	; 0x80233b <udd_sram+0xf>
   18b8a:	89 83       	std	Y+1, r24	; 0x01
   18b8c:	9a 83       	std	Y+2, r25	; 0x02
   18b8e:	20 91 5d 31 	lds	r18, 0x315D	; 0x80315d <udd_g_ctrlreq+0xa>
   18b92:	30 91 5e 31 	lds	r19, 0x315E	; 0x80315e <udd_g_ctrlreq+0xb>
   18b96:	40 91 6f 23 	lds	r20, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18b9a:	50 91 70 23 	lds	r21, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18b9e:	89 81       	ldd	r24, Y+1	; 0x01
   18ba0:	9a 81       	ldd	r25, Y+2	; 0x02
   18ba2:	84 0f       	add	r24, r20
   18ba4:	95 1f       	adc	r25, r21
   18ba6:	28 17       	cp	r18, r24
   18ba8:	39 07       	cpc	r19, r25
   18baa:	70 f4       	brcc	.+28     	; 0x18bc8 <udd_ctrl_out_received+0x62>
   18bac:	20 91 5d 31 	lds	r18, 0x315D	; 0x80315d <udd_g_ctrlreq+0xa>
   18bb0:	30 91 5e 31 	lds	r19, 0x315E	; 0x80315e <udd_g_ctrlreq+0xb>
   18bb4:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18bb8:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18bbc:	a9 01       	movw	r20, r18
   18bbe:	48 1b       	sub	r20, r24
   18bc0:	59 0b       	sbc	r21, r25
   18bc2:	ca 01       	movw	r24, r20
   18bc4:	89 83       	std	Y+1, r24	; 0x01
   18bc6:	9a 83       	std	Y+2, r25	; 0x02
   18bc8:	20 91 5b 31 	lds	r18, 0x315B	; 0x80315b <udd_g_ctrlreq+0x8>
   18bcc:	30 91 5c 31 	lds	r19, 0x315C	; 0x80315c <udd_g_ctrlreq+0x9>
   18bd0:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18bd4:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18bd8:	82 0f       	add	r24, r18
   18bda:	93 1f       	adc	r25, r19
   18bdc:	29 81       	ldd	r18, Y+1	; 0x01
   18bde:	3a 81       	ldd	r19, Y+2	; 0x02
   18be0:	a9 01       	movw	r20, r18
   18be2:	61 e7       	ldi	r22, 0x71	; 113
   18be4:	73 e2       	ldi	r23, 0x23	; 35
   18be6:	0f 94 ff 3c 	call	0x279fe	; 0x279fe <memcpy>
   18bea:	20 91 6f 23 	lds	r18, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18bee:	30 91 70 23 	lds	r19, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18bf2:	89 81       	ldd	r24, Y+1	; 0x01
   18bf4:	9a 81       	ldd	r25, Y+2	; 0x02
   18bf6:	82 0f       	add	r24, r18
   18bf8:	93 1f       	adc	r25, r19
   18bfa:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <udd_ctrl_payload_nb_trans>
   18bfe:	90 93 70 23 	sts	0x2370, r25	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18c02:	89 81       	ldd	r24, Y+1	; 0x01
   18c04:	9a 81       	ldd	r25, Y+2	; 0x02
   18c06:	80 34       	cpi	r24, 0x40	; 64
   18c08:	91 05       	cpc	r25, r1
   18c0a:	89 f4       	brne	.+34     	; 0x18c2e <udd_ctrl_out_received+0xc8>
   18c0c:	20 91 59 31 	lds	r18, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   18c10:	30 91 5a 31 	lds	r19, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   18c14:	40 91 6d 23 	lds	r20, 0x236D	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   18c18:	50 91 6e 23 	lds	r21, 0x236E	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   18c1c:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18c20:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18c24:	84 0f       	add	r24, r20
   18c26:	95 1f       	adc	r25, r21
   18c28:	82 17       	cp	r24, r18
   18c2a:	93 07       	cpc	r25, r19
   18c2c:	e8 f0       	brcs	.+58     	; 0x18c68 <udd_ctrl_out_received+0x102>
   18c2e:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18c32:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18c36:	80 93 5d 31 	sts	0x315D, r24	; 0x80315d <udd_g_ctrlreq+0xa>
   18c3a:	90 93 5e 31 	sts	0x315E, r25	; 0x80315e <udd_g_ctrlreq+0xb>
   18c3e:	80 91 61 31 	lds	r24, 0x3161	; 0x803161 <udd_g_ctrlreq+0xe>
   18c42:	90 91 62 31 	lds	r25, 0x3162	; 0x803162 <udd_g_ctrlreq+0xf>
   18c46:	89 2b       	or	r24, r25
   18c48:	69 f0       	breq	.+26     	; 0x18c64 <udd_ctrl_out_received+0xfe>
   18c4a:	80 91 61 31 	lds	r24, 0x3161	; 0x803161 <udd_g_ctrlreq+0xe>
   18c4e:	90 91 62 31 	lds	r25, 0x3162	; 0x803162 <udd_g_ctrlreq+0xf>
   18c52:	fc 01       	movw	r30, r24
   18c54:	19 95       	eicall
   18c56:	98 2f       	mov	r25, r24
   18c58:	81 e0       	ldi	r24, 0x01	; 1
   18c5a:	89 27       	eor	r24, r25
   18c5c:	88 23       	and	r24, r24
   18c5e:	11 f0       	breq	.+4      	; 0x18c64 <udd_ctrl_out_received+0xfe>
   18c60:	9d d0       	rcall	.+314    	; 0x18d9c <udd_ctrl_stall_data>
   18c62:	3e c0       	rjmp	.+124    	; 0x18ce0 <udd_ctrl_out_received+0x17a>
   18c64:	b2 d0       	rcall	.+356    	; 0x18dca <udd_ctrl_send_zlp_in>
   18c66:	3c c0       	rjmp	.+120    	; 0x18ce0 <udd_ctrl_out_received+0x17a>
   18c68:	20 91 5d 31 	lds	r18, 0x315D	; 0x80315d <udd_g_ctrlreq+0xa>
   18c6c:	30 91 5e 31 	lds	r19, 0x315E	; 0x80315e <udd_g_ctrlreq+0xb>
   18c70:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18c74:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18c78:	28 17       	cp	r18, r24
   18c7a:	39 07       	cpc	r19, r25
   18c7c:	39 f5       	brne	.+78     	; 0x18ccc <udd_ctrl_out_received+0x166>
   18c7e:	80 91 61 31 	lds	r24, 0x3161	; 0x803161 <udd_g_ctrlreq+0xe>
   18c82:	90 91 62 31 	lds	r25, 0x3162	; 0x803162 <udd_g_ctrlreq+0xf>
   18c86:	89 2b       	or	r24, r25
   18c88:	11 f4       	brne	.+4      	; 0x18c8e <udd_ctrl_out_received+0x128>
   18c8a:	88 d0       	rcall	.+272    	; 0x18d9c <udd_ctrl_stall_data>
   18c8c:	29 c0       	rjmp	.+82     	; 0x18ce0 <udd_ctrl_out_received+0x17a>
   18c8e:	80 91 61 31 	lds	r24, 0x3161	; 0x803161 <udd_g_ctrlreq+0xe>
   18c92:	90 91 62 31 	lds	r25, 0x3162	; 0x803162 <udd_g_ctrlreq+0xf>
   18c96:	fc 01       	movw	r30, r24
   18c98:	19 95       	eicall
   18c9a:	98 2f       	mov	r25, r24
   18c9c:	81 e0       	ldi	r24, 0x01	; 1
   18c9e:	89 27       	eor	r24, r25
   18ca0:	88 23       	and	r24, r24
   18ca2:	11 f0       	breq	.+4      	; 0x18ca8 <udd_ctrl_out_received+0x142>
   18ca4:	7b d0       	rcall	.+246    	; 0x18d9c <udd_ctrl_stall_data>
   18ca6:	1c c0       	rjmp	.+56     	; 0x18ce0 <udd_ctrl_out_received+0x17a>
   18ca8:	20 91 6d 23 	lds	r18, 0x236D	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   18cac:	30 91 6e 23 	lds	r19, 0x236E	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   18cb0:	80 91 6f 23 	lds	r24, 0x236F	; 0x80236f <udd_ctrl_payload_nb_trans>
   18cb4:	90 91 70 23 	lds	r25, 0x2370	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18cb8:	82 0f       	add	r24, r18
   18cba:	93 1f       	adc	r25, r19
   18cbc:	80 93 6d 23 	sts	0x236D, r24	; 0x80236d <udd_ctrl_prev_payload_nb_trans>
   18cc0:	90 93 6e 23 	sts	0x236E, r25	; 0x80236e <udd_ctrl_prev_payload_nb_trans+0x1>
   18cc4:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <udd_ctrl_payload_nb_trans>
   18cc8:	10 92 70 23 	sts	0x2370, r1	; 0x802370 <udd_ctrl_payload_nb_trans+0x1>
   18ccc:	88 e3       	ldi	r24, 0x38	; 56
   18cce:	93 e2       	ldi	r25, 0x23	; 35
   18cd0:	fc 01       	movw	r30, r24
   18cd2:	02 e0       	ldi	r16, 0x02	; 2
   18cd4:	06 93       	lac	Z, r16
   18cd6:	88 e3       	ldi	r24, 0x38	; 56
   18cd8:	93 e2       	ldi	r25, 0x23	; 35
   18cda:	fc 01       	movw	r30, r24
   18cdc:	00 e2       	ldi	r16, 0x20	; 32
   18cde:	06 93       	lac	Z, r16
   18ce0:	0f 90       	pop	r0
   18ce2:	0f 90       	pop	r0
   18ce4:	df 91       	pop	r29
   18ce6:	cf 91       	pop	r28
   18ce8:	0f 91       	pop	r16
   18cea:	08 95       	ret

00018cec <udd_ctrl_underflow>:
   18cec:	0f 93       	push	r16
   18cee:	cf 93       	push	r28
   18cf0:	df 93       	push	r29
   18cf2:	cd b7       	in	r28, 0x3d	; 61
   18cf4:	de b7       	in	r29, 0x3e	; 62
   18cf6:	8c ec       	ldi	r24, 0xCC	; 204
   18cf8:	94 e0       	ldi	r25, 0x04	; 4
   18cfa:	fc 01       	movw	r30, r24
   18cfc:	80 81       	ld	r24, Z
   18cfe:	88 2f       	mov	r24, r24
   18d00:	90 e0       	ldi	r25, 0x00	; 0
   18d02:	82 70       	andi	r24, 0x02	; 2
   18d04:	99 27       	eor	r25, r25
   18d06:	89 2b       	or	r24, r25
   18d08:	c1 f4       	brne	.+48     	; 0x18d3a <udd_ctrl_underflow+0x4e>
   18d0a:	d7 d0       	rcall	.+430    	; 0x18eba <udd_ctrl_interrupt_tc_setup>
   18d0c:	88 23       	and	r24, r24
   18d0e:	a9 f4       	brne	.+42     	; 0x18d3a <udd_ctrl_underflow+0x4e>
   18d10:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   18d14:	81 30       	cpi	r24, 0x01	; 1
   18d16:	11 f4       	brne	.+4      	; 0x18d1c <udd_ctrl_underflow+0x30>
   18d18:	58 d0       	rcall	.+176    	; 0x18dca <udd_ctrl_send_zlp_in>
   18d1a:	10 c0       	rjmp	.+32     	; 0x18d3c <udd_ctrl_underflow+0x50>
   18d1c:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   18d20:	84 30       	cpi	r24, 0x04	; 4
   18d22:	61 f4       	brne	.+24     	; 0x18d3c <udd_ctrl_underflow+0x50>
   18d24:	81 e4       	ldi	r24, 0x41	; 65
   18d26:	93 e2       	ldi	r25, 0x23	; 35
   18d28:	fc 01       	movw	r30, r24
   18d2a:	04 e0       	ldi	r16, 0x04	; 4
   18d2c:	05 93       	las	Z, r16
   18d2e:	89 e3       	ldi	r24, 0x39	; 57
   18d30:	93 e2       	ldi	r25, 0x23	; 35
   18d32:	fc 01       	movw	r30, r24
   18d34:	04 e0       	ldi	r16, 0x04	; 4
   18d36:	05 93       	las	Z, r16
   18d38:	01 c0       	rjmp	.+2      	; 0x18d3c <udd_ctrl_underflow+0x50>
   18d3a:	00 00       	nop
   18d3c:	df 91       	pop	r29
   18d3e:	cf 91       	pop	r28
   18d40:	0f 91       	pop	r16
   18d42:	08 95       	ret

00018d44 <udd_ctrl_overflow>:
   18d44:	0f 93       	push	r16
   18d46:	cf 93       	push	r28
   18d48:	df 93       	push	r29
   18d4a:	cd b7       	in	r28, 0x3d	; 61
   18d4c:	de b7       	in	r29, 0x3e	; 62
   18d4e:	8c ec       	ldi	r24, 0xCC	; 204
   18d50:	94 e0       	ldi	r25, 0x04	; 4
   18d52:	fc 01       	movw	r30, r24
   18d54:	80 81       	ld	r24, Z
   18d56:	88 2f       	mov	r24, r24
   18d58:	90 e0       	ldi	r25, 0x00	; 0
   18d5a:	82 70       	andi	r24, 0x02	; 2
   18d5c:	99 27       	eor	r25, r25
   18d5e:	89 2b       	or	r24, r25
   18d60:	c1 f4       	brne	.+48     	; 0x18d92 <udd_ctrl_overflow+0x4e>
   18d62:	ab d0       	rcall	.+342    	; 0x18eba <udd_ctrl_interrupt_tc_setup>
   18d64:	88 23       	and	r24, r24
   18d66:	a9 f4       	brne	.+42     	; 0x18d92 <udd_ctrl_overflow+0x4e>
   18d68:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   18d6c:	82 30       	cpi	r24, 0x02	; 2
   18d6e:	11 f4       	brne	.+4      	; 0x18d74 <udd_ctrl_overflow+0x30>
   18d70:	42 d0       	rcall	.+132    	; 0x18df6 <udd_ctrl_send_zlp_out>
   18d72:	10 c0       	rjmp	.+32     	; 0x18d94 <udd_ctrl_overflow+0x50>
   18d74:	80 91 6c 23 	lds	r24, 0x236C	; 0x80236c <udd_ep_control_state>
   18d78:	83 30       	cpi	r24, 0x03	; 3
   18d7a:	61 f4       	brne	.+24     	; 0x18d94 <udd_ctrl_overflow+0x50>
   18d7c:	81 e4       	ldi	r24, 0x41	; 65
   18d7e:	93 e2       	ldi	r25, 0x23	; 35
   18d80:	fc 01       	movw	r30, r24
   18d82:	04 e0       	ldi	r16, 0x04	; 4
   18d84:	05 93       	las	Z, r16
   18d86:	89 e3       	ldi	r24, 0x39	; 57
   18d88:	93 e2       	ldi	r25, 0x23	; 35
   18d8a:	fc 01       	movw	r30, r24
   18d8c:	04 e0       	ldi	r16, 0x04	; 4
   18d8e:	05 93       	las	Z, r16
   18d90:	01 c0       	rjmp	.+2      	; 0x18d94 <udd_ctrl_overflow+0x50>
   18d92:	00 00       	nop
   18d94:	df 91       	pop	r29
   18d96:	cf 91       	pop	r28
   18d98:	0f 91       	pop	r16
   18d9a:	08 95       	ret

00018d9c <udd_ctrl_stall_data>:
   18d9c:	0f 93       	push	r16
   18d9e:	cf 93       	push	r28
   18da0:	df 93       	push	r29
   18da2:	cd b7       	in	r28, 0x3d	; 61
   18da4:	de b7       	in	r29, 0x3e	; 62
   18da6:	85 e0       	ldi	r24, 0x05	; 5
   18da8:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udd_ep_control_state>
   18dac:	81 e4       	ldi	r24, 0x41	; 65
   18dae:	93 e2       	ldi	r25, 0x23	; 35
   18db0:	fc 01       	movw	r30, r24
   18db2:	04 e0       	ldi	r16, 0x04	; 4
   18db4:	05 93       	las	Z, r16
   18db6:	89 e3       	ldi	r24, 0x39	; 57
   18db8:	93 e2       	ldi	r25, 0x23	; 35
   18dba:	fc 01       	movw	r30, r24
   18dbc:	04 e0       	ldi	r16, 0x04	; 4
   18dbe:	05 93       	las	Z, r16
   18dc0:	00 00       	nop
   18dc2:	df 91       	pop	r29
   18dc4:	cf 91       	pop	r28
   18dc6:	0f 91       	pop	r16
   18dc8:	08 95       	ret

00018dca <udd_ctrl_send_zlp_in>:
   18dca:	0f 93       	push	r16
   18dcc:	cf 93       	push	r28
   18dce:	df 93       	push	r29
   18dd0:	cd b7       	in	r28, 0x3d	; 61
   18dd2:	de b7       	in	r29, 0x3e	; 62
   18dd4:	83 e0       	ldi	r24, 0x03	; 3
   18dd6:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udd_ep_control_state>
   18dda:	10 92 42 23 	sts	0x2342, r1	; 0x802342 <udd_sram+0x16>
   18dde:	10 92 43 23 	sts	0x2343, r1	; 0x802343 <udd_sram+0x17>
   18de2:	80 e4       	ldi	r24, 0x40	; 64
   18de4:	93 e2       	ldi	r25, 0x23	; 35
   18de6:	fc 01       	movw	r30, r24
   18de8:	02 e0       	ldi	r16, 0x02	; 2
   18dea:	06 93       	lac	Z, r16
   18dec:	00 00       	nop
   18dee:	df 91       	pop	r29
   18df0:	cf 91       	pop	r28
   18df2:	0f 91       	pop	r16
   18df4:	08 95       	ret

00018df6 <udd_ctrl_send_zlp_out>:
   18df6:	0f 93       	push	r16
   18df8:	cf 93       	push	r28
   18dfa:	df 93       	push	r29
   18dfc:	cd b7       	in	r28, 0x3d	; 61
   18dfe:	de b7       	in	r29, 0x3e	; 62
   18e00:	84 e0       	ldi	r24, 0x04	; 4
   18e02:	80 93 6c 23 	sts	0x236C, r24	; 0x80236c <udd_ep_control_state>
   18e06:	88 e3       	ldi	r24, 0x38	; 56
   18e08:	93 e2       	ldi	r25, 0x23	; 35
   18e0a:	fc 01       	movw	r30, r24
   18e0c:	02 e0       	ldi	r16, 0x02	; 2
   18e0e:	06 93       	lac	Z, r16
   18e10:	00 00       	nop
   18e12:	df 91       	pop	r29
   18e14:	cf 91       	pop	r28
   18e16:	0f 91       	pop	r16
   18e18:	08 95       	ret

00018e1a <udd_ctrl_endofrequest>:
   18e1a:	cf 93       	push	r28
   18e1c:	df 93       	push	r29
   18e1e:	cd b7       	in	r28, 0x3d	; 61
   18e20:	de b7       	in	r29, 0x3e	; 62
   18e22:	80 91 5f 31 	lds	r24, 0x315F	; 0x80315f <udd_g_ctrlreq+0xc>
   18e26:	90 91 60 31 	lds	r25, 0x3160	; 0x803160 <udd_g_ctrlreq+0xd>
   18e2a:	89 2b       	or	r24, r25
   18e2c:	31 f0       	breq	.+12     	; 0x18e3a <udd_ctrl_endofrequest+0x20>
   18e2e:	80 91 5f 31 	lds	r24, 0x315F	; 0x80315f <udd_g_ctrlreq+0xc>
   18e32:	90 91 60 31 	lds	r25, 0x3160	; 0x803160 <udd_g_ctrlreq+0xd>
   18e36:	fc 01       	movw	r30, r24
   18e38:	19 95       	eicall
   18e3a:	00 00       	nop
   18e3c:	df 91       	pop	r29
   18e3e:	cf 91       	pop	r28
   18e40:	08 95       	ret

00018e42 <udd_ctrl_interrupt_error>:
   18e42:	cf 93       	push	r28
   18e44:	df 93       	push	r29
   18e46:	cd b7       	in	r28, 0x3d	; 61
   18e48:	de b7       	in	r29, 0x3e	; 62
   18e4a:	8b ec       	ldi	r24, 0xCB	; 203
   18e4c:	94 e0       	ldi	r25, 0x04	; 4
   18e4e:	fc 01       	movw	r30, r24
   18e50:	80 81       	ld	r24, Z
   18e52:	88 2f       	mov	r24, r24
   18e54:	90 e0       	ldi	r25, 0x00	; 0
   18e56:	84 70       	andi	r24, 0x04	; 4
   18e58:	99 27       	eor	r25, r25
   18e5a:	89 2b       	or	r24, r25
   18e5c:	81 f0       	breq	.+32     	; 0x18e7e <udd_ctrl_interrupt_error+0x3c>
   18e5e:	8a ec       	ldi	r24, 0xCA	; 202
   18e60:	94 e0       	ldi	r25, 0x04	; 4
   18e62:	24 e0       	ldi	r18, 0x04	; 4
   18e64:	fc 01       	movw	r30, r24
   18e66:	20 83       	st	Z, r18
   18e68:	80 91 40 23 	lds	r24, 0x2340	; 0x802340 <udd_sram+0x14>
   18e6c:	88 2f       	mov	r24, r24
   18e6e:	90 e0       	ldi	r25, 0x00	; 0
   18e70:	80 74       	andi	r24, 0x40	; 64
   18e72:	99 27       	eor	r25, r25
   18e74:	89 2b       	or	r24, r25
   18e76:	09 f0       	breq	.+2      	; 0x18e7a <udd_ctrl_interrupt_error+0x38>
   18e78:	39 df       	rcall	.-398    	; 0x18cec <udd_ctrl_underflow>
   18e7a:	81 e0       	ldi	r24, 0x01	; 1
   18e7c:	1b c0       	rjmp	.+54     	; 0x18eb4 <udd_ctrl_interrupt_error+0x72>
   18e7e:	8b ec       	ldi	r24, 0xCB	; 203
   18e80:	94 e0       	ldi	r25, 0x04	; 4
   18e82:	fc 01       	movw	r30, r24
   18e84:	80 81       	ld	r24, Z
   18e86:	88 2f       	mov	r24, r24
   18e88:	90 e0       	ldi	r25, 0x00	; 0
   18e8a:	82 70       	andi	r24, 0x02	; 2
   18e8c:	99 27       	eor	r25, r25
   18e8e:	89 2b       	or	r24, r25
   18e90:	81 f0       	breq	.+32     	; 0x18eb2 <udd_ctrl_interrupt_error+0x70>
   18e92:	8a ec       	ldi	r24, 0xCA	; 202
   18e94:	94 e0       	ldi	r25, 0x04	; 4
   18e96:	22 e0       	ldi	r18, 0x02	; 2
   18e98:	fc 01       	movw	r30, r24
   18e9a:	20 83       	st	Z, r18
   18e9c:	80 91 38 23 	lds	r24, 0x2338	; 0x802338 <udd_sram+0xc>
   18ea0:	88 2f       	mov	r24, r24
   18ea2:	90 e0       	ldi	r25, 0x00	; 0
   18ea4:	80 74       	andi	r24, 0x40	; 64
   18ea6:	99 27       	eor	r25, r25
   18ea8:	89 2b       	or	r24, r25
   18eaa:	09 f0       	breq	.+2      	; 0x18eae <udd_ctrl_interrupt_error+0x6c>
   18eac:	4b df       	rcall	.-362    	; 0x18d44 <udd_ctrl_overflow>
   18eae:	81 e0       	ldi	r24, 0x01	; 1
   18eb0:	01 c0       	rjmp	.+2      	; 0x18eb4 <udd_ctrl_interrupt_error+0x72>
   18eb2:	80 e0       	ldi	r24, 0x00	; 0
   18eb4:	df 91       	pop	r29
   18eb6:	cf 91       	pop	r28
   18eb8:	08 95       	ret

00018eba <udd_ctrl_interrupt_tc_setup>:
   18eba:	0f 93       	push	r16
   18ebc:	cf 93       	push	r28
   18ebe:	df 93       	push	r29
   18ec0:	cd b7       	in	r28, 0x3d	; 61
   18ec2:	de b7       	in	r29, 0x3e	; 62
   18ec4:	8c ec       	ldi	r24, 0xCC	; 204
   18ec6:	94 e0       	ldi	r25, 0x04	; 4
   18ec8:	fc 01       	movw	r30, r24
   18eca:	80 81       	ld	r24, Z
   18ecc:	88 2f       	mov	r24, r24
   18ece:	90 e0       	ldi	r25, 0x00	; 0
   18ed0:	81 70       	andi	r24, 0x01	; 1
   18ed2:	99 27       	eor	r25, r25
   18ed4:	89 2b       	or	r24, r25
   18ed6:	11 f4       	brne	.+4      	; 0x18edc <udd_ctrl_interrupt_tc_setup+0x22>
   18ed8:	80 e0       	ldi	r24, 0x00	; 0
   18eda:	1b c0       	rjmp	.+54     	; 0x18f12 <udd_ctrl_interrupt_tc_setup+0x58>
   18edc:	8c ec       	ldi	r24, 0xCC	; 204
   18ede:	94 e0       	ldi	r25, 0x04	; 4
   18ee0:	21 e0       	ldi	r18, 0x01	; 1
   18ee2:	fc 01       	movw	r30, r24
   18ee4:	20 83       	st	Z, r18
   18ee6:	88 e3       	ldi	r24, 0x38	; 56
   18ee8:	93 e2       	ldi	r25, 0x23	; 35
   18eea:	fc 01       	movw	r30, r24
   18eec:	00 e8       	ldi	r16, 0x80	; 128
   18eee:	06 93       	lac	Z, r16
   18ef0:	80 e4       	ldi	r24, 0x40	; 64
   18ef2:	93 e2       	ldi	r25, 0x23	; 35
   18ef4:	fc 01       	movw	r30, r24
   18ef6:	00 e8       	ldi	r16, 0x80	; 128
   18ef8:	06 93       	lac	Z, r16
   18efa:	8a ec       	ldi	r24, 0xCA	; 202
   18efc:	94 e0       	ldi	r25, 0x04	; 4
   18efe:	21 e0       	ldi	r18, 0x01	; 1
   18f00:	fc 01       	movw	r30, r24
   18f02:	20 83       	st	Z, r18
   18f04:	88 e3       	ldi	r24, 0x38	; 56
   18f06:	93 e2       	ldi	r25, 0x23	; 35
   18f08:	fc 01       	movw	r30, r24
   18f0a:	00 e1       	ldi	r16, 0x10	; 16
   18f0c:	06 93       	lac	Z, r16
   18f0e:	24 dd       	rcall	.-1464   	; 0x18958 <udd_ctrl_setup_received>
   18f10:	81 e0       	ldi	r24, 0x01	; 1
   18f12:	df 91       	pop	r29
   18f14:	cf 91       	pop	r28
   18f16:	0f 91       	pop	r16
   18f18:	08 95       	ret

00018f1a <udd_ep_get_size>:
   18f1a:	cf 93       	push	r28
   18f1c:	df 93       	push	r29
   18f1e:	1f 92       	push	r1
   18f20:	1f 92       	push	r1
   18f22:	cd b7       	in	r28, 0x3d	; 61
   18f24:	de b7       	in	r29, 0x3e	; 62
   18f26:	89 83       	std	Y+1, r24	; 0x01
   18f28:	9a 83       	std	Y+2, r25	; 0x02
   18f2a:	89 81       	ldd	r24, Y+1	; 0x01
   18f2c:	9a 81       	ldd	r25, Y+2	; 0x02
   18f2e:	fc 01       	movw	r30, r24
   18f30:	81 81       	ldd	r24, Z+1	; 0x01
   18f32:	88 2f       	mov	r24, r24
   18f34:	90 e0       	ldi	r25, 0x00	; 0
   18f36:	87 70       	andi	r24, 0x07	; 7
   18f38:	99 27       	eor	r25, r25
   18f3a:	09 2e       	mov	r0, r25
   18f3c:	00 0c       	add	r0, r0
   18f3e:	aa 0b       	sbc	r26, r26
   18f40:	bb 0b       	sbc	r27, r27
   18f42:	41 e0       	ldi	r20, 0x01	; 1
   18f44:	50 e0       	ldi	r21, 0x00	; 0
   18f46:	26 e0       	ldi	r18, 0x06	; 6
   18f48:	30 e0       	ldi	r19, 0x00	; 0
   18f4a:	84 1b       	sub	r24, r20
   18f4c:	95 0b       	sbc	r25, r21
   18f4e:	28 17       	cp	r18, r24
   18f50:	39 07       	cpc	r19, r25
   18f52:	38 f0       	brcs	.+14     	; 0x18f62 <udd_ep_get_size+0x48>
   18f54:	fc 01       	movw	r30, r24
   18f56:	88 27       	eor	r24, r24
   18f58:	ef 5e       	subi	r30, 0xEF	; 239
   18f5a:	fe 4f       	sbci	r31, 0xFE	; 254
   18f5c:	8f 4f       	sbci	r24, 0xFF	; 255
   18f5e:	0d 94 a0 38 	jmp	0x27140	; 0x27140 <__tablejump2__>
   18f62:	88 e0       	ldi	r24, 0x08	; 8
   18f64:	90 e0       	ldi	r25, 0x00	; 0
   18f66:	14 c0       	rjmp	.+40     	; 0x18f90 <udd_ep_get_size+0x76>
   18f68:	80 e1       	ldi	r24, 0x10	; 16
   18f6a:	90 e0       	ldi	r25, 0x00	; 0
   18f6c:	11 c0       	rjmp	.+34     	; 0x18f90 <udd_ep_get_size+0x76>
   18f6e:	80 e2       	ldi	r24, 0x20	; 32
   18f70:	90 e0       	ldi	r25, 0x00	; 0
   18f72:	0e c0       	rjmp	.+28     	; 0x18f90 <udd_ep_get_size+0x76>
   18f74:	80 e4       	ldi	r24, 0x40	; 64
   18f76:	90 e0       	ldi	r25, 0x00	; 0
   18f78:	0b c0       	rjmp	.+22     	; 0x18f90 <udd_ep_get_size+0x76>
   18f7a:	80 e8       	ldi	r24, 0x80	; 128
   18f7c:	90 e0       	ldi	r25, 0x00	; 0
   18f7e:	08 c0       	rjmp	.+16     	; 0x18f90 <udd_ep_get_size+0x76>
   18f80:	80 e0       	ldi	r24, 0x00	; 0
   18f82:	91 e0       	ldi	r25, 0x01	; 1
   18f84:	05 c0       	rjmp	.+10     	; 0x18f90 <udd_ep_get_size+0x76>
   18f86:	80 e0       	ldi	r24, 0x00	; 0
   18f88:	92 e0       	ldi	r25, 0x02	; 2
   18f8a:	02 c0       	rjmp	.+4      	; 0x18f90 <udd_ep_get_size+0x76>
   18f8c:	8f ef       	ldi	r24, 0xFF	; 255
   18f8e:	93 e0       	ldi	r25, 0x03	; 3
   18f90:	0f 90       	pop	r0
   18f92:	0f 90       	pop	r0
   18f94:	df 91       	pop	r29
   18f96:	cf 91       	pop	r28
   18f98:	08 95       	ret

00018f9a <udd_ep_get_job>:
   18f9a:	cf 93       	push	r28
   18f9c:	df 93       	push	r29
   18f9e:	1f 92       	push	r1
   18fa0:	cd b7       	in	r28, 0x3d	; 61
   18fa2:	de b7       	in	r29, 0x3e	; 62
   18fa4:	89 83       	std	Y+1, r24	; 0x01
   18fa6:	89 81       	ldd	r24, Y+1	; 0x01
   18fa8:	88 2f       	mov	r24, r24
   18faa:	90 e0       	ldi	r25, 0x00	; 0
   18fac:	8f 70       	andi	r24, 0x0F	; 15
   18fae:	99 27       	eor	r25, r25
   18fb0:	9c 01       	movw	r18, r24
   18fb2:	22 0f       	add	r18, r18
   18fb4:	33 1f       	adc	r19, r19
   18fb6:	89 81       	ldd	r24, Y+1	; 0x01
   18fb8:	88 1f       	adc	r24, r24
   18fba:	88 27       	eor	r24, r24
   18fbc:	88 1f       	adc	r24, r24
   18fbe:	88 2f       	mov	r24, r24
   18fc0:	90 e0       	ldi	r25, 0x00	; 0
   18fc2:	82 0f       	add	r24, r18
   18fc4:	93 1f       	adc	r25, r19
   18fc6:	9c 01       	movw	r18, r24
   18fc8:	22 50       	subi	r18, 0x02	; 2
   18fca:	31 09       	sbc	r19, r1
   18fcc:	c9 01       	movw	r24, r18
   18fce:	88 0f       	add	r24, r24
   18fd0:	99 1f       	adc	r25, r25
   18fd2:	88 0f       	add	r24, r24
   18fd4:	99 1f       	adc	r25, r25
   18fd6:	88 0f       	add	r24, r24
   18fd8:	99 1f       	adc	r25, r25
   18fda:	82 0f       	add	r24, r18
   18fdc:	93 1f       	adc	r25, r19
   18fde:	8f 54       	subi	r24, 0x4F	; 79
   18fe0:	9c 4d       	sbci	r25, 0xDC	; 220
   18fe2:	0f 90       	pop	r0
   18fe4:	df 91       	pop	r29
   18fe6:	cf 91       	pop	r28
   18fe8:	08 95       	ret

00018fea <udd_ep_trans_complet>:

static void udd_ep_trans_complet(udd_ep_id_t ep)
{
   18fea:	0f 93       	push	r16
   18fec:	cf 93       	push	r28
   18fee:	df 93       	push	r29
   18ff0:	cd b7       	in	r28, 0x3d	; 61
   18ff2:	de b7       	in	r29, 0x3e	; 62
   18ff4:	2b 97       	sbiw	r28, 0x0b	; 11
   18ff6:	cd bf       	out	0x3d, r28	; 61
   18ff8:	de bf       	out	0x3e, r29	; 62
   18ffa:	8b 87       	std	Y+11, r24	; 0x0b
	UDD_EP_t *ep_ctrl;
	udd_ep_job_t *ptr_job;
	uint16_t ep_size, nb_trans;
	iram_size_t next_trans;

	ptr_job = udd_ep_get_job(ep);
   18ffc:	8b 85       	ldd	r24, Y+11	; 0x0b
   18ffe:	cd df       	rcall	.-102    	; 0x18f9a <udd_ep_get_job>
   19000:	8b 83       	std	Y+3, r24	; 0x03
   19002:	9c 83       	std	Y+4, r25	; 0x04
	ep_ctrl = udd_ep_get_ctrl(ep);
   19004:	8b 85       	ldd	r24, Y+11	; 0x0b
   19006:	43 dc       	rcall	.-1914   	; 0x1888e <udd_ep_get_ctrl>
   19008:	8d 83       	std	Y+5, r24	; 0x05
   1900a:	9e 83       	std	Y+6, r25	; 0x06
	ep_size = udd_ep_get_size(ep_ctrl);
   1900c:	8d 81       	ldd	r24, Y+5	; 0x05
   1900e:	9e 81       	ldd	r25, Y+6	; 0x06
   19010:	84 df       	rcall	.-248    	; 0x18f1a <udd_ep_get_size>
   19012:	8f 83       	std	Y+7, r24	; 0x07
   19014:	98 87       	std	Y+8, r25	; 0x08

	if (USB_EP_DIR_IN == (ep & USB_EP_DIR_IN)) {
   19016:	8b 85       	ldd	r24, Y+11	; 0x0b
   19018:	88 23       	and	r24, r24
   1901a:	0c f0       	brlt	.+2      	; 0x1901e <udd_ep_trans_complet+0x34>
   1901c:	aa c0       	rjmp	.+340    	; 0x19172 <udd_ep_trans_complet+0x188>
		// Transfer complete on IN
		nb_trans = udd_endpoint_in_nb_sent(ep_ctrl);
   1901e:	8d 81       	ldd	r24, Y+5	; 0x05
   19020:	9e 81       	ldd	r25, Y+6	; 0x06
   19022:	fc 01       	movw	r30, r24
   19024:	86 81       	ldd	r24, Z+6	; 0x06
   19026:	97 81       	ldd	r25, Z+7	; 0x07
   19028:	89 87       	std	Y+9, r24	; 0x09
   1902a:	9a 87       	std	Y+10, r25	; 0x0a

		// Update number of data transfered
		ptr_job->nb_trans += nb_trans;
   1902c:	8b 81       	ldd	r24, Y+3	; 0x03
   1902e:	9c 81       	ldd	r25, Y+4	; 0x04
   19030:	fc 01       	movw	r30, r24
   19032:	25 81       	ldd	r18, Z+5	; 0x05
   19034:	36 81       	ldd	r19, Z+6	; 0x06
   19036:	89 85       	ldd	r24, Y+9	; 0x09
   19038:	9a 85       	ldd	r25, Y+10	; 0x0a
   1903a:	28 0f       	add	r18, r24
   1903c:	39 1f       	adc	r19, r25
   1903e:	8b 81       	ldd	r24, Y+3	; 0x03
   19040:	9c 81       	ldd	r25, Y+4	; 0x04
   19042:	fc 01       	movw	r30, r24
   19044:	25 83       	std	Z+5, r18	; 0x05
   19046:	36 83       	std	Z+6, r19	; 0x06

		// Need to send other data
		if (ptr_job->nb_trans != ptr_job->buf_size) {
   19048:	8b 81       	ldd	r24, Y+3	; 0x03
   1904a:	9c 81       	ldd	r25, Y+4	; 0x04
   1904c:	fc 01       	movw	r30, r24
   1904e:	25 81       	ldd	r18, Z+5	; 0x05
   19050:	36 81       	ldd	r19, Z+6	; 0x06
   19052:	8b 81       	ldd	r24, Y+3	; 0x03
   19054:	9c 81       	ldd	r25, Y+4	; 0x04
   19056:	fc 01       	movw	r30, r24
   19058:	83 81       	ldd	r24, Z+3	; 0x03
   1905a:	94 81       	ldd	r25, Z+4	; 0x04
   1905c:	28 17       	cp	r18, r24
   1905e:	39 07       	cpc	r19, r25
   19060:	09 f4       	brne	.+2      	; 0x19064 <udd_ep_trans_complet+0x7a>
   19062:	68 c0       	rjmp	.+208    	; 0x19134 <udd_ep_trans_complet+0x14a>
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
   19064:	8b 81       	ldd	r24, Y+3	; 0x03
   19066:	9c 81       	ldd	r25, Y+4	; 0x04
   19068:	fc 01       	movw	r30, r24
   1906a:	23 81       	ldd	r18, Z+3	; 0x03
   1906c:	34 81       	ldd	r19, Z+4	; 0x04
   1906e:	8b 81       	ldd	r24, Y+3	; 0x03
   19070:	9c 81       	ldd	r25, Y+4	; 0x04
   19072:	fc 01       	movw	r30, r24
   19074:	85 81       	ldd	r24, Z+5	; 0x05
   19076:	96 81       	ldd	r25, Z+6	; 0x06
   19078:	a9 01       	movw	r20, r18
   1907a:	48 1b       	sub	r20, r24
   1907c:	59 0b       	sbc	r21, r25
   1907e:	ca 01       	movw	r24, r20
   19080:	89 83       	std	Y+1, r24	; 0x01
   19082:	9a 83       	std	Y+2, r25	; 0x02
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
   19084:	89 81       	ldd	r24, Y+1	; 0x01
   19086:	9a 81       	ldd	r25, Y+2	; 0x02
   19088:	81 15       	cp	r24, r1
   1908a:	94 40       	sbci	r25, 0x04	; 4
   1908c:	70 f0       	brcs	.+28     	; 0x190aa <udd_ep_trans_complet+0xc0>
				// The USB hardware support a maximum
				// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS -
					(UDD_ENDPOINT_MAX_TRANS % ep_size);
   1908e:	8f ef       	ldi	r24, 0xFF	; 255
   19090:	93 e0       	ldi	r25, 0x03	; 3
   19092:	2f 81       	ldd	r18, Y+7	; 0x07
   19094:	38 85       	ldd	r19, Y+8	; 0x08
   19096:	b9 01       	movw	r22, r18
   19098:	0f 94 3b 38 	call	0x27076	; 0x27076 <__udivmodhi4>
   1909c:	9c 01       	movw	r18, r24
		if (ptr_job->nb_trans != ptr_job->buf_size) {
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
				// The USB hardware support a maximum
				// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS -
   1909e:	8f ef       	ldi	r24, 0xFF	; 255
   190a0:	93 e0       	ldi	r25, 0x03	; 3
   190a2:	82 1b       	sub	r24, r18
   190a4:	93 0b       	sbc	r25, r19
   190a6:	89 83       	std	Y+1, r24	; 0x01
   190a8:	9a 83       	std	Y+2, r25	; 0x02
					(UDD_ENDPOINT_MAX_TRANS % ep_size);
			}
			// Need ZLP, if requested and last packet is not a short packet
			ptr_job->b_shortpacket = ptr_job->b_shortpacket
   190aa:	8b 81       	ldd	r24, Y+3	; 0x03
   190ac:	9c 81       	ldd	r25, Y+4	; 0x04
   190ae:	fc 01       	movw	r30, r24
   190b0:	80 81       	ld	r24, Z
   190b2:	82 70       	andi	r24, 0x02	; 2
				&& (0==(next_trans % ep_size));
   190b4:	88 23       	and	r24, r24
   190b6:	61 f0       	breq	.+24     	; 0x190d0 <udd_ep_trans_complet+0xe6>
   190b8:	89 81       	ldd	r24, Y+1	; 0x01
   190ba:	9a 81       	ldd	r25, Y+2	; 0x02
   190bc:	2f 81       	ldd	r18, Y+7	; 0x07
   190be:	38 85       	ldd	r19, Y+8	; 0x08
   190c0:	b9 01       	movw	r22, r18
   190c2:	0f 94 3b 38 	call	0x27076	; 0x27076 <__udivmodhi4>
   190c6:	89 2b       	or	r24, r25
   190c8:	19 f4       	brne	.+6      	; 0x190d0 <udd_ep_trans_complet+0xe6>
   190ca:	81 e0       	ldi	r24, 0x01	; 1
   190cc:	90 e0       	ldi	r25, 0x00	; 0
   190ce:	02 c0       	rjmp	.+4      	; 0x190d4 <udd_ep_trans_complet+0xea>
   190d0:	80 e0       	ldi	r24, 0x00	; 0
   190d2:	90 e0       	ldi	r25, 0x00	; 0
				// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS -
					(UDD_ENDPOINT_MAX_TRANS % ep_size);
			}
			// Need ZLP, if requested and last packet is not a short packet
			ptr_job->b_shortpacket = ptr_job->b_shortpacket
   190d4:	28 2f       	mov	r18, r24
   190d6:	21 70       	andi	r18, 0x01	; 1
   190d8:	8b 81       	ldd	r24, Y+3	; 0x03
   190da:	9c 81       	ldd	r25, Y+4	; 0x04
   190dc:	21 70       	andi	r18, 0x01	; 1
   190de:	22 0f       	add	r18, r18
   190e0:	fc 01       	movw	r30, r24
   190e2:	30 81       	ld	r19, Z
   190e4:	3d 7f       	andi	r19, 0xFD	; 253
   190e6:	23 2b       	or	r18, r19
   190e8:	fc 01       	movw	r30, r24
   190ea:	20 83       	st	Z, r18
				&& (0==(next_trans % ep_size));
			udd_endpoint_in_reset_nb_sent(ep_ctrl);
   190ec:	8d 81       	ldd	r24, Y+5	; 0x05
   190ee:	9e 81       	ldd	r25, Y+6	; 0x06
   190f0:	fc 01       	movw	r30, r24
   190f2:	16 82       	std	Z+6, r1	; 0x06
   190f4:	17 82       	std	Z+7, r1	; 0x07
			udd_endpoint_in_set_bytecnt(ep_ctrl, next_trans);
   190f6:	8d 81       	ldd	r24, Y+5	; 0x05
   190f8:	9e 81       	ldd	r25, Y+6	; 0x06
   190fa:	29 81       	ldd	r18, Y+1	; 0x01
   190fc:	3a 81       	ldd	r19, Y+2	; 0x02
   190fe:	fc 01       	movw	r30, r24
   19100:	22 83       	std	Z+2, r18	; 0x02
   19102:	33 83       	std	Z+3, r19	; 0x03
			// Link the user buffer directly on USB hardware DMA
			udd_endpoint_set_buf(ep_ctrl, &ptr_job->buf[ptr_job->nb_trans]);
   19104:	8b 81       	ldd	r24, Y+3	; 0x03
   19106:	9c 81       	ldd	r25, Y+4	; 0x04
   19108:	fc 01       	movw	r30, r24
   1910a:	21 81       	ldd	r18, Z+1	; 0x01
   1910c:	32 81       	ldd	r19, Z+2	; 0x02
   1910e:	8b 81       	ldd	r24, Y+3	; 0x03
   19110:	9c 81       	ldd	r25, Y+4	; 0x04
   19112:	fc 01       	movw	r30, r24
   19114:	85 81       	ldd	r24, Z+5	; 0x05
   19116:	96 81       	ldd	r25, Z+6	; 0x06
   19118:	82 0f       	add	r24, r18
   1911a:	93 1f       	adc	r25, r19
   1911c:	9c 01       	movw	r18, r24
   1911e:	8d 81       	ldd	r24, Y+5	; 0x05
   19120:	9e 81       	ldd	r25, Y+6	; 0x06
   19122:	fc 01       	movw	r30, r24
   19124:	24 83       	std	Z+4, r18	; 0x04
   19126:	35 83       	std	Z+5, r19	; 0x05
			udd_endpoint_clear_NACK0(ep_ctrl);
   19128:	8d 81       	ldd	r24, Y+5	; 0x05
   1912a:	9e 81       	ldd	r25, Y+6	; 0x06
   1912c:	fc 01       	movw	r30, r24
   1912e:	02 e0       	ldi	r16, 0x02	; 2
   19130:	06 93       	lac	Z, r16
			return;
   19132:	3b c1       	rjmp	.+630    	; 0x193aa <udd_ep_trans_complet+0x3c0>
		}

		// Need to send a ZLP after all data transfer
		if (ptr_job->b_shortpacket) {
   19134:	8b 81       	ldd	r24, Y+3	; 0x03
   19136:	9c 81       	ldd	r25, Y+4	; 0x04
   19138:	fc 01       	movw	r30, r24
   1913a:	80 81       	ld	r24, Z
   1913c:	82 70       	andi	r24, 0x02	; 2
   1913e:	88 23       	and	r24, r24
   19140:	09 f4       	brne	.+2      	; 0x19144 <udd_ep_trans_complet+0x15a>
   19142:	0d c1       	rjmp	.+538    	; 0x1935e <udd_ep_trans_complet+0x374>
			ptr_job->b_shortpacket = false;
   19144:	8b 81       	ldd	r24, Y+3	; 0x03
   19146:	9c 81       	ldd	r25, Y+4	; 0x04
   19148:	fc 01       	movw	r30, r24
   1914a:	20 81       	ld	r18, Z
   1914c:	2d 7f       	andi	r18, 0xFD	; 253
   1914e:	fc 01       	movw	r30, r24
   19150:	20 83       	st	Z, r18
			udd_endpoint_in_reset_nb_sent(ep_ctrl);
   19152:	8d 81       	ldd	r24, Y+5	; 0x05
   19154:	9e 81       	ldd	r25, Y+6	; 0x06
   19156:	fc 01       	movw	r30, r24
   19158:	16 82       	std	Z+6, r1	; 0x06
   1915a:	17 82       	std	Z+7, r1	; 0x07
			udd_endpoint_in_set_bytecnt(ep_ctrl, 0);
   1915c:	8d 81       	ldd	r24, Y+5	; 0x05
   1915e:	9e 81       	ldd	r25, Y+6	; 0x06
   19160:	fc 01       	movw	r30, r24
   19162:	12 82       	std	Z+2, r1	; 0x02
   19164:	13 82       	std	Z+3, r1	; 0x03
			udd_endpoint_clear_NACK0(ep_ctrl);
   19166:	8d 81       	ldd	r24, Y+5	; 0x05
   19168:	9e 81       	ldd	r25, Y+6	; 0x06
   1916a:	fc 01       	movw	r30, r24
   1916c:	02 e0       	ldi	r16, 0x02	; 2
   1916e:	06 93       	lac	Z, r16
			return;
   19170:	1c c1       	rjmp	.+568    	; 0x193aa <udd_ep_trans_complet+0x3c0>
		}
	}
	else
	{
		// Transfer complete on OUT
		nb_trans = udd_endpoint_out_nb_receiv(ep_ctrl);
   19172:	8d 81       	ldd	r24, Y+5	; 0x05
   19174:	9e 81       	ldd	r25, Y+6	; 0x06
   19176:	fc 01       	movw	r30, r24
   19178:	82 81       	ldd	r24, Z+2	; 0x02
   1917a:	93 81       	ldd	r25, Z+3	; 0x03
   1917c:	89 87       	std	Y+9, r24	; 0x09
   1917e:	9a 87       	std	Y+10, r25	; 0x0a

		// Can be necessary to copy data receive from cache buffer to user buffer
		if (ptr_job->b_use_out_cache_buffer) {
   19180:	8b 81       	ldd	r24, Y+3	; 0x03
   19182:	9c 81       	ldd	r25, Y+4	; 0x04
   19184:	fc 01       	movw	r30, r24
   19186:	80 81       	ld	r24, Z
   19188:	84 70       	andi	r24, 0x04	; 4
   1918a:	88 23       	and	r24, r24
   1918c:	49 f1       	breq	.+82     	; 0x191e0 <udd_ep_trans_complet+0x1f6>
			memcpy(&ptr_job->buf[ptr_job->nb_trans]
				, udd_ep_out_cache_buffer[ep - 1]
				, ptr_job->buf_size % ep_size);
   1918e:	8b 81       	ldd	r24, Y+3	; 0x03
   19190:	9c 81       	ldd	r25, Y+4	; 0x04
   19192:	fc 01       	movw	r30, r24
   19194:	83 81       	ldd	r24, Z+3	; 0x03
   19196:	94 81       	ldd	r25, Z+4	; 0x04
		// Transfer complete on OUT
		nb_trans = udd_endpoint_out_nb_receiv(ep_ctrl);

		// Can be necessary to copy data receive from cache buffer to user buffer
		if (ptr_job->b_use_out_cache_buffer) {
			memcpy(&ptr_job->buf[ptr_job->nb_trans]
   19198:	2f 81       	ldd	r18, Y+7	; 0x07
   1919a:	38 85       	ldd	r19, Y+8	; 0x08
   1919c:	b9 01       	movw	r22, r18
   1919e:	0f 94 3b 38 	call	0x27076	; 0x27076 <__udivmodhi4>
   191a2:	ac 01       	movw	r20, r24
				, udd_ep_out_cache_buffer[ep - 1]
   191a4:	8b 85       	ldd	r24, Y+11	; 0x0b
   191a6:	88 2f       	mov	r24, r24
   191a8:	90 e0       	ldi	r25, 0x00	; 0
   191aa:	01 97       	sbiw	r24, 0x01	; 1
   191ac:	00 24       	eor	r0, r0
   191ae:	96 95       	lsr	r25
   191b0:	87 95       	ror	r24
   191b2:	07 94       	ror	r0
   191b4:	96 95       	lsr	r25
   191b6:	87 95       	ror	r24
   191b8:	07 94       	ror	r0
   191ba:	98 2f       	mov	r25, r24
   191bc:	80 2d       	mov	r24, r0
   191be:	bc 01       	movw	r22, r24
   191c0:	6b 52       	subi	r22, 0x2B	; 43
   191c2:	7c 4d       	sbci	r23, 0xDC	; 220
		// Transfer complete on OUT
		nb_trans = udd_endpoint_out_nb_receiv(ep_ctrl);

		// Can be necessary to copy data receive from cache buffer to user buffer
		if (ptr_job->b_use_out_cache_buffer) {
			memcpy(&ptr_job->buf[ptr_job->nb_trans]
   191c4:	8b 81       	ldd	r24, Y+3	; 0x03
   191c6:	9c 81       	ldd	r25, Y+4	; 0x04
   191c8:	fc 01       	movw	r30, r24
   191ca:	21 81       	ldd	r18, Z+1	; 0x01
   191cc:	32 81       	ldd	r19, Z+2	; 0x02
   191ce:	8b 81       	ldd	r24, Y+3	; 0x03
   191d0:	9c 81       	ldd	r25, Y+4	; 0x04
   191d2:	fc 01       	movw	r30, r24
   191d4:	85 81       	ldd	r24, Z+5	; 0x05
   191d6:	96 81       	ldd	r25, Z+6	; 0x06
   191d8:	82 0f       	add	r24, r18
   191da:	93 1f       	adc	r25, r19
   191dc:	0f 94 ff 3c 	call	0x279fe	; 0x279fe <memcpy>
				, udd_ep_out_cache_buffer[ep - 1]
				, ptr_job->buf_size % ep_size);
		}

		// Update number of data transfered
		ptr_job->nb_trans += nb_trans;
   191e0:	8b 81       	ldd	r24, Y+3	; 0x03
   191e2:	9c 81       	ldd	r25, Y+4	; 0x04
   191e4:	fc 01       	movw	r30, r24
   191e6:	25 81       	ldd	r18, Z+5	; 0x05
   191e8:	36 81       	ldd	r19, Z+6	; 0x06
   191ea:	89 85       	ldd	r24, Y+9	; 0x09
   191ec:	9a 85       	ldd	r25, Y+10	; 0x0a
   191ee:	28 0f       	add	r18, r24
   191f0:	39 1f       	adc	r19, r25
   191f2:	8b 81       	ldd	r24, Y+3	; 0x03
   191f4:	9c 81       	ldd	r25, Y+4	; 0x04
   191f6:	fc 01       	movw	r30, r24
   191f8:	25 83       	std	Z+5, r18	; 0x05
   191fa:	36 83       	std	Z+6, r19	; 0x06
		if (ptr_job->nb_trans > ptr_job->buf_size) {
   191fc:	8b 81       	ldd	r24, Y+3	; 0x03
   191fe:	9c 81       	ldd	r25, Y+4	; 0x04
   19200:	fc 01       	movw	r30, r24
   19202:	25 81       	ldd	r18, Z+5	; 0x05
   19204:	36 81       	ldd	r19, Z+6	; 0x06
   19206:	8b 81       	ldd	r24, Y+3	; 0x03
   19208:	9c 81       	ldd	r25, Y+4	; 0x04
   1920a:	fc 01       	movw	r30, r24
   1920c:	83 81       	ldd	r24, Z+3	; 0x03
   1920e:	94 81       	ldd	r25, Z+4	; 0x04
   19210:	82 17       	cp	r24, r18
   19212:	93 07       	cpc	r25, r19
   19214:	50 f4       	brcc	.+20     	; 0x1922a <udd_ep_trans_complet+0x240>
			ptr_job->nb_trans = ptr_job->buf_size;
   19216:	8b 81       	ldd	r24, Y+3	; 0x03
   19218:	9c 81       	ldd	r25, Y+4	; 0x04
   1921a:	fc 01       	movw	r30, r24
   1921c:	23 81       	ldd	r18, Z+3	; 0x03
   1921e:	34 81       	ldd	r19, Z+4	; 0x04
   19220:	8b 81       	ldd	r24, Y+3	; 0x03
   19222:	9c 81       	ldd	r25, Y+4	; 0x04
   19224:	fc 01       	movw	r30, r24
   19226:	25 83       	std	Z+5, r18	; 0x05
   19228:	36 83       	std	Z+6, r19	; 0x06
		}

		// If all previous data requested are received and user buffer not full
		// then need to receive other data
		if ((nb_trans == udd_endpoint_out_get_nbbyte_requested(ep_ctrl))
   1922a:	8d 81       	ldd	r24, Y+5	; 0x05
   1922c:	9e 81       	ldd	r25, Y+6	; 0x06
   1922e:	fc 01       	movw	r30, r24
   19230:	26 81       	ldd	r18, Z+6	; 0x06
   19232:	37 81       	ldd	r19, Z+7	; 0x07
   19234:	89 85       	ldd	r24, Y+9	; 0x09
   19236:	9a 85       	ldd	r25, Y+10	; 0x0a
   19238:	28 17       	cp	r18, r24
   1923a:	39 07       	cpc	r19, r25
   1923c:	09 f0       	breq	.+2      	; 0x19240 <udd_ep_trans_complet+0x256>
   1923e:	8f c0       	rjmp	.+286    	; 0x1935e <udd_ep_trans_complet+0x374>
			&& (ptr_job->nb_trans != ptr_job->buf_size)) {
   19240:	8b 81       	ldd	r24, Y+3	; 0x03
   19242:	9c 81       	ldd	r25, Y+4	; 0x04
   19244:	fc 01       	movw	r30, r24
   19246:	25 81       	ldd	r18, Z+5	; 0x05
   19248:	36 81       	ldd	r19, Z+6	; 0x06
   1924a:	8b 81       	ldd	r24, Y+3	; 0x03
   1924c:	9c 81       	ldd	r25, Y+4	; 0x04
   1924e:	fc 01       	movw	r30, r24
   19250:	83 81       	ldd	r24, Z+3	; 0x03
   19252:	94 81       	ldd	r25, Z+4	; 0x04
   19254:	28 17       	cp	r18, r24
   19256:	39 07       	cpc	r19, r25
   19258:	09 f4       	brne	.+2      	; 0x1925c <udd_ep_trans_complet+0x272>
   1925a:	81 c0       	rjmp	.+258    	; 0x1935e <udd_ep_trans_complet+0x374>
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
   1925c:	8b 81       	ldd	r24, Y+3	; 0x03
   1925e:	9c 81       	ldd	r25, Y+4	; 0x04
   19260:	fc 01       	movw	r30, r24
   19262:	23 81       	ldd	r18, Z+3	; 0x03
   19264:	34 81       	ldd	r19, Z+4	; 0x04
   19266:	8b 81       	ldd	r24, Y+3	; 0x03
   19268:	9c 81       	ldd	r25, Y+4	; 0x04
   1926a:	fc 01       	movw	r30, r24
   1926c:	85 81       	ldd	r24, Z+5	; 0x05
   1926e:	96 81       	ldd	r25, Z+6	; 0x06
   19270:	a9 01       	movw	r20, r18
   19272:	48 1b       	sub	r20, r24
   19274:	59 0b       	sbc	r21, r25
   19276:	ca 01       	movw	r24, r20
   19278:	89 83       	std	Y+1, r24	; 0x01
   1927a:	9a 83       	std	Y+2, r25	; 0x02
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
   1927c:	89 81       	ldd	r24, Y+1	; 0x01
   1927e:	9a 81       	ldd	r25, Y+2	; 0x02
   19280:	81 15       	cp	r24, r1
   19282:	94 40       	sbci	r25, 0x04	; 4
   19284:	78 f0       	brcs	.+30     	; 0x192a4 <udd_ep_trans_complet+0x2ba>
				// The USB hardware support a maximum transfer size
				// of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS
					- (UDD_ENDPOINT_MAX_TRANS % ep_size);
   19286:	8f ef       	ldi	r24, 0xFF	; 255
   19288:	93 e0       	ldi	r25, 0x03	; 3
   1928a:	2f 81       	ldd	r18, Y+7	; 0x07
   1928c:	38 85       	ldd	r19, Y+8	; 0x08
   1928e:	b9 01       	movw	r22, r18
   19290:	0f 94 3b 38 	call	0x27076	; 0x27076 <__udivmodhi4>
   19294:	9c 01       	movw	r18, r24
			&& (ptr_job->nb_trans != ptr_job->buf_size)) {
			next_trans = ptr_job->buf_size - ptr_job->nb_trans;
			if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
				// The USB hardware support a maximum transfer size
				// of UDD_ENDPOINT_MAX_TRANS Bytes
				next_trans = UDD_ENDPOINT_MAX_TRANS
   19296:	8f ef       	ldi	r24, 0xFF	; 255
   19298:	93 e0       	ldi	r25, 0x03	; 3
   1929a:	82 1b       	sub	r24, r18
   1929c:	93 0b       	sbc	r25, r19
   1929e:	89 83       	std	Y+1, r24	; 0x01
   192a0:	9a 83       	std	Y+2, r25	; 0x02
   192a2:	0e c0       	rjmp	.+28     	; 0x192c0 <udd_ep_trans_complet+0x2d6>
					- (UDD_ENDPOINT_MAX_TRANS % ep_size);
			} else {
				next_trans -= next_trans % ep_size;
   192a4:	89 81       	ldd	r24, Y+1	; 0x01
   192a6:	9a 81       	ldd	r25, Y+2	; 0x02
   192a8:	2f 81       	ldd	r18, Y+7	; 0x07
   192aa:	38 85       	ldd	r19, Y+8	; 0x08
   192ac:	b9 01       	movw	r22, r18
   192ae:	0f 94 3b 38 	call	0x27076	; 0x27076 <__udivmodhi4>
   192b2:	9c 01       	movw	r18, r24
   192b4:	89 81       	ldd	r24, Y+1	; 0x01
   192b6:	9a 81       	ldd	r25, Y+2	; 0x02
   192b8:	82 1b       	sub	r24, r18
   192ba:	93 0b       	sbc	r25, r19
   192bc:	89 83       	std	Y+1, r24	; 0x01
   192be:	9a 83       	std	Y+2, r25	; 0x02
			}

			udd_endpoint_out_reset_nb_received(ep_ctrl);
   192c0:	8d 81       	ldd	r24, Y+5	; 0x05
   192c2:	9e 81       	ldd	r25, Y+6	; 0x06
   192c4:	fc 01       	movw	r30, r24
   192c6:	12 82       	std	Z+2, r1	; 0x02
   192c8:	13 82       	std	Z+3, r1	; 0x03
			if (next_trans < ep_size) {
   192ca:	29 81       	ldd	r18, Y+1	; 0x01
   192cc:	3a 81       	ldd	r19, Y+2	; 0x02
   192ce:	8f 81       	ldd	r24, Y+7	; 0x07
   192d0:	98 85       	ldd	r25, Y+8	; 0x08
   192d2:	28 17       	cp	r18, r24
   192d4:	39 07       	cpc	r19, r25
   192d6:	20 f5       	brcc	.+72     	; 0x19320 <udd_ep_trans_complet+0x336>
				// Use the cache buffer for Bulk or Interrupt size endpoint
				ptr_job->b_use_out_cache_buffer = true;
   192d8:	8b 81       	ldd	r24, Y+3	; 0x03
   192da:	9c 81       	ldd	r25, Y+4	; 0x04
   192dc:	fc 01       	movw	r30, r24
   192de:	20 81       	ld	r18, Z
   192e0:	24 60       	ori	r18, 0x04	; 4
   192e2:	fc 01       	movw	r30, r24
   192e4:	20 83       	st	Z, r18
				udd_endpoint_set_buf( ep_ctrl,
   192e6:	8b 85       	ldd	r24, Y+11	; 0x0b
   192e8:	88 2f       	mov	r24, r24
   192ea:	90 e0       	ldi	r25, 0x00	; 0
   192ec:	01 97       	sbiw	r24, 0x01	; 1
   192ee:	00 24       	eor	r0, r0
   192f0:	96 95       	lsr	r25
   192f2:	87 95       	ror	r24
   192f4:	07 94       	ror	r0
   192f6:	96 95       	lsr	r25
   192f8:	87 95       	ror	r24
   192fa:	07 94       	ror	r0
   192fc:	98 2f       	mov	r25, r24
   192fe:	80 2d       	mov	r24, r0
   19300:	8b 52       	subi	r24, 0x2B	; 43
   19302:	9c 4d       	sbci	r25, 0xDC	; 220
   19304:	9c 01       	movw	r18, r24
   19306:	8d 81       	ldd	r24, Y+5	; 0x05
   19308:	9e 81       	ldd	r25, Y+6	; 0x06
   1930a:	fc 01       	movw	r30, r24
   1930c:	24 83       	std	Z+4, r18	; 0x04
   1930e:	35 83       	std	Z+5, r19	; 0x05
					udd_ep_out_cache_buffer[ep - 1]);
				udd_endpoint_out_set_nbbyte(ep_ctrl, ep_size);
   19310:	8d 81       	ldd	r24, Y+5	; 0x05
   19312:	9e 81       	ldd	r25, Y+6	; 0x06
   19314:	2f 81       	ldd	r18, Y+7	; 0x07
   19316:	38 85       	ldd	r19, Y+8	; 0x08
   19318:	fc 01       	movw	r30, r24
   1931a:	26 83       	std	Z+6, r18	; 0x06
   1931c:	37 83       	std	Z+7, r19	; 0x07
   1931e:	19 c0       	rjmp	.+50     	; 0x19352 <udd_ep_trans_complet+0x368>
			} else {
				// Link the user buffer directly on USB hardware DMA
				udd_endpoint_set_buf(ep_ctrl, &ptr_job->buf[ptr_job->nb_trans]);
   19320:	8b 81       	ldd	r24, Y+3	; 0x03
   19322:	9c 81       	ldd	r25, Y+4	; 0x04
   19324:	fc 01       	movw	r30, r24
   19326:	21 81       	ldd	r18, Z+1	; 0x01
   19328:	32 81       	ldd	r19, Z+2	; 0x02
   1932a:	8b 81       	ldd	r24, Y+3	; 0x03
   1932c:	9c 81       	ldd	r25, Y+4	; 0x04
   1932e:	fc 01       	movw	r30, r24
   19330:	85 81       	ldd	r24, Z+5	; 0x05
   19332:	96 81       	ldd	r25, Z+6	; 0x06
   19334:	82 0f       	add	r24, r18
   19336:	93 1f       	adc	r25, r19
   19338:	9c 01       	movw	r18, r24
   1933a:	8d 81       	ldd	r24, Y+5	; 0x05
   1933c:	9e 81       	ldd	r25, Y+6	; 0x06
   1933e:	fc 01       	movw	r30, r24
   19340:	24 83       	std	Z+4, r18	; 0x04
   19342:	35 83       	std	Z+5, r19	; 0x05
				udd_endpoint_out_set_nbbyte(ep_ctrl, next_trans);
   19344:	8d 81       	ldd	r24, Y+5	; 0x05
   19346:	9e 81       	ldd	r25, Y+6	; 0x06
   19348:	29 81       	ldd	r18, Y+1	; 0x01
   1934a:	3a 81       	ldd	r19, Y+2	; 0x02
   1934c:	fc 01       	movw	r30, r24
   1934e:	26 83       	std	Z+6, r18	; 0x06
   19350:	37 83       	std	Z+7, r19	; 0x07
			}
			// Start transfer
			udd_endpoint_clear_NACK0(ep_ctrl);
   19352:	8d 81       	ldd	r24, Y+5	; 0x05
   19354:	9e 81       	ldd	r25, Y+6	; 0x06
   19356:	fc 01       	movw	r30, r24
   19358:	02 e0       	ldi	r16, 0x02	; 2
   1935a:	06 93       	lac	Z, r16
			return;
   1935c:	26 c0       	rjmp	.+76     	; 0x193aa <udd_ep_trans_complet+0x3c0>
		}
	}

	// Job complete then call callback
	if (ptr_job->busy) {
   1935e:	8b 81       	ldd	r24, Y+3	; 0x03
   19360:	9c 81       	ldd	r25, Y+4	; 0x04
   19362:	fc 01       	movw	r30, r24
   19364:	80 81       	ld	r24, Z
   19366:	81 70       	andi	r24, 0x01	; 1
   19368:	88 23       	and	r24, r24
   1936a:	f1 f0       	breq	.+60     	; 0x193a8 <udd_ep_trans_complet+0x3be>
		ptr_job->busy = false;
   1936c:	8b 81       	ldd	r24, Y+3	; 0x03
   1936e:	9c 81       	ldd	r25, Y+4	; 0x04
   19370:	fc 01       	movw	r30, r24
   19372:	20 81       	ld	r18, Z
   19374:	2e 7f       	andi	r18, 0xFE	; 254
   19376:	fc 01       	movw	r30, r24
   19378:	20 83       	st	Z, r18
		if (NULL != ptr_job->call_trans) {
   1937a:	8b 81       	ldd	r24, Y+3	; 0x03
   1937c:	9c 81       	ldd	r25, Y+4	; 0x04
   1937e:	fc 01       	movw	r30, r24
   19380:	87 81       	ldd	r24, Z+7	; 0x07
   19382:	90 85       	ldd	r25, Z+8	; 0x08
   19384:	89 2b       	or	r24, r25
   19386:	81 f0       	breq	.+32     	; 0x193a8 <udd_ep_trans_complet+0x3be>
			ptr_job->call_trans(UDD_EP_TRANSFER_OK,
   19388:	8b 81       	ldd	r24, Y+3	; 0x03
   1938a:	9c 81       	ldd	r25, Y+4	; 0x04
   1938c:	fc 01       	movw	r30, r24
   1938e:	27 81       	ldd	r18, Z+7	; 0x07
   19390:	30 85       	ldd	r19, Z+8	; 0x08
   19392:	8b 81       	ldd	r24, Y+3	; 0x03
   19394:	9c 81       	ldd	r25, Y+4	; 0x04
   19396:	fc 01       	movw	r30, r24
   19398:	85 81       	ldd	r24, Z+5	; 0x05
   1939a:	96 81       	ldd	r25, Z+6	; 0x06
   1939c:	4b 85       	ldd	r20, Y+11	; 0x0b
   1939e:	bc 01       	movw	r22, r24
   193a0:	80 e0       	ldi	r24, 0x00	; 0
   193a2:	f9 01       	movw	r30, r18
   193a4:	19 95       	eicall
				ptr_job->nb_trans,
				ep);
		}
	}
	return;
   193a6:	00 00       	nop
   193a8:	00 00       	nop
}
   193aa:	2b 96       	adiw	r28, 0x0b	; 11
   193ac:	cd bf       	out	0x3d, r28	; 61
   193ae:	de bf       	out	0x3e, r29	; 62
   193b0:	df 91       	pop	r29
   193b2:	cf 91       	pop	r28
   193b4:	0f 91       	pop	r16
   193b6:	08 95       	ret

000193b8 <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
   193b8:	cf 93       	push	r28
   193ba:	df 93       	push	r29
   193bc:	1f 92       	push	r1
   193be:	cd b7       	in	r28, 0x3d	; 61
   193c0:	de b7       	in	r29, 0x3e	; 62
   193c2:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
   193c4:	89 81       	ldd	r24, Y+1	; 0x01
   193c6:	88 2f       	mov	r24, r24
   193c8:	90 e0       	ldi	r25, 0x00	; 0
   193ca:	82 30       	cpi	r24, 0x02	; 2
   193cc:	91 05       	cpc	r25, r1
   193ce:	89 f0       	breq	.+34     	; 0x193f2 <osc_get_rate+0x3a>
   193d0:	83 30       	cpi	r24, 0x03	; 3
   193d2:	91 05       	cpc	r25, r1
   193d4:	1c f4       	brge	.+6      	; 0x193dc <osc_get_rate+0x24>
   193d6:	01 97       	sbiw	r24, 0x01	; 1
   193d8:	39 f0       	breq	.+14     	; 0x193e8 <osc_get_rate+0x30>
   193da:	1a c0       	rjmp	.+52     	; 0x19410 <osc_get_rate+0x58>
   193dc:	84 30       	cpi	r24, 0x04	; 4
   193de:	91 05       	cpc	r25, r1
   193e0:	69 f0       	breq	.+26     	; 0x193fc <osc_get_rate+0x44>
   193e2:	08 97       	sbiw	r24, 0x08	; 8
   193e4:	81 f0       	breq	.+32     	; 0x19406 <osc_get_rate+0x4e>
   193e6:	14 c0       	rjmp	.+40     	; 0x19410 <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
   193e8:	80 e8       	ldi	r24, 0x80	; 128
   193ea:	94 e8       	ldi	r25, 0x84	; 132
   193ec:	ae e1       	ldi	r26, 0x1E	; 30
   193ee:	b0 e0       	ldi	r27, 0x00	; 0
   193f0:	12 c0       	rjmp	.+36     	; 0x19416 <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
   193f2:	80 e0       	ldi	r24, 0x00	; 0
   193f4:	9c e6       	ldi	r25, 0x6C	; 108
   193f6:	ac ed       	ldi	r26, 0xDC	; 220
   193f8:	b2 e0       	ldi	r27, 0x02	; 2
   193fa:	0d c0       	rjmp	.+26     	; 0x19416 <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
   193fc:	80 e0       	ldi	r24, 0x00	; 0
   193fe:	90 e8       	ldi	r25, 0x80	; 128
   19400:	a0 e0       	ldi	r26, 0x00	; 0
   19402:	b0 e0       	ldi	r27, 0x00	; 0
   19404:	08 c0       	rjmp	.+16     	; 0x19416 <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
   19406:	80 e0       	ldi	r24, 0x00	; 0
   19408:	9d e2       	ldi	r25, 0x2D	; 45
   1940a:	a1 e3       	ldi	r26, 0x31	; 49
   1940c:	b1 e0       	ldi	r27, 0x01	; 1
   1940e:	03 c0       	rjmp	.+6      	; 0x19416 <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
   19410:	80 e0       	ldi	r24, 0x00	; 0
   19412:	90 e0       	ldi	r25, 0x00	; 0
   19414:	dc 01       	movw	r26, r24
	}
}
   19416:	bc 01       	movw	r22, r24
   19418:	cd 01       	movw	r24, r26
   1941a:	0f 90       	pop	r0
   1941c:	df 91       	pop	r29
   1941e:	cf 91       	pop	r28
   19420:	08 95       	ret

00019422 <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
   19422:	cf 93       	push	r28
   19424:	df 93       	push	r29
   19426:	cd b7       	in	r28, 0x3d	; 61
   19428:	de b7       	in	r29, 0x3e	; 62
   1942a:	29 97       	sbiw	r28, 0x09	; 9
   1942c:	cd bf       	out	0x3d, r28	; 61
   1942e:	de bf       	out	0x3e, r29	; 62
   19430:	8d 83       	std	Y+5, r24	; 0x05
   19432:	6e 83       	std	Y+6, r22	; 0x06
   19434:	7f 83       	std	Y+7, r23	; 0x07
   19436:	48 87       	std	Y+8, r20	; 0x08
   19438:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
   1943a:	8d 81       	ldd	r24, Y+5	; 0x05
   1943c:	88 2f       	mov	r24, r24
   1943e:	90 e0       	ldi	r25, 0x00	; 0
   19440:	80 38       	cpi	r24, 0x80	; 128
   19442:	91 05       	cpc	r25, r1
   19444:	79 f0       	breq	.+30     	; 0x19464 <pll_get_default_rate_priv+0x42>
   19446:	80 3c       	cpi	r24, 0xC0	; 192
   19448:	91 05       	cpc	r25, r1
   1944a:	a9 f0       	breq	.+42     	; 0x19476 <pll_get_default_rate_priv+0x54>
   1944c:	89 2b       	or	r24, r25
   1944e:	09 f0       	breq	.+2      	; 0x19452 <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
   19450:	1b c0       	rjmp	.+54     	; 0x19488 <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
   19452:	80 e8       	ldi	r24, 0x80	; 128
   19454:	94 e8       	ldi	r25, 0x84	; 132
   19456:	ae e1       	ldi	r26, 0x1E	; 30
   19458:	b0 e0       	ldi	r27, 0x00	; 0
   1945a:	89 83       	std	Y+1, r24	; 0x01
   1945c:	9a 83       	std	Y+2, r25	; 0x02
   1945e:	ab 83       	std	Y+3, r26	; 0x03
   19460:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   19462:	12 c0       	rjmp	.+36     	; 0x19488 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
   19464:	80 e0       	ldi	r24, 0x00	; 0
   19466:	9b e1       	ldi	r25, 0x1B	; 27
   19468:	a7 eb       	ldi	r26, 0xB7	; 183
   1946a:	b0 e0       	ldi	r27, 0x00	; 0
   1946c:	89 83       	std	Y+1, r24	; 0x01
   1946e:	9a 83       	std	Y+2, r25	; 0x02
   19470:	ab 83       	std	Y+3, r26	; 0x03
   19472:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
   19474:	09 c0       	rjmp	.+18     	; 0x19488 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
   19476:	88 e0       	ldi	r24, 0x08	; 8
   19478:	9f df       	rcall	.-194    	; 0x193b8 <osc_get_rate>
   1947a:	dc 01       	movw	r26, r24
   1947c:	cb 01       	movw	r24, r22
   1947e:	89 83       	std	Y+1, r24	; 0x01
   19480:	9a 83       	std	Y+2, r25	; 0x02
   19482:	ab 83       	std	Y+3, r26	; 0x03
   19484:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   19486:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
   19488:	8e 81       	ldd	r24, Y+6	; 0x06
   1948a:	9f 81       	ldd	r25, Y+7	; 0x07
   1948c:	cc 01       	movw	r24, r24
   1948e:	a0 e0       	ldi	r26, 0x00	; 0
   19490:	b0 e0       	ldi	r27, 0x00	; 0
   19492:	29 81       	ldd	r18, Y+1	; 0x01
   19494:	3a 81       	ldd	r19, Y+2	; 0x02
   19496:	4b 81       	ldd	r20, Y+3	; 0x03
   19498:	5c 81       	ldd	r21, Y+4	; 0x04
   1949a:	bc 01       	movw	r22, r24
   1949c:	cd 01       	movw	r24, r26
   1949e:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
   194a2:	dc 01       	movw	r26, r24
   194a4:	cb 01       	movw	r24, r22
   194a6:	89 83       	std	Y+1, r24	; 0x01
   194a8:	9a 83       	std	Y+2, r25	; 0x02
   194aa:	ab 83       	std	Y+3, r26	; 0x03
   194ac:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
   194ae:	89 81       	ldd	r24, Y+1	; 0x01
   194b0:	9a 81       	ldd	r25, Y+2	; 0x02
   194b2:	ab 81       	ldd	r26, Y+3	; 0x03
   194b4:	bc 81       	ldd	r27, Y+4	; 0x04
}
   194b6:	bc 01       	movw	r22, r24
   194b8:	cd 01       	movw	r24, r26
   194ba:	29 96       	adiw	r28, 0x09	; 9
   194bc:	cd bf       	out	0x3d, r28	; 61
   194be:	de bf       	out	0x3e, r29	; 62
   194c0:	df 91       	pop	r29
   194c2:	cf 91       	pop	r28
   194c4:	08 95       	ret

000194c6 <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
   194c6:	cf 93       	push	r28
   194c8:	df 93       	push	r29
   194ca:	cd b7       	in	r28, 0x3d	; 61
   194cc:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
   194ce:	41 e0       	ldi	r20, 0x01	; 1
   194d0:	50 e0       	ldi	r21, 0x00	; 0
   194d2:	63 e0       	ldi	r22, 0x03	; 3
   194d4:	70 e0       	ldi	r23, 0x00	; 0
   194d6:	80 ec       	ldi	r24, 0xC0	; 192
   194d8:	a4 df       	rcall	.-184    	; 0x19422 <pll_get_default_rate_priv>
   194da:	dc 01       	movw	r26, r24
   194dc:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
   194de:	bc 01       	movw	r22, r24
   194e0:	cd 01       	movw	r24, r26
   194e2:	df 91       	pop	r29
   194e4:	cf 91       	pop	r28
   194e6:	08 95       	ret

000194e8 <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
   194e8:	cf 93       	push	r28
   194ea:	df 93       	push	r29
   194ec:	1f 92       	push	r1
   194ee:	cd b7       	in	r28, 0x3d	; 61
   194f0:	de b7       	in	r29, 0x3e	; 62
	uint8_t shift = 0;
   194f2:	19 82       	std	Y+1, r1	; 0x01
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
   194f4:	e8 df       	rcall	.-48     	; 0x194c6 <sysclk_get_main_hz>
   194f6:	dc 01       	movw	r26, r24
   194f8:	cb 01       	movw	r24, r22
   194fa:	29 81       	ldd	r18, Y+1	; 0x01
   194fc:	22 2f       	mov	r18, r18
   194fe:	30 e0       	ldi	r19, 0x00	; 0
   19500:	04 c0       	rjmp	.+8      	; 0x1950a <sysclk_get_per4_hz+0x22>
   19502:	b6 95       	lsr	r27
   19504:	a7 95       	ror	r26
   19506:	97 95       	ror	r25
   19508:	87 95       	ror	r24
   1950a:	2a 95       	dec	r18
   1950c:	d2 f7       	brpl	.-12     	; 0x19502 <sysclk_get_per4_hz+0x1a>
}
   1950e:	bc 01       	movw	r22, r24
   19510:	cd 01       	movw	r24, r26
   19512:	0f 90       	pop	r0
   19514:	df 91       	pop	r29
   19516:	cf 91       	pop	r28
   19518:	08 95       	ret

0001951a <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
   1951a:	cf 93       	push	r28
   1951c:	df 93       	push	r29
   1951e:	cd b7       	in	r28, 0x3d	; 61
   19520:	de b7       	in	r29, 0x3e	; 62
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
   19522:	e2 df       	rcall	.-60     	; 0x194e8 <sysclk_get_per4_hz>
   19524:	dc 01       	movw	r26, r24
   19526:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
   19528:	bc 01       	movw	r22, r24
   1952a:	cd 01       	movw	r24, r26
   1952c:	df 91       	pop	r29
   1952e:	cf 91       	pop	r28
   19530:	08 95       	ret

00019532 <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
   19532:	cf 93       	push	r28
   19534:	df 93       	push	r29
   19536:	cd b7       	in	r28, 0x3d	; 61
   19538:	de b7       	in	r29, 0x3e	; 62
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
   1953a:	ef df       	rcall	.-34     	; 0x1951a <sysclk_get_per2_hz>
   1953c:	dc 01       	movw	r26, r24
   1953e:	cb 01       	movw	r24, r22
   19540:	b6 95       	lsr	r27
   19542:	a7 95       	ror	r26
   19544:	97 95       	ror	r25
   19546:	87 95       	ror	r24
	else
		return sysclk_get_per2_hz();
}
   19548:	bc 01       	movw	r22, r24
   1954a:	cd 01       	movw	r24, r26
   1954c:	df 91       	pop	r29
   1954e:	cf 91       	pop	r28
   19550:	08 95       	ret

00019552 <sysclk_get_cpu_hz>:
 * \brief Return the current rate in Hz of the CPU clock.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   19552:	cf 93       	push	r28
   19554:	df 93       	push	r29
   19556:	cd b7       	in	r28, 0x3d	; 61
   19558:	de b7       	in	r29, 0x3e	; 62
	return sysclk_get_per_hz();
   1955a:	eb df       	rcall	.-42     	; 0x19532 <sysclk_get_per_hz>
   1955c:	dc 01       	movw	r26, r24
   1955e:	cb 01       	movw	r24, r22
}
   19560:	bc 01       	movw	r22, r24
   19562:	cd 01       	movw	r24, r26
   19564:	df 91       	pop	r29
   19566:	cf 91       	pop	r28
   19568:	08 95       	ret

0001956a <tc_write_clock_source>:
 * \param TC_CLKSEL_enum Clock source selection
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
   1956a:	cf 93       	push	r28
   1956c:	df 93       	push	r29
   1956e:	00 d0       	rcall	.+0      	; 0x19570 <tc_write_clock_source+0x6>
   19570:	cd b7       	in	r28, 0x3d	; 61
   19572:	de b7       	in	r29, 0x3e	; 62
   19574:	89 83       	std	Y+1, r24	; 0x01
   19576:	9a 83       	std	Y+2, r25	; 0x02
   19578:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
   1957a:	89 81       	ldd	r24, Y+1	; 0x01
   1957c:	9a 81       	ldd	r25, Y+2	; 0x02
   1957e:	fc 01       	movw	r30, r24
   19580:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
   19582:	98 2f       	mov	r25, r24
   19584:	90 7f       	andi	r25, 0xF0	; 240
   19586:	8b 81       	ldd	r24, Y+3	; 0x03
   19588:	89 2b       	or	r24, r25
   1958a:	28 2f       	mov	r18, r24
   1958c:	89 81       	ldd	r24, Y+1	; 0x01
   1958e:	9a 81       	ldd	r25, Y+2	; 0x02
   19590:	fc 01       	movw	r30, r24
   19592:	20 83       	st	Z, r18
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
			TC_CLKSEL_enum;
}
   19594:	00 00       	nop
   19596:	23 96       	adiw	r28, 0x03	; 3
   19598:	cd bf       	out	0x3d, r28	; 61
   1959a:	de bf       	out	0x3e, r29	; 62
   1959c:	df 91       	pop	r29
   1959e:	cf 91       	pop	r28
   195a0:	08 95       	ret

000195a2 <tc_write_period>:
 *
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
   195a2:	cf 93       	push	r28
   195a4:	df 93       	push	r29
   195a6:	00 d0       	rcall	.+0      	; 0x195a8 <tc_write_period+0x6>
   195a8:	1f 92       	push	r1
   195aa:	cd b7       	in	r28, 0x3d	; 61
   195ac:	de b7       	in	r29, 0x3e	; 62
   195ae:	89 83       	std	Y+1, r24	; 0x01
   195b0:	9a 83       	std	Y+2, r25	; 0x02
   195b2:	6b 83       	std	Y+3, r22	; 0x03
   195b4:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PER = per_value;
   195b6:	89 81       	ldd	r24, Y+1	; 0x01
   195b8:	9a 81       	ldd	r25, Y+2	; 0x02
   195ba:	2b 81       	ldd	r18, Y+3	; 0x03
   195bc:	3c 81       	ldd	r19, Y+4	; 0x04
   195be:	fc 01       	movw	r30, r24
   195c0:	26 a3       	std	Z+38, r18	; 0x26
   195c2:	37 a3       	std	Z+39, r19	; 0x27
}
   195c4:	00 00       	nop
   195c6:	24 96       	adiw	r28, 0x04	; 4
   195c8:	cd bf       	out	0x3d, r28	; 61
   195ca:	de bf       	out	0x3e, r29	; 62
   195cc:	df 91       	pop	r29
   195ce:	cf 91       	pop	r28
   195d0:	08 95       	ret

000195d2 <tc_enable_cc_channels>:
 * \param tc Pointer to TC module.
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
   195d2:	cf 93       	push	r28
   195d4:	df 93       	push	r29
   195d6:	00 d0       	rcall	.+0      	; 0x195d8 <tc_enable_cc_channels+0x6>
   195d8:	cd b7       	in	r28, 0x3d	; 61
   195da:	de b7       	in	r29, 0x3e	; 62
   195dc:	89 83       	std	Y+1, r24	; 0x01
   195de:	9a 83       	std	Y+2, r25	; 0x02
   195e0:	6b 83       	std	Y+3, r22	; 0x03
	if (tc_is_tc0(void *tc)) {
   195e2:	89 81       	ldd	r24, Y+1	; 0x01
   195e4:	9a 81       	ldd	r25, Y+2	; 0x02
   195e6:	80 74       	andi	r24, 0x40	; 64
   195e8:	99 27       	eor	r25, r25
   195ea:	89 2b       	or	r24, r25
   195ec:	61 f4       	brne	.+24     	; 0x19606 <tc_enable_cc_channels+0x34>
		((TC0_t *)tc)->CTRLB |= enablemask;
   195ee:	89 81       	ldd	r24, Y+1	; 0x01
   195f0:	9a 81       	ldd	r25, Y+2	; 0x02
   195f2:	fc 01       	movw	r30, r24
   195f4:	91 81       	ldd	r25, Z+1	; 0x01
   195f6:	8b 81       	ldd	r24, Y+3	; 0x03
   195f8:	29 2f       	mov	r18, r25
   195fa:	28 2b       	or	r18, r24
   195fc:	89 81       	ldd	r24, Y+1	; 0x01
   195fe:	9a 81       	ldd	r25, Y+2	; 0x02
   19600:	fc 01       	movw	r30, r24
   19602:	21 83       	std	Z+1, r18	; 0x01
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
				enablemask & (TC1_CCAEN_bm | TC1_CCBEN_bm);
	}
}
   19604:	13 c0       	rjmp	.+38     	; 0x1962c <tc_enable_cc_channels+0x5a>
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
		((TC0_t *)tc)->CTRLB |= enablemask;
	} else if (tc_is_tc1(void *tc)) {
   19606:	89 81       	ldd	r24, Y+1	; 0x01
   19608:	9a 81       	ldd	r25, Y+2	; 0x02
   1960a:	80 74       	andi	r24, 0x40	; 64
   1960c:	99 27       	eor	r25, r25
   1960e:	89 2b       	or	r24, r25
   19610:	69 f0       	breq	.+26     	; 0x1962c <tc_enable_cc_channels+0x5a>
		((TC1_t *)tc)->CTRLB |=
   19612:	89 81       	ldd	r24, Y+1	; 0x01
   19614:	9a 81       	ldd	r25, Y+2	; 0x02
   19616:	fc 01       	movw	r30, r24
   19618:	81 81       	ldd	r24, Z+1	; 0x01
   1961a:	98 2f       	mov	r25, r24
   1961c:	8b 81       	ldd	r24, Y+3	; 0x03
   1961e:	80 73       	andi	r24, 0x30	; 48
   19620:	89 2b       	or	r24, r25
   19622:	28 2f       	mov	r18, r24
   19624:	89 81       	ldd	r24, Y+1	; 0x01
   19626:	9a 81       	ldd	r25, Y+2	; 0x02
   19628:	fc 01       	movw	r30, r24
   1962a:	21 83       	std	Z+1, r18	; 0x01
				enablemask & (TC1_CCAEN_bm | TC1_CCBEN_bm);
	}
}
   1962c:	00 00       	nop
   1962e:	23 96       	adiw	r28, 0x03	; 3
   19630:	cd bf       	out	0x3d, r28	; 61
   19632:	de bf       	out	0x3e, r29	; 62
   19634:	df 91       	pop	r29
   19636:	cf 91       	pop	r28
   19638:	08 95       	ret

0001963a <tc_write_cc_buffer>:
 * \param channel_index CC Channel
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
   1963a:	cf 93       	push	r28
   1963c:	df 93       	push	r29
   1963e:	cd b7       	in	r28, 0x3d	; 61
   19640:	de b7       	in	r29, 0x3e	; 62
   19642:	25 97       	sbiw	r28, 0x05	; 5
   19644:	cd bf       	out	0x3d, r28	; 61
   19646:	de bf       	out	0x3e, r29	; 62
   19648:	89 83       	std	Y+1, r24	; 0x01
   1964a:	9a 83       	std	Y+2, r25	; 0x02
   1964c:	6b 83       	std	Y+3, r22	; 0x03
   1964e:	4c 83       	std	Y+4, r20	; 0x04
   19650:	5d 83       	std	Y+5, r21	; 0x05
	if (tc_is_tc0(void *tc)) {
   19652:	89 81       	ldd	r24, Y+1	; 0x01
   19654:	9a 81       	ldd	r25, Y+2	; 0x02
   19656:	80 74       	andi	r24, 0x40	; 64
   19658:	99 27       	eor	r25, r25
   1965a:	89 2b       	or	r24, r25
   1965c:	99 f5       	brne	.+102    	; 0x196c4 <tc_write_cc_buffer+0x8a>
		switch (channel_index) {
   1965e:	8b 81       	ldd	r24, Y+3	; 0x03
   19660:	88 2f       	mov	r24, r24
   19662:	90 e0       	ldi	r25, 0x00	; 0
   19664:	82 30       	cpi	r24, 0x02	; 2
   19666:	91 05       	cpc	r25, r1
   19668:	a1 f0       	breq	.+40     	; 0x19692 <tc_write_cc_buffer+0x58>
   1966a:	83 30       	cpi	r24, 0x03	; 3
   1966c:	91 05       	cpc	r25, r1
   1966e:	1c f4       	brge	.+6      	; 0x19676 <tc_write_cc_buffer+0x3c>
   19670:	01 97       	sbiw	r24, 0x01	; 1
   19672:	39 f0       	breq	.+14     	; 0x19682 <tc_write_cc_buffer+0x48>
   19674:	46 c0       	rjmp	.+140    	; 0x19702 <tc_write_cc_buffer+0xc8>
   19676:	83 30       	cpi	r24, 0x03	; 3
   19678:	91 05       	cpc	r25, r1
   1967a:	99 f0       	breq	.+38     	; 0x196a2 <tc_write_cc_buffer+0x68>
   1967c:	04 97       	sbiw	r24, 0x04	; 4
   1967e:	c9 f0       	breq	.+50     	; 0x196b2 <tc_write_cc_buffer+0x78>
   19680:	40 c0       	rjmp	.+128    	; 0x19702 <tc_write_cc_buffer+0xc8>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
   19682:	89 81       	ldd	r24, Y+1	; 0x01
   19684:	9a 81       	ldd	r25, Y+2	; 0x02
   19686:	2c 81       	ldd	r18, Y+4	; 0x04
   19688:	3d 81       	ldd	r19, Y+5	; 0x05
   1968a:	fc 01       	movw	r30, r24
   1968c:	20 af       	std	Z+56, r18	; 0x38
   1968e:	31 af       	std	Z+57, r19	; 0x39
			break;
   19690:	38 c0       	rjmp	.+112    	; 0x19702 <tc_write_cc_buffer+0xc8>
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
   19692:	89 81       	ldd	r24, Y+1	; 0x01
   19694:	9a 81       	ldd	r25, Y+2	; 0x02
   19696:	2c 81       	ldd	r18, Y+4	; 0x04
   19698:	3d 81       	ldd	r19, Y+5	; 0x05
   1969a:	fc 01       	movw	r30, r24
   1969c:	22 af       	std	Z+58, r18	; 0x3a
   1969e:	33 af       	std	Z+59, r19	; 0x3b
			break;
   196a0:	30 c0       	rjmp	.+96     	; 0x19702 <tc_write_cc_buffer+0xc8>
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
   196a2:	89 81       	ldd	r24, Y+1	; 0x01
   196a4:	9a 81       	ldd	r25, Y+2	; 0x02
   196a6:	2c 81       	ldd	r18, Y+4	; 0x04
   196a8:	3d 81       	ldd	r19, Y+5	; 0x05
   196aa:	fc 01       	movw	r30, r24
   196ac:	24 af       	std	Z+60, r18	; 0x3c
   196ae:	35 af       	std	Z+61, r19	; 0x3d
			break;
   196b0:	28 c0       	rjmp	.+80     	; 0x19702 <tc_write_cc_buffer+0xc8>
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
   196b2:	89 81       	ldd	r24, Y+1	; 0x01
   196b4:	9a 81       	ldd	r25, Y+2	; 0x02
   196b6:	2c 81       	ldd	r18, Y+4	; 0x04
   196b8:	3d 81       	ldd	r19, Y+5	; 0x05
   196ba:	fc 01       	movw	r30, r24
   196bc:	26 af       	std	Z+62, r18	; 0x3e
   196be:	37 af       	std	Z+63, r19	; 0x3f
			break;
   196c0:	00 00       	nop
   196c2:	1f c0       	rjmp	.+62     	; 0x19702 <tc_write_cc_buffer+0xc8>
		}
	} else if (tc_is_tc1(void *tc)) {
   196c4:	89 81       	ldd	r24, Y+1	; 0x01
   196c6:	9a 81       	ldd	r25, Y+2	; 0x02
   196c8:	80 74       	andi	r24, 0x40	; 64
   196ca:	99 27       	eor	r25, r25
   196cc:	89 2b       	or	r24, r25
   196ce:	c9 f0       	breq	.+50     	; 0x19702 <tc_write_cc_buffer+0xc8>
			switch (channel_index) {
   196d0:	8b 81       	ldd	r24, Y+3	; 0x03
   196d2:	88 2f       	mov	r24, r24
   196d4:	90 e0       	ldi	r25, 0x00	; 0
   196d6:	81 30       	cpi	r24, 0x01	; 1
   196d8:	91 05       	cpc	r25, r1
   196da:	19 f0       	breq	.+6      	; 0x196e2 <tc_write_cc_buffer+0xa8>
   196dc:	02 97       	sbiw	r24, 0x02	; 2
   196de:	49 f0       	breq	.+18     	; 0x196f2 <tc_write_cc_buffer+0xb8>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
				break;
			default:
				return;
   196e0:	10 c0       	rjmp	.+32     	; 0x19702 <tc_write_cc_buffer+0xc8>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
   196e2:	89 81       	ldd	r24, Y+1	; 0x01
   196e4:	9a 81       	ldd	r25, Y+2	; 0x02
   196e6:	2c 81       	ldd	r18, Y+4	; 0x04
   196e8:	3d 81       	ldd	r19, Y+5	; 0x05
   196ea:	fc 01       	movw	r30, r24
   196ec:	20 af       	std	Z+56, r18	; 0x38
   196ee:	31 af       	std	Z+57, r19	; 0x39
				break;
   196f0:	08 c0       	rjmp	.+16     	; 0x19702 <tc_write_cc_buffer+0xc8>
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
   196f2:	89 81       	ldd	r24, Y+1	; 0x01
   196f4:	9a 81       	ldd	r25, Y+2	; 0x02
   196f6:	2c 81       	ldd	r18, Y+4	; 0x04
   196f8:	3d 81       	ldd	r19, Y+5	; 0x05
   196fa:	fc 01       	movw	r30, r24
   196fc:	22 af       	std	Z+58, r18	; 0x3a
   196fe:	33 af       	std	Z+59, r19	; 0x3b
				break;
   19700:	00 00       	nop
			default:
				return;
			}
		}
}
   19702:	25 96       	adiw	r28, 0x05	; 5
   19704:	cd bf       	out	0x3d, r28	; 61
   19706:	de bf       	out	0x3e, r29	; 62
   19708:	df 91       	pop	r29
   1970a:	cf 91       	pop	r28
   1970c:	08 95       	ret

0001970e <tc_set_wgm>:
 *
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
   1970e:	cf 93       	push	r28
   19710:	df 93       	push	r29
   19712:	00 d0       	rcall	.+0      	; 0x19714 <tc_set_wgm+0x6>
   19714:	cd b7       	in	r28, 0x3d	; 61
   19716:	de b7       	in	r29, 0x3e	; 62
   19718:	89 83       	std	Y+1, r24	; 0x01
   1971a:	9a 83       	std	Y+2, r25	; 0x02
   1971c:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
   1971e:	89 81       	ldd	r24, Y+1	; 0x01
   19720:	9a 81       	ldd	r25, Y+2	; 0x02
   19722:	fc 01       	movw	r30, r24
   19724:	81 81       	ldd	r24, Z+1	; 0x01
   19726:	98 2f       	mov	r25, r24
   19728:	98 7f       	andi	r25, 0xF8	; 248
   1972a:	8b 81       	ldd	r24, Y+3	; 0x03
   1972c:	89 2b       	or	r24, r25
   1972e:	28 2f       	mov	r18, r24
   19730:	89 81       	ldd	r24, Y+1	; 0x01
   19732:	9a 81       	ldd	r25, Y+2	; 0x02
   19734:	fc 01       	movw	r30, r24
   19736:	21 83       	std	Z+1, r18	; 0x01
}
   19738:	00 00       	nop
   1973a:	23 96       	adiw	r28, 0x03	; 3
   1973c:	cd bf       	out	0x3d, r28	; 61
   1973e:	de bf       	out	0x3e, r29	; 62
   19740:	df 91       	pop	r29
   19742:	cf 91       	pop	r28
   19744:	08 95       	ret

00019746 <pwm_set_duty_cycle_percent>:
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
   19746:	cf 93       	push	r28
   19748:	df 93       	push	r29
   1974a:	00 d0       	rcall	.+0      	; 0x1974c <pwm_set_duty_cycle_percent+0x6>
   1974c:	cd b7       	in	r28, 0x3d	; 61
   1974e:	de b7       	in	r29, 0x3e	; 62
   19750:	89 83       	std	Y+1, r24	; 0x01
   19752:	9a 83       	std	Y+2, r25	; 0x02
   19754:	6b 83       	std	Y+3, r22	; 0x03
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
			(uint16_t)(((uint32_t)config->period *
   19756:	89 81       	ldd	r24, Y+1	; 0x01
   19758:	9a 81       	ldd	r25, Y+2	; 0x02
   1975a:	fc 01       	movw	r30, r24
   1975c:	85 81       	ldd	r24, Z+5	; 0x05
   1975e:	96 81       	ldd	r25, Z+6	; 0x06
   19760:	9c 01       	movw	r18, r24
   19762:	40 e0       	ldi	r20, 0x00	; 0
   19764:	50 e0       	ldi	r21, 0x00	; 0
			(uint32_t)duty_cycle_scale) / 100));
   19766:	8b 81       	ldd	r24, Y+3	; 0x03
   19768:	88 2f       	mov	r24, r24
   1976a:	90 e0       	ldi	r25, 0x00	; 0
   1976c:	a0 e0       	ldi	r26, 0x00	; 0
   1976e:	b0 e0       	ldi	r27, 0x00	; 0
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
			(uint16_t)(((uint32_t)config->period *
   19770:	bc 01       	movw	r22, r24
   19772:	cd 01       	movw	r24, r26
   19774:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
   19778:	dc 01       	movw	r26, r24
   1977a:	cb 01       	movw	r24, r22
			(uint32_t)duty_cycle_scale) / 100));
   1977c:	24 e6       	ldi	r18, 0x64	; 100
   1977e:	30 e0       	ldi	r19, 0x00	; 0
   19780:	40 e0       	ldi	r20, 0x00	; 0
   19782:	50 e0       	ldi	r21, 0x00	; 0
   19784:	bc 01       	movw	r22, r24
   19786:	cd 01       	movw	r24, r26
   19788:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
   1978c:	da 01       	movw	r26, r20
   1978e:	c9 01       	movw	r24, r18
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
   19790:	9c 01       	movw	r18, r24
   19792:	89 81       	ldd	r24, Y+1	; 0x01
   19794:	9a 81       	ldd	r25, Y+2	; 0x02
   19796:	fc 01       	movw	r30, r24
   19798:	62 81       	ldd	r22, Z+2	; 0x02
   1979a:	89 81       	ldd	r24, Y+1	; 0x01
   1979c:	9a 81       	ldd	r25, Y+2	; 0x02
   1979e:	fc 01       	movw	r30, r24
   197a0:	80 81       	ld	r24, Z
   197a2:	91 81       	ldd	r25, Z+1	; 0x01
   197a4:	a9 01       	movw	r20, r18
   197a6:	49 df       	rcall	.-366    	; 0x1963a <tc_write_cc_buffer>
			(uint16_t)(((uint32_t)config->period *
			(uint32_t)duty_cycle_scale) / 100));
}
   197a8:	00 00       	nop
   197aa:	23 96       	adiw	r28, 0x03	; 3
   197ac:	cd bf       	out	0x3d, r28	; 61
   197ae:	de bf       	out	0x3e, r29	; 62
   197b0:	df 91       	pop	r29
   197b2:	cf 91       	pop	r28
   197b4:	08 95       	ret

000197b6 <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
   197b6:	ef 92       	push	r14
   197b8:	ff 92       	push	r15
   197ba:	0f 93       	push	r16
   197bc:	1f 93       	push	r17
   197be:	cf 93       	push	r28
   197c0:	df 93       	push	r29
   197c2:	cd b7       	in	r28, 0x3d	; 61
   197c4:	de b7       	in	r29, 0x3e	; 62
   197c6:	2c 97       	sbiw	r28, 0x0c	; 12
   197c8:	cd bf       	out	0x3d, r28	; 61
   197ca:	de bf       	out	0x3e, r29	; 62
   197cc:	89 87       	std	Y+9, r24	; 0x09
   197ce:	9a 87       	std	Y+10, r25	; 0x0a
   197d0:	6b 87       	std	Y+11, r22	; 0x0b
   197d2:	7c 87       	std	Y+12, r23	; 0x0c
	uint32_t cpu_hz = sysclk_get_cpu_hz();
   197d4:	be de       	rcall	.-644    	; 0x19552 <sysclk_get_cpu_hz>
   197d6:	dc 01       	movw	r26, r24
   197d8:	cb 01       	movw	r24, r22
   197da:	8b 83       	std	Y+3, r24	; 0x03
   197dc:	9c 83       	std	Y+4, r25	; 0x04
   197de:	ad 83       	std	Y+5, r26	; 0x05
   197e0:	be 83       	std	Y+6, r27	; 0x06
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
   197e2:	8b 85       	ldd	r24, Y+11	; 0x0b
   197e4:	9c 85       	ldd	r25, Y+12	; 0x0c
   197e6:	9c 01       	movw	r18, r24
   197e8:	40 e0       	ldi	r20, 0x00	; 0
   197ea:	50 e0       	ldi	r21, 0x00	; 0
   197ec:	8b 81       	ldd	r24, Y+3	; 0x03
   197ee:	9c 81       	ldd	r25, Y+4	; 0x04
   197f0:	ad 81       	ldd	r26, Y+5	; 0x05
   197f2:	be 81       	ldd	r27, Y+6	; 0x06
   197f4:	bc 01       	movw	r22, r24
   197f6:	cd 01       	movw	r24, r26
   197f8:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
   197fc:	da 01       	movw	r26, r20
   197fe:	c9 01       	movw	r24, r18
   19800:	2f ef       	ldi	r18, 0xFF	; 255
   19802:	3f ef       	ldi	r19, 0xFF	; 255
   19804:	40 e0       	ldi	r20, 0x00	; 0
   19806:	50 e0       	ldi	r21, 0x00	; 0
   19808:	bc 01       	movw	r22, r24
   1980a:	cd 01       	movw	r24, r26
   1980c:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
   19810:	da 01       	movw	r26, r20
   19812:	c9 01       	movw	r24, r18
   19814:	8f 83       	std	Y+7, r24	; 0x07
   19816:	98 87       	std	Y+8, r25	; 0x08
	if (smallest_div < 1) {
   19818:	8f 81       	ldd	r24, Y+7	; 0x07
   1981a:	98 85       	ldd	r25, Y+8	; 0x08
   1981c:	89 2b       	or	r24, r25
   1981e:	51 f4       	brne	.+20     	; 0x19834 <pwm_set_frequency+0x7e>
		dividor = 1;
   19820:	81 e0       	ldi	r24, 0x01	; 1
   19822:	90 e0       	ldi	r25, 0x00	; 0
   19824:	89 83       	std	Y+1, r24	; 0x01
   19826:	9a 83       	std	Y+2, r25	; 0x02
		config->clk_sel = PWM_CLK_DIV1;
   19828:	89 85       	ldd	r24, Y+9	; 0x09
   1982a:	9a 85       	ldd	r25, Y+10	; 0x0a
   1982c:	21 e0       	ldi	r18, 0x01	; 1
   1982e:	fc 01       	movw	r30, r24
   19830:	24 83       	std	Z+4, r18	; 0x04
   19832:	52 c0       	rjmp	.+164    	; 0x198d8 <pwm_set_frequency+0x122>
	} else if (smallest_div < 2) {
   19834:	8f 81       	ldd	r24, Y+7	; 0x07
   19836:	98 85       	ldd	r25, Y+8	; 0x08
   19838:	02 97       	sbiw	r24, 0x02	; 2
   1983a:	50 f4       	brcc	.+20     	; 0x19850 <pwm_set_frequency+0x9a>
		dividor = 2;
   1983c:	82 e0       	ldi	r24, 0x02	; 2
   1983e:	90 e0       	ldi	r25, 0x00	; 0
   19840:	89 83       	std	Y+1, r24	; 0x01
   19842:	9a 83       	std	Y+2, r25	; 0x02
		config->clk_sel = PWM_CLK_DIV2;
   19844:	89 85       	ldd	r24, Y+9	; 0x09
   19846:	9a 85       	ldd	r25, Y+10	; 0x0a
   19848:	22 e0       	ldi	r18, 0x02	; 2
   1984a:	fc 01       	movw	r30, r24
   1984c:	24 83       	std	Z+4, r18	; 0x04
   1984e:	44 c0       	rjmp	.+136    	; 0x198d8 <pwm_set_frequency+0x122>
	} else if (smallest_div < 4) {
   19850:	8f 81       	ldd	r24, Y+7	; 0x07
   19852:	98 85       	ldd	r25, Y+8	; 0x08
   19854:	04 97       	sbiw	r24, 0x04	; 4
   19856:	50 f4       	brcc	.+20     	; 0x1986c <pwm_set_frequency+0xb6>
		dividor = 4;
   19858:	84 e0       	ldi	r24, 0x04	; 4
   1985a:	90 e0       	ldi	r25, 0x00	; 0
   1985c:	89 83       	std	Y+1, r24	; 0x01
   1985e:	9a 83       	std	Y+2, r25	; 0x02
		config->clk_sel = PWM_CLK_DIV4;
   19860:	89 85       	ldd	r24, Y+9	; 0x09
   19862:	9a 85       	ldd	r25, Y+10	; 0x0a
   19864:	23 e0       	ldi	r18, 0x03	; 3
   19866:	fc 01       	movw	r30, r24
   19868:	24 83       	std	Z+4, r18	; 0x04
   1986a:	36 c0       	rjmp	.+108    	; 0x198d8 <pwm_set_frequency+0x122>
	} else if (smallest_div < 8) {
   1986c:	8f 81       	ldd	r24, Y+7	; 0x07
   1986e:	98 85       	ldd	r25, Y+8	; 0x08
   19870:	08 97       	sbiw	r24, 0x08	; 8
   19872:	50 f4       	brcc	.+20     	; 0x19888 <pwm_set_frequency+0xd2>
		dividor = 8;
   19874:	88 e0       	ldi	r24, 0x08	; 8
   19876:	90 e0       	ldi	r25, 0x00	; 0
   19878:	89 83       	std	Y+1, r24	; 0x01
   1987a:	9a 83       	std	Y+2, r25	; 0x02
		config->clk_sel = PWM_CLK_DIV8;
   1987c:	89 85       	ldd	r24, Y+9	; 0x09
   1987e:	9a 85       	ldd	r25, Y+10	; 0x0a
   19880:	24 e0       	ldi	r18, 0x04	; 4
   19882:	fc 01       	movw	r30, r24
   19884:	24 83       	std	Z+4, r18	; 0x04
   19886:	28 c0       	rjmp	.+80     	; 0x198d8 <pwm_set_frequency+0x122>
	} else if (smallest_div < 64) {
   19888:	8f 81       	ldd	r24, Y+7	; 0x07
   1988a:	98 85       	ldd	r25, Y+8	; 0x08
   1988c:	80 34       	cpi	r24, 0x40	; 64
   1988e:	91 05       	cpc	r25, r1
   19890:	50 f4       	brcc	.+20     	; 0x198a6 <pwm_set_frequency+0xf0>
		dividor = 64;
   19892:	80 e4       	ldi	r24, 0x40	; 64
   19894:	90 e0       	ldi	r25, 0x00	; 0
   19896:	89 83       	std	Y+1, r24	; 0x01
   19898:	9a 83       	std	Y+2, r25	; 0x02
		config->clk_sel = PWM_CLK_DIV64;
   1989a:	89 85       	ldd	r24, Y+9	; 0x09
   1989c:	9a 85       	ldd	r25, Y+10	; 0x0a
   1989e:	25 e0       	ldi	r18, 0x05	; 5
   198a0:	fc 01       	movw	r30, r24
   198a2:	24 83       	std	Z+4, r18	; 0x04
   198a4:	19 c0       	rjmp	.+50     	; 0x198d8 <pwm_set_frequency+0x122>
	} else if (smallest_div < 256) {
   198a6:	8f 81       	ldd	r24, Y+7	; 0x07
   198a8:	98 85       	ldd	r25, Y+8	; 0x08
   198aa:	8f 3f       	cpi	r24, 0xFF	; 255
   198ac:	91 05       	cpc	r25, r1
   198ae:	09 f0       	breq	.+2      	; 0x198b2 <pwm_set_frequency+0xfc>
   198b0:	50 f4       	brcc	.+20     	; 0x198c6 <pwm_set_frequency+0x110>
		dividor = 256;
   198b2:	80 e0       	ldi	r24, 0x00	; 0
   198b4:	91 e0       	ldi	r25, 0x01	; 1
   198b6:	89 83       	std	Y+1, r24	; 0x01
   198b8:	9a 83       	std	Y+2, r25	; 0x02
		config->clk_sel = PWM_CLK_DIV256;
   198ba:	89 85       	ldd	r24, Y+9	; 0x09
   198bc:	9a 85       	ldd	r25, Y+10	; 0x0a
   198be:	26 e0       	ldi	r18, 0x06	; 6
   198c0:	fc 01       	movw	r30, r24
   198c2:	24 83       	std	Z+4, r18	; 0x04
   198c4:	09 c0       	rjmp	.+18     	; 0x198d8 <pwm_set_frequency+0x122>
	} else {
		dividor = 1024;
   198c6:	80 e0       	ldi	r24, 0x00	; 0
   198c8:	94 e0       	ldi	r25, 0x04	; 4
   198ca:	89 83       	std	Y+1, r24	; 0x01
   198cc:	9a 83       	std	Y+2, r25	; 0x02
		config->clk_sel = PWM_CLK_DIV1024;
   198ce:	89 85       	ldd	r24, Y+9	; 0x09
   198d0:	9a 85       	ldd	r25, Y+10	; 0x0a
   198d2:	27 e0       	ldi	r18, 0x07	; 7
   198d4:	fc 01       	movw	r30, r24
   198d6:	24 83       	std	Z+4, r18	; 0x04
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
   198d8:	89 81       	ldd	r24, Y+1	; 0x01
   198da:	9a 81       	ldd	r25, Y+2	; 0x02
   198dc:	9c 01       	movw	r18, r24
   198de:	40 e0       	ldi	r20, 0x00	; 0
   198e0:	50 e0       	ldi	r21, 0x00	; 0
   198e2:	8b 81       	ldd	r24, Y+3	; 0x03
   198e4:	9c 81       	ldd	r25, Y+4	; 0x04
   198e6:	ad 81       	ldd	r26, Y+5	; 0x05
   198e8:	be 81       	ldd	r27, Y+6	; 0x06
   198ea:	bc 01       	movw	r22, r24
   198ec:	cd 01       	movw	r24, r26
   198ee:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
   198f2:	da 01       	movw	r26, r20
   198f4:	c9 01       	movw	r24, r18
   198f6:	7c 01       	movw	r14, r24
   198f8:	8d 01       	movw	r16, r26
   198fa:	8b 85       	ldd	r24, Y+11	; 0x0b
   198fc:	9c 85       	ldd	r25, Y+12	; 0x0c
   198fe:	9c 01       	movw	r18, r24
   19900:	40 e0       	ldi	r20, 0x00	; 0
   19902:	50 e0       	ldi	r21, 0x00	; 0
   19904:	c8 01       	movw	r24, r16
   19906:	b7 01       	movw	r22, r14
   19908:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
   1990c:	da 01       	movw	r26, r20
   1990e:	c9 01       	movw	r24, r18
   19910:	9c 01       	movw	r18, r24
   19912:	89 85       	ldd	r24, Y+9	; 0x09
   19914:	9a 85       	ldd	r25, Y+10	; 0x0a
   19916:	fc 01       	movw	r30, r24
   19918:	25 83       	std	Z+5, r18	; 0x05
   1991a:	36 83       	std	Z+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
   1991c:	89 85       	ldd	r24, Y+9	; 0x09
   1991e:	9a 85       	ldd	r25, Y+10	; 0x0a
   19920:	fc 01       	movw	r30, r24
   19922:	85 81       	ldd	r24, Z+5	; 0x05
   19924:	96 81       	ldd	r25, Z+6	; 0x06
   19926:	84 36       	cpi	r24, 0x64	; 100
   19928:	91 05       	cpc	r25, r1
   1992a:	48 f4       	brcc	.+18     	; 0x1993e <pwm_set_frequency+0x188>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
   1992c:	89 85       	ldd	r24, Y+9	; 0x09
   1992e:	9a 85       	ldd	r25, Y+10	; 0x0a
   19930:	fc 01       	movw	r30, r24
   19932:	14 82       	std	Z+4, r1	; 0x04
		config->period = 0;
   19934:	89 85       	ldd	r24, Y+9	; 0x09
   19936:	9a 85       	ldd	r25, Y+10	; 0x0a
   19938:	fc 01       	movw	r30, r24
   1993a:	15 82       	std	Z+5, r1	; 0x05
   1993c:	16 82       	std	Z+6, r1	; 0x06
		Assert(false);
	}
}
   1993e:	00 00       	nop
   19940:	2c 96       	adiw	r28, 0x0c	; 12
   19942:	cd bf       	out	0x3d, r28	; 61
   19944:	de bf       	out	0x3e, r29	; 62
   19946:	df 91       	pop	r29
   19948:	cf 91       	pop	r28
   1994a:	1f 91       	pop	r17
   1994c:	0f 91       	pop	r16
   1994e:	ff 90       	pop	r15
   19950:	ef 90       	pop	r14
   19952:	08 95       	ret

00019954 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
   19954:	cf 93       	push	r28
   19956:	df 93       	push	r29
   19958:	cd b7       	in	r28, 0x3d	; 61
   1995a:	de b7       	in	r29, 0x3e	; 62
   1995c:	27 97       	sbiw	r28, 0x07	; 7
   1995e:	cd bf       	out	0x3d, r28	; 61
   19960:	de bf       	out	0x3e, r29	; 62
   19962:	8a 83       	std	Y+2, r24	; 0x02
   19964:	9b 83       	std	Y+3, r25	; 0x03
   19966:	6c 83       	std	Y+4, r22	; 0x04
   19968:	4d 83       	std	Y+5, r20	; 0x05
   1996a:	2e 83       	std	Y+6, r18	; 0x06
   1996c:	3f 83       	std	Y+7, r19	; 0x07
	/* Number of channels for this TC */
	uint8_t num_chan = 0;
   1996e:	19 82       	std	Y+1, r1	; 0x01

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
   19970:	8c 81       	ldd	r24, Y+4	; 0x04
   19972:	88 2f       	mov	r24, r24
   19974:	90 e0       	ldi	r25, 0x00	; 0
   19976:	09 2e       	mov	r0, r25
   19978:	00 0c       	add	r0, r0
   1997a:	aa 0b       	sbc	r26, r26
   1997c:	bb 0b       	sbc	r27, r27
   1997e:	40 e0       	ldi	r20, 0x00	; 0
   19980:	50 e0       	ldi	r21, 0x00	; 0
   19982:	26 e0       	ldi	r18, 0x06	; 6
   19984:	30 e0       	ldi	r19, 0x00	; 0
   19986:	84 1b       	sub	r24, r20
   19988:	95 0b       	sbc	r25, r21
   1998a:	28 17       	cp	r18, r24
   1998c:	39 07       	cpc	r19, r25
   1998e:	08 f4       	brcc	.+2      	; 0x19992 <pwm_init+0x3e>
   19990:	ee c0       	rjmp	.+476    	; 0x19b6e <pwm_init+0x21a>
   19992:	fc 01       	movw	r30, r24
   19994:	88 27       	eor	r24, r24
   19996:	e8 5e       	subi	r30, 0xE8	; 232
   19998:	fe 4f       	sbci	r31, 0xFE	; 254
   1999a:	8f 4f       	sbci	r24, 0xFF	; 255
   1999c:	0d 94 a0 38 	jmp	0x27140	; 0x27140 <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
   199a0:	8a 81       	ldd	r24, Y+2	; 0x02
   199a2:	9b 81       	ldd	r25, Y+3	; 0x03
   199a4:	20 e0       	ldi	r18, 0x00	; 0
   199a6:	38 e0       	ldi	r19, 0x08	; 8
   199a8:	fc 01       	movw	r30, r24
   199aa:	20 83       	st	Z, r18
   199ac:	31 83       	std	Z+1, r19	; 0x01
		PORTC.DIR |= (1 << (channel-1));
   199ae:	80 e4       	ldi	r24, 0x40	; 64
   199b0:	96 e0       	ldi	r25, 0x06	; 6
   199b2:	20 e4       	ldi	r18, 0x40	; 64
   199b4:	36 e0       	ldi	r19, 0x06	; 6
   199b6:	f9 01       	movw	r30, r18
   199b8:	20 81       	ld	r18, Z
   199ba:	62 2f       	mov	r22, r18
   199bc:	2d 81       	ldd	r18, Y+5	; 0x05
   199be:	22 2f       	mov	r18, r18
   199c0:	30 e0       	ldi	r19, 0x00	; 0
   199c2:	a9 01       	movw	r20, r18
   199c4:	41 50       	subi	r20, 0x01	; 1
   199c6:	51 09       	sbc	r21, r1
   199c8:	21 e0       	ldi	r18, 0x01	; 1
   199ca:	30 e0       	ldi	r19, 0x00	; 0
   199cc:	02 c0       	rjmp	.+4      	; 0x199d2 <pwm_init+0x7e>
   199ce:	22 0f       	add	r18, r18
   199d0:	33 1f       	adc	r19, r19
   199d2:	4a 95       	dec	r20
   199d4:	e2 f7       	brpl	.-8      	; 0x199ce <pwm_init+0x7a>
   199d6:	26 2b       	or	r18, r22
   199d8:	fc 01       	movw	r30, r24
   199da:	20 83       	st	Z, r18
		num_chan = 4;
   199dc:	84 e0       	ldi	r24, 0x04	; 4
   199de:	89 83       	std	Y+1, r24	; 0x01
		break;
   199e0:	c7 c0       	rjmp	.+398    	; 0x19b70 <pwm_init+0x21c>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
   199e2:	8a 81       	ldd	r24, Y+2	; 0x02
   199e4:	9b 81       	ldd	r25, Y+3	; 0x03
   199e6:	20 e4       	ldi	r18, 0x40	; 64
   199e8:	38 e0       	ldi	r19, 0x08	; 8
   199ea:	fc 01       	movw	r30, r24
   199ec:	20 83       	st	Z, r18
   199ee:	31 83       	std	Z+1, r19	; 0x01
		PORTC.DIR |= (1 << (channel+3));
   199f0:	80 e4       	ldi	r24, 0x40	; 64
   199f2:	96 e0       	ldi	r25, 0x06	; 6
   199f4:	20 e4       	ldi	r18, 0x40	; 64
   199f6:	36 e0       	ldi	r19, 0x06	; 6
   199f8:	f9 01       	movw	r30, r18
   199fa:	20 81       	ld	r18, Z
   199fc:	62 2f       	mov	r22, r18
   199fe:	2d 81       	ldd	r18, Y+5	; 0x05
   19a00:	22 2f       	mov	r18, r18
   19a02:	30 e0       	ldi	r19, 0x00	; 0
   19a04:	a9 01       	movw	r20, r18
   19a06:	4d 5f       	subi	r20, 0xFD	; 253
   19a08:	5f 4f       	sbci	r21, 0xFF	; 255
   19a0a:	21 e0       	ldi	r18, 0x01	; 1
   19a0c:	30 e0       	ldi	r19, 0x00	; 0
   19a0e:	02 c0       	rjmp	.+4      	; 0x19a14 <pwm_init+0xc0>
   19a10:	22 0f       	add	r18, r18
   19a12:	33 1f       	adc	r19, r19
   19a14:	4a 95       	dec	r20
   19a16:	e2 f7       	brpl	.-8      	; 0x19a10 <pwm_init+0xbc>
   19a18:	26 2b       	or	r18, r22
   19a1a:	fc 01       	movw	r30, r24
   19a1c:	20 83       	st	Z, r18
		num_chan = 2;
   19a1e:	82 e0       	ldi	r24, 0x02	; 2
   19a20:	89 83       	std	Y+1, r24	; 0x01
		break;
   19a22:	a6 c0       	rjmp	.+332    	; 0x19b70 <pwm_init+0x21c>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
   19a24:	8a 81       	ldd	r24, Y+2	; 0x02
   19a26:	9b 81       	ldd	r25, Y+3	; 0x03
   19a28:	20 e0       	ldi	r18, 0x00	; 0
   19a2a:	39 e0       	ldi	r19, 0x09	; 9
   19a2c:	fc 01       	movw	r30, r24
   19a2e:	20 83       	st	Z, r18
   19a30:	31 83       	std	Z+1, r19	; 0x01
		PORTD.DIR |= (1 << (channel-1));
   19a32:	80 e6       	ldi	r24, 0x60	; 96
   19a34:	96 e0       	ldi	r25, 0x06	; 6
   19a36:	20 e6       	ldi	r18, 0x60	; 96
   19a38:	36 e0       	ldi	r19, 0x06	; 6
   19a3a:	f9 01       	movw	r30, r18
   19a3c:	20 81       	ld	r18, Z
   19a3e:	62 2f       	mov	r22, r18
   19a40:	2d 81       	ldd	r18, Y+5	; 0x05
   19a42:	22 2f       	mov	r18, r18
   19a44:	30 e0       	ldi	r19, 0x00	; 0
   19a46:	a9 01       	movw	r20, r18
   19a48:	41 50       	subi	r20, 0x01	; 1
   19a4a:	51 09       	sbc	r21, r1
   19a4c:	21 e0       	ldi	r18, 0x01	; 1
   19a4e:	30 e0       	ldi	r19, 0x00	; 0
   19a50:	02 c0       	rjmp	.+4      	; 0x19a56 <pwm_init+0x102>
   19a52:	22 0f       	add	r18, r18
   19a54:	33 1f       	adc	r19, r19
   19a56:	4a 95       	dec	r20
   19a58:	e2 f7       	brpl	.-8      	; 0x19a52 <pwm_init+0xfe>
   19a5a:	26 2b       	or	r18, r22
   19a5c:	fc 01       	movw	r30, r24
   19a5e:	20 83       	st	Z, r18
		num_chan = 4;
   19a60:	84 e0       	ldi	r24, 0x04	; 4
   19a62:	89 83       	std	Y+1, r24	; 0x01
		break;
   19a64:	85 c0       	rjmp	.+266    	; 0x19b70 <pwm_init+0x21c>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
   19a66:	8a 81       	ldd	r24, Y+2	; 0x02
   19a68:	9b 81       	ldd	r25, Y+3	; 0x03
   19a6a:	20 e4       	ldi	r18, 0x40	; 64
   19a6c:	39 e0       	ldi	r19, 0x09	; 9
   19a6e:	fc 01       	movw	r30, r24
   19a70:	20 83       	st	Z, r18
   19a72:	31 83       	std	Z+1, r19	; 0x01
		PORTD.DIR |= (1 << (channel+3));
   19a74:	80 e6       	ldi	r24, 0x60	; 96
   19a76:	96 e0       	ldi	r25, 0x06	; 6
   19a78:	20 e6       	ldi	r18, 0x60	; 96
   19a7a:	36 e0       	ldi	r19, 0x06	; 6
   19a7c:	f9 01       	movw	r30, r18
   19a7e:	20 81       	ld	r18, Z
   19a80:	62 2f       	mov	r22, r18
   19a82:	2d 81       	ldd	r18, Y+5	; 0x05
   19a84:	22 2f       	mov	r18, r18
   19a86:	30 e0       	ldi	r19, 0x00	; 0
   19a88:	a9 01       	movw	r20, r18
   19a8a:	4d 5f       	subi	r20, 0xFD	; 253
   19a8c:	5f 4f       	sbci	r21, 0xFF	; 255
   19a8e:	21 e0       	ldi	r18, 0x01	; 1
   19a90:	30 e0       	ldi	r19, 0x00	; 0
   19a92:	02 c0       	rjmp	.+4      	; 0x19a98 <pwm_init+0x144>
   19a94:	22 0f       	add	r18, r18
   19a96:	33 1f       	adc	r19, r19
   19a98:	4a 95       	dec	r20
   19a9a:	e2 f7       	brpl	.-8      	; 0x19a94 <pwm_init+0x140>
   19a9c:	26 2b       	or	r18, r22
   19a9e:	fc 01       	movw	r30, r24
   19aa0:	20 83       	st	Z, r18
		num_chan = 2;
   19aa2:	82 e0       	ldi	r24, 0x02	; 2
   19aa4:	89 83       	std	Y+1, r24	; 0x01
		break;
   19aa6:	64 c0       	rjmp	.+200    	; 0x19b70 <pwm_init+0x21c>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
   19aa8:	8a 81       	ldd	r24, Y+2	; 0x02
   19aaa:	9b 81       	ldd	r25, Y+3	; 0x03
   19aac:	20 e0       	ldi	r18, 0x00	; 0
   19aae:	3a e0       	ldi	r19, 0x0A	; 10
   19ab0:	fc 01       	movw	r30, r24
   19ab2:	20 83       	st	Z, r18
   19ab4:	31 83       	std	Z+1, r19	; 0x01
		PORTE.DIR |= (1 << (channel-1));
   19ab6:	80 e8       	ldi	r24, 0x80	; 128
   19ab8:	96 e0       	ldi	r25, 0x06	; 6
   19aba:	20 e8       	ldi	r18, 0x80	; 128
   19abc:	36 e0       	ldi	r19, 0x06	; 6
   19abe:	f9 01       	movw	r30, r18
   19ac0:	20 81       	ld	r18, Z
   19ac2:	62 2f       	mov	r22, r18
   19ac4:	2d 81       	ldd	r18, Y+5	; 0x05
   19ac6:	22 2f       	mov	r18, r18
   19ac8:	30 e0       	ldi	r19, 0x00	; 0
   19aca:	a9 01       	movw	r20, r18
   19acc:	41 50       	subi	r20, 0x01	; 1
   19ace:	51 09       	sbc	r21, r1
   19ad0:	21 e0       	ldi	r18, 0x01	; 1
   19ad2:	30 e0       	ldi	r19, 0x00	; 0
   19ad4:	02 c0       	rjmp	.+4      	; 0x19ada <pwm_init+0x186>
   19ad6:	22 0f       	add	r18, r18
   19ad8:	33 1f       	adc	r19, r19
   19ada:	4a 95       	dec	r20
   19adc:	e2 f7       	brpl	.-8      	; 0x19ad6 <pwm_init+0x182>
   19ade:	26 2b       	or	r18, r22
   19ae0:	fc 01       	movw	r30, r24
   19ae2:	20 83       	st	Z, r18
		num_chan = 4;
   19ae4:	84 e0       	ldi	r24, 0x04	; 4
   19ae6:	89 83       	std	Y+1, r24	; 0x01
		break;
   19ae8:	43 c0       	rjmp	.+134    	; 0x19b70 <pwm_init+0x21c>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
   19aea:	8a 81       	ldd	r24, Y+2	; 0x02
   19aec:	9b 81       	ldd	r25, Y+3	; 0x03
   19aee:	20 e4       	ldi	r18, 0x40	; 64
   19af0:	3a e0       	ldi	r19, 0x0A	; 10
   19af2:	fc 01       	movw	r30, r24
   19af4:	20 83       	st	Z, r18
   19af6:	31 83       	std	Z+1, r19	; 0x01
		PORTE.DIR |= (1 << (channel+3));
   19af8:	80 e8       	ldi	r24, 0x80	; 128
   19afa:	96 e0       	ldi	r25, 0x06	; 6
   19afc:	20 e8       	ldi	r18, 0x80	; 128
   19afe:	36 e0       	ldi	r19, 0x06	; 6
   19b00:	f9 01       	movw	r30, r18
   19b02:	20 81       	ld	r18, Z
   19b04:	62 2f       	mov	r22, r18
   19b06:	2d 81       	ldd	r18, Y+5	; 0x05
   19b08:	22 2f       	mov	r18, r18
   19b0a:	30 e0       	ldi	r19, 0x00	; 0
   19b0c:	a9 01       	movw	r20, r18
   19b0e:	4d 5f       	subi	r20, 0xFD	; 253
   19b10:	5f 4f       	sbci	r21, 0xFF	; 255
   19b12:	21 e0       	ldi	r18, 0x01	; 1
   19b14:	30 e0       	ldi	r19, 0x00	; 0
   19b16:	02 c0       	rjmp	.+4      	; 0x19b1c <pwm_init+0x1c8>
   19b18:	22 0f       	add	r18, r18
   19b1a:	33 1f       	adc	r19, r19
   19b1c:	4a 95       	dec	r20
   19b1e:	e2 f7       	brpl	.-8      	; 0x19b18 <pwm_init+0x1c4>
   19b20:	26 2b       	or	r18, r22
   19b22:	fc 01       	movw	r30, r24
   19b24:	20 83       	st	Z, r18
		num_chan = 2;
   19b26:	82 e0       	ldi	r24, 0x02	; 2
   19b28:	89 83       	std	Y+1, r24	; 0x01
		break;
   19b2a:	22 c0       	rjmp	.+68     	; 0x19b70 <pwm_init+0x21c>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
   19b2c:	8a 81       	ldd	r24, Y+2	; 0x02
   19b2e:	9b 81       	ldd	r25, Y+3	; 0x03
   19b30:	20 e0       	ldi	r18, 0x00	; 0
   19b32:	3b e0       	ldi	r19, 0x0B	; 11
   19b34:	fc 01       	movw	r30, r24
   19b36:	20 83       	st	Z, r18
   19b38:	31 83       	std	Z+1, r19	; 0x01
		PORTF.DIR |= (1 << (channel-1));
   19b3a:	80 ea       	ldi	r24, 0xA0	; 160
   19b3c:	96 e0       	ldi	r25, 0x06	; 6
   19b3e:	20 ea       	ldi	r18, 0xA0	; 160
   19b40:	36 e0       	ldi	r19, 0x06	; 6
   19b42:	f9 01       	movw	r30, r18
   19b44:	20 81       	ld	r18, Z
   19b46:	62 2f       	mov	r22, r18
   19b48:	2d 81       	ldd	r18, Y+5	; 0x05
   19b4a:	22 2f       	mov	r18, r18
   19b4c:	30 e0       	ldi	r19, 0x00	; 0
   19b4e:	a9 01       	movw	r20, r18
   19b50:	41 50       	subi	r20, 0x01	; 1
   19b52:	51 09       	sbc	r21, r1
   19b54:	21 e0       	ldi	r18, 0x01	; 1
   19b56:	30 e0       	ldi	r19, 0x00	; 0
   19b58:	02 c0       	rjmp	.+4      	; 0x19b5e <pwm_init+0x20a>
   19b5a:	22 0f       	add	r18, r18
   19b5c:	33 1f       	adc	r19, r19
   19b5e:	4a 95       	dec	r20
   19b60:	e2 f7       	brpl	.-8      	; 0x19b5a <pwm_init+0x206>
   19b62:	26 2b       	or	r18, r22
   19b64:	fc 01       	movw	r30, r24
   19b66:	20 83       	st	Z, r18
		num_chan = 4;
   19b68:	84 e0       	ldi	r24, 0x04	; 4
   19b6a:	89 83       	std	Y+1, r24	; 0x01
		break;
   19b6c:	01 c0       	rjmp	.+2      	; 0x19b70 <pwm_init+0x21c>
		num_chan = 2;
		break;
#endif
	default:
		Assert(false);
		break;
   19b6e:	00 00       	nop
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
   19b70:	8a 81       	ldd	r24, Y+2	; 0x02
   19b72:	9b 81       	ldd	r25, Y+3	; 0x03
   19b74:	2d 81       	ldd	r18, Y+5	; 0x05
   19b76:	fc 01       	movw	r30, r24
   19b78:	22 83       	std	Z+2, r18	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
   19b7a:	8d 81       	ldd	r24, Y+5	; 0x05
   19b7c:	88 2f       	mov	r24, r24
   19b7e:	90 e0       	ldi	r25, 0x00	; 0
   19b80:	82 30       	cpi	r24, 0x02	; 2
   19b82:	91 05       	cpc	r25, r1
   19b84:	91 f0       	breq	.+36     	; 0x19baa <pwm_init+0x256>
   19b86:	83 30       	cpi	r24, 0x03	; 3
   19b88:	91 05       	cpc	r25, r1
   19b8a:	1c f4       	brge	.+6      	; 0x19b92 <pwm_init+0x23e>
   19b8c:	01 97       	sbiw	r24, 0x01	; 1
   19b8e:	39 f0       	breq	.+14     	; 0x19b9e <pwm_init+0x24a>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
		break;
	default:
		Assert(false);
		break;
   19b90:	1e c0       	rjmp	.+60     	; 0x19bce <pwm_init+0x27a>
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;

	/* Set the correct cc_mask */
	switch (channel) {
   19b92:	83 30       	cpi	r24, 0x03	; 3
   19b94:	91 05       	cpc	r25, r1
   19b96:	79 f0       	breq	.+30     	; 0x19bb6 <pwm_init+0x262>
   19b98:	04 97       	sbiw	r24, 0x04	; 4
   19b9a:	99 f0       	breq	.+38     	; 0x19bc2 <pwm_init+0x26e>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
		break;
	default:
		Assert(false);
		break;
   19b9c:	18 c0       	rjmp	.+48     	; 0x19bce <pwm_init+0x27a>
	config->channel = channel;

	/* Set the correct cc_mask */
	switch (channel) {
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
   19b9e:	8a 81       	ldd	r24, Y+2	; 0x02
   19ba0:	9b 81       	ldd	r25, Y+3	; 0x03
   19ba2:	20 e1       	ldi	r18, 0x10	; 16
   19ba4:	fc 01       	movw	r30, r24
   19ba6:	23 83       	std	Z+3, r18	; 0x03
		break;
   19ba8:	12 c0       	rjmp	.+36     	; 0x19bce <pwm_init+0x27a>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
   19baa:	8a 81       	ldd	r24, Y+2	; 0x02
   19bac:	9b 81       	ldd	r25, Y+3	; 0x03
   19bae:	20 e2       	ldi	r18, 0x20	; 32
   19bb0:	fc 01       	movw	r30, r24
   19bb2:	23 83       	std	Z+3, r18	; 0x03
		break;
   19bb4:	0c c0       	rjmp	.+24     	; 0x19bce <pwm_init+0x27a>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
   19bb6:	8a 81       	ldd	r24, Y+2	; 0x02
   19bb8:	9b 81       	ldd	r25, Y+3	; 0x03
   19bba:	20 e4       	ldi	r18, 0x40	; 64
   19bbc:	fc 01       	movw	r30, r24
   19bbe:	23 83       	std	Z+3, r18	; 0x03
		break;
   19bc0:	06 c0       	rjmp	.+12     	; 0x19bce <pwm_init+0x27a>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
   19bc2:	8a 81       	ldd	r24, Y+2	; 0x02
   19bc4:	9b 81       	ldd	r25, Y+3	; 0x03
   19bc6:	20 e8       	ldi	r18, 0x80	; 128
   19bc8:	fc 01       	movw	r30, r24
   19bca:	23 83       	std	Z+3, r18	; 0x03
		break;
   19bcc:	00 00       	nop
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
   19bce:	8a 81       	ldd	r24, Y+2	; 0x02
   19bd0:	9b 81       	ldd	r25, Y+3	; 0x03
   19bd2:	fc 01       	movw	r30, r24
   19bd4:	80 81       	ld	r24, Z
   19bd6:	91 81       	ldd	r25, Z+1	; 0x01
   19bd8:	0e 94 d5 ba 	call	0x175aa	; 0x175aa <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
   19bdc:	8a 81       	ldd	r24, Y+2	; 0x02
   19bde:	9b 81       	ldd	r25, Y+3	; 0x03
   19be0:	fc 01       	movw	r30, r24
   19be2:	80 81       	ld	r24, Z
   19be4:	91 81       	ldd	r25, Z+1	; 0x01
   19be6:	63 e0       	ldi	r22, 0x03	; 3
   19be8:	92 dd       	rcall	.-1244   	; 0x1970e <tc_set_wgm>

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
   19bea:	8a 81       	ldd	r24, Y+2	; 0x02
   19bec:	9b 81       	ldd	r25, Y+3	; 0x03
   19bee:	fc 01       	movw	r30, r24
   19bf0:	15 82       	std	Z+5, r1	; 0x05
   19bf2:	16 82       	std	Z+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
   19bf4:	8a 81       	ldd	r24, Y+2	; 0x02
   19bf6:	9b 81       	ldd	r25, Y+3	; 0x03
   19bf8:	fc 01       	movw	r30, r24
   19bfa:	14 82       	std	Z+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
   19bfc:	8a 81       	ldd	r24, Y+2	; 0x02
   19bfe:	9b 81       	ldd	r25, Y+3	; 0x03
   19c00:	fc 01       	movw	r30, r24
   19c02:	80 81       	ld	r24, Z
   19c04:	91 81       	ldd	r25, Z+1	; 0x01
   19c06:	60 e0       	ldi	r22, 0x00	; 0
   19c08:	b0 dc       	rcall	.-1696   	; 0x1956a <tc_write_clock_source>

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
   19c0a:	2e 81       	ldd	r18, Y+6	; 0x06
   19c0c:	3f 81       	ldd	r19, Y+7	; 0x07
   19c0e:	8a 81       	ldd	r24, Y+2	; 0x02
   19c10:	9b 81       	ldd	r25, Y+3	; 0x03
   19c12:	b9 01       	movw	r22, r18
   19c14:	d0 dd       	rcall	.-1120   	; 0x197b6 <pwm_set_frequency>
}
   19c16:	00 00       	nop
   19c18:	27 96       	adiw	r28, 0x07	; 7
   19c1a:	cd bf       	out	0x3d, r28	; 61
   19c1c:	de bf       	out	0x3e, r29	; 62
   19c1e:	df 91       	pop	r29
   19c20:	cf 91       	pop	r28
   19c22:	08 95       	ret

00019c24 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
   19c24:	cf 93       	push	r28
   19c26:	df 93       	push	r29
   19c28:	00 d0       	rcall	.+0      	; 0x19c2a <pwm_start+0x6>
   19c2a:	cd b7       	in	r28, 0x3d	; 61
   19c2c:	de b7       	in	r29, 0x3e	; 62
   19c2e:	89 83       	std	Y+1, r24	; 0x01
   19c30:	9a 83       	std	Y+2, r25	; 0x02
   19c32:	6b 83       	std	Y+3, r22	; 0x03
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
   19c34:	89 81       	ldd	r24, Y+1	; 0x01
   19c36:	9a 81       	ldd	r25, Y+2	; 0x02
   19c38:	6b 81       	ldd	r22, Y+3	; 0x03
   19c3a:	85 dd       	rcall	.-1270   	; 0x19746 <pwm_set_duty_cycle_percent>
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
   19c3c:	89 81       	ldd	r24, Y+1	; 0x01
   19c3e:	9a 81       	ldd	r25, Y+2	; 0x02
   19c40:	fc 01       	movw	r30, r24
   19c42:	25 81       	ldd	r18, Z+5	; 0x05
   19c44:	36 81       	ldd	r19, Z+6	; 0x06
   19c46:	89 81       	ldd	r24, Y+1	; 0x01
   19c48:	9a 81       	ldd	r25, Y+2	; 0x02
   19c4a:	fc 01       	movw	r30, r24
   19c4c:	80 81       	ld	r24, Z
   19c4e:	91 81       	ldd	r25, Z+1	; 0x01
   19c50:	b9 01       	movw	r22, r18
   19c52:	a7 dc       	rcall	.-1714   	; 0x195a2 <tc_write_period>
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
   19c54:	89 81       	ldd	r24, Y+1	; 0x01
   19c56:	9a 81       	ldd	r25, Y+2	; 0x02
   19c58:	fc 01       	movw	r30, r24
   19c5a:	23 81       	ldd	r18, Z+3	; 0x03
   19c5c:	89 81       	ldd	r24, Y+1	; 0x01
   19c5e:	9a 81       	ldd	r25, Y+2	; 0x02
   19c60:	fc 01       	movw	r30, r24
   19c62:	80 81       	ld	r24, Z
   19c64:	91 81       	ldd	r25, Z+1	; 0x01
   19c66:	62 2f       	mov	r22, r18
   19c68:	b4 dc       	rcall	.-1688   	; 0x195d2 <tc_enable_cc_channels>
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
   19c6a:	89 81       	ldd	r24, Y+1	; 0x01
   19c6c:	9a 81       	ldd	r25, Y+2	; 0x02
   19c6e:	fc 01       	movw	r30, r24
   19c70:	24 81       	ldd	r18, Z+4	; 0x04
   19c72:	89 81       	ldd	r24, Y+1	; 0x01
   19c74:	9a 81       	ldd	r25, Y+2	; 0x02
   19c76:	fc 01       	movw	r30, r24
   19c78:	80 81       	ld	r24, Z
   19c7a:	91 81       	ldd	r25, Z+1	; 0x01
   19c7c:	62 2f       	mov	r22, r18
   19c7e:	75 dc       	rcall	.-1814   	; 0x1956a <tc_write_clock_source>
}
   19c80:	00 00       	nop
   19c82:	23 96       	adiw	r28, 0x03	; 3
   19c84:	cd bf       	out	0x3d, r28	; 61
   19c86:	de bf       	out	0x3e, r29	; 62
   19c88:	df 91       	pop	r29
   19c8a:	cf 91       	pop	r28
   19c8c:	08 95       	ret

00019c8e <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   19c8e:	cf 93       	push	r28
   19c90:	df 93       	push	r29
   19c92:	1f 92       	push	r1
   19c94:	cd b7       	in	r28, 0x3d	; 61
   19c96:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   19c98:	8f e3       	ldi	r24, 0x3F	; 63
   19c9a:	90 e0       	ldi	r25, 0x00	; 0
   19c9c:	fc 01       	movw	r30, r24
   19c9e:	80 81       	ld	r24, Z
   19ca0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   19ca2:	f8 94       	cli
	return flags;
   19ca4:	89 81       	ldd	r24, Y+1	; 0x01
}
   19ca6:	0f 90       	pop	r0
   19ca8:	df 91       	pop	r29
   19caa:	cf 91       	pop	r28
   19cac:	08 95       	ret

00019cae <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   19cae:	cf 93       	push	r28
   19cb0:	df 93       	push	r29
   19cb2:	1f 92       	push	r1
   19cb4:	cd b7       	in	r28, 0x3d	; 61
   19cb6:	de b7       	in	r29, 0x3e	; 62
   19cb8:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   19cba:	8f e3       	ldi	r24, 0x3F	; 63
   19cbc:	90 e0       	ldi	r25, 0x00	; 0
   19cbe:	29 81       	ldd	r18, Y+1	; 0x01
   19cc0:	fc 01       	movw	r30, r24
   19cc2:	20 83       	st	Z, r18
}
   19cc4:	00 00       	nop
   19cc6:	0f 90       	pop	r0
   19cc8:	df 91       	pop	r29
   19cca:	cf 91       	pop	r28
   19ccc:	08 95       	ret

00019cce <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   19cce:	cf 93       	push	r28
   19cd0:	df 93       	push	r29
   19cd2:	1f 92       	push	r1
   19cd4:	cd b7       	in	r28, 0x3d	; 61
   19cd6:	de b7       	in	r29, 0x3e	; 62
   19cd8:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   19cda:	89 81       	ldd	r24, Y+1	; 0x01
   19cdc:	88 2f       	mov	r24, r24
   19cde:	90 e0       	ldi	r25, 0x00	; 0
   19ce0:	bc 01       	movw	r22, r24
   19ce2:	82 e0       	ldi	r24, 0x02	; 2
   19ce4:	0f 94 f4 2f 	call	0x25fe8	; 0x25fe8 <nvm_read_byte>
}
   19ce8:	0f 90       	pop	r0
   19cea:	df 91       	pop	r29
   19cec:	cf 91       	pop	r28
   19cee:	08 95       	ret

00019cf0 <sleep_set_mode>:
 * \brief Set new sleep mode
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
   19cf0:	cf 93       	push	r28
   19cf2:	df 93       	push	r29
   19cf4:	1f 92       	push	r1
   19cf6:	cd b7       	in	r28, 0x3d	; 61
   19cf8:	de b7       	in	r29, 0x3e	; 62
   19cfa:	89 83       	std	Y+1, r24	; 0x01
	SLEEP.CTRL = mode | (SLEEP.CTRL & ~SLEEP_SMODE_gm);
   19cfc:	88 e4       	ldi	r24, 0x48	; 72
   19cfe:	90 e0       	ldi	r25, 0x00	; 0
   19d00:	28 e4       	ldi	r18, 0x48	; 72
   19d02:	30 e0       	ldi	r19, 0x00	; 0
   19d04:	f9 01       	movw	r30, r18
   19d06:	20 81       	ld	r18, Z
   19d08:	32 2f       	mov	r19, r18
   19d0a:	31 7f       	andi	r19, 0xF1	; 241
   19d0c:	29 81       	ldd	r18, Y+1	; 0x01
   19d0e:	23 2b       	or	r18, r19
   19d10:	fc 01       	movw	r30, r24
   19d12:	20 83       	st	Z, r18
}
   19d14:	00 00       	nop
   19d16:	0f 90       	pop	r0
   19d18:	df 91       	pop	r29
   19d1a:	cf 91       	pop	r28
   19d1c:	08 95       	ret

00019d1e <sleepmgr_sleep>:
extern enum SLEEP_SMODE_enum sleepmgr_configs[];
#endif /* CONFIG_SLEEPMGR_ENABLE */
//! @}

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
   19d1e:	cf 93       	push	r28
   19d20:	df 93       	push	r29
   19d22:	1f 92       	push	r1
   19d24:	cd b7       	in	r28, 0x3d	; 61
   19d26:	de b7       	in	r29, 0x3e	; 62
   19d28:	89 83       	std	Y+1, r24	; 0x01
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
   19d2a:	89 81       	ldd	r24, Y+1	; 0x01
   19d2c:	88 2f       	mov	r24, r24
   19d2e:	90 e0       	ldi	r25, 0x00	; 0
   19d30:	01 97       	sbiw	r24, 0x01	; 1
   19d32:	8b 5b       	subi	r24, 0xBB	; 187
   19d34:	9f 4d       	sbci	r25, 0xDF	; 223
   19d36:	fc 01       	movw	r30, r24
   19d38:	80 81       	ld	r24, Z
   19d3a:	da df       	rcall	.-76     	; 0x19cf0 <sleep_set_mode>
	sleep_enable();
   19d3c:	88 e4       	ldi	r24, 0x48	; 72
   19d3e:	90 e0       	ldi	r25, 0x00	; 0
   19d40:	28 e4       	ldi	r18, 0x48	; 72
   19d42:	30 e0       	ldi	r19, 0x00	; 0
   19d44:	f9 01       	movw	r30, r18
   19d46:	20 81       	ld	r18, Z
   19d48:	21 60       	ori	r18, 0x01	; 1
   19d4a:	fc 01       	movw	r30, r24
   19d4c:	20 83       	st	Z, r18

	cpu_irq_enable();
   19d4e:	78 94       	sei
	sleep_enter();
   19d50:	88 95       	sleep

	sleep_disable();
   19d52:	88 e4       	ldi	r24, 0x48	; 72
   19d54:	90 e0       	ldi	r25, 0x00	; 0
   19d56:	28 e4       	ldi	r18, 0x48	; 72
   19d58:	30 e0       	ldi	r19, 0x00	; 0
   19d5a:	f9 01       	movw	r30, r18
   19d5c:	20 81       	ld	r18, Z
   19d5e:	2e 7f       	andi	r18, 0xFE	; 254
   19d60:	fc 01       	movw	r30, r24
   19d62:	20 83       	st	Z, r18
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */

}
   19d64:	00 00       	nop
   19d66:	0f 90       	pop	r0
   19d68:	df 91       	pop	r29
   19d6a:	cf 91       	pop	r28
   19d6c:	08 95       	ret

00019d6e <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
   19d6e:	cf 93       	push	r28
   19d70:	df 93       	push	r29
   19d72:	1f 92       	push	r1
   19d74:	cd b7       	in	r28, 0x3d	; 61
   19d76:	de b7       	in	r29, 0x3e	; 62
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   19d78:	19 82       	std	Y+1, r1	; 0x01
   19d7a:	0a c0       	rjmp	.+20     	; 0x19d90 <sleepmgr_init+0x22>
		sleepmgr_locks[i] = 0;
   19d7c:	89 81       	ldd	r24, Y+1	; 0x01
   19d7e:	88 2f       	mov	r24, r24
   19d80:	90 e0       	ldi	r25, 0x00	; 0
   19d82:	87 59       	subi	r24, 0x97	; 151
   19d84:	9e 4c       	sbci	r25, 0xCE	; 206
   19d86:	fc 01       	movw	r30, r24
   19d88:	10 82       	st	Z, r1
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   19d8a:	89 81       	ldd	r24, Y+1	; 0x01
   19d8c:	8f 5f       	subi	r24, 0xFF	; 255
   19d8e:	89 83       	std	Y+1, r24	; 0x01
   19d90:	89 81       	ldd	r24, Y+1	; 0x01
   19d92:	85 30       	cpi	r24, 0x05	; 5
   19d94:	98 f3       	brcs	.-26     	; 0x19d7c <sleepmgr_init+0xe>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   19d96:	81 e0       	ldi	r24, 0x01	; 1
   19d98:	80 93 6e 31 	sts	0x316E, r24	; 0x80316e <sleepmgr_locks+0x5>
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   19d9c:	00 00       	nop
   19d9e:	0f 90       	pop	r0
   19da0:	df 91       	pop	r29
   19da2:	cf 91       	pop	r28
   19da4:	08 95       	ret

00019da6 <sleepmgr_get_sleep_mode>:
 * Searches through the sleep mode lock counts, starting at the shallowest sleep
 * mode, until the first non-zero lock count is found. The deepest allowable
 * sleep mode is then returned.
 */
static inline enum sleepmgr_mode sleepmgr_get_sleep_mode(void)
{
   19da6:	cf 93       	push	r28
   19da8:	df 93       	push	r29
   19daa:	00 d0       	rcall	.+0      	; 0x19dac <sleepmgr_get_sleep_mode+0x6>
   19dac:	cd b7       	in	r28, 0x3d	; 61
   19dae:	de b7       	in	r29, 0x3e	; 62
	enum sleepmgr_mode sleep_mode = SLEEPMGR_ACTIVE;
   19db0:	19 82       	std	Y+1, r1	; 0x01

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;
   19db2:	89 e6       	ldi	r24, 0x69	; 105
   19db4:	91 e3       	ldi	r25, 0x31	; 49
   19db6:	8a 83       	std	Y+2, r24	; 0x02
   19db8:	9b 83       	std	Y+3, r25	; 0x03

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   19dba:	08 c0       	rjmp	.+16     	; 0x19dcc <sleepmgr_get_sleep_mode+0x26>
		lock_ptr++;
   19dbc:	8a 81       	ldd	r24, Y+2	; 0x02
   19dbe:	9b 81       	ldd	r25, Y+3	; 0x03
   19dc0:	01 96       	adiw	r24, 0x01	; 1
   19dc2:	8a 83       	std	Y+2, r24	; 0x02
   19dc4:	9b 83       	std	Y+3, r25	; 0x03
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
   19dc6:	89 81       	ldd	r24, Y+1	; 0x01
   19dc8:	8f 5f       	subi	r24, 0xFF	; 255
   19dca:	89 83       	std	Y+1, r24	; 0x01

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   19dcc:	8a 81       	ldd	r24, Y+2	; 0x02
   19dce:	9b 81       	ldd	r25, Y+3	; 0x03
   19dd0:	fc 01       	movw	r30, r24
   19dd2:	80 81       	ld	r24, Z
   19dd4:	88 23       	and	r24, r24
   19dd6:	91 f3       	breq	.-28     	; 0x19dbc <sleepmgr_get_sleep_mode+0x16>
	// performed on the deepest sleep mode.
	Assert((uintptr_t)(lock_ptr - sleepmgr_locks) < SLEEPMGR_NR_OF_MODES);

#endif /* CONFIG_SLEEPMGR_ENABLE */

	return sleep_mode;
   19dd8:	89 81       	ldd	r24, Y+1	; 0x01
}
   19dda:	23 96       	adiw	r28, 0x03	; 3
   19ddc:	cd bf       	out	0x3d, r28	; 61
   19dde:	de bf       	out	0x3e, r29	; 62
   19de0:	df 91       	pop	r29
   19de2:	cf 91       	pop	r28
   19de4:	08 95       	ret

00019de6 <sleepmgr_enter_sleep>:
 * them enabled upon return. This also applies if sleep is skipped due to ACTIVE
 * mode being locked.
 */

static inline void sleepmgr_enter_sleep(void)
{
   19de6:	cf 93       	push	r28
   19de8:	df 93       	push	r29
   19dea:	1f 92       	push	r1
   19dec:	cd b7       	in	r28, 0x3d	; 61
   19dee:	de b7       	in	r29, 0x3e	; 62
#ifdef CONFIG_SLEEPMGR_ENABLE
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();
   19df0:	f8 94       	cli

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
   19df2:	d9 df       	rcall	.-78     	; 0x19da6 <sleepmgr_get_sleep_mode>
   19df4:	89 83       	std	Y+1, r24	; 0x01
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
   19df6:	89 81       	ldd	r24, Y+1	; 0x01
   19df8:	88 23       	and	r24, r24
   19dfa:	11 f4       	brne	.+4      	; 0x19e00 <sleepmgr_enter_sleep+0x1a>
		cpu_irq_enable();
   19dfc:	78 94       	sei
		return;
   19dfe:	02 c0       	rjmp	.+4      	; 0x19e04 <sleepmgr_enter_sleep+0x1e>
	}
	// Enter the deepest allowable sleep mode with interrupts enabled
	sleepmgr_sleep(sleep_mode);
   19e00:	89 81       	ldd	r24, Y+1	; 0x01
   19e02:	8d df       	rcall	.-230    	; 0x19d1e <sleepmgr_sleep>
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   19e04:	0f 90       	pop	r0
   19e06:	df 91       	pop	r29
   19e08:	cf 91       	pop	r28
   19e0a:	08 95       	ret

00019e0c <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
   19e0c:	cf 93       	push	r28
   19e0e:	df 93       	push	r29
   19e10:	1f 92       	push	r1
   19e12:	cd b7       	in	r28, 0x3d	; 61
   19e14:	de b7       	in	r29, 0x3e	; 62
   19e16:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
   19e18:	89 81       	ldd	r24, Y+1	; 0x01
   19e1a:	88 2f       	mov	r24, r24
   19e1c:	90 e0       	ldi	r25, 0x00	; 0
   19e1e:	82 30       	cpi	r24, 0x02	; 2
   19e20:	91 05       	cpc	r25, r1
   19e22:	89 f0       	breq	.+34     	; 0x19e46 <osc_get_rate+0x3a>
   19e24:	83 30       	cpi	r24, 0x03	; 3
   19e26:	91 05       	cpc	r25, r1
   19e28:	1c f4       	brge	.+6      	; 0x19e30 <osc_get_rate+0x24>
   19e2a:	01 97       	sbiw	r24, 0x01	; 1
   19e2c:	39 f0       	breq	.+14     	; 0x19e3c <osc_get_rate+0x30>
   19e2e:	1a c0       	rjmp	.+52     	; 0x19e64 <osc_get_rate+0x58>
   19e30:	84 30       	cpi	r24, 0x04	; 4
   19e32:	91 05       	cpc	r25, r1
   19e34:	69 f0       	breq	.+26     	; 0x19e50 <osc_get_rate+0x44>
   19e36:	08 97       	sbiw	r24, 0x08	; 8
   19e38:	81 f0       	breq	.+32     	; 0x19e5a <osc_get_rate+0x4e>
   19e3a:	14 c0       	rjmp	.+40     	; 0x19e64 <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
   19e3c:	80 e8       	ldi	r24, 0x80	; 128
   19e3e:	94 e8       	ldi	r25, 0x84	; 132
   19e40:	ae e1       	ldi	r26, 0x1E	; 30
   19e42:	b0 e0       	ldi	r27, 0x00	; 0
   19e44:	12 c0       	rjmp	.+36     	; 0x19e6a <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
   19e46:	80 e0       	ldi	r24, 0x00	; 0
   19e48:	9c e6       	ldi	r25, 0x6C	; 108
   19e4a:	ac ed       	ldi	r26, 0xDC	; 220
   19e4c:	b2 e0       	ldi	r27, 0x02	; 2
   19e4e:	0d c0       	rjmp	.+26     	; 0x19e6a <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
   19e50:	80 e0       	ldi	r24, 0x00	; 0
   19e52:	90 e8       	ldi	r25, 0x80	; 128
   19e54:	a0 e0       	ldi	r26, 0x00	; 0
   19e56:	b0 e0       	ldi	r27, 0x00	; 0
   19e58:	08 c0       	rjmp	.+16     	; 0x19e6a <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
   19e5a:	80 e0       	ldi	r24, 0x00	; 0
   19e5c:	9d e2       	ldi	r25, 0x2D	; 45
   19e5e:	a1 e3       	ldi	r26, 0x31	; 49
   19e60:	b1 e0       	ldi	r27, 0x01	; 1
   19e62:	03 c0       	rjmp	.+6      	; 0x19e6a <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
   19e64:	80 e0       	ldi	r24, 0x00	; 0
   19e66:	90 e0       	ldi	r25, 0x00	; 0
   19e68:	dc 01       	movw	r26, r24
	}
}
   19e6a:	bc 01       	movw	r22, r24
   19e6c:	cd 01       	movw	r24, r26
   19e6e:	0f 90       	pop	r0
   19e70:	df 91       	pop	r29
   19e72:	cf 91       	pop	r28
   19e74:	08 95       	ret

00019e76 <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
   19e76:	cf 93       	push	r28
   19e78:	df 93       	push	r29
   19e7a:	cd b7       	in	r28, 0x3d	; 61
   19e7c:	de b7       	in	r29, 0x3e	; 62
   19e7e:	29 97       	sbiw	r28, 0x09	; 9
   19e80:	cd bf       	out	0x3d, r28	; 61
   19e82:	de bf       	out	0x3e, r29	; 62
   19e84:	8d 83       	std	Y+5, r24	; 0x05
   19e86:	6e 83       	std	Y+6, r22	; 0x06
   19e88:	7f 83       	std	Y+7, r23	; 0x07
   19e8a:	48 87       	std	Y+8, r20	; 0x08
   19e8c:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
   19e8e:	8d 81       	ldd	r24, Y+5	; 0x05
   19e90:	88 2f       	mov	r24, r24
   19e92:	90 e0       	ldi	r25, 0x00	; 0
   19e94:	80 38       	cpi	r24, 0x80	; 128
   19e96:	91 05       	cpc	r25, r1
   19e98:	79 f0       	breq	.+30     	; 0x19eb8 <pll_get_default_rate_priv+0x42>
   19e9a:	80 3c       	cpi	r24, 0xC0	; 192
   19e9c:	91 05       	cpc	r25, r1
   19e9e:	a9 f0       	breq	.+42     	; 0x19eca <pll_get_default_rate_priv+0x54>
   19ea0:	89 2b       	or	r24, r25
   19ea2:	09 f0       	breq	.+2      	; 0x19ea6 <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
   19ea4:	1b c0       	rjmp	.+54     	; 0x19edc <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
   19ea6:	80 e8       	ldi	r24, 0x80	; 128
   19ea8:	94 e8       	ldi	r25, 0x84	; 132
   19eaa:	ae e1       	ldi	r26, 0x1E	; 30
   19eac:	b0 e0       	ldi	r27, 0x00	; 0
   19eae:	89 83       	std	Y+1, r24	; 0x01
   19eb0:	9a 83       	std	Y+2, r25	; 0x02
   19eb2:	ab 83       	std	Y+3, r26	; 0x03
   19eb4:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   19eb6:	12 c0       	rjmp	.+36     	; 0x19edc <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
   19eb8:	80 e0       	ldi	r24, 0x00	; 0
   19eba:	9b e1       	ldi	r25, 0x1B	; 27
   19ebc:	a7 eb       	ldi	r26, 0xB7	; 183
   19ebe:	b0 e0       	ldi	r27, 0x00	; 0
   19ec0:	89 83       	std	Y+1, r24	; 0x01
   19ec2:	9a 83       	std	Y+2, r25	; 0x02
   19ec4:	ab 83       	std	Y+3, r26	; 0x03
   19ec6:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
   19ec8:	09 c0       	rjmp	.+18     	; 0x19edc <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
   19eca:	88 e0       	ldi	r24, 0x08	; 8
   19ecc:	9f df       	rcall	.-194    	; 0x19e0c <osc_get_rate>
   19ece:	dc 01       	movw	r26, r24
   19ed0:	cb 01       	movw	r24, r22
   19ed2:	89 83       	std	Y+1, r24	; 0x01
   19ed4:	9a 83       	std	Y+2, r25	; 0x02
   19ed6:	ab 83       	std	Y+3, r26	; 0x03
   19ed8:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   19eda:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
   19edc:	8e 81       	ldd	r24, Y+6	; 0x06
   19ede:	9f 81       	ldd	r25, Y+7	; 0x07
   19ee0:	cc 01       	movw	r24, r24
   19ee2:	a0 e0       	ldi	r26, 0x00	; 0
   19ee4:	b0 e0       	ldi	r27, 0x00	; 0
   19ee6:	29 81       	ldd	r18, Y+1	; 0x01
   19ee8:	3a 81       	ldd	r19, Y+2	; 0x02
   19eea:	4b 81       	ldd	r20, Y+3	; 0x03
   19eec:	5c 81       	ldd	r21, Y+4	; 0x04
   19eee:	bc 01       	movw	r22, r24
   19ef0:	cd 01       	movw	r24, r26
   19ef2:	0f 94 2c 38 	call	0x27058	; 0x27058 <__mulsi3>
   19ef6:	dc 01       	movw	r26, r24
   19ef8:	cb 01       	movw	r24, r22
   19efa:	89 83       	std	Y+1, r24	; 0x01
   19efc:	9a 83       	std	Y+2, r25	; 0x02
   19efe:	ab 83       	std	Y+3, r26	; 0x03
   19f00:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
   19f02:	89 81       	ldd	r24, Y+1	; 0x01
   19f04:	9a 81       	ldd	r25, Y+2	; 0x02
   19f06:	ab 81       	ldd	r26, Y+3	; 0x03
   19f08:	bc 81       	ldd	r27, Y+4	; 0x04
}
   19f0a:	bc 01       	movw	r22, r24
   19f0c:	cd 01       	movw	r24, r26
   19f0e:	29 96       	adiw	r28, 0x09	; 9
   19f10:	cd bf       	out	0x3d, r28	; 61
   19f12:	de bf       	out	0x3e, r29	; 62
   19f14:	df 91       	pop	r29
   19f16:	cf 91       	pop	r28
   19f18:	08 95       	ret

00019f1a <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
   19f1a:	cf 93       	push	r28
   19f1c:	df 93       	push	r29
   19f1e:	cd b7       	in	r28, 0x3d	; 61
   19f20:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
   19f22:	41 e0       	ldi	r20, 0x01	; 1
   19f24:	50 e0       	ldi	r21, 0x00	; 0
   19f26:	63 e0       	ldi	r22, 0x03	; 3
   19f28:	70 e0       	ldi	r23, 0x00	; 0
   19f2a:	80 ec       	ldi	r24, 0xC0	; 192
   19f2c:	a4 df       	rcall	.-184    	; 0x19e76 <pll_get_default_rate_priv>
   19f2e:	dc 01       	movw	r26, r24
   19f30:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
   19f32:	bc 01       	movw	r22, r24
   19f34:	cd 01       	movw	r24, r26
   19f36:	df 91       	pop	r29
   19f38:	cf 91       	pop	r28
   19f3a:	08 95       	ret

00019f3c <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
   19f3c:	cf 93       	push	r28
   19f3e:	df 93       	push	r29
   19f40:	1f 92       	push	r1
   19f42:	cd b7       	in	r28, 0x3d	; 61
   19f44:	de b7       	in	r29, 0x3e	; 62
	uint8_t shift = 0;
   19f46:	19 82       	std	Y+1, r1	; 0x01
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
   19f48:	e8 df       	rcall	.-48     	; 0x19f1a <sysclk_get_main_hz>
   19f4a:	dc 01       	movw	r26, r24
   19f4c:	cb 01       	movw	r24, r22
   19f4e:	29 81       	ldd	r18, Y+1	; 0x01
   19f50:	22 2f       	mov	r18, r18
   19f52:	30 e0       	ldi	r19, 0x00	; 0
   19f54:	04 c0       	rjmp	.+8      	; 0x19f5e <sysclk_get_per4_hz+0x22>
   19f56:	b6 95       	lsr	r27
   19f58:	a7 95       	ror	r26
   19f5a:	97 95       	ror	r25
   19f5c:	87 95       	ror	r24
   19f5e:	2a 95       	dec	r18
   19f60:	d2 f7       	brpl	.-12     	; 0x19f56 <sysclk_get_per4_hz+0x1a>
}
   19f62:	bc 01       	movw	r22, r24
   19f64:	cd 01       	movw	r24, r26
   19f66:	0f 90       	pop	r0
   19f68:	df 91       	pop	r29
   19f6a:	cf 91       	pop	r28
   19f6c:	08 95       	ret

00019f6e <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
   19f6e:	cf 93       	push	r28
   19f70:	df 93       	push	r29
   19f72:	cd b7       	in	r28, 0x3d	; 61
   19f74:	de b7       	in	r29, 0x3e	; 62
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
   19f76:	e2 df       	rcall	.-60     	; 0x19f3c <sysclk_get_per4_hz>
   19f78:	dc 01       	movw	r26, r24
   19f7a:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
   19f7c:	bc 01       	movw	r22, r24
   19f7e:	cd 01       	movw	r24, r26
   19f80:	df 91       	pop	r29
   19f82:	cf 91       	pop	r28
   19f84:	08 95       	ret

00019f86 <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
   19f86:	cf 93       	push	r28
   19f88:	df 93       	push	r29
   19f8a:	cd b7       	in	r28, 0x3d	; 61
   19f8c:	de b7       	in	r29, 0x3e	; 62
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
   19f8e:	ef df       	rcall	.-34     	; 0x19f6e <sysclk_get_per2_hz>
   19f90:	dc 01       	movw	r26, r24
   19f92:	cb 01       	movw	r24, r22
   19f94:	b6 95       	lsr	r27
   19f96:	a7 95       	ror	r26
   19f98:	97 95       	ror	r25
   19f9a:	87 95       	ror	r24
	else
		return sysclk_get_per2_hz();
}
   19f9c:	bc 01       	movw	r22, r24
   19f9e:	cd 01       	movw	r24, r26
   19fa0:	df 91       	pop	r29
   19fa2:	cf 91       	pop	r28
   19fa4:	08 95       	ret

00019fa6 <adc_get_calibration_data>:
 * \brief Get calibration data
 *
 * \param cal Identifier for calibration data to get.
 */
static inline uint16_t adc_get_calibration_data(enum adc_calibration_data cal)
{
   19fa6:	cf 93       	push	r28
   19fa8:	df 93       	push	r29
   19faa:	00 d0       	rcall	.+0      	; 0x19fac <adc_get_calibration_data+0x6>
   19fac:	cd b7       	in	r28, 0x3d	; 61
   19fae:	de b7       	in	r29, 0x3e	; 62
   19fb0:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t data;

	switch (cal) {
   19fb2:	8b 81       	ldd	r24, Y+3	; 0x03
   19fb4:	88 2f       	mov	r24, r24
   19fb6:	90 e0       	ldi	r25, 0x00	; 0
   19fb8:	81 30       	cpi	r24, 0x01	; 1
   19fba:	91 05       	cpc	r25, r1
   19fbc:	e9 f0       	breq	.+58     	; 0x19ff8 <adc_get_calibration_data+0x52>
   19fbe:	82 30       	cpi	r24, 0x02	; 2
   19fc0:	91 05       	cpc	r25, r1
   19fc2:	89 f1       	breq	.+98     	; 0x1a026 <adc_get_calibration_data+0x80>
   19fc4:	89 2b       	or	r24, r25
   19fc6:	09 f0       	breq	.+2      	; 0x19fca <adc_get_calibration_data+0x24>
   19fc8:	45 c0       	rjmp	.+138    	; 0x1a054 <adc_get_calibration_data+0xae>
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
   19fca:	81 e2       	ldi	r24, 0x21	; 33
   19fcc:	80 de       	rcall	.-768    	; 0x19cce <nvm_read_production_signature_row>
   19fce:	88 2f       	mov	r24, r24
   19fd0:	90 e0       	ldi	r25, 0x00	; 0
   19fd2:	89 83       	std	Y+1, r24	; 0x01
   19fd4:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   19fd6:	89 81       	ldd	r24, Y+1	; 0x01
   19fd8:	9a 81       	ldd	r25, Y+2	; 0x02
   19fda:	98 2f       	mov	r25, r24
   19fdc:	88 27       	eor	r24, r24
   19fde:	89 83       	std	Y+1, r24	; 0x01
   19fe0:	9a 83       	std	Y+2, r25	; 0x02
		data |= nvm_read_production_signature_row(ADCACAL0);
   19fe2:	80 e2       	ldi	r24, 0x20	; 32
   19fe4:	74 de       	rcall	.-792    	; 0x19cce <nvm_read_production_signature_row>
   19fe6:	88 2f       	mov	r24, r24
   19fe8:	90 e0       	ldi	r25, 0x00	; 0
   19fea:	29 81       	ldd	r18, Y+1	; 0x01
   19fec:	3a 81       	ldd	r19, Y+2	; 0x02
   19fee:	82 2b       	or	r24, r18
   19ff0:	93 2b       	or	r25, r19
   19ff2:	89 83       	std	Y+1, r24	; 0x01
   19ff4:	9a 83       	std	Y+2, r25	; 0x02
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
   19ff6:	30 c0       	rjmp	.+96     	; 0x1a058 <adc_get_calibration_data+0xb2>
   19ff8:	85 e2       	ldi	r24, 0x25	; 37
   19ffa:	69 de       	rcall	.-814    	; 0x19cce <nvm_read_production_signature_row>
   19ffc:	88 2f       	mov	r24, r24
   19ffe:	90 e0       	ldi	r25, 0x00	; 0
   1a000:	89 83       	std	Y+1, r24	; 0x01
   1a002:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   1a004:	89 81       	ldd	r24, Y+1	; 0x01
   1a006:	9a 81       	ldd	r25, Y+2	; 0x02
   1a008:	98 2f       	mov	r25, r24
   1a00a:	88 27       	eor	r24, r24
   1a00c:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(ADCBCAL0);
   1a00e:	9a 83       	std	Y+2, r25	; 0x02
   1a010:	84 e2       	ldi	r24, 0x24	; 36
   1a012:	5d de       	rcall	.-838    	; 0x19cce <nvm_read_production_signature_row>
   1a014:	88 2f       	mov	r24, r24
   1a016:	90 e0       	ldi	r25, 0x00	; 0
   1a018:	29 81       	ldd	r18, Y+1	; 0x01
   1a01a:	3a 81       	ldd	r19, Y+2	; 0x02
   1a01c:	82 2b       	or	r24, r18
   1a01e:	93 2b       	or	r25, r19
   1a020:	89 83       	std	Y+1, r24	; 0x01
		break;
   1a022:	9a 83       	std	Y+2, r25	; 0x02
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
   1a024:	19 c0       	rjmp	.+50     	; 0x1a058 <adc_get_calibration_data+0xb2>
   1a026:	8f e2       	ldi	r24, 0x2F	; 47
   1a028:	52 de       	rcall	.-860    	; 0x19cce <nvm_read_production_signature_row>
   1a02a:	88 2f       	mov	r24, r24
   1a02c:	90 e0       	ldi	r25, 0x00	; 0
   1a02e:	89 83       	std	Y+1, r24	; 0x01
   1a030:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   1a032:	89 81       	ldd	r24, Y+1	; 0x01
   1a034:	9a 81       	ldd	r25, Y+2	; 0x02
   1a036:	98 2f       	mov	r25, r24
   1a038:	88 27       	eor	r24, r24
   1a03a:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(TEMPSENSE0);
   1a03c:	9a 83       	std	Y+2, r25	; 0x02
   1a03e:	8e e2       	ldi	r24, 0x2E	; 46
   1a040:	46 de       	rcall	.-884    	; 0x19cce <nvm_read_production_signature_row>
   1a042:	88 2f       	mov	r24, r24
   1a044:	90 e0       	ldi	r25, 0x00	; 0
   1a046:	29 81       	ldd	r18, Y+1	; 0x01
   1a048:	3a 81       	ldd	r19, Y+2	; 0x02
   1a04a:	82 2b       	or	r24, r18
   1a04c:	93 2b       	or	r25, r19
   1a04e:	89 83       	std	Y+1, r24	; 0x01
   1a050:	9a 83       	std	Y+2, r25	; 0x02
		break;
   1a052:	02 c0       	rjmp	.+4      	; 0x1a058 <adc_get_calibration_data+0xb2>
		break;
#endif

	default:
		Assert(0);
		data = 0;
   1a054:	19 82       	std	Y+1, r1	; 0x01
   1a056:	1a 82       	std	Y+2, r1	; 0x02
	}

	return data;
   1a058:	89 81       	ldd	r24, Y+1	; 0x01
   1a05a:	9a 81       	ldd	r25, Y+2	; 0x02
}
   1a05c:	23 96       	adiw	r28, 0x03	; 3
   1a05e:	cd bf       	out	0x3d, r28	; 61
   1a060:	de bf       	out	0x3e, r29	; 62
   1a062:	df 91       	pop	r29
   1a064:	cf 91       	pop	r28
   1a066:	08 95       	ret

0001a068 <adc_set_clock_rate>:
 * devices. Setting the current limit mode on some devices will also affect the
 * maximum ADC sampling rate. Refer to the device manual for detailed
 * information on conversion timing and/or the current limitation mode.
 */
static inline void adc_set_clock_rate(struct adc_config *conf, uint32_t clk_adc)
{
   1a068:	cf 93       	push	r28
   1a06a:	df 93       	push	r29
   1a06c:	cd b7       	in	r28, 0x3d	; 61
   1a06e:	de b7       	in	r29, 0x3e	; 62
   1a070:	2d 97       	sbiw	r28, 0x0d	; 13
   1a072:	cd bf       	out	0x3d, r28	; 61
   1a074:	de bf       	out	0x3e, r29	; 62
   1a076:	88 87       	std	Y+8, r24	; 0x08
   1a078:	99 87       	std	Y+9, r25	; 0x09
   1a07a:	4a 87       	std	Y+10, r20	; 0x0a
   1a07c:	5b 87       	std	Y+11, r21	; 0x0b
   1a07e:	6c 87       	std	Y+12, r22	; 0x0c
   1a080:	7d 87       	std	Y+13, r23	; 0x0d
	Assert(clk_adc <= 1400000UL);
#elif XMEGA_B || XMEGA_C || XMEGA_E
	Assert(clk_adc <= 1800000UL);
#endif

	clk_per = sysclk_get_per_hz();
   1a082:	81 df       	rcall	.-254    	; 0x19f86 <sysclk_get_per_hz>
   1a084:	dc 01       	movw	r26, r24
   1a086:	cb 01       	movw	r24, r22
   1a088:	8a 83       	std	Y+2, r24	; 0x02
   1a08a:	9b 83       	std	Y+3, r25	; 0x03
   1a08c:	ac 83       	std	Y+4, r26	; 0x04
   1a08e:	bd 83       	std	Y+5, r27	; 0x05
	ratio = clk_per / clk_adc;
   1a090:	8a 81       	ldd	r24, Y+2	; 0x02
   1a092:	9b 81       	ldd	r25, Y+3	; 0x03
   1a094:	ac 81       	ldd	r26, Y+4	; 0x04
   1a096:	bd 81       	ldd	r27, Y+5	; 0x05
   1a098:	2a 85       	ldd	r18, Y+10	; 0x0a
   1a09a:	3b 85       	ldd	r19, Y+11	; 0x0b
   1a09c:	4c 85       	ldd	r20, Y+12	; 0x0c
   1a09e:	5d 85       	ldd	r21, Y+13	; 0x0d
   1a0a0:	bc 01       	movw	r22, r24
   1a0a2:	cd 01       	movw	r24, r26
   1a0a4:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
   1a0a8:	da 01       	movw	r26, r20
   1a0aa:	c9 01       	movw	r24, r18
   1a0ac:	8e 83       	std	Y+6, r24	; 0x06
   1a0ae:	9f 83       	std	Y+7, r25	; 0x07

	/* Round ratio up to the nearest prescaling factor. */
	if (ratio <= 4) {
   1a0b0:	8e 81       	ldd	r24, Y+6	; 0x06
   1a0b2:	9f 81       	ldd	r25, Y+7	; 0x07
   1a0b4:	05 97       	sbiw	r24, 0x05	; 5
   1a0b6:	10 f4       	brcc	.+4      	; 0x1a0bc <adc_set_clock_rate+0x54>
		psc = ADC_PRESCALER_DIV4_gc;
   1a0b8:	19 82       	std	Y+1, r1	; 0x01
   1a0ba:	2f c0       	rjmp	.+94     	; 0x1a11a <adc_set_clock_rate+0xb2>
	} else if (ratio <= 8) {
   1a0bc:	8e 81       	ldd	r24, Y+6	; 0x06
   1a0be:	9f 81       	ldd	r25, Y+7	; 0x07
   1a0c0:	09 97       	sbiw	r24, 0x09	; 9
   1a0c2:	18 f4       	brcc	.+6      	; 0x1a0ca <adc_set_clock_rate+0x62>
		psc = ADC_PRESCALER_DIV8_gc;
   1a0c4:	81 e0       	ldi	r24, 0x01	; 1
   1a0c6:	89 83       	std	Y+1, r24	; 0x01
   1a0c8:	28 c0       	rjmp	.+80     	; 0x1a11a <adc_set_clock_rate+0xb2>
	} else if (ratio <= 16) {
   1a0ca:	8e 81       	ldd	r24, Y+6	; 0x06
   1a0cc:	9f 81       	ldd	r25, Y+7	; 0x07
   1a0ce:	41 97       	sbiw	r24, 0x11	; 17
   1a0d0:	18 f4       	brcc	.+6      	; 0x1a0d8 <adc_set_clock_rate+0x70>
		psc = ADC_PRESCALER_DIV16_gc;
   1a0d2:	82 e0       	ldi	r24, 0x02	; 2
   1a0d4:	89 83       	std	Y+1, r24	; 0x01
   1a0d6:	21 c0       	rjmp	.+66     	; 0x1a11a <adc_set_clock_rate+0xb2>
	} else if (ratio <= 32) {
   1a0d8:	8e 81       	ldd	r24, Y+6	; 0x06
   1a0da:	9f 81       	ldd	r25, Y+7	; 0x07
   1a0dc:	81 97       	sbiw	r24, 0x21	; 33
   1a0de:	18 f4       	brcc	.+6      	; 0x1a0e6 <adc_set_clock_rate+0x7e>
		psc = ADC_PRESCALER_DIV32_gc;
   1a0e0:	83 e0       	ldi	r24, 0x03	; 3
   1a0e2:	89 83       	std	Y+1, r24	; 0x01
   1a0e4:	1a c0       	rjmp	.+52     	; 0x1a11a <adc_set_clock_rate+0xb2>
	} else if (ratio <= 64) {
   1a0e6:	8e 81       	ldd	r24, Y+6	; 0x06
   1a0e8:	9f 81       	ldd	r25, Y+7	; 0x07
   1a0ea:	81 34       	cpi	r24, 0x41	; 65
   1a0ec:	91 05       	cpc	r25, r1
   1a0ee:	18 f4       	brcc	.+6      	; 0x1a0f6 <adc_set_clock_rate+0x8e>
		psc = ADC_PRESCALER_DIV64_gc;
   1a0f0:	84 e0       	ldi	r24, 0x04	; 4
   1a0f2:	89 83       	std	Y+1, r24	; 0x01
   1a0f4:	12 c0       	rjmp	.+36     	; 0x1a11a <adc_set_clock_rate+0xb2>
	} else if (ratio <= 128) {
   1a0f6:	8e 81       	ldd	r24, Y+6	; 0x06
   1a0f8:	9f 81       	ldd	r25, Y+7	; 0x07
   1a0fa:	81 38       	cpi	r24, 0x81	; 129
   1a0fc:	91 05       	cpc	r25, r1
   1a0fe:	18 f4       	brcc	.+6      	; 0x1a106 <adc_set_clock_rate+0x9e>
		psc = ADC_PRESCALER_DIV128_gc;
   1a100:	85 e0       	ldi	r24, 0x05	; 5
   1a102:	89 83       	std	Y+1, r24	; 0x01
   1a104:	0a c0       	rjmp	.+20     	; 0x1a11a <adc_set_clock_rate+0xb2>
	} else if (ratio <= 256) {
   1a106:	8e 81       	ldd	r24, Y+6	; 0x06
   1a108:	9f 81       	ldd	r25, Y+7	; 0x07
   1a10a:	81 30       	cpi	r24, 0x01	; 1
   1a10c:	91 40       	sbci	r25, 0x01	; 1
   1a10e:	18 f4       	brcc	.+6      	; 0x1a116 <adc_set_clock_rate+0xae>
		psc = ADC_PRESCALER_DIV256_gc;
   1a110:	86 e0       	ldi	r24, 0x06	; 6
   1a112:	89 83       	std	Y+1, r24	; 0x01
   1a114:	02 c0       	rjmp	.+4      	; 0x1a11a <adc_set_clock_rate+0xb2>
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
   1a116:	87 e0       	ldi	r24, 0x07	; 7
   1a118:	89 83       	std	Y+1, r24	; 0x01
	}

	conf->prescaler = psc;
   1a11a:	88 85       	ldd	r24, Y+8	; 0x08
   1a11c:	99 85       	ldd	r25, Y+9	; 0x09
   1a11e:	29 81       	ldd	r18, Y+1	; 0x01
   1a120:	fc 01       	movw	r30, r24
   1a122:	24 83       	std	Z+4, r18	; 0x04
}
   1a124:	00 00       	nop
   1a126:	2d 96       	adiw	r28, 0x0d	; 13
   1a128:	cd bf       	out	0x3d, r28	; 61
   1a12a:	de bf       	out	0x3e, r29	; 62
   1a12c:	df 91       	pop	r29
   1a12e:	cf 91       	pop	r28
   1a130:	08 95       	ret

0001a132 <adc_set_conversion_parameters>:
 * \param ref Voltage reference to use.
 */
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
   1a132:	cf 93       	push	r28
   1a134:	df 93       	push	r29
   1a136:	cd b7       	in	r28, 0x3d	; 61
   1a138:	de b7       	in	r29, 0x3e	; 62
   1a13a:	25 97       	sbiw	r28, 0x05	; 5
   1a13c:	cd bf       	out	0x3d, r28	; 61
   1a13e:	de bf       	out	0x3e, r29	; 62
   1a140:	89 83       	std	Y+1, r24	; 0x01
   1a142:	9a 83       	std	Y+2, r25	; 0x02
   1a144:	6b 83       	std	Y+3, r22	; 0x03
   1a146:	4c 83       	std	Y+4, r20	; 0x04
   1a148:	2d 83       	std	Y+5, r18	; 0x05
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
   1a14a:	89 81       	ldd	r24, Y+1	; 0x01
   1a14c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a14e:	fc 01       	movw	r30, r24
   1a150:	81 81       	ldd	r24, Z+1	; 0x01
   1a152:	28 2f       	mov	r18, r24
   1a154:	29 7e       	andi	r18, 0xE9	; 233
   1a156:	89 81       	ldd	r24, Y+1	; 0x01
   1a158:	9a 81       	ldd	r25, Y+2	; 0x02
   1a15a:	fc 01       	movw	r30, r24
   1a15c:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;
   1a15e:	89 81       	ldd	r24, Y+1	; 0x01
   1a160:	9a 81       	ldd	r25, Y+2	; 0x02
   1a162:	fc 01       	movw	r30, r24
   1a164:	91 81       	ldd	r25, Z+1	; 0x01
   1a166:	2c 81       	ldd	r18, Y+4	; 0x04
   1a168:	8b 81       	ldd	r24, Y+3	; 0x03
   1a16a:	82 2b       	or	r24, r18
   1a16c:	29 2f       	mov	r18, r25
   1a16e:	28 2b       	or	r18, r24
   1a170:	89 81       	ldd	r24, Y+1	; 0x01
   1a172:	9a 81       	ldd	r25, Y+2	; 0x02
   1a174:	fc 01       	movw	r30, r24
   1a176:	21 83       	std	Z+1, r18	; 0x01

	conf->refctrl &= ~ADC_REFSEL_gm;
   1a178:	89 81       	ldd	r24, Y+1	; 0x01
   1a17a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a17c:	fc 01       	movw	r30, r24
   1a17e:	82 81       	ldd	r24, Z+2	; 0x02
   1a180:	28 2f       	mov	r18, r24
   1a182:	2f 78       	andi	r18, 0x8F	; 143
   1a184:	89 81       	ldd	r24, Y+1	; 0x01
   1a186:	9a 81       	ldd	r25, Y+2	; 0x02
   1a188:	fc 01       	movw	r30, r24
   1a18a:	22 83       	std	Z+2, r18	; 0x02
	conf->refctrl |= ref;
   1a18c:	89 81       	ldd	r24, Y+1	; 0x01
   1a18e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a190:	fc 01       	movw	r30, r24
   1a192:	92 81       	ldd	r25, Z+2	; 0x02
   1a194:	8d 81       	ldd	r24, Y+5	; 0x05
   1a196:	29 2f       	mov	r18, r25
   1a198:	28 2b       	or	r18, r24
   1a19a:	89 81       	ldd	r24, Y+1	; 0x01
   1a19c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a19e:	fc 01       	movw	r30, r24
   1a1a0:	22 83       	std	Z+2, r18	; 0x02
}
   1a1a2:	00 00       	nop
   1a1a4:	25 96       	adiw	r28, 0x05	; 5
   1a1a6:	cd bf       	out	0x3d, r28	; 61
   1a1a8:	de bf       	out	0x3e, r29	; 62
   1a1aa:	df 91       	pop	r29
   1a1ac:	cf 91       	pop	r28
   1a1ae:	08 95       	ret

0001a1b0 <adc_set_conversion_trigger>:
 * \arg \c 1 - \c ADC_NR_OF_CHANNELS (must be non-zero).
 * \param base_ev_ch Base event channel, if used.
 */
static inline void adc_set_conversion_trigger(struct adc_config *conf,
		enum adc_trigger trig, uint8_t nr_of_ch, uint8_t base_ev_ch)
{
   1a1b0:	cf 93       	push	r28
   1a1b2:	df 93       	push	r29
   1a1b4:	cd b7       	in	r28, 0x3d	; 61
   1a1b6:	de b7       	in	r29, 0x3e	; 62
   1a1b8:	25 97       	sbiw	r28, 0x05	; 5
   1a1ba:	cd bf       	out	0x3d, r28	; 61
   1a1bc:	de bf       	out	0x3e, r29	; 62
   1a1be:	89 83       	std	Y+1, r24	; 0x01
   1a1c0:	9a 83       	std	Y+2, r25	; 0x02
   1a1c2:	6b 83       	std	Y+3, r22	; 0x03
   1a1c4:	4c 83       	std	Y+4, r20	; 0x04
   1a1c6:	2d 83       	std	Y+5, r18	; 0x05
	Assert(base_ev_ch <= 7);
#elif XMEGA_B || XMEGA_C || XMEGA_D
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
   1a1c8:	8b 81       	ldd	r24, Y+3	; 0x03
   1a1ca:	88 2f       	mov	r24, r24
   1a1cc:	90 e0       	ldi	r25, 0x00	; 0
   1a1ce:	82 30       	cpi	r24, 0x02	; 2
   1a1d0:	91 05       	cpc	r25, r1
   1a1d2:	11 f1       	breq	.+68     	; 0x1a218 <adc_set_conversion_trigger+0x68>
   1a1d4:	83 30       	cpi	r24, 0x03	; 3
   1a1d6:	91 05       	cpc	r25, r1
   1a1d8:	2c f4       	brge	.+10     	; 0x1a1e4 <adc_set_conversion_trigger+0x34>
   1a1da:	00 97       	sbiw	r24, 0x00	; 0
   1a1dc:	71 f0       	breq	.+28     	; 0x1a1fa <adc_set_conversion_trigger+0x4a>
   1a1de:	01 97       	sbiw	r24, 0x01	; 1
   1a1e0:	b9 f1       	breq	.+110    	; 0x1a250 <adc_set_conversion_trigger+0xa0>
		break;

	default:
		Assert(0);
	}
}
   1a1e2:	a9 c0       	rjmp	.+338    	; 0x1a336 <adc_set_conversion_trigger+0x186>
	Assert(base_ev_ch <= 7);
#elif XMEGA_B || XMEGA_C || XMEGA_D
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
   1a1e4:	84 30       	cpi	r24, 0x04	; 4
   1a1e6:	91 05       	cpc	r25, r1
   1a1e8:	09 f4       	brne	.+2      	; 0x1a1ec <adc_set_conversion_trigger+0x3c>
   1a1ea:	53 c0       	rjmp	.+166    	; 0x1a292 <adc_set_conversion_trigger+0xe2>
   1a1ec:	84 30       	cpi	r24, 0x04	; 4
   1a1ee:	91 05       	cpc	r25, r1
   1a1f0:	d4 f1       	brlt	.+116    	; 0x1a266 <adc_set_conversion_trigger+0xb6>
   1a1f2:	05 97       	sbiw	r24, 0x05	; 5
   1a1f4:	09 f4       	brne	.+2      	; 0x1a1f8 <adc_set_conversion_trigger+0x48>
   1a1f6:	76 c0       	rjmp	.+236    	; 0x1a2e4 <adc_set_conversion_trigger+0x134>
		break;

	default:
		Assert(0);
	}
}
   1a1f8:	9e c0       	rjmp	.+316    	; 0x1a336 <adc_set_conversion_trigger+0x186>
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   1a1fa:	89 81       	ldd	r24, Y+1	; 0x01
   1a1fc:	9a 81       	ldd	r25, Y+2	; 0x02
   1a1fe:	fc 01       	movw	r30, r24
   1a200:	81 81       	ldd	r24, Z+1	; 0x01
   1a202:	28 2f       	mov	r18, r24
   1a204:	27 7f       	andi	r18, 0xF7	; 247
   1a206:	89 81       	ldd	r24, Y+1	; 0x01
   1a208:	9a 81       	ldd	r25, Y+2	; 0x02
   1a20a:	fc 01       	movw	r30, r24
   1a20c:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = ADC_EVACT_NONE_gc;
   1a20e:	89 81       	ldd	r24, Y+1	; 0x01
   1a210:	9a 81       	ldd	r25, Y+2	; 0x02
   1a212:	fc 01       	movw	r30, r24
   1a214:	13 82       	std	Z+3, r1	; 0x03
		break;
   1a216:	8f c0       	rjmp	.+286    	; 0x1a336 <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_EVENT_SINGLE:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   1a218:	89 81       	ldd	r24, Y+1	; 0x01
   1a21a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a21c:	fc 01       	movw	r30, r24
   1a21e:	81 81       	ldd	r24, Z+1	; 0x01
   1a220:	28 2f       	mov	r18, r24
   1a222:	27 7f       	andi	r18, 0xF7	; 247
   1a224:	89 81       	ldd	r24, Y+1	; 0x01
   1a226:	9a 81       	ldd	r25, Y+2	; 0x02
   1a228:	fc 01       	movw	r30, r24
   1a22a:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
   1a22c:	8d 81       	ldd	r24, Y+5	; 0x05
   1a22e:	88 2f       	mov	r24, r24
   1a230:	90 e0       	ldi	r25, 0x00	; 0
   1a232:	88 0f       	add	r24, r24
   1a234:	99 1f       	adc	r25, r25
   1a236:	88 0f       	add	r24, r24
   1a238:	99 1f       	adc	r25, r25
   1a23a:	88 0f       	add	r24, r24
   1a23c:	99 1f       	adc	r25, r25
   1a23e:	98 2f       	mov	r25, r24
   1a240:	8c 81       	ldd	r24, Y+4	; 0x04
   1a242:	89 2b       	or	r24, r25
   1a244:	28 2f       	mov	r18, r24
   1a246:	89 81       	ldd	r24, Y+1	; 0x01
   1a248:	9a 81       	ldd	r25, Y+2	; 0x02
   1a24a:	fc 01       	movw	r30, r24
   1a24c:	23 83       	std	Z+3, r18	; 0x03
				(nr_of_ch << ADC_EVACT_gp);
		break;
   1a24e:	73 c0       	rjmp	.+230    	; 0x1a336 <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_FREERUN:
		conf->ctrlb |= ADC_FREERUN_bm;
   1a250:	89 81       	ldd	r24, Y+1	; 0x01
   1a252:	9a 81       	ldd	r25, Y+2	; 0x02
   1a254:	fc 01       	movw	r30, r24
   1a256:	81 81       	ldd	r24, Z+1	; 0x01
   1a258:	28 2f       	mov	r18, r24
   1a25a:	28 60       	ori	r18, 0x08	; 8
   1a25c:	89 81       	ldd	r24, Y+1	; 0x01
   1a25e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a260:	fc 01       	movw	r30, r24
   1a262:	21 83       	std	Z+1, r18	; 0x01
		break;
   1a264:	68 c0       	rjmp	.+208    	; 0x1a336 <adc_set_conversion_trigger+0x186>

#if ADC_NR_OF_CHANNELS > 1
	case ADC_TRIG_FREERUN_SWEEP:
		conf->ctrlb |= ADC_FREERUN_bm;
   1a266:	89 81       	ldd	r24, Y+1	; 0x01
   1a268:	9a 81       	ldd	r25, Y+2	; 0x02
   1a26a:	fc 01       	movw	r30, r24
   1a26c:	81 81       	ldd	r24, Z+1	; 0x01
   1a26e:	28 2f       	mov	r18, r24
   1a270:	28 60       	ori	r18, 0x08	; 8
   1a272:	89 81       	ldd	r24, Y+1	; 0x01
   1a274:	9a 81       	ldd	r25, Y+2	; 0x02
   1a276:	fc 01       	movw	r30, r24
   1a278:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
   1a27a:	8c 81       	ldd	r24, Y+4	; 0x04
   1a27c:	81 50       	subi	r24, 0x01	; 1
   1a27e:	28 2f       	mov	r18, r24
   1a280:	22 95       	swap	r18
   1a282:	22 0f       	add	r18, r18
   1a284:	22 0f       	add	r18, r18
   1a286:	20 7c       	andi	r18, 0xC0	; 192
   1a288:	89 81       	ldd	r24, Y+1	; 0x01
   1a28a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a28c:	fc 01       	movw	r30, r24
   1a28e:	23 83       	std	Z+3, r18	; 0x03
		break;
   1a290:	52 c0       	rjmp	.+164    	; 0x1a336 <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_EVENT_SWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   1a292:	89 81       	ldd	r24, Y+1	; 0x01
   1a294:	9a 81       	ldd	r25, Y+2	; 0x02
   1a296:	fc 01       	movw	r30, r24
   1a298:	81 81       	ldd	r24, Z+1	; 0x01
   1a29a:	28 2f       	mov	r18, r24
   1a29c:	27 7f       	andi	r18, 0xF7	; 247
   1a29e:	89 81       	ldd	r24, Y+1	; 0x01
   1a2a0:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2a2:	fc 01       	movw	r30, r24
   1a2a4:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp |
   1a2a6:	8c 81       	ldd	r24, Y+4	; 0x04
   1a2a8:	88 2f       	mov	r24, r24
   1a2aa:	90 e0       	ldi	r25, 0x00	; 0
   1a2ac:	01 97       	sbiw	r24, 0x01	; 1
   1a2ae:	00 24       	eor	r0, r0
   1a2b0:	96 95       	lsr	r25
   1a2b2:	87 95       	ror	r24
   1a2b4:	07 94       	ror	r0
   1a2b6:	96 95       	lsr	r25
   1a2b8:	87 95       	ror	r24
   1a2ba:	07 94       	ror	r0
   1a2bc:	98 2f       	mov	r25, r24
   1a2be:	80 2d       	mov	r24, r0
   1a2c0:	28 2f       	mov	r18, r24
				(base_ev_ch << ADC_EVSEL_gp) |
   1a2c2:	8d 81       	ldd	r24, Y+5	; 0x05
   1a2c4:	88 2f       	mov	r24, r24
   1a2c6:	90 e0       	ldi	r25, 0x00	; 0
   1a2c8:	88 0f       	add	r24, r24
   1a2ca:	99 1f       	adc	r25, r25
   1a2cc:	88 0f       	add	r24, r24
   1a2ce:	99 1f       	adc	r25, r25
   1a2d0:	88 0f       	add	r24, r24
   1a2d2:	99 1f       	adc	r25, r25
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
		break;

	case ADC_TRIG_EVENT_SWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp |
   1a2d4:	82 2b       	or	r24, r18
   1a2d6:	85 60       	ori	r24, 0x05	; 5
   1a2d8:	28 2f       	mov	r18, r24
   1a2da:	89 81       	ldd	r24, Y+1	; 0x01
   1a2dc:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2de:	fc 01       	movw	r30, r24
   1a2e0:	23 83       	std	Z+3, r18	; 0x03
				(base_ev_ch << ADC_EVSEL_gp) |
				ADC_EVACT_SWEEP_gc;
		break;
   1a2e2:	29 c0       	rjmp	.+82     	; 0x1a336 <adc_set_conversion_trigger+0x186>
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   1a2e4:	89 81       	ldd	r24, Y+1	; 0x01
   1a2e6:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2e8:	fc 01       	movw	r30, r24
   1a2ea:	81 81       	ldd	r24, Z+1	; 0x01
   1a2ec:	28 2f       	mov	r18, r24
   1a2ee:	27 7f       	andi	r18, 0xF7	; 247
   1a2f0:	89 81       	ldd	r24, Y+1	; 0x01
   1a2f2:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2f4:	fc 01       	movw	r30, r24
   1a2f6:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl =
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
   1a2f8:	8c 81       	ldd	r24, Y+4	; 0x04
   1a2fa:	88 2f       	mov	r24, r24
   1a2fc:	90 e0       	ldi	r25, 0x00	; 0
   1a2fe:	01 97       	sbiw	r24, 0x01	; 1
   1a300:	00 24       	eor	r0, r0
   1a302:	96 95       	lsr	r25
   1a304:	87 95       	ror	r24
   1a306:	07 94       	ror	r0
   1a308:	96 95       	lsr	r25
   1a30a:	87 95       	ror	r24
   1a30c:	07 94       	ror	r0
   1a30e:	98 2f       	mov	r25, r24
   1a310:	80 2d       	mov	r24, r0
		break;
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl =
   1a312:	28 2f       	mov	r18, r24
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
#endif
				(base_ev_ch << ADC_EVSEL_gp) |
   1a314:	8d 81       	ldd	r24, Y+5	; 0x05
   1a316:	88 2f       	mov	r24, r24
   1a318:	90 e0       	ldi	r25, 0x00	; 0
   1a31a:	88 0f       	add	r24, r24
   1a31c:	99 1f       	adc	r25, r25
   1a31e:	88 0f       	add	r24, r24
   1a320:	99 1f       	adc	r25, r25
   1a322:	88 0f       	add	r24, r24
   1a324:	99 1f       	adc	r25, r25
		break;
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl =
   1a326:	82 2b       	or	r24, r18
   1a328:	86 60       	ori	r24, 0x06	; 6
   1a32a:	28 2f       	mov	r18, r24
   1a32c:	89 81       	ldd	r24, Y+1	; 0x01
   1a32e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a330:	fc 01       	movw	r30, r24
   1a332:	23 83       	std	Z+3, r18	; 0x03
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
#endif
				(base_ev_ch << ADC_EVSEL_gp) |
				ADC_EVACT_SYNCSWEEP_gc;
		break;
   1a334:	00 00       	nop

	default:
		Assert(0);
	}
}
   1a336:	00 00       	nop
   1a338:	25 96       	adiw	r28, 0x05	; 5
   1a33a:	cd bf       	out	0x3d, r28	; 61
   1a33c:	de bf       	out	0x3e, r29	; 62
   1a33e:	df 91       	pop	r29
   1a340:	cf 91       	pop	r28
   1a342:	08 95       	ret

0001a344 <adc_enable_internal_input>:
 * \arg \c ADC_INT_TEMPSENSE for temperature sensor.
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
   1a344:	cf 93       	push	r28
   1a346:	df 93       	push	r29
   1a348:	00 d0       	rcall	.+0      	; 0x1a34a <adc_enable_internal_input+0x6>
   1a34a:	cd b7       	in	r28, 0x3d	; 61
   1a34c:	de b7       	in	r29, 0x3e	; 62
   1a34e:	89 83       	std	Y+1, r24	; 0x01
   1a350:	9a 83       	std	Y+2, r25	; 0x02
   1a352:	6b 83       	std	Y+3, r22	; 0x03
	conf->refctrl |= int_inp;
   1a354:	89 81       	ldd	r24, Y+1	; 0x01
   1a356:	9a 81       	ldd	r25, Y+2	; 0x02
   1a358:	fc 01       	movw	r30, r24
   1a35a:	92 81       	ldd	r25, Z+2	; 0x02
   1a35c:	8b 81       	ldd	r24, Y+3	; 0x03
   1a35e:	29 2f       	mov	r18, r25
   1a360:	28 2b       	or	r18, r24
   1a362:	89 81       	ldd	r24, Y+1	; 0x01
   1a364:	9a 81       	ldd	r25, Y+2	; 0x02
   1a366:	fc 01       	movw	r30, r24
   1a368:	22 83       	std	Z+2, r18	; 0x02
}
   1a36a:	00 00       	nop
   1a36c:	23 96       	adiw	r28, 0x03	; 3
   1a36e:	cd bf       	out	0x3d, r28	; 61
   1a370:	de bf       	out	0x3e, r29	; 62
   1a372:	df 91       	pop	r29
   1a374:	cf 91       	pop	r28
   1a376:	08 95       	ret

0001a378 <adc_disable_internal_input>:
 * \arg \c ADC_INT_TEMPSENSE for temperature sensor.
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_disable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
   1a378:	cf 93       	push	r28
   1a37a:	df 93       	push	r29
   1a37c:	00 d0       	rcall	.+0      	; 0x1a37e <adc_disable_internal_input+0x6>
   1a37e:	cd b7       	in	r28, 0x3d	; 61
   1a380:	de b7       	in	r29, 0x3e	; 62
   1a382:	89 83       	std	Y+1, r24	; 0x01
   1a384:	9a 83       	std	Y+2, r25	; 0x02
   1a386:	6b 83       	std	Y+3, r22	; 0x03
	conf->refctrl &= ~int_inp;
   1a388:	89 81       	ldd	r24, Y+1	; 0x01
   1a38a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a38c:	fc 01       	movw	r30, r24
   1a38e:	82 81       	ldd	r24, Z+2	; 0x02
   1a390:	98 2f       	mov	r25, r24
   1a392:	8b 81       	ldd	r24, Y+3	; 0x03
   1a394:	80 95       	com	r24
   1a396:	89 23       	and	r24, r25
   1a398:	28 2f       	mov	r18, r24
   1a39a:	89 81       	ldd	r24, Y+1	; 0x01
   1a39c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a39e:	fc 01       	movw	r30, r24
   1a3a0:	22 83       	std	Z+2, r18	; 0x02
}
   1a3a2:	00 00       	nop
   1a3a4:	23 96       	adiw	r28, 0x03	; 3
   1a3a6:	cd bf       	out	0x3d, r28	; 61
   1a3a8:	de bf       	out	0x3e, r29	; 62
   1a3aa:	df 91       	pop	r29
   1a3ac:	cf 91       	pop	r28
   1a3ae:	08 95       	ret

0001a3b0 <adc_set_gain_impedance_mode>:
 *
 * \note Not all device families feature this setting.
 */
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
   1a3b0:	cf 93       	push	r28
   1a3b2:	df 93       	push	r29
   1a3b4:	00 d0       	rcall	.+0      	; 0x1a3b6 <adc_set_gain_impedance_mode+0x6>
   1a3b6:	cd b7       	in	r28, 0x3d	; 61
   1a3b8:	de b7       	in	r29, 0x3e	; 62
   1a3ba:	89 83       	std	Y+1, r24	; 0x01
   1a3bc:	9a 83       	std	Y+2, r25	; 0x02
   1a3be:	6b 83       	std	Y+3, r22	; 0x03
	switch (impmode) {
   1a3c0:	8b 81       	ldd	r24, Y+3	; 0x03
   1a3c2:	88 2f       	mov	r24, r24
   1a3c4:	90 e0       	ldi	r25, 0x00	; 0
   1a3c6:	00 97       	sbiw	r24, 0x00	; 0
   1a3c8:	19 f0       	breq	.+6      	; 0x1a3d0 <adc_set_gain_impedance_mode+0x20>
   1a3ca:	01 97       	sbiw	r24, 0x01	; 1
   1a3cc:	61 f0       	breq	.+24     	; 0x1a3e6 <adc_set_gain_impedance_mode+0x36>
		break;

	default:
		Assert(0);
	}
}
   1a3ce:	16 c0       	rjmp	.+44     	; 0x1a3fc <adc_set_gain_impedance_mode+0x4c>
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
	switch (impmode) {
	case ADC_GAIN_HIGHIMPEDANCE:
		conf->ctrlb &= ~ADC_IMPMODE_bm;
   1a3d0:	89 81       	ldd	r24, Y+1	; 0x01
   1a3d2:	9a 81       	ldd	r25, Y+2	; 0x02
   1a3d4:	fc 01       	movw	r30, r24
   1a3d6:	81 81       	ldd	r24, Z+1	; 0x01
   1a3d8:	28 2f       	mov	r18, r24
   1a3da:	2f 77       	andi	r18, 0x7F	; 127
   1a3dc:	89 81       	ldd	r24, Y+1	; 0x01
   1a3de:	9a 81       	ldd	r25, Y+2	; 0x02
   1a3e0:	fc 01       	movw	r30, r24
   1a3e2:	21 83       	std	Z+1, r18	; 0x01
		break;
   1a3e4:	0b c0       	rjmp	.+22     	; 0x1a3fc <adc_set_gain_impedance_mode+0x4c>

	case ADC_GAIN_LOWIMPEDANCE:
		conf->ctrlb |= ADC_IMPMODE_bm;
   1a3e6:	89 81       	ldd	r24, Y+1	; 0x01
   1a3e8:	9a 81       	ldd	r25, Y+2	; 0x02
   1a3ea:	fc 01       	movw	r30, r24
   1a3ec:	81 81       	ldd	r24, Z+1	; 0x01
   1a3ee:	28 2f       	mov	r18, r24
   1a3f0:	20 68       	ori	r18, 0x80	; 128
   1a3f2:	89 81       	ldd	r24, Y+1	; 0x01
   1a3f4:	9a 81       	ldd	r25, Y+2	; 0x02
   1a3f6:	fc 01       	movw	r30, r24
   1a3f8:	21 83       	std	Z+1, r18	; 0x01
		break;
   1a3fa:	00 00       	nop

	default:
		Assert(0);
	}
}
   1a3fc:	00 00       	nop
   1a3fe:	23 96       	adiw	r28, 0x03	; 3
   1a400:	cd bf       	out	0x3d, r28	; 61
   1a402:	de bf       	out	0x3e, r29	; 62
   1a404:	df 91       	pop	r29
   1a406:	cf 91       	pop	r28
   1a408:	08 95       	ret

0001a40a <adc_set_current_limit>:
 *
 * \note Not all device families feature this setting.
 */
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
   1a40a:	cf 93       	push	r28
   1a40c:	df 93       	push	r29
   1a40e:	00 d0       	rcall	.+0      	; 0x1a410 <adc_set_current_limit+0x6>
   1a410:	cd b7       	in	r28, 0x3d	; 61
   1a412:	de b7       	in	r29, 0x3e	; 62
   1a414:	89 83       	std	Y+1, r24	; 0x01
   1a416:	9a 83       	std	Y+2, r25	; 0x02
   1a418:	6b 83       	std	Y+3, r22	; 0x03
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;
   1a41a:	89 81       	ldd	r24, Y+1	; 0x01
   1a41c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a41e:	fc 01       	movw	r30, r24
   1a420:	81 81       	ldd	r24, Z+1	; 0x01
   1a422:	28 2f       	mov	r18, r24
   1a424:	2f 79       	andi	r18, 0x9F	; 159
   1a426:	89 81       	ldd	r24, Y+1	; 0x01
   1a428:	9a 81       	ldd	r25, Y+2	; 0x02
   1a42a:	fc 01       	movw	r30, r24
   1a42c:	21 83       	std	Z+1, r18	; 0x01

	switch (currlimit) {
   1a42e:	8b 81       	ldd	r24, Y+3	; 0x03
   1a430:	88 2f       	mov	r24, r24
   1a432:	90 e0       	ldi	r25, 0x00	; 0
   1a434:	81 30       	cpi	r24, 0x01	; 1
   1a436:	91 05       	cpc	r25, r1
   1a438:	a9 f0       	breq	.+42     	; 0x1a464 <adc_set_current_limit+0x5a>
   1a43a:	82 30       	cpi	r24, 0x02	; 2
   1a43c:	91 05       	cpc	r25, r1
   1a43e:	1c f4       	brge	.+6      	; 0x1a446 <adc_set_current_limit+0x3c>
   1a440:	89 2b       	or	r24, r25
   1a442:	39 f0       	breq	.+14     	; 0x1a452 <adc_set_current_limit+0x48>
		break;

	default:
		Assert(0);
	}
}
   1a444:	30 c0       	rjmp	.+96     	; 0x1a4a6 <adc_set_current_limit+0x9c>
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;

	switch (currlimit) {
   1a446:	82 30       	cpi	r24, 0x02	; 2
   1a448:	91 05       	cpc	r25, r1
   1a44a:	b9 f0       	breq	.+46     	; 0x1a47a <adc_set_current_limit+0x70>
   1a44c:	03 97       	sbiw	r24, 0x03	; 3
   1a44e:	01 f1       	breq	.+64     	; 0x1a490 <adc_set_current_limit+0x86>
		break;

	default:
		Assert(0);
	}
}
   1a450:	2a c0       	rjmp	.+84     	; 0x1a4a6 <adc_set_current_limit+0x9c>
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;

	switch (currlimit) {
	case ADC_CURRENT_LIMIT_NO:
		conf->ctrlb |= ADC_CURRLIMIT_NO_gc;
   1a452:	89 81       	ldd	r24, Y+1	; 0x01
   1a454:	9a 81       	ldd	r25, Y+2	; 0x02
   1a456:	fc 01       	movw	r30, r24
   1a458:	21 81       	ldd	r18, Z+1	; 0x01
   1a45a:	89 81       	ldd	r24, Y+1	; 0x01
   1a45c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a45e:	fc 01       	movw	r30, r24
   1a460:	21 83       	std	Z+1, r18	; 0x01
		break;
   1a462:	21 c0       	rjmp	.+66     	; 0x1a4a6 <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_LOW:
		conf->ctrlb |= ADC_CURRLIMIT_LOW_gc;
   1a464:	89 81       	ldd	r24, Y+1	; 0x01
   1a466:	9a 81       	ldd	r25, Y+2	; 0x02
   1a468:	fc 01       	movw	r30, r24
   1a46a:	81 81       	ldd	r24, Z+1	; 0x01
   1a46c:	28 2f       	mov	r18, r24
   1a46e:	20 62       	ori	r18, 0x20	; 32
   1a470:	89 81       	ldd	r24, Y+1	; 0x01
   1a472:	9a 81       	ldd	r25, Y+2	; 0x02
   1a474:	fc 01       	movw	r30, r24
   1a476:	21 83       	std	Z+1, r18	; 0x01
		break;
   1a478:	16 c0       	rjmp	.+44     	; 0x1a4a6 <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_MED:
		conf->ctrlb |= ADC_CURRLIMIT_MED_gc;
   1a47a:	89 81       	ldd	r24, Y+1	; 0x01
   1a47c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a47e:	fc 01       	movw	r30, r24
   1a480:	81 81       	ldd	r24, Z+1	; 0x01
   1a482:	28 2f       	mov	r18, r24
   1a484:	20 64       	ori	r18, 0x40	; 64
   1a486:	89 81       	ldd	r24, Y+1	; 0x01
   1a488:	9a 81       	ldd	r25, Y+2	; 0x02
   1a48a:	fc 01       	movw	r30, r24
   1a48c:	21 83       	std	Z+1, r18	; 0x01
		break;
   1a48e:	0b c0       	rjmp	.+22     	; 0x1a4a6 <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_HIGH:
		conf->ctrlb |= ADC_CURRLIMIT_HIGH_gc;
   1a490:	89 81       	ldd	r24, Y+1	; 0x01
   1a492:	9a 81       	ldd	r25, Y+2	; 0x02
   1a494:	fc 01       	movw	r30, r24
   1a496:	81 81       	ldd	r24, Z+1	; 0x01
   1a498:	28 2f       	mov	r18, r24
   1a49a:	20 66       	ori	r18, 0x60	; 96
   1a49c:	89 81       	ldd	r24, Y+1	; 0x01
   1a49e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a4a0:	fc 01       	movw	r30, r24
   1a4a2:	21 83       	std	Z+1, r18	; 0x01
		break;
   1a4a4:	00 00       	nop

	default:
		Assert(0);
	}
}
   1a4a6:	00 00       	nop
   1a4a8:	23 96       	adiw	r28, 0x03	; 3
   1a4aa:	cd bf       	out	0x3d, r28	; 61
   1a4ac:	de bf       	out	0x3e, r29	; 62
   1a4ae:	df 91       	pop	r29
   1a4b0:	cf 91       	pop	r28
   1a4b2:	08 95       	ret

0001a4b4 <adcch_get_gain_setting>:
 * \param gain Valid gain factor for the measurement.
 *
 * \return Gain setting of type ADC_CH_GAIN_t.
 */
static inline uint8_t adcch_get_gain_setting(uint8_t gain)
{
   1a4b4:	cf 93       	push	r28
   1a4b6:	df 93       	push	r29
   1a4b8:	1f 92       	push	r1
   1a4ba:	cd b7       	in	r28, 0x3d	; 61
   1a4bc:	de b7       	in	r29, 0x3e	; 62
   1a4be:	89 83       	std	Y+1, r24	; 0x01
	switch (gain) {
   1a4c0:	89 81       	ldd	r24, Y+1	; 0x01
   1a4c2:	88 2f       	mov	r24, r24
   1a4c4:	90 e0       	ldi	r25, 0x00	; 0
   1a4c6:	88 30       	cpi	r24, 0x08	; 8
   1a4c8:	91 05       	cpc	r25, r1
   1a4ca:	51 f1       	breq	.+84     	; 0x1a520 <adcch_get_gain_setting+0x6c>
   1a4cc:	89 30       	cpi	r24, 0x09	; 9
   1a4ce:	91 05       	cpc	r25, r1
   1a4d0:	7c f4       	brge	.+30     	; 0x1a4f0 <adcch_get_gain_setting+0x3c>
   1a4d2:	81 30       	cpi	r24, 0x01	; 1
   1a4d4:	91 05       	cpc	r25, r1
   1a4d6:	f1 f0       	breq	.+60     	; 0x1a514 <adcch_get_gain_setting+0x60>
   1a4d8:	82 30       	cpi	r24, 0x02	; 2
   1a4da:	91 05       	cpc	r25, r1
   1a4dc:	1c f4       	brge	.+6      	; 0x1a4e4 <adcch_get_gain_setting+0x30>
   1a4de:	89 2b       	or	r24, r25
   1a4e0:	b9 f0       	breq	.+46     	; 0x1a510 <adcch_get_gain_setting+0x5c>
   1a4e2:	28 c0       	rjmp	.+80     	; 0x1a534 <adcch_get_gain_setting+0x80>
   1a4e4:	82 30       	cpi	r24, 0x02	; 2
   1a4e6:	91 05       	cpc	r25, r1
   1a4e8:	b9 f0       	breq	.+46     	; 0x1a518 <adcch_get_gain_setting+0x64>
   1a4ea:	04 97       	sbiw	r24, 0x04	; 4
   1a4ec:	b9 f0       	breq	.+46     	; 0x1a51c <adcch_get_gain_setting+0x68>
   1a4ee:	22 c0       	rjmp	.+68     	; 0x1a534 <adcch_get_gain_setting+0x80>
   1a4f0:	80 32       	cpi	r24, 0x20	; 32
   1a4f2:	91 05       	cpc	r25, r1
   1a4f4:	c9 f0       	breq	.+50     	; 0x1a528 <adcch_get_gain_setting+0x74>
   1a4f6:	81 32       	cpi	r24, 0x21	; 33
   1a4f8:	91 05       	cpc	r25, r1
   1a4fa:	1c f4       	brge	.+6      	; 0x1a502 <adcch_get_gain_setting+0x4e>
   1a4fc:	40 97       	sbiw	r24, 0x10	; 16
   1a4fe:	91 f0       	breq	.+36     	; 0x1a524 <adcch_get_gain_setting+0x70>
   1a500:	19 c0       	rjmp	.+50     	; 0x1a534 <adcch_get_gain_setting+0x80>
   1a502:	80 34       	cpi	r24, 0x40	; 64
   1a504:	91 05       	cpc	r25, r1
   1a506:	91 f0       	breq	.+36     	; 0x1a52c <adcch_get_gain_setting+0x78>
   1a508:	8f 3f       	cpi	r24, 0xFF	; 255
   1a50a:	91 05       	cpc	r25, r1
   1a50c:	89 f0       	breq	.+34     	; 0x1a530 <adcch_get_gain_setting+0x7c>
   1a50e:	12 c0       	rjmp	.+36     	; 0x1a534 <adcch_get_gain_setting+0x80>
	case 0:
		return ADC_CH_GAIN_DIV2_gc;
   1a510:	8c e1       	ldi	r24, 0x1C	; 28
   1a512:	11 c0       	rjmp	.+34     	; 0x1a536 <adcch_get_gain_setting+0x82>

	case 1:
		return ADC_CH_GAIN_1X_gc;
   1a514:	80 e0       	ldi	r24, 0x00	; 0
   1a516:	0f c0       	rjmp	.+30     	; 0x1a536 <adcch_get_gain_setting+0x82>

	case 2:
		return ADC_CH_GAIN_2X_gc;
   1a518:	84 e0       	ldi	r24, 0x04	; 4
   1a51a:	0d c0       	rjmp	.+26     	; 0x1a536 <adcch_get_gain_setting+0x82>

	case 4:
		return ADC_CH_GAIN_4X_gc;
   1a51c:	88 e0       	ldi	r24, 0x08	; 8
   1a51e:	0b c0       	rjmp	.+22     	; 0x1a536 <adcch_get_gain_setting+0x82>

	case 8:
		return ADC_CH_GAIN_8X_gc;
   1a520:	8c e0       	ldi	r24, 0x0C	; 12
   1a522:	09 c0       	rjmp	.+18     	; 0x1a536 <adcch_get_gain_setting+0x82>

	case 16:
		return ADC_CH_GAIN_16X_gc;
   1a524:	80 e1       	ldi	r24, 0x10	; 16
   1a526:	07 c0       	rjmp	.+14     	; 0x1a536 <adcch_get_gain_setting+0x82>

	case 32:
		return ADC_CH_GAIN_32X_gc;
   1a528:	84 e1       	ldi	r24, 0x14	; 20
   1a52a:	05 c0       	rjmp	.+10     	; 0x1a536 <adcch_get_gain_setting+0x82>

	case 64:
		return ADC_CH_GAIN_64X_gc;
   1a52c:	88 e1       	ldi	r24, 0x18	; 24
   1a52e:	03 c0       	rjmp	.+6      	; 0x1a536 <adcch_get_gain_setting+0x82>

	case ADCCH_FORCE_1X_GAINSTAGE:
		return ADC_CH_GAIN_1X_gc;
   1a530:	80 e0       	ldi	r24, 0x00	; 0
   1a532:	01 c0       	rjmp	.+2      	; 0x1a536 <adcch_get_gain_setting+0x82>

	default:
		Assert(0);
		return 0;
   1a534:	80 e0       	ldi	r24, 0x00	; 0
	}
}
   1a536:	0f 90       	pop	r0
   1a538:	df 91       	pop	r29
   1a53a:	cf 91       	pop	r28
   1a53c:	08 95       	ret

0001a53e <adcch_set_input>:
 * possible unless the user specifies \ref ADCCH_FORCE_1X_GAINSTAGE as \a gain.
 */
static inline void adcch_set_input(struct adc_channel_config *ch_conf,
		enum adcch_positive_input pos, enum adcch_negative_input neg,
		uint8_t gain)
{
   1a53e:	cf 93       	push	r28
   1a540:	df 93       	push	r29
   1a542:	cd b7       	in	r28, 0x3d	; 61
   1a544:	de b7       	in	r29, 0x3e	; 62
   1a546:	25 97       	sbiw	r28, 0x05	; 5
   1a548:	cd bf       	out	0x3d, r28	; 61
   1a54a:	de bf       	out	0x3e, r29	; 62
   1a54c:	89 83       	std	Y+1, r24	; 0x01
   1a54e:	9a 83       	std	Y+2, r25	; 0x02
   1a550:	6b 83       	std	Y+3, r22	; 0x03
   1a552:	4c 83       	std	Y+4, r20	; 0x04
   1a554:	2d 83       	std	Y+5, r18	; 0x05
	if (pos >= ADCCH_POS_TEMPSENSE) {
   1a556:	8b 81       	ldd	r24, Y+3	; 0x03
   1a558:	80 31       	cpi	r24, 0x10	; 16
   1a55a:	78 f0       	brcs	.+30     	; 0x1a57a <adcch_set_input+0x3c>
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
   1a55c:	89 81       	ldd	r24, Y+1	; 0x01
   1a55e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a560:	fc 01       	movw	r30, r24
   1a562:	10 82       	st	Z, r1
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
   1a564:	8b 81       	ldd	r24, Y+3	; 0x03
   1a566:	80 51       	subi	r24, 0x10	; 16
   1a568:	28 2f       	mov	r18, r24
   1a56a:	22 0f       	add	r18, r18
   1a56c:	22 0f       	add	r18, r18
   1a56e:	22 0f       	add	r18, r18
   1a570:	89 81       	ldd	r24, Y+1	; 0x01
   1a572:	9a 81       	ldd	r25, Y+2	; 0x02
   1a574:	fc 01       	movw	r30, r24
   1a576:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   1a578:	87 c0       	rjmp	.+270    	; 0x1a688 <adcch_set_input+0x14a>
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
   1a57a:	8c 81       	ldd	r24, Y+4	; 0x04
   1a57c:	8a 30       	cpi	r24, 0x0A	; 10
   1a57e:	79 f4       	brne	.+30     	; 0x1a59e <adcch_set_input+0x60>
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
   1a580:	89 81       	ldd	r24, Y+1	; 0x01
   1a582:	9a 81       	ldd	r25, Y+2	; 0x02
   1a584:	21 e0       	ldi	r18, 0x01	; 1
   1a586:	fc 01       	movw	r30, r24
   1a588:	20 83       	st	Z, r18
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
   1a58a:	8b 81       	ldd	r24, Y+3	; 0x03
   1a58c:	28 2f       	mov	r18, r24
   1a58e:	22 0f       	add	r18, r18
   1a590:	22 0f       	add	r18, r18
   1a592:	22 0f       	add	r18, r18
   1a594:	89 81       	ldd	r24, Y+1	; 0x01
   1a596:	9a 81       	ldd	r25, Y+2	; 0x02
   1a598:	fc 01       	movw	r30, r24
   1a59a:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   1a59c:	75 c0       	rjmp	.+234    	; 0x1a688 <adcch_set_input+0x14a>
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
	} else if (neg <= ADCCH_NEG_PIN3) {
   1a59e:	8c 81       	ldd	r24, Y+4	; 0x04
   1a5a0:	84 30       	cpi	r24, 0x04	; 4
   1a5a2:	b8 f4       	brcc	.+46     	; 0x1a5d2 <adcch_set_input+0x94>
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINL_gc;
#else
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
   1a5a4:	89 81       	ldd	r24, Y+1	; 0x01
   1a5a6:	9a 81       	ldd	r25, Y+2	; 0x02
   1a5a8:	22 e0       	ldi	r18, 0x02	; 2
   1a5aa:	fc 01       	movw	r30, r24
   1a5ac:	20 83       	st	Z, r18
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   1a5ae:	8b 81       	ldd	r24, Y+3	; 0x03
   1a5b0:	88 2f       	mov	r24, r24
   1a5b2:	90 e0       	ldi	r25, 0x00	; 0
   1a5b4:	88 0f       	add	r24, r24
   1a5b6:	99 1f       	adc	r25, r25
   1a5b8:	88 0f       	add	r24, r24
   1a5ba:	99 1f       	adc	r25, r25
   1a5bc:	88 0f       	add	r24, r24
   1a5be:	99 1f       	adc	r25, r25
   1a5c0:	98 2f       	mov	r25, r24
   1a5c2:	8c 81       	ldd	r24, Y+4	; 0x04
   1a5c4:	89 2b       	or	r24, r25
   1a5c6:	28 2f       	mov	r18, r24
   1a5c8:	89 81       	ldd	r24, Y+1	; 0x01
   1a5ca:	9a 81       	ldd	r25, Y+2	; 0x02
   1a5cc:	fc 01       	movw	r30, r24
   1a5ce:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   1a5d0:	5b c0       	rjmp	.+182    	; 0x1a688 <adcch_set_input+0x14a>
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
				(neg << ADC_CH_MUXNEG_gp);
	} else if (neg <= ADCCH_NEG_PIN7) {
   1a5d2:	8c 81       	ldd	r24, Y+4	; 0x04
   1a5d4:	88 30       	cpi	r24, 0x08	; 8
   1a5d6:	d8 f4       	brcc	.+54     	; 0x1a60e <adcch_set_input+0xd0>
		 */
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINH_gc;
#else
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
   1a5d8:	8d 81       	ldd	r24, Y+5	; 0x05
   1a5da:	6c df       	rcall	.-296    	; 0x1a4b4 <adcch_get_gain_setting>
   1a5dc:	28 2f       	mov	r18, r24
   1a5de:	23 60       	ori	r18, 0x03	; 3
   1a5e0:	89 81       	ldd	r24, Y+1	; 0x01
   1a5e2:	9a 81       	ldd	r25, Y+2	; 0x02
   1a5e4:	fc 01       	movw	r30, r24
   1a5e6:	20 83       	st	Z, r18
				ADC_CH_INPUTMODE_DIFFWGAIN_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   1a5e8:	8b 81       	ldd	r24, Y+3	; 0x03
   1a5ea:	88 2f       	mov	r24, r24
   1a5ec:	90 e0       	ldi	r25, 0x00	; 0
   1a5ee:	88 0f       	add	r24, r24
   1a5f0:	99 1f       	adc	r25, r25
   1a5f2:	88 0f       	add	r24, r24
   1a5f4:	99 1f       	adc	r25, r25
   1a5f6:	88 0f       	add	r24, r24
   1a5f8:	99 1f       	adc	r25, r25
   1a5fa:	98 2f       	mov	r25, r24
   1a5fc:	8c 81       	ldd	r24, Y+4	; 0x04
   1a5fe:	84 50       	subi	r24, 0x04	; 4
   1a600:	89 2b       	or	r24, r25
   1a602:	28 2f       	mov	r18, r24
   1a604:	89 81       	ldd	r24, Y+1	; 0x01
   1a606:	9a 81       	ldd	r25, Y+2	; 0x02
   1a608:	fc 01       	movw	r30, r24
   1a60a:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   1a60c:	3d c0       	rjmp	.+122    	; 0x1a688 <adcch_set_input+0x14a>
		 * The bitmasks for the on-chip GND signals change when
		 * gain is enabled. To avoid unnecessary current consumption,
		 * do not enable gainstage for unity gain unless user explicitly
		 * specifies it with the ADCCH_FORCE_1X_GAINSTAGE macro.
		 */
		if (gain == 1) {
   1a60e:	8d 81       	ldd	r24, Y+5	; 0x05
   1a610:	81 30       	cpi	r24, 0x01	; 1
   1a612:	e1 f4       	brne	.+56     	; 0x1a64c <adcch_set_input+0x10e>
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
   1a614:	89 81       	ldd	r24, Y+1	; 0x01
   1a616:	9a 81       	ldd	r25, Y+2	; 0x02
   1a618:	22 e0       	ldi	r18, 0x02	; 2
   1a61a:	fc 01       	movw	r30, r24
   1a61c:	20 83       	st	Z, r18
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   1a61e:	8b 81       	ldd	r24, Y+3	; 0x03
   1a620:	88 2f       	mov	r24, r24
   1a622:	90 e0       	ldi	r25, 0x00	; 0
   1a624:	88 0f       	add	r24, r24
   1a626:	99 1f       	adc	r25, r25
   1a628:	88 0f       	add	r24, r24
   1a62a:	99 1f       	adc	r25, r25
   1a62c:	88 0f       	add	r24, r24
   1a62e:	99 1f       	adc	r25, r25
   1a630:	98 2f       	mov	r25, r24
   1a632:	8c 81       	ldd	r24, Y+4	; 0x04
   1a634:	88 30       	cpi	r24, 0x08	; 8
   1a636:	11 f4       	brne	.+4      	; 0x1a63c <adcch_set_input+0xfe>
   1a638:	85 e0       	ldi	r24, 0x05	; 5
   1a63a:	01 c0       	rjmp	.+2      	; 0x1a63e <adcch_set_input+0x100>
   1a63c:	87 e0       	ldi	r24, 0x07	; 7
   1a63e:	89 2b       	or	r24, r25
   1a640:	28 2f       	mov	r18, r24
   1a642:	89 81       	ldd	r24, Y+1	; 0x01
   1a644:	9a 81       	ldd	r25, Y+2	; 0x02
   1a646:	fc 01       	movw	r30, r24
   1a648:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   1a64a:	1e c0       	rjmp	.+60     	; 0x1a688 <adcch_set_input+0x14a>
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
					adcch_get_gain_setting(gain);
   1a64c:	8d 81       	ldd	r24, Y+5	; 0x05
   1a64e:	32 df       	rcall	.-412    	; 0x1a4b4 <adcch_get_gain_setting>
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
   1a650:	28 2f       	mov	r18, r24
   1a652:	23 60       	ori	r18, 0x03	; 3
   1a654:	89 81       	ldd	r24, Y+1	; 0x01
   1a656:	9a 81       	ldd	r25, Y+2	; 0x02
   1a658:	fc 01       	movw	r30, r24
   1a65a:	20 83       	st	Z, r18
					adcch_get_gain_setting(gain);
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   1a65c:	8b 81       	ldd	r24, Y+3	; 0x03
   1a65e:	88 2f       	mov	r24, r24
   1a660:	90 e0       	ldi	r25, 0x00	; 0
   1a662:	88 0f       	add	r24, r24
   1a664:	99 1f       	adc	r25, r25
   1a666:	88 0f       	add	r24, r24
   1a668:	99 1f       	adc	r25, r25
   1a66a:	88 0f       	add	r24, r24
   1a66c:	99 1f       	adc	r25, r25
   1a66e:	98 2f       	mov	r25, r24
   1a670:	8c 81       	ldd	r24, Y+4	; 0x04
   1a672:	89 30       	cpi	r24, 0x09	; 9
   1a674:	11 f4       	brne	.+4      	; 0x1a67a <adcch_set_input+0x13c>
   1a676:	84 e0       	ldi	r24, 0x04	; 4
   1a678:	01 c0       	rjmp	.+2      	; 0x1a67c <adcch_set_input+0x13e>
   1a67a:	87 e0       	ldi	r24, 0x07	; 7
   1a67c:	89 2b       	or	r24, r25
   1a67e:	28 2f       	mov	r18, r24
   1a680:	89 81       	ldd	r24, Y+1	; 0x01
   1a682:	9a 81       	ldd	r25, Y+2	; 0x02
   1a684:	fc 01       	movw	r30, r24
   1a686:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   1a688:	00 00       	nop
   1a68a:	25 96       	adiw	r28, 0x05	; 5
   1a68c:	cd bf       	out	0x3d, r28	; 61
   1a68e:	de bf       	out	0x3e, r29	; 62
   1a690:	df 91       	pop	r29
   1a692:	cf 91       	pop	r28
   1a694:	08 95       	ret

0001a696 <adcch_set_pin_scan>:
 * \note Only the AVR XMEGA AU family features this setting.
 * \note Pin scan is only available on ADC channel 0.
 */
static inline void adcch_set_pin_scan(struct adc_channel_config *ch_conf,
		uint8_t start_offset, uint8_t max_offset)
{
   1a696:	cf 93       	push	r28
   1a698:	df 93       	push	r29
   1a69a:	00 d0       	rcall	.+0      	; 0x1a69c <adcch_set_pin_scan+0x6>
   1a69c:	1f 92       	push	r1
   1a69e:	cd b7       	in	r28, 0x3d	; 61
   1a6a0:	de b7       	in	r29, 0x3e	; 62
   1a6a2:	89 83       	std	Y+1, r24	; 0x01
   1a6a4:	9a 83       	std	Y+2, r25	; 0x02
   1a6a6:	6b 83       	std	Y+3, r22	; 0x03
   1a6a8:	4c 83       	std	Y+4, r20	; 0x04
	Assert(start_offset < 16);
	Assert(max_offset < 16);
	Assert(start_offset <= max_offset);

	ch_conf->scan = max_offset | (start_offset << ADC_CH_OFFSET_gp);
   1a6aa:	8b 81       	ldd	r24, Y+3	; 0x03
   1a6ac:	88 2f       	mov	r24, r24
   1a6ae:	90 e0       	ldi	r25, 0x00	; 0
   1a6b0:	82 95       	swap	r24
   1a6b2:	92 95       	swap	r25
   1a6b4:	90 7f       	andi	r25, 0xF0	; 240
   1a6b6:	98 27       	eor	r25, r24
   1a6b8:	80 7f       	andi	r24, 0xF0	; 240
   1a6ba:	98 27       	eor	r25, r24
   1a6bc:	98 2f       	mov	r25, r24
   1a6be:	8c 81       	ldd	r24, Y+4	; 0x04
   1a6c0:	89 2b       	or	r24, r25
   1a6c2:	28 2f       	mov	r18, r24
   1a6c4:	89 81       	ldd	r24, Y+1	; 0x01
   1a6c6:	9a 81       	ldd	r25, Y+2	; 0x02
   1a6c8:	fc 01       	movw	r30, r24
   1a6ca:	23 83       	std	Z+3, r18	; 0x03
}
   1a6cc:	00 00       	nop
   1a6ce:	24 96       	adiw	r28, 0x04	; 4
   1a6d0:	cd bf       	out	0x3d, r28	; 61
   1a6d2:	de bf       	out	0x3e, r29	; 62
   1a6d4:	df 91       	pop	r29
   1a6d6:	cf 91       	pop	r28
   1a6d8:	08 95       	ret

0001a6da <adcch_set_interrupt_mode>:
 * \param ch_conf Pointer to ADC channel configuration.
 * \param mode Interrupt mode to set.
 */
static inline void adcch_set_interrupt_mode(struct adc_channel_config *ch_conf,
		enum adcch_mode mode)
{
   1a6da:	cf 93       	push	r28
   1a6dc:	df 93       	push	r29
   1a6de:	00 d0       	rcall	.+0      	; 0x1a6e0 <adcch_set_interrupt_mode+0x6>
   1a6e0:	cd b7       	in	r28, 0x3d	; 61
   1a6e2:	de b7       	in	r29, 0x3e	; 62
   1a6e4:	89 83       	std	Y+1, r24	; 0x01
   1a6e6:	9a 83       	std	Y+2, r25	; 0x02
   1a6e8:	6b 83       	std	Y+3, r22	; 0x03
	ch_conf->intctrl &= ~ADC_CH_INTMODE_gm;
   1a6ea:	89 81       	ldd	r24, Y+1	; 0x01
   1a6ec:	9a 81       	ldd	r25, Y+2	; 0x02
   1a6ee:	fc 01       	movw	r30, r24
   1a6f0:	82 81       	ldd	r24, Z+2	; 0x02
   1a6f2:	28 2f       	mov	r18, r24
   1a6f4:	23 7f       	andi	r18, 0xF3	; 243
   1a6f6:	89 81       	ldd	r24, Y+1	; 0x01
   1a6f8:	9a 81       	ldd	r25, Y+2	; 0x02
   1a6fa:	fc 01       	movw	r30, r24
   1a6fc:	22 83       	std	Z+2, r18	; 0x02
	ch_conf->intctrl |= mode;
   1a6fe:	89 81       	ldd	r24, Y+1	; 0x01
   1a700:	9a 81       	ldd	r25, Y+2	; 0x02
   1a702:	fc 01       	movw	r30, r24
   1a704:	92 81       	ldd	r25, Z+2	; 0x02
   1a706:	8b 81       	ldd	r24, Y+3	; 0x03
   1a708:	29 2f       	mov	r18, r25
   1a70a:	28 2b       	or	r18, r24
   1a70c:	89 81       	ldd	r24, Y+1	; 0x01
   1a70e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a710:	fc 01       	movw	r30, r24
   1a712:	22 83       	std	Z+2, r18	; 0x02
}
   1a714:	00 00       	nop
   1a716:	23 96       	adiw	r28, 0x03	; 3
   1a718:	cd bf       	out	0x3d, r28	; 61
   1a71a:	de bf       	out	0x3e, r29	; 62
   1a71c:	df 91       	pop	r29
   1a71e:	cf 91       	pop	r28
   1a720:	08 95       	ret

0001a722 <adcch_enable_interrupt>:
 * \brief Enable interrupts on ADC channel
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
   1a722:	cf 93       	push	r28
   1a724:	df 93       	push	r29
   1a726:	1f 92       	push	r1
   1a728:	1f 92       	push	r1
   1a72a:	cd b7       	in	r28, 0x3d	; 61
   1a72c:	de b7       	in	r29, 0x3e	; 62
   1a72e:	89 83       	std	Y+1, r24	; 0x01
   1a730:	9a 83       	std	Y+2, r25	; 0x02
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
   1a732:	89 81       	ldd	r24, Y+1	; 0x01
   1a734:	9a 81       	ldd	r25, Y+2	; 0x02
   1a736:	fc 01       	movw	r30, r24
   1a738:	82 81       	ldd	r24, Z+2	; 0x02
   1a73a:	28 2f       	mov	r18, r24
   1a73c:	2c 7f       	andi	r18, 0xFC	; 252
   1a73e:	89 81       	ldd	r24, Y+1	; 0x01
   1a740:	9a 81       	ldd	r25, Y+2	; 0x02
   1a742:	fc 01       	movw	r30, r24
   1a744:	22 83       	std	Z+2, r18	; 0x02
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
   1a746:	89 81       	ldd	r24, Y+1	; 0x01
   1a748:	9a 81       	ldd	r25, Y+2	; 0x02
   1a74a:	fc 01       	movw	r30, r24
   1a74c:	82 81       	ldd	r24, Z+2	; 0x02
   1a74e:	28 2f       	mov	r18, r24
   1a750:	21 60       	ori	r18, 0x01	; 1
   1a752:	89 81       	ldd	r24, Y+1	; 0x01
   1a754:	9a 81       	ldd	r25, Y+2	; 0x02
   1a756:	fc 01       	movw	r30, r24
   1a758:	22 83       	std	Z+2, r18	; 0x02
}
   1a75a:	00 00       	nop
   1a75c:	0f 90       	pop	r0
   1a75e:	0f 90       	pop	r0
   1a760:	df 91       	pop	r29
   1a762:	cf 91       	pop	r28
   1a764:	08 95       	ret

0001a766 <pmic_init>:
 *
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
   1a766:	cf 93       	push	r28
   1a768:	df 93       	push	r29
   1a76a:	cd b7       	in	r28, 0x3d	; 61
   1a76c:	de b7       	in	r29, 0x3e	; 62
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
   1a76e:	80 ea       	ldi	r24, 0xA0	; 160
   1a770:	90 e0       	ldi	r25, 0x00	; 0
   1a772:	27 e0       	ldi	r18, 0x07	; 7
   1a774:	fc 01       	movw	r30, r24
   1a776:	22 83       	std	Z+2, r18	; 0x02
			PMIC_LVL_HIGH;
}
   1a778:	00 00       	nop
   1a77a:	df 91       	pop	r29
   1a77c:	cf 91       	pop	r28
   1a77e:	08 95       	ret

0001a780 <pmic_set_scheduling>:
 *
 * \note The low-priority vector, INTPRI, must be set to 0 when round-robin
 * scheduling is disabled to return to default interrupt priority order.
 */
static inline void pmic_set_scheduling(enum pmic_schedule schedule)
{
   1a780:	cf 93       	push	r28
   1a782:	df 93       	push	r29
   1a784:	1f 92       	push	r1
   1a786:	cd b7       	in	r28, 0x3d	; 61
   1a788:	de b7       	in	r29, 0x3e	; 62
   1a78a:	89 83       	std	Y+1, r24	; 0x01
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
   1a78c:	89 81       	ldd	r24, Y+1	; 0x01
   1a78e:	88 2f       	mov	r24, r24
   1a790:	90 e0       	ldi	r25, 0x00	; 0
   1a792:	00 97       	sbiw	r24, 0x00	; 0
   1a794:	19 f0       	breq	.+6      	; 0x1a79c <pmic_set_scheduling+0x1c>
   1a796:	01 97       	sbiw	r24, 0x01	; 1
   1a798:	79 f0       	breq	.+30     	; 0x1a7b8 <pmic_set_scheduling+0x38>
	case PMIC_SCH_ROUND_ROBIN:
		PMIC.CTRL |= PMIC_RREN_bm;
		break;

	default:
		break;
   1a79a:	18 c0       	rjmp	.+48     	; 0x1a7cc <pmic_set_scheduling+0x4c>
{
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
	case PMIC_SCH_FIXED_PRIORITY:
		PMIC.CTRL &= ~PMIC_RREN_bm;
   1a79c:	80 ea       	ldi	r24, 0xA0	; 160
   1a79e:	90 e0       	ldi	r25, 0x00	; 0
   1a7a0:	20 ea       	ldi	r18, 0xA0	; 160
   1a7a2:	30 e0       	ldi	r19, 0x00	; 0
   1a7a4:	f9 01       	movw	r30, r18
   1a7a6:	22 81       	ldd	r18, Z+2	; 0x02
   1a7a8:	2f 77       	andi	r18, 0x7F	; 127
   1a7aa:	fc 01       	movw	r30, r24
   1a7ac:	22 83       	std	Z+2, r18	; 0x02
		PMIC.INTPRI = 0;
   1a7ae:	80 ea       	ldi	r24, 0xA0	; 160
   1a7b0:	90 e0       	ldi	r25, 0x00	; 0
   1a7b2:	fc 01       	movw	r30, r24
   1a7b4:	11 82       	std	Z+1, r1	; 0x01
		break;
   1a7b6:	0a c0       	rjmp	.+20     	; 0x1a7cc <pmic_set_scheduling+0x4c>

	case PMIC_SCH_ROUND_ROBIN:
		PMIC.CTRL |= PMIC_RREN_bm;
   1a7b8:	80 ea       	ldi	r24, 0xA0	; 160
   1a7ba:	90 e0       	ldi	r25, 0x00	; 0
   1a7bc:	20 ea       	ldi	r18, 0xA0	; 160
   1a7be:	30 e0       	ldi	r19, 0x00	; 0
   1a7c0:	f9 01       	movw	r30, r18
   1a7c2:	22 81       	ldd	r18, Z+2	; 0x02
   1a7c4:	20 68       	ori	r18, 0x80	; 128
   1a7c6:	fc 01       	movw	r30, r24
   1a7c8:	22 83       	std	Z+2, r18	; 0x02
		break;
   1a7ca:	00 00       	nop

	default:
		break;
	};
}
   1a7cc:	00 00       	nop
   1a7ce:	0f 90       	pop	r0
   1a7d0:	df 91       	pop	r29
   1a7d2:	cf 91       	pop	r28
   1a7d4:	08 95       	ret

0001a7d6 <dma_set_priority_mode>:
 * for dual channel devices.
 *
 * \param primode DMA channel priority mode given by a DMA_PRIMODE_t type
 */
static inline void dma_set_priority_mode(DMA_PRIMODE_t primode)
{
   1a7d6:	cf 93       	push	r28
   1a7d8:	df 93       	push	r29
   1a7da:	1f 92       	push	r1
   1a7dc:	1f 92       	push	r1
   1a7de:	cd b7       	in	r28, 0x3d	; 61
   1a7e0:	de b7       	in	r29, 0x3e	; 62
   1a7e2:	8a 83       	std	Y+2, r24	; 0x02
	Assert(!(primode & ~DMA_PRIMODE_gm));
#else
	Assert(!(primode & ~DMA_PRIMODE_bm));
#endif

	iflags = cpu_irq_save();
   1a7e4:	54 da       	rcall	.-2904   	; 0x19c8e <cpu_irq_save>
   1a7e6:	89 83       	std	Y+1, r24	; 0x01

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_gm) | primode;
   1a7e8:	80 e0       	ldi	r24, 0x00	; 0
   1a7ea:	91 e0       	ldi	r25, 0x01	; 1
   1a7ec:	20 e0       	ldi	r18, 0x00	; 0
   1a7ee:	31 e0       	ldi	r19, 0x01	; 1
   1a7f0:	f9 01       	movw	r30, r18
   1a7f2:	20 81       	ld	r18, Z
   1a7f4:	32 2f       	mov	r19, r18
   1a7f6:	3c 7f       	andi	r19, 0xFC	; 252
   1a7f8:	2a 81       	ldd	r18, Y+2	; 0x02
   1a7fa:	23 2b       	or	r18, r19
   1a7fc:	fc 01       	movw	r30, r24
   1a7fe:	20 83       	st	Z, r18
#else
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_bm) | primode;
#endif

	cpu_irq_restore(iflags);
   1a800:	89 81       	ldd	r24, Y+1	; 0x01
   1a802:	55 da       	rcall	.-2902   	; 0x19cae <cpu_irq_restore>
}
   1a804:	00 00       	nop
   1a806:	0f 90       	pop	r0
   1a808:	0f 90       	pop	r0
   1a80a:	df 91       	pop	r29
   1a80c:	cf 91       	pop	r28
   1a80e:	08 95       	ret

0001a810 <dma_set_double_buffer_mode>:
 *
 * \param dbufmode Double buffer channel configuration given by a
 *                 DMA_DBUFMODE_t type
 */
static inline void dma_set_double_buffer_mode(DMA_DBUFMODE_t dbufmode)
{
   1a810:	cf 93       	push	r28
   1a812:	df 93       	push	r29
   1a814:	1f 92       	push	r1
   1a816:	1f 92       	push	r1
   1a818:	cd b7       	in	r28, 0x3d	; 61
   1a81a:	de b7       	in	r29, 0x3e	; 62
   1a81c:	8a 83       	std	Y+2, r24	; 0x02
	Assert(!(dbufmode & ~DMA_DBUFMODE_gm));
#else
	Assert(!(dbufmode & ~DMA_DBUFMODE_bm));
#endif

	iflags = cpu_irq_save();
   1a81e:	37 da       	rcall	.-2962   	; 0x19c8e <cpu_irq_save>
   1a820:	89 83       	std	Y+1, r24	; 0x01

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_gm) | dbufmode;
   1a822:	80 e0       	ldi	r24, 0x00	; 0
   1a824:	91 e0       	ldi	r25, 0x01	; 1
   1a826:	20 e0       	ldi	r18, 0x00	; 0
   1a828:	31 e0       	ldi	r19, 0x01	; 1
   1a82a:	f9 01       	movw	r30, r18
   1a82c:	20 81       	ld	r18, Z
   1a82e:	32 2f       	mov	r19, r18
   1a830:	33 7f       	andi	r19, 0xF3	; 243
   1a832:	2a 81       	ldd	r18, Y+2	; 0x02
   1a834:	23 2b       	or	r18, r19
   1a836:	fc 01       	movw	r30, r24
   1a838:	20 83       	st	Z, r18
#else
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_bm) | dbufmode;
#endif

	cpu_irq_restore(iflags);
   1a83a:	89 81       	ldd	r24, Y+1	; 0x01
   1a83c:	38 da       	rcall	.-2960   	; 0x19cae <cpu_irq_restore>
}
   1a83e:	00 00       	nop
   1a840:	0f 90       	pop	r0
   1a842:	0f 90       	pop	r0
   1a844:	df 91       	pop	r29
   1a846:	cf 91       	pop	r28
   1a848:	08 95       	ret

0001a84a <dma_channel_enable>:
 * enabling the channel.
 *
 * \param num DMA channel to enable
 */
static inline void dma_channel_enable(dma_channel_num_t num)
{
   1a84a:	cf 93       	push	r28
   1a84c:	df 93       	push	r29
   1a84e:	00 d0       	rcall	.+0      	; 0x1a850 <dma_channel_enable+0x6>
   1a850:	1f 92       	push	r1
   1a852:	cd b7       	in	r28, 0x3d	; 61
   1a854:	de b7       	in	r29, 0x3e	; 62
   1a856:	8c 83       	std	Y+4, r24	; 0x04
	irqflags_t iflags = cpu_irq_save();
   1a858:	1a da       	rcall	.-3020   	; 0x19c8e <cpu_irq_save>
   1a85a:	89 83       	std	Y+1, r24	; 0x01
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
   1a85c:	8c 81       	ldd	r24, Y+4	; 0x04
   1a85e:	88 2f       	mov	r24, r24
   1a860:	90 e0       	ldi	r25, 0x00	; 0
   1a862:	41 96       	adiw	r24, 0x11	; 17
   1a864:	82 95       	swap	r24
   1a866:	92 95       	swap	r25
   1a868:	90 7f       	andi	r25, 0xF0	; 240
   1a86a:	98 27       	eor	r25, r24
   1a86c:	80 7f       	andi	r24, 0xF0	; 240
   1a86e:	98 27       	eor	r25, r24
   1a870:	8a 83       	std	Y+2, r24	; 0x02
   1a872:	9b 83       	std	Y+3, r25	; 0x03

#if XMEGA_A || XMEGA_AU
	channel->CTRLA |= DMA_CH_ENABLE_bm;
   1a874:	8a 81       	ldd	r24, Y+2	; 0x02
   1a876:	9b 81       	ldd	r25, Y+3	; 0x03
   1a878:	fc 01       	movw	r30, r24
   1a87a:	80 81       	ld	r24, Z
   1a87c:	28 2f       	mov	r18, r24
   1a87e:	20 68       	ori	r18, 0x80	; 128
   1a880:	8a 81       	ldd	r24, Y+2	; 0x02
   1a882:	9b 81       	ldd	r25, Y+3	; 0x03
   1a884:	fc 01       	movw	r30, r24
   1a886:	20 83       	st	Z, r18
#else
	channel->CTRLA |= DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
   1a888:	89 81       	ldd	r24, Y+1	; 0x01
   1a88a:	11 da       	rcall	.-3038   	; 0x19cae <cpu_irq_restore>
}
   1a88c:	00 00       	nop
   1a88e:	24 96       	adiw	r28, 0x04	; 4
   1a890:	cd bf       	out	0x3d, r28	; 61
   1a892:	de bf       	out	0x3e, r29	; 62
   1a894:	df 91       	pop	r29
   1a896:	cf 91       	pop	r28
   1a898:	08 95       	ret

0001a89a <dma_channel_set_burst_length>:
 *                     type
 */
static inline void dma_channel_set_burst_length(
		struct dma_channel_config *config,
		DMA_CH_BURSTLEN_t burst_length)
{
   1a89a:	cf 93       	push	r28
   1a89c:	df 93       	push	r29
   1a89e:	00 d0       	rcall	.+0      	; 0x1a8a0 <dma_channel_set_burst_length+0x6>
   1a8a0:	cd b7       	in	r28, 0x3d	; 61
   1a8a2:	de b7       	in	r29, 0x3e	; 62
   1a8a4:	89 83       	std	Y+1, r24	; 0x01
   1a8a6:	9a 83       	std	Y+2, r25	; 0x02
   1a8a8:	6b 83       	std	Y+3, r22	; 0x03
	config->ctrla &= ~DMA_CH_BURSTLEN_gm;
   1a8aa:	89 81       	ldd	r24, Y+1	; 0x01
   1a8ac:	9a 81       	ldd	r25, Y+2	; 0x02
   1a8ae:	fc 01       	movw	r30, r24
   1a8b0:	80 81       	ld	r24, Z
   1a8b2:	28 2f       	mov	r18, r24
   1a8b4:	2c 7f       	andi	r18, 0xFC	; 252
   1a8b6:	89 81       	ldd	r24, Y+1	; 0x01
   1a8b8:	9a 81       	ldd	r25, Y+2	; 0x02
   1a8ba:	fc 01       	movw	r30, r24
   1a8bc:	20 83       	st	Z, r18
	config->ctrla |= burst_length;
   1a8be:	89 81       	ldd	r24, Y+1	; 0x01
   1a8c0:	9a 81       	ldd	r25, Y+2	; 0x02
   1a8c2:	fc 01       	movw	r30, r24
   1a8c4:	90 81       	ld	r25, Z
   1a8c6:	8b 81       	ldd	r24, Y+3	; 0x03
   1a8c8:	29 2f       	mov	r18, r25
   1a8ca:	28 2b       	or	r18, r24
   1a8cc:	89 81       	ldd	r24, Y+1	; 0x01
   1a8ce:	9a 81       	ldd	r25, Y+2	; 0x02
   1a8d0:	fc 01       	movw	r30, r24
   1a8d2:	20 83       	st	Z, r18
}
   1a8d4:	00 00       	nop
   1a8d6:	23 96       	adiw	r28, 0x03	; 3
   1a8d8:	cd bf       	out	0x3d, r28	; 61
   1a8da:	de bf       	out	0x3e, r29	; 62
   1a8dc:	df 91       	pop	r29
   1a8de:	cf 91       	pop	r28
   1a8e0:	08 95       	ret

0001a8e2 <dma_channel_set_single_shot>:
 * transfer mode.
 *
 * \param config Pointer to a \ref dma_channel_config variable
 */
static inline void dma_channel_set_single_shot(struct dma_channel_config *config)
{
   1a8e2:	cf 93       	push	r28
   1a8e4:	df 93       	push	r29
   1a8e6:	1f 92       	push	r1
   1a8e8:	1f 92       	push	r1
   1a8ea:	cd b7       	in	r28, 0x3d	; 61
   1a8ec:	de b7       	in	r29, 0x3e	; 62
   1a8ee:	89 83       	std	Y+1, r24	; 0x01
   1a8f0:	9a 83       	std	Y+2, r25	; 0x02
	config->ctrla |= DMA_CH_SINGLE_bm;
   1a8f2:	89 81       	ldd	r24, Y+1	; 0x01
   1a8f4:	9a 81       	ldd	r25, Y+2	; 0x02
   1a8f6:	fc 01       	movw	r30, r24
   1a8f8:	80 81       	ld	r24, Z
   1a8fa:	28 2f       	mov	r18, r24
   1a8fc:	24 60       	ori	r18, 0x04	; 4
   1a8fe:	89 81       	ldd	r24, Y+1	; 0x01
   1a900:	9a 81       	ldd	r25, Y+2	; 0x02
   1a902:	fc 01       	movw	r30, r24
   1a904:	20 83       	st	Z, r18
}
   1a906:	00 00       	nop
   1a908:	0f 90       	pop	r0
   1a90a:	0f 90       	pop	r0
   1a90c:	df 91       	pop	r29
   1a90e:	cf 91       	pop	r28
   1a910:	08 95       	ret

0001a912 <dma_channel_set_interrupt_level>:
 * \param config Pointer to a \ref dma_channel_config variable
 * \param level Interrupt level given by a \ref dma_int_level_t type
 */
static inline void dma_channel_set_interrupt_level(struct dma_channel_config
		*config, enum dma_int_level_t level)
{
   1a912:	cf 93       	push	r28
   1a914:	df 93       	push	r29
   1a916:	00 d0       	rcall	.+0      	; 0x1a918 <dma_channel_set_interrupt_level+0x6>
   1a918:	cd b7       	in	r28, 0x3d	; 61
   1a91a:	de b7       	in	r29, 0x3e	; 62
   1a91c:	89 83       	std	Y+1, r24	; 0x01
   1a91e:	9a 83       	std	Y+2, r25	; 0x02
   1a920:	6b 83       	std	Y+3, r22	; 0x03
	config->ctrlb &= ~(DMA_CH_ERRINTLVL_gm | DMA_CH_TRNINTLVL_gm);
   1a922:	89 81       	ldd	r24, Y+1	; 0x01
   1a924:	9a 81       	ldd	r25, Y+2	; 0x02
   1a926:	fc 01       	movw	r30, r24
   1a928:	81 81       	ldd	r24, Z+1	; 0x01
   1a92a:	28 2f       	mov	r18, r24
   1a92c:	20 7f       	andi	r18, 0xF0	; 240
   1a92e:	89 81       	ldd	r24, Y+1	; 0x01
   1a930:	9a 81       	ldd	r25, Y+2	; 0x02
   1a932:	fc 01       	movw	r30, r24
   1a934:	21 83       	std	Z+1, r18	; 0x01
	config->ctrlb |= (level << DMA_CH_ERRINTLVL_gp)
   1a936:	89 81       	ldd	r24, Y+1	; 0x01
   1a938:	9a 81       	ldd	r25, Y+2	; 0x02
   1a93a:	fc 01       	movw	r30, r24
   1a93c:	81 81       	ldd	r24, Z+1	; 0x01
   1a93e:	28 2f       	mov	r18, r24
   1a940:	8b 81       	ldd	r24, Y+3	; 0x03
   1a942:	88 2f       	mov	r24, r24
   1a944:	90 e0       	ldi	r25, 0x00	; 0
   1a946:	88 0f       	add	r24, r24
   1a948:	99 1f       	adc	r25, r25
   1a94a:	88 0f       	add	r24, r24
   1a94c:	99 1f       	adc	r25, r25
   1a94e:	98 2f       	mov	r25, r24
   1a950:	8b 81       	ldd	r24, Y+3	; 0x03
   1a952:	89 2b       	or	r24, r25
   1a954:	82 2b       	or	r24, r18
   1a956:	28 2f       	mov	r18, r24
   1a958:	89 81       	ldd	r24, Y+1	; 0x01
   1a95a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a95c:	fc 01       	movw	r30, r24
   1a95e:	21 83       	std	Z+1, r18	; 0x01
			| (level << DMA_CH_TRNINTLVL_gp);
}
   1a960:	00 00       	nop
   1a962:	23 96       	adiw	r28, 0x03	; 3
   1a964:	cd bf       	out	0x3d, r28	; 61
   1a966:	de bf       	out	0x3e, r29	; 62
   1a968:	df 91       	pop	r29
   1a96a:	cf 91       	pop	r28
   1a96c:	08 95       	ret

0001a96e <dma_channel_set_src_reload_mode>:
 *             DMA_CH_SRCRELOAD_t type
 */
static inline void dma_channel_set_src_reload_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCRELOAD_t mode)
{
   1a96e:	cf 93       	push	r28
   1a970:	df 93       	push	r29
   1a972:	00 d0       	rcall	.+0      	; 0x1a974 <dma_channel_set_src_reload_mode+0x6>
   1a974:	cd b7       	in	r28, 0x3d	; 61
   1a976:	de b7       	in	r29, 0x3e	; 62
   1a978:	89 83       	std	Y+1, r24	; 0x01
   1a97a:	9a 83       	std	Y+2, r25	; 0x02
   1a97c:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_SRCRELOAD_gm;
   1a97e:	89 81       	ldd	r24, Y+1	; 0x01
   1a980:	9a 81       	ldd	r25, Y+2	; 0x02
   1a982:	fc 01       	movw	r30, r24
   1a984:	82 81       	ldd	r24, Z+2	; 0x02
   1a986:	28 2f       	mov	r18, r24
   1a988:	2f 73       	andi	r18, 0x3F	; 63
   1a98a:	89 81       	ldd	r24, Y+1	; 0x01
   1a98c:	9a 81       	ldd	r25, Y+2	; 0x02
   1a98e:	fc 01       	movw	r30, r24
   1a990:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   1a992:	89 81       	ldd	r24, Y+1	; 0x01
   1a994:	9a 81       	ldd	r25, Y+2	; 0x02
   1a996:	fc 01       	movw	r30, r24
   1a998:	92 81       	ldd	r25, Z+2	; 0x02
   1a99a:	8b 81       	ldd	r24, Y+3	; 0x03
   1a99c:	29 2f       	mov	r18, r25
   1a99e:	28 2b       	or	r18, r24
   1a9a0:	89 81       	ldd	r24, Y+1	; 0x01
   1a9a2:	9a 81       	ldd	r25, Y+2	; 0x02
   1a9a4:	fc 01       	movw	r30, r24
   1a9a6:	22 83       	std	Z+2, r18	; 0x02
}
   1a9a8:	00 00       	nop
   1a9aa:	23 96       	adiw	r28, 0x03	; 3
   1a9ac:	cd bf       	out	0x3d, r28	; 61
   1a9ae:	de bf       	out	0x3e, r29	; 62
   1a9b0:	df 91       	pop	r29
   1a9b2:	cf 91       	pop	r28
   1a9b4:	08 95       	ret

0001a9b6 <dma_channel_set_dest_reload_mode>:
 *             DMA_CH_DESTRELOAD_t type
 */
static inline void dma_channel_set_dest_reload_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTRELOAD_t mode)
{
   1a9b6:	cf 93       	push	r28
   1a9b8:	df 93       	push	r29
   1a9ba:	00 d0       	rcall	.+0      	; 0x1a9bc <dma_channel_set_dest_reload_mode+0x6>
   1a9bc:	cd b7       	in	r28, 0x3d	; 61
   1a9be:	de b7       	in	r29, 0x3e	; 62
   1a9c0:	89 83       	std	Y+1, r24	; 0x01
   1a9c2:	9a 83       	std	Y+2, r25	; 0x02
   1a9c4:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_DESTRELOAD_gm;
   1a9c6:	89 81       	ldd	r24, Y+1	; 0x01
   1a9c8:	9a 81       	ldd	r25, Y+2	; 0x02
   1a9ca:	fc 01       	movw	r30, r24
   1a9cc:	82 81       	ldd	r24, Z+2	; 0x02
   1a9ce:	28 2f       	mov	r18, r24
   1a9d0:	23 7f       	andi	r18, 0xF3	; 243
   1a9d2:	89 81       	ldd	r24, Y+1	; 0x01
   1a9d4:	9a 81       	ldd	r25, Y+2	; 0x02
   1a9d6:	fc 01       	movw	r30, r24
   1a9d8:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   1a9da:	89 81       	ldd	r24, Y+1	; 0x01
   1a9dc:	9a 81       	ldd	r25, Y+2	; 0x02
   1a9de:	fc 01       	movw	r30, r24
   1a9e0:	92 81       	ldd	r25, Z+2	; 0x02
   1a9e2:	8b 81       	ldd	r24, Y+3	; 0x03
   1a9e4:	29 2f       	mov	r18, r25
   1a9e6:	28 2b       	or	r18, r24
   1a9e8:	89 81       	ldd	r24, Y+1	; 0x01
   1a9ea:	9a 81       	ldd	r25, Y+2	; 0x02
   1a9ec:	fc 01       	movw	r30, r24
   1a9ee:	22 83       	std	Z+2, r18	; 0x02
}
   1a9f0:	00 00       	nop
   1a9f2:	23 96       	adiw	r28, 0x03	; 3
   1a9f4:	cd bf       	out	0x3d, r28	; 61
   1a9f6:	de bf       	out	0x3e, r29	; 62
   1a9f8:	df 91       	pop	r29
   1a9fa:	cf 91       	pop	r28
   1a9fc:	08 95       	ret

0001a9fe <dma_channel_set_src_dir_mode>:
 *             DMA_CH_SRCDIR_t type
 */
static inline void dma_channel_set_src_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCDIR_t mode)
{
   1a9fe:	cf 93       	push	r28
   1aa00:	df 93       	push	r29
   1aa02:	00 d0       	rcall	.+0      	; 0x1aa04 <dma_channel_set_src_dir_mode+0x6>
   1aa04:	cd b7       	in	r28, 0x3d	; 61
   1aa06:	de b7       	in	r29, 0x3e	; 62
   1aa08:	89 83       	std	Y+1, r24	; 0x01
   1aa0a:	9a 83       	std	Y+2, r25	; 0x02
   1aa0c:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_SRCDIR_gm;
   1aa0e:	89 81       	ldd	r24, Y+1	; 0x01
   1aa10:	9a 81       	ldd	r25, Y+2	; 0x02
   1aa12:	fc 01       	movw	r30, r24
   1aa14:	82 81       	ldd	r24, Z+2	; 0x02
   1aa16:	28 2f       	mov	r18, r24
   1aa18:	2f 7c       	andi	r18, 0xCF	; 207
   1aa1a:	89 81       	ldd	r24, Y+1	; 0x01
   1aa1c:	9a 81       	ldd	r25, Y+2	; 0x02
   1aa1e:	fc 01       	movw	r30, r24
   1aa20:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   1aa22:	89 81       	ldd	r24, Y+1	; 0x01
   1aa24:	9a 81       	ldd	r25, Y+2	; 0x02
   1aa26:	fc 01       	movw	r30, r24
   1aa28:	92 81       	ldd	r25, Z+2	; 0x02
   1aa2a:	8b 81       	ldd	r24, Y+3	; 0x03
   1aa2c:	29 2f       	mov	r18, r25
   1aa2e:	28 2b       	or	r18, r24
   1aa30:	89 81       	ldd	r24, Y+1	; 0x01
   1aa32:	9a 81       	ldd	r25, Y+2	; 0x02
   1aa34:	fc 01       	movw	r30, r24
   1aa36:	22 83       	std	Z+2, r18	; 0x02
}
   1aa38:	00 00       	nop
   1aa3a:	23 96       	adiw	r28, 0x03	; 3
   1aa3c:	cd bf       	out	0x3d, r28	; 61
   1aa3e:	de bf       	out	0x3e, r29	; 62
   1aa40:	df 91       	pop	r29
   1aa42:	cf 91       	pop	r28
   1aa44:	08 95       	ret

0001aa46 <dma_channel_set_dest_dir_mode>:
 *             DMA_CH_DESTDIR_t type
 */
static inline void dma_channel_set_dest_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTDIR_t mode)
{
   1aa46:	cf 93       	push	r28
   1aa48:	df 93       	push	r29
   1aa4a:	00 d0       	rcall	.+0      	; 0x1aa4c <dma_channel_set_dest_dir_mode+0x6>
   1aa4c:	cd b7       	in	r28, 0x3d	; 61
   1aa4e:	de b7       	in	r29, 0x3e	; 62
   1aa50:	89 83       	std	Y+1, r24	; 0x01
   1aa52:	9a 83       	std	Y+2, r25	; 0x02
   1aa54:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_DESTDIR_gm;
   1aa56:	89 81       	ldd	r24, Y+1	; 0x01
   1aa58:	9a 81       	ldd	r25, Y+2	; 0x02
   1aa5a:	fc 01       	movw	r30, r24
   1aa5c:	82 81       	ldd	r24, Z+2	; 0x02
   1aa5e:	28 2f       	mov	r18, r24
   1aa60:	2c 7f       	andi	r18, 0xFC	; 252
   1aa62:	89 81       	ldd	r24, Y+1	; 0x01
   1aa64:	9a 81       	ldd	r25, Y+2	; 0x02
   1aa66:	fc 01       	movw	r30, r24
   1aa68:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   1aa6a:	89 81       	ldd	r24, Y+1	; 0x01
   1aa6c:	9a 81       	ldd	r25, Y+2	; 0x02
   1aa6e:	fc 01       	movw	r30, r24
   1aa70:	92 81       	ldd	r25, Z+2	; 0x02
   1aa72:	8b 81       	ldd	r24, Y+3	; 0x03
   1aa74:	29 2f       	mov	r18, r25
   1aa76:	28 2b       	or	r18, r24
   1aa78:	89 81       	ldd	r24, Y+1	; 0x01
   1aa7a:	9a 81       	ldd	r25, Y+2	; 0x02
   1aa7c:	fc 01       	movw	r30, r24
   1aa7e:	22 83       	std	Z+2, r18	; 0x02
}
   1aa80:	00 00       	nop
   1aa82:	23 96       	adiw	r28, 0x03	; 3
   1aa84:	cd bf       	out	0x3d, r28	; 61
   1aa86:	de bf       	out	0x3e, r29	; 62
   1aa88:	df 91       	pop	r29
   1aa8a:	cf 91       	pop	r28
   1aa8c:	08 95       	ret

0001aa8e <dma_channel_set_trigger_source>:
 * \param source DMA channel trigger source given by a DMA_CH_TRIGSRC_t type
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
   1aa8e:	cf 93       	push	r28
   1aa90:	df 93       	push	r29
   1aa92:	00 d0       	rcall	.+0      	; 0x1aa94 <dma_channel_set_trigger_source+0x6>
   1aa94:	cd b7       	in	r28, 0x3d	; 61
   1aa96:	de b7       	in	r29, 0x3e	; 62
   1aa98:	89 83       	std	Y+1, r24	; 0x01
   1aa9a:	9a 83       	std	Y+2, r25	; 0x02
   1aa9c:	6b 83       	std	Y+3, r22	; 0x03
	config->trigsrc = source;
   1aa9e:	89 81       	ldd	r24, Y+1	; 0x01
   1aaa0:	9a 81       	ldd	r25, Y+2	; 0x02
   1aaa2:	2b 81       	ldd	r18, Y+3	; 0x03
   1aaa4:	fc 01       	movw	r30, r24
   1aaa6:	23 83       	std	Z+3, r18	; 0x03
}
   1aaa8:	00 00       	nop
   1aaaa:	23 96       	adiw	r28, 0x03	; 3
   1aaac:	cd bf       	out	0x3d, r28	; 61
   1aaae:	de bf       	out	0x3e, r29	; 62
   1aab0:	df 91       	pop	r29
   1aab2:	cf 91       	pop	r28
   1aab4:	08 95       	ret

0001aab6 <dma_channel_set_transfer_count>:
 * \param count Number of bytes in each block transfer
 */
static inline void dma_channel_set_transfer_count(
		struct dma_channel_config *config,
		uint16_t count)
{
   1aab6:	cf 93       	push	r28
   1aab8:	df 93       	push	r29
   1aaba:	00 d0       	rcall	.+0      	; 0x1aabc <dma_channel_set_transfer_count+0x6>
   1aabc:	1f 92       	push	r1
   1aabe:	cd b7       	in	r28, 0x3d	; 61
   1aac0:	de b7       	in	r29, 0x3e	; 62
   1aac2:	89 83       	std	Y+1, r24	; 0x01
   1aac4:	9a 83       	std	Y+2, r25	; 0x02
   1aac6:	6b 83       	std	Y+3, r22	; 0x03
   1aac8:	7c 83       	std	Y+4, r23	; 0x04
	config->trfcnt = count;
   1aaca:	89 81       	ldd	r24, Y+1	; 0x01
   1aacc:	9a 81       	ldd	r25, Y+2	; 0x02
   1aace:	2b 81       	ldd	r18, Y+3	; 0x03
   1aad0:	3c 81       	ldd	r19, Y+4	; 0x04
   1aad2:	fc 01       	movw	r30, r24
   1aad4:	24 83       	std	Z+4, r18	; 0x04
   1aad6:	35 83       	std	Z+5, r19	; 0x05
}
   1aad8:	00 00       	nop
   1aada:	24 96       	adiw	r28, 0x04	; 4
   1aadc:	cd bf       	out	0x3d, r28	; 61
   1aade:	de bf       	out	0x3e, r29	; 62
   1aae0:	df 91       	pop	r29
   1aae2:	cf 91       	pop	r28
   1aae4:	08 95       	ret

0001aae6 <dma_channel_set_destination_address>:
 * \param destination 16-bit LSB destination address
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
   1aae6:	cf 93       	push	r28
   1aae8:	df 93       	push	r29
   1aaea:	00 d0       	rcall	.+0      	; 0x1aaec <dma_channel_set_destination_address+0x6>
   1aaec:	1f 92       	push	r1
   1aaee:	cd b7       	in	r28, 0x3d	; 61
   1aaf0:	de b7       	in	r29, 0x3e	; 62
   1aaf2:	89 83       	std	Y+1, r24	; 0x01
   1aaf4:	9a 83       	std	Y+2, r25	; 0x02
   1aaf6:	6b 83       	std	Y+3, r22	; 0x03
   1aaf8:	7c 83       	std	Y+4, r23	; 0x04
	config->destaddr16 = destination;
   1aafa:	89 81       	ldd	r24, Y+1	; 0x01
   1aafc:	9a 81       	ldd	r25, Y+2	; 0x02
   1aafe:	2b 81       	ldd	r18, Y+3	; 0x03
   1ab00:	3c 81       	ldd	r19, Y+4	; 0x04
   1ab02:	fc 01       	movw	r30, r24
   1ab04:	21 87       	std	Z+9, r18	; 0x09
   1ab06:	32 87       	std	Z+10, r19	; 0x0a
}
   1ab08:	00 00       	nop
   1ab0a:	24 96       	adiw	r28, 0x04	; 4
   1ab0c:	cd bf       	out	0x3d, r28	; 61
   1ab0e:	de bf       	out	0x3e, r29	; 62
   1ab10:	df 91       	pop	r29
   1ab12:	cf 91       	pop	r28
   1ab14:	08 95       	ret

0001ab16 <dma_channel_set_source_address>:
 * \param source 16-bit LSB source address
 */
static inline void dma_channel_set_source_address(
		struct dma_channel_config *config,
		uint16_t source)
{
   1ab16:	cf 93       	push	r28
   1ab18:	df 93       	push	r29
   1ab1a:	00 d0       	rcall	.+0      	; 0x1ab1c <dma_channel_set_source_address+0x6>
   1ab1c:	1f 92       	push	r1
   1ab1e:	cd b7       	in	r28, 0x3d	; 61
   1ab20:	de b7       	in	r29, 0x3e	; 62
   1ab22:	89 83       	std	Y+1, r24	; 0x01
   1ab24:	9a 83       	std	Y+2, r25	; 0x02
   1ab26:	6b 83       	std	Y+3, r22	; 0x03
   1ab28:	7c 83       	std	Y+4, r23	; 0x04
	config->srcaddr16 = source;
   1ab2a:	89 81       	ldd	r24, Y+1	; 0x01
   1ab2c:	9a 81       	ldd	r25, Y+2	; 0x02
   1ab2e:	2b 81       	ldd	r18, Y+3	; 0x03
   1ab30:	3c 81       	ldd	r19, Y+4	; 0x04
   1ab32:	fc 01       	movw	r30, r24
   1ab34:	27 83       	std	Z+7, r18	; 0x07
   1ab36:	30 87       	std	Z+8, r19	; 0x08
}
   1ab38:	00 00       	nop
   1ab3a:	24 96       	adiw	r28, 0x04	; 4
   1ab3c:	cd bf       	out	0x3d, r28	; 61
   1ab3e:	de bf       	out	0x3e, r29	; 62
   1ab40:	df 91       	pop	r29
   1ab42:	cf 91       	pop	r28
   1ab44:	08 95       	ret

0001ab46 <fifo_get_used_size>:
 *  \param fifo_desc  The FIFO descriptor.
 *
 *  \return The number of used elements.
 */
static inline uint8_t fifo_get_used_size(fifo_desc_t *fifo_desc)
{
   1ab46:	cf 93       	push	r28
   1ab48:	df 93       	push	r29
   1ab4a:	1f 92       	push	r1
   1ab4c:	1f 92       	push	r1
   1ab4e:	cd b7       	in	r28, 0x3d	; 61
   1ab50:	de b7       	in	r29, 0x3e	; 62
   1ab52:	89 83       	std	Y+1, r24	; 0x01
   1ab54:	9a 83       	std	Y+2, r25	; 0x02
	return ((fifo_desc->write_index - fifo_desc->read_index) & fifo_desc->mask);
   1ab56:	89 81       	ldd	r24, Y+1	; 0x01
   1ab58:	9a 81       	ldd	r25, Y+2	; 0x02
   1ab5a:	fc 01       	movw	r30, r24
   1ab5c:	23 81       	ldd	r18, Z+3	; 0x03
   1ab5e:	89 81       	ldd	r24, Y+1	; 0x01
   1ab60:	9a 81       	ldd	r25, Y+2	; 0x02
   1ab62:	fc 01       	movw	r30, r24
   1ab64:	82 81       	ldd	r24, Z+2	; 0x02
   1ab66:	f2 2f       	mov	r31, r18
   1ab68:	f8 1b       	sub	r31, r24
   1ab6a:	8f 2f       	mov	r24, r31
   1ab6c:	28 2f       	mov	r18, r24
   1ab6e:	89 81       	ldd	r24, Y+1	; 0x01
   1ab70:	9a 81       	ldd	r25, Y+2	; 0x02
   1ab72:	fc 01       	movw	r30, r24
   1ab74:	85 81       	ldd	r24, Z+5	; 0x05
   1ab76:	82 23       	and	r24, r18
}
   1ab78:	0f 90       	pop	r0
   1ab7a:	0f 90       	pop	r0
   1ab7c:	df 91       	pop	r29
   1ab7e:	cf 91       	pop	r28
   1ab80:	08 95       	ret

0001ab82 <fifo_is_empty>:
 *  \return Status
 *    \retval true when the FIFO is empty.
 *    \retval false when the FIFO is not empty.
 */
static inline bool fifo_is_empty(fifo_desc_t *fifo_desc)
{
   1ab82:	cf 93       	push	r28
   1ab84:	df 93       	push	r29
   1ab86:	1f 92       	push	r1
   1ab88:	1f 92       	push	r1
   1ab8a:	cd b7       	in	r28, 0x3d	; 61
   1ab8c:	de b7       	in	r29, 0x3e	; 62
   1ab8e:	89 83       	std	Y+1, r24	; 0x01
   1ab90:	9a 83       	std	Y+2, r25	; 0x02
	return (fifo_desc->write_index == fifo_desc->read_index);
   1ab92:	89 81       	ldd	r24, Y+1	; 0x01
   1ab94:	9a 81       	ldd	r25, Y+2	; 0x02
   1ab96:	fc 01       	movw	r30, r24
   1ab98:	23 81       	ldd	r18, Z+3	; 0x03
   1ab9a:	89 81       	ldd	r24, Y+1	; 0x01
   1ab9c:	9a 81       	ldd	r25, Y+2	; 0x02
   1ab9e:	fc 01       	movw	r30, r24
   1aba0:	92 81       	ldd	r25, Z+2	; 0x02
   1aba2:	81 e0       	ldi	r24, 0x01	; 1
   1aba4:	29 17       	cp	r18, r25
   1aba6:	09 f0       	breq	.+2      	; 0x1abaa <fifo_is_empty+0x28>
   1aba8:	80 e0       	ldi	r24, 0x00	; 0
}
   1abaa:	0f 90       	pop	r0
   1abac:	0f 90       	pop	r0
   1abae:	df 91       	pop	r29
   1abb0:	cf 91       	pop	r28
   1abb2:	08 95       	ret

0001abb4 <fifo_is_full>:
 *  \return Status
 *    \retval true when the FIFO is full.
 *    \retval false when the FIFO is not full.
 */
static inline bool fifo_is_full(fifo_desc_t *fifo_desc)
{
   1abb4:	cf 93       	push	r28
   1abb6:	df 93       	push	r29
   1abb8:	1f 92       	push	r1
   1abba:	1f 92       	push	r1
   1abbc:	cd b7       	in	r28, 0x3d	; 61
   1abbe:	de b7       	in	r29, 0x3e	; 62
   1abc0:	89 83       	std	Y+1, r24	; 0x01
   1abc2:	9a 83       	std	Y+2, r25	; 0x02
	return (fifo_get_used_size(fifo_desc) == fifo_desc->size);
   1abc4:	89 81       	ldd	r24, Y+1	; 0x01
   1abc6:	9a 81       	ldd	r25, Y+2	; 0x02
   1abc8:	be df       	rcall	.-132    	; 0x1ab46 <fifo_get_used_size>
   1abca:	28 2f       	mov	r18, r24
   1abcc:	89 81       	ldd	r24, Y+1	; 0x01
   1abce:	9a 81       	ldd	r25, Y+2	; 0x02
   1abd0:	fc 01       	movw	r30, r24
   1abd2:	94 81       	ldd	r25, Z+4	; 0x04
   1abd4:	81 e0       	ldi	r24, 0x01	; 1
   1abd6:	29 17       	cp	r18, r25
   1abd8:	09 f0       	breq	.+2      	; 0x1abdc <fifo_is_full+0x28>
   1abda:	80 e0       	ldi	r24, 0x00	; 0
}
   1abdc:	0f 90       	pop	r0
   1abde:	0f 90       	pop	r0
   1abe0:	df 91       	pop	r29
   1abe2:	cf 91       	pop	r28
   1abe4:	08 95       	ret

0001abe6 <fifo_push_uint32>:
 *  \return Status
 *    \retval FIFO_OK when no error occurred.
 *    \retval FIFO_ERROR_UNDERFLOW when the FIFO was empty.
 */
static inline int fifo_push_uint32(fifo_desc_t *fifo_desc, uint32_t item)
{
   1abe6:	cf 93       	push	r28
   1abe8:	df 93       	push	r29
   1abea:	cd b7       	in	r28, 0x3d	; 61
   1abec:	de b7       	in	r29, 0x3e	; 62
   1abee:	27 97       	sbiw	r28, 0x07	; 7
   1abf0:	cd bf       	out	0x3d, r28	; 61
   1abf2:	de bf       	out	0x3e, r29	; 62
   1abf4:	8a 83       	std	Y+2, r24	; 0x02
   1abf6:	9b 83       	std	Y+3, r25	; 0x03
   1abf8:	4c 83       	std	Y+4, r20	; 0x04
   1abfa:	5d 83       	std	Y+5, r21	; 0x05
   1abfc:	6e 83       	std	Y+6, r22	; 0x06
   1abfe:	7f 83       	std	Y+7, r23	; 0x07
	uint8_t write_index;

	if (fifo_is_full(fifo_desc)) {
   1ac00:	8a 81       	ldd	r24, Y+2	; 0x02
   1ac02:	9b 81       	ldd	r25, Y+3	; 0x03
   1ac04:	d7 df       	rcall	.-82     	; 0x1abb4 <fifo_is_full>
   1ac06:	88 23       	and	r24, r24
   1ac08:	19 f0       	breq	.+6      	; 0x1ac10 <fifo_push_uint32+0x2a>
		return FIFO_ERROR_OVERFLOW;
   1ac0a:	81 e0       	ldi	r24, 0x01	; 1
   1ac0c:	90 e0       	ldi	r25, 0x00	; 0
   1ac0e:	33 c0       	rjmp	.+102    	; 0x1ac76 <fifo_push_uint32+0x90>
	}

	write_index = fifo_desc->write_index;
   1ac10:	8a 81       	ldd	r24, Y+2	; 0x02
   1ac12:	9b 81       	ldd	r25, Y+3	; 0x03
   1ac14:	fc 01       	movw	r30, r24
   1ac16:	83 81       	ldd	r24, Z+3	; 0x03
   1ac18:	89 83       	std	Y+1, r24	; 0x01
	fifo_desc->buffer.u32ptr[write_index & (fifo_desc->mask >> 1)] = item;
   1ac1a:	8a 81       	ldd	r24, Y+2	; 0x02
   1ac1c:	9b 81       	ldd	r25, Y+3	; 0x03
   1ac1e:	fc 01       	movw	r30, r24
   1ac20:	20 81       	ld	r18, Z
   1ac22:	31 81       	ldd	r19, Z+1	; 0x01
   1ac24:	8a 81       	ldd	r24, Y+2	; 0x02
   1ac26:	9b 81       	ldd	r25, Y+3	; 0x03
   1ac28:	fc 01       	movw	r30, r24
   1ac2a:	85 81       	ldd	r24, Z+5	; 0x05
   1ac2c:	98 2f       	mov	r25, r24
   1ac2e:	96 95       	lsr	r25
   1ac30:	89 81       	ldd	r24, Y+1	; 0x01
   1ac32:	89 23       	and	r24, r25
   1ac34:	88 2f       	mov	r24, r24
   1ac36:	90 e0       	ldi	r25, 0x00	; 0
   1ac38:	88 0f       	add	r24, r24
   1ac3a:	99 1f       	adc	r25, r25
   1ac3c:	88 0f       	add	r24, r24
   1ac3e:	99 1f       	adc	r25, r25
   1ac40:	28 0f       	add	r18, r24
   1ac42:	39 1f       	adc	r19, r25
   1ac44:	8c 81       	ldd	r24, Y+4	; 0x04
   1ac46:	9d 81       	ldd	r25, Y+5	; 0x05
   1ac48:	ae 81       	ldd	r26, Y+6	; 0x06
   1ac4a:	bf 81       	ldd	r27, Y+7	; 0x07
   1ac4c:	f9 01       	movw	r30, r18
   1ac4e:	80 83       	st	Z, r24
   1ac50:	91 83       	std	Z+1, r25	; 0x01
   1ac52:	a2 83       	std	Z+2, r26	; 0x02
   1ac54:	b3 83       	std	Z+3, r27	; 0x03
	write_index = (write_index + 1) & fifo_desc->mask;
   1ac56:	89 81       	ldd	r24, Y+1	; 0x01
   1ac58:	8f 5f       	subi	r24, 0xFF	; 255
   1ac5a:	28 2f       	mov	r18, r24
   1ac5c:	8a 81       	ldd	r24, Y+2	; 0x02
   1ac5e:	9b 81       	ldd	r25, Y+3	; 0x03
   1ac60:	fc 01       	movw	r30, r24
   1ac62:	85 81       	ldd	r24, Z+5	; 0x05
   1ac64:	82 23       	and	r24, r18
   1ac66:	89 83       	std	Y+1, r24	; 0x01

	// Must be the last thing to do.
	barrier();
	fifo_desc->write_index = write_index;
   1ac68:	8a 81       	ldd	r24, Y+2	; 0x02
   1ac6a:	9b 81       	ldd	r25, Y+3	; 0x03
   1ac6c:	29 81       	ldd	r18, Y+1	; 0x01
   1ac6e:	fc 01       	movw	r30, r24
   1ac70:	23 83       	std	Z+3, r18	; 0x03

	return FIFO_OK;
   1ac72:	80 e0       	ldi	r24, 0x00	; 0
   1ac74:	90 e0       	ldi	r25, 0x00	; 0
}
   1ac76:	27 96       	adiw	r28, 0x07	; 7
   1ac78:	cd bf       	out	0x3d, r28	; 61
   1ac7a:	de bf       	out	0x3e, r29	; 62
   1ac7c:	df 91       	pop	r29
   1ac7e:	cf 91       	pop	r28
   1ac80:	08 95       	ret

0001ac82 <fifo_pull_uint32>:
 *  \return Status
 *    \retval FIFO_OK when no error occurred.
 *    \retval FIFO_ERROR_UNDERFLOW when the FIFO was empty.
 */
static inline int fifo_pull_uint32(fifo_desc_t *fifo_desc, uint32_t *item)
{
   1ac82:	cf 93       	push	r28
   1ac84:	df 93       	push	r29
   1ac86:	cd b7       	in	r28, 0x3d	; 61
   1ac88:	de b7       	in	r29, 0x3e	; 62
   1ac8a:	25 97       	sbiw	r28, 0x05	; 5
   1ac8c:	cd bf       	out	0x3d, r28	; 61
   1ac8e:	de bf       	out	0x3e, r29	; 62
   1ac90:	8a 83       	std	Y+2, r24	; 0x02
   1ac92:	9b 83       	std	Y+3, r25	; 0x03
   1ac94:	6c 83       	std	Y+4, r22	; 0x04
   1ac96:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t read_index;

	if (fifo_is_empty(fifo_desc)) {
   1ac98:	8a 81       	ldd	r24, Y+2	; 0x02
   1ac9a:	9b 81       	ldd	r25, Y+3	; 0x03
   1ac9c:	72 df       	rcall	.-284    	; 0x1ab82 <fifo_is_empty>
   1ac9e:	88 23       	and	r24, r24
   1aca0:	19 f0       	breq	.+6      	; 0x1aca8 <fifo_pull_uint32+0x26>
		return FIFO_ERROR_UNDERFLOW;
   1aca2:	82 e0       	ldi	r24, 0x02	; 2
   1aca4:	90 e0       	ldi	r25, 0x00	; 0
   1aca6:	36 c0       	rjmp	.+108    	; 0x1ad14 <fifo_pull_uint32+0x92>
	}

	read_index = fifo_desc->read_index;
   1aca8:	8a 81       	ldd	r24, Y+2	; 0x02
   1acaa:	9b 81       	ldd	r25, Y+3	; 0x03
   1acac:	fc 01       	movw	r30, r24
   1acae:	82 81       	ldd	r24, Z+2	; 0x02
   1acb0:	89 83       	std	Y+1, r24	; 0x01
	*item = fifo_desc->buffer.u32ptr[read_index & (fifo_desc->mask >> 1)];
   1acb2:	8a 81       	ldd	r24, Y+2	; 0x02
   1acb4:	9b 81       	ldd	r25, Y+3	; 0x03
   1acb6:	fc 01       	movw	r30, r24
   1acb8:	20 81       	ld	r18, Z
   1acba:	31 81       	ldd	r19, Z+1	; 0x01
   1acbc:	8a 81       	ldd	r24, Y+2	; 0x02
   1acbe:	9b 81       	ldd	r25, Y+3	; 0x03
   1acc0:	fc 01       	movw	r30, r24
   1acc2:	85 81       	ldd	r24, Z+5	; 0x05
   1acc4:	98 2f       	mov	r25, r24
   1acc6:	96 95       	lsr	r25
   1acc8:	89 81       	ldd	r24, Y+1	; 0x01
   1acca:	89 23       	and	r24, r25
   1accc:	88 2f       	mov	r24, r24
   1acce:	90 e0       	ldi	r25, 0x00	; 0
   1acd0:	88 0f       	add	r24, r24
   1acd2:	99 1f       	adc	r25, r25
   1acd4:	88 0f       	add	r24, r24
   1acd6:	99 1f       	adc	r25, r25
   1acd8:	82 0f       	add	r24, r18
   1acda:	93 1f       	adc	r25, r19
   1acdc:	fc 01       	movw	r30, r24
   1acde:	80 81       	ld	r24, Z
   1ace0:	91 81       	ldd	r25, Z+1	; 0x01
   1ace2:	a2 81       	ldd	r26, Z+2	; 0x02
   1ace4:	b3 81       	ldd	r27, Z+3	; 0x03
   1ace6:	2c 81       	ldd	r18, Y+4	; 0x04
   1ace8:	3d 81       	ldd	r19, Y+5	; 0x05
   1acea:	f9 01       	movw	r30, r18
   1acec:	80 83       	st	Z, r24
   1acee:	91 83       	std	Z+1, r25	; 0x01
   1acf0:	a2 83       	std	Z+2, r26	; 0x02
   1acf2:	b3 83       	std	Z+3, r27	; 0x03
	read_index = (read_index + 1) & fifo_desc->mask;
   1acf4:	89 81       	ldd	r24, Y+1	; 0x01
   1acf6:	8f 5f       	subi	r24, 0xFF	; 255
   1acf8:	28 2f       	mov	r18, r24
   1acfa:	8a 81       	ldd	r24, Y+2	; 0x02
   1acfc:	9b 81       	ldd	r25, Y+3	; 0x03
   1acfe:	fc 01       	movw	r30, r24
   1ad00:	85 81       	ldd	r24, Z+5	; 0x05
   1ad02:	82 23       	and	r24, r18
   1ad04:	89 83       	std	Y+1, r24	; 0x01

	// Must be the last thing to do.
	barrier();
	fifo_desc->read_index = read_index;
   1ad06:	8a 81       	ldd	r24, Y+2	; 0x02
   1ad08:	9b 81       	ldd	r25, Y+3	; 0x03
   1ad0a:	29 81       	ldd	r18, Y+1	; 0x01
   1ad0c:	fc 01       	movw	r30, r24
   1ad0e:	22 83       	std	Z+2, r18	; 0x02

	return FIFO_OK;
   1ad10:	80 e0       	ldi	r24, 0x00	; 0
   1ad12:	90 e0       	ldi	r25, 0x00	; 0
}
   1ad14:	25 96       	adiw	r28, 0x05	; 5
   1ad16:	cd bf       	out	0x3d, r28	; 61
   1ad18:	de bf       	out	0x3e, r29	; 62
   1ad1a:	df 91       	pop	r29
   1ad1c:	cf 91       	pop	r28
   1ad1e:	08 95       	ret

0001ad20 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
   1ad20:	cf 93       	push	r28
   1ad22:	df 93       	push	r29
   1ad24:	cd b7       	in	r28, 0x3d	; 61
   1ad26:	de b7       	in	r29, 0x3e	; 62
	arch_ioport_init();
}
   1ad28:	00 00       	nop
   1ad2a:	df 91       	pop	r29
   1ad2c:	cf 91       	pop	r28
   1ad2e:	08 95       	ret

0001ad30 <tc_set_overflow_interrupt_level>:
 * \param level Overflow interrupt level
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
   1ad30:	cf 93       	push	r28
   1ad32:	df 93       	push	r29
   1ad34:	00 d0       	rcall	.+0      	; 0x1ad36 <tc_set_overflow_interrupt_level+0x6>
   1ad36:	cd b7       	in	r28, 0x3d	; 61
   1ad38:	de b7       	in	r29, 0x3e	; 62
   1ad3a:	89 83       	std	Y+1, r24	; 0x01
   1ad3c:	9a 83       	std	Y+2, r25	; 0x02
   1ad3e:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
   1ad40:	89 81       	ldd	r24, Y+1	; 0x01
   1ad42:	9a 81       	ldd	r25, Y+2	; 0x02
   1ad44:	fc 01       	movw	r30, r24
   1ad46:	86 81       	ldd	r24, Z+6	; 0x06
   1ad48:	28 2f       	mov	r18, r24
   1ad4a:	2c 7f       	andi	r18, 0xFC	; 252
   1ad4c:	89 81       	ldd	r24, Y+1	; 0x01
   1ad4e:	9a 81       	ldd	r25, Y+2	; 0x02
   1ad50:	fc 01       	movw	r30, r24
   1ad52:	26 83       	std	Z+6, r18	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
   1ad54:	89 81       	ldd	r24, Y+1	; 0x01
   1ad56:	9a 81       	ldd	r25, Y+2	; 0x02
   1ad58:	fc 01       	movw	r30, r24
   1ad5a:	96 81       	ldd	r25, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
   1ad5c:	8b 81       	ldd	r24, Y+3	; 0x03
   1ad5e:	29 2f       	mov	r18, r25
   1ad60:	28 2b       	or	r18, r24
   1ad62:	89 81       	ldd	r24, Y+1	; 0x01
   1ad64:	9a 81       	ldd	r25, Y+2	; 0x02
   1ad66:	fc 01       	movw	r30, r24
   1ad68:	26 83       	std	Z+6, r18	; 0x06
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
}
   1ad6a:	00 00       	nop
   1ad6c:	23 96       	adiw	r28, 0x03	; 3
   1ad6e:	cd bf       	out	0x3d, r28	; 61
   1ad70:	de bf       	out	0x3e, r29	; 62
   1ad72:	df 91       	pop	r29
   1ad74:	cf 91       	pop	r28
   1ad76:	08 95       	ret

0001ad78 <tc_write_clock_source>:
 * \param TC_CLKSEL_enum Clock source selection
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
   1ad78:	cf 93       	push	r28
   1ad7a:	df 93       	push	r29
   1ad7c:	00 d0       	rcall	.+0      	; 0x1ad7e <tc_write_clock_source+0x6>
   1ad7e:	cd b7       	in	r28, 0x3d	; 61
   1ad80:	de b7       	in	r29, 0x3e	; 62
   1ad82:	89 83       	std	Y+1, r24	; 0x01
   1ad84:	9a 83       	std	Y+2, r25	; 0x02
   1ad86:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
   1ad88:	89 81       	ldd	r24, Y+1	; 0x01
   1ad8a:	9a 81       	ldd	r25, Y+2	; 0x02
   1ad8c:	fc 01       	movw	r30, r24
   1ad8e:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
   1ad90:	98 2f       	mov	r25, r24
   1ad92:	90 7f       	andi	r25, 0xF0	; 240
   1ad94:	8b 81       	ldd	r24, Y+3	; 0x03
   1ad96:	89 2b       	or	r24, r25
   1ad98:	28 2f       	mov	r18, r24
   1ad9a:	89 81       	ldd	r24, Y+1	; 0x01
   1ad9c:	9a 81       	ldd	r25, Y+2	; 0x02
   1ad9e:	fc 01       	movw	r30, r24
   1ada0:	20 83       	st	Z, r18
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
			TC_CLKSEL_enum;
}
   1ada2:	00 00       	nop
   1ada4:	23 96       	adiw	r28, 0x03	; 3
   1ada6:	cd bf       	out	0x3d, r28	; 61
   1ada8:	de bf       	out	0x3e, r29	; 62
   1adaa:	df 91       	pop	r29
   1adac:	cf 91       	pop	r28
   1adae:	08 95       	ret

0001adb0 <tc_write_count>:
 *
 * \param tc Pointer to TC module.
 * \param cnt_value Counter value :
 */
static inline void tc_write_count(volatile void *tc, uint16_t cnt_value)
{
   1adb0:	cf 93       	push	r28
   1adb2:	df 93       	push	r29
   1adb4:	00 d0       	rcall	.+0      	; 0x1adb6 <tc_write_count+0x6>
   1adb6:	1f 92       	push	r1
   1adb8:	cd b7       	in	r28, 0x3d	; 61
   1adba:	de b7       	in	r29, 0x3e	; 62
   1adbc:	89 83       	std	Y+1, r24	; 0x01
   1adbe:	9a 83       	std	Y+2, r25	; 0x02
   1adc0:	6b 83       	std	Y+3, r22	; 0x03
   1adc2:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->CNT = cnt_value;
   1adc4:	89 81       	ldd	r24, Y+1	; 0x01
   1adc6:	9a 81       	ldd	r25, Y+2	; 0x02
   1adc8:	2b 81       	ldd	r18, Y+3	; 0x03
   1adca:	3c 81       	ldd	r19, Y+4	; 0x04
   1adcc:	fc 01       	movw	r30, r24
   1adce:	20 a3       	std	Z+32, r18	; 0x20
   1add0:	31 a3       	std	Z+33, r19	; 0x21
}
   1add2:	00 00       	nop
   1add4:	24 96       	adiw	r28, 0x04	; 4
   1add6:	cd bf       	out	0x3d, r28	; 61
   1add8:	de bf       	out	0x3e, r29	; 62
   1adda:	df 91       	pop	r29
   1addc:	cf 91       	pop	r28
   1adde:	08 95       	ret

0001ade0 <tc_read_count>:
 *
 * \param tc Pointer to TC module.
 * \note Output the Counter value CNT
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
   1ade0:	cf 93       	push	r28
   1ade2:	df 93       	push	r29
   1ade4:	1f 92       	push	r1
   1ade6:	1f 92       	push	r1
   1ade8:	cd b7       	in	r28, 0x3d	; 61
   1adea:	de b7       	in	r29, 0x3e	; 62
   1adec:	89 83       	std	Y+1, r24	; 0x01
   1adee:	9a 83       	std	Y+2, r25	; 0x02
	return (((TC0_t *)tc)->CNT);
   1adf0:	89 81       	ldd	r24, Y+1	; 0x01
   1adf2:	9a 81       	ldd	r25, Y+2	; 0x02
   1adf4:	fc 01       	movw	r30, r24
   1adf6:	80 a1       	ldd	r24, Z+32	; 0x20
   1adf8:	91 a1       	ldd	r25, Z+33	; 0x21
}
   1adfa:	0f 90       	pop	r0
   1adfc:	0f 90       	pop	r0
   1adfe:	df 91       	pop	r29
   1ae00:	cf 91       	pop	r28
   1ae02:	08 95       	ret

0001ae04 <tc_write_period>:
 *
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
   1ae04:	cf 93       	push	r28
   1ae06:	df 93       	push	r29
   1ae08:	00 d0       	rcall	.+0      	; 0x1ae0a <tc_write_period+0x6>
   1ae0a:	1f 92       	push	r1
   1ae0c:	cd b7       	in	r28, 0x3d	; 61
   1ae0e:	de b7       	in	r29, 0x3e	; 62
   1ae10:	89 83       	std	Y+1, r24	; 0x01
   1ae12:	9a 83       	std	Y+2, r25	; 0x02
   1ae14:	6b 83       	std	Y+3, r22	; 0x03
   1ae16:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PER = per_value;
   1ae18:	89 81       	ldd	r24, Y+1	; 0x01
   1ae1a:	9a 81       	ldd	r25, Y+2	; 0x02
   1ae1c:	2b 81       	ldd	r18, Y+3	; 0x03
   1ae1e:	3c 81       	ldd	r19, Y+4	; 0x04
   1ae20:	fc 01       	movw	r30, r24
   1ae22:	26 a3       	std	Z+38, r18	; 0x26
   1ae24:	37 a3       	std	Z+39, r19	; 0x27
}
   1ae26:	00 00       	nop
   1ae28:	24 96       	adiw	r28, 0x04	; 4
   1ae2a:	cd bf       	out	0x3d, r28	; 61
   1ae2c:	de bf       	out	0x3e, r29	; 62
   1ae2e:	df 91       	pop	r29
   1ae30:	cf 91       	pop	r28
   1ae32:	08 95       	ret

0001ae34 <tc_write_period_buffer>:
 *
 * \param tc Pointer to TC module.
 * \param per_buf Period Buffer value : PERH/PERL
 */
static inline void tc_write_period_buffer(volatile void *tc, uint16_t per_buf)
{
   1ae34:	cf 93       	push	r28
   1ae36:	df 93       	push	r29
   1ae38:	00 d0       	rcall	.+0      	; 0x1ae3a <tc_write_period_buffer+0x6>
   1ae3a:	1f 92       	push	r1
   1ae3c:	cd b7       	in	r28, 0x3d	; 61
   1ae3e:	de b7       	in	r29, 0x3e	; 62
   1ae40:	89 83       	std	Y+1, r24	; 0x01
   1ae42:	9a 83       	std	Y+2, r25	; 0x02
   1ae44:	6b 83       	std	Y+3, r22	; 0x03
   1ae46:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PERBUF = per_buf;
   1ae48:	89 81       	ldd	r24, Y+1	; 0x01
   1ae4a:	9a 81       	ldd	r25, Y+2	; 0x02
   1ae4c:	2b 81       	ldd	r18, Y+3	; 0x03
   1ae4e:	3c 81       	ldd	r19, Y+4	; 0x04
   1ae50:	fc 01       	movw	r30, r24
   1ae52:	26 ab       	std	Z+54, r18	; 0x36
   1ae54:	37 ab       	std	Z+55, r19	; 0x37
}
   1ae56:	00 00       	nop
   1ae58:	24 96       	adiw	r28, 0x04	; 4
   1ae5a:	cd bf       	out	0x3d, r28	; 61
   1ae5c:	de bf       	out	0x3e, r29	; 62
   1ae5e:	df 91       	pop	r29
   1ae60:	cf 91       	pop	r28
   1ae62:	08 95       	ret

0001ae64 <tc_update>:
 *
 * \param tc Pointer to TC module.
 * \note  CMD[2] in CTRLFSET is set to 1 and CMD[3] in CTRLFCLR is set
 */
static inline void tc_update(volatile void *tc)
{
   1ae64:	cf 93       	push	r28
   1ae66:	df 93       	push	r29
   1ae68:	1f 92       	push	r1
   1ae6a:	1f 92       	push	r1
   1ae6c:	cd b7       	in	r28, 0x3d	; 61
   1ae6e:	de b7       	in	r29, 0x3e	; 62
   1ae70:	89 83       	std	Y+1, r24	; 0x01
   1ae72:	9a 83       	std	Y+2, r25	; 0x02
	((TC0_t *)tc)->CTRLFSET = TC_CMD_UPDATE_gc;
   1ae74:	89 81       	ldd	r24, Y+1	; 0x01
   1ae76:	9a 81       	ldd	r25, Y+2	; 0x02
   1ae78:	24 e0       	ldi	r18, 0x04	; 4
   1ae7a:	fc 01       	movw	r30, r24
   1ae7c:	21 87       	std	Z+9, r18	; 0x09
}
   1ae7e:	00 00       	nop
   1ae80:	0f 90       	pop	r0
   1ae82:	0f 90       	pop	r0
   1ae84:	df 91       	pop	r29
   1ae86:	cf 91       	pop	r28
   1ae88:	08 95       	ret

0001ae8a <tc_write_cc_buffer>:
 * \param channel_index CC Channel
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
   1ae8a:	cf 93       	push	r28
   1ae8c:	df 93       	push	r29
   1ae8e:	cd b7       	in	r28, 0x3d	; 61
   1ae90:	de b7       	in	r29, 0x3e	; 62
   1ae92:	25 97       	sbiw	r28, 0x05	; 5
   1ae94:	cd bf       	out	0x3d, r28	; 61
   1ae96:	de bf       	out	0x3e, r29	; 62
   1ae98:	89 83       	std	Y+1, r24	; 0x01
   1ae9a:	9a 83       	std	Y+2, r25	; 0x02
   1ae9c:	6b 83       	std	Y+3, r22	; 0x03
   1ae9e:	4c 83       	std	Y+4, r20	; 0x04
   1aea0:	5d 83       	std	Y+5, r21	; 0x05
	if (tc_is_tc0(void *tc)) {
   1aea2:	89 81       	ldd	r24, Y+1	; 0x01
   1aea4:	9a 81       	ldd	r25, Y+2	; 0x02
   1aea6:	80 74       	andi	r24, 0x40	; 64
   1aea8:	99 27       	eor	r25, r25
   1aeaa:	89 2b       	or	r24, r25
   1aeac:	99 f5       	brne	.+102    	; 0x1af14 <tc_write_cc_buffer+0x8a>
		switch (channel_index) {
   1aeae:	8b 81       	ldd	r24, Y+3	; 0x03
   1aeb0:	88 2f       	mov	r24, r24
   1aeb2:	90 e0       	ldi	r25, 0x00	; 0
   1aeb4:	82 30       	cpi	r24, 0x02	; 2
   1aeb6:	91 05       	cpc	r25, r1
   1aeb8:	a1 f0       	breq	.+40     	; 0x1aee2 <tc_write_cc_buffer+0x58>
   1aeba:	83 30       	cpi	r24, 0x03	; 3
   1aebc:	91 05       	cpc	r25, r1
   1aebe:	1c f4       	brge	.+6      	; 0x1aec6 <tc_write_cc_buffer+0x3c>
   1aec0:	01 97       	sbiw	r24, 0x01	; 1
   1aec2:	39 f0       	breq	.+14     	; 0x1aed2 <tc_write_cc_buffer+0x48>
   1aec4:	46 c0       	rjmp	.+140    	; 0x1af52 <tc_write_cc_buffer+0xc8>
   1aec6:	83 30       	cpi	r24, 0x03	; 3
   1aec8:	91 05       	cpc	r25, r1
   1aeca:	99 f0       	breq	.+38     	; 0x1aef2 <tc_write_cc_buffer+0x68>
   1aecc:	04 97       	sbiw	r24, 0x04	; 4
   1aece:	c9 f0       	breq	.+50     	; 0x1af02 <tc_write_cc_buffer+0x78>
   1aed0:	40 c0       	rjmp	.+128    	; 0x1af52 <tc_write_cc_buffer+0xc8>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
   1aed2:	89 81       	ldd	r24, Y+1	; 0x01
   1aed4:	9a 81       	ldd	r25, Y+2	; 0x02
   1aed6:	2c 81       	ldd	r18, Y+4	; 0x04
   1aed8:	3d 81       	ldd	r19, Y+5	; 0x05
   1aeda:	fc 01       	movw	r30, r24
   1aedc:	20 af       	std	Z+56, r18	; 0x38
   1aede:	31 af       	std	Z+57, r19	; 0x39
			break;
   1aee0:	38 c0       	rjmp	.+112    	; 0x1af52 <tc_write_cc_buffer+0xc8>
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
   1aee2:	89 81       	ldd	r24, Y+1	; 0x01
   1aee4:	9a 81       	ldd	r25, Y+2	; 0x02
   1aee6:	2c 81       	ldd	r18, Y+4	; 0x04
   1aee8:	3d 81       	ldd	r19, Y+5	; 0x05
   1aeea:	fc 01       	movw	r30, r24
   1aeec:	22 af       	std	Z+58, r18	; 0x3a
   1aeee:	33 af       	std	Z+59, r19	; 0x3b
			break;
   1aef0:	30 c0       	rjmp	.+96     	; 0x1af52 <tc_write_cc_buffer+0xc8>
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
   1aef2:	89 81       	ldd	r24, Y+1	; 0x01
   1aef4:	9a 81       	ldd	r25, Y+2	; 0x02
   1aef6:	2c 81       	ldd	r18, Y+4	; 0x04
   1aef8:	3d 81       	ldd	r19, Y+5	; 0x05
   1aefa:	fc 01       	movw	r30, r24
   1aefc:	24 af       	std	Z+60, r18	; 0x3c
   1aefe:	35 af       	std	Z+61, r19	; 0x3d
			break;
   1af00:	28 c0       	rjmp	.+80     	; 0x1af52 <tc_write_cc_buffer+0xc8>
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
   1af02:	89 81       	ldd	r24, Y+1	; 0x01
   1af04:	9a 81       	ldd	r25, Y+2	; 0x02
   1af06:	2c 81       	ldd	r18, Y+4	; 0x04
   1af08:	3d 81       	ldd	r19, Y+5	; 0x05
   1af0a:	fc 01       	movw	r30, r24
   1af0c:	26 af       	std	Z+62, r18	; 0x3e
   1af0e:	37 af       	std	Z+63, r19	; 0x3f
			break;
   1af10:	00 00       	nop
   1af12:	1f c0       	rjmp	.+62     	; 0x1af52 <tc_write_cc_buffer+0xc8>
		}
	} else if (tc_is_tc1(void *tc)) {
   1af14:	89 81       	ldd	r24, Y+1	; 0x01
   1af16:	9a 81       	ldd	r25, Y+2	; 0x02
   1af18:	80 74       	andi	r24, 0x40	; 64
   1af1a:	99 27       	eor	r25, r25
   1af1c:	89 2b       	or	r24, r25
   1af1e:	c9 f0       	breq	.+50     	; 0x1af52 <tc_write_cc_buffer+0xc8>
			switch (channel_index) {
   1af20:	8b 81       	ldd	r24, Y+3	; 0x03
   1af22:	88 2f       	mov	r24, r24
   1af24:	90 e0       	ldi	r25, 0x00	; 0
   1af26:	81 30       	cpi	r24, 0x01	; 1
   1af28:	91 05       	cpc	r25, r1
   1af2a:	19 f0       	breq	.+6      	; 0x1af32 <tc_write_cc_buffer+0xa8>
   1af2c:	02 97       	sbiw	r24, 0x02	; 2
   1af2e:	49 f0       	breq	.+18     	; 0x1af42 <tc_write_cc_buffer+0xb8>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
				break;
			default:
				return;
   1af30:	10 c0       	rjmp	.+32     	; 0x1af52 <tc_write_cc_buffer+0xc8>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
   1af32:	89 81       	ldd	r24, Y+1	; 0x01
   1af34:	9a 81       	ldd	r25, Y+2	; 0x02
   1af36:	2c 81       	ldd	r18, Y+4	; 0x04
   1af38:	3d 81       	ldd	r19, Y+5	; 0x05
   1af3a:	fc 01       	movw	r30, r24
   1af3c:	20 af       	std	Z+56, r18	; 0x38
   1af3e:	31 af       	std	Z+57, r19	; 0x39
				break;
   1af40:	08 c0       	rjmp	.+16     	; 0x1af52 <tc_write_cc_buffer+0xc8>
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
   1af42:	89 81       	ldd	r24, Y+1	; 0x01
   1af44:	9a 81       	ldd	r25, Y+2	; 0x02
   1af46:	2c 81       	ldd	r18, Y+4	; 0x04
   1af48:	3d 81       	ldd	r19, Y+5	; 0x05
   1af4a:	fc 01       	movw	r30, r24
   1af4c:	22 af       	std	Z+58, r18	; 0x3a
   1af4e:	33 af       	std	Z+59, r19	; 0x3b
				break;
   1af50:	00 00       	nop
			default:
				return;
			}
		}
}
   1af52:	25 96       	adiw	r28, 0x05	; 5
   1af54:	cd bf       	out	0x3d, r28	; 61
   1af56:	de bf       	out	0x3e, r29	; 62
   1af58:	df 91       	pop	r29
   1af5a:	cf 91       	pop	r28
   1af5c:	08 95       	ret

0001af5e <tc_set_wgm>:
 *
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
   1af5e:	cf 93       	push	r28
   1af60:	df 93       	push	r29
   1af62:	00 d0       	rcall	.+0      	; 0x1af64 <tc_set_wgm+0x6>
   1af64:	cd b7       	in	r28, 0x3d	; 61
   1af66:	de b7       	in	r29, 0x3e	; 62
   1af68:	89 83       	std	Y+1, r24	; 0x01
   1af6a:	9a 83       	std	Y+2, r25	; 0x02
   1af6c:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
   1af6e:	89 81       	ldd	r24, Y+1	; 0x01
   1af70:	9a 81       	ldd	r25, Y+2	; 0x02
   1af72:	fc 01       	movw	r30, r24
   1af74:	81 81       	ldd	r24, Z+1	; 0x01
   1af76:	98 2f       	mov	r25, r24
   1af78:	98 7f       	andi	r25, 0xF8	; 248
   1af7a:	8b 81       	ldd	r24, Y+3	; 0x03
   1af7c:	89 2b       	or	r24, r25
   1af7e:	28 2f       	mov	r18, r24
   1af80:	89 81       	ldd	r24, Y+1	; 0x01
   1af82:	9a 81       	ldd	r25, Y+2	; 0x02
   1af84:	fc 01       	movw	r30, r24
   1af86:	21 83       	std	Z+1, r18	; 0x01
}
   1af88:	00 00       	nop
   1af8a:	23 96       	adiw	r28, 0x03	; 3
   1af8c:	cd bf       	out	0x3d, r28	; 61
   1af8e:	de bf       	out	0x3e, r29	; 62
   1af90:	df 91       	pop	r29
   1af92:	cf 91       	pop	r28
   1af94:	08 95       	ret

0001af96 <init_globals>:


/* UTILS section */

static void init_globals(void)
{
   1af96:	ef 92       	push	r14
   1af98:	ff 92       	push	r15
   1af9a:	0f 93       	push	r16
   1af9c:	1f 93       	push	r17
   1af9e:	cf 93       	push	r28
   1afa0:	df 93       	push	r29
   1afa2:	cd b7       	in	r28, 0x3d	; 61
   1afa4:	de b7       	in	r29, 0x3e	; 62
   1afa6:	e2 97       	sbiw	r28, 0x32	; 50
   1afa8:	cd bf       	out	0x3d, r28	; 61
   1afaa:	de bf       	out	0x3e, r29	; 62
	/* 1PPS */
	{
		g_milliseconds_cnt64				= 0ULL;
   1afac:	10 92 5c 24 	sts	0x245C, r1	; 0x80245c <g_milliseconds_cnt64>
   1afb0:	10 92 5d 24 	sts	0x245D, r1	; 0x80245d <g_milliseconds_cnt64+0x1>
   1afb4:	10 92 5e 24 	sts	0x245E, r1	; 0x80245e <g_milliseconds_cnt64+0x2>
   1afb8:	10 92 5f 24 	sts	0x245F, r1	; 0x80245f <g_milliseconds_cnt64+0x3>
   1afbc:	10 92 60 24 	sts	0x2460, r1	; 0x802460 <g_milliseconds_cnt64+0x4>
   1afc0:	10 92 61 24 	sts	0x2461, r1	; 0x802461 <g_milliseconds_cnt64+0x5>
   1afc4:	10 92 62 24 	sts	0x2462, r1	; 0x802462 <g_milliseconds_cnt64+0x6>
   1afc8:	10 92 63 24 	sts	0x2463, r1	; 0x802463 <g_milliseconds_cnt64+0x7>
		g_boot_time_ts						= 0UL;
   1afcc:	10 92 64 24 	sts	0x2464, r1	; 0x802464 <g_boot_time_ts>
   1afd0:	10 92 65 24 	sts	0x2465, r1	; 0x802465 <g_boot_time_ts+0x1>
   1afd4:	10 92 66 24 	sts	0x2466, r1	; 0x802466 <g_boot_time_ts+0x2>
   1afd8:	10 92 67 24 	sts	0x2467, r1	; 0x802467 <g_boot_time_ts+0x3>

		g_1pps_last_lo						= 0U;		// measuring time
   1afdc:	10 92 68 24 	sts	0x2468, r1	; 0x802468 <g_1pps_last_lo>
   1afe0:	10 92 69 24 	sts	0x2469, r1	; 0x802469 <g_1pps_last_lo+0x1>
		g_1pps_last_hi						= 0ULL;
   1afe4:	10 92 6a 24 	sts	0x246A, r1	; 0x80246a <g_1pps_last_hi>
   1afe8:	10 92 6b 24 	sts	0x246B, r1	; 0x80246b <g_1pps_last_hi+0x1>
   1afec:	10 92 6c 24 	sts	0x246C, r1	; 0x80246c <g_1pps_last_hi+0x2>
   1aff0:	10 92 6d 24 	sts	0x246D, r1	; 0x80246d <g_1pps_last_hi+0x3>
   1aff4:	10 92 6e 24 	sts	0x246E, r1	; 0x80246e <g_1pps_last_hi+0x4>
   1aff8:	10 92 6f 24 	sts	0x246F, r1	; 0x80246f <g_1pps_last_hi+0x5>
   1affc:	10 92 70 24 	sts	0x2470, r1	; 0x802470 <g_1pps_last_hi+0x6>
   1b000:	10 92 71 24 	sts	0x2471, r1	; 0x802471 <g_1pps_last_hi+0x7>
		g_1pps_last_diff					= 0;
   1b004:	10 92 72 24 	sts	0x2472, r1	; 0x802472 <g_1pps_last_diff>
   1b008:	10 92 73 24 	sts	0x2473, r1	; 0x802473 <g_1pps_last_diff+0x1>
		g_1pps_last_inSpan					= false;
   1b00c:	10 92 74 24 	sts	0x2474, r1	; 0x802474 <g_1pps_last_inSpan>
		g_1pps_last_new						= false;
   1b010:	10 92 75 24 	sts	0x2475, r1	; 0x802475 <g_1pps_last_new>
		g_1pps_last_adjust					= false;
   1b014:	10 92 76 24 	sts	0x2476, r1	; 0x802476 <g_1pps_last_adjust>
		g_1pps_processed_lo					= 0U;		// corrected time to use
   1b018:	10 92 77 24 	sts	0x2477, r1	; 0x802477 <g_1pps_processed_lo>
   1b01c:	10 92 78 24 	sts	0x2478, r1	; 0x802478 <g_1pps_processed_lo+0x1>
		g_1pps_processed_hi					= 0ULL;
   1b020:	10 92 79 24 	sts	0x2479, r1	; 0x802479 <g_1pps_processed_hi>
   1b024:	10 92 7a 24 	sts	0x247A, r1	; 0x80247a <g_1pps_processed_hi+0x1>
   1b028:	10 92 7b 24 	sts	0x247B, r1	; 0x80247b <g_1pps_processed_hi+0x2>
   1b02c:	10 92 7c 24 	sts	0x247C, r1	; 0x80247c <g_1pps_processed_hi+0x3>
   1b030:	10 92 7d 24 	sts	0x247D, r1	; 0x80247d <g_1pps_processed_hi+0x4>
   1b034:	10 92 7e 24 	sts	0x247E, r1	; 0x80247e <g_1pps_processed_hi+0x5>
   1b038:	10 92 7f 24 	sts	0x247F, r1	; 0x80247f <g_1pps_processed_hi+0x6>
   1b03c:	10 92 80 24 	sts	0x2480, r1	; 0x802480 <g_1pps_processed_hi+0x7>
		g_1pps_proceeded_avail				= false;
   1b040:	10 92 81 24 	sts	0x2481, r1	; 0x802481 <g_1pps_proceeded_avail>
		g_1pps_processed_outOfSync			= 0;
   1b044:	10 92 82 24 	sts	0x2482, r1	; 0x802482 <g_1pps_processed_outOfSync>
		g_1pps_deviation					= 0;
   1b048:	10 92 83 24 	sts	0x2483, r1	; 0x802483 <g_1pps_deviation>
   1b04c:	10 92 84 24 	sts	0x2484, r1	; 0x802484 <g_1pps_deviation+0x1>
		g_1pps_printtwi_avail				= false;
   1b050:	10 92 85 24 	sts	0x2485, r1	; 0x802485 <g_1pps_printtwi_avail>
		g_1pps_printusb_avail				= false;
   1b054:	10 92 86 24 	sts	0x2486, r1	; 0x802486 <g_1pps_printusb_avail>
		g_1pps_phased_cntr					= 0;
   1b058:	10 92 87 24 	sts	0x2487, r1	; 0x802487 <g_1pps_phased_cntr>
		g_1pps_led							= 0;
   1b05c:	10 92 88 24 	sts	0x2488, r1	; 0x802488 <g_1pps_led>
		g_1pps_twi_new						= false;
   1b060:	10 92 89 24 	sts	0x2489, r1	; 0x802489 <g_1pps_twi_new>
	}

	/* USART */
	{
		g_usart1_rx_ready					= false;
   1b064:	10 92 6e 25 	sts	0x256E, r1	; 0x80256e <g_usart1_rx_ready>
		g_usart1_rx_OK						= false;
   1b068:	10 92 6f 25 	sts	0x256F, r1	; 0x80256f <g_usart1_rx_OK>
		g_usart1_rx_idx						= 0;
   1b06c:	10 92 70 25 	sts	0x2570, r1	; 0x802570 <g_usart1_rx_idx>
   1b070:	10 92 71 25 	sts	0x2571, r1	; 0x802571 <g_usart1_rx_idx+0x1>
		g_usart1_tx_len						= 0;
   1b074:	10 92 72 27 	sts	0x2772, r1	; 0x802772 <g_usart1_tx_len>
   1b078:	10 92 73 27 	sts	0x2773, r1	; 0x802773 <g_usart1_tx_len+0x1>
	}

	/* GNS */
	{
		g_gns_run_status					= 0;
   1b07c:	10 92 8a 24 	sts	0x248A, r1	; 0x80248a <g_gns_run_status>
		g_gns_fix_status					= 0;
   1b080:	10 92 8b 24 	sts	0x248B, r1	; 0x80248b <g_gns_fix_status>
		g_gns_lat							= 0.;
   1b084:	10 92 8c 24 	sts	0x248C, r1	; 0x80248c <g_gns_lat>
   1b088:	10 92 8d 24 	sts	0x248D, r1	; 0x80248d <g_gns_lat+0x1>
   1b08c:	10 92 8e 24 	sts	0x248E, r1	; 0x80248e <g_gns_lat+0x2>
   1b090:	10 92 8f 24 	sts	0x248F, r1	; 0x80248f <g_gns_lat+0x3>
		g_gns_lon							= 0.;
   1b094:	10 92 90 24 	sts	0x2490, r1	; 0x802490 <g_gns_lon>
   1b098:	10 92 91 24 	sts	0x2491, r1	; 0x802491 <g_gns_lon+0x1>
   1b09c:	10 92 92 24 	sts	0x2492, r1	; 0x802492 <g_gns_lon+0x2>
   1b0a0:	10 92 93 24 	sts	0x2493, r1	; 0x802493 <g_gns_lon+0x3>
		g_gns_msl_alt_m						= 0.;
   1b0a4:	10 92 94 24 	sts	0x2494, r1	; 0x802494 <g_gns_msl_alt_m>
   1b0a8:	10 92 95 24 	sts	0x2495, r1	; 0x802495 <g_gns_msl_alt_m+0x1>
   1b0ac:	10 92 96 24 	sts	0x2496, r1	; 0x802496 <g_gns_msl_alt_m+0x2>
   1b0b0:	10 92 97 24 	sts	0x2497, r1	; 0x802497 <g_gns_msl_alt_m+0x3>
		g_gns_speed_kmPh					= 0.;
   1b0b4:	10 92 98 24 	sts	0x2498, r1	; 0x802498 <g_gns_speed_kmPh>
   1b0b8:	10 92 99 24 	sts	0x2499, r1	; 0x802499 <g_gns_speed_kmPh+0x1>
   1b0bc:	10 92 9a 24 	sts	0x249A, r1	; 0x80249a <g_gns_speed_kmPh+0x2>
   1b0c0:	10 92 9b 24 	sts	0x249B, r1	; 0x80249b <g_gns_speed_kmPh+0x3>
		g_gns_course_deg					= 0.;
   1b0c4:	10 92 9c 24 	sts	0x249C, r1	; 0x80249c <g_gns_course_deg>
   1b0c8:	10 92 9d 24 	sts	0x249D, r1	; 0x80249d <g_gns_course_deg+0x1>
   1b0cc:	10 92 9e 24 	sts	0x249E, r1	; 0x80249e <g_gns_course_deg+0x2>
   1b0d0:	10 92 9f 24 	sts	0x249F, r1	; 0x80249f <g_gns_course_deg+0x3>
		g_gns_fix_mode						= 0;
   1b0d4:	10 92 a0 24 	sts	0x24A0, r1	; 0x8024a0 <g_gns_fix_mode>
		g_gns_dop_h							= 0.;
   1b0d8:	10 92 a1 24 	sts	0x24A1, r1	; 0x8024a1 <g_gns_dop_h>
   1b0dc:	10 92 a2 24 	sts	0x24A2, r1	; 0x8024a2 <g_gns_dop_h+0x1>
   1b0e0:	10 92 a3 24 	sts	0x24A3, r1	; 0x8024a3 <g_gns_dop_h+0x2>
   1b0e4:	10 92 a4 24 	sts	0x24A4, r1	; 0x8024a4 <g_gns_dop_h+0x3>
		g_gns_dop_p							= 0.;
   1b0e8:	10 92 a5 24 	sts	0x24A5, r1	; 0x8024a5 <g_gns_dop_p>
   1b0ec:	10 92 a6 24 	sts	0x24A6, r1	; 0x8024a6 <g_gns_dop_p+0x1>
   1b0f0:	10 92 a7 24 	sts	0x24A7, r1	; 0x8024a7 <g_gns_dop_p+0x2>
   1b0f4:	10 92 a8 24 	sts	0x24A8, r1	; 0x8024a8 <g_gns_dop_p+0x3>
		g_gns_dop_v							= 0.;
   1b0f8:	10 92 a9 24 	sts	0x24A9, r1	; 0x8024a9 <g_gns_dop_v>
   1b0fc:	10 92 aa 24 	sts	0x24AA, r1	; 0x8024aa <g_gns_dop_v+0x1>
   1b100:	10 92 ab 24 	sts	0x24AB, r1	; 0x8024ab <g_gns_dop_v+0x2>
   1b104:	10 92 ac 24 	sts	0x24AC, r1	; 0x8024ac <g_gns_dop_v+0x3>
		g_gns_gps_sats_inView				= 0;
   1b108:	10 92 ad 24 	sts	0x24AD, r1	; 0x8024ad <g_gns_gps_sats_inView>
		g_gns_gnss_sats_used				= 0;
   1b10c:	10 92 ae 24 	sts	0x24AE, r1	; 0x8024ae <g_gns_gnss_sats_used>
		g_gns_glonass_sats_inView			= 0;
   1b110:	10 92 af 24 	sts	0x24AF, r1	; 0x8024af <g_gns_glonass_sats_inView>
		g_gns_cPn0_dBHz						= 0;
   1b114:	10 92 b0 24 	sts	0x24B0, r1	; 0x8024b0 <g_gns_cPn0_dBHz>
//		g_gns_vpa_m							= 0;
	}

	/* VCTCXO */
	{
		int32_t val_i32 = 0L;
   1b118:	1a 86       	std	Y+10, r1	; 0x0a
   1b11a:	1b 86       	std	Y+11, r1	; 0x0b
   1b11c:	1c 86       	std	Y+12, r1	; 0x0c
   1b11e:	1d 86       	std	Y+13, r1	; 0x0d

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__VCTCXO, &val_i32, sizeof(val_i32)) == STATUS_OK) {
   1b120:	ce 01       	movw	r24, r28
   1b122:	0a 96       	adiw	r24, 0x0a	; 10
   1b124:	14 e0       	ldi	r17, 0x04	; 4
   1b126:	e1 2e       	mov	r14, r17
   1b128:	f1 2c       	mov	r15, r1
   1b12a:	00 e0       	ldi	r16, 0x00	; 0
   1b12c:	10 e0       	ldi	r17, 0x00	; 0
   1b12e:	9c 01       	movw	r18, r24
   1b130:	40 e1       	ldi	r20, 0x10	; 16
   1b132:	50 e0       	ldi	r21, 0x00	; 0
   1b134:	60 e0       	ldi	r22, 0x00	; 0
   1b136:	70 e0       	ldi	r23, 0x00	; 0
   1b138:	82 e0       	ldi	r24, 0x02	; 2
   1b13a:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b13e:	88 23       	and	r24, r24
   1b140:	91 f4       	brne	.+36     	; 0x1b166 <init_globals+0x1d0>
			irqflags_t flags = cpu_irq_save();
   1b142:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1b146:	89 83       	std	Y+1, r24	; 0x01
			g_xo_mode_pwm = val_i32;
   1b148:	8a 85       	ldd	r24, Y+10	; 0x0a
   1b14a:	9b 85       	ldd	r25, Y+11	; 0x0b
   1b14c:	ac 85       	ldd	r26, Y+12	; 0x0c
   1b14e:	bd 85       	ldd	r27, Y+13	; 0x0d
   1b150:	80 93 9f 28 	sts	0x289F, r24	; 0x80289f <g_xo_mode_pwm>
   1b154:	90 93 a0 28 	sts	0x28A0, r25	; 0x8028a0 <g_xo_mode_pwm+0x1>
   1b158:	a0 93 a1 28 	sts	0x28A1, r26	; 0x8028a1 <g_xo_mode_pwm+0x2>
   1b15c:	b0 93 a2 28 	sts	0x28A2, r27	; 0x8028a2 <g_xo_mode_pwm+0x3>
			cpu_irq_restore(flags);
   1b160:	89 81       	ldd	r24, Y+1	; 0x01
   1b162:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}
	}

	/* LCD backlight */
	{
		int16_t val_i16 = 0;
   1b166:	1e 86       	std	Y+14, r1	; 0x0e
   1b168:	1f 86       	std	Y+15, r1	; 0x0f

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__LCDBL, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1b16a:	ce 01       	movw	r24, r28
   1b16c:	0e 96       	adiw	r24, 0x0e	; 14
   1b16e:	12 e0       	ldi	r17, 0x02	; 2
   1b170:	e1 2e       	mov	r14, r17
   1b172:	f1 2c       	mov	r15, r1
   1b174:	00 e0       	ldi	r16, 0x00	; 0
   1b176:	10 e0       	ldi	r17, 0x00	; 0
   1b178:	9c 01       	movw	r18, r24
   1b17a:	44 e1       	ldi	r20, 0x14	; 20
   1b17c:	50 e0       	ldi	r21, 0x00	; 0
   1b17e:	60 e0       	ldi	r22, 0x00	; 0
   1b180:	70 e0       	ldi	r23, 0x00	; 0
   1b182:	82 e0       	ldi	r24, 0x02	; 2
   1b184:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b188:	88 23       	and	r24, r24
   1b18a:	61 f4       	brne	.+24     	; 0x1b1a4 <init_globals+0x20e>
			irqflags_t flags = cpu_irq_save();
   1b18c:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1b190:	8a 83       	std	Y+2, r24	; 0x02
			g_backlight_mode_pwm = val_i16;
   1b192:	8e 85       	ldd	r24, Y+14	; 0x0e
   1b194:	9f 85       	ldd	r25, Y+15	; 0x0f
   1b196:	80 93 57 24 	sts	0x2457, r24	; 0x802457 <g_backlight_mode_pwm>
   1b19a:	90 93 58 24 	sts	0x2458, r25	; 0x802458 <g_backlight_mode_pwm+0x1>
			cpu_irq_restore(flags);
   1b19e:	8a 81       	ldd	r24, Y+2	; 0x02
   1b1a0:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}
	}

	/* Beepers */
	{
		uint8_t val_ui8 = 0;
   1b1a4:	18 8a       	std	Y+16, r1	; 0x10

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__BEEP, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1b1a6:	ce 01       	movw	r24, r28
   1b1a8:	40 96       	adiw	r24, 0x10	; 16
   1b1aa:	e1 2c       	mov	r14, r1
   1b1ac:	f1 2c       	mov	r15, r1
   1b1ae:	87 01       	movw	r16, r14
   1b1b0:	e3 94       	inc	r14
   1b1b2:	9c 01       	movw	r18, r24
   1b1b4:	46 e1       	ldi	r20, 0x16	; 22
   1b1b6:	50 e0       	ldi	r21, 0x00	; 0
   1b1b8:	60 e0       	ldi	r22, 0x00	; 0
   1b1ba:	70 e0       	ldi	r23, 0x00	; 0
   1b1bc:	82 e0       	ldi	r24, 0x02	; 2
   1b1be:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b1c2:	88 23       	and	r24, r24
   1b1c4:	e1 f4       	brne	.+56     	; 0x1b1fe <init_globals+0x268>
			irqflags_t flags = cpu_irq_save();
   1b1c6:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1b1ca:	8b 83       	std	Y+3, r24	; 0x03
			g_errorBeep_enable	= val_ui8 & 0x01;
   1b1cc:	88 89       	ldd	r24, Y+16	; 0x10
   1b1ce:	88 2f       	mov	r24, r24
   1b1d0:	90 e0       	ldi	r25, 0x00	; 0
   1b1d2:	81 70       	andi	r24, 0x01	; 1
   1b1d4:	99 27       	eor	r25, r25
   1b1d6:	21 e0       	ldi	r18, 0x01	; 1
   1b1d8:	89 2b       	or	r24, r25
   1b1da:	09 f4       	brne	.+2      	; 0x1b1de <init_globals+0x248>
   1b1dc:	20 e0       	ldi	r18, 0x00	; 0
   1b1de:	20 93 5a 24 	sts	0x245A, r18	; 0x80245a <g_errorBeep_enable>
			g_keyBeep_enable	= val_ui8 & 0x02;
   1b1e2:	88 89       	ldd	r24, Y+16	; 0x10
   1b1e4:	88 2f       	mov	r24, r24
   1b1e6:	90 e0       	ldi	r25, 0x00	; 0
   1b1e8:	82 70       	andi	r24, 0x02	; 2
   1b1ea:	99 27       	eor	r25, r25
   1b1ec:	21 e0       	ldi	r18, 0x01	; 1
   1b1ee:	89 2b       	or	r24, r25
   1b1f0:	09 f4       	brne	.+2      	; 0x1b1f4 <init_globals+0x25e>
   1b1f2:	20 e0       	ldi	r18, 0x00	; 0
   1b1f4:	20 93 5b 24 	sts	0x245B, r18	; 0x80245b <g_keyBeep_enable>
			cpu_irq_restore(flags);
   1b1f8:	8b 81       	ldd	r24, Y+3	; 0x03
   1b1fa:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}
	}

	/* Pitch tone variants */
	{
		uint8_t val_i8 = 0;
   1b1fe:	19 8a       	std	Y+17, r1	; 0x11

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__PITCHTONE, &val_i8, sizeof(val_i8)) == STATUS_OK) {
   1b200:	ce 01       	movw	r24, r28
   1b202:	41 96       	adiw	r24, 0x11	; 17
   1b204:	e1 2c       	mov	r14, r1
   1b206:	f1 2c       	mov	r15, r1
   1b208:	87 01       	movw	r16, r14
   1b20a:	e3 94       	inc	r14
   1b20c:	9c 01       	movw	r18, r24
   1b20e:	47 e1       	ldi	r20, 0x17	; 23
   1b210:	50 e0       	ldi	r21, 0x00	; 0
   1b212:	60 e0       	ldi	r22, 0x00	; 0
   1b214:	70 e0       	ldi	r23, 0x00	; 0
   1b216:	82 e0       	ldi	r24, 0x02	; 2
   1b218:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b21c:	88 23       	and	r24, r24
   1b21e:	49 f4       	brne	.+18     	; 0x1b232 <init_globals+0x29c>
			irqflags_t flags = cpu_irq_save();
   1b220:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1b224:	8c 83       	std	Y+4, r24	; 0x04
			g_pitch_tone_mode = val_i8;
   1b226:	89 89       	ldd	r24, Y+17	; 0x11
   1b228:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <g_pitch_tone_mode>
			cpu_irq_restore(flags);
   1b22c:	8c 81       	ldd	r24, Y+4	; 0x04
   1b22e:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}
	}

	/* Environment and QNH settings */
	{
		int16_t val_i16	= 0;
   1b232:	1a 8a       	std	Y+18, r1	; 0x12
   1b234:	1b 8a       	std	Y+19, r1	; 0x13
		uint8_t val_ui8	= 0;
   1b236:	1c 8a       	std	Y+20, r1	; 0x14

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_TEMP_DELTA, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1b238:	ce 01       	movw	r24, r28
   1b23a:	42 96       	adiw	r24, 0x12	; 18
   1b23c:	12 e0       	ldi	r17, 0x02	; 2
   1b23e:	e1 2e       	mov	r14, r17
   1b240:	f1 2c       	mov	r15, r1
   1b242:	00 e0       	ldi	r16, 0x00	; 0
   1b244:	10 e0       	ldi	r17, 0x00	; 0
   1b246:	9c 01       	movw	r18, r24
   1b248:	4e e0       	ldi	r20, 0x0E	; 14
   1b24a:	50 e0       	ldi	r21, 0x00	; 0
   1b24c:	60 e0       	ldi	r22, 0x00	; 0
   1b24e:	70 e0       	ldi	r23, 0x00	; 0
   1b250:	82 e0       	ldi	r24, 0x02	; 2
   1b252:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b256:	88 23       	and	r24, r24
   1b258:	09 f5       	brne	.+66     	; 0x1b29c <init_globals+0x306>
			irqflags_t flags = cpu_irq_save();
   1b25a:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1b25e:	8d 83       	std	Y+5, r24	; 0x05
			g_env_temp_delta_100 = val_i16;
   1b260:	8a 89       	ldd	r24, Y+18	; 0x12
   1b262:	9b 89       	ldd	r25, Y+19	; 0x13
   1b264:	80 93 19 29 	sts	0x2919, r24	; 0x802919 <g_env_temp_delta_100>
   1b268:	90 93 1a 29 	sts	0x291A, r25	; 0x80291a <g_env_temp_delta_100+0x1>
			cpu_irq_restore(flags);
   1b26c:	8d 81       	ldd	r24, Y+5	; 0x05
   1b26e:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

			/* Validity check */
			if (g_env_temp_delta_100 < -1000 || g_env_temp_delta_100 > 10000) {
   1b272:	80 91 19 29 	lds	r24, 0x2919	; 0x802919 <g_env_temp_delta_100>
   1b276:	90 91 1a 29 	lds	r25, 0x291A	; 0x80291a <g_env_temp_delta_100+0x1>
   1b27a:	88 31       	cpi	r24, 0x18	; 24
   1b27c:	9c 4f       	sbci	r25, 0xFC	; 252
   1b27e:	3c f0       	brlt	.+14     	; 0x1b28e <init_globals+0x2f8>
   1b280:	80 91 19 29 	lds	r24, 0x2919	; 0x802919 <g_env_temp_delta_100>
   1b284:	90 91 1a 29 	lds	r25, 0x291A	; 0x80291a <g_env_temp_delta_100+0x1>
   1b288:	81 31       	cpi	r24, 0x11	; 17
   1b28a:	97 42       	sbci	r25, 0x27	; 39
   1b28c:	3c f0       	brlt	.+14     	; 0x1b29c <init_globals+0x306>
				g_env_temp_delta_100 = 0;
   1b28e:	10 92 19 29 	sts	0x2919, r1	; 0x802919 <g_env_temp_delta_100>
   1b292:	10 92 1a 29 	sts	0x291A, r1	; 0x80291a <g_env_temp_delta_100+0x1>
				save_globals(EEPROM_SAVE_BF__ENV);
   1b296:	80 e4       	ldi	r24, 0x40	; 64
   1b298:	90 e0       	ldi	r25, 0x00	; 0
   1b29a:	99 d3       	rcall	.+1842   	; 0x1b9ce <save_globals>
			}
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_QNH_AUTO, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1b29c:	ce 01       	movw	r24, r28
   1b29e:	44 96       	adiw	r24, 0x14	; 20
   1b2a0:	e1 2c       	mov	r14, r1
   1b2a2:	f1 2c       	mov	r15, r1
   1b2a4:	87 01       	movw	r16, r14
   1b2a6:	e3 94       	inc	r14
   1b2a8:	9c 01       	movw	r18, r24
   1b2aa:	49 e1       	ldi	r20, 0x19	; 25
   1b2ac:	50 e0       	ldi	r21, 0x00	; 0
   1b2ae:	60 e0       	ldi	r22, 0x00	; 0
   1b2b0:	70 e0       	ldi	r23, 0x00	; 0
   1b2b2:	82 e0       	ldi	r24, 0x02	; 2
   1b2b4:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b2b8:	88 23       	and	r24, r24
   1b2ba:	69 f4       	brne	.+26     	; 0x1b2d6 <init_globals+0x340>
			irqflags_t flags = cpu_irq_save();
   1b2bc:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1b2c0:	8e 83       	std	Y+6, r24	; 0x06
			g_qnh_is_auto = (val_ui8 != 0);
   1b2c2:	9c 89       	ldd	r25, Y+20	; 0x14
   1b2c4:	81 e0       	ldi	r24, 0x01	; 1
   1b2c6:	99 23       	and	r25, r25
   1b2c8:	09 f4       	brne	.+2      	; 0x1b2cc <init_globals+0x336>
   1b2ca:	80 e0       	ldi	r24, 0x00	; 0
   1b2cc:	80 93 1f 29 	sts	0x291F, r24	; 0x80291f <g_qnh_is_auto>
			cpu_irq_restore(flags);
   1b2d0:	8e 81       	ldd	r24, Y+6	; 0x06
   1b2d2:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_QNH_METERS, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1b2d6:	ce 01       	movw	r24, r28
   1b2d8:	42 96       	adiw	r24, 0x12	; 18
   1b2da:	12 e0       	ldi	r17, 0x02	; 2
   1b2dc:	e1 2e       	mov	r14, r17
   1b2de:	f1 2c       	mov	r15, r1
   1b2e0:	00 e0       	ldi	r16, 0x00	; 0
   1b2e2:	10 e0       	ldi	r17, 0x00	; 0
   1b2e4:	9c 01       	movw	r18, r24
   1b2e6:	4a e1       	ldi	r20, 0x1A	; 26
   1b2e8:	50 e0       	ldi	r21, 0x00	; 0
   1b2ea:	60 e0       	ldi	r22, 0x00	; 0
   1b2ec:	70 e0       	ldi	r23, 0x00	; 0
   1b2ee:	82 e0       	ldi	r24, 0x02	; 2
   1b2f0:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b2f4:	88 23       	and	r24, r24
   1b2f6:	21 f5       	brne	.+72     	; 0x1b340 <init_globals+0x3aa>
			irqflags_t flags = cpu_irq_save();
   1b2f8:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1b2fc:	8f 83       	std	Y+7, r24	; 0x07
			g_qnh_height_m = val_i16;
   1b2fe:	8a 89       	ldd	r24, Y+18	; 0x12
   1b300:	9b 89       	ldd	r25, Y+19	; 0x13
   1b302:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <g_qnh_height_m>
   1b306:	90 93 21 29 	sts	0x2921, r25	; 0x802921 <g_qnh_height_m+0x1>
			cpu_irq_restore(flags);
   1b30a:	8f 81       	ldd	r24, Y+7	; 0x07
   1b30c:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

			/* Validity check */
			if (g_qnh_height_m < -1000 || g_qnh_height_m > 30000) {
   1b310:	80 91 20 29 	lds	r24, 0x2920	; 0x802920 <g_qnh_height_m>
   1b314:	90 91 21 29 	lds	r25, 0x2921	; 0x802921 <g_qnh_height_m+0x1>
   1b318:	88 31       	cpi	r24, 0x18	; 24
   1b31a:	9c 4f       	sbci	r25, 0xFC	; 252
   1b31c:	3c f0       	brlt	.+14     	; 0x1b32c <init_globals+0x396>
   1b31e:	80 91 20 29 	lds	r24, 0x2920	; 0x802920 <g_qnh_height_m>
   1b322:	90 91 21 29 	lds	r25, 0x2921	; 0x802921 <g_qnh_height_m+0x1>
   1b326:	81 33       	cpi	r24, 0x31	; 49
   1b328:	95 47       	sbci	r25, 0x75	; 117
   1b32a:	54 f0       	brlt	.+20     	; 0x1b340 <init_globals+0x3aa>
				g_qnh_is_auto	= true;
   1b32c:	81 e0       	ldi	r24, 0x01	; 1
   1b32e:	80 93 1f 29 	sts	0x291F, r24	; 0x80291f <g_qnh_is_auto>
				g_qnh_height_m	= 0;
   1b332:	10 92 20 29 	sts	0x2920, r1	; 0x802920 <g_qnh_height_m>
   1b336:	10 92 21 29 	sts	0x2921, r1	; 0x802921 <g_qnh_height_m+0x1>
				save_globals(EEPROM_SAVE_BF__ENV);
   1b33a:	80 e4       	ldi	r24, 0x40	; 64
   1b33c:	90 e0       	ldi	r25, 0x00	; 0
   1b33e:	47 d3       	rcall	.+1678   	; 0x1b9ce <save_globals>
		}
	}

	/* Status lines */
	{
		uint8_t val_ui8 = 0;
   1b340:	1d 8a       	std	Y+21, r1	; 0x15

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__PRINT_STATUS, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1b342:	ce 01       	movw	r24, r28
   1b344:	45 96       	adiw	r24, 0x15	; 21
   1b346:	e1 2c       	mov	r14, r1
   1b348:	f1 2c       	mov	r15, r1
   1b34a:	87 01       	movw	r16, r14
   1b34c:	e3 94       	inc	r14
   1b34e:	9c 01       	movw	r18, r24
   1b350:	48 e1       	ldi	r20, 0x18	; 24
   1b352:	50 e0       	ldi	r21, 0x00	; 0
   1b354:	60 e0       	ldi	r22, 0x00	; 0
   1b356:	70 e0       	ldi	r23, 0x00	; 0
   1b358:	82 e0       	ldi	r24, 0x02	; 2
   1b35a:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b35e:	88 23       	and	r24, r24
   1b360:	39 f5       	brne	.+78     	; 0x1b3b0 <init_globals+0x41a>
			irqflags_t flags = cpu_irq_save();
   1b362:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1b366:	88 87       	std	Y+8, r24	; 0x08
			g_usb_cdc_printStatusLines_atxmega	= val_ui8 & PRINT_STATUS_LINES__ATXMEGA;
   1b368:	8d 89       	ldd	r24, Y+21	; 0x15
   1b36a:	88 2f       	mov	r24, r24
   1b36c:	90 e0       	ldi	r25, 0x00	; 0
   1b36e:	81 70       	andi	r24, 0x01	; 1
   1b370:	99 27       	eor	r25, r25
   1b372:	21 e0       	ldi	r18, 0x01	; 1
   1b374:	89 2b       	or	r24, r25
   1b376:	09 f4       	brne	.+2      	; 0x1b37a <init_globals+0x3e4>
   1b378:	20 e0       	ldi	r18, 0x00	; 0
   1b37a:	20 93 66 25 	sts	0x2566, r18	; 0x802566 <g_usb_cdc_printStatusLines_atxmega>
			g_usb_cdc_printStatusLines_sim808	= val_ui8 & PRINT_STATUS_LINES__SIM808;
   1b37e:	8d 89       	ldd	r24, Y+21	; 0x15
   1b380:	88 2f       	mov	r24, r24
   1b382:	90 e0       	ldi	r25, 0x00	; 0
   1b384:	82 70       	andi	r24, 0x02	; 2
   1b386:	99 27       	eor	r25, r25
   1b388:	21 e0       	ldi	r18, 0x01	; 1
   1b38a:	89 2b       	or	r24, r25
   1b38c:	09 f4       	brne	.+2      	; 0x1b390 <init_globals+0x3fa>
   1b38e:	20 e0       	ldi	r18, 0x00	; 0
   1b390:	20 93 67 25 	sts	0x2567, r18	; 0x802567 <g_usb_cdc_printStatusLines_sim808>
			g_usb_cdc_printStatusLines_1pps		= val_ui8 & PRINT_STATUS_LINES__1PPS;
   1b394:	8d 89       	ldd	r24, Y+21	; 0x15
   1b396:	88 2f       	mov	r24, r24
   1b398:	90 e0       	ldi	r25, 0x00	; 0
   1b39a:	84 70       	andi	r24, 0x04	; 4
   1b39c:	99 27       	eor	r25, r25
   1b39e:	21 e0       	ldi	r18, 0x01	; 1
   1b3a0:	89 2b       	or	r24, r25
   1b3a2:	09 f4       	brne	.+2      	; 0x1b3a6 <init_globals+0x410>
   1b3a4:	20 e0       	ldi	r18, 0x00	; 0
   1b3a6:	20 93 68 25 	sts	0x2568, r18	; 0x802568 <g_usb_cdc_printStatusLines_1pps>
			cpu_irq_restore(flags);
   1b3aa:	88 85       	ldd	r24, Y+8	; 0x08
   1b3ac:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}
	}

	/* 9-axis offset and gain corrections */
	{
		int16_t l_twi1_gyro_1_temp_RTofs	= 0;
   1b3b0:	1e 8a       	std	Y+22, r1	; 0x16
   1b3b2:	1f 8a       	std	Y+23, r1	; 0x17
		int16_t l_twi1_gyro_1_temp_sens		= 0;
   1b3b4:	18 8e       	std	Y+24, r1	; 0x18
   1b3b6:	19 8e       	std	Y+25, r1	; 0x19
		int16_t l_twi1_gyro_1_accel_ofsx	= 0;
   1b3b8:	1a 8e       	std	Y+26, r1	; 0x1a
   1b3ba:	1b 8e       	std	Y+27, r1	; 0x1b
		int16_t l_twi1_gyro_1_accel_ofsy	= 0;
   1b3bc:	1c 8e       	std	Y+28, r1	; 0x1c
   1b3be:	1d 8e       	std	Y+29, r1	; 0x1d
		int16_t l_twi1_gyro_1_accel_ofsz	= 0;
   1b3c0:	1e 8e       	std	Y+30, r1	; 0x1e
   1b3c2:	1f 8e       	std	Y+31, r1	; 0x1f
		int16_t l_twi1_gyro_1_accel_factx	= 0;
   1b3c4:	18 a2       	std	Y+32, r1	; 0x20
   1b3c6:	19 a2       	std	Y+33, r1	; 0x21
		int16_t l_twi1_gyro_1_accel_facty	= 0;
   1b3c8:	1a a2       	std	Y+34, r1	; 0x22
   1b3ca:	1b a2       	std	Y+35, r1	; 0x23
		int16_t l_twi1_gyro_1_accel_factz	= 0;
   1b3cc:	1c a2       	std	Y+36, r1	; 0x24
   1b3ce:	1d a2       	std	Y+37, r1	; 0x25
		int16_t l_twi1_gyro_1_gyro_ofsx		= 0;
   1b3d0:	1e a2       	std	Y+38, r1	; 0x26
   1b3d2:	1f a2       	std	Y+39, r1	; 0x27
		int16_t l_twi1_gyro_1_gyro_ofsy		= 0;
   1b3d4:	18 a6       	std	Y+40, r1	; 0x28
   1b3d6:	19 a6       	std	Y+41, r1	; 0x29
		int16_t l_twi1_gyro_1_gyro_ofsz		= 0;
   1b3d8:	1a a6       	std	Y+42, r1	; 0x2a
   1b3da:	1b a6       	std	Y+43, r1	; 0x2b
		int16_t l_twi1_gyro_2_mag_factx		= 0;
   1b3dc:	1c a6       	std	Y+44, r1	; 0x2c
   1b3de:	1d a6       	std	Y+45, r1	; 0x2d
		int16_t l_twi1_gyro_2_mag_facty		= 0;
   1b3e0:	1e a6       	std	Y+46, r1	; 0x2e
   1b3e2:	1f a6       	std	Y+47, r1	; 0x2f
		int16_t l_twi1_gyro_2_mag_factz		= 0;
   1b3e4:	18 aa       	std	Y+48, r1	; 0x30
   1b3e6:	19 aa       	std	Y+49, r1	; 0x31

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_RTOFS, (void*)&l_twi1_gyro_1_temp_RTofs, sizeof(l_twi1_gyro_1_temp_RTofs));
   1b3e8:	ce 01       	movw	r24, r28
   1b3ea:	46 96       	adiw	r24, 0x16	; 22
   1b3ec:	12 e0       	ldi	r17, 0x02	; 2
   1b3ee:	e1 2e       	mov	r14, r17
   1b3f0:	f1 2c       	mov	r15, r1
   1b3f2:	00 e0       	ldi	r16, 0x00	; 0
   1b3f4:	10 e0       	ldi	r17, 0x00	; 0
   1b3f6:	9c 01       	movw	r18, r24
   1b3f8:	4c e1       	ldi	r20, 0x1C	; 28
   1b3fa:	50 e0       	ldi	r21, 0x00	; 0
   1b3fc:	60 e0       	ldi	r22, 0x00	; 0
   1b3fe:	70 e0       	ldi	r23, 0x00	; 0
   1b400:	82 e0       	ldi	r24, 0x02	; 2
   1b402:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_SENS,  (void*)&l_twi1_gyro_1_temp_sens, sizeof(l_twi1_gyro_1_temp_sens));
   1b406:	ce 01       	movw	r24, r28
   1b408:	48 96       	adiw	r24, 0x18	; 24
   1b40a:	12 e0       	ldi	r17, 0x02	; 2
   1b40c:	e1 2e       	mov	r14, r17
   1b40e:	f1 2c       	mov	r15, r1
   1b410:	00 e0       	ldi	r16, 0x00	; 0
   1b412:	10 e0       	ldi	r17, 0x00	; 0
   1b414:	9c 01       	movw	r18, r24
   1b416:	4e e1       	ldi	r20, 0x1E	; 30
   1b418:	50 e0       	ldi	r21, 0x00	; 0
   1b41a:	60 e0       	ldi	r22, 0x00	; 0
   1b41c:	70 e0       	ldi	r23, 0x00	; 0
   1b41e:	82 e0       	ldi	r24, 0x02	; 2
   1b420:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_X, (void*)&l_twi1_gyro_1_accel_ofsx, sizeof(l_twi1_gyro_1_accel_ofsx));
   1b424:	ce 01       	movw	r24, r28
   1b426:	4a 96       	adiw	r24, 0x1a	; 26
   1b428:	12 e0       	ldi	r17, 0x02	; 2
   1b42a:	e1 2e       	mov	r14, r17
   1b42c:	f1 2c       	mov	r15, r1
   1b42e:	00 e0       	ldi	r16, 0x00	; 0
   1b430:	10 e0       	ldi	r17, 0x00	; 0
   1b432:	9c 01       	movw	r18, r24
   1b434:	40 e2       	ldi	r20, 0x20	; 32
   1b436:	50 e0       	ldi	r21, 0x00	; 0
   1b438:	60 e0       	ldi	r22, 0x00	; 0
   1b43a:	70 e0       	ldi	r23, 0x00	; 0
   1b43c:	82 e0       	ldi	r24, 0x02	; 2
   1b43e:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Y, (void*)&l_twi1_gyro_1_accel_ofsy, sizeof(l_twi1_gyro_1_accel_ofsy));
   1b442:	ce 01       	movw	r24, r28
   1b444:	4c 96       	adiw	r24, 0x1c	; 28
   1b446:	12 e0       	ldi	r17, 0x02	; 2
   1b448:	e1 2e       	mov	r14, r17
   1b44a:	f1 2c       	mov	r15, r1
   1b44c:	00 e0       	ldi	r16, 0x00	; 0
   1b44e:	10 e0       	ldi	r17, 0x00	; 0
   1b450:	9c 01       	movw	r18, r24
   1b452:	42 e2       	ldi	r20, 0x22	; 34
   1b454:	50 e0       	ldi	r21, 0x00	; 0
   1b456:	60 e0       	ldi	r22, 0x00	; 0
   1b458:	70 e0       	ldi	r23, 0x00	; 0
   1b45a:	82 e0       	ldi	r24, 0x02	; 2
   1b45c:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Z, (void*)&l_twi1_gyro_1_accel_ofsz, sizeof(l_twi1_gyro_1_accel_ofsz));
   1b460:	ce 01       	movw	r24, r28
   1b462:	4e 96       	adiw	r24, 0x1e	; 30
   1b464:	12 e0       	ldi	r17, 0x02	; 2
   1b466:	e1 2e       	mov	r14, r17
   1b468:	f1 2c       	mov	r15, r1
   1b46a:	00 e0       	ldi	r16, 0x00	; 0
   1b46c:	10 e0       	ldi	r17, 0x00	; 0
   1b46e:	9c 01       	movw	r18, r24
   1b470:	44 e2       	ldi	r20, 0x24	; 36
   1b472:	50 e0       	ldi	r21, 0x00	; 0
   1b474:	60 e0       	ldi	r22, 0x00	; 0
   1b476:	70 e0       	ldi	r23, 0x00	; 0
   1b478:	82 e0       	ldi	r24, 0x02	; 2
   1b47a:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_X, (void*)&l_twi1_gyro_1_accel_factx, sizeof(l_twi1_gyro_1_accel_factx));
   1b47e:	ce 01       	movw	r24, r28
   1b480:	80 96       	adiw	r24, 0x20	; 32
   1b482:	12 e0       	ldi	r17, 0x02	; 2
   1b484:	e1 2e       	mov	r14, r17
   1b486:	f1 2c       	mov	r15, r1
   1b488:	00 e0       	ldi	r16, 0x00	; 0
   1b48a:	10 e0       	ldi	r17, 0x00	; 0
   1b48c:	9c 01       	movw	r18, r24
   1b48e:	48 e2       	ldi	r20, 0x28	; 40
   1b490:	50 e0       	ldi	r21, 0x00	; 0
   1b492:	60 e0       	ldi	r22, 0x00	; 0
   1b494:	70 e0       	ldi	r23, 0x00	; 0
   1b496:	82 e0       	ldi	r24, 0x02	; 2
   1b498:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Y, (void*)&l_twi1_gyro_1_accel_facty, sizeof(l_twi1_gyro_1_accel_facty));
   1b49c:	ce 01       	movw	r24, r28
   1b49e:	82 96       	adiw	r24, 0x22	; 34
   1b4a0:	12 e0       	ldi	r17, 0x02	; 2
   1b4a2:	e1 2e       	mov	r14, r17
   1b4a4:	f1 2c       	mov	r15, r1
   1b4a6:	00 e0       	ldi	r16, 0x00	; 0
   1b4a8:	10 e0       	ldi	r17, 0x00	; 0
   1b4aa:	9c 01       	movw	r18, r24
   1b4ac:	4a e2       	ldi	r20, 0x2A	; 42
   1b4ae:	50 e0       	ldi	r21, 0x00	; 0
   1b4b0:	60 e0       	ldi	r22, 0x00	; 0
   1b4b2:	70 e0       	ldi	r23, 0x00	; 0
   1b4b4:	82 e0       	ldi	r24, 0x02	; 2
   1b4b6:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Z, (void*)&l_twi1_gyro_1_accel_factz, sizeof(l_twi1_gyro_1_accel_factz));
   1b4ba:	ce 01       	movw	r24, r28
   1b4bc:	84 96       	adiw	r24, 0x24	; 36
   1b4be:	12 e0       	ldi	r17, 0x02	; 2
   1b4c0:	e1 2e       	mov	r14, r17
   1b4c2:	f1 2c       	mov	r15, r1
   1b4c4:	00 e0       	ldi	r16, 0x00	; 0
   1b4c6:	10 e0       	ldi	r17, 0x00	; 0
   1b4c8:	9c 01       	movw	r18, r24
   1b4ca:	4c e2       	ldi	r20, 0x2C	; 44
   1b4cc:	50 e0       	ldi	r21, 0x00	; 0
   1b4ce:	60 e0       	ldi	r22, 0x00	; 0
   1b4d0:	70 e0       	ldi	r23, 0x00	; 0
   1b4d2:	82 e0       	ldi	r24, 0x02	; 2
   1b4d4:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_X, (void*)&l_twi1_gyro_1_gyro_ofsx, sizeof(l_twi1_gyro_1_gyro_ofsx));
   1b4d8:	ce 01       	movw	r24, r28
   1b4da:	86 96       	adiw	r24, 0x26	; 38
   1b4dc:	12 e0       	ldi	r17, 0x02	; 2
   1b4de:	e1 2e       	mov	r14, r17
   1b4e0:	f1 2c       	mov	r15, r1
   1b4e2:	00 e0       	ldi	r16, 0x00	; 0
   1b4e4:	10 e0       	ldi	r17, 0x00	; 0
   1b4e6:	9c 01       	movw	r18, r24
   1b4e8:	40 e3       	ldi	r20, 0x30	; 48
   1b4ea:	50 e0       	ldi	r21, 0x00	; 0
   1b4ec:	60 e0       	ldi	r22, 0x00	; 0
   1b4ee:	70 e0       	ldi	r23, 0x00	; 0
   1b4f0:	82 e0       	ldi	r24, 0x02	; 2
   1b4f2:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Y, (void*)&l_twi1_gyro_1_gyro_ofsy, sizeof(l_twi1_gyro_1_gyro_ofsy));
   1b4f6:	ce 01       	movw	r24, r28
   1b4f8:	88 96       	adiw	r24, 0x28	; 40
   1b4fa:	12 e0       	ldi	r17, 0x02	; 2
   1b4fc:	e1 2e       	mov	r14, r17
   1b4fe:	f1 2c       	mov	r15, r1
   1b500:	00 e0       	ldi	r16, 0x00	; 0
   1b502:	10 e0       	ldi	r17, 0x00	; 0
   1b504:	9c 01       	movw	r18, r24
   1b506:	42 e3       	ldi	r20, 0x32	; 50
   1b508:	50 e0       	ldi	r21, 0x00	; 0
   1b50a:	60 e0       	ldi	r22, 0x00	; 0
   1b50c:	70 e0       	ldi	r23, 0x00	; 0
   1b50e:	82 e0       	ldi	r24, 0x02	; 2
   1b510:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Z, (void*)&l_twi1_gyro_1_gyro_ofsz, sizeof(l_twi1_gyro_1_gyro_ofsz));
   1b514:	ce 01       	movw	r24, r28
   1b516:	8a 96       	adiw	r24, 0x2a	; 42
   1b518:	12 e0       	ldi	r17, 0x02	; 2
   1b51a:	e1 2e       	mov	r14, r17
   1b51c:	f1 2c       	mov	r15, r1
   1b51e:	00 e0       	ldi	r16, 0x00	; 0
   1b520:	10 e0       	ldi	r17, 0x00	; 0
   1b522:	9c 01       	movw	r18, r24
   1b524:	44 e3       	ldi	r20, 0x34	; 52
   1b526:	50 e0       	ldi	r21, 0x00	; 0
   1b528:	60 e0       	ldi	r22, 0x00	; 0
   1b52a:	70 e0       	ldi	r23, 0x00	; 0
   1b52c:	82 e0       	ldi	r24, 0x02	; 2
   1b52e:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>

		// EEPROM_ADDR__9AXIS_GYRO_FACT_XYZ
		// EEPROM_ADDR__9AXIS_MAG_OFS_XYZ

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
   1b532:	ce 01       	movw	r24, r28
   1b534:	8c 96       	adiw	r24, 0x2c	; 44
   1b536:	12 e0       	ldi	r17, 0x02	; 2
   1b538:	e1 2e       	mov	r14, r17
   1b53a:	f1 2c       	mov	r15, r1
   1b53c:	00 e0       	ldi	r16, 0x00	; 0
   1b53e:	10 e0       	ldi	r17, 0x00	; 0
   1b540:	9c 01       	movw	r18, r24
   1b542:	48 e4       	ldi	r20, 0x48	; 72
   1b544:	50 e0       	ldi	r21, 0x00	; 0
   1b546:	60 e0       	ldi	r22, 0x00	; 0
   1b548:	70 e0       	ldi	r23, 0x00	; 0
   1b54a:	82 e0       	ldi	r24, 0x02	; 2
   1b54c:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
   1b550:	ce 01       	movw	r24, r28
   1b552:	8e 96       	adiw	r24, 0x2e	; 46
   1b554:	12 e0       	ldi	r17, 0x02	; 2
   1b556:	e1 2e       	mov	r14, r17
   1b558:	f1 2c       	mov	r15, r1
   1b55a:	00 e0       	ldi	r16, 0x00	; 0
   1b55c:	10 e0       	ldi	r17, 0x00	; 0
   1b55e:	9c 01       	movw	r18, r24
   1b560:	4a e4       	ldi	r20, 0x4A	; 74
   1b562:	50 e0       	ldi	r21, 0x00	; 0
   1b564:	60 e0       	ldi	r22, 0x00	; 0
   1b566:	70 e0       	ldi	r23, 0x00	; 0
   1b568:	82 e0       	ldi	r24, 0x02	; 2
   1b56a:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));
   1b56e:	ce 01       	movw	r24, r28
   1b570:	c0 96       	adiw	r24, 0x30	; 48
   1b572:	12 e0       	ldi	r17, 0x02	; 2
   1b574:	e1 2e       	mov	r14, r17
   1b576:	f1 2c       	mov	r15, r1
   1b578:	00 e0       	ldi	r16, 0x00	; 0
   1b57a:	10 e0       	ldi	r17, 0x00	; 0
   1b57c:	9c 01       	movw	r18, r24
   1b57e:	4c e4       	ldi	r20, 0x4C	; 76
   1b580:	50 e0       	ldi	r21, 0x00	; 0
   1b582:	60 e0       	ldi	r22, 0x00	; 0
   1b584:	70 e0       	ldi	r23, 0x00	; 0
   1b586:	82 e0       	ldi	r24, 0x02	; 2
   1b588:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>

		/* In case EEPROM is not set yet - load with default values instead */
		if (!l_twi1_gyro_1_accel_factx || !l_twi1_gyro_1_accel_facty || !l_twi1_gyro_1_accel_factz ||
   1b58c:	88 a1       	ldd	r24, Y+32	; 0x20
   1b58e:	99 a1       	ldd	r25, Y+33	; 0x21
   1b590:	89 2b       	or	r24, r25
   1b592:	a1 f0       	breq	.+40     	; 0x1b5bc <init_globals+0x626>
   1b594:	8a a1       	ldd	r24, Y+34	; 0x22
   1b596:	9b a1       	ldd	r25, Y+35	; 0x23
   1b598:	89 2b       	or	r24, r25
   1b59a:	81 f0       	breq	.+32     	; 0x1b5bc <init_globals+0x626>
   1b59c:	8c a1       	ldd	r24, Y+36	; 0x24
   1b59e:	9d a1       	ldd	r25, Y+37	; 0x25
   1b5a0:	89 2b       	or	r24, r25
   1b5a2:	61 f0       	breq	.+24     	; 0x1b5bc <init_globals+0x626>
			!l_twi1_gyro_2_mag_factx || !l_twi1_gyro_2_mag_facty || !l_twi1_gyro_2_mag_factz) {
   1b5a4:	8c a5       	ldd	r24, Y+44	; 0x2c
   1b5a6:	9d a5       	ldd	r25, Y+45	; 0x2d
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));

		/* In case EEPROM is not set yet - load with default values instead */
		if (!l_twi1_gyro_1_accel_factx || !l_twi1_gyro_1_accel_facty || !l_twi1_gyro_1_accel_factz ||
   1b5a8:	89 2b       	or	r24, r25
   1b5aa:	41 f0       	breq	.+16     	; 0x1b5bc <init_globals+0x626>
			!l_twi1_gyro_2_mag_factx || !l_twi1_gyro_2_mag_facty || !l_twi1_gyro_2_mag_factz) {
   1b5ac:	8e a5       	ldd	r24, Y+46	; 0x2e
   1b5ae:	9f a5       	ldd	r25, Y+47	; 0x2f
   1b5b0:	89 2b       	or	r24, r25
   1b5b2:	21 f0       	breq	.+8      	; 0x1b5bc <init_globals+0x626>
   1b5b4:	88 a9       	ldd	r24, Y+48	; 0x30
   1b5b6:	99 a9       	ldd	r25, Y+49	; 0x31
   1b5b8:	89 2b       	or	r24, r25
   1b5ba:	21 f4       	brne	.+8      	; 0x1b5c4 <init_globals+0x62e>
			calibration_mode(CALIBRATION_MODE_ENUM__DEFAULTS);
   1b5bc:	80 e0       	ldi	r24, 0x00	; 0
   1b5be:	0e 94 f5 e4 	call	0x1c9ea	; 0x1c9ea <calibration_mode>
   1b5c2:	fb c1       	rjmp	.+1014   	; 0x1b9ba <init_globals+0xa24>
			return;
		}

		irqflags_t flags = cpu_irq_save();
   1b5c4:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1b5c8:	89 87       	std	Y+9, r24	; 0x09
		g_twi1_gyro_1_temp_RTofs	= l_twi1_gyro_1_temp_RTofs;
   1b5ca:	8e 89       	ldd	r24, Y+22	; 0x16
   1b5cc:	9f 89       	ldd	r25, Y+23	; 0x17
   1b5ce:	80 93 13 28 	sts	0x2813, r24	; 0x802813 <g_twi1_gyro_1_temp_RTofs>
   1b5d2:	90 93 14 28 	sts	0x2814, r25	; 0x802814 <g_twi1_gyro_1_temp_RTofs+0x1>
		g_twi1_gyro_1_temp_sens		= l_twi1_gyro_1_temp_sens;
   1b5d6:	88 8d       	ldd	r24, Y+24	; 0x18
   1b5d8:	99 8d       	ldd	r25, Y+25	; 0x19
   1b5da:	80 93 15 28 	sts	0x2815, r24	; 0x802815 <g_twi1_gyro_1_temp_sens>
   1b5de:	90 93 16 28 	sts	0x2816, r25	; 0x802816 <g_twi1_gyro_1_temp_sens+0x1>

		g_twi1_gyro_1_accel_ofsx	= l_twi1_gyro_1_accel_ofsx;
   1b5e2:	8a 8d       	ldd	r24, Y+26	; 0x1a
   1b5e4:	9b 8d       	ldd	r25, Y+27	; 0x1b
   1b5e6:	80 93 1f 28 	sts	0x281F, r24	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1b5ea:	90 93 20 28 	sts	0x2820, r25	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
		g_twi1_gyro_1_accel_ofsy	= l_twi1_gyro_1_accel_ofsy;
   1b5ee:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1b5f0:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1b5f2:	80 93 21 28 	sts	0x2821, r24	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1b5f6:	90 93 22 28 	sts	0x2822, r25	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
		g_twi1_gyro_1_accel_ofsz	= l_twi1_gyro_1_accel_ofsz;
   1b5fa:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1b5fc:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1b5fe:	80 93 23 28 	sts	0x2823, r24	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1b602:	90 93 24 28 	sts	0x2824, r25	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>

		g_twi1_gyro_1_accel_factx	= l_twi1_gyro_1_accel_factx;
   1b606:	88 a1       	ldd	r24, Y+32	; 0x20
   1b608:	99 a1       	ldd	r25, Y+33	; 0x21
   1b60a:	80 93 25 28 	sts	0x2825, r24	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1b60e:	90 93 26 28 	sts	0x2826, r25	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
		g_twi1_gyro_1_accel_facty	= l_twi1_gyro_1_accel_facty;
   1b612:	8a a1       	ldd	r24, Y+34	; 0x22
   1b614:	9b a1       	ldd	r25, Y+35	; 0x23
   1b616:	80 93 27 28 	sts	0x2827, r24	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1b61a:	90 93 28 28 	sts	0x2828, r25	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
		g_twi1_gyro_1_accel_factz	= l_twi1_gyro_1_accel_factz;
   1b61e:	8c a1       	ldd	r24, Y+36	; 0x24
   1b620:	9d a1       	ldd	r25, Y+37	; 0x25
   1b622:	80 93 29 28 	sts	0x2829, r24	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1b626:	90 93 2a 28 	sts	0x282A, r25	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>

		g_twi1_gyro_1_gyro_ofsx		= l_twi1_gyro_1_gyro_ofsx;
   1b62a:	8e a1       	ldd	r24, Y+38	; 0x26
   1b62c:	9f a1       	ldd	r25, Y+39	; 0x27
   1b62e:	80 93 37 28 	sts	0x2837, r24	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
   1b632:	90 93 38 28 	sts	0x2838, r25	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
		g_twi1_gyro_1_gyro_ofsy		= l_twi1_gyro_1_gyro_ofsy;
   1b636:	88 a5       	ldd	r24, Y+40	; 0x28
   1b638:	99 a5       	ldd	r25, Y+41	; 0x29
   1b63a:	80 93 39 28 	sts	0x2839, r24	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
   1b63e:	90 93 3a 28 	sts	0x283A, r25	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
		g_twi1_gyro_1_gyro_ofsz		= l_twi1_gyro_1_gyro_ofsz;
   1b642:	8a a5       	ldd	r24, Y+42	; 0x2a
   1b644:	9b a5       	ldd	r25, Y+43	; 0x2b
   1b646:	80 93 3b 28 	sts	0x283B, r24	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
   1b64a:	90 93 3c 28 	sts	0x283C, r25	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>

		g_twi1_gyro_2_mag_factx		= l_twi1_gyro_2_mag_factx;
   1b64e:	8c a5       	ldd	r24, Y+44	; 0x2c
   1b650:	9d a5       	ldd	r25, Y+45	; 0x2d
   1b652:	80 93 5b 28 	sts	0x285B, r24	; 0x80285b <g_twi1_gyro_2_mag_factx>
   1b656:	90 93 5c 28 	sts	0x285C, r25	; 0x80285c <g_twi1_gyro_2_mag_factx+0x1>
		g_twi1_gyro_2_mag_facty		= l_twi1_gyro_2_mag_facty;
   1b65a:	8e a5       	ldd	r24, Y+46	; 0x2e
   1b65c:	9f a5       	ldd	r25, Y+47	; 0x2f
   1b65e:	80 93 5d 28 	sts	0x285D, r24	; 0x80285d <g_twi1_gyro_2_mag_facty>
   1b662:	90 93 5e 28 	sts	0x285E, r25	; 0x80285e <g_twi1_gyro_2_mag_facty+0x1>
		g_twi1_gyro_2_mag_factz		= l_twi1_gyro_2_mag_factz;
   1b666:	88 a9       	ldd	r24, Y+48	; 0x30
   1b668:	99 a9       	ldd	r25, Y+49	; 0x31
   1b66a:	80 93 5f 28 	sts	0x285F, r24	; 0x80285f <g_twi1_gyro_2_mag_factz>
   1b66e:	90 93 60 28 	sts	0x2860, r25	; 0x802860 <g_twi1_gyro_2_mag_factz+0x1>
		cpu_irq_restore(flags);
   1b672:	89 85       	ldd	r24, Y+9	; 0x09
   1b674:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}

	/* GSM */
	{
		uint8_t		val_ui8		= 0U;
   1b678:	1a aa       	std	Y+50, r1	; 0x32

		g_gsm_aprs_gprs_connected	= false;
   1b67a:	10 92 f6 27 	sts	0x27F6, r1	; 0x8027f6 <g_gsm_aprs_gprs_connected>
		g_gsm_aprs_ip_connected		= false;
   1b67e:	10 92 f7 27 	sts	0x27F7, r1	; 0x8027f7 <g_gsm_aprs_ip_connected>
		g_gsm_ring					= 0;
   1b682:	10 92 0e 28 	sts	0x280E, r1	; 0x80280e <g_gsm_ring>

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__GSM_BF, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1b686:	ce 01       	movw	r24, r28
   1b688:	c2 96       	adiw	r24, 0x32	; 50
   1b68a:	e1 2c       	mov	r14, r1
   1b68c:	f1 2c       	mov	r15, r1
   1b68e:	87 01       	movw	r16, r14
   1b690:	e3 94       	inc	r14
   1b692:	9c 01       	movw	r18, r24
   1b694:	48 e0       	ldi	r20, 0x08	; 8
   1b696:	50 e0       	ldi	r21, 0x00	; 0
   1b698:	60 e0       	ldi	r22, 0x00	; 0
   1b69a:	70 e0       	ldi	r23, 0x00	; 0
   1b69c:	82 e0       	ldi	r24, 0x02	; 2
   1b69e:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b6a2:	88 23       	and	r24, r24
   1b6a4:	b1 f4       	brne	.+44     	; 0x1b6d2 <init_globals+0x73c>
			g_gsm_enable			= val_ui8 & GSM__ENABLE;
   1b6a6:	8a a9       	ldd	r24, Y+50	; 0x32
   1b6a8:	88 2f       	mov	r24, r24
   1b6aa:	90 e0       	ldi	r25, 0x00	; 0
   1b6ac:	81 70       	andi	r24, 0x01	; 1
   1b6ae:	99 27       	eor	r25, r25
   1b6b0:	21 e0       	ldi	r18, 0x01	; 1
   1b6b2:	89 2b       	or	r24, r25
   1b6b4:	09 f4       	brne	.+2      	; 0x1b6b8 <init_globals+0x722>
   1b6b6:	20 e0       	ldi	r18, 0x00	; 0
   1b6b8:	20 93 f4 27 	sts	0x27F4, r18	; 0x8027f4 <g_gsm_enable>
			g_gsm_aprs_enable		= val_ui8 & GSM__APRS_ENABLE;
   1b6bc:	8a a9       	ldd	r24, Y+50	; 0x32
   1b6be:	88 2f       	mov	r24, r24
   1b6c0:	90 e0       	ldi	r25, 0x00	; 0
   1b6c2:	82 70       	andi	r24, 0x02	; 2
   1b6c4:	99 27       	eor	r25, r25
   1b6c6:	21 e0       	ldi	r18, 0x01	; 1
   1b6c8:	89 2b       	or	r24, r25
   1b6ca:	09 f4       	brne	.+2      	; 0x1b6ce <init_globals+0x738>
   1b6cc:	20 e0       	ldi	r18, 0x00	; 0
   1b6ce:	20 93 f5 27 	sts	0x27F5, r18	; 0x8027f5 <g_gsm_aprs_enable>
		}
		nvm_read(INT_EEPROM, EEPROM_ADDR__GSM_PIN,			(void*)&g_gsm_login_pwd,		sizeof(g_gsm_login_pwd));
   1b6d2:	1e e0       	ldi	r17, 0x0E	; 14
   1b6d4:	e1 2e       	mov	r14, r17
   1b6d6:	f1 2c       	mov	r15, r1
   1b6d8:	00 e0       	ldi	r16, 0x00	; 0
   1b6da:	10 e0       	ldi	r17, 0x00	; 0
   1b6dc:	20 e0       	ldi	r18, 0x00	; 0
   1b6de:	38 e2       	ldi	r19, 0x28	; 40
   1b6e0:	42 ea       	ldi	r20, 0xA2	; 162
   1b6e2:	50 e0       	ldi	r21, 0x00	; 0
   1b6e4:	60 e0       	ldi	r22, 0x00	; 0
   1b6e6:	70 e0       	ldi	r23, 0x00	; 0
   1b6e8:	82 e0       	ldi	r24, 0x02	; 2
   1b6ea:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>

		memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
   1b6ee:	44 e0       	ldi	r20, 0x04	; 4
   1b6f0:	50 e0       	ldi	r21, 0x00	; 0
   1b6f2:	60 e0       	ldi	r22, 0x00	; 0
   1b6f4:	70 e0       	ldi	r23, 0x00	; 0
   1b6f6:	88 ef       	ldi	r24, 0xF8	; 248
   1b6f8:	97 e2       	ldi	r25, 0x27	; 39
   1b6fa:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
		memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
   1b6fe:	44 e0       	ldi	r20, 0x04	; 4
   1b700:	50 e0       	ldi	r21, 0x00	; 0
   1b702:	60 e0       	ldi	r22, 0x00	; 0
   1b704:	70 e0       	ldi	r23, 0x00	; 0
   1b706:	8c ef       	ldi	r24, 0xFC	; 252
   1b708:	97 e2       	ldi	r25, 0x27	; 39
   1b70a:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
	}

	/* APRS */
	{
		g_aprs_alert_last					= 0ULL;
   1b70e:	10 92 35 25 	sts	0x2535, r1	; 0x802535 <g_aprs_alert_last>
   1b712:	10 92 36 25 	sts	0x2536, r1	; 0x802536 <g_aprs_alert_last+0x1>
   1b716:	10 92 37 25 	sts	0x2537, r1	; 0x802537 <g_aprs_alert_last+0x2>
   1b71a:	10 92 38 25 	sts	0x2538, r1	; 0x802538 <g_aprs_alert_last+0x3>
   1b71e:	10 92 39 25 	sts	0x2539, r1	; 0x802539 <g_aprs_alert_last+0x4>
   1b722:	10 92 3a 25 	sts	0x253A, r1	; 0x80253a <g_aprs_alert_last+0x5>
   1b726:	10 92 3b 25 	sts	0x253B, r1	; 0x80253b <g_aprs_alert_last+0x6>
   1b72a:	10 92 3c 25 	sts	0x253C, r1	; 0x80253c <g_aprs_alert_last+0x7>
		g_aprs_alert_fsm_state				= APRS_ALERT_FSM_STATE__NOOP;
   1b72e:	10 92 3d 25 	sts	0x253D, r1	; 0x80253d <g_aprs_alert_fsm_state>
		g_aprs_alert_reason					= APRS_ALERT_REASON__NONE;
   1b732:	10 92 3e 25 	sts	0x253E, r1	; 0x80253e <g_aprs_alert_reason>
		g_aprs_pos_anchor_lat				= 0.f;
   1b736:	10 92 3f 25 	sts	0x253F, r1	; 0x80253f <g_aprs_pos_anchor_lat>
   1b73a:	10 92 40 25 	sts	0x2540, r1	; 0x802540 <g_aprs_pos_anchor_lat+0x1>
   1b73e:	10 92 41 25 	sts	0x2541, r1	; 0x802541 <g_aprs_pos_anchor_lat+0x2>
   1b742:	10 92 42 25 	sts	0x2542, r1	; 0x802542 <g_aprs_pos_anchor_lat+0x3>
		g_aprs_pos_anchor_lon				= 0.f;
   1b746:	10 92 43 25 	sts	0x2543, r1	; 0x802543 <g_aprs_pos_anchor_lon>
   1b74a:	10 92 44 25 	sts	0x2544, r1	; 0x802544 <g_aprs_pos_anchor_lon+0x1>
   1b74e:	10 92 45 25 	sts	0x2545, r1	; 0x802545 <g_aprs_pos_anchor_lon+0x2>
   1b752:	10 92 46 25 	sts	0x2546, r1	; 0x802546 <g_aprs_pos_anchor_lon+0x3>
		g_aprs_alert_1_gyro_x_mdps			= 0L;
   1b756:	10 92 47 25 	sts	0x2547, r1	; 0x802547 <g_aprs_alert_1_gyro_x_mdps>
   1b75a:	10 92 48 25 	sts	0x2548, r1	; 0x802548 <g_aprs_alert_1_gyro_x_mdps+0x1>
   1b75e:	10 92 49 25 	sts	0x2549, r1	; 0x802549 <g_aprs_alert_1_gyro_x_mdps+0x2>
   1b762:	10 92 4a 25 	sts	0x254A, r1	; 0x80254a <g_aprs_alert_1_gyro_x_mdps+0x3>
		g_aprs_alert_1_gyro_y_mdps			= 0L;
   1b766:	10 92 4b 25 	sts	0x254B, r1	; 0x80254b <g_aprs_alert_1_gyro_y_mdps>
   1b76a:	10 92 4c 25 	sts	0x254C, r1	; 0x80254c <g_aprs_alert_1_gyro_y_mdps+0x1>
   1b76e:	10 92 4d 25 	sts	0x254D, r1	; 0x80254d <g_aprs_alert_1_gyro_y_mdps+0x2>
   1b772:	10 92 4e 25 	sts	0x254E, r1	; 0x80254e <g_aprs_alert_1_gyro_y_mdps+0x3>
		g_aprs_alert_1_gyro_z_mdps			= 0L;
   1b776:	10 92 4f 25 	sts	0x254F, r1	; 0x80254f <g_aprs_alert_1_gyro_z_mdps>
   1b77a:	10 92 50 25 	sts	0x2550, r1	; 0x802550 <g_aprs_alert_1_gyro_z_mdps+0x1>
   1b77e:	10 92 51 25 	sts	0x2551, r1	; 0x802551 <g_aprs_alert_1_gyro_z_mdps+0x2>
   1b782:	10 92 52 25 	sts	0x2552, r1	; 0x802552 <g_aprs_alert_1_gyro_z_mdps+0x3>
		g_aprs_alert_1_accel_x_mg			= 0;
   1b786:	10 92 53 25 	sts	0x2553, r1	; 0x802553 <g_aprs_alert_1_accel_x_mg>
   1b78a:	10 92 54 25 	sts	0x2554, r1	; 0x802554 <g_aprs_alert_1_accel_x_mg+0x1>
		g_aprs_alert_1_accel_y_mg			= 0;
   1b78e:	10 92 55 25 	sts	0x2555, r1	; 0x802555 <g_aprs_alert_1_accel_y_mg>
   1b792:	10 92 56 25 	sts	0x2556, r1	; 0x802556 <g_aprs_alert_1_accel_y_mg+0x1>
		g_aprs_alert_1_accel_z_mg			= 0;
   1b796:	10 92 57 25 	sts	0x2557, r1	; 0x802557 <g_aprs_alert_1_accel_z_mg>
   1b79a:	10 92 58 25 	sts	0x2558, r1	; 0x802558 <g_aprs_alert_1_accel_z_mg+0x1>
		g_aprs_alert_2_mag_x_nT				= 0L;
   1b79e:	10 92 59 25 	sts	0x2559, r1	; 0x802559 <g_aprs_alert_2_mag_x_nT>
   1b7a2:	10 92 5a 25 	sts	0x255A, r1	; 0x80255a <g_aprs_alert_2_mag_x_nT+0x1>
   1b7a6:	10 92 5b 25 	sts	0x255B, r1	; 0x80255b <g_aprs_alert_2_mag_x_nT+0x2>
   1b7aa:	10 92 5c 25 	sts	0x255C, r1	; 0x80255c <g_aprs_alert_2_mag_x_nT+0x3>
		g_aprs_alert_2_mag_y_nT				= 0L;
   1b7ae:	10 92 5d 25 	sts	0x255D, r1	; 0x80255d <g_aprs_alert_2_mag_y_nT>
   1b7b2:	10 92 5e 25 	sts	0x255E, r1	; 0x80255e <g_aprs_alert_2_mag_y_nT+0x1>
   1b7b6:	10 92 5f 25 	sts	0x255F, r1	; 0x80255f <g_aprs_alert_2_mag_y_nT+0x2>
   1b7ba:	10 92 60 25 	sts	0x2560, r1	; 0x802560 <g_aprs_alert_2_mag_y_nT+0x3>
		g_aprs_alert_2_mag_z_nT				= 0L;
   1b7be:	10 92 61 25 	sts	0x2561, r1	; 0x802561 <g_aprs_alert_2_mag_z_nT>
   1b7c2:	10 92 62 25 	sts	0x2562, r1	; 0x802562 <g_aprs_alert_2_mag_z_nT+0x1>
   1b7c6:	10 92 63 25 	sts	0x2563, r1	; 0x802563 <g_aprs_alert_2_mag_z_nT+0x2>
   1b7ca:	10 92 64 25 	sts	0x2564, r1	; 0x802564 <g_aprs_alert_2_mag_z_nT+0x3>

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LINK_SERVICE, &g_aprs_link_service, sizeof(g_aprs_link_service)) != STATUS_OK) {
   1b7ce:	10 e2       	ldi	r17, 0x20	; 32
   1b7d0:	e1 2e       	mov	r14, r17
   1b7d2:	f1 2c       	mov	r15, r1
   1b7d4:	00 e0       	ldi	r16, 0x00	; 0
   1b7d6:	10 e0       	ldi	r17, 0x00	; 0
   1b7d8:	22 eb       	ldi	r18, 0xB2	; 178
   1b7da:	34 e2       	ldi	r19, 0x24	; 36
   1b7dc:	40 e0       	ldi	r20, 0x00	; 0
   1b7de:	51 e0       	ldi	r21, 0x01	; 1
   1b7e0:	60 e0       	ldi	r22, 0x00	; 0
   1b7e2:	70 e0       	ldi	r23, 0x00	; 0
   1b7e4:	82 e0       	ldi	r24, 0x02	; 2
   1b7e6:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b7ea:	88 23       	and	r24, r24
   1b7ec:	41 f0       	breq	.+16     	; 0x1b7fe <init_globals+0x868>
			memset(g_aprs_link_service, 0, sizeof(g_aprs_link_service));
   1b7ee:	40 e2       	ldi	r20, 0x20	; 32
   1b7f0:	50 e0       	ldi	r21, 0x00	; 0
   1b7f2:	60 e0       	ldi	r22, 0x00	; 0
   1b7f4:	70 e0       	ldi	r23, 0x00	; 0
   1b7f6:	82 eb       	ldi	r24, 0xB2	; 178
   1b7f8:	94 e2       	ldi	r25, 0x24	; 36
   1b7fa:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LINK_USER, &g_aprs_link_user, sizeof(g_aprs_link_user)) != STATUS_OK) {
   1b7fe:	10 e1       	ldi	r17, 0x10	; 16
   1b800:	e1 2e       	mov	r14, r17
   1b802:	f1 2c       	mov	r15, r1
   1b804:	00 e0       	ldi	r16, 0x00	; 0
   1b806:	10 e0       	ldi	r17, 0x00	; 0
   1b808:	22 ed       	ldi	r18, 0xD2	; 210
   1b80a:	34 e2       	ldi	r19, 0x24	; 36
   1b80c:	40 e2       	ldi	r20, 0x20	; 32
   1b80e:	51 e0       	ldi	r21, 0x01	; 1
   1b810:	60 e0       	ldi	r22, 0x00	; 0
   1b812:	70 e0       	ldi	r23, 0x00	; 0
   1b814:	82 e0       	ldi	r24, 0x02	; 2
   1b816:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b81a:	88 23       	and	r24, r24
   1b81c:	41 f0       	breq	.+16     	; 0x1b82e <init_globals+0x898>
			memset(g_aprs_link_user, 0, sizeof(g_aprs_link_user));
   1b81e:	40 e1       	ldi	r20, 0x10	; 16
   1b820:	50 e0       	ldi	r21, 0x00	; 0
   1b822:	60 e0       	ldi	r22, 0x00	; 0
   1b824:	70 e0       	ldi	r23, 0x00	; 0
   1b826:	82 ed       	ldi	r24, 0xD2	; 210
   1b828:	94 e2       	ldi	r25, 0x24	; 36
   1b82a:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LINK_PWD, &g_aprs_link_pwd, sizeof(g_aprs_link_pwd)) != STATUS_OK) {
   1b82e:	10 e1       	ldi	r17, 0x10	; 16
   1b830:	e1 2e       	mov	r14, r17
   1b832:	f1 2c       	mov	r15, r1
   1b834:	00 e0       	ldi	r16, 0x00	; 0
   1b836:	10 e0       	ldi	r17, 0x00	; 0
   1b838:	22 ee       	ldi	r18, 0xE2	; 226
   1b83a:	34 e2       	ldi	r19, 0x24	; 36
   1b83c:	40 e3       	ldi	r20, 0x30	; 48
   1b83e:	51 e0       	ldi	r21, 0x01	; 1
   1b840:	60 e0       	ldi	r22, 0x00	; 0
   1b842:	70 e0       	ldi	r23, 0x00	; 0
   1b844:	82 e0       	ldi	r24, 0x02	; 2
   1b846:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b84a:	88 23       	and	r24, r24
   1b84c:	41 f0       	breq	.+16     	; 0x1b85e <init_globals+0x8c8>
			memset(g_aprs_link_pwd, 0, sizeof(g_aprs_link_pwd));
   1b84e:	40 e1       	ldi	r20, 0x10	; 16
   1b850:	50 e0       	ldi	r21, 0x00	; 0
   1b852:	60 e0       	ldi	r22, 0x00	; 0
   1b854:	70 e0       	ldi	r23, 0x00	; 0
   1b856:	82 ee       	ldi	r24, 0xE2	; 226
   1b858:	94 e2       	ldi	r25, 0x24	; 36
   1b85a:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_IP_PROTO, &g_aprs_ip_proto, sizeof(g_aprs_ip_proto)) != STATUS_OK) {
   1b85e:	e1 2c       	mov	r14, r1
   1b860:	f1 2c       	mov	r15, r1
   1b862:	87 01       	movw	r16, r14
   1b864:	e3 94       	inc	r14
   1b866:	22 ef       	ldi	r18, 0xF2	; 242
   1b868:	34 e2       	ldi	r19, 0x24	; 36
   1b86a:	4a e0       	ldi	r20, 0x0A	; 10
   1b86c:	50 e0       	ldi	r21, 0x00	; 0
   1b86e:	60 e0       	ldi	r22, 0x00	; 0
   1b870:	70 e0       	ldi	r23, 0x00	; 0
   1b872:	82 e0       	ldi	r24, 0x02	; 2
   1b874:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b878:	88 23       	and	r24, r24
   1b87a:	11 f0       	breq	.+4      	; 0x1b880 <init_globals+0x8ea>
			g_aprs_ip_proto = C_GSM_IP_PROTO_NONE;
   1b87c:	10 92 f2 24 	sts	0x24F2, r1	; 0x8024f2 <g_aprs_ip_proto>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_IP_NAME, &g_aprs_ip_name, sizeof(g_aprs_ip_name)) != STATUS_OK) {
   1b880:	10 e2       	ldi	r17, 0x20	; 32
   1b882:	e1 2e       	mov	r14, r17
   1b884:	f1 2c       	mov	r15, r1
   1b886:	00 e0       	ldi	r16, 0x00	; 0
   1b888:	10 e0       	ldi	r17, 0x00	; 0
   1b88a:	23 ef       	ldi	r18, 0xF3	; 243
   1b88c:	34 e2       	ldi	r19, 0x24	; 36
   1b88e:	40 e4       	ldi	r20, 0x40	; 64
   1b890:	51 e0       	ldi	r21, 0x01	; 1
   1b892:	60 e0       	ldi	r22, 0x00	; 0
   1b894:	70 e0       	ldi	r23, 0x00	; 0
   1b896:	82 e0       	ldi	r24, 0x02	; 2
   1b898:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b89c:	88 23       	and	r24, r24
   1b89e:	41 f0       	breq	.+16     	; 0x1b8b0 <init_globals+0x91a>
			memset(g_aprs_ip_name, 0, sizeof(g_aprs_ip_name));
   1b8a0:	40 e2       	ldi	r20, 0x20	; 32
   1b8a2:	50 e0       	ldi	r21, 0x00	; 0
   1b8a4:	60 e0       	ldi	r22, 0x00	; 0
   1b8a6:	70 e0       	ldi	r23, 0x00	; 0
   1b8a8:	83 ef       	ldi	r24, 0xF3	; 243
   1b8aa:	94 e2       	ldi	r25, 0x24	; 36
   1b8ac:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_IP_PORT, &g_aprs_ip_port, sizeof(g_aprs_ip_port)) != STATUS_OK) {
   1b8b0:	12 e0       	ldi	r17, 0x02	; 2
   1b8b2:	e1 2e       	mov	r14, r17
   1b8b4:	f1 2c       	mov	r15, r1
   1b8b6:	00 e0       	ldi	r16, 0x00	; 0
   1b8b8:	10 e0       	ldi	r17, 0x00	; 0
   1b8ba:	23 e1       	ldi	r18, 0x13	; 19
   1b8bc:	35 e2       	ldi	r19, 0x25	; 37
   1b8be:	4c e0       	ldi	r20, 0x0C	; 12
   1b8c0:	50 e0       	ldi	r21, 0x00	; 0
   1b8c2:	60 e0       	ldi	r22, 0x00	; 0
   1b8c4:	70 e0       	ldi	r23, 0x00	; 0
   1b8c6:	82 e0       	ldi	r24, 0x02	; 2
   1b8c8:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b8cc:	88 23       	and	r24, r24
   1b8ce:	21 f0       	breq	.+8      	; 0x1b8d8 <init_globals+0x942>
			g_aprs_ip_port = 0U;
   1b8d0:	10 92 13 25 	sts	0x2513, r1	; 0x802513 <g_aprs_ip_port>
   1b8d4:	10 92 14 25 	sts	0x2514, r1	; 0x802514 <g_aprs_ip_port+0x1>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_CALLSIGN, &g_aprs_source_callsign, sizeof(g_aprs_source_callsign)) != STATUS_OK) {
   1b8d8:	1c e0       	ldi	r17, 0x0C	; 12
   1b8da:	e1 2e       	mov	r14, r17
   1b8dc:	f1 2c       	mov	r15, r1
   1b8de:	00 e0       	ldi	r16, 0x00	; 0
   1b8e0:	10 e0       	ldi	r17, 0x00	; 0
   1b8e2:	25 e1       	ldi	r18, 0x15	; 21
   1b8e4:	35 e2       	ldi	r19, 0x25	; 37
   1b8e6:	40 e8       	ldi	r20, 0x80	; 128
   1b8e8:	50 e0       	ldi	r21, 0x00	; 0
   1b8ea:	60 e0       	ldi	r22, 0x00	; 0
   1b8ec:	70 e0       	ldi	r23, 0x00	; 0
   1b8ee:	82 e0       	ldi	r24, 0x02	; 2
   1b8f0:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b8f4:	88 23       	and	r24, r24
   1b8f6:	41 f0       	breq	.+16     	; 0x1b908 <init_globals+0x972>
			memset(g_aprs_source_callsign, 0, sizeof(g_aprs_source_callsign));
   1b8f8:	4c e0       	ldi	r20, 0x0C	; 12
   1b8fa:	50 e0       	ldi	r21, 0x00	; 0
   1b8fc:	60 e0       	ldi	r22, 0x00	; 0
   1b8fe:	70 e0       	ldi	r23, 0x00	; 0
   1b900:	85 e1       	ldi	r24, 0x15	; 21
   1b902:	95 e2       	ldi	r25, 0x25	; 37
   1b904:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_SSID, &g_aprs_source_ssid, sizeof(g_aprs_source_ssid)) != STATUS_OK) {
   1b908:	14 e0       	ldi	r17, 0x04	; 4
   1b90a:	e1 2e       	mov	r14, r17
   1b90c:	f1 2c       	mov	r15, r1
   1b90e:	00 e0       	ldi	r16, 0x00	; 0
   1b910:	10 e0       	ldi	r17, 0x00	; 0
   1b912:	21 e2       	ldi	r18, 0x21	; 33
   1b914:	35 e2       	ldi	r19, 0x25	; 37
   1b916:	4c e8       	ldi	r20, 0x8C	; 140
   1b918:	50 e0       	ldi	r21, 0x00	; 0
   1b91a:	60 e0       	ldi	r22, 0x00	; 0
   1b91c:	70 e0       	ldi	r23, 0x00	; 0
   1b91e:	82 e0       	ldi	r24, 0x02	; 2
   1b920:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b924:	88 23       	and	r24, r24
   1b926:	41 f0       	breq	.+16     	; 0x1b938 <init_globals+0x9a2>
			memset(g_aprs_source_ssid, 0, sizeof(g_aprs_source_ssid));
   1b928:	44 e0       	ldi	r20, 0x04	; 4
   1b92a:	50 e0       	ldi	r21, 0x00	; 0
   1b92c:	60 e0       	ldi	r22, 0x00	; 0
   1b92e:	70 e0       	ldi	r23, 0x00	; 0
   1b930:	81 e2       	ldi	r24, 0x21	; 33
   1b932:	95 e2       	ldi	r25, 0x25	; 37
   1b934:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LOGIN, &g_aprs_login_user, sizeof(g_aprs_login_user)) != STATUS_OK) {
   1b938:	1a e0       	ldi	r17, 0x0A	; 10
   1b93a:	e1 2e       	mov	r14, r17
   1b93c:	f1 2c       	mov	r15, r1
   1b93e:	00 e0       	ldi	r16, 0x00	; 0
   1b940:	10 e0       	ldi	r17, 0x00	; 0
   1b942:	25 e2       	ldi	r18, 0x25	; 37
   1b944:	35 e2       	ldi	r19, 0x25	; 37
   1b946:	40 e9       	ldi	r20, 0x90	; 144
   1b948:	50 e0       	ldi	r21, 0x00	; 0
   1b94a:	60 e0       	ldi	r22, 0x00	; 0
   1b94c:	70 e0       	ldi	r23, 0x00	; 0
   1b94e:	82 e0       	ldi	r24, 0x02	; 2
   1b950:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b954:	88 23       	and	r24, r24
   1b956:	41 f0       	breq	.+16     	; 0x1b968 <init_globals+0x9d2>
			memset(g_aprs_login_user, 0, sizeof(g_aprs_login_user));
   1b958:	4a e0       	ldi	r20, 0x0A	; 10
   1b95a:	50 e0       	ldi	r21, 0x00	; 0
   1b95c:	60 e0       	ldi	r22, 0x00	; 0
   1b95e:	70 e0       	ldi	r23, 0x00	; 0
   1b960:	85 e2       	ldi	r24, 0x25	; 37
   1b962:	95 e2       	ldi	r25, 0x25	; 37
   1b964:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_PWD, &g_aprs_login_pwd, sizeof(g_aprs_login_pwd)) != STATUS_OK) {
   1b968:	16 e0       	ldi	r17, 0x06	; 6
   1b96a:	e1 2e       	mov	r14, r17
   1b96c:	f1 2c       	mov	r15, r1
   1b96e:	00 e0       	ldi	r16, 0x00	; 0
   1b970:	10 e0       	ldi	r17, 0x00	; 0
   1b972:	2f e2       	ldi	r18, 0x2F	; 47
   1b974:	35 e2       	ldi	r19, 0x25	; 37
   1b976:	4a e9       	ldi	r20, 0x9A	; 154
   1b978:	50 e0       	ldi	r21, 0x00	; 0
   1b97a:	60 e0       	ldi	r22, 0x00	; 0
   1b97c:	70 e0       	ldi	r23, 0x00	; 0
   1b97e:	82 e0       	ldi	r24, 0x02	; 2
   1b980:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b984:	88 23       	and	r24, r24
   1b986:	41 f0       	breq	.+16     	; 0x1b998 <init_globals+0xa02>
			memset(g_aprs_login_pwd, 0, sizeof(g_aprs_login_pwd));
   1b988:	46 e0       	ldi	r20, 0x06	; 6
   1b98a:	50 e0       	ldi	r21, 0x00	; 0
   1b98c:	60 e0       	ldi	r22, 0x00	; 0
   1b98e:	70 e0       	ldi	r23, 0x00	; 0
   1b990:	8f e2       	ldi	r24, 0x2F	; 47
   1b992:	95 e2       	ldi	r25, 0x25	; 37
   1b994:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_MODE, &g_aprs_mode, sizeof(g_aprs_mode)) != STATUS_OK) {
   1b998:	e1 2c       	mov	r14, r1
   1b99a:	f1 2c       	mov	r15, r1
   1b99c:	87 01       	movw	r16, r14
   1b99e:	e3 94       	inc	r14
   1b9a0:	21 eb       	ldi	r18, 0xB1	; 177
   1b9a2:	34 e2       	ldi	r19, 0x24	; 36
   1b9a4:	49 e0       	ldi	r20, 0x09	; 9
   1b9a6:	50 e0       	ldi	r21, 0x00	; 0
   1b9a8:	60 e0       	ldi	r22, 0x00	; 0
   1b9aa:	70 e0       	ldi	r23, 0x00	; 0
   1b9ac:	82 e0       	ldi	r24, 0x02	; 2
   1b9ae:	0e 94 b1 4f 	call	0x9f62	; 0x9f62 <nvm_read>
   1b9b2:	88 23       	and	r24, r24
   1b9b4:	11 f0       	breq	.+4      	; 0x1b9ba <init_globals+0xa24>
			g_aprs_mode = 0U;
   1b9b6:	10 92 b1 24 	sts	0x24B1, r1	; 0x8024b1 <g_aprs_mode>
		}
	}
}
   1b9ba:	e2 96       	adiw	r28, 0x32	; 50
   1b9bc:	cd bf       	out	0x3d, r28	; 61
   1b9be:	de bf       	out	0x3e, r29	; 62
   1b9c0:	df 91       	pop	r29
   1b9c2:	cf 91       	pop	r28
   1b9c4:	1f 91       	pop	r17
   1b9c6:	0f 91       	pop	r16
   1b9c8:	ff 90       	pop	r15
   1b9ca:	ef 90       	pop	r14
   1b9cc:	08 95       	ret

0001b9ce <save_globals>:

void save_globals(EEPROM_SAVE_BF_ENUM_t bf)
{
   1b9ce:	ef 92       	push	r14
   1b9d0:	ff 92       	push	r15
   1b9d2:	0f 93       	push	r16
   1b9d4:	1f 93       	push	r17
   1b9d6:	cf 93       	push	r28
   1b9d8:	df 93       	push	r29
   1b9da:	cd b7       	in	r28, 0x3d	; 61
   1b9dc:	de b7       	in	r29, 0x3e	; 62
   1b9de:	ea 97       	sbiw	r28, 0x3a	; 58
   1b9e0:	cd bf       	out	0x3d, r28	; 61
   1b9e2:	de bf       	out	0x3e, r29	; 62
   1b9e4:	89 af       	std	Y+57, r24	; 0x39
   1b9e6:	9a af       	std	Y+58, r25	; 0x3a
	/* Version information */
	{
		uint32_t version_ui32 = ((uint32_t)(20000 + VERSION_HIGH) * 1000) + (uint32_t)VERSION_LOW;
   1b9e8:	8b ed       	ldi	r24, 0xDB	; 219
   1b9ea:	99 ec       	ldi	r25, 0xC9	; 201
   1b9ec:	a3 e3       	ldi	r26, 0x33	; 51
   1b9ee:	b1 e0       	ldi	r27, 0x01	; 1
   1b9f0:	89 83       	std	Y+1, r24	; 0x01
   1b9f2:	9a 83       	std	Y+2, r25	; 0x02
   1b9f4:	ab 83       	std	Y+3, r26	; 0x03
   1b9f6:	bc 83       	std	Y+4, r27	; 0x04
		for (uint8_t idx = 0; idx < 8; ++idx) {
   1b9f8:	1d 82       	std	Y+5, r1	; 0x05
   1b9fa:	3e c0       	rjmp	.+124    	; 0x1ba78 <save_globals+0xaa>
			uint8_t pad = '0' + (version_ui32 % 10);
   1b9fc:	89 81       	ldd	r24, Y+1	; 0x01
   1b9fe:	9a 81       	ldd	r25, Y+2	; 0x02
   1ba00:	ab 81       	ldd	r26, Y+3	; 0x03
   1ba02:	bc 81       	ldd	r27, Y+4	; 0x04
   1ba04:	2a e0       	ldi	r18, 0x0A	; 10
   1ba06:	30 e0       	ldi	r19, 0x00	; 0
   1ba08:	40 e0       	ldi	r20, 0x00	; 0
   1ba0a:	50 e0       	ldi	r21, 0x00	; 0
   1ba0c:	bc 01       	movw	r22, r24
   1ba0e:	cd 01       	movw	r24, r26
   1ba10:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
   1ba14:	dc 01       	movw	r26, r24
   1ba16:	cb 01       	movw	r24, r22
   1ba18:	80 5d       	subi	r24, 0xD0	; 208
   1ba1a:	8d 87       	std	Y+13, r24	; 0x0d
			nvm_write(INT_EEPROM, EEPROM_ADDR__VERSION + (7 - idx), (void*)&pad,					sizeof(pad));
   1ba1c:	8d 81       	ldd	r24, Y+5	; 0x05
   1ba1e:	88 2f       	mov	r24, r24
   1ba20:	90 e0       	ldi	r25, 0x00	; 0
   1ba22:	27 e0       	ldi	r18, 0x07	; 7
   1ba24:	30 e0       	ldi	r19, 0x00	; 0
   1ba26:	a9 01       	movw	r20, r18
   1ba28:	48 1b       	sub	r20, r24
   1ba2a:	59 0b       	sbc	r21, r25
   1ba2c:	ca 01       	movw	r24, r20
   1ba2e:	09 2e       	mov	r0, r25
   1ba30:	00 0c       	add	r0, r0
   1ba32:	aa 0b       	sbc	r26, r26
   1ba34:	bb 0b       	sbc	r27, r27
   1ba36:	9e 01       	movw	r18, r28
   1ba38:	23 5f       	subi	r18, 0xF3	; 243
   1ba3a:	3f 4f       	sbci	r19, 0xFF	; 255
   1ba3c:	e1 2c       	mov	r14, r1
   1ba3e:	f1 2c       	mov	r15, r1
   1ba40:	87 01       	movw	r16, r14
   1ba42:	e3 94       	inc	r14
   1ba44:	ac 01       	movw	r20, r24
   1ba46:	bd 01       	movw	r22, r26
   1ba48:	82 e0       	ldi	r24, 0x02	; 2
   1ba4a:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
			version_ui32 /= 10;
   1ba4e:	89 81       	ldd	r24, Y+1	; 0x01
   1ba50:	9a 81       	ldd	r25, Y+2	; 0x02
   1ba52:	ab 81       	ldd	r26, Y+3	; 0x03
   1ba54:	bc 81       	ldd	r27, Y+4	; 0x04
   1ba56:	2a e0       	ldi	r18, 0x0A	; 10
   1ba58:	30 e0       	ldi	r19, 0x00	; 0
   1ba5a:	40 e0       	ldi	r20, 0x00	; 0
   1ba5c:	50 e0       	ldi	r21, 0x00	; 0
   1ba5e:	bc 01       	movw	r22, r24
   1ba60:	cd 01       	movw	r24, r26
   1ba62:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
   1ba66:	da 01       	movw	r26, r20
   1ba68:	c9 01       	movw	r24, r18
   1ba6a:	89 83       	std	Y+1, r24	; 0x01
   1ba6c:	9a 83       	std	Y+2, r25	; 0x02
   1ba6e:	ab 83       	std	Y+3, r26	; 0x03
   1ba70:	bc 83       	std	Y+4, r27	; 0x04
void save_globals(EEPROM_SAVE_BF_ENUM_t bf)
{
	/* Version information */
	{
		uint32_t version_ui32 = ((uint32_t)(20000 + VERSION_HIGH) * 1000) + (uint32_t)VERSION_LOW;
		for (uint8_t idx = 0; idx < 8; ++idx) {
   1ba72:	8d 81       	ldd	r24, Y+5	; 0x05
   1ba74:	8f 5f       	subi	r24, 0xFF	; 255
   1ba76:	8d 83       	std	Y+5, r24	; 0x05
   1ba78:	8d 81       	ldd	r24, Y+5	; 0x05
   1ba7a:	88 30       	cpi	r24, 0x08	; 8
   1ba7c:	08 f4       	brcc	.+2      	; 0x1ba80 <save_globals+0xb2>
   1ba7e:	be cf       	rjmp	.-132    	; 0x1b9fc <save_globals+0x2e>
			version_ui32 /= 10;
		}
	}

	/* VCTCXO */
	if (bf & EEPROM_SAVE_BF__VCTCXO) {
   1ba80:	89 ad       	ldd	r24, Y+57	; 0x39
   1ba82:	9a ad       	ldd	r25, Y+58	; 0x3a
   1ba84:	81 70       	andi	r24, 0x01	; 1
   1ba86:	99 27       	eor	r25, r25
   1ba88:	89 2b       	or	r24, r25
   1ba8a:	09 f1       	breq	.+66     	; 0x1bace <save_globals+0x100>
		irqflags_t flags = cpu_irq_save();
   1ba8c:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1ba90:	8e 83       	std	Y+6, r24	; 0x06
		int32_t val_i32 = g_xo_mode_pwm;
   1ba92:	80 91 9f 28 	lds	r24, 0x289F	; 0x80289f <g_xo_mode_pwm>
   1ba96:	90 91 a0 28 	lds	r25, 0x28A0	; 0x8028a0 <g_xo_mode_pwm+0x1>
   1ba9a:	a0 91 a1 28 	lds	r26, 0x28A1	; 0x8028a1 <g_xo_mode_pwm+0x2>
   1ba9e:	b0 91 a2 28 	lds	r27, 0x28A2	; 0x8028a2 <g_xo_mode_pwm+0x3>
   1baa2:	8e 87       	std	Y+14, r24	; 0x0e
   1baa4:	9f 87       	std	Y+15, r25	; 0x0f
   1baa6:	a8 8b       	std	Y+16, r26	; 0x10
   1baa8:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1baaa:	8e 81       	ldd	r24, Y+6	; 0x06
   1baac:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__VCTCXO,				(void*)&val_i32,					sizeof(val_i32));
   1bab0:	ce 01       	movw	r24, r28
   1bab2:	0e 96       	adiw	r24, 0x0e	; 14
   1bab4:	14 e0       	ldi	r17, 0x04	; 4
   1bab6:	e1 2e       	mov	r14, r17
   1bab8:	f1 2c       	mov	r15, r1
   1baba:	00 e0       	ldi	r16, 0x00	; 0
   1babc:	10 e0       	ldi	r17, 0x00	; 0
   1babe:	9c 01       	movw	r18, r24
   1bac0:	40 e1       	ldi	r20, 0x10	; 16
   1bac2:	50 e0       	ldi	r21, 0x00	; 0
   1bac4:	60 e0       	ldi	r22, 0x00	; 0
   1bac6:	70 e0       	ldi	r23, 0x00	; 0
   1bac8:	82 e0       	ldi	r24, 0x02	; 2
   1baca:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
	}

	/* LCD backlight */
	if (bf & EEPROM_SAVE_BF__LCDBL) {
   1bace:	89 ad       	ldd	r24, Y+57	; 0x39
   1bad0:	9a ad       	ldd	r25, Y+58	; 0x3a
   1bad2:	84 70       	andi	r24, 0x04	; 4
   1bad4:	99 27       	eor	r25, r25
   1bad6:	89 2b       	or	r24, r25
   1bad8:	d9 f0       	breq	.+54     	; 0x1bb10 <save_globals+0x142>
		irqflags_t flags = cpu_irq_save();
   1bada:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1bade:	8f 83       	std	Y+7, r24	; 0x07
		int16_t val_i16 = g_backlight_mode_pwm;
   1bae0:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <g_backlight_mode_pwm>
   1bae4:	90 91 58 24 	lds	r25, 0x2458	; 0x802458 <g_backlight_mode_pwm+0x1>
   1bae8:	8a 8b       	std	Y+18, r24	; 0x12
   1baea:	9b 8b       	std	Y+19, r25	; 0x13
		cpu_irq_restore(flags);
   1baec:	8f 81       	ldd	r24, Y+7	; 0x07
   1baee:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__LCDBL,				(void*)&val_i16,					sizeof(val_i16));
   1baf2:	ce 01       	movw	r24, r28
   1baf4:	42 96       	adiw	r24, 0x12	; 18
   1baf6:	12 e0       	ldi	r17, 0x02	; 2
   1baf8:	e1 2e       	mov	r14, r17
   1bafa:	f1 2c       	mov	r15, r1
   1bafc:	00 e0       	ldi	r16, 0x00	; 0
   1bafe:	10 e0       	ldi	r17, 0x00	; 0
   1bb00:	9c 01       	movw	r18, r24
   1bb02:	44 e1       	ldi	r20, 0x14	; 20
   1bb04:	50 e0       	ldi	r21, 0x00	; 0
   1bb06:	60 e0       	ldi	r22, 0x00	; 0
   1bb08:	70 e0       	ldi	r23, 0x00	; 0
   1bb0a:	82 e0       	ldi	r24, 0x02	; 2
   1bb0c:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
	}

	/* Beepers */
	if (bf & EEPROM_SAVE_BF__BEEP) {
   1bb10:	89 ad       	ldd	r24, Y+57	; 0x39
   1bb12:	9a ad       	ldd	r25, Y+58	; 0x3a
   1bb14:	80 71       	andi	r24, 0x10	; 16
   1bb16:	99 27       	eor	r25, r25
   1bb18:	89 2b       	or	r24, r25
   1bb1a:	f9 f0       	breq	.+62     	; 0x1bb5a <save_globals+0x18c>
		irqflags_t flags = cpu_irq_save();
   1bb1c:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1bb20:	88 87       	std	Y+8, r24	; 0x08
		uint8_t val_ui8 = (g_keyBeep_enable ?  0x02 : 0x00) | (g_errorBeep_enable ?  0x01 : 0x00);
   1bb22:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <g_keyBeep_enable>
   1bb26:	88 23       	and	r24, r24
   1bb28:	11 f0       	breq	.+4      	; 0x1bb2e <save_globals+0x160>
   1bb2a:	82 e0       	ldi	r24, 0x02	; 2
   1bb2c:	01 c0       	rjmp	.+2      	; 0x1bb30 <save_globals+0x162>
   1bb2e:	80 e0       	ldi	r24, 0x00	; 0
   1bb30:	90 91 5a 24 	lds	r25, 0x245A	; 0x80245a <g_errorBeep_enable>
   1bb34:	89 2b       	or	r24, r25
   1bb36:	8c 8b       	std	Y+20, r24	; 0x14
		cpu_irq_restore(flags);
   1bb38:	88 85       	ldd	r24, Y+8	; 0x08
   1bb3a:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__BEEP,				(void*)&val_ui8,					sizeof(val_ui8));
   1bb3e:	ce 01       	movw	r24, r28
   1bb40:	44 96       	adiw	r24, 0x14	; 20
   1bb42:	e1 2c       	mov	r14, r1
   1bb44:	f1 2c       	mov	r15, r1
   1bb46:	87 01       	movw	r16, r14
   1bb48:	e3 94       	inc	r14
   1bb4a:	9c 01       	movw	r18, r24
   1bb4c:	46 e1       	ldi	r20, 0x16	; 22
   1bb4e:	50 e0       	ldi	r21, 0x00	; 0
   1bb50:	60 e0       	ldi	r22, 0x00	; 0
   1bb52:	70 e0       	ldi	r23, 0x00	; 0
   1bb54:	82 e0       	ldi	r24, 0x02	; 2
   1bb56:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
	}

	/* Pitch tone variants */
	if (bf & EEPROM_SAVE_BF__PITCHTONE) {
   1bb5a:	89 ad       	ldd	r24, Y+57	; 0x39
   1bb5c:	9a ad       	ldd	r25, Y+58	; 0x3a
   1bb5e:	80 72       	andi	r24, 0x20	; 32
   1bb60:	99 27       	eor	r25, r25
   1bb62:	89 2b       	or	r24, r25
   1bb64:	b9 f0       	breq	.+46     	; 0x1bb94 <save_globals+0x1c6>
		irqflags_t flags = cpu_irq_save();
   1bb66:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1bb6a:	89 87       	std	Y+9, r24	; 0x09
		int8_t val_i8 = g_pitch_tone_mode;
   1bb6c:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <g_pitch_tone_mode>
   1bb70:	8d 8b       	std	Y+21, r24	; 0x15
		cpu_irq_restore(flags);
   1bb72:	89 85       	ldd	r24, Y+9	; 0x09
   1bb74:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__PITCHTONE,			(void*)&val_i8,						sizeof(val_i8));
   1bb78:	ce 01       	movw	r24, r28
   1bb7a:	45 96       	adiw	r24, 0x15	; 21
   1bb7c:	e1 2c       	mov	r14, r1
   1bb7e:	f1 2c       	mov	r15, r1
   1bb80:	87 01       	movw	r16, r14
   1bb82:	e3 94       	inc	r14
   1bb84:	9c 01       	movw	r18, r24
   1bb86:	47 e1       	ldi	r20, 0x17	; 23
   1bb88:	50 e0       	ldi	r21, 0x00	; 0
   1bb8a:	60 e0       	ldi	r22, 0x00	; 0
   1bb8c:	70 e0       	ldi	r23, 0x00	; 0
   1bb8e:	82 e0       	ldi	r24, 0x02	; 2
   1bb90:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
	}

	/* Environment and QNH settings */
	if (bf & EEPROM_SAVE_BF__ENV) {
   1bb94:	89 ad       	ldd	r24, Y+57	; 0x39
   1bb96:	9a ad       	ldd	r25, Y+58	; 0x3a
   1bb98:	80 74       	andi	r24, 0x40	; 64
   1bb9a:	99 27       	eor	r25, r25
   1bb9c:	89 2b       	or	r24, r25
   1bb9e:	09 f4       	brne	.+2      	; 0x1bba2 <save_globals+0x1d4>
   1bba0:	41 c0       	rjmp	.+130    	; 0x1bc24 <save_globals+0x256>
		irqflags_t flags = cpu_irq_save();
   1bba2:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1bba6:	8a 87       	std	Y+10, r24	; 0x0a
		int16_t val_i16_1	= g_env_temp_delta_100;
   1bba8:	80 91 19 29 	lds	r24, 0x2919	; 0x802919 <g_env_temp_delta_100>
   1bbac:	90 91 1a 29 	lds	r25, 0x291A	; 0x80291a <g_env_temp_delta_100+0x1>
   1bbb0:	8e 8b       	std	Y+22, r24	; 0x16
   1bbb2:	9f 8b       	std	Y+23, r25	; 0x17
		uint8_t val_ui8		= g_qnh_is_auto;
   1bbb4:	80 91 1f 29 	lds	r24, 0x291F	; 0x80291f <g_qnh_is_auto>
   1bbb8:	88 8f       	std	Y+24, r24	; 0x18
		int16_t val_i16_2	= g_qnh_height_m;
   1bbba:	80 91 20 29 	lds	r24, 0x2920	; 0x802920 <g_qnh_height_m>
   1bbbe:	90 91 21 29 	lds	r25, 0x2921	; 0x802921 <g_qnh_height_m+0x1>
   1bbc2:	89 8f       	std	Y+25, r24	; 0x19
   1bbc4:	9a 8f       	std	Y+26, r25	; 0x1a
		cpu_irq_restore(flags);
   1bbc6:	8a 85       	ldd	r24, Y+10	; 0x0a
   1bbc8:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_TEMP_DELTA,		(void*)&val_i16_1,					sizeof(val_i16_1));
   1bbcc:	ce 01       	movw	r24, r28
   1bbce:	46 96       	adiw	r24, 0x16	; 22
   1bbd0:	12 e0       	ldi	r17, 0x02	; 2
   1bbd2:	e1 2e       	mov	r14, r17
   1bbd4:	f1 2c       	mov	r15, r1
   1bbd6:	00 e0       	ldi	r16, 0x00	; 0
   1bbd8:	10 e0       	ldi	r17, 0x00	; 0
   1bbda:	9c 01       	movw	r18, r24
   1bbdc:	4e e0       	ldi	r20, 0x0E	; 14
   1bbde:	50 e0       	ldi	r21, 0x00	; 0
   1bbe0:	60 e0       	ldi	r22, 0x00	; 0
   1bbe2:	70 e0       	ldi	r23, 0x00	; 0
   1bbe4:	82 e0       	ldi	r24, 0x02	; 2
   1bbe6:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_QNH_AUTO,		(void*)&val_ui8,					sizeof(val_ui8));
   1bbea:	ce 01       	movw	r24, r28
   1bbec:	48 96       	adiw	r24, 0x18	; 24
   1bbee:	e1 2c       	mov	r14, r1
   1bbf0:	f1 2c       	mov	r15, r1
   1bbf2:	87 01       	movw	r16, r14
   1bbf4:	e3 94       	inc	r14
   1bbf6:	9c 01       	movw	r18, r24
   1bbf8:	49 e1       	ldi	r20, 0x19	; 25
   1bbfa:	50 e0       	ldi	r21, 0x00	; 0
   1bbfc:	60 e0       	ldi	r22, 0x00	; 0
   1bbfe:	70 e0       	ldi	r23, 0x00	; 0
   1bc00:	82 e0       	ldi	r24, 0x02	; 2
   1bc02:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_QNH_METERS,		(void*)&val_i16_2,					sizeof(val_i16_2));
   1bc06:	ce 01       	movw	r24, r28
   1bc08:	49 96       	adiw	r24, 0x19	; 25
   1bc0a:	12 e0       	ldi	r17, 0x02	; 2
   1bc0c:	e1 2e       	mov	r14, r17
   1bc0e:	f1 2c       	mov	r15, r1
   1bc10:	00 e0       	ldi	r16, 0x00	; 0
   1bc12:	10 e0       	ldi	r17, 0x00	; 0
   1bc14:	9c 01       	movw	r18, r24
   1bc16:	4a e1       	ldi	r20, 0x1A	; 26
   1bc18:	50 e0       	ldi	r21, 0x00	; 0
   1bc1a:	60 e0       	ldi	r22, 0x00	; 0
   1bc1c:	70 e0       	ldi	r23, 0x00	; 0
   1bc1e:	82 e0       	ldi	r24, 0x02	; 2
   1bc20:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
	}

	/* Status lines */
	if (bf & EEPROM_SAVE_BF__PRINT_STATUS) {
   1bc24:	89 ad       	ldd	r24, Y+57	; 0x39
   1bc26:	9a ad       	ldd	r25, Y+58	; 0x3a
   1bc28:	88 70       	andi	r24, 0x08	; 8
   1bc2a:	99 27       	eor	r25, r25
   1bc2c:	89 2b       	or	r24, r25
   1bc2e:	41 f1       	breq	.+80     	; 0x1bc80 <save_globals+0x2b2>
		irqflags_t flags = cpu_irq_save();
   1bc30:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1bc34:	8b 87       	std	Y+11, r24	; 0x0b
		uint8_t val_ui8 = (g_usb_cdc_printStatusLines_atxmega	?  PRINT_STATUS_LINES__ATXMEGA	: 0x00)
   1bc36:	80 91 66 25 	lds	r24, 0x2566	; 0x802566 <g_usb_cdc_printStatusLines_atxmega>
   1bc3a:	98 2f       	mov	r25, r24
   1bc3c:	80 91 67 25 	lds	r24, 0x2567	; 0x802567 <g_usb_cdc_printStatusLines_sim808>
   1bc40:	88 23       	and	r24, r24
   1bc42:	11 f0       	breq	.+4      	; 0x1bc48 <save_globals+0x27a>
   1bc44:	82 e0       	ldi	r24, 0x02	; 2
   1bc46:	01 c0       	rjmp	.+2      	; 0x1bc4a <save_globals+0x27c>
   1bc48:	80 e0       	ldi	r24, 0x00	; 0
   1bc4a:	98 2b       	or	r25, r24
   1bc4c:	80 91 68 25 	lds	r24, 0x2568	; 0x802568 <g_usb_cdc_printStatusLines_1pps>
   1bc50:	88 23       	and	r24, r24
   1bc52:	11 f0       	breq	.+4      	; 0x1bc58 <save_globals+0x28a>
   1bc54:	84 e0       	ldi	r24, 0x04	; 4
   1bc56:	01 c0       	rjmp	.+2      	; 0x1bc5a <save_globals+0x28c>
   1bc58:	80 e0       	ldi	r24, 0x00	; 0
   1bc5a:	89 2b       	or	r24, r25
   1bc5c:	8b 8f       	std	Y+27, r24	; 0x1b
						| (g_usb_cdc_printStatusLines_sim808	?  PRINT_STATUS_LINES__SIM808	: 0x00)
						| (g_usb_cdc_printStatusLines_1pps		?  PRINT_STATUS_LINES__1PPS		: 0x00);
		cpu_irq_restore(flags);
   1bc5e:	8b 85       	ldd	r24, Y+11	; 0x0b
   1bc60:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__PRINT_STATUS,		(void*)&val_ui8,					sizeof(val_ui8));
   1bc64:	ce 01       	movw	r24, r28
   1bc66:	4b 96       	adiw	r24, 0x1b	; 27
   1bc68:	e1 2c       	mov	r14, r1
   1bc6a:	f1 2c       	mov	r15, r1
   1bc6c:	87 01       	movw	r16, r14
   1bc6e:	e3 94       	inc	r14
   1bc70:	9c 01       	movw	r18, r24
   1bc72:	48 e1       	ldi	r20, 0x18	; 24
   1bc74:	50 e0       	ldi	r21, 0x00	; 0
   1bc76:	60 e0       	ldi	r22, 0x00	; 0
   1bc78:	70 e0       	ldi	r23, 0x00	; 0
   1bc7a:	82 e0       	ldi	r24, 0x02	; 2
   1bc7c:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
	}

	/* 9-axis offset and gain corrections */
	if (bf & EEPROM_SAVE_BF__9AXIS_OFFSETS) {
   1bc80:	89 ad       	ldd	r24, Y+57	; 0x39
   1bc82:	9a ad       	ldd	r25, Y+58	; 0x3a
   1bc84:	82 70       	andi	r24, 0x02	; 2
   1bc86:	99 27       	eor	r25, r25
   1bc88:	89 2b       	or	r24, r25
   1bc8a:	09 f4       	brne	.+2      	; 0x1bc8e <save_globals+0x2c0>
   1bc8c:	2c c1       	rjmp	.+600    	; 0x1bee6 <save_globals+0x518>
		irqflags_t flags = cpu_irq_save();
   1bc8e:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1bc92:	8c 87       	std	Y+12, r24	; 0x0c
		int16_t l_twi1_gyro_1_temp_RTofs	= g_twi1_gyro_1_temp_RTofs;
   1bc94:	80 91 13 28 	lds	r24, 0x2813	; 0x802813 <g_twi1_gyro_1_temp_RTofs>
   1bc98:	90 91 14 28 	lds	r25, 0x2814	; 0x802814 <g_twi1_gyro_1_temp_RTofs+0x1>
   1bc9c:	8c 8f       	std	Y+28, r24	; 0x1c
   1bc9e:	9d 8f       	std	Y+29, r25	; 0x1d
		int16_t l_twi1_gyro_1_temp_sens		= g_twi1_gyro_1_temp_sens;
   1bca0:	80 91 15 28 	lds	r24, 0x2815	; 0x802815 <g_twi1_gyro_1_temp_sens>
   1bca4:	90 91 16 28 	lds	r25, 0x2816	; 0x802816 <g_twi1_gyro_1_temp_sens+0x1>
   1bca8:	8e 8f       	std	Y+30, r24	; 0x1e
   1bcaa:	9f 8f       	std	Y+31, r25	; 0x1f

		int16_t l_twi1_gyro_1_accel_ofsx	= g_twi1_gyro_1_accel_ofsx;
   1bcac:	80 91 1f 28 	lds	r24, 0x281F	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1bcb0:	90 91 20 28 	lds	r25, 0x2820	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
   1bcb4:	88 a3       	std	Y+32, r24	; 0x20
   1bcb6:	99 a3       	std	Y+33, r25	; 0x21
		int16_t l_twi1_gyro_1_accel_ofsy	= g_twi1_gyro_1_accel_ofsy;
   1bcb8:	80 91 21 28 	lds	r24, 0x2821	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1bcbc:	90 91 22 28 	lds	r25, 0x2822	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
   1bcc0:	8a a3       	std	Y+34, r24	; 0x22
   1bcc2:	9b a3       	std	Y+35, r25	; 0x23
		int16_t l_twi1_gyro_1_accel_ofsz	= g_twi1_gyro_1_accel_ofsz;
   1bcc4:	80 91 23 28 	lds	r24, 0x2823	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1bcc8:	90 91 24 28 	lds	r25, 0x2824	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
   1bccc:	8c a3       	std	Y+36, r24	; 0x24
   1bcce:	9d a3       	std	Y+37, r25	; 0x25

		int16_t l_twi1_gyro_1_accel_factx	= g_twi1_gyro_1_accel_factx;
   1bcd0:	80 91 25 28 	lds	r24, 0x2825	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1bcd4:	90 91 26 28 	lds	r25, 0x2826	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
   1bcd8:	8e a3       	std	Y+38, r24	; 0x26
   1bcda:	9f a3       	std	Y+39, r25	; 0x27
		int16_t l_twi1_gyro_1_accel_facty	= g_twi1_gyro_1_accel_facty;
   1bcdc:	80 91 27 28 	lds	r24, 0x2827	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1bce0:	90 91 28 28 	lds	r25, 0x2828	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
   1bce4:	88 a7       	std	Y+40, r24	; 0x28
   1bce6:	99 a7       	std	Y+41, r25	; 0x29
		int16_t l_twi1_gyro_1_accel_factz	= g_twi1_gyro_1_accel_factz;
   1bce8:	80 91 29 28 	lds	r24, 0x2829	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1bcec:	90 91 2a 28 	lds	r25, 0x282A	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>
   1bcf0:	8a a7       	std	Y+42, r24	; 0x2a
   1bcf2:	9b a7       	std	Y+43, r25	; 0x2b

		int16_t l_twi1_gyro_1_gyro_ofsx		= g_twi1_gyro_1_gyro_ofsx;
   1bcf4:	80 91 37 28 	lds	r24, 0x2837	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
   1bcf8:	90 91 38 28 	lds	r25, 0x2838	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
   1bcfc:	8c a7       	std	Y+44, r24	; 0x2c
   1bcfe:	9d a7       	std	Y+45, r25	; 0x2d
		int16_t l_twi1_gyro_1_gyro_ofsy		= g_twi1_gyro_1_gyro_ofsy;
   1bd00:	80 91 39 28 	lds	r24, 0x2839	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
   1bd04:	90 91 3a 28 	lds	r25, 0x283A	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
   1bd08:	8e a7       	std	Y+46, r24	; 0x2e
   1bd0a:	9f a7       	std	Y+47, r25	; 0x2f
		int16_t l_twi1_gyro_1_gyro_ofsz		= g_twi1_gyro_1_gyro_ofsz;
   1bd0c:	80 91 3b 28 	lds	r24, 0x283B	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
   1bd10:	90 91 3c 28 	lds	r25, 0x283C	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>
   1bd14:	88 ab       	std	Y+48, r24	; 0x30
   1bd16:	99 ab       	std	Y+49, r25	; 0x31

		int16_t l_twi1_gyro_2_mag_factx		= g_twi1_gyro_2_mag_factx;
   1bd18:	80 91 5b 28 	lds	r24, 0x285B	; 0x80285b <g_twi1_gyro_2_mag_factx>
   1bd1c:	90 91 5c 28 	lds	r25, 0x285C	; 0x80285c <g_twi1_gyro_2_mag_factx+0x1>
   1bd20:	8a ab       	std	Y+50, r24	; 0x32
   1bd22:	9b ab       	std	Y+51, r25	; 0x33
		int16_t l_twi1_gyro_2_mag_facty		= g_twi1_gyro_2_mag_facty;
   1bd24:	80 91 5d 28 	lds	r24, 0x285D	; 0x80285d <g_twi1_gyro_2_mag_facty>
   1bd28:	90 91 5e 28 	lds	r25, 0x285E	; 0x80285e <g_twi1_gyro_2_mag_facty+0x1>
   1bd2c:	8c ab       	std	Y+52, r24	; 0x34
   1bd2e:	9d ab       	std	Y+53, r25	; 0x35
		int16_t l_twi1_gyro_2_mag_factz		= g_twi1_gyro_2_mag_factz;
   1bd30:	80 91 5f 28 	lds	r24, 0x285F	; 0x80285f <g_twi1_gyro_2_mag_factz>
   1bd34:	90 91 60 28 	lds	r25, 0x2860	; 0x802860 <g_twi1_gyro_2_mag_factz+0x1>
   1bd38:	8e ab       	std	Y+54, r24	; 0x36
   1bd3a:	9f ab       	std	Y+55, r25	; 0x37
		cpu_irq_restore(flags);
   1bd3c:	8c 85       	ldd	r24, Y+12	; 0x0c
   1bd3e:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_RTOFS,	(void*)&l_twi1_gyro_1_temp_RTofs,	sizeof(l_twi1_gyro_1_temp_RTofs));
   1bd42:	ce 01       	movw	r24, r28
   1bd44:	4c 96       	adiw	r24, 0x1c	; 28
   1bd46:	12 e0       	ldi	r17, 0x02	; 2
   1bd48:	e1 2e       	mov	r14, r17
   1bd4a:	f1 2c       	mov	r15, r1
   1bd4c:	00 e0       	ldi	r16, 0x00	; 0
   1bd4e:	10 e0       	ldi	r17, 0x00	; 0
   1bd50:	9c 01       	movw	r18, r24
   1bd52:	4c e1       	ldi	r20, 0x1C	; 28
   1bd54:	50 e0       	ldi	r21, 0x00	; 0
   1bd56:	60 e0       	ldi	r22, 0x00	; 0
   1bd58:	70 e0       	ldi	r23, 0x00	; 0
   1bd5a:	82 e0       	ldi	r24, 0x02	; 2
   1bd5c:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_SENS,		(void*)&l_twi1_gyro_1_temp_sens,	sizeof(l_twi1_gyro_1_temp_sens));
   1bd60:	ce 01       	movw	r24, r28
   1bd62:	4e 96       	adiw	r24, 0x1e	; 30
   1bd64:	12 e0       	ldi	r17, 0x02	; 2
   1bd66:	e1 2e       	mov	r14, r17
   1bd68:	f1 2c       	mov	r15, r1
   1bd6a:	00 e0       	ldi	r16, 0x00	; 0
   1bd6c:	10 e0       	ldi	r17, 0x00	; 0
   1bd6e:	9c 01       	movw	r18, r24
   1bd70:	4e e1       	ldi	r20, 0x1E	; 30
   1bd72:	50 e0       	ldi	r21, 0x00	; 0
   1bd74:	60 e0       	ldi	r22, 0x00	; 0
   1bd76:	70 e0       	ldi	r23, 0x00	; 0
   1bd78:	82 e0       	ldi	r24, 0x02	; 2
   1bd7a:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_X,	(void*)&l_twi1_gyro_1_accel_ofsx,	sizeof(l_twi1_gyro_1_accel_ofsx));
   1bd7e:	ce 01       	movw	r24, r28
   1bd80:	80 96       	adiw	r24, 0x20	; 32
   1bd82:	12 e0       	ldi	r17, 0x02	; 2
   1bd84:	e1 2e       	mov	r14, r17
   1bd86:	f1 2c       	mov	r15, r1
   1bd88:	00 e0       	ldi	r16, 0x00	; 0
   1bd8a:	10 e0       	ldi	r17, 0x00	; 0
   1bd8c:	9c 01       	movw	r18, r24
   1bd8e:	40 e2       	ldi	r20, 0x20	; 32
   1bd90:	50 e0       	ldi	r21, 0x00	; 0
   1bd92:	60 e0       	ldi	r22, 0x00	; 0
   1bd94:	70 e0       	ldi	r23, 0x00	; 0
   1bd96:	82 e0       	ldi	r24, 0x02	; 2
   1bd98:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Y,	(void*)&l_twi1_gyro_1_accel_ofsy,	sizeof(l_twi1_gyro_1_accel_ofsy));
   1bd9c:	ce 01       	movw	r24, r28
   1bd9e:	82 96       	adiw	r24, 0x22	; 34
   1bda0:	12 e0       	ldi	r17, 0x02	; 2
   1bda2:	e1 2e       	mov	r14, r17
   1bda4:	f1 2c       	mov	r15, r1
   1bda6:	00 e0       	ldi	r16, 0x00	; 0
   1bda8:	10 e0       	ldi	r17, 0x00	; 0
   1bdaa:	9c 01       	movw	r18, r24
   1bdac:	42 e2       	ldi	r20, 0x22	; 34
   1bdae:	50 e0       	ldi	r21, 0x00	; 0
   1bdb0:	60 e0       	ldi	r22, 0x00	; 0
   1bdb2:	70 e0       	ldi	r23, 0x00	; 0
   1bdb4:	82 e0       	ldi	r24, 0x02	; 2
   1bdb6:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Z,	(void*)&l_twi1_gyro_1_accel_ofsz,	sizeof(l_twi1_gyro_1_accel_ofsz));
   1bdba:	ce 01       	movw	r24, r28
   1bdbc:	84 96       	adiw	r24, 0x24	; 36
   1bdbe:	12 e0       	ldi	r17, 0x02	; 2
   1bdc0:	e1 2e       	mov	r14, r17
   1bdc2:	f1 2c       	mov	r15, r1
   1bdc4:	00 e0       	ldi	r16, 0x00	; 0
   1bdc6:	10 e0       	ldi	r17, 0x00	; 0
   1bdc8:	9c 01       	movw	r18, r24
   1bdca:	44 e2       	ldi	r20, 0x24	; 36
   1bdcc:	50 e0       	ldi	r21, 0x00	; 0
   1bdce:	60 e0       	ldi	r22, 0x00	; 0
   1bdd0:	70 e0       	ldi	r23, 0x00	; 0
   1bdd2:	82 e0       	ldi	r24, 0x02	; 2
   1bdd4:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_X,	(void*)&l_twi1_gyro_1_accel_factx,	sizeof(l_twi1_gyro_1_accel_factx));
   1bdd8:	ce 01       	movw	r24, r28
   1bdda:	86 96       	adiw	r24, 0x26	; 38
   1bddc:	12 e0       	ldi	r17, 0x02	; 2
   1bdde:	e1 2e       	mov	r14, r17
   1bde0:	f1 2c       	mov	r15, r1
   1bde2:	00 e0       	ldi	r16, 0x00	; 0
   1bde4:	10 e0       	ldi	r17, 0x00	; 0
   1bde6:	9c 01       	movw	r18, r24
   1bde8:	48 e2       	ldi	r20, 0x28	; 40
   1bdea:	50 e0       	ldi	r21, 0x00	; 0
   1bdec:	60 e0       	ldi	r22, 0x00	; 0
   1bdee:	70 e0       	ldi	r23, 0x00	; 0
   1bdf0:	82 e0       	ldi	r24, 0x02	; 2
   1bdf2:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Y,	(void*)&l_twi1_gyro_1_accel_facty,	sizeof(l_twi1_gyro_1_accel_facty));
   1bdf6:	ce 01       	movw	r24, r28
   1bdf8:	88 96       	adiw	r24, 0x28	; 40
   1bdfa:	12 e0       	ldi	r17, 0x02	; 2
   1bdfc:	e1 2e       	mov	r14, r17
   1bdfe:	f1 2c       	mov	r15, r1
   1be00:	00 e0       	ldi	r16, 0x00	; 0
   1be02:	10 e0       	ldi	r17, 0x00	; 0
   1be04:	9c 01       	movw	r18, r24
   1be06:	4a e2       	ldi	r20, 0x2A	; 42
   1be08:	50 e0       	ldi	r21, 0x00	; 0
   1be0a:	60 e0       	ldi	r22, 0x00	; 0
   1be0c:	70 e0       	ldi	r23, 0x00	; 0
   1be0e:	82 e0       	ldi	r24, 0x02	; 2
   1be10:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Z,	(void*)&l_twi1_gyro_1_accel_factz,	sizeof(l_twi1_gyro_1_accel_factz));
   1be14:	ce 01       	movw	r24, r28
   1be16:	8a 96       	adiw	r24, 0x2a	; 42
   1be18:	12 e0       	ldi	r17, 0x02	; 2
   1be1a:	e1 2e       	mov	r14, r17
   1be1c:	f1 2c       	mov	r15, r1
   1be1e:	00 e0       	ldi	r16, 0x00	; 0
   1be20:	10 e0       	ldi	r17, 0x00	; 0
   1be22:	9c 01       	movw	r18, r24
   1be24:	4c e2       	ldi	r20, 0x2C	; 44
   1be26:	50 e0       	ldi	r21, 0x00	; 0
   1be28:	60 e0       	ldi	r22, 0x00	; 0
   1be2a:	70 e0       	ldi	r23, 0x00	; 0
   1be2c:	82 e0       	ldi	r24, 0x02	; 2
   1be2e:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_X,	(void*)&l_twi1_gyro_1_gyro_ofsx,	sizeof(l_twi1_gyro_1_gyro_ofsx));
   1be32:	ce 01       	movw	r24, r28
   1be34:	8c 96       	adiw	r24, 0x2c	; 44
   1be36:	12 e0       	ldi	r17, 0x02	; 2
   1be38:	e1 2e       	mov	r14, r17
   1be3a:	f1 2c       	mov	r15, r1
   1be3c:	00 e0       	ldi	r16, 0x00	; 0
   1be3e:	10 e0       	ldi	r17, 0x00	; 0
   1be40:	9c 01       	movw	r18, r24
   1be42:	40 e3       	ldi	r20, 0x30	; 48
   1be44:	50 e0       	ldi	r21, 0x00	; 0
   1be46:	60 e0       	ldi	r22, 0x00	; 0
   1be48:	70 e0       	ldi	r23, 0x00	; 0
   1be4a:	82 e0       	ldi	r24, 0x02	; 2
   1be4c:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Y,	(void*)&l_twi1_gyro_1_gyro_ofsy,	sizeof(l_twi1_gyro_1_gyro_ofsy));
   1be50:	ce 01       	movw	r24, r28
   1be52:	8e 96       	adiw	r24, 0x2e	; 46
   1be54:	12 e0       	ldi	r17, 0x02	; 2
   1be56:	e1 2e       	mov	r14, r17
   1be58:	f1 2c       	mov	r15, r1
   1be5a:	00 e0       	ldi	r16, 0x00	; 0
   1be5c:	10 e0       	ldi	r17, 0x00	; 0
   1be5e:	9c 01       	movw	r18, r24
   1be60:	42 e3       	ldi	r20, 0x32	; 50
   1be62:	50 e0       	ldi	r21, 0x00	; 0
   1be64:	60 e0       	ldi	r22, 0x00	; 0
   1be66:	70 e0       	ldi	r23, 0x00	; 0
   1be68:	82 e0       	ldi	r24, 0x02	; 2
   1be6a:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Z,	(void*)&l_twi1_gyro_1_gyro_ofsz,	sizeof(l_twi1_gyro_1_gyro_ofsz));
   1be6e:	ce 01       	movw	r24, r28
   1be70:	c0 96       	adiw	r24, 0x30	; 48
   1be72:	12 e0       	ldi	r17, 0x02	; 2
   1be74:	e1 2e       	mov	r14, r17
   1be76:	f1 2c       	mov	r15, r1
   1be78:	00 e0       	ldi	r16, 0x00	; 0
   1be7a:	10 e0       	ldi	r17, 0x00	; 0
   1be7c:	9c 01       	movw	r18, r24
   1be7e:	44 e3       	ldi	r20, 0x34	; 52
   1be80:	50 e0       	ldi	r21, 0x00	; 0
   1be82:	60 e0       	ldi	r22, 0x00	; 0
   1be84:	70 e0       	ldi	r23, 0x00	; 0
   1be86:	82 e0       	ldi	r24, 0x02	; 2
   1be88:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>

		// EEPROM_ADDR__9AXIS_GYRO_FACT_XYZ
		// EEPROM_ADDR__9AXIS_MAG_OFS_XYZ

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X,	(void*)&l_twi1_gyro_2_mag_factx,	sizeof(l_twi1_gyro_2_mag_factx));
   1be8c:	ce 01       	movw	r24, r28
   1be8e:	c2 96       	adiw	r24, 0x32	; 50
   1be90:	12 e0       	ldi	r17, 0x02	; 2
   1be92:	e1 2e       	mov	r14, r17
   1be94:	f1 2c       	mov	r15, r1
   1be96:	00 e0       	ldi	r16, 0x00	; 0
   1be98:	10 e0       	ldi	r17, 0x00	; 0
   1be9a:	9c 01       	movw	r18, r24
   1be9c:	48 e4       	ldi	r20, 0x48	; 72
   1be9e:	50 e0       	ldi	r21, 0x00	; 0
   1bea0:	60 e0       	ldi	r22, 0x00	; 0
   1bea2:	70 e0       	ldi	r23, 0x00	; 0
   1bea4:	82 e0       	ldi	r24, 0x02	; 2
   1bea6:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y,	(void*)&l_twi1_gyro_2_mag_facty,	sizeof(l_twi1_gyro_2_mag_facty));
   1beaa:	ce 01       	movw	r24, r28
   1beac:	c4 96       	adiw	r24, 0x34	; 52
   1beae:	12 e0       	ldi	r17, 0x02	; 2
   1beb0:	e1 2e       	mov	r14, r17
   1beb2:	f1 2c       	mov	r15, r1
   1beb4:	00 e0       	ldi	r16, 0x00	; 0
   1beb6:	10 e0       	ldi	r17, 0x00	; 0
   1beb8:	9c 01       	movw	r18, r24
   1beba:	4a e4       	ldi	r20, 0x4A	; 74
   1bebc:	50 e0       	ldi	r21, 0x00	; 0
   1bebe:	60 e0       	ldi	r22, 0x00	; 0
   1bec0:	70 e0       	ldi	r23, 0x00	; 0
   1bec2:	82 e0       	ldi	r24, 0x02	; 2
   1bec4:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z,	(void*)&l_twi1_gyro_2_mag_factz,	sizeof(l_twi1_gyro_2_mag_factz));
   1bec8:	ce 01       	movw	r24, r28
   1beca:	c6 96       	adiw	r24, 0x36	; 54
   1becc:	12 e0       	ldi	r17, 0x02	; 2
   1bece:	e1 2e       	mov	r14, r17
   1bed0:	f1 2c       	mov	r15, r1
   1bed2:	00 e0       	ldi	r16, 0x00	; 0
   1bed4:	10 e0       	ldi	r17, 0x00	; 0
   1bed6:	9c 01       	movw	r18, r24
   1bed8:	4c e4       	ldi	r20, 0x4C	; 76
   1beda:	50 e0       	ldi	r21, 0x00	; 0
   1bedc:	60 e0       	ldi	r22, 0x00	; 0
   1bede:	70 e0       	ldi	r23, 0x00	; 0
   1bee0:	82 e0       	ldi	r24, 0x02	; 2
   1bee2:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
	}

	/* GSM */
	if (bf & EEPROM_SAVE_BF__GSM) {
   1bee6:	89 ad       	ldd	r24, Y+57	; 0x39
   1bee8:	9a ad       	ldd	r25, Y+58	; 0x3a
   1beea:	80 78       	andi	r24, 0x80	; 128
   1beec:	99 27       	eor	r25, r25
   1beee:	89 2b       	or	r24, r25
   1bef0:	41 f1       	breq	.+80     	; 0x1bf42 <save_globals+0x574>
		uint8_t val_ui8 = (g_gsm_enable			?  GSM__ENABLE		: 0x00)
   1bef2:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
   1bef6:	98 2f       	mov	r25, r24
   1bef8:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
   1befc:	88 23       	and	r24, r24
   1befe:	11 f0       	breq	.+4      	; 0x1bf04 <save_globals+0x536>
   1bf00:	82 e0       	ldi	r24, 0x02	; 2
   1bf02:	01 c0       	rjmp	.+2      	; 0x1bf06 <save_globals+0x538>
   1bf04:	80 e0       	ldi	r24, 0x00	; 0
   1bf06:	89 2b       	or	r24, r25
   1bf08:	88 af       	std	Y+56, r24	; 0x38
						| (g_gsm_aprs_enable	?  GSM__APRS_ENABLE	: 0x00);

		nvm_write(INT_EEPROM, EEPROM_ADDR__GSM_BF,				&val_ui8,							sizeof(val_ui8));
   1bf0a:	ce 01       	movw	r24, r28
   1bf0c:	c8 96       	adiw	r24, 0x38	; 56
   1bf0e:	e1 2c       	mov	r14, r1
   1bf10:	f1 2c       	mov	r15, r1
   1bf12:	87 01       	movw	r16, r14
   1bf14:	e3 94       	inc	r14
   1bf16:	9c 01       	movw	r18, r24
   1bf18:	48 e0       	ldi	r20, 0x08	; 8
   1bf1a:	50 e0       	ldi	r21, 0x00	; 0
   1bf1c:	60 e0       	ldi	r22, 0x00	; 0
   1bf1e:	70 e0       	ldi	r23, 0x00	; 0
   1bf20:	82 e0       	ldi	r24, 0x02	; 2
   1bf22:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__GSM_PIN,				(void*)&g_gsm_login_pwd,			sizeof(g_gsm_login_pwd));
   1bf26:	1e e0       	ldi	r17, 0x0E	; 14
   1bf28:	e1 2e       	mov	r14, r17
   1bf2a:	f1 2c       	mov	r15, r1
   1bf2c:	00 e0       	ldi	r16, 0x00	; 0
   1bf2e:	10 e0       	ldi	r17, 0x00	; 0
   1bf30:	20 e0       	ldi	r18, 0x00	; 0
   1bf32:	38 e2       	ldi	r19, 0x28	; 40
   1bf34:	42 ea       	ldi	r20, 0xA2	; 162
   1bf36:	50 e0       	ldi	r21, 0x00	; 0
   1bf38:	60 e0       	ldi	r22, 0x00	; 0
   1bf3a:	70 e0       	ldi	r23, 0x00	; 0
   1bf3c:	82 e0       	ldi	r24, 0x02	; 2
   1bf3e:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
	}

	/* APRS */
	if (bf & EEPROM_SAVE_BF__APRS) {
   1bf42:	89 ad       	ldd	r24, Y+57	; 0x39
   1bf44:	9a ad       	ldd	r25, Y+58	; 0x3a
   1bf46:	88 27       	eor	r24, r24
   1bf48:	91 70       	andi	r25, 0x01	; 1
   1bf4a:	89 2b       	or	r24, r25
   1bf4c:	09 f4       	brne	.+2      	; 0x1bf50 <save_globals+0x582>
   1bf4e:	98 c0       	rjmp	.+304    	; 0x1c080 <save_globals+0x6b2>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LINK_SERVICE,	(void*)&g_aprs_link_service,		sizeof(g_aprs_link_service));
   1bf50:	10 e2       	ldi	r17, 0x20	; 32
   1bf52:	e1 2e       	mov	r14, r17
   1bf54:	f1 2c       	mov	r15, r1
   1bf56:	00 e0       	ldi	r16, 0x00	; 0
   1bf58:	10 e0       	ldi	r17, 0x00	; 0
   1bf5a:	22 eb       	ldi	r18, 0xB2	; 178
   1bf5c:	34 e2       	ldi	r19, 0x24	; 36
   1bf5e:	40 e0       	ldi	r20, 0x00	; 0
   1bf60:	51 e0       	ldi	r21, 0x01	; 1
   1bf62:	60 e0       	ldi	r22, 0x00	; 0
   1bf64:	70 e0       	ldi	r23, 0x00	; 0
   1bf66:	82 e0       	ldi	r24, 0x02	; 2
   1bf68:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LINK_USER,		(void*)&g_aprs_link_user,			sizeof(g_aprs_link_user));
   1bf6c:	10 e1       	ldi	r17, 0x10	; 16
   1bf6e:	e1 2e       	mov	r14, r17
   1bf70:	f1 2c       	mov	r15, r1
   1bf72:	00 e0       	ldi	r16, 0x00	; 0
   1bf74:	10 e0       	ldi	r17, 0x00	; 0
   1bf76:	22 ed       	ldi	r18, 0xD2	; 210
   1bf78:	34 e2       	ldi	r19, 0x24	; 36
   1bf7a:	40 e2       	ldi	r20, 0x20	; 32
   1bf7c:	51 e0       	ldi	r21, 0x01	; 1
   1bf7e:	60 e0       	ldi	r22, 0x00	; 0
   1bf80:	70 e0       	ldi	r23, 0x00	; 0
   1bf82:	82 e0       	ldi	r24, 0x02	; 2
   1bf84:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LINK_PWD,		(void*)&g_aprs_link_pwd,			sizeof(g_aprs_link_pwd));
   1bf88:	10 e1       	ldi	r17, 0x10	; 16
   1bf8a:	e1 2e       	mov	r14, r17
   1bf8c:	f1 2c       	mov	r15, r1
   1bf8e:	00 e0       	ldi	r16, 0x00	; 0
   1bf90:	10 e0       	ldi	r17, 0x00	; 0
   1bf92:	22 ee       	ldi	r18, 0xE2	; 226
   1bf94:	34 e2       	ldi	r19, 0x24	; 36
   1bf96:	40 e3       	ldi	r20, 0x30	; 48
   1bf98:	51 e0       	ldi	r21, 0x01	; 1
   1bf9a:	60 e0       	ldi	r22, 0x00	; 0
   1bf9c:	70 e0       	ldi	r23, 0x00	; 0
   1bf9e:	82 e0       	ldi	r24, 0x02	; 2
   1bfa0:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_IP_PROTO,		(void*)&g_aprs_ip_proto,			sizeof(g_aprs_ip_proto));
   1bfa4:	e1 2c       	mov	r14, r1
   1bfa6:	f1 2c       	mov	r15, r1
   1bfa8:	87 01       	movw	r16, r14
   1bfaa:	e3 94       	inc	r14
   1bfac:	22 ef       	ldi	r18, 0xF2	; 242
   1bfae:	34 e2       	ldi	r19, 0x24	; 36
   1bfb0:	4a e0       	ldi	r20, 0x0A	; 10
   1bfb2:	50 e0       	ldi	r21, 0x00	; 0
   1bfb4:	60 e0       	ldi	r22, 0x00	; 0
   1bfb6:	70 e0       	ldi	r23, 0x00	; 0
   1bfb8:	82 e0       	ldi	r24, 0x02	; 2
   1bfba:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_IP_NAME,		(void*)&g_aprs_ip_name,				sizeof(g_aprs_ip_name));
   1bfbe:	10 e2       	ldi	r17, 0x20	; 32
   1bfc0:	e1 2e       	mov	r14, r17
   1bfc2:	f1 2c       	mov	r15, r1
   1bfc4:	00 e0       	ldi	r16, 0x00	; 0
   1bfc6:	10 e0       	ldi	r17, 0x00	; 0
   1bfc8:	23 ef       	ldi	r18, 0xF3	; 243
   1bfca:	34 e2       	ldi	r19, 0x24	; 36
   1bfcc:	40 e4       	ldi	r20, 0x40	; 64
   1bfce:	51 e0       	ldi	r21, 0x01	; 1
   1bfd0:	60 e0       	ldi	r22, 0x00	; 0
   1bfd2:	70 e0       	ldi	r23, 0x00	; 0
   1bfd4:	82 e0       	ldi	r24, 0x02	; 2
   1bfd6:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_IP_PORT,		(void*)&g_aprs_ip_port,				sizeof(g_aprs_ip_port));
   1bfda:	12 e0       	ldi	r17, 0x02	; 2
   1bfdc:	e1 2e       	mov	r14, r17
   1bfde:	f1 2c       	mov	r15, r1
   1bfe0:	00 e0       	ldi	r16, 0x00	; 0
   1bfe2:	10 e0       	ldi	r17, 0x00	; 0
   1bfe4:	23 e1       	ldi	r18, 0x13	; 19
   1bfe6:	35 e2       	ldi	r19, 0x25	; 37
   1bfe8:	4c e0       	ldi	r20, 0x0C	; 12
   1bfea:	50 e0       	ldi	r21, 0x00	; 0
   1bfec:	60 e0       	ldi	r22, 0x00	; 0
   1bfee:	70 e0       	ldi	r23, 0x00	; 0
   1bff0:	82 e0       	ldi	r24, 0x02	; 2
   1bff2:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_CALLSIGN,		(void*)&g_aprs_source_callsign,		sizeof(g_aprs_source_callsign));
   1bff6:	1c e0       	ldi	r17, 0x0C	; 12
   1bff8:	e1 2e       	mov	r14, r17
   1bffa:	f1 2c       	mov	r15, r1
   1bffc:	00 e0       	ldi	r16, 0x00	; 0
   1bffe:	10 e0       	ldi	r17, 0x00	; 0
   1c000:	25 e1       	ldi	r18, 0x15	; 21
   1c002:	35 e2       	ldi	r19, 0x25	; 37
   1c004:	40 e8       	ldi	r20, 0x80	; 128
   1c006:	50 e0       	ldi	r21, 0x00	; 0
   1c008:	60 e0       	ldi	r22, 0x00	; 0
   1c00a:	70 e0       	ldi	r23, 0x00	; 0
   1c00c:	82 e0       	ldi	r24, 0x02	; 2
   1c00e:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_SSID,			(void*)&g_aprs_source_ssid,			sizeof(g_aprs_source_ssid));
   1c012:	14 e0       	ldi	r17, 0x04	; 4
   1c014:	e1 2e       	mov	r14, r17
   1c016:	f1 2c       	mov	r15, r1
   1c018:	00 e0       	ldi	r16, 0x00	; 0
   1c01a:	10 e0       	ldi	r17, 0x00	; 0
   1c01c:	21 e2       	ldi	r18, 0x21	; 33
   1c01e:	35 e2       	ldi	r19, 0x25	; 37
   1c020:	4c e8       	ldi	r20, 0x8C	; 140
   1c022:	50 e0       	ldi	r21, 0x00	; 0
   1c024:	60 e0       	ldi	r22, 0x00	; 0
   1c026:	70 e0       	ldi	r23, 0x00	; 0
   1c028:	82 e0       	ldi	r24, 0x02	; 2
   1c02a:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LOGIN,			(void*)&g_aprs_login_user,			sizeof(g_aprs_login_user));
   1c02e:	1a e0       	ldi	r17, 0x0A	; 10
   1c030:	e1 2e       	mov	r14, r17
   1c032:	f1 2c       	mov	r15, r1
   1c034:	00 e0       	ldi	r16, 0x00	; 0
   1c036:	10 e0       	ldi	r17, 0x00	; 0
   1c038:	25 e2       	ldi	r18, 0x25	; 37
   1c03a:	35 e2       	ldi	r19, 0x25	; 37
   1c03c:	40 e9       	ldi	r20, 0x90	; 144
   1c03e:	50 e0       	ldi	r21, 0x00	; 0
   1c040:	60 e0       	ldi	r22, 0x00	; 0
   1c042:	70 e0       	ldi	r23, 0x00	; 0
   1c044:	82 e0       	ldi	r24, 0x02	; 2
   1c046:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_PWD,			(void*)&g_aprs_login_pwd,			sizeof(g_aprs_login_pwd));
   1c04a:	16 e0       	ldi	r17, 0x06	; 6
   1c04c:	e1 2e       	mov	r14, r17
   1c04e:	f1 2c       	mov	r15, r1
   1c050:	00 e0       	ldi	r16, 0x00	; 0
   1c052:	10 e0       	ldi	r17, 0x00	; 0
   1c054:	2f e2       	ldi	r18, 0x2F	; 47
   1c056:	35 e2       	ldi	r19, 0x25	; 37
   1c058:	4a e9       	ldi	r20, 0x9A	; 154
   1c05a:	50 e0       	ldi	r21, 0x00	; 0
   1c05c:	60 e0       	ldi	r22, 0x00	; 0
   1c05e:	70 e0       	ldi	r23, 0x00	; 0
   1c060:	82 e0       	ldi	r24, 0x02	; 2
   1c062:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_MODE,			(void*)&g_aprs_mode,				sizeof(g_aprs_mode));
   1c066:	e1 2c       	mov	r14, r1
   1c068:	f1 2c       	mov	r15, r1
   1c06a:	87 01       	movw	r16, r14
   1c06c:	e3 94       	inc	r14
   1c06e:	21 eb       	ldi	r18, 0xB1	; 177
   1c070:	34 e2       	ldi	r19, 0x24	; 36
   1c072:	49 e0       	ldi	r20, 0x09	; 9
   1c074:	50 e0       	ldi	r21, 0x00	; 0
   1c076:	60 e0       	ldi	r22, 0x00	; 0
   1c078:	70 e0       	ldi	r23, 0x00	; 0
   1c07a:	82 e0       	ldi	r24, 0x02	; 2
   1c07c:	0e 94 03 50 	call	0xa006	; 0xa006 <nvm_write>
	}
}
   1c080:	00 00       	nop
   1c082:	ea 96       	adiw	r28, 0x3a	; 58
   1c084:	cd bf       	out	0x3d, r28	; 61
   1c086:	de bf       	out	0x3e, r29	; 62
   1c088:	df 91       	pop	r29
   1c08a:	cf 91       	pop	r28
   1c08c:	1f 91       	pop	r17
   1c08e:	0f 91       	pop	r16
   1c090:	ff 90       	pop	r15
   1c092:	ef 90       	pop	r14
   1c094:	08 95       	ret

0001c096 <cueBehind>:


char* cueBehind(char* ptr, char delim)
{
   1c096:	cf 93       	push	r28
   1c098:	df 93       	push	r29
   1c09a:	00 d0       	rcall	.+0      	; 0x1c09c <cueBehind+0x6>
   1c09c:	1f 92       	push	r1
   1c09e:	cd b7       	in	r28, 0x3d	; 61
   1c0a0:	de b7       	in	r29, 0x3e	; 62
   1c0a2:	8a 83       	std	Y+2, r24	; 0x02
   1c0a4:	9b 83       	std	Y+3, r25	; 0x03
   1c0a6:	6c 83       	std	Y+4, r22	; 0x04
	do {
		char c = *ptr;
   1c0a8:	8a 81       	ldd	r24, Y+2	; 0x02
   1c0aa:	9b 81       	ldd	r25, Y+3	; 0x03
   1c0ac:	fc 01       	movw	r30, r24
   1c0ae:	80 81       	ld	r24, Z
   1c0b0:	89 83       	std	Y+1, r24	; 0x01

		if (c == delim) {
   1c0b2:	99 81       	ldd	r25, Y+1	; 0x01
   1c0b4:	8c 81       	ldd	r24, Y+4	; 0x04
   1c0b6:	98 17       	cp	r25, r24
   1c0b8:	41 f4       	brne	.+16     	; 0x1c0ca <cueBehind+0x34>
			return ++ptr;
   1c0ba:	8a 81       	ldd	r24, Y+2	; 0x02
   1c0bc:	9b 81       	ldd	r25, Y+3	; 0x03
   1c0be:	01 96       	adiw	r24, 0x01	; 1
   1c0c0:	8a 83       	std	Y+2, r24	; 0x02
   1c0c2:	9b 83       	std	Y+3, r25	; 0x03
   1c0c4:	8a 81       	ldd	r24, Y+2	; 0x02
   1c0c6:	9b 81       	ldd	r25, Y+3	; 0x03
   1c0c8:	0c c0       	rjmp	.+24     	; 0x1c0e2 <cueBehind+0x4c>
		} else if (!c) {
   1c0ca:	89 81       	ldd	r24, Y+1	; 0x01
   1c0cc:	88 23       	and	r24, r24
   1c0ce:	19 f4       	brne	.+6      	; 0x1c0d6 <cueBehind+0x40>
			return ptr;
   1c0d0:	8a 81       	ldd	r24, Y+2	; 0x02
   1c0d2:	9b 81       	ldd	r25, Y+3	; 0x03
   1c0d4:	06 c0       	rjmp	.+12     	; 0x1c0e2 <cueBehind+0x4c>
		}
		++ptr;
   1c0d6:	8a 81       	ldd	r24, Y+2	; 0x02
   1c0d8:	9b 81       	ldd	r25, Y+3	; 0x03
   1c0da:	01 96       	adiw	r24, 0x01	; 1
   1c0dc:	8a 83       	std	Y+2, r24	; 0x02
   1c0de:	9b 83       	std	Y+3, r25	; 0x03
	} while (true);
   1c0e0:	e3 cf       	rjmp	.-58     	; 0x1c0a8 <cueBehind+0x12>

	return NULL;
}
   1c0e2:	24 96       	adiw	r28, 0x04	; 4
   1c0e4:	cd bf       	out	0x3d, r28	; 61
   1c0e6:	de bf       	out	0x3e, r29	; 62
   1c0e8:	df 91       	pop	r29
   1c0ea:	cf 91       	pop	r28
   1c0ec:	08 95       	ret

0001c0ee <myStringToFloat>:

int myStringToFloat(const char* ptr, float* out)
{
   1c0ee:	8f 92       	push	r8
   1c0f0:	9f 92       	push	r9
   1c0f2:	af 92       	push	r10
   1c0f4:	bf 92       	push	r11
   1c0f6:	cf 92       	push	r12
   1c0f8:	df 92       	push	r13
   1c0fa:	ef 92       	push	r14
   1c0fc:	ff 92       	push	r15
   1c0fe:	cf 93       	push	r28
   1c100:	df 93       	push	r29
   1c102:	cd b7       	in	r28, 0x3d	; 61
   1c104:	de b7       	in	r29, 0x3e	; 62
   1c106:	6a 97       	sbiw	r28, 0x1a	; 26
   1c108:	cd bf       	out	0x3d, r28	; 61
   1c10a:	de bf       	out	0x3e, r29	; 62
   1c10c:	8f 8b       	std	Y+23, r24	; 0x17
   1c10e:	98 8f       	std	Y+24, r25	; 0x18
   1c110:	69 8f       	std	Y+25, r22	; 0x19
   1c112:	7a 8f       	std	Y+26, r23	; 0x1a
	const char* start	= ptr;
   1c114:	8f 89       	ldd	r24, Y+23	; 0x17
   1c116:	98 8d       	ldd	r25, Y+24	; 0x18
   1c118:	8b 8b       	std	Y+19, r24	; 0x13
   1c11a:	9c 8b       	std	Y+20, r25	; 0x14
	uint32_t	i1		= 0;
   1c11c:	19 82       	std	Y+1, r1	; 0x01
   1c11e:	1a 82       	std	Y+2, r1	; 0x02
   1c120:	1b 82       	std	Y+3, r1	; 0x03
   1c122:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t	f1		= 0;
   1c124:	1d 82       	std	Y+5, r1	; 0x05
   1c126:	1e 82       	std	Y+6, r1	; 0x06
   1c128:	1f 82       	std	Y+7, r1	; 0x07
   1c12a:	18 86       	std	Y+8, r1	; 0x08
	uint32_t	f2		= 1;
   1c12c:	81 e0       	ldi	r24, 0x01	; 1
   1c12e:	90 e0       	ldi	r25, 0x00	; 0
   1c130:	a0 e0       	ldi	r26, 0x00	; 0
   1c132:	b0 e0       	ldi	r27, 0x00	; 0
   1c134:	89 87       	std	Y+9, r24	; 0x09
   1c136:	9a 87       	std	Y+10, r25	; 0x0a
   1c138:	ab 87       	std	Y+11, r26	; 0x0b
   1c13a:	bc 87       	std	Y+12, r27	; 0x0c
	bool		isNeg	= false;
   1c13c:	1d 86       	std	Y+13, r1	; 0x0d
	bool		isFrac	= false;
   1c13e:	1e 86       	std	Y+14, r1	; 0x0e

	if (ptr) {
   1c140:	8f 89       	ldd	r24, Y+23	; 0x17
   1c142:	98 8d       	ldd	r25, Y+24	; 0x18
   1c144:	89 2b       	or	r24, r25
   1c146:	09 f4       	brne	.+2      	; 0x1c14a <myStringToFloat+0x5c>
   1c148:	19 c1       	rjmp	.+562    	; 0x1c37c <myStringToFloat+0x28e>
		/* Eat any white space */
		while (isspace(*ptr)) {
   1c14a:	05 c0       	rjmp	.+10     	; 0x1c156 <myStringToFloat+0x68>
			ptr++;
   1c14c:	8f 89       	ldd	r24, Y+23	; 0x17
   1c14e:	98 8d       	ldd	r25, Y+24	; 0x18
   1c150:	01 96       	adiw	r24, 0x01	; 1
   1c152:	8f 8b       	std	Y+23, r24	; 0x17
   1c154:	98 8f       	std	Y+24, r25	; 0x18
	bool		isNeg	= false;
	bool		isFrac	= false;

	if (ptr) {
		/* Eat any white space */
		while (isspace(*ptr)) {
   1c156:	8f 89       	ldd	r24, Y+23	; 0x17
   1c158:	98 8d       	ldd	r25, Y+24	; 0x18
   1c15a:	fc 01       	movw	r30, r24
   1c15c:	80 81       	ld	r24, Z
   1c15e:	08 2e       	mov	r0, r24
   1c160:	00 0c       	add	r0, r0
   1c162:	99 0b       	sbc	r25, r25
   1c164:	0f 94 8f 3c 	call	0x2791e	; 0x2791e <isspace>
   1c168:	89 2b       	or	r24, r25
   1c16a:	81 f7       	brne	.-32     	; 0x1c14c <myStringToFloat+0x5e>
			ptr++;
		}

		/* Get sign */
		if (*ptr == '+') {
   1c16c:	8f 89       	ldd	r24, Y+23	; 0x17
   1c16e:	98 8d       	ldd	r25, Y+24	; 0x18
   1c170:	fc 01       	movw	r30, r24
   1c172:	80 81       	ld	r24, Z
   1c174:	8b 32       	cpi	r24, 0x2B	; 43
   1c176:	31 f4       	brne	.+12     	; 0x1c184 <myStringToFloat+0x96>
			ptr++;
   1c178:	8f 89       	ldd	r24, Y+23	; 0x17
   1c17a:	98 8d       	ldd	r25, Y+24	; 0x18
   1c17c:	01 96       	adiw	r24, 0x01	; 1
   1c17e:	8f 8b       	std	Y+23, r24	; 0x17
   1c180:	98 8f       	std	Y+24, r25	; 0x18
   1c182:	0d c0       	rjmp	.+26     	; 0x1c19e <myStringToFloat+0xb0>
		} else if (*ptr == '-') {
   1c184:	8f 89       	ldd	r24, Y+23	; 0x17
   1c186:	98 8d       	ldd	r25, Y+24	; 0x18
   1c188:	fc 01       	movw	r30, r24
   1c18a:	80 81       	ld	r24, Z
   1c18c:	8d 32       	cpi	r24, 0x2D	; 45
   1c18e:	39 f4       	brne	.+14     	; 0x1c19e <myStringToFloat+0xb0>
			ptr++;
   1c190:	8f 89       	ldd	r24, Y+23	; 0x17
   1c192:	98 8d       	ldd	r25, Y+24	; 0x18
   1c194:	01 96       	adiw	r24, 0x01	; 1
   1c196:	8f 8b       	std	Y+23, r24	; 0x17
   1c198:	98 8f       	std	Y+24, r25	; 0x18
			isNeg = true;
   1c19a:	81 e0       	ldi	r24, 0x01	; 1
   1c19c:	8d 87       	std	Y+13, r24	; 0x0d
		}

		/* Read integer part */
		do {
			char c = *(ptr++);
   1c19e:	8f 89       	ldd	r24, Y+23	; 0x17
   1c1a0:	98 8d       	ldd	r25, Y+24	; 0x18
   1c1a2:	9c 01       	movw	r18, r24
   1c1a4:	2f 5f       	subi	r18, 0xFF	; 255
   1c1a6:	3f 4f       	sbci	r19, 0xFF	; 255
   1c1a8:	2f 8b       	std	Y+23, r18	; 0x17
   1c1aa:	38 8f       	std	Y+24, r19	; 0x18
   1c1ac:	fc 01       	movw	r30, r24
   1c1ae:	80 81       	ld	r24, Z
   1c1b0:	8d 8b       	std	Y+21, r24	; 0x15

			if ('0' <= c && c <= '9') {
   1c1b2:	8d 89       	ldd	r24, Y+21	; 0x15
   1c1b4:	80 33       	cpi	r24, 0x30	; 48
   1c1b6:	9c f1       	brlt	.+102    	; 0x1c21e <myStringToFloat+0x130>
   1c1b8:	8d 89       	ldd	r24, Y+21	; 0x15
   1c1ba:	8a 33       	cpi	r24, 0x3A	; 58
   1c1bc:	84 f5       	brge	.+96     	; 0x1c21e <myStringToFloat+0x130>
				i1 *= 10;
   1c1be:	89 81       	ldd	r24, Y+1	; 0x01
   1c1c0:	9a 81       	ldd	r25, Y+2	; 0x02
   1c1c2:	ab 81       	ldd	r26, Y+3	; 0x03
   1c1c4:	bc 81       	ldd	r27, Y+4	; 0x04
   1c1c6:	88 0f       	add	r24, r24
   1c1c8:	99 1f       	adc	r25, r25
   1c1ca:	aa 1f       	adc	r26, r26
   1c1cc:	bb 1f       	adc	r27, r27
   1c1ce:	9c 01       	movw	r18, r24
   1c1d0:	ad 01       	movw	r20, r26
   1c1d2:	22 0f       	add	r18, r18
   1c1d4:	33 1f       	adc	r19, r19
   1c1d6:	44 1f       	adc	r20, r20
   1c1d8:	55 1f       	adc	r21, r21
   1c1da:	22 0f       	add	r18, r18
   1c1dc:	33 1f       	adc	r19, r19
   1c1de:	44 1f       	adc	r20, r20
   1c1e0:	55 1f       	adc	r21, r21
   1c1e2:	82 0f       	add	r24, r18
   1c1e4:	93 1f       	adc	r25, r19
   1c1e6:	a4 1f       	adc	r26, r20
   1c1e8:	b5 1f       	adc	r27, r21
   1c1ea:	89 83       	std	Y+1, r24	; 0x01
   1c1ec:	9a 83       	std	Y+2, r25	; 0x02
   1c1ee:	ab 83       	std	Y+3, r26	; 0x03
   1c1f0:	bc 83       	std	Y+4, r27	; 0x04
				i1 += c - '0';
   1c1f2:	8d 89       	ldd	r24, Y+21	; 0x15
   1c1f4:	08 2e       	mov	r0, r24
   1c1f6:	00 0c       	add	r0, r0
   1c1f8:	99 0b       	sbc	r25, r25
   1c1fa:	c0 97       	sbiw	r24, 0x30	; 48
   1c1fc:	09 2e       	mov	r0, r25
   1c1fe:	00 0c       	add	r0, r0
   1c200:	aa 0b       	sbc	r26, r26
   1c202:	bb 0b       	sbc	r27, r27
   1c204:	29 81       	ldd	r18, Y+1	; 0x01
   1c206:	3a 81       	ldd	r19, Y+2	; 0x02
   1c208:	4b 81       	ldd	r20, Y+3	; 0x03
   1c20a:	5c 81       	ldd	r21, Y+4	; 0x04
   1c20c:	82 0f       	add	r24, r18
   1c20e:	93 1f       	adc	r25, r19
   1c210:	a4 1f       	adc	r26, r20
   1c212:	b5 1f       	adc	r27, r21
   1c214:	89 83       	std	Y+1, r24	; 0x01
   1c216:	9a 83       	std	Y+2, r25	; 0x02
   1c218:	ab 83       	std	Y+3, r26	; 0x03
   1c21a:	bc 83       	std	Y+4, r27	; 0x04
				isFrac = true;
				break;
			} else {
				break;
			}
		} while (true);
   1c21c:	c0 cf       	rjmp	.-128    	; 0x1c19e <myStringToFloat+0xb0>
			char c = *(ptr++);

			if ('0' <= c && c <= '9') {
				i1 *= 10;
				i1 += c - '0';
			} else if (c == '.') {
   1c21e:	8d 89       	ldd	r24, Y+21	; 0x15
   1c220:	8e 32       	cpi	r24, 0x2E	; 46
   1c222:	19 f4       	brne	.+6      	; 0x1c22a <myStringToFloat+0x13c>
				isFrac = true;
   1c224:	81 e0       	ldi	r24, 0x01	; 1
   1c226:	8e 87       	std	Y+14, r24	; 0x0e
				break;
   1c228:	01 c0       	rjmp	.+2      	; 0x1c22c <myStringToFloat+0x13e>
			} else {
				break;
   1c22a:	00 00       	nop
			}
		} while (true);

		/* Read fractional part */
		if (isFrac) {
   1c22c:	8e 85       	ldd	r24, Y+14	; 0x0e
   1c22e:	88 23       	and	r24, r24
   1c230:	09 f4       	brne	.+2      	; 0x1c234 <myStringToFloat+0x146>
   1c232:	5c c0       	rjmp	.+184    	; 0x1c2ec <myStringToFloat+0x1fe>
			do {
				char c = *(ptr++);
   1c234:	8f 89       	ldd	r24, Y+23	; 0x17
   1c236:	98 8d       	ldd	r25, Y+24	; 0x18
   1c238:	9c 01       	movw	r18, r24
   1c23a:	2f 5f       	subi	r18, 0xFF	; 255
   1c23c:	3f 4f       	sbci	r19, 0xFF	; 255
   1c23e:	2f 8b       	std	Y+23, r18	; 0x17
   1c240:	38 8f       	std	Y+24, r19	; 0x18
   1c242:	fc 01       	movw	r30, r24
   1c244:	80 81       	ld	r24, Z
   1c246:	8e 8b       	std	Y+22, r24	; 0x16

				if ('0' <= c && c <= '9') {
   1c248:	8e 89       	ldd	r24, Y+22	; 0x16
   1c24a:	80 33       	cpi	r24, 0x30	; 48
   1c24c:	0c f4       	brge	.+2      	; 0x1c250 <myStringToFloat+0x162>
   1c24e:	4e c0       	rjmp	.+156    	; 0x1c2ec <myStringToFloat+0x1fe>
   1c250:	8e 89       	ldd	r24, Y+22	; 0x16
   1c252:	8a 33       	cpi	r24, 0x3A	; 58
   1c254:	0c f0       	brlt	.+2      	; 0x1c258 <myStringToFloat+0x16a>
   1c256:	4a c0       	rjmp	.+148    	; 0x1c2ec <myStringToFloat+0x1fe>
					f2 *= 10;
   1c258:	89 85       	ldd	r24, Y+9	; 0x09
   1c25a:	9a 85       	ldd	r25, Y+10	; 0x0a
   1c25c:	ab 85       	ldd	r26, Y+11	; 0x0b
   1c25e:	bc 85       	ldd	r27, Y+12	; 0x0c
   1c260:	88 0f       	add	r24, r24
   1c262:	99 1f       	adc	r25, r25
   1c264:	aa 1f       	adc	r26, r26
   1c266:	bb 1f       	adc	r27, r27
   1c268:	9c 01       	movw	r18, r24
   1c26a:	ad 01       	movw	r20, r26
   1c26c:	22 0f       	add	r18, r18
   1c26e:	33 1f       	adc	r19, r19
   1c270:	44 1f       	adc	r20, r20
   1c272:	55 1f       	adc	r21, r21
   1c274:	22 0f       	add	r18, r18
   1c276:	33 1f       	adc	r19, r19
   1c278:	44 1f       	adc	r20, r20
   1c27a:	55 1f       	adc	r21, r21
   1c27c:	82 0f       	add	r24, r18
   1c27e:	93 1f       	adc	r25, r19
   1c280:	a4 1f       	adc	r26, r20
   1c282:	b5 1f       	adc	r27, r21
   1c284:	89 87       	std	Y+9, r24	; 0x09
   1c286:	9a 87       	std	Y+10, r25	; 0x0a
   1c288:	ab 87       	std	Y+11, r26	; 0x0b
   1c28a:	bc 87       	std	Y+12, r27	; 0x0c
					f1 *= 10;
   1c28c:	8d 81       	ldd	r24, Y+5	; 0x05
   1c28e:	9e 81       	ldd	r25, Y+6	; 0x06
   1c290:	af 81       	ldd	r26, Y+7	; 0x07
   1c292:	b8 85       	ldd	r27, Y+8	; 0x08
   1c294:	88 0f       	add	r24, r24
   1c296:	99 1f       	adc	r25, r25
   1c298:	aa 1f       	adc	r26, r26
   1c29a:	bb 1f       	adc	r27, r27
   1c29c:	9c 01       	movw	r18, r24
   1c29e:	ad 01       	movw	r20, r26
   1c2a0:	22 0f       	add	r18, r18
   1c2a2:	33 1f       	adc	r19, r19
   1c2a4:	44 1f       	adc	r20, r20
   1c2a6:	55 1f       	adc	r21, r21
   1c2a8:	22 0f       	add	r18, r18
   1c2aa:	33 1f       	adc	r19, r19
   1c2ac:	44 1f       	adc	r20, r20
   1c2ae:	55 1f       	adc	r21, r21
   1c2b0:	82 0f       	add	r24, r18
   1c2b2:	93 1f       	adc	r25, r19
   1c2b4:	a4 1f       	adc	r26, r20
   1c2b6:	b5 1f       	adc	r27, r21
   1c2b8:	8d 83       	std	Y+5, r24	; 0x05
   1c2ba:	9e 83       	std	Y+6, r25	; 0x06
   1c2bc:	af 83       	std	Y+7, r26	; 0x07
   1c2be:	b8 87       	std	Y+8, r27	; 0x08
					f1 += c - '0';
   1c2c0:	8e 89       	ldd	r24, Y+22	; 0x16
   1c2c2:	08 2e       	mov	r0, r24
   1c2c4:	00 0c       	add	r0, r0
   1c2c6:	99 0b       	sbc	r25, r25
   1c2c8:	c0 97       	sbiw	r24, 0x30	; 48
   1c2ca:	09 2e       	mov	r0, r25
   1c2cc:	00 0c       	add	r0, r0
   1c2ce:	aa 0b       	sbc	r26, r26
   1c2d0:	bb 0b       	sbc	r27, r27
   1c2d2:	2d 81       	ldd	r18, Y+5	; 0x05
   1c2d4:	3e 81       	ldd	r19, Y+6	; 0x06
   1c2d6:	4f 81       	ldd	r20, Y+7	; 0x07
   1c2d8:	58 85       	ldd	r21, Y+8	; 0x08
   1c2da:	82 0f       	add	r24, r18
   1c2dc:	93 1f       	adc	r25, r19
   1c2de:	a4 1f       	adc	r26, r20
   1c2e0:	b5 1f       	adc	r27, r21
   1c2e2:	8d 83       	std	Y+5, r24	; 0x05
   1c2e4:	9e 83       	std	Y+6, r25	; 0x06
   1c2e6:	af 83       	std	Y+7, r26	; 0x07
   1c2e8:	b8 87       	std	Y+8, r27	; 0x08
				} else {
					break;
				}
			} while (true);
   1c2ea:	a4 cf       	rjmp	.-184    	; 0x1c234 <myStringToFloat+0x146>
		}

		/* Write out float value */
		if (out) {
   1c2ec:	89 8d       	ldd	r24, Y+25	; 0x19
   1c2ee:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1c2f0:	89 2b       	or	r24, r25
   1c2f2:	09 f4       	brne	.+2      	; 0x1c2f6 <myStringToFloat+0x208>
   1c2f4:	43 c0       	rjmp	.+134    	; 0x1c37c <myStringToFloat+0x28e>
			float fl = i1 + ((float)f1 / (float)f2);
   1c2f6:	69 81       	ldd	r22, Y+1	; 0x01
   1c2f8:	7a 81       	ldd	r23, Y+2	; 0x02
   1c2fa:	8b 81       	ldd	r24, Y+3	; 0x03
   1c2fc:	9c 81       	ldd	r25, Y+4	; 0x04
   1c2fe:	0f 94 43 31 	call	0x26286	; 0x26286 <__floatunsisf>
   1c302:	6b 01       	movw	r12, r22
   1c304:	7c 01       	movw	r14, r24
   1c306:	6d 81       	ldd	r22, Y+5	; 0x05
   1c308:	7e 81       	ldd	r23, Y+6	; 0x06
   1c30a:	8f 81       	ldd	r24, Y+7	; 0x07
   1c30c:	98 85       	ldd	r25, Y+8	; 0x08
   1c30e:	0f 94 43 31 	call	0x26286	; 0x26286 <__floatunsisf>
   1c312:	4b 01       	movw	r8, r22
   1c314:	5c 01       	movw	r10, r24
   1c316:	69 85       	ldd	r22, Y+9	; 0x09
   1c318:	7a 85       	ldd	r23, Y+10	; 0x0a
   1c31a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1c31c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1c31e:	0f 94 43 31 	call	0x26286	; 0x26286 <__floatunsisf>
   1c322:	dc 01       	movw	r26, r24
   1c324:	cb 01       	movw	r24, r22
   1c326:	9c 01       	movw	r18, r24
   1c328:	ad 01       	movw	r20, r26
   1c32a:	c5 01       	movw	r24, r10
   1c32c:	b4 01       	movw	r22, r8
   1c32e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   1c332:	dc 01       	movw	r26, r24
   1c334:	cb 01       	movw	r24, r22
   1c336:	9c 01       	movw	r18, r24
   1c338:	ad 01       	movw	r20, r26
   1c33a:	c7 01       	movw	r24, r14
   1c33c:	b6 01       	movw	r22, r12
   1c33e:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1c342:	dc 01       	movw	r26, r24
   1c344:	cb 01       	movw	r24, r22
   1c346:	8f 87       	std	Y+15, r24	; 0x0f
   1c348:	98 8b       	std	Y+16, r25	; 0x10
   1c34a:	a9 8b       	std	Y+17, r26	; 0x11
   1c34c:	ba 8b       	std	Y+18, r27	; 0x12

			if (isNeg) {
   1c34e:	8d 85       	ldd	r24, Y+13	; 0x0d
   1c350:	88 23       	and	r24, r24
   1c352:	49 f0       	breq	.+18     	; 0x1c366 <myStringToFloat+0x278>
				fl = -fl;
   1c354:	8f 85       	ldd	r24, Y+15	; 0x0f
   1c356:	98 89       	ldd	r25, Y+16	; 0x10
   1c358:	a9 89       	ldd	r26, Y+17	; 0x11
   1c35a:	ba 89       	ldd	r27, Y+18	; 0x12
   1c35c:	b0 58       	subi	r27, 0x80	; 128
   1c35e:	8f 87       	std	Y+15, r24	; 0x0f
   1c360:	98 8b       	std	Y+16, r25	; 0x10
   1c362:	a9 8b       	std	Y+17, r26	; 0x11
   1c364:	ba 8b       	std	Y+18, r27	; 0x12
			}
			*out = fl;
   1c366:	29 8d       	ldd	r18, Y+25	; 0x19
   1c368:	3a 8d       	ldd	r19, Y+26	; 0x1a
   1c36a:	8f 85       	ldd	r24, Y+15	; 0x0f
   1c36c:	98 89       	ldd	r25, Y+16	; 0x10
   1c36e:	a9 89       	ldd	r26, Y+17	; 0x11
   1c370:	ba 89       	ldd	r27, Y+18	; 0x12
   1c372:	f9 01       	movw	r30, r18
   1c374:	80 83       	st	Z, r24
   1c376:	91 83       	std	Z+1, r25	; 0x01
   1c378:	a2 83       	std	Z+2, r26	; 0x02
   1c37a:	b3 83       	std	Z+3, r27	; 0x03
		}
	}
	return ptr - start;
   1c37c:	2f 89       	ldd	r18, Y+23	; 0x17
   1c37e:	38 8d       	ldd	r19, Y+24	; 0x18
   1c380:	8b 89       	ldd	r24, Y+19	; 0x13
   1c382:	9c 89       	ldd	r25, Y+20	; 0x14
   1c384:	a9 01       	movw	r20, r18
   1c386:	48 1b       	sub	r20, r24
   1c388:	59 0b       	sbc	r21, r25
   1c38a:	ca 01       	movw	r24, r20
}
   1c38c:	6a 96       	adiw	r28, 0x1a	; 26
   1c38e:	cd bf       	out	0x3d, r28	; 61
   1c390:	de bf       	out	0x3e, r29	; 62
   1c392:	df 91       	pop	r29
   1c394:	cf 91       	pop	r28
   1c396:	ff 90       	pop	r15
   1c398:	ef 90       	pop	r14
   1c39a:	df 90       	pop	r13
   1c39c:	cf 90       	pop	r12
   1c39e:	bf 90       	pop	r11
   1c3a0:	af 90       	pop	r10
   1c3a2:	9f 90       	pop	r9
   1c3a4:	8f 90       	pop	r8
   1c3a6:	08 95       	ret

0001c3a8 <myStringToVar>:

int myStringToVar(char *str, uint32_t format, float out_f[], long out_l[], int out_i[])
{
   1c3a8:	ef 92       	push	r14
   1c3aa:	ff 92       	push	r15
   1c3ac:	0f 93       	push	r16
   1c3ae:	1f 93       	push	r17
   1c3b0:	cf 93       	push	r28
   1c3b2:	df 93       	push	r29
   1c3b4:	cd b7       	in	r28, 0x3d	; 61
   1c3b6:	de b7       	in	r29, 0x3e	; 62
   1c3b8:	65 97       	sbiw	r28, 0x15	; 21
   1c3ba:	cd bf       	out	0x3d, r28	; 61
   1c3bc:	de bf       	out	0x3e, r29	; 62
   1c3be:	8a 87       	std	Y+10, r24	; 0x0a
   1c3c0:	9b 87       	std	Y+11, r25	; 0x0b
   1c3c2:	4c 87       	std	Y+12, r20	; 0x0c
   1c3c4:	5d 87       	std	Y+13, r21	; 0x0d
   1c3c6:	6e 87       	std	Y+14, r22	; 0x0e
   1c3c8:	7f 87       	std	Y+15, r23	; 0x0f
   1c3ca:	28 8b       	std	Y+16, r18	; 0x10
   1c3cc:	39 8b       	std	Y+17, r19	; 0x11
   1c3ce:	0a 8b       	std	Y+18, r16	; 0x12
   1c3d0:	1b 8b       	std	Y+19, r17	; 0x13
   1c3d2:	ec 8a       	std	Y+20, r14	; 0x14
   1c3d4:	fd 8a       	std	Y+21, r15	; 0x15
	int ret = 0;
   1c3d6:	19 82       	std	Y+1, r1	; 0x01
   1c3d8:	1a 82       	std	Y+2, r1	; 0x02
	int idx = 0;
   1c3da:	1b 82       	std	Y+3, r1	; 0x03
   1c3dc:	1c 82       	std	Y+4, r1	; 0x04

	uint8_t mode = format & 0x03;
   1c3de:	8c 85       	ldd	r24, Y+12	; 0x0c
   1c3e0:	83 70       	andi	r24, 0x03	; 3
   1c3e2:	8d 83       	std	Y+5, r24	; 0x05
	while (mode) {
   1c3e4:	99 c0       	rjmp	.+306    	; 0x1c518 <myStringToVar+0x170>
		char* item = str + idx;
   1c3e6:	8b 81       	ldd	r24, Y+3	; 0x03
   1c3e8:	9c 81       	ldd	r25, Y+4	; 0x04
   1c3ea:	2a 85       	ldd	r18, Y+10	; 0x0a
   1c3ec:	3b 85       	ldd	r19, Y+11	; 0x0b
   1c3ee:	82 0f       	add	r24, r18
   1c3f0:	93 1f       	adc	r25, r19
   1c3f2:	8e 83       	std	Y+6, r24	; 0x06
   1c3f4:	9f 83       	std	Y+7, r25	; 0x07

		switch (mode) {
   1c3f6:	8d 81       	ldd	r24, Y+5	; 0x05
   1c3f8:	88 2f       	mov	r24, r24
   1c3fa:	90 e0       	ldi	r25, 0x00	; 0
   1c3fc:	82 30       	cpi	r24, 0x02	; 2
   1c3fe:	91 05       	cpc	r25, r1
   1c400:	11 f1       	breq	.+68     	; 0x1c446 <myStringToVar+0x9e>
   1c402:	83 30       	cpi	r24, 0x03	; 3
   1c404:	91 05       	cpc	r25, r1
   1c406:	d1 f1       	breq	.+116    	; 0x1c47c <myStringToVar+0xd4>
   1c408:	01 97       	sbiw	r24, 0x01	; 1
   1c40a:	09 f0       	breq	.+2      	; 0x1c40e <myStringToVar+0x66>
   1c40c:	4e c0       	rjmp	.+156    	; 0x1c4aa <myStringToVar+0x102>
			case MY_STRING_TO_VAR_FLOAT:
			if (out_f) {
   1c40e:	88 89       	ldd	r24, Y+16	; 0x10
   1c410:	99 89       	ldd	r25, Y+17	; 0x11
   1c412:	89 2b       	or	r24, r25
   1c414:	09 f4       	brne	.+2      	; 0x1c418 <myStringToVar+0x70>
   1c416:	4c c0       	rjmp	.+152    	; 0x1c4b0 <myStringToVar+0x108>
				*(out_f++) = atof(item);
   1c418:	08 89       	ldd	r16, Y+16	; 0x10
   1c41a:	19 89       	ldd	r17, Y+17	; 0x11
   1c41c:	c8 01       	movw	r24, r16
   1c41e:	04 96       	adiw	r24, 0x04	; 4
   1c420:	88 8b       	std	Y+16, r24	; 0x10
   1c422:	99 8b       	std	Y+17, r25	; 0x11
   1c424:	8e 81       	ldd	r24, Y+6	; 0x06
   1c426:	9f 81       	ldd	r25, Y+7	; 0x07
   1c428:	0f 94 71 3b 	call	0x276e2	; 0x276e2 <atof>
   1c42c:	dc 01       	movw	r26, r24
   1c42e:	cb 01       	movw	r24, r22
   1c430:	f8 01       	movw	r30, r16
   1c432:	80 83       	st	Z, r24
   1c434:	91 83       	std	Z+1, r25	; 0x01
   1c436:	a2 83       	std	Z+2, r26	; 0x02
   1c438:	b3 83       	std	Z+3, r27	; 0x03
				++ret;
   1c43a:	89 81       	ldd	r24, Y+1	; 0x01
   1c43c:	9a 81       	ldd	r25, Y+2	; 0x02
   1c43e:	01 96       	adiw	r24, 0x01	; 1
   1c440:	89 83       	std	Y+1, r24	; 0x01
   1c442:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1c444:	35 c0       	rjmp	.+106    	; 0x1c4b0 <myStringToVar+0x108>

			case MY_STRING_TO_VAR_LONG:
			if (out_l) {
   1c446:	8a 89       	ldd	r24, Y+18	; 0x12
   1c448:	9b 89       	ldd	r25, Y+19	; 0x13
   1c44a:	89 2b       	or	r24, r25
   1c44c:	99 f1       	breq	.+102    	; 0x1c4b4 <myStringToVar+0x10c>
				*(out_l++) = atol(item);
   1c44e:	0a 89       	ldd	r16, Y+18	; 0x12
   1c450:	1b 89       	ldd	r17, Y+19	; 0x13
   1c452:	c8 01       	movw	r24, r16
   1c454:	04 96       	adiw	r24, 0x04	; 4
   1c456:	8a 8b       	std	Y+18, r24	; 0x12
   1c458:	9b 8b       	std	Y+19, r25	; 0x13
   1c45a:	8e 81       	ldd	r24, Y+6	; 0x06
   1c45c:	9f 81       	ldd	r25, Y+7	; 0x07
   1c45e:	0f 94 91 3b 	call	0x27722	; 0x27722 <atol>
   1c462:	dc 01       	movw	r26, r24
   1c464:	cb 01       	movw	r24, r22
   1c466:	f8 01       	movw	r30, r16
   1c468:	80 83       	st	Z, r24
   1c46a:	91 83       	std	Z+1, r25	; 0x01
   1c46c:	a2 83       	std	Z+2, r26	; 0x02
   1c46e:	b3 83       	std	Z+3, r27	; 0x03
				++ret;
   1c470:	89 81       	ldd	r24, Y+1	; 0x01
   1c472:	9a 81       	ldd	r25, Y+2	; 0x02
   1c474:	01 96       	adiw	r24, 0x01	; 1
   1c476:	89 83       	std	Y+1, r24	; 0x01
   1c478:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1c47a:	1c c0       	rjmp	.+56     	; 0x1c4b4 <myStringToVar+0x10c>

			case MY_STRING_TO_VAR_INT:
			if (out_i) {
   1c47c:	8c 89       	ldd	r24, Y+20	; 0x14
   1c47e:	9d 89       	ldd	r25, Y+21	; 0x15
   1c480:	89 2b       	or	r24, r25
   1c482:	d1 f0       	breq	.+52     	; 0x1c4b8 <myStringToVar+0x110>
				*(out_i++) = atoi(item);
   1c484:	0c 89       	ldd	r16, Y+20	; 0x14
   1c486:	1d 89       	ldd	r17, Y+21	; 0x15
   1c488:	c8 01       	movw	r24, r16
   1c48a:	02 96       	adiw	r24, 0x02	; 2
   1c48c:	8c 8b       	std	Y+20, r24	; 0x14
   1c48e:	9d 8b       	std	Y+21, r25	; 0x15
   1c490:	8e 81       	ldd	r24, Y+6	; 0x06
   1c492:	9f 81       	ldd	r25, Y+7	; 0x07
   1c494:	0f 94 74 3b 	call	0x276e8	; 0x276e8 <atoi>
   1c498:	f8 01       	movw	r30, r16
   1c49a:	80 83       	st	Z, r24
   1c49c:	91 83       	std	Z+1, r25	; 0x01
				++ret;
   1c49e:	89 81       	ldd	r24, Y+1	; 0x01
   1c4a0:	9a 81       	ldd	r25, Y+2	; 0x02
   1c4a2:	01 96       	adiw	r24, 0x01	; 1
   1c4a4:	89 83       	std	Y+1, r24	; 0x01
   1c4a6:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1c4a8:	07 c0       	rjmp	.+14     	; 0x1c4b8 <myStringToVar+0x110>

			default:
				return ret;
   1c4aa:	89 81       	ldd	r24, Y+1	; 0x01
   1c4ac:	9a 81       	ldd	r25, Y+2	; 0x02
   1c4ae:	3c c0       	rjmp	.+120    	; 0x1c528 <myStringToVar+0x180>
			case MY_STRING_TO_VAR_FLOAT:
			if (out_f) {
				*(out_f++) = atof(item);
				++ret;
			}
			break;
   1c4b0:	00 00       	nop
   1c4b2:	03 c0       	rjmp	.+6      	; 0x1c4ba <myStringToVar+0x112>
			case MY_STRING_TO_VAR_LONG:
			if (out_l) {
				*(out_l++) = atol(item);
				++ret;
			}
			break;
   1c4b4:	00 00       	nop
   1c4b6:	01 c0       	rjmp	.+2      	; 0x1c4ba <myStringToVar+0x112>
			case MY_STRING_TO_VAR_INT:
			if (out_i) {
				*(out_i++) = atoi(item);
				++ret;
			}
			break;
   1c4b8:	00 00       	nop
			default:
				return ret;
		}

		/* forward to next string position */
		char* next = strchr(item, ',');
   1c4ba:	8e 81       	ldd	r24, Y+6	; 0x06
   1c4bc:	9f 81       	ldd	r25, Y+7	; 0x07
   1c4be:	6c e2       	ldi	r22, 0x2C	; 44
   1c4c0:	70 e0       	ldi	r23, 0x00	; 0
   1c4c2:	0f 94 0f 3d 	call	0x27a1e	; 0x27a1e <strchr>
   1c4c6:	88 87       	std	Y+8, r24	; 0x08
   1c4c8:	99 87       	std	Y+9, r25	; 0x09
		if (!next) {
   1c4ca:	88 85       	ldd	r24, Y+8	; 0x08
   1c4cc:	99 85       	ldd	r25, Y+9	; 0x09
   1c4ce:	89 2b       	or	r24, r25
   1c4d0:	41 f1       	breq	.+80     	; 0x1c522 <myStringToVar+0x17a>
			break;
		}
		idx += 1 + next - item;
   1c4d2:	88 85       	ldd	r24, Y+8	; 0x08
   1c4d4:	99 85       	ldd	r25, Y+9	; 0x09
   1c4d6:	01 96       	adiw	r24, 0x01	; 1
   1c4d8:	9c 01       	movw	r18, r24
   1c4da:	8e 81       	ldd	r24, Y+6	; 0x06
   1c4dc:	9f 81       	ldd	r25, Y+7	; 0x07
   1c4de:	a9 01       	movw	r20, r18
   1c4e0:	48 1b       	sub	r20, r24
   1c4e2:	59 0b       	sbc	r21, r25
   1c4e4:	ca 01       	movw	r24, r20
   1c4e6:	2b 81       	ldd	r18, Y+3	; 0x03
   1c4e8:	3c 81       	ldd	r19, Y+4	; 0x04
   1c4ea:	82 0f       	add	r24, r18
   1c4ec:	93 1f       	adc	r25, r19
   1c4ee:	8b 83       	std	Y+3, r24	; 0x03
   1c4f0:	9c 83       	std	Y+4, r25	; 0x04

		format >>= 2;
   1c4f2:	8c 85       	ldd	r24, Y+12	; 0x0c
   1c4f4:	9d 85       	ldd	r25, Y+13	; 0x0d
   1c4f6:	ae 85       	ldd	r26, Y+14	; 0x0e
   1c4f8:	bf 85       	ldd	r27, Y+15	; 0x0f
   1c4fa:	b6 95       	lsr	r27
   1c4fc:	a7 95       	ror	r26
   1c4fe:	97 95       	ror	r25
   1c500:	87 95       	ror	r24
   1c502:	b6 95       	lsr	r27
   1c504:	a7 95       	ror	r26
   1c506:	97 95       	ror	r25
   1c508:	87 95       	ror	r24
   1c50a:	8c 87       	std	Y+12, r24	; 0x0c
   1c50c:	9d 87       	std	Y+13, r25	; 0x0d
   1c50e:	ae 87       	std	Y+14, r26	; 0x0e
   1c510:	bf 87       	std	Y+15, r27	; 0x0f
		mode = format & 0x03;
   1c512:	8c 85       	ldd	r24, Y+12	; 0x0c
   1c514:	83 70       	andi	r24, 0x03	; 3
   1c516:	8d 83       	std	Y+5, r24	; 0x05
{
	int ret = 0;
	int idx = 0;

	uint8_t mode = format & 0x03;
	while (mode) {
   1c518:	8d 81       	ldd	r24, Y+5	; 0x05
   1c51a:	88 23       	and	r24, r24
   1c51c:	09 f0       	breq	.+2      	; 0x1c520 <myStringToVar+0x178>
   1c51e:	63 cf       	rjmp	.-314    	; 0x1c3e6 <myStringToVar+0x3e>
   1c520:	01 c0       	rjmp	.+2      	; 0x1c524 <myStringToVar+0x17c>
		}

		/* forward to next string position */
		char* next = strchr(item, ',');
		if (!next) {
			break;
   1c522:	00 00       	nop

		format >>= 2;
		mode = format & 0x03;
	}

	return ret;
   1c524:	89 81       	ldd	r24, Y+1	; 0x01
   1c526:	9a 81       	ldd	r25, Y+2	; 0x02
}
   1c528:	65 96       	adiw	r28, 0x15	; 21
   1c52a:	cd bf       	out	0x3d, r28	; 61
   1c52c:	de bf       	out	0x3e, r29	; 62
   1c52e:	df 91       	pop	r29
   1c530:	cf 91       	pop	r28
   1c532:	1f 91       	pop	r17
   1c534:	0f 91       	pop	r16
   1c536:	ff 90       	pop	r15
   1c538:	ef 90       	pop	r14
   1c53a:	08 95       	ret

0001c53c <ipProto_2_ca>:

char* ipProto_2_ca(uint8_t aprs_ip_proto)
{
   1c53c:	cf 93       	push	r28
   1c53e:	df 93       	push	r29
   1c540:	1f 92       	push	r1
   1c542:	cd b7       	in	r28, 0x3d	; 61
   1c544:	de b7       	in	r29, 0x3e	; 62
   1c546:	89 83       	std	Y+1, r24	; 0x01
	switch (aprs_ip_proto) {
   1c548:	89 81       	ldd	r24, Y+1	; 0x01
   1c54a:	88 2f       	mov	r24, r24
   1c54c:	90 e0       	ldi	r25, 0x00	; 0
   1c54e:	81 30       	cpi	r24, 0x01	; 1
   1c550:	91 05       	cpc	r25, r1
   1c552:	19 f0       	breq	.+6      	; 0x1c55a <ipProto_2_ca+0x1e>
   1c554:	02 97       	sbiw	r24, 0x02	; 2
   1c556:	21 f0       	breq	.+8      	; 0x1c560 <ipProto_2_ca+0x24>
   1c558:	06 c0       	rjmp	.+12     	; 0x1c566 <ipProto_2_ca+0x2a>
		case C_GSM_IP_PROTO_TCP:
			return "TCP";
   1c55a:	82 e3       	ldi	r24, 0x32	; 50
   1c55c:	91 e2       	ldi	r25, 0x21	; 33
   1c55e:	05 c0       	rjmp	.+10     	; 0x1c56a <ipProto_2_ca+0x2e>
		break;

		case C_GSM_IP_PROTO_UDP:
			return "UDP";
   1c560:	86 e3       	ldi	r24, 0x36	; 54
   1c562:	91 e2       	ldi	r25, 0x21	; 33
   1c564:	02 c0       	rjmp	.+4      	; 0x1c56a <ipProto_2_ca+0x2e>
		break;

		default:
			return "";
   1c566:	89 e1       	ldi	r24, 0x19	; 25
   1c568:	91 e2       	ldi	r25, 0x21	; 33
	}
}
   1c56a:	0f 90       	pop	r0
   1c56c:	df 91       	pop	r29
   1c56e:	cf 91       	pop	r28
   1c570:	08 95       	ret

0001c572 <copyStr>:

char* copyStr(char* target, uint8_t targetSize, const char* source)
{
   1c572:	cf 93       	push	r28
   1c574:	df 93       	push	r29
   1c576:	cd b7       	in	r28, 0x3d	; 61
   1c578:	de b7       	in	r29, 0x3e	; 62
   1c57a:	28 97       	sbiw	r28, 0x08	; 8
   1c57c:	cd bf       	out	0x3d, r28	; 61
   1c57e:	de bf       	out	0x3e, r29	; 62
   1c580:	8c 83       	std	Y+4, r24	; 0x04
   1c582:	9d 83       	std	Y+5, r25	; 0x05
   1c584:	6e 83       	std	Y+6, r22	; 0x06
   1c586:	4f 83       	std	Y+7, r20	; 0x07
   1c588:	58 87       	std	Y+8, r21	; 0x08
	if (target && targetSize && source) {
   1c58a:	8c 81       	ldd	r24, Y+4	; 0x04
   1c58c:	9d 81       	ldd	r25, Y+5	; 0x05
   1c58e:	89 2b       	or	r24, r25
   1c590:	c9 f1       	breq	.+114    	; 0x1c604 <copyStr+0x92>
   1c592:	8e 81       	ldd	r24, Y+6	; 0x06
   1c594:	88 23       	and	r24, r24
   1c596:	b1 f1       	breq	.+108    	; 0x1c604 <copyStr+0x92>
   1c598:	8f 81       	ldd	r24, Y+7	; 0x07
   1c59a:	98 85       	ldd	r25, Y+8	; 0x08
   1c59c:	89 2b       	or	r24, r25
   1c59e:	91 f1       	breq	.+100    	; 0x1c604 <copyStr+0x92>
		irqflags_t flags = cpu_irq_save();
   1c5a0:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1c5a4:	8a 83       	std	Y+2, r24	; 0x02

		memset(target, 0, targetSize);
   1c5a6:	8e 81       	ldd	r24, Y+6	; 0x06
   1c5a8:	28 2f       	mov	r18, r24
   1c5aa:	30 e0       	ldi	r19, 0x00	; 0
   1c5ac:	8c 81       	ldd	r24, Y+4	; 0x04
   1c5ae:	9d 81       	ldd	r25, Y+5	; 0x05
   1c5b0:	a9 01       	movw	r20, r18
   1c5b2:	60 e0       	ldi	r22, 0x00	; 0
   1c5b4:	70 e0       	ldi	r23, 0x00	; 0
   1c5b6:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>

		for (uint8_t idx = 0; idx < targetSize; idx++) {
   1c5ba:	19 82       	std	Y+1, r1	; 0x01
   1c5bc:	1a c0       	rjmp	.+52     	; 0x1c5f2 <copyStr+0x80>
			char c = *(source + idx);
   1c5be:	89 81       	ldd	r24, Y+1	; 0x01
   1c5c0:	88 2f       	mov	r24, r24
   1c5c2:	90 e0       	ldi	r25, 0x00	; 0
   1c5c4:	2f 81       	ldd	r18, Y+7	; 0x07
   1c5c6:	38 85       	ldd	r19, Y+8	; 0x08
   1c5c8:	82 0f       	add	r24, r18
   1c5ca:	93 1f       	adc	r25, r19
   1c5cc:	fc 01       	movw	r30, r24
   1c5ce:	80 81       	ld	r24, Z
   1c5d0:	8b 83       	std	Y+3, r24	; 0x03
			if (c < 0x20) {
   1c5d2:	8b 81       	ldd	r24, Y+3	; 0x03
   1c5d4:	80 32       	cpi	r24, 0x20	; 32
   1c5d6:	94 f0       	brlt	.+36     	; 0x1c5fc <copyStr+0x8a>
				break;
			}
			*(target + idx) = c;
   1c5d8:	89 81       	ldd	r24, Y+1	; 0x01
   1c5da:	88 2f       	mov	r24, r24
   1c5dc:	90 e0       	ldi	r25, 0x00	; 0
   1c5de:	2c 81       	ldd	r18, Y+4	; 0x04
   1c5e0:	3d 81       	ldd	r19, Y+5	; 0x05
   1c5e2:	82 0f       	add	r24, r18
   1c5e4:	93 1f       	adc	r25, r19
   1c5e6:	2b 81       	ldd	r18, Y+3	; 0x03
   1c5e8:	fc 01       	movw	r30, r24
   1c5ea:	20 83       	st	Z, r18
	if (target && targetSize && source) {
		irqflags_t flags = cpu_irq_save();

		memset(target, 0, targetSize);

		for (uint8_t idx = 0; idx < targetSize; idx++) {
   1c5ec:	89 81       	ldd	r24, Y+1	; 0x01
   1c5ee:	8f 5f       	subi	r24, 0xFF	; 255
   1c5f0:	89 83       	std	Y+1, r24	; 0x01
   1c5f2:	99 81       	ldd	r25, Y+1	; 0x01
   1c5f4:	8e 81       	ldd	r24, Y+6	; 0x06
   1c5f6:	98 17       	cp	r25, r24
   1c5f8:	10 f3       	brcs	.-60     	; 0x1c5be <copyStr+0x4c>
   1c5fa:	01 c0       	rjmp	.+2      	; 0x1c5fe <copyStr+0x8c>
			char c = *(source + idx);
			if (c < 0x20) {
				break;
   1c5fc:	00 00       	nop
			}
			*(target + idx) = c;
		}

		cpu_irq_restore(flags);
   1c5fe:	8a 81       	ldd	r24, Y+2	; 0x02
   1c600:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}
	return target;
   1c604:	8c 81       	ldd	r24, Y+4	; 0x04
   1c606:	9d 81       	ldd	r25, Y+5	; 0x05
}
   1c608:	28 96       	adiw	r28, 0x08	; 8
   1c60a:	cd bf       	out	0x3d, r28	; 61
   1c60c:	de bf       	out	0x3e, r29	; 62
   1c60e:	df 91       	pop	r29
   1c610:	cf 91       	pop	r28
   1c612:	08 95       	ret

0001c614 <adc_app_enable>:


void adc_app_enable(bool enable)
{
   1c614:	cf 93       	push	r28
   1c616:	df 93       	push	r29
   1c618:	1f 92       	push	r1
   1c61a:	cd b7       	in	r28, 0x3d	; 61
   1c61c:	de b7       	in	r29, 0x3e	; 62
   1c61e:	89 83       	std	Y+1, r24	; 0x01
	if (g_adc_enabled != enable) {
   1c620:	90 91 0f 20 	lds	r25, 0x200F	; 0x80200f <g_adc_enabled>
   1c624:	89 81       	ldd	r24, Y+1	; 0x01
   1c626:	98 17       	cp	r25, r24
   1c628:	a1 f0       	breq	.+40     	; 0x1c652 <adc_app_enable+0x3e>
		if (enable) {
   1c62a:	89 81       	ldd	r24, Y+1	; 0x01
   1c62c:	88 23       	and	r24, r24
   1c62e:	49 f0       	breq	.+18     	; 0x1c642 <adc_app_enable+0x2e>
			tc_init();
   1c630:	0e 94 c8 fd 	call	0x1fb90	; 0x1fb90 <tc_init>
			adc_init();
   1c634:	0f 94 a1 00 	call	0x20142	; 0x20142 <adc_init>

			tc_start();
   1c638:	0e 94 4d fe 	call	0x1fc9a	; 0x1fc9a <tc_start>
			adc_start();
   1c63c:	0f 94 14 02 	call	0x20428	; 0x20428 <adc_start>
   1c640:	02 c0       	rjmp	.+4      	; 0x1c646 <adc_app_enable+0x32>

		} else {
			adc_stop();
   1c642:	0f 94 24 02 	call	0x20448	; 0x20448 <adc_stop>
		}

		/* each of it is atomic */
		{
			g_adc_enabled = enable;
   1c646:	89 81       	ldd	r24, Y+1	; 0x01
   1c648:	80 93 0f 20 	sts	0x200F, r24	; 0x80200f <g_adc_enabled>
			g_twi2_lcd_repaint = true;
   1c64c:	81 e0       	ldi	r24, 0x01	; 1
   1c64e:	80 93 9e 28 	sts	0x289E, r24	; 0x80289e <g_twi2_lcd_repaint>
		}
	}
}
   1c652:	00 00       	nop
   1c654:	0f 90       	pop	r0
   1c656:	df 91       	pop	r29
   1c658:	cf 91       	pop	r28
   1c65a:	08 95       	ret

0001c65c <aprs_num_update>:

void aprs_num_update(uint8_t mode)
{
   1c65c:	cf 93       	push	r28
   1c65e:	df 93       	push	r29
   1c660:	1f 92       	push	r1
   1c662:	cd b7       	in	r28, 0x3d	; 61
   1c664:	de b7       	in	r29, 0x3e	; 62
   1c666:	89 83       	std	Y+1, r24	; 0x01
	if (mode != APRS_MODE__OFF) {
   1c668:	89 81       	ldd	r24, Y+1	; 0x01
   1c66a:	88 23       	and	r24, r24
   1c66c:	11 f0       	breq	.+4      	; 0x1c672 <aprs_num_update+0x16>
		mode = APRS_MODE__ON;
   1c66e:	81 e0       	ldi	r24, 0x01	; 1
   1c670:	89 83       	std	Y+1, r24	; 0x01
	}

	g_aprs_mode = mode;
   1c672:	89 81       	ldd	r24, Y+1	; 0x01
   1c674:	80 93 b1 24 	sts	0x24B1, r24	; 0x8024b1 <g_aprs_mode>
	save_globals(EEPROM_SAVE_BF__APRS);
   1c678:	80 e0       	ldi	r24, 0x00	; 0
   1c67a:	91 e0       	ldi	r25, 0x01	; 1
   1c67c:	a8 d9       	rcall	.-3248   	; 0x1b9ce <save_globals>
}
   1c67e:	00 00       	nop
   1c680:	0f 90       	pop	r0
   1c682:	df 91       	pop	r29
   1c684:	cf 91       	pop	r28
   1c686:	08 95       	ret

0001c688 <aprs_link_service_update>:

void aprs_link_service_update(const char service[])
{
   1c688:	cf 93       	push	r28
   1c68a:	df 93       	push	r29
   1c68c:	1f 92       	push	r1
   1c68e:	1f 92       	push	r1
   1c690:	cd b7       	in	r28, 0x3d	; 61
   1c692:	de b7       	in	r29, 0x3e	; 62
   1c694:	89 83       	std	Y+1, r24	; 0x01
   1c696:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_link_service, sizeof(g_aprs_link_service), service)) {
   1c698:	89 81       	ldd	r24, Y+1	; 0x01
   1c69a:	9a 81       	ldd	r25, Y+2	; 0x02
   1c69c:	ac 01       	movw	r20, r24
   1c69e:	60 e2       	ldi	r22, 0x20	; 32
   1c6a0:	82 eb       	ldi	r24, 0xB2	; 178
   1c6a2:	94 e2       	ldi	r25, 0x24	; 36
   1c6a4:	66 df       	rcall	.-308    	; 0x1c572 <copyStr>
   1c6a6:	89 2b       	or	r24, r25
   1c6a8:	19 f0       	breq	.+6      	; 0x1c6b0 <aprs_link_service_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1c6aa:	80 e0       	ldi	r24, 0x00	; 0
   1c6ac:	91 e0       	ldi	r25, 0x01	; 1
   1c6ae:	8f d9       	rcall	.-3298   	; 0x1b9ce <save_globals>
	}
}
   1c6b0:	00 00       	nop
   1c6b2:	0f 90       	pop	r0
   1c6b4:	0f 90       	pop	r0
   1c6b6:	df 91       	pop	r29
   1c6b8:	cf 91       	pop	r28
   1c6ba:	08 95       	ret

0001c6bc <aprs_link_user_update>:

void aprs_link_user_update(const char user[])
{
   1c6bc:	cf 93       	push	r28
   1c6be:	df 93       	push	r29
   1c6c0:	1f 92       	push	r1
   1c6c2:	1f 92       	push	r1
   1c6c4:	cd b7       	in	r28, 0x3d	; 61
   1c6c6:	de b7       	in	r29, 0x3e	; 62
   1c6c8:	89 83       	std	Y+1, r24	; 0x01
   1c6ca:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_link_user, sizeof(g_aprs_link_user), user)) {
   1c6cc:	89 81       	ldd	r24, Y+1	; 0x01
   1c6ce:	9a 81       	ldd	r25, Y+2	; 0x02
   1c6d0:	ac 01       	movw	r20, r24
   1c6d2:	60 e1       	ldi	r22, 0x10	; 16
   1c6d4:	82 ed       	ldi	r24, 0xD2	; 210
   1c6d6:	94 e2       	ldi	r25, 0x24	; 36
   1c6d8:	4c df       	rcall	.-360    	; 0x1c572 <copyStr>
   1c6da:	89 2b       	or	r24, r25
   1c6dc:	19 f0       	breq	.+6      	; 0x1c6e4 <aprs_link_user_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1c6de:	80 e0       	ldi	r24, 0x00	; 0
   1c6e0:	91 e0       	ldi	r25, 0x01	; 1
   1c6e2:	75 d9       	rcall	.-3350   	; 0x1b9ce <save_globals>
	}
}
   1c6e4:	00 00       	nop
   1c6e6:	0f 90       	pop	r0
   1c6e8:	0f 90       	pop	r0
   1c6ea:	df 91       	pop	r29
   1c6ec:	cf 91       	pop	r28
   1c6ee:	08 95       	ret

0001c6f0 <aprs_link_pwd_update>:

void aprs_link_pwd_update(const char pwd[])
{
   1c6f0:	cf 93       	push	r28
   1c6f2:	df 93       	push	r29
   1c6f4:	1f 92       	push	r1
   1c6f6:	1f 92       	push	r1
   1c6f8:	cd b7       	in	r28, 0x3d	; 61
   1c6fa:	de b7       	in	r29, 0x3e	; 62
   1c6fc:	89 83       	std	Y+1, r24	; 0x01
   1c6fe:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_link_pwd, sizeof(g_aprs_link_pwd), pwd)) {
   1c700:	89 81       	ldd	r24, Y+1	; 0x01
   1c702:	9a 81       	ldd	r25, Y+2	; 0x02
   1c704:	ac 01       	movw	r20, r24
   1c706:	60 e1       	ldi	r22, 0x10	; 16
   1c708:	82 ee       	ldi	r24, 0xE2	; 226
   1c70a:	94 e2       	ldi	r25, 0x24	; 36
   1c70c:	32 df       	rcall	.-412    	; 0x1c572 <copyStr>
   1c70e:	89 2b       	or	r24, r25
   1c710:	19 f0       	breq	.+6      	; 0x1c718 <aprs_link_pwd_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1c712:	80 e0       	ldi	r24, 0x00	; 0
   1c714:	91 e0       	ldi	r25, 0x01	; 1
   1c716:	5b d9       	rcall	.-3402   	; 0x1b9ce <save_globals>
	}
}
   1c718:	00 00       	nop
   1c71a:	0f 90       	pop	r0
   1c71c:	0f 90       	pop	r0
   1c71e:	df 91       	pop	r29
   1c720:	cf 91       	pop	r28
   1c722:	08 95       	ret

0001c724 <aprs_ip_proto_update>:

void aprs_ip_proto_update(const char proto[])
{
   1c724:	cf 93       	push	r28
   1c726:	df 93       	push	r29
   1c728:	1f 92       	push	r1
   1c72a:	1f 92       	push	r1
   1c72c:	cd b7       	in	r28, 0x3d	; 61
   1c72e:	de b7       	in	r29, 0x3e	; 62
   1c730:	89 83       	std	Y+1, r24	; 0x01
   1c732:	9a 83       	std	Y+2, r25	; 0x02
	if (!strncmp_P(proto, PM_GSM_IP_PROTO_TCP_STR, 3)) {
   1c734:	89 81       	ldd	r24, Y+1	; 0x01
   1c736:	9a 81       	ldd	r25, Y+2	; 0x02
   1c738:	43 e0       	ldi	r20, 0x03	; 3
   1c73a:	50 e0       	ldi	r21, 0x00	; 0
   1c73c:	65 e7       	ldi	r22, 0x75	; 117
   1c73e:	7e e3       	ldi	r23, 0x3E	; 62
   1c740:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
   1c744:	89 2b       	or	r24, r25
   1c746:	39 f4       	brne	.+14     	; 0x1c756 <aprs_ip_proto_update+0x32>
		g_aprs_ip_proto = C_GSM_IP_PROTO_TCP;
   1c748:	81 e0       	ldi	r24, 0x01	; 1
   1c74a:	80 93 f2 24 	sts	0x24F2, r24	; 0x8024f2 <g_aprs_ip_proto>
		save_globals(EEPROM_SAVE_BF__APRS);
   1c74e:	80 e0       	ldi	r24, 0x00	; 0
   1c750:	91 e0       	ldi	r25, 0x01	; 1
   1c752:	3d d9       	rcall	.-3462   	; 0x1b9ce <save_globals>

	} else if (!strncmp_P(proto, PM_GSM_IP_PROTO_UDP_STR, 3)) {
		g_aprs_ip_proto = C_GSM_IP_PROTO_UDP;
		save_globals(EEPROM_SAVE_BF__APRS);
	}
}
   1c754:	10 c0       	rjmp	.+32     	; 0x1c776 <aprs_ip_proto_update+0x52>
{
	if (!strncmp_P(proto, PM_GSM_IP_PROTO_TCP_STR, 3)) {
		g_aprs_ip_proto = C_GSM_IP_PROTO_TCP;
		save_globals(EEPROM_SAVE_BF__APRS);

	} else if (!strncmp_P(proto, PM_GSM_IP_PROTO_UDP_STR, 3)) {
   1c756:	89 81       	ldd	r24, Y+1	; 0x01
   1c758:	9a 81       	ldd	r25, Y+2	; 0x02
   1c75a:	43 e0       	ldi	r20, 0x03	; 3
   1c75c:	50 e0       	ldi	r21, 0x00	; 0
   1c75e:	69 e7       	ldi	r22, 0x79	; 121
   1c760:	7e e3       	ldi	r23, 0x3E	; 62
   1c762:	0f 94 bf 3c 	call	0x2797e	; 0x2797e <strncmp_P>
   1c766:	89 2b       	or	r24, r25
   1c768:	31 f4       	brne	.+12     	; 0x1c776 <aprs_ip_proto_update+0x52>
		g_aprs_ip_proto = C_GSM_IP_PROTO_UDP;
   1c76a:	82 e0       	ldi	r24, 0x02	; 2
   1c76c:	80 93 f2 24 	sts	0x24F2, r24	; 0x8024f2 <g_aprs_ip_proto>
		save_globals(EEPROM_SAVE_BF__APRS);
   1c770:	80 e0       	ldi	r24, 0x00	; 0
   1c772:	91 e0       	ldi	r25, 0x01	; 1
   1c774:	2c d9       	rcall	.-3496   	; 0x1b9ce <save_globals>
	}
}
   1c776:	00 00       	nop
   1c778:	0f 90       	pop	r0
   1c77a:	0f 90       	pop	r0
   1c77c:	df 91       	pop	r29
   1c77e:	cf 91       	pop	r28
   1c780:	08 95       	ret

0001c782 <aprs_ip_name_update>:

void aprs_ip_name_update(const char name[])
{
   1c782:	cf 93       	push	r28
   1c784:	df 93       	push	r29
   1c786:	1f 92       	push	r1
   1c788:	1f 92       	push	r1
   1c78a:	cd b7       	in	r28, 0x3d	; 61
   1c78c:	de b7       	in	r29, 0x3e	; 62
   1c78e:	89 83       	std	Y+1, r24	; 0x01
   1c790:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_ip_name, sizeof(g_aprs_ip_name), name)) {
   1c792:	89 81       	ldd	r24, Y+1	; 0x01
   1c794:	9a 81       	ldd	r25, Y+2	; 0x02
   1c796:	ac 01       	movw	r20, r24
   1c798:	60 e2       	ldi	r22, 0x20	; 32
   1c79a:	83 ef       	ldi	r24, 0xF3	; 243
   1c79c:	94 e2       	ldi	r25, 0x24	; 36
   1c79e:	e9 de       	rcall	.-558    	; 0x1c572 <copyStr>
   1c7a0:	89 2b       	or	r24, r25
   1c7a2:	19 f0       	breq	.+6      	; 0x1c7aa <aprs_ip_name_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1c7a4:	80 e0       	ldi	r24, 0x00	; 0
   1c7a6:	91 e0       	ldi	r25, 0x01	; 1
   1c7a8:	12 d9       	rcall	.-3548   	; 0x1b9ce <save_globals>
	}
}
   1c7aa:	00 00       	nop
   1c7ac:	0f 90       	pop	r0
   1c7ae:	0f 90       	pop	r0
   1c7b0:	df 91       	pop	r29
   1c7b2:	cf 91       	pop	r28
   1c7b4:	08 95       	ret

0001c7b6 <aprs_ip_port_update>:

void aprs_ip_port_update(uint16_t port)
{
   1c7b6:	cf 93       	push	r28
   1c7b8:	df 93       	push	r29
   1c7ba:	1f 92       	push	r1
   1c7bc:	1f 92       	push	r1
   1c7be:	cd b7       	in	r28, 0x3d	; 61
   1c7c0:	de b7       	in	r29, 0x3e	; 62
   1c7c2:	89 83       	std	Y+1, r24	; 0x01
   1c7c4:	9a 83       	std	Y+2, r25	; 0x02
	g_aprs_ip_port = port;
   1c7c6:	89 81       	ldd	r24, Y+1	; 0x01
   1c7c8:	9a 81       	ldd	r25, Y+2	; 0x02
   1c7ca:	80 93 13 25 	sts	0x2513, r24	; 0x802513 <g_aprs_ip_port>
   1c7ce:	90 93 14 25 	sts	0x2514, r25	; 0x802514 <g_aprs_ip_port+0x1>
	save_globals(EEPROM_SAVE_BF__APRS);
   1c7d2:	80 e0       	ldi	r24, 0x00	; 0
   1c7d4:	91 e0       	ldi	r25, 0x01	; 1
   1c7d6:	fb d8       	rcall	.-3594   	; 0x1b9ce <save_globals>
}
   1c7d8:	00 00       	nop
   1c7da:	0f 90       	pop	r0
   1c7dc:	0f 90       	pop	r0
   1c7de:	df 91       	pop	r29
   1c7e0:	cf 91       	pop	r28
   1c7e2:	08 95       	ret

0001c7e4 <aprs_call_update>:

void aprs_call_update(const char call[])
{
   1c7e4:	cf 93       	push	r28
   1c7e6:	df 93       	push	r29
   1c7e8:	1f 92       	push	r1
   1c7ea:	1f 92       	push	r1
   1c7ec:	cd b7       	in	r28, 0x3d	; 61
   1c7ee:	de b7       	in	r29, 0x3e	; 62
   1c7f0:	89 83       	std	Y+1, r24	; 0x01
   1c7f2:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_source_callsign, sizeof(g_aprs_source_callsign), call)) {
   1c7f4:	89 81       	ldd	r24, Y+1	; 0x01
   1c7f6:	9a 81       	ldd	r25, Y+2	; 0x02
   1c7f8:	ac 01       	movw	r20, r24
   1c7fa:	6c e0       	ldi	r22, 0x0C	; 12
   1c7fc:	85 e1       	ldi	r24, 0x15	; 21
   1c7fe:	95 e2       	ldi	r25, 0x25	; 37
   1c800:	b8 de       	rcall	.-656    	; 0x1c572 <copyStr>
   1c802:	89 2b       	or	r24, r25
   1c804:	19 f0       	breq	.+6      	; 0x1c80c <aprs_call_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1c806:	80 e0       	ldi	r24, 0x00	; 0
   1c808:	91 e0       	ldi	r25, 0x01	; 1
   1c80a:	e1 d8       	rcall	.-3646   	; 0x1b9ce <save_globals>
	}
}
   1c80c:	00 00       	nop
   1c80e:	0f 90       	pop	r0
   1c810:	0f 90       	pop	r0
   1c812:	df 91       	pop	r29
   1c814:	cf 91       	pop	r28
   1c816:	08 95       	ret

0001c818 <aprs_ssid_update>:

void aprs_ssid_update(const char ssid[])
{
   1c818:	cf 93       	push	r28
   1c81a:	df 93       	push	r29
   1c81c:	1f 92       	push	r1
   1c81e:	1f 92       	push	r1
   1c820:	cd b7       	in	r28, 0x3d	; 61
   1c822:	de b7       	in	r29, 0x3e	; 62
   1c824:	89 83       	std	Y+1, r24	; 0x01
   1c826:	9a 83       	std	Y+2, r25	; 0x02
	g_aprs_source_ssid[0] = 0;
   1c828:	10 92 21 25 	sts	0x2521, r1	; 0x802521 <g_aprs_source_ssid>
	g_aprs_source_ssid[1] = 0;
   1c82c:	10 92 22 25 	sts	0x2522, r1	; 0x802522 <g_aprs_source_ssid+0x1>
	g_aprs_source_ssid[2] = 0;
   1c830:	10 92 23 25 	sts	0x2523, r1	; 0x802523 <g_aprs_source_ssid+0x2>
	g_aprs_source_ssid[3] = 0;
   1c834:	10 92 24 25 	sts	0x2524, r1	; 0x802524 <g_aprs_source_ssid+0x3>

	if (!ssid) {
   1c838:	89 81       	ldd	r24, Y+1	; 0x01
   1c83a:	9a 81       	ldd	r25, Y+2	; 0x02
   1c83c:	89 2b       	or	r24, r25
   1c83e:	09 f4       	brne	.+2      	; 0x1c842 <aprs_ssid_update+0x2a>
   1c840:	57 c0       	rjmp	.+174    	; 0x1c8f0 <aprs_ssid_update+0xd8>
		return;

	} else if (ssid[0] == '-') {
   1c842:	89 81       	ldd	r24, Y+1	; 0x01
   1c844:	9a 81       	ldd	r25, Y+2	; 0x02
   1c846:	fc 01       	movw	r30, r24
   1c848:	80 81       	ld	r24, Z
   1c84a:	8d 32       	cpi	r24, 0x2D	; 45
   1c84c:	49 f5       	brne	.+82     	; 0x1c8a0 <aprs_ssid_update+0x88>
		g_aprs_source_ssid[0] = ssid[0];
   1c84e:	89 81       	ldd	r24, Y+1	; 0x01
   1c850:	9a 81       	ldd	r25, Y+2	; 0x02
   1c852:	fc 01       	movw	r30, r24
   1c854:	80 81       	ld	r24, Z
   1c856:	80 93 21 25 	sts	0x2521, r24	; 0x802521 <g_aprs_source_ssid>
		if (isdigit(ssid[1])) {
   1c85a:	89 81       	ldd	r24, Y+1	; 0x01
   1c85c:	9a 81       	ldd	r25, Y+2	; 0x02
   1c85e:	01 96       	adiw	r24, 0x01	; 1
   1c860:	fc 01       	movw	r30, r24
   1c862:	80 81       	ld	r24, Z
   1c864:	08 2e       	mov	r0, r24
   1c866:	00 0c       	add	r0, r0
   1c868:	99 0b       	sbc	r25, r25
   1c86a:	c0 97       	sbiw	r24, 0x30	; 48
   1c86c:	0a 97       	sbiw	r24, 0x0a	; 10
   1c86e:	e0 f5       	brcc	.+120    	; 0x1c8e8 <aprs_ssid_update+0xd0>
			g_aprs_source_ssid[1] = ssid[1];
   1c870:	89 81       	ldd	r24, Y+1	; 0x01
   1c872:	9a 81       	ldd	r25, Y+2	; 0x02
   1c874:	fc 01       	movw	r30, r24
   1c876:	81 81       	ldd	r24, Z+1	; 0x01
   1c878:	80 93 22 25 	sts	0x2522, r24	; 0x802522 <g_aprs_source_ssid+0x1>

			if (isdigit(ssid[2])) {
   1c87c:	89 81       	ldd	r24, Y+1	; 0x01
   1c87e:	9a 81       	ldd	r25, Y+2	; 0x02
   1c880:	02 96       	adiw	r24, 0x02	; 2
   1c882:	fc 01       	movw	r30, r24
   1c884:	80 81       	ld	r24, Z
   1c886:	08 2e       	mov	r0, r24
   1c888:	00 0c       	add	r0, r0
   1c88a:	99 0b       	sbc	r25, r25
   1c88c:	c0 97       	sbiw	r24, 0x30	; 48
   1c88e:	0a 97       	sbiw	r24, 0x0a	; 10
   1c890:	58 f5       	brcc	.+86     	; 0x1c8e8 <aprs_ssid_update+0xd0>
				g_aprs_source_ssid[2] = ssid[2];
   1c892:	89 81       	ldd	r24, Y+1	; 0x01
   1c894:	9a 81       	ldd	r25, Y+2	; 0x02
   1c896:	fc 01       	movw	r30, r24
   1c898:	82 81       	ldd	r24, Z+2	; 0x02
   1c89a:	80 93 23 25 	sts	0x2523, r24	; 0x802523 <g_aprs_source_ssid+0x2>
   1c89e:	24 c0       	rjmp	.+72     	; 0x1c8e8 <aprs_ssid_update+0xd0>
			}
		}

	} else {
		if (isdigit(ssid[0])) {
   1c8a0:	89 81       	ldd	r24, Y+1	; 0x01
   1c8a2:	9a 81       	ldd	r25, Y+2	; 0x02
   1c8a4:	fc 01       	movw	r30, r24
   1c8a6:	80 81       	ld	r24, Z
   1c8a8:	08 2e       	mov	r0, r24
   1c8aa:	00 0c       	add	r0, r0
   1c8ac:	99 0b       	sbc	r25, r25
   1c8ae:	c0 97       	sbiw	r24, 0x30	; 48
   1c8b0:	0a 97       	sbiw	r24, 0x0a	; 10
   1c8b2:	d0 f4       	brcc	.+52     	; 0x1c8e8 <aprs_ssid_update+0xd0>
			g_aprs_source_ssid[0] = '-';
   1c8b4:	8d e2       	ldi	r24, 0x2D	; 45
   1c8b6:	80 93 21 25 	sts	0x2521, r24	; 0x802521 <g_aprs_source_ssid>
			g_aprs_source_ssid[1] = ssid[0];
   1c8ba:	89 81       	ldd	r24, Y+1	; 0x01
   1c8bc:	9a 81       	ldd	r25, Y+2	; 0x02
   1c8be:	fc 01       	movw	r30, r24
   1c8c0:	80 81       	ld	r24, Z
   1c8c2:	80 93 22 25 	sts	0x2522, r24	; 0x802522 <g_aprs_source_ssid+0x1>

			if (isdigit(ssid[1])) {
   1c8c6:	89 81       	ldd	r24, Y+1	; 0x01
   1c8c8:	9a 81       	ldd	r25, Y+2	; 0x02
   1c8ca:	01 96       	adiw	r24, 0x01	; 1
   1c8cc:	fc 01       	movw	r30, r24
   1c8ce:	80 81       	ld	r24, Z
   1c8d0:	08 2e       	mov	r0, r24
   1c8d2:	00 0c       	add	r0, r0
   1c8d4:	99 0b       	sbc	r25, r25
   1c8d6:	c0 97       	sbiw	r24, 0x30	; 48
   1c8d8:	0a 97       	sbiw	r24, 0x0a	; 10
   1c8da:	30 f4       	brcc	.+12     	; 0x1c8e8 <aprs_ssid_update+0xd0>
				g_aprs_source_ssid[2] = ssid[1];
   1c8dc:	89 81       	ldd	r24, Y+1	; 0x01
   1c8de:	9a 81       	ldd	r25, Y+2	; 0x02
   1c8e0:	fc 01       	movw	r30, r24
   1c8e2:	81 81       	ldd	r24, Z+1	; 0x01
   1c8e4:	80 93 23 25 	sts	0x2523, r24	; 0x802523 <g_aprs_source_ssid+0x2>
			}
		}
	}

	save_globals(EEPROM_SAVE_BF__APRS);
   1c8e8:	80 e0       	ldi	r24, 0x00	; 0
   1c8ea:	91 e0       	ldi	r25, 0x01	; 1
   1c8ec:	70 d8       	rcall	.-3872   	; 0x1b9ce <save_globals>
   1c8ee:	01 c0       	rjmp	.+2      	; 0x1c8f2 <aprs_ssid_update+0xda>
	g_aprs_source_ssid[1] = 0;
	g_aprs_source_ssid[2] = 0;
	g_aprs_source_ssid[3] = 0;

	if (!ssid) {
		return;
   1c8f0:	00 00       	nop
			}
		}
	}

	save_globals(EEPROM_SAVE_BF__APRS);
}
   1c8f2:	0f 90       	pop	r0
   1c8f4:	0f 90       	pop	r0
   1c8f6:	df 91       	pop	r29
   1c8f8:	cf 91       	pop	r28
   1c8fa:	08 95       	ret

0001c8fc <aprs_user_update>:

void aprs_user_update(const char user[])
{
   1c8fc:	cf 93       	push	r28
   1c8fe:	df 93       	push	r29
   1c900:	1f 92       	push	r1
   1c902:	1f 92       	push	r1
   1c904:	cd b7       	in	r28, 0x3d	; 61
   1c906:	de b7       	in	r29, 0x3e	; 62
   1c908:	89 83       	std	Y+1, r24	; 0x01
   1c90a:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_login_user, sizeof(g_aprs_login_user), user)) {
   1c90c:	89 81       	ldd	r24, Y+1	; 0x01
   1c90e:	9a 81       	ldd	r25, Y+2	; 0x02
   1c910:	ac 01       	movw	r20, r24
   1c912:	6a e0       	ldi	r22, 0x0A	; 10
   1c914:	85 e2       	ldi	r24, 0x25	; 37
   1c916:	95 e2       	ldi	r25, 0x25	; 37
   1c918:	2c de       	rcall	.-936    	; 0x1c572 <copyStr>
   1c91a:	89 2b       	or	r24, r25
   1c91c:	19 f0       	breq	.+6      	; 0x1c924 <aprs_user_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1c91e:	80 e0       	ldi	r24, 0x00	; 0
   1c920:	91 e0       	ldi	r25, 0x01	; 1
   1c922:	55 d8       	rcall	.-3926   	; 0x1b9ce <save_globals>
	}
}
   1c924:	00 00       	nop
   1c926:	0f 90       	pop	r0
   1c928:	0f 90       	pop	r0
   1c92a:	df 91       	pop	r29
   1c92c:	cf 91       	pop	r28
   1c92e:	08 95       	ret

0001c930 <aprs_pwd_update>:

void aprs_pwd_update(const char pwd[])
{
   1c930:	cf 93       	push	r28
   1c932:	df 93       	push	r29
   1c934:	1f 92       	push	r1
   1c936:	1f 92       	push	r1
   1c938:	cd b7       	in	r28, 0x3d	; 61
   1c93a:	de b7       	in	r29, 0x3e	; 62
   1c93c:	89 83       	std	Y+1, r24	; 0x01
   1c93e:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_login_pwd, sizeof(g_aprs_login_pwd), pwd)) {
   1c940:	89 81       	ldd	r24, Y+1	; 0x01
   1c942:	9a 81       	ldd	r25, Y+2	; 0x02
   1c944:	ac 01       	movw	r20, r24
   1c946:	66 e0       	ldi	r22, 0x06	; 6
   1c948:	8f e2       	ldi	r24, 0x2F	; 47
   1c94a:	95 e2       	ldi	r25, 0x25	; 37
   1c94c:	12 de       	rcall	.-988    	; 0x1c572 <copyStr>
   1c94e:	89 2b       	or	r24, r25
   1c950:	19 f0       	breq	.+6      	; 0x1c958 <aprs_pwd_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1c952:	80 e0       	ldi	r24, 0x00	; 0
   1c954:	91 e0       	ldi	r25, 0x01	; 1
   1c956:	3b d8       	rcall	.-3978   	; 0x1b9ce <save_globals>
	}
}
   1c958:	00 00       	nop
   1c95a:	0f 90       	pop	r0
   1c95c:	0f 90       	pop	r0
   1c95e:	df 91       	pop	r29
   1c960:	cf 91       	pop	r28
   1c962:	08 95       	ret

0001c964 <backlight_mode_pwm>:

void backlight_mode_pwm(int16_t mode_pwm)
{
   1c964:	cf 93       	push	r28
   1c966:	df 93       	push	r29
   1c968:	00 d0       	rcall	.+0      	; 0x1c96a <backlight_mode_pwm+0x6>
   1c96a:	cd b7       	in	r28, 0x3d	; 61
   1c96c:	de b7       	in	r29, 0x3e	; 62
   1c96e:	8a 83       	std	Y+2, r24	; 0x02
   1c970:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t l_pwm = mode_pwm & 0xff;
   1c972:	8a 81       	ldd	r24, Y+2	; 0x02
   1c974:	89 83       	std	Y+1, r24	; 0x01

	/* Setting the mode */
	g_backlight_mode_pwm = mode_pwm;
   1c976:	8a 81       	ldd	r24, Y+2	; 0x02
   1c978:	9b 81       	ldd	r25, Y+3	; 0x03
   1c97a:	80 93 57 24 	sts	0x2457, r24	; 0x802457 <g_backlight_mode_pwm>
   1c97e:	90 93 58 24 	sts	0x2458, r25	; 0x802458 <g_backlight_mode_pwm+0x1>
	save_globals(EEPROM_SAVE_BF__LCDBL);
   1c982:	84 e0       	ldi	r24, 0x04	; 4
   1c984:	90 e0       	ldi	r25, 0x00	; 0
   1c986:	23 d8       	rcall	.-4026   	; 0x1b9ce <save_globals>

	switch (mode_pwm) {
   1c988:	8a 81       	ldd	r24, Y+2	; 0x02
   1c98a:	9b 81       	ldd	r25, Y+3	; 0x03
   1c98c:	8e 3f       	cpi	r24, 0xFE	; 254
   1c98e:	2f ef       	ldi	r18, 0xFF	; 255
   1c990:	92 07       	cpc	r25, r18
   1c992:	61 f0       	breq	.+24     	; 0x1c9ac <backlight_mode_pwm+0x48>
   1c994:	01 96       	adiw	r24, 0x01	; 1
   1c996:	29 f4       	brne	.+10     	; 0x1c9a2 <backlight_mode_pwm+0x3e>
		case -2:
			;
		break;

		case -1:
			twi2_set_ledbl(1, 0);
   1c998:	60 e0       	ldi	r22, 0x00	; 0
   1c99a:	81 e0       	ldi	r24, 0x01	; 1
   1c99c:	0e 94 8c 67 	call	0xcf18	; 0xcf18 <twi2_set_ledbl>
		break;
   1c9a0:	06 c0       	rjmp	.+12     	; 0x1c9ae <backlight_mode_pwm+0x4a>

		default:
			twi2_set_ledbl(0, l_pwm);
   1c9a2:	69 81       	ldd	r22, Y+1	; 0x01
   1c9a4:	80 e0       	ldi	r24, 0x00	; 0
   1c9a6:	0e 94 8c 67 	call	0xcf18	; 0xcf18 <twi2_set_ledbl>
	}
}
   1c9aa:	01 c0       	rjmp	.+2      	; 0x1c9ae <backlight_mode_pwm+0x4a>
	save_globals(EEPROM_SAVE_BF__LCDBL);

	switch (mode_pwm) {
		case -2:
			;
		break;
   1c9ac:	00 00       	nop
		break;

		default:
			twi2_set_ledbl(0, l_pwm);
	}
}
   1c9ae:	00 00       	nop
   1c9b0:	23 96       	adiw	r28, 0x03	; 3
   1c9b2:	cd bf       	out	0x3d, r28	; 61
   1c9b4:	de bf       	out	0x3e, r29	; 62
   1c9b6:	df 91       	pop	r29
   1c9b8:	cf 91       	pop	r28
   1c9ba:	08 95       	ret

0001c9bc <bias_update>:

void bias_update(uint8_t bias)
{
   1c9bc:	cf 93       	push	r28
   1c9be:	df 93       	push	r29
   1c9c0:	1f 92       	push	r1
   1c9c2:	1f 92       	push	r1
   1c9c4:	cd b7       	in	r28, 0x3d	; 61
   1c9c6:	de b7       	in	r29, 0x3e	; 62
   1c9c8:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t l_bias_pm = bias & 0x3f;
   1c9ca:	8a 81       	ldd	r24, Y+2	; 0x02
   1c9cc:	8f 73       	andi	r24, 0x3F	; 63
   1c9ce:	89 83       	std	Y+1, r24	; 0x01

	g_bias_pm = l_bias_pm & 0x3f;
   1c9d0:	89 81       	ldd	r24, Y+1	; 0x01
   1c9d2:	8f 73       	andi	r24, 0x3F	; 63
   1c9d4:	80 93 10 20 	sts	0x2010, r24	; 0x802010 <g_bias_pm>
	twi2_set_bias(l_bias_pm);
   1c9d8:	89 81       	ldd	r24, Y+1	; 0x01
   1c9da:	0e 94 3f 68 	call	0xd07e	; 0xd07e <twi2_set_bias>
}
   1c9de:	00 00       	nop
   1c9e0:	0f 90       	pop	r0
   1c9e2:	0f 90       	pop	r0
   1c9e4:	df 91       	pop	r29
   1c9e6:	cf 91       	pop	r28
   1c9e8:	08 95       	ret

0001c9ea <calibration_mode>:

void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
   1c9ea:	cf 92       	push	r12
   1c9ec:	ef 92       	push	r14
   1c9ee:	ff 92       	push	r15
   1c9f0:	0f 93       	push	r16
   1c9f2:	1f 93       	push	r17
   1c9f4:	cf 93       	push	r28
   1c9f6:	df 93       	push	r29
   1c9f8:	cd b7       	in	r28, 0x3d	; 61
   1c9fa:	de b7       	in	r29, 0x3e	; 62
   1c9fc:	c8 54       	subi	r28, 0x48	; 72
   1c9fe:	d1 09       	sbc	r29, r1
   1ca00:	cd bf       	out	0x3d, r28	; 61
   1ca02:	de bf       	out	0x3e, r29	; 62
   1ca04:	9e 01       	movw	r18, r28
   1ca06:	28 5b       	subi	r18, 0xB8	; 184
   1ca08:	3f 4f       	sbci	r19, 0xFF	; 255
   1ca0a:	f9 01       	movw	r30, r18
   1ca0c:	80 83       	st	Z, r24
	switch (mode) {
   1ca0e:	ce 01       	movw	r24, r28
   1ca10:	88 5b       	subi	r24, 0xB8	; 184
   1ca12:	9f 4f       	sbci	r25, 0xFF	; 255
   1ca14:	fc 01       	movw	r30, r24
   1ca16:	80 81       	ld	r24, Z
   1ca18:	88 2f       	mov	r24, r24
   1ca1a:	90 e0       	ldi	r25, 0x00	; 0
   1ca1c:	82 30       	cpi	r24, 0x02	; 2
   1ca1e:	91 05       	cpc	r25, r1
   1ca20:	09 f4       	brne	.+2      	; 0x1ca24 <calibration_mode+0x3a>
   1ca22:	ad c2       	rjmp	.+1370   	; 0x1cf7e <calibration_mode+0x594>
   1ca24:	83 30       	cpi	r24, 0x03	; 3
   1ca26:	91 05       	cpc	r25, r1
   1ca28:	34 f4       	brge	.+12     	; 0x1ca36 <calibration_mode+0x4c>
   1ca2a:	00 97       	sbiw	r24, 0x00	; 0
   1ca2c:	61 f0       	breq	.+24     	; 0x1ca46 <calibration_mode+0x5c>
   1ca2e:	01 97       	sbiw	r24, 0x01	; 1
   1ca30:	09 f4       	brne	.+2      	; 0x1ca34 <calibration_mode+0x4a>
   1ca32:	86 c1       	rjmp	.+780    	; 0x1cd40 <calibration_mode+0x356>
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_CALIBRATION_ACCELZ_END);
				udi_write_tx_buf(g_prepare_buf, len, false);
			}
		break;
	}
}
   1ca34:	fe c4       	rjmp	.+2556   	; 0x1d432 <calibration_mode+0xa48>
	twi2_set_bias(l_bias_pm);
}

void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
	switch (mode) {
   1ca36:	83 30       	cpi	r24, 0x03	; 3
   1ca38:	91 05       	cpc	r25, r1
   1ca3a:	09 f4       	brne	.+2      	; 0x1ca3e <calibration_mode+0x54>
   1ca3c:	bf c3       	rjmp	.+1918   	; 0x1d1bc <calibration_mode+0x7d2>
   1ca3e:	04 97       	sbiw	r24, 0x04	; 4
   1ca40:	09 f4       	brne	.+2      	; 0x1ca44 <calibration_mode+0x5a>
   1ca42:	64 c0       	rjmp	.+200    	; 0x1cb0c <calibration_mode+0x122>
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_CALIBRATION_ACCELZ_END);
				udi_write_tx_buf(g_prepare_buf, len, false);
			}
		break;
	}
}
   1ca44:	f6 c4       	rjmp	.+2540   	; 0x1d432 <calibration_mode+0xa48>
void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
	switch (mode) {
		case CALIBRATION_MODE_ENUM__DEFAULTS:
			{
				irqflags_t flags = cpu_irq_save();
   1ca46:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1ca4a:	89 83       	std	Y+1, r24	; 0x01

				g_twi1_gyro_1_temp_RTofs	= 0;
   1ca4c:	10 92 13 28 	sts	0x2813, r1	; 0x802813 <g_twi1_gyro_1_temp_RTofs>
   1ca50:	10 92 14 28 	sts	0x2814, r1	; 0x802814 <g_twi1_gyro_1_temp_RTofs+0x1>
				g_twi1_gyro_1_temp_sens		= 413;
   1ca54:	8d e9       	ldi	r24, 0x9D	; 157
   1ca56:	91 e0       	ldi	r25, 0x01	; 1
   1ca58:	80 93 15 28 	sts	0x2815, r24	; 0x802815 <g_twi1_gyro_1_temp_sens>
   1ca5c:	90 93 16 28 	sts	0x2816, r25	; 0x802816 <g_twi1_gyro_1_temp_sens+0x1>

				g_twi1_gyro_1_accel_ofsx	= C_TWI1_GYRO_1_ACCEL_OFSX_DEFAULT;		// 16LSB / OFS
   1ca60:	8b e9       	ldi	r24, 0x9B	; 155
   1ca62:	94 ef       	ldi	r25, 0xF4	; 244
   1ca64:	80 93 1f 28 	sts	0x281F, r24	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1ca68:	90 93 20 28 	sts	0x2820, r25	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsy	= C_TWI1_GYRO_1_ACCEL_OFSY_DEFAULT;		// 16LSB / OFS
   1ca6c:	8a e0       	ldi	r24, 0x0A	; 10
   1ca6e:	9a e0       	ldi	r25, 0x0A	; 10
   1ca70:	80 93 21 28 	sts	0x2821, r24	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1ca74:	90 93 22 28 	sts	0x2822, r25	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
				g_twi1_gyro_1_accel_ofsz	= C_TWI1_GYRO_1_ACCEL_OFSZ_DEFAULT;		// 16LSB / OFS
   1ca78:	88 eb       	ldi	r24, 0xB8	; 184
   1ca7a:	92 e1       	ldi	r25, 0x12	; 18
   1ca7c:	80 93 23 28 	sts	0x2823, r24	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1ca80:	90 93 24 28 	sts	0x2824, r25	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
				g_twi1_gyro_1_accel_factx	= C_TWI1_GYRO_1_ACCEL_FACTX_DEFAULT;	// X = Xchip * factx / 10000
   1ca84:	8c ef       	ldi	r24, 0xFC	; 252
   1ca86:	96 e2       	ldi	r25, 0x26	; 38
   1ca88:	80 93 25 28 	sts	0x2825, r24	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1ca8c:	90 93 26 28 	sts	0x2826, r25	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
				g_twi1_gyro_1_accel_facty	= C_TWI1_GYRO_1_ACCEL_FACTY_DEFAULT;	// Y = Ychip * facty / 10000
   1ca90:	87 ef       	ldi	r24, 0xF7	; 247
   1ca92:	96 e2       	ldi	r25, 0x26	; 38
   1ca94:	80 93 27 28 	sts	0x2827, r24	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1ca98:	90 93 28 28 	sts	0x2828, r25	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
				g_twi1_gyro_1_accel_factz	= C_TWI1_GYRO_1_ACCEL_FACTZ_DEFAULT;	// Z = Zchip * factz / 10000
   1ca9c:	8e ed       	ldi	r24, 0xDE	; 222
   1ca9e:	96 e2       	ldi	r25, 0x26	; 38
   1caa0:	80 93 29 28 	sts	0x2829, r24	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1caa4:	90 93 2a 28 	sts	0x282A, r25	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>

				g_twi1_gyro_1_gyro_ofsx		= C_TWI1_GYRO_1_GYRO_OFSX_DEFAULT;		//  4LSB / OFS
   1caa8:	88 ef       	ldi	r24, 0xF8	; 248
   1caaa:	9f ef       	ldi	r25, 0xFF	; 255
   1caac:	80 93 37 28 	sts	0x2837, r24	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
   1cab0:	90 93 38 28 	sts	0x2838, r25	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
				g_twi1_gyro_1_gyro_ofsy		= C_TWI1_GYRO_1_GYRO_OFSY_DEFAULT;		//  4LSB / OFS
   1cab4:	8c ee       	ldi	r24, 0xEC	; 236
   1cab6:	9f ef       	ldi	r25, 0xFF	; 255
   1cab8:	80 93 39 28 	sts	0x2839, r24	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
   1cabc:	90 93 3a 28 	sts	0x283A, r25	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
				g_twi1_gyro_1_gyro_ofsz		= C_TWI1_GYRO_1_GYRO_OFSZ_DEFAULT;		//  4LSB / OFS
   1cac0:	85 e2       	ldi	r24, 0x25	; 37
   1cac2:	90 e0       	ldi	r25, 0x00	; 0
   1cac4:	80 93 3b 28 	sts	0x283B, r24	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
   1cac8:	90 93 3c 28 	sts	0x283C, r25	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>

				g_twi1_gyro_2_mag_factx		= C_TWI1_GYRO_2_MAG_FACTX_DEFAULT;		// X = Xchip * factx / 10000
   1cacc:	80 e5       	ldi	r24, 0x50	; 80
   1cace:	9e e1       	ldi	r25, 0x1E	; 30
   1cad0:	80 93 5b 28 	sts	0x285B, r24	; 0x80285b <g_twi1_gyro_2_mag_factx>
   1cad4:	90 93 5c 28 	sts	0x285C, r25	; 0x80285c <g_twi1_gyro_2_mag_factx+0x1>
				g_twi1_gyro_2_mag_facty		= C_TWI1_GYRO_2_MAG_FACTY_DEFAULT;		// Y = Ychip * facty / 10000
   1cad8:	86 ec       	ldi	r24, 0xC6	; 198
   1cada:	90 e2       	ldi	r25, 0x20	; 32
   1cadc:	80 93 5d 28 	sts	0x285D, r24	; 0x80285d <g_twi1_gyro_2_mag_facty>
   1cae0:	90 93 5e 28 	sts	0x285E, r25	; 0x80285e <g_twi1_gyro_2_mag_facty+0x1>
				g_twi1_gyro_2_mag_factz		= C_TWI1_GYRO_2_MAG_FACTZ_DEFAULT;		// Z = Zchip * factz / 10000
   1cae4:	82 e1       	ldi	r24, 0x12	; 18
   1cae6:	95 e2       	ldi	r25, 0x25	; 37
   1cae8:	80 93 5f 28 	sts	0x285F, r24	; 0x80285f <g_twi1_gyro_2_mag_factz>
   1caec:	90 93 60 28 	sts	0x2860, r25	; 0x802860 <g_twi1_gyro_2_mag_factz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_gyro_offset_set__flag	= true;
   1caf0:	81 e0       	ldi	r24, 0x01	; 1
   1caf2:	80 93 49 28 	sts	0x2849, r24	; 0x802849 <g_twi1_gyro_gyro_offset_set__flag>
				g_twi1_gyro_accel_offset_set__flag	= true;
   1caf6:	81 e0       	ldi	r24, 0x01	; 1
   1caf8:	80 93 4a 28 	sts	0x284A, r24	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1cafc:	89 81       	ldd	r24, Y+1	; 0x01
   1cafe:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1cb02:	82 e0       	ldi	r24, 0x02	; 2
   1cb04:	90 e0       	ldi	r25, 0x00	; 0
   1cb06:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>
			}
		break;
   1cb0a:	93 c4       	rjmp	.+2342   	; 0x1d432 <calibration_mode+0xa48>

		case CALIBRATION_MODE_ENUM__GYRO:
			{
				const uint8_t	iterations = 8;
   1cb0c:	88 e0       	ldi	r24, 0x08	; 8
   1cb0e:	8a 83       	std	Y+2, r24	; 0x02
				int32_t			l_twi1_gyro_1_gyro_mean_x = 0L, l_twi1_gyro_1_gyro_mean_y = 0L, l_twi1_gyro_1_gyro_mean_z = 0L;
   1cb10:	18 8e       	std	Y+24, r1	; 0x18
   1cb12:	19 8e       	std	Y+25, r1	; 0x19
   1cb14:	1a 8e       	std	Y+26, r1	; 0x1a
   1cb16:	1b 8e       	std	Y+27, r1	; 0x1b
   1cb18:	1c 8e       	std	Y+28, r1	; 0x1c
   1cb1a:	1d 8e       	std	Y+29, r1	; 0x1d
   1cb1c:	1e 8e       	std	Y+30, r1	; 0x1e
   1cb1e:	1f 8e       	std	Y+31, r1	; 0x1f
   1cb20:	18 a2       	std	Y+32, r1	; 0x20
   1cb22:	19 a2       	std	Y+33, r1	; 0x21
   1cb24:	1a a2       	std	Y+34, r1	; 0x22
   1cb26:	1b a2       	std	Y+35, r1	; 0x23
				int				len;

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_CALIBRATION_GYRO_START);
   1cb28:	82 ec       	ldi	r24, 0xC2	; 194
   1cb2a:	9e e3       	ldi	r25, 0x3E	; 62
   1cb2c:	89 2f       	mov	r24, r25
   1cb2e:	8f 93       	push	r24
   1cb30:	82 ec       	ldi	r24, 0xC2	; 194
   1cb32:	9e e3       	ldi	r25, 0x3E	; 62
   1cb34:	8f 93       	push	r24
   1cb36:	1f 92       	push	r1
   1cb38:	80 e8       	ldi	r24, 0x80	; 128
   1cb3a:	8f 93       	push	r24
   1cb3c:	89 eb       	ldi	r24, 0xB9	; 185
   1cb3e:	9a e2       	ldi	r25, 0x2A	; 42
   1cb40:	89 2f       	mov	r24, r25
   1cb42:	8f 93       	push	r24
   1cb44:	89 eb       	ldi	r24, 0xB9	; 185
   1cb46:	9a e2       	ldi	r25, 0x2A	; 42
   1cb48:	8f 93       	push	r24
   1cb4a:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1cb4e:	0f 90       	pop	r0
   1cb50:	0f 90       	pop	r0
   1cb52:	0f 90       	pop	r0
   1cb54:	0f 90       	pop	r0
   1cb56:	0f 90       	pop	r0
   1cb58:	0f 90       	pop	r0
   1cb5a:	8b 83       	std	Y+3, r24	; 0x03
   1cb5c:	9c 83       	std	Y+4, r25	; 0x04
				udi_write_tx_buf(g_prepare_buf, len, false);
   1cb5e:	8b 81       	ldd	r24, Y+3	; 0x03
   1cb60:	40 e0       	ldi	r20, 0x00	; 0
   1cb62:	68 2f       	mov	r22, r24
   1cb64:	89 eb       	ldi	r24, 0xB9	; 185
   1cb66:	9a e2       	ldi	r25, 0x2A	; 42
   1cb68:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				twi1_gyro_get_mean_values(iterations, true, &l_twi1_gyro_1_gyro_mean_x, &l_twi1_gyro_1_gyro_mean_y, &l_twi1_gyro_1_gyro_mean_z);
   1cb6c:	ae 01       	movw	r20, r28
   1cb6e:	40 5e       	subi	r20, 0xE0	; 224
   1cb70:	5f 4f       	sbci	r21, 0xFF	; 255
   1cb72:	9e 01       	movw	r18, r28
   1cb74:	24 5e       	subi	r18, 0xE4	; 228
   1cb76:	3f 4f       	sbci	r19, 0xFF	; 255
   1cb78:	ce 01       	movw	r24, r28
   1cb7a:	48 96       	adiw	r24, 0x18	; 24
   1cb7c:	8a 01       	movw	r16, r20
   1cb7e:	ac 01       	movw	r20, r24
   1cb80:	61 e0       	ldi	r22, 0x01	; 1
   1cb82:	8a 81       	ldd	r24, Y+2	; 0x02
   1cb84:	0e 94 5c 6c 	call	0xd8b8	; 0xd8b8 <twi1_gyro_get_mean_values>
				/* Adjust the settings */
				{
					irqflags_t flags;

					/* Add rounding values */
					l_twi1_gyro_1_gyro_mean_x += (l_twi1_gyro_1_gyro_mean_x >= 0) ?  2 : -2;
   1cb88:	88 8d       	ldd	r24, Y+24	; 0x18
   1cb8a:	99 8d       	ldd	r25, Y+25	; 0x19
   1cb8c:	aa 8d       	ldd	r26, Y+26	; 0x1a
   1cb8e:	bb 8d       	ldd	r27, Y+27	; 0x1b
   1cb90:	bb 23       	and	r27, r27
   1cb92:	2c f0       	brlt	.+10     	; 0x1cb9e <calibration_mode+0x1b4>
   1cb94:	82 e0       	ldi	r24, 0x02	; 2
   1cb96:	90 e0       	ldi	r25, 0x00	; 0
   1cb98:	a0 e0       	ldi	r26, 0x00	; 0
   1cb9a:	b0 e0       	ldi	r27, 0x00	; 0
   1cb9c:	04 c0       	rjmp	.+8      	; 0x1cba6 <calibration_mode+0x1bc>
   1cb9e:	8e ef       	ldi	r24, 0xFE	; 254
   1cba0:	9f ef       	ldi	r25, 0xFF	; 255
   1cba2:	af ef       	ldi	r26, 0xFF	; 255
   1cba4:	bf ef       	ldi	r27, 0xFF	; 255
   1cba6:	28 8d       	ldd	r18, Y+24	; 0x18
   1cba8:	39 8d       	ldd	r19, Y+25	; 0x19
   1cbaa:	4a 8d       	ldd	r20, Y+26	; 0x1a
   1cbac:	5b 8d       	ldd	r21, Y+27	; 0x1b
   1cbae:	82 0f       	add	r24, r18
   1cbb0:	93 1f       	adc	r25, r19
   1cbb2:	a4 1f       	adc	r26, r20
   1cbb4:	b5 1f       	adc	r27, r21
   1cbb6:	88 8f       	std	Y+24, r24	; 0x18
   1cbb8:	99 8f       	std	Y+25, r25	; 0x19
   1cbba:	aa 8f       	std	Y+26, r26	; 0x1a
   1cbbc:	bb 8f       	std	Y+27, r27	; 0x1b
					l_twi1_gyro_1_gyro_mean_y += (l_twi1_gyro_1_gyro_mean_y >= 0) ?  2 : -2;
   1cbbe:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1cbc0:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1cbc2:	ae 8d       	ldd	r26, Y+30	; 0x1e
   1cbc4:	bf 8d       	ldd	r27, Y+31	; 0x1f
   1cbc6:	bb 23       	and	r27, r27
   1cbc8:	2c f0       	brlt	.+10     	; 0x1cbd4 <calibration_mode+0x1ea>
   1cbca:	82 e0       	ldi	r24, 0x02	; 2
   1cbcc:	90 e0       	ldi	r25, 0x00	; 0
   1cbce:	a0 e0       	ldi	r26, 0x00	; 0
   1cbd0:	b0 e0       	ldi	r27, 0x00	; 0
   1cbd2:	04 c0       	rjmp	.+8      	; 0x1cbdc <calibration_mode+0x1f2>
   1cbd4:	8e ef       	ldi	r24, 0xFE	; 254
   1cbd6:	9f ef       	ldi	r25, 0xFF	; 255
   1cbd8:	af ef       	ldi	r26, 0xFF	; 255
   1cbda:	bf ef       	ldi	r27, 0xFF	; 255
   1cbdc:	2c 8d       	ldd	r18, Y+28	; 0x1c
   1cbde:	3d 8d       	ldd	r19, Y+29	; 0x1d
   1cbe0:	4e 8d       	ldd	r20, Y+30	; 0x1e
   1cbe2:	5f 8d       	ldd	r21, Y+31	; 0x1f
   1cbe4:	82 0f       	add	r24, r18
   1cbe6:	93 1f       	adc	r25, r19
   1cbe8:	a4 1f       	adc	r26, r20
   1cbea:	b5 1f       	adc	r27, r21
   1cbec:	8c 8f       	std	Y+28, r24	; 0x1c
   1cbee:	9d 8f       	std	Y+29, r25	; 0x1d
   1cbf0:	ae 8f       	std	Y+30, r26	; 0x1e
   1cbf2:	bf 8f       	std	Y+31, r27	; 0x1f
					l_twi1_gyro_1_gyro_mean_z += (l_twi1_gyro_1_gyro_mean_z >= 0) ?  2 : -2;
   1cbf4:	88 a1       	ldd	r24, Y+32	; 0x20
   1cbf6:	99 a1       	ldd	r25, Y+33	; 0x21
   1cbf8:	aa a1       	ldd	r26, Y+34	; 0x22
   1cbfa:	bb a1       	ldd	r27, Y+35	; 0x23
   1cbfc:	bb 23       	and	r27, r27
   1cbfe:	2c f0       	brlt	.+10     	; 0x1cc0a <calibration_mode+0x220>
   1cc00:	82 e0       	ldi	r24, 0x02	; 2
   1cc02:	90 e0       	ldi	r25, 0x00	; 0
   1cc04:	a0 e0       	ldi	r26, 0x00	; 0
   1cc06:	b0 e0       	ldi	r27, 0x00	; 0
   1cc08:	04 c0       	rjmp	.+8      	; 0x1cc12 <calibration_mode+0x228>
   1cc0a:	8e ef       	ldi	r24, 0xFE	; 254
   1cc0c:	9f ef       	ldi	r25, 0xFF	; 255
   1cc0e:	af ef       	ldi	r26, 0xFF	; 255
   1cc10:	bf ef       	ldi	r27, 0xFF	; 255
   1cc12:	28 a1       	ldd	r18, Y+32	; 0x20
   1cc14:	39 a1       	ldd	r19, Y+33	; 0x21
   1cc16:	4a a1       	ldd	r20, Y+34	; 0x22
   1cc18:	5b a1       	ldd	r21, Y+35	; 0x23
   1cc1a:	82 0f       	add	r24, r18
   1cc1c:	93 1f       	adc	r25, r19
   1cc1e:	a4 1f       	adc	r26, r20
   1cc20:	b5 1f       	adc	r27, r21
   1cc22:	88 a3       	std	Y+32, r24	; 0x20
   1cc24:	99 a3       	std	Y+33, r25	; 0x21
   1cc26:	aa a3       	std	Y+34, r26	; 0x22
   1cc28:	bb a3       	std	Y+35, r27	; 0x23

					flags = cpu_irq_save();
   1cc2a:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1cc2e:	8d 83       	std	Y+5, r24	; 0x05

					g_twi1_gyro_1_gyro_ofsx -= (l_twi1_gyro_1_gyro_mean_x >> 2);  // offset value have 1/4th precision
   1cc30:	80 91 37 28 	lds	r24, 0x2837	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
   1cc34:	90 91 38 28 	lds	r25, 0x2838	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
   1cc38:	9c 01       	movw	r18, r24
   1cc3a:	88 8d       	ldd	r24, Y+24	; 0x18
   1cc3c:	99 8d       	ldd	r25, Y+25	; 0x19
   1cc3e:	aa 8d       	ldd	r26, Y+26	; 0x1a
   1cc40:	bb 8d       	ldd	r27, Y+27	; 0x1b
   1cc42:	b5 95       	asr	r27
   1cc44:	a7 95       	ror	r26
   1cc46:	97 95       	ror	r25
   1cc48:	87 95       	ror	r24
   1cc4a:	b5 95       	asr	r27
   1cc4c:	a7 95       	ror	r26
   1cc4e:	97 95       	ror	r25
   1cc50:	87 95       	ror	r24
   1cc52:	a9 01       	movw	r20, r18
   1cc54:	48 1b       	sub	r20, r24
   1cc56:	59 0b       	sbc	r21, r25
   1cc58:	ca 01       	movw	r24, r20
   1cc5a:	80 93 37 28 	sts	0x2837, r24	; 0x802837 <g_twi1_gyro_1_gyro_ofsx>
   1cc5e:	90 93 38 28 	sts	0x2838, r25	; 0x802838 <g_twi1_gyro_1_gyro_ofsx+0x1>
					g_twi1_gyro_1_gyro_ofsy -= (l_twi1_gyro_1_gyro_mean_y >> 2);
   1cc62:	80 91 39 28 	lds	r24, 0x2839	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
   1cc66:	90 91 3a 28 	lds	r25, 0x283A	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
   1cc6a:	9c 01       	movw	r18, r24
   1cc6c:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1cc6e:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1cc70:	ae 8d       	ldd	r26, Y+30	; 0x1e
   1cc72:	bf 8d       	ldd	r27, Y+31	; 0x1f
   1cc74:	b5 95       	asr	r27
   1cc76:	a7 95       	ror	r26
   1cc78:	97 95       	ror	r25
   1cc7a:	87 95       	ror	r24
   1cc7c:	b5 95       	asr	r27
   1cc7e:	a7 95       	ror	r26
   1cc80:	97 95       	ror	r25
   1cc82:	87 95       	ror	r24
   1cc84:	f9 01       	movw	r30, r18
   1cc86:	e8 1b       	sub	r30, r24
   1cc88:	f9 0b       	sbc	r31, r25
   1cc8a:	cf 01       	movw	r24, r30
   1cc8c:	80 93 39 28 	sts	0x2839, r24	; 0x802839 <g_twi1_gyro_1_gyro_ofsy>
   1cc90:	90 93 3a 28 	sts	0x283A, r25	; 0x80283a <g_twi1_gyro_1_gyro_ofsy+0x1>
					g_twi1_gyro_1_gyro_ofsz -= (l_twi1_gyro_1_gyro_mean_z >> 2);
   1cc94:	80 91 3b 28 	lds	r24, 0x283B	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
   1cc98:	90 91 3c 28 	lds	r25, 0x283C	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>
   1cc9c:	9c 01       	movw	r18, r24
   1cc9e:	88 a1       	ldd	r24, Y+32	; 0x20
   1cca0:	99 a1       	ldd	r25, Y+33	; 0x21
   1cca2:	aa a1       	ldd	r26, Y+34	; 0x22
   1cca4:	bb a1       	ldd	r27, Y+35	; 0x23
   1cca6:	b5 95       	asr	r27
   1cca8:	a7 95       	ror	r26
   1ccaa:	97 95       	ror	r25
   1ccac:	87 95       	ror	r24
   1ccae:	b5 95       	asr	r27
   1ccb0:	a7 95       	ror	r26
   1ccb2:	97 95       	ror	r25
   1ccb4:	87 95       	ror	r24
   1ccb6:	a9 01       	movw	r20, r18
   1ccb8:	48 1b       	sub	r20, r24
   1ccba:	59 0b       	sbc	r21, r25
   1ccbc:	ca 01       	movw	r24, r20
   1ccbe:	80 93 3b 28 	sts	0x283B, r24	; 0x80283b <g_twi1_gyro_1_gyro_ofsz>
   1ccc2:	90 93 3c 28 	sts	0x283C, r25	; 0x80283c <g_twi1_gyro_1_gyro_ofsz+0x1>

					cpu_irq_restore(flags);
   1ccc6:	8d 81       	ldd	r24, Y+5	; 0x05
   1ccc8:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
				}

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1cccc:	82 e0       	ldi	r24, 0x02	; 2
   1ccce:	90 e0       	ldi	r25, 0x00	; 0
   1ccd0:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_gyro_offset_set__flag = true;
   1ccd4:	81 e0       	ldi	r24, 0x01	; 1
   1ccd6:	80 93 49 28 	sts	0x2849, r24	; 0x802849 <g_twi1_gyro_gyro_offset_set__flag>

				if (service_twi1_gyro(true)) {
   1ccda:	81 e0       	ldi	r24, 0x01	; 1
   1ccdc:	0e 94 ac 7f 	call	0xff58	; 0xff58 <service_twi1_gyro>
   1cce0:	88 23       	and	r24, r24
   1cce2:	59 f0       	breq	.+22     	; 0x1ccfa <calibration_mode+0x310>
					sched_push(task_twi1_gyro, SCHED_ENTRY_CB_TYPE__LISTTIME, 0, true, false, false);
   1cce4:	c1 2c       	mov	r12, r1
   1cce6:	e1 2c       	mov	r14, r1
   1cce8:	01 e0       	ldi	r16, 0x01	; 1
   1ccea:	20 e0       	ldi	r18, 0x00	; 0
   1ccec:	30 e0       	ldi	r19, 0x00	; 0
   1ccee:	a9 01       	movw	r20, r18
   1ccf0:	60 e0       	ldi	r22, 0x00	; 0
   1ccf2:	8a e6       	ldi	r24, 0x6A	; 106
   1ccf4:	94 e8       	ldi	r25, 0x84	; 132
   1ccf6:	0e 94 5d f7 	call	0x1eeba	; 0x1eeba <sched_push>
				}

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_CALIBRATION_GYRO_END);
   1ccfa:	80 ee       	ldi	r24, 0xE0	; 224
   1ccfc:	9e e3       	ldi	r25, 0x3E	; 62
   1ccfe:	89 2f       	mov	r24, r25
   1cd00:	8f 93       	push	r24
   1cd02:	80 ee       	ldi	r24, 0xE0	; 224
   1cd04:	9e e3       	ldi	r25, 0x3E	; 62
   1cd06:	8f 93       	push	r24
   1cd08:	1f 92       	push	r1
   1cd0a:	80 e8       	ldi	r24, 0x80	; 128
   1cd0c:	8f 93       	push	r24
   1cd0e:	89 eb       	ldi	r24, 0xB9	; 185
   1cd10:	9a e2       	ldi	r25, 0x2A	; 42
   1cd12:	89 2f       	mov	r24, r25
   1cd14:	8f 93       	push	r24
   1cd16:	89 eb       	ldi	r24, 0xB9	; 185
   1cd18:	9a e2       	ldi	r25, 0x2A	; 42
   1cd1a:	8f 93       	push	r24
   1cd1c:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1cd20:	0f 90       	pop	r0
   1cd22:	0f 90       	pop	r0
   1cd24:	0f 90       	pop	r0
   1cd26:	0f 90       	pop	r0
   1cd28:	0f 90       	pop	r0
   1cd2a:	0f 90       	pop	r0
   1cd2c:	8b 83       	std	Y+3, r24	; 0x03
   1cd2e:	9c 83       	std	Y+4, r25	; 0x04
				udi_write_tx_buf(g_prepare_buf, len, false);
   1cd30:	8b 81       	ldd	r24, Y+3	; 0x03
   1cd32:	40 e0       	ldi	r20, 0x00	; 0
   1cd34:	68 2f       	mov	r22, r24
   1cd36:	89 eb       	ldi	r24, 0xB9	; 185
   1cd38:	9a e2       	ldi	r25, 0x2A	; 42
   1cd3a:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
			}
		break;
   1cd3e:	79 c3       	rjmp	.+1778   	; 0x1d432 <calibration_mode+0xa48>

		case CALIBRATION_MODE_ENUM__ACCEL_X:
			{
				const uint8_t	iterations = 8;
   1cd40:	88 e0       	ldi	r24, 0x08	; 8
   1cd42:	8e 83       	std	Y+6, r24	; 0x06
				int32_t			l_twi1_gyro_1_accel_mean_x = 0L, l_twi1_gyro_1_accel_mean_y = 0L, l_twi1_gyro_1_accel_mean_z = 0L;
   1cd44:	1c a2       	std	Y+36, r1	; 0x24
   1cd46:	1d a2       	std	Y+37, r1	; 0x25
   1cd48:	1e a2       	std	Y+38, r1	; 0x26
   1cd4a:	1f a2       	std	Y+39, r1	; 0x27
   1cd4c:	18 a6       	std	Y+40, r1	; 0x28
   1cd4e:	19 a6       	std	Y+41, r1	; 0x29
   1cd50:	1a a6       	std	Y+42, r1	; 0x2a
   1cd52:	1b a6       	std	Y+43, r1	; 0x2b
   1cd54:	1c a6       	std	Y+44, r1	; 0x2c
   1cd56:	1d a6       	std	Y+45, r1	; 0x2d
   1cd58:	1e a6       	std	Y+46, r1	; 0x2e
   1cd5a:	1f a6       	std	Y+47, r1	; 0x2f
				int				len;

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_CALIBRATION_ACCELX_START);
   1cd5c:	80 e0       	ldi	r24, 0x00	; 0
   1cd5e:	9f e3       	ldi	r25, 0x3F	; 63
   1cd60:	89 2f       	mov	r24, r25
   1cd62:	8f 93       	push	r24
   1cd64:	80 e0       	ldi	r24, 0x00	; 0
   1cd66:	9f e3       	ldi	r25, 0x3F	; 63
   1cd68:	8f 93       	push	r24
   1cd6a:	1f 92       	push	r1
   1cd6c:	80 e8       	ldi	r24, 0x80	; 128
   1cd6e:	8f 93       	push	r24
   1cd70:	89 eb       	ldi	r24, 0xB9	; 185
   1cd72:	9a e2       	ldi	r25, 0x2A	; 42
   1cd74:	89 2f       	mov	r24, r25
   1cd76:	8f 93       	push	r24
   1cd78:	89 eb       	ldi	r24, 0xB9	; 185
   1cd7a:	9a e2       	ldi	r25, 0x2A	; 42
   1cd7c:	8f 93       	push	r24
   1cd7e:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1cd82:	0f 90       	pop	r0
   1cd84:	0f 90       	pop	r0
   1cd86:	0f 90       	pop	r0
   1cd88:	0f 90       	pop	r0
   1cd8a:	0f 90       	pop	r0
   1cd8c:	0f 90       	pop	r0
   1cd8e:	8f 83       	std	Y+7, r24	; 0x07
   1cd90:	98 87       	std	Y+8, r25	; 0x08
				udi_write_tx_buf(g_prepare_buf, len, false);
   1cd92:	8f 81       	ldd	r24, Y+7	; 0x07
   1cd94:	40 e0       	ldi	r20, 0x00	; 0
   1cd96:	68 2f       	mov	r22, r24
   1cd98:	89 eb       	ldi	r24, 0xB9	; 185
   1cd9a:	9a e2       	ldi	r25, 0x2A	; 42
   1cd9c:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				twi1_gyro_get_mean_values(iterations, false, &l_twi1_gyro_1_accel_mean_x, &l_twi1_gyro_1_accel_mean_y, &l_twi1_gyro_1_accel_mean_z);
   1cda0:	ae 01       	movw	r20, r28
   1cda2:	44 5d       	subi	r20, 0xD4	; 212
   1cda4:	5f 4f       	sbci	r21, 0xFF	; 255
   1cda6:	9e 01       	movw	r18, r28
   1cda8:	28 5d       	subi	r18, 0xD8	; 216
   1cdaa:	3f 4f       	sbci	r19, 0xFF	; 255
   1cdac:	ce 01       	movw	r24, r28
   1cdae:	84 96       	adiw	r24, 0x24	; 36
   1cdb0:	8a 01       	movw	r16, r20
   1cdb2:	ac 01       	movw	r20, r24
   1cdb4:	60 e0       	ldi	r22, 0x00	; 0
   1cdb6:	8e 81       	ldd	r24, Y+6	; 0x06
   1cdb8:	0e 94 5c 6c 	call	0xd8b8	; 0xd8b8 <twi1_gyro_get_mean_values>
				/* Adjust the settings */
				{
					irqflags_t flags;

					/* Add rounding values */
					l_twi1_gyro_1_accel_mean_y += (l_twi1_gyro_1_accel_mean_y >= 0) ?  8 : -8;
   1cdbc:	88 a5       	ldd	r24, Y+40	; 0x28
   1cdbe:	99 a5       	ldd	r25, Y+41	; 0x29
   1cdc0:	aa a5       	ldd	r26, Y+42	; 0x2a
   1cdc2:	bb a5       	ldd	r27, Y+43	; 0x2b
   1cdc4:	bb 23       	and	r27, r27
   1cdc6:	2c f0       	brlt	.+10     	; 0x1cdd2 <calibration_mode+0x3e8>
   1cdc8:	88 e0       	ldi	r24, 0x08	; 8
   1cdca:	90 e0       	ldi	r25, 0x00	; 0
   1cdcc:	a0 e0       	ldi	r26, 0x00	; 0
   1cdce:	b0 e0       	ldi	r27, 0x00	; 0
   1cdd0:	04 c0       	rjmp	.+8      	; 0x1cdda <calibration_mode+0x3f0>
   1cdd2:	88 ef       	ldi	r24, 0xF8	; 248
   1cdd4:	9f ef       	ldi	r25, 0xFF	; 255
   1cdd6:	af ef       	ldi	r26, 0xFF	; 255
   1cdd8:	bf ef       	ldi	r27, 0xFF	; 255
   1cdda:	28 a5       	ldd	r18, Y+40	; 0x28
   1cddc:	39 a5       	ldd	r19, Y+41	; 0x29
   1cdde:	4a a5       	ldd	r20, Y+42	; 0x2a
   1cde0:	5b a5       	ldd	r21, Y+43	; 0x2b
   1cde2:	82 0f       	add	r24, r18
   1cde4:	93 1f       	adc	r25, r19
   1cde6:	a4 1f       	adc	r26, r20
   1cde8:	b5 1f       	adc	r27, r21
   1cdea:	88 a7       	std	Y+40, r24	; 0x28
   1cdec:	99 a7       	std	Y+41, r25	; 0x29
   1cdee:	aa a7       	std	Y+42, r26	; 0x2a
   1cdf0:	bb a7       	std	Y+43, r27	; 0x2b
					l_twi1_gyro_1_accel_mean_z += (l_twi1_gyro_1_accel_mean_z >= 0) ?  8 : -8;
   1cdf2:	8c a5       	ldd	r24, Y+44	; 0x2c
   1cdf4:	9d a5       	ldd	r25, Y+45	; 0x2d
   1cdf6:	ae a5       	ldd	r26, Y+46	; 0x2e
   1cdf8:	bf a5       	ldd	r27, Y+47	; 0x2f
   1cdfa:	bb 23       	and	r27, r27
   1cdfc:	2c f0       	brlt	.+10     	; 0x1ce08 <calibration_mode+0x41e>
   1cdfe:	88 e0       	ldi	r24, 0x08	; 8
   1ce00:	90 e0       	ldi	r25, 0x00	; 0
   1ce02:	a0 e0       	ldi	r26, 0x00	; 0
   1ce04:	b0 e0       	ldi	r27, 0x00	; 0
   1ce06:	04 c0       	rjmp	.+8      	; 0x1ce10 <calibration_mode+0x426>
   1ce08:	88 ef       	ldi	r24, 0xF8	; 248
   1ce0a:	9f ef       	ldi	r25, 0xFF	; 255
   1ce0c:	af ef       	ldi	r26, 0xFF	; 255
   1ce0e:	bf ef       	ldi	r27, 0xFF	; 255
   1ce10:	2c a5       	ldd	r18, Y+44	; 0x2c
   1ce12:	3d a5       	ldd	r19, Y+45	; 0x2d
   1ce14:	4e a5       	ldd	r20, Y+46	; 0x2e
   1ce16:	5f a5       	ldd	r21, Y+47	; 0x2f
   1ce18:	82 0f       	add	r24, r18
   1ce1a:	93 1f       	adc	r25, r19
   1ce1c:	a4 1f       	adc	r26, r20
   1ce1e:	b5 1f       	adc	r27, r21
   1ce20:	8c a7       	std	Y+44, r24	; 0x2c
   1ce22:	9d a7       	std	Y+45, r25	; 0x2d
   1ce24:	ae a7       	std	Y+46, r26	; 0x2e
   1ce26:	bf a7       	std	Y+47, r27	; 0x2f

					flags = cpu_irq_save();
   1ce28:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1ce2c:	89 87       	std	Y+9, r24	; 0x09

					/* Adjust X factor */
					if (g_twi1_gyro_1_accel_x_mg) {
   1ce2e:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   1ce32:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
   1ce36:	89 2b       	or	r24, r25
   1ce38:	69 f1       	breq	.+90     	; 0x1ce94 <calibration_mode+0x4aa>
						int16_t l_twi1_gyro_1_accel_mean_x_mg = calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_mean_x, g_twi1_gyro_1_accel_factx);
   1ce3a:	20 91 25 28 	lds	r18, 0x2825	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1ce3e:	30 91 26 28 	lds	r19, 0x2826	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
   1ce42:	8c a1       	ldd	r24, Y+36	; 0x24
   1ce44:	9d a1       	ldd	r25, Y+37	; 0x25
   1ce46:	ae a1       	ldd	r26, Y+38	; 0x26
   1ce48:	bf a1       	ldd	r27, Y+39	; 0x27
   1ce4a:	b9 01       	movw	r22, r18
   1ce4c:	0e 94 68 62 	call	0xc4d0	; 0xc4d0 <calc_gyro1_accel_raw2mg>
   1ce50:	8a 87       	std	Y+10, r24	; 0x0a
   1ce52:	9b 87       	std	Y+11, r25	; 0x0b
						g_twi1_gyro_1_accel_factx = (int16_t) (((int32_t)g_twi1_gyro_1_accel_factx * 1000L) / l_twi1_gyro_1_accel_mean_x_mg);
   1ce54:	80 91 25 28 	lds	r24, 0x2825	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1ce58:	90 91 26 28 	lds	r25, 0x2826	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
   1ce5c:	9c 01       	movw	r18, r24
   1ce5e:	99 0f       	add	r25, r25
   1ce60:	44 0b       	sbc	r20, r20
   1ce62:	55 0b       	sbc	r21, r21
   1ce64:	88 ee       	ldi	r24, 0xE8	; 232
   1ce66:	93 e0       	ldi	r25, 0x03	; 3
   1ce68:	dc 01       	movw	r26, r24
   1ce6a:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   1ce6e:	7b 01       	movw	r14, r22
   1ce70:	8c 01       	movw	r16, r24
   1ce72:	8a 85       	ldd	r24, Y+10	; 0x0a
   1ce74:	9b 85       	ldd	r25, Y+11	; 0x0b
   1ce76:	9c 01       	movw	r18, r24
   1ce78:	99 0f       	add	r25, r25
   1ce7a:	44 0b       	sbc	r20, r20
   1ce7c:	55 0b       	sbc	r21, r21
   1ce7e:	c8 01       	movw	r24, r16
   1ce80:	b7 01       	movw	r22, r14
   1ce82:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
   1ce86:	da 01       	movw	r26, r20
   1ce88:	c9 01       	movw	r24, r18
   1ce8a:	80 93 25 28 	sts	0x2825, r24	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1ce8e:	90 93 26 28 	sts	0x2826, r25	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
   1ce92:	06 c0       	rjmp	.+12     	; 0x1cea0 <calibration_mode+0x4b6>

					} else {
						g_twi1_gyro_1_accel_factx = C_TWI1_GYRO_1_ACCEL_FACTX_DEFAULT;
   1ce94:	8c ef       	ldi	r24, 0xFC	; 252
   1ce96:	96 e2       	ldi	r25, 0x26	; 38
   1ce98:	80 93 25 28 	sts	0x2825, r24	; 0x802825 <g_twi1_gyro_1_accel_factx>
   1ce9c:	90 93 26 28 	sts	0x2826, r25	; 0x802826 <g_twi1_gyro_1_accel_factx+0x1>
					}

					/* Adjust Y/Z offsets */
					g_twi1_gyro_1_accel_ofsy -= (l_twi1_gyro_1_accel_mean_y >> 4);
   1cea0:	80 91 21 28 	lds	r24, 0x2821	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1cea4:	90 91 22 28 	lds	r25, 0x2822	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
   1cea8:	9c 01       	movw	r18, r24
   1ceaa:	88 a5       	ldd	r24, Y+40	; 0x28
   1ceac:	99 a5       	ldd	r25, Y+41	; 0x29
   1ceae:	aa a5       	ldd	r26, Y+42	; 0x2a
   1ceb0:	bb a5       	ldd	r27, Y+43	; 0x2b
   1ceb2:	68 94       	set
   1ceb4:	13 f8       	bld	r1, 3
   1ceb6:	b5 95       	asr	r27
   1ceb8:	a7 95       	ror	r26
   1ceba:	97 95       	ror	r25
   1cebc:	87 95       	ror	r24
   1cebe:	16 94       	lsr	r1
   1cec0:	d1 f7       	brne	.-12     	; 0x1ceb6 <calibration_mode+0x4cc>
   1cec2:	f9 01       	movw	r30, r18
   1cec4:	e8 1b       	sub	r30, r24
   1cec6:	f9 0b       	sbc	r31, r25
   1cec8:	cf 01       	movw	r24, r30
   1ceca:	80 93 21 28 	sts	0x2821, r24	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1cece:	90 93 22 28 	sts	0x2822, r25	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
					g_twi1_gyro_1_accel_ofsz -= (l_twi1_gyro_1_accel_mean_z >> 4);
   1ced2:	80 91 23 28 	lds	r24, 0x2823	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1ced6:	90 91 24 28 	lds	r25, 0x2824	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
   1ceda:	9c 01       	movw	r18, r24
   1cedc:	8c a5       	ldd	r24, Y+44	; 0x2c
   1cede:	9d a5       	ldd	r25, Y+45	; 0x2d
   1cee0:	ae a5       	ldd	r26, Y+46	; 0x2e
   1cee2:	bf a5       	ldd	r27, Y+47	; 0x2f
   1cee4:	68 94       	set
   1cee6:	13 f8       	bld	r1, 3
   1cee8:	b5 95       	asr	r27
   1ceea:	a7 95       	ror	r26
   1ceec:	97 95       	ror	r25
   1ceee:	87 95       	ror	r24
   1cef0:	16 94       	lsr	r1
   1cef2:	d1 f7       	brne	.-12     	; 0x1cee8 <calibration_mode+0x4fe>
   1cef4:	a9 01       	movw	r20, r18
   1cef6:	48 1b       	sub	r20, r24
   1cef8:	59 0b       	sbc	r21, r25
   1cefa:	ca 01       	movw	r24, r20
   1cefc:	80 93 23 28 	sts	0x2823, r24	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1cf00:	90 93 24 28 	sts	0x2824, r25	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>

					cpu_irq_restore(flags);
   1cf04:	89 85       	ldd	r24, Y+9	; 0x09
   1cf06:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
				}

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1cf0a:	82 e0       	ldi	r24, 0x02	; 2
   1cf0c:	90 e0       	ldi	r25, 0x00	; 0
   1cf0e:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1cf12:	81 e0       	ldi	r24, 0x01	; 1
   1cf14:	80 93 4a 28 	sts	0x284A, r24	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>
				if (service_twi1_gyro(true)) {
   1cf18:	81 e0       	ldi	r24, 0x01	; 1
   1cf1a:	0e 94 ac 7f 	call	0xff58	; 0xff58 <service_twi1_gyro>
   1cf1e:	88 23       	and	r24, r24
   1cf20:	59 f0       	breq	.+22     	; 0x1cf38 <calibration_mode+0x54e>
					sched_push(task_twi1_gyro, SCHED_ENTRY_CB_TYPE__LISTTIME, 0, true, false, false);
   1cf22:	c1 2c       	mov	r12, r1
   1cf24:	e1 2c       	mov	r14, r1
   1cf26:	01 e0       	ldi	r16, 0x01	; 1
   1cf28:	20 e0       	ldi	r18, 0x00	; 0
   1cf2a:	30 e0       	ldi	r19, 0x00	; 0
   1cf2c:	a9 01       	movw	r20, r18
   1cf2e:	60 e0       	ldi	r22, 0x00	; 0
   1cf30:	8a e6       	ldi	r24, 0x6A	; 106
   1cf32:	94 e8       	ldi	r25, 0x84	; 132
   1cf34:	0e 94 5d f7 	call	0x1eeba	; 0x1eeba <sched_push>
				}

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_CALIBRATION_ACCELX_END);
   1cf38:	80 e2       	ldi	r24, 0x20	; 32
   1cf3a:	9f e3       	ldi	r25, 0x3F	; 63
   1cf3c:	89 2f       	mov	r24, r25
   1cf3e:	8f 93       	push	r24
   1cf40:	80 e2       	ldi	r24, 0x20	; 32
   1cf42:	9f e3       	ldi	r25, 0x3F	; 63
   1cf44:	8f 93       	push	r24
   1cf46:	1f 92       	push	r1
   1cf48:	80 e8       	ldi	r24, 0x80	; 128
   1cf4a:	8f 93       	push	r24
   1cf4c:	89 eb       	ldi	r24, 0xB9	; 185
   1cf4e:	9a e2       	ldi	r25, 0x2A	; 42
   1cf50:	89 2f       	mov	r24, r25
   1cf52:	8f 93       	push	r24
   1cf54:	89 eb       	ldi	r24, 0xB9	; 185
   1cf56:	9a e2       	ldi	r25, 0x2A	; 42
   1cf58:	8f 93       	push	r24
   1cf5a:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1cf5e:	0f 90       	pop	r0
   1cf60:	0f 90       	pop	r0
   1cf62:	0f 90       	pop	r0
   1cf64:	0f 90       	pop	r0
   1cf66:	0f 90       	pop	r0
   1cf68:	0f 90       	pop	r0
   1cf6a:	8f 83       	std	Y+7, r24	; 0x07
   1cf6c:	98 87       	std	Y+8, r25	; 0x08
				udi_write_tx_buf(g_prepare_buf, len, false);
   1cf6e:	8f 81       	ldd	r24, Y+7	; 0x07
   1cf70:	40 e0       	ldi	r20, 0x00	; 0
   1cf72:	68 2f       	mov	r22, r24
   1cf74:	89 eb       	ldi	r24, 0xB9	; 185
   1cf76:	9a e2       	ldi	r25, 0x2A	; 42
   1cf78:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
			}
		break;
   1cf7c:	5a c2       	rjmp	.+1204   	; 0x1d432 <calibration_mode+0xa48>

		case CALIBRATION_MODE_ENUM__ACCEL_Y:
			{
				const uint8_t	iterations = 8;
   1cf7e:	88 e0       	ldi	r24, 0x08	; 8
   1cf80:	8c 87       	std	Y+12, r24	; 0x0c
				int32_t			l_twi1_gyro_1_accel_mean_x = 0L, l_twi1_gyro_1_accel_mean_y = 0L, l_twi1_gyro_1_accel_mean_z = 0L;
   1cf82:	18 aa       	std	Y+48, r1	; 0x30
   1cf84:	19 aa       	std	Y+49, r1	; 0x31
   1cf86:	1a aa       	std	Y+50, r1	; 0x32
   1cf88:	1b aa       	std	Y+51, r1	; 0x33
   1cf8a:	1c aa       	std	Y+52, r1	; 0x34
   1cf8c:	1d aa       	std	Y+53, r1	; 0x35
   1cf8e:	1e aa       	std	Y+54, r1	; 0x36
   1cf90:	1f aa       	std	Y+55, r1	; 0x37
   1cf92:	18 ae       	std	Y+56, r1	; 0x38
   1cf94:	19 ae       	std	Y+57, r1	; 0x39
   1cf96:	1a ae       	std	Y+58, r1	; 0x3a
   1cf98:	1b ae       	std	Y+59, r1	; 0x3b
				int				len;

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_CALIBRATION_ACCELY_START);
   1cf9a:	82 e4       	ldi	r24, 0x42	; 66
   1cf9c:	9f e3       	ldi	r25, 0x3F	; 63
   1cf9e:	89 2f       	mov	r24, r25
   1cfa0:	8f 93       	push	r24
   1cfa2:	82 e4       	ldi	r24, 0x42	; 66
   1cfa4:	9f e3       	ldi	r25, 0x3F	; 63
   1cfa6:	8f 93       	push	r24
   1cfa8:	1f 92       	push	r1
   1cfaa:	80 e8       	ldi	r24, 0x80	; 128
   1cfac:	8f 93       	push	r24
   1cfae:	89 eb       	ldi	r24, 0xB9	; 185
   1cfb0:	9a e2       	ldi	r25, 0x2A	; 42
   1cfb2:	89 2f       	mov	r24, r25
   1cfb4:	8f 93       	push	r24
   1cfb6:	89 eb       	ldi	r24, 0xB9	; 185
   1cfb8:	9a e2       	ldi	r25, 0x2A	; 42
   1cfba:	8f 93       	push	r24
   1cfbc:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1cfc0:	0f 90       	pop	r0
   1cfc2:	0f 90       	pop	r0
   1cfc4:	0f 90       	pop	r0
   1cfc6:	0f 90       	pop	r0
   1cfc8:	0f 90       	pop	r0
   1cfca:	0f 90       	pop	r0
   1cfcc:	8d 87       	std	Y+13, r24	; 0x0d
   1cfce:	9e 87       	std	Y+14, r25	; 0x0e
				udi_write_tx_buf(g_prepare_buf, len, false);
   1cfd0:	8d 85       	ldd	r24, Y+13	; 0x0d
   1cfd2:	40 e0       	ldi	r20, 0x00	; 0
   1cfd4:	68 2f       	mov	r22, r24
   1cfd6:	89 eb       	ldi	r24, 0xB9	; 185
   1cfd8:	9a e2       	ldi	r25, 0x2A	; 42
   1cfda:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				twi1_gyro_get_mean_values(iterations, false, &l_twi1_gyro_1_accel_mean_x, &l_twi1_gyro_1_accel_mean_y, &l_twi1_gyro_1_accel_mean_z);
   1cfde:	ae 01       	movw	r20, r28
   1cfe0:	48 5c       	subi	r20, 0xC8	; 200
   1cfe2:	5f 4f       	sbci	r21, 0xFF	; 255
   1cfe4:	9e 01       	movw	r18, r28
   1cfe6:	2c 5c       	subi	r18, 0xCC	; 204
   1cfe8:	3f 4f       	sbci	r19, 0xFF	; 255
   1cfea:	ce 01       	movw	r24, r28
   1cfec:	c0 96       	adiw	r24, 0x30	; 48
   1cfee:	8a 01       	movw	r16, r20
   1cff0:	ac 01       	movw	r20, r24
   1cff2:	60 e0       	ldi	r22, 0x00	; 0
   1cff4:	8c 85       	ldd	r24, Y+12	; 0x0c
   1cff6:	0e 94 5c 6c 	call	0xd8b8	; 0xd8b8 <twi1_gyro_get_mean_values>
				/* Adjust the settings */
				{
					irqflags_t flags;

					/* Add rounding values */
					l_twi1_gyro_1_accel_mean_x += (l_twi1_gyro_1_accel_mean_x >= 0) ?  8 : -8;
   1cffa:	88 a9       	ldd	r24, Y+48	; 0x30
   1cffc:	99 a9       	ldd	r25, Y+49	; 0x31
   1cffe:	aa a9       	ldd	r26, Y+50	; 0x32
   1d000:	bb a9       	ldd	r27, Y+51	; 0x33
   1d002:	bb 23       	and	r27, r27
   1d004:	2c f0       	brlt	.+10     	; 0x1d010 <calibration_mode+0x626>
   1d006:	88 e0       	ldi	r24, 0x08	; 8
   1d008:	90 e0       	ldi	r25, 0x00	; 0
   1d00a:	a0 e0       	ldi	r26, 0x00	; 0
   1d00c:	b0 e0       	ldi	r27, 0x00	; 0
   1d00e:	04 c0       	rjmp	.+8      	; 0x1d018 <calibration_mode+0x62e>
   1d010:	88 ef       	ldi	r24, 0xF8	; 248
   1d012:	9f ef       	ldi	r25, 0xFF	; 255
   1d014:	af ef       	ldi	r26, 0xFF	; 255
   1d016:	bf ef       	ldi	r27, 0xFF	; 255
   1d018:	28 a9       	ldd	r18, Y+48	; 0x30
   1d01a:	39 a9       	ldd	r19, Y+49	; 0x31
   1d01c:	4a a9       	ldd	r20, Y+50	; 0x32
   1d01e:	5b a9       	ldd	r21, Y+51	; 0x33
   1d020:	82 0f       	add	r24, r18
   1d022:	93 1f       	adc	r25, r19
   1d024:	a4 1f       	adc	r26, r20
   1d026:	b5 1f       	adc	r27, r21
   1d028:	88 ab       	std	Y+48, r24	; 0x30
   1d02a:	99 ab       	std	Y+49, r25	; 0x31
   1d02c:	aa ab       	std	Y+50, r26	; 0x32
   1d02e:	bb ab       	std	Y+51, r27	; 0x33
					l_twi1_gyro_1_accel_mean_z += (l_twi1_gyro_1_accel_mean_z >= 0) ?  8 : -8;
   1d030:	88 ad       	ldd	r24, Y+56	; 0x38
   1d032:	99 ad       	ldd	r25, Y+57	; 0x39
   1d034:	aa ad       	ldd	r26, Y+58	; 0x3a
   1d036:	bb ad       	ldd	r27, Y+59	; 0x3b
   1d038:	bb 23       	and	r27, r27
   1d03a:	2c f0       	brlt	.+10     	; 0x1d046 <calibration_mode+0x65c>
   1d03c:	88 e0       	ldi	r24, 0x08	; 8
   1d03e:	90 e0       	ldi	r25, 0x00	; 0
   1d040:	a0 e0       	ldi	r26, 0x00	; 0
   1d042:	b0 e0       	ldi	r27, 0x00	; 0
   1d044:	04 c0       	rjmp	.+8      	; 0x1d04e <calibration_mode+0x664>
   1d046:	88 ef       	ldi	r24, 0xF8	; 248
   1d048:	9f ef       	ldi	r25, 0xFF	; 255
   1d04a:	af ef       	ldi	r26, 0xFF	; 255
   1d04c:	bf ef       	ldi	r27, 0xFF	; 255
   1d04e:	28 ad       	ldd	r18, Y+56	; 0x38
   1d050:	39 ad       	ldd	r19, Y+57	; 0x39
   1d052:	4a ad       	ldd	r20, Y+58	; 0x3a
   1d054:	5b ad       	ldd	r21, Y+59	; 0x3b
   1d056:	82 0f       	add	r24, r18
   1d058:	93 1f       	adc	r25, r19
   1d05a:	a4 1f       	adc	r26, r20
   1d05c:	b5 1f       	adc	r27, r21
   1d05e:	88 af       	std	Y+56, r24	; 0x38
   1d060:	99 af       	std	Y+57, r25	; 0x39
   1d062:	aa af       	std	Y+58, r26	; 0x3a
   1d064:	bb af       	std	Y+59, r27	; 0x3b

					flags = cpu_irq_save();
   1d066:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1d06a:	8f 87       	std	Y+15, r24	; 0x0f

					/* Adjust Y factor */
					if (g_twi1_gyro_1_accel_y_mg) {
   1d06c:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   1d070:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
   1d074:	89 2b       	or	r24, r25
   1d076:	69 f1       	breq	.+90     	; 0x1d0d2 <calibration_mode+0x6e8>
						int16_t l_twi1_gyro_1_accel_mean_y_mg = calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_mean_y, g_twi1_gyro_1_accel_facty);
   1d078:	20 91 27 28 	lds	r18, 0x2827	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1d07c:	30 91 28 28 	lds	r19, 0x2828	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
   1d080:	8c a9       	ldd	r24, Y+52	; 0x34
   1d082:	9d a9       	ldd	r25, Y+53	; 0x35
   1d084:	ae a9       	ldd	r26, Y+54	; 0x36
   1d086:	bf a9       	ldd	r27, Y+55	; 0x37
   1d088:	b9 01       	movw	r22, r18
   1d08a:	0e 94 68 62 	call	0xc4d0	; 0xc4d0 <calc_gyro1_accel_raw2mg>
   1d08e:	88 8b       	std	Y+16, r24	; 0x10
   1d090:	99 8b       	std	Y+17, r25	; 0x11
						g_twi1_gyro_1_accel_facty = (int16_t) (((int32_t)g_twi1_gyro_1_accel_facty * 1000L) / l_twi1_gyro_1_accel_mean_y_mg);
   1d092:	80 91 27 28 	lds	r24, 0x2827	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1d096:	90 91 28 28 	lds	r25, 0x2828	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
   1d09a:	9c 01       	movw	r18, r24
   1d09c:	99 0f       	add	r25, r25
   1d09e:	44 0b       	sbc	r20, r20
   1d0a0:	55 0b       	sbc	r21, r21
   1d0a2:	88 ee       	ldi	r24, 0xE8	; 232
   1d0a4:	93 e0       	ldi	r25, 0x03	; 3
   1d0a6:	dc 01       	movw	r26, r24
   1d0a8:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   1d0ac:	7b 01       	movw	r14, r22
   1d0ae:	8c 01       	movw	r16, r24
   1d0b0:	88 89       	ldd	r24, Y+16	; 0x10
   1d0b2:	99 89       	ldd	r25, Y+17	; 0x11
   1d0b4:	9c 01       	movw	r18, r24
   1d0b6:	99 0f       	add	r25, r25
   1d0b8:	44 0b       	sbc	r20, r20
   1d0ba:	55 0b       	sbc	r21, r21
   1d0bc:	c8 01       	movw	r24, r16
   1d0be:	b7 01       	movw	r22, r14
   1d0c0:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
   1d0c4:	da 01       	movw	r26, r20
   1d0c6:	c9 01       	movw	r24, r18
   1d0c8:	80 93 27 28 	sts	0x2827, r24	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1d0cc:	90 93 28 28 	sts	0x2828, r25	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
   1d0d0:	06 c0       	rjmp	.+12     	; 0x1d0de <calibration_mode+0x6f4>

					} else {
						g_twi1_gyro_1_accel_facty = C_TWI1_GYRO_1_ACCEL_FACTY_DEFAULT;
   1d0d2:	87 ef       	ldi	r24, 0xF7	; 247
   1d0d4:	96 e2       	ldi	r25, 0x26	; 38
   1d0d6:	80 93 27 28 	sts	0x2827, r24	; 0x802827 <g_twi1_gyro_1_accel_facty>
   1d0da:	90 93 28 28 	sts	0x2828, r25	; 0x802828 <g_twi1_gyro_1_accel_facty+0x1>
					}

					/* Adjust X/Z offsets */
					g_twi1_gyro_1_accel_ofsx -= (l_twi1_gyro_1_accel_mean_x >> 4);
   1d0de:	80 91 1f 28 	lds	r24, 0x281F	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1d0e2:	90 91 20 28 	lds	r25, 0x2820	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
   1d0e6:	9c 01       	movw	r18, r24
   1d0e8:	88 a9       	ldd	r24, Y+48	; 0x30
   1d0ea:	99 a9       	ldd	r25, Y+49	; 0x31
   1d0ec:	aa a9       	ldd	r26, Y+50	; 0x32
   1d0ee:	bb a9       	ldd	r27, Y+51	; 0x33
   1d0f0:	68 94       	set
   1d0f2:	13 f8       	bld	r1, 3
   1d0f4:	b5 95       	asr	r27
   1d0f6:	a7 95       	ror	r26
   1d0f8:	97 95       	ror	r25
   1d0fa:	87 95       	ror	r24
   1d0fc:	16 94       	lsr	r1
   1d0fe:	d1 f7       	brne	.-12     	; 0x1d0f4 <calibration_mode+0x70a>
   1d100:	f9 01       	movw	r30, r18
   1d102:	e8 1b       	sub	r30, r24
   1d104:	f9 0b       	sbc	r31, r25
   1d106:	cf 01       	movw	r24, r30
   1d108:	80 93 1f 28 	sts	0x281F, r24	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1d10c:	90 93 20 28 	sts	0x2820, r25	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
					g_twi1_gyro_1_accel_ofsz -= (l_twi1_gyro_1_accel_mean_z >> 4);
   1d110:	80 91 23 28 	lds	r24, 0x2823	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1d114:	90 91 24 28 	lds	r25, 0x2824	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>
   1d118:	9c 01       	movw	r18, r24
   1d11a:	88 ad       	ldd	r24, Y+56	; 0x38
   1d11c:	99 ad       	ldd	r25, Y+57	; 0x39
   1d11e:	aa ad       	ldd	r26, Y+58	; 0x3a
   1d120:	bb ad       	ldd	r27, Y+59	; 0x3b
   1d122:	68 94       	set
   1d124:	13 f8       	bld	r1, 3
   1d126:	b5 95       	asr	r27
   1d128:	a7 95       	ror	r26
   1d12a:	97 95       	ror	r25
   1d12c:	87 95       	ror	r24
   1d12e:	16 94       	lsr	r1
   1d130:	d1 f7       	brne	.-12     	; 0x1d126 <calibration_mode+0x73c>
   1d132:	a9 01       	movw	r20, r18
   1d134:	48 1b       	sub	r20, r24
   1d136:	59 0b       	sbc	r21, r25
   1d138:	ca 01       	movw	r24, r20
   1d13a:	80 93 23 28 	sts	0x2823, r24	; 0x802823 <g_twi1_gyro_1_accel_ofsz>
   1d13e:	90 93 24 28 	sts	0x2824, r25	; 0x802824 <g_twi1_gyro_1_accel_ofsz+0x1>

					cpu_irq_restore(flags);
   1d142:	8f 85       	ldd	r24, Y+15	; 0x0f
   1d144:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
				}

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1d148:	82 e0       	ldi	r24, 0x02	; 2
   1d14a:	90 e0       	ldi	r25, 0x00	; 0
   1d14c:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1d150:	81 e0       	ldi	r24, 0x01	; 1
   1d152:	80 93 4a 28 	sts	0x284A, r24	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>
				if (service_twi1_gyro(true)) {
   1d156:	81 e0       	ldi	r24, 0x01	; 1
   1d158:	0e 94 ac 7f 	call	0xff58	; 0xff58 <service_twi1_gyro>
   1d15c:	88 23       	and	r24, r24
   1d15e:	59 f0       	breq	.+22     	; 0x1d176 <calibration_mode+0x78c>
					sched_push(task_twi1_gyro, SCHED_ENTRY_CB_TYPE__LISTTIME, 0, true, false, false);
   1d160:	c1 2c       	mov	r12, r1
   1d162:	e1 2c       	mov	r14, r1
   1d164:	01 e0       	ldi	r16, 0x01	; 1
   1d166:	20 e0       	ldi	r18, 0x00	; 0
   1d168:	30 e0       	ldi	r19, 0x00	; 0
   1d16a:	a9 01       	movw	r20, r18
   1d16c:	60 e0       	ldi	r22, 0x00	; 0
   1d16e:	8a e6       	ldi	r24, 0x6A	; 106
   1d170:	94 e8       	ldi	r25, 0x84	; 132
   1d172:	0e 94 5d f7 	call	0x1eeba	; 0x1eeba <sched_push>
				}

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_CALIBRATION_ACCELY_END);
   1d176:	82 e6       	ldi	r24, 0x62	; 98
   1d178:	9f e3       	ldi	r25, 0x3F	; 63
   1d17a:	89 2f       	mov	r24, r25
   1d17c:	8f 93       	push	r24
   1d17e:	82 e6       	ldi	r24, 0x62	; 98
   1d180:	9f e3       	ldi	r25, 0x3F	; 63
   1d182:	8f 93       	push	r24
   1d184:	1f 92       	push	r1
   1d186:	80 e8       	ldi	r24, 0x80	; 128
   1d188:	8f 93       	push	r24
   1d18a:	89 eb       	ldi	r24, 0xB9	; 185
   1d18c:	9a e2       	ldi	r25, 0x2A	; 42
   1d18e:	89 2f       	mov	r24, r25
   1d190:	8f 93       	push	r24
   1d192:	89 eb       	ldi	r24, 0xB9	; 185
   1d194:	9a e2       	ldi	r25, 0x2A	; 42
   1d196:	8f 93       	push	r24
   1d198:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1d19c:	0f 90       	pop	r0
   1d19e:	0f 90       	pop	r0
   1d1a0:	0f 90       	pop	r0
   1d1a2:	0f 90       	pop	r0
   1d1a4:	0f 90       	pop	r0
   1d1a6:	0f 90       	pop	r0
   1d1a8:	8d 87       	std	Y+13, r24	; 0x0d
   1d1aa:	9e 87       	std	Y+14, r25	; 0x0e
				udi_write_tx_buf(g_prepare_buf, len, false);
   1d1ac:	8d 85       	ldd	r24, Y+13	; 0x0d
   1d1ae:	40 e0       	ldi	r20, 0x00	; 0
   1d1b0:	68 2f       	mov	r22, r24
   1d1b2:	89 eb       	ldi	r24, 0xB9	; 185
   1d1b4:	9a e2       	ldi	r25, 0x2A	; 42
   1d1b6:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
			}
		break;
   1d1ba:	3b c1       	rjmp	.+630    	; 0x1d432 <calibration_mode+0xa48>

		case CALIBRATION_MODE_ENUM__ACCEL_Z:
			{
				const uint8_t	iterations = 8;
   1d1bc:	88 e0       	ldi	r24, 0x08	; 8
   1d1be:	8a 8b       	std	Y+18, r24	; 0x12
				int32_t			l_twi1_gyro_1_accel_mean_x = 0L, l_twi1_gyro_1_accel_mean_y = 0L, l_twi1_gyro_1_accel_mean_z = 0L;
   1d1c0:	1c ae       	std	Y+60, r1	; 0x3c
   1d1c2:	1d ae       	std	Y+61, r1	; 0x3d
   1d1c4:	1e ae       	std	Y+62, r1	; 0x3e
   1d1c6:	1f ae       	std	Y+63, r1	; 0x3f
   1d1c8:	ce 01       	movw	r24, r28
   1d1ca:	80 5c       	subi	r24, 0xC0	; 192
   1d1cc:	9f 4f       	sbci	r25, 0xFF	; 255
   1d1ce:	fc 01       	movw	r30, r24
   1d1d0:	10 82       	st	Z, r1
   1d1d2:	11 82       	std	Z+1, r1	; 0x01
   1d1d4:	12 82       	std	Z+2, r1	; 0x02
   1d1d6:	13 82       	std	Z+3, r1	; 0x03
   1d1d8:	ce 01       	movw	r24, r28
   1d1da:	8c 5b       	subi	r24, 0xBC	; 188
   1d1dc:	9f 4f       	sbci	r25, 0xFF	; 255
   1d1de:	fc 01       	movw	r30, r24
   1d1e0:	10 82       	st	Z, r1
   1d1e2:	11 82       	std	Z+1, r1	; 0x01
   1d1e4:	12 82       	std	Z+2, r1	; 0x02
   1d1e6:	13 82       	std	Z+3, r1	; 0x03
				int				len;

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_CALIBRATION_ACCELZ_START);
   1d1e8:	84 e8       	ldi	r24, 0x84	; 132
   1d1ea:	9f e3       	ldi	r25, 0x3F	; 63
   1d1ec:	89 2f       	mov	r24, r25
   1d1ee:	8f 93       	push	r24
   1d1f0:	84 e8       	ldi	r24, 0x84	; 132
   1d1f2:	9f e3       	ldi	r25, 0x3F	; 63
   1d1f4:	8f 93       	push	r24
   1d1f6:	1f 92       	push	r1
   1d1f8:	80 e8       	ldi	r24, 0x80	; 128
   1d1fa:	8f 93       	push	r24
   1d1fc:	89 eb       	ldi	r24, 0xB9	; 185
   1d1fe:	9a e2       	ldi	r25, 0x2A	; 42
   1d200:	89 2f       	mov	r24, r25
   1d202:	8f 93       	push	r24
   1d204:	89 eb       	ldi	r24, 0xB9	; 185
   1d206:	9a e2       	ldi	r25, 0x2A	; 42
   1d208:	8f 93       	push	r24
   1d20a:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1d20e:	0f 90       	pop	r0
   1d210:	0f 90       	pop	r0
   1d212:	0f 90       	pop	r0
   1d214:	0f 90       	pop	r0
   1d216:	0f 90       	pop	r0
   1d218:	0f 90       	pop	r0
   1d21a:	8b 8b       	std	Y+19, r24	; 0x13
   1d21c:	9c 8b       	std	Y+20, r25	; 0x14
				udi_write_tx_buf(g_prepare_buf, len, false);
   1d21e:	8b 89       	ldd	r24, Y+19	; 0x13
   1d220:	40 e0       	ldi	r20, 0x00	; 0
   1d222:	68 2f       	mov	r22, r24
   1d224:	89 eb       	ldi	r24, 0xB9	; 185
   1d226:	9a e2       	ldi	r25, 0x2A	; 42
   1d228:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>

				twi1_gyro_get_mean_values(iterations, false, &l_twi1_gyro_1_accel_mean_x, &l_twi1_gyro_1_accel_mean_y, &l_twi1_gyro_1_accel_mean_z);
   1d22c:	ae 01       	movw	r20, r28
   1d22e:	4c 5b       	subi	r20, 0xBC	; 188
   1d230:	5f 4f       	sbci	r21, 0xFF	; 255
   1d232:	9e 01       	movw	r18, r28
   1d234:	20 5c       	subi	r18, 0xC0	; 192
   1d236:	3f 4f       	sbci	r19, 0xFF	; 255
   1d238:	ce 01       	movw	r24, r28
   1d23a:	cc 96       	adiw	r24, 0x3c	; 60
   1d23c:	8a 01       	movw	r16, r20
   1d23e:	ac 01       	movw	r20, r24
   1d240:	60 e0       	ldi	r22, 0x00	; 0
   1d242:	8a 89       	ldd	r24, Y+18	; 0x12
   1d244:	0e 94 5c 6c 	call	0xd8b8	; 0xd8b8 <twi1_gyro_get_mean_values>
				/* Adjust the settings */
				{
					irqflags_t flags;

					/* Add rounding values */
					l_twi1_gyro_1_accel_mean_x += (l_twi1_gyro_1_accel_mean_x >= 0) ?  8 : -8;
   1d248:	8c ad       	ldd	r24, Y+60	; 0x3c
   1d24a:	9d ad       	ldd	r25, Y+61	; 0x3d
   1d24c:	ae ad       	ldd	r26, Y+62	; 0x3e
   1d24e:	bf ad       	ldd	r27, Y+63	; 0x3f
   1d250:	bb 23       	and	r27, r27
   1d252:	2c f0       	brlt	.+10     	; 0x1d25e <calibration_mode+0x874>
   1d254:	88 e0       	ldi	r24, 0x08	; 8
   1d256:	90 e0       	ldi	r25, 0x00	; 0
   1d258:	a0 e0       	ldi	r26, 0x00	; 0
   1d25a:	b0 e0       	ldi	r27, 0x00	; 0
   1d25c:	04 c0       	rjmp	.+8      	; 0x1d266 <calibration_mode+0x87c>
   1d25e:	88 ef       	ldi	r24, 0xF8	; 248
   1d260:	9f ef       	ldi	r25, 0xFF	; 255
   1d262:	af ef       	ldi	r26, 0xFF	; 255
   1d264:	bf ef       	ldi	r27, 0xFF	; 255
   1d266:	2c ad       	ldd	r18, Y+60	; 0x3c
   1d268:	3d ad       	ldd	r19, Y+61	; 0x3d
   1d26a:	4e ad       	ldd	r20, Y+62	; 0x3e
   1d26c:	5f ad       	ldd	r21, Y+63	; 0x3f
   1d26e:	82 0f       	add	r24, r18
   1d270:	93 1f       	adc	r25, r19
   1d272:	a4 1f       	adc	r26, r20
   1d274:	b5 1f       	adc	r27, r21
   1d276:	8c af       	std	Y+60, r24	; 0x3c
   1d278:	9d af       	std	Y+61, r25	; 0x3d
   1d27a:	ae af       	std	Y+62, r26	; 0x3e
   1d27c:	bf af       	std	Y+63, r27	; 0x3f
					l_twi1_gyro_1_accel_mean_y += (l_twi1_gyro_1_accel_mean_y >= 0) ?  8 : -8;
   1d27e:	ce 01       	movw	r24, r28
   1d280:	80 5c       	subi	r24, 0xC0	; 192
   1d282:	9f 4f       	sbci	r25, 0xFF	; 255
   1d284:	fc 01       	movw	r30, r24
   1d286:	80 81       	ld	r24, Z
   1d288:	91 81       	ldd	r25, Z+1	; 0x01
   1d28a:	a2 81       	ldd	r26, Z+2	; 0x02
   1d28c:	b3 81       	ldd	r27, Z+3	; 0x03
   1d28e:	bb 23       	and	r27, r27
   1d290:	2c f0       	brlt	.+10     	; 0x1d29c <calibration_mode+0x8b2>
   1d292:	88 e0       	ldi	r24, 0x08	; 8
   1d294:	90 e0       	ldi	r25, 0x00	; 0
   1d296:	a0 e0       	ldi	r26, 0x00	; 0
   1d298:	b0 e0       	ldi	r27, 0x00	; 0
   1d29a:	04 c0       	rjmp	.+8      	; 0x1d2a4 <calibration_mode+0x8ba>
   1d29c:	88 ef       	ldi	r24, 0xF8	; 248
   1d29e:	9f ef       	ldi	r25, 0xFF	; 255
   1d2a0:	af ef       	ldi	r26, 0xFF	; 255
   1d2a2:	bf ef       	ldi	r27, 0xFF	; 255
   1d2a4:	9e 01       	movw	r18, r28
   1d2a6:	20 5c       	subi	r18, 0xC0	; 192
   1d2a8:	3f 4f       	sbci	r19, 0xFF	; 255
   1d2aa:	f9 01       	movw	r30, r18
   1d2ac:	20 81       	ld	r18, Z
   1d2ae:	31 81       	ldd	r19, Z+1	; 0x01
   1d2b0:	42 81       	ldd	r20, Z+2	; 0x02
   1d2b2:	53 81       	ldd	r21, Z+3	; 0x03
   1d2b4:	82 0f       	add	r24, r18
   1d2b6:	93 1f       	adc	r25, r19
   1d2b8:	a4 1f       	adc	r26, r20
   1d2ba:	b5 1f       	adc	r27, r21
   1d2bc:	9e 01       	movw	r18, r28
   1d2be:	20 5c       	subi	r18, 0xC0	; 192
   1d2c0:	3f 4f       	sbci	r19, 0xFF	; 255
   1d2c2:	f9 01       	movw	r30, r18
   1d2c4:	80 83       	st	Z, r24
   1d2c6:	91 83       	std	Z+1, r25	; 0x01
   1d2c8:	a2 83       	std	Z+2, r26	; 0x02
   1d2ca:	b3 83       	std	Z+3, r27	; 0x03

					flags = cpu_irq_save();
   1d2cc:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1d2d0:	8d 8b       	std	Y+21, r24	; 0x15

					/* Adjust Z factor */
					if (g_twi1_gyro_1_accel_z_mg) {
   1d2d2:	80 91 2f 28 	lds	r24, 0x282F	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
   1d2d6:	90 91 30 28 	lds	r25, 0x2830	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
   1d2da:	89 2b       	or	r24, r25
   1d2dc:	89 f1       	breq	.+98     	; 0x1d340 <calibration_mode+0x956>
						int16_t l_twi1_gyro_1_accel_mean_z_mg = calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_mean_z, g_twi1_gyro_1_accel_factz);
   1d2de:	20 91 29 28 	lds	r18, 0x2829	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1d2e2:	30 91 2a 28 	lds	r19, 0x282A	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>
   1d2e6:	ce 01       	movw	r24, r28
   1d2e8:	8c 5b       	subi	r24, 0xBC	; 188
   1d2ea:	9f 4f       	sbci	r25, 0xFF	; 255
   1d2ec:	fc 01       	movw	r30, r24
   1d2ee:	80 81       	ld	r24, Z
   1d2f0:	91 81       	ldd	r25, Z+1	; 0x01
   1d2f2:	a2 81       	ldd	r26, Z+2	; 0x02
   1d2f4:	b3 81       	ldd	r27, Z+3	; 0x03
   1d2f6:	b9 01       	movw	r22, r18
   1d2f8:	0e 94 68 62 	call	0xc4d0	; 0xc4d0 <calc_gyro1_accel_raw2mg>
   1d2fc:	8e 8b       	std	Y+22, r24	; 0x16
   1d2fe:	9f 8b       	std	Y+23, r25	; 0x17
						g_twi1_gyro_1_accel_factz = (int16_t) (((int32_t)g_twi1_gyro_1_accel_factz * 1000L) / l_twi1_gyro_1_accel_mean_z_mg);
   1d300:	80 91 29 28 	lds	r24, 0x2829	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1d304:	90 91 2a 28 	lds	r25, 0x282A	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>
   1d308:	9c 01       	movw	r18, r24
   1d30a:	99 0f       	add	r25, r25
   1d30c:	44 0b       	sbc	r20, r20
   1d30e:	55 0b       	sbc	r21, r21
   1d310:	88 ee       	ldi	r24, 0xE8	; 232
   1d312:	93 e0       	ldi	r25, 0x03	; 3
   1d314:	dc 01       	movw	r26, r24
   1d316:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   1d31a:	7b 01       	movw	r14, r22
   1d31c:	8c 01       	movw	r16, r24
   1d31e:	8e 89       	ldd	r24, Y+22	; 0x16
   1d320:	9f 89       	ldd	r25, Y+23	; 0x17
   1d322:	9c 01       	movw	r18, r24
   1d324:	99 0f       	add	r25, r25
   1d326:	44 0b       	sbc	r20, r20
   1d328:	55 0b       	sbc	r21, r21
   1d32a:	c8 01       	movw	r24, r16
   1d32c:	b7 01       	movw	r22, r14
   1d32e:	0f 94 84 38 	call	0x27108	; 0x27108 <__divmodsi4>
   1d332:	da 01       	movw	r26, r20
   1d334:	c9 01       	movw	r24, r18
   1d336:	80 93 29 28 	sts	0x2829, r24	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1d33a:	90 93 2a 28 	sts	0x282A, r25	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>
   1d33e:	06 c0       	rjmp	.+12     	; 0x1d34c <calibration_mode+0x962>

					} else {
						g_twi1_gyro_1_accel_factz = C_TWI1_GYRO_1_ACCEL_FACTZ_DEFAULT;
   1d340:	8e ed       	ldi	r24, 0xDE	; 222
   1d342:	96 e2       	ldi	r25, 0x26	; 38
   1d344:	80 93 29 28 	sts	0x2829, r24	; 0x802829 <g_twi1_gyro_1_accel_factz>
   1d348:	90 93 2a 28 	sts	0x282A, r25	; 0x80282a <g_twi1_gyro_1_accel_factz+0x1>
					}

					/* Adjust X/Y offsets */
					g_twi1_gyro_1_accel_ofsx -= (l_twi1_gyro_1_accel_mean_x >> 4);
   1d34c:	80 91 1f 28 	lds	r24, 0x281F	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1d350:	90 91 20 28 	lds	r25, 0x2820	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
   1d354:	9c 01       	movw	r18, r24
   1d356:	8c ad       	ldd	r24, Y+60	; 0x3c
   1d358:	9d ad       	ldd	r25, Y+61	; 0x3d
   1d35a:	ae ad       	ldd	r26, Y+62	; 0x3e
   1d35c:	bf ad       	ldd	r27, Y+63	; 0x3f
   1d35e:	68 94       	set
   1d360:	13 f8       	bld	r1, 3
   1d362:	b5 95       	asr	r27
   1d364:	a7 95       	ror	r26
   1d366:	97 95       	ror	r25
   1d368:	87 95       	ror	r24
   1d36a:	16 94       	lsr	r1
   1d36c:	d1 f7       	brne	.-12     	; 0x1d362 <calibration_mode+0x978>
   1d36e:	a9 01       	movw	r20, r18
   1d370:	48 1b       	sub	r20, r24
   1d372:	59 0b       	sbc	r21, r25
   1d374:	ca 01       	movw	r24, r20
   1d376:	80 93 1f 28 	sts	0x281F, r24	; 0x80281f <g_twi1_gyro_1_accel_ofsx>
   1d37a:	90 93 20 28 	sts	0x2820, r25	; 0x802820 <g_twi1_gyro_1_accel_ofsx+0x1>
					g_twi1_gyro_1_accel_ofsy -= (l_twi1_gyro_1_accel_mean_y >> 4);
   1d37e:	80 91 21 28 	lds	r24, 0x2821	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1d382:	90 91 22 28 	lds	r25, 0x2822	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>
   1d386:	9c 01       	movw	r18, r24
   1d388:	ce 01       	movw	r24, r28
   1d38a:	80 5c       	subi	r24, 0xC0	; 192
   1d38c:	9f 4f       	sbci	r25, 0xFF	; 255
   1d38e:	fc 01       	movw	r30, r24
   1d390:	80 81       	ld	r24, Z
   1d392:	91 81       	ldd	r25, Z+1	; 0x01
   1d394:	a2 81       	ldd	r26, Z+2	; 0x02
   1d396:	b3 81       	ldd	r27, Z+3	; 0x03
   1d398:	68 94       	set
   1d39a:	13 f8       	bld	r1, 3
   1d39c:	b5 95       	asr	r27
   1d39e:	a7 95       	ror	r26
   1d3a0:	97 95       	ror	r25
   1d3a2:	87 95       	ror	r24
   1d3a4:	16 94       	lsr	r1
   1d3a6:	d1 f7       	brne	.-12     	; 0x1d39c <calibration_mode+0x9b2>
   1d3a8:	a9 01       	movw	r20, r18
   1d3aa:	48 1b       	sub	r20, r24
   1d3ac:	59 0b       	sbc	r21, r25
   1d3ae:	ca 01       	movw	r24, r20
   1d3b0:	80 93 21 28 	sts	0x2821, r24	; 0x802821 <g_twi1_gyro_1_accel_ofsy>
   1d3b4:	90 93 22 28 	sts	0x2822, r25	; 0x802822 <g_twi1_gyro_1_accel_ofsy+0x1>

					cpu_irq_restore(flags);
   1d3b8:	8d 89       	ldd	r24, Y+21	; 0x15
   1d3ba:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
				}

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1d3be:	82 e0       	ldi	r24, 0x02	; 2
   1d3c0:	90 e0       	ldi	r25, 0x00	; 0
   1d3c2:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1d3c6:	81 e0       	ldi	r24, 0x01	; 1
   1d3c8:	80 93 4a 28 	sts	0x284A, r24	; 0x80284a <g_twi1_gyro_accel_offset_set__flag>
				if (service_twi1_gyro(true)) {
   1d3cc:	81 e0       	ldi	r24, 0x01	; 1
   1d3ce:	0e 94 ac 7f 	call	0xff58	; 0xff58 <service_twi1_gyro>
   1d3d2:	88 23       	and	r24, r24
   1d3d4:	59 f0       	breq	.+22     	; 0x1d3ec <calibration_mode+0xa02>
					sched_push(task_twi1_gyro, SCHED_ENTRY_CB_TYPE__LISTTIME, 0, true, false, false);
   1d3d6:	c1 2c       	mov	r12, r1
   1d3d8:	e1 2c       	mov	r14, r1
   1d3da:	01 e0       	ldi	r16, 0x01	; 1
   1d3dc:	20 e0       	ldi	r18, 0x00	; 0
   1d3de:	30 e0       	ldi	r19, 0x00	; 0
   1d3e0:	a9 01       	movw	r20, r18
   1d3e2:	60 e0       	ldi	r22, 0x00	; 0
   1d3e4:	8a e6       	ldi	r24, 0x6A	; 106
   1d3e6:	94 e8       	ldi	r25, 0x84	; 132
   1d3e8:	0e 94 5d f7 	call	0x1eeba	; 0x1eeba <sched_push>
				}

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_CALIBRATION_ACCELZ_END);
   1d3ec:	84 ea       	ldi	r24, 0xA4	; 164
   1d3ee:	9f e3       	ldi	r25, 0x3F	; 63
   1d3f0:	89 2f       	mov	r24, r25
   1d3f2:	8f 93       	push	r24
   1d3f4:	84 ea       	ldi	r24, 0xA4	; 164
   1d3f6:	9f e3       	ldi	r25, 0x3F	; 63
   1d3f8:	8f 93       	push	r24
   1d3fa:	1f 92       	push	r1
   1d3fc:	80 e8       	ldi	r24, 0x80	; 128
   1d3fe:	8f 93       	push	r24
   1d400:	89 eb       	ldi	r24, 0xB9	; 185
   1d402:	9a e2       	ldi	r25, 0x2A	; 42
   1d404:	89 2f       	mov	r24, r25
   1d406:	8f 93       	push	r24
   1d408:	89 eb       	ldi	r24, 0xB9	; 185
   1d40a:	9a e2       	ldi	r25, 0x2A	; 42
   1d40c:	8f 93       	push	r24
   1d40e:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1d412:	0f 90       	pop	r0
   1d414:	0f 90       	pop	r0
   1d416:	0f 90       	pop	r0
   1d418:	0f 90       	pop	r0
   1d41a:	0f 90       	pop	r0
   1d41c:	0f 90       	pop	r0
   1d41e:	8b 8b       	std	Y+19, r24	; 0x13
   1d420:	9c 8b       	std	Y+20, r25	; 0x14
				udi_write_tx_buf(g_prepare_buf, len, false);
   1d422:	8b 89       	ldd	r24, Y+19	; 0x13
   1d424:	40 e0       	ldi	r20, 0x00	; 0
   1d426:	68 2f       	mov	r22, r24
   1d428:	89 eb       	ldi	r24, 0xB9	; 185
   1d42a:	9a e2       	ldi	r25, 0x2A	; 42
   1d42c:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
			}
		break;
   1d430:	00 00       	nop
	}
}
   1d432:	00 00       	nop
   1d434:	c8 5b       	subi	r28, 0xB8	; 184
   1d436:	df 4f       	sbci	r29, 0xFF	; 255
   1d438:	cd bf       	out	0x3d, r28	; 61
   1d43a:	de bf       	out	0x3e, r29	; 62
   1d43c:	df 91       	pop	r29
   1d43e:	cf 91       	pop	r28
   1d440:	1f 91       	pop	r17
   1d442:	0f 91       	pop	r16
   1d444:	ff 90       	pop	r15
   1d446:	ef 90       	pop	r14
   1d448:	cf 90       	pop	r12
   1d44a:	08 95       	ret

0001d44c <dac_app_enable>:

void dac_app_enable(bool enable)
{
   1d44c:	cf 93       	push	r28
   1d44e:	df 93       	push	r29
   1d450:	1f 92       	push	r1
   1d452:	1f 92       	push	r1
   1d454:	cd b7       	in	r28, 0x3d	; 61
   1d456:	de b7       	in	r29, 0x3e	; 62
   1d458:	8a 83       	std	Y+2, r24	; 0x02
	if (g_dac_enabled != enable) {
   1d45a:	90 91 56 24 	lds	r25, 0x2456	; 0x802456 <g_dac_enabled>
   1d45e:	8a 81       	ldd	r24, Y+2	; 0x02
   1d460:	98 17       	cp	r25, r24
   1d462:	09 f4       	brne	.+2      	; 0x1d466 <dac_app_enable+0x1a>
   1d464:	41 c0       	rjmp	.+130    	; 0x1d4e8 <dac_app_enable+0x9c>
		if (enable) {
   1d466:	8a 81       	ldd	r24, Y+2	; 0x02
   1d468:	88 23       	and	r24, r24
   1d46a:	c9 f1       	breq	.+114    	; 0x1d4de <dac_app_enable+0x92>
			/* Setting the values */
			{
				irqflags_t flags	= cpu_irq_save();
   1d46c:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1d470:	89 83       	std	Y+1, r24	; 0x01
				dds0_freq_mHz		= 2000000UL;		// 2 kHz
   1d472:	80 e8       	ldi	r24, 0x80	; 128
   1d474:	94 e8       	ldi	r25, 0x84	; 132
   1d476:	ae e1       	ldi	r26, 0x1E	; 30
   1d478:	b0 e0       	ldi	r27, 0x00	; 0
   1d47a:	80 93 39 20 	sts	0x2039, r24	; 0x802039 <dds0_freq_mHz>
   1d47e:	90 93 3a 20 	sts	0x203A, r25	; 0x80203a <dds0_freq_mHz+0x1>
   1d482:	a0 93 3b 20 	sts	0x203B, r26	; 0x80203b <dds0_freq_mHz+0x2>
   1d486:	b0 93 3c 20 	sts	0x203C, r27	; 0x80203c <dds0_freq_mHz+0x3>
				dds0_reg			= 0UL;				// Sine
   1d48a:	10 92 67 2b 	sts	0x2B67, r1	; 0x802b67 <dds0_reg>
   1d48e:	10 92 68 2b 	sts	0x2B68, r1	; 0x802b68 <dds0_reg+0x1>
   1d492:	10 92 69 2b 	sts	0x2B69, r1	; 0x802b69 <dds0_reg+0x2>
   1d496:	10 92 6a 2b 	sts	0x2B6A, r1	; 0x802b6a <dds0_reg+0x3>
				dds1_freq_mHz		= 4000010UL;		// 4 kHz
   1d49a:	8a e0       	ldi	r24, 0x0A	; 10
   1d49c:	99 e0       	ldi	r25, 0x09	; 9
   1d49e:	ad e3       	ldi	r26, 0x3D	; 61
   1d4a0:	b0 e0       	ldi	r27, 0x00	; 0
   1d4a2:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <dds1_freq_mHz>
   1d4a6:	90 93 3e 20 	sts	0x203E, r25	; 0x80203e <dds1_freq_mHz+0x1>
   1d4aa:	a0 93 3f 20 	sts	0x203F, r26	; 0x80203f <dds1_freq_mHz+0x2>
   1d4ae:	b0 93 40 20 	sts	0x2040, r27	; 0x802040 <dds1_freq_mHz+0x3>
				dds1_reg			= 0x40000000UL;		// Cosine
   1d4b2:	80 e0       	ldi	r24, 0x00	; 0
   1d4b4:	90 e0       	ldi	r25, 0x00	; 0
   1d4b6:	a0 e0       	ldi	r26, 0x00	; 0
   1d4b8:	b0 e4       	ldi	r27, 0x40	; 64
   1d4ba:	80 93 41 20 	sts	0x2041, r24	; 0x802041 <dds1_reg>
   1d4be:	90 93 42 20 	sts	0x2042, r25	; 0x802042 <dds1_reg+0x1>
   1d4c2:	a0 93 43 20 	sts	0x2043, r26	; 0x802043 <dds1_reg+0x2>
   1d4c6:	b0 93 44 20 	sts	0x2044, r27	; 0x802044 <dds1_reg+0x3>
				cpu_irq_restore(flags);
   1d4ca:	89 81       	ldd	r24, Y+1	; 0x01
   1d4cc:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
			}

			dac_init();
   1d4d0:	0f 94 89 04 	call	0x20912	; 0x20912 <dac_init>
			tc_start();
   1d4d4:	0e 94 4d fe 	call	0x1fc9a	; 0x1fc9a <tc_start>
			dac_start();
   1d4d8:	0f 94 3a 05 	call	0x20a74	; 0x20a74 <dac_start>
   1d4dc:	02 c0       	rjmp	.+4      	; 0x1d4e2 <dac_app_enable+0x96>

		} else {
			dac_stop();
   1d4de:	0f 94 6e 05 	call	0x20adc	; 0x20adc <dac_stop>
		}

		/* atomic */
		g_dac_enabled = enable;
   1d4e2:	8a 81       	ldd	r24, Y+2	; 0x02
   1d4e4:	80 93 56 24 	sts	0x2456, r24	; 0x802456 <g_dac_enabled>
	}
}
   1d4e8:	00 00       	nop
   1d4ea:	0f 90       	pop	r0
   1d4ec:	0f 90       	pop	r0
   1d4ee:	df 91       	pop	r29
   1d4f0:	cf 91       	pop	r28
   1d4f2:	08 95       	ret

0001d4f4 <dds_update>:

void dds_update(float dds0_hz, float dds1_hz, float phase)
{
   1d4f4:	cf 92       	push	r12
   1d4f6:	ef 92       	push	r14
   1d4f8:	ff 92       	push	r15
   1d4fa:	0f 93       	push	r16
   1d4fc:	1f 93       	push	r17
   1d4fe:	cf 93       	push	r28
   1d500:	df 93       	push	r29
   1d502:	cd b7       	in	r28, 0x3d	; 61
   1d504:	de b7       	in	r29, 0x3e	; 62
   1d506:	69 97       	sbiw	r28, 0x19	; 25
   1d508:	cd bf       	out	0x3d, r28	; 61
   1d50a:	de bf       	out	0x3e, r29	; 62
   1d50c:	6e 87       	std	Y+14, r22	; 0x0e
   1d50e:	7f 87       	std	Y+15, r23	; 0x0f
   1d510:	88 8b       	std	Y+16, r24	; 0x10
   1d512:	99 8b       	std	Y+17, r25	; 0x11
   1d514:	2a 8b       	std	Y+18, r18	; 0x12
   1d516:	3b 8b       	std	Y+19, r19	; 0x13
   1d518:	4c 8b       	std	Y+20, r20	; 0x14
   1d51a:	5d 8b       	std	Y+21, r21	; 0x15
   1d51c:	ee 8a       	std	Y+22, r14	; 0x16
   1d51e:	ff 8a       	std	Y+23, r15	; 0x17
   1d520:	08 8f       	std	Y+24, r16	; 0x18
   1d522:	19 8f       	std	Y+25, r17	; 0x19
	uint32_t l_dds0_freq_mHz = 0UL;
   1d524:	19 82       	std	Y+1, r1	; 0x01
   1d526:	1a 82       	std	Y+2, r1	; 0x02
   1d528:	1b 82       	std	Y+3, r1	; 0x03
   1d52a:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t l_dds1_freq_mHz = 0UL;
   1d52c:	1d 82       	std	Y+5, r1	; 0x05
   1d52e:	1e 82       	std	Y+6, r1	; 0x06
   1d530:	1f 82       	std	Y+7, r1	; 0x07
   1d532:	18 86       	std	Y+8, r1	; 0x08
	uint32_t l_dds1_reg = 0UL;
   1d534:	19 86       	std	Y+9, r1	; 0x09
   1d536:	1a 86       	std	Y+10, r1	; 0x0a
   1d538:	1b 86       	std	Y+11, r1	; 0x0b
   1d53a:	1c 86       	std	Y+12, r1	; 0x0c

	/* Update only when mHz value for DDS0 is given */
	if (dds0_hz >= 0.f) {
   1d53c:	20 e0       	ldi	r18, 0x00	; 0
   1d53e:	30 e0       	ldi	r19, 0x00	; 0
   1d540:	a9 01       	movw	r20, r18
   1d542:	6e 85       	ldd	r22, Y+14	; 0x0e
   1d544:	7f 85       	ldd	r23, Y+15	; 0x0f
   1d546:	88 89       	ldd	r24, Y+16	; 0x10
   1d548:	99 89       	ldd	r25, Y+17	; 0x11
   1d54a:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   1d54e:	88 23       	and	r24, r24
   1d550:	b4 f0       	brlt	.+44     	; 0x1d57e <dds_update+0x8a>
		l_dds0_freq_mHz = (uint32_t) (dds0_hz * 1000.f);
   1d552:	20 e0       	ldi	r18, 0x00	; 0
   1d554:	30 e0       	ldi	r19, 0x00	; 0
   1d556:	4a e7       	ldi	r20, 0x7A	; 122
   1d558:	54 e4       	ldi	r21, 0x44	; 68
   1d55a:	6e 85       	ldd	r22, Y+14	; 0x0e
   1d55c:	7f 85       	ldd	r23, Y+15	; 0x0f
   1d55e:	88 89       	ldd	r24, Y+16	; 0x10
   1d560:	99 89       	ldd	r25, Y+17	; 0x11
   1d562:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1d566:	dc 01       	movw	r26, r24
   1d568:	cb 01       	movw	r24, r22
   1d56a:	bc 01       	movw	r22, r24
   1d56c:	cd 01       	movw	r24, r26
   1d56e:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   1d572:	dc 01       	movw	r26, r24
   1d574:	cb 01       	movw	r24, r22
   1d576:	89 83       	std	Y+1, r24	; 0x01
   1d578:	9a 83       	std	Y+2, r25	; 0x02
   1d57a:	ab 83       	std	Y+3, r26	; 0x03
   1d57c:	bc 83       	std	Y+4, r27	; 0x04
	}

	/* Update only when mHz value for DDS1 is given */
	if (dds1_hz >= 0.f) {
   1d57e:	20 e0       	ldi	r18, 0x00	; 0
   1d580:	30 e0       	ldi	r19, 0x00	; 0
   1d582:	a9 01       	movw	r20, r18
   1d584:	6a 89       	ldd	r22, Y+18	; 0x12
   1d586:	7b 89       	ldd	r23, Y+19	; 0x13
   1d588:	8c 89       	ldd	r24, Y+20	; 0x14
   1d58a:	9d 89       	ldd	r25, Y+21	; 0x15
   1d58c:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   1d590:	88 23       	and	r24, r24
   1d592:	b4 f0       	brlt	.+44     	; 0x1d5c0 <dds_update+0xcc>
		l_dds1_freq_mHz = (uint32_t) (dds1_hz * 1000.f);
   1d594:	20 e0       	ldi	r18, 0x00	; 0
   1d596:	30 e0       	ldi	r19, 0x00	; 0
   1d598:	4a e7       	ldi	r20, 0x7A	; 122
   1d59a:	54 e4       	ldi	r21, 0x44	; 68
   1d59c:	6a 89       	ldd	r22, Y+18	; 0x12
   1d59e:	7b 89       	ldd	r23, Y+19	; 0x13
   1d5a0:	8c 89       	ldd	r24, Y+20	; 0x14
   1d5a2:	9d 89       	ldd	r25, Y+21	; 0x15
   1d5a4:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1d5a8:	dc 01       	movw	r26, r24
   1d5aa:	cb 01       	movw	r24, r22
   1d5ac:	bc 01       	movw	r22, r24
   1d5ae:	cd 01       	movw	r24, r26
   1d5b0:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   1d5b4:	dc 01       	movw	r26, r24
   1d5b6:	cb 01       	movw	r24, r22
   1d5b8:	8d 83       	std	Y+5, r24	; 0x05
   1d5ba:	9e 83       	std	Y+6, r25	; 0x06
   1d5bc:	af 83       	std	Y+7, r26	; 0x07
   1d5be:	b8 87       	std	Y+8, r27	; 0x08
	}

	/* Set the phase between two starting oscillators */
	if (phase >= 0.f) {
   1d5c0:	20 e0       	ldi	r18, 0x00	; 0
   1d5c2:	30 e0       	ldi	r19, 0x00	; 0
   1d5c4:	a9 01       	movw	r20, r18
   1d5c6:	6e 89       	ldd	r22, Y+22	; 0x16
   1d5c8:	7f 89       	ldd	r23, Y+23	; 0x17
   1d5ca:	88 8d       	ldd	r24, Y+24	; 0x18
   1d5cc:	99 8d       	ldd	r25, Y+25	; 0x19
   1d5ce:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   1d5d2:	88 23       	and	r24, r24
   1d5d4:	04 f1       	brlt	.+64     	; 0x1d616 <dds_update+0x122>
		l_dds1_reg = (uint32_t) (0x40000000UL * (phase / 90.f));
   1d5d6:	20 e0       	ldi	r18, 0x00	; 0
   1d5d8:	30 e0       	ldi	r19, 0x00	; 0
   1d5da:	44 eb       	ldi	r20, 0xB4	; 180
   1d5dc:	52 e4       	ldi	r21, 0x42	; 66
   1d5de:	6e 89       	ldd	r22, Y+22	; 0x16
   1d5e0:	7f 89       	ldd	r23, Y+23	; 0x17
   1d5e2:	88 8d       	ldd	r24, Y+24	; 0x18
   1d5e4:	99 8d       	ldd	r25, Y+25	; 0x19
   1d5e6:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   1d5ea:	dc 01       	movw	r26, r24
   1d5ec:	cb 01       	movw	r24, r22
   1d5ee:	20 e0       	ldi	r18, 0x00	; 0
   1d5f0:	30 e0       	ldi	r19, 0x00	; 0
   1d5f2:	40 e8       	ldi	r20, 0x80	; 128
   1d5f4:	5e e4       	ldi	r21, 0x4E	; 78
   1d5f6:	bc 01       	movw	r22, r24
   1d5f8:	cd 01       	movw	r24, r26
   1d5fa:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1d5fe:	dc 01       	movw	r26, r24
   1d600:	cb 01       	movw	r24, r22
   1d602:	bc 01       	movw	r22, r24
   1d604:	cd 01       	movw	r24, r26
   1d606:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   1d60a:	dc 01       	movw	r26, r24
   1d60c:	cb 01       	movw	r24, r22
   1d60e:	89 87       	std	Y+9, r24	; 0x09
   1d610:	9a 87       	std	Y+10, r25	; 0x0a
   1d612:	ab 87       	std	Y+11, r26	; 0x0b
   1d614:	bc 87       	std	Y+12, r27	; 0x0c
	}

	/* Modifying the DDS registers */
	{
		irqflags_t flags = cpu_irq_save();
   1d616:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1d61a:	8d 87       	std	Y+13, r24	; 0x0d

		/* Update only when mHz value for DDS0 is given */
		if (dds0_hz >= 0.f) {
   1d61c:	20 e0       	ldi	r18, 0x00	; 0
   1d61e:	30 e0       	ldi	r19, 0x00	; 0
   1d620:	a9 01       	movw	r20, r18
   1d622:	6e 85       	ldd	r22, Y+14	; 0x0e
   1d624:	7f 85       	ldd	r23, Y+15	; 0x0f
   1d626:	88 89       	ldd	r24, Y+16	; 0x10
   1d628:	99 89       	ldd	r25, Y+17	; 0x11
   1d62a:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   1d62e:	88 23       	and	r24, r24
   1d630:	64 f0       	brlt	.+24     	; 0x1d64a <dds_update+0x156>
			dds0_freq_mHz = l_dds0_freq_mHz;
   1d632:	89 81       	ldd	r24, Y+1	; 0x01
   1d634:	9a 81       	ldd	r25, Y+2	; 0x02
   1d636:	ab 81       	ldd	r26, Y+3	; 0x03
   1d638:	bc 81       	ldd	r27, Y+4	; 0x04
   1d63a:	80 93 39 20 	sts	0x2039, r24	; 0x802039 <dds0_freq_mHz>
   1d63e:	90 93 3a 20 	sts	0x203A, r25	; 0x80203a <dds0_freq_mHz+0x1>
   1d642:	a0 93 3b 20 	sts	0x203B, r26	; 0x80203b <dds0_freq_mHz+0x2>
   1d646:	b0 93 3c 20 	sts	0x203C, r27	; 0x80203c <dds0_freq_mHz+0x3>
		}

		/* Update only when mHz value for DDS1 is given */
		if (dds1_hz >= 0.f) {
   1d64a:	20 e0       	ldi	r18, 0x00	; 0
   1d64c:	30 e0       	ldi	r19, 0x00	; 0
   1d64e:	a9 01       	movw	r20, r18
   1d650:	6a 89       	ldd	r22, Y+18	; 0x12
   1d652:	7b 89       	ldd	r23, Y+19	; 0x13
   1d654:	8c 89       	ldd	r24, Y+20	; 0x14
   1d656:	9d 89       	ldd	r25, Y+21	; 0x15
   1d658:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   1d65c:	88 23       	and	r24, r24
   1d65e:	64 f0       	brlt	.+24     	; 0x1d678 <dds_update+0x184>
			dds1_freq_mHz = l_dds1_freq_mHz;
   1d660:	8d 81       	ldd	r24, Y+5	; 0x05
   1d662:	9e 81       	ldd	r25, Y+6	; 0x06
   1d664:	af 81       	ldd	r26, Y+7	; 0x07
   1d666:	b8 85       	ldd	r27, Y+8	; 0x08
   1d668:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <dds1_freq_mHz>
   1d66c:	90 93 3e 20 	sts	0x203E, r25	; 0x80203e <dds1_freq_mHz+0x1>
   1d670:	a0 93 3f 20 	sts	0x203F, r26	; 0x80203f <dds1_freq_mHz+0x2>
   1d674:	b0 93 40 20 	sts	0x2040, r27	; 0x802040 <dds1_freq_mHz+0x3>
		}

		/* Set the phase between two starting oscillators */
		if (phase >= 0.f) {
   1d678:	20 e0       	ldi	r18, 0x00	; 0
   1d67a:	30 e0       	ldi	r19, 0x00	; 0
   1d67c:	a9 01       	movw	r20, r18
   1d67e:	6e 89       	ldd	r22, Y+22	; 0x16
   1d680:	7f 89       	ldd	r23, Y+23	; 0x17
   1d682:	88 8d       	ldd	r24, Y+24	; 0x18
   1d684:	99 8d       	ldd	r25, Y+25	; 0x19
   1d686:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   1d68a:	88 23       	and	r24, r24
   1d68c:	a4 f0       	brlt	.+40     	; 0x1d6b6 <dds_update+0x1c2>
			dds0_reg = 0UL;
   1d68e:	10 92 67 2b 	sts	0x2B67, r1	; 0x802b67 <dds0_reg>
   1d692:	10 92 68 2b 	sts	0x2B68, r1	; 0x802b68 <dds0_reg+0x1>
   1d696:	10 92 69 2b 	sts	0x2B69, r1	; 0x802b69 <dds0_reg+0x2>
   1d69a:	10 92 6a 2b 	sts	0x2B6A, r1	; 0x802b6a <dds0_reg+0x3>
			dds1_reg = l_dds1_reg;
   1d69e:	89 85       	ldd	r24, Y+9	; 0x09
   1d6a0:	9a 85       	ldd	r25, Y+10	; 0x0a
   1d6a2:	ab 85       	ldd	r26, Y+11	; 0x0b
   1d6a4:	bc 85       	ldd	r27, Y+12	; 0x0c
   1d6a6:	80 93 41 20 	sts	0x2041, r24	; 0x802041 <dds1_reg>
   1d6aa:	90 93 42 20 	sts	0x2042, r25	; 0x802042 <dds1_reg+0x1>
   1d6ae:	a0 93 43 20 	sts	0x2043, r26	; 0x802043 <dds1_reg+0x2>
   1d6b2:	b0 93 44 20 	sts	0x2044, r27	; 0x802044 <dds1_reg+0x3>
		}

		cpu_irq_restore(flags);
   1d6b6:	8d 85       	ldd	r24, Y+13	; 0x0d
   1d6b8:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}

	/* Calculate new increment values */
	sched_push(task_dac, SCHED_ENTRY_CB_TYPE__LISTTIME, 10, true, false, false);
   1d6bc:	c1 2c       	mov	r12, r1
   1d6be:	e1 2c       	mov	r14, r1
   1d6c0:	01 e0       	ldi	r16, 0x01	; 1
   1d6c2:	2a e0       	ldi	r18, 0x0A	; 10
   1d6c4:	30 e0       	ldi	r19, 0x00	; 0
   1d6c6:	40 e0       	ldi	r20, 0x00	; 0
   1d6c8:	50 e0       	ldi	r21, 0x00	; 0
   1d6ca:	60 e0       	ldi	r22, 0x00	; 0
   1d6cc:	83 e7       	ldi	r24, 0x73	; 115
   1d6ce:	91 e0       	ldi	r25, 0x01	; 1
   1d6d0:	0e 94 5d f7 	call	0x1eeba	; 0x1eeba <sched_push>
}
   1d6d4:	00 00       	nop
   1d6d6:	69 96       	adiw	r28, 0x19	; 25
   1d6d8:	cd bf       	out	0x3d, r28	; 61
   1d6da:	de bf       	out	0x3e, r29	; 62
   1d6dc:	df 91       	pop	r29
   1d6de:	cf 91       	pop	r28
   1d6e0:	1f 91       	pop	r17
   1d6e2:	0f 91       	pop	r16
   1d6e4:	ff 90       	pop	r15
   1d6e6:	ef 90       	pop	r14
   1d6e8:	cf 90       	pop	r12
   1d6ea:	08 95       	ret

0001d6ec <errorBeep_enable>:

void errorBeep_enable(bool enable)
{
   1d6ec:	cf 93       	push	r28
   1d6ee:	df 93       	push	r29
   1d6f0:	1f 92       	push	r1
   1d6f2:	cd b7       	in	r28, 0x3d	; 61
   1d6f4:	de b7       	in	r29, 0x3e	; 62
   1d6f6:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_errorBeep_enable = enable;
   1d6f8:	89 81       	ldd	r24, Y+1	; 0x01
   1d6fa:	80 93 5a 24 	sts	0x245A, r24	; 0x80245a <g_errorBeep_enable>

	save_globals(EEPROM_SAVE_BF__BEEP);
   1d6fe:	80 e1       	ldi	r24, 0x10	; 16
   1d700:	90 e0       	ldi	r25, 0x00	; 0
   1d702:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>
}
   1d706:	00 00       	nop
   1d708:	0f 90       	pop	r0
   1d70a:	df 91       	pop	r29
   1d70c:	cf 91       	pop	r28
   1d70e:	08 95       	ret

0001d710 <env_temp>:

void env_temp(float temp)
{
   1d710:	cf 92       	push	r12
   1d712:	df 92       	push	r13
   1d714:	ef 92       	push	r14
   1d716:	ff 92       	push	r15
   1d718:	cf 93       	push	r28
   1d71a:	df 93       	push	r29
   1d71c:	cd b7       	in	r28, 0x3d	; 61
   1d71e:	de b7       	in	r29, 0x3e	; 62
   1d720:	29 97       	sbiw	r28, 0x09	; 9
   1d722:	cd bf       	out	0x3d, r28	; 61
   1d724:	de bf       	out	0x3e, r29	; 62
   1d726:	6e 83       	std	Y+6, r22	; 0x06
   1d728:	7f 83       	std	Y+7, r23	; 0x07
   1d72a:	88 87       	std	Y+8, r24	; 0x08
   1d72c:	99 87       	std	Y+9, r25	; 0x09
	irqflags_t flags = cpu_irq_save();
   1d72e:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1d732:	89 83       	std	Y+1, r24	; 0x01
	int16_t l_env_temp_delta_100	= g_env_temp_delta_100;
   1d734:	80 91 19 29 	lds	r24, 0x2919	; 0x802919 <g_env_temp_delta_100>
   1d738:	90 91 1a 29 	lds	r25, 0x291A	; 0x80291a <g_env_temp_delta_100+0x1>
   1d73c:	8a 83       	std	Y+2, r24	; 0x02
   1d73e:	9b 83       	std	Y+3, r25	; 0x03
	int16_t l_env_temp_deg_100		= g_env_temp_deg_100;
   1d740:	80 91 1b 29 	lds	r24, 0x291B	; 0x80291b <g_env_temp_deg_100>
   1d744:	90 91 1c 29 	lds	r25, 0x291C	; 0x80291c <g_env_temp_deg_100+0x1>
   1d748:	8c 83       	std	Y+4, r24	; 0x04
   1d74a:	9d 83       	std	Y+5, r25	; 0x05
	cpu_irq_restore(flags);
   1d74c:	89 81       	ldd	r24, Y+1	; 0x01
   1d74e:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

	l_env_temp_delta_100 = (int16_t) ((l_env_temp_deg_100 + l_env_temp_delta_100) - (100.f * temp));
   1d752:	2c 81       	ldd	r18, Y+4	; 0x04
   1d754:	3d 81       	ldd	r19, Y+5	; 0x05
   1d756:	8a 81       	ldd	r24, Y+2	; 0x02
   1d758:	9b 81       	ldd	r25, Y+3	; 0x03
   1d75a:	82 0f       	add	r24, r18
   1d75c:	93 1f       	adc	r25, r19
   1d75e:	09 2e       	mov	r0, r25
   1d760:	00 0c       	add	r0, r0
   1d762:	aa 0b       	sbc	r26, r26
   1d764:	bb 0b       	sbc	r27, r27
   1d766:	bc 01       	movw	r22, r24
   1d768:	cd 01       	movw	r24, r26
   1d76a:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1d76e:	6b 01       	movw	r12, r22
   1d770:	7c 01       	movw	r14, r24
   1d772:	20 e0       	ldi	r18, 0x00	; 0
   1d774:	30 e0       	ldi	r19, 0x00	; 0
   1d776:	48 ec       	ldi	r20, 0xC8	; 200
   1d778:	52 e4       	ldi	r21, 0x42	; 66
   1d77a:	6e 81       	ldd	r22, Y+6	; 0x06
   1d77c:	7f 81       	ldd	r23, Y+7	; 0x07
   1d77e:	88 85       	ldd	r24, Y+8	; 0x08
   1d780:	99 85       	ldd	r25, Y+9	; 0x09
   1d782:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1d786:	dc 01       	movw	r26, r24
   1d788:	cb 01       	movw	r24, r22
   1d78a:	9c 01       	movw	r18, r24
   1d78c:	ad 01       	movw	r20, r26
   1d78e:	c7 01       	movw	r24, r14
   1d790:	b6 01       	movw	r22, r12
   1d792:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   1d796:	dc 01       	movw	r26, r24
   1d798:	cb 01       	movw	r24, r22
   1d79a:	bc 01       	movw	r22, r24
   1d79c:	cd 01       	movw	r24, r26
   1d79e:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   1d7a2:	dc 01       	movw	r26, r24
   1d7a4:	cb 01       	movw	r24, r22
   1d7a6:	8a 83       	std	Y+2, r24	; 0x02
   1d7a8:	9b 83       	std	Y+3, r25	; 0x03

	flags = cpu_irq_save();
   1d7aa:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1d7ae:	89 83       	std	Y+1, r24	; 0x01
	g_env_temp_delta_100 = l_env_temp_delta_100;
   1d7b0:	8a 81       	ldd	r24, Y+2	; 0x02
   1d7b2:	9b 81       	ldd	r25, Y+3	; 0x03
   1d7b4:	80 93 19 29 	sts	0x2919, r24	; 0x802919 <g_env_temp_delta_100>
   1d7b8:	90 93 1a 29 	sts	0x291A, r25	; 0x80291a <g_env_temp_delta_100+0x1>
	cpu_irq_restore(flags);
   1d7bc:	89 81       	ldd	r24, Y+1	; 0x01
   1d7be:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

	save_globals(EEPROM_SAVE_BF__ENV);
   1d7c2:	80 e4       	ldi	r24, 0x40	; 64
   1d7c4:	90 e0       	ldi	r25, 0x00	; 0
   1d7c6:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>
}
   1d7ca:	00 00       	nop
   1d7cc:	29 96       	adiw	r28, 0x09	; 9
   1d7ce:	cd bf       	out	0x3d, r28	; 61
   1d7d0:	de bf       	out	0x3e, r29	; 62
   1d7d2:	df 91       	pop	r29
   1d7d4:	cf 91       	pop	r28
   1d7d6:	ff 90       	pop	r15
   1d7d8:	ef 90       	pop	r14
   1d7da:	df 90       	pop	r13
   1d7dc:	cf 90       	pop	r12
   1d7de:	08 95       	ret

0001d7e0 <gsm_aprs_enable>:

void gsm_aprs_enable(bool enable)
{
   1d7e0:	cf 93       	push	r28
   1d7e2:	df 93       	push	r29
   1d7e4:	1f 92       	push	r1
   1d7e6:	cd b7       	in	r28, 0x3d	; 61
   1d7e8:	de b7       	in	r29, 0x3e	; 62
   1d7ea:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_gsm_aprs_enable = enable;
   1d7ec:	89 81       	ldd	r24, Y+1	; 0x01
   1d7ee:	80 93 f5 27 	sts	0x27F5, r24	; 0x8027f5 <g_gsm_aprs_enable>

	save_globals(EEPROM_SAVE_BF__GSM);
   1d7f2:	80 e8       	ldi	r24, 0x80	; 128
   1d7f4:	90 e0       	ldi	r25, 0x00	; 0
   1d7f6:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>
}
   1d7fa:	00 00       	nop
   1d7fc:	0f 90       	pop	r0
   1d7fe:	df 91       	pop	r29
   1d800:	cf 91       	pop	r28
   1d802:	08 95       	ret

0001d804 <gsm_pin_update>:

void gsm_pin_update(const char pin[])
{
   1d804:	cf 93       	push	r28
   1d806:	df 93       	push	r29
   1d808:	1f 92       	push	r1
   1d80a:	1f 92       	push	r1
   1d80c:	cd b7       	in	r28, 0x3d	; 61
   1d80e:	de b7       	in	r29, 0x3e	; 62
   1d810:	89 83       	std	Y+1, r24	; 0x01
   1d812:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_gsm_login_pwd, (uint8_t) sizeof(g_gsm_login_pwd), pin)) {
   1d814:	89 81       	ldd	r24, Y+1	; 0x01
   1d816:	9a 81       	ldd	r25, Y+2	; 0x02
   1d818:	ac 01       	movw	r20, r24
   1d81a:	6e e0       	ldi	r22, 0x0E	; 14
   1d81c:	80 e0       	ldi	r24, 0x00	; 0
   1d81e:	98 e2       	ldi	r25, 0x28	; 40
   1d820:	0e 94 b9 e2 	call	0x1c572	; 0x1c572 <copyStr>
   1d824:	89 2b       	or	r24, r25
   1d826:	21 f0       	breq	.+8      	; 0x1d830 <gsm_pin_update+0x2c>
		save_globals(EEPROM_SAVE_BF__GSM);
   1d828:	80 e8       	ldi	r24, 0x80	; 128
   1d82a:	90 e0       	ldi	r25, 0x00	; 0
   1d82c:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>
	}
}
   1d830:	00 00       	nop
   1d832:	0f 90       	pop	r0
   1d834:	0f 90       	pop	r0
   1d836:	df 91       	pop	r29
   1d838:	cf 91       	pop	r28
   1d83a:	08 95       	ret

0001d83c <gsm_enable>:

void gsm_enable(bool enable)
{
   1d83c:	cf 93       	push	r28
   1d83e:	df 93       	push	r29
   1d840:	00 d0       	rcall	.+0      	; 0x1d842 <gsm_enable+0x6>
   1d842:	cd b7       	in	r28, 0x3d	; 61
   1d844:	de b7       	in	r29, 0x3e	; 62
   1d846:	8b 83       	std	Y+3, r24	; 0x03
	/* atomic */
	g_gsm_enable = enable;
   1d848:	8b 81       	ldd	r24, Y+3	; 0x03
   1d84a:	80 93 f4 27 	sts	0x27F4, r24	; 0x8027f4 <g_gsm_enable>

	save_globals(EEPROM_SAVE_BF__GSM);
   1d84e:	80 e8       	ldi	r24, 0x80	; 128
   1d850:	90 e0       	ldi	r25, 0x00	; 0
   1d852:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>

	/* Switch to the desired activation */
	serial_gsm_activation(enable);
   1d856:	8b 81       	ldd	r24, Y+3	; 0x03
   1d858:	0e 94 ac 24 	call	0x4958	; 0x4958 <serial_gsm_activation>

	/* Activate GPRS link*/
	if (enable && g_gsm_aprs_enable) {
   1d85c:	8b 81       	ldd	r24, Y+3	; 0x03
   1d85e:	88 23       	and	r24, r24
   1d860:	09 f4       	brne	.+2      	; 0x1d864 <gsm_enable+0x28>
   1d862:	4f c0       	rjmp	.+158    	; 0x1d902 <gsm_enable+0xc6>
   1d864:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
   1d868:	88 23       	and	r24, r24
   1d86a:	09 f4       	brne	.+2      	; 0x1d86e <gsm_enable+0x32>
   1d86c:	4a c0       	rjmp	.+148    	; 0x1d902 <gsm_enable+0xc6>
		serial_gsm_gprs_link_openClose(true);
   1d86e:	81 e0       	ldi	r24, 0x01	; 1
   1d870:	0e 94 d0 24 	call	0x49a0	; 0x49a0 <serial_gsm_gprs_link_openClose>
		/* Inform about the serial communication success */
		{
			int len;

			/* LCD information */
			if (g_workmode != WORKMODE_RUN) {
   1d874:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
   1d878:	82 30       	cpi	r24, 0x02	; 2
   1d87a:	09 f1       	breq	.+66     	; 0x1d8be <gsm_enable+0x82>
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_READY);
   1d87c:	8d e7       	ldi	r24, 0x7D	; 125
   1d87e:	9e e3       	ldi	r25, 0x3E	; 62
   1d880:	89 2f       	mov	r24, r25
   1d882:	8f 93       	push	r24
   1d884:	8d e7       	ldi	r24, 0x7D	; 125
   1d886:	9e e3       	ldi	r25, 0x3E	; 62
   1d888:	8f 93       	push	r24
   1d88a:	1f 92       	push	r1
   1d88c:	80 e8       	ldi	r24, 0x80	; 128
   1d88e:	8f 93       	push	r24
   1d890:	89 eb       	ldi	r24, 0xB9	; 185
   1d892:	9a e2       	ldi	r25, 0x2A	; 42
   1d894:	89 2f       	mov	r24, r25
   1d896:	8f 93       	push	r24
   1d898:	89 eb       	ldi	r24, 0xB9	; 185
   1d89a:	9a e2       	ldi	r25, 0x2A	; 42
   1d89c:	8f 93       	push	r24
   1d89e:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1d8a2:	0f 90       	pop	r0
   1d8a4:	0f 90       	pop	r0
   1d8a6:	0f 90       	pop	r0
   1d8a8:	0f 90       	pop	r0
   1d8aa:	0f 90       	pop	r0
   1d8ac:	0f 90       	pop	r0
   1d8ae:	89 83       	std	Y+1, r24	; 0x01
   1d8b0:	9a 83       	std	Y+2, r25	; 0x02
				task_twi2_lcd_str(8, 10 * 10, g_prepare_buf);
   1d8b2:	49 eb       	ldi	r20, 0xB9	; 185
   1d8b4:	5a e2       	ldi	r21, 0x2A	; 42
   1d8b6:	64 e6       	ldi	r22, 0x64	; 100
   1d8b8:	88 e0       	ldi	r24, 0x08	; 8
   1d8ba:	0e 94 16 8f 	call	0x11e2c	; 0x11e2c <task_twi2_lcd_str>
			}

			/* USB information */
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_READY);
   1d8be:	83 e9       	ldi	r24, 0x93	; 147
   1d8c0:	9e e3       	ldi	r25, 0x3E	; 62
   1d8c2:	89 2f       	mov	r24, r25
   1d8c4:	8f 93       	push	r24
   1d8c6:	83 e9       	ldi	r24, 0x93	; 147
   1d8c8:	9e e3       	ldi	r25, 0x3E	; 62
   1d8ca:	8f 93       	push	r24
   1d8cc:	1f 92       	push	r1
   1d8ce:	80 e8       	ldi	r24, 0x80	; 128
   1d8d0:	8f 93       	push	r24
   1d8d2:	89 eb       	ldi	r24, 0xB9	; 185
   1d8d4:	9a e2       	ldi	r25, 0x2A	; 42
   1d8d6:	89 2f       	mov	r24, r25
   1d8d8:	8f 93       	push	r24
   1d8da:	89 eb       	ldi	r24, 0xB9	; 185
   1d8dc:	9a e2       	ldi	r25, 0x2A	; 42
   1d8de:	8f 93       	push	r24
   1d8e0:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1d8e4:	0f 90       	pop	r0
   1d8e6:	0f 90       	pop	r0
   1d8e8:	0f 90       	pop	r0
   1d8ea:	0f 90       	pop	r0
   1d8ec:	0f 90       	pop	r0
   1d8ee:	0f 90       	pop	r0
   1d8f0:	89 83       	std	Y+1, r24	; 0x01
   1d8f2:	9a 83       	std	Y+2, r25	; 0x02
			udi_write_tx_buf(g_prepare_buf, len, false);
   1d8f4:	89 81       	ldd	r24, Y+1	; 0x01
   1d8f6:	40 e0       	ldi	r20, 0x00	; 0
   1d8f8:	68 2f       	mov	r22, r24
   1d8fa:	89 eb       	ldi	r24, 0xB9	; 185
   1d8fc:	9a e2       	ldi	r25, 0x2A	; 42
   1d8fe:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
		}
	}
}
   1d902:	00 00       	nop
   1d904:	23 96       	adiw	r28, 0x03	; 3
   1d906:	cd bf       	out	0x3d, r28	; 61
   1d908:	de bf       	out	0x3e, r29	; 62
   1d90a:	df 91       	pop	r29
   1d90c:	cf 91       	pop	r28
   1d90e:	08 95       	ret

0001d910 <keyBeep_enable>:

void keyBeep_enable(bool enable)
{
   1d910:	cf 93       	push	r28
   1d912:	df 93       	push	r29
   1d914:	1f 92       	push	r1
   1d916:	cd b7       	in	r28, 0x3d	; 61
   1d918:	de b7       	in	r29, 0x3e	; 62
   1d91a:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_keyBeep_enable = enable;
   1d91c:	89 81       	ldd	r24, Y+1	; 0x01
   1d91e:	80 93 5b 24 	sts	0x245B, r24	; 0x80245b <g_keyBeep_enable>

	save_globals(EEPROM_SAVE_BF__BEEP);
   1d922:	80 e1       	ldi	r24, 0x10	; 16
   1d924:	90 e0       	ldi	r25, 0x00	; 0
   1d926:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>
}
   1d92a:	00 00       	nop
   1d92c:	0f 90       	pop	r0
   1d92e:	df 91       	pop	r29
   1d930:	cf 91       	pop	r28
   1d932:	08 95       	ret

0001d934 <pitchTone_mode>:

void pitchTone_mode(uint8_t mode)
{
   1d934:	cf 93       	push	r28
   1d936:	df 93       	push	r29
   1d938:	1f 92       	push	r1
   1d93a:	cd b7       	in	r28, 0x3d	; 61
   1d93c:	de b7       	in	r29, 0x3e	; 62
   1d93e:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_pitch_tone_mode = mode;
   1d940:	89 81       	ldd	r24, Y+1	; 0x01
   1d942:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <g_pitch_tone_mode>

	save_globals(EEPROM_SAVE_BF__PITCHTONE);
   1d946:	80 e2       	ldi	r24, 0x20	; 32
   1d948:	90 e0       	ldi	r25, 0x00	; 0
   1d94a:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>
}
   1d94e:	00 00       	nop
   1d950:	0f 90       	pop	r0
   1d952:	df 91       	pop	r29
   1d954:	cf 91       	pop	r28
   1d956:	08 95       	ret

0001d958 <qnh_setAuto>:

void qnh_setAuto(void)
{
   1d958:	cf 93       	push	r28
   1d95a:	df 93       	push	r29
   1d95c:	cd b7       	in	r28, 0x3d	; 61
   1d95e:	de b7       	in	r29, 0x3e	; 62
	/* atomic */
	g_qnh_is_auto	= true;
   1d960:	81 e0       	ldi	r24, 0x01	; 1
   1d962:	80 93 1f 29 	sts	0x291F, r24	; 0x80291f <g_qnh_is_auto>

	save_globals(EEPROM_SAVE_BF__ENV);
   1d966:	80 e4       	ldi	r24, 0x40	; 64
   1d968:	90 e0       	ldi	r25, 0x00	; 0
   1d96a:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>
}
   1d96e:	00 00       	nop
   1d970:	df 91       	pop	r29
   1d972:	cf 91       	pop	r28
   1d974:	08 95       	ret

0001d976 <qnh_setHeightM>:

void qnh_setHeightM(int16_t heightM)
{
   1d976:	cf 93       	push	r28
   1d978:	df 93       	push	r29
   1d97a:	00 d0       	rcall	.+0      	; 0x1d97c <qnh_setHeightM+0x6>
   1d97c:	cd b7       	in	r28, 0x3d	; 61
   1d97e:	de b7       	in	r29, 0x3e	; 62
   1d980:	8a 83       	std	Y+2, r24	; 0x02
   1d982:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   1d984:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1d988:	89 83       	std	Y+1, r24	; 0x01
	g_qnh_is_auto	= false;
   1d98a:	10 92 1f 29 	sts	0x291F, r1	; 0x80291f <g_qnh_is_auto>
	g_qnh_height_m	= heightM;
   1d98e:	8a 81       	ldd	r24, Y+2	; 0x02
   1d990:	9b 81       	ldd	r25, Y+3	; 0x03
   1d992:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <g_qnh_height_m>
   1d996:	90 93 21 29 	sts	0x2921, r25	; 0x802921 <g_qnh_height_m+0x1>
	cpu_irq_restore(flags);
   1d99a:	89 81       	ldd	r24, Y+1	; 0x01
   1d99c:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

	save_globals(EEPROM_SAVE_BF__ENV);
   1d9a0:	80 e4       	ldi	r24, 0x40	; 64
   1d9a2:	90 e0       	ldi	r25, 0x00	; 0
   1d9a4:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>
}
   1d9a8:	00 00       	nop
   1d9aa:	23 96       	adiw	r28, 0x03	; 3
   1d9ac:	cd bf       	out	0x3d, r28	; 61
   1d9ae:	de bf       	out	0x3e, r29	; 62
   1d9b0:	df 91       	pop	r29
   1d9b2:	cf 91       	pop	r28
   1d9b4:	08 95       	ret

0001d9b6 <printStatusLines_bitfield>:

void printStatusLines_bitfield(PRINT_STATUS_BF_ENUM_t bf)
{
   1d9b6:	cf 93       	push	r28
   1d9b8:	df 93       	push	r29
   1d9ba:	1f 92       	push	r1
   1d9bc:	cd b7       	in	r28, 0x3d	; 61
   1d9be:	de b7       	in	r29, 0x3e	; 62
   1d9c0:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_usb_cdc_printStatusLines_atxmega	= bf & PRINT_STATUS_LINES__ATXMEGA	?  true : false;
   1d9c2:	89 81       	ldd	r24, Y+1	; 0x01
   1d9c4:	88 2f       	mov	r24, r24
   1d9c6:	90 e0       	ldi	r25, 0x00	; 0
   1d9c8:	81 70       	andi	r24, 0x01	; 1
   1d9ca:	99 27       	eor	r25, r25
   1d9cc:	21 e0       	ldi	r18, 0x01	; 1
   1d9ce:	89 2b       	or	r24, r25
   1d9d0:	09 f4       	brne	.+2      	; 0x1d9d4 <printStatusLines_bitfield+0x1e>
   1d9d2:	20 e0       	ldi	r18, 0x00	; 0
   1d9d4:	20 93 66 25 	sts	0x2566, r18	; 0x802566 <g_usb_cdc_printStatusLines_atxmega>
	g_usb_cdc_printStatusLines_sim808	= bf & PRINT_STATUS_LINES__SIM808	?  true : false;
   1d9d8:	89 81       	ldd	r24, Y+1	; 0x01
   1d9da:	88 2f       	mov	r24, r24
   1d9dc:	90 e0       	ldi	r25, 0x00	; 0
   1d9de:	82 70       	andi	r24, 0x02	; 2
   1d9e0:	99 27       	eor	r25, r25
   1d9e2:	21 e0       	ldi	r18, 0x01	; 1
   1d9e4:	89 2b       	or	r24, r25
   1d9e6:	09 f4       	brne	.+2      	; 0x1d9ea <printStatusLines_bitfield+0x34>
   1d9e8:	20 e0       	ldi	r18, 0x00	; 0
   1d9ea:	20 93 67 25 	sts	0x2567, r18	; 0x802567 <g_usb_cdc_printStatusLines_sim808>
	g_usb_cdc_printStatusLines_1pps		= bf & PRINT_STATUS_LINES__1PPS		?  true : false;
   1d9ee:	89 81       	ldd	r24, Y+1	; 0x01
   1d9f0:	88 2f       	mov	r24, r24
   1d9f2:	90 e0       	ldi	r25, 0x00	; 0
   1d9f4:	84 70       	andi	r24, 0x04	; 4
   1d9f6:	99 27       	eor	r25, r25
   1d9f8:	21 e0       	ldi	r18, 0x01	; 1
   1d9fa:	89 2b       	or	r24, r25
   1d9fc:	09 f4       	brne	.+2      	; 0x1da00 <printStatusLines_bitfield+0x4a>
   1d9fe:	20 e0       	ldi	r18, 0x00	; 0
   1da00:	20 93 68 25 	sts	0x2568, r18	; 0x802568 <g_usb_cdc_printStatusLines_1pps>

	save_globals(EEPROM_SAVE_BF__PRINT_STATUS);
   1da04:	88 e0       	ldi	r24, 0x08	; 8
   1da06:	90 e0       	ldi	r25, 0x00	; 0
   1da08:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>
}
   1da0c:	00 00       	nop
   1da0e:	0f 90       	pop	r0
   1da10:	df 91       	pop	r29
   1da12:	cf 91       	pop	r28
   1da14:	08 95       	ret

0001da16 <shutdown>:

void shutdown(bool doReset)
{
   1da16:	cf 93       	push	r28
   1da18:	df 93       	push	r29
   1da1a:	1f 92       	push	r1
   1da1c:	cd b7       	in	r28, 0x3d	; 61
   1da1e:	de b7       	in	r29, 0x3e	; 62
   1da20:	89 83       	std	Y+1, r24	; 0x01
	/* Print the information */
	{
		task_twi2_lcd_cls();
   1da22:	0e 94 b6 8d 	call	0x11b6c	; 0x11b6c <task_twi2_lcd_cls>
		task_twi2_lcd_str(70, 5 * 10, strcpy_P(g_prepare_buf, PM_TWI1_SHUT_01));
   1da26:	60 eb       	ldi	r22, 0xB0	; 176
   1da28:	7e e3       	ldi	r23, 0x3E	; 62
   1da2a:	89 eb       	ldi	r24, 0xB9	; 185
   1da2c:	9a e2       	ldi	r25, 0x2A	; 42
   1da2e:	0f 94 97 3c 	call	0x2792e	; 0x2792e <strcpy_P>
   1da32:	ac 01       	movw	r20, r24
   1da34:	62 e3       	ldi	r22, 0x32	; 50
   1da36:	86 e4       	ldi	r24, 0x46	; 70
   1da38:	0e 94 16 8f 	call	0x11e2c	; 0x11e2c <task_twi2_lcd_str>

		g_workmode = WORKMODE_END;
   1da3c:	84 e0       	ldi	r24, 0x04	; 4
   1da3e:	80 93 6c 25 	sts	0x256C, r24	; 0x80256c <g_workmode>
	}

	/* Shutdown SIM808 */
	//if (g_gsm_mode != OFF) {
	{
		serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_OFF);
   1da42:	80 e0       	ldi	r24, 0x00	; 0
   1da44:	0e 94 3e 24 	call	0x487c	; 0x487c <serial_sim808_gsm_setFunc>
		serial_sim808_gsm_shutdown();
   1da48:	0e 94 f6 27 	call	0x4fec	; 0x4fec <serial_sim808_gsm_shutdown>
		serial_shutdown();
   1da4c:	0e 94 7c 34 	call	0x68f8	; 0x68f8 <serial_shutdown>
	}

	/* Terminate the USB connection */
	{
		stdio_usb_disable();
   1da50:	0f 94 5e 2b 	call	0x256bc	; 0x256bc <stdio_usb_disable>
		udc_stop();
   1da54:	0f 94 d4 25 	call	0x24ba8	; 0x24ba8 <udc_stop>

		/* Power reduction: disable power of the USB */
		PR_PRPF |= PR_USB_bm;
   1da58:	86 e7       	ldi	r24, 0x76	; 118
   1da5a:	90 e0       	ldi	r25, 0x00	; 0
   1da5c:	26 e7       	ldi	r18, 0x76	; 118
   1da5e:	30 e0       	ldi	r19, 0x00	; 0
   1da60:	f9 01       	movw	r30, r18
   1da62:	20 81       	ld	r18, Z
   1da64:	20 64       	ori	r18, 0x40	; 64
   1da66:	fc 01       	movw	r30, r24
   1da68:	20 83       	st	Z, r18
	}

	/* Reset the LCD */
	{
		/* Turn LED off */
		twi2_set_leds(0);
   1da6a:	80 e0       	ldi	r24, 0x00	; 0
   1da6c:	0e 94 de 66 	call	0xcdbc	; 0xcdbc <twi2_set_leds>

		/* Switch backlight off */
		twi2_set_ledbl(0, 0);
   1da70:	60 e0       	ldi	r22, 0x00	; 0
   1da72:	80 e0       	ldi	r24, 0x00	; 0
   1da74:	0e 94 8c 67 	call	0xcf18	; 0xcf18 <twi2_set_ledbl>

		/* Short high voltage of LCD */
		task_twi2_lcd_reset();
   1da78:	0e 94 8a 8c 	call	0x11914	; 0x11914 <task_twi2_lcd_reset>
	}

	/* Power off subsystems */
	{
		PR_PRPF |= PR_TWI_bm;
   1da7c:	86 e7       	ldi	r24, 0x76	; 118
   1da7e:	90 e0       	ldi	r25, 0x00	; 0
   1da80:	26 e7       	ldi	r18, 0x76	; 118
   1da82:	30 e0       	ldi	r19, 0x00	; 0
   1da84:	f9 01       	movw	r30, r18
   1da86:	20 81       	ld	r18, Z
   1da88:	20 64       	ori	r18, 0x40	; 64
   1da8a:	fc 01       	movw	r30, r24
   1da8c:	20 83       	st	Z, r18
		PR_PRPF |= PR_SPI_bm;
   1da8e:	86 e7       	ldi	r24, 0x76	; 118
   1da90:	90 e0       	ldi	r25, 0x00	; 0
   1da92:	26 e7       	ldi	r18, 0x76	; 118
   1da94:	30 e0       	ldi	r19, 0x00	; 0
   1da96:	f9 01       	movw	r30, r18
   1da98:	20 81       	ld	r18, Z
   1da9a:	28 60       	ori	r18, 0x08	; 8
   1da9c:	fc 01       	movw	r30, r24
   1da9e:	20 83       	st	Z, r18
		PR_PRPF |= PR_AC_bm;
   1daa0:	86 e7       	ldi	r24, 0x76	; 118
   1daa2:	90 e0       	ldi	r25, 0x00	; 0
   1daa4:	26 e7       	ldi	r18, 0x76	; 118
   1daa6:	30 e0       	ldi	r19, 0x00	; 0
   1daa8:	f9 01       	movw	r30, r18
   1daaa:	20 81       	ld	r18, Z
   1daac:	21 60       	ori	r18, 0x01	; 1
   1daae:	fc 01       	movw	r30, r24
   1dab0:	20 83       	st	Z, r18
		PR_PRPF |= PR_ADC_bm;
   1dab2:	86 e7       	ldi	r24, 0x76	; 118
   1dab4:	90 e0       	ldi	r25, 0x00	; 0
   1dab6:	26 e7       	ldi	r18, 0x76	; 118
   1dab8:	30 e0       	ldi	r19, 0x00	; 0
   1daba:	f9 01       	movw	r30, r18
   1dabc:	20 81       	ld	r18, Z
   1dabe:	22 60       	ori	r18, 0x02	; 2
   1dac0:	fc 01       	movw	r30, r24
   1dac2:	20 83       	st	Z, r18
		PR_PRPF |= PR_DAC_bm;
   1dac4:	86 e7       	ldi	r24, 0x76	; 118
   1dac6:	90 e0       	ldi	r25, 0x00	; 0
   1dac8:	26 e7       	ldi	r18, 0x76	; 118
   1daca:	30 e0       	ldi	r19, 0x00	; 0
   1dacc:	f9 01       	movw	r30, r18
   1dace:	20 81       	ld	r18, Z
   1dad0:	24 60       	ori	r18, 0x04	; 4
   1dad2:	fc 01       	movw	r30, r24
   1dad4:	20 83       	st	Z, r18
		PR_PRPF |= PR_DMA_bm;
   1dad6:	86 e7       	ldi	r24, 0x76	; 118
   1dad8:	90 e0       	ldi	r25, 0x00	; 0
   1dada:	26 e7       	ldi	r18, 0x76	; 118
   1dadc:	30 e0       	ldi	r19, 0x00	; 0
   1dade:	f9 01       	movw	r30, r18
   1dae0:	20 81       	ld	r18, Z
   1dae2:	21 60       	ori	r18, 0x01	; 1
   1dae4:	fc 01       	movw	r30, r24
   1dae6:	20 83       	st	Z, r18
		PR_PRPF |= PR_RTC_bm;
   1dae8:	86 e7       	ldi	r24, 0x76	; 118
   1daea:	90 e0       	ldi	r25, 0x00	; 0
   1daec:	26 e7       	ldi	r18, 0x76	; 118
   1daee:	30 e0       	ldi	r19, 0x00	; 0
   1daf0:	f9 01       	movw	r30, r18
   1daf2:	20 81       	ld	r18, Z
   1daf4:	24 60       	ori	r18, 0x04	; 4
   1daf6:	fc 01       	movw	r30, r24
   1daf8:	20 83       	st	Z, r18
		PR_PRPF |= PR_EVSYS_bm;
   1dafa:	86 e7       	ldi	r24, 0x76	; 118
   1dafc:	90 e0       	ldi	r25, 0x00	; 0
   1dafe:	26 e7       	ldi	r18, 0x76	; 118
   1db00:	30 e0       	ldi	r19, 0x00	; 0
   1db02:	f9 01       	movw	r30, r18
   1db04:	20 81       	ld	r18, Z
   1db06:	22 60       	ori	r18, 0x02	; 2
   1db08:	fc 01       	movw	r30, r24
   1db0a:	20 83       	st	Z, r18
	}

	if (doReset) {
   1db0c:	89 81       	ldd	r24, Y+1	; 0x01
   1db0e:	88 23       	and	r24, r24
   1db10:	19 f0       	breq	.+6      	; 0x1db18 <shutdown+0x102>
		asm volatile(
   1db12:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

	} else {
		/* Stop main loop */
		halt();
	}
}
   1db16:	01 c0       	rjmp	.+2      	; 0x1db1a <shutdown+0x104>
			:
		);

	} else {
		/* Stop main loop */
		halt();
   1db18:	e5 d0       	rcall	.+458    	; 0x1dce4 <halt>
	}
}
   1db1a:	00 00       	nop
   1db1c:	0f 90       	pop	r0
   1db1e:	df 91       	pop	r29
   1db20:	cf 91       	pop	r28
   1db22:	08 95       	ret

0001db24 <xoPwm_set>:

void xoPwm_set(int32_t mode_pwm)
{
   1db24:	cf 93       	push	r28
   1db26:	df 93       	push	r29
   1db28:	cd b7       	in	r28, 0x3d	; 61
   1db2a:	de b7       	in	r29, 0x3e	; 62
   1db2c:	2a 97       	sbiw	r28, 0x0a	; 10
   1db2e:	cd bf       	out	0x3d, r28	; 61
   1db30:	de bf       	out	0x3e, r29	; 62
   1db32:	6f 83       	std	Y+7, r22	; 0x07
   1db34:	78 87       	std	Y+8, r23	; 0x08
   1db36:	89 87       	std	Y+9, r24	; 0x09
   1db38:	9a 87       	std	Y+10, r25	; 0x0a
	int32_t l_xo_mode_pwm = INT16_MIN;
   1db3a:	80 e0       	ldi	r24, 0x00	; 0
   1db3c:	90 e8       	ldi	r25, 0x80	; 128
   1db3e:	af ef       	ldi	r26, 0xFF	; 255
   1db40:	bf ef       	ldi	r27, 0xFF	; 255
   1db42:	89 83       	std	Y+1, r24	; 0x01
   1db44:	9a 83       	std	Y+2, r25	; 0x02
   1db46:	ab 83       	std	Y+3, r26	; 0x03
   1db48:	bc 83       	std	Y+4, r27	; 0x04

	if (mode_pwm >= 0) {
   1db4a:	8f 81       	ldd	r24, Y+7	; 0x07
   1db4c:	98 85       	ldd	r25, Y+8	; 0x08
   1db4e:	a9 85       	ldd	r26, Y+9	; 0x09
   1db50:	ba 85       	ldd	r27, Y+10	; 0x0a
   1db52:	bb 23       	and	r27, r27
   1db54:	fc f0       	brlt	.+62     	; 0x1db94 <xoPwm_set+0x70>
		/* Set the PWM value for the VCTCXO pull voltage (should be abt. 1.5 V) */
		l_xo_mode_pwm = ((mode_pwm << C_XO_VAL_INT_SHIFT) & C_XO_VAL_INT_MASK);
   1db56:	8f 81       	ldd	r24, Y+7	; 0x07
   1db58:	98 85       	ldd	r25, Y+8	; 0x08
   1db5a:	a9 85       	ldd	r26, Y+9	; 0x09
   1db5c:	ba 85       	ldd	r27, Y+10	; 0x0a
   1db5e:	ba 2f       	mov	r27, r26
   1db60:	a9 2f       	mov	r26, r25
   1db62:	98 2f       	mov	r25, r24
   1db64:	88 27       	eor	r24, r24
   1db66:	88 27       	eor	r24, r24
   1db68:	bb 27       	eor	r27, r27
   1db6a:	89 83       	std	Y+1, r24	; 0x01
   1db6c:	9a 83       	std	Y+2, r25	; 0x02
   1db6e:	ab 83       	std	Y+3, r26	; 0x03
   1db70:	bc 83       	std	Y+4, r27	; 0x04
		tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) (l_xo_mode_pwm >> C_XO_VAL_INT_SHIFT));
   1db72:	89 81       	ldd	r24, Y+1	; 0x01
   1db74:	9a 81       	ldd	r25, Y+2	; 0x02
   1db76:	ab 81       	ldd	r26, Y+3	; 0x03
   1db78:	bc 81       	ldd	r27, Y+4	; 0x04
   1db7a:	89 2f       	mov	r24, r25
   1db7c:	9a 2f       	mov	r25, r26
   1db7e:	ab 2f       	mov	r26, r27
   1db80:	bb 27       	eor	r27, r27
   1db82:	a7 fd       	sbrc	r26, 7
   1db84:	ba 95       	dec	r27
   1db86:	ac 01       	movw	r20, r24
   1db88:	63 e0       	ldi	r22, 0x03	; 3
   1db8a:	80 e0       	ldi	r24, 0x00	; 0
   1db8c:	98 e0       	ldi	r25, 0x08	; 8
   1db8e:	0e 94 45 d7 	call	0x1ae8a	; 0x1ae8a <tc_write_cc_buffer>
   1db92:	82 c0       	rjmp	.+260    	; 0x1dc98 <xoPwm_set+0x174>

	} else {
		switch (mode_pwm) {
   1db94:	8f 81       	ldd	r24, Y+7	; 0x07
   1db96:	98 85       	ldd	r25, Y+8	; 0x08
   1db98:	a9 85       	ldd	r26, Y+9	; 0x09
   1db9a:	ba 85       	ldd	r27, Y+10	; 0x0a
   1db9c:	8e 3f       	cpi	r24, 0xFE	; 254
   1db9e:	2f ef       	ldi	r18, 0xFF	; 255
   1dba0:	92 07       	cpc	r25, r18
   1dba2:	a2 07       	cpc	r26, r18
   1dba4:	b2 07       	cpc	r27, r18
   1dba6:	39 f0       	breq	.+14     	; 0x1dbb6 <xoPwm_set+0x92>
   1dba8:	8f 3f       	cpi	r24, 0xFF	; 255
   1dbaa:	9f 4f       	sbci	r25, 0xFF	; 255
   1dbac:	af 4f       	sbci	r26, 0xFF	; 255
   1dbae:	bf 4f       	sbci	r27, 0xFF	; 255
   1dbb0:	09 f4       	brne	.+2      	; 0x1dbb4 <xoPwm_set+0x90>
   1dbb2:	4d c0       	rjmp	.+154    	; 0x1dc4e <xoPwm_set+0x12a>
   1dbb4:	71 c0       	rjmp	.+226    	; 0x1dc98 <xoPwm_set+0x174>
			case -2:
				/* Preset value */
				l_xo_mode_pwm = ((int32_t) (0.5f + g_pwm_vctcxo_cfg.period * C_VCTCXO_DEFAULT_VOLTS / C_VCTCXO_PWM_HI_VOLTS)) & UINT16_MAX;
   1dbb6:	80 91 ab 29 	lds	r24, 0x29AB	; 0x8029ab <g_pwm_vctcxo_cfg+0x5>
   1dbba:	90 91 ac 29 	lds	r25, 0x29AC	; 0x8029ac <g_pwm_vctcxo_cfg+0x6>
   1dbbe:	cc 01       	movw	r24, r24
   1dbc0:	a0 e0       	ldi	r26, 0x00	; 0
   1dbc2:	b0 e0       	ldi	r27, 0x00	; 0
   1dbc4:	bc 01       	movw	r22, r24
   1dbc6:	cd 01       	movw	r24, r26
   1dbc8:	0f 94 43 31 	call	0x26286	; 0x26286 <__floatunsisf>
   1dbcc:	dc 01       	movw	r26, r24
   1dbce:	cb 01       	movw	r24, r22
   1dbd0:	20 e0       	ldi	r18, 0x00	; 0
   1dbd2:	30 e0       	ldi	r19, 0x00	; 0
   1dbd4:	40 ec       	ldi	r20, 0xC0	; 192
   1dbd6:	5f e3       	ldi	r21, 0x3F	; 63
   1dbd8:	bc 01       	movw	r22, r24
   1dbda:	cd 01       	movw	r24, r26
   1dbdc:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1dbe0:	dc 01       	movw	r26, r24
   1dbe2:	cb 01       	movw	r24, r22
   1dbe4:	27 e2       	ldi	r18, 0x27	; 39
   1dbe6:	31 e3       	ldi	r19, 0x31	; 49
   1dbe8:	40 e5       	ldi	r20, 0x50	; 80
   1dbea:	50 e4       	ldi	r21, 0x40	; 64
   1dbec:	bc 01       	movw	r22, r24
   1dbee:	cd 01       	movw	r24, r26
   1dbf0:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   1dbf4:	dc 01       	movw	r26, r24
   1dbf6:	cb 01       	movw	r24, r22
   1dbf8:	20 e0       	ldi	r18, 0x00	; 0
   1dbfa:	30 e0       	ldi	r19, 0x00	; 0
   1dbfc:	40 e0       	ldi	r20, 0x00	; 0
   1dbfe:	5f e3       	ldi	r21, 0x3F	; 63
   1dc00:	bc 01       	movw	r22, r24
   1dc02:	cd 01       	movw	r24, r26
   1dc04:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1dc08:	dc 01       	movw	r26, r24
   1dc0a:	cb 01       	movw	r24, r22
   1dc0c:	bc 01       	movw	r22, r24
   1dc0e:	cd 01       	movw	r24, r26
   1dc10:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   1dc14:	dc 01       	movw	r26, r24
   1dc16:	cb 01       	movw	r24, r22
   1dc18:	aa 27       	eor	r26, r26
   1dc1a:	bb 27       	eor	r27, r27
   1dc1c:	89 83       	std	Y+1, r24	; 0x01
   1dc1e:	9a 83       	std	Y+2, r25	; 0x02
   1dc20:	ab 83       	std	Y+3, r26	; 0x03
   1dc22:	bc 83       	std	Y+4, r27	; 0x04
				tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t)l_xo_mode_pwm);	// Preset value with no flags
   1dc24:	89 81       	ldd	r24, Y+1	; 0x01
   1dc26:	9a 81       	ldd	r25, Y+2	; 0x02
   1dc28:	ac 01       	movw	r20, r24
   1dc2a:	63 e0       	ldi	r22, 0x03	; 3
   1dc2c:	80 e0       	ldi	r24, 0x00	; 0
   1dc2e:	98 e0       	ldi	r25, 0x08	; 8
   1dc30:	0e 94 45 d7 	call	0x1ae8a	; 0x1ae8a <tc_write_cc_buffer>
				l_xo_mode_pwm <<= C_XO_VAL_INT_SHIFT;
   1dc34:	89 81       	ldd	r24, Y+1	; 0x01
   1dc36:	9a 81       	ldd	r25, Y+2	; 0x02
   1dc38:	ab 81       	ldd	r26, Y+3	; 0x03
   1dc3a:	bc 81       	ldd	r27, Y+4	; 0x04
   1dc3c:	ba 2f       	mov	r27, r26
   1dc3e:	a9 2f       	mov	r26, r25
   1dc40:	98 2f       	mov	r25, r24
   1dc42:	88 27       	eor	r24, r24
   1dc44:	89 83       	std	Y+1, r24	; 0x01
   1dc46:	9a 83       	std	Y+2, r25	; 0x02
   1dc48:	ab 83       	std	Y+3, r26	; 0x03
   1dc4a:	bc 83       	std	Y+4, r27	; 0x04
			break;
   1dc4c:	25 c0       	rjmp	.+74     	; 0x1dc98 <xoPwm_set+0x174>

			case -1:
				/* PLL mode - get current PWM value and set PLL bit */
				{
					irqflags_t flags = cpu_irq_save();
   1dc4e:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1dc52:	8d 83       	std	Y+5, r24	; 0x05
					l_xo_mode_pwm = g_xo_mode_pwm;
   1dc54:	80 91 9f 28 	lds	r24, 0x289F	; 0x80289f <g_xo_mode_pwm>
   1dc58:	90 91 a0 28 	lds	r25, 0x28A0	; 0x8028a0 <g_xo_mode_pwm+0x1>
   1dc5c:	a0 91 a1 28 	lds	r26, 0x28A1	; 0x8028a1 <g_xo_mode_pwm+0x2>
   1dc60:	b0 91 a2 28 	lds	r27, 0x28A2	; 0x8028a2 <g_xo_mode_pwm+0x3>
   1dc64:	89 83       	std	Y+1, r24	; 0x01
   1dc66:	9a 83       	std	Y+2, r25	; 0x02
   1dc68:	ab 83       	std	Y+3, r26	; 0x03
   1dc6a:	bc 83       	std	Y+4, r27	; 0x04
					cpu_irq_restore(flags);
   1dc6c:	8d 81       	ldd	r24, Y+5	; 0x05
   1dc6e:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
				}
				l_xo_mode_pwm &= (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK);	// Mask out all flags
   1dc72:	89 81       	ldd	r24, Y+1	; 0x01
   1dc74:	9a 81       	ldd	r25, Y+2	; 0x02
   1dc76:	ab 81       	ldd	r26, Y+3	; 0x03
   1dc78:	bc 81       	ldd	r27, Y+4	; 0x04
   1dc7a:	bb 27       	eor	r27, r27
   1dc7c:	89 83       	std	Y+1, r24	; 0x01
   1dc7e:	9a 83       	std	Y+2, r25	; 0x02
   1dc80:	ab 83       	std	Y+3, r26	; 0x03
   1dc82:	bc 83       	std	Y+4, r27	; 0x04
				l_xo_mode_pwm |=  C_XO_BF_PLL;								// Flag: use PLL feature
   1dc84:	89 81       	ldd	r24, Y+1	; 0x01
   1dc86:	9a 81       	ldd	r25, Y+2	; 0x02
   1dc88:	ab 81       	ldd	r26, Y+3	; 0x03
   1dc8a:	bc 81       	ldd	r27, Y+4	; 0x04
   1dc8c:	b0 64       	ori	r27, 0x40	; 64
   1dc8e:	89 83       	std	Y+1, r24	; 0x01
   1dc90:	9a 83       	std	Y+2, r25	; 0x02
   1dc92:	ab 83       	std	Y+3, r26	; 0x03
   1dc94:	bc 83       	std	Y+4, r27	; 0x04
			break;
   1dc96:	00 00       	nop
		}
	}

	/* Write back global var */
	if (l_xo_mode_pwm != INT16_MIN) {
   1dc98:	89 81       	ldd	r24, Y+1	; 0x01
   1dc9a:	9a 81       	ldd	r25, Y+2	; 0x02
   1dc9c:	ab 81       	ldd	r26, Y+3	; 0x03
   1dc9e:	bc 81       	ldd	r27, Y+4	; 0x04
   1dca0:	81 15       	cp	r24, r1
   1dca2:	90 48       	sbci	r25, 0x80	; 128
   1dca4:	af 4f       	sbci	r26, 0xFF	; 255
   1dca6:	bf 4f       	sbci	r27, 0xFF	; 255
   1dca8:	b1 f0       	breq	.+44     	; 0x1dcd6 <xoPwm_set+0x1b2>
		irqflags_t flags = cpu_irq_save();
   1dcaa:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1dcae:	8e 83       	std	Y+6, r24	; 0x06
		g_xo_mode_pwm = l_xo_mode_pwm;
   1dcb0:	89 81       	ldd	r24, Y+1	; 0x01
   1dcb2:	9a 81       	ldd	r25, Y+2	; 0x02
   1dcb4:	ab 81       	ldd	r26, Y+3	; 0x03
   1dcb6:	bc 81       	ldd	r27, Y+4	; 0x04
   1dcb8:	80 93 9f 28 	sts	0x289F, r24	; 0x80289f <g_xo_mode_pwm>
   1dcbc:	90 93 a0 28 	sts	0x28A0, r25	; 0x8028a0 <g_xo_mode_pwm+0x1>
   1dcc0:	a0 93 a1 28 	sts	0x28A1, r26	; 0x8028a1 <g_xo_mode_pwm+0x2>
   1dcc4:	b0 93 a2 28 	sts	0x28A2, r27	; 0x8028a2 <g_xo_mode_pwm+0x3>
		cpu_irq_restore(flags);
   1dcc8:	8e 81       	ldd	r24, Y+6	; 0x06
   1dcca:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

		save_globals(EEPROM_SAVE_BF__VCTCXO);
   1dcce:	81 e0       	ldi	r24, 0x01	; 1
   1dcd0:	90 e0       	ldi	r25, 0x00	; 0
   1dcd2:	0e 94 e7 dc 	call	0x1b9ce	; 0x1b9ce <save_globals>
	}
}
   1dcd6:	00 00       	nop
   1dcd8:	2a 96       	adiw	r28, 0x0a	; 10
   1dcda:	cd bf       	out	0x3d, r28	; 61
   1dcdc:	de bf       	out	0x3e, r29	; 62
   1dcde:	df 91       	pop	r29
   1dce0:	cf 91       	pop	r28
   1dce2:	08 95       	ret

0001dce4 <halt>:

void halt(void)
{
   1dce4:	cf 93       	push	r28
   1dce6:	df 93       	push	r29
   1dce8:	cd b7       	in	r28, 0x3d	; 61
   1dcea:	de b7       	in	r29, 0x3e	; 62
	/* MAIN Loop Shutdown */
	/* atomic */
	{
		g_workmode = WORKMODE_END;
   1dcec:	84 e0       	ldi	r24, 0x04	; 4
   1dcee:	80 93 6c 25 	sts	0x256C, r24	; 0x80256c <g_workmode>
	}
}
   1dcf2:	00 00       	nop
   1dcf4:	df 91       	pop	r29
   1dcf6:	cf 91       	pop	r28
   1dcf8:	08 95       	ret

0001dcfa <calc_next_frame>:


static void calc_next_frame(dma_dac_buf_t buf[DAC_NR_OF_SAMPLES], uint32_t* dds0_reg_p, uint32_t* dds0_inc_p, uint32_t* dds1_reg_p, uint32_t* dds1_inc_p)
{
   1dcfa:	0f 93       	push	r16
   1dcfc:	1f 93       	push	r17
   1dcfe:	cf 93       	push	r28
   1dd00:	df 93       	push	r29
   1dd02:	cd b7       	in	r28, 0x3d	; 61
   1dd04:	de b7       	in	r29, 0x3e	; 62
   1dd06:	2f 97       	sbiw	r28, 0x0f	; 15
   1dd08:	cd bf       	out	0x3d, r28	; 61
   1dd0a:	de bf       	out	0x3e, r29	; 62
   1dd0c:	8e 83       	std	Y+6, r24	; 0x06
   1dd0e:	9f 83       	std	Y+7, r25	; 0x07
   1dd10:	68 87       	std	Y+8, r22	; 0x08
   1dd12:	79 87       	std	Y+9, r23	; 0x09
   1dd14:	4a 87       	std	Y+10, r20	; 0x0a
   1dd16:	5b 87       	std	Y+11, r21	; 0x0b
   1dd18:	2c 87       	std	Y+12, r18	; 0x0c
   1dd1a:	3d 87       	std	Y+13, r19	; 0x0d
   1dd1c:	0e 87       	std	Y+14, r16	; 0x0e
   1dd1e:	1f 87       	std	Y+15, r17	; 0x0f
	/* Filling the DMA block for a dual connected DAC channel */
	for (uint8_t idx = 0; idx < DAC_NR_OF_SAMPLES; ++idx, *dds0_reg_p += *dds0_inc_p, *dds1_reg_p += *dds1_inc_p) {
   1dd20:	19 82       	std	Y+1, r1	; 0x01
   1dd22:	73 c0       	rjmp	.+230    	; 0x1de0a <calc_next_frame+0x110>
		uint16_t dds0_phase = *dds0_reg_p >> 16;
   1dd24:	88 85       	ldd	r24, Y+8	; 0x08
   1dd26:	99 85       	ldd	r25, Y+9	; 0x09
   1dd28:	fc 01       	movw	r30, r24
   1dd2a:	80 81       	ld	r24, Z
   1dd2c:	91 81       	ldd	r25, Z+1	; 0x01
   1dd2e:	a2 81       	ldd	r26, Z+2	; 0x02
   1dd30:	b3 81       	ldd	r27, Z+3	; 0x03
   1dd32:	cd 01       	movw	r24, r26
   1dd34:	aa 27       	eor	r26, r26
   1dd36:	bb 27       	eor	r27, r27
   1dd38:	8a 83       	std	Y+2, r24	; 0x02
   1dd3a:	9b 83       	std	Y+3, r25	; 0x03
		buf[idx].ch0 = get_interpolated_sine(dds0_phase);
   1dd3c:	89 81       	ldd	r24, Y+1	; 0x01
   1dd3e:	88 2f       	mov	r24, r24
   1dd40:	90 e0       	ldi	r25, 0x00	; 0
   1dd42:	88 0f       	add	r24, r24
   1dd44:	99 1f       	adc	r25, r25
   1dd46:	88 0f       	add	r24, r24
   1dd48:	99 1f       	adc	r25, r25
   1dd4a:	2e 81       	ldd	r18, Y+6	; 0x06
   1dd4c:	3f 81       	ldd	r19, Y+7	; 0x07
   1dd4e:	89 01       	movw	r16, r18
   1dd50:	08 0f       	add	r16, r24
   1dd52:	19 1f       	adc	r17, r25
   1dd54:	8a 81       	ldd	r24, Y+2	; 0x02
   1dd56:	9b 81       	ldd	r25, Y+3	; 0x03
   1dd58:	0e 94 97 59 	call	0xb32e	; 0xb32e <get_interpolated_sine>
   1dd5c:	f8 01       	movw	r30, r16
   1dd5e:	80 83       	st	Z, r24
   1dd60:	91 83       	std	Z+1, r25	; 0x01

		uint16_t dds1_phase = *dds1_reg_p >> 16;
   1dd62:	8c 85       	ldd	r24, Y+12	; 0x0c
   1dd64:	9d 85       	ldd	r25, Y+13	; 0x0d
   1dd66:	fc 01       	movw	r30, r24
   1dd68:	80 81       	ld	r24, Z
   1dd6a:	91 81       	ldd	r25, Z+1	; 0x01
   1dd6c:	a2 81       	ldd	r26, Z+2	; 0x02
   1dd6e:	b3 81       	ldd	r27, Z+3	; 0x03
   1dd70:	cd 01       	movw	r24, r26
   1dd72:	aa 27       	eor	r26, r26
   1dd74:	bb 27       	eor	r27, r27
   1dd76:	8c 83       	std	Y+4, r24	; 0x04
   1dd78:	9d 83       	std	Y+5, r25	; 0x05
		buf[idx].ch1 = get_interpolated_sine(dds1_phase);
   1dd7a:	89 81       	ldd	r24, Y+1	; 0x01
   1dd7c:	88 2f       	mov	r24, r24
   1dd7e:	90 e0       	ldi	r25, 0x00	; 0
   1dd80:	88 0f       	add	r24, r24
   1dd82:	99 1f       	adc	r25, r25
   1dd84:	88 0f       	add	r24, r24
   1dd86:	99 1f       	adc	r25, r25
   1dd88:	2e 81       	ldd	r18, Y+6	; 0x06
   1dd8a:	3f 81       	ldd	r19, Y+7	; 0x07
   1dd8c:	89 01       	movw	r16, r18
   1dd8e:	08 0f       	add	r16, r24
   1dd90:	19 1f       	adc	r17, r25
   1dd92:	8c 81       	ldd	r24, Y+4	; 0x04
   1dd94:	9d 81       	ldd	r25, Y+5	; 0x05
   1dd96:	0e 94 97 59 	call	0xb32e	; 0xb32e <get_interpolated_sine>
   1dd9a:	f8 01       	movw	r30, r16
   1dd9c:	82 83       	std	Z+2, r24	; 0x02
   1dd9e:	93 83       	std	Z+3, r25	; 0x03


static void calc_next_frame(dma_dac_buf_t buf[DAC_NR_OF_SAMPLES], uint32_t* dds0_reg_p, uint32_t* dds0_inc_p, uint32_t* dds1_reg_p, uint32_t* dds1_inc_p)
{
	/* Filling the DMA block for a dual connected DAC channel */
	for (uint8_t idx = 0; idx < DAC_NR_OF_SAMPLES; ++idx, *dds0_reg_p += *dds0_inc_p, *dds1_reg_p += *dds1_inc_p) {
   1dda0:	89 81       	ldd	r24, Y+1	; 0x01
   1dda2:	8f 5f       	subi	r24, 0xFF	; 255
   1dda4:	89 83       	std	Y+1, r24	; 0x01
   1dda6:	88 85       	ldd	r24, Y+8	; 0x08
   1dda8:	99 85       	ldd	r25, Y+9	; 0x09
   1ddaa:	fc 01       	movw	r30, r24
   1ddac:	20 81       	ld	r18, Z
   1ddae:	31 81       	ldd	r19, Z+1	; 0x01
   1ddb0:	42 81       	ldd	r20, Z+2	; 0x02
   1ddb2:	53 81       	ldd	r21, Z+3	; 0x03
   1ddb4:	8a 85       	ldd	r24, Y+10	; 0x0a
   1ddb6:	9b 85       	ldd	r25, Y+11	; 0x0b
   1ddb8:	fc 01       	movw	r30, r24
   1ddba:	80 81       	ld	r24, Z
   1ddbc:	91 81       	ldd	r25, Z+1	; 0x01
   1ddbe:	a2 81       	ldd	r26, Z+2	; 0x02
   1ddc0:	b3 81       	ldd	r27, Z+3	; 0x03
   1ddc2:	82 0f       	add	r24, r18
   1ddc4:	93 1f       	adc	r25, r19
   1ddc6:	a4 1f       	adc	r26, r20
   1ddc8:	b5 1f       	adc	r27, r21
   1ddca:	28 85       	ldd	r18, Y+8	; 0x08
   1ddcc:	39 85       	ldd	r19, Y+9	; 0x09
   1ddce:	f9 01       	movw	r30, r18
   1ddd0:	80 83       	st	Z, r24
   1ddd2:	91 83       	std	Z+1, r25	; 0x01
   1ddd4:	a2 83       	std	Z+2, r26	; 0x02
   1ddd6:	b3 83       	std	Z+3, r27	; 0x03
   1ddd8:	8c 85       	ldd	r24, Y+12	; 0x0c
   1ddda:	9d 85       	ldd	r25, Y+13	; 0x0d
   1dddc:	fc 01       	movw	r30, r24
   1ddde:	20 81       	ld	r18, Z
   1dde0:	31 81       	ldd	r19, Z+1	; 0x01
   1dde2:	42 81       	ldd	r20, Z+2	; 0x02
   1dde4:	53 81       	ldd	r21, Z+3	; 0x03
   1dde6:	8e 85       	ldd	r24, Y+14	; 0x0e
   1dde8:	9f 85       	ldd	r25, Y+15	; 0x0f
   1ddea:	fc 01       	movw	r30, r24
   1ddec:	80 81       	ld	r24, Z
   1ddee:	91 81       	ldd	r25, Z+1	; 0x01
   1ddf0:	a2 81       	ldd	r26, Z+2	; 0x02
   1ddf2:	b3 81       	ldd	r27, Z+3	; 0x03
   1ddf4:	82 0f       	add	r24, r18
   1ddf6:	93 1f       	adc	r25, r19
   1ddf8:	a4 1f       	adc	r26, r20
   1ddfa:	b5 1f       	adc	r27, r21
   1ddfc:	2c 85       	ldd	r18, Y+12	; 0x0c
   1ddfe:	3d 85       	ldd	r19, Y+13	; 0x0d
   1de00:	f9 01       	movw	r30, r18
   1de02:	80 83       	st	Z, r24
   1de04:	91 83       	std	Z+1, r25	; 0x01
   1de06:	a2 83       	std	Z+2, r26	; 0x02
   1de08:	b3 83       	std	Z+3, r27	; 0x03
   1de0a:	89 81       	ldd	r24, Y+1	; 0x01
   1de0c:	88 30       	cpi	r24, 0x08	; 8
   1de0e:	08 f4       	brcc	.+2      	; 0x1de12 <calc_next_frame+0x118>
   1de10:	89 cf       	rjmp	.-238    	; 0x1dd24 <calc_next_frame+0x2a>
		buf[idx].ch0 = get_interpolated_sine(dds0_phase);

		uint16_t dds1_phase = *dds1_reg_p >> 16;
		buf[idx].ch1 = get_interpolated_sine(dds1_phase);
	}
}
   1de12:	00 00       	nop
   1de14:	2f 96       	adiw	r28, 0x0f	; 15
   1de16:	cd bf       	out	0x3d, r28	; 61
   1de18:	de bf       	out	0x3e, r29	; 62
   1de1a:	df 91       	pop	r29
   1de1c:	cf 91       	pop	r28
   1de1e:	1f 91       	pop	r17
   1de20:	0f 91       	pop	r16
   1de22:	08 95       	ret

0001de24 <isr_100ms_main_1pps>:
const char					PM_DEBUG_MAIN_1PPS_1[]				= "DEBUG_MAIN_1PPS: diff=%+04d, last_adjust=%d, inSpan=%d, ";
const char					PM_DEBUG_MAIN_1PPS_2[]				= "doUpdate=%d, outOfSync=%d\r\n";
PROGMEM_DECLARE(const char, PM_DEBUG_MAIN_1PPS_1[]);
PROGMEM_DECLARE(const char, PM_DEBUG_MAIN_1PPS_2[]);
static void isr_100ms_main_1pps(void)
{
   1de24:	af 92       	push	r10
   1de26:	bf 92       	push	r11
   1de28:	cf 92       	push	r12
   1de2a:	df 92       	push	r13
   1de2c:	ef 92       	push	r14
   1de2e:	ff 92       	push	r15
   1de30:	0f 93       	push	r16
   1de32:	1f 93       	push	r17
   1de34:	cf 93       	push	r28
   1de36:	df 93       	push	r29
   1de38:	cd b7       	in	r28, 0x3d	; 61
   1de3a:	de b7       	in	r29, 0x3e	; 62
   1de3c:	c6 58       	subi	r28, 0x86	; 134
   1de3e:	d1 09       	sbc	r29, r1
   1de40:	cd bf       	out	0x3d, r28	; 61
   1de42:	de bf       	out	0x3e, r29	; 62
	/* Correct 1PPS time - called each second once */

	/* Leave when no new event has arrived */
	if (!g_1pps_last_new) {
   1de44:	90 91 75 24 	lds	r25, 0x2475	; 0x802475 <g_1pps_last_new>
   1de48:	81 e0       	ldi	r24, 0x01	; 1
   1de4a:	89 27       	eor	r24, r25
   1de4c:	88 23       	and	r24, r24
   1de4e:	09 f0       	breq	.+2      	; 0x1de52 <isr_100ms_main_1pps+0x2e>
   1de50:	ea c1       	rjmp	.+980    	; 0x1e226 <isr_100ms_main_1pps+0x402>
		return;

	} else {
		bool doUpdate				= false;
   1de52:	19 82       	std	Y+1, r1	; 0x01
		bool inSpan					= false;
   1de54:	1a 82       	std	Y+2, r1	; 0x02
		int16_t l_1pps_last_diff	= 0;
   1de56:	1b 82       	std	Y+3, r1	; 0x03
   1de58:	1c 82       	std	Y+4, r1	; 0x04

		/* Timer has adjust to 1PPS */
		if (g_1pps_last_adjust) {
   1de5a:	80 91 76 24 	lds	r24, 0x2476	; 0x802476 <g_1pps_last_adjust>
   1de5e:	88 23       	and	r24, r24
   1de60:	79 f1       	breq	.+94     	; 0x1dec0 <isr_100ms_main_1pps+0x9c>
			g_1pps_last_adjust			= false;
   1de62:	10 92 76 24 	sts	0x2476, r1	; 0x802476 <g_1pps_last_adjust>
			g_1pps_processed_lo			= g_1pps_last_lo;
   1de66:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <g_1pps_last_lo>
   1de6a:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <g_1pps_last_lo+0x1>
   1de6e:	80 93 77 24 	sts	0x2477, r24	; 0x802477 <g_1pps_processed_lo>
   1de72:	90 93 78 24 	sts	0x2478, r25	; 0x802478 <g_1pps_processed_lo+0x1>
			g_1pps_processed_hi			= g_1pps_last_hi;
   1de76:	20 91 6a 24 	lds	r18, 0x246A	; 0x80246a <g_1pps_last_hi>
   1de7a:	30 91 6b 24 	lds	r19, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1de7e:	40 91 6c 24 	lds	r20, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1de82:	50 91 6d 24 	lds	r21, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1de86:	60 91 6e 24 	lds	r22, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1de8a:	70 91 6f 24 	lds	r23, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1de8e:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1de92:	90 91 71 24 	lds	r25, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1de96:	20 93 79 24 	sts	0x2479, r18	; 0x802479 <g_1pps_processed_hi>
   1de9a:	30 93 7a 24 	sts	0x247A, r19	; 0x80247a <g_1pps_processed_hi+0x1>
   1de9e:	40 93 7b 24 	sts	0x247B, r20	; 0x80247b <g_1pps_processed_hi+0x2>
   1dea2:	50 93 7c 24 	sts	0x247C, r21	; 0x80247c <g_1pps_processed_hi+0x3>
   1dea6:	60 93 7d 24 	sts	0x247D, r22	; 0x80247d <g_1pps_processed_hi+0x4>
   1deaa:	70 93 7e 24 	sts	0x247E, r23	; 0x80247e <g_1pps_processed_hi+0x5>
   1deae:	80 93 7f 24 	sts	0x247F, r24	; 0x80247f <g_1pps_processed_hi+0x6>
   1deb2:	90 93 80 24 	sts	0x2480, r25	; 0x802480 <g_1pps_processed_hi+0x7>
			g_1pps_processed_outOfSync	= 0;
   1deb6:	10 92 82 24 	sts	0x2482, r1	; 0x802482 <g_1pps_processed_outOfSync>
			inSpan						= true;
   1deba:	81 e0       	ldi	r24, 0x01	; 1
   1debc:	8a 83       	std	Y+2, r24	; 0x02
   1debe:	25 c1       	rjmp	.+586    	; 0x1e10a <isr_100ms_main_1pps+0x2e6>

		} else {
			/* Normal operation */
			if (g_1pps_processed_lo || g_1pps_processed_hi) {
   1dec0:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1dec4:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1dec8:	89 2b       	or	r24, r25
   1deca:	e9 f4       	brne	.+58     	; 0x1df06 <isr_100ms_main_1pps+0xe2>
   1decc:	a0 90 79 24 	lds	r10, 0x2479	; 0x802479 <g_1pps_processed_hi>
   1ded0:	b0 90 7a 24 	lds	r11, 0x247A	; 0x80247a <g_1pps_processed_hi+0x1>
   1ded4:	c0 90 7b 24 	lds	r12, 0x247B	; 0x80247b <g_1pps_processed_hi+0x2>
   1ded8:	d0 90 7c 24 	lds	r13, 0x247C	; 0x80247c <g_1pps_processed_hi+0x3>
   1dedc:	e0 90 7d 24 	lds	r14, 0x247D	; 0x80247d <g_1pps_processed_hi+0x4>
   1dee0:	f0 90 7e 24 	lds	r15, 0x247E	; 0x80247e <g_1pps_processed_hi+0x5>
   1dee4:	00 91 7f 24 	lds	r16, 0x247F	; 0x80247f <g_1pps_processed_hi+0x6>
   1dee8:	10 91 80 24 	lds	r17, 0x2480	; 0x802480 <g_1pps_processed_hi+0x7>
   1deec:	2a 2d       	mov	r18, r10
   1deee:	3b 2d       	mov	r19, r11
   1def0:	4c 2d       	mov	r20, r12
   1def2:	5d 2d       	mov	r21, r13
   1def4:	6e 2d       	mov	r22, r14
   1def6:	7f 2d       	mov	r23, r15
   1def8:	80 2f       	mov	r24, r16
   1defa:	91 2f       	mov	r25, r17
   1defc:	a0 e0       	ldi	r26, 0x00	; 0
   1defe:	0f 94 3a 3a 	call	0x27474	; 0x27474 <__cmpdi2_s8>
   1df02:	09 f4       	brne	.+2      	; 0x1df06 <isr_100ms_main_1pps+0xe2>
   1df04:	9a c0       	rjmp	.+308    	; 0x1e03a <isr_100ms_main_1pps+0x216>
				/* Calculate diff-time */
				l_1pps_last_diff = (int16_t)g_1pps_last_lo - (int16_t)g_1pps_processed_lo;
   1df06:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <g_1pps_last_lo>
   1df0a:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <g_1pps_last_lo+0x1>
   1df0e:	9c 01       	movw	r18, r24
   1df10:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1df14:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1df18:	a9 01       	movw	r20, r18
   1df1a:	48 1b       	sub	r20, r24
   1df1c:	59 0b       	sbc	r21, r25
   1df1e:	ca 01       	movw	r24, r20
   1df20:	8b 83       	std	Y+3, r24	; 0x03
   1df22:	9c 83       	std	Y+4, r25	; 0x04

				/* Border values */
				if (l_1pps_last_diff < (C_TCC1_BORDER_OFFSET - C_TCC1_PERIOD)) {
   1df24:	8b 81       	ldd	r24, Y+3	; 0x03
   1df26:	9c 81       	ldd	r25, Y+4	; 0x04
   1df28:	88 38       	cpi	r24, 0x88	; 136
   1df2a:	96 49       	sbci	r25, 0x96	; 150
   1df2c:	3c f4       	brge	.+14     	; 0x1df3c <isr_100ms_main_1pps+0x118>
					l_1pps_last_diff += C_TCC1_PERIOD;
   1df2e:	8b 81       	ldd	r24, Y+3	; 0x03
   1df30:	9c 81       	ldd	r25, Y+4	; 0x04
   1df32:	80 5d       	subi	r24, 0xD0	; 208
   1df34:	9a 48       	sbci	r25, 0x8A	; 138
   1df36:	8b 83       	std	Y+3, r24	; 0x03
   1df38:	9c 83       	std	Y+4, r25	; 0x04
   1df3a:	0b c0       	rjmp	.+22     	; 0x1df52 <isr_100ms_main_1pps+0x12e>
				} else if ((C_TCC1_PERIOD - C_TCC1_BORDER_OFFSET) < l_1pps_last_diff) {
   1df3c:	8b 81       	ldd	r24, Y+3	; 0x03
   1df3e:	9c 81       	ldd	r25, Y+4	; 0x04
   1df40:	89 37       	cpi	r24, 0x79	; 121
   1df42:	99 46       	sbci	r25, 0x69	; 105
   1df44:	34 f0       	brlt	.+12     	; 0x1df52 <isr_100ms_main_1pps+0x12e>
					l_1pps_last_diff -= C_TCC1_PERIOD;
   1df46:	8b 81       	ldd	r24, Y+3	; 0x03
   1df48:	9c 81       	ldd	r25, Y+4	; 0x04
   1df4a:	80 53       	subi	r24, 0x30	; 48
   1df4c:	95 47       	sbci	r25, 0x75	; 117
   1df4e:	8b 83       	std	Y+3, r24	; 0x03
   1df50:	9c 83       	std	Y+4, r25	; 0x04
				}

				/* Window check */
				if ((-C_TCC1_SPAN_HALF <= l_1pps_last_diff) && (l_1pps_last_diff <= C_TCC1_SPAN_HALF)) {	// +/- 1.67 s
   1df52:	8b 81       	ldd	r24, Y+3	; 0x03
   1df54:	9c 81       	ldd	r25, Y+4	; 0x04
   1df56:	8e 3c       	cpi	r24, 0xCE	; 206
   1df58:	9f 4f       	sbci	r25, 0xFF	; 255
   1df5a:	44 f0       	brlt	.+16     	; 0x1df6c <isr_100ms_main_1pps+0x148>
   1df5c:	8b 81       	ldd	r24, Y+3	; 0x03
   1df5e:	9c 81       	ldd	r25, Y+4	; 0x04
   1df60:	c3 97       	sbiw	r24, 0x33	; 51
   1df62:	24 f4       	brge	.+8      	; 0x1df6c <isr_100ms_main_1pps+0x148>
					inSpan		= true;
   1df64:	81 e0       	ldi	r24, 0x01	; 1
   1df66:	8a 83       	std	Y+2, r24	; 0x02
					doUpdate	= true;
   1df68:	81 e0       	ldi	r24, 0x01	; 1
   1df6a:	89 83       	std	Y+1, r24	; 0x01
				}

				/* Move slowly to meridian */
				if ((0 <= g_1pps_processed_lo) && (g_1pps_processed_lo < C_TCC1_MEAN_OFFSET)) {									// To early
   1df6c:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1df70:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1df74:	88 3e       	cpi	r24, 0xE8	; 232
   1df76:	93 40       	sbci	r25, 0x03	; 3
   1df78:	00 f5       	brcc	.+64     	; 0x1dfba <isr_100ms_main_1pps+0x196>
					l_1pps_last_diff -= (C_TCC1_MEAN_OFFSET - g_1pps_processed_lo) / 40;
   1df7a:	4b 81       	ldd	r20, Y+3	; 0x03
   1df7c:	5c 81       	ldd	r21, Y+4	; 0x04
   1df7e:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1df82:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1df86:	28 ee       	ldi	r18, 0xE8	; 232
   1df88:	33 e0       	ldi	r19, 0x03	; 3
   1df8a:	b9 01       	movw	r22, r18
   1df8c:	68 1b       	sub	r22, r24
   1df8e:	79 0b       	sbc	r23, r25
   1df90:	cb 01       	movw	r24, r22
   1df92:	9c 01       	movw	r18, r24
   1df94:	ad ec       	ldi	r26, 0xCD	; 205
   1df96:	bc ec       	ldi	r27, 0xCC	; 204
   1df98:	0f 94 a8 38 	call	0x27150	; 0x27150 <__umulhisi3>
   1df9c:	96 95       	lsr	r25
   1df9e:	87 95       	ror	r24
   1dfa0:	92 95       	swap	r25
   1dfa2:	82 95       	swap	r24
   1dfa4:	8f 70       	andi	r24, 0x0F	; 15
   1dfa6:	89 27       	eor	r24, r25
   1dfa8:	9f 70       	andi	r25, 0x0F	; 15
   1dfaa:	89 27       	eor	r24, r25
   1dfac:	9a 01       	movw	r18, r20
   1dfae:	28 1b       	sub	r18, r24
   1dfb0:	39 0b       	sbc	r19, r25
   1dfb2:	c9 01       	movw	r24, r18
   1dfb4:	8b 83       	std	Y+3, r24	; 0x03
   1dfb6:	9c 83       	std	Y+4, r25	; 0x04
   1dfb8:	28 c0       	rjmp	.+80     	; 0x1e00a <isr_100ms_main_1pps+0x1e6>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
   1dfba:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1dfbe:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1dfc2:	89 3e       	cpi	r24, 0xE9	; 233
   1dfc4:	93 40       	sbci	r25, 0x03	; 3
   1dfc6:	08 f1       	brcs	.+66     	; 0x1e00a <isr_100ms_main_1pps+0x1e6>
   1dfc8:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1dfcc:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1dfd0:	81 3d       	cpi	r24, 0xD1	; 209
   1dfd2:	97 40       	sbci	r25, 0x07	; 7
   1dfd4:	d0 f4       	brcc	.+52     	; 0x1e00a <isr_100ms_main_1pps+0x1e6>
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
   1dfd6:	80 91 77 24 	lds	r24, 0x2477	; 0x802477 <g_1pps_processed_lo>
   1dfda:	90 91 78 24 	lds	r25, 0x2478	; 0x802478 <g_1pps_processed_lo+0x1>
   1dfde:	88 5e       	subi	r24, 0xE8	; 232
   1dfe0:	93 40       	sbci	r25, 0x03	; 3
   1dfe2:	9c 01       	movw	r18, r24
   1dfe4:	ad ec       	ldi	r26, 0xCD	; 205
   1dfe6:	bc ec       	ldi	r27, 0xCC	; 204
   1dfe8:	0f 94 a8 38 	call	0x27150	; 0x27150 <__umulhisi3>
   1dfec:	9c 01       	movw	r18, r24
   1dfee:	36 95       	lsr	r19
   1dff0:	27 95       	ror	r18
   1dff2:	32 95       	swap	r19
   1dff4:	22 95       	swap	r18
   1dff6:	2f 70       	andi	r18, 0x0F	; 15
   1dff8:	23 27       	eor	r18, r19
   1dffa:	3f 70       	andi	r19, 0x0F	; 15
   1dffc:	23 27       	eor	r18, r19
   1dffe:	8b 81       	ldd	r24, Y+3	; 0x03
   1e000:	9c 81       	ldd	r25, Y+4	; 0x04
   1e002:	82 0f       	add	r24, r18
   1e004:	93 1f       	adc	r25, r19
   1e006:	8b 83       	std	Y+3, r24	; 0x03
   1e008:	9c 83       	std	Y+4, r25	; 0x04
				}

				if (inSpan) {
   1e00a:	8a 81       	ldd	r24, Y+2	; 0x02
   1e00c:	88 23       	and	r24, r24
   1e00e:	19 f0       	breq	.+6      	; 0x1e016 <isr_100ms_main_1pps+0x1f2>
					g_1pps_processed_outOfSync = 0;
   1e010:	10 92 82 24 	sts	0x2482, r1	; 0x802482 <g_1pps_processed_outOfSync>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1e014:	15 c0       	rjmp	.+42     	; 0x1e040 <isr_100ms_main_1pps+0x21c>
					g_1pps_processed_outOfSync = 0;
				} else {
					/* Re-align meridian */
					if (g_1pps_processed_outOfSync > 10) {
   1e016:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <g_1pps_processed_outOfSync>
   1e01a:	8b 30       	cpi	r24, 0x0B	; 11
   1e01c:	20 f0       	brcs	.+8      	; 0x1e026 <isr_100ms_main_1pps+0x202>
						doUpdate			= true;
   1e01e:	81 e0       	ldi	r24, 0x01	; 1
   1e020:	89 83       	std	Y+1, r24	; 0x01
						l_1pps_last_diff	= 0;
   1e022:	1b 82       	std	Y+3, r1	; 0x03
   1e024:	1c 82       	std	Y+4, r1	; 0x04
					}

					if (g_1pps_processed_outOfSync < 255) {
   1e026:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <g_1pps_processed_outOfSync>
   1e02a:	8f 3f       	cpi	r24, 0xFF	; 255
   1e02c:	49 f0       	breq	.+18     	; 0x1e040 <isr_100ms_main_1pps+0x21c>
						g_1pps_processed_outOfSync++;
   1e02e:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <g_1pps_processed_outOfSync>
   1e032:	8f 5f       	subi	r24, 0xFF	; 255
   1e034:	80 93 82 24 	sts	0x2482, r24	; 0x802482 <g_1pps_processed_outOfSync>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1e038:	03 c0       	rjmp	.+6      	; 0x1e040 <isr_100ms_main_1pps+0x21c>
					}
				}

			} else {
				/* Preset with first event */
				doUpdate = true;
   1e03a:	81 e0       	ldi	r24, 0x01	; 1
   1e03c:	89 83       	std	Y+1, r24	; 0x01
   1e03e:	01 c0       	rjmp	.+2      	; 0x1e042 <isr_100ms_main_1pps+0x21e>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1e040:	00 00       	nop
			} else {
				/* Preset with first event */
				doUpdate = true;
			}

			if (doUpdate) {
   1e042:	89 81       	ldd	r24, Y+1	; 0x01
   1e044:	88 23       	and	r24, r24
   1e046:	49 f1       	breq	.+82     	; 0x1e09a <isr_100ms_main_1pps+0x276>
				g_1pps_processed_lo  = g_1pps_last_lo;
   1e048:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <g_1pps_last_lo>
   1e04c:	90 91 69 24 	lds	r25, 0x2469	; 0x802469 <g_1pps_last_lo+0x1>
   1e050:	80 93 77 24 	sts	0x2477, r24	; 0x802477 <g_1pps_processed_lo>
   1e054:	90 93 78 24 	sts	0x2478, r25	; 0x802478 <g_1pps_processed_lo+0x1>
				g_1pps_processed_hi  = g_1pps_last_hi;
   1e058:	20 91 6a 24 	lds	r18, 0x246A	; 0x80246a <g_1pps_last_hi>
   1e05c:	30 91 6b 24 	lds	r19, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1e060:	40 91 6c 24 	lds	r20, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1e064:	50 91 6d 24 	lds	r21, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1e068:	60 91 6e 24 	lds	r22, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1e06c:	70 91 6f 24 	lds	r23, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1e070:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1e074:	90 91 71 24 	lds	r25, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1e078:	20 93 79 24 	sts	0x2479, r18	; 0x802479 <g_1pps_processed_hi>
   1e07c:	30 93 7a 24 	sts	0x247A, r19	; 0x80247a <g_1pps_processed_hi+0x1>
   1e080:	40 93 7b 24 	sts	0x247B, r20	; 0x80247b <g_1pps_processed_hi+0x2>
   1e084:	50 93 7c 24 	sts	0x247C, r21	; 0x80247c <g_1pps_processed_hi+0x3>
   1e088:	60 93 7d 24 	sts	0x247D, r22	; 0x80247d <g_1pps_processed_hi+0x4>
   1e08c:	70 93 7e 24 	sts	0x247E, r23	; 0x80247e <g_1pps_processed_hi+0x5>
   1e090:	80 93 7f 24 	sts	0x247F, r24	; 0x80247f <g_1pps_processed_hi+0x6>
   1e094:	90 93 80 24 	sts	0x2480, r25	; 0x802480 <g_1pps_processed_hi+0x7>
   1e098:	38 c0       	rjmp	.+112    	; 0x1e10a <isr_100ms_main_1pps+0x2e6>
			} else {
				g_1pps_processed_hi += 1000;	// Advance 1000 ms further, keep lo value
   1e09a:	a0 90 79 24 	lds	r10, 0x2479	; 0x802479 <g_1pps_processed_hi>
   1e09e:	b0 90 7a 24 	lds	r11, 0x247A	; 0x80247a <g_1pps_processed_hi+0x1>
   1e0a2:	c0 90 7b 24 	lds	r12, 0x247B	; 0x80247b <g_1pps_processed_hi+0x2>
   1e0a6:	d0 90 7c 24 	lds	r13, 0x247C	; 0x80247c <g_1pps_processed_hi+0x3>
   1e0aa:	e0 90 7d 24 	lds	r14, 0x247D	; 0x80247d <g_1pps_processed_hi+0x4>
   1e0ae:	f0 90 7e 24 	lds	r15, 0x247E	; 0x80247e <g_1pps_processed_hi+0x5>
   1e0b2:	00 91 7f 24 	lds	r16, 0x247F	; 0x80247f <g_1pps_processed_hi+0x6>
   1e0b6:	10 91 80 24 	lds	r17, 0x2480	; 0x802480 <g_1pps_processed_hi+0x7>
   1e0ba:	2a 2d       	mov	r18, r10
   1e0bc:	3b 2d       	mov	r19, r11
   1e0be:	4c 2d       	mov	r20, r12
   1e0c0:	5d 2d       	mov	r21, r13
   1e0c2:	6e 2d       	mov	r22, r14
   1e0c4:	7f 2d       	mov	r23, r15
   1e0c6:	80 2f       	mov	r24, r16
   1e0c8:	91 2f       	mov	r25, r17
   1e0ca:	28 51       	subi	r18, 0x18	; 24
   1e0cc:	3c 4f       	sbci	r19, 0xFC	; 252
   1e0ce:	4f 4f       	sbci	r20, 0xFF	; 255
   1e0d0:	5f 4f       	sbci	r21, 0xFF	; 255
   1e0d2:	6f 4f       	sbci	r22, 0xFF	; 255
   1e0d4:	7f 4f       	sbci	r23, 0xFF	; 255
   1e0d6:	8f 4f       	sbci	r24, 0xFF	; 255
   1e0d8:	9f 4f       	sbci	r25, 0xFF	; 255
   1e0da:	a2 2e       	mov	r10, r18
   1e0dc:	b3 2e       	mov	r11, r19
   1e0de:	c4 2e       	mov	r12, r20
   1e0e0:	d5 2e       	mov	r13, r21
   1e0e2:	e6 2e       	mov	r14, r22
   1e0e4:	f7 2e       	mov	r15, r23
   1e0e6:	08 2f       	mov	r16, r24
   1e0e8:	19 2f       	mov	r17, r25
   1e0ea:	a0 92 79 24 	sts	0x2479, r10	; 0x802479 <g_1pps_processed_hi>
   1e0ee:	b0 92 7a 24 	sts	0x247A, r11	; 0x80247a <g_1pps_processed_hi+0x1>
   1e0f2:	c0 92 7b 24 	sts	0x247B, r12	; 0x80247b <g_1pps_processed_hi+0x2>
   1e0f6:	d0 92 7c 24 	sts	0x247C, r13	; 0x80247c <g_1pps_processed_hi+0x3>
   1e0fa:	e0 92 7d 24 	sts	0x247D, r14	; 0x80247d <g_1pps_processed_hi+0x4>
   1e0fe:	f0 92 7e 24 	sts	0x247E, r15	; 0x80247e <g_1pps_processed_hi+0x5>
   1e102:	00 93 7f 24 	sts	0x247F, r16	; 0x80247f <g_1pps_processed_hi+0x6>
   1e106:	10 93 80 24 	sts	0x2480, r17	; 0x802480 <g_1pps_processed_hi+0x7>
			}
		}

		/* Adjust the signals */
		g_1pps_last_new			= false;
   1e10a:	10 92 75 24 	sts	0x2475, r1	; 0x802475 <g_1pps_last_new>
		g_1pps_proceeded_avail	= true;
   1e10e:	81 e0       	ldi	r24, 0x01	; 1
   1e110:	80 93 81 24 	sts	0x2481, r24	; 0x802481 <g_1pps_proceeded_avail>
		g_1pps_last_diff		= l_1pps_last_diff;
   1e114:	8b 81       	ldd	r24, Y+3	; 0x03
   1e116:	9c 81       	ldd	r25, Y+4	; 0x04
   1e118:	80 93 72 24 	sts	0x2472, r24	; 0x802472 <g_1pps_last_diff>
   1e11c:	90 93 73 24 	sts	0x2473, r25	; 0x802473 <g_1pps_last_diff+0x1>
		g_1pps_last_inSpan		= inSpan;
   1e120:	8a 81       	ldd	r24, Y+2	; 0x02
   1e122:	80 93 74 24 	sts	0x2474, r24	; 0x802474 <g_1pps_last_inSpan>
		g_1pps_printtwi_avail	= true;
   1e126:	81 e0       	ldi	r24, 0x01	; 1
   1e128:	80 93 85 24 	sts	0x2485, r24	; 0x802485 <g_1pps_printtwi_avail>
		g_1pps_printusb_avail	= true;
   1e12c:	81 e0       	ldi	r24, 0x01	; 1
   1e12e:	80 93 86 24 	sts	0x2486, r24	; 0x802486 <g_1pps_printusb_avail>

		/* Blink when new second starts */
		g_1pps_led				= inSpan ?  0x02 : 0x01;  // Green / Red
   1e132:	8a 81       	ldd	r24, Y+2	; 0x02
   1e134:	88 23       	and	r24, r24
   1e136:	11 f0       	breq	.+4      	; 0x1e13c <isr_100ms_main_1pps+0x318>
   1e138:	82 e0       	ldi	r24, 0x02	; 2
   1e13a:	01 c0       	rjmp	.+2      	; 0x1e13e <isr_100ms_main_1pps+0x31a>
   1e13c:	81 e0       	ldi	r24, 0x01	; 1
   1e13e:	80 93 88 24 	sts	0x2488, r24	; 0x802488 <g_1pps_led>

		/* Show PLL inter-calculation values and states */
		if (g_usb_cdc_printStatusLines_1pps) {
   1e142:	80 91 68 25 	lds	r24, 0x2568	; 0x802568 <g_usb_cdc_printStatusLines_1pps>
   1e146:	88 23       	and	r24, r24
   1e148:	09 f4       	brne	.+2      	; 0x1e14c <isr_100ms_main_1pps+0x328>
   1e14a:	6e c0       	rjmp	.+220    	; 0x1e228 <isr_100ms_main_1pps+0x404>
			char l_prepare_buf[C_TX_BUF_SIZE];

			int len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_1, l_1pps_last_diff, g_1pps_last_adjust, inSpan);
   1e14c:	8a 81       	ldd	r24, Y+2	; 0x02
   1e14e:	28 2f       	mov	r18, r24
   1e150:	30 e0       	ldi	r19, 0x00	; 0
   1e152:	80 91 76 24 	lds	r24, 0x2476	; 0x802476 <g_1pps_last_adjust>
   1e156:	88 2f       	mov	r24, r24
   1e158:	90 e0       	ldi	r25, 0x00	; 0
   1e15a:	43 2f       	mov	r20, r19
   1e15c:	4f 93       	push	r20
   1e15e:	2f 93       	push	r18
   1e160:	29 2f       	mov	r18, r25
   1e162:	2f 93       	push	r18
   1e164:	8f 93       	push	r24
   1e166:	8c 81       	ldd	r24, Y+4	; 0x04
   1e168:	8f 93       	push	r24
   1e16a:	8b 81       	ldd	r24, Y+3	; 0x03
   1e16c:	8f 93       	push	r24
   1e16e:	86 ec       	ldi	r24, 0xC6	; 198
   1e170:	9f e3       	ldi	r25, 0x3F	; 63
   1e172:	89 2f       	mov	r24, r25
   1e174:	8f 93       	push	r24
   1e176:	86 ec       	ldi	r24, 0xC6	; 198
   1e178:	9f e3       	ldi	r25, 0x3F	; 63
   1e17a:	8f 93       	push	r24
   1e17c:	1f 92       	push	r1
   1e17e:	80 e8       	ldi	r24, 0x80	; 128
   1e180:	8f 93       	push	r24
   1e182:	ce 01       	movw	r24, r28
   1e184:	07 96       	adiw	r24, 0x07	; 7
   1e186:	29 2f       	mov	r18, r25
   1e188:	2f 93       	push	r18
   1e18a:	8f 93       	push	r24
   1e18c:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1e190:	6d b7       	in	r22, 0x3d	; 61
   1e192:	7e b7       	in	r23, 0x3e	; 62
   1e194:	64 5f       	subi	r22, 0xF4	; 244
   1e196:	7f 4f       	sbci	r23, 0xFF	; 255
   1e198:	cd bf       	out	0x3d, r28	; 61
   1e19a:	de bf       	out	0x3e, r29	; 62
   1e19c:	8d 83       	std	Y+5, r24	; 0x05
   1e19e:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
   1e1a0:	8d 81       	ldd	r24, Y+5	; 0x05
   1e1a2:	9e 81       	ldd	r25, Y+6	; 0x06
   1e1a4:	81 38       	cpi	r24, 0x81	; 129
   1e1a6:	91 05       	cpc	r25, r1
   1e1a8:	10 f0       	brcs	.+4      	; 0x1e1ae <isr_100ms_main_1pps+0x38a>
   1e1aa:	80 e8       	ldi	r24, 0x80	; 128
   1e1ac:	90 e0       	ldi	r25, 0x00	; 0
   1e1ae:	28 2f       	mov	r18, r24
   1e1b0:	ce 01       	movw	r24, r28
   1e1b2:	07 96       	adiw	r24, 0x07	; 7
   1e1b4:	40 e0       	ldi	r20, 0x00	; 0
   1e1b6:	62 2f       	mov	r22, r18
   1e1b8:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
			len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_2, doUpdate, g_1pps_processed_outOfSync);
   1e1bc:	80 91 82 24 	lds	r24, 0x2482	; 0x802482 <g_1pps_processed_outOfSync>
   1e1c0:	28 2f       	mov	r18, r24
   1e1c2:	30 e0       	ldi	r19, 0x00	; 0
   1e1c4:	89 81       	ldd	r24, Y+1	; 0x01
   1e1c6:	88 2f       	mov	r24, r24
   1e1c8:	90 e0       	ldi	r25, 0x00	; 0
   1e1ca:	43 2f       	mov	r20, r19
   1e1cc:	4f 93       	push	r20
   1e1ce:	2f 93       	push	r18
   1e1d0:	29 2f       	mov	r18, r25
   1e1d2:	2f 93       	push	r18
   1e1d4:	8f 93       	push	r24
   1e1d6:	8f ef       	ldi	r24, 0xFF	; 255
   1e1d8:	9f e3       	ldi	r25, 0x3F	; 63
   1e1da:	89 2f       	mov	r24, r25
   1e1dc:	8f 93       	push	r24
   1e1de:	8f ef       	ldi	r24, 0xFF	; 255
   1e1e0:	9f e3       	ldi	r25, 0x3F	; 63
   1e1e2:	8f 93       	push	r24
   1e1e4:	1f 92       	push	r1
   1e1e6:	80 e8       	ldi	r24, 0x80	; 128
   1e1e8:	8f 93       	push	r24
   1e1ea:	ce 01       	movw	r24, r28
   1e1ec:	07 96       	adiw	r24, 0x07	; 7
   1e1ee:	29 2f       	mov	r18, r25
   1e1f0:	2f 93       	push	r18
   1e1f2:	8f 93       	push	r24
   1e1f4:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1e1f8:	2d b7       	in	r18, 0x3d	; 61
   1e1fa:	3e b7       	in	r19, 0x3e	; 62
   1e1fc:	26 5f       	subi	r18, 0xF6	; 246
   1e1fe:	3f 4f       	sbci	r19, 0xFF	; 255
   1e200:	cd bf       	out	0x3d, r28	; 61
   1e202:	de bf       	out	0x3e, r29	; 62
   1e204:	8d 83       	std	Y+5, r24	; 0x05
   1e206:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
   1e208:	8d 81       	ldd	r24, Y+5	; 0x05
   1e20a:	9e 81       	ldd	r25, Y+6	; 0x06
   1e20c:	81 38       	cpi	r24, 0x81	; 129
   1e20e:	91 05       	cpc	r25, r1
   1e210:	10 f0       	brcs	.+4      	; 0x1e216 <isr_100ms_main_1pps+0x3f2>
   1e212:	80 e8       	ldi	r24, 0x80	; 128
   1e214:	90 e0       	ldi	r25, 0x00	; 0
   1e216:	28 2f       	mov	r18, r24
   1e218:	ce 01       	movw	r24, r28
   1e21a:	07 96       	adiw	r24, 0x07	; 7
   1e21c:	40 e0       	ldi	r20, 0x00	; 0
   1e21e:	62 2f       	mov	r22, r18
   1e220:	0e 94 a9 40 	call	0x8152	; 0x8152 <udi_write_tx_buf>
   1e224:	01 c0       	rjmp	.+2      	; 0x1e228 <isr_100ms_main_1pps+0x404>
{
	/* Correct 1PPS time - called each second once */

	/* Leave when no new event has arrived */
	if (!g_1pps_last_new) {
		return;
   1e226:	00 00       	nop
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
			len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_2, doUpdate, g_1pps_processed_outOfSync);
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
		}
	}
}
   1e228:	ca 57       	subi	r28, 0x7A	; 122
   1e22a:	df 4f       	sbci	r29, 0xFF	; 255
   1e22c:	cd bf       	out	0x3d, r28	; 61
   1e22e:	de bf       	out	0x3e, r29	; 62
   1e230:	df 91       	pop	r29
   1e232:	cf 91       	pop	r28
   1e234:	1f 91       	pop	r17
   1e236:	0f 91       	pop	r16
   1e238:	ff 90       	pop	r15
   1e23a:	ef 90       	pop	r14
   1e23c:	df 90       	pop	r13
   1e23e:	cf 90       	pop	r12
   1e240:	bf 90       	pop	r11
   1e242:	af 90       	pop	r10
   1e244:	08 95       	ret

0001e246 <aprs_pos_delta_m>:


/* APRS alarming - detected activities */

uint16_t aprs_pos_delta_m(void)
{
   1e246:	cf 92       	push	r12
   1e248:	df 92       	push	r13
   1e24a:	ef 92       	push	r14
   1e24c:	ff 92       	push	r15
   1e24e:	cf 93       	push	r28
   1e250:	df 93       	push	r29
   1e252:	cd b7       	in	r28, 0x3d	; 61
   1e254:	de b7       	in	r29, 0x3e	; 62
   1e256:	6d 97       	sbiw	r28, 0x1d	; 29
   1e258:	cd bf       	out	0x3d, r28	; 61
   1e25a:	de bf       	out	0x3e, r29	; 62
	float				l_gns_lat;
	float				l_gns_lon;

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1e25c:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1e260:	89 83       	std	Y+1, r24	; 0x01
		l_aprs_pos_anchor_lat = g_aprs_pos_anchor_lat;
   1e262:	80 91 3f 25 	lds	r24, 0x253F	; 0x80253f <g_aprs_pos_anchor_lat>
   1e266:	90 91 40 25 	lds	r25, 0x2540	; 0x802540 <g_aprs_pos_anchor_lat+0x1>
   1e26a:	a0 91 41 25 	lds	r26, 0x2541	; 0x802541 <g_aprs_pos_anchor_lat+0x2>
   1e26e:	b0 91 42 25 	lds	r27, 0x2542	; 0x802542 <g_aprs_pos_anchor_lat+0x3>
   1e272:	8a 83       	std	Y+2, r24	; 0x02
   1e274:	9b 83       	std	Y+3, r25	; 0x03
   1e276:	ac 83       	std	Y+4, r26	; 0x04
   1e278:	bd 83       	std	Y+5, r27	; 0x05
		l_aprs_pos_anchor_lon = g_aprs_pos_anchor_lon;
   1e27a:	80 91 43 25 	lds	r24, 0x2543	; 0x802543 <g_aprs_pos_anchor_lon>
   1e27e:	90 91 44 25 	lds	r25, 0x2544	; 0x802544 <g_aprs_pos_anchor_lon+0x1>
   1e282:	a0 91 45 25 	lds	r26, 0x2545	; 0x802545 <g_aprs_pos_anchor_lon+0x2>
   1e286:	b0 91 46 25 	lds	r27, 0x2546	; 0x802546 <g_aprs_pos_anchor_lon+0x3>
   1e28a:	8e 83       	std	Y+6, r24	; 0x06
   1e28c:	9f 83       	std	Y+7, r25	; 0x07
   1e28e:	a8 87       	std	Y+8, r26	; 0x08
   1e290:	b9 87       	std	Y+9, r27	; 0x09
		l_gns_lat = g_gns_lat;
   1e292:	80 91 8c 24 	lds	r24, 0x248C	; 0x80248c <g_gns_lat>
   1e296:	90 91 8d 24 	lds	r25, 0x248D	; 0x80248d <g_gns_lat+0x1>
   1e29a:	a0 91 8e 24 	lds	r26, 0x248E	; 0x80248e <g_gns_lat+0x2>
   1e29e:	b0 91 8f 24 	lds	r27, 0x248F	; 0x80248f <g_gns_lat+0x3>
   1e2a2:	8a 87       	std	Y+10, r24	; 0x0a
   1e2a4:	9b 87       	std	Y+11, r25	; 0x0b
   1e2a6:	ac 87       	std	Y+12, r26	; 0x0c
   1e2a8:	bd 87       	std	Y+13, r27	; 0x0d
		l_gns_lon = g_gns_lon;
   1e2aa:	80 91 90 24 	lds	r24, 0x2490	; 0x802490 <g_gns_lon>
   1e2ae:	90 91 91 24 	lds	r25, 0x2491	; 0x802491 <g_gns_lon+0x1>
   1e2b2:	a0 91 92 24 	lds	r26, 0x2492	; 0x802492 <g_gns_lon+0x2>
   1e2b6:	b0 91 93 24 	lds	r27, 0x2493	; 0x802493 <g_gns_lon+0x3>
   1e2ba:	8e 87       	std	Y+14, r24	; 0x0e
   1e2bc:	9f 87       	std	Y+15, r25	; 0x0f
   1e2be:	a8 8b       	std	Y+16, r26	; 0x10
   1e2c0:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1e2c2:	89 81       	ldd	r24, Y+1	; 0x01
   1e2c4:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}

	/* Initial setting */
	if (!l_aprs_pos_anchor_lat && !l_aprs_pos_anchor_lon) {
   1e2c8:	20 e0       	ldi	r18, 0x00	; 0
   1e2ca:	30 e0       	ldi	r19, 0x00	; 0
   1e2cc:	a9 01       	movw	r20, r18
   1e2ce:	6a 81       	ldd	r22, Y+2	; 0x02
   1e2d0:	7b 81       	ldd	r23, Y+3	; 0x03
   1e2d2:	8c 81       	ldd	r24, Y+4	; 0x04
   1e2d4:	9d 81       	ldd	r25, Y+5	; 0x05
   1e2d6:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   1e2da:	88 23       	and	r24, r24
   1e2dc:	79 f4       	brne	.+30     	; 0x1e2fc <aprs_pos_delta_m+0xb6>
   1e2de:	20 e0       	ldi	r18, 0x00	; 0
   1e2e0:	30 e0       	ldi	r19, 0x00	; 0
   1e2e2:	a9 01       	movw	r20, r18
   1e2e4:	6e 81       	ldd	r22, Y+6	; 0x06
   1e2e6:	7f 81       	ldd	r23, Y+7	; 0x07
   1e2e8:	88 85       	ldd	r24, Y+8	; 0x08
   1e2ea:	99 85       	ldd	r25, Y+9	; 0x09
   1e2ec:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   1e2f0:	88 23       	and	r24, r24
   1e2f2:	21 f4       	brne	.+8      	; 0x1e2fc <aprs_pos_delta_m+0xb6>
		aprs_pos_anchor();
   1e2f4:	e1 d0       	rcall	.+450    	; 0x1e4b8 <aprs_pos_anchor>
		return 0;
   1e2f6:	80 e0       	ldi	r24, 0x00	; 0
   1e2f8:	90 e0       	ldi	r25, 0x00	; 0
   1e2fa:	d4 c0       	rjmp	.+424    	; 0x1e4a4 <aprs_pos_delta_m+0x25e>
	}

	/* Simplified plane calculations - 1deg = 60nm; 1nm = 1852m */
	float l_dist_m_x	= 1852.f * 60.f * cos(l_gns_lat * M_PI / 180.f) *	(l_gns_lon >= l_aprs_pos_anchor_lon ?  (l_gns_lon - l_aprs_pos_anchor_lon) : (l_aprs_pos_anchor_lon - l_gns_lon));
   1e2fc:	2b ed       	ldi	r18, 0xDB	; 219
   1e2fe:	3f e0       	ldi	r19, 0x0F	; 15
   1e300:	49 e4       	ldi	r20, 0x49	; 73
   1e302:	50 e4       	ldi	r21, 0x40	; 64
   1e304:	6a 85       	ldd	r22, Y+10	; 0x0a
   1e306:	7b 85       	ldd	r23, Y+11	; 0x0b
   1e308:	8c 85       	ldd	r24, Y+12	; 0x0c
   1e30a:	9d 85       	ldd	r25, Y+13	; 0x0d
   1e30c:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e310:	dc 01       	movw	r26, r24
   1e312:	cb 01       	movw	r24, r22
   1e314:	20 e0       	ldi	r18, 0x00	; 0
   1e316:	30 e0       	ldi	r19, 0x00	; 0
   1e318:	44 e3       	ldi	r20, 0x34	; 52
   1e31a:	53 e4       	ldi	r21, 0x43	; 67
   1e31c:	bc 01       	movw	r22, r24
   1e31e:	cd 01       	movw	r24, r26
   1e320:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   1e324:	dc 01       	movw	r26, r24
   1e326:	cb 01       	movw	r24, r22
   1e328:	bc 01       	movw	r22, r24
   1e32a:	cd 01       	movw	r24, r26
   1e32c:	0f 94 6d 30 	call	0x260da	; 0x260da <cos>
   1e330:	dc 01       	movw	r26, r24
   1e332:	cb 01       	movw	r24, r22
   1e334:	20 e0       	ldi	r18, 0x00	; 0
   1e336:	38 e0       	ldi	r19, 0x08	; 8
   1e338:	49 ed       	ldi	r20, 0xD9	; 217
   1e33a:	57 e4       	ldi	r21, 0x47	; 71
   1e33c:	bc 01       	movw	r22, r24
   1e33e:	cd 01       	movw	r24, r26
   1e340:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e344:	dc 01       	movw	r26, r24
   1e346:	cb 01       	movw	r24, r22
   1e348:	6c 01       	movw	r12, r24
   1e34a:	7d 01       	movw	r14, r26
   1e34c:	2e 81       	ldd	r18, Y+6	; 0x06
   1e34e:	3f 81       	ldd	r19, Y+7	; 0x07
   1e350:	48 85       	ldd	r20, Y+8	; 0x08
   1e352:	59 85       	ldd	r21, Y+9	; 0x09
   1e354:	6e 85       	ldd	r22, Y+14	; 0x0e
   1e356:	7f 85       	ldd	r23, Y+15	; 0x0f
   1e358:	88 89       	ldd	r24, Y+16	; 0x10
   1e35a:	99 89       	ldd	r25, Y+17	; 0x11
   1e35c:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   1e360:	88 23       	and	r24, r24
   1e362:	6c f0       	brlt	.+26     	; 0x1e37e <aprs_pos_delta_m+0x138>
   1e364:	2e 81       	ldd	r18, Y+6	; 0x06
   1e366:	3f 81       	ldd	r19, Y+7	; 0x07
   1e368:	48 85       	ldd	r20, Y+8	; 0x08
   1e36a:	59 85       	ldd	r21, Y+9	; 0x09
   1e36c:	6e 85       	ldd	r22, Y+14	; 0x0e
   1e36e:	7f 85       	ldd	r23, Y+15	; 0x0f
   1e370:	88 89       	ldd	r24, Y+16	; 0x10
   1e372:	99 89       	ldd	r25, Y+17	; 0x11
   1e374:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   1e378:	dc 01       	movw	r26, r24
   1e37a:	cb 01       	movw	r24, r22
   1e37c:	0c c0       	rjmp	.+24     	; 0x1e396 <aprs_pos_delta_m+0x150>
   1e37e:	2e 85       	ldd	r18, Y+14	; 0x0e
   1e380:	3f 85       	ldd	r19, Y+15	; 0x0f
   1e382:	48 89       	ldd	r20, Y+16	; 0x10
   1e384:	59 89       	ldd	r21, Y+17	; 0x11
   1e386:	6e 81       	ldd	r22, Y+6	; 0x06
   1e388:	7f 81       	ldd	r23, Y+7	; 0x07
   1e38a:	88 85       	ldd	r24, Y+8	; 0x08
   1e38c:	99 85       	ldd	r25, Y+9	; 0x09
   1e38e:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   1e392:	dc 01       	movw	r26, r24
   1e394:	cb 01       	movw	r24, r22
   1e396:	9c 01       	movw	r18, r24
   1e398:	ad 01       	movw	r20, r26
   1e39a:	c7 01       	movw	r24, r14
   1e39c:	b6 01       	movw	r22, r12
   1e39e:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e3a2:	dc 01       	movw	r26, r24
   1e3a4:	cb 01       	movw	r24, r22
   1e3a6:	8a 8b       	std	Y+18, r24	; 0x12
   1e3a8:	9b 8b       	std	Y+19, r25	; 0x13
   1e3aa:	ac 8b       	std	Y+20, r26	; 0x14
   1e3ac:	bd 8b       	std	Y+21, r27	; 0x15
	float l_dist_m_y	= 1852.f * 60.f * 									(l_gns_lat >= l_aprs_pos_anchor_lat ?  (l_gns_lat - l_aprs_pos_anchor_lat) : (l_aprs_pos_anchor_lat - l_gns_lat));
   1e3ae:	2a 81       	ldd	r18, Y+2	; 0x02
   1e3b0:	3b 81       	ldd	r19, Y+3	; 0x03
   1e3b2:	4c 81       	ldd	r20, Y+4	; 0x04
   1e3b4:	5d 81       	ldd	r21, Y+5	; 0x05
   1e3b6:	6a 85       	ldd	r22, Y+10	; 0x0a
   1e3b8:	7b 85       	ldd	r23, Y+11	; 0x0b
   1e3ba:	8c 85       	ldd	r24, Y+12	; 0x0c
   1e3bc:	9d 85       	ldd	r25, Y+13	; 0x0d
   1e3be:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   1e3c2:	88 23       	and	r24, r24
   1e3c4:	bc f0       	brlt	.+46     	; 0x1e3f4 <aprs_pos_delta_m+0x1ae>
   1e3c6:	2a 81       	ldd	r18, Y+2	; 0x02
   1e3c8:	3b 81       	ldd	r19, Y+3	; 0x03
   1e3ca:	4c 81       	ldd	r20, Y+4	; 0x04
   1e3cc:	5d 81       	ldd	r21, Y+5	; 0x05
   1e3ce:	6a 85       	ldd	r22, Y+10	; 0x0a
   1e3d0:	7b 85       	ldd	r23, Y+11	; 0x0b
   1e3d2:	8c 85       	ldd	r24, Y+12	; 0x0c
   1e3d4:	9d 85       	ldd	r25, Y+13	; 0x0d
   1e3d6:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   1e3da:	dc 01       	movw	r26, r24
   1e3dc:	cb 01       	movw	r24, r22
   1e3de:	20 e0       	ldi	r18, 0x00	; 0
   1e3e0:	38 e0       	ldi	r19, 0x08	; 8
   1e3e2:	49 ed       	ldi	r20, 0xD9	; 217
   1e3e4:	57 e4       	ldi	r21, 0x47	; 71
   1e3e6:	bc 01       	movw	r22, r24
   1e3e8:	cd 01       	movw	r24, r26
   1e3ea:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e3ee:	dc 01       	movw	r26, r24
   1e3f0:	cb 01       	movw	r24, r22
   1e3f2:	16 c0       	rjmp	.+44     	; 0x1e420 <aprs_pos_delta_m+0x1da>
   1e3f4:	2a 85       	ldd	r18, Y+10	; 0x0a
   1e3f6:	3b 85       	ldd	r19, Y+11	; 0x0b
   1e3f8:	4c 85       	ldd	r20, Y+12	; 0x0c
   1e3fa:	5d 85       	ldd	r21, Y+13	; 0x0d
   1e3fc:	6a 81       	ldd	r22, Y+2	; 0x02
   1e3fe:	7b 81       	ldd	r23, Y+3	; 0x03
   1e400:	8c 81       	ldd	r24, Y+4	; 0x04
   1e402:	9d 81       	ldd	r25, Y+5	; 0x05
   1e404:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   1e408:	dc 01       	movw	r26, r24
   1e40a:	cb 01       	movw	r24, r22
   1e40c:	20 e0       	ldi	r18, 0x00	; 0
   1e40e:	38 e0       	ldi	r19, 0x08	; 8
   1e410:	49 ed       	ldi	r20, 0xD9	; 217
   1e412:	57 e4       	ldi	r21, 0x47	; 71
   1e414:	bc 01       	movw	r22, r24
   1e416:	cd 01       	movw	r24, r26
   1e418:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e41c:	dc 01       	movw	r26, r24
   1e41e:	cb 01       	movw	r24, r22
   1e420:	8e 8b       	std	Y+22, r24	; 0x16
   1e422:	9f 8b       	std	Y+23, r25	; 0x17
   1e424:	a8 8f       	std	Y+24, r26	; 0x18
   1e426:	b9 8f       	std	Y+25, r27	; 0x19
	float l_dist_m = 0.5f + sqrtf(l_dist_m_x * l_dist_m_x + l_dist_m_y * l_dist_m_y);
   1e428:	2a 89       	ldd	r18, Y+18	; 0x12
   1e42a:	3b 89       	ldd	r19, Y+19	; 0x13
   1e42c:	4c 89       	ldd	r20, Y+20	; 0x14
   1e42e:	5d 89       	ldd	r21, Y+21	; 0x15
   1e430:	6a 89       	ldd	r22, Y+18	; 0x12
   1e432:	7b 89       	ldd	r23, Y+19	; 0x13
   1e434:	8c 89       	ldd	r24, Y+20	; 0x14
   1e436:	9d 89       	ldd	r25, Y+21	; 0x15
   1e438:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e43c:	dc 01       	movw	r26, r24
   1e43e:	cb 01       	movw	r24, r22
   1e440:	6c 01       	movw	r12, r24
   1e442:	7d 01       	movw	r14, r26
   1e444:	2e 89       	ldd	r18, Y+22	; 0x16
   1e446:	3f 89       	ldd	r19, Y+23	; 0x17
   1e448:	48 8d       	ldd	r20, Y+24	; 0x18
   1e44a:	59 8d       	ldd	r21, Y+25	; 0x19
   1e44c:	6e 89       	ldd	r22, Y+22	; 0x16
   1e44e:	7f 89       	ldd	r23, Y+23	; 0x17
   1e450:	88 8d       	ldd	r24, Y+24	; 0x18
   1e452:	99 8d       	ldd	r25, Y+25	; 0x19
   1e454:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e458:	dc 01       	movw	r26, r24
   1e45a:	cb 01       	movw	r24, r22
   1e45c:	9c 01       	movw	r18, r24
   1e45e:	ad 01       	movw	r20, r26
   1e460:	c7 01       	movw	r24, r14
   1e462:	b6 01       	movw	r22, r12
   1e464:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1e468:	dc 01       	movw	r26, r24
   1e46a:	cb 01       	movw	r24, r22
   1e46c:	bc 01       	movw	r22, r24
   1e46e:	cd 01       	movw	r24, r26
   1e470:	0f 94 7e 33 	call	0x266fc	; 0x266fc <sqrt>
   1e474:	dc 01       	movw	r26, r24
   1e476:	cb 01       	movw	r24, r22
   1e478:	20 e0       	ldi	r18, 0x00	; 0
   1e47a:	30 e0       	ldi	r19, 0x00	; 0
   1e47c:	40 e0       	ldi	r20, 0x00	; 0
   1e47e:	5f e3       	ldi	r21, 0x3F	; 63
   1e480:	bc 01       	movw	r22, r24
   1e482:	cd 01       	movw	r24, r26
   1e484:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1e488:	dc 01       	movw	r26, r24
   1e48a:	cb 01       	movw	r24, r22
   1e48c:	8a 8f       	std	Y+26, r24	; 0x1a
   1e48e:	9b 8f       	std	Y+27, r25	; 0x1b
   1e490:	ac 8f       	std	Y+28, r26	; 0x1c
   1e492:	bd 8f       	std	Y+29, r27	; 0x1d

	return (uint16_t)l_dist_m;
   1e494:	6a 8d       	ldd	r22, Y+26	; 0x1a
   1e496:	7b 8d       	ldd	r23, Y+27	; 0x1b
   1e498:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1e49a:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1e49c:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   1e4a0:	dc 01       	movw	r26, r24
   1e4a2:	cb 01       	movw	r24, r22
}
   1e4a4:	6d 96       	adiw	r28, 0x1d	; 29
   1e4a6:	cd bf       	out	0x3d, r28	; 61
   1e4a8:	de bf       	out	0x3e, r29	; 62
   1e4aa:	df 91       	pop	r29
   1e4ac:	cf 91       	pop	r28
   1e4ae:	ff 90       	pop	r15
   1e4b0:	ef 90       	pop	r14
   1e4b2:	df 90       	pop	r13
   1e4b4:	cf 90       	pop	r12
   1e4b6:	08 95       	ret

0001e4b8 <aprs_pos_anchor>:

void aprs_pos_anchor(void)
{
   1e4b8:	cf 93       	push	r28
   1e4ba:	df 93       	push	r29
   1e4bc:	1f 92       	push	r1
   1e4be:	cd b7       	in	r28, 0x3d	; 61
   1e4c0:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = cpu_irq_save();
   1e4c2:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1e4c6:	89 83       	std	Y+1, r24	; 0x01
	g_aprs_pos_anchor_lat = g_gns_lat;
   1e4c8:	80 91 8c 24 	lds	r24, 0x248C	; 0x80248c <g_gns_lat>
   1e4cc:	90 91 8d 24 	lds	r25, 0x248D	; 0x80248d <g_gns_lat+0x1>
   1e4d0:	a0 91 8e 24 	lds	r26, 0x248E	; 0x80248e <g_gns_lat+0x2>
   1e4d4:	b0 91 8f 24 	lds	r27, 0x248F	; 0x80248f <g_gns_lat+0x3>
   1e4d8:	80 93 3f 25 	sts	0x253F, r24	; 0x80253f <g_aprs_pos_anchor_lat>
   1e4dc:	90 93 40 25 	sts	0x2540, r25	; 0x802540 <g_aprs_pos_anchor_lat+0x1>
   1e4e0:	a0 93 41 25 	sts	0x2541, r26	; 0x802541 <g_aprs_pos_anchor_lat+0x2>
   1e4e4:	b0 93 42 25 	sts	0x2542, r27	; 0x802542 <g_aprs_pos_anchor_lat+0x3>
	g_aprs_pos_anchor_lon = g_gns_lon;
   1e4e8:	80 91 90 24 	lds	r24, 0x2490	; 0x802490 <g_gns_lon>
   1e4ec:	90 91 91 24 	lds	r25, 0x2491	; 0x802491 <g_gns_lon+0x1>
   1e4f0:	a0 91 92 24 	lds	r26, 0x2492	; 0x802492 <g_gns_lon+0x2>
   1e4f4:	b0 91 93 24 	lds	r27, 0x2493	; 0x802493 <g_gns_lon+0x3>
   1e4f8:	80 93 43 25 	sts	0x2543, r24	; 0x802543 <g_aprs_pos_anchor_lon>
   1e4fc:	90 93 44 25 	sts	0x2544, r25	; 0x802544 <g_aprs_pos_anchor_lon+0x1>
   1e500:	a0 93 45 25 	sts	0x2545, r26	; 0x802545 <g_aprs_pos_anchor_lon+0x2>
   1e504:	b0 93 46 25 	sts	0x2546, r27	; 0x802546 <g_aprs_pos_anchor_lon+0x3>
	cpu_irq_restore(flags);
   1e508:	89 81       	ldd	r24, Y+1	; 0x01
   1e50a:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
}
   1e50e:	00 00       	nop
   1e510:	0f 90       	pop	r0
   1e512:	df 91       	pop	r29
   1e514:	cf 91       	pop	r28
   1e516:	08 95       	ret

0001e518 <aprs_gyro_total_dps_1000>:

uint16_t aprs_gyro_total_dps_1000(void)
{
   1e518:	cf 92       	push	r12
   1e51a:	df 92       	push	r13
   1e51c:	ef 92       	push	r14
   1e51e:	ff 92       	push	r15
   1e520:	cf 93       	push	r28
   1e522:	df 93       	push	r29
   1e524:	cd b7       	in	r28, 0x3d	; 61
   1e526:	de b7       	in	r29, 0x3e	; 62
   1e528:	61 97       	sbiw	r28, 0x11	; 17
   1e52a:	cd bf       	out	0x3d, r28	; 61
   1e52c:	de bf       	out	0x3e, r29	; 62
	volatile float l_twi1_gyro_1_gyro_y_mdps;
	volatile float l_twi1_gyro_1_gyro_z_mdps;

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1e52e:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1e532:	89 83       	std	Y+1, r24	; 0x01
		l_twi1_gyro_1_gyro_x_mdps = g_twi1_gyro_1_gyro_x_mdps;
   1e534:	80 91 3d 28 	lds	r24, 0x283D	; 0x80283d <g_twi1_gyro_1_gyro_x_mdps>
   1e538:	90 91 3e 28 	lds	r25, 0x283E	; 0x80283e <g_twi1_gyro_1_gyro_x_mdps+0x1>
   1e53c:	a0 91 3f 28 	lds	r26, 0x283F	; 0x80283f <g_twi1_gyro_1_gyro_x_mdps+0x2>
   1e540:	b0 91 40 28 	lds	r27, 0x2840	; 0x802840 <g_twi1_gyro_1_gyro_x_mdps+0x3>
   1e544:	bc 01       	movw	r22, r24
   1e546:	cd 01       	movw	r24, r26
   1e548:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1e54c:	dc 01       	movw	r26, r24
   1e54e:	cb 01       	movw	r24, r22
   1e550:	8e 83       	std	Y+6, r24	; 0x06
   1e552:	9f 83       	std	Y+7, r25	; 0x07
   1e554:	a8 87       	std	Y+8, r26	; 0x08
   1e556:	b9 87       	std	Y+9, r27	; 0x09
		l_twi1_gyro_1_gyro_y_mdps = g_twi1_gyro_1_gyro_y_mdps;
   1e558:	80 91 41 28 	lds	r24, 0x2841	; 0x802841 <g_twi1_gyro_1_gyro_y_mdps>
   1e55c:	90 91 42 28 	lds	r25, 0x2842	; 0x802842 <g_twi1_gyro_1_gyro_y_mdps+0x1>
   1e560:	a0 91 43 28 	lds	r26, 0x2843	; 0x802843 <g_twi1_gyro_1_gyro_y_mdps+0x2>
   1e564:	b0 91 44 28 	lds	r27, 0x2844	; 0x802844 <g_twi1_gyro_1_gyro_y_mdps+0x3>
   1e568:	bc 01       	movw	r22, r24
   1e56a:	cd 01       	movw	r24, r26
   1e56c:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1e570:	dc 01       	movw	r26, r24
   1e572:	cb 01       	movw	r24, r22
   1e574:	8a 87       	std	Y+10, r24	; 0x0a
   1e576:	9b 87       	std	Y+11, r25	; 0x0b
   1e578:	ac 87       	std	Y+12, r26	; 0x0c
   1e57a:	bd 87       	std	Y+13, r27	; 0x0d
		l_twi1_gyro_1_gyro_z_mdps = g_twi1_gyro_1_gyro_z_mdps;
   1e57c:	80 91 45 28 	lds	r24, 0x2845	; 0x802845 <g_twi1_gyro_1_gyro_z_mdps>
   1e580:	90 91 46 28 	lds	r25, 0x2846	; 0x802846 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   1e584:	a0 91 47 28 	lds	r26, 0x2847	; 0x802847 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   1e588:	b0 91 48 28 	lds	r27, 0x2848	; 0x802848 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   1e58c:	bc 01       	movw	r22, r24
   1e58e:	cd 01       	movw	r24, r26
   1e590:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1e594:	dc 01       	movw	r26, r24
   1e596:	cb 01       	movw	r24, r22
   1e598:	8e 87       	std	Y+14, r24	; 0x0e
   1e59a:	9f 87       	std	Y+15, r25	; 0x0f
   1e59c:	a8 8b       	std	Y+16, r26	; 0x10
   1e59e:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1e5a0:	89 81       	ldd	r24, Y+1	; 0x01
   1e5a2:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}

	float l_gyro_total_dps_1000 = sqrt(l_twi1_gyro_1_gyro_x_mdps * l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps * l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps * l_twi1_gyro_1_gyro_z_mdps);
   1e5a6:	8e 81       	ldd	r24, Y+6	; 0x06
   1e5a8:	9f 81       	ldd	r25, Y+7	; 0x07
   1e5aa:	a8 85       	ldd	r26, Y+8	; 0x08
   1e5ac:	b9 85       	ldd	r27, Y+9	; 0x09
   1e5ae:	2e 81       	ldd	r18, Y+6	; 0x06
   1e5b0:	3f 81       	ldd	r19, Y+7	; 0x07
   1e5b2:	48 85       	ldd	r20, Y+8	; 0x08
   1e5b4:	59 85       	ldd	r21, Y+9	; 0x09
   1e5b6:	bc 01       	movw	r22, r24
   1e5b8:	cd 01       	movw	r24, r26
   1e5ba:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e5be:	dc 01       	movw	r26, r24
   1e5c0:	cb 01       	movw	r24, r22
   1e5c2:	6c 01       	movw	r12, r24
   1e5c4:	7d 01       	movw	r14, r26
   1e5c6:	8a 85       	ldd	r24, Y+10	; 0x0a
   1e5c8:	9b 85       	ldd	r25, Y+11	; 0x0b
   1e5ca:	ac 85       	ldd	r26, Y+12	; 0x0c
   1e5cc:	bd 85       	ldd	r27, Y+13	; 0x0d
   1e5ce:	2a 85       	ldd	r18, Y+10	; 0x0a
   1e5d0:	3b 85       	ldd	r19, Y+11	; 0x0b
   1e5d2:	4c 85       	ldd	r20, Y+12	; 0x0c
   1e5d4:	5d 85       	ldd	r21, Y+13	; 0x0d
   1e5d6:	bc 01       	movw	r22, r24
   1e5d8:	cd 01       	movw	r24, r26
   1e5da:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e5de:	dc 01       	movw	r26, r24
   1e5e0:	cb 01       	movw	r24, r22
   1e5e2:	9c 01       	movw	r18, r24
   1e5e4:	ad 01       	movw	r20, r26
   1e5e6:	c7 01       	movw	r24, r14
   1e5e8:	b6 01       	movw	r22, r12
   1e5ea:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1e5ee:	dc 01       	movw	r26, r24
   1e5f0:	cb 01       	movw	r24, r22
   1e5f2:	6c 01       	movw	r12, r24
   1e5f4:	7d 01       	movw	r14, r26
   1e5f6:	8e 85       	ldd	r24, Y+14	; 0x0e
   1e5f8:	9f 85       	ldd	r25, Y+15	; 0x0f
   1e5fa:	a8 89       	ldd	r26, Y+16	; 0x10
   1e5fc:	b9 89       	ldd	r27, Y+17	; 0x11
   1e5fe:	2e 85       	ldd	r18, Y+14	; 0x0e
   1e600:	3f 85       	ldd	r19, Y+15	; 0x0f
   1e602:	48 89       	ldd	r20, Y+16	; 0x10
   1e604:	59 89       	ldd	r21, Y+17	; 0x11
   1e606:	bc 01       	movw	r22, r24
   1e608:	cd 01       	movw	r24, r26
   1e60a:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e60e:	dc 01       	movw	r26, r24
   1e610:	cb 01       	movw	r24, r22
   1e612:	9c 01       	movw	r18, r24
   1e614:	ad 01       	movw	r20, r26
   1e616:	c7 01       	movw	r24, r14
   1e618:	b6 01       	movw	r22, r12
   1e61a:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1e61e:	dc 01       	movw	r26, r24
   1e620:	cb 01       	movw	r24, r22
   1e622:	bc 01       	movw	r22, r24
   1e624:	cd 01       	movw	r24, r26
   1e626:	0f 94 7e 33 	call	0x266fc	; 0x266fc <sqrt>
   1e62a:	dc 01       	movw	r26, r24
   1e62c:	cb 01       	movw	r24, r22
   1e62e:	8a 83       	std	Y+2, r24	; 0x02
   1e630:	9b 83       	std	Y+3, r25	; 0x03
   1e632:	ac 83       	std	Y+4, r26	; 0x04
   1e634:	bd 83       	std	Y+5, r27	; 0x05
	return (uint16_t) (0.5f + l_gyro_total_dps_1000);
   1e636:	20 e0       	ldi	r18, 0x00	; 0
   1e638:	30 e0       	ldi	r19, 0x00	; 0
   1e63a:	40 e0       	ldi	r20, 0x00	; 0
   1e63c:	5f e3       	ldi	r21, 0x3F	; 63
   1e63e:	6a 81       	ldd	r22, Y+2	; 0x02
   1e640:	7b 81       	ldd	r23, Y+3	; 0x03
   1e642:	8c 81       	ldd	r24, Y+4	; 0x04
   1e644:	9d 81       	ldd	r25, Y+5	; 0x05
   1e646:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1e64a:	dc 01       	movw	r26, r24
   1e64c:	cb 01       	movw	r24, r22
   1e64e:	bc 01       	movw	r22, r24
   1e650:	cd 01       	movw	r24, r26
   1e652:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   1e656:	dc 01       	movw	r26, r24
   1e658:	cb 01       	movw	r24, r22
}
   1e65a:	61 96       	adiw	r28, 0x11	; 17
   1e65c:	cd bf       	out	0x3d, r28	; 61
   1e65e:	de bf       	out	0x3e, r29	; 62
   1e660:	df 91       	pop	r29
   1e662:	cf 91       	pop	r28
   1e664:	ff 90       	pop	r15
   1e666:	ef 90       	pop	r14
   1e668:	df 90       	pop	r13
   1e66a:	cf 90       	pop	r12
   1e66c:	08 95       	ret

0001e66e <aprs_accel_xy_delta_g_1000>:

uint16_t aprs_accel_xy_delta_g_1000(void)
{
   1e66e:	cf 92       	push	r12
   1e670:	df 92       	push	r13
   1e672:	ef 92       	push	r14
   1e674:	ff 92       	push	r15
   1e676:	cf 93       	push	r28
   1e678:	df 93       	push	r29
   1e67a:	cd b7       	in	r28, 0x3d	; 61
   1e67c:	de b7       	in	r29, 0x3e	; 62
   1e67e:	66 97       	sbiw	r28, 0x16	; 22
   1e680:	cd bf       	out	0x3d, r28	; 61
   1e682:	de bf       	out	0x3e, r29	; 62
	static float		s_twi1_gyro_1_accel_y_mg = 0.f;
	volatile float		l_twi1_gyro_1_accel_x_mg;
	volatile float		l_twi1_gyro_1_accel_y_mg;

	/* Initial setting */
	if (!s_twi1_gyro_1_accel_x_mg && !s_twi1_gyro_1_accel_y_mg) {
   1e684:	80 91 af 2b 	lds	r24, 0x2BAF	; 0x802baf <s_twi1_gyro_1_accel_x_mg.8677>
   1e688:	90 91 b0 2b 	lds	r25, 0x2BB0	; 0x802bb0 <s_twi1_gyro_1_accel_x_mg.8677+0x1>
   1e68c:	a0 91 b1 2b 	lds	r26, 0x2BB1	; 0x802bb1 <s_twi1_gyro_1_accel_x_mg.8677+0x2>
   1e690:	b0 91 b2 2b 	lds	r27, 0x2BB2	; 0x802bb2 <s_twi1_gyro_1_accel_x_mg.8677+0x3>
   1e694:	20 e0       	ldi	r18, 0x00	; 0
   1e696:	30 e0       	ldi	r19, 0x00	; 0
   1e698:	a9 01       	movw	r20, r18
   1e69a:	bc 01       	movw	r22, r24
   1e69c:	cd 01       	movw	r24, r26
   1e69e:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   1e6a2:	88 23       	and	r24, r24
   1e6a4:	09 f0       	breq	.+2      	; 0x1e6a8 <aprs_accel_xy_delta_g_1000+0x3a>
   1e6a6:	46 c0       	rjmp	.+140    	; 0x1e734 <aprs_accel_xy_delta_g_1000+0xc6>
   1e6a8:	80 91 b3 2b 	lds	r24, 0x2BB3	; 0x802bb3 <s_twi1_gyro_1_accel_y_mg.8678>
   1e6ac:	90 91 b4 2b 	lds	r25, 0x2BB4	; 0x802bb4 <s_twi1_gyro_1_accel_y_mg.8678+0x1>
   1e6b0:	a0 91 b5 2b 	lds	r26, 0x2BB5	; 0x802bb5 <s_twi1_gyro_1_accel_y_mg.8678+0x2>
   1e6b4:	b0 91 b6 2b 	lds	r27, 0x2BB6	; 0x802bb6 <s_twi1_gyro_1_accel_y_mg.8678+0x3>
   1e6b8:	20 e0       	ldi	r18, 0x00	; 0
   1e6ba:	30 e0       	ldi	r19, 0x00	; 0
   1e6bc:	a9 01       	movw	r20, r18
   1e6be:	bc 01       	movw	r22, r24
   1e6c0:	cd 01       	movw	r24, r26
   1e6c2:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   1e6c6:	88 23       	and	r24, r24
   1e6c8:	a9 f5       	brne	.+106    	; 0x1e734 <aprs_accel_xy_delta_g_1000+0xc6>
		irqflags_t flags = cpu_irq_save();
   1e6ca:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1e6ce:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_gyro_1_accel_x_mg = g_twi1_gyro_1_accel_x_mg;
   1e6d0:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   1e6d4:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
   1e6d8:	09 2e       	mov	r0, r25
   1e6da:	00 0c       	add	r0, r0
   1e6dc:	aa 0b       	sbc	r26, r26
   1e6de:	bb 0b       	sbc	r27, r27
   1e6e0:	bc 01       	movw	r22, r24
   1e6e2:	cd 01       	movw	r24, r26
   1e6e4:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1e6e8:	dc 01       	movw	r26, r24
   1e6ea:	cb 01       	movw	r24, r22
   1e6ec:	80 93 af 2b 	sts	0x2BAF, r24	; 0x802baf <s_twi1_gyro_1_accel_x_mg.8677>
   1e6f0:	90 93 b0 2b 	sts	0x2BB0, r25	; 0x802bb0 <s_twi1_gyro_1_accel_x_mg.8677+0x1>
   1e6f4:	a0 93 b1 2b 	sts	0x2BB1, r26	; 0x802bb1 <s_twi1_gyro_1_accel_x_mg.8677+0x2>
   1e6f8:	b0 93 b2 2b 	sts	0x2BB2, r27	; 0x802bb2 <s_twi1_gyro_1_accel_x_mg.8677+0x3>
		s_twi1_gyro_1_accel_y_mg = g_twi1_gyro_1_accel_y_mg;
   1e6fc:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   1e700:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
   1e704:	09 2e       	mov	r0, r25
   1e706:	00 0c       	add	r0, r0
   1e708:	aa 0b       	sbc	r26, r26
   1e70a:	bb 0b       	sbc	r27, r27
   1e70c:	bc 01       	movw	r22, r24
   1e70e:	cd 01       	movw	r24, r26
   1e710:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1e714:	dc 01       	movw	r26, r24
   1e716:	cb 01       	movw	r24, r22
   1e718:	80 93 b3 2b 	sts	0x2BB3, r24	; 0x802bb3 <s_twi1_gyro_1_accel_y_mg.8678>
   1e71c:	90 93 b4 2b 	sts	0x2BB4, r25	; 0x802bb4 <s_twi1_gyro_1_accel_y_mg.8678+0x1>
   1e720:	a0 93 b5 2b 	sts	0x2BB5, r26	; 0x802bb5 <s_twi1_gyro_1_accel_y_mg.8678+0x2>
   1e724:	b0 93 b6 2b 	sts	0x2BB6, r27	; 0x802bb6 <s_twi1_gyro_1_accel_y_mg.8678+0x3>
		cpu_irq_restore(flags);
   1e728:	89 81       	ldd	r24, Y+1	; 0x01
   1e72a:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		return 0;
   1e72e:	80 e0       	ldi	r24, 0x00	; 0
   1e730:	90 e0       	ldi	r25, 0x00	; 0
   1e732:	ac c0       	rjmp	.+344    	; 0x1e88c <aprs_accel_xy_delta_g_1000+0x21e>
	}

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1e734:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1e738:	8a 83       	std	Y+2, r24	; 0x02
		l_twi1_gyro_1_accel_x_mg = g_twi1_gyro_1_accel_x_mg;
   1e73a:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   1e73e:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
   1e742:	09 2e       	mov	r0, r25
   1e744:	00 0c       	add	r0, r0
   1e746:	aa 0b       	sbc	r26, r26
   1e748:	bb 0b       	sbc	r27, r27
   1e74a:	bc 01       	movw	r22, r24
   1e74c:	cd 01       	movw	r24, r26
   1e74e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1e752:	dc 01       	movw	r26, r24
   1e754:	cb 01       	movw	r24, r22
   1e756:	8f 87       	std	Y+15, r24	; 0x0f
   1e758:	98 8b       	std	Y+16, r25	; 0x10
   1e75a:	a9 8b       	std	Y+17, r26	; 0x11
   1e75c:	ba 8b       	std	Y+18, r27	; 0x12
		l_twi1_gyro_1_accel_y_mg = g_twi1_gyro_1_accel_y_mg;
   1e75e:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   1e762:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
   1e766:	09 2e       	mov	r0, r25
   1e768:	00 0c       	add	r0, r0
   1e76a:	aa 0b       	sbc	r26, r26
   1e76c:	bb 0b       	sbc	r27, r27
   1e76e:	bc 01       	movw	r22, r24
   1e770:	cd 01       	movw	r24, r26
   1e772:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1e776:	dc 01       	movw	r26, r24
   1e778:	cb 01       	movw	r24, r22
   1e77a:	8b 8b       	std	Y+19, r24	; 0x13
   1e77c:	9c 8b       	std	Y+20, r25	; 0x14
   1e77e:	ad 8b       	std	Y+21, r26	; 0x15
   1e780:	be 8b       	std	Y+22, r27	; 0x16
		cpu_irq_restore(flags);
   1e782:	8a 81       	ldd	r24, Y+2	; 0x02
   1e784:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}

	/* Delta and geometric additions */
	float l_accel_delta_x = l_twi1_gyro_1_accel_x_mg - s_twi1_gyro_1_accel_x_mg;
   1e788:	8f 85       	ldd	r24, Y+15	; 0x0f
   1e78a:	98 89       	ldd	r25, Y+16	; 0x10
   1e78c:	a9 89       	ldd	r26, Y+17	; 0x11
   1e78e:	ba 89       	ldd	r27, Y+18	; 0x12
   1e790:	20 91 af 2b 	lds	r18, 0x2BAF	; 0x802baf <s_twi1_gyro_1_accel_x_mg.8677>
   1e794:	30 91 b0 2b 	lds	r19, 0x2BB0	; 0x802bb0 <s_twi1_gyro_1_accel_x_mg.8677+0x1>
   1e798:	40 91 b1 2b 	lds	r20, 0x2BB1	; 0x802bb1 <s_twi1_gyro_1_accel_x_mg.8677+0x2>
   1e79c:	50 91 b2 2b 	lds	r21, 0x2BB2	; 0x802bb2 <s_twi1_gyro_1_accel_x_mg.8677+0x3>
   1e7a0:	bc 01       	movw	r22, r24
   1e7a2:	cd 01       	movw	r24, r26
   1e7a4:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   1e7a8:	dc 01       	movw	r26, r24
   1e7aa:	cb 01       	movw	r24, r22
   1e7ac:	8b 83       	std	Y+3, r24	; 0x03
   1e7ae:	9c 83       	std	Y+4, r25	; 0x04
   1e7b0:	ad 83       	std	Y+5, r26	; 0x05
   1e7b2:	be 83       	std	Y+6, r27	; 0x06
	float l_accel_delta_y = l_twi1_gyro_1_accel_y_mg - s_twi1_gyro_1_accel_y_mg;
   1e7b4:	8b 89       	ldd	r24, Y+19	; 0x13
   1e7b6:	9c 89       	ldd	r25, Y+20	; 0x14
   1e7b8:	ad 89       	ldd	r26, Y+21	; 0x15
   1e7ba:	be 89       	ldd	r27, Y+22	; 0x16
   1e7bc:	20 91 b3 2b 	lds	r18, 0x2BB3	; 0x802bb3 <s_twi1_gyro_1_accel_y_mg.8678>
   1e7c0:	30 91 b4 2b 	lds	r19, 0x2BB4	; 0x802bb4 <s_twi1_gyro_1_accel_y_mg.8678+0x1>
   1e7c4:	40 91 b5 2b 	lds	r20, 0x2BB5	; 0x802bb5 <s_twi1_gyro_1_accel_y_mg.8678+0x2>
   1e7c8:	50 91 b6 2b 	lds	r21, 0x2BB6	; 0x802bb6 <s_twi1_gyro_1_accel_y_mg.8678+0x3>
   1e7cc:	bc 01       	movw	r22, r24
   1e7ce:	cd 01       	movw	r24, r26
   1e7d0:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   1e7d4:	dc 01       	movw	r26, r24
   1e7d6:	cb 01       	movw	r24, r22
   1e7d8:	8f 83       	std	Y+7, r24	; 0x07
   1e7da:	98 87       	std	Y+8, r25	; 0x08
   1e7dc:	a9 87       	std	Y+9, r26	; 0x09
   1e7de:	ba 87       	std	Y+10, r27	; 0x0a
	float l_accel_xy_delta_g_1000 = sqrt(l_accel_delta_x * l_accel_delta_x + l_accel_delta_y * l_accel_delta_y);
   1e7e0:	2b 81       	ldd	r18, Y+3	; 0x03
   1e7e2:	3c 81       	ldd	r19, Y+4	; 0x04
   1e7e4:	4d 81       	ldd	r20, Y+5	; 0x05
   1e7e6:	5e 81       	ldd	r21, Y+6	; 0x06
   1e7e8:	6b 81       	ldd	r22, Y+3	; 0x03
   1e7ea:	7c 81       	ldd	r23, Y+4	; 0x04
   1e7ec:	8d 81       	ldd	r24, Y+5	; 0x05
   1e7ee:	9e 81       	ldd	r25, Y+6	; 0x06
   1e7f0:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e7f4:	dc 01       	movw	r26, r24
   1e7f6:	cb 01       	movw	r24, r22
   1e7f8:	6c 01       	movw	r12, r24
   1e7fa:	7d 01       	movw	r14, r26
   1e7fc:	2f 81       	ldd	r18, Y+7	; 0x07
   1e7fe:	38 85       	ldd	r19, Y+8	; 0x08
   1e800:	49 85       	ldd	r20, Y+9	; 0x09
   1e802:	5a 85       	ldd	r21, Y+10	; 0x0a
   1e804:	6f 81       	ldd	r22, Y+7	; 0x07
   1e806:	78 85       	ldd	r23, Y+8	; 0x08
   1e808:	89 85       	ldd	r24, Y+9	; 0x09
   1e80a:	9a 85       	ldd	r25, Y+10	; 0x0a
   1e80c:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1e810:	dc 01       	movw	r26, r24
   1e812:	cb 01       	movw	r24, r22
   1e814:	9c 01       	movw	r18, r24
   1e816:	ad 01       	movw	r20, r26
   1e818:	c7 01       	movw	r24, r14
   1e81a:	b6 01       	movw	r22, r12
   1e81c:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1e820:	dc 01       	movw	r26, r24
   1e822:	cb 01       	movw	r24, r22
   1e824:	bc 01       	movw	r22, r24
   1e826:	cd 01       	movw	r24, r26
   1e828:	0f 94 7e 33 	call	0x266fc	; 0x266fc <sqrt>
   1e82c:	dc 01       	movw	r26, r24
   1e82e:	cb 01       	movw	r24, r22
   1e830:	8b 87       	std	Y+11, r24	; 0x0b
   1e832:	9c 87       	std	Y+12, r25	; 0x0c
   1e834:	ad 87       	std	Y+13, r26	; 0x0d
   1e836:	be 87       	std	Y+14, r27	; 0x0e

	/* Adjust to this values */
	s_twi1_gyro_1_accel_x_mg = l_twi1_gyro_1_accel_x_mg;
   1e838:	8f 85       	ldd	r24, Y+15	; 0x0f
   1e83a:	98 89       	ldd	r25, Y+16	; 0x10
   1e83c:	a9 89       	ldd	r26, Y+17	; 0x11
   1e83e:	ba 89       	ldd	r27, Y+18	; 0x12
   1e840:	80 93 af 2b 	sts	0x2BAF, r24	; 0x802baf <s_twi1_gyro_1_accel_x_mg.8677>
   1e844:	90 93 b0 2b 	sts	0x2BB0, r25	; 0x802bb0 <s_twi1_gyro_1_accel_x_mg.8677+0x1>
   1e848:	a0 93 b1 2b 	sts	0x2BB1, r26	; 0x802bb1 <s_twi1_gyro_1_accel_x_mg.8677+0x2>
   1e84c:	b0 93 b2 2b 	sts	0x2BB2, r27	; 0x802bb2 <s_twi1_gyro_1_accel_x_mg.8677+0x3>
	s_twi1_gyro_1_accel_y_mg = l_twi1_gyro_1_accel_y_mg;
   1e850:	8b 89       	ldd	r24, Y+19	; 0x13
   1e852:	9c 89       	ldd	r25, Y+20	; 0x14
   1e854:	ad 89       	ldd	r26, Y+21	; 0x15
   1e856:	be 89       	ldd	r27, Y+22	; 0x16
   1e858:	80 93 b3 2b 	sts	0x2BB3, r24	; 0x802bb3 <s_twi1_gyro_1_accel_y_mg.8678>
   1e85c:	90 93 b4 2b 	sts	0x2BB4, r25	; 0x802bb4 <s_twi1_gyro_1_accel_y_mg.8678+0x1>
   1e860:	a0 93 b5 2b 	sts	0x2BB5, r26	; 0x802bb5 <s_twi1_gyro_1_accel_y_mg.8678+0x2>
   1e864:	b0 93 b6 2b 	sts	0x2BB6, r27	; 0x802bb6 <s_twi1_gyro_1_accel_y_mg.8678+0x3>

	return (uint16_t) (0.5f + l_accel_xy_delta_g_1000);
   1e868:	20 e0       	ldi	r18, 0x00	; 0
   1e86a:	30 e0       	ldi	r19, 0x00	; 0
   1e86c:	40 e0       	ldi	r20, 0x00	; 0
   1e86e:	5f e3       	ldi	r21, 0x3F	; 63
   1e870:	6b 85       	ldd	r22, Y+11	; 0x0b
   1e872:	7c 85       	ldd	r23, Y+12	; 0x0c
   1e874:	8d 85       	ldd	r24, Y+13	; 0x0d
   1e876:	9e 85       	ldd	r25, Y+14	; 0x0e
   1e878:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1e87c:	dc 01       	movw	r26, r24
   1e87e:	cb 01       	movw	r24, r22
   1e880:	bc 01       	movw	r22, r24
   1e882:	cd 01       	movw	r24, r26
   1e884:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   1e888:	dc 01       	movw	r26, r24
   1e88a:	cb 01       	movw	r24, r22
}
   1e88c:	66 96       	adiw	r28, 0x16	; 22
   1e88e:	cd bf       	out	0x3d, r28	; 61
   1e890:	de bf       	out	0x3e, r29	; 62
   1e892:	df 91       	pop	r29
   1e894:	cf 91       	pop	r28
   1e896:	ff 90       	pop	r15
   1e898:	ef 90       	pop	r14
   1e89a:	df 90       	pop	r13
   1e89c:	cf 90       	pop	r12
   1e89e:	08 95       	ret

0001e8a0 <aprs_mag_delta_nT>:

uint16_t aprs_mag_delta_nT(void)
{
   1e8a0:	cf 92       	push	r12
   1e8a2:	df 92       	push	r13
   1e8a4:	ef 92       	push	r14
   1e8a6:	ff 92       	push	r15
   1e8a8:	0f 93       	push	r16
   1e8aa:	1f 93       	push	r17
   1e8ac:	cf 93       	push	r28
   1e8ae:	df 93       	push	r29
   1e8b0:	cd b7       	in	r28, 0x3d	; 61
   1e8b2:	de b7       	in	r29, 0x3e	; 62
   1e8b4:	6e 97       	sbiw	r28, 0x1e	; 30
   1e8b6:	cd bf       	out	0x3d, r28	; 61
   1e8b8:	de bf       	out	0x3e, r29	; 62
	volatile int32_t	l_twi1_gyro_2_mag_x_nT;
	volatile int32_t	l_twi1_gyro_2_mag_y_nT;
	volatile int32_t	l_twi1_gyro_2_mag_z_nT;

	/* Initial setting */
	if (!s_twi1_gyro_2_mag_x_nT && !s_twi1_gyro_2_mag_y_nT && !s_twi1_gyro_2_mag_z_nT) {
   1e8ba:	80 91 b7 2b 	lds	r24, 0x2BB7	; 0x802bb7 <s_twi1_gyro_2_mag_x_nT.8689>
   1e8be:	90 91 b8 2b 	lds	r25, 0x2BB8	; 0x802bb8 <s_twi1_gyro_2_mag_x_nT.8689+0x1>
   1e8c2:	a0 91 b9 2b 	lds	r26, 0x2BB9	; 0x802bb9 <s_twi1_gyro_2_mag_x_nT.8689+0x2>
   1e8c6:	b0 91 ba 2b 	lds	r27, 0x2BBA	; 0x802bba <s_twi1_gyro_2_mag_x_nT.8689+0x3>
   1e8ca:	89 2b       	or	r24, r25
   1e8cc:	8a 2b       	or	r24, r26
   1e8ce:	8b 2b       	or	r24, r27
   1e8d0:	09 f0       	breq	.+2      	; 0x1e8d4 <aprs_mag_delta_nT+0x34>
   1e8d2:	52 c0       	rjmp	.+164    	; 0x1e978 <aprs_mag_delta_nT+0xd8>
   1e8d4:	80 91 bb 2b 	lds	r24, 0x2BBB	; 0x802bbb <s_twi1_gyro_2_mag_y_nT.8690>
   1e8d8:	90 91 bc 2b 	lds	r25, 0x2BBC	; 0x802bbc <s_twi1_gyro_2_mag_y_nT.8690+0x1>
   1e8dc:	a0 91 bd 2b 	lds	r26, 0x2BBD	; 0x802bbd <s_twi1_gyro_2_mag_y_nT.8690+0x2>
   1e8e0:	b0 91 be 2b 	lds	r27, 0x2BBE	; 0x802bbe <s_twi1_gyro_2_mag_y_nT.8690+0x3>
   1e8e4:	89 2b       	or	r24, r25
   1e8e6:	8a 2b       	or	r24, r26
   1e8e8:	8b 2b       	or	r24, r27
   1e8ea:	09 f0       	breq	.+2      	; 0x1e8ee <aprs_mag_delta_nT+0x4e>
   1e8ec:	45 c0       	rjmp	.+138    	; 0x1e978 <aprs_mag_delta_nT+0xd8>
   1e8ee:	80 91 bf 2b 	lds	r24, 0x2BBF	; 0x802bbf <s_twi1_gyro_2_mag_z_nT.8691>
   1e8f2:	90 91 c0 2b 	lds	r25, 0x2BC0	; 0x802bc0 <s_twi1_gyro_2_mag_z_nT.8691+0x1>
   1e8f6:	a0 91 c1 2b 	lds	r26, 0x2BC1	; 0x802bc1 <s_twi1_gyro_2_mag_z_nT.8691+0x2>
   1e8fa:	b0 91 c2 2b 	lds	r27, 0x2BC2	; 0x802bc2 <s_twi1_gyro_2_mag_z_nT.8691+0x3>
   1e8fe:	89 2b       	or	r24, r25
   1e900:	8a 2b       	or	r24, r26
   1e902:	8b 2b       	or	r24, r27
   1e904:	c9 f5       	brne	.+114    	; 0x1e978 <aprs_mag_delta_nT+0xd8>
		irqflags_t flags = cpu_irq_save();
   1e906:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1e90a:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_gyro_2_mag_x_nT = g_twi1_gyro_2_mag_x_nT;
   1e90c:	80 91 61 28 	lds	r24, 0x2861	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
   1e910:	90 91 62 28 	lds	r25, 0x2862	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
   1e914:	a0 91 63 28 	lds	r26, 0x2863	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
   1e918:	b0 91 64 28 	lds	r27, 0x2864	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
   1e91c:	80 93 b7 2b 	sts	0x2BB7, r24	; 0x802bb7 <s_twi1_gyro_2_mag_x_nT.8689>
   1e920:	90 93 b8 2b 	sts	0x2BB8, r25	; 0x802bb8 <s_twi1_gyro_2_mag_x_nT.8689+0x1>
   1e924:	a0 93 b9 2b 	sts	0x2BB9, r26	; 0x802bb9 <s_twi1_gyro_2_mag_x_nT.8689+0x2>
   1e928:	b0 93 ba 2b 	sts	0x2BBA, r27	; 0x802bba <s_twi1_gyro_2_mag_x_nT.8689+0x3>
		s_twi1_gyro_2_mag_y_nT = g_twi1_gyro_2_mag_y_nT;
   1e92c:	80 91 65 28 	lds	r24, 0x2865	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
   1e930:	90 91 66 28 	lds	r25, 0x2866	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
   1e934:	a0 91 67 28 	lds	r26, 0x2867	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
   1e938:	b0 91 68 28 	lds	r27, 0x2868	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
   1e93c:	80 93 bb 2b 	sts	0x2BBB, r24	; 0x802bbb <s_twi1_gyro_2_mag_y_nT.8690>
   1e940:	90 93 bc 2b 	sts	0x2BBC, r25	; 0x802bbc <s_twi1_gyro_2_mag_y_nT.8690+0x1>
   1e944:	a0 93 bd 2b 	sts	0x2BBD, r26	; 0x802bbd <s_twi1_gyro_2_mag_y_nT.8690+0x2>
   1e948:	b0 93 be 2b 	sts	0x2BBE, r27	; 0x802bbe <s_twi1_gyro_2_mag_y_nT.8690+0x3>
		s_twi1_gyro_2_mag_z_nT = g_twi1_gyro_2_mag_z_nT;
   1e94c:	80 91 69 28 	lds	r24, 0x2869	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
   1e950:	90 91 6a 28 	lds	r25, 0x286A	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
   1e954:	a0 91 6b 28 	lds	r26, 0x286B	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
   1e958:	b0 91 6c 28 	lds	r27, 0x286C	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
   1e95c:	80 93 bf 2b 	sts	0x2BBF, r24	; 0x802bbf <s_twi1_gyro_2_mag_z_nT.8691>
   1e960:	90 93 c0 2b 	sts	0x2BC0, r25	; 0x802bc0 <s_twi1_gyro_2_mag_z_nT.8691+0x1>
   1e964:	a0 93 c1 2b 	sts	0x2BC1, r26	; 0x802bc1 <s_twi1_gyro_2_mag_z_nT.8691+0x2>
   1e968:	b0 93 c2 2b 	sts	0x2BC2, r27	; 0x802bc2 <s_twi1_gyro_2_mag_z_nT.8691+0x3>
		cpu_irq_restore(flags);
   1e96c:	89 81       	ldd	r24, Y+1	; 0x01
   1e96e:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		return 0;
   1e972:	80 e0       	ldi	r24, 0x00	; 0
   1e974:	90 e0       	ldi	r25, 0x00	; 0
   1e976:	fc c0       	rjmp	.+504    	; 0x1eb70 <aprs_mag_delta_nT+0x2d0>
	}

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1e978:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1e97c:	8a 83       	std	Y+2, r24	; 0x02
		l_twi1_gyro_2_mag_x_nT = g_twi1_gyro_2_mag_x_nT;
   1e97e:	80 91 61 28 	lds	r24, 0x2861	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
   1e982:	90 91 62 28 	lds	r25, 0x2862	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
   1e986:	a0 91 63 28 	lds	r26, 0x2863	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
   1e98a:	b0 91 64 28 	lds	r27, 0x2864	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
   1e98e:	8b 8b       	std	Y+19, r24	; 0x13
   1e990:	9c 8b       	std	Y+20, r25	; 0x14
   1e992:	ad 8b       	std	Y+21, r26	; 0x15
   1e994:	be 8b       	std	Y+22, r27	; 0x16
		l_twi1_gyro_2_mag_y_nT = g_twi1_gyro_2_mag_y_nT;
   1e996:	80 91 65 28 	lds	r24, 0x2865	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
   1e99a:	90 91 66 28 	lds	r25, 0x2866	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
   1e99e:	a0 91 67 28 	lds	r26, 0x2867	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
   1e9a2:	b0 91 68 28 	lds	r27, 0x2868	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
   1e9a6:	8f 8b       	std	Y+23, r24	; 0x17
   1e9a8:	98 8f       	std	Y+24, r25	; 0x18
   1e9aa:	a9 8f       	std	Y+25, r26	; 0x19
   1e9ac:	ba 8f       	std	Y+26, r27	; 0x1a
		l_twi1_gyro_2_mag_z_nT = g_twi1_gyro_2_mag_z_nT;
   1e9ae:	80 91 69 28 	lds	r24, 0x2869	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
   1e9b2:	90 91 6a 28 	lds	r25, 0x286A	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
   1e9b6:	a0 91 6b 28 	lds	r26, 0x286B	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
   1e9ba:	b0 91 6c 28 	lds	r27, 0x286C	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
   1e9be:	8b 8f       	std	Y+27, r24	; 0x1b
   1e9c0:	9c 8f       	std	Y+28, r25	; 0x1c
   1e9c2:	ad 8f       	std	Y+29, r26	; 0x1d
   1e9c4:	be 8f       	std	Y+30, r27	; 0x1e
		cpu_irq_restore(flags);
   1e9c6:	8a 81       	ldd	r24, Y+2	; 0x02
   1e9c8:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}

	/* Delta and geometric additions */
	float l_mag_delta_x = l_twi1_gyro_2_mag_x_nT - s_twi1_gyro_2_mag_x_nT;
   1e9cc:	2b 89       	ldd	r18, Y+19	; 0x13
   1e9ce:	3c 89       	ldd	r19, Y+20	; 0x14
   1e9d0:	4d 89       	ldd	r20, Y+21	; 0x15
   1e9d2:	5e 89       	ldd	r21, Y+22	; 0x16
   1e9d4:	80 91 b7 2b 	lds	r24, 0x2BB7	; 0x802bb7 <s_twi1_gyro_2_mag_x_nT.8689>
   1e9d8:	90 91 b8 2b 	lds	r25, 0x2BB8	; 0x802bb8 <s_twi1_gyro_2_mag_x_nT.8689+0x1>
   1e9dc:	a0 91 b9 2b 	lds	r26, 0x2BB9	; 0x802bb9 <s_twi1_gyro_2_mag_x_nT.8689+0x2>
   1e9e0:	b0 91 ba 2b 	lds	r27, 0x2BBA	; 0x802bba <s_twi1_gyro_2_mag_x_nT.8689+0x3>
   1e9e4:	79 01       	movw	r14, r18
   1e9e6:	8a 01       	movw	r16, r20
   1e9e8:	e8 1a       	sub	r14, r24
   1e9ea:	f9 0a       	sbc	r15, r25
   1e9ec:	0a 0b       	sbc	r16, r26
   1e9ee:	1b 0b       	sbc	r17, r27
   1e9f0:	d8 01       	movw	r26, r16
   1e9f2:	c7 01       	movw	r24, r14
   1e9f4:	bc 01       	movw	r22, r24
   1e9f6:	cd 01       	movw	r24, r26
   1e9f8:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1e9fc:	dc 01       	movw	r26, r24
   1e9fe:	cb 01       	movw	r24, r22
   1ea00:	8b 83       	std	Y+3, r24	; 0x03
   1ea02:	9c 83       	std	Y+4, r25	; 0x04
   1ea04:	ad 83       	std	Y+5, r26	; 0x05
   1ea06:	be 83       	std	Y+6, r27	; 0x06
	float l_mag_delta_y = l_twi1_gyro_2_mag_y_nT - s_twi1_gyro_2_mag_y_nT;
   1ea08:	2f 89       	ldd	r18, Y+23	; 0x17
   1ea0a:	38 8d       	ldd	r19, Y+24	; 0x18
   1ea0c:	49 8d       	ldd	r20, Y+25	; 0x19
   1ea0e:	5a 8d       	ldd	r21, Y+26	; 0x1a
   1ea10:	80 91 bb 2b 	lds	r24, 0x2BBB	; 0x802bbb <s_twi1_gyro_2_mag_y_nT.8690>
   1ea14:	90 91 bc 2b 	lds	r25, 0x2BBC	; 0x802bbc <s_twi1_gyro_2_mag_y_nT.8690+0x1>
   1ea18:	a0 91 bd 2b 	lds	r26, 0x2BBD	; 0x802bbd <s_twi1_gyro_2_mag_y_nT.8690+0x2>
   1ea1c:	b0 91 be 2b 	lds	r27, 0x2BBE	; 0x802bbe <s_twi1_gyro_2_mag_y_nT.8690+0x3>
   1ea20:	79 01       	movw	r14, r18
   1ea22:	8a 01       	movw	r16, r20
   1ea24:	e8 1a       	sub	r14, r24
   1ea26:	f9 0a       	sbc	r15, r25
   1ea28:	0a 0b       	sbc	r16, r26
   1ea2a:	1b 0b       	sbc	r17, r27
   1ea2c:	d8 01       	movw	r26, r16
   1ea2e:	c7 01       	movw	r24, r14
   1ea30:	bc 01       	movw	r22, r24
   1ea32:	cd 01       	movw	r24, r26
   1ea34:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1ea38:	dc 01       	movw	r26, r24
   1ea3a:	cb 01       	movw	r24, r22
   1ea3c:	8f 83       	std	Y+7, r24	; 0x07
   1ea3e:	98 87       	std	Y+8, r25	; 0x08
   1ea40:	a9 87       	std	Y+9, r26	; 0x09
   1ea42:	ba 87       	std	Y+10, r27	; 0x0a
	float l_mag_delta_z = l_twi1_gyro_2_mag_z_nT - s_twi1_gyro_2_mag_z_nT;
   1ea44:	2b 8d       	ldd	r18, Y+27	; 0x1b
   1ea46:	3c 8d       	ldd	r19, Y+28	; 0x1c
   1ea48:	4d 8d       	ldd	r20, Y+29	; 0x1d
   1ea4a:	5e 8d       	ldd	r21, Y+30	; 0x1e
   1ea4c:	80 91 bf 2b 	lds	r24, 0x2BBF	; 0x802bbf <s_twi1_gyro_2_mag_z_nT.8691>
   1ea50:	90 91 c0 2b 	lds	r25, 0x2BC0	; 0x802bc0 <s_twi1_gyro_2_mag_z_nT.8691+0x1>
   1ea54:	a0 91 c1 2b 	lds	r26, 0x2BC1	; 0x802bc1 <s_twi1_gyro_2_mag_z_nT.8691+0x2>
   1ea58:	b0 91 c2 2b 	lds	r27, 0x2BC2	; 0x802bc2 <s_twi1_gyro_2_mag_z_nT.8691+0x3>
   1ea5c:	79 01       	movw	r14, r18
   1ea5e:	8a 01       	movw	r16, r20
   1ea60:	e8 1a       	sub	r14, r24
   1ea62:	f9 0a       	sbc	r15, r25
   1ea64:	0a 0b       	sbc	r16, r26
   1ea66:	1b 0b       	sbc	r17, r27
   1ea68:	d8 01       	movw	r26, r16
   1ea6a:	c7 01       	movw	r24, r14
   1ea6c:	bc 01       	movw	r22, r24
   1ea6e:	cd 01       	movw	r24, r26
   1ea70:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   1ea74:	dc 01       	movw	r26, r24
   1ea76:	cb 01       	movw	r24, r22
   1ea78:	8b 87       	std	Y+11, r24	; 0x0b
   1ea7a:	9c 87       	std	Y+12, r25	; 0x0c
   1ea7c:	ad 87       	std	Y+13, r26	; 0x0d
   1ea7e:	be 87       	std	Y+14, r27	; 0x0e
	float l_mag_delta_total = sqrtf(l_mag_delta_x * l_mag_delta_x + l_mag_delta_y * l_mag_delta_y + l_mag_delta_z * l_mag_delta_z);
   1ea80:	2b 81       	ldd	r18, Y+3	; 0x03
   1ea82:	3c 81       	ldd	r19, Y+4	; 0x04
   1ea84:	4d 81       	ldd	r20, Y+5	; 0x05
   1ea86:	5e 81       	ldd	r21, Y+6	; 0x06
   1ea88:	6b 81       	ldd	r22, Y+3	; 0x03
   1ea8a:	7c 81       	ldd	r23, Y+4	; 0x04
   1ea8c:	8d 81       	ldd	r24, Y+5	; 0x05
   1ea8e:	9e 81       	ldd	r25, Y+6	; 0x06
   1ea90:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1ea94:	dc 01       	movw	r26, r24
   1ea96:	cb 01       	movw	r24, r22
   1ea98:	6c 01       	movw	r12, r24
   1ea9a:	7d 01       	movw	r14, r26
   1ea9c:	2f 81       	ldd	r18, Y+7	; 0x07
   1ea9e:	38 85       	ldd	r19, Y+8	; 0x08
   1eaa0:	49 85       	ldd	r20, Y+9	; 0x09
   1eaa2:	5a 85       	ldd	r21, Y+10	; 0x0a
   1eaa4:	6f 81       	ldd	r22, Y+7	; 0x07
   1eaa6:	78 85       	ldd	r23, Y+8	; 0x08
   1eaa8:	89 85       	ldd	r24, Y+9	; 0x09
   1eaaa:	9a 85       	ldd	r25, Y+10	; 0x0a
   1eaac:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1eab0:	dc 01       	movw	r26, r24
   1eab2:	cb 01       	movw	r24, r22
   1eab4:	9c 01       	movw	r18, r24
   1eab6:	ad 01       	movw	r20, r26
   1eab8:	c7 01       	movw	r24, r14
   1eaba:	b6 01       	movw	r22, r12
   1eabc:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1eac0:	dc 01       	movw	r26, r24
   1eac2:	cb 01       	movw	r24, r22
   1eac4:	6c 01       	movw	r12, r24
   1eac6:	7d 01       	movw	r14, r26
   1eac8:	2b 85       	ldd	r18, Y+11	; 0x0b
   1eaca:	3c 85       	ldd	r19, Y+12	; 0x0c
   1eacc:	4d 85       	ldd	r20, Y+13	; 0x0d
   1eace:	5e 85       	ldd	r21, Y+14	; 0x0e
   1ead0:	6b 85       	ldd	r22, Y+11	; 0x0b
   1ead2:	7c 85       	ldd	r23, Y+12	; 0x0c
   1ead4:	8d 85       	ldd	r24, Y+13	; 0x0d
   1ead6:	9e 85       	ldd	r25, Y+14	; 0x0e
   1ead8:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   1eadc:	dc 01       	movw	r26, r24
   1eade:	cb 01       	movw	r24, r22
   1eae0:	9c 01       	movw	r18, r24
   1eae2:	ad 01       	movw	r20, r26
   1eae4:	c7 01       	movw	r24, r14
   1eae6:	b6 01       	movw	r22, r12
   1eae8:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1eaec:	dc 01       	movw	r26, r24
   1eaee:	cb 01       	movw	r24, r22
   1eaf0:	bc 01       	movw	r22, r24
   1eaf2:	cd 01       	movw	r24, r26
   1eaf4:	0f 94 7e 33 	call	0x266fc	; 0x266fc <sqrt>
   1eaf8:	dc 01       	movw	r26, r24
   1eafa:	cb 01       	movw	r24, r22
   1eafc:	8f 87       	std	Y+15, r24	; 0x0f
   1eafe:	98 8b       	std	Y+16, r25	; 0x10
   1eb00:	a9 8b       	std	Y+17, r26	; 0x11
   1eb02:	ba 8b       	std	Y+18, r27	; 0x12

	/* Adjust to this values */
	s_twi1_gyro_2_mag_x_nT = l_twi1_gyro_2_mag_x_nT;
   1eb04:	8b 89       	ldd	r24, Y+19	; 0x13
   1eb06:	9c 89       	ldd	r25, Y+20	; 0x14
   1eb08:	ad 89       	ldd	r26, Y+21	; 0x15
   1eb0a:	be 89       	ldd	r27, Y+22	; 0x16
   1eb0c:	80 93 b7 2b 	sts	0x2BB7, r24	; 0x802bb7 <s_twi1_gyro_2_mag_x_nT.8689>
   1eb10:	90 93 b8 2b 	sts	0x2BB8, r25	; 0x802bb8 <s_twi1_gyro_2_mag_x_nT.8689+0x1>
   1eb14:	a0 93 b9 2b 	sts	0x2BB9, r26	; 0x802bb9 <s_twi1_gyro_2_mag_x_nT.8689+0x2>
   1eb18:	b0 93 ba 2b 	sts	0x2BBA, r27	; 0x802bba <s_twi1_gyro_2_mag_x_nT.8689+0x3>
	s_twi1_gyro_2_mag_y_nT = l_twi1_gyro_2_mag_y_nT;
   1eb1c:	8f 89       	ldd	r24, Y+23	; 0x17
   1eb1e:	98 8d       	ldd	r25, Y+24	; 0x18
   1eb20:	a9 8d       	ldd	r26, Y+25	; 0x19
   1eb22:	ba 8d       	ldd	r27, Y+26	; 0x1a
   1eb24:	80 93 bb 2b 	sts	0x2BBB, r24	; 0x802bbb <s_twi1_gyro_2_mag_y_nT.8690>
   1eb28:	90 93 bc 2b 	sts	0x2BBC, r25	; 0x802bbc <s_twi1_gyro_2_mag_y_nT.8690+0x1>
   1eb2c:	a0 93 bd 2b 	sts	0x2BBD, r26	; 0x802bbd <s_twi1_gyro_2_mag_y_nT.8690+0x2>
   1eb30:	b0 93 be 2b 	sts	0x2BBE, r27	; 0x802bbe <s_twi1_gyro_2_mag_y_nT.8690+0x3>
	s_twi1_gyro_2_mag_z_nT = l_twi1_gyro_2_mag_z_nT;
   1eb34:	8b 8d       	ldd	r24, Y+27	; 0x1b
   1eb36:	9c 8d       	ldd	r25, Y+28	; 0x1c
   1eb38:	ad 8d       	ldd	r26, Y+29	; 0x1d
   1eb3a:	be 8d       	ldd	r27, Y+30	; 0x1e
   1eb3c:	80 93 bf 2b 	sts	0x2BBF, r24	; 0x802bbf <s_twi1_gyro_2_mag_z_nT.8691>
   1eb40:	90 93 c0 2b 	sts	0x2BC0, r25	; 0x802bc0 <s_twi1_gyro_2_mag_z_nT.8691+0x1>
   1eb44:	a0 93 c1 2b 	sts	0x2BC1, r26	; 0x802bc1 <s_twi1_gyro_2_mag_z_nT.8691+0x2>
   1eb48:	b0 93 c2 2b 	sts	0x2BC2, r27	; 0x802bc2 <s_twi1_gyro_2_mag_z_nT.8691+0x3>

	return (uint16_t) (0.5f + l_mag_delta_total);
   1eb4c:	20 e0       	ldi	r18, 0x00	; 0
   1eb4e:	30 e0       	ldi	r19, 0x00	; 0
   1eb50:	40 e0       	ldi	r20, 0x00	; 0
   1eb52:	5f e3       	ldi	r21, 0x3F	; 63
   1eb54:	6f 85       	ldd	r22, Y+15	; 0x0f
   1eb56:	78 89       	ldd	r23, Y+16	; 0x10
   1eb58:	89 89       	ldd	r24, Y+17	; 0x11
   1eb5a:	9a 89       	ldd	r25, Y+18	; 0x12
   1eb5c:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   1eb60:	dc 01       	movw	r26, r24
   1eb62:	cb 01       	movw	r24, r22
   1eb64:	bc 01       	movw	r22, r24
   1eb66:	cd 01       	movw	r24, r26
   1eb68:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   1eb6c:	dc 01       	movw	r26, r24
   1eb6e:	cb 01       	movw	r24, r22
}
   1eb70:	6e 96       	adiw	r28, 0x1e	; 30
   1eb72:	cd bf       	out	0x3d, r28	; 61
   1eb74:	de bf       	out	0x3e, r29	; 62
   1eb76:	df 91       	pop	r29
   1eb78:	cf 91       	pop	r28
   1eb7a:	1f 91       	pop	r17
   1eb7c:	0f 91       	pop	r16
   1eb7e:	ff 90       	pop	r15
   1eb80:	ef 90       	pop	r14
   1eb82:	df 90       	pop	r13
   1eb84:	cf 90       	pop	r12
   1eb86:	08 95       	ret

0001eb88 <aprs_message_send>:

void aprs_message_send(const char* msg, uint8_t content_message_len)
{
   1eb88:	cf 93       	push	r28
   1eb8a:	df 93       	push	r29
   1eb8c:	cd b7       	in	r28, 0x3d	; 61
   1eb8e:	de b7       	in	r29, 0x3e	; 62
   1eb90:	c6 50       	subi	r28, 0x06	; 6
   1eb92:	d1 40       	sbci	r29, 0x01	; 1
   1eb94:	cd bf       	out	0x3d, r28	; 61
   1eb96:	de bf       	out	0x3e, r29	; 62
   1eb98:	9e 01       	movw	r18, r28
   1eb9a:	2c 5f       	subi	r18, 0xFC	; 252
   1eb9c:	3e 4f       	sbci	r19, 0xFE	; 254
   1eb9e:	f9 01       	movw	r30, r18
   1eba0:	80 83       	st	Z, r24
   1eba2:	91 83       	std	Z+1, r25	; 0x01
   1eba4:	ce 01       	movw	r24, r28
   1eba6:	8a 5f       	subi	r24, 0xFA	; 250
   1eba8:	9e 4f       	sbci	r25, 0xFE	; 254
   1ebaa:	fc 01       	movw	r30, r24
   1ebac:	60 83       	st	Z, r22
	/* GSM DPRS transportation */
	if (g_gsm_enable && g_gsm_aprs_enable) {
   1ebae:	80 91 f4 27 	lds	r24, 0x27F4	; 0x8027f4 <g_gsm_enable>
   1ebb2:	88 23       	and	r24, r24
   1ebb4:	09 f4       	brne	.+2      	; 0x1ebb8 <aprs_message_send+0x30>
   1ebb6:	f5 c0       	rjmp	.+490    	; 0x1eda2 <aprs_message_send+0x21a>
   1ebb8:	80 91 f5 27 	lds	r24, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
   1ebbc:	88 23       	and	r24, r24
   1ebbe:	09 f4       	brne	.+2      	; 0x1ebc2 <aprs_message_send+0x3a>
   1ebc0:	f0 c0       	rjmp	.+480    	; 0x1eda2 <aprs_message_send+0x21a>
		char l_content_hdr[C_USART1_TX_BUF_LEN];
		uint8_t content_hdr_len = (uint8_t) snprintf_P(l_content_hdr, sizeof(l_content_hdr), PM_APRS_TX_LOGIN, g_aprs_login_user, g_aprs_login_pwd, APPLICATION_NAME, APPLICATION_VERSION);
   1ebc2:	8a e3       	ldi	r24, 0x3A	; 58
   1ebc4:	91 e2       	ldi	r25, 0x21	; 33
   1ebc6:	89 2f       	mov	r24, r25
   1ebc8:	8f 93       	push	r24
   1ebca:	8a e3       	ldi	r24, 0x3A	; 58
   1ebcc:	91 e2       	ldi	r25, 0x21	; 33
   1ebce:	8f 93       	push	r24
   1ebd0:	8e e3       	ldi	r24, 0x3E	; 62
   1ebd2:	91 e2       	ldi	r25, 0x21	; 33
   1ebd4:	89 2f       	mov	r24, r25
   1ebd6:	8f 93       	push	r24
   1ebd8:	8e e3       	ldi	r24, 0x3E	; 62
   1ebda:	91 e2       	ldi	r25, 0x21	; 33
   1ebdc:	8f 93       	push	r24
   1ebde:	8f e2       	ldi	r24, 0x2F	; 47
   1ebe0:	95 e2       	ldi	r25, 0x25	; 37
   1ebe2:	89 2f       	mov	r24, r25
   1ebe4:	8f 93       	push	r24
   1ebe6:	8f e2       	ldi	r24, 0x2F	; 47
   1ebe8:	95 e2       	ldi	r25, 0x25	; 37
   1ebea:	8f 93       	push	r24
   1ebec:	85 e2       	ldi	r24, 0x25	; 37
   1ebee:	95 e2       	ldi	r25, 0x25	; 37
   1ebf0:	89 2f       	mov	r24, r25
   1ebf2:	8f 93       	push	r24
   1ebf4:	85 e2       	ldi	r24, 0x25	; 37
   1ebf6:	95 e2       	ldi	r25, 0x25	; 37
   1ebf8:	8f 93       	push	r24
   1ebfa:	8c e8       	ldi	r24, 0x8C	; 140
   1ebfc:	9d e3       	ldi	r25, 0x3D	; 61
   1ebfe:	89 2f       	mov	r24, r25
   1ec00:	8f 93       	push	r24
   1ec02:	8c e8       	ldi	r24, 0x8C	; 140
   1ec04:	9d e3       	ldi	r25, 0x3D	; 61
   1ec06:	8f 93       	push	r24
   1ec08:	1f 92       	push	r1
   1ec0a:	80 e8       	ldi	r24, 0x80	; 128
   1ec0c:	8f 93       	push	r24
   1ec0e:	ce 01       	movw	r24, r28
   1ec10:	8c 57       	subi	r24, 0x7C	; 124
   1ec12:	9f 4f       	sbci	r25, 0xFF	; 255
   1ec14:	29 2f       	mov	r18, r25
   1ec16:	2f 93       	push	r18
   1ec18:	8f 93       	push	r24
   1ec1a:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1ec1e:	2d b7       	in	r18, 0x3d	; 61
   1ec20:	3e b7       	in	r19, 0x3e	; 62
   1ec22:	22 5f       	subi	r18, 0xF2	; 242
   1ec24:	3f 4f       	sbci	r19, 0xFF	; 255
   1ec26:	cd bf       	out	0x3d, r28	; 61
   1ec28:	de bf       	out	0x3e, r29	; 62
   1ec2a:	89 83       	std	Y+1, r24	; 0x01
		uint8_t len = content_hdr_len + 2 + content_message_len;
   1ec2c:	ce 01       	movw	r24, r28
   1ec2e:	8a 5f       	subi	r24, 0xFA	; 250
   1ec30:	9e 4f       	sbci	r25, 0xFE	; 254
   1ec32:	29 81       	ldd	r18, Y+1	; 0x01
   1ec34:	fc 01       	movw	r30, r24
   1ec36:	80 81       	ld	r24, Z
   1ec38:	82 0f       	add	r24, r18
   1ec3a:	8e 5f       	subi	r24, 0xFE	; 254
   1ec3c:	8a 83       	std	Y+2, r24	; 0x02
		{
			char	l_msg_buf[C_USART1_TX_BUF_LEN];
			uint8_t	l_msg_buf_len;

			/* Line 1 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L1);
   1ec3e:	80 e2       	ldi	r24, 0x20	; 32
   1ec40:	9d e3       	ldi	r25, 0x3D	; 61
   1ec42:	89 2f       	mov	r24, r25
   1ec44:	8f 93       	push	r24
   1ec46:	80 e2       	ldi	r24, 0x20	; 32
   1ec48:	9d e3       	ldi	r25, 0x3D	; 61
   1ec4a:	8f 93       	push	r24
   1ec4c:	1f 92       	push	r1
   1ec4e:	80 e8       	ldi	r24, 0x80	; 128
   1ec50:	8f 93       	push	r24
   1ec52:	ce 01       	movw	r24, r28
   1ec54:	04 96       	adiw	r24, 0x04	; 4
   1ec56:	29 2f       	mov	r18, r25
   1ec58:	2f 93       	push	r18
   1ec5a:	8f 93       	push	r24
   1ec5c:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1ec60:	0f 90       	pop	r0
   1ec62:	0f 90       	pop	r0
   1ec64:	0f 90       	pop	r0
   1ec66:	0f 90       	pop	r0
   1ec68:	0f 90       	pop	r0
   1ec6a:	0f 90       	pop	r0
   1ec6c:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1ec6e:	ce 01       	movw	r24, r28
   1ec70:	04 96       	adiw	r24, 0x04	; 4
   1ec72:	41 e0       	ldi	r20, 0x01	; 1
   1ec74:	6b 81       	ldd	r22, Y+3	; 0x03
   1ec76:	0e 94 af 23 	call	0x475e	; 0x475e <serial_sim808_send>

			/* Line 2 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L2, len);
   1ec7a:	8a 81       	ldd	r24, Y+2	; 0x02
   1ec7c:	88 2f       	mov	r24, r24
   1ec7e:	90 e0       	ldi	r25, 0x00	; 0
   1ec80:	29 2f       	mov	r18, r25
   1ec82:	2f 93       	push	r18
   1ec84:	8f 93       	push	r24
   1ec86:	82 e3       	ldi	r24, 0x32	; 50
   1ec88:	9d e3       	ldi	r25, 0x3D	; 61
   1ec8a:	89 2f       	mov	r24, r25
   1ec8c:	8f 93       	push	r24
   1ec8e:	82 e3       	ldi	r24, 0x32	; 50
   1ec90:	9d e3       	ldi	r25, 0x3D	; 61
   1ec92:	8f 93       	push	r24
   1ec94:	1f 92       	push	r1
   1ec96:	80 e8       	ldi	r24, 0x80	; 128
   1ec98:	8f 93       	push	r24
   1ec9a:	ce 01       	movw	r24, r28
   1ec9c:	04 96       	adiw	r24, 0x04	; 4
   1ec9e:	29 2f       	mov	r18, r25
   1eca0:	2f 93       	push	r18
   1eca2:	8f 93       	push	r24
   1eca4:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1eca8:	2d b7       	in	r18, 0x3d	; 61
   1ecaa:	3e b7       	in	r19, 0x3e	; 62
   1ecac:	28 5f       	subi	r18, 0xF8	; 248
   1ecae:	3f 4f       	sbci	r19, 0xFF	; 255
   1ecb0:	cd bf       	out	0x3d, r28	; 61
   1ecb2:	de bf       	out	0x3e, r29	; 62
   1ecb4:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1ecb6:	ce 01       	movw	r24, r28
   1ecb8:	04 96       	adiw	r24, 0x04	; 4
   1ecba:	41 e0       	ldi	r20, 0x01	; 1
   1ecbc:	6b 81       	ldd	r22, Y+3	; 0x03
   1ecbe:	0e 94 af 23 	call	0x475e	; 0x475e <serial_sim808_send>

			/* Line 3 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L3);
   1ecc2:	87 e4       	ldi	r24, 0x47	; 71
   1ecc4:	9d e3       	ldi	r25, 0x3D	; 61
   1ecc6:	89 2f       	mov	r24, r25
   1ecc8:	8f 93       	push	r24
   1ecca:	87 e4       	ldi	r24, 0x47	; 71
   1eccc:	9d e3       	ldi	r25, 0x3D	; 61
   1ecce:	8f 93       	push	r24
   1ecd0:	1f 92       	push	r1
   1ecd2:	80 e8       	ldi	r24, 0x80	; 128
   1ecd4:	8f 93       	push	r24
   1ecd6:	ce 01       	movw	r24, r28
   1ecd8:	04 96       	adiw	r24, 0x04	; 4
   1ecda:	29 2f       	mov	r18, r25
   1ecdc:	2f 93       	push	r18
   1ecde:	8f 93       	push	r24
   1ece0:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1ece4:	0f 90       	pop	r0
   1ece6:	0f 90       	pop	r0
   1ece8:	0f 90       	pop	r0
   1ecea:	0f 90       	pop	r0
   1ecec:	0f 90       	pop	r0
   1ecee:	0f 90       	pop	r0
   1ecf0:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1ecf2:	ce 01       	movw	r24, r28
   1ecf4:	04 96       	adiw	r24, 0x04	; 4
   1ecf6:	41 e0       	ldi	r20, 0x01	; 1
   1ecf8:	6b 81       	ldd	r22, Y+3	; 0x03
   1ecfa:	0e 94 af 23 	call	0x475e	; 0x475e <serial_sim808_send>

			/* Line 4 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L4);
   1ecfe:	80 e7       	ldi	r24, 0x70	; 112
   1ed00:	9d e3       	ldi	r25, 0x3D	; 61
   1ed02:	89 2f       	mov	r24, r25
   1ed04:	8f 93       	push	r24
   1ed06:	80 e7       	ldi	r24, 0x70	; 112
   1ed08:	9d e3       	ldi	r25, 0x3D	; 61
   1ed0a:	8f 93       	push	r24
   1ed0c:	1f 92       	push	r1
   1ed0e:	80 e8       	ldi	r24, 0x80	; 128
   1ed10:	8f 93       	push	r24
   1ed12:	ce 01       	movw	r24, r28
   1ed14:	04 96       	adiw	r24, 0x04	; 4
   1ed16:	29 2f       	mov	r18, r25
   1ed18:	2f 93       	push	r18
   1ed1a:	8f 93       	push	r24
   1ed1c:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1ed20:	0f 90       	pop	r0
   1ed22:	0f 90       	pop	r0
   1ed24:	0f 90       	pop	r0
   1ed26:	0f 90       	pop	r0
   1ed28:	0f 90       	pop	r0
   1ed2a:	0f 90       	pop	r0
   1ed2c:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1ed2e:	ce 01       	movw	r24, r28
   1ed30:	04 96       	adiw	r24, 0x04	; 4
   1ed32:	41 e0       	ldi	r20, 0x01	; 1
   1ed34:	6b 81       	ldd	r22, Y+3	; 0x03
   1ed36:	0e 94 af 23 	call	0x475e	; 0x475e <serial_sim808_send>

			/* Content header - authentication */
			serial_sim808_send(l_content_hdr, content_hdr_len, true);
   1ed3a:	ce 01       	movw	r24, r28
   1ed3c:	8c 57       	subi	r24, 0x7C	; 124
   1ed3e:	9f 4f       	sbci	r25, 0xFF	; 255
   1ed40:	41 e0       	ldi	r20, 0x01	; 1
   1ed42:	69 81       	ldd	r22, Y+1	; 0x01
   1ed44:	0e 94 af 23 	call	0x475e	; 0x475e <serial_sim808_send>

			/* Content message */
			serial_sim808_send(msg, content_message_len, true);
   1ed48:	ce 01       	movw	r24, r28
   1ed4a:	8a 5f       	subi	r24, 0xFA	; 250
   1ed4c:	9e 4f       	sbci	r25, 0xFE	; 254
   1ed4e:	9e 01       	movw	r18, r28
   1ed50:	2c 5f       	subi	r18, 0xFC	; 252
   1ed52:	3e 4f       	sbci	r19, 0xFE	; 254
   1ed54:	f9 01       	movw	r30, r18
   1ed56:	20 81       	ld	r18, Z
   1ed58:	31 81       	ldd	r19, Z+1	; 0x01
   1ed5a:	41 e0       	ldi	r20, 0x01	; 1
   1ed5c:	fc 01       	movw	r30, r24
   1ed5e:	60 81       	ld	r22, Z
   1ed60:	c9 01       	movw	r24, r18
   1ed62:	0e 94 af 23 	call	0x475e	; 0x475e <serial_sim808_send>

			/* Ending line */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_MSGEND);
   1ed66:	82 e7       	ldi	r24, 0x72	; 114
   1ed68:	9e e3       	ldi	r25, 0x3E	; 62
   1ed6a:	89 2f       	mov	r24, r25
   1ed6c:	8f 93       	push	r24
   1ed6e:	82 e7       	ldi	r24, 0x72	; 114
   1ed70:	9e e3       	ldi	r25, 0x3E	; 62
   1ed72:	8f 93       	push	r24
   1ed74:	1f 92       	push	r1
   1ed76:	80 e8       	ldi	r24, 0x80	; 128
   1ed78:	8f 93       	push	r24
   1ed7a:	ce 01       	movw	r24, r28
   1ed7c:	04 96       	adiw	r24, 0x04	; 4
   1ed7e:	29 2f       	mov	r18, r25
   1ed80:	2f 93       	push	r18
   1ed82:	8f 93       	push	r24
   1ed84:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   1ed88:	0f 90       	pop	r0
   1ed8a:	0f 90       	pop	r0
   1ed8c:	0f 90       	pop	r0
   1ed8e:	0f 90       	pop	r0
   1ed90:	0f 90       	pop	r0
   1ed92:	0f 90       	pop	r0
   1ed94:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1ed96:	ce 01       	movw	r24, r28
   1ed98:	04 96       	adiw	r24, 0x04	; 4
   1ed9a:	41 e0       	ldi	r20, 0x01	; 1
   1ed9c:	6b 81       	ldd	r22, Y+3	; 0x03
   1ed9e:	0e 94 af 23 	call	0x475e	; 0x475e <serial_sim808_send>
		}
	}
}
   1eda2:	00 00       	nop
   1eda4:	ca 5f       	subi	r28, 0xFA	; 250
   1eda6:	de 4f       	sbci	r29, 0xFE	; 254
   1eda8:	cd bf       	out	0x3d, r28	; 61
   1edaa:	de bf       	out	0x3e, r29	; 62
   1edac:	df 91       	pop	r29
   1edae:	cf 91       	pop	r28
   1edb0:	08 95       	ret

0001edb2 <sched_getLock>:


/* Simple scheduler concept */

bool sched_getLock(volatile uint8_t* lockVar)
{
   1edb2:	cf 93       	push	r28
   1edb4:	df 93       	push	r29
   1edb6:	00 d0       	rcall	.+0      	; 0x1edb8 <sched_getLock+0x6>
   1edb8:	1f 92       	push	r1
   1edba:	cd b7       	in	r28, 0x3d	; 61
   1edbc:	de b7       	in	r29, 0x3e	; 62
   1edbe:	8b 83       	std	Y+3, r24	; 0x03
   1edc0:	9c 83       	std	Y+4, r25	; 0x04
	bool status = false;
   1edc2:	19 82       	std	Y+1, r1	; 0x01

	/* IRQ secured access */	
	{
		irqflags_t flags = cpu_irq_save();
   1edc4:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1edc8:	8a 83       	std	Y+2, r24	; 0x02
		barrier();
		if (!*lockVar) {	// No use before
   1edca:	8b 81       	ldd	r24, Y+3	; 0x03
   1edcc:	9c 81       	ldd	r25, Y+4	; 0x04
   1edce:	fc 01       	movw	r30, r24
   1edd0:	80 81       	ld	r24, Z
   1edd2:	88 23       	and	r24, r24
   1edd4:	61 f4       	brne	.+24     	; 0x1edee <sched_getLock+0x3c>
			++*lockVar;
   1edd6:	8b 81       	ldd	r24, Y+3	; 0x03
   1edd8:	9c 81       	ldd	r25, Y+4	; 0x04
   1edda:	fc 01       	movw	r30, r24
   1eddc:	80 81       	ld	r24, Z
   1edde:	21 e0       	ldi	r18, 0x01	; 1
   1ede0:	28 0f       	add	r18, r24
   1ede2:	8b 81       	ldd	r24, Y+3	; 0x03
   1ede4:	9c 81       	ldd	r25, Y+4	; 0x04
   1ede6:	fc 01       	movw	r30, r24
   1ede8:	20 83       	st	Z, r18
			barrier();
			status = true;
   1edea:	81 e0       	ldi	r24, 0x01	; 1
   1edec:	89 83       	std	Y+1, r24	; 0x01
		}
		cpu_irq_restore(flags);
   1edee:	8a 81       	ldd	r24, Y+2	; 0x02
   1edf0:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}
	return status;
   1edf4:	89 81       	ldd	r24, Y+1	; 0x01
}
   1edf6:	24 96       	adiw	r28, 0x04	; 4
   1edf8:	cd bf       	out	0x3d, r28	; 61
   1edfa:	de bf       	out	0x3e, r29	; 62
   1edfc:	df 91       	pop	r29
   1edfe:	cf 91       	pop	r28
   1ee00:	08 95       	ret

0001ee02 <sched_freeLock>:

void sched_freeLock(volatile uint8_t* lockVar)
{
   1ee02:	cf 93       	push	r28
   1ee04:	df 93       	push	r29
   1ee06:	00 d0       	rcall	.+0      	; 0x1ee08 <sched_freeLock+0x6>
   1ee08:	cd b7       	in	r28, 0x3d	; 61
   1ee0a:	de b7       	in	r29, 0x3e	; 62
   1ee0c:	8a 83       	std	Y+2, r24	; 0x02
   1ee0e:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags	= cpu_irq_save();
   1ee10:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1ee14:	89 83       	std	Y+1, r24	; 0x01
	*lockVar			= 0;
   1ee16:	8a 81       	ldd	r24, Y+2	; 0x02
   1ee18:	9b 81       	ldd	r25, Y+3	; 0x03
   1ee1a:	fc 01       	movw	r30, r24
   1ee1c:	10 82       	st	Z, r1
	cpu_irq_restore(flags);
   1ee1e:	89 81       	ldd	r24, Y+1	; 0x01
   1ee20:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
}
   1ee24:	00 00       	nop
   1ee26:	23 96       	adiw	r28, 0x03	; 3
   1ee28:	cd bf       	out	0x3d, r28	; 61
   1ee2a:	de bf       	out	0x3e, r29	; 62
   1ee2c:	df 91       	pop	r29
   1ee2e:	cf 91       	pop	r28
   1ee30:	08 95       	ret

0001ee32 <sched_set_alarm>:

void sched_set_alarm(uint32_t alarmTime)
{
   1ee32:	cf 93       	push	r28
   1ee34:	df 93       	push	r29
   1ee36:	cd b7       	in	r28, 0x3d	; 61
   1ee38:	de b7       	in	r29, 0x3e	; 62
   1ee3a:	28 97       	sbiw	r28, 0x08	; 8
   1ee3c:	cd bf       	out	0x3d, r28	; 61
   1ee3e:	de bf       	out	0x3e, r29	; 62
   1ee40:	6d 83       	std	Y+5, r22	; 0x05
   1ee42:	7e 83       	std	Y+6, r23	; 0x06
   1ee44:	8f 83       	std	Y+7, r24	; 0x07
   1ee46:	98 87       	std	Y+8, r25	; 0x08
	/* Set next time to wake up */
	uint32_t checkTime = rtc_get_time() + 2;
   1ee48:	0e 94 6d 57 	call	0xaeda	; 0xaeda <rtc_get_time>
   1ee4c:	dc 01       	movw	r26, r24
   1ee4e:	cb 01       	movw	r24, r22
   1ee50:	02 96       	adiw	r24, 0x02	; 2
   1ee52:	a1 1d       	adc	r26, r1
   1ee54:	b1 1d       	adc	r27, r1
   1ee56:	89 83       	std	Y+1, r24	; 0x01
   1ee58:	9a 83       	std	Y+2, r25	; 0x02
   1ee5a:	ab 83       	std	Y+3, r26	; 0x03
   1ee5c:	bc 83       	std	Y+4, r27	; 0x04
	if (alarmTime < checkTime) {
   1ee5e:	2d 81       	ldd	r18, Y+5	; 0x05
   1ee60:	3e 81       	ldd	r19, Y+6	; 0x06
   1ee62:	4f 81       	ldd	r20, Y+7	; 0x07
   1ee64:	58 85       	ldd	r21, Y+8	; 0x08
   1ee66:	89 81       	ldd	r24, Y+1	; 0x01
   1ee68:	9a 81       	ldd	r25, Y+2	; 0x02
   1ee6a:	ab 81       	ldd	r26, Y+3	; 0x03
   1ee6c:	bc 81       	ldd	r27, Y+4	; 0x04
   1ee6e:	28 17       	cp	r18, r24
   1ee70:	39 07       	cpc	r19, r25
   1ee72:	4a 07       	cpc	r20, r26
   1ee74:	5b 07       	cpc	r21, r27
   1ee76:	40 f4       	brcc	.+16     	; 0x1ee88 <sched_set_alarm+0x56>
		alarmTime = checkTime;
   1ee78:	89 81       	ldd	r24, Y+1	; 0x01
   1ee7a:	9a 81       	ldd	r25, Y+2	; 0x02
   1ee7c:	ab 81       	ldd	r26, Y+3	; 0x03
   1ee7e:	bc 81       	ldd	r27, Y+4	; 0x04
   1ee80:	8d 83       	std	Y+5, r24	; 0x05
   1ee82:	9e 83       	std	Y+6, r25	; 0x06
   1ee84:	af 83       	std	Y+7, r26	; 0x07
   1ee86:	b8 87       	std	Y+8, r27	; 0x08
	}
	rtc_set_alarm(alarmTime);
   1ee88:	8d 81       	ldd	r24, Y+5	; 0x05
   1ee8a:	9e 81       	ldd	r25, Y+6	; 0x06
   1ee8c:	af 81       	ldd	r26, Y+7	; 0x07
   1ee8e:	b8 85       	ldd	r27, Y+8	; 0x08
   1ee90:	bc 01       	movw	r22, r24
   1ee92:	cd 01       	movw	r24, r26
   1ee94:	0e 94 79 57 	call	0xaef2	; 0xaef2 <rtc_set_alarm>
}
   1ee98:	00 00       	nop
   1ee9a:	28 96       	adiw	r28, 0x08	; 8
   1ee9c:	cd bf       	out	0x3d, r28	; 61
   1ee9e:	de bf       	out	0x3e, r29	; 62
   1eea0:	df 91       	pop	r29
   1eea2:	cf 91       	pop	r28
   1eea4:	08 95       	ret

0001eea6 <sched_doSleep>:

void sched_doSleep(void)
{
   1eea6:	cf 93       	push	r28
   1eea8:	df 93       	push	r29
   1eeaa:	cd b7       	in	r28, 0x3d	; 61
   1eeac:	de b7       	in	r29, 0x3e	; 62
#if 1
	/* Power down until IRQ or event calls in */
	sleepmgr_enter_sleep();
   1eeae:	0e 94 f3 ce 	call	0x19de6	; 0x19de6 <sleepmgr_enter_sleep>
#endif
}
   1eeb2:	00 00       	nop
   1eeb4:	df 91       	pop	r29
   1eeb6:	cf 91       	pop	r28
   1eeb8:	08 95       	ret

0001eeba <sched_push>:

void sched_push(void* cb, SCHED_ENTRY_CB_TYPE_ENUM_t cbType, uint32_t wakeTime, bool isDelay, bool isIntDis, bool isSync)
{
   1eeba:	cf 92       	push	r12
   1eebc:	ef 92       	push	r14
   1eebe:	0f 93       	push	r16
   1eec0:	cf 93       	push	r28
   1eec2:	df 93       	push	r29
   1eec4:	cd b7       	in	r28, 0x3d	; 61
   1eec6:	de b7       	in	r29, 0x3e	; 62
   1eec8:	a6 97       	sbiw	r28, 0x26	; 38
   1eeca:	cd bf       	out	0x3d, r28	; 61
   1eecc:	de bf       	out	0x3e, r29	; 62
   1eece:	8d 8f       	std	Y+29, r24	; 0x1d
   1eed0:	9e 8f       	std	Y+30, r25	; 0x1e
   1eed2:	6f 8f       	std	Y+31, r22	; 0x1f
   1eed4:	28 a3       	std	Y+32, r18	; 0x20
   1eed6:	39 a3       	std	Y+33, r19	; 0x21
   1eed8:	4a a3       	std	Y+34, r20	; 0x22
   1eeda:	5b a3       	std	Y+35, r21	; 0x23
   1eedc:	0c a3       	std	Y+36, r16	; 0x24
   1eede:	ed a2       	std	Y+37, r14	; 0x25
   1eee0:	ce a2       	std	Y+38, r12	; 0x26
	const uint32_t pushTime = rtc_get_time();
   1eee2:	0e 94 6d 57 	call	0xaeda	; 0xaeda <rtc_get_time>
   1eee6:	dc 01       	movw	r26, r24
   1eee8:	cb 01       	movw	r24, r22
   1eeea:	8d 87       	std	Y+13, r24	; 0x0d
   1eeec:	9e 87       	std	Y+14, r25	; 0x0e
   1eeee:	af 87       	std	Y+15, r26	; 0x0f
   1eef0:	b8 8b       	std	Y+16, r27	; 0x10
	uint32_t alarmTime = 0UL;
   1eef2:	19 82       	std	Y+1, r1	; 0x01
   1eef4:	1a 82       	std	Y+2, r1	; 0x02
   1eef6:	1b 82       	std	Y+3, r1	; 0x03
   1eef8:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t sfCb = (isIntDis ?  0x8F000000UL : 0x0F00000UL) | (isSync ?  0x40000000UL : 0x0000000UL) | ((uint32_t)cbType << 24) | ((uint32_t)(uint16_t)cb);
   1eefa:	8d a1       	ldd	r24, Y+37	; 0x25
   1eefc:	88 23       	and	r24, r24
   1eefe:	29 f0       	breq	.+10     	; 0x1ef0a <sched_push+0x50>
   1ef00:	80 e0       	ldi	r24, 0x00	; 0
   1ef02:	90 e0       	ldi	r25, 0x00	; 0
   1ef04:	a0 e0       	ldi	r26, 0x00	; 0
   1ef06:	bf e8       	ldi	r27, 0x8F	; 143
   1ef08:	04 c0       	rjmp	.+8      	; 0x1ef12 <sched_push+0x58>
   1ef0a:	80 e0       	ldi	r24, 0x00	; 0
   1ef0c:	90 e0       	ldi	r25, 0x00	; 0
   1ef0e:	a0 ef       	ldi	r26, 0xF0	; 240
   1ef10:	b0 e0       	ldi	r27, 0x00	; 0
   1ef12:	2e a1       	ldd	r18, Y+38	; 0x26
   1ef14:	22 23       	and	r18, r18
   1ef16:	29 f0       	breq	.+10     	; 0x1ef22 <sched_push+0x68>
   1ef18:	20 e0       	ldi	r18, 0x00	; 0
   1ef1a:	30 e0       	ldi	r19, 0x00	; 0
   1ef1c:	40 e0       	ldi	r20, 0x00	; 0
   1ef1e:	50 e4       	ldi	r21, 0x40	; 64
   1ef20:	03 c0       	rjmp	.+6      	; 0x1ef28 <sched_push+0x6e>
   1ef22:	20 e0       	ldi	r18, 0x00	; 0
   1ef24:	30 e0       	ldi	r19, 0x00	; 0
   1ef26:	a9 01       	movw	r20, r18
   1ef28:	28 2b       	or	r18, r24
   1ef2a:	39 2b       	or	r19, r25
   1ef2c:	4a 2b       	or	r20, r26
   1ef2e:	5b 2b       	or	r21, r27
   1ef30:	8f 8d       	ldd	r24, Y+31	; 0x1f
   1ef32:	88 2f       	mov	r24, r24
   1ef34:	90 e0       	ldi	r25, 0x00	; 0
   1ef36:	a0 e0       	ldi	r26, 0x00	; 0
   1ef38:	b0 e0       	ldi	r27, 0x00	; 0
   1ef3a:	b8 2f       	mov	r27, r24
   1ef3c:	aa 27       	eor	r26, r26
   1ef3e:	99 27       	eor	r25, r25
   1ef40:	88 27       	eor	r24, r24
   1ef42:	28 2b       	or	r18, r24
   1ef44:	39 2b       	or	r19, r25
   1ef46:	4a 2b       	or	r20, r26
   1ef48:	5b 2b       	or	r21, r27
   1ef4a:	8d 8d       	ldd	r24, Y+29	; 0x1d
   1ef4c:	9e 8d       	ldd	r25, Y+30	; 0x1e
   1ef4e:	cc 01       	movw	r24, r24
   1ef50:	a0 e0       	ldi	r26, 0x00	; 0
   1ef52:	b0 e0       	ldi	r27, 0x00	; 0
   1ef54:	82 2b       	or	r24, r18
   1ef56:	93 2b       	or	r25, r19
   1ef58:	a4 2b       	or	r26, r20
   1ef5a:	b5 2b       	or	r27, r21
   1ef5c:	89 8b       	std	Y+17, r24	; 0x11
   1ef5e:	9a 8b       	std	Y+18, r25	; 0x12
   1ef60:	ab 8b       	std	Y+19, r26	; 0x13
   1ef62:	bc 8b       	std	Y+20, r27	; 0x14

	if (isDelay) {
   1ef64:	8c a1       	ldd	r24, Y+36	; 0x24
   1ef66:	88 23       	and	r24, r24
   1ef68:	09 f4       	brne	.+2      	; 0x1ef6c <sched_push+0xb2>
   1ef6a:	4d c0       	rjmp	.+154    	; 0x1f006 <sched_push+0x14c>
		/* Sanity checks */
		if (wakeTime < 2) {
   1ef6c:	88 a1       	ldd	r24, Y+32	; 0x20
   1ef6e:	99 a1       	ldd	r25, Y+33	; 0x21
   1ef70:	aa a1       	ldd	r26, Y+34	; 0x22
   1ef72:	bb a1       	ldd	r27, Y+35	; 0x23
   1ef74:	02 97       	sbiw	r24, 0x02	; 2
   1ef76:	a1 05       	cpc	r26, r1
   1ef78:	b1 05       	cpc	r27, r1
   1ef7a:	48 f4       	brcc	.+18     	; 0x1ef8e <sched_push+0xd4>
			wakeTime = 2;														// Min value to use to work properly
   1ef7c:	82 e0       	ldi	r24, 0x02	; 2
   1ef7e:	90 e0       	ldi	r25, 0x00	; 0
   1ef80:	a0 e0       	ldi	r26, 0x00	; 0
   1ef82:	b0 e0       	ldi	r27, 0x00	; 0
   1ef84:	88 a3       	std	Y+32, r24	; 0x20
   1ef86:	99 a3       	std	Y+33, r25	; 0x21
   1ef88:	aa a3       	std	Y+34, r26	; 0x22
   1ef8a:	bb a3       	std	Y+35, r27	; 0x23
   1ef8c:	2c c0       	rjmp	.+88     	; 0x1efe6 <sched_push+0x12c>
		} else if (wakeTime > 30000U) {
   1ef8e:	88 a1       	ldd	r24, Y+32	; 0x20
   1ef90:	99 a1       	ldd	r25, Y+33	; 0x21
   1ef92:	aa a1       	ldd	r26, Y+34	; 0x22
   1ef94:	bb a1       	ldd	r27, Y+35	; 0x23
   1ef96:	81 33       	cpi	r24, 0x31	; 49
   1ef98:	95 47       	sbci	r25, 0x75	; 117
   1ef9a:	a1 05       	cpc	r26, r1
   1ef9c:	b1 05       	cpc	r27, r1
   1ef9e:	48 f0       	brcs	.+18     	; 0x1efb2 <sched_push+0xf8>
			wakeTime = ((30000U << 10) / 1024);									// Max value 30 sec
   1efa0:	80 e3       	ldi	r24, 0x30	; 48
   1efa2:	90 e0       	ldi	r25, 0x00	; 0
   1efa4:	a0 e0       	ldi	r26, 0x00	; 0
   1efa6:	b0 e0       	ldi	r27, 0x00	; 0
   1efa8:	88 a3       	std	Y+32, r24	; 0x20
   1efaa:	99 a3       	std	Y+33, r25	; 0x21
   1efac:	aa a3       	std	Y+34, r26	; 0x22
   1efae:	bb a3       	std	Y+35, r27	; 0x23
   1efb0:	1a c0       	rjmp	.+52     	; 0x1efe6 <sched_push+0x12c>
		} else {
			wakeTime = ((wakeTime << 10) / 1024);								// Time correction for 1024 ticks per second
   1efb2:	88 a1       	ldd	r24, Y+32	; 0x20
   1efb4:	99 a1       	ldd	r25, Y+33	; 0x21
   1efb6:	aa a1       	ldd	r26, Y+34	; 0x22
   1efb8:	bb a1       	ldd	r27, Y+35	; 0x23
   1efba:	07 2e       	mov	r0, r23
   1efbc:	7a e0       	ldi	r23, 0x0A	; 10
   1efbe:	88 0f       	add	r24, r24
   1efc0:	99 1f       	adc	r25, r25
   1efc2:	aa 1f       	adc	r26, r26
   1efc4:	bb 1f       	adc	r27, r27
   1efc6:	7a 95       	dec	r23
   1efc8:	d1 f7       	brne	.-12     	; 0x1efbe <sched_push+0x104>
   1efca:	70 2d       	mov	r23, r0
   1efcc:	07 2e       	mov	r0, r23
   1efce:	7a e0       	ldi	r23, 0x0A	; 10
   1efd0:	b6 95       	lsr	r27
   1efd2:	a7 95       	ror	r26
   1efd4:	97 95       	ror	r25
   1efd6:	87 95       	ror	r24
   1efd8:	7a 95       	dec	r23
   1efda:	d1 f7       	brne	.-12     	; 0x1efd0 <sched_push+0x116>
   1efdc:	70 2d       	mov	r23, r0
   1efde:	88 a3       	std	Y+32, r24	; 0x20
   1efe0:	99 a3       	std	Y+33, r25	; 0x21
   1efe2:	aa a3       	std	Y+34, r26	; 0x22
   1efe4:	bb a3       	std	Y+35, r27	; 0x23
		}

		/* Absolute time ticks */
		wakeTime += pushTime;
   1efe6:	28 a1       	ldd	r18, Y+32	; 0x20
   1efe8:	39 a1       	ldd	r19, Y+33	; 0x21
   1efea:	4a a1       	ldd	r20, Y+34	; 0x22
   1efec:	5b a1       	ldd	r21, Y+35	; 0x23
   1efee:	8d 85       	ldd	r24, Y+13	; 0x0d
   1eff0:	9e 85       	ldd	r25, Y+14	; 0x0e
   1eff2:	af 85       	ldd	r26, Y+15	; 0x0f
   1eff4:	b8 89       	ldd	r27, Y+16	; 0x10
   1eff6:	82 0f       	add	r24, r18
   1eff8:	93 1f       	adc	r25, r19
   1effa:	a4 1f       	adc	r26, r20
   1effc:	b5 1f       	adc	r27, r21
   1effe:	88 a3       	std	Y+32, r24	; 0x20
   1f000:	99 a3       	std	Y+33, r25	; 0x21
   1f002:	aa a3       	std	Y+34, r26	; 0x22
   1f004:	bb a3       	std	Y+35, r27	; 0x23
	}

	/* Lock access to the scheduler entries */
	if (!sched_getLock(&g_sched_lock)) {
   1f006:	84 eb       	ldi	r24, 0xB4	; 180
   1f008:	99 e2       	ldi	r25, 0x29	; 41
   1f00a:	d3 de       	rcall	.-602    	; 0x1edb2 <sched_getLock>
   1f00c:	98 2f       	mov	r25, r24
   1f00e:	81 e0       	ldi	r24, 0x01	; 1
   1f010:	89 27       	eor	r24, r25
   1f012:	88 23       	and	r24, r24
   1f014:	29 f1       	breq	.+74     	; 0x1f060 <sched_push+0x1a6>
		/* Push entry to the stack due to blocked access */
		if (!fifo_is_full(&g_fifo_sched_desc)) {
   1f016:	83 e6       	ldi	r24, 0x63	; 99
   1f018:	91 e3       	ldi	r25, 0x31	; 49
   1f01a:	0e 94 da d5 	call	0x1abb4	; 0x1abb4 <fifo_is_full>
   1f01e:	98 2f       	mov	r25, r24
   1f020:	81 e0       	ldi	r24, 0x01	; 1
   1f022:	89 27       	eor	r24, r25
   1f024:	88 23       	and	r24, r24
   1f026:	09 f4       	brne	.+2      	; 0x1f02a <sched_push+0x170>
   1f028:	03 c2       	rjmp	.+1030   	; 0x1f430 <sched_push+0x576>
			irqflags_t flags = cpu_irq_save();
   1f02a:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1f02e:	8d 8b       	std	Y+21, r24	; 0x15
			fifo_push_uint32(&g_fifo_sched_desc, wakeTime);
   1f030:	88 a1       	ldd	r24, Y+32	; 0x20
   1f032:	99 a1       	ldd	r25, Y+33	; 0x21
   1f034:	aa a1       	ldd	r26, Y+34	; 0x22
   1f036:	bb a1       	ldd	r27, Y+35	; 0x23
   1f038:	ac 01       	movw	r20, r24
   1f03a:	bd 01       	movw	r22, r26
   1f03c:	83 e6       	ldi	r24, 0x63	; 99
   1f03e:	91 e3       	ldi	r25, 0x31	; 49
   1f040:	0e 94 f3 d5 	call	0x1abe6	; 0x1abe6 <fifo_push_uint32>
			fifo_push_uint32(&g_fifo_sched_desc, sfCb);
   1f044:	89 89       	ldd	r24, Y+17	; 0x11
   1f046:	9a 89       	ldd	r25, Y+18	; 0x12
   1f048:	ab 89       	ldd	r26, Y+19	; 0x13
   1f04a:	bc 89       	ldd	r27, Y+20	; 0x14
   1f04c:	ac 01       	movw	r20, r24
   1f04e:	bd 01       	movw	r22, r26
   1f050:	83 e6       	ldi	r24, 0x63	; 99
   1f052:	91 e3       	ldi	r25, 0x31	; 49
   1f054:	0e 94 f3 d5 	call	0x1abe6	; 0x1abe6 <fifo_push_uint32>
			cpu_irq_restore(flags);
   1f058:	8d 89       	ldd	r24, Y+21	; 0x15
   1f05a:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}
		return;
   1f05e:	e8 c1       	rjmp	.+976    	; 0x1f430 <sched_push+0x576>

// -- single entry section for g_sched_data[] / g_sched_sort[]
// v

	/* Get next free slot */
	bool dataEntryStored = false;
   1f060:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t slot = 0;
   1f062:	1e 82       	std	Y+6, r1	; 0x06

	for (int idx = 0; idx < C_SCH_SLOT_CNT; ++idx) {
   1f064:	1f 82       	std	Y+7, r1	; 0x07
   1f066:	18 86       	std	Y+8, r1	; 0x08
   1f068:	a6 c0       	rjmp	.+332    	; 0x1f1b6 <sched_push+0x2fc>
		if (!(g_sched_data[idx].occupied)) {
   1f06a:	2f 81       	ldd	r18, Y+7	; 0x07
   1f06c:	38 85       	ldd	r19, Y+8	; 0x08
   1f06e:	c9 01       	movw	r24, r18
   1f070:	88 0f       	add	r24, r24
   1f072:	99 1f       	adc	r25, r25
   1f074:	88 0f       	add	r24, r24
   1f076:	99 1f       	adc	r25, r25
   1f078:	88 0f       	add	r24, r24
   1f07a:	99 1f       	adc	r25, r25
   1f07c:	82 1b       	sub	r24, r18
   1f07e:	93 0b       	sbc	r25, r19
   1f080:	81 54       	subi	r24, 0x41	; 65
   1f082:	96 4d       	sbci	r25, 0xD6	; 214
   1f084:	fc 01       	movw	r30, r24
   1f086:	80 81       	ld	r24, Z
   1f088:	81 70       	andi	r24, 0x01	; 1
   1f08a:	88 23       	and	r24, r24
   1f08c:	09 f0       	breq	.+2      	; 0x1f090 <sched_push+0x1d6>
   1f08e:	8e c0       	rjmp	.+284    	; 0x1f1ac <sched_push+0x2f2>
			g_sched_data[idx].occupied	= true;
   1f090:	2f 81       	ldd	r18, Y+7	; 0x07
   1f092:	38 85       	ldd	r19, Y+8	; 0x08
   1f094:	c9 01       	movw	r24, r18
   1f096:	88 0f       	add	r24, r24
   1f098:	99 1f       	adc	r25, r25
   1f09a:	88 0f       	add	r24, r24
   1f09c:	99 1f       	adc	r25, r25
   1f09e:	88 0f       	add	r24, r24
   1f0a0:	99 1f       	adc	r25, r25
   1f0a2:	82 1b       	sub	r24, r18
   1f0a4:	93 0b       	sbc	r25, r19
   1f0a6:	81 54       	subi	r24, 0x41	; 65
   1f0a8:	96 4d       	sbci	r25, 0xD6	; 214
   1f0aa:	fc 01       	movw	r30, r24
   1f0ac:	20 81       	ld	r18, Z
   1f0ae:	21 60       	ori	r18, 0x01	; 1
   1f0b0:	fc 01       	movw	r30, r24
   1f0b2:	20 83       	st	Z, r18
			g_sched_data[idx].callback	= cb;
   1f0b4:	2f 81       	ldd	r18, Y+7	; 0x07
   1f0b6:	38 85       	ldd	r19, Y+8	; 0x08
   1f0b8:	c9 01       	movw	r24, r18
   1f0ba:	88 0f       	add	r24, r24
   1f0bc:	99 1f       	adc	r25, r25
   1f0be:	88 0f       	add	r24, r24
   1f0c0:	99 1f       	adc	r25, r25
   1f0c2:	88 0f       	add	r24, r24
   1f0c4:	99 1f       	adc	r25, r25
   1f0c6:	82 1b       	sub	r24, r18
   1f0c8:	93 0b       	sbc	r25, r19
   1f0ca:	83 54       	subi	r24, 0x43	; 67
   1f0cc:	96 4d       	sbci	r25, 0xD6	; 214
   1f0ce:	2d 8d       	ldd	r18, Y+29	; 0x1d
   1f0d0:	3e 8d       	ldd	r19, Y+30	; 0x1e
   1f0d2:	fc 01       	movw	r30, r24
   1f0d4:	20 83       	st	Z, r18
   1f0d6:	31 83       	std	Z+1, r19	; 0x01
			g_sched_data[idx].cbType	= cbType & 0x03;
   1f0d8:	8f 8d       	ldd	r24, Y+31	; 0x1f
   1f0da:	48 2f       	mov	r20, r24
   1f0dc:	43 70       	andi	r20, 0x03	; 3
   1f0de:	2f 81       	ldd	r18, Y+7	; 0x07
   1f0e0:	38 85       	ldd	r19, Y+8	; 0x08
   1f0e2:	c9 01       	movw	r24, r18
   1f0e4:	88 0f       	add	r24, r24
   1f0e6:	99 1f       	adc	r25, r25
   1f0e8:	88 0f       	add	r24, r24
   1f0ea:	99 1f       	adc	r25, r25
   1f0ec:	88 0f       	add	r24, r24
   1f0ee:	99 1f       	adc	r25, r25
   1f0f0:	82 1b       	sub	r24, r18
   1f0f2:	93 0b       	sbc	r25, r19
   1f0f4:	81 54       	subi	r24, 0x41	; 65
   1f0f6:	96 4d       	sbci	r25, 0xD6	; 214
   1f0f8:	24 2f       	mov	r18, r20
   1f0fa:	23 70       	andi	r18, 0x03	; 3
   1f0fc:	22 0f       	add	r18, r18
   1f0fe:	22 0f       	add	r18, r18
   1f100:	22 0f       	add	r18, r18
   1f102:	fc 01       	movw	r30, r24
   1f104:	30 81       	ld	r19, Z
   1f106:	37 7e       	andi	r19, 0xE7	; 231
   1f108:	23 2b       	or	r18, r19
   1f10a:	fc 01       	movw	r30, r24
   1f10c:	20 83       	st	Z, r18
			g_sched_data[idx].isIntDis	= (isIntDis ?  1 : 0);
   1f10e:	8d a1       	ldd	r24, Y+37	; 0x25
   1f110:	48 2f       	mov	r20, r24
   1f112:	41 70       	andi	r20, 0x01	; 1
   1f114:	2f 81       	ldd	r18, Y+7	; 0x07
   1f116:	38 85       	ldd	r19, Y+8	; 0x08
   1f118:	c9 01       	movw	r24, r18
   1f11a:	88 0f       	add	r24, r24
   1f11c:	99 1f       	adc	r25, r25
   1f11e:	88 0f       	add	r24, r24
   1f120:	99 1f       	adc	r25, r25
   1f122:	88 0f       	add	r24, r24
   1f124:	99 1f       	adc	r25, r25
   1f126:	82 1b       	sub	r24, r18
   1f128:	93 0b       	sbc	r25, r19
   1f12a:	81 54       	subi	r24, 0x41	; 65
   1f12c:	96 4d       	sbci	r25, 0xD6	; 214
   1f12e:	24 2f       	mov	r18, r20
   1f130:	21 70       	andi	r18, 0x01	; 1
   1f132:	22 0f       	add	r18, r18
   1f134:	fc 01       	movw	r30, r24
   1f136:	30 81       	ld	r19, Z
   1f138:	3d 7f       	andi	r19, 0xFD	; 253
   1f13a:	23 2b       	or	r18, r19
   1f13c:	fc 01       	movw	r30, r24
   1f13e:	20 83       	st	Z, r18
			g_sched_data[idx].isSync	= (isSync	?  1 : 0);
   1f140:	8e a1       	ldd	r24, Y+38	; 0x26
   1f142:	48 2f       	mov	r20, r24
   1f144:	41 70       	andi	r20, 0x01	; 1
   1f146:	2f 81       	ldd	r18, Y+7	; 0x07
   1f148:	38 85       	ldd	r19, Y+8	; 0x08
   1f14a:	c9 01       	movw	r24, r18
   1f14c:	88 0f       	add	r24, r24
   1f14e:	99 1f       	adc	r25, r25
   1f150:	88 0f       	add	r24, r24
   1f152:	99 1f       	adc	r25, r25
   1f154:	88 0f       	add	r24, r24
   1f156:	99 1f       	adc	r25, r25
   1f158:	82 1b       	sub	r24, r18
   1f15a:	93 0b       	sbc	r25, r19
   1f15c:	81 54       	subi	r24, 0x41	; 65
   1f15e:	96 4d       	sbci	r25, 0xD6	; 214
   1f160:	24 2f       	mov	r18, r20
   1f162:	21 70       	andi	r18, 0x01	; 1
   1f164:	22 0f       	add	r18, r18
   1f166:	22 0f       	add	r18, r18
   1f168:	fc 01       	movw	r30, r24
   1f16a:	30 81       	ld	r19, Z
   1f16c:	3b 7f       	andi	r19, 0xFB	; 251
   1f16e:	23 2b       	or	r18, r19
   1f170:	fc 01       	movw	r30, r24
   1f172:	20 83       	st	Z, r18
			g_sched_data[idx].wakeTime	= wakeTime;
   1f174:	88 a1       	ldd	r24, Y+32	; 0x20
   1f176:	99 a1       	ldd	r25, Y+33	; 0x21
   1f178:	aa a1       	ldd	r26, Y+34	; 0x22
   1f17a:	bb a1       	ldd	r27, Y+35	; 0x23
   1f17c:	4f 81       	ldd	r20, Y+7	; 0x07
   1f17e:	58 85       	ldd	r21, Y+8	; 0x08
   1f180:	9a 01       	movw	r18, r20
   1f182:	22 0f       	add	r18, r18
   1f184:	33 1f       	adc	r19, r19
   1f186:	22 0f       	add	r18, r18
   1f188:	33 1f       	adc	r19, r19
   1f18a:	22 0f       	add	r18, r18
   1f18c:	33 1f       	adc	r19, r19
   1f18e:	24 1b       	sub	r18, r20
   1f190:	35 0b       	sbc	r19, r21
   1f192:	27 54       	subi	r18, 0x47	; 71
   1f194:	36 4d       	sbci	r19, 0xD6	; 214
   1f196:	f9 01       	movw	r30, r18
   1f198:	80 83       	st	Z, r24
   1f19a:	91 83       	std	Z+1, r25	; 0x01
   1f19c:	a2 83       	std	Z+2, r26	; 0x02
   1f19e:	b3 83       	std	Z+3, r27	; 0x03
			slot = idx + 1;
   1f1a0:	8f 81       	ldd	r24, Y+7	; 0x07
   1f1a2:	8f 5f       	subi	r24, 0xFF	; 255
   1f1a4:	8e 83       	std	Y+6, r24	; 0x06
			dataEntryStored = true;
   1f1a6:	81 e0       	ldi	r24, 0x01	; 1
   1f1a8:	8d 83       	std	Y+5, r24	; 0x05
			break;
   1f1aa:	0a c0       	rjmp	.+20     	; 0x1f1c0 <sched_push+0x306>

	/* Get next free slot */
	bool dataEntryStored = false;
	uint8_t slot = 0;

	for (int idx = 0; idx < C_SCH_SLOT_CNT; ++idx) {
   1f1ac:	8f 81       	ldd	r24, Y+7	; 0x07
   1f1ae:	98 85       	ldd	r25, Y+8	; 0x08
   1f1b0:	01 96       	adiw	r24, 0x01	; 1
   1f1b2:	8f 83       	std	Y+7, r24	; 0x07
   1f1b4:	98 87       	std	Y+8, r25	; 0x08
   1f1b6:	8f 81       	ldd	r24, Y+7	; 0x07
   1f1b8:	98 85       	ldd	r25, Y+8	; 0x08
   1f1ba:	80 97       	sbiw	r24, 0x20	; 32
   1f1bc:	0c f4       	brge	.+2      	; 0x1f1c0 <sched_push+0x306>
   1f1be:	55 cf       	rjmp	.-342    	; 0x1f06a <sched_push+0x1b0>
			dataEntryStored = true;
			break;
		}
	}

	if (!dataEntryStored) {
   1f1c0:	9d 81       	ldd	r25, Y+5	; 0x05
   1f1c2:	81 e0       	ldi	r24, 0x01	; 1
   1f1c4:	89 27       	eor	r24, r25
   1f1c6:	88 23       	and	r24, r24
   1f1c8:	09 f0       	breq	.+2      	; 0x1f1cc <sched_push+0x312>
   1f1ca:	94 c0       	rjmp	.+296    	; 0x1f2f4 <sched_push+0x43a>
		goto sched_push_out;  // should not happen
	}

	/* Bind to sort list */
	for (int pos = 0; pos < C_SCH_SLOT_CNT; ++pos) {
   1f1cc:	19 86       	std	Y+9, r1	; 0x09
   1f1ce:	1a 86       	std	Y+10, r1	; 0x0a
   1f1d0:	70 c0       	rjmp	.+224    	; 0x1f2b2 <sched_push+0x3f8>
		uint8_t idx = g_sched_sort[pos];
   1f1d2:	89 85       	ldd	r24, Y+9	; 0x09
   1f1d4:	9a 85       	ldd	r25, Y+10	; 0x0a
   1f1d6:	87 56       	subi	r24, 0x67	; 103
   1f1d8:	95 4d       	sbci	r25, 0xD5	; 213
   1f1da:	fc 01       	movw	r30, r24
   1f1dc:	80 81       	ld	r24, Z
   1f1de:	8e 8b       	std	Y+22, r24	; 0x16
		if (!idx) {
   1f1e0:	8e 89       	ldd	r24, Y+22	; 0x16
   1f1e2:	88 23       	and	r24, r24
   1f1e4:	41 f4       	brne	.+16     	; 0x1f1f6 <sched_push+0x33c>
			/* Fill in after last entry */
			g_sched_sort[pos] = slot;
   1f1e6:	89 85       	ldd	r24, Y+9	; 0x09
   1f1e8:	9a 85       	ldd	r25, Y+10	; 0x0a
   1f1ea:	87 56       	subi	r24, 0x67	; 103
   1f1ec:	95 4d       	sbci	r25, 0xD5	; 213
   1f1ee:	2e 81       	ldd	r18, Y+6	; 0x06
   1f1f0:	fc 01       	movw	r30, r24
   1f1f2:	20 83       	st	Z, r18
			break;
   1f1f4:	63 c0       	rjmp	.+198    	; 0x1f2bc <sched_push+0x402>
		}
		--idx;
   1f1f6:	8e 89       	ldd	r24, Y+22	; 0x16
   1f1f8:	81 50       	subi	r24, 0x01	; 1
   1f1fa:	8e 8b       	std	Y+22, r24	; 0x16

		/* Place new item in front of that entry */
		if (g_sched_data[idx].occupied && (wakeTime < g_sched_data[idx].wakeTime)) {
   1f1fc:	8e 89       	ldd	r24, Y+22	; 0x16
   1f1fe:	28 2f       	mov	r18, r24
   1f200:	30 e0       	ldi	r19, 0x00	; 0
   1f202:	c9 01       	movw	r24, r18
   1f204:	88 0f       	add	r24, r24
   1f206:	99 1f       	adc	r25, r25
   1f208:	88 0f       	add	r24, r24
   1f20a:	99 1f       	adc	r25, r25
   1f20c:	88 0f       	add	r24, r24
   1f20e:	99 1f       	adc	r25, r25
   1f210:	82 1b       	sub	r24, r18
   1f212:	93 0b       	sbc	r25, r19
   1f214:	81 54       	subi	r24, 0x41	; 65
   1f216:	96 4d       	sbci	r25, 0xD6	; 214
   1f218:	fc 01       	movw	r30, r24
   1f21a:	80 81       	ld	r24, Z
   1f21c:	81 70       	andi	r24, 0x01	; 1
   1f21e:	88 23       	and	r24, r24
   1f220:	09 f4       	brne	.+2      	; 0x1f224 <sched_push+0x36a>
   1f222:	42 c0       	rjmp	.+132    	; 0x1f2a8 <sched_push+0x3ee>
   1f224:	8e 89       	ldd	r24, Y+22	; 0x16
   1f226:	28 2f       	mov	r18, r24
   1f228:	30 e0       	ldi	r19, 0x00	; 0
   1f22a:	c9 01       	movw	r24, r18
   1f22c:	88 0f       	add	r24, r24
   1f22e:	99 1f       	adc	r25, r25
   1f230:	88 0f       	add	r24, r24
   1f232:	99 1f       	adc	r25, r25
   1f234:	88 0f       	add	r24, r24
   1f236:	99 1f       	adc	r25, r25
   1f238:	82 1b       	sub	r24, r18
   1f23a:	93 0b       	sbc	r25, r19
   1f23c:	87 54       	subi	r24, 0x47	; 71
   1f23e:	96 4d       	sbci	r25, 0xD6	; 214
   1f240:	fc 01       	movw	r30, r24
   1f242:	20 81       	ld	r18, Z
   1f244:	31 81       	ldd	r19, Z+1	; 0x01
   1f246:	42 81       	ldd	r20, Z+2	; 0x02
   1f248:	53 81       	ldd	r21, Z+3	; 0x03
   1f24a:	88 a1       	ldd	r24, Y+32	; 0x20
   1f24c:	99 a1       	ldd	r25, Y+33	; 0x21
   1f24e:	aa a1       	ldd	r26, Y+34	; 0x22
   1f250:	bb a1       	ldd	r27, Y+35	; 0x23
   1f252:	82 17       	cp	r24, r18
   1f254:	93 07       	cpc	r25, r19
   1f256:	a4 07       	cpc	r26, r20
   1f258:	b5 07       	cpc	r27, r21
   1f25a:	30 f5       	brcc	.+76     	; 0x1f2a8 <sched_push+0x3ee>
			/* Move all entries of position list one up to give space for our new entry */
			for (int mvidx = C_SCH_SLOT_CNT - 2; pos <= mvidx; --mvidx) {
   1f25c:	8e e1       	ldi	r24, 0x1E	; 30
   1f25e:	90 e0       	ldi	r25, 0x00	; 0
   1f260:	8b 87       	std	Y+11, r24	; 0x0b
   1f262:	9c 87       	std	Y+12, r25	; 0x0c
   1f264:	12 c0       	rjmp	.+36     	; 0x1f28a <sched_push+0x3d0>
				g_sched_sort[mvidx + 1] = g_sched_sort[mvidx];
   1f266:	8b 85       	ldd	r24, Y+11	; 0x0b
   1f268:	9c 85       	ldd	r25, Y+12	; 0x0c
   1f26a:	01 96       	adiw	r24, 0x01	; 1
   1f26c:	2b 85       	ldd	r18, Y+11	; 0x0b
   1f26e:	3c 85       	ldd	r19, Y+12	; 0x0c
   1f270:	27 56       	subi	r18, 0x67	; 103
   1f272:	35 4d       	sbci	r19, 0xD5	; 213
   1f274:	f9 01       	movw	r30, r18
   1f276:	20 81       	ld	r18, Z
   1f278:	87 56       	subi	r24, 0x67	; 103
   1f27a:	95 4d       	sbci	r25, 0xD5	; 213
   1f27c:	fc 01       	movw	r30, r24
   1f27e:	20 83       	st	Z, r18
		--idx;

		/* Place new item in front of that entry */
		if (g_sched_data[idx].occupied && (wakeTime < g_sched_data[idx].wakeTime)) {
			/* Move all entries of position list one up to give space for our new entry */
			for (int mvidx = C_SCH_SLOT_CNT - 2; pos <= mvidx; --mvidx) {
   1f280:	8b 85       	ldd	r24, Y+11	; 0x0b
   1f282:	9c 85       	ldd	r25, Y+12	; 0x0c
   1f284:	01 97       	sbiw	r24, 0x01	; 1
   1f286:	8b 87       	std	Y+11, r24	; 0x0b
   1f288:	9c 87       	std	Y+12, r25	; 0x0c
   1f28a:	29 85       	ldd	r18, Y+9	; 0x09
   1f28c:	3a 85       	ldd	r19, Y+10	; 0x0a
   1f28e:	8b 85       	ldd	r24, Y+11	; 0x0b
   1f290:	9c 85       	ldd	r25, Y+12	; 0x0c
   1f292:	82 17       	cp	r24, r18
   1f294:	93 07       	cpc	r25, r19
   1f296:	3c f7       	brge	.-50     	; 0x1f266 <sched_push+0x3ac>
				g_sched_sort[mvidx + 1] = g_sched_sort[mvidx];
			}

			/* Fill in new item */
			g_sched_sort[pos] = slot;
   1f298:	89 85       	ldd	r24, Y+9	; 0x09
   1f29a:	9a 85       	ldd	r25, Y+10	; 0x0a
   1f29c:	87 56       	subi	r24, 0x67	; 103
   1f29e:	95 4d       	sbci	r25, 0xD5	; 213
   1f2a0:	2e 81       	ldd	r18, Y+6	; 0x06
   1f2a2:	fc 01       	movw	r30, r24
   1f2a4:	20 83       	st	Z, r18
			break;
   1f2a6:	0a c0       	rjmp	.+20     	; 0x1f2bc <sched_push+0x402>
	if (!dataEntryStored) {
		goto sched_push_out;  // should not happen
	}

	/* Bind to sort list */
	for (int pos = 0; pos < C_SCH_SLOT_CNT; ++pos) {
   1f2a8:	89 85       	ldd	r24, Y+9	; 0x09
   1f2aa:	9a 85       	ldd	r25, Y+10	; 0x0a
   1f2ac:	01 96       	adiw	r24, 0x01	; 1
   1f2ae:	89 87       	std	Y+9, r24	; 0x09
   1f2b0:	9a 87       	std	Y+10, r25	; 0x0a
   1f2b2:	89 85       	ldd	r24, Y+9	; 0x09
   1f2b4:	9a 85       	ldd	r25, Y+10	; 0x0a
   1f2b6:	80 97       	sbiw	r24, 0x20	; 32
   1f2b8:	0c f4       	brge	.+2      	; 0x1f2bc <sched_push+0x402>
   1f2ba:	8b cf       	rjmp	.-234    	; 0x1f1d2 <sched_push+0x318>
			break;
		}
	}

	/* Get next time for wake-up */
	alarmTime = g_sched_data[g_sched_sort[0] - 1].wakeTime;
   1f2bc:	80 91 99 2a 	lds	r24, 0x2A99	; 0x802a99 <g_sched_sort>
   1f2c0:	88 2f       	mov	r24, r24
   1f2c2:	90 e0       	ldi	r25, 0x00	; 0
   1f2c4:	9c 01       	movw	r18, r24
   1f2c6:	21 50       	subi	r18, 0x01	; 1
   1f2c8:	31 09       	sbc	r19, r1
   1f2ca:	c9 01       	movw	r24, r18
   1f2cc:	88 0f       	add	r24, r24
   1f2ce:	99 1f       	adc	r25, r25
   1f2d0:	88 0f       	add	r24, r24
   1f2d2:	99 1f       	adc	r25, r25
   1f2d4:	88 0f       	add	r24, r24
   1f2d6:	99 1f       	adc	r25, r25
   1f2d8:	82 1b       	sub	r24, r18
   1f2da:	93 0b       	sbc	r25, r19
   1f2dc:	87 54       	subi	r24, 0x47	; 71
   1f2de:	96 4d       	sbci	r25, 0xD6	; 214
   1f2e0:	fc 01       	movw	r30, r24
   1f2e2:	80 81       	ld	r24, Z
   1f2e4:	91 81       	ldd	r25, Z+1	; 0x01
   1f2e6:	a2 81       	ldd	r26, Z+2	; 0x02
   1f2e8:	b3 81       	ldd	r27, Z+3	; 0x03
   1f2ea:	89 83       	std	Y+1, r24	; 0x01
   1f2ec:	9a 83       	std	Y+2, r25	; 0x02
   1f2ee:	ab 83       	std	Y+3, r26	; 0x03
   1f2f0:	bc 83       	std	Y+4, r27	; 0x04
   1f2f2:	01 c0       	rjmp	.+2      	; 0x1f2f6 <sched_push+0x43c>
			break;
		}
	}

	if (!dataEntryStored) {
		goto sched_push_out;  // should not happen
   1f2f4:	00 00       	nop

// ^
// -- single entry section for g_sched_data[] / g_sched_sort[]

	/* Release lock */
	sched_freeLock(&g_sched_lock);
   1f2f6:	84 eb       	ldi	r24, 0xB4	; 180
   1f2f8:	99 e2       	ldi	r25, 0x29	; 41
   1f2fa:	83 dd       	rcall	.-1274   	; 0x1ee02 <sched_freeLock>

	/* Pop back all FIFO entries */
	while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1f2fc:	7f c0       	rjmp	.+254    	; 0x1f3fc <sched_push+0x542>
		uint32_t sfCb = 0UL;
   1f2fe:	19 8e       	std	Y+25, r1	; 0x19
   1f300:	1a 8e       	std	Y+26, r1	; 0x1a
   1f302:	1b 8e       	std	Y+27, r1	; 0x1b
   1f304:	1c 8e       	std	Y+28, r1	; 0x1c
		wakeTime = 0UL;
   1f306:	18 a2       	std	Y+32, r1	; 0x20
   1f308:	19 a2       	std	Y+33, r1	; 0x21
   1f30a:	1a a2       	std	Y+34, r1	; 0x22
   1f30c:	1b a2       	std	Y+35, r1	; 0x23

		/* Get next entries */
		{
			irqflags_t flags = cpu_irq_save();
   1f30e:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1f312:	8f 8b       	std	Y+23, r24	; 0x17
			fifo_pull_uint32(&g_fifo_sched_desc, &wakeTime);
   1f314:	ce 01       	movw	r24, r28
   1f316:	80 96       	adiw	r24, 0x20	; 32
   1f318:	bc 01       	movw	r22, r24
   1f31a:	83 e6       	ldi	r24, 0x63	; 99
   1f31c:	91 e3       	ldi	r25, 0x31	; 49
   1f31e:	0e 94 41 d6 	call	0x1ac82	; 0x1ac82 <fifo_pull_uint32>
			fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
   1f322:	ce 01       	movw	r24, r28
   1f324:	49 96       	adiw	r24, 0x19	; 25
   1f326:	bc 01       	movw	r22, r24
   1f328:	83 e6       	ldi	r24, 0x63	; 99
   1f32a:	91 e3       	ldi	r25, 0x31	; 49
   1f32c:	0e 94 41 d6 	call	0x1ac82	; 0x1ac82 <fifo_pull_uint32>
			cpu_irq_restore(flags);
   1f330:	8f 89       	ldd	r24, Y+23	; 0x17
   1f332:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}

		/* FIFO check */
		if ((sfCb & 0x0f000000UL) != 0x0f000000UL) {
   1f336:	89 8d       	ldd	r24, Y+25	; 0x19
   1f338:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1f33a:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1f33c:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1f33e:	88 27       	eor	r24, r24
   1f340:	99 27       	eor	r25, r25
   1f342:	aa 27       	eor	r26, r26
   1f344:	bf 70       	andi	r27, 0x0F	; 15
   1f346:	00 97       	sbiw	r24, 0x00	; 0
   1f348:	a1 05       	cpc	r26, r1
   1f34a:	bf 40       	sbci	r27, 0x0F	; 15
   1f34c:	d9 f0       	breq	.+54     	; 0x1f384 <sched_push+0x4ca>
			/* Signature not found - clear all entries to synchronize again */
			irqflags_t flags = cpu_irq_save();
   1f34e:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1f352:	88 8f       	std	Y+24, r24	; 0x18
			while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1f354:	07 c0       	rjmp	.+14     	; 0x1f364 <sched_push+0x4aa>
				fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
   1f356:	ce 01       	movw	r24, r28
   1f358:	49 96       	adiw	r24, 0x19	; 25
   1f35a:	bc 01       	movw	r22, r24
   1f35c:	83 e6       	ldi	r24, 0x63	; 99
   1f35e:	91 e3       	ldi	r25, 0x31	; 49
   1f360:	0e 94 41 d6 	call	0x1ac82	; 0x1ac82 <fifo_pull_uint32>

		/* FIFO check */
		if ((sfCb & 0x0f000000UL) != 0x0f000000UL) {
			/* Signature not found - clear all entries to synchronize again */
			irqflags_t flags = cpu_irq_save();
			while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1f364:	83 e6       	ldi	r24, 0x63	; 99
   1f366:	91 e3       	ldi	r25, 0x31	; 49
   1f368:	0e 94 c1 d5 	call	0x1ab82	; 0x1ab82 <fifo_is_empty>
   1f36c:	98 2f       	mov	r25, r24
   1f36e:	81 e0       	ldi	r24, 0x01	; 1
   1f370:	89 27       	eor	r24, r25
   1f372:	88 23       	and	r24, r24
   1f374:	81 f7       	brne	.-32     	; 0x1f356 <sched_push+0x49c>
				fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
			}
			sfCb = 0UL;
   1f376:	19 8e       	std	Y+25, r1	; 0x19
   1f378:	1a 8e       	std	Y+26, r1	; 0x1a
   1f37a:	1b 8e       	std	Y+27, r1	; 0x1b
   1f37c:	1c 8e       	std	Y+28, r1	; 0x1c
			cpu_irq_restore(flags);
   1f37e:	88 8d       	ldd	r24, Y+24	; 0x18
   1f380:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}

		if ((sfCb & 0x0000ffffUL) && wakeTime) {
   1f384:	89 8d       	ldd	r24, Y+25	; 0x19
   1f386:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1f388:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1f38a:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1f38c:	aa 27       	eor	r26, r26
   1f38e:	bb 27       	eor	r27, r27
   1f390:	89 2b       	or	r24, r25
   1f392:	8a 2b       	or	r24, r26
   1f394:	8b 2b       	or	r24, r27
   1f396:	91 f1       	breq	.+100    	; 0x1f3fc <sched_push+0x542>
   1f398:	88 a1       	ldd	r24, Y+32	; 0x20
   1f39a:	99 a1       	ldd	r25, Y+33	; 0x21
   1f39c:	aa a1       	ldd	r26, Y+34	; 0x22
   1f39e:	bb a1       	ldd	r27, Y+35	; 0x23
   1f3a0:	89 2b       	or	r24, r25
   1f3a2:	8a 2b       	or	r24, r26
   1f3a4:	8b 2b       	or	r24, r27
   1f3a6:	51 f1       	breq	.+84     	; 0x1f3fc <sched_push+0x542>
			sched_push((void*)(uint16_t)(sfCb & 0x0000ffffUL), ((sfCb & 0x00030000) >> 24), wakeTime, false, (sfCb & 0x80000000UL ?  true : false), (sfCb & 0x40000000UL ?  true : false));
   1f3a8:	89 8d       	ldd	r24, Y+25	; 0x19
   1f3aa:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1f3ac:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1f3ae:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1f3b0:	88 27       	eor	r24, r24
   1f3b2:	99 27       	eor	r25, r25
   1f3b4:	aa 27       	eor	r26, r26
   1f3b6:	b0 74       	andi	r27, 0x40	; 64
   1f3b8:	61 e0       	ldi	r22, 0x01	; 1
   1f3ba:	89 2b       	or	r24, r25
   1f3bc:	8a 2b       	or	r24, r26
   1f3be:	8b 2b       	or	r24, r27
   1f3c0:	09 f4       	brne	.+2      	; 0x1f3c4 <sched_push+0x50a>
   1f3c2:	60 e0       	ldi	r22, 0x00	; 0
   1f3c4:	89 8d       	ldd	r24, Y+25	; 0x19
   1f3c6:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1f3c8:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1f3ca:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1f3cc:	88 27       	eor	r24, r24
   1f3ce:	b7 fd       	sbrc	r27, 7
   1f3d0:	83 95       	inc	r24
   1f3d2:	99 27       	eor	r25, r25
   1f3d4:	aa 27       	eor	r26, r26
   1f3d6:	bb 27       	eor	r27, r27
   1f3d8:	78 2f       	mov	r23, r24
   1f3da:	88 a1       	ldd	r24, Y+32	; 0x20
   1f3dc:	99 a1       	ldd	r25, Y+33	; 0x21
   1f3de:	aa a1       	ldd	r26, Y+34	; 0x22
   1f3e0:	bb a1       	ldd	r27, Y+35	; 0x23
   1f3e2:	29 8d       	ldd	r18, Y+25	; 0x19
   1f3e4:	3a 8d       	ldd	r19, Y+26	; 0x1a
   1f3e6:	4b 8d       	ldd	r20, Y+27	; 0x1b
   1f3e8:	5c 8d       	ldd	r21, Y+28	; 0x1c
   1f3ea:	f9 01       	movw	r30, r18
   1f3ec:	c6 2e       	mov	r12, r22
   1f3ee:	e7 2e       	mov	r14, r23
   1f3f0:	00 e0       	ldi	r16, 0x00	; 0
   1f3f2:	9c 01       	movw	r18, r24
   1f3f4:	ad 01       	movw	r20, r26
   1f3f6:	60 e0       	ldi	r22, 0x00	; 0
   1f3f8:	cf 01       	movw	r24, r30
   1f3fa:	5f dd       	rcall	.-1346   	; 0x1eeba <sched_push>

	/* Release lock */
	sched_freeLock(&g_sched_lock);

	/* Pop back all FIFO entries */
	while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1f3fc:	83 e6       	ldi	r24, 0x63	; 99
   1f3fe:	91 e3       	ldi	r25, 0x31	; 49
   1f400:	0e 94 c1 d5 	call	0x1ab82	; 0x1ab82 <fifo_is_empty>
   1f404:	98 2f       	mov	r25, r24
   1f406:	81 e0       	ldi	r24, 0x01	; 1
   1f408:	89 27       	eor	r24, r25
   1f40a:	88 23       	and	r24, r24
   1f40c:	09 f0       	breq	.+2      	; 0x1f410 <sched_push+0x556>
   1f40e:	77 cf       	rjmp	.-274    	; 0x1f2fe <sched_push+0x444>
			sched_push((void*)(uint16_t)(sfCb & 0x0000ffffUL), ((sfCb & 0x00030000) >> 24), wakeTime, false, (sfCb & 0x80000000UL ?  true : false), (sfCb & 0x40000000UL ?  true : false));
		}
	}

	/* Set next time to wake up */
	if (alarmTime) {
   1f410:	89 81       	ldd	r24, Y+1	; 0x01
   1f412:	9a 81       	ldd	r25, Y+2	; 0x02
   1f414:	ab 81       	ldd	r26, Y+3	; 0x03
   1f416:	bc 81       	ldd	r27, Y+4	; 0x04
   1f418:	89 2b       	or	r24, r25
   1f41a:	8a 2b       	or	r24, r26
   1f41c:	8b 2b       	or	r24, r27
   1f41e:	49 f0       	breq	.+18     	; 0x1f432 <sched_push+0x578>
		sched_set_alarm(alarmTime);
   1f420:	89 81       	ldd	r24, Y+1	; 0x01
   1f422:	9a 81       	ldd	r25, Y+2	; 0x02
   1f424:	ab 81       	ldd	r26, Y+3	; 0x03
   1f426:	bc 81       	ldd	r27, Y+4	; 0x04
   1f428:	bc 01       	movw	r22, r24
   1f42a:	cd 01       	movw	r24, r26
   1f42c:	02 dd       	rcall	.-1532   	; 0x1ee32 <sched_set_alarm>
   1f42e:	01 c0       	rjmp	.+2      	; 0x1f432 <sched_push+0x578>
			irqflags_t flags = cpu_irq_save();
			fifo_push_uint32(&g_fifo_sched_desc, wakeTime);
			fifo_push_uint32(&g_fifo_sched_desc, sfCb);
			cpu_irq_restore(flags);
		}
		return;
   1f430:	00 00       	nop

	/* Set next time to wake up */
	if (alarmTime) {
		sched_set_alarm(alarmTime);
	}
}
   1f432:	a6 96       	adiw	r28, 0x26	; 38
   1f434:	cd bf       	out	0x3d, r28	; 61
   1f436:	de bf       	out	0x3e, r29	; 62
   1f438:	df 91       	pop	r29
   1f43a:	cf 91       	pop	r28
   1f43c:	0f 91       	pop	r16
   1f43e:	ef 90       	pop	r14
   1f440:	cf 90       	pop	r12
   1f442:	08 95       	ret

0001f444 <sched_pop>:

void sched_pop(uint32_t wakeNow)
{
   1f444:	cf 93       	push	r28
   1f446:	df 93       	push	r29
   1f448:	cd b7       	in	r28, 0x3d	; 61
   1f44a:	de b7       	in	r29, 0x3e	; 62
   1f44c:	65 97       	sbiw	r28, 0x15	; 21
   1f44e:	cd bf       	out	0x3d, r28	; 61
   1f450:	de bf       	out	0x3e, r29	; 62
   1f452:	6a 8b       	std	Y+18, r22	; 0x12
   1f454:	7b 8b       	std	Y+19, r23	; 0x13
   1f456:	8c 8b       	std	Y+20, r24	; 0x14
   1f458:	9d 8b       	std	Y+21, r25	; 0x15
	uint32_t alarmTime = 0UL;
   1f45a:	19 82       	std	Y+1, r1	; 0x01
   1f45c:	1a 82       	std	Y+2, r1	; 0x02
   1f45e:	1b 82       	std	Y+3, r1	; 0x03
   1f460:	1c 82       	std	Y+4, r1	; 0x04

	if (!sched_getLock(&g_sched_lock)) {
   1f462:	84 eb       	ldi	r24, 0xB4	; 180
   1f464:	99 e2       	ldi	r25, 0x29	; 41
   1f466:	a5 dc       	rcall	.-1718   	; 0x1edb2 <sched_getLock>
   1f468:	98 2f       	mov	r25, r24
   1f46a:	81 e0       	ldi	r24, 0x01	; 1
   1f46c:	89 27       	eor	r24, r25
   1f46e:	88 23       	and	r24, r24
   1f470:	21 f0       	breq	.+8      	; 0x1f47a <sched_pop+0x36>
		/* Locked by another one, sched_pop() later */
		g_sched_pop_again = true;
   1f472:	81 e0       	ldi	r24, 0x01	; 1
   1f474:	80 93 b8 29 	sts	0x29B8, r24	; 0x8029b8 <g_sched_pop_again>
		return;
   1f478:	74 c1       	rjmp	.+744    	; 0x1f762 <sched_pop+0x31e>
	}

// -- single entry section for g_sched_data[] / g_sched_sort[]
// v

	uint8_t idx = g_sched_sort[0];
   1f47a:	80 91 99 2a 	lds	r24, 0x2A99	; 0x802a99 <g_sched_sort>
   1f47e:	8d 83       	std	Y+5, r24	; 0x05
	if (!idx) {
   1f480:	8d 81       	ldd	r24, Y+5	; 0x05
   1f482:	88 23       	and	r24, r24
   1f484:	09 f4       	brne	.+2      	; 0x1f488 <sched_pop+0x44>
   1f486:	47 c1       	rjmp	.+654    	; 0x1f716 <sched_pop+0x2d2>
		/* No jobs at the scheduler */
		goto sched_pop_out;
	}
	if (!(g_sched_data[idx - 1].occupied)) {
   1f488:	8d 81       	ldd	r24, Y+5	; 0x05
   1f48a:	88 2f       	mov	r24, r24
   1f48c:	90 e0       	ldi	r25, 0x00	; 0
   1f48e:	9c 01       	movw	r18, r24
   1f490:	21 50       	subi	r18, 0x01	; 1
   1f492:	31 09       	sbc	r19, r1
   1f494:	c9 01       	movw	r24, r18
   1f496:	88 0f       	add	r24, r24
   1f498:	99 1f       	adc	r25, r25
   1f49a:	88 0f       	add	r24, r24
   1f49c:	99 1f       	adc	r25, r25
   1f49e:	88 0f       	add	r24, r24
   1f4a0:	99 1f       	adc	r25, r25
   1f4a2:	82 1b       	sub	r24, r18
   1f4a4:	93 0b       	sbc	r25, r19
   1f4a6:	81 54       	subi	r24, 0x41	; 65
   1f4a8:	96 4d       	sbci	r25, 0xD6	; 214
   1f4aa:	fc 01       	movw	r30, r24
   1f4ac:	80 81       	ld	r24, Z
   1f4ae:	81 70       	andi	r24, 0x01	; 1
   1f4b0:	88 23       	and	r24, r24
   1f4b2:	09 f4       	brne	.+2      	; 0x1f4b6 <sched_pop+0x72>
   1f4b4:	32 c1       	rjmp	.+612    	; 0x1f71a <sched_pop+0x2d6>
		/* Sanity failed */
		goto sched_pop_out;
	}

	/* Process each entry until the current timestamp */
	alarmTime = g_sched_data[idx - 1].wakeTime;
   1f4b6:	8d 81       	ldd	r24, Y+5	; 0x05
   1f4b8:	88 2f       	mov	r24, r24
   1f4ba:	90 e0       	ldi	r25, 0x00	; 0
   1f4bc:	9c 01       	movw	r18, r24
   1f4be:	21 50       	subi	r18, 0x01	; 1
   1f4c0:	31 09       	sbc	r19, r1
   1f4c2:	c9 01       	movw	r24, r18
   1f4c4:	88 0f       	add	r24, r24
   1f4c6:	99 1f       	adc	r25, r25
   1f4c8:	88 0f       	add	r24, r24
   1f4ca:	99 1f       	adc	r25, r25
   1f4cc:	88 0f       	add	r24, r24
   1f4ce:	99 1f       	adc	r25, r25
   1f4d0:	82 1b       	sub	r24, r18
   1f4d2:	93 0b       	sbc	r25, r19
   1f4d4:	87 54       	subi	r24, 0x47	; 71
   1f4d6:	96 4d       	sbci	r25, 0xD6	; 214
   1f4d8:	fc 01       	movw	r30, r24
   1f4da:	80 81       	ld	r24, Z
   1f4dc:	91 81       	ldd	r25, Z+1	; 0x01
   1f4de:	a2 81       	ldd	r26, Z+2	; 0x02
   1f4e0:	b3 81       	ldd	r27, Z+3	; 0x03
   1f4e2:	89 83       	std	Y+1, r24	; 0x01
   1f4e4:	9a 83       	std	Y+2, r25	; 0x02
   1f4e6:	ab 83       	std	Y+3, r26	; 0x03
   1f4e8:	bc 83       	std	Y+4, r27	; 0x04
	while (alarmTime <= rtc_get_time()) {
   1f4ea:	06 c1       	rjmp	.+524    	; 0x1f6f8 <sched_pop+0x2b4>
		/* Get callback */
		void* cbVal		= g_sched_data[idx - 1].callback;
   1f4ec:	8d 81       	ldd	r24, Y+5	; 0x05
   1f4ee:	88 2f       	mov	r24, r24
   1f4f0:	90 e0       	ldi	r25, 0x00	; 0
   1f4f2:	9c 01       	movw	r18, r24
   1f4f4:	21 50       	subi	r18, 0x01	; 1
   1f4f6:	31 09       	sbc	r19, r1
   1f4f8:	c9 01       	movw	r24, r18
   1f4fa:	88 0f       	add	r24, r24
   1f4fc:	99 1f       	adc	r25, r25
   1f4fe:	88 0f       	add	r24, r24
   1f500:	99 1f       	adc	r25, r25
   1f502:	88 0f       	add	r24, r24
   1f504:	99 1f       	adc	r25, r25
   1f506:	82 1b       	sub	r24, r18
   1f508:	93 0b       	sbc	r25, r19
   1f50a:	83 54       	subi	r24, 0x43	; 67
   1f50c:	96 4d       	sbci	r25, 0xD6	; 214
   1f50e:	fc 01       	movw	r30, r24
   1f510:	80 81       	ld	r24, Z
   1f512:	91 81       	ldd	r25, Z+1	; 0x01
   1f514:	88 87       	std	Y+8, r24	; 0x08
   1f516:	99 87       	std	Y+9, r25	; 0x09
		uint8_t cbType	= g_sched_data[idx - 1].cbType;
   1f518:	8d 81       	ldd	r24, Y+5	; 0x05
   1f51a:	88 2f       	mov	r24, r24
   1f51c:	90 e0       	ldi	r25, 0x00	; 0
   1f51e:	9c 01       	movw	r18, r24
   1f520:	21 50       	subi	r18, 0x01	; 1
   1f522:	31 09       	sbc	r19, r1
   1f524:	c9 01       	movw	r24, r18
   1f526:	88 0f       	add	r24, r24
   1f528:	99 1f       	adc	r25, r25
   1f52a:	88 0f       	add	r24, r24
   1f52c:	99 1f       	adc	r25, r25
   1f52e:	88 0f       	add	r24, r24
   1f530:	99 1f       	adc	r25, r25
   1f532:	82 1b       	sub	r24, r18
   1f534:	93 0b       	sbc	r25, r19
   1f536:	81 54       	subi	r24, 0x41	; 65
   1f538:	96 4d       	sbci	r25, 0xD6	; 214
   1f53a:	fc 01       	movw	r30, r24
   1f53c:	80 81       	ld	r24, Z
   1f53e:	86 95       	lsr	r24
   1f540:	86 95       	lsr	r24
   1f542:	86 95       	lsr	r24
   1f544:	83 70       	andi	r24, 0x03	; 3
   1f546:	8a 87       	std	Y+10, r24	; 0x0a
		bool isIntDis	= g_sched_data[idx - 1].isIntDis;
   1f548:	8d 81       	ldd	r24, Y+5	; 0x05
   1f54a:	88 2f       	mov	r24, r24
   1f54c:	90 e0       	ldi	r25, 0x00	; 0
   1f54e:	9c 01       	movw	r18, r24
   1f550:	21 50       	subi	r18, 0x01	; 1
   1f552:	31 09       	sbc	r19, r1
   1f554:	c9 01       	movw	r24, r18
   1f556:	88 0f       	add	r24, r24
   1f558:	99 1f       	adc	r25, r25
   1f55a:	88 0f       	add	r24, r24
   1f55c:	99 1f       	adc	r25, r25
   1f55e:	88 0f       	add	r24, r24
   1f560:	99 1f       	adc	r25, r25
   1f562:	82 1b       	sub	r24, r18
   1f564:	93 0b       	sbc	r25, r19
   1f566:	81 54       	subi	r24, 0x41	; 65
   1f568:	96 4d       	sbci	r25, 0xD6	; 214
   1f56a:	fc 01       	movw	r30, r24
   1f56c:	80 81       	ld	r24, Z
   1f56e:	86 95       	lsr	r24
   1f570:	81 70       	andi	r24, 0x01	; 1
   1f572:	88 2f       	mov	r24, r24
   1f574:	90 e0       	ldi	r25, 0x00	; 0
   1f576:	21 e0       	ldi	r18, 0x01	; 1
   1f578:	89 2b       	or	r24, r25
   1f57a:	09 f4       	brne	.+2      	; 0x1f57e <sched_pop+0x13a>
   1f57c:	20 e0       	ldi	r18, 0x00	; 0
   1f57e:	2b 87       	std	Y+11, r18	; 0x0b
		bool isSync		= g_sched_data[idx - 1].isSync;
   1f580:	8d 81       	ldd	r24, Y+5	; 0x05
   1f582:	88 2f       	mov	r24, r24
   1f584:	90 e0       	ldi	r25, 0x00	; 0
   1f586:	9c 01       	movw	r18, r24
   1f588:	21 50       	subi	r18, 0x01	; 1
   1f58a:	31 09       	sbc	r19, r1
   1f58c:	c9 01       	movw	r24, r18
   1f58e:	88 0f       	add	r24, r24
   1f590:	99 1f       	adc	r25, r25
   1f592:	88 0f       	add	r24, r24
   1f594:	99 1f       	adc	r25, r25
   1f596:	88 0f       	add	r24, r24
   1f598:	99 1f       	adc	r25, r25
   1f59a:	82 1b       	sub	r24, r18
   1f59c:	93 0b       	sbc	r25, r19
   1f59e:	81 54       	subi	r24, 0x41	; 65
   1f5a0:	96 4d       	sbci	r25, 0xD6	; 214
   1f5a2:	fc 01       	movw	r30, r24
   1f5a4:	80 81       	ld	r24, Z
   1f5a6:	82 fb       	bst	r24, 2
   1f5a8:	88 27       	eor	r24, r24
   1f5aa:	80 f9       	bld	r24, 0
   1f5ac:	88 2f       	mov	r24, r24
   1f5ae:	90 e0       	ldi	r25, 0x00	; 0
   1f5b0:	21 e0       	ldi	r18, 0x01	; 1
   1f5b2:	89 2b       	or	r24, r25
   1f5b4:	09 f4       	brne	.+2      	; 0x1f5b8 <sched_pop+0x174>
   1f5b6:	20 e0       	ldi	r18, 0x00	; 0
   1f5b8:	2c 87       	std	Y+12, r18	; 0x0c

		/* Free entry */
		g_sched_data[idx - 1].occupied = false;
   1f5ba:	8d 81       	ldd	r24, Y+5	; 0x05
   1f5bc:	88 2f       	mov	r24, r24
   1f5be:	90 e0       	ldi	r25, 0x00	; 0
   1f5c0:	9c 01       	movw	r18, r24
   1f5c2:	21 50       	subi	r18, 0x01	; 1
   1f5c4:	31 09       	sbc	r19, r1
   1f5c6:	c9 01       	movw	r24, r18
   1f5c8:	88 0f       	add	r24, r24
   1f5ca:	99 1f       	adc	r25, r25
   1f5cc:	88 0f       	add	r24, r24
   1f5ce:	99 1f       	adc	r25, r25
   1f5d0:	88 0f       	add	r24, r24
   1f5d2:	99 1f       	adc	r25, r25
   1f5d4:	82 1b       	sub	r24, r18
   1f5d6:	93 0b       	sbc	r25, r19
   1f5d8:	81 54       	subi	r24, 0x41	; 65
   1f5da:	96 4d       	sbci	r25, 0xD6	; 214
   1f5dc:	fc 01       	movw	r30, r24
   1f5de:	20 81       	ld	r18, Z
   1f5e0:	2e 7f       	andi	r18, 0xFE	; 254
   1f5e2:	fc 01       	movw	r30, r24
   1f5e4:	20 83       	st	Z, r18

		/* Move all items down by one */
		for (int mvidx = 0; mvidx < (C_SCH_SLOT_CNT - 1); ++mvidx) {
   1f5e6:	1e 82       	std	Y+6, r1	; 0x06
   1f5e8:	1f 82       	std	Y+7, r1	; 0x07
   1f5ea:	12 c0       	rjmp	.+36     	; 0x1f610 <sched_pop+0x1cc>
			g_sched_sort[mvidx] = g_sched_sort[mvidx + 1];
   1f5ec:	8e 81       	ldd	r24, Y+6	; 0x06
   1f5ee:	9f 81       	ldd	r25, Y+7	; 0x07
   1f5f0:	01 96       	adiw	r24, 0x01	; 1
   1f5f2:	87 56       	subi	r24, 0x67	; 103
   1f5f4:	95 4d       	sbci	r25, 0xD5	; 213
   1f5f6:	fc 01       	movw	r30, r24
   1f5f8:	20 81       	ld	r18, Z
   1f5fa:	8e 81       	ldd	r24, Y+6	; 0x06
   1f5fc:	9f 81       	ldd	r25, Y+7	; 0x07
   1f5fe:	87 56       	subi	r24, 0x67	; 103
   1f600:	95 4d       	sbci	r25, 0xD5	; 213
   1f602:	fc 01       	movw	r30, r24
   1f604:	20 83       	st	Z, r18

		/* Free entry */
		g_sched_data[idx - 1].occupied = false;

		/* Move all items down by one */
		for (int mvidx = 0; mvidx < (C_SCH_SLOT_CNT - 1); ++mvidx) {
   1f606:	8e 81       	ldd	r24, Y+6	; 0x06
   1f608:	9f 81       	ldd	r25, Y+7	; 0x07
   1f60a:	01 96       	adiw	r24, 0x01	; 1
   1f60c:	8e 83       	std	Y+6, r24	; 0x06
   1f60e:	9f 83       	std	Y+7, r25	; 0x07
   1f610:	8e 81       	ldd	r24, Y+6	; 0x06
   1f612:	9f 81       	ldd	r25, Y+7	; 0x07
   1f614:	4f 97       	sbiw	r24, 0x1f	; 31
   1f616:	54 f3       	brlt	.-44     	; 0x1f5ec <sched_pop+0x1a8>
			g_sched_sort[mvidx] = g_sched_sort[mvidx + 1];
		}
		g_sched_sort[C_SCH_SLOT_CNT - 1] = 0;	// clear top-most index
   1f618:	10 92 b8 2a 	sts	0x2AB8, r1	; 0x802ab8 <g_sched_sort+0x1f>

		/* Call the CB function */
		if (cbVal) {
   1f61c:	88 85       	ldd	r24, Y+8	; 0x08
   1f61e:	99 85       	ldd	r25, Y+9	; 0x09
   1f620:	89 2b       	or	r24, r25
   1f622:	99 f1       	breq	.+102    	; 0x1f68a <sched_pop+0x246>
			irqflags_t flags = cpu_irq_save();
   1f624:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1f628:	8d 87       	std	Y+13, r24	; 0x0d
			if (isIntDis) {
   1f62a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1f62c:	88 23       	and	r24, r24
   1f62e:	11 f0       	breq	.+4      	; 0x1f634 <sched_pop+0x1f0>
				cpu_irq_disable();
   1f630:	f8 94       	cli
   1f632:	01 c0       	rjmp	.+2      	; 0x1f636 <sched_pop+0x1f2>
			} else {
				cpu_irq_enable();
   1f634:	78 94       	sei
			}
			switch (cbType) {
   1f636:	8a 85       	ldd	r24, Y+10	; 0x0a
   1f638:	88 2f       	mov	r24, r24
   1f63a:	90 e0       	ldi	r25, 0x00	; 0
   1f63c:	00 97       	sbiw	r24, 0x00	; 0
   1f63e:	19 f0       	breq	.+6      	; 0x1f646 <sched_pop+0x202>
   1f640:	01 97       	sbiw	r24, 0x01	; 1
   1f642:	81 f0       	breq	.+32     	; 0x1f664 <sched_pop+0x220>
   1f644:	1f c0       	rjmp	.+62     	; 0x1f684 <sched_pop+0x240>
				case SCHED_ENTRY_CB_TYPE__LISTTIME:
				{
					sched_callback_type0 cb = cbVal;
   1f646:	88 85       	ldd	r24, Y+8	; 0x08
   1f648:	99 85       	ldd	r25, Y+9	; 0x09
   1f64a:	8e 87       	std	Y+14, r24	; 0x0e
   1f64c:	9f 87       	std	Y+15, r25	; 0x0f
					cb(alarmTime);
   1f64e:	89 81       	ldd	r24, Y+1	; 0x01
   1f650:	9a 81       	ldd	r25, Y+2	; 0x02
   1f652:	ab 81       	ldd	r26, Y+3	; 0x03
   1f654:	bc 81       	ldd	r27, Y+4	; 0x04
   1f656:	2e 85       	ldd	r18, Y+14	; 0x0e
   1f658:	3f 85       	ldd	r19, Y+15	; 0x0f
   1f65a:	bc 01       	movw	r22, r24
   1f65c:	cd 01       	movw	r24, r26
   1f65e:	f9 01       	movw	r30, r18
   1f660:	19 95       	eicall
				}
				break;
   1f662:	10 c0       	rjmp	.+32     	; 0x1f684 <sched_pop+0x240>

				case SCHED_ENTRY_CB_TYPE__LISTTIME_ISSYNC:
				{
					sched_callback_type1 cb = cbVal;
   1f664:	88 85       	ldd	r24, Y+8	; 0x08
   1f666:	99 85       	ldd	r25, Y+9	; 0x09
   1f668:	88 8b       	std	Y+16, r24	; 0x10
   1f66a:	99 8b       	std	Y+17, r25	; 0x11
					cb(alarmTime, isSync);
   1f66c:	89 81       	ldd	r24, Y+1	; 0x01
   1f66e:	9a 81       	ldd	r25, Y+2	; 0x02
   1f670:	ab 81       	ldd	r26, Y+3	; 0x03
   1f672:	bc 81       	ldd	r27, Y+4	; 0x04
   1f674:	28 89       	ldd	r18, Y+16	; 0x10
   1f676:	39 89       	ldd	r19, Y+17	; 0x11
   1f678:	4c 85       	ldd	r20, Y+12	; 0x0c
   1f67a:	bc 01       	movw	r22, r24
   1f67c:	cd 01       	movw	r24, r26
   1f67e:	f9 01       	movw	r30, r18
   1f680:	19 95       	eicall
				}
				break;
   1f682:	00 00       	nop
			}
			cpu_irq_restore(flags);
   1f684:	8d 85       	ldd	r24, Y+13	; 0x0d
   1f686:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}

		/* Get the next alarm time */
		{
			idx = g_sched_sort[0];
   1f68a:	80 91 99 2a 	lds	r24, 0x2A99	; 0x802a99 <g_sched_sort>
   1f68e:	8d 83       	std	Y+5, r24	; 0x05
			if (!idx) {
   1f690:	8d 81       	ldd	r24, Y+5	; 0x05
   1f692:	88 23       	and	r24, r24
   1f694:	09 f4       	brne	.+2      	; 0x1f698 <sched_pop+0x254>
   1f696:	43 c0       	rjmp	.+134    	; 0x1f71e <sched_pop+0x2da>
				/* No jobs at the scheduler */
				goto sched_pop_out;
			}
			if (!(g_sched_data[idx - 1].occupied)) {
   1f698:	8d 81       	ldd	r24, Y+5	; 0x05
   1f69a:	88 2f       	mov	r24, r24
   1f69c:	90 e0       	ldi	r25, 0x00	; 0
   1f69e:	9c 01       	movw	r18, r24
   1f6a0:	21 50       	subi	r18, 0x01	; 1
   1f6a2:	31 09       	sbc	r19, r1
   1f6a4:	c9 01       	movw	r24, r18
   1f6a6:	88 0f       	add	r24, r24
   1f6a8:	99 1f       	adc	r25, r25
   1f6aa:	88 0f       	add	r24, r24
   1f6ac:	99 1f       	adc	r25, r25
   1f6ae:	88 0f       	add	r24, r24
   1f6b0:	99 1f       	adc	r25, r25
   1f6b2:	82 1b       	sub	r24, r18
   1f6b4:	93 0b       	sbc	r25, r19
   1f6b6:	81 54       	subi	r24, 0x41	; 65
   1f6b8:	96 4d       	sbci	r25, 0xD6	; 214
   1f6ba:	fc 01       	movw	r30, r24
   1f6bc:	80 81       	ld	r24, Z
   1f6be:	81 70       	andi	r24, 0x01	; 1
   1f6c0:	88 23       	and	r24, r24
   1f6c2:	79 f1       	breq	.+94     	; 0x1f722 <sched_pop+0x2de>
				/* Sanity failed */
				goto sched_pop_out;
			}
			alarmTime = g_sched_data[idx - 1].wakeTime;
   1f6c4:	8d 81       	ldd	r24, Y+5	; 0x05
   1f6c6:	88 2f       	mov	r24, r24
   1f6c8:	90 e0       	ldi	r25, 0x00	; 0
   1f6ca:	9c 01       	movw	r18, r24
   1f6cc:	21 50       	subi	r18, 0x01	; 1
   1f6ce:	31 09       	sbc	r19, r1
   1f6d0:	c9 01       	movw	r24, r18
   1f6d2:	88 0f       	add	r24, r24
   1f6d4:	99 1f       	adc	r25, r25
   1f6d6:	88 0f       	add	r24, r24
   1f6d8:	99 1f       	adc	r25, r25
   1f6da:	88 0f       	add	r24, r24
   1f6dc:	99 1f       	adc	r25, r25
   1f6de:	82 1b       	sub	r24, r18
   1f6e0:	93 0b       	sbc	r25, r19
   1f6e2:	87 54       	subi	r24, 0x47	; 71
   1f6e4:	96 4d       	sbci	r25, 0xD6	; 214
   1f6e6:	fc 01       	movw	r30, r24
   1f6e8:	80 81       	ld	r24, Z
   1f6ea:	91 81       	ldd	r25, Z+1	; 0x01
   1f6ec:	a2 81       	ldd	r26, Z+2	; 0x02
   1f6ee:	b3 81       	ldd	r27, Z+3	; 0x03
   1f6f0:	89 83       	std	Y+1, r24	; 0x01
   1f6f2:	9a 83       	std	Y+2, r25	; 0x02
   1f6f4:	ab 83       	std	Y+3, r26	; 0x03
   1f6f6:	bc 83       	std	Y+4, r27	; 0x04
		goto sched_pop_out;
	}

	/* Process each entry until the current timestamp */
	alarmTime = g_sched_data[idx - 1].wakeTime;
	while (alarmTime <= rtc_get_time()) {
   1f6f8:	0e 94 6d 57 	call	0xaeda	; 0xaeda <rtc_get_time>
   1f6fc:	9b 01       	movw	r18, r22
   1f6fe:	ac 01       	movw	r20, r24
   1f700:	89 81       	ldd	r24, Y+1	; 0x01
   1f702:	9a 81       	ldd	r25, Y+2	; 0x02
   1f704:	ab 81       	ldd	r26, Y+3	; 0x03
   1f706:	bc 81       	ldd	r27, Y+4	; 0x04
   1f708:	28 17       	cp	r18, r24
   1f70a:	39 07       	cpc	r19, r25
   1f70c:	4a 07       	cpc	r20, r26
   1f70e:	5b 07       	cpc	r21, r27
   1f710:	08 f0       	brcs	.+2      	; 0x1f714 <sched_pop+0x2d0>
   1f712:	ec ce       	rjmp	.-552    	; 0x1f4ec <sched_pop+0xa8>
   1f714:	07 c0       	rjmp	.+14     	; 0x1f724 <sched_pop+0x2e0>
// v

	uint8_t idx = g_sched_sort[0];
	if (!idx) {
		/* No jobs at the scheduler */
		goto sched_pop_out;
   1f716:	00 00       	nop
   1f718:	05 c0       	rjmp	.+10     	; 0x1f724 <sched_pop+0x2e0>
	}
	if (!(g_sched_data[idx - 1].occupied)) {
		/* Sanity failed */
		goto sched_pop_out;
   1f71a:	00 00       	nop
   1f71c:	03 c0       	rjmp	.+6      	; 0x1f724 <sched_pop+0x2e0>
		/* Get the next alarm time */
		{
			idx = g_sched_sort[0];
			if (!idx) {
				/* No jobs at the scheduler */
				goto sched_pop_out;
   1f71e:	00 00       	nop
   1f720:	01 c0       	rjmp	.+2      	; 0x1f724 <sched_pop+0x2e0>
			}
			if (!(g_sched_data[idx - 1].occupied)) {
				/* Sanity failed */
				goto sched_pop_out;
   1f722:	00 00       	nop
sched_pop_out:

// ^
// -- single entry section for g_sched_data[] / g_sched_sort[]

	sched_freeLock(&g_sched_lock);
   1f724:	84 eb       	ldi	r24, 0xB4	; 180
   1f726:	99 e2       	ldi	r25, 0x29	; 41
   1f728:	6c db       	rcall	.-2344   	; 0x1ee02 <sched_freeLock>

	/* Set next time to wake up */
	if (alarmTime) {
   1f72a:	89 81       	ldd	r24, Y+1	; 0x01
   1f72c:	9a 81       	ldd	r25, Y+2	; 0x02
   1f72e:	ab 81       	ldd	r26, Y+3	; 0x03
   1f730:	bc 81       	ldd	r27, Y+4	; 0x04
   1f732:	89 2b       	or	r24, r25
   1f734:	8a 2b       	or	r24, r26
   1f736:	8b 2b       	or	r24, r27
   1f738:	39 f0       	breq	.+14     	; 0x1f748 <sched_pop+0x304>
		sched_set_alarm(alarmTime);
   1f73a:	89 81       	ldd	r24, Y+1	; 0x01
   1f73c:	9a 81       	ldd	r25, Y+2	; 0x02
   1f73e:	ab 81       	ldd	r26, Y+3	; 0x03
   1f740:	bc 81       	ldd	r27, Y+4	; 0x04
   1f742:	bc 01       	movw	r22, r24
   1f744:	cd 01       	movw	r24, r26
   1f746:	75 db       	rcall	.-2326   	; 0x1ee32 <sched_set_alarm>
	}

	/* Restart due to another guest rang the door bell */
	if (g_sched_pop_again) {
   1f748:	80 91 b8 29 	lds	r24, 0x29B8	; 0x8029b8 <g_sched_pop_again>
   1f74c:	88 23       	and	r24, r24
   1f74e:	49 f0       	breq	.+18     	; 0x1f762 <sched_pop+0x31e>
		g_sched_pop_again = false;
   1f750:	10 92 b8 29 	sts	0x29B8, r1	; 0x8029b8 <g_sched_pop_again>
		sched_pop(wakeNow);
   1f754:	8a 89       	ldd	r24, Y+18	; 0x12
   1f756:	9b 89       	ldd	r25, Y+19	; 0x13
   1f758:	ac 89       	ldd	r26, Y+20	; 0x14
   1f75a:	bd 89       	ldd	r27, Y+21	; 0x15
   1f75c:	bc 01       	movw	r22, r24
   1f75e:	cd 01       	movw	r24, r26
   1f760:	71 de       	rcall	.-798    	; 0x1f444 <sched_pop>
	}
}
   1f762:	65 96       	adiw	r28, 0x15	; 21
   1f764:	cd bf       	out	0x3d, r28	; 61
   1f766:	de bf       	out	0x3e, r29	; 62
   1f768:	df 91       	pop	r29
   1f76a:	cf 91       	pop	r28
   1f76c:	08 95       	ret

0001f76e <yield_ms>:

void yield_ms(uint16_t ms)
{
   1f76e:	cf 92       	push	r12
   1f770:	ef 92       	push	r14
   1f772:	0f 93       	push	r16
   1f774:	cf 93       	push	r28
   1f776:	df 93       	push	r29
   1f778:	00 d0       	rcall	.+0      	; 0x1f77a <yield_ms+0xc>
   1f77a:	cd b7       	in	r28, 0x3d	; 61
   1f77c:	de b7       	in	r29, 0x3e	; 62
   1f77e:	8a 83       	std	Y+2, r24	; 0x02
   1f780:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   1f782:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1f786:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_enable();
   1f788:	78 94       	sei

	/* A yield job is on the scheduler */
	g_sched_yield = true;
   1f78a:	81 e0       	ldi	r24, 0x01	; 1
   1f78c:	80 93 b7 29 	sts	0x29B7, r24	; 0x8029b7 <g_sched_yield>

	/* Push ourself to the scheduler */
	sched_push(yield_ms_cb, SCHED_ENTRY_CB_TYPE__LISTTIME, ms, true, false, false);
   1f790:	8a 81       	ldd	r24, Y+2	; 0x02
   1f792:	9b 81       	ldd	r25, Y+3	; 0x03
   1f794:	cc 01       	movw	r24, r24
   1f796:	a0 e0       	ldi	r26, 0x00	; 0
   1f798:	b0 e0       	ldi	r27, 0x00	; 0
   1f79a:	c1 2c       	mov	r12, r1
   1f79c:	e1 2c       	mov	r14, r1
   1f79e:	01 e0       	ldi	r16, 0x01	; 1
   1f7a0:	9c 01       	movw	r18, r24
   1f7a2:	ad 01       	movw	r20, r26
   1f7a4:	60 e0       	ldi	r22, 0x00	; 0
   1f7a6:	88 ee       	ldi	r24, 0xE8	; 232
   1f7a8:	9b ef       	ldi	r25, 0xFB	; 251
   1f7aa:	87 db       	rcall	.-2290   	; 0x1eeba <sched_push>

	/* Continued sleep until our callback is done */
	do {
		/* Enter sleep mode */
		sched_doSleep();
   1f7ac:	7c db       	rcall	.-2312   	; 0x1eea6 <sched_doSleep>
   1f7ae:	80 91 b7 29 	lds	r24, 0x29B7	; 0x8029b7 <g_sched_yield>

		/* Woke up for any reason - check if we were called */
	} while (g_sched_yield);
   1f7b2:	88 23       	and	r24, r24
   1f7b4:	d9 f7       	brne	.-10     	; 0x1f7ac <yield_ms+0x3e>
   1f7b6:	89 81       	ldd	r24, Y+1	; 0x01

	cpu_irq_restore(flags);
   1f7b8:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
   1f7bc:	00 00       	nop
}
   1f7be:	23 96       	adiw	r28, 0x03	; 3
   1f7c0:	cd bf       	out	0x3d, r28	; 61
   1f7c2:	de bf       	out	0x3e, r29	; 62
   1f7c4:	df 91       	pop	r29
   1f7c6:	cf 91       	pop	r28
   1f7c8:	0f 91       	pop	r16
   1f7ca:	ef 90       	pop	r14
   1f7cc:	cf 90       	pop	r12
   1f7ce:	08 95       	ret

0001f7d0 <yield_ms_cb>:
   1f7d0:	cf 93       	push	r28

void yield_ms_cb(uint32_t listTime)
{
   1f7d2:	df 93       	push	r29
   1f7d4:	00 d0       	rcall	.+0      	; 0x1f7d6 <yield_ms_cb+0x6>
   1f7d6:	1f 92       	push	r1
   1f7d8:	cd b7       	in	r28, 0x3d	; 61
   1f7da:	de b7       	in	r29, 0x3e	; 62
   1f7dc:	69 83       	std	Y+1, r22	; 0x01
   1f7de:	7a 83       	std	Y+2, r23	; 0x02
   1f7e0:	8b 83       	std	Y+3, r24	; 0x03
   1f7e2:	9c 83       	std	Y+4, r25	; 0x04
	g_sched_yield = false;
   1f7e4:	10 92 b7 29 	sts	0x29B7, r1	; 0x8029b7 <g_sched_yield>
}
   1f7e8:	00 00       	nop
   1f7ea:	24 96       	adiw	r28, 0x04	; 4
   1f7ec:	cd bf       	out	0x3d, r28	; 61
   1f7ee:	de bf       	out	0x3e, r29	; 62
   1f7f0:	df 91       	pop	r29
   1f7f2:	cf 91       	pop	r28
   1f7f4:	08 95       	ret

0001f7f6 <interrupt_init>:


/* INIT section */

static void interrupt_init(void)
{
   1f7f6:	cf 93       	push	r28
   1f7f8:	df 93       	push	r29
   1f7fa:	cd b7       	in	r28, 0x3d	; 61
   1f7fc:	de b7       	in	r29, 0x3e	; 62
	PORTR_DIRCLR	= (1 << 0);													// Pin R0 direction is cleared = INPUT
   1f7fe:	82 ee       	ldi	r24, 0xE2	; 226
   1f800:	97 e0       	ldi	r25, 0x07	; 7
   1f802:	21 e0       	ldi	r18, 0x01	; 1
   1f804:	fc 01       	movw	r30, r24
   1f806:	20 83       	st	Z, r18
	PORTR_PIN0CTRL	= PORT_ISC_RISING_gc;										// GNSS 1PPS has a rising edge signal
   1f808:	80 ef       	ldi	r24, 0xF0	; 240
   1f80a:	97 e0       	ldi	r25, 0x07	; 7
   1f80c:	21 e0       	ldi	r18, 0x01	; 1
   1f80e:	fc 01       	movw	r30, r24
   1f810:	20 83       	st	Z, r18

	PORTR_INT0MASK	= (1 << 0);													// Port R0	--> INT0
   1f812:	8a ee       	ldi	r24, 0xEA	; 234
   1f814:	97 e0       	ldi	r25, 0x07	; 7
   1f816:	21 e0       	ldi	r18, 0x01	; 1
   1f818:	fc 01       	movw	r30, r24
   1f81a:	20 83       	st	Z, r18
	PORTR_INT1MASK	= 0;														// (none)	--> INT1
   1f81c:	8b ee       	ldi	r24, 0xEB	; 235
   1f81e:	97 e0       	ldi	r25, 0x07	; 7
   1f820:	fc 01       	movw	r30, r24
   1f822:	10 82       	st	Z, r1

	PORTR_INTCTRL	= PORT_INT1LVL_OFF_gc | PORT_INT0LVL_HI_gc;					// Enable interrupt for port R0 with high level
   1f824:	89 ee       	ldi	r24, 0xE9	; 233
   1f826:	97 e0       	ldi	r25, 0x07	; 7
   1f828:	23 e0       	ldi	r18, 0x03	; 3
   1f82a:	fc 01       	movw	r30, r24
   1f82c:	20 83       	st	Z, r18
}
   1f82e:	00 00       	nop
   1f830:	df 91       	pop	r29
   1f832:	cf 91       	pop	r28
   1f834:	08 95       	ret

0001f836 <__vector_4>:

ISR(PORTR_INT0_vect)
{
   1f836:	1f 92       	push	r1
   1f838:	0f 92       	push	r0
   1f83a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1f83e:	0f 92       	push	r0
   1f840:	11 24       	eor	r1, r1
   1f842:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1f846:	0f 92       	push	r0
   1f848:	2f 92       	push	r2
   1f84a:	3f 92       	push	r3
   1f84c:	4f 92       	push	r4
   1f84e:	5f 92       	push	r5
   1f850:	6f 92       	push	r6
   1f852:	7f 92       	push	r7
   1f854:	8f 92       	push	r8
   1f856:	9f 92       	push	r9
   1f858:	af 92       	push	r10
   1f85a:	bf 92       	push	r11
   1f85c:	cf 92       	push	r12
   1f85e:	df 92       	push	r13
   1f860:	ef 92       	push	r14
   1f862:	ff 92       	push	r15
   1f864:	0f 93       	push	r16
   1f866:	1f 93       	push	r17
   1f868:	2f 93       	push	r18
   1f86a:	3f 93       	push	r19
   1f86c:	4f 93       	push	r20
   1f86e:	5f 93       	push	r21
   1f870:	6f 93       	push	r22
   1f872:	7f 93       	push	r23
   1f874:	8f 93       	push	r24
   1f876:	9f 93       	push	r25
   1f878:	af 93       	push	r26
   1f87a:	bf 93       	push	r27
   1f87c:	ef 93       	push	r30
   1f87e:	ff 93       	push	r31
   1f880:	cf 93       	push	r28
   1f882:	df 93       	push	r29
   1f884:	cd b7       	in	r28, 0x3d	; 61
   1f886:	de b7       	in	r29, 0x3e	; 62
   1f888:	28 97       	sbiw	r28, 0x08	; 8
   1f88a:	cd bf       	out	0x3d, r28	; 61
   1f88c:	de bf       	out	0x3e, r29	; 62
	if (g_1pps_phased_cntr != C_TCC1_CLOCKSETTING_AFTER_SECS) {
   1f88e:	80 91 87 24 	lds	r24, 0x2487	; 0x802487 <g_1pps_phased_cntr>
   1f892:	8e 31       	cpi	r24, 0x1E	; 30
   1f894:	61 f1       	breq	.+88     	; 0x1f8ee <__vector_4+0xb8>
		/* Take the time */
		g_1pps_last_lo	= tc_read_count(&TCC1);
   1f896:	80 e4       	ldi	r24, 0x40	; 64
   1f898:	98 e0       	ldi	r25, 0x08	; 8
   1f89a:	0e 94 f0 d6 	call	0x1ade0	; 0x1ade0 <tc_read_count>
   1f89e:	80 93 68 24 	sts	0x2468, r24	; 0x802468 <g_1pps_last_lo>
   1f8a2:	90 93 69 24 	sts	0x2469, r25	; 0x802469 <g_1pps_last_lo+0x1>
		g_1pps_last_hi	= g_milliseconds_cnt64;
   1f8a6:	20 91 5c 24 	lds	r18, 0x245C	; 0x80245c <g_milliseconds_cnt64>
   1f8aa:	30 91 5d 24 	lds	r19, 0x245D	; 0x80245d <g_milliseconds_cnt64+0x1>
   1f8ae:	40 91 5e 24 	lds	r20, 0x245E	; 0x80245e <g_milliseconds_cnt64+0x2>
   1f8b2:	50 91 5f 24 	lds	r21, 0x245F	; 0x80245f <g_milliseconds_cnt64+0x3>
   1f8b6:	60 91 60 24 	lds	r22, 0x2460	; 0x802460 <g_milliseconds_cnt64+0x4>
   1f8ba:	70 91 61 24 	lds	r23, 0x2461	; 0x802461 <g_milliseconds_cnt64+0x5>
   1f8be:	80 91 62 24 	lds	r24, 0x2462	; 0x802462 <g_milliseconds_cnt64+0x6>
   1f8c2:	90 91 63 24 	lds	r25, 0x2463	; 0x802463 <g_milliseconds_cnt64+0x7>
   1f8c6:	20 93 6a 24 	sts	0x246A, r18	; 0x80246a <g_1pps_last_hi>
   1f8ca:	30 93 6b 24 	sts	0x246B, r19	; 0x80246b <g_1pps_last_hi+0x1>
   1f8ce:	40 93 6c 24 	sts	0x246C, r20	; 0x80246c <g_1pps_last_hi+0x2>
   1f8d2:	50 93 6d 24 	sts	0x246D, r21	; 0x80246d <g_1pps_last_hi+0x3>
   1f8d6:	60 93 6e 24 	sts	0x246E, r22	; 0x80246e <g_1pps_last_hi+0x4>
   1f8da:	70 93 6f 24 	sts	0x246F, r23	; 0x80246f <g_1pps_last_hi+0x5>
   1f8de:	80 93 70 24 	sts	0x2470, r24	; 0x802470 <g_1pps_last_hi+0x6>
   1f8e2:	90 93 71 24 	sts	0x2471, r25	; 0x802471 <g_1pps_last_hi+0x7>
		g_1pps_last_new	= true;
   1f8e6:	81 e0       	ldi	r24, 0x01	; 1
   1f8e8:	80 93 75 24 	sts	0x2475, r24	; 0x802475 <g_1pps_last_new>
   1f8ec:	ea c0       	rjmp	.+468    	; 0x1fac2 <__vector_4+0x28c>

	} else {
		/* Phased-in time correction */
		tc_write_count(&TCC1, C_TCC1_CLOCKSETTING_OFFSET + C_TCC1_MEAN_OFFSET);	// Time difference between 1PPS interrupt to this position in code
   1f8ee:	63 ef       	ldi	r22, 0xF3	; 243
   1f8f0:	73 e0       	ldi	r23, 0x03	; 3
   1f8f2:	80 e4       	ldi	r24, 0x40	; 64
   1f8f4:	98 e0       	ldi	r25, 0x08	; 8
   1f8f6:	0e 94 d8 d6 	call	0x1adb0	; 0x1adb0 <tc_write_count>
		tc_update(&TCC1);
   1f8fa:	80 e4       	ldi	r24, 0x40	; 64
   1f8fc:	98 e0       	ldi	r25, 0x08	; 8
   1f8fe:	0e 94 32 d7 	call	0x1ae64	; 0x1ae64 <tc_update>
		g_1pps_last_lo = C_TCC1_CLOCKSETTING_OFFSET + C_TCC1_MEAN_OFFSET;
   1f902:	83 ef       	ldi	r24, 0xF3	; 243
   1f904:	93 e0       	ldi	r25, 0x03	; 3
   1f906:	80 93 68 24 	sts	0x2468, r24	; 0x802468 <g_1pps_last_lo>
   1f90a:	90 93 69 24 	sts	0x2469, r25	; 0x802469 <g_1pps_last_lo+0x1>

		/* Rounding up to next full second */
		g_1pps_last_hi			+= 1000U;
   1f90e:	a0 90 6a 24 	lds	r10, 0x246A	; 0x80246a <g_1pps_last_hi>
   1f912:	b0 90 6b 24 	lds	r11, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1f916:	c0 90 6c 24 	lds	r12, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1f91a:	d0 90 6d 24 	lds	r13, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1f91e:	e0 90 6e 24 	lds	r14, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1f922:	f0 90 6f 24 	lds	r15, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1f926:	00 91 70 24 	lds	r16, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1f92a:	10 91 71 24 	lds	r17, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1f92e:	2a 2d       	mov	r18, r10
   1f930:	3b 2d       	mov	r19, r11
   1f932:	4c 2d       	mov	r20, r12
   1f934:	5d 2d       	mov	r21, r13
   1f936:	6e 2d       	mov	r22, r14
   1f938:	7f 2d       	mov	r23, r15
   1f93a:	80 2f       	mov	r24, r16
   1f93c:	91 2f       	mov	r25, r17
   1f93e:	28 51       	subi	r18, 0x18	; 24
   1f940:	3c 4f       	sbci	r19, 0xFC	; 252
   1f942:	4f 4f       	sbci	r20, 0xFF	; 255
   1f944:	5f 4f       	sbci	r21, 0xFF	; 255
   1f946:	6f 4f       	sbci	r22, 0xFF	; 255
   1f948:	7f 4f       	sbci	r23, 0xFF	; 255
   1f94a:	8f 4f       	sbci	r24, 0xFF	; 255
   1f94c:	9f 4f       	sbci	r25, 0xFF	; 255
   1f94e:	a2 2e       	mov	r10, r18
   1f950:	b3 2e       	mov	r11, r19
   1f952:	c4 2e       	mov	r12, r20
   1f954:	d5 2e       	mov	r13, r21
   1f956:	e6 2e       	mov	r14, r22
   1f958:	f7 2e       	mov	r15, r23
   1f95a:	08 2f       	mov	r16, r24
   1f95c:	19 2f       	mov	r17, r25
   1f95e:	a0 92 6a 24 	sts	0x246A, r10	; 0x80246a <g_1pps_last_hi>
   1f962:	b0 92 6b 24 	sts	0x246B, r11	; 0x80246b <g_1pps_last_hi+0x1>
   1f966:	c0 92 6c 24 	sts	0x246C, r12	; 0x80246c <g_1pps_last_hi+0x2>
   1f96a:	d0 92 6d 24 	sts	0x246D, r13	; 0x80246d <g_1pps_last_hi+0x3>
   1f96e:	e0 92 6e 24 	sts	0x246E, r14	; 0x80246e <g_1pps_last_hi+0x4>
   1f972:	f0 92 6f 24 	sts	0x246F, r15	; 0x80246f <g_1pps_last_hi+0x5>
   1f976:	00 93 70 24 	sts	0x2470, r16	; 0x802470 <g_1pps_last_hi+0x6>
   1f97a:	10 93 71 24 	sts	0x2471, r17	; 0x802471 <g_1pps_last_hi+0x7>
		g_1pps_last_hi			-= g_1pps_last_hi % 1000U;
   1f97e:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <g_1pps_last_hi>
   1f982:	89 83       	std	Y+1, r24	; 0x01
   1f984:	80 91 6b 24 	lds	r24, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1f988:	8a 83       	std	Y+2, r24	; 0x02
   1f98a:	80 91 6c 24 	lds	r24, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1f98e:	8b 83       	std	Y+3, r24	; 0x03
   1f990:	80 91 6d 24 	lds	r24, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1f994:	8c 83       	std	Y+4, r24	; 0x04
   1f996:	80 91 6e 24 	lds	r24, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1f99a:	8d 83       	std	Y+5, r24	; 0x05
   1f99c:	80 91 6f 24 	lds	r24, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1f9a0:	8e 83       	std	Y+6, r24	; 0x06
   1f9a2:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1f9a6:	8f 83       	std	Y+7, r24	; 0x07
   1f9a8:	80 91 71 24 	lds	r24, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1f9ac:	88 87       	std	Y+8, r24	; 0x08
   1f9ae:	20 90 6a 24 	lds	r2, 0x246A	; 0x80246a <g_1pps_last_hi>
   1f9b2:	30 90 6b 24 	lds	r3, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1f9b6:	40 90 6c 24 	lds	r4, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1f9ba:	50 90 6d 24 	lds	r5, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1f9be:	60 90 6e 24 	lds	r6, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1f9c2:	70 90 6f 24 	lds	r7, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1f9c6:	80 90 70 24 	lds	r8, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1f9ca:	90 90 71 24 	lds	r9, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1f9ce:	0f 2e       	mov	r0, r31
   1f9d0:	f8 ee       	ldi	r31, 0xE8	; 232
   1f9d2:	af 2e       	mov	r10, r31
   1f9d4:	f0 2d       	mov	r31, r0
   1f9d6:	0f 2e       	mov	r0, r31
   1f9d8:	f3 e0       	ldi	r31, 0x03	; 3
   1f9da:	bf 2e       	mov	r11, r31
   1f9dc:	f0 2d       	mov	r31, r0
   1f9de:	c1 2c       	mov	r12, r1
   1f9e0:	d1 2c       	mov	r13, r1
   1f9e2:	e1 2c       	mov	r14, r1
   1f9e4:	f1 2c       	mov	r15, r1
   1f9e6:	00 e0       	ldi	r16, 0x00	; 0
   1f9e8:	10 e0       	ldi	r17, 0x00	; 0
   1f9ea:	22 2d       	mov	r18, r2
   1f9ec:	33 2d       	mov	r19, r3
   1f9ee:	44 2d       	mov	r20, r4
   1f9f0:	55 2d       	mov	r21, r5
   1f9f2:	66 2d       	mov	r22, r6
   1f9f4:	77 2d       	mov	r23, r7
   1f9f6:	88 2d       	mov	r24, r8
   1f9f8:	99 2d       	mov	r25, r9
   1f9fa:	0f 94 3d 39 	call	0x2727a	; 0x2727a <__umoddi3>
   1f9fe:	a2 2e       	mov	r10, r18
   1fa00:	b3 2e       	mov	r11, r19
   1fa02:	c4 2e       	mov	r12, r20
   1fa04:	d5 2e       	mov	r13, r21
   1fa06:	e6 2e       	mov	r14, r22
   1fa08:	f7 2e       	mov	r15, r23
   1fa0a:	08 2f       	mov	r16, r24
   1fa0c:	19 2f       	mov	r17, r25
   1fa0e:	2a 2c       	mov	r2, r10
   1fa10:	3b 2c       	mov	r3, r11
   1fa12:	4c 2c       	mov	r4, r12
   1fa14:	5d 2c       	mov	r5, r13
   1fa16:	6e 2c       	mov	r6, r14
   1fa18:	7f 2c       	mov	r7, r15
   1fa1a:	80 2e       	mov	r8, r16
   1fa1c:	91 2e       	mov	r9, r17
   1fa1e:	29 81       	ldd	r18, Y+1	; 0x01
   1fa20:	3a 81       	ldd	r19, Y+2	; 0x02
   1fa22:	4b 81       	ldd	r20, Y+3	; 0x03
   1fa24:	5c 81       	ldd	r21, Y+4	; 0x04
   1fa26:	6d 81       	ldd	r22, Y+5	; 0x05
   1fa28:	7e 81       	ldd	r23, Y+6	; 0x06
   1fa2a:	8f 81       	ldd	r24, Y+7	; 0x07
   1fa2c:	98 85       	ldd	r25, Y+8	; 0x08
   1fa2e:	a2 2c       	mov	r10, r2
   1fa30:	b3 2c       	mov	r11, r3
   1fa32:	c4 2c       	mov	r12, r4
   1fa34:	d5 2c       	mov	r13, r5
   1fa36:	e6 2c       	mov	r14, r6
   1fa38:	f7 2c       	mov	r15, r7
   1fa3a:	08 2d       	mov	r16, r8
   1fa3c:	19 2d       	mov	r17, r9
   1fa3e:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
   1fa42:	a2 2e       	mov	r10, r18
   1fa44:	b3 2e       	mov	r11, r19
   1fa46:	c4 2e       	mov	r12, r20
   1fa48:	d5 2e       	mov	r13, r21
   1fa4a:	e6 2e       	mov	r14, r22
   1fa4c:	f7 2e       	mov	r15, r23
   1fa4e:	08 2f       	mov	r16, r24
   1fa50:	19 2f       	mov	r17, r25
   1fa52:	a0 92 6a 24 	sts	0x246A, r10	; 0x80246a <g_1pps_last_hi>
   1fa56:	b0 92 6b 24 	sts	0x246B, r11	; 0x80246b <g_1pps_last_hi+0x1>
   1fa5a:	c0 92 6c 24 	sts	0x246C, r12	; 0x80246c <g_1pps_last_hi+0x2>
   1fa5e:	d0 92 6d 24 	sts	0x246D, r13	; 0x80246d <g_1pps_last_hi+0x3>
   1fa62:	e0 92 6e 24 	sts	0x246E, r14	; 0x80246e <g_1pps_last_hi+0x4>
   1fa66:	f0 92 6f 24 	sts	0x246F, r15	; 0x80246f <g_1pps_last_hi+0x5>
   1fa6a:	00 93 70 24 	sts	0x2470, r16	; 0x802470 <g_1pps_last_hi+0x6>
   1fa6e:	10 93 71 24 	sts	0x2471, r17	; 0x802471 <g_1pps_last_hi+0x7>
		g_milliseconds_cnt64	 = g_1pps_last_hi;
   1fa72:	20 91 6a 24 	lds	r18, 0x246A	; 0x80246a <g_1pps_last_hi>
   1fa76:	30 91 6b 24 	lds	r19, 0x246B	; 0x80246b <g_1pps_last_hi+0x1>
   1fa7a:	40 91 6c 24 	lds	r20, 0x246C	; 0x80246c <g_1pps_last_hi+0x2>
   1fa7e:	50 91 6d 24 	lds	r21, 0x246D	; 0x80246d <g_1pps_last_hi+0x3>
   1fa82:	60 91 6e 24 	lds	r22, 0x246E	; 0x80246e <g_1pps_last_hi+0x4>
   1fa86:	70 91 6f 24 	lds	r23, 0x246F	; 0x80246f <g_1pps_last_hi+0x5>
   1fa8a:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <g_1pps_last_hi+0x6>
   1fa8e:	90 91 71 24 	lds	r25, 0x2471	; 0x802471 <g_1pps_last_hi+0x7>
   1fa92:	20 93 5c 24 	sts	0x245C, r18	; 0x80245c <g_milliseconds_cnt64>
   1fa96:	30 93 5d 24 	sts	0x245D, r19	; 0x80245d <g_milliseconds_cnt64+0x1>
   1fa9a:	40 93 5e 24 	sts	0x245E, r20	; 0x80245e <g_milliseconds_cnt64+0x2>
   1fa9e:	50 93 5f 24 	sts	0x245F, r21	; 0x80245f <g_milliseconds_cnt64+0x3>
   1faa2:	60 93 60 24 	sts	0x2460, r22	; 0x802460 <g_milliseconds_cnt64+0x4>
   1faa6:	70 93 61 24 	sts	0x2461, r23	; 0x802461 <g_milliseconds_cnt64+0x5>
   1faaa:	80 93 62 24 	sts	0x2462, r24	; 0x802462 <g_milliseconds_cnt64+0x6>
   1faae:	90 93 63 24 	sts	0x2463, r25	; 0x802463 <g_milliseconds_cnt64+0x7>

		/* Step ahead avoiding to trap in here, again */
		++g_1pps_phased_cntr;
   1fab2:	80 91 87 24 	lds	r24, 0x2487	; 0x802487 <g_1pps_phased_cntr>
   1fab6:	8f 5f       	subi	r24, 0xFF	; 255
   1fab8:	80 93 87 24 	sts	0x2487, r24	; 0x802487 <g_1pps_phased_cntr>

		/* Inform about the adjustment */
		g_1pps_last_adjust = true;
   1fabc:	81 e0       	ldi	r24, 0x01	; 1
   1fabe:	80 93 76 24 	sts	0x2476, r24	; 0x802476 <g_1pps_last_adjust>
	}

	/* TWI2 - LCD line scheduler synchronization */
	g_1pps_twi_new	= true;
   1fac2:	81 e0       	ldi	r24, 0x01	; 1
   1fac4:	80 93 89 24 	sts	0x2489, r24	; 0x802489 <g_1pps_twi_new>
}
   1fac8:	00 00       	nop
   1faca:	28 96       	adiw	r28, 0x08	; 8
   1facc:	cd bf       	out	0x3d, r28	; 61
   1face:	de bf       	out	0x3e, r29	; 62
   1fad0:	df 91       	pop	r29
   1fad2:	cf 91       	pop	r28
   1fad4:	ff 91       	pop	r31
   1fad6:	ef 91       	pop	r30
   1fad8:	bf 91       	pop	r27
   1fada:	af 91       	pop	r26
   1fadc:	9f 91       	pop	r25
   1fade:	8f 91       	pop	r24
   1fae0:	7f 91       	pop	r23
   1fae2:	6f 91       	pop	r22
   1fae4:	5f 91       	pop	r21
   1fae6:	4f 91       	pop	r20
   1fae8:	3f 91       	pop	r19
   1faea:	2f 91       	pop	r18
   1faec:	1f 91       	pop	r17
   1faee:	0f 91       	pop	r16
   1faf0:	ff 90       	pop	r15
   1faf2:	ef 90       	pop	r14
   1faf4:	df 90       	pop	r13
   1faf6:	cf 90       	pop	r12
   1faf8:	bf 90       	pop	r11
   1fafa:	af 90       	pop	r10
   1fafc:	9f 90       	pop	r9
   1fafe:	8f 90       	pop	r8
   1fb00:	7f 90       	pop	r7
   1fb02:	6f 90       	pop	r6
   1fb04:	5f 90       	pop	r5
   1fb06:	4f 90       	pop	r4
   1fb08:	3f 90       	pop	r3
   1fb0a:	2f 90       	pop	r2
   1fb0c:	0f 90       	pop	r0
   1fb0e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1fb12:	0f 90       	pop	r0
   1fb14:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1fb18:	0f 90       	pop	r0
   1fb1a:	1f 90       	pop	r1
   1fb1c:	18 95       	reti

0001fb1e <evsys_init>:


static void evsys_init(void)
{
   1fb1e:	cf 93       	push	r28
   1fb20:	df 93       	push	r29
   1fb22:	cd b7       	in	r28, 0x3d	; 61
   1fb24:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
   1fb26:	62 e0       	ldi	r22, 0x02	; 2
   1fb28:	80 e0       	ldi	r24, 0x00	; 0
   1fb2a:	0f 94 5b 1b 	call	0x236b6	; 0x236b6 <sysclk_enable_module>

	/* ADC - event channels 0, 1, 2, 3 */
	EVSYS.CH0MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH0
   1fb2e:	80 e8       	ldi	r24, 0x80	; 128
   1fb30:	91 e0       	ldi	r25, 0x01	; 1
   1fb32:	26 ec       	ldi	r18, 0xC6	; 198
   1fb34:	fc 01       	movw	r30, r24
   1fb36:	20 83       	st	Z, r18
	EVSYS.CH0CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH0 no digital filtering
   1fb38:	80 e8       	ldi	r24, 0x80	; 128
   1fb3a:	91 e0       	ldi	r25, 0x01	; 1
   1fb3c:	fc 01       	movw	r30, r24
   1fb3e:	10 86       	std	Z+8, r1	; 0x08
	EVSYS.CH1MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH1
   1fb40:	80 e8       	ldi	r24, 0x80	; 128
   1fb42:	91 e0       	ldi	r25, 0x01	; 1
   1fb44:	26 ec       	ldi	r18, 0xC6	; 198
   1fb46:	fc 01       	movw	r30, r24
   1fb48:	21 83       	std	Z+1, r18	; 0x01
	EVSYS.CH1CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH1 no digital filtering
   1fb4a:	80 e8       	ldi	r24, 0x80	; 128
   1fb4c:	91 e0       	ldi	r25, 0x01	; 1
   1fb4e:	fc 01       	movw	r30, r24
   1fb50:	11 86       	std	Z+9, r1	; 0x09
	EVSYS.CH2MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH2
   1fb52:	80 e8       	ldi	r24, 0x80	; 128
   1fb54:	91 e0       	ldi	r25, 0x01	; 1
   1fb56:	26 ec       	ldi	r18, 0xC6	; 198
   1fb58:	fc 01       	movw	r30, r24
   1fb5a:	22 83       	std	Z+2, r18	; 0x02
	EVSYS.CH2CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH2 no digital filtering
   1fb5c:	80 e8       	ldi	r24, 0x80	; 128
   1fb5e:	91 e0       	ldi	r25, 0x01	; 1
   1fb60:	fc 01       	movw	r30, r24
   1fb62:	12 86       	std	Z+10, r1	; 0x0a
	EVSYS.CH3MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH3
   1fb64:	80 e8       	ldi	r24, 0x80	; 128
   1fb66:	91 e0       	ldi	r25, 0x01	; 1
   1fb68:	26 ec       	ldi	r18, 0xC6	; 198
   1fb6a:	fc 01       	movw	r30, r24
   1fb6c:	23 83       	std	Z+3, r18	; 0x03
	EVSYS.CH3CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH3 no digital filtering
   1fb6e:	80 e8       	ldi	r24, 0x80	; 128
   1fb70:	91 e0       	ldi	r25, 0x01	; 1
   1fb72:	fc 01       	movw	r30, r24
   1fb74:	13 86       	std	Z+11, r1	; 0x0b

	/* DAC - event 4 */
	EVSYS.CH4MUX  = EVSYS_CHMUX_TCE1_OVF_gc;									// TCE1 overflow goes to EVSYS CH4
   1fb76:	80 e8       	ldi	r24, 0x80	; 128
   1fb78:	91 e0       	ldi	r25, 0x01	; 1
   1fb7a:	28 ee       	ldi	r18, 0xE8	; 232
   1fb7c:	fc 01       	movw	r30, r24
   1fb7e:	24 83       	std	Z+4, r18	; 0x04
	EVSYS.CH4CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH4 no digital filtering
   1fb80:	80 e8       	ldi	r24, 0x80	; 128
   1fb82:	91 e0       	ldi	r25, 0x01	; 1
   1fb84:	fc 01       	movw	r30, r24
   1fb86:	14 86       	std	Z+12, r1	; 0x0c
}
   1fb88:	00 00       	nop
   1fb8a:	df 91       	pop	r29
   1fb8c:	cf 91       	pop	r28
   1fb8e:	08 95       	ret

0001fb90 <tc_init>:


static void tc_init(void)
{
   1fb90:	cf 93       	push	r28
   1fb92:	df 93       	push	r29
   1fb94:	cd b7       	in	r28, 0x3d	; 61
   1fb96:	de b7       	in	r29, 0x3e	; 62
   1fb98:	25 97       	sbiw	r28, 0x05	; 5
   1fb9a:	cd bf       	out	0x3d, r28	; 61
   1fb9c:	de bf       	out	0x3e, r29	; 62
	/* Get the PWM value */
	int32_t l_xo_mode_pwm;
	{
		irqflags_t flags = cpu_irq_save();
   1fb9e:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1fba2:	89 83       	std	Y+1, r24	; 0x01
		l_xo_mode_pwm = g_xo_mode_pwm;
   1fba4:	80 91 9f 28 	lds	r24, 0x289F	; 0x80289f <g_xo_mode_pwm>
   1fba8:	90 91 a0 28 	lds	r25, 0x28A0	; 0x8028a0 <g_xo_mode_pwm+0x1>
   1fbac:	a0 91 a1 28 	lds	r26, 0x28A1	; 0x8028a1 <g_xo_mode_pwm+0x2>
   1fbb0:	b0 91 a2 28 	lds	r27, 0x28A2	; 0x8028a2 <g_xo_mode_pwm+0x3>
   1fbb4:	8a 83       	std	Y+2, r24	; 0x02
   1fbb6:	9b 83       	std	Y+3, r25	; 0x03
   1fbb8:	ac 83       	std	Y+4, r26	; 0x04
   1fbba:	bd 83       	std	Y+5, r27	; 0x05
		cpu_irq_restore(flags);
   1fbbc:	89 81       	ldd	r24, Y+1	; 0x01
   1fbbe:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}

	/* TCC0: VCTCXO PWM signal generation and ADCA & ADCB */
	pwm_init(&g_pwm_vctcxo_cfg, PWM_TCC0, PWM_CH_C, 2048);						// Init PWM structure and enable timer - running with 2048 Hz --> 2 Hz averaged data
   1fbc2:	20 e0       	ldi	r18, 0x00	; 0
   1fbc4:	38 e0       	ldi	r19, 0x08	; 8
   1fbc6:	43 e0       	ldi	r20, 0x03	; 3
   1fbc8:	60 e0       	ldi	r22, 0x00	; 0
   1fbca:	86 ea       	ldi	r24, 0xA6	; 166
   1fbcc:	99 e2       	ldi	r25, 0x29	; 41
   1fbce:	0e 94 aa cc 	call	0x19954	; 0x19954 <pwm_init>
	pwm_start(&g_pwm_vctcxo_cfg, 45);											// Start PWM here. Percentage with 1% granularity is to coarse, use driver access instead
   1fbd2:	6d e2       	ldi	r22, 0x2D	; 45
   1fbd4:	86 ea       	ldi	r24, 0xA6	; 166
   1fbd6:	99 e2       	ldi	r25, 0x29	; 41
   1fbd8:	0e 94 12 ce 	call	0x19c24	; 0x19c24 <pwm_start>
	tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) ((l_xo_mode_pwm & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT));	// Setting the PWM value
   1fbdc:	8a 81       	ldd	r24, Y+2	; 0x02
   1fbde:	9b 81       	ldd	r25, Y+3	; 0x03
   1fbe0:	ac 81       	ldd	r26, Y+4	; 0x04
   1fbe2:	bd 81       	ldd	r27, Y+5	; 0x05
   1fbe4:	88 27       	eor	r24, r24
   1fbe6:	bb 27       	eor	r27, r27
   1fbe8:	89 2f       	mov	r24, r25
   1fbea:	9a 2f       	mov	r25, r26
   1fbec:	ab 2f       	mov	r26, r27
   1fbee:	bb 27       	eor	r27, r27
   1fbf0:	a7 fd       	sbrc	r26, 7
   1fbf2:	ba 95       	dec	r27
   1fbf4:	ac 01       	movw	r20, r24
   1fbf6:	63 e0       	ldi	r22, 0x03	; 3
   1fbf8:	80 e0       	ldi	r24, 0x00	; 0
   1fbfa:	98 e0       	ldi	r25, 0x08	; 8
   1fbfc:	0e 94 45 d7 	call	0x1ae8a	; 0x1ae8a <tc_write_cc_buffer>

	/* TCC1: Free running clock for 30 MHz PLL */
	g_pwm_ctr_pll_cfg.tc = &TCC1;
   1fc00:	80 e4       	ldi	r24, 0x40	; 64
   1fc02:	98 e0       	ldi	r25, 0x08	; 8
   1fc04:	80 93 ad 29 	sts	0x29AD, r24	; 0x8029ad <g_pwm_ctr_pll_cfg>
   1fc08:	90 93 ae 29 	sts	0x29AE, r25	; 0x8029ae <g_pwm_ctr_pll_cfg+0x1>
	tc_enable(&TCC1);															// Enable TCC1 and power up
   1fc0c:	80 e4       	ldi	r24, 0x40	; 64
   1fc0e:	98 e0       	ldi	r25, 0x08	; 8
   1fc10:	0e 94 d5 ba 	call	0x175aa	; 0x175aa <tc_enable>
	tc_set_wgm(&TCC1, TC_WG_NORMAL);											// Normal counting up
   1fc14:	60 e0       	ldi	r22, 0x00	; 0
   1fc16:	80 e4       	ldi	r24, 0x40	; 64
   1fc18:	98 e0       	ldi	r25, 0x08	; 8
   1fc1a:	0e 94 af d7 	call	0x1af5e	; 0x1af5e <tc_set_wgm>
	tc_write_clock_source(&TCC1, PWM_CLK_OFF);									// Disable counter until all is ready
   1fc1e:	60 e0       	ldi	r22, 0x00	; 0
   1fc20:	80 e4       	ldi	r24, 0x40	; 64
   1fc22:	98 e0       	ldi	r25, 0x08	; 8
   1fc24:	0e 94 bc d6 	call	0x1ad78	; 0x1ad78 <tc_write_clock_source>
	pwm_set_frequency(&g_pwm_ctr_pll_cfg, 1000);								// Prepare structure for 1 ms overflow frequency
   1fc28:	68 ee       	ldi	r22, 0xE8	; 232
   1fc2a:	73 e0       	ldi	r23, 0x03	; 3
   1fc2c:	8d ea       	ldi	r24, 0xAD	; 173
   1fc2e:	99 e2       	ldi	r25, 0x29	; 41
   1fc30:	0e 94 db cb 	call	0x197b6	; 0x197b6 <pwm_set_frequency>
	tc_write_period(&TCC1, g_pwm_ctr_pll_cfg.period);							// Calculate period count
   1fc34:	80 91 b2 29 	lds	r24, 0x29B2	; 0x8029b2 <g_pwm_ctr_pll_cfg+0x5>
   1fc38:	90 91 b3 29 	lds	r25, 0x29B3	; 0x8029b3 <g_pwm_ctr_pll_cfg+0x6>
   1fc3c:	bc 01       	movw	r22, r24
   1fc3e:	80 e4       	ldi	r24, 0x40	; 64
   1fc40:	98 e0       	ldi	r25, 0x08	; 8
   1fc42:	0e 94 02 d7 	call	0x1ae04	; 0x1ae04 <tc_write_period>
	tc_write_period_buffer(&TCC1, C_TCC1_PERIOD - 1);							// Overflows every 1 ms
   1fc46:	6f e2       	ldi	r22, 0x2F	; 47
   1fc48:	75 e7       	ldi	r23, 0x75	; 117
   1fc4a:	80 e4       	ldi	r24, 0x40	; 64
   1fc4c:	98 e0       	ldi	r25, 0x08	; 8
   1fc4e:	0e 94 1a d7 	call	0x1ae34	; 0x1ae34 <tc_write_period_buffer>

	/* TCE1: DAC clock */
	tc_enable(&TCE1);
   1fc52:	80 e4       	ldi	r24, 0x40	; 64
   1fc54:	9a e0       	ldi	r25, 0x0A	; 10
   1fc56:	0e 94 d5 ba 	call	0x175aa	; 0x175aa <tc_enable>
	tc_set_wgm(&TCE1, TC_WG_NORMAL);											// Internal clock for DAC convertion
   1fc5a:	60 e0       	ldi	r22, 0x00	; 0
   1fc5c:	80 e4       	ldi	r24, 0x40	; 64
   1fc5e:	9a e0       	ldi	r25, 0x0A	; 10
   1fc60:	0e 94 af d7 	call	0x1af5e	; 0x1af5e <tc_set_wgm>
	tc_write_period(&TCE1, (sysclk_get_per_hz() / DAC_RATE_OF_CONV) - 1);		// DAC clock of 100 kHz for DDS (Direct Digital Synthesis)
   1fc64:	0e 94 c3 cf 	call	0x19f86	; 0x19f86 <sysclk_get_per_hz>
   1fc68:	dc 01       	movw	r26, r24
   1fc6a:	cb 01       	movw	r24, r22
   1fc6c:	20 e8       	ldi	r18, 0x80	; 128
   1fc6e:	3b eb       	ldi	r19, 0xBB	; 187
   1fc70:	40 e0       	ldi	r20, 0x00	; 0
   1fc72:	50 e0       	ldi	r21, 0x00	; 0
   1fc74:	bc 01       	movw	r22, r24
   1fc76:	cd 01       	movw	r24, r26
   1fc78:	0f 94 62 38 	call	0x270c4	; 0x270c4 <__udivmodsi4>
   1fc7c:	da 01       	movw	r26, r20
   1fc7e:	c9 01       	movw	r24, r18
   1fc80:	01 97       	sbiw	r24, 0x01	; 1
   1fc82:	bc 01       	movw	r22, r24
   1fc84:	80 e4       	ldi	r24, 0x40	; 64
   1fc86:	9a e0       	ldi	r25, 0x0A	; 10
   1fc88:	0e 94 02 d7 	call	0x1ae04	; 0x1ae04 <tc_write_period>
}
   1fc8c:	00 00       	nop
   1fc8e:	25 96       	adiw	r28, 0x05	; 5
   1fc90:	cd bf       	out	0x3d, r28	; 61
   1fc92:	de bf       	out	0x3e, r29	; 62
   1fc94:	df 91       	pop	r29
   1fc96:	cf 91       	pop	r28
   1fc98:	08 95       	ret

0001fc9a <tc_start>:

static void tc_start(void)
{
   1fc9a:	cf 93       	push	r28
   1fc9c:	df 93       	push	r29
   1fc9e:	cd b7       	in	r28, 0x3d	; 61
   1fca0:	de b7       	in	r29, 0x3e	; 62
	/* ADC clock */
	tc_write_clock_source(&TCC0, TC_CLKSEL_DIV1_gc);							// VCTCXO PWM start, output still is Z-state
   1fca2:	61 e0       	ldi	r22, 0x01	; 1
   1fca4:	80 e0       	ldi	r24, 0x00	; 0
   1fca6:	98 e0       	ldi	r25, 0x08	; 8
   1fca8:	0e 94 bc d6 	call	0x1ad78	; 0x1ad78 <tc_write_clock_source>
	tc_set_overflow_interrupt_callback(&TCC0, isr_tcc0_ovfl);
   1fcac:	6a e7       	ldi	r22, 0x7A	; 122
   1fcae:	7e ef       	ldi	r23, 0xFE	; 254
   1fcb0:	80 e0       	ldi	r24, 0x00	; 0
   1fcb2:	98 e0       	ldi	r25, 0x08	; 8
   1fcb4:	0e 94 51 bb 	call	0x176a2	; 0x176a2 <tc_set_overflow_interrupt_callback>
	tc_set_overflow_interrupt_level(&TCC0, TC_INT_LVL_LO);
   1fcb8:	61 e0       	ldi	r22, 0x01	; 1
   1fcba:	80 e0       	ldi	r24, 0x00	; 0
   1fcbc:	98 e0       	ldi	r25, 0x08	; 8
   1fcbe:	0e 94 98 d6 	call	0x1ad30	; 0x1ad30 <tc_set_overflow_interrupt_level>

	/* Free running clock for 30 MHz PLL */
	tc_write_clock_source(&TCC1, TC_CLKSEL_DIV1_gc);
   1fcc2:	61 e0       	ldi	r22, 0x01	; 1
   1fcc4:	80 e4       	ldi	r24, 0x40	; 64
   1fcc6:	98 e0       	ldi	r25, 0x08	; 8
   1fcc8:	0e 94 bc d6 	call	0x1ad78	; 0x1ad78 <tc_write_clock_source>
	tc_set_overflow_interrupt_callback(&TCC1, isr_tcc1_ovfl);
   1fccc:	61 e8       	ldi	r22, 0x81	; 129
   1fcce:	71 e0       	ldi	r23, 0x01	; 1
   1fcd0:	80 e4       	ldi	r24, 0x40	; 64
   1fcd2:	98 e0       	ldi	r25, 0x08	; 8
   1fcd4:	0e 94 51 bb 	call	0x176a2	; 0x176a2 <tc_set_overflow_interrupt_callback>
	tc_set_overflow_interrupt_level(&TCC1, TC_INT_LVL_HI);
   1fcd8:	63 e0       	ldi	r22, 0x03	; 3
   1fcda:	80 e4       	ldi	r24, 0x40	; 64
   1fcdc:	98 e0       	ldi	r25, 0x08	; 8
   1fcde:	0e 94 98 d6 	call	0x1ad30	; 0x1ad30 <tc_set_overflow_interrupt_level>
//	tc_write_clock_source(&TCD0, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCD1, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCE0, TC_CLKSEL_DIV1_gc);

	/* DAC clock */
	tc_write_clock_source(&TCE1, TC_CLKSEL_DIV1_gc);
   1fce2:	61 e0       	ldi	r22, 0x01	; 1
   1fce4:	80 e4       	ldi	r24, 0x40	; 64
   1fce6:	9a e0       	ldi	r25, 0x0A	; 10
   1fce8:	0e 94 bc d6 	call	0x1ad78	; 0x1ad78 <tc_write_clock_source>

//	tc_write_clock_source(&TCF0, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCF1, TC_CLKSEL_DIV1_gc);
}
   1fcec:	00 00       	nop
   1fcee:	df 91       	pop	r29
   1fcf0:	cf 91       	pop	r28
   1fcf2:	08 95       	ret

0001fcf4 <isr_tcc0_ovfl>:

//ISR(TCC0_OVF_vect)
void isr_tcc0_ovfl(void)
{	// This ISR is called 2048 per second
   1fcf4:	ef 92       	push	r14
   1fcf6:	ff 92       	push	r15
   1fcf8:	0f 93       	push	r16
   1fcfa:	1f 93       	push	r17
   1fcfc:	cf 93       	push	r28
   1fcfe:	df 93       	push	r29
   1fd00:	00 d0       	rcall	.+0      	; 0x1fd02 <isr_tcc0_ovfl+0xe>
   1fd02:	1f 92       	push	r1
   1fd04:	cd b7       	in	r28, 0x3d	; 61
   1fd06:	de b7       	in	r29, 0x3e	; 62
//	static uint32_t	last_10ms  = 0UL;
	static uint32_t	last_100ms = 0UL;
	static uint32_t	last_500ms = 0UL;
	
	/* Time downscaling */
	uint32_t now = tcc1_get_time();
   1fd08:	8b d0       	rcall	.+278    	; 0x1fe20 <tcc1_get_time>
   1fd0a:	dc 01       	movw	r26, r24
   1fd0c:	cb 01       	movw	r24, r22
   1fd0e:	89 83       	std	Y+1, r24	; 0x01
   1fd10:	9a 83       	std	Y+2, r25	; 0x02
   1fd12:	ab 83       	std	Y+3, r26	; 0x03
   1fd14:	bc 83       	std	Y+4, r27	; 0x04

	/* Clear IF bit to allow interrupt enabled section */
	TCC0_INTFLAGS = TC0_OVFIF_bm;
   1fd16:	8c e0       	ldi	r24, 0x0C	; 12
   1fd18:	98 e0       	ldi	r25, 0x08	; 8
   1fd1a:	21 e0       	ldi	r18, 0x01	; 1
   1fd1c:	fc 01       	movw	r30, r24
   1fd1e:	20 83       	st	Z, r18

	if (g_workmode == WORKMODE_RUN) {
   1fd20:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
   1fd24:	82 30       	cpi	r24, 0x02	; 2
   1fd26:	09 f0       	breq	.+2      	; 0x1fd2a <isr_tcc0_ovfl+0x36>
   1fd28:	71 c0       	rjmp	.+226    	; 0x1fe0c <isr_tcc0_ovfl+0x118>
			return;
		}
#endif

		/* Group, which needs to be called about 10x per second */
		if (((now - last_100ms) >= 102) || (now < last_100ms)) {
   1fd2a:	80 91 c3 2b 	lds	r24, 0x2BC3	; 0x802bc3 <last_100ms.8817>
   1fd2e:	90 91 c4 2b 	lds	r25, 0x2BC4	; 0x802bc4 <last_100ms.8817+0x1>
   1fd32:	a0 91 c5 2b 	lds	r26, 0x2BC5	; 0x802bc5 <last_100ms.8817+0x2>
   1fd36:	b0 91 c6 2b 	lds	r27, 0x2BC6	; 0x802bc6 <last_100ms.8817+0x3>
   1fd3a:	29 81       	ldd	r18, Y+1	; 0x01
   1fd3c:	3a 81       	ldd	r19, Y+2	; 0x02
   1fd3e:	4b 81       	ldd	r20, Y+3	; 0x03
   1fd40:	5c 81       	ldd	r21, Y+4	; 0x04
   1fd42:	79 01       	movw	r14, r18
   1fd44:	8a 01       	movw	r16, r20
   1fd46:	e8 1a       	sub	r14, r24
   1fd48:	f9 0a       	sbc	r15, r25
   1fd4a:	0a 0b       	sbc	r16, r26
   1fd4c:	1b 0b       	sbc	r17, r27
   1fd4e:	d8 01       	movw	r26, r16
   1fd50:	c7 01       	movw	r24, r14
   1fd52:	86 36       	cpi	r24, 0x66	; 102
   1fd54:	91 05       	cpc	r25, r1
   1fd56:	a1 05       	cpc	r26, r1
   1fd58:	b1 05       	cpc	r27, r1
   1fd5a:	88 f4       	brcc	.+34     	; 0x1fd7e <isr_tcc0_ovfl+0x8a>
   1fd5c:	80 91 c3 2b 	lds	r24, 0x2BC3	; 0x802bc3 <last_100ms.8817>
   1fd60:	90 91 c4 2b 	lds	r25, 0x2BC4	; 0x802bc4 <last_100ms.8817+0x1>
   1fd64:	a0 91 c5 2b 	lds	r26, 0x2BC5	; 0x802bc5 <last_100ms.8817+0x2>
   1fd68:	b0 91 c6 2b 	lds	r27, 0x2BC6	; 0x802bc6 <last_100ms.8817+0x3>
   1fd6c:	29 81       	ldd	r18, Y+1	; 0x01
   1fd6e:	3a 81       	ldd	r19, Y+2	; 0x02
   1fd70:	4b 81       	ldd	r20, Y+3	; 0x03
   1fd72:	5c 81       	ldd	r21, Y+4	; 0x04
   1fd74:	28 17       	cp	r18, r24
   1fd76:	39 07       	cpc	r19, r25
   1fd78:	4a 07       	cpc	r20, r26
   1fd7a:	5b 07       	cpc	r21, r27
   1fd7c:	70 f4       	brcc	.+28     	; 0x1fd9a <isr_tcc0_ovfl+0xa6>
			last_100ms = now;
   1fd7e:	89 81       	ldd	r24, Y+1	; 0x01
   1fd80:	9a 81       	ldd	r25, Y+2	; 0x02
   1fd82:	ab 81       	ldd	r26, Y+3	; 0x03
   1fd84:	bc 81       	ldd	r27, Y+4	; 0x04
   1fd86:	80 93 c3 2b 	sts	0x2BC3, r24	; 0x802bc3 <last_100ms.8817>
   1fd8a:	90 93 c4 2b 	sts	0x2BC4, r25	; 0x802bc4 <last_100ms.8817+0x1>
   1fd8e:	a0 93 c5 2b 	sts	0x2BC5, r26	; 0x802bc5 <last_100ms.8817+0x2>
   1fd92:	b0 93 c6 2b 	sts	0x2BC6, r27	; 0x802bc6 <last_100ms.8817+0x3>
			isr_100ms();
   1fd96:	1c d1       	rcall	.+568    	; 0x1ffd0 <isr_100ms>
			return;
   1fd98:	39 c0       	rjmp	.+114    	; 0x1fe0c <isr_tcc0_ovfl+0x118>
		}

		/* Group, which needs to be called about 2x per second */
		if (((now - last_500ms) >= 500) || (now < last_500ms)) {
   1fd9a:	80 91 c7 2b 	lds	r24, 0x2BC7	; 0x802bc7 <last_500ms.8818>
   1fd9e:	90 91 c8 2b 	lds	r25, 0x2BC8	; 0x802bc8 <last_500ms.8818+0x1>
   1fda2:	a0 91 c9 2b 	lds	r26, 0x2BC9	; 0x802bc9 <last_500ms.8818+0x2>
   1fda6:	b0 91 ca 2b 	lds	r27, 0x2BCA	; 0x802bca <last_500ms.8818+0x3>
   1fdaa:	29 81       	ldd	r18, Y+1	; 0x01
   1fdac:	3a 81       	ldd	r19, Y+2	; 0x02
   1fdae:	4b 81       	ldd	r20, Y+3	; 0x03
   1fdb0:	5c 81       	ldd	r21, Y+4	; 0x04
   1fdb2:	79 01       	movw	r14, r18
   1fdb4:	8a 01       	movw	r16, r20
   1fdb6:	e8 1a       	sub	r14, r24
   1fdb8:	f9 0a       	sbc	r15, r25
   1fdba:	0a 0b       	sbc	r16, r26
   1fdbc:	1b 0b       	sbc	r17, r27
   1fdbe:	d8 01       	movw	r26, r16
   1fdc0:	c7 01       	movw	r24, r14
   1fdc2:	84 3f       	cpi	r24, 0xF4	; 244
   1fdc4:	91 40       	sbci	r25, 0x01	; 1
   1fdc6:	a1 05       	cpc	r26, r1
   1fdc8:	b1 05       	cpc	r27, r1
   1fdca:	88 f4       	brcc	.+34     	; 0x1fdee <isr_tcc0_ovfl+0xfa>
   1fdcc:	80 91 c7 2b 	lds	r24, 0x2BC7	; 0x802bc7 <last_500ms.8818>
   1fdd0:	90 91 c8 2b 	lds	r25, 0x2BC8	; 0x802bc8 <last_500ms.8818+0x1>
   1fdd4:	a0 91 c9 2b 	lds	r26, 0x2BC9	; 0x802bc9 <last_500ms.8818+0x2>
   1fdd8:	b0 91 ca 2b 	lds	r27, 0x2BCA	; 0x802bca <last_500ms.8818+0x3>
   1fddc:	29 81       	ldd	r18, Y+1	; 0x01
   1fdde:	3a 81       	ldd	r19, Y+2	; 0x02
   1fde0:	4b 81       	ldd	r20, Y+3	; 0x03
   1fde2:	5c 81       	ldd	r21, Y+4	; 0x04
   1fde4:	28 17       	cp	r18, r24
   1fde6:	39 07       	cpc	r19, r25
   1fde8:	4a 07       	cpc	r20, r26
   1fdea:	5b 07       	cpc	r21, r27
   1fdec:	70 f4       	brcc	.+28     	; 0x1fe0a <isr_tcc0_ovfl+0x116>
			last_500ms = now;
   1fdee:	89 81       	ldd	r24, Y+1	; 0x01
   1fdf0:	9a 81       	ldd	r25, Y+2	; 0x02
   1fdf2:	ab 81       	ldd	r26, Y+3	; 0x03
   1fdf4:	bc 81       	ldd	r27, Y+4	; 0x04
   1fdf6:	80 93 c7 2b 	sts	0x2BC7, r24	; 0x802bc7 <last_500ms.8818>
   1fdfa:	90 93 c8 2b 	sts	0x2BC8, r25	; 0x802bc8 <last_500ms.8818+0x1>
   1fdfe:	a0 93 c9 2b 	sts	0x2BC9, r26	; 0x802bc9 <last_500ms.8818+0x2>
   1fe02:	b0 93 ca 2b 	sts	0x2BCA, r27	; 0x802bca <last_500ms.8818+0x3>
			isr_500ms();
			return;
   1fe06:	f0 d0       	rcall	.+480    	; 0x1ffe8 <isr_500ms>
		}

		isr_sparetime();
   1fe08:	01 c0       	rjmp	.+2      	; 0x1fe0c <isr_tcc0_ovfl+0x118>
   1fe0a:	21 d1       	rcall	.+578    	; 0x2004e <isr_sparetime>
	}
}
   1fe0c:	24 96       	adiw	r28, 0x04	; 4
   1fe0e:	cd bf       	out	0x3d, r28	; 61
   1fe10:	de bf       	out	0x3e, r29	; 62
   1fe12:	df 91       	pop	r29
   1fe14:	cf 91       	pop	r28
   1fe16:	1f 91       	pop	r17
   1fe18:	0f 91       	pop	r16
   1fe1a:	ff 90       	pop	r15
   1fe1c:	ef 90       	pop	r14
   1fe1e:	08 95       	ret

0001fe20 <tcc1_get_time>:

uint32_t tcc1_get_time(void)
{
   1fe20:	2f 92       	push	r2
   1fe22:	3f 92       	push	r3
   1fe24:	4f 92       	push	r4
   1fe26:	5f 92       	push	r5
   1fe28:	6f 92       	push	r6
   1fe2a:	7f 92       	push	r7
   1fe2c:	8f 92       	push	r8
   1fe2e:	9f 92       	push	r9
   1fe30:	af 92       	push	r10
   1fe32:	bf 92       	push	r11
   1fe34:	cf 92       	push	r12
   1fe36:	df 92       	push	r13
   1fe38:	ef 92       	push	r14
   1fe3a:	ff 92       	push	r15
   1fe3c:	0f 93       	push	r16
   1fe3e:	1f 93       	push	r17
   1fe40:	cf 93       	push	r28
   1fe42:	df 93       	push	r29
   1fe44:	cd b7       	in	r28, 0x3d	; 61
   1fe46:	de b7       	in	r29, 0x3e	; 62
   1fe48:	2a 97       	sbiw	r28, 0x0a	; 10
   1fe4a:	cd bf       	out	0x3d, r28	; 61
   1fe4c:	de bf       	out	0x3e, r29	; 62
	static uint64_t	last = 0ULL;
	uint64_t		now;
	irqflags_t		flags;
	uint8_t			sureCtr = 0;
   1fe4e:	19 82       	std	Y+1, r1	; 0x01

	do {
		flags = cpu_irq_save();
   1fe50:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   1fe54:	8a 83       	std	Y+2, r24	; 0x02
		now = g_milliseconds_cnt64;
   1fe56:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <g_milliseconds_cnt64>
   1fe5a:	8b 83       	std	Y+3, r24	; 0x03
   1fe5c:	80 91 5d 24 	lds	r24, 0x245D	; 0x80245d <g_milliseconds_cnt64+0x1>
   1fe60:	8c 83       	std	Y+4, r24	; 0x04
   1fe62:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <g_milliseconds_cnt64+0x2>
   1fe66:	8d 83       	std	Y+5, r24	; 0x05
   1fe68:	80 91 5f 24 	lds	r24, 0x245F	; 0x80245f <g_milliseconds_cnt64+0x3>
   1fe6c:	8e 83       	std	Y+6, r24	; 0x06
   1fe6e:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <g_milliseconds_cnt64+0x4>
   1fe72:	8f 83       	std	Y+7, r24	; 0x07
   1fe74:	80 91 61 24 	lds	r24, 0x2461	; 0x802461 <g_milliseconds_cnt64+0x5>
   1fe78:	88 87       	std	Y+8, r24	; 0x08
   1fe7a:	80 91 62 24 	lds	r24, 0x2462	; 0x802462 <g_milliseconds_cnt64+0x6>
   1fe7e:	89 87       	std	Y+9, r24	; 0x09
   1fe80:	80 91 63 24 	lds	r24, 0x2463	; 0x802463 <g_milliseconds_cnt64+0x7>
   1fe84:	8a 87       	std	Y+10, r24	; 0x0a
		cpu_irq_restore(flags);
   1fe86:	8a 81       	ldd	r24, Y+2	; 0x02
   1fe88:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

		/* Avoid to return wrong value */
		if (((now >= last) && ((now - last) < 0x00100000)) || !++sureCtr) {
   1fe8c:	20 90 cb 2b 	lds	r2, 0x2BCB	; 0x802bcb <last.8823>
   1fe90:	30 90 cc 2b 	lds	r3, 0x2BCC	; 0x802bcc <last.8823+0x1>
   1fe94:	40 90 cd 2b 	lds	r4, 0x2BCD	; 0x802bcd <last.8823+0x2>
   1fe98:	50 90 ce 2b 	lds	r5, 0x2BCE	; 0x802bce <last.8823+0x3>
   1fe9c:	60 90 cf 2b 	lds	r6, 0x2BCF	; 0x802bcf <last.8823+0x4>
   1fea0:	70 90 d0 2b 	lds	r7, 0x2BD0	; 0x802bd0 <last.8823+0x5>
   1fea4:	80 90 d1 2b 	lds	r8, 0x2BD1	; 0x802bd1 <last.8823+0x6>
   1fea8:	90 90 d2 2b 	lds	r9, 0x2BD2	; 0x802bd2 <last.8823+0x7>
   1feac:	ab 80       	ldd	r10, Y+3	; 0x03
   1feae:	bc 80       	ldd	r11, Y+4	; 0x04
   1feb0:	cd 80       	ldd	r12, Y+5	; 0x05
   1feb2:	de 80       	ldd	r13, Y+6	; 0x06
   1feb4:	ef 80       	ldd	r14, Y+7	; 0x07
   1feb6:	f8 84       	ldd	r15, Y+8	; 0x08
   1feb8:	09 85       	ldd	r16, Y+9	; 0x09
   1feba:	1a 85       	ldd	r17, Y+10	; 0x0a
   1febc:	2a 2d       	mov	r18, r10
   1febe:	3b 2d       	mov	r19, r11
   1fec0:	4c 2d       	mov	r20, r12
   1fec2:	5d 2d       	mov	r21, r13
   1fec4:	6e 2d       	mov	r22, r14
   1fec6:	7f 2d       	mov	r23, r15
   1fec8:	80 2f       	mov	r24, r16
   1feca:	91 2f       	mov	r25, r17
   1fecc:	a2 2c       	mov	r10, r2
   1fece:	b3 2c       	mov	r11, r3
   1fed0:	c4 2c       	mov	r12, r4
   1fed2:	d5 2c       	mov	r13, r5
   1fed4:	e6 2c       	mov	r14, r6
   1fed6:	f7 2c       	mov	r15, r7
   1fed8:	08 2d       	mov	r16, r8
   1feda:	19 2d       	mov	r17, r9
   1fedc:	0f 94 31 3a 	call	0x27462	; 0x27462 <__cmpdi2>
   1fee0:	e0 f1       	brcs	.+120    	; 0x1ff5a <tcc1_get_time+0x13a>
   1fee2:	20 90 cb 2b 	lds	r2, 0x2BCB	; 0x802bcb <last.8823>
   1fee6:	30 90 cc 2b 	lds	r3, 0x2BCC	; 0x802bcc <last.8823+0x1>
   1feea:	40 90 cd 2b 	lds	r4, 0x2BCD	; 0x802bcd <last.8823+0x2>
   1feee:	50 90 ce 2b 	lds	r5, 0x2BCE	; 0x802bce <last.8823+0x3>
   1fef2:	60 90 cf 2b 	lds	r6, 0x2BCF	; 0x802bcf <last.8823+0x4>
   1fef6:	70 90 d0 2b 	lds	r7, 0x2BD0	; 0x802bd0 <last.8823+0x5>
   1fefa:	80 90 d1 2b 	lds	r8, 0x2BD1	; 0x802bd1 <last.8823+0x6>
   1fefe:	90 90 d2 2b 	lds	r9, 0x2BD2	; 0x802bd2 <last.8823+0x7>
   1ff02:	2b 81       	ldd	r18, Y+3	; 0x03
   1ff04:	3c 81       	ldd	r19, Y+4	; 0x04
   1ff06:	4d 81       	ldd	r20, Y+5	; 0x05
   1ff08:	5e 81       	ldd	r21, Y+6	; 0x06
   1ff0a:	6f 81       	ldd	r22, Y+7	; 0x07
   1ff0c:	78 85       	ldd	r23, Y+8	; 0x08
   1ff0e:	89 85       	ldd	r24, Y+9	; 0x09
   1ff10:	9a 85       	ldd	r25, Y+10	; 0x0a
   1ff12:	a2 2c       	mov	r10, r2
   1ff14:	b3 2c       	mov	r11, r3
   1ff16:	c4 2c       	mov	r12, r4
   1ff18:	d5 2c       	mov	r13, r5
   1ff1a:	e6 2c       	mov	r14, r6
   1ff1c:	f7 2c       	mov	r15, r7
   1ff1e:	08 2d       	mov	r16, r8
   1ff20:	19 2d       	mov	r17, r9
   1ff22:	0f 94 28 3a 	call	0x27450	; 0x27450 <__subdi3>
   1ff26:	a2 2e       	mov	r10, r18
   1ff28:	b3 2e       	mov	r11, r19
   1ff2a:	c4 2e       	mov	r12, r20
   1ff2c:	d5 2e       	mov	r13, r21
   1ff2e:	e6 2e       	mov	r14, r22
   1ff30:	f7 2e       	mov	r15, r23
   1ff32:	08 2f       	mov	r16, r24
   1ff34:	19 2f       	mov	r17, r25
   1ff36:	2a 2d       	mov	r18, r10
   1ff38:	3b 2d       	mov	r19, r11
   1ff3a:	4c 2d       	mov	r20, r12
   1ff3c:	5d 2d       	mov	r21, r13
   1ff3e:	6e 2d       	mov	r22, r14
   1ff40:	7f 2d       	mov	r23, r15
   1ff42:	80 2f       	mov	r24, r16
   1ff44:	91 2f       	mov	r25, r17
   1ff46:	2f 3f       	cpi	r18, 0xFF	; 255
   1ff48:	3f 4f       	sbci	r19, 0xFF	; 255
   1ff4a:	4f 40       	sbci	r20, 0x0F	; 15
   1ff4c:	51 05       	cpc	r21, r1
   1ff4e:	61 05       	cpc	r22, r1
   1ff50:	71 05       	cpc	r23, r1
   1ff52:	81 05       	cpc	r24, r1
   1ff54:	91 05       	cpc	r25, r1
   1ff56:	41 f0       	breq	.+16     	; 0x1ff68 <tcc1_get_time+0x148>
   1ff58:	38 f0       	brcs	.+14     	; 0x1ff68 <tcc1_get_time+0x148>
   1ff5a:	89 81       	ldd	r24, Y+1	; 0x01
   1ff5c:	8f 5f       	subi	r24, 0xFF	; 255
   1ff5e:	89 83       	std	Y+1, r24	; 0x01
   1ff60:	89 81       	ldd	r24, Y+1	; 0x01
   1ff62:	88 23       	and	r24, r24
   1ff64:	09 f0       	breq	.+2      	; 0x1ff68 <tcc1_get_time+0x148>
   1ff66:	74 cf       	rjmp	.-280    	; 0x1fe50 <tcc1_get_time+0x30>
			last = now;
   1ff68:	8b 81       	ldd	r24, Y+3	; 0x03
   1ff6a:	80 93 cb 2b 	sts	0x2BCB, r24	; 0x802bcb <last.8823>
   1ff6e:	8c 81       	ldd	r24, Y+4	; 0x04
   1ff70:	80 93 cc 2b 	sts	0x2BCC, r24	; 0x802bcc <last.8823+0x1>
   1ff74:	8d 81       	ldd	r24, Y+5	; 0x05
   1ff76:	80 93 cd 2b 	sts	0x2BCD, r24	; 0x802bcd <last.8823+0x2>
   1ff7a:	8e 81       	ldd	r24, Y+6	; 0x06
   1ff7c:	80 93 ce 2b 	sts	0x2BCE, r24	; 0x802bce <last.8823+0x3>
   1ff80:	8f 81       	ldd	r24, Y+7	; 0x07
   1ff82:	80 93 cf 2b 	sts	0x2BCF, r24	; 0x802bcf <last.8823+0x4>
   1ff86:	88 85       	ldd	r24, Y+8	; 0x08
   1ff88:	80 93 d0 2b 	sts	0x2BD0, r24	; 0x802bd0 <last.8823+0x5>
   1ff8c:	89 85       	ldd	r24, Y+9	; 0x09
   1ff8e:	80 93 d1 2b 	sts	0x2BD1, r24	; 0x802bd1 <last.8823+0x6>
   1ff92:	8a 85       	ldd	r24, Y+10	; 0x0a
   1ff94:	80 93 d2 2b 	sts	0x2BD2, r24	; 0x802bd2 <last.8823+0x7>
			return (uint32_t)now;
   1ff98:	8b 81       	ldd	r24, Y+3	; 0x03
   1ff9a:	9c 81       	ldd	r25, Y+4	; 0x04
   1ff9c:	ad 81       	ldd	r26, Y+5	; 0x05
   1ff9e:	be 81       	ldd	r27, Y+6	; 0x06
		}
	} while(true);
}
   1ffa0:	bc 01       	movw	r22, r24
   1ffa2:	cd 01       	movw	r24, r26
   1ffa4:	2a 96       	adiw	r28, 0x0a	; 10
   1ffa6:	cd bf       	out	0x3d, r28	; 61
   1ffa8:	de bf       	out	0x3e, r29	; 62
   1ffaa:	df 91       	pop	r29
   1ffac:	cf 91       	pop	r28
   1ffae:	1f 91       	pop	r17
   1ffb0:	0f 91       	pop	r16
   1ffb2:	ff 90       	pop	r15
   1ffb4:	ef 90       	pop	r14
   1ffb6:	df 90       	pop	r13
   1ffb8:	cf 90       	pop	r12
   1ffba:	bf 90       	pop	r11
   1ffbc:	af 90       	pop	r10
   1ffbe:	9f 90       	pop	r9
   1ffc0:	8f 90       	pop	r8
   1ffc2:	7f 90       	pop	r7
   1ffc4:	6f 90       	pop	r6
   1ffc6:	5f 90       	pop	r5
   1ffc8:	4f 90       	pop	r4
   1ffca:	3f 90       	pop	r3
   1ffcc:	2f 90       	pop	r2
   1ffce:	08 95       	ret

0001ffd0 <isr_100ms>:
	isr_10ms_twi1_onboard(now);
}
#endif

static void isr_100ms(void)
{
   1ffd0:	cf 93       	push	r28
   1ffd2:	df 93       	push	r29
   1ffd4:	cd b7       	in	r28, 0x3d	; 61
   1ffd6:	de b7       	in	r29, 0x3e	; 62
	isr_100ms_main_1pps();
   1ffd8:	0e 94 12 ef 	call	0x1de24	; 0x1de24 <isr_100ms_main_1pps>
	isr_100ms_twi1_onboard();
   1ffdc:	0e 94 63 82 	call	0x104c6	; 0x104c6 <isr_100ms_twi1_onboard>
}
   1ffe0:	00 00       	nop
   1ffe2:	df 91       	pop	r29
   1ffe4:	cf 91       	pop	r28
   1ffe6:	08 95       	ret

0001ffe8 <isr_500ms>:

static void isr_500ms(void)
{
   1ffe8:	cf 92       	push	r12
   1ffea:	ef 92       	push	r14
   1ffec:	0f 93       	push	r16
   1ffee:	cf 93       	push	r28
   1fff0:	df 93       	push	r29
   1fff2:	cd b7       	in	r28, 0x3d	; 61
   1fff4:	de b7       	in	r29, 0x3e	; 62
	isr_500ms_twi1_onboard();
   1fff6:	0e 94 85 82 	call	0x1050a	; 0x1050a <isr_500ms_twi1_onboard>

	/* CPU ADC values */
	sched_push(task_adc, SCHED_ENTRY_CB_TYPE__LISTTIME, 100, true, false, false);
   1fffa:	c1 2c       	mov	r12, r1
   1fffc:	e1 2c       	mov	r14, r1
   1fffe:	01 e0       	ldi	r16, 0x01	; 1
   20000:	24 e6       	ldi	r18, 0x64	; 100
   20002:	30 e0       	ldi	r19, 0x00	; 0
   20004:	40 e0       	ldi	r20, 0x00	; 0
   20006:	50 e0       	ldi	r21, 0x00	; 0
   20008:	60 e0       	ldi	r22, 0x00	; 0
   2000a:	83 e9       	ldi	r24, 0x93	; 147
   2000c:	91 e0       	ldi	r25, 0x01	; 1
   2000e:	0e 94 5d f7 	call	0x1eeba	; 0x1eeba <sched_push>

	/* CPU DAC reconfiguration */
	sched_push(task_dac, SCHED_ENTRY_CB_TYPE__LISTTIME, 100, true, false, false);
   20012:	c1 2c       	mov	r12, r1
   20014:	e1 2c       	mov	r14, r1
   20016:	01 e0       	ldi	r16, 0x01	; 1
   20018:	24 e6       	ldi	r18, 0x64	; 100
   2001a:	30 e0       	ldi	r19, 0x00	; 0
   2001c:	40 e0       	ldi	r20, 0x00	; 0
   2001e:	50 e0       	ldi	r21, 0x00	; 0
   20020:	60 e0       	ldi	r22, 0x00	; 0
   20022:	83 e7       	ldi	r24, 0x73	; 115
   20024:	91 e0       	ldi	r25, 0x01	; 1
   20026:	0e 94 5d f7 	call	0x1eeba	; 0x1eeba <sched_push>

	/* Kick RTC32 */
	rtc_set_alarm(rtc_get_time() + 2);
   2002a:	0e 94 6d 57 	call	0xaeda	; 0xaeda <rtc_get_time>
   2002e:	dc 01       	movw	r26, r24
   20030:	cb 01       	movw	r24, r22
   20032:	02 96       	adiw	r24, 0x02	; 2
   20034:	a1 1d       	adc	r26, r1
   20036:	b1 1d       	adc	r27, r1
   20038:	bc 01       	movw	r22, r24
   2003a:	cd 01       	movw	r24, r26
   2003c:	0e 94 79 57 	call	0xaef2	; 0xaef2 <rtc_set_alarm>
}
   20040:	00 00       	nop
   20042:	df 91       	pop	r29
   20044:	cf 91       	pop	r28
   20046:	0f 91       	pop	r16
   20048:	ef 90       	pop	r14
   2004a:	cf 90       	pop	r12
   2004c:	08 95       	ret

0002004e <isr_sparetime>:

static void isr_sparetime(void)
{
   2004e:	cf 93       	push	r28
   20050:	df 93       	push	r29
   20052:	cd b7       	in	r28, 0x3d	; 61
   20054:	de b7       	in	r29, 0x3e	; 62
	isr_sparetime_twi1_onboard();
   20056:	0e 94 ae 82 	call	0x1055c	; 0x1055c <isr_sparetime_twi1_onboard>
}
   2005a:	00 00       	nop
   2005c:	df 91       	pop	r29
   2005e:	cf 91       	pop	r28
   20060:	08 95       	ret

00020062 <isr_tcc1_ovfl>:

//ISR(TCC1_OVF_vect)
void isr_tcc1_ovfl(void)
{	// This ISR is called every millisecond for tracking the PLL
   20062:	af 92       	push	r10
   20064:	bf 92       	push	r11
   20066:	cf 92       	push	r12
   20068:	df 92       	push	r13
   2006a:	ef 92       	push	r14
   2006c:	ff 92       	push	r15
   2006e:	0f 93       	push	r16
   20070:	1f 93       	push	r17
   20072:	cf 93       	push	r28
   20074:	df 93       	push	r29
   20076:	cd b7       	in	r28, 0x3d	; 61
   20078:	de b7       	in	r29, 0x3e	; 62
	++g_milliseconds_cnt64;
   2007a:	a0 90 5c 24 	lds	r10, 0x245C	; 0x80245c <g_milliseconds_cnt64>
   2007e:	b0 90 5d 24 	lds	r11, 0x245D	; 0x80245d <g_milliseconds_cnt64+0x1>
   20082:	c0 90 5e 24 	lds	r12, 0x245E	; 0x80245e <g_milliseconds_cnt64+0x2>
   20086:	d0 90 5f 24 	lds	r13, 0x245F	; 0x80245f <g_milliseconds_cnt64+0x3>
   2008a:	e0 90 60 24 	lds	r14, 0x2460	; 0x802460 <g_milliseconds_cnt64+0x4>
   2008e:	f0 90 61 24 	lds	r15, 0x2461	; 0x802461 <g_milliseconds_cnt64+0x5>
   20092:	00 91 62 24 	lds	r16, 0x2462	; 0x802462 <g_milliseconds_cnt64+0x6>
   20096:	10 91 63 24 	lds	r17, 0x2463	; 0x802463 <g_milliseconds_cnt64+0x7>
   2009a:	2a 2d       	mov	r18, r10
   2009c:	3b 2d       	mov	r19, r11
   2009e:	4c 2d       	mov	r20, r12
   200a0:	5d 2d       	mov	r21, r13
   200a2:	6e 2d       	mov	r22, r14
   200a4:	7f 2d       	mov	r23, r15
   200a6:	80 2f       	mov	r24, r16
   200a8:	91 2f       	mov	r25, r17
   200aa:	a1 e0       	ldi	r26, 0x01	; 1
   200ac:	0f 94 1c 3a 	call	0x27438	; 0x27438 <__adddi3_s8>
   200b0:	a2 2e       	mov	r10, r18
   200b2:	b3 2e       	mov	r11, r19
   200b4:	c4 2e       	mov	r12, r20
   200b6:	d5 2e       	mov	r13, r21
   200b8:	e6 2e       	mov	r14, r22
   200ba:	f7 2e       	mov	r15, r23
   200bc:	08 2f       	mov	r16, r24
   200be:	19 2f       	mov	r17, r25
   200c0:	a0 92 5c 24 	sts	0x245C, r10	; 0x80245c <g_milliseconds_cnt64>
   200c4:	b0 92 5d 24 	sts	0x245D, r11	; 0x80245d <g_milliseconds_cnt64+0x1>
   200c8:	c0 92 5e 24 	sts	0x245E, r12	; 0x80245e <g_milliseconds_cnt64+0x2>
   200cc:	d0 92 5f 24 	sts	0x245F, r13	; 0x80245f <g_milliseconds_cnt64+0x3>
   200d0:	e0 92 60 24 	sts	0x2460, r14	; 0x802460 <g_milliseconds_cnt64+0x4>
   200d4:	f0 92 61 24 	sts	0x2461, r15	; 0x802461 <g_milliseconds_cnt64+0x5>
   200d8:	00 93 62 24 	sts	0x2462, r16	; 0x802462 <g_milliseconds_cnt64+0x6>
   200dc:	10 93 63 24 	sts	0x2463, r17	; 0x802463 <g_milliseconds_cnt64+0x7>
}
   200e0:	00 00       	nop
   200e2:	df 91       	pop	r29
   200e4:	cf 91       	pop	r28
   200e6:	1f 91       	pop	r17
   200e8:	0f 91       	pop	r16
   200ea:	ff 90       	pop	r15
   200ec:	ef 90       	pop	r14
   200ee:	df 90       	pop	r13
   200f0:	cf 90       	pop	r12
   200f2:	bf 90       	pop	r11
   200f4:	af 90       	pop	r10
   200f6:	08 95       	ret

000200f8 <rtc_start>:

static void rtc_start(void)
{
   200f8:	cf 93       	push	r28
   200fa:	df 93       	push	r29
   200fc:	cd b7       	in	r28, 0x3d	; 61
   200fe:	de b7       	in	r29, 0x3e	; 62
	rtc_set_callback(isr_rtc_alarm);
   20100:	8b e8       	ldi	r24, 0x8B	; 139
   20102:	91 e0       	ldi	r25, 0x01	; 1
   20104:	0e 94 9f 57 	call	0xaf3e	; 0xaf3e <rtc_set_callback>
}
   20108:	00 00       	nop
   2010a:	df 91       	pop	r29
   2010c:	cf 91       	pop	r28
   2010e:	08 95       	ret

00020110 <isr_rtc_alarm>:

void isr_rtc_alarm(uint32_t rtc_time)
{	// Alarm call-back with the current time
   20110:	cf 93       	push	r28
   20112:	df 93       	push	r29
   20114:	00 d0       	rcall	.+0      	; 0x20116 <isr_rtc_alarm+0x6>
   20116:	1f 92       	push	r1
   20118:	cd b7       	in	r28, 0x3d	; 61
   2011a:	de b7       	in	r29, 0x3e	; 62
   2011c:	69 83       	std	Y+1, r22	; 0x01
   2011e:	7a 83       	std	Y+2, r23	; 0x02
   20120:	8b 83       	std	Y+3, r24	; 0x03
   20122:	9c 83       	std	Y+4, r25	; 0x04
	cpu_irq_enable();
   20124:	78 94       	sei
	sched_pop(rtc_time);
   20126:	89 81       	ldd	r24, Y+1	; 0x01
   20128:	9a 81       	ldd	r25, Y+2	; 0x02
   2012a:	ab 81       	ldd	r26, Y+3	; 0x03
   2012c:	bc 81       	ldd	r27, Y+4	; 0x04
   2012e:	bc 01       	movw	r22, r24
   20130:	cd 01       	movw	r24, r26
   20132:	88 d9       	rcall	.-3312   	; 0x1f444 <sched_pop>
}
   20134:	00 00       	nop
   20136:	24 96       	adiw	r28, 0x04	; 4
   20138:	cd bf       	out	0x3d, r28	; 61
   2013a:	de bf       	out	0x3e, r29	; 62
   2013c:	df 91       	pop	r29
   2013e:	cf 91       	pop	r28
   20140:	08 95       	ret

00020142 <adc_init>:


static void adc_init(void)
{
   20142:	0f 93       	push	r16
   20144:	1f 93       	push	r17
   20146:	cf 93       	push	r28
   20148:	df 93       	push	r29
   2014a:	cd b7       	in	r28, 0x3d	; 61
   2014c:	de b7       	in	r29, 0x3e	; 62
	/* Disable digital circuits of ADC pins */
	PORTA_PIN0CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   2014e:	80 e1       	ldi	r24, 0x10	; 16
   20150:	96 e0       	ldi	r25, 0x06	; 6
   20152:	20 e1       	ldi	r18, 0x10	; 16
   20154:	36 e0       	ldi	r19, 0x06	; 6
   20156:	f9 01       	movw	r30, r18
   20158:	20 81       	ld	r18, Z
   2015a:	27 60       	ori	r18, 0x07	; 7
   2015c:	fc 01       	movw	r30, r24
   2015e:	20 83       	st	Z, r18
	PORTA_PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   20160:	81 e1       	ldi	r24, 0x11	; 17
   20162:	96 e0       	ldi	r25, 0x06	; 6
   20164:	21 e1       	ldi	r18, 0x11	; 17
   20166:	36 e0       	ldi	r19, 0x06	; 6
   20168:	f9 01       	movw	r30, r18
   2016a:	20 81       	ld	r18, Z
   2016c:	27 60       	ori	r18, 0x07	; 7
   2016e:	fc 01       	movw	r30, r24
   20170:	20 83       	st	Z, r18
	PORTA_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   20172:	82 e1       	ldi	r24, 0x12	; 18
   20174:	96 e0       	ldi	r25, 0x06	; 6
   20176:	22 e1       	ldi	r18, 0x12	; 18
   20178:	36 e0       	ldi	r19, 0x06	; 6
   2017a:	f9 01       	movw	r30, r18
   2017c:	20 81       	ld	r18, Z
   2017e:	27 60       	ori	r18, 0x07	; 7
   20180:	fc 01       	movw	r30, r24
   20182:	20 83       	st	Z, r18
	PORTA_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   20184:	83 e1       	ldi	r24, 0x13	; 19
   20186:	96 e0       	ldi	r25, 0x06	; 6
   20188:	23 e1       	ldi	r18, 0x13	; 19
   2018a:	36 e0       	ldi	r19, 0x06	; 6
   2018c:	f9 01       	movw	r30, r18
   2018e:	20 81       	ld	r18, Z
   20190:	27 60       	ori	r18, 0x07	; 7
   20192:	fc 01       	movw	r30, r24
   20194:	20 83       	st	Z, r18
	PORTA_PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   20196:	84 e1       	ldi	r24, 0x14	; 20
   20198:	96 e0       	ldi	r25, 0x06	; 6
   2019a:	24 e1       	ldi	r18, 0x14	; 20
   2019c:	36 e0       	ldi	r19, 0x06	; 6
   2019e:	f9 01       	movw	r30, r18
   201a0:	20 81       	ld	r18, Z
   201a2:	27 60       	ori	r18, 0x07	; 7
   201a4:	fc 01       	movw	r30, r24
   201a6:	20 83       	st	Z, r18
	PORTA_PIN5CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   201a8:	85 e1       	ldi	r24, 0x15	; 21
   201aa:	96 e0       	ldi	r25, 0x06	; 6
   201ac:	25 e1       	ldi	r18, 0x15	; 21
   201ae:	36 e0       	ldi	r19, 0x06	; 6
   201b0:	f9 01       	movw	r30, r18
   201b2:	20 81       	ld	r18, Z
   201b4:	27 60       	ori	r18, 0x07	; 7
   201b6:	fc 01       	movw	r30, r24
   201b8:	20 83       	st	Z, r18
	PORTB_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   201ba:	82 e3       	ldi	r24, 0x32	; 50
   201bc:	96 e0       	ldi	r25, 0x06	; 6
   201be:	22 e3       	ldi	r18, 0x32	; 50
   201c0:	36 e0       	ldi	r19, 0x06	; 6
   201c2:	f9 01       	movw	r30, r18
   201c4:	20 81       	ld	r18, Z
   201c6:	27 60       	ori	r18, 0x07	; 7
   201c8:	fc 01       	movw	r30, r24
   201ca:	20 83       	st	Z, r18
	PORTB_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   201cc:	83 e3       	ldi	r24, 0x33	; 51
   201ce:	96 e0       	ldi	r25, 0x06	; 6
   201d0:	23 e3       	ldi	r18, 0x33	; 51
   201d2:	36 e0       	ldi	r19, 0x06	; 6
   201d4:	f9 01       	movw	r30, r18
   201d6:	20 81       	ld	r18, Z
   201d8:	27 60       	ori	r18, 0x07	; 7
   201da:	fc 01       	movw	r30, r24
   201dc:	20 83       	st	Z, r18

	/* Prepare the structures */
	adc_read_configuration(&ADC_VCTCXO_5V0_VBAT,							&g_adc_a_conf);
   201de:	63 ea       	ldi	r22, 0xA3	; 163
   201e0:	78 e2       	ldi	r23, 0x28	; 40
   201e2:	80 e0       	ldi	r24, 0x00	; 0
   201e4:	92 e0       	ldi	r25, 0x02	; 2
   201e6:	0e 94 05 af 	call	0x15e0a	; 0x15e0a <adc_read_configuration>
	adcch_read_configuration(&ADC_VCTCXO_5V0_VBAT, ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
   201ea:	4a ea       	ldi	r20, 0xAA	; 170
   201ec:	58 e2       	ldi	r21, 0x28	; 40
   201ee:	61 e0       	ldi	r22, 0x01	; 1
   201f0:	80 e0       	ldi	r24, 0x00	; 0
   201f2:	92 e0       	ldi	r25, 0x02	; 2
   201f4:	0e 94 ca af 	call	0x15f94	; 0x15f94 <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC4, ADC_IO_ADC4_CH,					&g_adcch_io_adc4_conf);
   201f8:	4e ea       	ldi	r20, 0xAE	; 174
   201fa:	58 e2       	ldi	r21, 0x28	; 40
   201fc:	62 e0       	ldi	r22, 0x02	; 2
   201fe:	80 e0       	ldi	r24, 0x00	; 0
   20200:	92 e0       	ldi	r25, 0x02	; 2
   20202:	0e 94 ca af 	call	0x15f94	; 0x15f94 <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC5, ADC_IO_ADC5_CH,					&g_adcch_io_adc5_conf);
   20206:	42 eb       	ldi	r20, 0xB2	; 178
   20208:	58 e2       	ldi	r21, 0x28	; 40
   2020a:	64 e0       	ldi	r22, 0x04	; 4
   2020c:	80 e0       	ldi	r24, 0x00	; 0
   2020e:	92 e0       	ldi	r25, 0x02	; 2
   20210:	0e 94 ca af 	call	0x15f94	; 0x15f94 <adcch_read_configuration>
	adcch_read_configuration(&ADC_SILENCE, ADC_SILENCE_CH,					&g_adcch_silence_conf);
   20214:	46 eb       	ldi	r20, 0xB6	; 182
   20216:	58 e2       	ldi	r21, 0x28	; 40
   20218:	68 e0       	ldi	r22, 0x08	; 8
   2021a:	80 e0       	ldi	r24, 0x00	; 0
   2021c:	92 e0       	ldi	r25, 0x02	; 2
   2021e:	0e 94 ca af 	call	0x15f94	; 0x15f94 <adcch_read_configuration>
	adc_read_configuration(&ADC_TEMP,										&g_adc_b_conf);
   20222:	6a eb       	ldi	r22, 0xBA	; 186
   20224:	78 e2       	ldi	r23, 0x28	; 40
   20226:	80 e4       	ldi	r24, 0x40	; 64
   20228:	92 e0       	ldi	r25, 0x02	; 2
   2022a:	0e 94 05 af 	call	0x15e0a	; 0x15e0a <adc_read_configuration>
	adcch_read_configuration(&ADC_TEMP, ADC_TEMP_CH,						&g_adcch_temp_conf);
   2022e:	41 ec       	ldi	r20, 0xC1	; 193
   20230:	58 e2       	ldi	r21, 0x28	; 40
   20232:	61 e0       	ldi	r22, 0x01	; 1
   20234:	80 e4       	ldi	r24, 0x40	; 64
   20236:	92 e0       	ldi	r25, 0x02	; 2
   20238:	0e 94 ca af 	call	0x15f94	; 0x15f94 <adcch_read_configuration>

	/* ADC-clock request */
	adc_set_clock_rate(&g_adc_a_conf, 1000000UL);												// External signals: 100kHz .. 2000kHz
   2023c:	40 e4       	ldi	r20, 0x40	; 64
   2023e:	52 e4       	ldi	r21, 0x42	; 66
   20240:	6f e0       	ldi	r22, 0x0F	; 15
   20242:	70 e0       	ldi	r23, 0x00	; 0
   20244:	83 ea       	ldi	r24, 0xA3	; 163
   20246:	98 e2       	ldi	r25, 0x28	; 40
   20248:	0e 94 34 d0 	call	0x1a068	; 0x1a068 <adc_set_clock_rate>
	adc_set_clock_rate(&g_adc_b_conf,  115000UL);												// Internal signals: 100kHz ..  125kHz
   2024c:	48 e3       	ldi	r20, 0x38	; 56
   2024e:	51 ec       	ldi	r21, 0xC1	; 193
   20250:	61 e0       	ldi	r22, 0x01	; 1
   20252:	70 e0       	ldi	r23, 0x00	; 0
   20254:	8a eb       	ldi	r24, 0xBA	; 186
   20256:	98 e2       	ldi	r25, 0x28	; 40
   20258:	0e 94 34 d0 	call	0x1a068	; 0x1a068 <adc_set_clock_rate>

	/* Enable internal ADC-B input for temperature measurement */
	adc_disable_internal_input(&g_adc_a_conf,		ADC_INT_TEMPSENSE				   );
   2025c:	61 e0       	ldi	r22, 0x01	; 1
   2025e:	83 ea       	ldi	r24, 0xA3	; 163
   20260:	98 e2       	ldi	r25, 0x28	; 40
   20262:	0e 94 bc d1 	call	0x1a378	; 0x1a378 <adc_disable_internal_input>
	adc_enable_internal_input (&g_adc_a_conf,							ADC_INT_BANDGAP);
   20266:	62 e0       	ldi	r22, 0x02	; 2
   20268:	83 ea       	ldi	r24, 0xA3	; 163
   2026a:	98 e2       	ldi	r25, 0x28	; 40
   2026c:	0e 94 a2 d1 	call	0x1a344	; 0x1a344 <adc_enable_internal_input>
	adc_enable_internal_input (&g_adc_b_conf,		ADC_INT_TEMPSENSE | ADC_INT_BANDGAP);
   20270:	63 e0       	ldi	r22, 0x03	; 3
   20272:	8a eb       	ldi	r24, 0xBA	; 186
   20274:	98 e2       	ldi	r25, 0x28	; 40
   20276:	0e 94 a2 d1 	call	0x1a344	; 0x1a344 <adc_enable_internal_input>

	/* Current limitation */
	adc_set_current_limit(&g_adc_a_conf,			ADC_CURRENT_LIMIT_MED);
   2027a:	62 e0       	ldi	r22, 0x02	; 2
   2027c:	83 ea       	ldi	r24, 0xA3	; 163
   2027e:	98 e2       	ldi	r25, 0x28	; 40
   20280:	0e 94 05 d2 	call	0x1a40a	; 0x1a40a <adc_set_current_limit>
	adc_set_current_limit(&g_adc_b_conf,			ADC_CURRENT_LIMIT_HIGH);
   20284:	63 e0       	ldi	r22, 0x03	; 3
   20286:	8a eb       	ldi	r24, 0xBA	; 186
   20288:	98 e2       	ldi	r25, 0x28	; 40
   2028a:	0e 94 05 d2 	call	0x1a40a	; 0x1a40a <adc_set_current_limit>

	/* ADC impedance */
	adc_set_gain_impedance_mode(&g_adc_a_conf,		ADC_GAIN_HIGHIMPEDANCE);
   2028e:	60 e0       	ldi	r22, 0x00	; 0
   20290:	83 ea       	ldi	r24, 0xA3	; 163
   20292:	98 e2       	ldi	r25, 0x28	; 40
   20294:	0e 94 d8 d1 	call	0x1a3b0	; 0x1a3b0 <adc_set_gain_impedance_mode>
	adc_set_gain_impedance_mode(&g_adc_b_conf,		ADC_GAIN_HIGHIMPEDANCE);
   20298:	60 e0       	ldi	r22, 0x00	; 0
   2029a:	8a eb       	ldi	r24, 0xBA	; 186
   2029c:	98 e2       	ldi	r25, 0x28	; 40
   2029e:	0e 94 d8 d1 	call	0x1a3b0	; 0x1a3b0 <adc_set_gain_impedance_mode>

	/* PIN assignment */
	adcch_set_input(&g_adcch_vctcxo_5v0_vbat_conf,	ADCCH_POS_PIN1,			ADCCH_NEG_NONE, 1);
   202a2:	21 e0       	ldi	r18, 0x01	; 1
   202a4:	4a e0       	ldi	r20, 0x0A	; 10
   202a6:	61 e0       	ldi	r22, 0x01	; 1
   202a8:	8a ea       	ldi	r24, 0xAA	; 170
   202aa:	98 e2       	ldi	r25, 0x28	; 40
   202ac:	0e 94 9f d2 	call	0x1a53e	; 0x1a53e <adcch_set_input>
	adcch_set_input(&g_adcch_io_adc4_conf,			ADCCH_POS_PIN4,			ADCCH_NEG_NONE, 1);
   202b0:	21 e0       	ldi	r18, 0x01	; 1
   202b2:	4a e0       	ldi	r20, 0x0A	; 10
   202b4:	64 e0       	ldi	r22, 0x04	; 4
   202b6:	8e ea       	ldi	r24, 0xAE	; 174
   202b8:	98 e2       	ldi	r25, 0x28	; 40
   202ba:	0e 94 9f d2 	call	0x1a53e	; 0x1a53e <adcch_set_input>
	adcch_set_input(&g_adcch_io_adc5_conf,			ADCCH_POS_PIN5,			ADCCH_NEG_NONE, 1);
   202be:	21 e0       	ldi	r18, 0x01	; 1
   202c0:	4a e0       	ldi	r20, 0x0A	; 10
   202c2:	65 e0       	ldi	r22, 0x05	; 5
   202c4:	82 eb       	ldi	r24, 0xB2	; 178
   202c6:	98 e2       	ldi	r25, 0x28	; 40
   202c8:	0e 94 9f d2 	call	0x1a53e	; 0x1a53e <adcch_set_input>
	adcch_set_input(&g_adcch_silence_conf,			ADCCH_POS_BANDGAP,		ADCCH_NEG_NONE, 1);
   202cc:	21 e0       	ldi	r18, 0x01	; 1
   202ce:	4a e0       	ldi	r20, 0x0A	; 10
   202d0:	61 e1       	ldi	r22, 0x11	; 17
   202d2:	86 eb       	ldi	r24, 0xB6	; 182
   202d4:	98 e2       	ldi	r25, 0x28	; 40
   202d6:	0e 94 9f d2 	call	0x1a53e	; 0x1a53e <adcch_set_input>
	adcch_set_input(&g_adcch_temp_conf,				ADCCH_POS_TEMPSENSE,	ADCCH_NEG_NONE, 1);
   202da:	21 e0       	ldi	r18, 0x01	; 1
   202dc:	4a e0       	ldi	r20, 0x0A	; 10
   202de:	60 e1       	ldi	r22, 0x10	; 16
   202e0:	81 ec       	ldi	r24, 0xC1	; 193
   202e2:	98 e2       	ldi	r25, 0x28	; 40
   202e4:	0e 94 9f d2 	call	0x1a53e	; 0x1a53e <adcch_set_input>

	/* Convertion and reference */
	adc_set_conversion_parameters(&g_adc_a_conf,	ADC_SIGN_OFF, ADC_RES_12, ADC_REF_AREFA);	// ADC-A: ADC0 (Pin 62 3V0 as reference pin)
   202e8:	20 e2       	ldi	r18, 0x20	; 32
   202ea:	40 e0       	ldi	r20, 0x00	; 0
   202ec:	60 e0       	ldi	r22, 0x00	; 0
   202ee:	83 ea       	ldi	r24, 0xA3	; 163
   202f0:	98 e2       	ldi	r25, 0x28	; 40
   202f2:	0e 94 99 d0 	call	0x1a132	; 0x1a132 <adc_set_conversion_parameters>
	adc_set_conversion_parameters(&g_adc_b_conf,	ADC_SIGN_OFF, ADC_RES_12, ADC_REF_BANDGAP);	// ADC-B: bandgap diode (1V0)
   202f6:	20 e0       	ldi	r18, 0x00	; 0
   202f8:	40 e0       	ldi	r20, 0x00	; 0
   202fa:	60 e0       	ldi	r22, 0x00	; 0
   202fc:	8a eb       	ldi	r24, 0xBA	; 186
   202fe:	98 e2       	ldi	r25, 0x28	; 40
   20300:	0e 94 99 d0 	call	0x1a132	; 0x1a132 <adc_set_conversion_parameters>

	/* PIN scan on ADC-channel 0 */
	adcch_set_pin_scan(&g_adcch_vctcxo_5v0_vbat_conf, 0, 2);									// ADC-A: scan between ADC1 .. ADC3
   20304:	42 e0       	ldi	r20, 0x02	; 2
   20306:	60 e0       	ldi	r22, 0x00	; 0
   20308:	8a ea       	ldi	r24, 0xAA	; 170
   2030a:	98 e2       	ldi	r25, 0x28	; 40
   2030c:	0e 94 4b d3 	call	0x1a696	; 0x1a696 <adcch_set_pin_scan>

	/* Trigger */
	adc_set_conversion_trigger(&g_adc_a_conf, ADC_TRIG_EVENT_SINGLE, 4, 1);
   20310:	21 e0       	ldi	r18, 0x01	; 1
   20312:	44 e0       	ldi	r20, 0x04	; 4
   20314:	62 e0       	ldi	r22, 0x02	; 2
   20316:	83 ea       	ldi	r24, 0xA3	; 163
   20318:	98 e2       	ldi	r25, 0x28	; 40
   2031a:	0e 94 d8 d0 	call	0x1a1b0	; 0x1a1b0 <adc_set_conversion_trigger>
	adc_set_conversion_trigger(&g_adc_b_conf, ADC_TRIG_EVENT_SINGLE, 1, 0);
   2031e:	20 e0       	ldi	r18, 0x00	; 0
   20320:	41 e0       	ldi	r20, 0x01	; 1
   20322:	62 e0       	ldi	r22, 0x02	; 2
   20324:	8a eb       	ldi	r24, 0xBA	; 186
   20326:	98 e2       	ldi	r25, 0x28	; 40
   20328:	0e 94 d8 d0 	call	0x1a1b0	; 0x1a1b0 <adc_set_conversion_trigger>

	/* Interrupt service routine */
	adc_set_callback(&ADCA, isr_adc_a);
   2032c:	67 e8       	ldi	r22, 0x87	; 135
   2032e:	71 e0       	ldi	r23, 0x01	; 1
   20330:	80 e0       	ldi	r24, 0x00	; 0
   20332:	92 e0       	ldi	r25, 0x02	; 2
   20334:	0e 94 98 a9 	call	0x15330	; 0x15330 <adc_set_callback>
	adc_set_callback(&ADCB, isr_adc_b);
   20338:	69 e9       	ldi	r22, 0x99	; 153
   2033a:	71 e0       	ldi	r23, 0x01	; 1
   2033c:	80 e4       	ldi	r24, 0x40	; 64
   2033e:	92 e0       	ldi	r25, 0x02	; 2
   20340:	0e 94 98 a9 	call	0x15330	; 0x15330 <adc_set_callback>

	/* Interrupt type */
	adcch_set_interrupt_mode(&g_adcch_vctcxo_5v0_vbat_conf,	ADCCH_MODE_COMPLETE);
   20344:	60 e0       	ldi	r22, 0x00	; 0
   20346:	8a ea       	ldi	r24, 0xAA	; 170
   20348:	98 e2       	ldi	r25, 0x28	; 40
   2034a:	0e 94 6d d3 	call	0x1a6da	; 0x1a6da <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_io_adc4_conf,			ADCCH_MODE_COMPLETE);
   2034e:	60 e0       	ldi	r22, 0x00	; 0
   20350:	8e ea       	ldi	r24, 0xAE	; 174
   20352:	98 e2       	ldi	r25, 0x28	; 40
   20354:	0e 94 6d d3 	call	0x1a6da	; 0x1a6da <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_io_adc5_conf,			ADCCH_MODE_COMPLETE);
   20358:	60 e0       	ldi	r22, 0x00	; 0
   2035a:	82 eb       	ldi	r24, 0xB2	; 178
   2035c:	98 e2       	ldi	r25, 0x28	; 40
   2035e:	0e 94 6d d3 	call	0x1a6da	; 0x1a6da <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_silence_conf,			ADCCH_MODE_COMPLETE);
   20362:	60 e0       	ldi	r22, 0x00	; 0
   20364:	86 eb       	ldi	r24, 0xB6	; 182
   20366:	98 e2       	ldi	r25, 0x28	; 40
   20368:	0e 94 6d d3 	call	0x1a6da	; 0x1a6da <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_temp_conf,			ADCCH_MODE_COMPLETE);
   2036c:	60 e0       	ldi	r22, 0x00	; 0
   2036e:	81 ec       	ldi	r24, 0xC1	; 193
   20370:	98 e2       	ldi	r25, 0x28	; 40
   20372:	0e 94 6d d3 	call	0x1a6da	; 0x1a6da <adcch_set_interrupt_mode>

	/* Interrupt enable */
	adcch_enable_interrupt(&g_adcch_vctcxo_5v0_vbat_conf);
   20376:	8a ea       	ldi	r24, 0xAA	; 170
   20378:	98 e2       	ldi	r25, 0x28	; 40
   2037a:	0e 94 91 d3 	call	0x1a722	; 0x1a722 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_io_adc4_conf);
   2037e:	8e ea       	ldi	r24, 0xAE	; 174
   20380:	98 e2       	ldi	r25, 0x28	; 40
   20382:	0e 94 91 d3 	call	0x1a722	; 0x1a722 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_io_adc5_conf);
   20386:	82 eb       	ldi	r24, 0xB2	; 178
   20388:	98 e2       	ldi	r25, 0x28	; 40
   2038a:	0e 94 91 d3 	call	0x1a722	; 0x1a722 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_silence_conf);
   2038e:	86 eb       	ldi	r24, 0xB6	; 182
   20390:	98 e2       	ldi	r25, 0x28	; 40
   20392:	0e 94 91 d3 	call	0x1a722	; 0x1a722 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_temp_conf);
   20396:	81 ec       	ldi	r24, 0xC1	; 193
   20398:	98 e2       	ldi	r25, 0x28	; 40
   2039a:	0e 94 91 d3 	call	0x1a722	; 0x1a722 <adcch_enable_interrupt>

	/* Execute the new settings */
	adc_write_configuration(&ADCA,											&g_adc_a_conf);
   2039e:	63 ea       	ldi	r22, 0xA3	; 163
   203a0:	78 e2       	ldi	r23, 0x28	; 40
   203a2:	80 e0       	ldi	r24, 0x00	; 0
   203a4:	92 e0       	ldi	r25, 0x02	; 2
   203a6:	0e 94 8d ae 	call	0x15d1a	; 0x15d1a <adc_write_configuration>
	adcch_write_configuration(&ADC_VCTCXO_5V0_VBAT,	ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
   203aa:	4a ea       	ldi	r20, 0xAA	; 170
   203ac:	58 e2       	ldi	r21, 0x28	; 40
   203ae:	61 e0       	ldi	r22, 0x01	; 1
   203b0:	80 e0       	ldi	r24, 0x00	; 0
   203b2:	92 e0       	ldi	r25, 0x02	; 2
   203b4:	0e 94 55 af 	call	0x15eaa	; 0x15eaa <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC4,			ADC_IO_ADC4_CH,			&g_adcch_io_adc4_conf);
   203b8:	4e ea       	ldi	r20, 0xAE	; 174
   203ba:	58 e2       	ldi	r21, 0x28	; 40
   203bc:	62 e0       	ldi	r22, 0x02	; 2
   203be:	80 e0       	ldi	r24, 0x00	; 0
   203c0:	92 e0       	ldi	r25, 0x02	; 2
   203c2:	0e 94 55 af 	call	0x15eaa	; 0x15eaa <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC5,			ADC_IO_ADC5_CH,			&g_adcch_io_adc5_conf);
   203c6:	42 eb       	ldi	r20, 0xB2	; 178
   203c8:	58 e2       	ldi	r21, 0x28	; 40
   203ca:	64 e0       	ldi	r22, 0x04	; 4
   203cc:	80 e0       	ldi	r24, 0x00	; 0
   203ce:	92 e0       	ldi	r25, 0x02	; 2
   203d0:	0e 94 55 af 	call	0x15eaa	; 0x15eaa <adcch_write_configuration>
	adcch_write_configuration(&ADC_SILENCE,			ADC_SILENCE_CH,			&g_adcch_silence_conf);
   203d4:	46 eb       	ldi	r20, 0xB6	; 182
   203d6:	58 e2       	ldi	r21, 0x28	; 40
   203d8:	68 e0       	ldi	r22, 0x08	; 8
   203da:	80 e0       	ldi	r24, 0x00	; 0
   203dc:	92 e0       	ldi	r25, 0x02	; 2
   203de:	0e 94 55 af 	call	0x15eaa	; 0x15eaa <adcch_write_configuration>
	adc_write_configuration(&ADCB,											&g_adc_b_conf);
   203e2:	6a eb       	ldi	r22, 0xBA	; 186
   203e4:	78 e2       	ldi	r23, 0x28	; 40
   203e6:	80 e4       	ldi	r24, 0x40	; 64
   203e8:	92 e0       	ldi	r25, 0x02	; 2
   203ea:	0e 94 8d ae 	call	0x15d1a	; 0x15d1a <adc_write_configuration>
	adcch_write_configuration(&ADC_TEMP,			ADC_TEMP_CH,			&g_adcch_temp_conf);
   203ee:	41 ec       	ldi	r20, 0xC1	; 193
   203f0:	58 e2       	ldi	r21, 0x28	; 40
   203f2:	61 e0       	ldi	r22, 0x01	; 1
   203f4:	80 e4       	ldi	r24, 0x40	; 64
   203f6:	92 e0       	ldi	r25, 0x02	; 2
   203f8:	0e 94 55 af 	call	0x15eaa	; 0x15eaa <adcch_write_configuration>

	/* Get production signature for calibration */
	ADCA_CAL = adc_get_calibration_data(ADC_CAL_ADCA);
   203fc:	0c e0       	ldi	r16, 0x0C	; 12
   203fe:	12 e0       	ldi	r17, 0x02	; 2
   20400:	80 e0       	ldi	r24, 0x00	; 0
   20402:	0e 94 d3 cf 	call	0x19fa6	; 0x19fa6 <adc_get_calibration_data>
   20406:	f8 01       	movw	r30, r16
   20408:	80 83       	st	Z, r24
   2040a:	91 83       	std	Z+1, r25	; 0x01
	ADCB_CAL = adc_get_calibration_data(ADC_CAL_ADCB);
   2040c:	0c e4       	ldi	r16, 0x4C	; 76
   2040e:	12 e0       	ldi	r17, 0x02	; 2
   20410:	81 e0       	ldi	r24, 0x01	; 1
   20412:	0e 94 d3 cf 	call	0x19fa6	; 0x19fa6 <adc_get_calibration_data>
   20416:	f8 01       	movw	r30, r16
   20418:	80 83       	st	Z, r24
   2041a:	91 83       	std	Z+1, r25	; 0x01
}
   2041c:	00 00       	nop
   2041e:	df 91       	pop	r29
   20420:	cf 91       	pop	r28
   20422:	1f 91       	pop	r17
   20424:	0f 91       	pop	r16
   20426:	08 95       	ret

00020428 <adc_start>:

static void adc_start(void)
{
   20428:	cf 93       	push	r28
   2042a:	df 93       	push	r29
   2042c:	cd b7       	in	r28, 0x3d	; 61
   2042e:	de b7       	in	r29, 0x3e	; 62
	adc_enable(&ADCA);
   20430:	80 e0       	ldi	r24, 0x00	; 0
   20432:	92 e0       	ldi	r25, 0x02	; 2
   20434:	0e 94 29 aa 	call	0x15452	; 0x15452 <adc_enable>
	adc_enable(&ADCB);
   20438:	80 e4       	ldi	r24, 0x40	; 64
   2043a:	92 e0       	ldi	r25, 0x02	; 2
   2043c:	0e 94 29 aa 	call	0x15452	; 0x15452 <adc_enable>
}
   20440:	00 00       	nop
   20442:	df 91       	pop	r29
   20444:	cf 91       	pop	r28
   20446:	08 95       	ret

00020448 <adc_stop>:

static void adc_stop(void)
{
   20448:	cf 93       	push	r28
   2044a:	df 93       	push	r29
   2044c:	cd b7       	in	r28, 0x3d	; 61
   2044e:	de b7       	in	r29, 0x3e	; 62
	adc_disable(&ADCA);
   20450:	80 e0       	ldi	r24, 0x00	; 0
   20452:	92 e0       	ldi	r25, 0x02	; 2
   20454:	0e 94 4a aa 	call	0x15494	; 0x15494 <adc_disable>
	adc_disable(&ADCB);
   20458:	80 e4       	ldi	r24, 0x40	; 64
   2045a:	92 e0       	ldi	r25, 0x02	; 2
   2045c:	0e 94 4a aa 	call	0x15494	; 0x15494 <adc_disable>
}
   20460:	00 00       	nop
   20462:	df 91       	pop	r29
   20464:	cf 91       	pop	r28
   20466:	08 95       	ret

00020468 <isr_adc_a>:

void isr_adc_a(ADC_t* adc, uint8_t ch_mask, adc_result_t res)
{
   20468:	cf 93       	push	r28
   2046a:	df 93       	push	r29
   2046c:	cd b7       	in	r28, 0x3d	; 61
   2046e:	de b7       	in	r29, 0x3e	; 62
   20470:	28 97       	sbiw	r28, 0x08	; 8
   20472:	cd bf       	out	0x3d, r28	; 61
   20474:	de bf       	out	0x3e, r29	; 62
   20476:	8c 83       	std	Y+4, r24	; 0x04
   20478:	9d 83       	std	Y+5, r25	; 0x05
   2047a:	6e 83       	std	Y+6, r22	; 0x06
   2047c:	4f 83       	std	Y+7, r20	; 0x07
   2047e:	58 87       	std	Y+8, r21	; 0x08
	uint8_t scan_ofs_next = (ADCA_CH0_SCAN >> 4);
   20480:	86 e2       	ldi	r24, 0x26	; 38
   20482:	92 e0       	ldi	r25, 0x02	; 2
   20484:	fc 01       	movw	r30, r24
   20486:	80 81       	ld	r24, Z
   20488:	82 95       	swap	r24
   2048a:	8f 70       	andi	r24, 0x0F	; 15
   2048c:	89 83       	std	Y+1, r24	; 0x01
	int16_t val = res - C_ADC_0V0_DELTA;
   2048e:	8f 81       	ldd	r24, Y+7	; 0x07
   20490:	98 85       	ldd	r25, Y+8	; 0x08
   20492:	8e 5b       	subi	r24, 0xBE	; 190
   20494:	91 09       	sbc	r25, r1
   20496:	8a 83       	std	Y+2, r24	; 0x02
   20498:	9b 83       	std	Y+3, r25	; 0x03

	if ((ch_mask & ADC_VCTCXO_5V0_VBAT_CH)) {
   2049a:	8e 81       	ldd	r24, Y+6	; 0x06
   2049c:	88 2f       	mov	r24, r24
   2049e:	90 e0       	ldi	r25, 0x00	; 0
   204a0:	81 70       	andi	r24, 0x01	; 1
   204a2:	99 27       	eor	r25, r25
   204a4:	89 2b       	or	r24, r25
   204a6:	09 f4       	brne	.+2      	; 0x204aa <isr_adc_a+0x42>
   204a8:	de c0       	rjmp	.+444    	; 0x20666 <isr_adc_a+0x1fe>
		switch (scan_ofs_next) {
   204aa:	89 81       	ldd	r24, Y+1	; 0x01
   204ac:	88 2f       	mov	r24, r24
   204ae:	90 e0       	ldi	r25, 0x00	; 0
   204b0:	81 30       	cpi	r24, 0x01	; 1
   204b2:	91 05       	cpc	r25, r1
   204b4:	41 f0       	breq	.+16     	; 0x204c6 <isr_adc_a+0x5e>
   204b6:	82 30       	cpi	r24, 0x02	; 2
   204b8:	91 05       	cpc	r25, r1
   204ba:	09 f4       	brne	.+2      	; 0x204be <isr_adc_a+0x56>
   204bc:	49 c0       	rjmp	.+146    	; 0x20550 <isr_adc_a+0xe8>
   204be:	89 2b       	or	r24, r25
   204c0:	09 f4       	brne	.+2      	; 0x204c4 <isr_adc_a+0x5c>
   204c2:	8b c0       	rjmp	.+278    	; 0x205da <isr_adc_a+0x172>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   204c4:	bb c1       	rjmp	.+886    	; 0x2083c <isr_adc_a+0x3d4>
	int16_t val = res - C_ADC_0V0_DELTA;

	if ((ch_mask & ADC_VCTCXO_5V0_VBAT_CH)) {
		switch (scan_ofs_next) {
			case ADC_CH0_SCAN_5V0:
				g_adc_vctcxo_sum += val;
   204c6:	8a 81       	ldd	r24, Y+2	; 0x02
   204c8:	9b 81       	ldd	r25, Y+3	; 0x03
   204ca:	9c 01       	movw	r18, r24
   204cc:	99 0f       	add	r25, r25
   204ce:	44 0b       	sbc	r20, r20
   204d0:	55 0b       	sbc	r21, r21
   204d2:	80 91 c9 28 	lds	r24, 0x28C9	; 0x8028c9 <g_adc_vctcxo_sum>
   204d6:	90 91 ca 28 	lds	r25, 0x28CA	; 0x8028ca <g_adc_vctcxo_sum+0x1>
   204da:	a0 91 cb 28 	lds	r26, 0x28CB	; 0x8028cb <g_adc_vctcxo_sum+0x2>
   204de:	b0 91 cc 28 	lds	r27, 0x28CC	; 0x8028cc <g_adc_vctcxo_sum+0x3>
   204e2:	82 0f       	add	r24, r18
   204e4:	93 1f       	adc	r25, r19
   204e6:	a4 1f       	adc	r26, r20
   204e8:	b5 1f       	adc	r27, r21
   204ea:	80 93 c9 28 	sts	0x28C9, r24	; 0x8028c9 <g_adc_vctcxo_sum>
   204ee:	90 93 ca 28 	sts	0x28CA, r25	; 0x8028ca <g_adc_vctcxo_sum+0x1>
   204f2:	a0 93 cb 28 	sts	0x28CB, r26	; 0x8028cb <g_adc_vctcxo_sum+0x2>
   204f6:	b0 93 cc 28 	sts	0x28CC, r27	; 0x8028cc <g_adc_vctcxo_sum+0x3>
				if (++g_adc_vctcxo_cnt >= C_ADC_SUM_CNT) {
   204fa:	80 91 cd 28 	lds	r24, 0x28CD	; 0x8028cd <g_adc_vctcxo_cnt>
   204fe:	90 91 ce 28 	lds	r25, 0x28CE	; 0x8028ce <g_adc_vctcxo_cnt+0x1>
   20502:	01 96       	adiw	r24, 0x01	; 1
   20504:	80 93 cd 28 	sts	0x28CD, r24	; 0x8028cd <g_adc_vctcxo_cnt>
   20508:	90 93 ce 28 	sts	0x28CE, r25	; 0x8028ce <g_adc_vctcxo_cnt+0x1>
   2050c:	8f 3f       	cpi	r24, 0xFF	; 255
   2050e:	91 05       	cpc	r25, r1
   20510:	09 f0       	breq	.+2      	; 0x20514 <isr_adc_a+0xac>
   20512:	08 f4       	brcc	.+2      	; 0x20516 <isr_adc_a+0xae>
   20514:	8e c1       	rjmp	.+796    	; 0x20832 <isr_adc_a+0x3ca>
					g_adc_vctcxo_cur = g_adc_vctcxo_sum;
   20516:	80 91 c9 28 	lds	r24, 0x28C9	; 0x8028c9 <g_adc_vctcxo_sum>
   2051a:	90 91 ca 28 	lds	r25, 0x28CA	; 0x8028ca <g_adc_vctcxo_sum+0x1>
   2051e:	a0 91 cb 28 	lds	r26, 0x28CB	; 0x8028cb <g_adc_vctcxo_sum+0x2>
   20522:	b0 91 cc 28 	lds	r27, 0x28CC	; 0x8028cc <g_adc_vctcxo_sum+0x3>
   20526:	80 93 c5 28 	sts	0x28C5, r24	; 0x8028c5 <g_adc_vctcxo_cur>
   2052a:	90 93 c6 28 	sts	0x28C6, r25	; 0x8028c6 <g_adc_vctcxo_cur+0x1>
   2052e:	a0 93 c7 28 	sts	0x28C7, r26	; 0x8028c7 <g_adc_vctcxo_cur+0x2>
   20532:	b0 93 c8 28 	sts	0x28C8, r27	; 0x8028c8 <g_adc_vctcxo_cur+0x3>
					g_adc_vctcxo_sum = g_adc_vctcxo_cnt = 0;
   20536:	10 92 cd 28 	sts	0x28CD, r1	; 0x8028cd <g_adc_vctcxo_cnt>
   2053a:	10 92 ce 28 	sts	0x28CE, r1	; 0x8028ce <g_adc_vctcxo_cnt+0x1>
   2053e:	10 92 c9 28 	sts	0x28C9, r1	; 0x8028c9 <g_adc_vctcxo_sum>
   20542:	10 92 ca 28 	sts	0x28CA, r1	; 0x8028ca <g_adc_vctcxo_sum+0x1>
   20546:	10 92 cb 28 	sts	0x28CB, r1	; 0x8028cb <g_adc_vctcxo_sum+0x2>
   2054a:	10 92 cc 28 	sts	0x28CC, r1	; 0x8028cc <g_adc_vctcxo_sum+0x3>
				}
			break;
   2054e:	71 c1       	rjmp	.+738    	; 0x20832 <isr_adc_a+0x3ca>

			case ADC_CH0_SCAN_VBAT:
				g_adc_5v0_sum += val;
   20550:	8a 81       	ldd	r24, Y+2	; 0x02
   20552:	9b 81       	ldd	r25, Y+3	; 0x03
   20554:	9c 01       	movw	r18, r24
   20556:	99 0f       	add	r25, r25
   20558:	44 0b       	sbc	r20, r20
   2055a:	55 0b       	sbc	r21, r21
   2055c:	80 91 d3 28 	lds	r24, 0x28D3	; 0x8028d3 <g_adc_5v0_sum>
   20560:	90 91 d4 28 	lds	r25, 0x28D4	; 0x8028d4 <g_adc_5v0_sum+0x1>
   20564:	a0 91 d5 28 	lds	r26, 0x28D5	; 0x8028d5 <g_adc_5v0_sum+0x2>
   20568:	b0 91 d6 28 	lds	r27, 0x28D6	; 0x8028d6 <g_adc_5v0_sum+0x3>
   2056c:	82 0f       	add	r24, r18
   2056e:	93 1f       	adc	r25, r19
   20570:	a4 1f       	adc	r26, r20
   20572:	b5 1f       	adc	r27, r21
   20574:	80 93 d3 28 	sts	0x28D3, r24	; 0x8028d3 <g_adc_5v0_sum>
   20578:	90 93 d4 28 	sts	0x28D4, r25	; 0x8028d4 <g_adc_5v0_sum+0x1>
   2057c:	a0 93 d5 28 	sts	0x28D5, r26	; 0x8028d5 <g_adc_5v0_sum+0x2>
   20580:	b0 93 d6 28 	sts	0x28D6, r27	; 0x8028d6 <g_adc_5v0_sum+0x3>
				if (++g_adc_5v0_cnt >= C_ADC_SUM_CNT) {
   20584:	80 91 d7 28 	lds	r24, 0x28D7	; 0x8028d7 <g_adc_5v0_cnt>
   20588:	90 91 d8 28 	lds	r25, 0x28D8	; 0x8028d8 <g_adc_5v0_cnt+0x1>
   2058c:	01 96       	adiw	r24, 0x01	; 1
   2058e:	80 93 d7 28 	sts	0x28D7, r24	; 0x8028d7 <g_adc_5v0_cnt>
   20592:	90 93 d8 28 	sts	0x28D8, r25	; 0x8028d8 <g_adc_5v0_cnt+0x1>
   20596:	8f 3f       	cpi	r24, 0xFF	; 255
   20598:	91 05       	cpc	r25, r1
   2059a:	09 f0       	breq	.+2      	; 0x2059e <isr_adc_a+0x136>
   2059c:	08 f4       	brcc	.+2      	; 0x205a0 <isr_adc_a+0x138>
   2059e:	4b c1       	rjmp	.+662    	; 0x20836 <isr_adc_a+0x3ce>
					g_adc_5v0_cur = g_adc_5v0_sum;
   205a0:	80 91 d3 28 	lds	r24, 0x28D3	; 0x8028d3 <g_adc_5v0_sum>
   205a4:	90 91 d4 28 	lds	r25, 0x28D4	; 0x8028d4 <g_adc_5v0_sum+0x1>
   205a8:	a0 91 d5 28 	lds	r26, 0x28D5	; 0x8028d5 <g_adc_5v0_sum+0x2>
   205ac:	b0 91 d6 28 	lds	r27, 0x28D6	; 0x8028d6 <g_adc_5v0_sum+0x3>
   205b0:	80 93 cf 28 	sts	0x28CF, r24	; 0x8028cf <g_adc_5v0_cur>
   205b4:	90 93 d0 28 	sts	0x28D0, r25	; 0x8028d0 <g_adc_5v0_cur+0x1>
   205b8:	a0 93 d1 28 	sts	0x28D1, r26	; 0x8028d1 <g_adc_5v0_cur+0x2>
   205bc:	b0 93 d2 28 	sts	0x28D2, r27	; 0x8028d2 <g_adc_5v0_cur+0x3>
					g_adc_5v0_sum = g_adc_5v0_cnt = 0;
   205c0:	10 92 d7 28 	sts	0x28D7, r1	; 0x8028d7 <g_adc_5v0_cnt>
   205c4:	10 92 d8 28 	sts	0x28D8, r1	; 0x8028d8 <g_adc_5v0_cnt+0x1>
   205c8:	10 92 d3 28 	sts	0x28D3, r1	; 0x8028d3 <g_adc_5v0_sum>
   205cc:	10 92 d4 28 	sts	0x28D4, r1	; 0x8028d4 <g_adc_5v0_sum+0x1>
   205d0:	10 92 d5 28 	sts	0x28D5, r1	; 0x8028d5 <g_adc_5v0_sum+0x2>
   205d4:	10 92 d6 28 	sts	0x28D6, r1	; 0x8028d6 <g_adc_5v0_sum+0x3>
				}
			break;
   205d8:	2e c1       	rjmp	.+604    	; 0x20836 <isr_adc_a+0x3ce>

			case ADC_CH0_SCAN_VCTCXO:
				g_adc_vbat_sum += val;
   205da:	8a 81       	ldd	r24, Y+2	; 0x02
   205dc:	9b 81       	ldd	r25, Y+3	; 0x03
   205de:	9c 01       	movw	r18, r24
   205e0:	99 0f       	add	r25, r25
   205e2:	44 0b       	sbc	r20, r20
   205e4:	55 0b       	sbc	r21, r21
   205e6:	80 91 dd 28 	lds	r24, 0x28DD	; 0x8028dd <g_adc_vbat_sum>
   205ea:	90 91 de 28 	lds	r25, 0x28DE	; 0x8028de <g_adc_vbat_sum+0x1>
   205ee:	a0 91 df 28 	lds	r26, 0x28DF	; 0x8028df <g_adc_vbat_sum+0x2>
   205f2:	b0 91 e0 28 	lds	r27, 0x28E0	; 0x8028e0 <g_adc_vbat_sum+0x3>
   205f6:	82 0f       	add	r24, r18
   205f8:	93 1f       	adc	r25, r19
   205fa:	a4 1f       	adc	r26, r20
   205fc:	b5 1f       	adc	r27, r21
   205fe:	80 93 dd 28 	sts	0x28DD, r24	; 0x8028dd <g_adc_vbat_sum>
   20602:	90 93 de 28 	sts	0x28DE, r25	; 0x8028de <g_adc_vbat_sum+0x1>
   20606:	a0 93 df 28 	sts	0x28DF, r26	; 0x8028df <g_adc_vbat_sum+0x2>
   2060a:	b0 93 e0 28 	sts	0x28E0, r27	; 0x8028e0 <g_adc_vbat_sum+0x3>
				if (++g_adc_vbat_cnt >= C_ADC_SUM_CNT) {
   2060e:	80 91 e1 28 	lds	r24, 0x28E1	; 0x8028e1 <g_adc_vbat_cnt>
   20612:	90 91 e2 28 	lds	r25, 0x28E2	; 0x8028e2 <g_adc_vbat_cnt+0x1>
   20616:	01 96       	adiw	r24, 0x01	; 1
   20618:	80 93 e1 28 	sts	0x28E1, r24	; 0x8028e1 <g_adc_vbat_cnt>
   2061c:	90 93 e2 28 	sts	0x28E2, r25	; 0x8028e2 <g_adc_vbat_cnt+0x1>
   20620:	8f 3f       	cpi	r24, 0xFF	; 255
   20622:	91 05       	cpc	r25, r1
   20624:	09 f0       	breq	.+2      	; 0x20628 <isr_adc_a+0x1c0>
   20626:	08 f4       	brcc	.+2      	; 0x2062a <isr_adc_a+0x1c2>
   20628:	08 c1       	rjmp	.+528    	; 0x2083a <isr_adc_a+0x3d2>
					g_adc_vbat_cur = g_adc_vbat_sum;
   2062a:	80 91 dd 28 	lds	r24, 0x28DD	; 0x8028dd <g_adc_vbat_sum>
   2062e:	90 91 de 28 	lds	r25, 0x28DE	; 0x8028de <g_adc_vbat_sum+0x1>
   20632:	a0 91 df 28 	lds	r26, 0x28DF	; 0x8028df <g_adc_vbat_sum+0x2>
   20636:	b0 91 e0 28 	lds	r27, 0x28E0	; 0x8028e0 <g_adc_vbat_sum+0x3>
   2063a:	80 93 d9 28 	sts	0x28D9, r24	; 0x8028d9 <g_adc_vbat_cur>
   2063e:	90 93 da 28 	sts	0x28DA, r25	; 0x8028da <g_adc_vbat_cur+0x1>
   20642:	a0 93 db 28 	sts	0x28DB, r26	; 0x8028db <g_adc_vbat_cur+0x2>
   20646:	b0 93 dc 28 	sts	0x28DC, r27	; 0x8028dc <g_adc_vbat_cur+0x3>
					g_adc_vbat_sum = g_adc_vbat_cnt = 0;
   2064a:	10 92 e1 28 	sts	0x28E1, r1	; 0x8028e1 <g_adc_vbat_cnt>
   2064e:	10 92 e2 28 	sts	0x28E2, r1	; 0x8028e2 <g_adc_vbat_cnt+0x1>
   20652:	10 92 dd 28 	sts	0x28DD, r1	; 0x8028dd <g_adc_vbat_sum>
   20656:	10 92 de 28 	sts	0x28DE, r1	; 0x8028de <g_adc_vbat_sum+0x1>
   2065a:	10 92 df 28 	sts	0x28DF, r1	; 0x8028df <g_adc_vbat_sum+0x2>
   2065e:	10 92 e0 28 	sts	0x28E0, r1	; 0x8028e0 <g_adc_vbat_sum+0x3>
				}
			break;
   20662:	00 00       	nop
   20664:	ea c0       	rjmp	.+468    	; 0x2083a <isr_adc_a+0x3d2>
		}

	} else if (ch_mask & ADC_IO_ADC4_CH) {
   20666:	8e 81       	ldd	r24, Y+6	; 0x06
   20668:	88 2f       	mov	r24, r24
   2066a:	90 e0       	ldi	r25, 0x00	; 0
   2066c:	82 70       	andi	r24, 0x02	; 2
   2066e:	99 27       	eor	r25, r25
   20670:	89 2b       	or	r24, r25
   20672:	09 f4       	brne	.+2      	; 0x20676 <isr_adc_a+0x20e>
   20674:	45 c0       	rjmp	.+138    	; 0x20700 <isr_adc_a+0x298>
		g_adc_io_adc4_sum += val;
   20676:	8a 81       	ldd	r24, Y+2	; 0x02
   20678:	9b 81       	ldd	r25, Y+3	; 0x03
   2067a:	9c 01       	movw	r18, r24
   2067c:	99 0f       	add	r25, r25
   2067e:	44 0b       	sbc	r20, r20
   20680:	55 0b       	sbc	r21, r21
   20682:	80 91 e7 28 	lds	r24, 0x28E7	; 0x8028e7 <g_adc_io_adc4_sum>
   20686:	90 91 e8 28 	lds	r25, 0x28E8	; 0x8028e8 <g_adc_io_adc4_sum+0x1>
   2068a:	a0 91 e9 28 	lds	r26, 0x28E9	; 0x8028e9 <g_adc_io_adc4_sum+0x2>
   2068e:	b0 91 ea 28 	lds	r27, 0x28EA	; 0x8028ea <g_adc_io_adc4_sum+0x3>
   20692:	82 0f       	add	r24, r18
   20694:	93 1f       	adc	r25, r19
   20696:	a4 1f       	adc	r26, r20
   20698:	b5 1f       	adc	r27, r21
   2069a:	80 93 e7 28 	sts	0x28E7, r24	; 0x8028e7 <g_adc_io_adc4_sum>
   2069e:	90 93 e8 28 	sts	0x28E8, r25	; 0x8028e8 <g_adc_io_adc4_sum+0x1>
   206a2:	a0 93 e9 28 	sts	0x28E9, r26	; 0x8028e9 <g_adc_io_adc4_sum+0x2>
   206a6:	b0 93 ea 28 	sts	0x28EA, r27	; 0x8028ea <g_adc_io_adc4_sum+0x3>
		if (++g_adc_io_adc4_cnt >= C_ADC_SUM_CNT) {
   206aa:	80 91 eb 28 	lds	r24, 0x28EB	; 0x8028eb <g_adc_io_adc4_cnt>
   206ae:	90 91 ec 28 	lds	r25, 0x28EC	; 0x8028ec <g_adc_io_adc4_cnt+0x1>
   206b2:	01 96       	adiw	r24, 0x01	; 1
   206b4:	80 93 eb 28 	sts	0x28EB, r24	; 0x8028eb <g_adc_io_adc4_cnt>
   206b8:	90 93 ec 28 	sts	0x28EC, r25	; 0x8028ec <g_adc_io_adc4_cnt+0x1>
   206bc:	8f 3f       	cpi	r24, 0xFF	; 255
   206be:	91 05       	cpc	r25, r1
   206c0:	09 f0       	breq	.+2      	; 0x206c4 <isr_adc_a+0x25c>
   206c2:	08 f4       	brcc	.+2      	; 0x206c6 <isr_adc_a+0x25e>
   206c4:	bb c0       	rjmp	.+374    	; 0x2083c <isr_adc_a+0x3d4>
			g_adc_io_adc4_cur = g_adc_io_adc4_sum;
   206c6:	80 91 e7 28 	lds	r24, 0x28E7	; 0x8028e7 <g_adc_io_adc4_sum>
   206ca:	90 91 e8 28 	lds	r25, 0x28E8	; 0x8028e8 <g_adc_io_adc4_sum+0x1>
   206ce:	a0 91 e9 28 	lds	r26, 0x28E9	; 0x8028e9 <g_adc_io_adc4_sum+0x2>
   206d2:	b0 91 ea 28 	lds	r27, 0x28EA	; 0x8028ea <g_adc_io_adc4_sum+0x3>
   206d6:	80 93 e3 28 	sts	0x28E3, r24	; 0x8028e3 <g_adc_io_adc4_cur>
   206da:	90 93 e4 28 	sts	0x28E4, r25	; 0x8028e4 <g_adc_io_adc4_cur+0x1>
   206de:	a0 93 e5 28 	sts	0x28E5, r26	; 0x8028e5 <g_adc_io_adc4_cur+0x2>
   206e2:	b0 93 e6 28 	sts	0x28E6, r27	; 0x8028e6 <g_adc_io_adc4_cur+0x3>
			g_adc_io_adc4_sum = g_adc_io_adc4_cnt = 0;
   206e6:	10 92 eb 28 	sts	0x28EB, r1	; 0x8028eb <g_adc_io_adc4_cnt>
   206ea:	10 92 ec 28 	sts	0x28EC, r1	; 0x8028ec <g_adc_io_adc4_cnt+0x1>
   206ee:	10 92 e7 28 	sts	0x28E7, r1	; 0x8028e7 <g_adc_io_adc4_sum>
   206f2:	10 92 e8 28 	sts	0x28E8, r1	; 0x8028e8 <g_adc_io_adc4_sum+0x1>
   206f6:	10 92 e9 28 	sts	0x28E9, r1	; 0x8028e9 <g_adc_io_adc4_sum+0x2>
   206fa:	10 92 ea 28 	sts	0x28EA, r1	; 0x8028ea <g_adc_io_adc4_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   206fe:	9e c0       	rjmp	.+316    	; 0x2083c <isr_adc_a+0x3d4>
		if (++g_adc_io_adc4_cnt >= C_ADC_SUM_CNT) {
			g_adc_io_adc4_cur = g_adc_io_adc4_sum;
			g_adc_io_adc4_sum = g_adc_io_adc4_cnt = 0;
		}

	} else if (ch_mask & ADC_IO_ADC5_CH) {
   20700:	8e 81       	ldd	r24, Y+6	; 0x06
   20702:	88 2f       	mov	r24, r24
   20704:	90 e0       	ldi	r25, 0x00	; 0
   20706:	84 70       	andi	r24, 0x04	; 4
   20708:	99 27       	eor	r25, r25
   2070a:	89 2b       	or	r24, r25
   2070c:	09 f4       	brne	.+2      	; 0x20710 <isr_adc_a+0x2a8>
   2070e:	45 c0       	rjmp	.+138    	; 0x2079a <isr_adc_a+0x332>
		g_adc_io_adc5_sum += val;
   20710:	8a 81       	ldd	r24, Y+2	; 0x02
   20712:	9b 81       	ldd	r25, Y+3	; 0x03
   20714:	9c 01       	movw	r18, r24
   20716:	99 0f       	add	r25, r25
   20718:	44 0b       	sbc	r20, r20
   2071a:	55 0b       	sbc	r21, r21
   2071c:	80 91 f1 28 	lds	r24, 0x28F1	; 0x8028f1 <g_adc_io_adc5_sum>
   20720:	90 91 f2 28 	lds	r25, 0x28F2	; 0x8028f2 <g_adc_io_adc5_sum+0x1>
   20724:	a0 91 f3 28 	lds	r26, 0x28F3	; 0x8028f3 <g_adc_io_adc5_sum+0x2>
   20728:	b0 91 f4 28 	lds	r27, 0x28F4	; 0x8028f4 <g_adc_io_adc5_sum+0x3>
   2072c:	82 0f       	add	r24, r18
   2072e:	93 1f       	adc	r25, r19
   20730:	a4 1f       	adc	r26, r20
   20732:	b5 1f       	adc	r27, r21
   20734:	80 93 f1 28 	sts	0x28F1, r24	; 0x8028f1 <g_adc_io_adc5_sum>
   20738:	90 93 f2 28 	sts	0x28F2, r25	; 0x8028f2 <g_adc_io_adc5_sum+0x1>
   2073c:	a0 93 f3 28 	sts	0x28F3, r26	; 0x8028f3 <g_adc_io_adc5_sum+0x2>
   20740:	b0 93 f4 28 	sts	0x28F4, r27	; 0x8028f4 <g_adc_io_adc5_sum+0x3>
		if (++g_adc_io_adc5_cnt >= C_ADC_SUM_CNT) {
   20744:	80 91 f5 28 	lds	r24, 0x28F5	; 0x8028f5 <g_adc_io_adc5_cnt>
   20748:	90 91 f6 28 	lds	r25, 0x28F6	; 0x8028f6 <g_adc_io_adc5_cnt+0x1>
   2074c:	01 96       	adiw	r24, 0x01	; 1
   2074e:	80 93 f5 28 	sts	0x28F5, r24	; 0x8028f5 <g_adc_io_adc5_cnt>
   20752:	90 93 f6 28 	sts	0x28F6, r25	; 0x8028f6 <g_adc_io_adc5_cnt+0x1>
   20756:	8f 3f       	cpi	r24, 0xFF	; 255
   20758:	91 05       	cpc	r25, r1
   2075a:	09 f0       	breq	.+2      	; 0x2075e <isr_adc_a+0x2f6>
   2075c:	08 f4       	brcc	.+2      	; 0x20760 <isr_adc_a+0x2f8>
   2075e:	6e c0       	rjmp	.+220    	; 0x2083c <isr_adc_a+0x3d4>
			g_adc_io_adc5_cur = g_adc_io_adc5_sum;
   20760:	80 91 f1 28 	lds	r24, 0x28F1	; 0x8028f1 <g_adc_io_adc5_sum>
   20764:	90 91 f2 28 	lds	r25, 0x28F2	; 0x8028f2 <g_adc_io_adc5_sum+0x1>
   20768:	a0 91 f3 28 	lds	r26, 0x28F3	; 0x8028f3 <g_adc_io_adc5_sum+0x2>
   2076c:	b0 91 f4 28 	lds	r27, 0x28F4	; 0x8028f4 <g_adc_io_adc5_sum+0x3>
   20770:	80 93 ed 28 	sts	0x28ED, r24	; 0x8028ed <g_adc_io_adc5_cur>
   20774:	90 93 ee 28 	sts	0x28EE, r25	; 0x8028ee <g_adc_io_adc5_cur+0x1>
   20778:	a0 93 ef 28 	sts	0x28EF, r26	; 0x8028ef <g_adc_io_adc5_cur+0x2>
   2077c:	b0 93 f0 28 	sts	0x28F0, r27	; 0x8028f0 <g_adc_io_adc5_cur+0x3>
			g_adc_io_adc5_sum = g_adc_io_adc5_cnt = 0;
   20780:	10 92 f5 28 	sts	0x28F5, r1	; 0x8028f5 <g_adc_io_adc5_cnt>
   20784:	10 92 f6 28 	sts	0x28F6, r1	; 0x8028f6 <g_adc_io_adc5_cnt+0x1>
   20788:	10 92 f1 28 	sts	0x28F1, r1	; 0x8028f1 <g_adc_io_adc5_sum>
   2078c:	10 92 f2 28 	sts	0x28F2, r1	; 0x8028f2 <g_adc_io_adc5_sum+0x1>
   20790:	10 92 f3 28 	sts	0x28F3, r1	; 0x8028f3 <g_adc_io_adc5_sum+0x2>
   20794:	10 92 f4 28 	sts	0x28F4, r1	; 0x8028f4 <g_adc_io_adc5_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   20798:	51 c0       	rjmp	.+162    	; 0x2083c <isr_adc_a+0x3d4>
		if (++g_adc_io_adc5_cnt >= C_ADC_SUM_CNT) {
			g_adc_io_adc5_cur = g_adc_io_adc5_sum;
			g_adc_io_adc5_sum = g_adc_io_adc5_cnt = 0;
		}

	} else if (ch_mask & ADC_SILENCE_CH) {
   2079a:	8e 81       	ldd	r24, Y+6	; 0x06
   2079c:	88 2f       	mov	r24, r24
   2079e:	90 e0       	ldi	r25, 0x00	; 0
   207a0:	88 70       	andi	r24, 0x08	; 8
   207a2:	99 27       	eor	r25, r25
   207a4:	89 2b       	or	r24, r25
   207a6:	09 f4       	brne	.+2      	; 0x207aa <isr_adc_a+0x342>
   207a8:	49 c0       	rjmp	.+146    	; 0x2083c <isr_adc_a+0x3d4>
		g_adc_silence_sum += val;
   207aa:	8a 81       	ldd	r24, Y+2	; 0x02
   207ac:	9b 81       	ldd	r25, Y+3	; 0x03
   207ae:	9c 01       	movw	r18, r24
   207b0:	99 0f       	add	r25, r25
   207b2:	44 0b       	sbc	r20, r20
   207b4:	55 0b       	sbc	r21, r21
   207b6:	80 91 fb 28 	lds	r24, 0x28FB	; 0x8028fb <g_adc_silence_sum>
   207ba:	90 91 fc 28 	lds	r25, 0x28FC	; 0x8028fc <g_adc_silence_sum+0x1>
   207be:	a0 91 fd 28 	lds	r26, 0x28FD	; 0x8028fd <g_adc_silence_sum+0x2>
   207c2:	b0 91 fe 28 	lds	r27, 0x28FE	; 0x8028fe <g_adc_silence_sum+0x3>
   207c6:	82 0f       	add	r24, r18
   207c8:	93 1f       	adc	r25, r19
   207ca:	a4 1f       	adc	r26, r20
   207cc:	b5 1f       	adc	r27, r21
   207ce:	80 93 fb 28 	sts	0x28FB, r24	; 0x8028fb <g_adc_silence_sum>
   207d2:	90 93 fc 28 	sts	0x28FC, r25	; 0x8028fc <g_adc_silence_sum+0x1>
   207d6:	a0 93 fd 28 	sts	0x28FD, r26	; 0x8028fd <g_adc_silence_sum+0x2>
   207da:	b0 93 fe 28 	sts	0x28FE, r27	; 0x8028fe <g_adc_silence_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
   207de:	80 91 ff 28 	lds	r24, 0x28FF	; 0x8028ff <g_adc_silence_cnt>
   207e2:	90 91 00 29 	lds	r25, 0x2900	; 0x802900 <g_adc_silence_cnt+0x1>
   207e6:	01 96       	adiw	r24, 0x01	; 1
   207e8:	80 93 ff 28 	sts	0x28FF, r24	; 0x8028ff <g_adc_silence_cnt>
   207ec:	90 93 00 29 	sts	0x2900, r25	; 0x802900 <g_adc_silence_cnt+0x1>
   207f0:	8f 3f       	cpi	r24, 0xFF	; 255
   207f2:	91 05       	cpc	r25, r1
   207f4:	19 f1       	breq	.+70     	; 0x2083c <isr_adc_a+0x3d4>
   207f6:	10 f1       	brcs	.+68     	; 0x2083c <isr_adc_a+0x3d4>
			g_adc_silence_cur = g_adc_silence_sum;
   207f8:	80 91 fb 28 	lds	r24, 0x28FB	; 0x8028fb <g_adc_silence_sum>
   207fc:	90 91 fc 28 	lds	r25, 0x28FC	; 0x8028fc <g_adc_silence_sum+0x1>
   20800:	a0 91 fd 28 	lds	r26, 0x28FD	; 0x8028fd <g_adc_silence_sum+0x2>
   20804:	b0 91 fe 28 	lds	r27, 0x28FE	; 0x8028fe <g_adc_silence_sum+0x3>
   20808:	80 93 f7 28 	sts	0x28F7, r24	; 0x8028f7 <g_adc_silence_cur>
   2080c:	90 93 f8 28 	sts	0x28F8, r25	; 0x8028f8 <g_adc_silence_cur+0x1>
   20810:	a0 93 f9 28 	sts	0x28F9, r26	; 0x8028f9 <g_adc_silence_cur+0x2>
   20814:	b0 93 fa 28 	sts	0x28FA, r27	; 0x8028fa <g_adc_silence_cur+0x3>
			g_adc_silence_sum = g_adc_silence_cnt = 0;
   20818:	10 92 ff 28 	sts	0x28FF, r1	; 0x8028ff <g_adc_silence_cnt>
   2081c:	10 92 00 29 	sts	0x2900, r1	; 0x802900 <g_adc_silence_cnt+0x1>
   20820:	10 92 fb 28 	sts	0x28FB, r1	; 0x8028fb <g_adc_silence_sum>
   20824:	10 92 fc 28 	sts	0x28FC, r1	; 0x8028fc <g_adc_silence_sum+0x1>
   20828:	10 92 fd 28 	sts	0x28FD, r1	; 0x8028fd <g_adc_silence_sum+0x2>
   2082c:	10 92 fe 28 	sts	0x28FE, r1	; 0x8028fe <g_adc_silence_sum+0x3>
		}
	}
}
   20830:	05 c0       	rjmp	.+10     	; 0x2083c <isr_adc_a+0x3d4>
				g_adc_vctcxo_sum += val;
				if (++g_adc_vctcxo_cnt >= C_ADC_SUM_CNT) {
					g_adc_vctcxo_cur = g_adc_vctcxo_sum;
					g_adc_vctcxo_sum = g_adc_vctcxo_cnt = 0;
				}
			break;
   20832:	00 00       	nop
   20834:	03 c0       	rjmp	.+6      	; 0x2083c <isr_adc_a+0x3d4>
				g_adc_5v0_sum += val;
				if (++g_adc_5v0_cnt >= C_ADC_SUM_CNT) {
					g_adc_5v0_cur = g_adc_5v0_sum;
					g_adc_5v0_sum = g_adc_5v0_cnt = 0;
				}
			break;
   20836:	00 00       	nop
   20838:	01 c0       	rjmp	.+2      	; 0x2083c <isr_adc_a+0x3d4>
				g_adc_vbat_sum += val;
				if (++g_adc_vbat_cnt >= C_ADC_SUM_CNT) {
					g_adc_vbat_cur = g_adc_vbat_sum;
					g_adc_vbat_sum = g_adc_vbat_cnt = 0;
				}
			break;
   2083a:	00 00       	nop
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   2083c:	00 00       	nop
   2083e:	28 96       	adiw	r28, 0x08	; 8
   20840:	cd bf       	out	0x3d, r28	; 61
   20842:	de bf       	out	0x3e, r29	; 62
   20844:	df 91       	pop	r29
   20846:	cf 91       	pop	r28
   20848:	08 95       	ret

0002084a <isr_adc_b>:

void isr_adc_b(ADC_t* adc, uint8_t ch_mask, adc_result_t res)
{
   2084a:	cf 93       	push	r28
   2084c:	df 93       	push	r29
   2084e:	cd b7       	in	r28, 0x3d	; 61
   20850:	de b7       	in	r29, 0x3e	; 62
   20852:	27 97       	sbiw	r28, 0x07	; 7
   20854:	cd bf       	out	0x3d, r28	; 61
   20856:	de bf       	out	0x3e, r29	; 62
   20858:	8b 83       	std	Y+3, r24	; 0x03
   2085a:	9c 83       	std	Y+4, r25	; 0x04
   2085c:	6d 83       	std	Y+5, r22	; 0x05
   2085e:	4e 83       	std	Y+6, r20	; 0x06
   20860:	5f 83       	std	Y+7, r21	; 0x07
	int16_t val = res - C_ADC_0V0_DELTA;
   20862:	8e 81       	ldd	r24, Y+6	; 0x06
   20864:	9f 81       	ldd	r25, Y+7	; 0x07
   20866:	8e 5b       	subi	r24, 0xBE	; 190
   20868:	91 09       	sbc	r25, r1
   2086a:	89 83       	std	Y+1, r24	; 0x01
   2086c:	9a 83       	std	Y+2, r25	; 0x02

	if (ch_mask & ADC_TEMP_CH) {
   2086e:	8d 81       	ldd	r24, Y+5	; 0x05
   20870:	88 2f       	mov	r24, r24
   20872:	90 e0       	ldi	r25, 0x00	; 0
   20874:	81 70       	andi	r24, 0x01	; 1
   20876:	99 27       	eor	r25, r25
   20878:	89 2b       	or	r24, r25
   2087a:	09 f4       	brne	.+2      	; 0x2087e <isr_adc_b+0x34>
   2087c:	43 c0       	rjmp	.+134    	; 0x20904 <isr_adc_b+0xba>
		g_adc_temp_sum += val;
   2087e:	89 81       	ldd	r24, Y+1	; 0x01
   20880:	9a 81       	ldd	r25, Y+2	; 0x02
   20882:	9c 01       	movw	r18, r24
   20884:	99 0f       	add	r25, r25
   20886:	44 0b       	sbc	r20, r20
   20888:	55 0b       	sbc	r21, r21
   2088a:	80 91 05 29 	lds	r24, 0x2905	; 0x802905 <g_adc_temp_sum>
   2088e:	90 91 06 29 	lds	r25, 0x2906	; 0x802906 <g_adc_temp_sum+0x1>
   20892:	a0 91 07 29 	lds	r26, 0x2907	; 0x802907 <g_adc_temp_sum+0x2>
   20896:	b0 91 08 29 	lds	r27, 0x2908	; 0x802908 <g_adc_temp_sum+0x3>
   2089a:	82 0f       	add	r24, r18
   2089c:	93 1f       	adc	r25, r19
   2089e:	a4 1f       	adc	r26, r20
   208a0:	b5 1f       	adc	r27, r21
   208a2:	80 93 05 29 	sts	0x2905, r24	; 0x802905 <g_adc_temp_sum>
   208a6:	90 93 06 29 	sts	0x2906, r25	; 0x802906 <g_adc_temp_sum+0x1>
   208aa:	a0 93 07 29 	sts	0x2907, r26	; 0x802907 <g_adc_temp_sum+0x2>
   208ae:	b0 93 08 29 	sts	0x2908, r27	; 0x802908 <g_adc_temp_sum+0x3>
		if (++g_adc_temp_cnt >= C_ADC_SUM_CNT) {
   208b2:	80 91 09 29 	lds	r24, 0x2909	; 0x802909 <g_adc_temp_cnt>
   208b6:	90 91 0a 29 	lds	r25, 0x290A	; 0x80290a <g_adc_temp_cnt+0x1>
   208ba:	01 96       	adiw	r24, 0x01	; 1
   208bc:	80 93 09 29 	sts	0x2909, r24	; 0x802909 <g_adc_temp_cnt>
   208c0:	90 93 0a 29 	sts	0x290A, r25	; 0x80290a <g_adc_temp_cnt+0x1>
   208c4:	8f 3f       	cpi	r24, 0xFF	; 255
   208c6:	91 05       	cpc	r25, r1
   208c8:	e9 f0       	breq	.+58     	; 0x20904 <isr_adc_b+0xba>
   208ca:	e0 f0       	brcs	.+56     	; 0x20904 <isr_adc_b+0xba>
			g_adc_temp_cur = g_adc_temp_sum;
   208cc:	80 91 05 29 	lds	r24, 0x2905	; 0x802905 <g_adc_temp_sum>
   208d0:	90 91 06 29 	lds	r25, 0x2906	; 0x802906 <g_adc_temp_sum+0x1>
   208d4:	a0 91 07 29 	lds	r26, 0x2907	; 0x802907 <g_adc_temp_sum+0x2>
   208d8:	b0 91 08 29 	lds	r27, 0x2908	; 0x802908 <g_adc_temp_sum+0x3>
   208dc:	80 93 01 29 	sts	0x2901, r24	; 0x802901 <g_adc_temp_cur>
   208e0:	90 93 02 29 	sts	0x2902, r25	; 0x802902 <g_adc_temp_cur+0x1>
   208e4:	a0 93 03 29 	sts	0x2903, r26	; 0x802903 <g_adc_temp_cur+0x2>
   208e8:	b0 93 04 29 	sts	0x2904, r27	; 0x802904 <g_adc_temp_cur+0x3>
			g_adc_temp_sum = g_adc_temp_cnt = 0;
   208ec:	10 92 09 29 	sts	0x2909, r1	; 0x802909 <g_adc_temp_cnt>
   208f0:	10 92 0a 29 	sts	0x290A, r1	; 0x80290a <g_adc_temp_cnt+0x1>
   208f4:	10 92 05 29 	sts	0x2905, r1	; 0x802905 <g_adc_temp_sum>
   208f8:	10 92 06 29 	sts	0x2906, r1	; 0x802906 <g_adc_temp_sum+0x1>
   208fc:	10 92 07 29 	sts	0x2907, r1	; 0x802907 <g_adc_temp_sum+0x2>
   20900:	10 92 08 29 	sts	0x2908, r1	; 0x802908 <g_adc_temp_sum+0x3>
		}
	}
}
   20904:	00 00       	nop
   20906:	27 96       	adiw	r28, 0x07	; 7
   20908:	cd bf       	out	0x3d, r28	; 61
   2090a:	de bf       	out	0x3e, r29	; 62
   2090c:	df 91       	pop	r29
   2090e:	cf 91       	pop	r28
   20910:	08 95       	ret

00020912 <dac_init>:


static void dac_init(void)
{
   20912:	0f 93       	push	r16
   20914:	1f 93       	push	r17
   20916:	cf 93       	push	r28
   20918:	df 93       	push	r29
   2091a:	cd b7       	in	r28, 0x3d	; 61
   2091c:	de b7       	in	r29, 0x3e	; 62
   2091e:	61 97       	sbiw	r28, 0x11	; 17
   20920:	cd bf       	out	0x3d, r28	; 61
   20922:	de bf       	out	0x3e, r29	; 62
	dac_read_configuration(&DAC_DAC, &dac_conf);
   20924:	69 e4       	ldi	r22, 0x49	; 73
   20926:	7b e2       	ldi	r23, 0x2B	; 43
   20928:	80 e2       	ldi	r24, 0x20	; 32
   2092a:	93 e0       	ldi	r25, 0x03	; 3
   2092c:	0e 94 bb b1 	call	0x16376	; 0x16376 <dac_read_configuration>
   20930:	89 e4       	ldi	r24, 0x49	; 73
   20932:	9b e2       	ldi	r25, 0x2B	; 43
   20934:	89 83       	std	Y+1, r24	; 0x01
   20936:	9a 83       	std	Y+2, r25	; 0x02
   20938:	18 8a       	std	Y+16, r1	; 0x10
   2093a:	81 e0       	ldi	r24, 0x01	; 1
   2093c:	89 8b       	std	Y+17, r24	; 0x11
 */
__always_inline static void dac_set_conversion_parameters(
		struct dac_config *conf, enum dac_reference ref,
		enum dac_adjust adj)
{
	conf->ctrlc = (uint8_t)ref | (uint8_t)adj;
   2093e:	98 89       	ldd	r25, Y+16	; 0x10
   20940:	89 89       	ldd	r24, Y+17	; 0x11
   20942:	29 2f       	mov	r18, r25
   20944:	28 2b       	or	r18, r24
   20946:	89 81       	ldd	r24, Y+1	; 0x01
   20948:	9a 81       	ldd	r25, Y+2	; 0x02
   2094a:	fc 01       	movw	r30, r24
   2094c:	22 83       	std	Z+2, r18	; 0x02
   2094e:	89 e4       	ldi	r24, 0x49	; 73
   20950:	9b e2       	ldi	r25, 0x2B	; 43
   20952:	8b 83       	std	Y+3, r24	; 0x03
   20954:	9c 83       	std	Y+4, r25	; 0x04
   20956:	83 e0       	ldi	r24, 0x03	; 3
   20958:	8d 87       	std	Y+13, r24	; 0x0d
   2095a:	1e 86       	std	Y+14, r1	; 0x0e
 * also be configured with \ref dac_set_refresh_interval().
 */
__always_inline static void dac_set_active_channel(struct dac_config *conf,
		uint8_t ch_mask, uint8_t int_out_ch_mask)
{
	uint8_t setting = 0;
   2095c:	1f 86       	std	Y+15, r1	; 0x0f
	Assert(ilog2(ch_mask) <= 2);
	Assert((ch_mask & int_out_ch_mask) == int_out_ch_mask);
	Assert(int_out_ch_mask != (DAC_CH0 | DAC_CH1));

	// Enable internal and external output channels.
	conf->ctrla = ((ch_mask ^ int_out_ch_mask) << DAC_CH0EN_bp) |
   2095e:	9d 85       	ldd	r25, Y+13	; 0x0d
   20960:	8e 85       	ldd	r24, Y+14	; 0x0e
   20962:	89 27       	eor	r24, r25
   20964:	88 2f       	mov	r24, r24
   20966:	90 e0       	ldi	r25, 0x00	; 0
   20968:	88 0f       	add	r24, r24
   2096a:	99 1f       	adc	r25, r25
   2096c:	88 0f       	add	r24, r24
   2096e:	99 1f       	adc	r25, r25
   20970:	98 2f       	mov	r25, r24
   20972:	8e 85       	ldd	r24, Y+14	; 0x0e
   20974:	88 23       	and	r24, r24
   20976:	11 f0       	breq	.+4      	; 0x2097c <dac_init+0x6a>
   20978:	80 e1       	ldi	r24, 0x10	; 16
   2097a:	01 c0       	rjmp	.+2      	; 0x2097e <dac_init+0x6c>
   2097c:	80 e0       	ldi	r24, 0x00	; 0
   2097e:	89 2b       	or	r24, r25
   20980:	28 2f       	mov	r18, r24
   20982:	8b 81       	ldd	r24, Y+3	; 0x03
   20984:	9c 81       	ldd	r25, Y+4	; 0x04
   20986:	fc 01       	movw	r30, r24
   20988:	20 83       	st	Z, r18
			(int_out_ch_mask ? DAC_IDOEN_bm : 0);

	// Enable the specified number of DAC channels.
	if (ch_mask == DAC_CH0) {
   2098a:	8d 85       	ldd	r24, Y+13	; 0x0d
   2098c:	81 30       	cpi	r24, 0x01	; 1
   2098e:	11 f4       	brne	.+4      	; 0x20994 <dac_init+0x82>
		setting = DAC_CHSEL_SINGLE_gc;
   20990:	1f 86       	std	Y+15, r1	; 0x0f
   20992:	05 c0       	rjmp	.+10     	; 0x2099e <dac_init+0x8c>
	} else if (ch_mask == DAC_CH1) {
   20994:	8d 85       	ldd	r24, Y+13	; 0x0d
   20996:	82 30       	cpi	r24, 0x02	; 2
   20998:	11 f0       	breq	.+4      	; 0x2099e <dac_init+0x8c>
		setting = DAC_CHSEL_SINGLE1_gc;
#else
		Assert(false);
#endif
	} else {
		setting = DAC_CHSEL_DUAL_gc;
   2099a:	80 e4       	ldi	r24, 0x40	; 64
   2099c:	8f 87       	std	Y+15, r24	; 0x0f
	}
	conf->ctrlb &= ~DAC_CHSEL_gm;
   2099e:	8b 81       	ldd	r24, Y+3	; 0x03
   209a0:	9c 81       	ldd	r25, Y+4	; 0x04
   209a2:	fc 01       	movw	r30, r24
   209a4:	81 81       	ldd	r24, Z+1	; 0x01
   209a6:	28 2f       	mov	r18, r24
   209a8:	2f 79       	andi	r18, 0x9F	; 159
   209aa:	8b 81       	ldd	r24, Y+3	; 0x03
   209ac:	9c 81       	ldd	r25, Y+4	; 0x04
   209ae:	fc 01       	movw	r30, r24
   209b0:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= setting;
   209b2:	8b 81       	ldd	r24, Y+3	; 0x03
   209b4:	9c 81       	ldd	r25, Y+4	; 0x04
   209b6:	fc 01       	movw	r30, r24
   209b8:	91 81       	ldd	r25, Z+1	; 0x01
   209ba:	8f 85       	ldd	r24, Y+15	; 0x0f
   209bc:	29 2f       	mov	r18, r25
   209be:	28 2b       	or	r18, r24
   209c0:	8b 81       	ldd	r24, Y+3	; 0x03
   209c2:	9c 81       	ldd	r25, Y+4	; 0x04
   209c4:	fc 01       	movw	r30, r24
   209c6:	21 83       	std	Z+1, r18	; 0x01
   209c8:	89 e4       	ldi	r24, 0x49	; 73
   209ca:	9b e2       	ldi	r25, 0x2B	; 43
   209cc:	8d 83       	std	Y+5, r24	; 0x05
   209ce:	9e 83       	std	Y+6, r25	; 0x06
   209d0:	83 e0       	ldi	r24, 0x03	; 3
   209d2:	8b 87       	std	Y+11, r24	; 0x0b
   209d4:	84 e0       	ldi	r24, 0x04	; 4
   209d6:	8c 87       	std	Y+12, r24	; 0x0c
__always_inline static void dac_set_conversion_trigger(struct dac_config *conf,
		uint8_t ch_mask, uint8_t ev_ch)
{
	Assert(ev_ch <= 7);

	conf->ctrlb &= ~(DAC_CH1TRIG_bm | DAC_CH0TRIG_bm);
   209d8:	8d 81       	ldd	r24, Y+5	; 0x05
   209da:	9e 81       	ldd	r25, Y+6	; 0x06
   209dc:	fc 01       	movw	r30, r24
   209de:	81 81       	ldd	r24, Z+1	; 0x01
   209e0:	28 2f       	mov	r18, r24
   209e2:	2c 7f       	andi	r18, 0xFC	; 252
   209e4:	8d 81       	ldd	r24, Y+5	; 0x05
   209e6:	9e 81       	ldd	r25, Y+6	; 0x06
   209e8:	fc 01       	movw	r30, r24
   209ea:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= (ch_mask << DAC_CH0TRIG_bp);
   209ec:	8d 81       	ldd	r24, Y+5	; 0x05
   209ee:	9e 81       	ldd	r25, Y+6	; 0x06
   209f0:	fc 01       	movw	r30, r24
   209f2:	91 81       	ldd	r25, Z+1	; 0x01
   209f4:	8b 85       	ldd	r24, Y+11	; 0x0b
   209f6:	29 2f       	mov	r18, r25
   209f8:	28 2b       	or	r18, r24
   209fa:	8d 81       	ldd	r24, Y+5	; 0x05
   209fc:	9e 81       	ldd	r25, Y+6	; 0x06
   209fe:	fc 01       	movw	r30, r24
   20a00:	21 83       	std	Z+1, r18	; 0x01
	conf->evctrl = ev_ch << DAC_EVSEL_gp;
   20a02:	8d 81       	ldd	r24, Y+5	; 0x05
   20a04:	9e 81       	ldd	r25, Y+6	; 0x06
   20a06:	2c 85       	ldd	r18, Y+12	; 0x0c
   20a08:	fc 01       	movw	r30, r24
   20a0a:	23 83       	std	Z+3, r18	; 0x03
	dac_set_conversion_parameters(&dac_conf, DAC_REF_BANDGAP, DAC_ADJ_LEFT);
	dac_set_active_channel(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 0);
	dac_set_conversion_trigger(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 4);
	dac_write_configuration(&DAC_DAC, &dac_conf);
   20a0c:	69 e4       	ldi	r22, 0x49	; 73
   20a0e:	7b e2       	ldi	r23, 0x2B	; 43
   20a10:	80 e2       	ldi	r24, 0x20	; 32
   20a12:	93 e0       	ldi	r25, 0x03	; 3
   20a14:	0e 94 43 b1 	call	0x16286	; 0x16286 <dac_write_configuration>

	/* Get production signature for calibration */
	DACB_CH0OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB0_OFFSET);
   20a18:	09 e2       	ldi	r16, 0x29	; 41
   20a1a:	13 e0       	ldi	r17, 0x03	; 3
   20a1c:	82 e3       	ldi	r24, 0x32	; 50
   20a1e:	8f 83       	std	Y+7, r24	; 0x07
 * \return Byte with specified calibration data.
 */
__always_inline static uint8_t dac_get_calibration_data(
		enum dac_calibration_data cal)
{
	return nvm_read_production_signature_row(cal);
   20a20:	8f 81       	ldd	r24, Y+7	; 0x07
   20a22:	0e 94 67 ce 	call	0x19cce	; 0x19cce <nvm_read_production_signature_row>
   20a26:	f8 01       	movw	r30, r16
   20a28:	80 83       	st	Z, r24
	DACB_CH0GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB0_GAIN);
   20a2a:	08 e2       	ldi	r16, 0x28	; 40
   20a2c:	13 e0       	ldi	r17, 0x03	; 3
   20a2e:	83 e3       	ldi	r24, 0x33	; 51
   20a30:	88 87       	std	Y+8, r24	; 0x08
   20a32:	88 85       	ldd	r24, Y+8	; 0x08
   20a34:	0e 94 67 ce 	call	0x19cce	; 0x19cce <nvm_read_production_signature_row>
   20a38:	f8 01       	movw	r30, r16
   20a3a:	80 83       	st	Z, r24
	DACB_CH1OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB1_OFFSET);
   20a3c:	0b e2       	ldi	r16, 0x2B	; 43
   20a3e:	13 e0       	ldi	r17, 0x03	; 3
   20a40:	86 e3       	ldi	r24, 0x36	; 54
   20a42:	89 87       	std	Y+9, r24	; 0x09
   20a44:	89 85       	ldd	r24, Y+9	; 0x09
   20a46:	0e 94 67 ce 	call	0x19cce	; 0x19cce <nvm_read_production_signature_row>
   20a4a:	f8 01       	movw	r30, r16
   20a4c:	80 83       	st	Z, r24
	DACB_CH1GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB1_GAIN);
   20a4e:	0a e2       	ldi	r16, 0x2A	; 42
   20a50:	13 e0       	ldi	r17, 0x03	; 3
   20a52:	87 e3       	ldi	r24, 0x37	; 55
   20a54:	8a 87       	std	Y+10, r24	; 0x0a
   20a56:	8a 85       	ldd	r24, Y+10	; 0x0a
   20a58:	0e 94 67 ce 	call	0x19cce	; 0x19cce <nvm_read_production_signature_row>
   20a5c:	f8 01       	movw	r30, r16
   20a5e:	80 83       	st	Z, r24

	dma_init();
   20a60:	4b d0       	rcall	.+150    	; 0x20af8 <dma_init>
}
   20a62:	00 00       	nop
   20a64:	61 96       	adiw	r28, 0x11	; 17
   20a66:	cd bf       	out	0x3d, r28	; 61
   20a68:	de bf       	out	0x3e, r29	; 62
   20a6a:	df 91       	pop	r29
   20a6c:	cf 91       	pop	r28
   20a6e:	1f 91       	pop	r17
   20a70:	0f 91       	pop	r16
   20a72:	08 95       	ret

00020a74 <dac_start>:

static void dac_start(void)
{
   20a74:	0f 93       	push	r16
   20a76:	1f 93       	push	r17
   20a78:	cf 93       	push	r28
   20a7a:	df 93       	push	r29
   20a7c:	1f 92       	push	r1
   20a7e:	cd b7       	in	r28, 0x3d	; 61
   20a80:	de b7       	in	r29, 0x3e	; 62
	dac_enable(&DACB);
   20a82:	80 e2       	ldi	r24, 0x20	; 32
   20a84:	93 e0       	ldi	r25, 0x03	; 3
   20a86:	0e 94 01 b1 	call	0x16202	; 0x16202 <dac_enable>

	/* Connect the DMA to the DAC periphery */
	dma_start();
   20a8a:	be d0       	rcall	.+380    	; 0x20c08 <dma_start>

	/* IRQ disabled section */
	{
		irqflags_t flags = cpu_irq_save();
   20a8c:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   20a90:	89 83       	std	Y+1, r24	; 0x01

		/* Prepare DMA blocks */
		calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   20a92:	0b e6       	ldi	r16, 0x6B	; 107
   20a94:	1b e2       	ldi	r17, 0x2B	; 43
   20a96:	21 e4       	ldi	r18, 0x41	; 65
   20a98:	30 e2       	ldi	r19, 0x20	; 32
   20a9a:	43 e6       	ldi	r20, 0x63	; 99
   20a9c:	5b e2       	ldi	r21, 0x2B	; 43
   20a9e:	67 e6       	ldi	r22, 0x67	; 103
   20aa0:	7b e2       	ldi	r23, 0x2B	; 43
   20aa2:	8f e6       	ldi	r24, 0x6F	; 111
   20aa4:	9b e2       	ldi	r25, 0x2B	; 43
   20aa6:	0e 94 7d ee 	call	0x1dcfa	; 0x1dcfa <calc_next_frame>
		calc_next_frame(&dac_io_dac0_buf[1][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   20aaa:	0b e6       	ldi	r16, 0x6B	; 107
   20aac:	1b e2       	ldi	r17, 0x2B	; 43
   20aae:	21 e4       	ldi	r18, 0x41	; 65
   20ab0:	30 e2       	ldi	r19, 0x20	; 32
   20ab2:	43 e6       	ldi	r20, 0x63	; 99
   20ab4:	5b e2       	ldi	r21, 0x2B	; 43
   20ab6:	67 e6       	ldi	r22, 0x67	; 103
   20ab8:	7b e2       	ldi	r23, 0x2B	; 43
   20aba:	8f e8       	ldi	r24, 0x8F	; 143
   20abc:	9b e2       	ldi	r25, 0x2B	; 43
   20abe:	0e 94 7d ee 	call	0x1dcfa	; 0x1dcfa <calc_next_frame>

		/* DMA channels activation */
		dma_channel_enable(DMA_CHANNEL_DACB_CH0_A);
   20ac2:	80 e0       	ldi	r24, 0x00	; 0
   20ac4:	0e 94 25 d4 	call	0x1a84a	; 0x1a84a <dma_channel_enable>

		cpu_irq_restore(flags);
   20ac8:	89 81       	ldd	r24, Y+1	; 0x01
   20aca:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}
}
   20ace:	00 00       	nop
   20ad0:	0f 90       	pop	r0
   20ad2:	df 91       	pop	r29
   20ad4:	cf 91       	pop	r28
   20ad6:	1f 91       	pop	r17
   20ad8:	0f 91       	pop	r16
   20ada:	08 95       	ret

00020adc <dac_stop>:

static void dac_stop(void)
{
   20adc:	cf 93       	push	r28
   20ade:	df 93       	push	r29
   20ae0:	cd b7       	in	r28, 0x3d	; 61
   20ae2:	de b7       	in	r29, 0x3e	; 62
	dma_disable();
   20ae4:	0e 94 a8 54 	call	0xa950	; 0xa950 <dma_disable>
	dac_disable(&DACB);
   20ae8:	80 e2       	ldi	r24, 0x20	; 32
   20aea:	93 e0       	ldi	r25, 0x03	; 3
   20aec:	0e 94 22 b1 	call	0x16244	; 0x16244 <dac_disable>
}
   20af0:	00 00       	nop
   20af2:	df 91       	pop	r29
   20af4:	cf 91       	pop	r28
   20af6:	08 95       	ret

00020af8 <dma_init>:


static void dma_init(void)
{
   20af8:	cf 93       	push	r28
   20afa:	df 93       	push	r29
   20afc:	cd b7       	in	r28, 0x3d	; 61
   20afe:	de b7       	in	r29, 0x3e	; 62
	memset(&dmach_dma0_conf, 0, sizeof(dmach_dma0_conf));	// DACB channel 0 - linked with dma1
   20b00:	4b e0       	ldi	r20, 0x0B	; 11
   20b02:	50 e0       	ldi	r21, 0x00	; 0
   20b04:	60 e0       	ldi	r22, 0x00	; 0
   20b06:	70 e0       	ldi	r23, 0x00	; 0
   20b08:	8d e4       	ldi	r24, 0x4D	; 77
   20b0a:	9b e2       	ldi	r25, 0x2B	; 43
   20b0c:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>
	memset(&dmach_dma1_conf, 0, sizeof(dmach_dma1_conf));	// DACB channel 1 - linked with dma0
   20b10:	4b e0       	ldi	r20, 0x0B	; 11
   20b12:	50 e0       	ldi	r21, 0x00	; 0
   20b14:	60 e0       	ldi	r22, 0x00	; 0
   20b16:	70 e0       	ldi	r23, 0x00	; 0
   20b18:	88 e5       	ldi	r24, 0x58	; 88
   20b1a:	9b e2       	ldi	r25, 0x2B	; 43
   20b1c:	0f 94 08 3d 	call	0x27a10	; 0x27a10 <memset>

	dma_channel_set_burst_length(&dmach_dma0_conf, DMA_CH_BURSTLEN_4BYTE_gc);
   20b20:	62 e0       	ldi	r22, 0x02	; 2
   20b22:	8d e4       	ldi	r24, 0x4D	; 77
   20b24:	9b e2       	ldi	r25, 0x2B	; 43
   20b26:	0e 94 4d d4 	call	0x1a89a	; 0x1a89a <dma_channel_set_burst_length>
	dma_channel_set_burst_length(&dmach_dma1_conf, DMA_CH_BURSTLEN_4BYTE_gc);
   20b2a:	62 e0       	ldi	r22, 0x02	; 2
   20b2c:	88 e5       	ldi	r24, 0x58	; 88
   20b2e:	9b e2       	ldi	r25, 0x2B	; 43
   20b30:	0e 94 4d d4 	call	0x1a89a	; 0x1a89a <dma_channel_set_burst_length>

	dma_channel_set_transfer_count(&dmach_dma0_conf, DAC_NR_OF_SAMPLES * sizeof(dma_dac_buf_t));
   20b34:	60 e2       	ldi	r22, 0x20	; 32
   20b36:	70 e0       	ldi	r23, 0x00	; 0
   20b38:	8d e4       	ldi	r24, 0x4D	; 77
   20b3a:	9b e2       	ldi	r25, 0x2B	; 43
   20b3c:	0e 94 5b d5 	call	0x1aab6	; 0x1aab6 <dma_channel_set_transfer_count>
	dma_channel_set_transfer_count(&dmach_dma1_conf, DAC_NR_OF_SAMPLES * sizeof(dma_dac_buf_t));
   20b40:	60 e2       	ldi	r22, 0x20	; 32
   20b42:	70 e0       	ldi	r23, 0x00	; 0
   20b44:	88 e5       	ldi	r24, 0x58	; 88
   20b46:	9b e2       	ldi	r25, 0x2B	; 43
   20b48:	0e 94 5b d5 	call	0x1aab6	; 0x1aab6 <dma_channel_set_transfer_count>

	dma_channel_set_src_reload_mode(&dmach_dma0_conf, DMA_CH_SRCRELOAD_TRANSACTION_gc);
   20b4c:	60 ec       	ldi	r22, 0xC0	; 192
   20b4e:	8d e4       	ldi	r24, 0x4D	; 77
   20b50:	9b e2       	ldi	r25, 0x2B	; 43
   20b52:	0e 94 b7 d4 	call	0x1a96e	; 0x1a96e <dma_channel_set_src_reload_mode>
	dma_channel_set_src_dir_mode(&dmach_dma0_conf, DMA_CH_SRCDIR_INC_gc);
   20b56:	60 e1       	ldi	r22, 0x10	; 16
   20b58:	8d e4       	ldi	r24, 0x4D	; 77
   20b5a:	9b e2       	ldi	r25, 0x2B	; 43
   20b5c:	0e 94 ff d4 	call	0x1a9fe	; 0x1a9fe <dma_channel_set_src_dir_mode>
	dma_channel_set_source_address(&dmach_dma0_conf, (uint16_t)(uintptr_t) &dac_io_dac0_buf[0][0]);
   20b60:	8f e6       	ldi	r24, 0x6F	; 111
   20b62:	9b e2       	ldi	r25, 0x2B	; 43
   20b64:	bc 01       	movw	r22, r24
   20b66:	8d e4       	ldi	r24, 0x4D	; 77
   20b68:	9b e2       	ldi	r25, 0x2B	; 43
   20b6a:	0e 94 8b d5 	call	0x1ab16	; 0x1ab16 <dma_channel_set_source_address>
	dma_channel_set_dest_reload_mode(&dmach_dma0_conf, DMA_CH_DESTRELOAD_BURST_gc);
   20b6e:	68 e0       	ldi	r22, 0x08	; 8
   20b70:	8d e4       	ldi	r24, 0x4D	; 77
   20b72:	9b e2       	ldi	r25, 0x2B	; 43
   20b74:	0e 94 db d4 	call	0x1a9b6	; 0x1a9b6 <dma_channel_set_dest_reload_mode>
	dma_channel_set_dest_dir_mode(&dmach_dma0_conf, DMA_CH_DESTDIR_INC_gc);
   20b78:	61 e0       	ldi	r22, 0x01	; 1
   20b7a:	8d e4       	ldi	r24, 0x4D	; 77
   20b7c:	9b e2       	ldi	r25, 0x2B	; 43
   20b7e:	0e 94 23 d5 	call	0x1aa46	; 0x1aa46 <dma_channel_set_dest_dir_mode>
	dma_channel_set_destination_address(&dmach_dma0_conf, (uint16_t)(uintptr_t) &DACB_CH0DATA);		// Access to CH0 and CH1
   20b82:	68 e3       	ldi	r22, 0x38	; 56
   20b84:	73 e0       	ldi	r23, 0x03	; 3
   20b86:	8d e4       	ldi	r24, 0x4D	; 77
   20b88:	9b e2       	ldi	r25, 0x2B	; 43
   20b8a:	0e 94 73 d5 	call	0x1aae6	; 0x1aae6 <dma_channel_set_destination_address>

	dma_channel_set_src_reload_mode(&dmach_dma1_conf, DMA_CH_SRCRELOAD_TRANSACTION_gc);
   20b8e:	60 ec       	ldi	r22, 0xC0	; 192
   20b90:	88 e5       	ldi	r24, 0x58	; 88
   20b92:	9b e2       	ldi	r25, 0x2B	; 43
   20b94:	0e 94 b7 d4 	call	0x1a96e	; 0x1a96e <dma_channel_set_src_reload_mode>
	dma_channel_set_src_dir_mode(&dmach_dma1_conf, DMA_CH_SRCDIR_INC_gc);
   20b98:	60 e1       	ldi	r22, 0x10	; 16
   20b9a:	88 e5       	ldi	r24, 0x58	; 88
   20b9c:	9b e2       	ldi	r25, 0x2B	; 43
   20b9e:	0e 94 ff d4 	call	0x1a9fe	; 0x1a9fe <dma_channel_set_src_dir_mode>
	dma_channel_set_source_address(&dmach_dma1_conf, (uint16_t)(uintptr_t) &dac_io_dac0_buf[1][0]);
   20ba2:	8f e8       	ldi	r24, 0x8F	; 143
   20ba4:	9b e2       	ldi	r25, 0x2B	; 43
   20ba6:	bc 01       	movw	r22, r24
   20ba8:	88 e5       	ldi	r24, 0x58	; 88
   20baa:	9b e2       	ldi	r25, 0x2B	; 43
   20bac:	0e 94 8b d5 	call	0x1ab16	; 0x1ab16 <dma_channel_set_source_address>
	dma_channel_set_dest_reload_mode(&dmach_dma1_conf, DMA_CH_DESTRELOAD_BURST_gc);
   20bb0:	68 e0       	ldi	r22, 0x08	; 8
   20bb2:	88 e5       	ldi	r24, 0x58	; 88
   20bb4:	9b e2       	ldi	r25, 0x2B	; 43
   20bb6:	0e 94 db d4 	call	0x1a9b6	; 0x1a9b6 <dma_channel_set_dest_reload_mode>
	dma_channel_set_dest_dir_mode(&dmach_dma1_conf, DMA_CH_DESTDIR_INC_gc);
   20bba:	61 e0       	ldi	r22, 0x01	; 1
   20bbc:	88 e5       	ldi	r24, 0x58	; 88
   20bbe:	9b e2       	ldi	r25, 0x2B	; 43
   20bc0:	0e 94 23 d5 	call	0x1aa46	; 0x1aa46 <dma_channel_set_dest_dir_mode>
	dma_channel_set_destination_address(&dmach_dma1_conf, (uint16_t)(uintptr_t) &DACB_CH0DATA);		// Access to CH0 and CH1
   20bc4:	68 e3       	ldi	r22, 0x38	; 56
   20bc6:	73 e0       	ldi	r23, 0x03	; 3
   20bc8:	88 e5       	ldi	r24, 0x58	; 88
   20bca:	9b e2       	ldi	r25, 0x2B	; 43
   20bcc:	0e 94 73 d5 	call	0x1aae6	; 0x1aae6 <dma_channel_set_destination_address>

	dma_channel_set_trigger_source(&dmach_dma0_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
   20bd0:	65 e2       	ldi	r22, 0x25	; 37
   20bd2:	8d e4       	ldi	r24, 0x4D	; 77
   20bd4:	9b e2       	ldi	r25, 0x2B	; 43
   20bd6:	0e 94 47 d5 	call	0x1aa8e	; 0x1aa8e <dma_channel_set_trigger_source>
	dma_channel_set_single_shot(&dmach_dma0_conf);
   20bda:	8d e4       	ldi	r24, 0x4D	; 77
   20bdc:	9b e2       	ldi	r25, 0x2B	; 43
   20bde:	0e 94 71 d4 	call	0x1a8e2	; 0x1a8e2 <dma_channel_set_single_shot>

	dma_channel_set_trigger_source(&dmach_dma1_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
   20be2:	65 e2       	ldi	r22, 0x25	; 37
   20be4:	88 e5       	ldi	r24, 0x58	; 88
   20be6:	9b e2       	ldi	r25, 0x2B	; 43
   20be8:	0e 94 47 d5 	call	0x1aa8e	; 0x1aa8e <dma_channel_set_trigger_source>
	dma_channel_set_single_shot(&dmach_dma1_conf);
   20bec:	88 e5       	ldi	r24, 0x58	; 88
   20bee:	9b e2       	ldi	r25, 0x2B	; 43
   20bf0:	0e 94 71 d4 	call	0x1a8e2	; 0x1a8e2 <dma_channel_set_single_shot>

	task_dac(tcc1_get_time());																		// Calculate DDS increments
   20bf4:	15 d9       	rcall	.-3542   	; 0x1fe20 <tcc1_get_time>
   20bf6:	dc 01       	movw	r26, r24
   20bf8:	cb 01       	movw	r24, r22
   20bfa:	bc 01       	movw	r22, r24
   20bfc:	cd 01       	movw	r24, r26
   20bfe:	70 d0       	rcall	.+224    	; 0x20ce0 <task_dac>
}
   20c00:	00 00       	nop
   20c02:	df 91       	pop	r29
   20c04:	cf 91       	pop	r28
   20c06:	08 95       	ret

00020c08 <dma_start>:

static void dma_start(void)
{
   20c08:	cf 93       	push	r28
   20c0a:	df 93       	push	r29
   20c0c:	cd b7       	in	r28, 0x3d	; 61
   20c0e:	de b7       	in	r29, 0x3e	; 62
	dma_enable();
   20c10:	0e 94 90 54 	call	0xa920	; 0xa920 <dma_enable>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_A, isr_dma_dac_ch0_A);
   20c14:	65 e7       	ldi	r22, 0x75	; 117
   20c16:	71 e0       	ldi	r23, 0x01	; 1
   20c18:	80 e0       	ldi	r24, 0x00	; 0
   20c1a:	0e 94 ba 54 	call	0xa974	; 0xa974 <dma_set_callback>
	dma_channel_set_interrupt_level(&dmach_dma0_conf, DMA_INT_LVL_MED);
   20c1e:	62 e0       	ldi	r22, 0x02	; 2
   20c20:	8d e4       	ldi	r24, 0x4D	; 77
   20c22:	9b e2       	ldi	r25, 0x2B	; 43
   20c24:	0e 94 89 d4 	call	0x1a912	; 0x1a912 <dma_channel_set_interrupt_level>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_B, isr_dma_dac_ch0_B);
   20c28:	6b e9       	ldi	r22, 0x9B	; 155
   20c2a:	71 e0       	ldi	r23, 0x01	; 1
   20c2c:	81 e0       	ldi	r24, 0x01	; 1
   20c2e:	0e 94 ba 54 	call	0xa974	; 0xa974 <dma_set_callback>
	dma_channel_set_interrupt_level(&dmach_dma1_conf, DMA_INT_LVL_MED);
   20c32:	62 e0       	ldi	r22, 0x02	; 2
   20c34:	88 e5       	ldi	r24, 0x58	; 88
   20c36:	9b e2       	ldi	r25, 0x2B	; 43
   20c38:	0e 94 89 d4 	call	0x1a912	; 0x1a912 <dma_channel_set_interrupt_level>

	dma_set_priority_mode(DMA_PRIMODE_CH01RR23_gc);
   20c3c:	82 e0       	ldi	r24, 0x02	; 2
   20c3e:	0e 94 eb d3 	call	0x1a7d6	; 0x1a7d6 <dma_set_priority_mode>
	dma_set_double_buffer_mode(DMA_DBUFMODE_CH01_gc);
   20c42:	84 e0       	ldi	r24, 0x04	; 4
   20c44:	0e 94 08 d4 	call	0x1a810	; 0x1a810 <dma_set_double_buffer_mode>

	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_A, &dmach_dma0_conf);
   20c48:	6d e4       	ldi	r22, 0x4D	; 77
   20c4a:	7b e2       	ldi	r23, 0x2B	; 43
   20c4c:	80 e0       	ldi	r24, 0x00	; 0
   20c4e:	0e 94 e1 55 	call	0xabc2	; 0xabc2 <dma_channel_write_config>
	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_B, &dmach_dma1_conf);
   20c52:	68 e5       	ldi	r22, 0x58	; 88
   20c54:	7b e2       	ldi	r23, 0x2B	; 43
   20c56:	81 e0       	ldi	r24, 0x01	; 1
   20c58:	0e 94 e1 55 	call	0xabc2	; 0xabc2 <dma_channel_write_config>
}
   20c5c:	00 00       	nop
   20c5e:	df 91       	pop	r29
   20c60:	cf 91       	pop	r28
   20c62:	08 95       	ret

00020c64 <isr_dma_dac_ch0_A>:

static void isr_dma_dac_ch0_A(enum dma_channel_status status)
{
   20c64:	0f 93       	push	r16
   20c66:	1f 93       	push	r17
   20c68:	cf 93       	push	r28
   20c6a:	df 93       	push	r29
   20c6c:	1f 92       	push	r1
   20c6e:	cd b7       	in	r28, 0x3d	; 61
   20c70:	de b7       	in	r29, 0x3e	; 62
   20c72:	89 83       	std	Y+1, r24	; 0x01
	dma_channel_enable(DMA_CHANNEL_DACB_CH0_B);
   20c74:	81 e0       	ldi	r24, 0x01	; 1
   20c76:	0e 94 25 d4 	call	0x1a84a	; 0x1a84a <dma_channel_enable>

	cpu_irq_enable();
   20c7a:	78 94       	sei
	calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   20c7c:	0b e6       	ldi	r16, 0x6B	; 107
   20c7e:	1b e2       	ldi	r17, 0x2B	; 43
   20c80:	21 e4       	ldi	r18, 0x41	; 65
   20c82:	30 e2       	ldi	r19, 0x20	; 32
   20c84:	43 e6       	ldi	r20, 0x63	; 99
   20c86:	5b e2       	ldi	r21, 0x2B	; 43
   20c88:	67 e6       	ldi	r22, 0x67	; 103
   20c8a:	7b e2       	ldi	r23, 0x2B	; 43
   20c8c:	8f e6       	ldi	r24, 0x6F	; 111
   20c8e:	9b e2       	ldi	r25, 0x2B	; 43
   20c90:	0e 94 7d ee 	call	0x1dcfa	; 0x1dcfa <calc_next_frame>
}
   20c94:	00 00       	nop
   20c96:	0f 90       	pop	r0
   20c98:	df 91       	pop	r29
   20c9a:	cf 91       	pop	r28
   20c9c:	1f 91       	pop	r17
   20c9e:	0f 91       	pop	r16
   20ca0:	08 95       	ret

00020ca2 <isr_dma_dac_ch0_B>:

static void isr_dma_dac_ch0_B(enum dma_channel_status status)
{
   20ca2:	0f 93       	push	r16
   20ca4:	1f 93       	push	r17
   20ca6:	cf 93       	push	r28
   20ca8:	df 93       	push	r29
   20caa:	1f 92       	push	r1
   20cac:	cd b7       	in	r28, 0x3d	; 61
   20cae:	de b7       	in	r29, 0x3e	; 62
   20cb0:	89 83       	std	Y+1, r24	; 0x01
	dma_channel_enable(DMA_CHANNEL_DACB_CH0_A);
   20cb2:	80 e0       	ldi	r24, 0x00	; 0
   20cb4:	0e 94 25 d4 	call	0x1a84a	; 0x1a84a <dma_channel_enable>

	cpu_irq_enable();
   20cb8:	78 94       	sei
	calc_next_frame(&dac_io_dac0_buf[1][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   20cba:	0b e6       	ldi	r16, 0x6B	; 107
   20cbc:	1b e2       	ldi	r17, 0x2B	; 43
   20cbe:	21 e4       	ldi	r18, 0x41	; 65
   20cc0:	30 e2       	ldi	r19, 0x20	; 32
   20cc2:	43 e6       	ldi	r20, 0x63	; 99
   20cc4:	5b e2       	ldi	r21, 0x2B	; 43
   20cc6:	67 e6       	ldi	r22, 0x67	; 103
   20cc8:	7b e2       	ldi	r23, 0x2B	; 43
   20cca:	8f e8       	ldi	r24, 0x8F	; 143
   20ccc:	9b e2       	ldi	r25, 0x2B	; 43
   20cce:	0e 94 7d ee 	call	0x1dcfa	; 0x1dcfa <calc_next_frame>
}
   20cd2:	00 00       	nop
   20cd4:	0f 90       	pop	r0
   20cd6:	df 91       	pop	r29
   20cd8:	cf 91       	pop	r28
   20cda:	1f 91       	pop	r17
   20cdc:	0f 91       	pop	r16
   20cde:	08 95       	ret

00020ce0 <task_dac>:


/* The LOOP section */

static void task_dac(uint32_t now)
{	/* Calculation of the DDS increments */
   20ce0:	2f 92       	push	r2
   20ce2:	3f 92       	push	r3
   20ce4:	4f 92       	push	r4
   20ce6:	5f 92       	push	r5
   20ce8:	6f 92       	push	r6
   20cea:	7f 92       	push	r7
   20cec:	8f 92       	push	r8
   20cee:	9f 92       	push	r9
   20cf0:	af 92       	push	r10
   20cf2:	bf 92       	push	r11
   20cf4:	cf 92       	push	r12
   20cf6:	df 92       	push	r13
   20cf8:	ef 92       	push	r14
   20cfa:	ff 92       	push	r15
   20cfc:	0f 93       	push	r16
   20cfe:	1f 93       	push	r17
   20d00:	cf 93       	push	r28
   20d02:	df 93       	push	r29
   20d04:	cd b7       	in	r28, 0x3d	; 61
   20d06:	de b7       	in	r29, 0x3e	; 62
   20d08:	66 97       	sbiw	r28, 0x16	; 22
   20d0a:	cd bf       	out	0x3d, r28	; 61
   20d0c:	de bf       	out	0x3e, r29	; 62
   20d0e:	6b 8b       	std	Y+19, r22	; 0x13
   20d10:	7c 8b       	std	Y+20, r23	; 0x14
   20d12:	8d 8b       	std	Y+21, r24	; 0x15
   20d14:	9e 8b       	std	Y+22, r25	; 0x16
	static uint32_t s_dds1_freq_mHz = 0UL;
	uint32_t l_dds0_freq_mHz, l_dds1_freq_mHz;

	/* Setting the pair of frequencies */
	{
		irqflags_t flags		= cpu_irq_save();
   20d16:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   20d1a:	89 83       	std	Y+1, r24	; 0x01
		l_dds0_freq_mHz			= dds0_freq_mHz;
   20d1c:	80 91 39 20 	lds	r24, 0x2039	; 0x802039 <dds0_freq_mHz>
   20d20:	90 91 3a 20 	lds	r25, 0x203A	; 0x80203a <dds0_freq_mHz+0x1>
   20d24:	a0 91 3b 20 	lds	r26, 0x203B	; 0x80203b <dds0_freq_mHz+0x2>
   20d28:	b0 91 3c 20 	lds	r27, 0x203C	; 0x80203c <dds0_freq_mHz+0x3>
   20d2c:	8a 83       	std	Y+2, r24	; 0x02
   20d2e:	9b 83       	std	Y+3, r25	; 0x03
   20d30:	ac 83       	std	Y+4, r26	; 0x04
   20d32:	bd 83       	std	Y+5, r27	; 0x05
		l_dds1_freq_mHz			= dds1_freq_mHz;
   20d34:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <dds1_freq_mHz>
   20d38:	90 91 3e 20 	lds	r25, 0x203E	; 0x80203e <dds1_freq_mHz+0x1>
   20d3c:	a0 91 3f 20 	lds	r26, 0x203F	; 0x80203f <dds1_freq_mHz+0x2>
   20d40:	b0 91 40 20 	lds	r27, 0x2040	; 0x802040 <dds1_freq_mHz+0x3>
   20d44:	8e 83       	std	Y+6, r24	; 0x06
   20d46:	9f 83       	std	Y+7, r25	; 0x07
   20d48:	a8 87       	std	Y+8, r26	; 0x08
   20d4a:	b9 87       	std	Y+9, r27	; 0x09
		cpu_irq_restore(flags);
   20d4c:	89 81       	ldd	r24, Y+1	; 0x01
   20d4e:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}

	if ((l_dds0_freq_mHz != s_dds0_freq_mHz) || (l_dds1_freq_mHz != s_dds1_freq_mHz)) {
   20d52:	80 91 d3 2b 	lds	r24, 0x2BD3	; 0x802bd3 <s_dds0_freq_mHz.8897>
   20d56:	90 91 d4 2b 	lds	r25, 0x2BD4	; 0x802bd4 <s_dds0_freq_mHz.8897+0x1>
   20d5a:	a0 91 d5 2b 	lds	r26, 0x2BD5	; 0x802bd5 <s_dds0_freq_mHz.8897+0x2>
   20d5e:	b0 91 d6 2b 	lds	r27, 0x2BD6	; 0x802bd6 <s_dds0_freq_mHz.8897+0x3>
   20d62:	2a 81       	ldd	r18, Y+2	; 0x02
   20d64:	3b 81       	ldd	r19, Y+3	; 0x03
   20d66:	4c 81       	ldd	r20, Y+4	; 0x04
   20d68:	5d 81       	ldd	r21, Y+5	; 0x05
   20d6a:	28 17       	cp	r18, r24
   20d6c:	39 07       	cpc	r19, r25
   20d6e:	4a 07       	cpc	r20, r26
   20d70:	5b 07       	cpc	r21, r27
   20d72:	91 f4       	brne	.+36     	; 0x20d98 <task_dac+0xb8>
   20d74:	80 91 d7 2b 	lds	r24, 0x2BD7	; 0x802bd7 <s_dds1_freq_mHz.8898>
   20d78:	90 91 d8 2b 	lds	r25, 0x2BD8	; 0x802bd8 <s_dds1_freq_mHz.8898+0x1>
   20d7c:	a0 91 d9 2b 	lds	r26, 0x2BD9	; 0x802bd9 <s_dds1_freq_mHz.8898+0x2>
   20d80:	b0 91 da 2b 	lds	r27, 0x2BDA	; 0x802bda <s_dds1_freq_mHz.8898+0x3>
   20d84:	2e 81       	ldd	r18, Y+6	; 0x06
   20d86:	3f 81       	ldd	r19, Y+7	; 0x07
   20d88:	48 85       	ldd	r20, Y+8	; 0x08
   20d8a:	59 85       	ldd	r21, Y+9	; 0x09
   20d8c:	28 17       	cp	r18, r24
   20d8e:	39 07       	cpc	r19, r25
   20d90:	4a 07       	cpc	r20, r26
   20d92:	5b 07       	cpc	r21, r27
   20d94:	09 f4       	brne	.+2      	; 0x20d98 <task_dac+0xb8>
   20d96:	f8 c0       	rjmp	.+496    	; 0x20f88 <task_dac+0x2a8>
		/* DDS increment calculation */
		uint32_t l_dds0_inc = (uint32_t) (((uint64_t)dds0_freq_mHz * UINT32_MAX) / (DAC_RATE_OF_CONV * 1000UL));
   20d98:	80 91 39 20 	lds	r24, 0x2039	; 0x802039 <dds0_freq_mHz>
   20d9c:	90 91 3a 20 	lds	r25, 0x203A	; 0x80203a <dds0_freq_mHz+0x1>
   20da0:	a0 91 3b 20 	lds	r26, 0x203B	; 0x80203b <dds0_freq_mHz+0x2>
   20da4:	b0 91 3c 20 	lds	r27, 0x203C	; 0x80203c <dds0_freq_mHz+0x3>
   20da8:	1c 01       	movw	r2, r24
   20daa:	2d 01       	movw	r4, r26
   20dac:	61 2c       	mov	r6, r1
   20dae:	71 2c       	mov	r7, r1
   20db0:	43 01       	movw	r8, r6
   20db2:	aa 24       	eor	r10, r10
   20db4:	aa 94       	dec	r10
   20db6:	bb 24       	eor	r11, r11
   20db8:	ba 94       	dec	r11
   20dba:	cc 24       	eor	r12, r12
   20dbc:	ca 94       	dec	r12
   20dbe:	dd 24       	eor	r13, r13
   20dc0:	da 94       	dec	r13
   20dc2:	e1 2c       	mov	r14, r1
   20dc4:	f1 2c       	mov	r15, r1
   20dc6:	00 e0       	ldi	r16, 0x00	; 0
   20dc8:	10 e0       	ldi	r17, 0x00	; 0
   20dca:	22 2d       	mov	r18, r2
   20dcc:	33 2d       	mov	r19, r3
   20dce:	44 2d       	mov	r20, r4
   20dd0:	55 2d       	mov	r21, r5
   20dd2:	66 2d       	mov	r22, r6
   20dd4:	77 2d       	mov	r23, r7
   20dd6:	88 2d       	mov	r24, r8
   20dd8:	99 2d       	mov	r25, r9
   20dda:	0f 94 c1 38 	call	0x27182	; 0x27182 <__muldi3>
   20dde:	a2 2e       	mov	r10, r18
   20de0:	b3 2e       	mov	r11, r19
   20de2:	c4 2e       	mov	r12, r20
   20de4:	d5 2e       	mov	r13, r21
   20de6:	e6 2e       	mov	r14, r22
   20de8:	f7 2e       	mov	r15, r23
   20dea:	08 2f       	mov	r16, r24
   20dec:	19 2f       	mov	r17, r25
   20dee:	2a 2c       	mov	r2, r10
   20df0:	3b 2c       	mov	r3, r11
   20df2:	4c 2c       	mov	r4, r12
   20df4:	5d 2c       	mov	r5, r13
   20df6:	6e 2c       	mov	r6, r14
   20df8:	7f 2c       	mov	r7, r15
   20dfa:	80 2e       	mov	r8, r16
   20dfc:	91 2e       	mov	r9, r17
   20dfe:	a1 2c       	mov	r10, r1
   20e00:	0f 2e       	mov	r0, r31
   20e02:	fc e6       	ldi	r31, 0x6C	; 108
   20e04:	bf 2e       	mov	r11, r31
   20e06:	f0 2d       	mov	r31, r0
   20e08:	0f 2e       	mov	r0, r31
   20e0a:	fc ed       	ldi	r31, 0xDC	; 220
   20e0c:	cf 2e       	mov	r12, r31
   20e0e:	f0 2d       	mov	r31, r0
   20e10:	68 94       	set
   20e12:	dd 24       	eor	r13, r13
   20e14:	d1 f8       	bld	r13, 1
   20e16:	e1 2c       	mov	r14, r1
   20e18:	f1 2c       	mov	r15, r1
   20e1a:	00 e0       	ldi	r16, 0x00	; 0
   20e1c:	10 e0       	ldi	r17, 0x00	; 0
   20e1e:	22 2d       	mov	r18, r2
   20e20:	33 2d       	mov	r19, r3
   20e22:	44 2d       	mov	r20, r4
   20e24:	55 2d       	mov	r21, r5
   20e26:	66 2d       	mov	r22, r6
   20e28:	77 2d       	mov	r23, r7
   20e2a:	88 2d       	mov	r24, r8
   20e2c:	99 2d       	mov	r25, r9
   20e2e:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   20e32:	a2 2e       	mov	r10, r18
   20e34:	b3 2e       	mov	r11, r19
   20e36:	c4 2e       	mov	r12, r20
   20e38:	d5 2e       	mov	r13, r21
   20e3a:	e6 2e       	mov	r14, r22
   20e3c:	f7 2e       	mov	r15, r23
   20e3e:	08 2f       	mov	r16, r24
   20e40:	19 2f       	mov	r17, r25
   20e42:	2a 2d       	mov	r18, r10
   20e44:	3b 2d       	mov	r19, r11
   20e46:	4c 2d       	mov	r20, r12
   20e48:	5d 2d       	mov	r21, r13
   20e4a:	6e 2d       	mov	r22, r14
   20e4c:	7f 2d       	mov	r23, r15
   20e4e:	80 2f       	mov	r24, r16
   20e50:	91 2f       	mov	r25, r17
   20e52:	2a 87       	std	Y+10, r18	; 0x0a
   20e54:	3b 87       	std	Y+11, r19	; 0x0b
   20e56:	4c 87       	std	Y+12, r20	; 0x0c
   20e58:	5d 87       	std	Y+13, r21	; 0x0d
		uint32_t l_dds1_inc = (uint32_t) (((uint64_t)dds1_freq_mHz * UINT32_MAX) / (DAC_RATE_OF_CONV * 1000UL));
   20e5a:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <dds1_freq_mHz>
   20e5e:	90 91 3e 20 	lds	r25, 0x203E	; 0x80203e <dds1_freq_mHz+0x1>
   20e62:	a0 91 3f 20 	lds	r26, 0x203F	; 0x80203f <dds1_freq_mHz+0x2>
   20e66:	b0 91 40 20 	lds	r27, 0x2040	; 0x802040 <dds1_freq_mHz+0x3>
   20e6a:	1c 01       	movw	r2, r24
   20e6c:	2d 01       	movw	r4, r26
   20e6e:	61 2c       	mov	r6, r1
   20e70:	71 2c       	mov	r7, r1
   20e72:	43 01       	movw	r8, r6
   20e74:	aa 24       	eor	r10, r10
   20e76:	aa 94       	dec	r10
   20e78:	bb 24       	eor	r11, r11
   20e7a:	ba 94       	dec	r11
   20e7c:	cc 24       	eor	r12, r12
   20e7e:	ca 94       	dec	r12
   20e80:	dd 24       	eor	r13, r13
   20e82:	da 94       	dec	r13
   20e84:	e1 2c       	mov	r14, r1
   20e86:	f1 2c       	mov	r15, r1
   20e88:	00 e0       	ldi	r16, 0x00	; 0
   20e8a:	10 e0       	ldi	r17, 0x00	; 0
   20e8c:	22 2d       	mov	r18, r2
   20e8e:	33 2d       	mov	r19, r3
   20e90:	44 2d       	mov	r20, r4
   20e92:	55 2d       	mov	r21, r5
   20e94:	66 2d       	mov	r22, r6
   20e96:	77 2d       	mov	r23, r7
   20e98:	88 2d       	mov	r24, r8
   20e9a:	99 2d       	mov	r25, r9
   20e9c:	0f 94 c1 38 	call	0x27182	; 0x27182 <__muldi3>
   20ea0:	a2 2e       	mov	r10, r18
   20ea2:	b3 2e       	mov	r11, r19
   20ea4:	c4 2e       	mov	r12, r20
   20ea6:	d5 2e       	mov	r13, r21
   20ea8:	e6 2e       	mov	r14, r22
   20eaa:	f7 2e       	mov	r15, r23
   20eac:	08 2f       	mov	r16, r24
   20eae:	19 2f       	mov	r17, r25
   20eb0:	2a 2c       	mov	r2, r10
   20eb2:	3b 2c       	mov	r3, r11
   20eb4:	4c 2c       	mov	r4, r12
   20eb6:	5d 2c       	mov	r5, r13
   20eb8:	6e 2c       	mov	r6, r14
   20eba:	7f 2c       	mov	r7, r15
   20ebc:	80 2e       	mov	r8, r16
   20ebe:	91 2e       	mov	r9, r17
   20ec0:	a1 2c       	mov	r10, r1
   20ec2:	0f 2e       	mov	r0, r31
   20ec4:	fc e6       	ldi	r31, 0x6C	; 108
   20ec6:	bf 2e       	mov	r11, r31
   20ec8:	f0 2d       	mov	r31, r0
   20eca:	0f 2e       	mov	r0, r31
   20ecc:	fc ed       	ldi	r31, 0xDC	; 220
   20ece:	cf 2e       	mov	r12, r31
   20ed0:	f0 2d       	mov	r31, r0
   20ed2:	68 94       	set
   20ed4:	dd 24       	eor	r13, r13
   20ed6:	d1 f8       	bld	r13, 1
   20ed8:	e1 2c       	mov	r14, r1
   20eda:	f1 2c       	mov	r15, r1
   20edc:	00 e0       	ldi	r16, 0x00	; 0
   20ede:	10 e0       	ldi	r17, 0x00	; 0
   20ee0:	22 2d       	mov	r18, r2
   20ee2:	33 2d       	mov	r19, r3
   20ee4:	44 2d       	mov	r20, r4
   20ee6:	55 2d       	mov	r21, r5
   20ee8:	66 2d       	mov	r22, r6
   20eea:	77 2d       	mov	r23, r7
   20eec:	88 2d       	mov	r24, r8
   20eee:	99 2d       	mov	r25, r9
   20ef0:	0f 94 3f 39 	call	0x2727e	; 0x2727e <__udivdi3>
   20ef4:	a2 2e       	mov	r10, r18
   20ef6:	b3 2e       	mov	r11, r19
   20ef8:	c4 2e       	mov	r12, r20
   20efa:	d5 2e       	mov	r13, r21
   20efc:	e6 2e       	mov	r14, r22
   20efe:	f7 2e       	mov	r15, r23
   20f00:	08 2f       	mov	r16, r24
   20f02:	19 2f       	mov	r17, r25
   20f04:	2a 2d       	mov	r18, r10
   20f06:	3b 2d       	mov	r19, r11
   20f08:	4c 2d       	mov	r20, r12
   20f0a:	5d 2d       	mov	r21, r13
   20f0c:	6e 2d       	mov	r22, r14
   20f0e:	7f 2d       	mov	r23, r15
   20f10:	80 2f       	mov	r24, r16
   20f12:	91 2f       	mov	r25, r17
   20f14:	2e 87       	std	Y+14, r18	; 0x0e
   20f16:	3f 87       	std	Y+15, r19	; 0x0f
   20f18:	48 8b       	std	Y+16, r20	; 0x10
   20f1a:	59 8b       	std	Y+17, r21	; 0x11
		s_dds0_freq_mHz = l_dds0_freq_mHz;
   20f1c:	8a 81       	ldd	r24, Y+2	; 0x02
   20f1e:	9b 81       	ldd	r25, Y+3	; 0x03
   20f20:	ac 81       	ldd	r26, Y+4	; 0x04
   20f22:	bd 81       	ldd	r27, Y+5	; 0x05
   20f24:	80 93 d3 2b 	sts	0x2BD3, r24	; 0x802bd3 <s_dds0_freq_mHz.8897>
   20f28:	90 93 d4 2b 	sts	0x2BD4, r25	; 0x802bd4 <s_dds0_freq_mHz.8897+0x1>
   20f2c:	a0 93 d5 2b 	sts	0x2BD5, r26	; 0x802bd5 <s_dds0_freq_mHz.8897+0x2>
   20f30:	b0 93 d6 2b 	sts	0x2BD6, r27	; 0x802bd6 <s_dds0_freq_mHz.8897+0x3>
		s_dds1_freq_mHz = l_dds1_freq_mHz;
   20f34:	8e 81       	ldd	r24, Y+6	; 0x06
   20f36:	9f 81       	ldd	r25, Y+7	; 0x07
   20f38:	a8 85       	ldd	r26, Y+8	; 0x08
   20f3a:	b9 85       	ldd	r27, Y+9	; 0x09
   20f3c:	80 93 d7 2b 	sts	0x2BD7, r24	; 0x802bd7 <s_dds1_freq_mHz.8898>
   20f40:	90 93 d8 2b 	sts	0x2BD8, r25	; 0x802bd8 <s_dds1_freq_mHz.8898+0x1>
   20f44:	a0 93 d9 2b 	sts	0x2BD9, r26	; 0x802bd9 <s_dds1_freq_mHz.8898+0x2>
   20f48:	b0 93 da 2b 	sts	0x2BDA, r27	; 0x802bda <s_dds1_freq_mHz.8898+0x3>

		/* Setting the pair of increments */
		{
			irqflags_t flags	= cpu_irq_save();
   20f4c:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   20f50:	8a 8b       	std	Y+18, r24	; 0x12
			dds0_inc			= l_dds0_inc;
   20f52:	8a 85       	ldd	r24, Y+10	; 0x0a
   20f54:	9b 85       	ldd	r25, Y+11	; 0x0b
   20f56:	ac 85       	ldd	r26, Y+12	; 0x0c
   20f58:	bd 85       	ldd	r27, Y+13	; 0x0d
   20f5a:	80 93 63 2b 	sts	0x2B63, r24	; 0x802b63 <dds0_inc>
   20f5e:	90 93 64 2b 	sts	0x2B64, r25	; 0x802b64 <dds0_inc+0x1>
   20f62:	a0 93 65 2b 	sts	0x2B65, r26	; 0x802b65 <dds0_inc+0x2>
   20f66:	b0 93 66 2b 	sts	0x2B66, r27	; 0x802b66 <dds0_inc+0x3>
			dds1_inc			= l_dds1_inc;
   20f6a:	8e 85       	ldd	r24, Y+14	; 0x0e
   20f6c:	9f 85       	ldd	r25, Y+15	; 0x0f
   20f6e:	a8 89       	ldd	r26, Y+16	; 0x10
   20f70:	b9 89       	ldd	r27, Y+17	; 0x11
   20f72:	80 93 6b 2b 	sts	0x2B6B, r24	; 0x802b6b <dds1_inc>
   20f76:	90 93 6c 2b 	sts	0x2B6C, r25	; 0x802b6c <dds1_inc+0x1>
   20f7a:	a0 93 6d 2b 	sts	0x2B6D, r26	; 0x802b6d <dds1_inc+0x2>
   20f7e:	b0 93 6e 2b 	sts	0x2B6E, r27	; 0x802b6e <dds1_inc+0x3>
			cpu_irq_restore(flags);
   20f82:	8a 89       	ldd	r24, Y+18	; 0x12
   20f84:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}
	}
}
   20f88:	00 00       	nop
   20f8a:	66 96       	adiw	r28, 0x16	; 22
   20f8c:	cd bf       	out	0x3d, r28	; 61
   20f8e:	de bf       	out	0x3e, r29	; 62
   20f90:	df 91       	pop	r29
   20f92:	cf 91       	pop	r28
   20f94:	1f 91       	pop	r17
   20f96:	0f 91       	pop	r16
   20f98:	ff 90       	pop	r15
   20f9a:	ef 90       	pop	r14
   20f9c:	df 90       	pop	r13
   20f9e:	cf 90       	pop	r12
   20fa0:	bf 90       	pop	r11
   20fa2:	af 90       	pop	r10
   20fa4:	9f 90       	pop	r9
   20fa6:	8f 90       	pop	r8
   20fa8:	7f 90       	pop	r7
   20faa:	6f 90       	pop	r6
   20fac:	5f 90       	pop	r5
   20fae:	4f 90       	pop	r4
   20fb0:	3f 90       	pop	r3
   20fb2:	2f 90       	pop	r2
   20fb4:	08 95       	ret

00020fb6 <task_adc>:

static void task_adc(uint32_t now)
{	/* Calculations of the ADC values for the presentation layer */
   20fb6:	ef 92       	push	r14
   20fb8:	ff 92       	push	r15
   20fba:	0f 93       	push	r16
   20fbc:	1f 93       	push	r17
   20fbe:	cf 93       	push	r28
   20fc0:	df 93       	push	r29
   20fc2:	cd b7       	in	r28, 0x3d	; 61
   20fc4:	de b7       	in	r29, 0x3e	; 62
   20fc6:	e0 97       	sbiw	r28, 0x30	; 48
   20fc8:	cd bf       	out	0x3d, r28	; 61
   20fca:	de bf       	out	0x3e, r29	; 62
   20fcc:	6d a7       	std	Y+45, r22	; 0x2d
   20fce:	7e a7       	std	Y+46, r23	; 0x2e
   20fd0:	8f a7       	std	Y+47, r24	; 0x2f
   20fd2:	98 ab       	std	Y+48, r25	; 0x30
	static uint32_t adc_last = 0;

	if ((now - adc_last) >= 500 || (now < adc_last)) {
   20fd4:	80 91 db 2b 	lds	r24, 0x2BDB	; 0x802bdb <adc_last.8908>
   20fd8:	90 91 dc 2b 	lds	r25, 0x2BDC	; 0x802bdc <adc_last.8908+0x1>
   20fdc:	a0 91 dd 2b 	lds	r26, 0x2BDD	; 0x802bdd <adc_last.8908+0x2>
   20fe0:	b0 91 de 2b 	lds	r27, 0x2BDE	; 0x802bde <adc_last.8908+0x3>
   20fe4:	2d a5       	ldd	r18, Y+45	; 0x2d
   20fe6:	3e a5       	ldd	r19, Y+46	; 0x2e
   20fe8:	4f a5       	ldd	r20, Y+47	; 0x2f
   20fea:	58 a9       	ldd	r21, Y+48	; 0x30
   20fec:	79 01       	movw	r14, r18
   20fee:	8a 01       	movw	r16, r20
   20ff0:	e8 1a       	sub	r14, r24
   20ff2:	f9 0a       	sbc	r15, r25
   20ff4:	0a 0b       	sbc	r16, r26
   20ff6:	1b 0b       	sbc	r17, r27
   20ff8:	d8 01       	movw	r26, r16
   20ffa:	c7 01       	movw	r24, r14
   20ffc:	84 3f       	cpi	r24, 0xF4	; 244
   20ffe:	91 40       	sbci	r25, 0x01	; 1
   21000:	a1 05       	cpc	r26, r1
   21002:	b1 05       	cpc	r27, r1
   21004:	90 f4       	brcc	.+36     	; 0x2102a <task_adc+0x74>
   21006:	80 91 db 2b 	lds	r24, 0x2BDB	; 0x802bdb <adc_last.8908>
   2100a:	90 91 dc 2b 	lds	r25, 0x2BDC	; 0x802bdc <adc_last.8908+0x1>
   2100e:	a0 91 dd 2b 	lds	r26, 0x2BDD	; 0x802bdd <adc_last.8908+0x2>
   21012:	b0 91 de 2b 	lds	r27, 0x2BDE	; 0x802bde <adc_last.8908+0x3>
   21016:	2d a5       	ldd	r18, Y+45	; 0x2d
   21018:	3e a5       	ldd	r19, Y+46	; 0x2e
   2101a:	4f a5       	ldd	r20, Y+47	; 0x2f
   2101c:	58 a9       	ldd	r21, Y+48	; 0x30
   2101e:	28 17       	cp	r18, r24
   21020:	39 07       	cpc	r19, r25
   21022:	4a 07       	cpc	r20, r26
   21024:	5b 07       	cpc	r21, r27
   21026:	08 f0       	brcs	.+2      	; 0x2102a <task_adc+0x74>
   21028:	95 c1       	rjmp	.+810    	; 0x21354 <task_adc+0x39e>
		uint32_t l_adc_vctcxo_cur, l_adc_5v0_cur, l_adc_vbat_cur, l_adc_io_adc4_cur, l_adc_io_adc5_cur;
		uint32_t l_adc_silence_cur, l_adc_temp_cur;

		adc_last = now;
   2102a:	8d a5       	ldd	r24, Y+45	; 0x2d
   2102c:	9e a5       	ldd	r25, Y+46	; 0x2e
   2102e:	af a5       	ldd	r26, Y+47	; 0x2f
   21030:	b8 a9       	ldd	r27, Y+48	; 0x30
   21032:	80 93 db 2b 	sts	0x2BDB, r24	; 0x802bdb <adc_last.8908>
   21036:	90 93 dc 2b 	sts	0x2BDC, r25	; 0x802bdc <adc_last.8908+0x1>
   2103a:	a0 93 dd 2b 	sts	0x2BDD, r26	; 0x802bdd <adc_last.8908+0x2>
   2103e:	b0 93 de 2b 	sts	0x2BDE, r27	; 0x802bde <adc_last.8908+0x3>

		/* Getting a copy of the values */
		{
			irqflags_t flags	= cpu_irq_save();
   21042:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   21046:	89 83       	std	Y+1, r24	; 0x01
			l_adc_vctcxo_cur	= g_adc_vctcxo_cur;
   21048:	80 91 c5 28 	lds	r24, 0x28C5	; 0x8028c5 <g_adc_vctcxo_cur>
   2104c:	90 91 c6 28 	lds	r25, 0x28C6	; 0x8028c6 <g_adc_vctcxo_cur+0x1>
   21050:	a0 91 c7 28 	lds	r26, 0x28C7	; 0x8028c7 <g_adc_vctcxo_cur+0x2>
   21054:	b0 91 c8 28 	lds	r27, 0x28C8	; 0x8028c8 <g_adc_vctcxo_cur+0x3>
   21058:	8a 83       	std	Y+2, r24	; 0x02
   2105a:	9b 83       	std	Y+3, r25	; 0x03
   2105c:	ac 83       	std	Y+4, r26	; 0x04
   2105e:	bd 83       	std	Y+5, r27	; 0x05
			l_adc_5v0_cur		= g_adc_5v0_cur;
   21060:	80 91 cf 28 	lds	r24, 0x28CF	; 0x8028cf <g_adc_5v0_cur>
   21064:	90 91 d0 28 	lds	r25, 0x28D0	; 0x8028d0 <g_adc_5v0_cur+0x1>
   21068:	a0 91 d1 28 	lds	r26, 0x28D1	; 0x8028d1 <g_adc_5v0_cur+0x2>
   2106c:	b0 91 d2 28 	lds	r27, 0x28D2	; 0x8028d2 <g_adc_5v0_cur+0x3>
   21070:	8e 83       	std	Y+6, r24	; 0x06
   21072:	9f 83       	std	Y+7, r25	; 0x07
   21074:	a8 87       	std	Y+8, r26	; 0x08
   21076:	b9 87       	std	Y+9, r27	; 0x09
			l_adc_vbat_cur		= g_adc_vbat_cur;
   21078:	80 91 d9 28 	lds	r24, 0x28D9	; 0x8028d9 <g_adc_vbat_cur>
   2107c:	90 91 da 28 	lds	r25, 0x28DA	; 0x8028da <g_adc_vbat_cur+0x1>
   21080:	a0 91 db 28 	lds	r26, 0x28DB	; 0x8028db <g_adc_vbat_cur+0x2>
   21084:	b0 91 dc 28 	lds	r27, 0x28DC	; 0x8028dc <g_adc_vbat_cur+0x3>
   21088:	8a 87       	std	Y+10, r24	; 0x0a
   2108a:	9b 87       	std	Y+11, r25	; 0x0b
   2108c:	ac 87       	std	Y+12, r26	; 0x0c
   2108e:	bd 87       	std	Y+13, r27	; 0x0d
			l_adc_io_adc4_cur	= g_adc_io_adc4_cur;
   21090:	80 91 e3 28 	lds	r24, 0x28E3	; 0x8028e3 <g_adc_io_adc4_cur>
   21094:	90 91 e4 28 	lds	r25, 0x28E4	; 0x8028e4 <g_adc_io_adc4_cur+0x1>
   21098:	a0 91 e5 28 	lds	r26, 0x28E5	; 0x8028e5 <g_adc_io_adc4_cur+0x2>
   2109c:	b0 91 e6 28 	lds	r27, 0x28E6	; 0x8028e6 <g_adc_io_adc4_cur+0x3>
   210a0:	8e 87       	std	Y+14, r24	; 0x0e
   210a2:	9f 87       	std	Y+15, r25	; 0x0f
   210a4:	a8 8b       	std	Y+16, r26	; 0x10
   210a6:	b9 8b       	std	Y+17, r27	; 0x11
			l_adc_io_adc5_cur	= g_adc_io_adc5_cur;
   210a8:	80 91 ed 28 	lds	r24, 0x28ED	; 0x8028ed <g_adc_io_adc5_cur>
   210ac:	90 91 ee 28 	lds	r25, 0x28EE	; 0x8028ee <g_adc_io_adc5_cur+0x1>
   210b0:	a0 91 ef 28 	lds	r26, 0x28EF	; 0x8028ef <g_adc_io_adc5_cur+0x2>
   210b4:	b0 91 f0 28 	lds	r27, 0x28F0	; 0x8028f0 <g_adc_io_adc5_cur+0x3>
   210b8:	8a 8b       	std	Y+18, r24	; 0x12
   210ba:	9b 8b       	std	Y+19, r25	; 0x13
   210bc:	ac 8b       	std	Y+20, r26	; 0x14
   210be:	bd 8b       	std	Y+21, r27	; 0x15
			l_adc_silence_cur	= g_adc_silence_cur;
   210c0:	80 91 f7 28 	lds	r24, 0x28F7	; 0x8028f7 <g_adc_silence_cur>
   210c4:	90 91 f8 28 	lds	r25, 0x28F8	; 0x8028f8 <g_adc_silence_cur+0x1>
   210c8:	a0 91 f9 28 	lds	r26, 0x28F9	; 0x8028f9 <g_adc_silence_cur+0x2>
   210cc:	b0 91 fa 28 	lds	r27, 0x28FA	; 0x8028fa <g_adc_silence_cur+0x3>
   210d0:	8e 8b       	std	Y+22, r24	; 0x16
   210d2:	9f 8b       	std	Y+23, r25	; 0x17
   210d4:	a8 8f       	std	Y+24, r26	; 0x18
   210d6:	b9 8f       	std	Y+25, r27	; 0x19
			l_adc_temp_cur		= g_adc_temp_cur;
   210d8:	80 91 01 29 	lds	r24, 0x2901	; 0x802901 <g_adc_temp_cur>
   210dc:	90 91 02 29 	lds	r25, 0x2902	; 0x802902 <g_adc_temp_cur+0x1>
   210e0:	a0 91 03 29 	lds	r26, 0x2903	; 0x802903 <g_adc_temp_cur+0x2>
   210e4:	b0 91 04 29 	lds	r27, 0x2904	; 0x802904 <g_adc_temp_cur+0x3>
   210e8:	8a 8f       	std	Y+26, r24	; 0x1a
   210ea:	9b 8f       	std	Y+27, r25	; 0x1b
   210ec:	ac 8f       	std	Y+28, r26	; 0x1c
   210ee:	bd 8f       	std	Y+29, r27	; 0x1d
			cpu_irq_restore(flags);
   210f0:	89 81       	ldd	r24, Y+1	; 0x01
   210f2:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}

		int16_t l_adc_vctcxo_volt_1000	= (int16_t) (((( 1000UL * l_adc_vctcxo_cur  * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS))  - 1000 * C_VCTCXO_DELTA_VOLTS);
   210f6:	2a 81       	ldd	r18, Y+2	; 0x02
   210f8:	3b 81       	ldd	r19, Y+3	; 0x03
   210fa:	4c 81       	ldd	r20, Y+4	; 0x04
   210fc:	5d 81       	ldd	r21, Y+5	; 0x05
   210fe:	88 eb       	ldi	r24, 0xB8	; 184
   21100:	9b e0       	ldi	r25, 0x0B	; 11
   21102:	dc 01       	movw	r26, r24
   21104:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   21108:	dc 01       	movw	r26, r24
   2110a:	cb 01       	movw	r24, r22
   2110c:	07 2e       	mov	r0, r23
   2110e:	74 e1       	ldi	r23, 0x14	; 20
   21110:	b6 95       	lsr	r27
   21112:	a7 95       	ror	r26
   21114:	97 95       	ror	r25
   21116:	87 95       	ror	r24
   21118:	7a 95       	dec	r23
   2111a:	d1 f7       	brne	.-12     	; 0x21110 <task_adc+0x15a>
   2111c:	70 2d       	mov	r23, r0
   2111e:	bc 01       	movw	r22, r24
   21120:	cd 01       	movw	r24, r26
   21122:	0f 94 43 31 	call	0x26286	; 0x26286 <__floatunsisf>
   21126:	dc 01       	movw	r26, r24
   21128:	cb 01       	movw	r24, r22
   2112a:	20 e0       	ldi	r18, 0x00	; 0
   2112c:	30 e0       	ldi	r19, 0x00	; 0
   2112e:	4c e3       	ldi	r20, 0x3C	; 60
   21130:	52 e4       	ldi	r21, 0x42	; 66
   21132:	bc 01       	movw	r22, r24
   21134:	cd 01       	movw	r24, r26
   21136:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   2113a:	dc 01       	movw	r26, r24
   2113c:	cb 01       	movw	r24, r22
   2113e:	bc 01       	movw	r22, r24
   21140:	cd 01       	movw	r24, r26
   21142:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   21146:	dc 01       	movw	r26, r24
   21148:	cb 01       	movw	r24, r22
   2114a:	8e 8f       	std	Y+30, r24	; 0x1e
   2114c:	9f 8f       	std	Y+31, r25	; 0x1f
		int16_t l_adc_5v0_volt_1000		= (int16_t) (((  1000UL * l_adc_5v0_cur     * C_VCC_3V0_AREF_VOLTS * C_VCC_5V0_MULT  ) / C_ADC_STEPS));
   2114e:	2e 81       	ldd	r18, Y+6	; 0x06
   21150:	3f 81       	ldd	r19, Y+7	; 0x07
   21152:	48 85       	ldd	r20, Y+8	; 0x08
   21154:	59 85       	ldd	r21, Y+9	; 0x09
   21156:	88 eb       	ldi	r24, 0xB8	; 184
   21158:	9b e0       	ldi	r25, 0x0B	; 11
   2115a:	dc 01       	movw	r26, r24
   2115c:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   21160:	dc 01       	movw	r26, r24
   21162:	cb 01       	movw	r24, r22
   21164:	bc 01       	movw	r22, r24
   21166:	cd 01       	movw	r24, r26
   21168:	0f 94 43 31 	call	0x26286	; 0x26286 <__floatunsisf>
   2116c:	dc 01       	movw	r26, r24
   2116e:	cb 01       	movw	r24, r22
   21170:	29 ed       	ldi	r18, 0xD9	; 217
   21172:	38 ed       	ldi	r19, 0xD8	; 216
   21174:	4a e1       	ldi	r20, 0x1A	; 26
   21176:	50 e4       	ldi	r21, 0x40	; 64
   21178:	bc 01       	movw	r22, r24
   2117a:	cd 01       	movw	r24, r26
   2117c:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   21180:	dc 01       	movw	r26, r24
   21182:	cb 01       	movw	r24, r22
   21184:	20 e0       	ldi	r18, 0x00	; 0
   21186:	30 e0       	ldi	r19, 0x00	; 0
   21188:	40 e8       	ldi	r20, 0x80	; 128
   2118a:	59 e4       	ldi	r21, 0x49	; 73
   2118c:	bc 01       	movw	r22, r24
   2118e:	cd 01       	movw	r24, r26
   21190:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   21194:	dc 01       	movw	r26, r24
   21196:	cb 01       	movw	r24, r22
   21198:	bc 01       	movw	r22, r24
   2119a:	cd 01       	movw	r24, r26
   2119c:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   211a0:	dc 01       	movw	r26, r24
   211a2:	cb 01       	movw	r24, r22
   211a4:	88 a3       	std	Y+32, r24	; 0x20
   211a6:	99 a3       	std	Y+33, r25	; 0x21
		int16_t l_adc_vbat_volt_1000	= (int16_t) (((  1000UL * l_adc_vbat_cur    * C_VCC_3V0_AREF_VOLTS * C_VCC_VBAT_MULT ) / C_ADC_STEPS));
   211a8:	2a 85       	ldd	r18, Y+10	; 0x0a
   211aa:	3b 85       	ldd	r19, Y+11	; 0x0b
   211ac:	4c 85       	ldd	r20, Y+12	; 0x0c
   211ae:	5d 85       	ldd	r21, Y+13	; 0x0d
   211b0:	88 eb       	ldi	r24, 0xB8	; 184
   211b2:	9b e0       	ldi	r25, 0x0B	; 11
   211b4:	dc 01       	movw	r26, r24
   211b6:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   211ba:	dc 01       	movw	r26, r24
   211bc:	cb 01       	movw	r24, r22
   211be:	bc 01       	movw	r22, r24
   211c0:	cd 01       	movw	r24, r26
   211c2:	0f 94 43 31 	call	0x26286	; 0x26286 <__floatunsisf>
   211c6:	dc 01       	movw	r26, r24
   211c8:	cb 01       	movw	r24, r22
   211ca:	23 ee       	ldi	r18, 0xE3	; 227
   211cc:	35 e4       	ldi	r19, 0x45	; 69
   211ce:	4b e1       	ldi	r20, 0x1B	; 27
   211d0:	50 e4       	ldi	r21, 0x40	; 64
   211d2:	bc 01       	movw	r22, r24
   211d4:	cd 01       	movw	r24, r26
   211d6:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   211da:	dc 01       	movw	r26, r24
   211dc:	cb 01       	movw	r24, r22
   211de:	20 e0       	ldi	r18, 0x00	; 0
   211e0:	30 e0       	ldi	r19, 0x00	; 0
   211e2:	40 e8       	ldi	r20, 0x80	; 128
   211e4:	59 e4       	ldi	r21, 0x49	; 73
   211e6:	bc 01       	movw	r22, r24
   211e8:	cd 01       	movw	r24, r26
   211ea:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   211ee:	dc 01       	movw	r26, r24
   211f0:	cb 01       	movw	r24, r22
   211f2:	bc 01       	movw	r22, r24
   211f4:	cd 01       	movw	r24, r26
   211f6:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   211fa:	dc 01       	movw	r26, r24
   211fc:	cb 01       	movw	r24, r22
   211fe:	8a a3       	std	Y+34, r24	; 0x22
   21200:	9b a3       	std	Y+35, r25	; 0x23
		int16_t l_adc_io_adc4_volt_1000	= (int16_t) (((  1000UL * l_adc_io_adc4_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   21202:	2e 85       	ldd	r18, Y+14	; 0x0e
   21204:	3f 85       	ldd	r19, Y+15	; 0x0f
   21206:	48 89       	ldd	r20, Y+16	; 0x10
   21208:	59 89       	ldd	r21, Y+17	; 0x11
   2120a:	88 eb       	ldi	r24, 0xB8	; 184
   2120c:	9b e0       	ldi	r25, 0x0B	; 11
   2120e:	dc 01       	movw	r26, r24
   21210:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   21214:	dc 01       	movw	r26, r24
   21216:	cb 01       	movw	r24, r22
   21218:	07 2e       	mov	r0, r23
   2121a:	74 e1       	ldi	r23, 0x14	; 20
   2121c:	b6 95       	lsr	r27
   2121e:	a7 95       	ror	r26
   21220:	97 95       	ror	r25
   21222:	87 95       	ror	r24
   21224:	7a 95       	dec	r23
   21226:	d1 f7       	brne	.-12     	; 0x2121c <task_adc+0x266>
   21228:	70 2d       	mov	r23, r0
   2122a:	8c a3       	std	Y+36, r24	; 0x24
   2122c:	9d a3       	std	Y+37, r25	; 0x25
		int16_t l_adc_io_adc5_volt_1000	= (int16_t) (((  1000UL * l_adc_io_adc5_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   2122e:	2a 89       	ldd	r18, Y+18	; 0x12
   21230:	3b 89       	ldd	r19, Y+19	; 0x13
   21232:	4c 89       	ldd	r20, Y+20	; 0x14
   21234:	5d 89       	ldd	r21, Y+21	; 0x15
   21236:	88 eb       	ldi	r24, 0xB8	; 184
   21238:	9b e0       	ldi	r25, 0x0B	; 11
   2123a:	dc 01       	movw	r26, r24
   2123c:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   21240:	dc 01       	movw	r26, r24
   21242:	cb 01       	movw	r24, r22
   21244:	07 2e       	mov	r0, r23
   21246:	74 e1       	ldi	r23, 0x14	; 20
   21248:	b6 95       	lsr	r27
   2124a:	a7 95       	ror	r26
   2124c:	97 95       	ror	r25
   2124e:	87 95       	ror	r24
   21250:	7a 95       	dec	r23
   21252:	d1 f7       	brne	.-12     	; 0x21248 <task_adc+0x292>
   21254:	70 2d       	mov	r23, r0
   21256:	8e a3       	std	Y+38, r24	; 0x26
   21258:	9f a3       	std	Y+39, r25	; 0x27
		int16_t l_adc_silence_volt_1000	= (int16_t) (((  1000UL * l_adc_silence_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   2125a:	2e 89       	ldd	r18, Y+22	; 0x16
   2125c:	3f 89       	ldd	r19, Y+23	; 0x17
   2125e:	48 8d       	ldd	r20, Y+24	; 0x18
   21260:	59 8d       	ldd	r21, Y+25	; 0x19
   21262:	88 eb       	ldi	r24, 0xB8	; 184
   21264:	9b e0       	ldi	r25, 0x0B	; 11
   21266:	dc 01       	movw	r26, r24
   21268:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   2126c:	dc 01       	movw	r26, r24
   2126e:	cb 01       	movw	r24, r22
   21270:	07 2e       	mov	r0, r23
   21272:	74 e1       	ldi	r23, 0x14	; 20
   21274:	b6 95       	lsr	r27
   21276:	a7 95       	ror	r26
   21278:	97 95       	ror	r25
   2127a:	87 95       	ror	r24
   2127c:	7a 95       	dec	r23
   2127e:	d1 f7       	brne	.-12     	; 0x21274 <task_adc+0x2be>
   21280:	70 2d       	mov	r23, r0
   21282:	88 a7       	std	Y+40, r24	; 0x28
   21284:	99 a7       	std	Y+41, r25	; 0x29
		int16_t l_adc_temp_deg_100		= (int16_t) ((((  100UL * l_adc_temp_cur                           * C_TEMPSENSE_MULT) / C_ADC_STEPS))  -  100 * C_0DEGC_K);
   21286:	2a 8d       	ldd	r18, Y+26	; 0x1a
   21288:	3b 8d       	ldd	r19, Y+27	; 0x1b
   2128a:	4c 8d       	ldd	r20, Y+28	; 0x1c
   2128c:	5d 8d       	ldd	r21, Y+29	; 0x1d
   2128e:	84 e6       	ldi	r24, 0x64	; 100
   21290:	90 e0       	ldi	r25, 0x00	; 0
   21292:	dc 01       	movw	r26, r24
   21294:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   21298:	dc 01       	movw	r26, r24
   2129a:	cb 01       	movw	r24, r22
   2129c:	bc 01       	movw	r22, r24
   2129e:	cd 01       	movw	r24, r26
   212a0:	0f 94 43 31 	call	0x26286	; 0x26286 <__floatunsisf>
   212a4:	dc 01       	movw	r26, r24
   212a6:	cb 01       	movw	r24, r22
   212a8:	2a e9       	ldi	r18, 0x9A	; 154
   212aa:	39 e6       	ldi	r19, 0x69	; 105
   212ac:	4d e1       	ldi	r20, 0x1D	; 29
   212ae:	54 e4       	ldi	r21, 0x44	; 68
   212b0:	bc 01       	movw	r22, r24
   212b2:	cd 01       	movw	r24, r26
   212b4:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   212b8:	dc 01       	movw	r26, r24
   212ba:	cb 01       	movw	r24, r22
   212bc:	20 e0       	ldi	r18, 0x00	; 0
   212be:	30 e0       	ldi	r19, 0x00	; 0
   212c0:	40 e8       	ldi	r20, 0x80	; 128
   212c2:	59 e4       	ldi	r21, 0x49	; 73
   212c4:	bc 01       	movw	r22, r24
   212c6:	cd 01       	movw	r24, r26
   212c8:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   212cc:	dc 01       	movw	r26, r24
   212ce:	cb 01       	movw	r24, r22
   212d0:	20 e0       	ldi	r18, 0x00	; 0
   212d2:	36 e6       	ldi	r19, 0x66	; 102
   212d4:	45 ed       	ldi	r20, 0xD5	; 213
   212d6:	56 e4       	ldi	r21, 0x46	; 70
   212d8:	bc 01       	movw	r22, r24
   212da:	cd 01       	movw	r24, r26
   212dc:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   212e0:	dc 01       	movw	r26, r24
   212e2:	cb 01       	movw	r24, r22
   212e4:	bc 01       	movw	r22, r24
   212e6:	cd 01       	movw	r24, r26
   212e8:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   212ec:	dc 01       	movw	r26, r24
   212ee:	cb 01       	movw	r24, r22
   212f0:	8a a7       	std	Y+42, r24	; 0x2a
   212f2:	9b a7       	std	Y+43, r25	; 0x2b

		/* Writing back the values */
		{
			irqflags_t flags		= cpu_irq_save();
   212f4:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   212f8:	8c a7       	std	Y+44, r24	; 0x2c
			g_adc_vctcxo_volt_1000	= l_adc_vctcxo_volt_1000;
   212fa:	8e 8d       	ldd	r24, Y+30	; 0x1e
   212fc:	9f 8d       	ldd	r25, Y+31	; 0x1f
   212fe:	80 93 0b 29 	sts	0x290B, r24	; 0x80290b <g_adc_vctcxo_volt_1000>
   21302:	90 93 0c 29 	sts	0x290C, r25	; 0x80290c <g_adc_vctcxo_volt_1000+0x1>
			g_adc_5v0_volt_1000		= l_adc_5v0_volt_1000;
   21306:	88 a1       	ldd	r24, Y+32	; 0x20
   21308:	99 a1       	ldd	r25, Y+33	; 0x21
   2130a:	80 93 0d 29 	sts	0x290D, r24	; 0x80290d <g_adc_5v0_volt_1000>
   2130e:	90 93 0e 29 	sts	0x290E, r25	; 0x80290e <g_adc_5v0_volt_1000+0x1>
			g_adc_vbat_volt_1000	= l_adc_vbat_volt_1000;
   21312:	8a a1       	ldd	r24, Y+34	; 0x22
   21314:	9b a1       	ldd	r25, Y+35	; 0x23
   21316:	80 93 0f 29 	sts	0x290F, r24	; 0x80290f <g_adc_vbat_volt_1000>
   2131a:	90 93 10 29 	sts	0x2910, r25	; 0x802910 <g_adc_vbat_volt_1000+0x1>
			g_adc_io_adc4_volt_1000	= l_adc_io_adc4_volt_1000;
   2131e:	8c a1       	ldd	r24, Y+36	; 0x24
   21320:	9d a1       	ldd	r25, Y+37	; 0x25
   21322:	80 93 11 29 	sts	0x2911, r24	; 0x802911 <g_adc_io_adc4_volt_1000>
   21326:	90 93 12 29 	sts	0x2912, r25	; 0x802912 <g_adc_io_adc4_volt_1000+0x1>
			g_adc_io_adc5_volt_1000	= l_adc_io_adc5_volt_1000;
   2132a:	8e a1       	ldd	r24, Y+38	; 0x26
   2132c:	9f a1       	ldd	r25, Y+39	; 0x27
   2132e:	80 93 13 29 	sts	0x2913, r24	; 0x802913 <g_adc_io_adc5_volt_1000>
   21332:	90 93 14 29 	sts	0x2914, r25	; 0x802914 <g_adc_io_adc5_volt_1000+0x1>
			g_adc_silence_volt_1000	= l_adc_silence_volt_1000;
   21336:	88 a5       	ldd	r24, Y+40	; 0x28
   21338:	99 a5       	ldd	r25, Y+41	; 0x29
   2133a:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <g_adc_silence_volt_1000>
   2133e:	90 93 16 29 	sts	0x2916, r25	; 0x802916 <g_adc_silence_volt_1000+0x1>
			g_adc_temp_deg_100		= l_adc_temp_deg_100;
   21342:	8a a5       	ldd	r24, Y+42	; 0x2a
   21344:	9b a5       	ldd	r25, Y+43	; 0x2b
   21346:	80 93 17 29 	sts	0x2917, r24	; 0x802917 <g_adc_temp_deg_100>
   2134a:	90 93 18 29 	sts	0x2918, r25	; 0x802918 <g_adc_temp_deg_100+0x1>
			cpu_irq_restore(flags);
   2134e:	8c a5       	ldd	r24, Y+44	; 0x2c
   21350:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
		}
	}
}
   21354:	00 00       	nop
   21356:	e0 96       	adiw	r28, 0x30	; 48
   21358:	cd bf       	out	0x3d, r28	; 61
   2135a:	de bf       	out	0x3e, r29	; 62
   2135c:	df 91       	pop	r29
   2135e:	cf 91       	pop	r28
   21360:	1f 91       	pop	r17
   21362:	0f 91       	pop	r16
   21364:	ff 90       	pop	r15
   21366:	ef 90       	pop	r14
   21368:	08 95       	ret

0002136a <task_main_pll>:

static void task_main_pll(void)
{	/* Handling the 1PPS PLL system */
   2136a:	ef 92       	push	r14
   2136c:	ff 92       	push	r15
   2136e:	0f 93       	push	r16
   21370:	1f 93       	push	r17
   21372:	cf 93       	push	r28
   21374:	df 93       	push	r29
   21376:	cd b7       	in	r28, 0x3d	; 61
   21378:	de b7       	in	r29, 0x3e	; 62
   2137a:	64 97       	sbiw	r28, 0x14	; 20
   2137c:	cd bf       	out	0x3d, r28	; 61
   2137e:	de bf       	out	0x3e, r29	; 62
	int16_t			l_1pps_deviation;
	int32_t			l_xo_mode_pwm;
	uint8_t			l_1pps_phased_cntr;

	/* Process each second once */
	if (!g_1pps_proceeded_avail) {
   21380:	90 91 81 24 	lds	r25, 0x2481	; 0x802481 <g_1pps_proceeded_avail>
   21384:	81 e0       	ldi	r24, 0x01	; 1
   21386:	89 27       	eor	r24, r25
   21388:	88 23       	and	r24, r24
   2138a:	09 f0       	breq	.+2      	; 0x2138e <task_main_pll+0x24>
   2138c:	fc c0       	rjmp	.+504    	; 0x21586 <task_main_pll+0x21c>
		return;
	}
	g_1pps_proceeded_avail = false;
   2138e:	10 92 81 24 	sts	0x2481, r1	; 0x802481 <g_1pps_proceeded_avail>

	/* Get copy of global data */
	irqflags_t flags = cpu_irq_save();
   21392:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   21396:	8f 83       	std	Y+7, r24	; 0x07
	l_1pps_last_diff	= g_1pps_last_diff;
   21398:	80 91 72 24 	lds	r24, 0x2472	; 0x802472 <g_1pps_last_diff>
   2139c:	90 91 73 24 	lds	r25, 0x2473	; 0x802473 <g_1pps_last_diff+0x1>
   213a0:	88 87       	std	Y+8, r24	; 0x08
   213a2:	99 87       	std	Y+9, r25	; 0x09
	l_1pps_last_inSpan	= g_1pps_last_inSpan;
   213a4:	80 91 74 24 	lds	r24, 0x2474	; 0x802474 <g_1pps_last_inSpan>
   213a8:	8a 87       	std	Y+10, r24	; 0x0a
	l_xo_mode_pwm		= g_xo_mode_pwm;
   213aa:	80 91 9f 28 	lds	r24, 0x289F	; 0x80289f <g_xo_mode_pwm>
   213ae:	90 91 a0 28 	lds	r25, 0x28A0	; 0x8028a0 <g_xo_mode_pwm+0x1>
   213b2:	a0 91 a1 28 	lds	r26, 0x28A1	; 0x8028a1 <g_xo_mode_pwm+0x2>
   213b6:	b0 91 a2 28 	lds	r27, 0x28A2	; 0x8028a2 <g_xo_mode_pwm+0x3>
   213ba:	8b 87       	std	Y+11, r24	; 0x0b
   213bc:	9c 87       	std	Y+12, r25	; 0x0c
   213be:	ad 87       	std	Y+13, r26	; 0x0d
   213c0:	be 87       	std	Y+14, r27	; 0x0e
	l_1pps_phased_cntr	= g_1pps_phased_cntr;
   213c2:	80 91 87 24 	lds	r24, 0x2487	; 0x802487 <g_1pps_phased_cntr>
   213c6:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_restore(flags);
   213c8:	8f 81       	ldd	r24, Y+7	; 0x07
   213ca:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

	/* Modify PWM only when last data was in span */
	if (l_1pps_last_inSpan) {
   213ce:	8a 85       	ldd	r24, Y+10	; 0x0a
   213d0:	88 23       	and	r24, r24
   213d2:	09 f4       	brne	.+2      	; 0x213d6 <task_main_pll+0x6c>
   213d4:	d9 c0       	rjmp	.+434    	; 0x21588 <task_main_pll+0x21e>
		/* Diverting into PWM value and flags */
		uint8_t l_xo_mode_pwm_flags = l_xo_mode_pwm &  C_XO_VAL_FLAGS_MASK;
   213d6:	1f 86       	std	Y+15, r1	; 0x0f
		int32_t l_xo_mode_pwm_val	= l_xo_mode_pwm & (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK);
   213d8:	8b 85       	ldd	r24, Y+11	; 0x0b
   213da:	9c 85       	ldd	r25, Y+12	; 0x0c
   213dc:	ad 85       	ldd	r26, Y+13	; 0x0d
   213de:	be 85       	ldd	r27, Y+14	; 0x0e
   213e0:	bb 27       	eor	r27, r27
   213e2:	88 8b       	std	Y+16, r24	; 0x10
   213e4:	99 8b       	std	Y+17, r25	; 0x11
   213e6:	aa 8b       	std	Y+18, r26	; 0x12
   213e8:	bb 8b       	std	Y+19, r27	; 0x13

		/* Entering new diff value into array */
		s_diff_ary[s_diff_ary_idx++] = l_1pps_last_diff;
   213ea:	80 91 df 2b 	lds	r24, 0x2BDF	; 0x802bdf <s_diff_ary_idx.8930>
   213ee:	91 e0       	ldi	r25, 0x01	; 1
   213f0:	98 0f       	add	r25, r24
   213f2:	90 93 df 2b 	sts	0x2BDF, r25	; 0x802bdf <s_diff_ary_idx.8930>
   213f6:	88 2f       	mov	r24, r24
   213f8:	90 e0       	ldi	r25, 0x00	; 0
   213fa:	88 0f       	add	r24, r24
   213fc:	99 1f       	adc	r25, r25
   213fe:	80 52       	subi	r24, 0x20	; 32
   21400:	94 4d       	sbci	r25, 0xD4	; 212
   21402:	28 85       	ldd	r18, Y+8	; 0x08
   21404:	39 85       	ldd	r19, Y+9	; 0x09
   21406:	fc 01       	movw	r30, r24
   21408:	20 83       	st	Z, r18
   2140a:	31 83       	std	Z+1, r19	; 0x01
		if (s_diff_ary_idx >= C_1PPS_PWM_DIFF_ARY_CNT) {
   2140c:	80 91 df 2b 	lds	r24, 0x2BDF	; 0x802bdf <s_diff_ary_idx.8930>
   21410:	80 31       	cpi	r24, 0x10	; 16
   21412:	10 f0       	brcs	.+4      	; 0x21418 <task_main_pll+0xae>
			s_diff_ary_idx = 0;
   21414:	10 92 df 2b 	sts	0x2BDF, r1	; 0x802bdf <s_diff_ary_idx.8930>
		}

		/* Calculate mean value on the total array */
		l_1pps_deviation = 0;
   21418:	19 82       	std	Y+1, r1	; 0x01
   2141a:	1a 82       	std	Y+2, r1	; 0x02
		for (uint8_t idx = C_1PPS_PWM_DIFF_ARY_CNT; idx; idx--) {
   2141c:	80 e1       	ldi	r24, 0x10	; 16
   2141e:	8c 83       	std	Y+4, r24	; 0x04
   21420:	14 c0       	rjmp	.+40     	; 0x2144a <task_main_pll+0xe0>
			l_1pps_deviation += s_diff_ary[idx - 1];
   21422:	8c 81       	ldd	r24, Y+4	; 0x04
   21424:	88 2f       	mov	r24, r24
   21426:	90 e0       	ldi	r25, 0x00	; 0
   21428:	01 97       	sbiw	r24, 0x01	; 1
   2142a:	88 0f       	add	r24, r24
   2142c:	99 1f       	adc	r25, r25
   2142e:	80 52       	subi	r24, 0x20	; 32
   21430:	94 4d       	sbci	r25, 0xD4	; 212
   21432:	fc 01       	movw	r30, r24
   21434:	80 81       	ld	r24, Z
   21436:	91 81       	ldd	r25, Z+1	; 0x01
   21438:	29 81       	ldd	r18, Y+1	; 0x01
   2143a:	3a 81       	ldd	r19, Y+2	; 0x02
   2143c:	82 0f       	add	r24, r18
   2143e:	93 1f       	adc	r25, r19
   21440:	89 83       	std	Y+1, r24	; 0x01
   21442:	9a 83       	std	Y+2, r25	; 0x02
			s_diff_ary_idx = 0;
		}

		/* Calculate mean value on the total array */
		l_1pps_deviation = 0;
		for (uint8_t idx = C_1PPS_PWM_DIFF_ARY_CNT; idx; idx--) {
   21444:	8c 81       	ldd	r24, Y+4	; 0x04
   21446:	81 50       	subi	r24, 0x01	; 1
   21448:	8c 83       	std	Y+4, r24	; 0x04
   2144a:	8c 81       	ldd	r24, Y+4	; 0x04
   2144c:	88 23       	and	r24, r24
   2144e:	49 f7       	brne	.-46     	; 0x21422 <task_main_pll+0xb8>
			l_1pps_deviation += s_diff_ary[idx - 1];
		}

		/* Low-pass filtering of deviation and PWM integration */
		l_xo_mode_pwm_val -= l_1pps_deviation;
   21450:	89 81       	ldd	r24, Y+1	; 0x01
   21452:	9a 81       	ldd	r25, Y+2	; 0x02
   21454:	09 2e       	mov	r0, r25
   21456:	00 0c       	add	r0, r0
   21458:	aa 0b       	sbc	r26, r26
   2145a:	bb 0b       	sbc	r27, r27
   2145c:	28 89       	ldd	r18, Y+16	; 0x10
   2145e:	39 89       	ldd	r19, Y+17	; 0x11
   21460:	4a 89       	ldd	r20, Y+18	; 0x12
   21462:	5b 89       	ldd	r21, Y+19	; 0x13
   21464:	79 01       	movw	r14, r18
   21466:	8a 01       	movw	r16, r20
   21468:	e8 1a       	sub	r14, r24
   2146a:	f9 0a       	sbc	r15, r25
   2146c:	0a 0b       	sbc	r16, r26
   2146e:	1b 0b       	sbc	r17, r27
   21470:	d8 01       	movw	r26, r16
   21472:	c7 01       	movw	r24, r14
   21474:	88 8b       	std	Y+16, r24	; 0x10
   21476:	99 8b       	std	Y+17, r25	; 0x11
   21478:	aa 8b       	std	Y+18, r26	; 0x12
   2147a:	bb 8b       	std	Y+19, r27	; 0x13

		int16_t i_xo_mode_pwm_val_i	= (l_xo_mode_pwm_val & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT;
   2147c:	88 89       	ldd	r24, Y+16	; 0x10
   2147e:	99 89       	ldd	r25, Y+17	; 0x11
   21480:	aa 89       	ldd	r26, Y+18	; 0x12
   21482:	bb 89       	ldd	r27, Y+19	; 0x13
   21484:	88 27       	eor	r24, r24
   21486:	bb 27       	eor	r27, r27
   21488:	89 2f       	mov	r24, r25
   2148a:	9a 2f       	mov	r25, r26
   2148c:	ab 2f       	mov	r26, r27
   2148e:	bb 27       	eor	r27, r27
   21490:	a7 fd       	sbrc	r26, 7
   21492:	ba 95       	dec	r27
   21494:	8d 83       	std	Y+5, r24	; 0x05
   21496:	9e 83       	std	Y+6, r25	; 0x06
		uint8_t i_xo_mode_pwm_val_f	=  l_xo_mode_pwm_val & C_XO_VAL_FRAC_MASK;
   21498:	88 89       	ldd	r24, Y+16	; 0x10
   2149a:	8c 8b       	std	Y+20, r24	; 0x14

		/* Fractional part */
		s_xo_mode_pwm_val_frac += i_xo_mode_pwm_val_f;
   2149c:	8c 89       	ldd	r24, Y+20	; 0x14
   2149e:	28 2f       	mov	r18, r24
   214a0:	30 e0       	ldi	r19, 0x00	; 0
   214a2:	80 91 00 2c 	lds	r24, 0x2C00	; 0x802c00 <s_xo_mode_pwm_val_frac.8928>
   214a6:	90 91 01 2c 	lds	r25, 0x2C01	; 0x802c01 <s_xo_mode_pwm_val_frac.8928+0x1>
   214aa:	82 0f       	add	r24, r18
   214ac:	93 1f       	adc	r25, r19
   214ae:	80 93 00 2c 	sts	0x2C00, r24	; 0x802c00 <s_xo_mode_pwm_val_frac.8928>
   214b2:	90 93 01 2c 	sts	0x2C01, r25	; 0x802c01 <s_xo_mode_pwm_val_frac.8928+0x1>
		if (s_xo_mode_pwm_val_frac >= 256) {
   214b6:	80 91 00 2c 	lds	r24, 0x2C00	; 0x802c00 <s_xo_mode_pwm_val_frac.8928>
   214ba:	90 91 01 2c 	lds	r25, 0x2C01	; 0x802c01 <s_xo_mode_pwm_val_frac.8928+0x1>
   214be:	8f 3f       	cpi	r24, 0xFF	; 255
   214c0:	91 05       	cpc	r25, r1
   214c2:	79 f0       	breq	.+30     	; 0x214e2 <task_main_pll+0x178>
   214c4:	70 f0       	brcs	.+28     	; 0x214e2 <task_main_pll+0x178>
			s_xo_mode_pwm_val_frac -= 256;
   214c6:	80 91 00 2c 	lds	r24, 0x2C00	; 0x802c00 <s_xo_mode_pwm_val_frac.8928>
   214ca:	90 91 01 2c 	lds	r25, 0x2C01	; 0x802c01 <s_xo_mode_pwm_val_frac.8928+0x1>
   214ce:	9a 95       	dec	r25
   214d0:	80 93 00 2c 	sts	0x2C00, r24	; 0x802c00 <s_xo_mode_pwm_val_frac.8928>
   214d4:	90 93 01 2c 	sts	0x2C01, r25	; 0x802c01 <s_xo_mode_pwm_val_frac.8928+0x1>
			i_xo_mode_pwm_val_i++;
   214d8:	8d 81       	ldd	r24, Y+5	; 0x05
   214da:	9e 81       	ldd	r25, Y+6	; 0x06
   214dc:	01 96       	adiw	r24, 0x01	; 1
   214de:	8d 83       	std	Y+5, r24	; 0x05
   214e0:	9e 83       	std	Y+6, r25	; 0x06
		}

		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);
   214e2:	8d 81       	ldd	r24, Y+5	; 0x05
   214e4:	9e 81       	ldd	r25, Y+6	; 0x06
   214e6:	ac 01       	movw	r20, r24
   214e8:	63 e0       	ldi	r22, 0x03	; 3
   214ea:	80 e0       	ldi	r24, 0x00	; 0
   214ec:	98 e0       	ldi	r25, 0x08	; 8
   214ee:	0e 94 45 d7 	call	0x1ae8a	; 0x1ae8a <tc_write_cc_buffer>

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
   214f2:	89 81       	ldd	r24, Y+1	; 0x01
   214f4:	9a 81       	ldd	r25, Y+2	; 0x02
   214f6:	8e 3c       	cpi	r24, 0xCE	; 206
   214f8:	9f 4f       	sbci	r25, 0xFF	; 255
   214fa:	a4 f0       	brlt	.+40     	; 0x21524 <task_main_pll+0x1ba>
   214fc:	89 81       	ldd	r24, Y+1	; 0x01
   214fe:	9a 81       	ldd	r25, Y+2	; 0x02
   21500:	c3 97       	sbiw	r24, 0x33	; 51
   21502:	84 f4       	brge	.+32     	; 0x21524 <task_main_pll+0x1ba>
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   21504:	8b 81       	ldd	r24, Y+3	; 0x03
   21506:	8f 5f       	subi	r24, 0xFF	; 255
   21508:	8b 83       	std	Y+3, r24	; 0x03
   2150a:	8b 81       	ldd	r24, Y+3	; 0x03
   2150c:	81 32       	cpi	r24, 0x21	; 33
   2150e:	21 f4       	brne	.+8      	; 0x21518 <task_main_pll+0x1ae>
				/* Send GNS URC command for repeated GNSINF status lines */
				serial_send_gns_urc(1);
   21510:	81 e0       	ldi	r24, 0x01	; 1
   21512:	0e 94 68 36 	call	0x6cd0	; 0x6cd0 <serial_send_gns_urc>
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   21516:	08 c0       	rjmp	.+16     	; 0x21528 <task_main_pll+0x1be>
				/* Send GNS URC command for repeated GNSINF status lines */
				serial_send_gns_urc(1);

			} else if (l_1pps_phased_cntr > 250) {
   21518:	8b 81       	ldd	r24, Y+3	; 0x03
   2151a:	8b 3f       	cpi	r24, 0xFB	; 251
   2151c:	28 f0       	brcs	.+10     	; 0x21528 <task_main_pll+0x1be>
				/* Saturated value*/
				l_1pps_phased_cntr = 250;
   2151e:	8a ef       	ldi	r24, 0xFA	; 250
   21520:	8b 83       	std	Y+3, r24	; 0x03
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   21522:	02 c0       	rjmp	.+4      	; 0x21528 <task_main_pll+0x1be>
			} else if (l_1pps_phased_cntr > 250) {
				/* Saturated value*/
				l_1pps_phased_cntr = 250;
			}
		} else {
			l_1pps_phased_cntr = 0;
   21524:	1b 82       	std	Y+3, r1	; 0x03
   21526:	01 c0       	rjmp	.+2      	; 0x2152a <task_main_pll+0x1c0>
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   21528:	00 00       	nop
		} else {
			l_1pps_phased_cntr = 0;
		}

		/* Adding previous flags */
		l_xo_mode_pwm = l_xo_mode_pwm_flags | (l_xo_mode_pwm_val & (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK));
   2152a:	8f 85       	ldd	r24, Y+15	; 0x0f
   2152c:	28 2f       	mov	r18, r24
   2152e:	30 e0       	ldi	r19, 0x00	; 0
   21530:	40 e0       	ldi	r20, 0x00	; 0
   21532:	50 e0       	ldi	r21, 0x00	; 0
   21534:	88 89       	ldd	r24, Y+16	; 0x10
   21536:	99 89       	ldd	r25, Y+17	; 0x11
   21538:	aa 89       	ldd	r26, Y+18	; 0x12
   2153a:	bb 89       	ldd	r27, Y+19	; 0x13
   2153c:	bb 27       	eor	r27, r27
   2153e:	82 2b       	or	r24, r18
   21540:	93 2b       	or	r25, r19
   21542:	a4 2b       	or	r26, r20
   21544:	b5 2b       	or	r27, r21
   21546:	8b 87       	std	Y+11, r24	; 0x0b
   21548:	9c 87       	std	Y+12, r25	; 0x0c
   2154a:	ad 87       	std	Y+13, r26	; 0x0d
   2154c:	be 87       	std	Y+14, r27	; 0x0e

		/* Pushing global data */
		flags = cpu_irq_save();
   2154e:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   21552:	8f 83       	std	Y+7, r24	; 0x07
		g_1pps_deviation	= l_1pps_deviation;
   21554:	89 81       	ldd	r24, Y+1	; 0x01
   21556:	9a 81       	ldd	r25, Y+2	; 0x02
   21558:	80 93 83 24 	sts	0x2483, r24	; 0x802483 <g_1pps_deviation>
   2155c:	90 93 84 24 	sts	0x2484, r25	; 0x802484 <g_1pps_deviation+0x1>
		g_xo_mode_pwm		= l_xo_mode_pwm;
   21560:	8b 85       	ldd	r24, Y+11	; 0x0b
   21562:	9c 85       	ldd	r25, Y+12	; 0x0c
   21564:	ad 85       	ldd	r26, Y+13	; 0x0d
   21566:	be 85       	ldd	r27, Y+14	; 0x0e
   21568:	80 93 9f 28 	sts	0x289F, r24	; 0x80289f <g_xo_mode_pwm>
   2156c:	90 93 a0 28 	sts	0x28A0, r25	; 0x8028a0 <g_xo_mode_pwm+0x1>
   21570:	a0 93 a1 28 	sts	0x28A1, r26	; 0x8028a1 <g_xo_mode_pwm+0x2>
   21574:	b0 93 a2 28 	sts	0x28A2, r27	; 0x8028a2 <g_xo_mode_pwm+0x3>
		g_1pps_phased_cntr	= l_1pps_phased_cntr;
   21578:	8b 81       	ldd	r24, Y+3	; 0x03
   2157a:	80 93 87 24 	sts	0x2487, r24	; 0x802487 <g_1pps_phased_cntr>
		cpu_irq_restore(flags);
   2157e:	8f 81       	ldd	r24, Y+7	; 0x07
   21580:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
   21584:	01 c0       	rjmp	.+2      	; 0x21588 <task_main_pll+0x21e>
	int32_t			l_xo_mode_pwm;
	uint8_t			l_1pps_phased_cntr;

	/* Process each second once */
	if (!g_1pps_proceeded_avail) {
		return;
   21586:	00 00       	nop
		g_1pps_deviation	= l_1pps_deviation;
		g_xo_mode_pwm		= l_xo_mode_pwm;
		g_1pps_phased_cntr	= l_1pps_phased_cntr;
		cpu_irq_restore(flags);
	}
}
   21588:	64 96       	adiw	r28, 0x14	; 20
   2158a:	cd bf       	out	0x3d, r28	; 61
   2158c:	de bf       	out	0x3e, r29	; 62
   2158e:	df 91       	pop	r29
   21590:	cf 91       	pop	r28
   21592:	1f 91       	pop	r17
   21594:	0f 91       	pop	r16
   21596:	ff 90       	pop	r15
   21598:	ef 90       	pop	r14
   2159a:	08 95       	ret

0002159c <task_env_calc>:

static void task_env_calc(void)
{
   2159c:	cf 92       	push	r12
   2159e:	df 92       	push	r13
   215a0:	ef 92       	push	r14
   215a2:	ff 92       	push	r15
   215a4:	cf 93       	push	r28
   215a6:	df 93       	push	r29
   215a8:	cd b7       	in	r28, 0x3d	; 61
   215aa:	de b7       	in	r29, 0x3e	; 62
   215ac:	e3 97       	sbiw	r28, 0x33	; 51
   215ae:	cd bf       	out	0x3d, r28	; 61
   215b0:	de bf       	out	0x3e, r29	; 62
	static uint32_t s_last = 0UL;
	uint32_t now = tcc1_get_time();
   215b2:	0e 94 10 ff 	call	0x1fe20	; 0x1fe20 <tcc1_get_time>
   215b6:	dc 01       	movw	r26, r24
   215b8:	cb 01       	movw	r24, r22
   215ba:	89 87       	std	Y+9, r24	; 0x09
   215bc:	9a 87       	std	Y+10, r25	; 0x0a
   215be:	ab 87       	std	Y+11, r26	; 0x0b
   215c0:	bc 87       	std	Y+12, r27	; 0x0c

	/* No more than 2 calculations per sec */
	if (s_last + 500 <= now) {
   215c2:	80 91 02 2c 	lds	r24, 0x2C02	; 0x802c02 <s_last.8948>
   215c6:	90 91 03 2c 	lds	r25, 0x2C03	; 0x802c03 <s_last.8948+0x1>
   215ca:	a0 91 04 2c 	lds	r26, 0x2C04	; 0x802c04 <s_last.8948+0x2>
   215ce:	b0 91 05 2c 	lds	r27, 0x2C05	; 0x802c05 <s_last.8948+0x3>
   215d2:	9c 01       	movw	r18, r24
   215d4:	ad 01       	movw	r20, r26
   215d6:	2c 50       	subi	r18, 0x0C	; 12
   215d8:	3e 4f       	sbci	r19, 0xFE	; 254
   215da:	4f 4f       	sbci	r20, 0xFF	; 255
   215dc:	5f 4f       	sbci	r21, 0xFF	; 255
   215de:	89 85       	ldd	r24, Y+9	; 0x09
   215e0:	9a 85       	ldd	r25, Y+10	; 0x0a
   215e2:	ab 85       	ldd	r26, Y+11	; 0x0b
   215e4:	bc 85       	ldd	r27, Y+12	; 0x0c
   215e6:	82 17       	cp	r24, r18
   215e8:	93 07       	cpc	r25, r19
   215ea:	a4 07       	cpc	r26, r20
   215ec:	b5 07       	cpc	r27, r21
   215ee:	08 f4       	brcc	.+2      	; 0x215f2 <task_env_calc+0x56>
   215f0:	b1 c1       	rjmp	.+866    	; 0x21954 <task_env_calc+0x3b8>
		int16_t	l_env_hygro_RH_100;
		int16_t l_twi1_hygro_DP_100;
		int16_t l_env_temp_delta_100;

		/* Get the global data */
		flags = cpu_irq_save();
   215f2:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   215f6:	8d 87       	std	Y+13, r24	; 0x0d
		l_twi1_baro_temp_100	= g_twi1_baro_temp_100;
   215f8:	80 91 88 28 	lds	r24, 0x2888	; 0x802888 <g_twi1_baro_temp_100>
   215fc:	90 91 89 28 	lds	r25, 0x2889	; 0x802889 <g_twi1_baro_temp_100+0x1>
   21600:	a0 91 8a 28 	lds	r26, 0x288A	; 0x80288a <g_twi1_baro_temp_100+0x2>
   21604:	b0 91 8b 28 	lds	r27, 0x288B	; 0x80288b <g_twi1_baro_temp_100+0x3>
   21608:	8e 87       	std	Y+14, r24	; 0x0e
   2160a:	9f 87       	std	Y+15, r25	; 0x0f
   2160c:	a8 8b       	std	Y+16, r26	; 0x10
   2160e:	b9 8b       	std	Y+17, r27	; 0x11
		l_twi1_hygro_T_100		= g_twi1_hygro_T_100;
   21610:	80 91 97 28 	lds	r24, 0x2897	; 0x802897 <g_twi1_hygro_T_100>
   21614:	90 91 98 28 	lds	r25, 0x2898	; 0x802898 <g_twi1_hygro_T_100+0x1>
   21618:	8a 8b       	std	Y+18, r24	; 0x12
   2161a:	9b 8b       	std	Y+19, r25	; 0x13
		l_twi1_hygro_DP_100		= g_twi1_hygro_DP_100;
   2161c:	80 91 9b 28 	lds	r24, 0x289B	; 0x80289b <g_twi1_hygro_DP_100>
   21620:	90 91 9c 28 	lds	r25, 0x289C	; 0x80289c <g_twi1_hygro_DP_100+0x1>
   21624:	8c 8b       	std	Y+20, r24	; 0x14
   21626:	9d 8b       	std	Y+21, r25	; 0x15
		l_env_temp_delta_100	= g_env_temp_delta_100;
   21628:	80 91 19 29 	lds	r24, 0x2919	; 0x802919 <g_env_temp_delta_100>
   2162c:	90 91 1a 29 	lds	r25, 0x291A	; 0x80291a <g_env_temp_delta_100+0x1>
   21630:	8e 8b       	std	Y+22, r24	; 0x16
   21632:	9f 8b       	std	Y+23, r25	; 0x17
		cpu_irq_restore(flags);
   21634:	8d 85       	ldd	r24, Y+13	; 0x0d
   21636:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

		/* Mean temperature of the Barometer and the Hygrometer chip */
		temp_twi1_mean		= ((float)l_twi1_baro_temp_100 + (float)l_twi1_hygro_T_100) / 200.f;
   2163a:	6e 85       	ldd	r22, Y+14	; 0x0e
   2163c:	7f 85       	ldd	r23, Y+15	; 0x0f
   2163e:	88 89       	ldd	r24, Y+16	; 0x10
   21640:	99 89       	ldd	r25, Y+17	; 0x11
   21642:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   21646:	6b 01       	movw	r12, r22
   21648:	7c 01       	movw	r14, r24
   2164a:	8a 89       	ldd	r24, Y+18	; 0x12
   2164c:	9b 89       	ldd	r25, Y+19	; 0x13
   2164e:	09 2e       	mov	r0, r25
   21650:	00 0c       	add	r0, r0
   21652:	aa 0b       	sbc	r26, r26
   21654:	bb 0b       	sbc	r27, r27
   21656:	bc 01       	movw	r22, r24
   21658:	cd 01       	movw	r24, r26
   2165a:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   2165e:	dc 01       	movw	r26, r24
   21660:	cb 01       	movw	r24, r22
   21662:	9c 01       	movw	r18, r24
   21664:	ad 01       	movw	r20, r26
   21666:	c7 01       	movw	r24, r14
   21668:	b6 01       	movw	r22, r12
   2166a:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   2166e:	dc 01       	movw	r26, r24
   21670:	cb 01       	movw	r24, r22
   21672:	20 e0       	ldi	r18, 0x00	; 0
   21674:	30 e0       	ldi	r19, 0x00	; 0
   21676:	48 e4       	ldi	r20, 0x48	; 72
   21678:	53 e4       	ldi	r21, 0x43	; 67
   2167a:	bc 01       	movw	r22, r24
   2167c:	cd 01       	movw	r24, r26
   2167e:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   21682:	dc 01       	movw	r26, r24
   21684:	cb 01       	movw	r24, r22
   21686:	88 8f       	std	Y+24, r24	; 0x18
   21688:	99 8f       	std	Y+25, r25	; 0x19
   2168a:	aa 8f       	std	Y+26, r26	; 0x1a
   2168c:	bb 8f       	std	Y+27, r27	; 0x1b
		temp_env			= temp_twi1_mean - (l_env_temp_delta_100 / 100.f);
   2168e:	8e 89       	ldd	r24, Y+22	; 0x16
   21690:	9f 89       	ldd	r25, Y+23	; 0x17
   21692:	09 2e       	mov	r0, r25
   21694:	00 0c       	add	r0, r0
   21696:	aa 0b       	sbc	r26, r26
   21698:	bb 0b       	sbc	r27, r27
   2169a:	bc 01       	movw	r22, r24
   2169c:	cd 01       	movw	r24, r26
   2169e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   216a2:	dc 01       	movw	r26, r24
   216a4:	cb 01       	movw	r24, r22
   216a6:	20 e0       	ldi	r18, 0x00	; 0
   216a8:	30 e0       	ldi	r19, 0x00	; 0
   216aa:	48 ec       	ldi	r20, 0xC8	; 200
   216ac:	52 e4       	ldi	r21, 0x42	; 66
   216ae:	bc 01       	movw	r22, r24
   216b0:	cd 01       	movw	r24, r26
   216b2:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   216b6:	dc 01       	movw	r26, r24
   216b8:	cb 01       	movw	r24, r22
   216ba:	9c 01       	movw	r18, r24
   216bc:	ad 01       	movw	r20, r26
   216be:	68 8d       	ldd	r22, Y+24	; 0x18
   216c0:	79 8d       	ldd	r23, Y+25	; 0x19
   216c2:	8a 8d       	ldd	r24, Y+26	; 0x1a
   216c4:	9b 8d       	ldd	r25, Y+27	; 0x1b
   216c6:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   216ca:	dc 01       	movw	r26, r24
   216cc:	cb 01       	movw	r24, r22
   216ce:	8c 8f       	std	Y+28, r24	; 0x1c
   216d0:	9d 8f       	std	Y+29, r25	; 0x1d
   216d2:	ae 8f       	std	Y+30, r26	; 0x1e
   216d4:	bf 8f       	std	Y+31, r27	; 0x1f
		temp_env_round		= (temp_env >= 0.f) ?  0.5f : -0.5f;
   216d6:	20 e0       	ldi	r18, 0x00	; 0
   216d8:	30 e0       	ldi	r19, 0x00	; 0
   216da:	a9 01       	movw	r20, r18
   216dc:	6c 8d       	ldd	r22, Y+28	; 0x1c
   216de:	7d 8d       	ldd	r23, Y+29	; 0x1d
   216e0:	8e 8d       	ldd	r24, Y+30	; 0x1e
   216e2:	9f 8d       	ldd	r25, Y+31	; 0x1f
   216e4:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   216e8:	88 23       	and	r24, r24
   216ea:	2c f0       	brlt	.+10     	; 0x216f6 <task_env_calc+0x15a>
   216ec:	80 e0       	ldi	r24, 0x00	; 0
   216ee:	90 e0       	ldi	r25, 0x00	; 0
   216f0:	a0 e0       	ldi	r26, 0x00	; 0
   216f2:	bf e3       	ldi	r27, 0x3F	; 63
   216f4:	04 c0       	rjmp	.+8      	; 0x216fe <task_env_calc+0x162>
   216f6:	80 e0       	ldi	r24, 0x00	; 0
   216f8:	90 e0       	ldi	r25, 0x00	; 0
   216fa:	a0 e0       	ldi	r26, 0x00	; 0
   216fc:	bf eb       	ldi	r27, 0xBF	; 191
   216fe:	88 a3       	std	Y+32, r24	; 0x20
   21700:	99 a3       	std	Y+33, r25	; 0x21
   21702:	aa a3       	std	Y+34, r26	; 0x22
   21704:	bb a3       	std	Y+35, r27	; 0x23
		l_env_temp_deg_100	= (int16_t) (temp_env_round + 100.f * temp_env);
   21706:	20 e0       	ldi	r18, 0x00	; 0
   21708:	30 e0       	ldi	r19, 0x00	; 0
   2170a:	48 ec       	ldi	r20, 0xC8	; 200
   2170c:	52 e4       	ldi	r21, 0x42	; 66
   2170e:	6c 8d       	ldd	r22, Y+28	; 0x1c
   21710:	7d 8d       	ldd	r23, Y+29	; 0x1d
   21712:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21714:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21716:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   2171a:	dc 01       	movw	r26, r24
   2171c:	cb 01       	movw	r24, r22
   2171e:	28 a1       	ldd	r18, Y+32	; 0x20
   21720:	39 a1       	ldd	r19, Y+33	; 0x21
   21722:	4a a1       	ldd	r20, Y+34	; 0x22
   21724:	5b a1       	ldd	r21, Y+35	; 0x23
   21726:	bc 01       	movw	r22, r24
   21728:	cd 01       	movw	r24, r26
   2172a:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   2172e:	dc 01       	movw	r26, r24
   21730:	cb 01       	movw	r24, r22
   21732:	bc 01       	movw	r22, r24
   21734:	cd 01       	movw	r24, r26
   21736:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   2173a:	dc 01       	movw	r26, r24
   2173c:	cb 01       	movw	r24, r22
   2173e:	8c a3       	std	Y+36, r24	; 0x24
   21740:	9d a3       	std	Y+37, r25	; 0x25

		/* Rel. humidity correction for environment temperature */
		/* @see https://www.wetterochs.de/wetter/feuchte.html */
		{
			// const float K1	= 6.1078f;
			float td			= l_twi1_hygro_DP_100 / 100.f;
   21742:	8c 89       	ldd	r24, Y+20	; 0x14
   21744:	9d 89       	ldd	r25, Y+21	; 0x15
   21746:	09 2e       	mov	r0, r25
   21748:	00 0c       	add	r0, r0
   2174a:	aa 0b       	sbc	r26, r26
   2174c:	bb 0b       	sbc	r27, r27
   2174e:	bc 01       	movw	r22, r24
   21750:	cd 01       	movw	r24, r26
   21752:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   21756:	dc 01       	movw	r26, r24
   21758:	cb 01       	movw	r24, r22
   2175a:	20 e0       	ldi	r18, 0x00	; 0
   2175c:	30 e0       	ldi	r19, 0x00	; 0
   2175e:	48 ec       	ldi	r20, 0xC8	; 200
   21760:	52 e4       	ldi	r21, 0x42	; 66
   21762:	bc 01       	movw	r22, r24
   21764:	cd 01       	movw	r24, r26
   21766:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   2176a:	dc 01       	movw	r26, r24
   2176c:	cb 01       	movw	r24, r22
   2176e:	8e a3       	std	Y+38, r24	; 0x26
   21770:	9f a3       	std	Y+39, r25	; 0x27
   21772:	a8 a7       	std	Y+40, r26	; 0x28
   21774:	b9 a7       	std	Y+41, r27	; 0x29
			float calc_b;
			float sdd_td;
			float sdd_tenv;

			/* Temperature over water or ice */
			if (temp_env >= 0.f) {
   21776:	20 e0       	ldi	r18, 0x00	; 0
   21778:	30 e0       	ldi	r19, 0x00	; 0
   2177a:	a9 01       	movw	r20, r18
   2177c:	6c 8d       	ldd	r22, Y+28	; 0x1c
   2177e:	7d 8d       	ldd	r23, Y+29	; 0x1d
   21780:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21782:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21784:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   21788:	88 23       	and	r24, r24
   2178a:	8c f0       	brlt	.+34     	; 0x217ae <task_env_calc+0x212>
				/* over water */
				calc_a = 7.5f;
   2178c:	80 e0       	ldi	r24, 0x00	; 0
   2178e:	90 e0       	ldi	r25, 0x00	; 0
   21790:	a0 ef       	ldi	r26, 0xF0	; 240
   21792:	b0 e4       	ldi	r27, 0x40	; 64
   21794:	89 83       	std	Y+1, r24	; 0x01
   21796:	9a 83       	std	Y+2, r25	; 0x02
   21798:	ab 83       	std	Y+3, r26	; 0x03
   2179a:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 237.3f;
   2179c:	8d ec       	ldi	r24, 0xCD	; 205
   2179e:	9c e4       	ldi	r25, 0x4C	; 76
   217a0:	ad e6       	ldi	r26, 0x6D	; 109
   217a2:	b3 e4       	ldi	r27, 0x43	; 67
   217a4:	8d 83       	std	Y+5, r24	; 0x05
   217a6:	9e 83       	std	Y+6, r25	; 0x06
   217a8:	af 83       	std	Y+7, r26	; 0x07
   217aa:	b8 87       	std	Y+8, r27	; 0x08
   217ac:	2d c0       	rjmp	.+90     	; 0x21808 <task_env_calc+0x26c>

			} else if (temp_env >= -5.f) {  // this temperature is a value given by the programmers will, only ...
   217ae:	20 e0       	ldi	r18, 0x00	; 0
   217b0:	30 e0       	ldi	r19, 0x00	; 0
   217b2:	40 ea       	ldi	r20, 0xA0	; 160
   217b4:	50 ec       	ldi	r21, 0xC0	; 192
   217b6:	6c 8d       	ldd	r22, Y+28	; 0x1c
   217b8:	7d 8d       	ldd	r23, Y+29	; 0x1d
   217ba:	8e 8d       	ldd	r24, Y+30	; 0x1e
   217bc:	9f 8d       	ldd	r25, Y+31	; 0x1f
   217be:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   217c2:	88 23       	and	r24, r24
   217c4:	8c f0       	brlt	.+34     	; 0x217e8 <task_env_calc+0x24c>
				/* over water */
				calc_a = 7.6f;
   217c6:	83 e3       	ldi	r24, 0x33	; 51
   217c8:	93 e3       	ldi	r25, 0x33	; 51
   217ca:	a3 ef       	ldi	r26, 0xF3	; 243
   217cc:	b0 e4       	ldi	r27, 0x40	; 64
   217ce:	89 83       	std	Y+1, r24	; 0x01
   217d0:	9a 83       	std	Y+2, r25	; 0x02
   217d2:	ab 83       	std	Y+3, r26	; 0x03
   217d4:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 240.7f;
   217d6:	83 e3       	ldi	r24, 0x33	; 51
   217d8:	93 eb       	ldi	r25, 0xB3	; 179
   217da:	a0 e7       	ldi	r26, 0x70	; 112
   217dc:	b3 e4       	ldi	r27, 0x43	; 67
   217de:	8d 83       	std	Y+5, r24	; 0x05
   217e0:	9e 83       	std	Y+6, r25	; 0x06
   217e2:	af 83       	std	Y+7, r26	; 0x07
   217e4:	b8 87       	std	Y+8, r27	; 0x08
   217e6:	10 c0       	rjmp	.+32     	; 0x21808 <task_env_calc+0x26c>

			} else {
				/* over ice */
				calc_a = 9.5f;
   217e8:	80 e0       	ldi	r24, 0x00	; 0
   217ea:	90 e0       	ldi	r25, 0x00	; 0
   217ec:	a8 e1       	ldi	r26, 0x18	; 24
   217ee:	b1 e4       	ldi	r27, 0x41	; 65
   217f0:	89 83       	std	Y+1, r24	; 0x01
   217f2:	9a 83       	std	Y+2, r25	; 0x02
   217f4:	ab 83       	std	Y+3, r26	; 0x03
   217f6:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 265.5f;
   217f8:	80 e0       	ldi	r24, 0x00	; 0
   217fa:	90 ec       	ldi	r25, 0xC0	; 192
   217fc:	a4 e8       	ldi	r26, 0x84	; 132
   217fe:	b3 e4       	ldi	r27, 0x43	; 67
   21800:	8d 83       	std	Y+5, r24	; 0x05
   21802:	9e 83       	std	Y+6, r25	; 0x06
   21804:	af 83       	std	Y+7, r26	; 0x07
   21806:	b8 87       	std	Y+8, r27	; 0x08
			}

			sdd_td				= /* K1* */ pow(10.f, (calc_a * td)			/ (calc_b + td));
   21808:	2e a1       	ldd	r18, Y+38	; 0x26
   2180a:	3f a1       	ldd	r19, Y+39	; 0x27
   2180c:	48 a5       	ldd	r20, Y+40	; 0x28
   2180e:	59 a5       	ldd	r21, Y+41	; 0x29
   21810:	69 81       	ldd	r22, Y+1	; 0x01
   21812:	7a 81       	ldd	r23, Y+2	; 0x02
   21814:	8b 81       	ldd	r24, Y+3	; 0x03
   21816:	9c 81       	ldd	r25, Y+4	; 0x04
   21818:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   2181c:	dc 01       	movw	r26, r24
   2181e:	cb 01       	movw	r24, r22
   21820:	6c 01       	movw	r12, r24
   21822:	7d 01       	movw	r14, r26
   21824:	2e a1       	ldd	r18, Y+38	; 0x26
   21826:	3f a1       	ldd	r19, Y+39	; 0x27
   21828:	48 a5       	ldd	r20, Y+40	; 0x28
   2182a:	59 a5       	ldd	r21, Y+41	; 0x29
   2182c:	6d 81       	ldd	r22, Y+5	; 0x05
   2182e:	7e 81       	ldd	r23, Y+6	; 0x06
   21830:	8f 81       	ldd	r24, Y+7	; 0x07
   21832:	98 85       	ldd	r25, Y+8	; 0x08
   21834:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   21838:	dc 01       	movw	r26, r24
   2183a:	cb 01       	movw	r24, r22
   2183c:	9c 01       	movw	r18, r24
   2183e:	ad 01       	movw	r20, r26
   21840:	c7 01       	movw	r24, r14
   21842:	b6 01       	movw	r22, r12
   21844:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   21848:	dc 01       	movw	r26, r24
   2184a:	cb 01       	movw	r24, r22
   2184c:	9c 01       	movw	r18, r24
   2184e:	ad 01       	movw	r20, r26
   21850:	60 e0       	ldi	r22, 0x00	; 0
   21852:	70 e0       	ldi	r23, 0x00	; 0
   21854:	80 e2       	ldi	r24, 0x20	; 32
   21856:	91 e4       	ldi	r25, 0x41	; 65
   21858:	0f 94 28 33 	call	0x26650	; 0x26650 <pow>
   2185c:	dc 01       	movw	r26, r24
   2185e:	cb 01       	movw	r24, r22
   21860:	8a a7       	std	Y+42, r24	; 0x2a
   21862:	9b a7       	std	Y+43, r25	; 0x2b
   21864:	ac a7       	std	Y+44, r26	; 0x2c
   21866:	bd a7       	std	Y+45, r27	; 0x2d
			sdd_tenv			= /* K1* */ pow(10.f, (calc_a * temp_env)	/ (calc_b + temp_env));
   21868:	2c 8d       	ldd	r18, Y+28	; 0x1c
   2186a:	3d 8d       	ldd	r19, Y+29	; 0x1d
   2186c:	4e 8d       	ldd	r20, Y+30	; 0x1e
   2186e:	5f 8d       	ldd	r21, Y+31	; 0x1f
   21870:	69 81       	ldd	r22, Y+1	; 0x01
   21872:	7a 81       	ldd	r23, Y+2	; 0x02
   21874:	8b 81       	ldd	r24, Y+3	; 0x03
   21876:	9c 81       	ldd	r25, Y+4	; 0x04
   21878:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   2187c:	dc 01       	movw	r26, r24
   2187e:	cb 01       	movw	r24, r22
   21880:	6c 01       	movw	r12, r24
   21882:	7d 01       	movw	r14, r26
   21884:	2c 8d       	ldd	r18, Y+28	; 0x1c
   21886:	3d 8d       	ldd	r19, Y+29	; 0x1d
   21888:	4e 8d       	ldd	r20, Y+30	; 0x1e
   2188a:	5f 8d       	ldd	r21, Y+31	; 0x1f
   2188c:	6d 81       	ldd	r22, Y+5	; 0x05
   2188e:	7e 81       	ldd	r23, Y+6	; 0x06
   21890:	8f 81       	ldd	r24, Y+7	; 0x07
   21892:	98 85       	ldd	r25, Y+8	; 0x08
   21894:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   21898:	dc 01       	movw	r26, r24
   2189a:	cb 01       	movw	r24, r22
   2189c:	9c 01       	movw	r18, r24
   2189e:	ad 01       	movw	r20, r26
   218a0:	c7 01       	movw	r24, r14
   218a2:	b6 01       	movw	r22, r12
   218a4:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   218a8:	dc 01       	movw	r26, r24
   218aa:	cb 01       	movw	r24, r22
   218ac:	9c 01       	movw	r18, r24
   218ae:	ad 01       	movw	r20, r26
   218b0:	60 e0       	ldi	r22, 0x00	; 0
   218b2:	70 e0       	ldi	r23, 0x00	; 0
   218b4:	80 e2       	ldi	r24, 0x20	; 32
   218b6:	91 e4       	ldi	r25, 0x41	; 65
   218b8:	0f 94 28 33 	call	0x26650	; 0x26650 <pow>
   218bc:	dc 01       	movw	r26, r24
   218be:	cb 01       	movw	r24, r22
   218c0:	8e a7       	std	Y+46, r24	; 0x2e
   218c2:	9f a7       	std	Y+47, r25	; 0x2f
   218c4:	a8 ab       	std	Y+48, r26	; 0x30
   218c6:	b9 ab       	std	Y+49, r27	; 0x31
			l_env_hygro_RH_100	= (int16_t) (0.5f + 10000.f * sdd_td / sdd_tenv);
   218c8:	20 e0       	ldi	r18, 0x00	; 0
   218ca:	30 e4       	ldi	r19, 0x40	; 64
   218cc:	4c e1       	ldi	r20, 0x1C	; 28
   218ce:	56 e4       	ldi	r21, 0x46	; 70
   218d0:	6a a5       	ldd	r22, Y+42	; 0x2a
   218d2:	7b a5       	ldd	r23, Y+43	; 0x2b
   218d4:	8c a5       	ldd	r24, Y+44	; 0x2c
   218d6:	9d a5       	ldd	r25, Y+45	; 0x2d
   218d8:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   218dc:	dc 01       	movw	r26, r24
   218de:	cb 01       	movw	r24, r22
   218e0:	2e a5       	ldd	r18, Y+46	; 0x2e
   218e2:	3f a5       	ldd	r19, Y+47	; 0x2f
   218e4:	48 a9       	ldd	r20, Y+48	; 0x30
   218e6:	59 a9       	ldd	r21, Y+49	; 0x31
   218e8:	bc 01       	movw	r22, r24
   218ea:	cd 01       	movw	r24, r26
   218ec:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   218f0:	dc 01       	movw	r26, r24
   218f2:	cb 01       	movw	r24, r22
   218f4:	20 e0       	ldi	r18, 0x00	; 0
   218f6:	30 e0       	ldi	r19, 0x00	; 0
   218f8:	40 e0       	ldi	r20, 0x00	; 0
   218fa:	5f e3       	ldi	r21, 0x3F	; 63
   218fc:	bc 01       	movw	r22, r24
   218fe:	cd 01       	movw	r24, r26
   21900:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   21904:	dc 01       	movw	r26, r24
   21906:	cb 01       	movw	r24, r22
   21908:	bc 01       	movw	r22, r24
   2190a:	cd 01       	movw	r24, r26
   2190c:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   21910:	dc 01       	movw	r26, r24
   21912:	cb 01       	movw	r24, r22
   21914:	8a ab       	std	Y+50, r24	; 0x32
   21916:	9b ab       	std	Y+51, r25	; 0x33
		}

		/* Pushing global data */
		flags = cpu_irq_save();
   21918:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   2191c:	8d 87       	std	Y+13, r24	; 0x0d
		g_env_temp_deg_100	= l_env_temp_deg_100;
   2191e:	8c a1       	ldd	r24, Y+36	; 0x24
   21920:	9d a1       	ldd	r25, Y+37	; 0x25
   21922:	80 93 1b 29 	sts	0x291B, r24	; 0x80291b <g_env_temp_deg_100>
   21926:	90 93 1c 29 	sts	0x291C, r25	; 0x80291c <g_env_temp_deg_100+0x1>
		g_env_hygro_RH_100	= l_env_hygro_RH_100;
   2192a:	8a a9       	ldd	r24, Y+50	; 0x32
   2192c:	9b a9       	ldd	r25, Y+51	; 0x33
   2192e:	80 93 1d 29 	sts	0x291D, r24	; 0x80291d <g_env_hygro_RH_100>
   21932:	90 93 1e 29 	sts	0x291E, r25	; 0x80291e <g_env_hygro_RH_100+0x1>
		cpu_irq_restore(flags);
   21936:	8d 85       	ldd	r24, Y+13	; 0x0d
   21938:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

		s_last = now;
   2193c:	89 85       	ldd	r24, Y+9	; 0x09
   2193e:	9a 85       	ldd	r25, Y+10	; 0x0a
   21940:	ab 85       	ldd	r26, Y+11	; 0x0b
   21942:	bc 85       	ldd	r27, Y+12	; 0x0c
   21944:	80 93 02 2c 	sts	0x2C02, r24	; 0x802c02 <s_last.8948>
   21948:	90 93 03 2c 	sts	0x2C03, r25	; 0x802c03 <s_last.8948+0x1>
   2194c:	a0 93 04 2c 	sts	0x2C04, r26	; 0x802c04 <s_last.8948+0x2>
   21950:	b0 93 05 2c 	sts	0x2C05, r27	; 0x802c05 <s_last.8948+0x3>
	}
}
   21954:	00 00       	nop
   21956:	e3 96       	adiw	r28, 0x33	; 51
   21958:	cd bf       	out	0x3d, r28	; 61
   2195a:	de bf       	out	0x3e, r29	; 62
   2195c:	df 91       	pop	r29
   2195e:	cf 91       	pop	r28
   21960:	ff 90       	pop	r15
   21962:	ef 90       	pop	r14
   21964:	df 90       	pop	r13
   21966:	cf 90       	pop	r12
   21968:	08 95       	ret

0002196a <task_main_aprs>:

static void task_main_aprs(void)
{
   2196a:	2f 92       	push	r2
   2196c:	3f 92       	push	r3
   2196e:	4f 92       	push	r4
   21970:	5f 92       	push	r5
   21972:	6f 92       	push	r6
   21974:	7f 92       	push	r7
   21976:	8f 92       	push	r8
   21978:	9f 92       	push	r9
   2197a:	af 92       	push	r10
   2197c:	bf 92       	push	r11
   2197e:	cf 92       	push	r12
   21980:	df 92       	push	r13
   21982:	ef 92       	push	r14
   21984:	ff 92       	push	r15
   21986:	0f 93       	push	r16
   21988:	1f 93       	push	r17
   2198a:	cf 93       	push	r28
   2198c:	df 93       	push	r29
   2198e:	cd b7       	in	r28, 0x3d	; 61
   21990:	de b7       	in	r29, 0x3e	; 62
   21992:	c2 5e       	subi	r28, 0xE2	; 226
   21994:	d1 09       	sbc	r29, r1
   21996:	cd bf       	out	0x3d, r28	; 61
   21998:	de bf       	out	0x3e, r29	; 62
	static uint32_t				s_now_sec					= 0UL;
	static bool					s_lock						= false;
	uint32_t					l_now_sec					= tcc1_get_time() >> 10;
   2199a:	0e 94 10 ff 	call	0x1fe20	; 0x1fe20 <tcc1_get_time>
   2199e:	dc 01       	movw	r26, r24
   219a0:	cb 01       	movw	r24, r22
   219a2:	07 2e       	mov	r0, r23
   219a4:	7a e0       	ldi	r23, 0x0A	; 10
   219a6:	b6 95       	lsr	r27
   219a8:	a7 95       	ror	r26
   219aa:	97 95       	ror	r25
   219ac:	87 95       	ror	r24
   219ae:	7a 95       	dec	r23
   219b0:	d1 f7       	brne	.-12     	; 0x219a6 <task_main_aprs+0x3c>
   219b2:	70 2d       	mov	r23, r0
   219b4:	8e 8f       	std	Y+30, r24	; 0x1e
   219b6:	9f 8f       	std	Y+31, r25	; 0x1f
   219b8:	a8 a3       	std	Y+32, r26	; 0x20
   219ba:	b9 a3       	std	Y+33, r27	; 0x21
	uint64_t					l_aprs_alert_last;
	APRS_ALERT_FSM_STATE_ENUM_t	l_aprs_alert_fsm_state;
	APRS_ALERT_REASON_ENUM_t	l_aprs_alert_reason;
	irqflags_t					flags;
	char						l_msg_buf[C_TX_BUF_SIZE];
	int							l_msg_buf_len				= 0;
   219bc:	1b 8e       	std	Y+27, r1	; 0x1b
   219be:	1c 8e       	std	Y+28, r1	; 0x1c
	char						l_mark						= ' ';
   219c0:	80 e2       	ldi	r24, 0x20	; 32
   219c2:	8d 8f       	std	Y+29, r24	; 0x1d


	/* Once a second to be processed - do not send when APRS is disabled nor GPS ready */
	if (s_lock || (s_now_sec == l_now_sec) || !g_gsm_enable || !g_gsm_aprs_enable || !g_gns_fix_status) {
   219c4:	80 91 06 2c 	lds	r24, 0x2C06	; 0x802c06 <s_lock.8969>
   219c8:	88 23       	and	r24, r24
   219ca:	11 f0       	breq	.+4      	; 0x219d0 <task_main_aprs+0x66>
   219cc:	0d 94 b4 17 	jmp	0x22f68	; 0x22f68 <task_main_aprs+0x15fe>
   219d0:	20 91 07 2c 	lds	r18, 0x2C07	; 0x802c07 <s_now_sec.8968>
   219d4:	30 91 08 2c 	lds	r19, 0x2C08	; 0x802c08 <s_now_sec.8968+0x1>
   219d8:	40 91 09 2c 	lds	r20, 0x2C09	; 0x802c09 <s_now_sec.8968+0x2>
   219dc:	50 91 0a 2c 	lds	r21, 0x2C0A	; 0x802c0a <s_now_sec.8968+0x3>
   219e0:	8e 8d       	ldd	r24, Y+30	; 0x1e
   219e2:	9f 8d       	ldd	r25, Y+31	; 0x1f
   219e4:	a8 a1       	ldd	r26, Y+32	; 0x20
   219e6:	b9 a1       	ldd	r27, Y+33	; 0x21
   219e8:	28 17       	cp	r18, r24
   219ea:	39 07       	cpc	r19, r25
   219ec:	4a 07       	cpc	r20, r26
   219ee:	5b 07       	cpc	r21, r27
   219f0:	11 f4       	brne	.+4      	; 0x219f6 <task_main_aprs+0x8c>
   219f2:	0d 94 b4 17 	jmp	0x22f68	; 0x22f68 <task_main_aprs+0x15fe>
   219f6:	90 91 f4 27 	lds	r25, 0x27F4	; 0x8027f4 <g_gsm_enable>
   219fa:	81 e0       	ldi	r24, 0x01	; 1
   219fc:	89 27       	eor	r24, r25
   219fe:	88 23       	and	r24, r24
   21a00:	11 f0       	breq	.+4      	; 0x21a06 <task_main_aprs+0x9c>
   21a02:	0d 94 b4 17 	jmp	0x22f68	; 0x22f68 <task_main_aprs+0x15fe>
   21a06:	90 91 f5 27 	lds	r25, 0x27F5	; 0x8027f5 <g_gsm_aprs_enable>
   21a0a:	81 e0       	ldi	r24, 0x01	; 1
   21a0c:	89 27       	eor	r24, r25
   21a0e:	88 23       	and	r24, r24
   21a10:	11 f0       	breq	.+4      	; 0x21a16 <task_main_aprs+0xac>
   21a12:	0d 94 b4 17 	jmp	0x22f68	; 0x22f68 <task_main_aprs+0x15fe>
   21a16:	80 91 8b 24 	lds	r24, 0x248B	; 0x80248b <g_gns_fix_status>
   21a1a:	88 23       	and	r24, r24
   21a1c:	11 f4       	brne	.+4      	; 0x21a22 <task_main_aprs+0xb8>
   21a1e:	0d 94 b4 17 	jmp	0x22f68	; 0x22f68 <task_main_aprs+0x15fe>
		return;
	}

	/* Single thread lock */
	s_lock = true;
   21a22:	81 e0       	ldi	r24, 0x01	; 1
   21a24:	80 93 06 2c 	sts	0x2C06, r24	; 0x802c06 <s_lock.8969>

	/* Store new second */
	s_now_sec = l_now_sec;
   21a28:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21a2a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21a2c:	a8 a1       	ldd	r26, Y+32	; 0x20
   21a2e:	b9 a1       	ldd	r27, Y+33	; 0x21
   21a30:	80 93 07 2c 	sts	0x2C07, r24	; 0x802c07 <s_now_sec.8968>
   21a34:	90 93 08 2c 	sts	0x2C08, r25	; 0x802c08 <s_now_sec.8968+0x1>
   21a38:	a0 93 09 2c 	sts	0x2C09, r26	; 0x802c09 <s_now_sec.8968+0x2>
   21a3c:	b0 93 0a 2c 	sts	0x2C0A, r27	; 0x802c0a <s_now_sec.8968+0x3>

	/* Get a copy from the global variables */
	{
		flags = cpu_irq_save();
   21a40:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   21a44:	8a a3       	std	Y+34, r24	; 0x22
		l_boot_time_ts			= g_boot_time_ts;
   21a46:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <g_boot_time_ts>
   21a4a:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <g_boot_time_ts+0x1>
   21a4e:	a0 91 66 24 	lds	r26, 0x2466	; 0x802466 <g_boot_time_ts+0x2>
   21a52:	b0 91 67 24 	lds	r27, 0x2467	; 0x802467 <g_boot_time_ts+0x3>
   21a56:	8b a3       	std	Y+35, r24	; 0x23
   21a58:	9c a3       	std	Y+36, r25	; 0x24
   21a5a:	ad a3       	std	Y+37, r26	; 0x25
   21a5c:	be a3       	std	Y+38, r27	; 0x26
		l_aprs_alert_last		= g_aprs_alert_last;
   21a5e:	80 91 35 25 	lds	r24, 0x2535	; 0x802535 <g_aprs_alert_last>
   21a62:	89 8b       	std	Y+17, r24	; 0x11
   21a64:	80 91 36 25 	lds	r24, 0x2536	; 0x802536 <g_aprs_alert_last+0x1>
   21a68:	8a 8b       	std	Y+18, r24	; 0x12
   21a6a:	80 91 37 25 	lds	r24, 0x2537	; 0x802537 <g_aprs_alert_last+0x2>
   21a6e:	8b 8b       	std	Y+19, r24	; 0x13
   21a70:	80 91 38 25 	lds	r24, 0x2538	; 0x802538 <g_aprs_alert_last+0x3>
   21a74:	8c 8b       	std	Y+20, r24	; 0x14
   21a76:	80 91 39 25 	lds	r24, 0x2539	; 0x802539 <g_aprs_alert_last+0x4>
   21a7a:	8d 8b       	std	Y+21, r24	; 0x15
   21a7c:	80 91 3a 25 	lds	r24, 0x253A	; 0x80253a <g_aprs_alert_last+0x5>
   21a80:	8e 8b       	std	Y+22, r24	; 0x16
   21a82:	80 91 3b 25 	lds	r24, 0x253B	; 0x80253b <g_aprs_alert_last+0x6>
   21a86:	8f 8b       	std	Y+23, r24	; 0x17
   21a88:	80 91 3c 25 	lds	r24, 0x253C	; 0x80253c <g_aprs_alert_last+0x7>
   21a8c:	88 8f       	std	Y+24, r24	; 0x18
		l_aprs_alert_fsm_state	= g_aprs_alert_fsm_state;
   21a8e:	80 91 3d 25 	lds	r24, 0x253D	; 0x80253d <g_aprs_alert_fsm_state>
   21a92:	89 8f       	std	Y+25, r24	; 0x19
		l_aprs_alert_reason		= g_aprs_alert_reason;
   21a94:	80 91 3e 25 	lds	r24, 0x253E	; 0x80253e <g_aprs_alert_reason>
   21a98:	8a 8f       	std	Y+26, r24	; 0x1a
		cpu_irq_restore(flags);
   21a9a:	8a a1       	ldd	r24, Y+34	; 0x22
   21a9c:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}

	/* GNSS has to set the clock first */
	if (!l_boot_time_ts) {
   21aa0:	8b a1       	ldd	r24, Y+35	; 0x23
   21aa2:	9c a1       	ldd	r25, Y+36	; 0x24
   21aa4:	ad a1       	ldd	r26, Y+37	; 0x25
   21aa6:	be a1       	ldd	r27, Y+38	; 0x26
   21aa8:	89 2b       	or	r24, r25
   21aaa:	8a 2b       	or	r24, r26
   21aac:	8b 2b       	or	r24, r27
   21aae:	21 f4       	brne	.+8      	; 0x21ab8 <task_main_aprs+0x14e>
		/* Single thread finished */
		s_lock = false;
   21ab0:	10 92 06 2c 	sts	0x2C06, r1	; 0x802c06 <s_lock.8969>
		return;
   21ab4:	0d 94 b5 17 	jmp	0x22f6a	; 0x22f6a <task_main_aprs+0x1600>
	}

	do {
		/* Check for sensor and time boundaries */
		if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
   21ab8:	89 8d       	ldd	r24, Y+25	; 0x19
   21aba:	88 23       	and	r24, r24
   21abc:	09 f0       	breq	.+2      	; 0x21ac0 <task_main_aprs+0x156>
   21abe:	e4 c1       	rjmp	.+968    	; 0x21e88 <task_main_aprs+0x51e>
			/* APRS messaging started */
			if (g_gsm_ring &&
   21ac0:	80 91 0e 28 	lds	r24, 0x280E	; 0x80280e <g_gsm_ring>
   21ac4:	88 23       	and	r24, r24
   21ac6:	99 f1       	breq	.+102    	; 0x21b2e <task_main_aprs+0x1c4>
				((l_aprs_alert_last + C_APRS_ALERT_REQ_HOLDOFF_SEC) <= l_now_sec)) {
   21ac8:	29 89       	ldd	r18, Y+17	; 0x11
   21aca:	3a 89       	ldd	r19, Y+18	; 0x12
   21acc:	4b 89       	ldd	r20, Y+19	; 0x13
   21ace:	5c 89       	ldd	r21, Y+20	; 0x14
   21ad0:	6d 89       	ldd	r22, Y+21	; 0x15
   21ad2:	7e 89       	ldd	r23, Y+22	; 0x16
   21ad4:	8f 89       	ldd	r24, Y+23	; 0x17
   21ad6:	98 8d       	ldd	r25, Y+24	; 0x18
   21ad8:	ac e3       	ldi	r26, 0x3C	; 60
   21ada:	0f 94 1c 3a 	call	0x27438	; 0x27438 <__adddi3_s8>
   21ade:	a2 2e       	mov	r10, r18
   21ae0:	b3 2e       	mov	r11, r19
   21ae2:	c4 2e       	mov	r12, r20
   21ae4:	d5 2e       	mov	r13, r21
   21ae6:	e6 2e       	mov	r14, r22
   21ae8:	f7 2e       	mov	r15, r23
   21aea:	08 2f       	mov	r16, r24
   21aec:	19 2f       	mov	r17, r25
   21aee:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21af0:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21af2:	a8 a1       	ldd	r26, Y+32	; 0x20
   21af4:	b9 a1       	ldd	r27, Y+33	; 0x21
   21af6:	1c 01       	movw	r2, r24
   21af8:	2d 01       	movw	r4, r26
   21afa:	61 2c       	mov	r6, r1
   21afc:	71 2c       	mov	r7, r1
   21afe:	43 01       	movw	r8, r6

	do {
		/* Check for sensor and time boundaries */
		if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
			/* APRS messaging started */
			if (g_gsm_ring &&
   21b00:	2a 2d       	mov	r18, r10
   21b02:	3b 2d       	mov	r19, r11
   21b04:	4c 2d       	mov	r20, r12
   21b06:	5d 2d       	mov	r21, r13
   21b08:	6e 2d       	mov	r22, r14
   21b0a:	7f 2d       	mov	r23, r15
   21b0c:	80 2f       	mov	r24, r16
   21b0e:	91 2f       	mov	r25, r17
   21b10:	a2 2c       	mov	r10, r2
   21b12:	b3 2c       	mov	r11, r3
   21b14:	c4 2c       	mov	r12, r4
   21b16:	d5 2c       	mov	r13, r5
   21b18:	e6 2c       	mov	r14, r6
   21b1a:	f7 2c       	mov	r15, r7
   21b1c:	08 2d       	mov	r16, r8
   21b1e:	19 2d       	mov	r17, r9
   21b20:	0f 94 31 3a 	call	0x27462	; 0x27462 <__cmpdi2>
   21b24:	09 f0       	breq	.+2      	; 0x21b28 <task_main_aprs+0x1be>
   21b26:	18 f4       	brcc	.+6      	; 0x21b2e <task_main_aprs+0x1c4>
				((l_aprs_alert_last + C_APRS_ALERT_REQ_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__REQUEST;
   21b28:	86 e0       	ldi	r24, 0x06	; 6
   21b2a:	8a 8f       	std	Y+26, r24	; 0x1a
   21b2c:	18 c1       	rjmp	.+560    	; 0x21d5e <task_main_aprs+0x3f4>

			} else if ((l_aprs_alert_last + C_APRS_ALERT_TIME_SEC) <= l_now_sec) {
   21b2e:	29 89       	ldd	r18, Y+17	; 0x11
   21b30:	3a 89       	ldd	r19, Y+18	; 0x12
   21b32:	4b 89       	ldd	r20, Y+19	; 0x13
   21b34:	5c 89       	ldd	r21, Y+20	; 0x14
   21b36:	6d 89       	ldd	r22, Y+21	; 0x15
   21b38:	7e 89       	ldd	r23, Y+22	; 0x16
   21b3a:	8f 89       	ldd	r24, Y+23	; 0x17
   21b3c:	98 8d       	ldd	r25, Y+24	; 0x18
   21b3e:	2c 57       	subi	r18, 0x7C	; 124
   21b40:	3c 4f       	sbci	r19, 0xFC	; 252
   21b42:	4f 4f       	sbci	r20, 0xFF	; 255
   21b44:	5f 4f       	sbci	r21, 0xFF	; 255
   21b46:	6f 4f       	sbci	r22, 0xFF	; 255
   21b48:	7f 4f       	sbci	r23, 0xFF	; 255
   21b4a:	8f 4f       	sbci	r24, 0xFF	; 255
   21b4c:	9f 4f       	sbci	r25, 0xFF	; 255
   21b4e:	a2 2e       	mov	r10, r18
   21b50:	b3 2e       	mov	r11, r19
   21b52:	c4 2e       	mov	r12, r20
   21b54:	d5 2e       	mov	r13, r21
   21b56:	e6 2e       	mov	r14, r22
   21b58:	f7 2e       	mov	r15, r23
   21b5a:	08 2f       	mov	r16, r24
   21b5c:	19 2f       	mov	r17, r25
   21b5e:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21b60:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21b62:	a8 a1       	ldd	r26, Y+32	; 0x20
   21b64:	b9 a1       	ldd	r27, Y+33	; 0x21
   21b66:	1c 01       	movw	r2, r24
   21b68:	2d 01       	movw	r4, r26
   21b6a:	61 2c       	mov	r6, r1
   21b6c:	71 2c       	mov	r7, r1
   21b6e:	43 01       	movw	r8, r6
   21b70:	2a 2d       	mov	r18, r10
   21b72:	3b 2d       	mov	r19, r11
   21b74:	4c 2d       	mov	r20, r12
   21b76:	5d 2d       	mov	r21, r13
   21b78:	6e 2d       	mov	r22, r14
   21b7a:	7f 2d       	mov	r23, r15
   21b7c:	80 2f       	mov	r24, r16
   21b7e:	91 2f       	mov	r25, r17
   21b80:	a2 2c       	mov	r10, r2
   21b82:	b3 2c       	mov	r11, r3
   21b84:	c4 2c       	mov	r12, r4
   21b86:	d5 2c       	mov	r13, r5
   21b88:	e6 2c       	mov	r14, r6
   21b8a:	f7 2c       	mov	r15, r7
   21b8c:	08 2d       	mov	r16, r8
   21b8e:	19 2d       	mov	r17, r9
   21b90:	0f 94 31 3a 	call	0x27462	; 0x27462 <__cmpdi2>
   21b94:	09 f0       	breq	.+2      	; 0x21b98 <task_main_aprs+0x22e>
   21b96:	18 f4       	brcc	.+6      	; 0x21b9e <task_main_aprs+0x234>
				l_aprs_alert_reason		= APRS_ALERT_REASON__TIME;
   21b98:	81 e0       	ldi	r24, 0x01	; 1
   21b9a:	8a 8f       	std	Y+26, r24	; 0x1a
   21b9c:	e0 c0       	rjmp	.+448    	; 0x21d5e <task_main_aprs+0x3f4>

			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
   21b9e:	0e 94 23 f1 	call	0x1e246	; 0x1e246 <aprs_pos_delta_m>
   21ba2:	85 3c       	cpi	r24, 0xC5	; 197
   21ba4:	99 40       	sbci	r25, 0x09	; 9
   21ba6:	a8 f1       	brcs	.+106    	; 0x21c12 <task_main_aprs+0x2a8>
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
   21ba8:	29 89       	ldd	r18, Y+17	; 0x11
   21baa:	3a 89       	ldd	r19, Y+18	; 0x12
   21bac:	4b 89       	ldd	r20, Y+19	; 0x13
   21bae:	5c 89       	ldd	r21, Y+20	; 0x14
   21bb0:	6d 89       	ldd	r22, Y+21	; 0x15
   21bb2:	7e 89       	ldd	r23, Y+22	; 0x16
   21bb4:	8f 89       	ldd	r24, Y+23	; 0x17
   21bb6:	98 8d       	ldd	r25, Y+24	; 0x18
   21bb8:	a0 e4       	ldi	r26, 0x40	; 64
   21bba:	0f 94 1c 3a 	call	0x27438	; 0x27438 <__adddi3_s8>
   21bbe:	a2 2e       	mov	r10, r18
   21bc0:	b3 2e       	mov	r11, r19
   21bc2:	c4 2e       	mov	r12, r20
   21bc4:	d5 2e       	mov	r13, r21
   21bc6:	e6 2e       	mov	r14, r22
   21bc8:	f7 2e       	mov	r15, r23
   21bca:	08 2f       	mov	r16, r24
   21bcc:	19 2f       	mov	r17, r25
   21bce:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21bd0:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21bd2:	a8 a1       	ldd	r26, Y+32	; 0x20
   21bd4:	b9 a1       	ldd	r27, Y+33	; 0x21
   21bd6:	1c 01       	movw	r2, r24
   21bd8:	2d 01       	movw	r4, r26
   21bda:	61 2c       	mov	r6, r1
   21bdc:	71 2c       	mov	r7, r1
   21bde:	43 01       	movw	r8, r6
				l_aprs_alert_reason		= APRS_ALERT_REASON__REQUEST;

			} else if ((l_aprs_alert_last + C_APRS_ALERT_TIME_SEC) <= l_now_sec) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__TIME;

			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
   21be0:	2a 2d       	mov	r18, r10
   21be2:	3b 2d       	mov	r19, r11
   21be4:	4c 2d       	mov	r20, r12
   21be6:	5d 2d       	mov	r21, r13
   21be8:	6e 2d       	mov	r22, r14
   21bea:	7f 2d       	mov	r23, r15
   21bec:	80 2f       	mov	r24, r16
   21bee:	91 2f       	mov	r25, r17
   21bf0:	a2 2c       	mov	r10, r2
   21bf2:	b3 2c       	mov	r11, r3
   21bf4:	c4 2c       	mov	r12, r4
   21bf6:	d5 2c       	mov	r13, r5
   21bf8:	e6 2c       	mov	r14, r6
   21bfa:	f7 2c       	mov	r15, r7
   21bfc:	08 2d       	mov	r16, r8
   21bfe:	19 2d       	mov	r17, r9
   21c00:	0f 94 31 3a 	call	0x27462	; 0x27462 <__cmpdi2>
   21c04:	09 f0       	breq	.+2      	; 0x21c08 <task_main_aprs+0x29e>
   21c06:	28 f4       	brcc	.+10     	; 0x21c12 <task_main_aprs+0x2a8>
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__POSITION;
   21c08:	82 e0       	ldi	r24, 0x02	; 2
   21c0a:	8a 8f       	std	Y+26, r24	; 0x1a
				aprs_pos_anchor();
   21c0c:	0e 94 5c f2 	call	0x1e4b8	; 0x1e4b8 <aprs_pos_anchor>
   21c10:	a6 c0       	rjmp	.+332    	; 0x21d5e <task_main_aprs+0x3f4>

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
   21c12:	0e 94 8c f2 	call	0x1e518	; 0x1e518 <aprs_gyro_total_dps_1000>
   21c16:	85 3c       	cpi	r24, 0xC5	; 197
   21c18:	99 40       	sbci	r25, 0x09	; 9
   21c1a:	98 f1       	brcs	.+102    	; 0x21c82 <task_main_aprs+0x318>
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
   21c1c:	29 89       	ldd	r18, Y+17	; 0x11
   21c1e:	3a 89       	ldd	r19, Y+18	; 0x12
   21c20:	4b 89       	ldd	r20, Y+19	; 0x13
   21c22:	5c 89       	ldd	r21, Y+20	; 0x14
   21c24:	6d 89       	ldd	r22, Y+21	; 0x15
   21c26:	7e 89       	ldd	r23, Y+22	; 0x16
   21c28:	8f 89       	ldd	r24, Y+23	; 0x17
   21c2a:	98 8d       	ldd	r25, Y+24	; 0x18
   21c2c:	ad e3       	ldi	r26, 0x3D	; 61
   21c2e:	0f 94 1c 3a 	call	0x27438	; 0x27438 <__adddi3_s8>
   21c32:	a2 2e       	mov	r10, r18
   21c34:	b3 2e       	mov	r11, r19
   21c36:	c4 2e       	mov	r12, r20
   21c38:	d5 2e       	mov	r13, r21
   21c3a:	e6 2e       	mov	r14, r22
   21c3c:	f7 2e       	mov	r15, r23
   21c3e:	08 2f       	mov	r16, r24
   21c40:	19 2f       	mov	r17, r25
   21c42:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21c44:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21c46:	a8 a1       	ldd	r26, Y+32	; 0x20
   21c48:	b9 a1       	ldd	r27, Y+33	; 0x21
   21c4a:	1c 01       	movw	r2, r24
   21c4c:	2d 01       	movw	r4, r26
   21c4e:	61 2c       	mov	r6, r1
   21c50:	71 2c       	mov	r7, r1
   21c52:	43 01       	movw	r8, r6
			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__POSITION;
				aprs_pos_anchor();

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
   21c54:	2a 2d       	mov	r18, r10
   21c56:	3b 2d       	mov	r19, r11
   21c58:	4c 2d       	mov	r20, r12
   21c5a:	5d 2d       	mov	r21, r13
   21c5c:	6e 2d       	mov	r22, r14
   21c5e:	7f 2d       	mov	r23, r15
   21c60:	80 2f       	mov	r24, r16
   21c62:	91 2f       	mov	r25, r17
   21c64:	a2 2c       	mov	r10, r2
   21c66:	b3 2c       	mov	r11, r3
   21c68:	c4 2c       	mov	r12, r4
   21c6a:	d5 2c       	mov	r13, r5
   21c6c:	e6 2c       	mov	r14, r6
   21c6e:	f7 2c       	mov	r15, r7
   21c70:	08 2d       	mov	r16, r8
   21c72:	19 2d       	mov	r17, r9
   21c74:	0f 94 31 3a 	call	0x27462	; 0x27462 <__cmpdi2>
   21c78:	09 f0       	breq	.+2      	; 0x21c7c <task_main_aprs+0x312>
   21c7a:	18 f4       	brcc	.+6      	; 0x21c82 <task_main_aprs+0x318>
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__GYRO;
   21c7c:	83 e0       	ldi	r24, 0x03	; 3
   21c7e:	8a 8f       	std	Y+26, r24	; 0x1a
   21c80:	6e c0       	rjmp	.+220    	; 0x21d5e <task_main_aprs+0x3f4>

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
   21c82:	0e 94 37 f3 	call	0x1e66e	; 0x1e66e <aprs_accel_xy_delta_g_1000>
   21c86:	0b 97       	sbiw	r24, 0x0b	; 11
   21c88:	98 f1       	brcs	.+102    	; 0x21cf0 <task_main_aprs+0x386>
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
   21c8a:	29 89       	ldd	r18, Y+17	; 0x11
   21c8c:	3a 89       	ldd	r19, Y+18	; 0x12
   21c8e:	4b 89       	ldd	r20, Y+19	; 0x13
   21c90:	5c 89       	ldd	r21, Y+20	; 0x14
   21c92:	6d 89       	ldd	r22, Y+21	; 0x15
   21c94:	7e 89       	ldd	r23, Y+22	; 0x16
   21c96:	8f 89       	ldd	r24, Y+23	; 0x17
   21c98:	98 8d       	ldd	r25, Y+24	; 0x18
   21c9a:	af e3       	ldi	r26, 0x3F	; 63
   21c9c:	0f 94 1c 3a 	call	0x27438	; 0x27438 <__adddi3_s8>
   21ca0:	a2 2e       	mov	r10, r18
   21ca2:	b3 2e       	mov	r11, r19
   21ca4:	c4 2e       	mov	r12, r20
   21ca6:	d5 2e       	mov	r13, r21
   21ca8:	e6 2e       	mov	r14, r22
   21caa:	f7 2e       	mov	r15, r23
   21cac:	08 2f       	mov	r16, r24
   21cae:	19 2f       	mov	r17, r25
   21cb0:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21cb2:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21cb4:	a8 a1       	ldd	r26, Y+32	; 0x20
   21cb6:	b9 a1       	ldd	r27, Y+33	; 0x21
   21cb8:	1c 01       	movw	r2, r24
   21cba:	2d 01       	movw	r4, r26
   21cbc:	61 2c       	mov	r6, r1
   21cbe:	71 2c       	mov	r7, r1
   21cc0:	43 01       	movw	r8, r6

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__GYRO;

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
   21cc2:	2a 2d       	mov	r18, r10
   21cc4:	3b 2d       	mov	r19, r11
   21cc6:	4c 2d       	mov	r20, r12
   21cc8:	5d 2d       	mov	r21, r13
   21cca:	6e 2d       	mov	r22, r14
   21ccc:	7f 2d       	mov	r23, r15
   21cce:	80 2f       	mov	r24, r16
   21cd0:	91 2f       	mov	r25, r17
   21cd2:	a2 2c       	mov	r10, r2
   21cd4:	b3 2c       	mov	r11, r3
   21cd6:	c4 2c       	mov	r12, r4
   21cd8:	d5 2c       	mov	r13, r5
   21cda:	e6 2c       	mov	r14, r6
   21cdc:	f7 2c       	mov	r15, r7
   21cde:	08 2d       	mov	r16, r8
   21ce0:	19 2d       	mov	r17, r9
   21ce2:	0f 94 31 3a 	call	0x27462	; 0x27462 <__cmpdi2>
   21ce6:	09 f0       	breq	.+2      	; 0x21cea <task_main_aprs+0x380>
   21ce8:	18 f4       	brcc	.+6      	; 0x21cf0 <task_main_aprs+0x386>
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__ACCEL;
   21cea:	84 e0       	ldi	r24, 0x04	; 4
   21cec:	8a 8f       	std	Y+26, r24	; 0x1a
   21cee:	37 c0       	rjmp	.+110    	; 0x21d5e <task_main_aprs+0x3f4>

			} else if ((aprs_mag_delta_nT() > C_APRS_ALERT_MAG_DELTA_NT) &&
   21cf0:	0e 94 50 f4 	call	0x1e8a0	; 0x1e8a0 <aprs_mag_delta_nT>
   21cf4:	85 36       	cpi	r24, 0x65	; 101
   21cf6:	99 41       	sbci	r25, 0x19	; 25
   21cf8:	90 f1       	brcs	.+100    	; 0x21d5e <task_main_aprs+0x3f4>
				((l_aprs_alert_last + C_APRS_ALERT_MAG_HOLDOFF_SEC) <= l_now_sec)) {
   21cfa:	29 89       	ldd	r18, Y+17	; 0x11
   21cfc:	3a 89       	ldd	r19, Y+18	; 0x12
   21cfe:	4b 89       	ldd	r20, Y+19	; 0x13
   21d00:	5c 89       	ldd	r21, Y+20	; 0x14
   21d02:	6d 89       	ldd	r22, Y+21	; 0x15
   21d04:	7e 89       	ldd	r23, Y+22	; 0x16
   21d06:	8f 89       	ldd	r24, Y+23	; 0x17
   21d08:	98 8d       	ldd	r25, Y+24	; 0x18
   21d0a:	ae e3       	ldi	r26, 0x3E	; 62
   21d0c:	0f 94 1c 3a 	call	0x27438	; 0x27438 <__adddi3_s8>
   21d10:	a2 2e       	mov	r10, r18
   21d12:	b3 2e       	mov	r11, r19
   21d14:	c4 2e       	mov	r12, r20
   21d16:	d5 2e       	mov	r13, r21
   21d18:	e6 2e       	mov	r14, r22
   21d1a:	f7 2e       	mov	r15, r23
   21d1c:	08 2f       	mov	r16, r24
   21d1e:	19 2f       	mov	r17, r25
   21d20:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21d22:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21d24:	a8 a1       	ldd	r26, Y+32	; 0x20
   21d26:	b9 a1       	ldd	r27, Y+33	; 0x21
   21d28:	1c 01       	movw	r2, r24
   21d2a:	2d 01       	movw	r4, r26
   21d2c:	61 2c       	mov	r6, r1
   21d2e:	71 2c       	mov	r7, r1
   21d30:	43 01       	movw	r8, r6

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__ACCEL;

			} else if ((aprs_mag_delta_nT() > C_APRS_ALERT_MAG_DELTA_NT) &&
   21d32:	2a 2d       	mov	r18, r10
   21d34:	3b 2d       	mov	r19, r11
   21d36:	4c 2d       	mov	r20, r12
   21d38:	5d 2d       	mov	r21, r13
   21d3a:	6e 2d       	mov	r22, r14
   21d3c:	7f 2d       	mov	r23, r15
   21d3e:	80 2f       	mov	r24, r16
   21d40:	91 2f       	mov	r25, r17
   21d42:	a2 2c       	mov	r10, r2
   21d44:	b3 2c       	mov	r11, r3
   21d46:	c4 2c       	mov	r12, r4
   21d48:	d5 2c       	mov	r13, r5
   21d4a:	e6 2c       	mov	r14, r6
   21d4c:	f7 2c       	mov	r15, r7
   21d4e:	08 2d       	mov	r16, r8
   21d50:	19 2d       	mov	r17, r9
   21d52:	0f 94 31 3a 	call	0x27462	; 0x27462 <__cmpdi2>
   21d56:	09 f0       	breq	.+2      	; 0x21d5a <task_main_aprs+0x3f0>
   21d58:	10 f4       	brcc	.+4      	; 0x21d5e <task_main_aprs+0x3f4>
				((l_aprs_alert_last + C_APRS_ALERT_MAG_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__MAGNET;
   21d5a:	85 e0       	ldi	r24, 0x05	; 5
   21d5c:	8a 8f       	std	Y+26, r24	; 0x1a
			}

			if (l_aprs_alert_reason != APRS_ALERT_REASON__NONE) {
   21d5e:	8a 8d       	ldd	r24, Y+26	; 0x1a
   21d60:	88 23       	and	r24, r24
   21d62:	09 f4       	brne	.+2      	; 0x21d66 <task_main_aprs+0x3fc>
   21d64:	91 c0       	rjmp	.+290    	; 0x21e88 <task_main_aprs+0x51e>
				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__DO_N1;
   21d66:	81 e0       	ldi	r24, 0x01	; 1
   21d68:	89 8f       	std	Y+25, r24	; 0x19
				l_aprs_alert_last		= l_now_sec;
   21d6a:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21d6c:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21d6e:	a8 a1       	ldd	r26, Y+32	; 0x20
   21d70:	b9 a1       	ldd	r27, Y+33	; 0x21
   21d72:	9c 01       	movw	r18, r24
   21d74:	ad 01       	movw	r20, r26
   21d76:	60 e0       	ldi	r22, 0x00	; 0
   21d78:	70 e0       	ldi	r23, 0x00	; 0
   21d7a:	cb 01       	movw	r24, r22
   21d7c:	29 8b       	std	Y+17, r18	; 0x11
   21d7e:	3a 8b       	std	Y+18, r19	; 0x12
   21d80:	4b 8b       	std	Y+19, r20	; 0x13
   21d82:	5c 8b       	std	Y+20, r21	; 0x14
   21d84:	6d 8b       	std	Y+21, r22	; 0x15
   21d86:	7e 8b       	std	Y+22, r23	; 0x16
   21d88:	8f 8b       	std	Y+23, r24	; 0x17
   21d8a:	98 8f       	std	Y+24, r25	; 0x18

				/* Make snapshot of alert environment */
				{
					flags = cpu_irq_save();
   21d8c:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   21d90:	8a a3       	std	Y+34, r24	; 0x22

					/* Gyroscope */
					g_aprs_alert_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
   21d92:	80 91 3d 28 	lds	r24, 0x283D	; 0x80283d <g_twi1_gyro_1_gyro_x_mdps>
   21d96:	90 91 3e 28 	lds	r25, 0x283E	; 0x80283e <g_twi1_gyro_1_gyro_x_mdps+0x1>
   21d9a:	a0 91 3f 28 	lds	r26, 0x283F	; 0x80283f <g_twi1_gyro_1_gyro_x_mdps+0x2>
   21d9e:	b0 91 40 28 	lds	r27, 0x2840	; 0x802840 <g_twi1_gyro_1_gyro_x_mdps+0x3>
   21da2:	80 93 47 25 	sts	0x2547, r24	; 0x802547 <g_aprs_alert_1_gyro_x_mdps>
   21da6:	90 93 48 25 	sts	0x2548, r25	; 0x802548 <g_aprs_alert_1_gyro_x_mdps+0x1>
   21daa:	a0 93 49 25 	sts	0x2549, r26	; 0x802549 <g_aprs_alert_1_gyro_x_mdps+0x2>
   21dae:	b0 93 4a 25 	sts	0x254A, r27	; 0x80254a <g_aprs_alert_1_gyro_x_mdps+0x3>
					g_aprs_alert_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
   21db2:	80 91 41 28 	lds	r24, 0x2841	; 0x802841 <g_twi1_gyro_1_gyro_y_mdps>
   21db6:	90 91 42 28 	lds	r25, 0x2842	; 0x802842 <g_twi1_gyro_1_gyro_y_mdps+0x1>
   21dba:	a0 91 43 28 	lds	r26, 0x2843	; 0x802843 <g_twi1_gyro_1_gyro_y_mdps+0x2>
   21dbe:	b0 91 44 28 	lds	r27, 0x2844	; 0x802844 <g_twi1_gyro_1_gyro_y_mdps+0x3>
   21dc2:	80 93 4b 25 	sts	0x254B, r24	; 0x80254b <g_aprs_alert_1_gyro_y_mdps>
   21dc6:	90 93 4c 25 	sts	0x254C, r25	; 0x80254c <g_aprs_alert_1_gyro_y_mdps+0x1>
   21dca:	a0 93 4d 25 	sts	0x254D, r26	; 0x80254d <g_aprs_alert_1_gyro_y_mdps+0x2>
   21dce:	b0 93 4e 25 	sts	0x254E, r27	; 0x80254e <g_aprs_alert_1_gyro_y_mdps+0x3>
					g_aprs_alert_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
   21dd2:	80 91 45 28 	lds	r24, 0x2845	; 0x802845 <g_twi1_gyro_1_gyro_z_mdps>
   21dd6:	90 91 46 28 	lds	r25, 0x2846	; 0x802846 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   21dda:	a0 91 47 28 	lds	r26, 0x2847	; 0x802847 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   21dde:	b0 91 48 28 	lds	r27, 0x2848	; 0x802848 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   21de2:	80 93 4f 25 	sts	0x254F, r24	; 0x80254f <g_aprs_alert_1_gyro_z_mdps>
   21de6:	90 93 50 25 	sts	0x2550, r25	; 0x802550 <g_aprs_alert_1_gyro_z_mdps+0x1>
   21dea:	a0 93 51 25 	sts	0x2551, r26	; 0x802551 <g_aprs_alert_1_gyro_z_mdps+0x2>
   21dee:	b0 93 52 25 	sts	0x2552, r27	; 0x802552 <g_aprs_alert_1_gyro_z_mdps+0x3>

					/* Acceleration */
					g_aprs_alert_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
   21df2:	80 91 2b 28 	lds	r24, 0x282B	; 0x80282b <g_twi1_gyro_1_accel_x_mg>
   21df6:	90 91 2c 28 	lds	r25, 0x282C	; 0x80282c <g_twi1_gyro_1_accel_x_mg+0x1>
   21dfa:	80 93 53 25 	sts	0x2553, r24	; 0x802553 <g_aprs_alert_1_accel_x_mg>
   21dfe:	90 93 54 25 	sts	0x2554, r25	; 0x802554 <g_aprs_alert_1_accel_x_mg+0x1>
					g_aprs_alert_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
   21e02:	80 91 2d 28 	lds	r24, 0x282D	; 0x80282d <g_twi1_gyro_1_accel_y_mg>
   21e06:	90 91 2e 28 	lds	r25, 0x282E	; 0x80282e <g_twi1_gyro_1_accel_y_mg+0x1>
   21e0a:	80 93 55 25 	sts	0x2555, r24	; 0x802555 <g_aprs_alert_1_accel_y_mg>
   21e0e:	90 93 56 25 	sts	0x2556, r25	; 0x802556 <g_aprs_alert_1_accel_y_mg+0x1>
					g_aprs_alert_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
   21e12:	80 91 2f 28 	lds	r24, 0x282F	; 0x80282f <g_twi1_gyro_1_accel_z_mg>
   21e16:	90 91 30 28 	lds	r25, 0x2830	; 0x802830 <g_twi1_gyro_1_accel_z_mg+0x1>
   21e1a:	80 93 57 25 	sts	0x2557, r24	; 0x802557 <g_aprs_alert_1_accel_z_mg>
   21e1e:	90 93 58 25 	sts	0x2558, r25	; 0x802558 <g_aprs_alert_1_accel_z_mg+0x1>

					/* Magnetics */
					g_aprs_alert_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
   21e22:	80 91 61 28 	lds	r24, 0x2861	; 0x802861 <g_twi1_gyro_2_mag_x_nT>
   21e26:	90 91 62 28 	lds	r25, 0x2862	; 0x802862 <g_twi1_gyro_2_mag_x_nT+0x1>
   21e2a:	a0 91 63 28 	lds	r26, 0x2863	; 0x802863 <g_twi1_gyro_2_mag_x_nT+0x2>
   21e2e:	b0 91 64 28 	lds	r27, 0x2864	; 0x802864 <g_twi1_gyro_2_mag_x_nT+0x3>
   21e32:	80 93 59 25 	sts	0x2559, r24	; 0x802559 <g_aprs_alert_2_mag_x_nT>
   21e36:	90 93 5a 25 	sts	0x255A, r25	; 0x80255a <g_aprs_alert_2_mag_x_nT+0x1>
   21e3a:	a0 93 5b 25 	sts	0x255B, r26	; 0x80255b <g_aprs_alert_2_mag_x_nT+0x2>
   21e3e:	b0 93 5c 25 	sts	0x255C, r27	; 0x80255c <g_aprs_alert_2_mag_x_nT+0x3>
					g_aprs_alert_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
   21e42:	80 91 65 28 	lds	r24, 0x2865	; 0x802865 <g_twi1_gyro_2_mag_y_nT>
   21e46:	90 91 66 28 	lds	r25, 0x2866	; 0x802866 <g_twi1_gyro_2_mag_y_nT+0x1>
   21e4a:	a0 91 67 28 	lds	r26, 0x2867	; 0x802867 <g_twi1_gyro_2_mag_y_nT+0x2>
   21e4e:	b0 91 68 28 	lds	r27, 0x2868	; 0x802868 <g_twi1_gyro_2_mag_y_nT+0x3>
   21e52:	80 93 5d 25 	sts	0x255D, r24	; 0x80255d <g_aprs_alert_2_mag_y_nT>
   21e56:	90 93 5e 25 	sts	0x255E, r25	; 0x80255e <g_aprs_alert_2_mag_y_nT+0x1>
   21e5a:	a0 93 5f 25 	sts	0x255F, r26	; 0x80255f <g_aprs_alert_2_mag_y_nT+0x2>
   21e5e:	b0 93 60 25 	sts	0x2560, r27	; 0x802560 <g_aprs_alert_2_mag_y_nT+0x3>
					g_aprs_alert_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
   21e62:	80 91 69 28 	lds	r24, 0x2869	; 0x802869 <g_twi1_gyro_2_mag_z_nT>
   21e66:	90 91 6a 28 	lds	r25, 0x286A	; 0x80286a <g_twi1_gyro_2_mag_z_nT+0x1>
   21e6a:	a0 91 6b 28 	lds	r26, 0x286B	; 0x80286b <g_twi1_gyro_2_mag_z_nT+0x2>
   21e6e:	b0 91 6c 28 	lds	r27, 0x286C	; 0x80286c <g_twi1_gyro_2_mag_z_nT+0x3>
   21e72:	80 93 61 25 	sts	0x2561, r24	; 0x802561 <g_aprs_alert_2_mag_z_nT>
   21e76:	90 93 62 25 	sts	0x2562, r25	; 0x802562 <g_aprs_alert_2_mag_z_nT+0x1>
   21e7a:	a0 93 63 25 	sts	0x2563, r26	; 0x802563 <g_aprs_alert_2_mag_z_nT+0x2>
   21e7e:	b0 93 64 25 	sts	0x2564, r27	; 0x802564 <g_aprs_alert_2_mag_z_nT+0x3>

					cpu_irq_restore(flags);
   21e82:	8a a1       	ldd	r24, Y+34	; 0x22
   21e84:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
				}
			}
		}

		/* Preparations for message strings */
		if (l_aprs_alert_fsm_state != APRS_ALERT_FSM_STATE__NOOP) {
   21e88:	89 8d       	ldd	r24, Y+25	; 0x19
   21e8a:	88 23       	and	r24, r24
   21e8c:	09 f4       	brne	.+2      	; 0x21e90 <task_main_aprs+0x526>
   21e8e:	7c c1       	rjmp	.+760    	; 0x22188 <task_main_aprs+0x81e>
			/* Get copy from global variables */
			{
				flags = cpu_irq_save();
   21e90:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   21e94:	8a a3       	std	Y+34, r24	; 0x22
				l_gns_lat			= g_gns_lat;
   21e96:	80 91 8c 24 	lds	r24, 0x248C	; 0x80248c <g_gns_lat>
   21e9a:	90 91 8d 24 	lds	r25, 0x248D	; 0x80248d <g_gns_lat+0x1>
   21e9e:	a0 91 8e 24 	lds	r26, 0x248E	; 0x80248e <g_gns_lat+0x2>
   21ea2:	b0 91 8f 24 	lds	r27, 0x248F	; 0x80248f <g_gns_lat+0x3>
   21ea6:	8f a3       	std	Y+39, r24	; 0x27
   21ea8:	98 a7       	std	Y+40, r25	; 0x28
   21eaa:	a9 a7       	std	Y+41, r26	; 0x29
   21eac:	ba a7       	std	Y+42, r27	; 0x2a
				l_gns_lon			= g_gns_lon;
   21eae:	80 91 90 24 	lds	r24, 0x2490	; 0x802490 <g_gns_lon>
   21eb2:	90 91 91 24 	lds	r25, 0x2491	; 0x802491 <g_gns_lon+0x1>
   21eb6:	a0 91 92 24 	lds	r26, 0x2492	; 0x802492 <g_gns_lon+0x2>
   21eba:	b0 91 93 24 	lds	r27, 0x2493	; 0x802493 <g_gns_lon+0x3>
   21ebe:	8b a7       	std	Y+43, r24	; 0x2b
   21ec0:	9c a7       	std	Y+44, r25	; 0x2c
   21ec2:	ad a7       	std	Y+45, r26	; 0x2d
   21ec4:	be a7       	std	Y+46, r27	; 0x2e
				l_gns_course_deg	= g_gns_course_deg;
   21ec6:	80 91 9c 24 	lds	r24, 0x249C	; 0x80249c <g_gns_course_deg>
   21eca:	90 91 9d 24 	lds	r25, 0x249D	; 0x80249d <g_gns_course_deg+0x1>
   21ece:	a0 91 9e 24 	lds	r26, 0x249E	; 0x80249e <g_gns_course_deg+0x2>
   21ed2:	b0 91 9f 24 	lds	r27, 0x249F	; 0x80249f <g_gns_course_deg+0x3>
   21ed6:	8f a7       	std	Y+47, r24	; 0x2f
   21ed8:	98 ab       	std	Y+48, r25	; 0x30
   21eda:	a9 ab       	std	Y+49, r26	; 0x31
   21edc:	ba ab       	std	Y+50, r27	; 0x32
				l_gns_speed_kmPh	= g_gns_speed_kmPh;
   21ede:	80 91 98 24 	lds	r24, 0x2498	; 0x802498 <g_gns_speed_kmPh>
   21ee2:	90 91 99 24 	lds	r25, 0x2499	; 0x802499 <g_gns_speed_kmPh+0x1>
   21ee6:	a0 91 9a 24 	lds	r26, 0x249A	; 0x80249a <g_gns_speed_kmPh+0x2>
   21eea:	b0 91 9b 24 	lds	r27, 0x249B	; 0x80249b <g_gns_speed_kmPh+0x3>
   21eee:	8b ab       	std	Y+51, r24	; 0x33
   21ef0:	9c ab       	std	Y+52, r25	; 0x34
   21ef2:	ad ab       	std	Y+53, r26	; 0x35
   21ef4:	be ab       	std	Y+54, r27	; 0x36
				cpu_irq_restore(flags);
   21ef6:	8a a1       	ldd	r24, Y+34	; 0x22
   21ef8:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
			}

			/* Calculations */
			{
				l_lat_deg			= (uint8_t) (l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat);
   21efc:	20 e0       	ldi	r18, 0x00	; 0
   21efe:	30 e0       	ldi	r19, 0x00	; 0
   21f00:	a9 01       	movw	r20, r18
   21f02:	6f a1       	ldd	r22, Y+39	; 0x27
   21f04:	78 a5       	ldd	r23, Y+40	; 0x28
   21f06:	89 a5       	ldd	r24, Y+41	; 0x29
   21f08:	9a a5       	ldd	r25, Y+42	; 0x2a
   21f0a:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   21f0e:	88 23       	and	r24, r24
   21f10:	4c f0       	brlt	.+18     	; 0x21f24 <task_main_aprs+0x5ba>
   21f12:	6f a1       	ldd	r22, Y+39	; 0x27
   21f14:	78 a5       	ldd	r23, Y+40	; 0x28
   21f16:	89 a5       	ldd	r24, Y+41	; 0x29
   21f18:	9a a5       	ldd	r25, Y+42	; 0x2a
   21f1a:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   21f1e:	dc 01       	movw	r26, r24
   21f20:	cb 01       	movw	r24, r22
   21f22:	0b c0       	rjmp	.+22     	; 0x21f3a <task_main_aprs+0x5d0>
   21f24:	8f a1       	ldd	r24, Y+39	; 0x27
   21f26:	98 a5       	ldd	r25, Y+40	; 0x28
   21f28:	a9 a5       	ldd	r26, Y+41	; 0x29
   21f2a:	ba a5       	ldd	r27, Y+42	; 0x2a
   21f2c:	b0 58       	subi	r27, 0x80	; 128
   21f2e:	bc 01       	movw	r22, r24
   21f30:	cd 01       	movw	r24, r26
   21f32:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   21f36:	dc 01       	movw	r26, r24
   21f38:	cb 01       	movw	r24, r22
   21f3a:	89 83       	std	Y+1, r24	; 0x01
				l_lat_minutes		= ((l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat) - l_lat_deg) * 60.f + 0.005f;
   21f3c:	20 e0       	ldi	r18, 0x00	; 0
   21f3e:	30 e0       	ldi	r19, 0x00	; 0
   21f40:	a9 01       	movw	r20, r18
   21f42:	6f a1       	ldd	r22, Y+39	; 0x27
   21f44:	78 a5       	ldd	r23, Y+40	; 0x28
   21f46:	89 a5       	ldd	r24, Y+41	; 0x29
   21f48:	9a a5       	ldd	r25, Y+42	; 0x2a
   21f4a:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   21f4e:	88 23       	and	r24, r24
   21f50:	2c f0       	brlt	.+10     	; 0x21f5c <task_main_aprs+0x5f2>
   21f52:	cf a0       	ldd	r12, Y+39	; 0x27
   21f54:	d8 a4       	ldd	r13, Y+40	; 0x28
   21f56:	e9 a4       	ldd	r14, Y+41	; 0x29
   21f58:	fa a4       	ldd	r15, Y+42	; 0x2a
   21f5a:	0a c0       	rjmp	.+20     	; 0x21f70 <task_main_aprs+0x606>
   21f5c:	8f a1       	ldd	r24, Y+39	; 0x27
   21f5e:	98 a5       	ldd	r25, Y+40	; 0x28
   21f60:	a9 a5       	ldd	r26, Y+41	; 0x29
   21f62:	ba a5       	ldd	r27, Y+42	; 0x2a
   21f64:	6c 01       	movw	r12, r24
   21f66:	7d 01       	movw	r14, r26
   21f68:	f7 fa       	bst	r15, 7
   21f6a:	f0 94       	com	r15
   21f6c:	f7 f8       	bld	r15, 7
   21f6e:	f0 94       	com	r15
   21f70:	89 81       	ldd	r24, Y+1	; 0x01
   21f72:	88 2f       	mov	r24, r24
   21f74:	90 e0       	ldi	r25, 0x00	; 0
   21f76:	09 2e       	mov	r0, r25
   21f78:	00 0c       	add	r0, r0
   21f7a:	aa 0b       	sbc	r26, r26
   21f7c:	bb 0b       	sbc	r27, r27
   21f7e:	bc 01       	movw	r22, r24
   21f80:	cd 01       	movw	r24, r26
   21f82:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   21f86:	dc 01       	movw	r26, r24
   21f88:	cb 01       	movw	r24, r22
   21f8a:	9c 01       	movw	r18, r24
   21f8c:	ad 01       	movw	r20, r26
   21f8e:	c7 01       	movw	r24, r14
   21f90:	b6 01       	movw	r22, r12
   21f92:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   21f96:	dc 01       	movw	r26, r24
   21f98:	cb 01       	movw	r24, r22
   21f9a:	20 e0       	ldi	r18, 0x00	; 0
   21f9c:	30 e0       	ldi	r19, 0x00	; 0
   21f9e:	40 e7       	ldi	r20, 0x70	; 112
   21fa0:	52 e4       	ldi	r21, 0x42	; 66
   21fa2:	bc 01       	movw	r22, r24
   21fa4:	cd 01       	movw	r24, r26
   21fa6:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   21faa:	dc 01       	movw	r26, r24
   21fac:	cb 01       	movw	r24, r22
   21fae:	2a e0       	ldi	r18, 0x0A	; 10
   21fb0:	37 ed       	ldi	r19, 0xD7	; 215
   21fb2:	43 ea       	ldi	r20, 0xA3	; 163
   21fb4:	5b e3       	ldi	r21, 0x3B	; 59
   21fb6:	bc 01       	movw	r22, r24
   21fb8:	cd 01       	movw	r24, r26
   21fba:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   21fbe:	dc 01       	movw	r26, r24
   21fc0:	cb 01       	movw	r24, r22
   21fc2:	8a 83       	std	Y+2, r24	; 0x02
   21fc4:	9b 83       	std	Y+3, r25	; 0x03
   21fc6:	ac 83       	std	Y+4, r26	; 0x04
   21fc8:	bd 83       	std	Y+5, r27	; 0x05
				l_lat_hemisphere	= l_gns_lat >= 0.f ?  'N' : 'S';
   21fca:	20 e0       	ldi	r18, 0x00	; 0
   21fcc:	30 e0       	ldi	r19, 0x00	; 0
   21fce:	a9 01       	movw	r20, r18
   21fd0:	6f a1       	ldd	r22, Y+39	; 0x27
   21fd2:	78 a5       	ldd	r23, Y+40	; 0x28
   21fd4:	89 a5       	ldd	r24, Y+41	; 0x29
   21fd6:	9a a5       	ldd	r25, Y+42	; 0x2a
   21fd8:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   21fdc:	88 23       	and	r24, r24
   21fde:	14 f0       	brlt	.+4      	; 0x21fe4 <task_main_aprs+0x67a>
   21fe0:	8e e4       	ldi	r24, 0x4E	; 78
   21fe2:	01 c0       	rjmp	.+2      	; 0x21fe6 <task_main_aprs+0x67c>
   21fe4:	83 e5       	ldi	r24, 0x53	; 83
   21fe6:	8e 83       	std	Y+6, r24	; 0x06
				l_lon_deg			= (uint8_t) (l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon);
   21fe8:	20 e0       	ldi	r18, 0x00	; 0
   21fea:	30 e0       	ldi	r19, 0x00	; 0
   21fec:	a9 01       	movw	r20, r18
   21fee:	6b a5       	ldd	r22, Y+43	; 0x2b
   21ff0:	7c a5       	ldd	r23, Y+44	; 0x2c
   21ff2:	8d a5       	ldd	r24, Y+45	; 0x2d
   21ff4:	9e a5       	ldd	r25, Y+46	; 0x2e
   21ff6:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   21ffa:	88 23       	and	r24, r24
   21ffc:	4c f0       	brlt	.+18     	; 0x22010 <task_main_aprs+0x6a6>
   21ffe:	6b a5       	ldd	r22, Y+43	; 0x2b
   22000:	7c a5       	ldd	r23, Y+44	; 0x2c
   22002:	8d a5       	ldd	r24, Y+45	; 0x2d
   22004:	9e a5       	ldd	r25, Y+46	; 0x2e
   22006:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   2200a:	dc 01       	movw	r26, r24
   2200c:	cb 01       	movw	r24, r22
   2200e:	0b c0       	rjmp	.+22     	; 0x22026 <task_main_aprs+0x6bc>
   22010:	8b a5       	ldd	r24, Y+43	; 0x2b
   22012:	9c a5       	ldd	r25, Y+44	; 0x2c
   22014:	ad a5       	ldd	r26, Y+45	; 0x2d
   22016:	be a5       	ldd	r27, Y+46	; 0x2e
   22018:	b0 58       	subi	r27, 0x80	; 128
   2201a:	bc 01       	movw	r22, r24
   2201c:	cd 01       	movw	r24, r26
   2201e:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   22022:	dc 01       	movw	r26, r24
   22024:	cb 01       	movw	r24, r22
   22026:	8f 83       	std	Y+7, r24	; 0x07
				l_lon_minutes		= ((l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon) - l_lon_deg) * 60.f + 0.005f;
   22028:	20 e0       	ldi	r18, 0x00	; 0
   2202a:	30 e0       	ldi	r19, 0x00	; 0
   2202c:	a9 01       	movw	r20, r18
   2202e:	6b a5       	ldd	r22, Y+43	; 0x2b
   22030:	7c a5       	ldd	r23, Y+44	; 0x2c
   22032:	8d a5       	ldd	r24, Y+45	; 0x2d
   22034:	9e a5       	ldd	r25, Y+46	; 0x2e
   22036:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   2203a:	88 23       	and	r24, r24
   2203c:	2c f0       	brlt	.+10     	; 0x22048 <task_main_aprs+0x6de>
   2203e:	cb a4       	ldd	r12, Y+43	; 0x2b
   22040:	dc a4       	ldd	r13, Y+44	; 0x2c
   22042:	ed a4       	ldd	r14, Y+45	; 0x2d
   22044:	fe a4       	ldd	r15, Y+46	; 0x2e
   22046:	0a c0       	rjmp	.+20     	; 0x2205c <task_main_aprs+0x6f2>
   22048:	8b a5       	ldd	r24, Y+43	; 0x2b
   2204a:	9c a5       	ldd	r25, Y+44	; 0x2c
   2204c:	ad a5       	ldd	r26, Y+45	; 0x2d
   2204e:	be a5       	ldd	r27, Y+46	; 0x2e
   22050:	6c 01       	movw	r12, r24
   22052:	7d 01       	movw	r14, r26
   22054:	f7 fa       	bst	r15, 7
   22056:	f0 94       	com	r15
   22058:	f7 f8       	bld	r15, 7
   2205a:	f0 94       	com	r15
   2205c:	8f 81       	ldd	r24, Y+7	; 0x07
   2205e:	88 2f       	mov	r24, r24
   22060:	90 e0       	ldi	r25, 0x00	; 0
   22062:	09 2e       	mov	r0, r25
   22064:	00 0c       	add	r0, r0
   22066:	aa 0b       	sbc	r26, r26
   22068:	bb 0b       	sbc	r27, r27
   2206a:	bc 01       	movw	r22, r24
   2206c:	cd 01       	movw	r24, r26
   2206e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   22072:	dc 01       	movw	r26, r24
   22074:	cb 01       	movw	r24, r22
   22076:	9c 01       	movw	r18, r24
   22078:	ad 01       	movw	r20, r26
   2207a:	c7 01       	movw	r24, r14
   2207c:	b6 01       	movw	r22, r12
   2207e:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   22082:	dc 01       	movw	r26, r24
   22084:	cb 01       	movw	r24, r22
   22086:	20 e0       	ldi	r18, 0x00	; 0
   22088:	30 e0       	ldi	r19, 0x00	; 0
   2208a:	40 e7       	ldi	r20, 0x70	; 112
   2208c:	52 e4       	ldi	r21, 0x42	; 66
   2208e:	bc 01       	movw	r22, r24
   22090:	cd 01       	movw	r24, r26
   22092:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   22096:	dc 01       	movw	r26, r24
   22098:	cb 01       	movw	r24, r22
   2209a:	2a e0       	ldi	r18, 0x0A	; 10
   2209c:	37 ed       	ldi	r19, 0xD7	; 215
   2209e:	43 ea       	ldi	r20, 0xA3	; 163
   220a0:	5b e3       	ldi	r21, 0x3B	; 59
   220a2:	bc 01       	movw	r22, r24
   220a4:	cd 01       	movw	r24, r26
   220a6:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   220aa:	dc 01       	movw	r26, r24
   220ac:	cb 01       	movw	r24, r22
   220ae:	88 87       	std	Y+8, r24	; 0x08
   220b0:	99 87       	std	Y+9, r25	; 0x09
   220b2:	aa 87       	std	Y+10, r26	; 0x0a
   220b4:	bb 87       	std	Y+11, r27	; 0x0b
				l_lon_hemisphere	= l_gns_lon >= 0.f ?  'E' : 'W';
   220b6:	20 e0       	ldi	r18, 0x00	; 0
   220b8:	30 e0       	ldi	r19, 0x00	; 0
   220ba:	a9 01       	movw	r20, r18
   220bc:	6b a5       	ldd	r22, Y+43	; 0x2b
   220be:	7c a5       	ldd	r23, Y+44	; 0x2c
   220c0:	8d a5       	ldd	r24, Y+45	; 0x2d
   220c2:	9e a5       	ldd	r25, Y+46	; 0x2e
   220c4:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   220c8:	88 23       	and	r24, r24
   220ca:	14 f0       	brlt	.+4      	; 0x220d0 <task_main_aprs+0x766>
   220cc:	85 e4       	ldi	r24, 0x45	; 69
   220ce:	01 c0       	rjmp	.+2      	; 0x220d2 <task_main_aprs+0x768>
   220d0:	87 e5       	ldi	r24, 0x57	; 87
   220d2:	8c 87       	std	Y+12, r24	; 0x0c

				l_course_deg		= (uint16_t) (0.5f + l_gns_course_deg);
   220d4:	20 e0       	ldi	r18, 0x00	; 0
   220d6:	30 e0       	ldi	r19, 0x00	; 0
   220d8:	40 e0       	ldi	r20, 0x00	; 0
   220da:	5f e3       	ldi	r21, 0x3F	; 63
   220dc:	6f a5       	ldd	r22, Y+47	; 0x2f
   220de:	78 a9       	ldd	r23, Y+48	; 0x30
   220e0:	89 a9       	ldd	r24, Y+49	; 0x31
   220e2:	9a a9       	ldd	r25, Y+50	; 0x32
   220e4:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   220e8:	dc 01       	movw	r26, r24
   220ea:	cb 01       	movw	r24, r22
   220ec:	bc 01       	movw	r22, r24
   220ee:	cd 01       	movw	r24, r26
   220f0:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   220f4:	dc 01       	movw	r26, r24
   220f6:	cb 01       	movw	r24, r22
   220f8:	8d 87       	std	Y+13, r24	; 0x0d
   220fa:	9e 87       	std	Y+14, r25	; 0x0e
				l_course_deg		%= 360;
   220fc:	4d 85       	ldd	r20, Y+13	; 0x0d
   220fe:	5e 85       	ldd	r21, Y+14	; 0x0e
   22100:	9a 01       	movw	r18, r20
   22102:	a3 e8       	ldi	r26, 0x83	; 131
   22104:	bd e2       	ldi	r27, 0x2D	; 45
   22106:	0f 94 a8 38 	call	0x27150	; 0x27150 <__umulhisi3>
   2210a:	bc 01       	movw	r22, r24
   2210c:	00 24       	eor	r0, r0
   2210e:	66 0f       	add	r22, r22
   22110:	77 1f       	adc	r23, r23
   22112:	00 1c       	adc	r0, r0
   22114:	66 0f       	add	r22, r22
   22116:	77 1f       	adc	r23, r23
   22118:	00 1c       	adc	r0, r0
   2211a:	67 2f       	mov	r22, r23
   2211c:	70 2d       	mov	r23, r0
   2211e:	28 e6       	ldi	r18, 0x68	; 104
   22120:	31 e0       	ldi	r19, 0x01	; 1
   22122:	62 9f       	mul	r22, r18
   22124:	c0 01       	movw	r24, r0
   22126:	63 9f       	mul	r22, r19
   22128:	90 0d       	add	r25, r0
   2212a:	72 9f       	mul	r23, r18
   2212c:	90 0d       	add	r25, r0
   2212e:	11 24       	eor	r1, r1
   22130:	9a 01       	movw	r18, r20
   22132:	28 1b       	sub	r18, r24
   22134:	39 0b       	sbc	r19, r25
   22136:	c9 01       	movw	r24, r18
   22138:	8d 87       	std	Y+13, r24	; 0x0d
   2213a:	9e 87       	std	Y+14, r25	; 0x0e
				if (!l_course_deg) {
   2213c:	8d 85       	ldd	r24, Y+13	; 0x0d
   2213e:	9e 85       	ldd	r25, Y+14	; 0x0e
   22140:	89 2b       	or	r24, r25
   22142:	21 f4       	brne	.+8      	; 0x2214c <task_main_aprs+0x7e2>
					l_course_deg = 360;
   22144:	88 e6       	ldi	r24, 0x68	; 104
   22146:	91 e0       	ldi	r25, 0x01	; 1
   22148:	8d 87       	std	Y+13, r24	; 0x0d
   2214a:	9e 87       	std	Y+14, r25	; 0x0e
				}

				l_speed_kn			= (uint16_t) (0.5f + l_gns_speed_kmPh / 1.852f);
   2214c:	26 e5       	ldi	r18, 0x56	; 86
   2214e:	3e e0       	ldi	r19, 0x0E	; 14
   22150:	4d ee       	ldi	r20, 0xED	; 237
   22152:	5f e3       	ldi	r21, 0x3F	; 63
   22154:	6b a9       	ldd	r22, Y+51	; 0x33
   22156:	7c a9       	ldd	r23, Y+52	; 0x34
   22158:	8d a9       	ldd	r24, Y+53	; 0x35
   2215a:	9e a9       	ldd	r25, Y+54	; 0x36
   2215c:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   22160:	dc 01       	movw	r26, r24
   22162:	cb 01       	movw	r24, r22
   22164:	20 e0       	ldi	r18, 0x00	; 0
   22166:	30 e0       	ldi	r19, 0x00	; 0
   22168:	40 e0       	ldi	r20, 0x00	; 0
   2216a:	5f e3       	ldi	r21, 0x3F	; 63
   2216c:	bc 01       	movw	r22, r24
   2216e:	cd 01       	movw	r24, r26
   22170:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   22174:	dc 01       	movw	r26, r24
   22176:	cb 01       	movw	r24, r22
   22178:	bc 01       	movw	r22, r24
   2217a:	cd 01       	movw	r24, r26
   2217c:	0f 94 17 31 	call	0x2622e	; 0x2622e <__fixunssfsi>
   22180:	dc 01       	movw	r26, r24
   22182:	cb 01       	movw	r24, r22
   22184:	8f 87       	std	Y+15, r24	; 0x0f
   22186:	98 8b       	std	Y+16, r25	; 0x10
			}
		}

		/* Check for reporting interval */
		switch (l_aprs_alert_fsm_state) {
   22188:	89 8d       	ldd	r24, Y+25	; 0x19
   2218a:	88 2f       	mov	r24, r24
   2218c:	90 e0       	ldi	r25, 0x00	; 0
   2218e:	82 30       	cpi	r24, 0x02	; 2
   22190:	91 05       	cpc	r25, r1
   22192:	09 f4       	brne	.+2      	; 0x22196 <task_main_aprs+0x82c>
   22194:	81 c1       	rjmp	.+770    	; 0x22498 <task_main_aprs+0xb2e>
   22196:	83 30       	cpi	r24, 0x03	; 3
   22198:	91 05       	cpc	r25, r1
   2219a:	1c f4       	brge	.+6      	; 0x221a2 <task_main_aprs+0x838>
   2219c:	01 97       	sbiw	r24, 0x01	; 1
   2219e:	49 f0       	breq	.+18     	; 0x221b2 <task_main_aprs+0x848>
   221a0:	50 c6       	rjmp	.+3232   	; 0x22e42 <task_main_aprs+0x14d8>
   221a2:	83 30       	cpi	r24, 0x03	; 3
   221a4:	91 05       	cpc	r25, r1
   221a6:	09 f4       	brne	.+2      	; 0x221aa <task_main_aprs+0x840>
   221a8:	fb c2       	rjmp	.+1526   	; 0x227a0 <task_main_aprs+0xe36>
   221aa:	04 97       	sbiw	r24, 0x04	; 4
   221ac:	09 f4       	brne	.+2      	; 0x221b0 <task_main_aprs+0x846>
   221ae:	82 c4       	rjmp	.+2308   	; 0x22ab4 <task_main_aprs+0x114a>
   221b0:	48 c6       	rjmp	.+3216   	; 0x22e42 <task_main_aprs+0x14d8>
			{
				int32_t l_aprs_alert_1_gyro_x_mdps;
				int32_t l_aprs_alert_1_gyro_y_mdps;
				int32_t l_aprs_alert_1_gyro_z_mdps;

				flags = cpu_irq_save();
   221b2:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   221b6:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_1_gyro_x_mdps = g_aprs_alert_1_gyro_x_mdps;
   221b8:	80 91 47 25 	lds	r24, 0x2547	; 0x802547 <g_aprs_alert_1_gyro_x_mdps>
   221bc:	90 91 48 25 	lds	r25, 0x2548	; 0x802548 <g_aprs_alert_1_gyro_x_mdps+0x1>
   221c0:	a0 91 49 25 	lds	r26, 0x2549	; 0x802549 <g_aprs_alert_1_gyro_x_mdps+0x2>
   221c4:	b0 91 4a 25 	lds	r27, 0x254A	; 0x80254a <g_aprs_alert_1_gyro_x_mdps+0x3>
   221c8:	8f ab       	std	Y+55, r24	; 0x37
   221ca:	98 af       	std	Y+56, r25	; 0x38
   221cc:	a9 af       	std	Y+57, r26	; 0x39
   221ce:	ba af       	std	Y+58, r27	; 0x3a
				l_aprs_alert_1_gyro_y_mdps = g_aprs_alert_1_gyro_y_mdps;
   221d0:	80 91 4b 25 	lds	r24, 0x254B	; 0x80254b <g_aprs_alert_1_gyro_y_mdps>
   221d4:	90 91 4c 25 	lds	r25, 0x254C	; 0x80254c <g_aprs_alert_1_gyro_y_mdps+0x1>
   221d8:	a0 91 4d 25 	lds	r26, 0x254D	; 0x80254d <g_aprs_alert_1_gyro_y_mdps+0x2>
   221dc:	b0 91 4e 25 	lds	r27, 0x254E	; 0x80254e <g_aprs_alert_1_gyro_y_mdps+0x3>
   221e0:	8b af       	std	Y+59, r24	; 0x3b
   221e2:	9c af       	std	Y+60, r25	; 0x3c
   221e4:	ad af       	std	Y+61, r26	; 0x3d
   221e6:	be af       	std	Y+62, r27	; 0x3e
				l_aprs_alert_1_gyro_z_mdps = g_aprs_alert_1_gyro_z_mdps;
   221e8:	9e 01       	movw	r18, r28
   221ea:	21 5c       	subi	r18, 0xC1	; 193
   221ec:	3f 4f       	sbci	r19, 0xFF	; 255
   221ee:	80 91 4f 25 	lds	r24, 0x254F	; 0x80254f <g_aprs_alert_1_gyro_z_mdps>
   221f2:	90 91 50 25 	lds	r25, 0x2550	; 0x802550 <g_aprs_alert_1_gyro_z_mdps+0x1>
   221f6:	a0 91 51 25 	lds	r26, 0x2551	; 0x802551 <g_aprs_alert_1_gyro_z_mdps+0x2>
   221fa:	b0 91 52 25 	lds	r27, 0x2552	; 0x802552 <g_aprs_alert_1_gyro_z_mdps+0x3>
   221fe:	f9 01       	movw	r30, r18
   22200:	80 83       	st	Z, r24
   22202:	91 83       	std	Z+1, r25	; 0x01
   22204:	a2 83       	std	Z+2, r26	; 0x02
   22206:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   22208:	8a a1       	ldd	r24, Y+34	; 0x22
   2220a:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__GYRO) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   2220e:	8a 8d       	ldd	r24, Y+26	; 0x1a
   22210:	83 30       	cpi	r24, 0x03	; 3
   22212:	19 f0       	breq	.+6      	; 0x2221a <task_main_aprs+0x8b0>
   22214:	8a 8d       	ldd	r24, Y+26	; 0x1a
   22216:	86 30       	cpi	r24, 0x06	; 6
   22218:	11 f4       	brne	.+4      	; 0x2221e <task_main_aprs+0x8b4>
					l_mark = '*';
   2221a:	8a e2       	ldi	r24, 0x2A	; 42
   2221c:	8d 8f       	std	Y+29, r24	; 0x1d
				int len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#81 DEBUG: message N1 in queue ...\r\n");
				udi_write_tx_buf(g_prepare_buf, len, false);
				#endif

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   2221e:	81 e2       	ldi	r24, 0x21	; 33
   22220:	95 e2       	ldi	r25, 0x25	; 37
   22222:	89 2f       	mov	r24, r25
   22224:	8f 93       	push	r24
   22226:	81 e2       	ldi	r24, 0x21	; 33
   22228:	95 e2       	ldi	r25, 0x25	; 37
   2222a:	8f 93       	push	r24
   2222c:	85 e1       	ldi	r24, 0x15	; 21
   2222e:	95 e2       	ldi	r25, 0x25	; 37
   22230:	89 2f       	mov	r24, r25
   22232:	8f 93       	push	r24
   22234:	85 e1       	ldi	r24, 0x15	; 21
   22236:	95 e2       	ldi	r25, 0x25	; 37
   22238:	8f 93       	push	r24
   2223a:	89 ea       	ldi	r24, 0xA9	; 169
   2223c:	9d e3       	ldi	r25, 0x3D	; 61
   2223e:	89 2f       	mov	r24, r25
   22240:	8f 93       	push	r24
   22242:	89 ea       	ldi	r24, 0xA9	; 169
   22244:	9d e3       	ldi	r25, 0x3D	; 61
   22246:	8f 93       	push	r24
   22248:	1f 92       	push	r1
   2224a:	80 e8       	ldi	r24, 0x80	; 128
   2224c:	8f 93       	push	r24
   2224e:	ce 01       	movw	r24, r28
   22250:	8d 59       	subi	r24, 0x9D	; 157
   22252:	9f 4f       	sbci	r25, 0xFF	; 255
   22254:	29 2f       	mov	r18, r25
   22256:	2f 93       	push	r18
   22258:	8f 93       	push	r24
   2225a:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   2225e:	2d b7       	in	r18, 0x3d	; 61
   22260:	3e b7       	in	r19, 0x3e	; 62
   22262:	26 5f       	subi	r18, 0xF6	; 246
   22264:	3f 4f       	sbci	r19, 0xFF	; 255
   22266:	cd bf       	out	0x3d, r28	; 61
   22268:	de bf       	out	0x3e, r29	; 62
   2226a:	8b 8f       	std	Y+27, r24	; 0x1b
   2226c:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   2226e:	8a e6       	ldi	r24, 0x6A	; 106
   22270:	e8 2e       	mov	r14, r24
   22272:	88 0f       	add	r24, r24
   22274:	ff 08       	sbc	r15, r15
   22276:	8c 85       	ldd	r24, Y+12	; 0x0c
   22278:	08 2f       	mov	r16, r24
   2227a:	88 0f       	add	r24, r24
   2227c:	11 0b       	sbc	r17, r17
   2227e:	8f 81       	ldd	r24, Y+7	; 0x07
   22280:	a8 2f       	mov	r26, r24
   22282:	b0 e0       	ldi	r27, 0x00	; 0
   22284:	8f e2       	ldi	r24, 0x2F	; 47
   22286:	e8 2f       	mov	r30, r24
   22288:	88 0f       	add	r24, r24
   2228a:	ff 0b       	sbc	r31, r31
   2228c:	8e 81       	ldd	r24, Y+6	; 0x06
   2228e:	68 2f       	mov	r22, r24
   22290:	88 0f       	add	r24, r24
   22292:	77 0b       	sbc	r23, r23
   22294:	89 81       	ldd	r24, Y+1	; 0x01
   22296:	48 2f       	mov	r20, r24
   22298:	50 e0       	ldi	r21, 0x00	; 0
   2229a:	8b 8d       	ldd	r24, Y+27	; 0x1b
   2229c:	9c 8d       	ldd	r25, Y+28	; 0x1c
   2229e:	9e 01       	movw	r18, r28
   222a0:	2d 59       	subi	r18, 0x9D	; 157
   222a2:	3f 4f       	sbci	r19, 0xFF	; 255
   222a4:	82 0f       	add	r24, r18
   222a6:	93 1f       	adc	r25, r19
   222a8:	28 89       	ldd	r18, Y+16	; 0x10
   222aa:	2f 93       	push	r18
   222ac:	2f 85       	ldd	r18, Y+15	; 0x0f
   222ae:	2f 93       	push	r18
   222b0:	2e 85       	ldd	r18, Y+14	; 0x0e
   222b2:	2f 93       	push	r18
   222b4:	2d 85       	ldd	r18, Y+13	; 0x0d
   222b6:	2f 93       	push	r18
   222b8:	2f 2d       	mov	r18, r15
   222ba:	2f 93       	push	r18
   222bc:	2e 2d       	mov	r18, r14
   222be:	2f 93       	push	r18
   222c0:	21 2f       	mov	r18, r17
   222c2:	2f 93       	push	r18
   222c4:	20 2f       	mov	r18, r16
   222c6:	2f 93       	push	r18
   222c8:	2b 85       	ldd	r18, Y+11	; 0x0b
   222ca:	2f 93       	push	r18
   222cc:	2a 85       	ldd	r18, Y+10	; 0x0a
   222ce:	2f 93       	push	r18
   222d0:	29 85       	ldd	r18, Y+9	; 0x09
   222d2:	2f 93       	push	r18
   222d4:	28 85       	ldd	r18, Y+8	; 0x08
   222d6:	2f 93       	push	r18
   222d8:	2b 2f       	mov	r18, r27
   222da:	2f 93       	push	r18
   222dc:	2a 2f       	mov	r18, r26
   222de:	2f 93       	push	r18
   222e0:	2f 2f       	mov	r18, r31
   222e2:	2f 93       	push	r18
   222e4:	2e 2f       	mov	r18, r30
   222e6:	2f 93       	push	r18
   222e8:	27 2f       	mov	r18, r23
   222ea:	2f 93       	push	r18
   222ec:	26 2f       	mov	r18, r22
   222ee:	2f 93       	push	r18
   222f0:	2d 81       	ldd	r18, Y+5	; 0x05
   222f2:	2f 93       	push	r18
   222f4:	2c 81       	ldd	r18, Y+4	; 0x04
   222f6:	2f 93       	push	r18
   222f8:	2b 81       	ldd	r18, Y+3	; 0x03
   222fa:	2f 93       	push	r18
   222fc:	2a 81       	ldd	r18, Y+2	; 0x02
   222fe:	2f 93       	push	r18
   22300:	25 2f       	mov	r18, r21
   22302:	2f 93       	push	r18
   22304:	24 2f       	mov	r18, r20
   22306:	2f 93       	push	r18
   22308:	2b eb       	ldi	r18, 0xBB	; 187
   2230a:	3d e3       	ldi	r19, 0x3D	; 61
   2230c:	23 2f       	mov	r18, r19
   2230e:	2f 93       	push	r18
   22310:	2b eb       	ldi	r18, 0xBB	; 187
   22312:	3d e3       	ldi	r19, 0x3D	; 61
   22314:	2f 93       	push	r18
   22316:	1f 92       	push	r1
   22318:	20 e8       	ldi	r18, 0x80	; 128
   2231a:	2f 93       	push	r18
   2231c:	29 2f       	mov	r18, r25
   2231e:	2f 93       	push	r18
   22320:	8f 93       	push	r24
   22322:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   22326:	ed b7       	in	r30, 0x3d	; 61
   22328:	fe b7       	in	r31, 0x3e	; 62
   2232a:	7e 96       	adiw	r30, 0x1e	; 30
   2232c:	cd bf       	out	0x3d, r28	; 61
   2232e:	de bf       	out	0x3e, r29	; 62
   22330:	9c 01       	movw	r18, r24
   22332:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22334:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22336:	82 0f       	add	r24, r18
   22338:	93 1f       	adc	r25, r19
   2233a:	8b 8f       	std	Y+27, r24	; 0x1b
   2233c:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N1, l_mark, l_aprs_alert_1_gyro_x_mdps / 1000.f, l_aprs_alert_1_gyro_y_mdps / 1000.f, l_aprs_alert_1_gyro_z_mdps / 1000.f);
   2233e:	ce 01       	movw	r24, r28
   22340:	cf 96       	adiw	r24, 0x3f	; 63
   22342:	fc 01       	movw	r30, r24
   22344:	60 81       	ld	r22, Z
   22346:	71 81       	ldd	r23, Z+1	; 0x01
   22348:	82 81       	ldd	r24, Z+2	; 0x02
   2234a:	93 81       	ldd	r25, Z+3	; 0x03
   2234c:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   22350:	dc 01       	movw	r26, r24
   22352:	cb 01       	movw	r24, r22
   22354:	20 e0       	ldi	r18, 0x00	; 0
   22356:	30 e0       	ldi	r19, 0x00	; 0
   22358:	4a e7       	ldi	r20, 0x7A	; 122
   2235a:	54 e4       	ldi	r21, 0x44	; 68
   2235c:	bc 01       	movw	r22, r24
   2235e:	cd 01       	movw	r24, r26
   22360:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   22364:	dc 01       	movw	r26, r24
   22366:	cb 01       	movw	r24, r22
   22368:	4c 01       	movw	r8, r24
   2236a:	5d 01       	movw	r10, r26
   2236c:	6b ad       	ldd	r22, Y+59	; 0x3b
   2236e:	7c ad       	ldd	r23, Y+60	; 0x3c
   22370:	8d ad       	ldd	r24, Y+61	; 0x3d
   22372:	9e ad       	ldd	r25, Y+62	; 0x3e
   22374:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   22378:	dc 01       	movw	r26, r24
   2237a:	cb 01       	movw	r24, r22
   2237c:	20 e0       	ldi	r18, 0x00	; 0
   2237e:	30 e0       	ldi	r19, 0x00	; 0
   22380:	4a e7       	ldi	r20, 0x7A	; 122
   22382:	54 e4       	ldi	r21, 0x44	; 68
   22384:	bc 01       	movw	r22, r24
   22386:	cd 01       	movw	r24, r26
   22388:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   2238c:	dc 01       	movw	r26, r24
   2238e:	cb 01       	movw	r24, r22
   22390:	6c 01       	movw	r12, r24
   22392:	7d 01       	movw	r14, r26
   22394:	6f a9       	ldd	r22, Y+55	; 0x37
   22396:	78 ad       	ldd	r23, Y+56	; 0x38
   22398:	89 ad       	ldd	r24, Y+57	; 0x39
   2239a:	9a ad       	ldd	r25, Y+58	; 0x3a
   2239c:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   223a0:	dc 01       	movw	r26, r24
   223a2:	cb 01       	movw	r24, r22
   223a4:	20 e0       	ldi	r18, 0x00	; 0
   223a6:	30 e0       	ldi	r19, 0x00	; 0
   223a8:	4a e7       	ldi	r20, 0x7A	; 122
   223aa:	54 e4       	ldi	r21, 0x44	; 68
   223ac:	bc 01       	movw	r22, r24
   223ae:	cd 01       	movw	r24, r26
   223b0:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   223b4:	dc 01       	movw	r26, r24
   223b6:	cb 01       	movw	r24, r22
   223b8:	2d 8d       	ldd	r18, Y+29	; 0x1d
   223ba:	62 2f       	mov	r22, r18
   223bc:	22 0f       	add	r18, r18
   223be:	77 0b       	sbc	r23, r23
   223c0:	2b 8d       	ldd	r18, Y+27	; 0x1b
   223c2:	3c 8d       	ldd	r19, Y+28	; 0x1c
   223c4:	ae 01       	movw	r20, r28
   223c6:	4d 59       	subi	r20, 0x9D	; 157
   223c8:	5f 4f       	sbci	r21, 0xFF	; 255
   223ca:	24 0f       	add	r18, r20
   223cc:	35 1f       	adc	r19, r21
   223ce:	4b 2d       	mov	r20, r11
   223d0:	4f 93       	push	r20
   223d2:	4a 2d       	mov	r20, r10
   223d4:	4f 93       	push	r20
   223d6:	49 2d       	mov	r20, r9
   223d8:	4f 93       	push	r20
   223da:	48 2d       	mov	r20, r8
   223dc:	4f 93       	push	r20
   223de:	4f 2d       	mov	r20, r15
   223e0:	4f 93       	push	r20
   223e2:	4e 2d       	mov	r20, r14
   223e4:	4f 93       	push	r20
   223e6:	4d 2d       	mov	r20, r13
   223e8:	4f 93       	push	r20
   223ea:	4c 2d       	mov	r20, r12
   223ec:	4f 93       	push	r20
   223ee:	4b 2f       	mov	r20, r27
   223f0:	4f 93       	push	r20
   223f2:	4a 2f       	mov	r20, r26
   223f4:	4f 93       	push	r20
   223f6:	49 2f       	mov	r20, r25
   223f8:	4f 93       	push	r20
   223fa:	8f 93       	push	r24
   223fc:	87 2f       	mov	r24, r23
   223fe:	8f 93       	push	r24
   22400:	86 2f       	mov	r24, r22
   22402:	8f 93       	push	r24
   22404:	80 ee       	ldi	r24, 0xE0	; 224
   22406:	9d e3       	ldi	r25, 0x3D	; 61
   22408:	89 2f       	mov	r24, r25
   2240a:	8f 93       	push	r24
   2240c:	80 ee       	ldi	r24, 0xE0	; 224
   2240e:	9d e3       	ldi	r25, 0x3D	; 61
   22410:	8f 93       	push	r24
   22412:	1f 92       	push	r1
   22414:	80 e8       	ldi	r24, 0x80	; 128
   22416:	8f 93       	push	r24
   22418:	83 2f       	mov	r24, r19
   2241a:	8f 93       	push	r24
   2241c:	82 2f       	mov	r24, r18
   2241e:	8f 93       	push	r24
   22420:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   22424:	2d b7       	in	r18, 0x3d	; 61
   22426:	3e b7       	in	r19, 0x3e	; 62
   22428:	2c 5e       	subi	r18, 0xEC	; 236
   2242a:	3f 4f       	sbci	r19, 0xFF	; 255
   2242c:	cd bf       	out	0x3d, r28	; 61
   2242e:	de bf       	out	0x3e, r29	; 62
   22430:	9c 01       	movw	r18, r24
   22432:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22434:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22436:	82 0f       	add	r24, r18
   22438:	93 1f       	adc	r25, r19
   2243a:	8b 8f       	std	Y+27, r24	; 0x1b
   2243c:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N2;
   2243e:	82 e0       	ldi	r24, 0x02	; 2
   22440:	89 8f       	std	Y+25, r24	; 0x19

				/* Re-activate GPRS when call came in */
				if (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST) {
   22442:	8a 8d       	ldd	r24, Y+26	; 0x1a
   22444:	86 30       	cpi	r24, 0x06	; 6
   22446:	09 f0       	breq	.+2      	; 0x2244a <task_main_aprs+0xae0>
   22448:	ff c4       	rjmp	.+2558   	; 0x22e48 <task_main_aprs+0x14de>
					static uint8_t s_count = 0;

					if (++s_count < g_gsm_ring) {
   2244a:	80 91 0b 2c 	lds	r24, 0x2C0B	; 0x802c0b <s_count.8995>
   2244e:	8f 5f       	subi	r24, 0xFF	; 255
   22450:	80 93 0b 2c 	sts	0x2C0B, r24	; 0x802c0b <s_count.8995>
   22454:	90 91 0b 2c 	lds	r25, 0x2C0B	; 0x802c0b <s_count.8995>
   22458:	80 91 0e 28 	lds	r24, 0x280E	; 0x80280e <g_gsm_ring>
   2245c:	98 17       	cp	r25, r24
   2245e:	b8 f4       	brcc	.+46     	; 0x2248e <task_main_aprs+0xb24>
						/* Repeat that packet as requested number of times */
						l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N1;
   22460:	81 e0       	ldi	r24, 0x01	; 1
   22462:	89 8f       	std	Y+25, r24	; 0x19
						l_aprs_alert_last = l_now_sec + C_APRS_ALERT_MESSAGE_DELAY_SEC;
   22464:	8e 8d       	ldd	r24, Y+30	; 0x1e
   22466:	9f 8d       	ldd	r25, Y+31	; 0x1f
   22468:	a8 a1       	ldd	r26, Y+32	; 0x20
   2246a:	b9 a1       	ldd	r27, Y+33	; 0x21
   2246c:	0a 96       	adiw	r24, 0x0a	; 10
   2246e:	a1 1d       	adc	r26, r1
   22470:	b1 1d       	adc	r27, r1
   22472:	9c 01       	movw	r18, r24
   22474:	ad 01       	movw	r20, r26
   22476:	60 e0       	ldi	r22, 0x00	; 0
   22478:	70 e0       	ldi	r23, 0x00	; 0
   2247a:	cb 01       	movw	r24, r22
   2247c:	29 8b       	std	Y+17, r18	; 0x11
   2247e:	3a 8b       	std	Y+18, r19	; 0x12
   22480:	4b 8b       	std	Y+19, r20	; 0x13
   22482:	5c 8b       	std	Y+20, r21	; 0x14
   22484:	6d 8b       	std	Y+21, r22	; 0x15
   22486:	7e 8b       	std	Y+22, r23	; 0x16
   22488:	8f 8b       	std	Y+23, r24	; 0x17
   2248a:	98 8f       	std	Y+24, r25	; 0x18
   2248c:	02 c0       	rjmp	.+4      	; 0x22492 <task_main_aprs+0xb28>

					} else {
						s_count = 0;
   2248e:	10 92 0b 2c 	sts	0x2C0B, r1	; 0x802c0b <s_count.8995>
					}

					/* Reset the RING info */
					g_gsm_ring = 0;
   22492:	10 92 0e 28 	sts	0x280E, r1	; 0x80280e <g_gsm_ring>
				}
			}
			break;
   22496:	d8 c4       	rjmp	.+2480   	; 0x22e48 <task_main_aprs+0x14de>

			case APRS_ALERT_FSM_STATE__DO_N2:
			if ((l_aprs_alert_last + C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   22498:	29 89       	ldd	r18, Y+17	; 0x11
   2249a:	3a 89       	ldd	r19, Y+18	; 0x12
   2249c:	4b 89       	ldd	r20, Y+19	; 0x13
   2249e:	5c 89       	ldd	r21, Y+20	; 0x14
   224a0:	6d 89       	ldd	r22, Y+21	; 0x15
   224a2:	7e 89       	ldd	r23, Y+22	; 0x16
   224a4:	8f 89       	ldd	r24, Y+23	; 0x17
   224a6:	98 8d       	ldd	r25, Y+24	; 0x18
   224a8:	aa e0       	ldi	r26, 0x0A	; 10
   224aa:	0f 94 1c 3a 	call	0x27438	; 0x27438 <__adddi3_s8>
   224ae:	a2 2e       	mov	r10, r18
   224b0:	b3 2e       	mov	r11, r19
   224b2:	c4 2e       	mov	r12, r20
   224b4:	d5 2e       	mov	r13, r21
   224b6:	e6 2e       	mov	r14, r22
   224b8:	f7 2e       	mov	r15, r23
   224ba:	08 2f       	mov	r16, r24
   224bc:	19 2f       	mov	r17, r25
   224be:	8e 8d       	ldd	r24, Y+30	; 0x1e
   224c0:	9f 8d       	ldd	r25, Y+31	; 0x1f
   224c2:	a8 a1       	ldd	r26, Y+32	; 0x20
   224c4:	b9 a1       	ldd	r27, Y+33	; 0x21
   224c6:	1c 01       	movw	r2, r24
   224c8:	2d 01       	movw	r4, r26
   224ca:	61 2c       	mov	r6, r1
   224cc:	71 2c       	mov	r7, r1
   224ce:	43 01       	movw	r8, r6
   224d0:	2a 2d       	mov	r18, r10
   224d2:	3b 2d       	mov	r19, r11
   224d4:	4c 2d       	mov	r20, r12
   224d6:	5d 2d       	mov	r21, r13
   224d8:	6e 2d       	mov	r22, r14
   224da:	7f 2d       	mov	r23, r15
   224dc:	80 2f       	mov	r24, r16
   224de:	91 2f       	mov	r25, r17
   224e0:	a2 2c       	mov	r10, r2
   224e2:	b3 2c       	mov	r11, r3
   224e4:	c4 2c       	mov	r12, r4
   224e6:	d5 2c       	mov	r13, r5
   224e8:	e6 2c       	mov	r14, r6
   224ea:	f7 2c       	mov	r15, r7
   224ec:	08 2d       	mov	r16, r8
   224ee:	19 2d       	mov	r17, r9
   224f0:	0f 94 31 3a 	call	0x27462	; 0x27462 <__cmpdi2>
   224f4:	08 f0       	brcs	.+2      	; 0x224f8 <task_main_aprs+0xb8e>
   224f6:	aa c4       	rjmp	.+2388   	; 0x22e4c <task_main_aprs+0x14e2>
				int16_t l_aprs_alert_1_accel_x_mg;
				int16_t l_aprs_alert_1_accel_y_mg;
				int16_t l_aprs_alert_1_accel_z_mg;

				flags = cpu_irq_save();
   224f8:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   224fc:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_1_accel_x_mg = g_aprs_alert_1_accel_x_mg;
   224fe:	ce 01       	movw	r24, r28
   22500:	8d 5b       	subi	r24, 0xBD	; 189
   22502:	9f 4f       	sbci	r25, 0xFF	; 255
   22504:	20 91 53 25 	lds	r18, 0x2553	; 0x802553 <g_aprs_alert_1_accel_x_mg>
   22508:	30 91 54 25 	lds	r19, 0x2554	; 0x802554 <g_aprs_alert_1_accel_x_mg+0x1>
   2250c:	fc 01       	movw	r30, r24
   2250e:	20 83       	st	Z, r18
   22510:	31 83       	std	Z+1, r19	; 0x01
				l_aprs_alert_1_accel_y_mg = g_aprs_alert_1_accel_y_mg;
   22512:	ce 01       	movw	r24, r28
   22514:	8b 5b       	subi	r24, 0xBB	; 187
   22516:	9f 4f       	sbci	r25, 0xFF	; 255
   22518:	20 91 55 25 	lds	r18, 0x2555	; 0x802555 <g_aprs_alert_1_accel_y_mg>
   2251c:	30 91 56 25 	lds	r19, 0x2556	; 0x802556 <g_aprs_alert_1_accel_y_mg+0x1>
   22520:	fc 01       	movw	r30, r24
   22522:	20 83       	st	Z, r18
   22524:	31 83       	std	Z+1, r19	; 0x01
				l_aprs_alert_1_accel_z_mg = g_aprs_alert_1_accel_z_mg;
   22526:	ce 01       	movw	r24, r28
   22528:	89 5b       	subi	r24, 0xB9	; 185
   2252a:	9f 4f       	sbci	r25, 0xFF	; 255
   2252c:	20 91 57 25 	lds	r18, 0x2557	; 0x802557 <g_aprs_alert_1_accel_z_mg>
   22530:	30 91 58 25 	lds	r19, 0x2558	; 0x802558 <g_aprs_alert_1_accel_z_mg+0x1>
   22534:	fc 01       	movw	r30, r24
   22536:	20 83       	st	Z, r18
   22538:	31 83       	std	Z+1, r19	; 0x01
				cpu_irq_restore(flags);
   2253a:	8a a1       	ldd	r24, Y+34	; 0x22
   2253c:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__ACCEL) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   22540:	8a 8d       	ldd	r24, Y+26	; 0x1a
   22542:	84 30       	cpi	r24, 0x04	; 4
   22544:	19 f0       	breq	.+6      	; 0x2254c <task_main_aprs+0xbe2>
   22546:	8a 8d       	ldd	r24, Y+26	; 0x1a
   22548:	86 30       	cpi	r24, 0x06	; 6
   2254a:	11 f4       	brne	.+4      	; 0x22550 <task_main_aprs+0xbe6>
					l_mark = '*';
   2254c:	8a e2       	ldi	r24, 0x2A	; 42
   2254e:	8d 8f       	std	Y+29, r24	; 0x1d
				int len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#82 DEBUG: message N2 in queue ...\r\n");
				udi_write_tx_buf(g_prepare_buf, len, false);
				#endif

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   22550:	81 e2       	ldi	r24, 0x21	; 33
   22552:	95 e2       	ldi	r25, 0x25	; 37
   22554:	89 2f       	mov	r24, r25
   22556:	8f 93       	push	r24
   22558:	81 e2       	ldi	r24, 0x21	; 33
   2255a:	95 e2       	ldi	r25, 0x25	; 37
   2255c:	8f 93       	push	r24
   2255e:	85 e1       	ldi	r24, 0x15	; 21
   22560:	95 e2       	ldi	r25, 0x25	; 37
   22562:	89 2f       	mov	r24, r25
   22564:	8f 93       	push	r24
   22566:	85 e1       	ldi	r24, 0x15	; 21
   22568:	95 e2       	ldi	r25, 0x25	; 37
   2256a:	8f 93       	push	r24
   2256c:	89 ea       	ldi	r24, 0xA9	; 169
   2256e:	9d e3       	ldi	r25, 0x3D	; 61
   22570:	89 2f       	mov	r24, r25
   22572:	8f 93       	push	r24
   22574:	89 ea       	ldi	r24, 0xA9	; 169
   22576:	9d e3       	ldi	r25, 0x3D	; 61
   22578:	8f 93       	push	r24
   2257a:	1f 92       	push	r1
   2257c:	80 e8       	ldi	r24, 0x80	; 128
   2257e:	8f 93       	push	r24
   22580:	ce 01       	movw	r24, r28
   22582:	8d 59       	subi	r24, 0x9D	; 157
   22584:	9f 4f       	sbci	r25, 0xFF	; 255
   22586:	29 2f       	mov	r18, r25
   22588:	2f 93       	push	r18
   2258a:	8f 93       	push	r24
   2258c:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   22590:	2d b7       	in	r18, 0x3d	; 61
   22592:	3e b7       	in	r19, 0x3e	; 62
   22594:	26 5f       	subi	r18, 0xF6	; 246
   22596:	3f 4f       	sbci	r19, 0xFF	; 255
   22598:	cd bf       	out	0x3d, r28	; 61
   2259a:	de bf       	out	0x3e, r29	; 62
   2259c:	8b 8f       	std	Y+27, r24	; 0x1b
   2259e:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   225a0:	8a e6       	ldi	r24, 0x6A	; 106
   225a2:	e8 2e       	mov	r14, r24
   225a4:	88 0f       	add	r24, r24
   225a6:	ff 08       	sbc	r15, r15
   225a8:	8c 85       	ldd	r24, Y+12	; 0x0c
   225aa:	08 2f       	mov	r16, r24
   225ac:	88 0f       	add	r24, r24
   225ae:	11 0b       	sbc	r17, r17
   225b0:	8f 81       	ldd	r24, Y+7	; 0x07
   225b2:	a8 2f       	mov	r26, r24
   225b4:	b0 e0       	ldi	r27, 0x00	; 0
   225b6:	8f e2       	ldi	r24, 0x2F	; 47
   225b8:	e8 2f       	mov	r30, r24
   225ba:	88 0f       	add	r24, r24
   225bc:	ff 0b       	sbc	r31, r31
   225be:	8e 81       	ldd	r24, Y+6	; 0x06
   225c0:	68 2f       	mov	r22, r24
   225c2:	88 0f       	add	r24, r24
   225c4:	77 0b       	sbc	r23, r23
   225c6:	89 81       	ldd	r24, Y+1	; 0x01
   225c8:	48 2f       	mov	r20, r24
   225ca:	50 e0       	ldi	r21, 0x00	; 0
   225cc:	8b 8d       	ldd	r24, Y+27	; 0x1b
   225ce:	9c 8d       	ldd	r25, Y+28	; 0x1c
   225d0:	9e 01       	movw	r18, r28
   225d2:	2d 59       	subi	r18, 0x9D	; 157
   225d4:	3f 4f       	sbci	r19, 0xFF	; 255
   225d6:	82 0f       	add	r24, r18
   225d8:	93 1f       	adc	r25, r19
   225da:	28 89       	ldd	r18, Y+16	; 0x10
   225dc:	2f 93       	push	r18
   225de:	2f 85       	ldd	r18, Y+15	; 0x0f
   225e0:	2f 93       	push	r18
   225e2:	2e 85       	ldd	r18, Y+14	; 0x0e
   225e4:	2f 93       	push	r18
   225e6:	2d 85       	ldd	r18, Y+13	; 0x0d
   225e8:	2f 93       	push	r18
   225ea:	2f 2d       	mov	r18, r15
   225ec:	2f 93       	push	r18
   225ee:	2e 2d       	mov	r18, r14
   225f0:	2f 93       	push	r18
   225f2:	21 2f       	mov	r18, r17
   225f4:	2f 93       	push	r18
   225f6:	20 2f       	mov	r18, r16
   225f8:	2f 93       	push	r18
   225fa:	2b 85       	ldd	r18, Y+11	; 0x0b
   225fc:	2f 93       	push	r18
   225fe:	2a 85       	ldd	r18, Y+10	; 0x0a
   22600:	2f 93       	push	r18
   22602:	29 85       	ldd	r18, Y+9	; 0x09
   22604:	2f 93       	push	r18
   22606:	28 85       	ldd	r18, Y+8	; 0x08
   22608:	2f 93       	push	r18
   2260a:	2b 2f       	mov	r18, r27
   2260c:	2f 93       	push	r18
   2260e:	2a 2f       	mov	r18, r26
   22610:	2f 93       	push	r18
   22612:	2f 2f       	mov	r18, r31
   22614:	2f 93       	push	r18
   22616:	2e 2f       	mov	r18, r30
   22618:	2f 93       	push	r18
   2261a:	27 2f       	mov	r18, r23
   2261c:	2f 93       	push	r18
   2261e:	26 2f       	mov	r18, r22
   22620:	2f 93       	push	r18
   22622:	2d 81       	ldd	r18, Y+5	; 0x05
   22624:	2f 93       	push	r18
   22626:	2c 81       	ldd	r18, Y+4	; 0x04
   22628:	2f 93       	push	r18
   2262a:	2b 81       	ldd	r18, Y+3	; 0x03
   2262c:	2f 93       	push	r18
   2262e:	2a 81       	ldd	r18, Y+2	; 0x02
   22630:	2f 93       	push	r18
   22632:	25 2f       	mov	r18, r21
   22634:	2f 93       	push	r18
   22636:	24 2f       	mov	r18, r20
   22638:	2f 93       	push	r18
   2263a:	2b eb       	ldi	r18, 0xBB	; 187
   2263c:	3d e3       	ldi	r19, 0x3D	; 61
   2263e:	23 2f       	mov	r18, r19
   22640:	2f 93       	push	r18
   22642:	2b eb       	ldi	r18, 0xBB	; 187
   22644:	3d e3       	ldi	r19, 0x3D	; 61
   22646:	2f 93       	push	r18
   22648:	1f 92       	push	r1
   2264a:	20 e8       	ldi	r18, 0x80	; 128
   2264c:	2f 93       	push	r18
   2264e:	29 2f       	mov	r18, r25
   22650:	2f 93       	push	r18
   22652:	8f 93       	push	r24
   22654:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   22658:	ed b7       	in	r30, 0x3d	; 61
   2265a:	fe b7       	in	r31, 0x3e	; 62
   2265c:	7e 96       	adiw	r30, 0x1e	; 30
   2265e:	cd bf       	out	0x3d, r28	; 61
   22660:	de bf       	out	0x3e, r29	; 62
   22662:	9c 01       	movw	r18, r24
   22664:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22666:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22668:	82 0f       	add	r24, r18
   2266a:	93 1f       	adc	r25, r19
   2266c:	8b 8f       	std	Y+27, r24	; 0x1b
   2266e:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N2, l_mark, l_aprs_alert_1_accel_x_mg / 1000.f, l_aprs_alert_1_accel_y_mg / 1000.f, l_aprs_alert_1_accel_z_mg / 1000.f);
   22670:	ce 01       	movw	r24, r28
   22672:	89 5b       	subi	r24, 0xB9	; 185
   22674:	9f 4f       	sbci	r25, 0xFF	; 255
   22676:	fc 01       	movw	r30, r24
   22678:	80 81       	ld	r24, Z
   2267a:	91 81       	ldd	r25, Z+1	; 0x01
   2267c:	09 2e       	mov	r0, r25
   2267e:	00 0c       	add	r0, r0
   22680:	aa 0b       	sbc	r26, r26
   22682:	bb 0b       	sbc	r27, r27
   22684:	bc 01       	movw	r22, r24
   22686:	cd 01       	movw	r24, r26
   22688:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   2268c:	dc 01       	movw	r26, r24
   2268e:	cb 01       	movw	r24, r22
   22690:	20 e0       	ldi	r18, 0x00	; 0
   22692:	30 e0       	ldi	r19, 0x00	; 0
   22694:	4a e7       	ldi	r20, 0x7A	; 122
   22696:	54 e4       	ldi	r21, 0x44	; 68
   22698:	bc 01       	movw	r22, r24
   2269a:	cd 01       	movw	r24, r26
   2269c:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   226a0:	dc 01       	movw	r26, r24
   226a2:	cb 01       	movw	r24, r22
   226a4:	4c 01       	movw	r8, r24
   226a6:	5d 01       	movw	r10, r26
   226a8:	ce 01       	movw	r24, r28
   226aa:	8b 5b       	subi	r24, 0xBB	; 187
   226ac:	9f 4f       	sbci	r25, 0xFF	; 255
   226ae:	fc 01       	movw	r30, r24
   226b0:	80 81       	ld	r24, Z
   226b2:	91 81       	ldd	r25, Z+1	; 0x01
   226b4:	09 2e       	mov	r0, r25
   226b6:	00 0c       	add	r0, r0
   226b8:	aa 0b       	sbc	r26, r26
   226ba:	bb 0b       	sbc	r27, r27
   226bc:	bc 01       	movw	r22, r24
   226be:	cd 01       	movw	r24, r26
   226c0:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   226c4:	dc 01       	movw	r26, r24
   226c6:	cb 01       	movw	r24, r22
   226c8:	20 e0       	ldi	r18, 0x00	; 0
   226ca:	30 e0       	ldi	r19, 0x00	; 0
   226cc:	4a e7       	ldi	r20, 0x7A	; 122
   226ce:	54 e4       	ldi	r21, 0x44	; 68
   226d0:	bc 01       	movw	r22, r24
   226d2:	cd 01       	movw	r24, r26
   226d4:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   226d8:	dc 01       	movw	r26, r24
   226da:	cb 01       	movw	r24, r22
   226dc:	6c 01       	movw	r12, r24
   226de:	7d 01       	movw	r14, r26
   226e0:	ce 01       	movw	r24, r28
   226e2:	8d 5b       	subi	r24, 0xBD	; 189
   226e4:	9f 4f       	sbci	r25, 0xFF	; 255
   226e6:	fc 01       	movw	r30, r24
   226e8:	80 81       	ld	r24, Z
   226ea:	91 81       	ldd	r25, Z+1	; 0x01
   226ec:	09 2e       	mov	r0, r25
   226ee:	00 0c       	add	r0, r0
   226f0:	aa 0b       	sbc	r26, r26
   226f2:	bb 0b       	sbc	r27, r27
   226f4:	bc 01       	movw	r22, r24
   226f6:	cd 01       	movw	r24, r26
   226f8:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   226fc:	dc 01       	movw	r26, r24
   226fe:	cb 01       	movw	r24, r22
   22700:	20 e0       	ldi	r18, 0x00	; 0
   22702:	30 e0       	ldi	r19, 0x00	; 0
   22704:	4a e7       	ldi	r20, 0x7A	; 122
   22706:	54 e4       	ldi	r21, 0x44	; 68
   22708:	bc 01       	movw	r22, r24
   2270a:	cd 01       	movw	r24, r26
   2270c:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   22710:	dc 01       	movw	r26, r24
   22712:	cb 01       	movw	r24, r22
   22714:	2d 8d       	ldd	r18, Y+29	; 0x1d
   22716:	62 2f       	mov	r22, r18
   22718:	22 0f       	add	r18, r18
   2271a:	77 0b       	sbc	r23, r23
   2271c:	2b 8d       	ldd	r18, Y+27	; 0x1b
   2271e:	3c 8d       	ldd	r19, Y+28	; 0x1c
   22720:	ae 01       	movw	r20, r28
   22722:	4d 59       	subi	r20, 0x9D	; 157
   22724:	5f 4f       	sbci	r21, 0xFF	; 255
   22726:	24 0f       	add	r18, r20
   22728:	35 1f       	adc	r19, r21
   2272a:	4b 2d       	mov	r20, r11
   2272c:	4f 93       	push	r20
   2272e:	4a 2d       	mov	r20, r10
   22730:	4f 93       	push	r20
   22732:	49 2d       	mov	r20, r9
   22734:	4f 93       	push	r20
   22736:	48 2d       	mov	r20, r8
   22738:	4f 93       	push	r20
   2273a:	4f 2d       	mov	r20, r15
   2273c:	4f 93       	push	r20
   2273e:	4e 2d       	mov	r20, r14
   22740:	4f 93       	push	r20
   22742:	4d 2d       	mov	r20, r13
   22744:	4f 93       	push	r20
   22746:	4c 2d       	mov	r20, r12
   22748:	4f 93       	push	r20
   2274a:	4b 2f       	mov	r20, r27
   2274c:	4f 93       	push	r20
   2274e:	4a 2f       	mov	r20, r26
   22750:	4f 93       	push	r20
   22752:	49 2f       	mov	r20, r25
   22754:	4f 93       	push	r20
   22756:	8f 93       	push	r24
   22758:	87 2f       	mov	r24, r23
   2275a:	8f 93       	push	r24
   2275c:	86 2f       	mov	r24, r22
   2275e:	8f 93       	push	r24
   22760:	86 e0       	ldi	r24, 0x06	; 6
   22762:	9e e3       	ldi	r25, 0x3E	; 62
   22764:	89 2f       	mov	r24, r25
   22766:	8f 93       	push	r24
   22768:	86 e0       	ldi	r24, 0x06	; 6
   2276a:	9e e3       	ldi	r25, 0x3E	; 62
   2276c:	8f 93       	push	r24
   2276e:	1f 92       	push	r1
   22770:	80 e8       	ldi	r24, 0x80	; 128
   22772:	8f 93       	push	r24
   22774:	83 2f       	mov	r24, r19
   22776:	8f 93       	push	r24
   22778:	82 2f       	mov	r24, r18
   2277a:	8f 93       	push	r24
   2277c:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   22780:	2d b7       	in	r18, 0x3d	; 61
   22782:	3e b7       	in	r19, 0x3e	; 62
   22784:	2c 5e       	subi	r18, 0xEC	; 236
   22786:	3f 4f       	sbci	r19, 0xFF	; 255
   22788:	cd bf       	out	0x3d, r28	; 61
   2278a:	de bf       	out	0x3e, r29	; 62
   2278c:	9c 01       	movw	r18, r24
   2278e:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22790:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22792:	82 0f       	add	r24, r18
   22794:	93 1f       	adc	r25, r19
   22796:	8b 8f       	std	Y+27, r24	; 0x1b
   22798:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N3;
   2279a:	83 e0       	ldi	r24, 0x03	; 3
   2279c:	89 8f       	std	Y+25, r24	; 0x19
			}
			break;
   2279e:	56 c3       	rjmp	.+1708   	; 0x22e4c <task_main_aprs+0x14e2>

			case APRS_ALERT_FSM_STATE__DO_N3:
			if ((l_aprs_alert_last + C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   227a0:	29 89       	ldd	r18, Y+17	; 0x11
   227a2:	3a 89       	ldd	r19, Y+18	; 0x12
   227a4:	4b 89       	ldd	r20, Y+19	; 0x13
   227a6:	5c 89       	ldd	r21, Y+20	; 0x14
   227a8:	6d 89       	ldd	r22, Y+21	; 0x15
   227aa:	7e 89       	ldd	r23, Y+22	; 0x16
   227ac:	8f 89       	ldd	r24, Y+23	; 0x17
   227ae:	98 8d       	ldd	r25, Y+24	; 0x18
   227b0:	aa e0       	ldi	r26, 0x0A	; 10
   227b2:	0f 94 1c 3a 	call	0x27438	; 0x27438 <__adddi3_s8>
   227b6:	a2 2e       	mov	r10, r18
   227b8:	b3 2e       	mov	r11, r19
   227ba:	c4 2e       	mov	r12, r20
   227bc:	d5 2e       	mov	r13, r21
   227be:	e6 2e       	mov	r14, r22
   227c0:	f7 2e       	mov	r15, r23
   227c2:	08 2f       	mov	r16, r24
   227c4:	19 2f       	mov	r17, r25
   227c6:	8e 8d       	ldd	r24, Y+30	; 0x1e
   227c8:	9f 8d       	ldd	r25, Y+31	; 0x1f
   227ca:	a8 a1       	ldd	r26, Y+32	; 0x20
   227cc:	b9 a1       	ldd	r27, Y+33	; 0x21
   227ce:	1c 01       	movw	r2, r24
   227d0:	2d 01       	movw	r4, r26
   227d2:	61 2c       	mov	r6, r1
   227d4:	71 2c       	mov	r7, r1
   227d6:	43 01       	movw	r8, r6
   227d8:	2a 2d       	mov	r18, r10
   227da:	3b 2d       	mov	r19, r11
   227dc:	4c 2d       	mov	r20, r12
   227de:	5d 2d       	mov	r21, r13
   227e0:	6e 2d       	mov	r22, r14
   227e2:	7f 2d       	mov	r23, r15
   227e4:	80 2f       	mov	r24, r16
   227e6:	91 2f       	mov	r25, r17
   227e8:	a2 2c       	mov	r10, r2
   227ea:	b3 2c       	mov	r11, r3
   227ec:	c4 2c       	mov	r12, r4
   227ee:	d5 2c       	mov	r13, r5
   227f0:	e6 2c       	mov	r14, r6
   227f2:	f7 2c       	mov	r15, r7
   227f4:	08 2d       	mov	r16, r8
   227f6:	19 2d       	mov	r17, r9
   227f8:	0f 94 31 3a 	call	0x27462	; 0x27462 <__cmpdi2>
   227fc:	08 f0       	brcs	.+2      	; 0x22800 <task_main_aprs+0xe96>
   227fe:	28 c3       	rjmp	.+1616   	; 0x22e50 <task_main_aprs+0x14e6>
				int32_t l_aprs_alert_2_mag_x_nT;
				int32_t l_aprs_alert_2_mag_y_nT;
				int32_t l_aprs_alert_2_mag_z_nT;

				flags = cpu_irq_save();
   22800:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   22804:	8a a3       	std	Y+34, r24	; 0x22
				l_aprs_alert_2_mag_x_nT = g_aprs_alert_2_mag_x_nT;
   22806:	9e 01       	movw	r18, r28
   22808:	27 5b       	subi	r18, 0xB7	; 183
   2280a:	3f 4f       	sbci	r19, 0xFF	; 255
   2280c:	80 91 59 25 	lds	r24, 0x2559	; 0x802559 <g_aprs_alert_2_mag_x_nT>
   22810:	90 91 5a 25 	lds	r25, 0x255A	; 0x80255a <g_aprs_alert_2_mag_x_nT+0x1>
   22814:	a0 91 5b 25 	lds	r26, 0x255B	; 0x80255b <g_aprs_alert_2_mag_x_nT+0x2>
   22818:	b0 91 5c 25 	lds	r27, 0x255C	; 0x80255c <g_aprs_alert_2_mag_x_nT+0x3>
   2281c:	f9 01       	movw	r30, r18
   2281e:	80 83       	st	Z, r24
   22820:	91 83       	std	Z+1, r25	; 0x01
   22822:	a2 83       	std	Z+2, r26	; 0x02
   22824:	b3 83       	std	Z+3, r27	; 0x03
				l_aprs_alert_2_mag_y_nT = g_aprs_alert_2_mag_y_nT;
   22826:	9e 01       	movw	r18, r28
   22828:	23 5b       	subi	r18, 0xB3	; 179
   2282a:	3f 4f       	sbci	r19, 0xFF	; 255
   2282c:	80 91 5d 25 	lds	r24, 0x255D	; 0x80255d <g_aprs_alert_2_mag_y_nT>
   22830:	90 91 5e 25 	lds	r25, 0x255E	; 0x80255e <g_aprs_alert_2_mag_y_nT+0x1>
   22834:	a0 91 5f 25 	lds	r26, 0x255F	; 0x80255f <g_aprs_alert_2_mag_y_nT+0x2>
   22838:	b0 91 60 25 	lds	r27, 0x2560	; 0x802560 <g_aprs_alert_2_mag_y_nT+0x3>
   2283c:	f9 01       	movw	r30, r18
   2283e:	80 83       	st	Z, r24
   22840:	91 83       	std	Z+1, r25	; 0x01
   22842:	a2 83       	std	Z+2, r26	; 0x02
   22844:	b3 83       	std	Z+3, r27	; 0x03
				l_aprs_alert_2_mag_z_nT = g_aprs_alert_2_mag_z_nT;
   22846:	9e 01       	movw	r18, r28
   22848:	2f 5a       	subi	r18, 0xAF	; 175
   2284a:	3f 4f       	sbci	r19, 0xFF	; 255
   2284c:	80 91 61 25 	lds	r24, 0x2561	; 0x802561 <g_aprs_alert_2_mag_z_nT>
   22850:	90 91 62 25 	lds	r25, 0x2562	; 0x802562 <g_aprs_alert_2_mag_z_nT+0x1>
   22854:	a0 91 63 25 	lds	r26, 0x2563	; 0x802563 <g_aprs_alert_2_mag_z_nT+0x2>
   22858:	b0 91 64 25 	lds	r27, 0x2564	; 0x802564 <g_aprs_alert_2_mag_z_nT+0x3>
   2285c:	f9 01       	movw	r30, r18
   2285e:	80 83       	st	Z, r24
   22860:	91 83       	std	Z+1, r25	; 0x01
   22862:	a2 83       	std	Z+2, r26	; 0x02
   22864:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   22866:	8a a1       	ldd	r24, Y+34	; 0x22
   22868:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__MAGNET) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   2286c:	8a 8d       	ldd	r24, Y+26	; 0x1a
   2286e:	85 30       	cpi	r24, 0x05	; 5
   22870:	19 f0       	breq	.+6      	; 0x22878 <task_main_aprs+0xf0e>
   22872:	8a 8d       	ldd	r24, Y+26	; 0x1a
   22874:	86 30       	cpi	r24, 0x06	; 6
   22876:	11 f4       	brne	.+4      	; 0x2287c <task_main_aprs+0xf12>
					l_mark = '*';
   22878:	8a e2       	ldi	r24, 0x2A	; 42
   2287a:	8d 8f       	std	Y+29, r24	; 0x1d
				int len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#83 DEBUG: message N3 in queue ...\r\n");
				udi_write_tx_buf(g_prepare_buf, len, false);
				#endif

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   2287c:	81 e2       	ldi	r24, 0x21	; 33
   2287e:	95 e2       	ldi	r25, 0x25	; 37
   22880:	89 2f       	mov	r24, r25
   22882:	8f 93       	push	r24
   22884:	81 e2       	ldi	r24, 0x21	; 33
   22886:	95 e2       	ldi	r25, 0x25	; 37
   22888:	8f 93       	push	r24
   2288a:	85 e1       	ldi	r24, 0x15	; 21
   2288c:	95 e2       	ldi	r25, 0x25	; 37
   2288e:	89 2f       	mov	r24, r25
   22890:	8f 93       	push	r24
   22892:	85 e1       	ldi	r24, 0x15	; 21
   22894:	95 e2       	ldi	r25, 0x25	; 37
   22896:	8f 93       	push	r24
   22898:	89 ea       	ldi	r24, 0xA9	; 169
   2289a:	9d e3       	ldi	r25, 0x3D	; 61
   2289c:	89 2f       	mov	r24, r25
   2289e:	8f 93       	push	r24
   228a0:	89 ea       	ldi	r24, 0xA9	; 169
   228a2:	9d e3       	ldi	r25, 0x3D	; 61
   228a4:	8f 93       	push	r24
   228a6:	1f 92       	push	r1
   228a8:	80 e8       	ldi	r24, 0x80	; 128
   228aa:	8f 93       	push	r24
   228ac:	ce 01       	movw	r24, r28
   228ae:	8d 59       	subi	r24, 0x9D	; 157
   228b0:	9f 4f       	sbci	r25, 0xFF	; 255
   228b2:	29 2f       	mov	r18, r25
   228b4:	2f 93       	push	r18
   228b6:	8f 93       	push	r24
   228b8:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   228bc:	2d b7       	in	r18, 0x3d	; 61
   228be:	3e b7       	in	r19, 0x3e	; 62
   228c0:	26 5f       	subi	r18, 0xF6	; 246
   228c2:	3f 4f       	sbci	r19, 0xFF	; 255
   228c4:	cd bf       	out	0x3d, r28	; 61
   228c6:	de bf       	out	0x3e, r29	; 62
   228c8:	8b 8f       	std	Y+27, r24	; 0x1b
   228ca:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   228cc:	8a e6       	ldi	r24, 0x6A	; 106
   228ce:	e8 2e       	mov	r14, r24
   228d0:	88 0f       	add	r24, r24
   228d2:	ff 08       	sbc	r15, r15
   228d4:	8c 85       	ldd	r24, Y+12	; 0x0c
   228d6:	08 2f       	mov	r16, r24
   228d8:	88 0f       	add	r24, r24
   228da:	11 0b       	sbc	r17, r17
   228dc:	8f 81       	ldd	r24, Y+7	; 0x07
   228de:	a8 2f       	mov	r26, r24
   228e0:	b0 e0       	ldi	r27, 0x00	; 0
   228e2:	8f e2       	ldi	r24, 0x2F	; 47
   228e4:	e8 2f       	mov	r30, r24
   228e6:	88 0f       	add	r24, r24
   228e8:	ff 0b       	sbc	r31, r31
   228ea:	8e 81       	ldd	r24, Y+6	; 0x06
   228ec:	68 2f       	mov	r22, r24
   228ee:	88 0f       	add	r24, r24
   228f0:	77 0b       	sbc	r23, r23
   228f2:	89 81       	ldd	r24, Y+1	; 0x01
   228f4:	48 2f       	mov	r20, r24
   228f6:	50 e0       	ldi	r21, 0x00	; 0
   228f8:	8b 8d       	ldd	r24, Y+27	; 0x1b
   228fa:	9c 8d       	ldd	r25, Y+28	; 0x1c
   228fc:	9e 01       	movw	r18, r28
   228fe:	2d 59       	subi	r18, 0x9D	; 157
   22900:	3f 4f       	sbci	r19, 0xFF	; 255
   22902:	82 0f       	add	r24, r18
   22904:	93 1f       	adc	r25, r19
   22906:	28 89       	ldd	r18, Y+16	; 0x10
   22908:	2f 93       	push	r18
   2290a:	2f 85       	ldd	r18, Y+15	; 0x0f
   2290c:	2f 93       	push	r18
   2290e:	2e 85       	ldd	r18, Y+14	; 0x0e
   22910:	2f 93       	push	r18
   22912:	2d 85       	ldd	r18, Y+13	; 0x0d
   22914:	2f 93       	push	r18
   22916:	2f 2d       	mov	r18, r15
   22918:	2f 93       	push	r18
   2291a:	2e 2d       	mov	r18, r14
   2291c:	2f 93       	push	r18
   2291e:	21 2f       	mov	r18, r17
   22920:	2f 93       	push	r18
   22922:	20 2f       	mov	r18, r16
   22924:	2f 93       	push	r18
   22926:	2b 85       	ldd	r18, Y+11	; 0x0b
   22928:	2f 93       	push	r18
   2292a:	2a 85       	ldd	r18, Y+10	; 0x0a
   2292c:	2f 93       	push	r18
   2292e:	29 85       	ldd	r18, Y+9	; 0x09
   22930:	2f 93       	push	r18
   22932:	28 85       	ldd	r18, Y+8	; 0x08
   22934:	2f 93       	push	r18
   22936:	2b 2f       	mov	r18, r27
   22938:	2f 93       	push	r18
   2293a:	2a 2f       	mov	r18, r26
   2293c:	2f 93       	push	r18
   2293e:	2f 2f       	mov	r18, r31
   22940:	2f 93       	push	r18
   22942:	2e 2f       	mov	r18, r30
   22944:	2f 93       	push	r18
   22946:	27 2f       	mov	r18, r23
   22948:	2f 93       	push	r18
   2294a:	26 2f       	mov	r18, r22
   2294c:	2f 93       	push	r18
   2294e:	2d 81       	ldd	r18, Y+5	; 0x05
   22950:	2f 93       	push	r18
   22952:	2c 81       	ldd	r18, Y+4	; 0x04
   22954:	2f 93       	push	r18
   22956:	2b 81       	ldd	r18, Y+3	; 0x03
   22958:	2f 93       	push	r18
   2295a:	2a 81       	ldd	r18, Y+2	; 0x02
   2295c:	2f 93       	push	r18
   2295e:	25 2f       	mov	r18, r21
   22960:	2f 93       	push	r18
   22962:	24 2f       	mov	r18, r20
   22964:	2f 93       	push	r18
   22966:	2b eb       	ldi	r18, 0xBB	; 187
   22968:	3d e3       	ldi	r19, 0x3D	; 61
   2296a:	23 2f       	mov	r18, r19
   2296c:	2f 93       	push	r18
   2296e:	2b eb       	ldi	r18, 0xBB	; 187
   22970:	3d e3       	ldi	r19, 0x3D	; 61
   22972:	2f 93       	push	r18
   22974:	1f 92       	push	r1
   22976:	20 e8       	ldi	r18, 0x80	; 128
   22978:	2f 93       	push	r18
   2297a:	29 2f       	mov	r18, r25
   2297c:	2f 93       	push	r18
   2297e:	8f 93       	push	r24
   22980:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   22984:	ed b7       	in	r30, 0x3d	; 61
   22986:	fe b7       	in	r31, 0x3e	; 62
   22988:	7e 96       	adiw	r30, 0x1e	; 30
   2298a:	cd bf       	out	0x3d, r28	; 61
   2298c:	de bf       	out	0x3e, r29	; 62
   2298e:	9c 01       	movw	r18, r24
   22990:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22992:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22994:	82 0f       	add	r24, r18
   22996:	93 1f       	adc	r25, r19
   22998:	8b 8f       	std	Y+27, r24	; 0x1b
   2299a:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N3, l_mark, l_aprs_alert_2_mag_x_nT / 1000.f, l_aprs_alert_2_mag_y_nT / 1000.f, l_aprs_alert_2_mag_z_nT / 1000.f);
   2299c:	ce 01       	movw	r24, r28
   2299e:	8f 5a       	subi	r24, 0xAF	; 175
   229a0:	9f 4f       	sbci	r25, 0xFF	; 255
   229a2:	fc 01       	movw	r30, r24
   229a4:	60 81       	ld	r22, Z
   229a6:	71 81       	ldd	r23, Z+1	; 0x01
   229a8:	82 81       	ldd	r24, Z+2	; 0x02
   229aa:	93 81       	ldd	r25, Z+3	; 0x03
   229ac:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   229b0:	dc 01       	movw	r26, r24
   229b2:	cb 01       	movw	r24, r22
   229b4:	20 e0       	ldi	r18, 0x00	; 0
   229b6:	30 e0       	ldi	r19, 0x00	; 0
   229b8:	4a e7       	ldi	r20, 0x7A	; 122
   229ba:	54 e4       	ldi	r21, 0x44	; 68
   229bc:	bc 01       	movw	r22, r24
   229be:	cd 01       	movw	r24, r26
   229c0:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   229c4:	dc 01       	movw	r26, r24
   229c6:	cb 01       	movw	r24, r22
   229c8:	4c 01       	movw	r8, r24
   229ca:	5d 01       	movw	r10, r26
   229cc:	ce 01       	movw	r24, r28
   229ce:	83 5b       	subi	r24, 0xB3	; 179
   229d0:	9f 4f       	sbci	r25, 0xFF	; 255
   229d2:	fc 01       	movw	r30, r24
   229d4:	60 81       	ld	r22, Z
   229d6:	71 81       	ldd	r23, Z+1	; 0x01
   229d8:	82 81       	ldd	r24, Z+2	; 0x02
   229da:	93 81       	ldd	r25, Z+3	; 0x03
   229dc:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   229e0:	dc 01       	movw	r26, r24
   229e2:	cb 01       	movw	r24, r22
   229e4:	20 e0       	ldi	r18, 0x00	; 0
   229e6:	30 e0       	ldi	r19, 0x00	; 0
   229e8:	4a e7       	ldi	r20, 0x7A	; 122
   229ea:	54 e4       	ldi	r21, 0x44	; 68
   229ec:	bc 01       	movw	r22, r24
   229ee:	cd 01       	movw	r24, r26
   229f0:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   229f4:	dc 01       	movw	r26, r24
   229f6:	cb 01       	movw	r24, r22
   229f8:	6c 01       	movw	r12, r24
   229fa:	7d 01       	movw	r14, r26
   229fc:	ce 01       	movw	r24, r28
   229fe:	87 5b       	subi	r24, 0xB7	; 183
   22a00:	9f 4f       	sbci	r25, 0xFF	; 255
   22a02:	fc 01       	movw	r30, r24
   22a04:	60 81       	ld	r22, Z
   22a06:	71 81       	ldd	r23, Z+1	; 0x01
   22a08:	82 81       	ldd	r24, Z+2	; 0x02
   22a0a:	93 81       	ldd	r25, Z+3	; 0x03
   22a0c:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   22a10:	dc 01       	movw	r26, r24
   22a12:	cb 01       	movw	r24, r22
   22a14:	20 e0       	ldi	r18, 0x00	; 0
   22a16:	30 e0       	ldi	r19, 0x00	; 0
   22a18:	4a e7       	ldi	r20, 0x7A	; 122
   22a1a:	54 e4       	ldi	r21, 0x44	; 68
   22a1c:	bc 01       	movw	r22, r24
   22a1e:	cd 01       	movw	r24, r26
   22a20:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   22a24:	dc 01       	movw	r26, r24
   22a26:	cb 01       	movw	r24, r22
   22a28:	2d 8d       	ldd	r18, Y+29	; 0x1d
   22a2a:	62 2f       	mov	r22, r18
   22a2c:	22 0f       	add	r18, r18
   22a2e:	77 0b       	sbc	r23, r23
   22a30:	2b 8d       	ldd	r18, Y+27	; 0x1b
   22a32:	3c 8d       	ldd	r19, Y+28	; 0x1c
   22a34:	ae 01       	movw	r20, r28
   22a36:	4d 59       	subi	r20, 0x9D	; 157
   22a38:	5f 4f       	sbci	r21, 0xFF	; 255
   22a3a:	24 0f       	add	r18, r20
   22a3c:	35 1f       	adc	r19, r21
   22a3e:	4b 2d       	mov	r20, r11
   22a40:	4f 93       	push	r20
   22a42:	4a 2d       	mov	r20, r10
   22a44:	4f 93       	push	r20
   22a46:	49 2d       	mov	r20, r9
   22a48:	4f 93       	push	r20
   22a4a:	48 2d       	mov	r20, r8
   22a4c:	4f 93       	push	r20
   22a4e:	4f 2d       	mov	r20, r15
   22a50:	4f 93       	push	r20
   22a52:	4e 2d       	mov	r20, r14
   22a54:	4f 93       	push	r20
   22a56:	4d 2d       	mov	r20, r13
   22a58:	4f 93       	push	r20
   22a5a:	4c 2d       	mov	r20, r12
   22a5c:	4f 93       	push	r20
   22a5e:	4b 2f       	mov	r20, r27
   22a60:	4f 93       	push	r20
   22a62:	4a 2f       	mov	r20, r26
   22a64:	4f 93       	push	r20
   22a66:	49 2f       	mov	r20, r25
   22a68:	4f 93       	push	r20
   22a6a:	8f 93       	push	r24
   22a6c:	87 2f       	mov	r24, r23
   22a6e:	8f 93       	push	r24
   22a70:	86 2f       	mov	r24, r22
   22a72:	8f 93       	push	r24
   22a74:	89 e2       	ldi	r24, 0x29	; 41
   22a76:	9e e3       	ldi	r25, 0x3E	; 62
   22a78:	89 2f       	mov	r24, r25
   22a7a:	8f 93       	push	r24
   22a7c:	89 e2       	ldi	r24, 0x29	; 41
   22a7e:	9e e3       	ldi	r25, 0x3E	; 62
   22a80:	8f 93       	push	r24
   22a82:	1f 92       	push	r1
   22a84:	80 e8       	ldi	r24, 0x80	; 128
   22a86:	8f 93       	push	r24
   22a88:	83 2f       	mov	r24, r19
   22a8a:	8f 93       	push	r24
   22a8c:	82 2f       	mov	r24, r18
   22a8e:	8f 93       	push	r24
   22a90:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   22a94:	2d b7       	in	r18, 0x3d	; 61
   22a96:	3e b7       	in	r19, 0x3e	; 62
   22a98:	2c 5e       	subi	r18, 0xEC	; 236
   22a9a:	3f 4f       	sbci	r19, 0xFF	; 255
   22a9c:	cd bf       	out	0x3d, r28	; 61
   22a9e:	de bf       	out	0x3e, r29	; 62
   22aa0:	9c 01       	movw	r18, r24
   22aa2:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22aa4:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22aa6:	82 0f       	add	r24, r18
   22aa8:	93 1f       	adc	r25, r19
   22aaa:	8b 8f       	std	Y+27, r24	; 0x1b
   22aac:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N4;
   22aae:	84 e0       	ldi	r24, 0x04	; 4
   22ab0:	89 8f       	std	Y+25, r24	; 0x19
			}
			break;
   22ab2:	ce c1       	rjmp	.+924    	; 0x22e50 <task_main_aprs+0x14e6>

			case APRS_ALERT_FSM_STATE__DO_N4:
			if ((l_aprs_alert_last + C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   22ab4:	29 89       	ldd	r18, Y+17	; 0x11
   22ab6:	3a 89       	ldd	r19, Y+18	; 0x12
   22ab8:	4b 89       	ldd	r20, Y+19	; 0x13
   22aba:	5c 89       	ldd	r21, Y+20	; 0x14
   22abc:	6d 89       	ldd	r22, Y+21	; 0x15
   22abe:	7e 89       	ldd	r23, Y+22	; 0x16
   22ac0:	8f 89       	ldd	r24, Y+23	; 0x17
   22ac2:	98 8d       	ldd	r25, Y+24	; 0x18
   22ac4:	aa e0       	ldi	r26, 0x0A	; 10
   22ac6:	0f 94 1c 3a 	call	0x27438	; 0x27438 <__adddi3_s8>
   22aca:	a2 2e       	mov	r10, r18
   22acc:	b3 2e       	mov	r11, r19
   22ace:	c4 2e       	mov	r12, r20
   22ad0:	d5 2e       	mov	r13, r21
   22ad2:	e6 2e       	mov	r14, r22
   22ad4:	f7 2e       	mov	r15, r23
   22ad6:	08 2f       	mov	r16, r24
   22ad8:	19 2f       	mov	r17, r25
   22ada:	8e 8d       	ldd	r24, Y+30	; 0x1e
   22adc:	9f 8d       	ldd	r25, Y+31	; 0x1f
   22ade:	a8 a1       	ldd	r26, Y+32	; 0x20
   22ae0:	b9 a1       	ldd	r27, Y+33	; 0x21
   22ae2:	1c 01       	movw	r2, r24
   22ae4:	2d 01       	movw	r4, r26
   22ae6:	61 2c       	mov	r6, r1
   22ae8:	71 2c       	mov	r7, r1
   22aea:	43 01       	movw	r8, r6
   22aec:	2a 2d       	mov	r18, r10
   22aee:	3b 2d       	mov	r19, r11
   22af0:	4c 2d       	mov	r20, r12
   22af2:	5d 2d       	mov	r21, r13
   22af4:	6e 2d       	mov	r22, r14
   22af6:	7f 2d       	mov	r23, r15
   22af8:	80 2f       	mov	r24, r16
   22afa:	91 2f       	mov	r25, r17
   22afc:	a2 2c       	mov	r10, r2
   22afe:	b3 2c       	mov	r11, r3
   22b00:	c4 2c       	mov	r12, r4
   22b02:	d5 2c       	mov	r13, r5
   22b04:	e6 2c       	mov	r14, r6
   22b06:	f7 2c       	mov	r15, r7
   22b08:	08 2d       	mov	r16, r8
   22b0a:	19 2d       	mov	r17, r9
   22b0c:	0f 94 31 3a 	call	0x27462	; 0x27462 <__cmpdi2>
   22b10:	08 f0       	brcs	.+2      	; 0x22b14 <task_main_aprs+0x11aa>
   22b12:	a0 c1       	rjmp	.+832    	; 0x22e54 <task_main_aprs+0x14ea>
				float l_gns_msl_alt_m;
				int16_t l_twi1_hygro_DP_100;
				int32_t l_twi1_baro_p_h_100;

				flags = cpu_irq_save();
   22b14:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   22b18:	8a a3       	std	Y+34, r24	; 0x22
				l_gns_msl_alt_m		= g_gns_msl_alt_m;
   22b1a:	9e 01       	movw	r18, r28
   22b1c:	2b 5a       	subi	r18, 0xAB	; 171
   22b1e:	3f 4f       	sbci	r19, 0xFF	; 255
   22b20:	80 91 94 24 	lds	r24, 0x2494	; 0x802494 <g_gns_msl_alt_m>
   22b24:	90 91 95 24 	lds	r25, 0x2495	; 0x802495 <g_gns_msl_alt_m+0x1>
   22b28:	a0 91 96 24 	lds	r26, 0x2496	; 0x802496 <g_gns_msl_alt_m+0x2>
   22b2c:	b0 91 97 24 	lds	r27, 0x2497	; 0x802497 <g_gns_msl_alt_m+0x3>
   22b30:	f9 01       	movw	r30, r18
   22b32:	80 83       	st	Z, r24
   22b34:	91 83       	std	Z+1, r25	; 0x01
   22b36:	a2 83       	std	Z+2, r26	; 0x02
   22b38:	b3 83       	std	Z+3, r27	; 0x03
				l_twi1_hygro_DP_100	= g_twi1_hygro_DP_100;
   22b3a:	ce 01       	movw	r24, r28
   22b3c:	87 5a       	subi	r24, 0xA7	; 167
   22b3e:	9f 4f       	sbci	r25, 0xFF	; 255
   22b40:	20 91 9b 28 	lds	r18, 0x289B	; 0x80289b <g_twi1_hygro_DP_100>
   22b44:	30 91 9c 28 	lds	r19, 0x289C	; 0x80289c <g_twi1_hygro_DP_100+0x1>
   22b48:	fc 01       	movw	r30, r24
   22b4a:	20 83       	st	Z, r18
   22b4c:	31 83       	std	Z+1, r19	; 0x01
				l_twi1_baro_p_h_100	= g_qnh_p_h_100;
   22b4e:	9e 01       	movw	r18, r28
   22b50:	25 5a       	subi	r18, 0xA5	; 165
   22b52:	3f 4f       	sbci	r19, 0xFF	; 255
   22b54:	80 91 22 29 	lds	r24, 0x2922	; 0x802922 <g_qnh_p_h_100>
   22b58:	90 91 23 29 	lds	r25, 0x2923	; 0x802923 <g_qnh_p_h_100+0x1>
   22b5c:	a0 91 24 29 	lds	r26, 0x2924	; 0x802924 <g_qnh_p_h_100+0x2>
   22b60:	b0 91 25 29 	lds	r27, 0x2925	; 0x802925 <g_qnh_p_h_100+0x3>
   22b64:	f9 01       	movw	r30, r18
   22b66:	80 83       	st	Z, r24
   22b68:	91 83       	std	Z+1, r25	; 0x01
   22b6a:	a2 83       	std	Z+2, r26	; 0x02
   22b6c:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   22b6e:	8a a1       	ldd	r24, Y+34	; 0x22
   22b70:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>

				float l_gns_msl_alt_ft = l_gns_msl_alt_m >= 0.f ?  (0.5f + (l_gns_msl_alt_m / 0.3048f)) : (-0.5f + (l_gns_msl_alt_m / 0.3048f));
   22b74:	ce 01       	movw	r24, r28
   22b76:	8b 5a       	subi	r24, 0xAB	; 171
   22b78:	9f 4f       	sbci	r25, 0xFF	; 255
   22b7a:	20 e0       	ldi	r18, 0x00	; 0
   22b7c:	30 e0       	ldi	r19, 0x00	; 0
   22b7e:	a9 01       	movw	r20, r18
   22b80:	fc 01       	movw	r30, r24
   22b82:	60 81       	ld	r22, Z
   22b84:	71 81       	ldd	r23, Z+1	; 0x01
   22b86:	82 81       	ldd	r24, Z+2	; 0x02
   22b88:	93 81       	ldd	r25, Z+3	; 0x03
   22b8a:	0f 94 7c 32 	call	0x264f8	; 0x264f8 <__gesf2>
   22b8e:	88 23       	and	r24, r24
   22b90:	dc f0       	brlt	.+54     	; 0x22bc8 <task_main_aprs+0x125e>
   22b92:	ce 01       	movw	r24, r28
   22b94:	8b 5a       	subi	r24, 0xAB	; 171
   22b96:	9f 4f       	sbci	r25, 0xFF	; 255
   22b98:	2f eb       	ldi	r18, 0xBF	; 191
   22b9a:	3e e0       	ldi	r19, 0x0E	; 14
   22b9c:	4c e9       	ldi	r20, 0x9C	; 156
   22b9e:	5e e3       	ldi	r21, 0x3E	; 62
   22ba0:	fc 01       	movw	r30, r24
   22ba2:	60 81       	ld	r22, Z
   22ba4:	71 81       	ldd	r23, Z+1	; 0x01
   22ba6:	82 81       	ldd	r24, Z+2	; 0x02
   22ba8:	93 81       	ldd	r25, Z+3	; 0x03
   22baa:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   22bae:	dc 01       	movw	r26, r24
   22bb0:	cb 01       	movw	r24, r22
   22bb2:	20 e0       	ldi	r18, 0x00	; 0
   22bb4:	30 e0       	ldi	r19, 0x00	; 0
   22bb6:	40 e0       	ldi	r20, 0x00	; 0
   22bb8:	5f e3       	ldi	r21, 0x3F	; 63
   22bba:	bc 01       	movw	r22, r24
   22bbc:	cd 01       	movw	r24, r26
   22bbe:	0f 94 05 30 	call	0x2600a	; 0x2600a <__addsf3>
   22bc2:	dc 01       	movw	r26, r24
   22bc4:	cb 01       	movw	r24, r22
   22bc6:	1a c0       	rjmp	.+52     	; 0x22bfc <task_main_aprs+0x1292>
   22bc8:	ce 01       	movw	r24, r28
   22bca:	8b 5a       	subi	r24, 0xAB	; 171
   22bcc:	9f 4f       	sbci	r25, 0xFF	; 255
   22bce:	2f eb       	ldi	r18, 0xBF	; 191
   22bd0:	3e e0       	ldi	r19, 0x0E	; 14
   22bd2:	4c e9       	ldi	r20, 0x9C	; 156
   22bd4:	5e e3       	ldi	r21, 0x3E	; 62
   22bd6:	fc 01       	movw	r30, r24
   22bd8:	60 81       	ld	r22, Z
   22bda:	71 81       	ldd	r23, Z+1	; 0x01
   22bdc:	82 81       	ldd	r24, Z+2	; 0x02
   22bde:	93 81       	ldd	r25, Z+3	; 0x03
   22be0:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   22be4:	dc 01       	movw	r26, r24
   22be6:	cb 01       	movw	r24, r22
   22be8:	20 e0       	ldi	r18, 0x00	; 0
   22bea:	30 e0       	ldi	r19, 0x00	; 0
   22bec:	40 e0       	ldi	r20, 0x00	; 0
   22bee:	5f e3       	ldi	r21, 0x3F	; 63
   22bf0:	bc 01       	movw	r22, r24
   22bf2:	cd 01       	movw	r24, r26
   22bf4:	0f 94 04 30 	call	0x26008	; 0x26008 <__subsf3>
   22bf8:	dc 01       	movw	r26, r24
   22bfa:	cb 01       	movw	r24, r22
   22bfc:	9e 01       	movw	r18, r28
   22bfe:	21 5a       	subi	r18, 0xA1	; 161
   22c00:	3f 4f       	sbci	r19, 0xFF	; 255
   22c02:	f9 01       	movw	r30, r18
   22c04:	80 83       	st	Z, r24
   22c06:	91 83       	std	Z+1, r25	; 0x01
   22c08:	a2 83       	std	Z+2, r26	; 0x02
   22c0a:	b3 83       	std	Z+3, r27	; 0x03

				if (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST) {
   22c0c:	8a 8d       	ldd	r24, Y+26	; 0x1a
   22c0e:	86 30       	cpi	r24, 0x06	; 6
   22c10:	11 f4       	brne	.+4      	; 0x22c16 <task_main_aprs+0x12ac>
					l_mark = '*';
   22c12:	8a e2       	ldi	r24, 0x2A	; 42
   22c14:	8d 8f       	std	Y+29, r24	; 0x1d
				int len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#84 DEBUG: message N4 in queue ...\r\n");
				udi_write_tx_buf(g_prepare_buf, len, false);
				#endif

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   22c16:	81 e2       	ldi	r24, 0x21	; 33
   22c18:	95 e2       	ldi	r25, 0x25	; 37
   22c1a:	89 2f       	mov	r24, r25
   22c1c:	8f 93       	push	r24
   22c1e:	81 e2       	ldi	r24, 0x21	; 33
   22c20:	95 e2       	ldi	r25, 0x25	; 37
   22c22:	8f 93       	push	r24
   22c24:	85 e1       	ldi	r24, 0x15	; 21
   22c26:	95 e2       	ldi	r25, 0x25	; 37
   22c28:	89 2f       	mov	r24, r25
   22c2a:	8f 93       	push	r24
   22c2c:	85 e1       	ldi	r24, 0x15	; 21
   22c2e:	95 e2       	ldi	r25, 0x25	; 37
   22c30:	8f 93       	push	r24
   22c32:	89 ea       	ldi	r24, 0xA9	; 169
   22c34:	9d e3       	ldi	r25, 0x3D	; 61
   22c36:	89 2f       	mov	r24, r25
   22c38:	8f 93       	push	r24
   22c3a:	89 ea       	ldi	r24, 0xA9	; 169
   22c3c:	9d e3       	ldi	r25, 0x3D	; 61
   22c3e:	8f 93       	push	r24
   22c40:	1f 92       	push	r1
   22c42:	80 e8       	ldi	r24, 0x80	; 128
   22c44:	8f 93       	push	r24
   22c46:	ce 01       	movw	r24, r28
   22c48:	8d 59       	subi	r24, 0x9D	; 157
   22c4a:	9f 4f       	sbci	r25, 0xFF	; 255
   22c4c:	29 2f       	mov	r18, r25
   22c4e:	2f 93       	push	r18
   22c50:	8f 93       	push	r24
   22c52:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   22c56:	2d b7       	in	r18, 0x3d	; 61
   22c58:	3e b7       	in	r19, 0x3e	; 62
   22c5a:	26 5f       	subi	r18, 0xF6	; 246
   22c5c:	3f 4f       	sbci	r19, 0xFF	; 255
   22c5e:	cd bf       	out	0x3d, r28	; 61
   22c60:	de bf       	out	0x3e, r29	; 62
   22c62:	8b 8f       	std	Y+27, r24	; 0x1b
   22c64:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   22c66:	8a e6       	ldi	r24, 0x6A	; 106
   22c68:	e8 2e       	mov	r14, r24
   22c6a:	88 0f       	add	r24, r24
   22c6c:	ff 08       	sbc	r15, r15
   22c6e:	8c 85       	ldd	r24, Y+12	; 0x0c
   22c70:	08 2f       	mov	r16, r24
   22c72:	88 0f       	add	r24, r24
   22c74:	11 0b       	sbc	r17, r17
   22c76:	8f 81       	ldd	r24, Y+7	; 0x07
   22c78:	a8 2f       	mov	r26, r24
   22c7a:	b0 e0       	ldi	r27, 0x00	; 0
   22c7c:	8f e2       	ldi	r24, 0x2F	; 47
   22c7e:	e8 2f       	mov	r30, r24
   22c80:	88 0f       	add	r24, r24
   22c82:	ff 0b       	sbc	r31, r31
   22c84:	8e 81       	ldd	r24, Y+6	; 0x06
   22c86:	68 2f       	mov	r22, r24
   22c88:	88 0f       	add	r24, r24
   22c8a:	77 0b       	sbc	r23, r23
   22c8c:	89 81       	ldd	r24, Y+1	; 0x01
   22c8e:	48 2f       	mov	r20, r24
   22c90:	50 e0       	ldi	r21, 0x00	; 0
   22c92:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22c94:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22c96:	9e 01       	movw	r18, r28
   22c98:	2d 59       	subi	r18, 0x9D	; 157
   22c9a:	3f 4f       	sbci	r19, 0xFF	; 255
   22c9c:	82 0f       	add	r24, r18
   22c9e:	93 1f       	adc	r25, r19
   22ca0:	28 89       	ldd	r18, Y+16	; 0x10
   22ca2:	2f 93       	push	r18
   22ca4:	2f 85       	ldd	r18, Y+15	; 0x0f
   22ca6:	2f 93       	push	r18
   22ca8:	2e 85       	ldd	r18, Y+14	; 0x0e
   22caa:	2f 93       	push	r18
   22cac:	2d 85       	ldd	r18, Y+13	; 0x0d
   22cae:	2f 93       	push	r18
   22cb0:	2f 2d       	mov	r18, r15
   22cb2:	2f 93       	push	r18
   22cb4:	2e 2d       	mov	r18, r14
   22cb6:	2f 93       	push	r18
   22cb8:	21 2f       	mov	r18, r17
   22cba:	2f 93       	push	r18
   22cbc:	20 2f       	mov	r18, r16
   22cbe:	2f 93       	push	r18
   22cc0:	2b 85       	ldd	r18, Y+11	; 0x0b
   22cc2:	2f 93       	push	r18
   22cc4:	2a 85       	ldd	r18, Y+10	; 0x0a
   22cc6:	2f 93       	push	r18
   22cc8:	29 85       	ldd	r18, Y+9	; 0x09
   22cca:	2f 93       	push	r18
   22ccc:	28 85       	ldd	r18, Y+8	; 0x08
   22cce:	2f 93       	push	r18
   22cd0:	2b 2f       	mov	r18, r27
   22cd2:	2f 93       	push	r18
   22cd4:	2a 2f       	mov	r18, r26
   22cd6:	2f 93       	push	r18
   22cd8:	2f 2f       	mov	r18, r31
   22cda:	2f 93       	push	r18
   22cdc:	2e 2f       	mov	r18, r30
   22cde:	2f 93       	push	r18
   22ce0:	27 2f       	mov	r18, r23
   22ce2:	2f 93       	push	r18
   22ce4:	26 2f       	mov	r18, r22
   22ce6:	2f 93       	push	r18
   22ce8:	2d 81       	ldd	r18, Y+5	; 0x05
   22cea:	2f 93       	push	r18
   22cec:	2c 81       	ldd	r18, Y+4	; 0x04
   22cee:	2f 93       	push	r18
   22cf0:	2b 81       	ldd	r18, Y+3	; 0x03
   22cf2:	2f 93       	push	r18
   22cf4:	2a 81       	ldd	r18, Y+2	; 0x02
   22cf6:	2f 93       	push	r18
   22cf8:	25 2f       	mov	r18, r21
   22cfa:	2f 93       	push	r18
   22cfc:	24 2f       	mov	r18, r20
   22cfe:	2f 93       	push	r18
   22d00:	2b eb       	ldi	r18, 0xBB	; 187
   22d02:	3d e3       	ldi	r19, 0x3D	; 61
   22d04:	23 2f       	mov	r18, r19
   22d06:	2f 93       	push	r18
   22d08:	2b eb       	ldi	r18, 0xBB	; 187
   22d0a:	3d e3       	ldi	r19, 0x3D	; 61
   22d0c:	2f 93       	push	r18
   22d0e:	1f 92       	push	r1
   22d10:	20 e8       	ldi	r18, 0x80	; 128
   22d12:	2f 93       	push	r18
   22d14:	29 2f       	mov	r18, r25
   22d16:	2f 93       	push	r18
   22d18:	8f 93       	push	r24
   22d1a:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   22d1e:	ed b7       	in	r30, 0x3d	; 61
   22d20:	fe b7       	in	r31, 0x3e	; 62
   22d22:	7e 96       	adiw	r30, 0x1e	; 30
   22d24:	cd bf       	out	0x3d, r28	; 61
   22d26:	de bf       	out	0x3e, r29	; 62
   22d28:	9c 01       	movw	r18, r24
   22d2a:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22d2c:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22d2e:	82 0f       	add	r24, r18
   22d30:	93 1f       	adc	r25, r19
   22d32:	8b 8f       	std	Y+27, r24	; 0x1b
   22d34:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N4, l_mark, (long)l_gns_msl_alt_ft, l_twi1_hygro_DP_100 / 100.f, l_twi1_baro_p_h_100 / 100.f);
   22d36:	ce 01       	movw	r24, r28
   22d38:	85 5a       	subi	r24, 0xA5	; 165
   22d3a:	9f 4f       	sbci	r25, 0xFF	; 255
   22d3c:	fc 01       	movw	r30, r24
   22d3e:	60 81       	ld	r22, Z
   22d40:	71 81       	ldd	r23, Z+1	; 0x01
   22d42:	82 81       	ldd	r24, Z+2	; 0x02
   22d44:	93 81       	ldd	r25, Z+3	; 0x03
   22d46:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   22d4a:	dc 01       	movw	r26, r24
   22d4c:	cb 01       	movw	r24, r22
   22d4e:	20 e0       	ldi	r18, 0x00	; 0
   22d50:	30 e0       	ldi	r19, 0x00	; 0
   22d52:	48 ec       	ldi	r20, 0xC8	; 200
   22d54:	52 e4       	ldi	r21, 0x42	; 66
   22d56:	bc 01       	movw	r22, r24
   22d58:	cd 01       	movw	r24, r26
   22d5a:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   22d5e:	dc 01       	movw	r26, r24
   22d60:	cb 01       	movw	r24, r22
   22d62:	4c 01       	movw	r8, r24
   22d64:	5d 01       	movw	r10, r26
   22d66:	ce 01       	movw	r24, r28
   22d68:	87 5a       	subi	r24, 0xA7	; 167
   22d6a:	9f 4f       	sbci	r25, 0xFF	; 255
   22d6c:	fc 01       	movw	r30, r24
   22d6e:	80 81       	ld	r24, Z
   22d70:	91 81       	ldd	r25, Z+1	; 0x01
   22d72:	09 2e       	mov	r0, r25
   22d74:	00 0c       	add	r0, r0
   22d76:	aa 0b       	sbc	r26, r26
   22d78:	bb 0b       	sbc	r27, r27
   22d7a:	bc 01       	movw	r22, r24
   22d7c:	cd 01       	movw	r24, r26
   22d7e:	0f 94 45 31 	call	0x2628a	; 0x2628a <__floatsisf>
   22d82:	dc 01       	movw	r26, r24
   22d84:	cb 01       	movw	r24, r22
   22d86:	20 e0       	ldi	r18, 0x00	; 0
   22d88:	30 e0       	ldi	r19, 0x00	; 0
   22d8a:	48 ec       	ldi	r20, 0xC8	; 200
   22d8c:	52 e4       	ldi	r21, 0x42	; 66
   22d8e:	bc 01       	movw	r22, r24
   22d90:	cd 01       	movw	r24, r26
   22d92:	0f 94 70 30 	call	0x260e0	; 0x260e0 <__divsf3>
   22d96:	dc 01       	movw	r26, r24
   22d98:	cb 01       	movw	r24, r22
   22d9a:	6c 01       	movw	r12, r24
   22d9c:	7d 01       	movw	r14, r26
   22d9e:	ce 01       	movw	r24, r28
   22da0:	81 5a       	subi	r24, 0xA1	; 161
   22da2:	9f 4f       	sbci	r25, 0xFF	; 255
   22da4:	fc 01       	movw	r30, r24
   22da6:	60 81       	ld	r22, Z
   22da8:	71 81       	ldd	r23, Z+1	; 0x01
   22daa:	82 81       	ldd	r24, Z+2	; 0x02
   22dac:	93 81       	ldd	r25, Z+3	; 0x03
   22dae:	0f 94 12 31 	call	0x26224	; 0x26224 <__fixsfsi>
   22db2:	dc 01       	movw	r26, r24
   22db4:	cb 01       	movw	r24, r22
   22db6:	2d 8d       	ldd	r18, Y+29	; 0x1d
   22db8:	62 2f       	mov	r22, r18
   22dba:	22 0f       	add	r18, r18
   22dbc:	77 0b       	sbc	r23, r23
   22dbe:	2b 8d       	ldd	r18, Y+27	; 0x1b
   22dc0:	3c 8d       	ldd	r19, Y+28	; 0x1c
   22dc2:	ae 01       	movw	r20, r28
   22dc4:	4d 59       	subi	r20, 0x9D	; 157
   22dc6:	5f 4f       	sbci	r21, 0xFF	; 255
   22dc8:	24 0f       	add	r18, r20
   22dca:	35 1f       	adc	r19, r21
   22dcc:	4b 2d       	mov	r20, r11
   22dce:	4f 93       	push	r20
   22dd0:	4a 2d       	mov	r20, r10
   22dd2:	4f 93       	push	r20
   22dd4:	49 2d       	mov	r20, r9
   22dd6:	4f 93       	push	r20
   22dd8:	48 2d       	mov	r20, r8
   22dda:	4f 93       	push	r20
   22ddc:	4f 2d       	mov	r20, r15
   22dde:	4f 93       	push	r20
   22de0:	4e 2d       	mov	r20, r14
   22de2:	4f 93       	push	r20
   22de4:	4d 2d       	mov	r20, r13
   22de6:	4f 93       	push	r20
   22de8:	4c 2d       	mov	r20, r12
   22dea:	4f 93       	push	r20
   22dec:	4b 2f       	mov	r20, r27
   22dee:	4f 93       	push	r20
   22df0:	4a 2f       	mov	r20, r26
   22df2:	4f 93       	push	r20
   22df4:	49 2f       	mov	r20, r25
   22df6:	4f 93       	push	r20
   22df8:	8f 93       	push	r24
   22dfa:	87 2f       	mov	r24, r23
   22dfc:	8f 93       	push	r24
   22dfe:	86 2f       	mov	r24, r22
   22e00:	8f 93       	push	r24
   22e02:	8f e4       	ldi	r24, 0x4F	; 79
   22e04:	9e e3       	ldi	r25, 0x3E	; 62
   22e06:	89 2f       	mov	r24, r25
   22e08:	8f 93       	push	r24
   22e0a:	8f e4       	ldi	r24, 0x4F	; 79
   22e0c:	9e e3       	ldi	r25, 0x3E	; 62
   22e0e:	8f 93       	push	r24
   22e10:	1f 92       	push	r1
   22e12:	80 e8       	ldi	r24, 0x80	; 128
   22e14:	8f 93       	push	r24
   22e16:	83 2f       	mov	r24, r19
   22e18:	8f 93       	push	r24
   22e1a:	82 2f       	mov	r24, r18
   22e1c:	8f 93       	push	r24
   22e1e:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   22e22:	2d b7       	in	r18, 0x3d	; 61
   22e24:	3e b7       	in	r19, 0x3e	; 62
   22e26:	2c 5e       	subi	r18, 0xEC	; 236
   22e28:	3f 4f       	sbci	r19, 0xFF	; 255
   22e2a:	cd bf       	out	0x3d, r28	; 61
   22e2c:	de bf       	out	0x3e, r29	; 62
   22e2e:	9c 01       	movw	r18, r24
   22e30:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22e32:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22e34:	82 0f       	add	r24, r18
   22e36:	93 1f       	adc	r25, r19
   22e38:	8b 8f       	std	Y+27, r24	; 0x1b
   22e3a:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
   22e3c:	19 8e       	std	Y+25, r1	; 0x19
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
   22e3e:	1a 8e       	std	Y+26, r1	; 0x1a
			}
			break;
   22e40:	09 c0       	rjmp	.+18     	; 0x22e54 <task_main_aprs+0x14ea>

			default:
				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
   22e42:	19 8e       	std	Y+25, r1	; 0x19
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
   22e44:	1a 8e       	std	Y+26, r1	; 0x1a
   22e46:	07 c0       	rjmp	.+14     	; 0x22e56 <task_main_aprs+0x14ec>

					/* Reset the RING info */
					g_gsm_ring = 0;
				}
			}
			break;
   22e48:	00 00       	nop
   22e4a:	05 c0       	rjmp	.+10     	; 0x22e56 <task_main_aprs+0x14ec>
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N2, l_mark, l_aprs_alert_1_accel_x_mg / 1000.f, l_aprs_alert_1_accel_y_mg / 1000.f, l_aprs_alert_1_accel_z_mg / 1000.f);

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N3;
			}
			break;
   22e4c:	00 00       	nop
   22e4e:	03 c0       	rjmp	.+6      	; 0x22e56 <task_main_aprs+0x14ec>
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N3, l_mark, l_aprs_alert_2_mag_x_nT / 1000.f, l_aprs_alert_2_mag_y_nT / 1000.f, l_aprs_alert_2_mag_z_nT / 1000.f);

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N4;
			}
			break;
   22e50:	00 00       	nop
   22e52:	01 c0       	rjmp	.+2      	; 0x22e56 <task_main_aprs+0x14ec>
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N4, l_mark, (long)l_gns_msl_alt_ft, l_twi1_hygro_DP_100 / 100.f, l_twi1_baro_p_h_100 / 100.f);

				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
			}
			break;
   22e54:	00 00       	nop
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
		}
	} while (false);

	/* Message content ready */
	if (l_msg_buf_len) {
   22e56:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22e58:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22e5a:	89 2b       	or	r24, r25
   22e5c:	09 f4       	brne	.+2      	; 0x22e60 <task_main_aprs+0x14f6>
   22e5e:	57 c0       	rjmp	.+174    	; 0x22f0e <task_main_aprs+0x15a4>
		l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_MSGEND);
   22e60:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22e62:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22e64:	9e 01       	movw	r18, r28
   22e66:	2d 59       	subi	r18, 0x9D	; 157
   22e68:	3f 4f       	sbci	r19, 0xFF	; 255
   22e6a:	82 0f       	add	r24, r18
   22e6c:	93 1f       	adc	r25, r19
   22e6e:	22 e7       	ldi	r18, 0x72	; 114
   22e70:	3e e3       	ldi	r19, 0x3E	; 62
   22e72:	23 2f       	mov	r18, r19
   22e74:	2f 93       	push	r18
   22e76:	22 e7       	ldi	r18, 0x72	; 114
   22e78:	3e e3       	ldi	r19, 0x3E	; 62
   22e7a:	2f 93       	push	r18
   22e7c:	1f 92       	push	r1
   22e7e:	20 e8       	ldi	r18, 0x80	; 128
   22e80:	2f 93       	push	r18
   22e82:	29 2f       	mov	r18, r25
   22e84:	2f 93       	push	r18
   22e86:	8f 93       	push	r24
   22e88:	0f 94 d1 3d 	call	0x27ba2	; 0x27ba2 <snprintf_P>
   22e8c:	0f 90       	pop	r0
   22e8e:	0f 90       	pop	r0
   22e90:	0f 90       	pop	r0
   22e92:	0f 90       	pop	r0
   22e94:	0f 90       	pop	r0
   22e96:	0f 90       	pop	r0
   22e98:	9c 01       	movw	r18, r24
   22e9a:	8b 8d       	ldd	r24, Y+27	; 0x1b
   22e9c:	9c 8d       	ldd	r25, Y+28	; 0x1c
   22e9e:	82 0f       	add	r24, r18
   22ea0:	93 1f       	adc	r25, r19
   22ea2:	8b 8f       	std	Y+27, r24	; 0x1b
   22ea4:	9c 8f       	std	Y+28, r25	; 0x1c

		/* Transport APRS message to network */
		{
			if (!g_gsm_aprs_gprs_connected) {
   22ea6:	90 91 f6 27 	lds	r25, 0x27F6	; 0x8027f6 <g_gsm_aprs_gprs_connected>
   22eaa:	81 e0       	ldi	r24, 0x01	; 1
   22eac:	89 27       	eor	r24, r25
   22eae:	88 23       	and	r24, r24
   22eb0:	19 f0       	breq	.+6      	; 0x22eb8 <task_main_aprs+0x154e>
				/* Init GPRS link opening */
				serial_gsm_gprs_link_openClose(true);
   22eb2:	81 e0       	ldi	r24, 0x01	; 1
   22eb4:	0e 94 d0 24 	call	0x49a0	; 0x49a0 <serial_gsm_gprs_link_openClose>
			}

			/* GPRS IP transportation open - blocking */
			serial_gsm_gprs_ip_openClose(true);
   22eb8:	81 e0       	ldi	r24, 0x01	; 1
   22eba:	0e 94 f9 26 	call	0x4df2	; 0x4df2 <serial_gsm_gprs_ip_openClose>

			/* Sending APRS information to the server */
			if (g_gsm_aprs_ip_connected) {
   22ebe:	80 91 f7 27 	lds	r24, 0x27F7	; 0x8027f7 <g_gsm_aprs_ip_connected>
   22ec2:	88 23       	and	r24, r24
   22ec4:	39 f0       	breq	.+14     	; 0x22ed4 <task_main_aprs+0x156a>
				aprs_message_send(l_msg_buf, l_msg_buf_len);
   22ec6:	2b 8d       	ldd	r18, Y+27	; 0x1b
   22ec8:	ce 01       	movw	r24, r28
   22eca:	8d 59       	subi	r24, 0x9D	; 157
   22ecc:	9f 4f       	sbci	r25, 0xFF	; 255
   22ece:	62 2f       	mov	r22, r18
   22ed0:	0e 94 c4 f5 	call	0x1eb88	; 0x1eb88 <aprs_message_send>
			}

			/* GPRS IP transportation close */
			serial_gsm_gprs_ip_openClose(false);
   22ed4:	80 e0       	ldi	r24, 0x00	; 0
   22ed6:	0e 94 f9 26 	call	0x4df2	; 0x4df2 <serial_gsm_gprs_ip_openClose>

			/* Mark end of message as last transmission time */
			l_aprs_alert_last = tcc1_get_time() >> 10;
   22eda:	0e 94 10 ff 	call	0x1fe20	; 0x1fe20 <tcc1_get_time>
   22ede:	dc 01       	movw	r26, r24
   22ee0:	cb 01       	movw	r24, r22
   22ee2:	07 2e       	mov	r0, r23
   22ee4:	7a e0       	ldi	r23, 0x0A	; 10
   22ee6:	b6 95       	lsr	r27
   22ee8:	a7 95       	ror	r26
   22eea:	97 95       	ror	r25
   22eec:	87 95       	ror	r24
   22eee:	7a 95       	dec	r23
   22ef0:	d1 f7       	brne	.-12     	; 0x22ee6 <task_main_aprs+0x157c>
   22ef2:	70 2d       	mov	r23, r0
   22ef4:	9c 01       	movw	r18, r24
   22ef6:	ad 01       	movw	r20, r26
   22ef8:	60 e0       	ldi	r22, 0x00	; 0
   22efa:	70 e0       	ldi	r23, 0x00	; 0
   22efc:	cb 01       	movw	r24, r22
   22efe:	29 8b       	std	Y+17, r18	; 0x11
   22f00:	3a 8b       	std	Y+18, r19	; 0x12
   22f02:	4b 8b       	std	Y+19, r20	; 0x13
   22f04:	5c 8b       	std	Y+20, r21	; 0x14
   22f06:	6d 8b       	std	Y+21, r22	; 0x15
   22f08:	7e 8b       	std	Y+22, r23	; 0x16
   22f0a:	8f 8b       	std	Y+23, r24	; 0x17
   22f0c:	98 8f       	std	Y+24, r25	; 0x18
		}
	}

	/* Shutdown GPRS link when state machine is idling */
	if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
   22f0e:	89 8d       	ldd	r24, Y+25	; 0x19
   22f10:	88 23       	and	r24, r24
   22f12:	19 f4       	brne	.+6      	; 0x22f1a <task_main_aprs+0x15b0>
		serial_gsm_gprs_link_openClose(false);
   22f14:	80 e0       	ldi	r24, 0x00	; 0
   22f16:	0e 94 d0 24 	call	0x49a0	; 0x49a0 <serial_gsm_gprs_link_openClose>
	}

	/* Write back to the global variables */
	{
		flags = cpu_irq_save();
   22f1a:	0e 94 47 ce 	call	0x19c8e	; 0x19c8e <cpu_irq_save>
   22f1e:	8a a3       	std	Y+34, r24	; 0x22
		g_aprs_alert_last		= l_aprs_alert_last;
   22f20:	89 89       	ldd	r24, Y+17	; 0x11
   22f22:	80 93 35 25 	sts	0x2535, r24	; 0x802535 <g_aprs_alert_last>
   22f26:	8a 89       	ldd	r24, Y+18	; 0x12
   22f28:	80 93 36 25 	sts	0x2536, r24	; 0x802536 <g_aprs_alert_last+0x1>
   22f2c:	8b 89       	ldd	r24, Y+19	; 0x13
   22f2e:	80 93 37 25 	sts	0x2537, r24	; 0x802537 <g_aprs_alert_last+0x2>
   22f32:	8c 89       	ldd	r24, Y+20	; 0x14
   22f34:	80 93 38 25 	sts	0x2538, r24	; 0x802538 <g_aprs_alert_last+0x3>
   22f38:	8d 89       	ldd	r24, Y+21	; 0x15
   22f3a:	80 93 39 25 	sts	0x2539, r24	; 0x802539 <g_aprs_alert_last+0x4>
   22f3e:	8e 89       	ldd	r24, Y+22	; 0x16
   22f40:	80 93 3a 25 	sts	0x253A, r24	; 0x80253a <g_aprs_alert_last+0x5>
   22f44:	8f 89       	ldd	r24, Y+23	; 0x17
   22f46:	80 93 3b 25 	sts	0x253B, r24	; 0x80253b <g_aprs_alert_last+0x6>
   22f4a:	88 8d       	ldd	r24, Y+24	; 0x18
   22f4c:	80 93 3c 25 	sts	0x253C, r24	; 0x80253c <g_aprs_alert_last+0x7>
		g_aprs_alert_fsm_state	= l_aprs_alert_fsm_state;
   22f50:	89 8d       	ldd	r24, Y+25	; 0x19
   22f52:	80 93 3d 25 	sts	0x253D, r24	; 0x80253d <g_aprs_alert_fsm_state>
		g_aprs_alert_reason		= l_aprs_alert_reason;
   22f56:	8a 8d       	ldd	r24, Y+26	; 0x1a
   22f58:	80 93 3e 25 	sts	0x253E, r24	; 0x80253e <g_aprs_alert_reason>
		cpu_irq_restore(flags);
   22f5c:	8a a1       	ldd	r24, Y+34	; 0x22
   22f5e:	0e 94 57 ce 	call	0x19cae	; 0x19cae <cpu_irq_restore>
	}

	/* Single thread finished */
	s_lock = false;
   22f62:	10 92 06 2c 	sts	0x2C06, r1	; 0x802c06 <s_lock.8969>
   22f66:	01 c0       	rjmp	.+2      	; 0x22f6a <task_main_aprs+0x1600>
	char						l_mark						= ' ';


	/* Once a second to be processed - do not send when APRS is disabled nor GPS ready */
	if (s_lock || (s_now_sec == l_now_sec) || !g_gsm_enable || !g_gsm_aprs_enable || !g_gns_fix_status) {
		return;
   22f68:	00 00       	nop
		cpu_irq_restore(flags);
	}

	/* Single thread finished */
	s_lock = false;
}
   22f6a:	ce 51       	subi	r28, 0x1E	; 30
   22f6c:	df 4f       	sbci	r29, 0xFF	; 255
   22f6e:	cd bf       	out	0x3d, r28	; 61
   22f70:	de bf       	out	0x3e, r29	; 62
   22f72:	df 91       	pop	r29
   22f74:	cf 91       	pop	r28
   22f76:	1f 91       	pop	r17
   22f78:	0f 91       	pop	r16
   22f7a:	ff 90       	pop	r15
   22f7c:	ef 90       	pop	r14
   22f7e:	df 90       	pop	r13
   22f80:	cf 90       	pop	r12
   22f82:	bf 90       	pop	r11
   22f84:	af 90       	pop	r10
   22f86:	9f 90       	pop	r9
   22f88:	8f 90       	pop	r8
   22f8a:	7f 90       	pop	r7
   22f8c:	6f 90       	pop	r6
   22f8e:	5f 90       	pop	r5
   22f90:	4f 90       	pop	r4
   22f92:	3f 90       	pop	r3
   22f94:	2f 90       	pop	r2
   22f96:	08 95       	ret

00022f98 <task>:

void task(void)
{
   22f98:	cf 93       	push	r28
   22f9a:	df 93       	push	r29
   22f9c:	cd b7       	in	r28, 0x3d	; 61
   22f9e:	de b7       	in	r29, 0x3e	; 62
	if (g_workmode == WORKMODE_RUN) {
   22fa0:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
   22fa4:	82 30       	cpi	r24, 0x02	; 2
   22fa6:	61 f4       	brne	.+24     	; 0x22fc0 <task+0x28>
		/* TASK when woken up and all ISRs are done */
		/* note: ADC and DAC are handled by the scheduler */
		task_serial();										// Handle serial communication with the SIM808
   22fa8:	0e 94 26 3e 	call	0x7c4c	; 0x7c4c <task_serial>
		task_twi();											// Handle (TWI1 and) TWI2 communications
   22fac:	0e 94 10 a9 	call	0x15220	; 0x15220 <task_twi>
		task_usb();											// Handling the USB connection
   22fb0:	0e 94 c2 46 	call	0x8d84	; 0x8d84 <task_usb>
		task_main_pll();									// Handling the 1PPS PLL system
   22fb4:	0f 94 b5 09 	call	0x2136a	; 0x2136a <task_main_pll>
		task_env_calc();									// Environment simulation calculations
   22fb8:	0f 94 ce 0a 	call	0x2159c	; 0x2159c <task_env_calc>
		task_main_aprs();									// Handling the APRS alerts
   22fbc:	0f 94 b5 0c 	call	0x2196a	; 0x2196a <task_main_aprs>
	}
}
   22fc0:	00 00       	nop
   22fc2:	df 91       	pop	r29
   22fc4:	cf 91       	pop	r28
   22fc6:	08 95       	ret

00022fc8 <main>:


int main(void)
{
   22fc8:	cf 93       	push	r28
   22fca:	df 93       	push	r29
   22fcc:	1f 92       	push	r1
   22fce:	cd b7       	in	r28, 0x3d	; 61
   22fd0:	de b7       	in	r29, 0x3e	; 62
	uint8_t retcode = 0;
   22fd2:	19 82       	std	Y+1, r1	; 0x01

	/* Init the IOPORT */
	ioport_init();
   22fd4:	0e 94 90 d6 	call	0x1ad20	; 0x1ad20 <ioport_init>

	/* Init the FIFO buffers */
	fifo_init(&g_fifo_sched_desc, g_fifo_sched_buffer, FIFO_SCHED_BUFFER_LENGTH);
   22fd8:	40 e2       	ldi	r20, 0x20	; 32
   22fda:	66 e2       	ldi	r22, 0x26	; 38
   22fdc:	79 e2       	ldi	r23, 0x29	; 41
   22fde:	83 e6       	ldi	r24, 0x63	; 99
   22fe0:	91 e3       	ldi	r25, 0x31	; 49
   22fe2:	0e 94 57 53 	call	0xa6ae	; 0xa6ae <fifo_init>

	/* Init of interrupt system */
	g_workmode = WORKMODE_INIT;
   22fe6:	81 e0       	ldi	r24, 0x01	; 1
   22fe8:	80 93 6c 25 	sts	0x256C, r24	; 0x80256c <g_workmode>
	irq_initialize_vectors();
   22fec:	80 ea       	ldi	r24, 0xA0	; 160
   22fee:	90 e0       	ldi	r25, 0x00	; 0
   22ff0:	27 e0       	ldi	r18, 0x07	; 7
   22ff2:	fc 01       	movw	r30, r24
   22ff4:	22 83       	std	Z+2, r18	; 0x02
	pmic_init();
   22ff6:	0e 94 b3 d3 	call	0x1a766	; 0x1a766 <pmic_init>
	pmic_set_scheduling(PMIC_SCH_FIXED_PRIORITY);
   22ffa:	80 e0       	ldi	r24, 0x00	; 0
   22ffc:	0e 94 c0 d3 	call	0x1a780	; 0x1a780 <pmic_set_scheduling>

	sysclk_init();		// Clock configuration set-up
   23000:	fb d2       	rcall	.+1526   	; 0x235f8 <sysclk_init>

	sleepmgr_init();	// Unlocks all sleep mode levels
   23002:	0e 94 b7 ce 	call	0x19d6e	; 0x19d6e <sleepmgr_init>

	rtc_init();
   23006:	0e 94 f5 58 	call	0xb1ea	; 0xb1ea <rtc_init>
	rtc_start();
   2300a:	0f 94 7c 00 	call	0x200f8	; 0x200f8 <rtc_start>

	init_globals();
   2300e:	0e 94 cb d7 	call	0x1af96	; 0x1af96 <init_globals>

	interrupt_init();	// Port interrupts
   23012:	0e 94 fb fb 	call	0x1f7f6	; 0x1f7f6 <interrupt_init>
	evsys_init();		// Event system
   23016:	0e 94 8f fd 	call	0x1fb1e	; 0x1fb1e <evsys_init>
	tc_init();			// Timers
   2301a:	0e 94 c8 fd 	call	0x1fb90	; 0x1fb90 <tc_init>
	serial_init();		// Set up serial connection to the SIM808
   2301e:	0e 94 33 28 	call	0x5066	; 0x5066 <serial_init>
	if (g_adc_enabled) {
   23022:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   23026:	88 23       	and	r24, r24
   23028:	11 f0       	breq	.+4      	; 0x2302e <main+0x66>
		adc_init();		// ADC
   2302a:	0f 94 a1 00 	call	0x20142	; 0x20142 <adc_init>
	}
	if (g_dac_enabled) {
   2302e:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <g_dac_enabled>
   23032:	88 23       	and	r24, r24
   23034:	11 f0       	breq	.+4      	; 0x2303a <main+0x72>
		dac_init();		// DAC
   23036:	0f 94 89 04 	call	0x20912	; 0x20912 <dac_init>
	}
	twi_init();			// I2C / TWI
   2303a:	0e 94 cb 7d 	call	0xfb96	; 0xfb96 <twi_init>

	board_init();		// Activates all in/out pins not already handled above - transitions from Z to dedicated states
   2303e:	0e 94 20 a9 	call	0x15240	; 0x15240 <board_init>

	nvm_init(INT_FLASH);
   23042:	80 e0       	ldi	r24, 0x00	; 0
   23044:	0e 94 9e 4f 	call	0x9f3c	; 0x9f3c <nvm_init>

	/* All interrupt sources & PMIC are prepared until here - IRQ activation follows */
	cpu_irq_enable();
   23048:	78 94       	sei

	/* Start of sub-modules */
	tc_start();			// All clocks and PWM timers start here
   2304a:	0e 94 4d fe 	call	0x1fc9a	; 0x1fc9a <tc_start>
	if (g_dac_enabled) {
   2304e:	80 91 56 24 	lds	r24, 0x2456	; 0x802456 <g_dac_enabled>
   23052:	88 23       	and	r24, r24
   23054:	11 f0       	breq	.+4      	; 0x2305a <main+0x92>
		dac_start();	// Start DA convertions
   23056:	0f 94 3a 05 	call	0x20a74	; 0x20a74 <dac_start>
	}
	if (g_adc_enabled) {
   2305a:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   2305e:	88 23       	and	r24, r24
   23060:	11 f0       	breq	.+4      	; 0x23066 <main+0x9e>
		adc_start();	// Start AD convertions
   23062:	0f 94 14 02 	call	0x20428	; 0x20428 <adc_start>
	}

	/* Init of USB system */
	usb_init();			// USB device stack start function to enable stack and start USB
   23066:	0e 94 70 41 	call	0x82e0	; 0x82e0 <usb_init>

	/* Start TWI channels */
	twi_start();		// Start TWI
   2306a:	0e 94 e7 7d 	call	0xfbce	; 0xfbce <twi_start>

	/* Start serial */
	serial_start();		// Start communication with the SIM808 */
   2306e:	0e 94 b6 28 	call	0x516c	; 0x516c <serial_start>

	/* LED green */
	twi2_set_leds(0x02);
   23072:	82 e0       	ldi	r24, 0x02	; 2
   23074:	0e 94 de 66 	call	0xcdbc	; 0xcdbc <twi2_set_leds>

	/* Show help page of command set */
	printHelp();
   23078:	0e 94 1e 5a 	call	0xb43c	; 0xb43c <printHelp>

	/* LEDs off */
	twi2_set_leds(0x00);
   2307c:	80 e0       	ldi	r24, 0x00	; 0
   2307e:	0e 94 de 66 	call	0xcdbc	; 0xcdbc <twi2_set_leds>

	/* The application code */
	g_twi2_lcd_repaint = true;
   23082:	81 e0       	ldi	r24, 0x01	; 1
   23084:	80 93 9e 28 	sts	0x289E, r24	; 0x80289e <g_twi2_lcd_repaint>
	g_workmode = WORKMODE_RUN;
   23088:	82 e0       	ldi	r24, 0x02	; 2
   2308a:	80 93 6c 25 	sts	0x256C, r24	; 0x80256c <g_workmode>
    while (g_workmode == WORKMODE_RUN) {
		/* Process all user space tasks */
		task();
   2308e:	05 c0       	rjmp	.+10     	; 0x2309a <main+0xd2>
   23090:	83 df       	rcall	.-250    	; 0x22f98 <task>

		/* Work on the pushed back jobs */
		yield_ms(0);
   23092:	80 e0       	ldi	r24, 0x00	; 0
   23094:	90 e0       	ldi	r25, 0x00	; 0
   23096:	0e 94 b7 fb 	call	0x1f76e	; 0x1f76e <yield_ms>
	twi2_set_leds(0x00);

	/* The application code */
	g_twi2_lcd_repaint = true;
	g_workmode = WORKMODE_RUN;
    while (g_workmode == WORKMODE_RUN) {
   2309a:	80 91 6c 25 	lds	r24, 0x256C	; 0x80256c <g_workmode>
   2309e:	82 30       	cpi	r24, 0x02	; 2
   230a0:	b9 f3       	breq	.-18     	; 0x23090 <main+0xc8>
		/* Work on the pushed back jobs */
		yield_ms(0);
    }

	/* LEDs off */
	twi2_set_leds(0x00);
   230a2:	80 e0       	ldi	r24, 0x00	; 0
   230a4:	0e 94 de 66 	call	0xcdbc	; 0xcdbc <twi2_set_leds>

	cpu_irq_disable();
   230a8:	f8 94       	cli
	sleepmgr_enter_sleep();
   230aa:	0e 94 f3 ce 	call	0x19de6	; 0x19de6 <sleepmgr_enter_sleep>

	return retcode;
   230ae:	89 81       	ldd	r24, Y+1	; 0x01
   230b0:	88 2f       	mov	r24, r24
   230b2:	90 e0       	ldi	r25, 0x00	; 0
}
   230b4:	0f 90       	pop	r0
   230b6:	df 91       	pop	r29
   230b8:	cf 91       	pop	r28
   230ba:	08 95       	ret

000230bc <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   230bc:	cf 93       	push	r28
   230be:	df 93       	push	r29
   230c0:	1f 92       	push	r1
   230c2:	cd b7       	in	r28, 0x3d	; 61
   230c4:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   230c6:	8f e3       	ldi	r24, 0x3F	; 63
   230c8:	90 e0       	ldi	r25, 0x00	; 0
   230ca:	fc 01       	movw	r30, r24
   230cc:	80 81       	ld	r24, Z
   230ce:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   230d0:	f8 94       	cli
	return flags;
   230d2:	89 81       	ldd	r24, Y+1	; 0x01
}
   230d4:	0f 90       	pop	r0
   230d6:	df 91       	pop	r29
   230d8:	cf 91       	pop	r28
   230da:	08 95       	ret

000230dc <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   230dc:	cf 93       	push	r28
   230de:	df 93       	push	r29
   230e0:	1f 92       	push	r1
   230e2:	cd b7       	in	r28, 0x3d	; 61
   230e4:	de b7       	in	r29, 0x3e	; 62
   230e6:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   230e8:	8f e3       	ldi	r24, 0x3F	; 63
   230ea:	90 e0       	ldi	r25, 0x00	; 0
   230ec:	29 81       	ldd	r18, Y+1	; 0x01
   230ee:	fc 01       	movw	r30, r24
   230f0:	20 83       	st	Z, r18
}
   230f2:	00 00       	nop
   230f4:	0f 90       	pop	r0
   230f6:	df 91       	pop	r29
   230f8:	cf 91       	pop	r28
   230fa:	08 95       	ret

000230fc <osc_enable_internal>:
 * \brief Enable internal oscillator \a id
 *
 * Do not call this function directly. Use osc_enable() instead.
 */
static inline void osc_enable_internal(uint8_t id)
{
   230fc:	cf 93       	push	r28
   230fe:	df 93       	push	r29
   23100:	1f 92       	push	r1
   23102:	1f 92       	push	r1
   23104:	cd b7       	in	r28, 0x3d	; 61
   23106:	de b7       	in	r29, 0x3e	; 62
   23108:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
   2310a:	d8 df       	rcall	.-80     	; 0x230bc <cpu_irq_save>
   2310c:	89 83       	std	Y+1, r24	; 0x01
	OSC.CTRL |= id;
   2310e:	80 e5       	ldi	r24, 0x50	; 80
   23110:	90 e0       	ldi	r25, 0x00	; 0
   23112:	20 e5       	ldi	r18, 0x50	; 80
   23114:	30 e0       	ldi	r19, 0x00	; 0
   23116:	f9 01       	movw	r30, r18
   23118:	30 81       	ld	r19, Z
   2311a:	2a 81       	ldd	r18, Y+2	; 0x02
   2311c:	23 2b       	or	r18, r19
   2311e:	fc 01       	movw	r30, r24
   23120:	20 83       	st	Z, r18
#if (XMEGA_E && CONFIG_SYSCLK_RC8MHZ_LPM)
	if(id == OSC_ID_RC8MHZ) {
		OSC.CTRL |= OSC_RC8MLPM_bm;
	}
#endif
	cpu_irq_restore(flags);
   23122:	89 81       	ldd	r24, Y+1	; 0x01
   23124:	db df       	rcall	.-74     	; 0x230dc <cpu_irq_restore>
}
   23126:	00 00       	nop
   23128:	0f 90       	pop	r0
   2312a:	0f 90       	pop	r0
   2312c:	df 91       	pop	r29
   2312e:	cf 91       	pop	r28
   23130:	08 95       	ret

00023132 <osc_enable_external>:
 * Do not call this function directly. Use osc_enable() instead. Also
 * note that this function is only available if the board actually has
 * an external oscillator crystal.
 */
static inline void osc_enable_external(uint8_t id)
{
   23132:	cf 93       	push	r28
   23134:	df 93       	push	r29
   23136:	1f 92       	push	r1
   23138:	1f 92       	push	r1
   2313a:	cd b7       	in	r28, 0x3d	; 61
   2313c:	de b7       	in	r29, 0x3e	; 62
   2313e:	8a 83       	std	Y+2, r24	; 0x02

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
   23140:	80 e5       	ldi	r24, 0x50	; 80
   23142:	90 e0       	ldi	r25, 0x00	; 0
   23144:	fc 01       	movw	r30, r24
   23146:	12 82       	std	Z+2, r1	; 0x02
#else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
   23148:	b9 df       	rcall	.-142    	; 0x230bc <cpu_irq_save>
   2314a:	89 83       	std	Y+1, r24	; 0x01
	OSC.CTRL |= id;
   2314c:	80 e5       	ldi	r24, 0x50	; 80
   2314e:	90 e0       	ldi	r25, 0x00	; 0
   23150:	20 e5       	ldi	r18, 0x50	; 80
   23152:	30 e0       	ldi	r19, 0x00	; 0
   23154:	f9 01       	movw	r30, r18
   23156:	30 81       	ld	r19, Z
   23158:	2a 81       	ldd	r18, Y+2	; 0x02
   2315a:	23 2b       	or	r18, r19
   2315c:	fc 01       	movw	r30, r24
   2315e:	20 83       	st	Z, r18
	cpu_irq_restore(flags);
   23160:	89 81       	ldd	r24, Y+1	; 0x01
   23162:	bc df       	rcall	.-136    	; 0x230dc <cpu_irq_restore>
}
   23164:	00 00       	nop
   23166:	0f 90       	pop	r0
   23168:	0f 90       	pop	r0
   2316a:	df 91       	pop	r29
   2316c:	cf 91       	pop	r28
   2316e:	08 95       	ret

00023170 <osc_disable>:
	Assert(false); // No external oscillator on the selected board
}
#endif

static inline void osc_disable(uint8_t id)
{
   23170:	cf 93       	push	r28
   23172:	df 93       	push	r29
   23174:	1f 92       	push	r1
   23176:	1f 92       	push	r1
   23178:	cd b7       	in	r28, 0x3d	; 61
   2317a:	de b7       	in	r29, 0x3e	; 62
   2317c:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
   2317e:	9e df       	rcall	.-196    	; 0x230bc <cpu_irq_save>
   23180:	89 83       	std	Y+1, r24	; 0x01
	OSC.CTRL &= ~id;
   23182:	80 e5       	ldi	r24, 0x50	; 80
   23184:	90 e0       	ldi	r25, 0x00	; 0
   23186:	20 e5       	ldi	r18, 0x50	; 80
   23188:	30 e0       	ldi	r19, 0x00	; 0
   2318a:	f9 01       	movw	r30, r18
   2318c:	20 81       	ld	r18, Z
   2318e:	32 2f       	mov	r19, r18
   23190:	2a 81       	ldd	r18, Y+2	; 0x02
   23192:	20 95       	com	r18
   23194:	23 23       	and	r18, r19
   23196:	fc 01       	movw	r30, r24
   23198:	20 83       	st	Z, r18
	cpu_irq_restore(flags);
   2319a:	89 81       	ldd	r24, Y+1	; 0x01
   2319c:	9f df       	rcall	.-194    	; 0x230dc <cpu_irq_restore>
}
   2319e:	00 00       	nop
   231a0:	0f 90       	pop	r0
   231a2:	0f 90       	pop	r0
   231a4:	df 91       	pop	r29
   231a6:	cf 91       	pop	r28
   231a8:	08 95       	ret

000231aa <osc_enable>:

static inline void osc_enable(uint8_t id)
{
   231aa:	cf 93       	push	r28
   231ac:	df 93       	push	r29
   231ae:	1f 92       	push	r1
   231b0:	cd b7       	in	r28, 0x3d	; 61
   231b2:	de b7       	in	r29, 0x3e	; 62
   231b4:	89 83       	std	Y+1, r24	; 0x01
	if (id != OSC_ID_XOSC) {
   231b6:	89 81       	ldd	r24, Y+1	; 0x01
   231b8:	88 30       	cpi	r24, 0x08	; 8
   231ba:	19 f0       	breq	.+6      	; 0x231c2 <osc_enable+0x18>
		osc_enable_internal(id);
   231bc:	89 81       	ldd	r24, Y+1	; 0x01
   231be:	9e df       	rcall	.-196    	; 0x230fc <osc_enable_internal>
	} else {
		osc_enable_external(id);
	}
}
   231c0:	02 c0       	rjmp	.+4      	; 0x231c6 <osc_enable+0x1c>
static inline void osc_enable(uint8_t id)
{
	if (id != OSC_ID_XOSC) {
		osc_enable_internal(id);
	} else {
		osc_enable_external(id);
   231c2:	89 81       	ldd	r24, Y+1	; 0x01
   231c4:	b6 df       	rcall	.-148    	; 0x23132 <osc_enable_external>
	}
}
   231c6:	00 00       	nop
   231c8:	0f 90       	pop	r0
   231ca:	df 91       	pop	r29
   231cc:	cf 91       	pop	r28
   231ce:	08 95       	ret

000231d0 <osc_is_ready>:

static inline bool osc_is_ready(uint8_t id)
{
   231d0:	cf 93       	push	r28
   231d2:	df 93       	push	r29
   231d4:	1f 92       	push	r1
   231d6:	cd b7       	in	r28, 0x3d	; 61
   231d8:	de b7       	in	r29, 0x3e	; 62
   231da:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
   231dc:	80 e5       	ldi	r24, 0x50	; 80
   231de:	90 e0       	ldi	r25, 0x00	; 0
   231e0:	fc 01       	movw	r30, r24
   231e2:	91 81       	ldd	r25, Z+1	; 0x01
   231e4:	89 81       	ldd	r24, Y+1	; 0x01
   231e6:	98 23       	and	r25, r24
   231e8:	81 e0       	ldi	r24, 0x01	; 1
   231ea:	99 23       	and	r25, r25
   231ec:	09 f4       	brne	.+2      	; 0x231f0 <osc_is_ready+0x20>
   231ee:	80 e0       	ldi	r24, 0x00	; 0
}
   231f0:	0f 90       	pop	r0
   231f2:	df 91       	pop	r29
   231f4:	cf 91       	pop	r28
   231f6:	08 95       	ret

000231f8 <osc_enable_autocalibration>:
 * \arg \c OSC_ID_RC32KHZ or \c OSC_ID_XOSC for internal or external 32 kHz
 * reference, respectively.
 * \arg \c OSC_ID_USBSOF for 32 MHz only when USB is available and running.
 */
static inline void osc_enable_autocalibration(uint8_t id, uint8_t ref_id)
{
   231f8:	cf 93       	push	r28
   231fa:	df 93       	push	r29
   231fc:	00 d0       	rcall	.+0      	; 0x231fe <osc_enable_autocalibration+0x6>
   231fe:	cd b7       	in	r28, 0x3d	; 61
   23200:	de b7       	in	r29, 0x3e	; 62
   23202:	8a 83       	std	Y+2, r24	; 0x02
   23204:	6b 83       	std	Y+3, r22	; 0x03
	irqflags_t flags;

	flags = cpu_irq_save();
   23206:	5a df       	rcall	.-332    	; 0x230bc <cpu_irq_save>
   23208:	89 83       	std	Y+1, r24	; 0x01
	switch (id) {
   2320a:	8a 81       	ldd	r24, Y+2	; 0x02
   2320c:	88 2f       	mov	r24, r24
   2320e:	90 e0       	ldi	r25, 0x00	; 0
   23210:	81 30       	cpi	r24, 0x01	; 1
   23212:	91 05       	cpc	r25, r1
   23214:	19 f0       	breq	.+6      	; 0x2321c <osc_enable_autocalibration+0x24>
   23216:	02 97       	sbiw	r24, 0x02	; 2
   23218:	19 f1       	breq	.+70     	; 0x23260 <osc_enable_autocalibration+0x68>
		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
		break;

	default:
		Assert(false);
		break;
   2321a:	66 c0       	rjmp	.+204    	; 0x232e8 <osc_enable_autocalibration+0xf0>
	flags = cpu_irq_save();
	switch (id) {
	case OSC_ID_RC2MHZ:
#if !XMEGA_E
		Assert((ref_id == OSC_ID_RC32KHZ) || (ref_id == OSC_ID_XOSC));
		if (ref_id == OSC_ID_XOSC) {
   2321c:	8b 81       	ldd	r24, Y+3	; 0x03
   2321e:	88 30       	cpi	r24, 0x08	; 8
   23220:	61 f4       	brne	.+24     	; 0x2323a <osc_enable_autocalibration+0x42>
			osc_enable(OSC_ID_RC32KHZ);
   23222:	84 e0       	ldi	r24, 0x04	; 4
   23224:	c2 df       	rcall	.-124    	; 0x231aa <osc_enable>
			OSC.DFLLCTRL |= OSC_RC2MCREF_bm;
   23226:	80 e5       	ldi	r24, 0x50	; 80
   23228:	90 e0       	ldi	r25, 0x00	; 0
   2322a:	20 e5       	ldi	r18, 0x50	; 80
   2322c:	30 e0       	ldi	r19, 0x00	; 0
   2322e:	f9 01       	movw	r30, r18
   23230:	26 81       	ldd	r18, Z+6	; 0x06
   23232:	21 60       	ori	r18, 0x01	; 1
   23234:	fc 01       	movw	r30, r24
   23236:	26 83       	std	Z+6, r18	; 0x06
   23238:	09 c0       	rjmp	.+18     	; 0x2324c <osc_enable_autocalibration+0x54>
		} else {
			OSC.DFLLCTRL &= ~(OSC_RC2MCREF_bm);
   2323a:	80 e5       	ldi	r24, 0x50	; 80
   2323c:	90 e0       	ldi	r25, 0x00	; 0
   2323e:	20 e5       	ldi	r18, 0x50	; 80
   23240:	30 e0       	ldi	r19, 0x00	; 0
   23242:	f9 01       	movw	r30, r18
   23244:	26 81       	ldd	r18, Z+6	; 0x06
   23246:	2e 7f       	andi	r18, 0xFE	; 254
   23248:	fc 01       	movw	r30, r24
   2324a:	26 83       	std	Z+6, r18	; 0x06
		}
		DFLLRC2M.CTRL |= DFLL_ENABLE_bm;
   2324c:	88 e6       	ldi	r24, 0x68	; 104
   2324e:	90 e0       	ldi	r25, 0x00	; 0
   23250:	28 e6       	ldi	r18, 0x68	; 104
   23252:	30 e0       	ldi	r19, 0x00	; 0
   23254:	f9 01       	movw	r30, r18
   23256:	20 81       	ld	r18, Z
   23258:	21 60       	ori	r18, 0x01	; 1
   2325a:	fc 01       	movw	r30, r24
   2325c:	20 83       	st	Z, r18
#endif
		break;
   2325e:	44 c0       	rjmp	.+136    	; 0x232e8 <osc_enable_autocalibration+0xf0>
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
   23260:	80 e5       	ldi	r24, 0x50	; 80
   23262:	90 e0       	ldi	r25, 0x00	; 0
   23264:	20 e5       	ldi	r18, 0x50	; 80
   23266:	30 e0       	ldi	r19, 0x00	; 0
   23268:	f9 01       	movw	r30, r18
   2326a:	26 81       	ldd	r18, Z+6	; 0x06
   2326c:	29 7f       	andi	r18, 0xF9	; 249
   2326e:	fc 01       	movw	r30, r24
   23270:	26 83       	std	Z+6, r18	; 0x06

		if (ref_id == OSC_ID_XOSC) {
   23272:	8b 81       	ldd	r24, Y+3	; 0x03
   23274:	88 30       	cpi	r24, 0x08	; 8
			osc_enable(OSC_ID_RC32KHZ);
   23276:	61 f4       	brne	.+24     	; 0x23290 <osc_enable_autocalibration+0x98>
   23278:	84 e0       	ldi	r24, 0x04	; 4
   2327a:	97 df       	rcall	.-210    	; 0x231aa <osc_enable>
			OSC.DFLLCTRL |= OSC_RC32MCREF_XOSC32K_gc;
   2327c:	80 e5       	ldi	r24, 0x50	; 80
   2327e:	90 e0       	ldi	r25, 0x00	; 0
   23280:	20 e5       	ldi	r18, 0x50	; 80
   23282:	30 e0       	ldi	r19, 0x00	; 0
   23284:	f9 01       	movw	r30, r18
   23286:	26 81       	ldd	r18, Z+6	; 0x06
   23288:	22 60       	ori	r18, 0x02	; 2
   2328a:	fc 01       	movw	r30, r24
   2328c:	26 83       	std	Z+6, r18	; 0x06
   2328e:	22 c0       	rjmp	.+68     	; 0x232d4 <osc_enable_autocalibration+0xdc>
		}
		else if (ref_id == OSC_ID_RC32KHZ) {
   23290:	8b 81       	ldd	r24, Y+3	; 0x03
   23292:	84 30       	cpi	r24, 0x04	; 4
   23294:	49 f4       	brne	.+18     	; 0x232a8 <osc_enable_autocalibration+0xb0>
			OSC.DFLLCTRL |= OSC_RC32MCREF_RC32K_gc;
   23296:	80 e5       	ldi	r24, 0x50	; 80
   23298:	90 e0       	ldi	r25, 0x00	; 0
   2329a:	20 e5       	ldi	r18, 0x50	; 80
   2329c:	30 e0       	ldi	r19, 0x00	; 0
   2329e:	f9 01       	movw	r30, r18
   232a0:	26 81       	ldd	r18, Z+6	; 0x06
   232a2:	fc 01       	movw	r30, r24
   232a4:	26 83       	std	Z+6, r18	; 0x06
   232a6:	16 c0       	rjmp	.+44     	; 0x232d4 <osc_enable_autocalibration+0xdc>
		}
# if !XMEGA_E
		else if (ref_id == OSC_ID_USBSOF) {
   232a8:	8b 81       	ldd	r24, Y+3	; 0x03
   232aa:	8f 3f       	cpi	r24, 0xFF	; 255
   232ac:	99 f4       	brne	.+38     	; 0x232d4 <osc_enable_autocalibration+0xdc>
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
   232ae:	80 e6       	ldi	r24, 0x60	; 96
   232b0:	90 e0       	ldi	r25, 0x00	; 0
   232b2:	20 e8       	ldi	r18, 0x80	; 128
   232b4:	fc 01       	movw	r30, r24
   232b6:	25 83       	std	Z+5, r18	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
   232b8:	80 e6       	ldi	r24, 0x60	; 96
   232ba:	90 e0       	ldi	r25, 0x00	; 0
   232bc:	2b eb       	ldi	r18, 0xBB	; 187
   232be:	fc 01       	movw	r30, r24
   232c0:	26 83       	std	Z+6, r18	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
   232c2:	80 e5       	ldi	r24, 0x50	; 80
   232c4:	90 e0       	ldi	r25, 0x00	; 0
   232c6:	20 e5       	ldi	r18, 0x50	; 80
   232c8:	30 e0       	ldi	r19, 0x00	; 0
   232ca:	f9 01       	movw	r30, r18
   232cc:	26 81       	ldd	r18, Z+6	; 0x06
   232ce:	24 60       	ori	r18, 0x04	; 4
   232d0:	fc 01       	movw	r30, r24
   232d2:	26 83       	std	Z+6, r18	; 0x06
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
   232d4:	80 e6       	ldi	r24, 0x60	; 96
   232d6:	90 e0       	ldi	r25, 0x00	; 0
   232d8:	20 e6       	ldi	r18, 0x60	; 96
   232da:	30 e0       	ldi	r19, 0x00	; 0
   232dc:	f9 01       	movw	r30, r18
   232de:	20 81       	ld	r18, Z
   232e0:	21 60       	ori	r18, 0x01	; 1
   232e2:	fc 01       	movw	r30, r24
		break;
   232e4:	20 83       	st	Z, r18

	default:
		Assert(false);
		break;
	}
	cpu_irq_restore(flags);
   232e6:	00 00       	nop
   232e8:	89 81       	ldd	r24, Y+1	; 0x01
   232ea:	f8 de       	rcall	.-528    	; 0x230dc <cpu_irq_restore>
}
   232ec:	00 00       	nop
   232ee:	23 96       	adiw	r28, 0x03	; 3
   232f0:	cd bf       	out	0x3d, r28	; 61
   232f2:	de bf       	out	0x3e, r29	; 62
   232f4:	df 91       	pop	r29
   232f6:	cf 91       	pop	r28
   232f8:	08 95       	ret

000232fa <osc_user_calibration>:
 * \arg \c OSC_ID_RC2MHZ or \c OSC_ID_RC32MHZ.
 * \param calib The specific calibration value required:
 *
 */
static inline void osc_user_calibration(uint8_t id, uint16_t calib)
{
   232fa:	cf 93       	push	r28
   232fc:	df 93       	push	r29
   232fe:	00 d0       	rcall	.+0      	; 0x23300 <osc_user_calibration+0x6>
   23300:	cd b7       	in	r28, 0x3d	; 61
   23302:	de b7       	in	r29, 0x3e	; 62
   23304:	89 83       	std	Y+1, r24	; 0x01
   23306:	6a 83       	std	Y+2, r22	; 0x02
   23308:	7b 83       	std	Y+3, r23	; 0x03
	switch (id) {
   2330a:	89 81       	ldd	r24, Y+1	; 0x01
   2330c:	88 2f       	mov	r24, r24
   2330e:	90 e0       	ldi	r25, 0x00	; 0
   23310:	81 30       	cpi	r24, 0x01	; 1
   23312:	91 05       	cpc	r25, r1
   23314:	19 f0       	breq	.+6      	; 0x2331c <osc_user_calibration+0x22>
   23316:	02 97       	sbiw	r24, 0x02	; 2
   23318:	81 f0       	breq	.+32     	; 0x2333a <osc_user_calibration+0x40>
		break;
#endif

	default:
		Assert(false);
		break;
   2331a:	1e c0       	rjmp	.+60     	; 0x23358 <osc_user_calibration+0x5e>
static inline void osc_user_calibration(uint8_t id, uint16_t calib)
{
	switch (id) {
	case OSC_ID_RC2MHZ:
#if !XMEGA_E
		DFLLRC2M.CALA=LSB(calib);
   2331c:	88 e6       	ldi	r24, 0x68	; 104
   2331e:	90 e0       	ldi	r25, 0x00	; 0
   23320:	9e 01       	movw	r18, r28
   23322:	2e 5f       	subi	r18, 0xFE	; 254
   23324:	3f 4f       	sbci	r19, 0xFF	; 255
   23326:	f9 01       	movw	r30, r18
   23328:	20 81       	ld	r18, Z
   2332a:	fc 01       	movw	r30, r24
   2332c:	22 83       	std	Z+2, r18	; 0x02
		DFLLRC2M.CALB=MSB(calib);
   2332e:	88 e6       	ldi	r24, 0x68	; 104
   23330:	90 e0       	ldi	r25, 0x00	; 0
   23332:	2b 81       	ldd	r18, Y+3	; 0x03
   23334:	fc 01       	movw	r30, r24
   23336:	23 83       	std	Z+3, r18	; 0x03
#endif
		break;
   23338:	0f c0       	rjmp	.+30     	; 0x23358 <osc_user_calibration+0x5e>

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
   2333a:	80 e6       	ldi	r24, 0x60	; 96
   2333c:	90 e0       	ldi	r25, 0x00	; 0
   2333e:	9e 01       	movw	r18, r28
   23340:	2e 5f       	subi	r18, 0xFE	; 254
   23342:	3f 4f       	sbci	r19, 0xFF	; 255
   23344:	f9 01       	movw	r30, r18
   23346:	20 81       	ld	r18, Z
   23348:	fc 01       	movw	r30, r24
   2334a:	22 83       	std	Z+2, r18	; 0x02
		DFLLRC32M.CALB=MSB(calib);
   2334c:	80 e6       	ldi	r24, 0x60	; 96
   2334e:	90 e0       	ldi	r25, 0x00	; 0
   23350:	2b 81       	ldd	r18, Y+3	; 0x03
   23352:	fc 01       	movw	r30, r24
   23354:	23 83       	std	Z+3, r18	; 0x03
		break;
   23356:	00 00       	nop

	default:
		Assert(false);
		break;
	}
}
   23358:	00 00       	nop
   2335a:	23 96       	adiw	r28, 0x03	; 3
   2335c:	cd bf       	out	0x3d, r28	; 61
   2335e:	de bf       	out	0x3e, r29	; 62
   23360:	df 91       	pop	r29
   23362:	cf 91       	pop	r28
   23364:	08 95       	ret

00023366 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   23366:	cf 93       	push	r28
   23368:	df 93       	push	r29
   2336a:	1f 92       	push	r1
   2336c:	cd b7       	in	r28, 0x3d	; 61
   2336e:	de b7       	in	r29, 0x3e	; 62
   23370:	89 83       	std	Y+1, r24	; 0x01
	while (!osc_is_ready(id)) {
   23372:	00 00       	nop
   23374:	89 81       	ldd	r24, Y+1	; 0x01
   23376:	2c df       	rcall	.-424    	; 0x231d0 <osc_is_ready>
   23378:	98 2f       	mov	r25, r24
   2337a:	81 e0       	ldi	r24, 0x01	; 1
   2337c:	89 27       	eor	r24, r25
   2337e:	88 23       	and	r24, r24
   23380:	c9 f7       	brne	.-14     	; 0x23374 <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
   23382:	00 00       	nop
   23384:	0f 90       	pop	r0
   23386:	df 91       	pop	r29
   23388:	cf 91       	pop	r28
   2338a:	08 95       	ret

0002338c <pll_config_init>:
 *   - If \a src is PLL_SRC_32MHZ, \a div must be set to 4.
 *   - Otherwise, \a div must be set to 1.
 */
static inline void pll_config_init(struct pll_config *cfg, enum pll_source src,
		unsigned int div, unsigned int mul)
{
   2338c:	cf 93       	push	r28
   2338e:	df 93       	push	r29
   23390:	cd b7       	in	r28, 0x3d	; 61
   23392:	de b7       	in	r29, 0x3e	; 62
   23394:	27 97       	sbiw	r28, 0x07	; 7
   23396:	cd bf       	out	0x3d, r28	; 61
   23398:	de bf       	out	0x3e, r29	; 62
   2339a:	89 83       	std	Y+1, r24	; 0x01
   2339c:	9a 83       	std	Y+2, r25	; 0x02
   2339e:	6b 83       	std	Y+3, r22	; 0x03
   233a0:	4c 83       	std	Y+4, r20	; 0x04
   233a2:	5d 83       	std	Y+5, r21	; 0x05
   233a4:	2e 83       	std	Y+6, r18	; 0x06
   233a6:	3f 83       	std	Y+7, r19	; 0x07
	} else {
		Assert(div == 1);
	}

	/* Initialize the configuration */
	cfg->ctrl = src | (mul << OSC_PLLFAC_gp);
   233a8:	9e 81       	ldd	r25, Y+6	; 0x06
   233aa:	8b 81       	ldd	r24, Y+3	; 0x03
   233ac:	29 2f       	mov	r18, r25
   233ae:	28 2b       	or	r18, r24
   233b0:	89 81       	ldd	r24, Y+1	; 0x01
   233b2:	9a 81       	ldd	r25, Y+2	; 0x02
   233b4:	fc 01       	movw	r30, r24
   233b6:	20 83       	st	Z, r18
}
   233b8:	00 00       	nop
   233ba:	27 96       	adiw	r28, 0x07	; 7
   233bc:	cd bf       	out	0x3d, r28	; 61
   233be:	de bf       	out	0x3e, r29	; 62
   233c0:	df 91       	pop	r29
   233c2:	cf 91       	pop	r28
   233c4:	08 95       	ret

000233c6 <pll_config_write>:
	cfg->ctrl = OSC.PLLCTRL;
}

static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
   233c6:	cf 93       	push	r28
   233c8:	df 93       	push	r29
   233ca:	00 d0       	rcall	.+0      	; 0x233cc <pll_config_write+0x6>
   233cc:	1f 92       	push	r1
   233ce:	cd b7       	in	r28, 0x3d	; 61
   233d0:	de b7       	in	r29, 0x3e	; 62
   233d2:	89 83       	std	Y+1, r24	; 0x01
   233d4:	9a 83       	std	Y+2, r25	; 0x02
   233d6:	6b 83       	std	Y+3, r22	; 0x03
   233d8:	7c 83       	std	Y+4, r23	; 0x04
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
   233da:	80 e5       	ldi	r24, 0x50	; 80
   233dc:	90 e0       	ldi	r25, 0x00	; 0
   233de:	29 81       	ldd	r18, Y+1	; 0x01
   233e0:	3a 81       	ldd	r19, Y+2	; 0x02
   233e2:	f9 01       	movw	r30, r18
   233e4:	20 81       	ld	r18, Z
   233e6:	fc 01       	movw	r30, r24
   233e8:	25 83       	std	Z+5, r18	; 0x05
}
   233ea:	00 00       	nop
   233ec:	24 96       	adiw	r28, 0x04	; 4
   233ee:	cd bf       	out	0x3d, r28	; 61
   233f0:	de bf       	out	0x3e, r29	; 62
   233f2:	df 91       	pop	r29
   233f4:	cf 91       	pop	r28
   233f6:	08 95       	ret

000233f8 <pll_enable>:
 * \ref sysclk_init() is used, the user must ensure that the desired reference
 * is enabled prior to calling this function.
 */
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
   233f8:	cf 93       	push	r28
   233fa:	df 93       	push	r29
   233fc:	cd b7       	in	r28, 0x3d	; 61
   233fe:	de b7       	in	r29, 0x3e	; 62
   23400:	25 97       	sbiw	r28, 0x05	; 5
   23402:	cd bf       	out	0x3d, r28	; 61
   23404:	de bf       	out	0x3e, r29	; 62
   23406:	8a 83       	std	Y+2, r24	; 0x02
   23408:	9b 83       	std	Y+3, r25	; 0x03
   2340a:	6c 83       	std	Y+4, r22	; 0x04
   2340c:	7d 83       	std	Y+5, r23	; 0x05
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
   2340e:	56 de       	rcall	.-852    	; 0x230bc <cpu_irq_save>
   23410:	89 83       	std	Y+1, r24	; 0x01
	pll_config_write(cfg, pll_id);
   23412:	2c 81       	ldd	r18, Y+4	; 0x04
   23414:	3d 81       	ldd	r19, Y+5	; 0x05
   23416:	8a 81       	ldd	r24, Y+2	; 0x02
   23418:	9b 81       	ldd	r25, Y+3	; 0x03
   2341a:	b9 01       	movw	r22, r18
   2341c:	d4 df       	rcall	.-88     	; 0x233c6 <pll_config_write>
	OSC.CTRL |= OSC_PLLEN_bm;
   2341e:	80 e5       	ldi	r24, 0x50	; 80
   23420:	90 e0       	ldi	r25, 0x00	; 0
   23422:	20 e5       	ldi	r18, 0x50	; 80
   23424:	30 e0       	ldi	r19, 0x00	; 0
   23426:	f9 01       	movw	r30, r18
   23428:	20 81       	ld	r18, Z
   2342a:	20 61       	ori	r18, 0x10	; 16
   2342c:	fc 01       	movw	r30, r24
	cpu_irq_restore(flags);
   2342e:	20 83       	st	Z, r18
   23430:	89 81       	ldd	r24, Y+1	; 0x01
   23432:	54 de       	rcall	.-856    	; 0x230dc <cpu_irq_restore>
}
   23434:	00 00       	nop
   23436:	25 96       	adiw	r28, 0x05	; 5
   23438:	cd bf       	out	0x3d, r28	; 61
   2343a:	de bf       	out	0x3e, r29	; 62
   2343c:	df 91       	pop	r29
   2343e:	cf 91       	pop	r28
   23440:	08 95       	ret

00023442 <pll_is_locked>:
	OSC.CTRL &= ~OSC_PLLEN_bm;
	cpu_irq_restore(flags);
}

static inline bool pll_is_locked(unsigned int pll_id)
{
   23442:	cf 93       	push	r28
   23444:	df 93       	push	r29
   23446:	1f 92       	push	r1
   23448:	1f 92       	push	r1
   2344a:	cd b7       	in	r28, 0x3d	; 61
   2344c:	de b7       	in	r29, 0x3e	; 62
   2344e:	89 83       	std	Y+1, r24	; 0x01
   23450:	9a 83       	std	Y+2, r25	; 0x02
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
   23452:	80 e5       	ldi	r24, 0x50	; 80
   23454:	90 e0       	ldi	r25, 0x00	; 0
   23456:	fc 01       	movw	r30, r24
   23458:	81 81       	ldd	r24, Z+1	; 0x01
   2345a:	88 2f       	mov	r24, r24
   2345c:	90 e0       	ldi	r25, 0x00	; 0
   2345e:	80 71       	andi	r24, 0x10	; 16
   23460:	99 27       	eor	r25, r25
   23462:	21 e0       	ldi	r18, 0x01	; 1
   23464:	89 2b       	or	r24, r25
   23466:	09 f4       	brne	.+2      	; 0x2346a <pll_is_locked+0x28>
   23468:	20 e0       	ldi	r18, 0x00	; 0
   2346a:	82 2f       	mov	r24, r18
}
   2346c:	0f 90       	pop	r0
   2346e:	0f 90       	pop	r0
   23470:	df 91       	pop	r29
   23472:	cf 91       	pop	r28
   23474:	08 95       	ret

00023476 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source src)
{
   23476:	cf 93       	push	r28
   23478:	df 93       	push	r29
   2347a:	1f 92       	push	r1
   2347c:	cd b7       	in	r28, 0x3d	; 61
   2347e:	de b7       	in	r29, 0x3e	; 62
   23480:	89 83       	std	Y+1, r24	; 0x01
	switch (src) {
   23482:	89 81       	ldd	r24, Y+1	; 0x01
   23484:	88 2f       	mov	r24, r24
   23486:	90 e0       	ldi	r25, 0x00	; 0
   23488:	80 38       	cpi	r24, 0x80	; 128
   2348a:	91 05       	cpc	r25, r1
   2348c:	31 f0       	breq	.+12     	; 0x2349a <pll_enable_source+0x24>
   2348e:	80 3c       	cpi	r24, 0xC0	; 192
   23490:	91 05       	cpc	r25, r1
   23492:	91 f0       	breq	.+36     	; 0x234b8 <pll_enable_source+0x42>
   23494:	89 2b       	or	r24, r25
   23496:	e1 f0       	breq	.+56     	; 0x234d0 <pll_enable_source+0x5a>
			osc_wait_ready(OSC_ID_XOSC);
		}
		break;
	default:
		Assert(false);
		break;
   23498:	20 c0       	rjmp	.+64     	; 0x234da <pll_enable_source+0x64>
	switch (src) {
	case PLL_SRC_RC2MHZ:
		break;

	case PLL_SRC_RC32MHZ:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
   2349a:	82 e0       	ldi	r24, 0x02	; 2
   2349c:	99 de       	rcall	.-718    	; 0x231d0 <osc_is_ready>
   2349e:	98 2f       	mov	r25, r24
   234a0:	81 e0       	ldi	r24, 0x01	; 1
   234a2:	89 27       	eor	r24, r25
   234a4:	88 23       	and	r24, r24
   234a6:	b1 f0       	breq	.+44     	; 0x234d4 <pll_enable_source+0x5e>
			osc_enable(OSC_ID_RC32MHZ);
   234a8:	82 e0       	ldi	r24, 0x02	; 2
   234aa:	7f de       	rcall	.-770    	; 0x231aa <osc_enable>
			osc_wait_ready(OSC_ID_RC32MHZ);
   234ac:	82 e0       	ldi	r24, 0x02	; 2
   234ae:	5b df       	rcall	.-330    	; 0x23366 <osc_wait_ready>
			if (CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
					!= OSC_ID_USBSOF) {
				osc_enable(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
				osc_wait_ready(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
   234b0:	6f ef       	ldi	r22, 0xFF	; 255
   234b2:	82 e0       	ldi	r24, 0x02	; 2
   234b4:	a1 de       	rcall	.-702    	; 0x231f8 <osc_enable_autocalibration>
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		break;
   234b6:	0e c0       	rjmp	.+28     	; 0x234d4 <pll_enable_source+0x5e>

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
   234b8:	88 e0       	ldi	r24, 0x08	; 8
   234ba:	8a de       	rcall	.-748    	; 0x231d0 <osc_is_ready>
   234bc:	98 2f       	mov	r25, r24
   234be:	81 e0       	ldi	r24, 0x01	; 1
   234c0:	89 27       	eor	r24, r25
   234c2:	88 23       	and	r24, r24
			osc_enable(OSC_ID_XOSC);
   234c4:	49 f0       	breq	.+18     	; 0x234d8 <pll_enable_source+0x62>
   234c6:	88 e0       	ldi	r24, 0x08	; 8
   234c8:	70 de       	rcall	.-800    	; 0x231aa <osc_enable>
			osc_wait_ready(OSC_ID_XOSC);
   234ca:	88 e0       	ldi	r24, 0x08	; 8
   234cc:	4c df       	rcall	.-360    	; 0x23366 <osc_wait_ready>
   234ce:	04 c0       	rjmp	.+8      	; 0x234d8 <pll_enable_source+0x62>
		}
		break;
   234d0:	00 00       	nop

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_RC2MHZ:
		break;
   234d2:	03 c0       	rjmp	.+6      	; 0x234da <pll_enable_source+0x64>
   234d4:	00 00       	nop
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		break;
   234d6:	01 c0       	rjmp	.+2      	; 0x234da <pll_enable_source+0x64>
   234d8:	00 00       	nop
	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
			osc_enable(OSC_ID_XOSC);
			osc_wait_ready(OSC_ID_XOSC);
		}
		break;
   234da:	00 00       	nop
	default:
		Assert(false);
		break;
	}
}
   234dc:	0f 90       	pop	r0
   234de:	df 91       	pop	r29
   234e0:	cf 91       	pop	r28
   234e2:	08 95       	ret

000234e4 <pll_enable_config_defaults>:
   234e4:	cf 93       	push	r28

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
   234e6:	df 93       	push	r29
   234e8:	00 d0       	rcall	.+0      	; 0x234ea <pll_enable_config_defaults+0x6>
   234ea:	cd b7       	in	r28, 0x3d	; 61
   234ec:	de b7       	in	r29, 0x3e	; 62
   234ee:	8a 83       	std	Y+2, r24	; 0x02
   234f0:	9b 83       	std	Y+3, r25	; 0x03
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
   234f2:	8a 81       	ldd	r24, Y+2	; 0x02
   234f4:	9b 81       	ldd	r25, Y+3	; 0x03
   234f6:	a5 df       	rcall	.-182    	; 0x23442 <pll_is_locked>
   234f8:	88 23       	and	r24, r24
   234fa:	01 f5       	brne	.+64     	; 0x2353c <pll_enable_config_defaults+0x58>
		return; // Pll already running
	}
	switch (pll_id) {
   234fc:	8a 81       	ldd	r24, Y+2	; 0x02
   234fe:	9b 81       	ldd	r25, Y+3	; 0x03
   23500:	89 2b       	or	r24, r25
   23502:	09 f0       	breq	.+2      	; 0x23506 <pll_enable_config_defaults+0x22>
				CONFIG_PLL0_MUL);
		break;
#endif
	default:
		Assert(false);
		break;
   23504:	0b c0       	rjmp	.+22     	; 0x2351c <pll_enable_config_defaults+0x38>
		return; // Pll already running
	}
	switch (pll_id) {
#ifdef CONFIG_PLL0_SOURCE
	case 0:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   23506:	80 ec       	ldi	r24, 0xC0	; 192
   23508:	b6 df       	rcall	.-148    	; 0x23476 <pll_enable_source>
		pll_config_init(&pllcfg,
   2350a:	23 e0       	ldi	r18, 0x03	; 3
   2350c:	30 e0       	ldi	r19, 0x00	; 0
   2350e:	41 e0       	ldi	r20, 0x01	; 1
   23510:	50 e0       	ldi	r21, 0x00	; 0
   23512:	60 ec       	ldi	r22, 0xC0	; 192
   23514:	ce 01       	movw	r24, r28
   23516:	01 96       	adiw	r24, 0x01	; 1
   23518:	39 df       	rcall	.-398    	; 0x2338c <pll_config_init>
				CONFIG_PLL0_SOURCE,
				CONFIG_PLL0_DIV,
				CONFIG_PLL0_MUL);
		break;
   2351a:	00 00       	nop
#endif
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
   2351c:	8a 81       	ldd	r24, Y+2	; 0x02
   2351e:	9b 81       	ldd	r25, Y+3	; 0x03
   23520:	bc 01       	movw	r22, r24
   23522:	ce 01       	movw	r24, r28
   23524:	01 96       	adiw	r24, 0x01	; 1
   23526:	68 df       	rcall	.-304    	; 0x233f8 <pll_enable>
	while (!pll_is_locked(pll_id));
   23528:	00 00       	nop
   2352a:	8a 81       	ldd	r24, Y+2	; 0x02
   2352c:	9b 81       	ldd	r25, Y+3	; 0x03
   2352e:	89 df       	rcall	.-238    	; 0x23442 <pll_is_locked>
   23530:	98 2f       	mov	r25, r24
   23532:	81 e0       	ldi	r24, 0x01	; 1
   23534:	89 27       	eor	r24, r25
   23536:	88 23       	and	r24, r24
   23538:	c1 f7       	brne	.-16     	; 0x2352a <pll_enable_config_defaults+0x46>
   2353a:	01 c0       	rjmp	.+2      	; 0x2353e <pll_enable_config_defaults+0x5a>
   2353c:	00 00       	nop
static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
		return; // Pll already running
   2353e:	23 96       	adiw	r28, 0x03	; 3
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
}
   23540:	cd bf       	out	0x3d, r28	; 61
   23542:	de bf       	out	0x3e, r29	; 62
   23544:	df 91       	pop	r29
   23546:	cf 91       	pop	r28
   23548:	08 95       	ret

0002354a <sysclk_set_prescalers>:
   2354a:	cf 93       	push	r28
 * definitions). This determines the clkPER4 frequency.
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
   2354c:	df 93       	push	r29
   2354e:	1f 92       	push	r1
   23550:	1f 92       	push	r1
   23552:	cd b7       	in	r28, 0x3d	; 61
   23554:	de b7       	in	r29, 0x3e	; 62
   23556:	89 83       	std	Y+1, r24	; 0x01
   23558:	6a 83       	std	Y+2, r22	; 0x02
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
   2355a:	99 81       	ldd	r25, Y+1	; 0x01
   2355c:	8a 81       	ldd	r24, Y+2	; 0x02
   2355e:	89 2b       	or	r24, r25
   23560:	68 2f       	mov	r22, r24
   23562:	81 e4       	ldi	r24, 0x41	; 65
   23564:	90 e0       	ldi	r25, 0x00	; 0
   23566:	0f 94 fe 2f 	call	0x25ffc	; 0x25ffc <ccp_write_io>
}
   2356a:	00 00       	nop
   2356c:	0f 90       	pop	r0
   2356e:	0f 90       	pop	r0
   23570:	df 91       	pop	r29
   23572:	cf 91       	pop	r28
   23574:	08 95       	ret

00023576 <sysclk_rtcsrc_enable>:
 * \param id RTC clock source ID. Select from SYSCLK_RTCSRC_ULP,
 *           SYSCLK_RTCSRC_RCOSC, SYSCLK_RTCSRC_TOSC, SYSCLK_RTCSRC_RCOSC32,
 *           SYSCLK_RTCSRC_TOSC32 or SYSCLK_RTCSRC_EXTCLK
 */
static inline void sysclk_rtcsrc_enable(uint8_t id)
{
   23576:	cf 93       	push	r28
   23578:	df 93       	push	r29
   2357a:	1f 92       	push	r1
   2357c:	cd b7       	in	r28, 0x3d	; 61
   2357e:	de b7       	in	r29, 0x3e	; 62
   23580:	89 83       	std	Y+1, r24	; 0x01
	Assert((id & ~CLK_RTCSRC_gm) == 0);

	switch (id) {
   23582:	89 81       	ldd	r24, Y+1	; 0x01
   23584:	88 2f       	mov	r24, r24
   23586:	90 e0       	ldi	r25, 0x00	; 0
   23588:	8a 30       	cpi	r24, 0x0A	; 10
   2358a:	91 05       	cpc	r25, r1
   2358c:	a1 f0       	breq	.+40     	; 0x235b6 <sysclk_rtcsrc_enable+0x40>
   2358e:	8b 30       	cpi	r24, 0x0B	; 11
   23590:	91 05       	cpc	r25, r1
   23592:	34 f4       	brge	.+12     	; 0x235a0 <sysclk_rtcsrc_enable+0x2a>
   23594:	82 30       	cpi	r24, 0x02	; 2
   23596:	91 05       	cpc	r25, r1
   23598:	71 f0       	breq	.+28     	; 0x235b6 <sysclk_rtcsrc_enable+0x40>
   2359a:	04 97       	sbiw	r24, 0x04	; 4
   2359c:	39 f0       	breq	.+14     	; 0x235ac <sysclk_rtcsrc_enable+0x36>
   2359e:	10 c0       	rjmp	.+32     	; 0x235c0 <sysclk_rtcsrc_enable+0x4a>
   235a0:	8c 30       	cpi	r24, 0x0C	; 12
   235a2:	91 05       	cpc	r25, r1
   235a4:	19 f0       	breq	.+6      	; 0x235ac <sysclk_rtcsrc_enable+0x36>
   235a6:	0e 97       	sbiw	r24, 0x0e	; 14
   235a8:	31 f0       	breq	.+12     	; 0x235b6 <sysclk_rtcsrc_enable+0x40>
   235aa:	0a c0       	rjmp	.+20     	; 0x235c0 <sysclk_rtcsrc_enable+0x4a>
	case SYSCLK_RTCSRC_RCOSC:
#if !XMEGA_A && !XMEGA_D
	case SYSCLK_RTCSRC_RCOSC32:
#endif
		osc_enable(OSC_ID_RC32KHZ);
   235ac:	84 e0       	ldi	r24, 0x04	; 4
   235ae:	fd dd       	rcall	.-1030   	; 0x231aa <osc_enable>
		osc_wait_ready(OSC_ID_RC32KHZ);
   235b0:	84 e0       	ldi	r24, 0x04	; 4
   235b2:	d9 de       	rcall	.-590    	; 0x23366 <osc_wait_ready>
	case SYSCLK_RTCSRC_TOSC:
	case SYSCLK_RTCSRC_TOSC32:
#if !XMEGA_A && !XMEGA_D
	case SYSCLK_RTCSRC_EXTCLK:
#endif
		osc_enable(OSC_ID_XOSC);
   235b4:	05 c0       	rjmp	.+10     	; 0x235c0 <sysclk_rtcsrc_enable+0x4a>
   235b6:	88 e0       	ldi	r24, 0x08	; 8
		osc_wait_ready(OSC_ID_XOSC);
   235b8:	f8 dd       	rcall	.-1040   	; 0x231aa <osc_enable>
   235ba:	88 e0       	ldi	r24, 0x08	; 8
   235bc:	d4 de       	rcall	.-600    	; 0x23366 <osc_wait_ready>
		break;
   235be:	00 00       	nop
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
   235c0:	80 e4       	ldi	r24, 0x40	; 64
   235c2:	90 e0       	ldi	r25, 0x00	; 0
   235c4:	29 81       	ldd	r18, Y+1	; 0x01
   235c6:	21 60       	ori	r18, 0x01	; 1
   235c8:	fc 01       	movw	r30, r24
   235ca:	23 83       	std	Z+3, r18	; 0x03
}
   235cc:	00 00       	nop
   235ce:	0f 90       	pop	r0
   235d0:	df 91       	pop	r29
   235d2:	cf 91       	pop	r28
   235d4:	08 95       	ret

000235d6 <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   235d6:	cf 93       	push	r28
   235d8:	df 93       	push	r29
   235da:	1f 92       	push	r1
   235dc:	cd b7       	in	r28, 0x3d	; 61
   235de:	de b7       	in	r29, 0x3e	; 62
   235e0:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   235e2:	89 81       	ldd	r24, Y+1	; 0x01
   235e4:	88 2f       	mov	r24, r24
   235e6:	90 e0       	ldi	r25, 0x00	; 0
   235e8:	bc 01       	movw	r22, r24
   235ea:	82 e0       	ldi	r24, 0x02	; 2
   235ec:	0f 94 f4 2f 	call	0x25fe8	; 0x25fe8 <nvm_read_byte>
}
   235f0:	0f 90       	pop	r0
   235f2:	df 91       	pop	r29
   235f4:	cf 91       	pop	r28
   235f6:	08 95       	ret

000235f8 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
   235f8:	0f 93       	push	r16
   235fa:	1f 93       	push	r17
   235fc:	cf 93       	push	r28
   235fe:	df 93       	push	r29
   23600:	00 d0       	rcall	.+0      	; 0x23602 <sysclk_init+0xa>
   23602:	00 d0       	rcall	.+0      	; 0x23604 <sysclk_init+0xc>
   23604:	cd b7       	in	r28, 0x3d	; 61
   23606:	de b7       	in	r29, 0x3e	; 62
	uint8_t *reg = (uint8_t *)&PR.PRGEN;
   23608:	80 e7       	ldi	r24, 0x70	; 112
   2360a:	90 e0       	ldi	r25, 0x00	; 0
   2360c:	89 83       	std	Y+1, r24	; 0x01
   2360e:	9a 83       	std	Y+2, r25	; 0x02
#ifdef CONFIG_OSC_RC32_CAL
	uint16_t cal;
	/* avoid Cppcheck Warning */
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;
   23610:	1c 82       	std	Y+4, r1	; 0x04

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
   23612:	1b 82       	std	Y+3, r1	; 0x03
   23614:	0d c0       	rjmp	.+26     	; 0x23630 <sysclk_init+0x38>
		*(reg++) = 0xff;
   23616:	89 81       	ldd	r24, Y+1	; 0x01
   23618:	9a 81       	ldd	r25, Y+2	; 0x02
   2361a:	9c 01       	movw	r18, r24
   2361c:	2f 5f       	subi	r18, 0xFF	; 255
   2361e:	3f 4f       	sbci	r19, 0xFF	; 255
   23620:	29 83       	std	Y+1, r18	; 0x01
   23622:	3a 83       	std	Y+2, r19	; 0x02
   23624:	2f ef       	ldi	r18, 0xFF	; 255
   23626:	fc 01       	movw	r30, r24
   23628:	20 83       	st	Z, r18
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
   2362a:	8b 81       	ldd	r24, Y+3	; 0x03
   2362c:	8f 5f       	subi	r24, 0xFF	; 255
   2362e:	8b 83       	std	Y+3, r24	; 0x03
   23630:	8b 81       	ldd	r24, Y+3	; 0x03
   23632:	87 30       	cpi	r24, 0x07	; 7
   23634:	80 f3       	brcs	.-32     	; 0x23616 <sysclk_init+0x1e>
	}

	/* Set up system clock prescalers if different from defaults */
	if ((CONFIG_SYSCLK_PSADIV != SYSCLK_PSADIV_1)
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
   23636:	61 e0       	ldi	r22, 0x01	; 1
   23638:	80 e0       	ldi	r24, 0x00	; 0
   2363a:	87 df       	rcall	.-242    	; 0x2354a <sysclk_set_prescalers>
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
   2363c:	8e 01       	movw	r16, r28
   2363e:	0b 5f       	subi	r16, 0xFB	; 251
   23640:	1f 4f       	sbci	r17, 0xFF	; 255
   23642:	0f 5f       	subi	r16, 0xFF	; 255
   23644:	1f 4f       	sbci	r17, 0xFF	; 255
   23646:	8c e1       	ldi	r24, 0x1C	; 28
   23648:	c6 df       	rcall	.-116    	; 0x235d6 <nvm_read_production_signature_row>
   2364a:	f8 01       	movw	r30, r16
   2364c:	80 83       	st	Z, r24
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
   2364e:	8e 01       	movw	r16, r28
   23650:	0b 5f       	subi	r16, 0xFB	; 251
   23652:	1f 4f       	sbci	r17, 0xFF	; 255
   23654:	8d e1       	ldi	r24, 0x1D	; 29
   23656:	bf df       	rcall	.-130    	; 0x235d6 <nvm_read_production_signature_row>
   23658:	f8 01       	movw	r30, r16
   2365a:	80 83       	st	Z, r24
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
   2365c:	8d 81       	ldd	r24, Y+5	; 0x05
   2365e:	9e 81       	ldd	r25, Y+6	; 0x06
   23660:	01 96       	adiw	r24, 0x01	; 1
   23662:	21 f4       	brne	.+8      	; 0x2366c <sysclk_init+0x74>
		cal = 0x2340;
   23664:	80 e4       	ldi	r24, 0x40	; 64
   23666:	93 e2       	ldi	r25, 0x23	; 35
   23668:	8d 83       	std	Y+5, r24	; 0x05
   2366a:	9e 83       	std	Y+6, r25	; 0x06
	}
	osc_user_calibration(OSC_ID_RC32MHZ,cal);
   2366c:	8d 81       	ldd	r24, Y+5	; 0x05
   2366e:	9e 81       	ldd	r25, Y+6	; 0x06
   23670:	bc 01       	movw	r22, r24
   23672:	82 e0       	ldi	r24, 0x02	; 2
#ifdef CONFIG_PLL0_SOURCE
		case SYSCLK_SRC_PLL:
			if (CONFIG_PLL0_SOURCE == PLL_SRC_RC2MHZ) {
				need_rc2mhz = true;
			}
			pll_enable_config_defaults(0);
   23674:	42 de       	rcall	.-892    	; 0x232fa <osc_user_calibration>
   23676:	80 e0       	ldi	r24, 0x00	; 0
   23678:	90 e0       	ldi	r25, 0x00	; 0
   2367a:	34 df       	rcall	.-408    	; 0x234e4 <pll_enable_config_defaults>
			break;
   2367c:	00 00       	nop
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
   2367e:	64 e0       	ldi	r22, 0x04	; 4
   23680:	80 e4       	ldi	r24, 0x40	; 64
   23682:	90 e0       	ldi	r25, 0x00	; 0
   23684:	0f 94 fe 2f 	call	0x25ffc	; 0x25ffc <ccp_write_io>
		Assert(CLK.CTRL == CONFIG_SYSCLK_SOURCE);
	}

	if (need_rc2mhz) {
   23688:	8c 81       	ldd	r24, Y+4	; 0x04
#ifdef CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC
		osc_enable(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
   2368a:	88 23       	and	r24, r24
   2368c:	41 f0       	breq	.+16     	; 0x2369e <sysclk_init+0xa6>
		osc_wait_ready(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
   2368e:	84 e0       	ldi	r24, 0x04	; 4
   23690:	8c dd       	rcall	.-1256   	; 0x231aa <osc_enable>
		osc_enable_autocalibration(OSC_ID_RC2MHZ,
   23692:	84 e0       	ldi	r24, 0x04	; 4
   23694:	68 de       	rcall	.-816    	; 0x23366 <osc_wait_ready>
   23696:	64 e0       	ldi	r22, 0x04	; 4
   23698:	81 e0       	ldi	r24, 0x01	; 1
				CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
#endif
	} else {
		osc_disable(OSC_ID_RC2MHZ);
   2369a:	ae dd       	rcall	.-1188   	; 0x231f8 <osc_enable_autocalibration>
   2369c:	02 c0       	rjmp	.+4      	; 0x236a2 <sysclk_init+0xaa>
   2369e:	81 e0       	ldi	r24, 0x01	; 1
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
   236a0:	67 dd       	rcall	.-1330   	; 0x23170 <osc_disable>
   236a2:	8a e0       	ldi	r24, 0x0A	; 10
   236a4:	68 df       	rcall	.-304    	; 0x23576 <sysclk_rtcsrc_enable>
#endif
}
   236a6:	26 96       	adiw	r28, 0x06	; 6
   236a8:	cd bf       	out	0x3d, r28	; 61
   236aa:	de bf       	out	0x3e, r29	; 62
   236ac:	df 91       	pop	r29
   236ae:	cf 91       	pop	r28
   236b0:	1f 91       	pop	r17
   236b2:	0f 91       	pop	r16
   236b4:	08 95       	ret

000236b6 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
   236b6:	cf 93       	push	r28
   236b8:	df 93       	push	r29
   236ba:	00 d0       	rcall	.+0      	; 0x236bc <sysclk_enable_module+0x6>
   236bc:	cd b7       	in	r28, 0x3d	; 61
   236be:	de b7       	in	r29, 0x3e	; 62
   236c0:	8a 83       	std	Y+2, r24	; 0x02
   236c2:	6b 83       	std	Y+3, r22	; 0x03
	irqflags_t flags = cpu_irq_save();
   236c4:	fb dc       	rcall	.-1546   	; 0x230bc <cpu_irq_save>
   236c6:	89 83       	std	Y+1, r24	; 0x01

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
   236c8:	8a 81       	ldd	r24, Y+2	; 0x02
   236ca:	88 2f       	mov	r24, r24
   236cc:	90 e0       	ldi	r25, 0x00	; 0
   236ce:	80 59       	subi	r24, 0x90	; 144
   236d0:	9f 4f       	sbci	r25, 0xFF	; 255
   236d2:	2a 81       	ldd	r18, Y+2	; 0x02
   236d4:	22 2f       	mov	r18, r18
   236d6:	30 e0       	ldi	r19, 0x00	; 0
   236d8:	20 59       	subi	r18, 0x90	; 144
   236da:	3f 4f       	sbci	r19, 0xFF	; 255
   236dc:	f9 01       	movw	r30, r18
   236de:	20 81       	ld	r18, Z
   236e0:	32 2f       	mov	r19, r18
   236e2:	2b 81       	ldd	r18, Y+3	; 0x03
   236e4:	20 95       	com	r18
   236e6:	23 23       	and	r18, r19
   236e8:	fc 01       	movw	r30, r24
   236ea:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
   236ec:	89 81       	ldd	r24, Y+1	; 0x01
   236ee:	f6 dc       	rcall	.-1556   	; 0x230dc <cpu_irq_restore>
}
   236f0:	00 00       	nop
   236f2:	23 96       	adiw	r28, 0x03	; 3
   236f4:	cd bf       	out	0x3d, r28	; 61
   236f6:	de bf       	out	0x3e, r29	; 62
   236f8:	df 91       	pop	r29
   236fa:	cf 91       	pop	r28
   236fc:	08 95       	ret

000236fe <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
   236fe:	cf 93       	push	r28
   23700:	df 93       	push	r29
   23702:	00 d0       	rcall	.+0      	; 0x23704 <sysclk_disable_module+0x6>
   23704:	cd b7       	in	r28, 0x3d	; 61
   23706:	de b7       	in	r29, 0x3e	; 62
   23708:	8a 83       	std	Y+2, r24	; 0x02
   2370a:	6b 83       	std	Y+3, r22	; 0x03
	irqflags_t flags = cpu_irq_save();
   2370c:	d7 dc       	rcall	.-1618   	; 0x230bc <cpu_irq_save>
   2370e:	89 83       	std	Y+1, r24	; 0x01

	*((uint8_t *)&PR.PRGEN + port) |= id;
   23710:	8a 81       	ldd	r24, Y+2	; 0x02
   23712:	88 2f       	mov	r24, r24
   23714:	90 e0       	ldi	r25, 0x00	; 0
   23716:	80 59       	subi	r24, 0x90	; 144
   23718:	9f 4f       	sbci	r25, 0xFF	; 255
   2371a:	2a 81       	ldd	r18, Y+2	; 0x02
   2371c:	22 2f       	mov	r18, r18
   2371e:	30 e0       	ldi	r19, 0x00	; 0
   23720:	20 59       	subi	r18, 0x90	; 144
   23722:	3f 4f       	sbci	r19, 0xFF	; 255
   23724:	f9 01       	movw	r30, r18
   23726:	30 81       	ld	r19, Z
   23728:	2b 81       	ldd	r18, Y+3	; 0x03
   2372a:	23 2b       	or	r18, r19
   2372c:	fc 01       	movw	r30, r24
   2372e:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
   23730:	89 81       	ldd	r24, Y+1	; 0x01
   23732:	d4 dc       	rcall	.-1624   	; 0x230dc <cpu_irq_restore>
}
   23734:	00 00       	nop
   23736:	23 96       	adiw	r28, 0x03	; 3
   23738:	cd bf       	out	0x3d, r28	; 61
   2373a:	de bf       	out	0x3e, r29	; 62
   2373c:	df 91       	pop	r29
   2373e:	cf 91       	pop	r28
   23740:	08 95       	ret

00023742 <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
   23742:	cf 93       	push	r28
   23744:	df 93       	push	r29
   23746:	1f 92       	push	r1
   23748:	1f 92       	push	r1
   2374a:	cd b7       	in	r28, 0x3d	; 61
   2374c:	de b7       	in	r29, 0x3e	; 62
   2374e:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
   23750:	8a 81       	ldd	r24, Y+2	; 0x02
   23752:	86 30       	cpi	r24, 0x06	; 6
   23754:	19 f4       	brne	.+6      	; 0x2375c <sysclk_enable_usb+0x1a>
		prescaler = CLK_USBPSDIV_8_gc;
   23756:	88 e1       	ldi	r24, 0x18	; 24
   23758:	89 83       	std	Y+1, r24	; 0x01
   2375a:	01 c0       	rjmp	.+2      	; 0x2375e <sysclk_enable_usb+0x1c>
	}
	else {
		prescaler = 0;
   2375c:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
   2375e:	82 e0       	ldi	r24, 0x02	; 2
   23760:	37 dd       	rcall	.-1426   	; 0x231d0 <osc_is_ready>
   23762:	98 2f       	mov	r25, r24
   23764:	81 e0       	ldi	r24, 0x01	; 1
   23766:	89 27       	eor	r24, r25
   23768:	88 23       	and	r24, r24
   2376a:	39 f0       	breq	.+14     	; 0x2377a <sysclk_enable_usb+0x38>
			osc_enable(OSC_ID_RC32MHZ);
   2376c:	82 e0       	ldi	r24, 0x02	; 2
   2376e:	1d dd       	rcall	.-1478   	; 0x231aa <osc_enable>
			osc_wait_ready(OSC_ID_RC32MHZ);
   23770:	82 e0       	ldi	r24, 0x02	; 2
   23772:	f9 dd       	rcall	.-1038   	; 0x23366 <osc_wait_ready>
			if (CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
					!= OSC_ID_USBSOF) {
				osc_enable(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
				osc_wait_ready(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
   23774:	6f ef       	ldi	r22, 0xFF	; 255
   23776:	82 e0       	ldi	r24, 0x02	; 2
   23778:	3f dd       	rcall	.-1410   	; 0x231f8 <osc_enable_autocalibration>
   2377a:	89 81       	ldd	r24, Y+1	; 0x01
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
   2377c:	83 60       	ori	r24, 0x03	; 3
   2377e:	68 2f       	mov	r22, r24
   23780:	84 e4       	ldi	r24, 0x44	; 68
   23782:	90 e0       	ldi	r25, 0x00	; 0
   23784:	0f 94 fe 2f 	call	0x25ffc	; 0x25ffc <ccp_write_io>
				| CLK_USBSRC_RC32M_gc
				| CLK_USBSEN_bm);
		break;
   23788:	00 00       	nop
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
   2378a:	60 e4       	ldi	r22, 0x40	; 64
   2378c:	80 e0       	ldi	r24, 0x00	; 0
   2378e:	93 df       	rcall	.-218    	; 0x236b6 <sysclk_enable_module>
   23790:	00 00       	nop
}
   23792:	0f 90       	pop	r0
   23794:	0f 90       	pop	r0
   23796:	df 91       	pop	r29
   23798:	cf 91       	pop	r28
   2379a:	08 95       	ret

0002379c <sysclk_disable_usb>:
   2379c:	cf 93       	push	r28

/**
 * \brief Disable clock for the USB module
 */
void sysclk_disable_usb(void)
{
   2379e:	df 93       	push	r29
   237a0:	cd b7       	in	r28, 0x3d	; 61
   237a2:	de b7       	in	r29, 0x3e	; 62
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
   237a4:	60 e4       	ldi	r22, 0x40	; 64
   237a6:	80 e0       	ldi	r24, 0x00	; 0
   237a8:	aa df       	rcall	.-172    	; 0x236fe <sysclk_disable_module>
	ccp_write_io((uint8_t *)&CLK.USBCTRL, 0);
   237aa:	60 e0       	ldi	r22, 0x00	; 0
   237ac:	84 e4       	ldi	r24, 0x44	; 68
   237ae:	90 e0       	ldi	r25, 0x00	; 0
   237b0:	0f 94 fe 2f 	call	0x25ffc	; 0x25ffc <ccp_write_io>
}
   237b4:	00 00       	nop
   237b6:	df 91       	pop	r29
   237b8:	cf 91       	pop	r28
   237ba:	08 95       	ret

000237bc <cpu_irq_save>:
}

iram_size_t udi_cdc_get_free_tx_buffer(void)
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}
   237bc:	cf 93       	push	r28
   237be:	df 93       	push	r29
   237c0:	1f 92       	push	r1
   237c2:	cd b7       	in	r28, 0x3d	; 61
   237c4:	de b7       	in	r29, 0x3e	; 62
   237c6:	8f e3       	ldi	r24, 0x3F	; 63
   237c8:	90 e0       	ldi	r25, 0x00	; 0
   237ca:	fc 01       	movw	r30, r24
   237cc:	80 81       	ld	r24, Z
   237ce:	89 83       	std	Y+1, r24	; 0x01
   237d0:	f8 94       	cli
   237d2:	89 81       	ldd	r24, Y+1	; 0x01
   237d4:	0f 90       	pop	r0
   237d6:	df 91       	pop	r29
   237d8:	cf 91       	pop	r28
   237da:	08 95       	ret

000237dc <cpu_irq_restore>:
   237dc:	cf 93       	push	r28
   237de:	df 93       	push	r29
   237e0:	1f 92       	push	r1
   237e2:	cd b7       	in	r28, 0x3d	; 61
   237e4:	de b7       	in	r29, 0x3e	; 62
   237e6:	89 83       	std	Y+1, r24	; 0x01
   237e8:	8f e3       	ldi	r24, 0x3F	; 63
   237ea:	90 e0       	ldi	r25, 0x00	; 0
   237ec:	29 81       	ldd	r18, Y+1	; 0x01
   237ee:	fc 01       	movw	r30, r24
   237f0:	20 83       	st	Z, r18
   237f2:	00 00       	nop
   237f4:	0f 90       	pop	r0
   237f6:	df 91       	pop	r29
   237f8:	cf 91       	pop	r28
   237fa:	08 95       	ret

000237fc <udi_cdc_comm_enable>:
   237fc:	cf 93       	push	r28
   237fe:	df 93       	push	r29
   23800:	1f 92       	push	r1
   23802:	1f 92       	push	r1
   23804:	cd b7       	in	r28, 0x3d	; 61
   23806:	de b7       	in	r29, 0x3e	; 62
   23808:	1a 82       	std	Y+2, r1	; 0x02
   2380a:	10 92 20 2c 	sts	0x2C20, r1	; 0x802c20 <udi_cdc_nb_comm_enabled>
   2380e:	8a 81       	ldd	r24, Y+2	; 0x02
   23810:	88 2f       	mov	r24, r24
   23812:	90 e0       	ldi	r25, 0x00	; 0
   23814:	88 0f       	add	r24, r24
   23816:	99 1f       	adc	r25, r25
   23818:	8c 5e       	subi	r24, 0xEC	; 236
   2381a:	93 4d       	sbci	r25, 0xD3	; 211
   2381c:	fc 01       	movw	r30, r24
   2381e:	10 82       	st	Z, r1
   23820:	11 82       	std	Z+1, r1	; 0x01
   23822:	8a 81       	ldd	r24, Y+2	; 0x02
   23824:	88 2f       	mov	r24, r24
   23826:	90 e0       	ldi	r25, 0x00	; 0
   23828:	88 0f       	add	r24, r24
   2382a:	99 1f       	adc	r25, r25
   2382c:	9c 01       	movw	r18, r24
   2382e:	22 0f       	add	r18, r18
   23830:	33 1f       	adc	r19, r19
   23832:	22 0f       	add	r18, r18
   23834:	33 1f       	adc	r19, r19
   23836:	82 0f       	add	r24, r18
   23838:	93 1f       	adc	r25, r19
   2383a:	8a 5e       	subi	r24, 0xEA	; 234
   2383c:	93 4d       	sbci	r25, 0xD3	; 211
   2383e:	21 ea       	ldi	r18, 0xA1	; 161
   23840:	fc 01       	movw	r30, r24
   23842:	20 83       	st	Z, r18
   23844:	8a 81       	ldd	r24, Y+2	; 0x02
   23846:	88 2f       	mov	r24, r24
   23848:	90 e0       	ldi	r25, 0x00	; 0
   2384a:	88 0f       	add	r24, r24
   2384c:	99 1f       	adc	r25, r25
   2384e:	9c 01       	movw	r18, r24
   23850:	22 0f       	add	r18, r18
   23852:	33 1f       	adc	r19, r19
   23854:	22 0f       	add	r18, r18
   23856:	33 1f       	adc	r19, r19
   23858:	82 0f       	add	r24, r18
   2385a:	93 1f       	adc	r25, r19
   2385c:	89 5e       	subi	r24, 0xE9	; 233
   2385e:	93 4d       	sbci	r25, 0xD3	; 211
   23860:	20 e2       	ldi	r18, 0x20	; 32
   23862:	fc 01       	movw	r30, r24
   23864:	20 83       	st	Z, r18
   23866:	8a 81       	ldd	r24, Y+2	; 0x02
   23868:	88 2f       	mov	r24, r24
   2386a:	90 e0       	ldi	r25, 0x00	; 0
   2386c:	88 0f       	add	r24, r24
   2386e:	99 1f       	adc	r25, r25
   23870:	9c 01       	movw	r18, r24
   23872:	22 0f       	add	r18, r18
   23874:	33 1f       	adc	r19, r19
   23876:	22 0f       	add	r18, r18
   23878:	33 1f       	adc	r19, r19
   2387a:	82 0f       	add	r24, r18
   2387c:	93 1f       	adc	r25, r19
   2387e:	88 5e       	subi	r24, 0xE8	; 232
   23880:	93 4d       	sbci	r25, 0xD3	; 211
   23882:	fc 01       	movw	r30, r24
   23884:	10 82       	st	Z, r1
   23886:	11 82       	std	Z+1, r1	; 0x01
   23888:	8a 81       	ldd	r24, Y+2	; 0x02
   2388a:	88 2f       	mov	r24, r24
   2388c:	90 e0       	ldi	r25, 0x00	; 0
   2388e:	89 2b       	or	r24, r25
   23890:	11 f4       	brne	.+4      	; 0x23896 <udi_cdc_comm_enable+0x9a>
   23892:	19 82       	std	Y+1, r1	; 0x01
   23894:	02 c0       	rjmp	.+4      	; 0x2389a <udi_cdc_comm_enable+0x9e>
   23896:	19 82       	std	Y+1, r1	; 0x01
   23898:	00 00       	nop
   2389a:	8a 81       	ldd	r24, Y+2	; 0x02
   2389c:	88 2f       	mov	r24, r24
   2389e:	90 e0       	ldi	r25, 0x00	; 0
   238a0:	29 81       	ldd	r18, Y+1	; 0x01
   238a2:	22 2f       	mov	r18, r18
   238a4:	30 e0       	ldi	r19, 0x00	; 0
   238a6:	88 0f       	add	r24, r24
   238a8:	99 1f       	adc	r25, r25
   238aa:	ac 01       	movw	r20, r24
   238ac:	44 0f       	add	r20, r20
   238ae:	55 1f       	adc	r21, r21
   238b0:	44 0f       	add	r20, r20
   238b2:	55 1f       	adc	r21, r21
   238b4:	84 0f       	add	r24, r20
   238b6:	95 1f       	adc	r25, r21
   238b8:	86 5e       	subi	r24, 0xE6	; 230
   238ba:	93 4d       	sbci	r25, 0xD3	; 211
   238bc:	fc 01       	movw	r30, r24
   238be:	20 83       	st	Z, r18
   238c0:	31 83       	std	Z+1, r19	; 0x01
   238c2:	8a 81       	ldd	r24, Y+2	; 0x02
   238c4:	88 2f       	mov	r24, r24
   238c6:	90 e0       	ldi	r25, 0x00	; 0
   238c8:	88 0f       	add	r24, r24
   238ca:	99 1f       	adc	r25, r25
   238cc:	9c 01       	movw	r18, r24
   238ce:	22 0f       	add	r18, r18
   238d0:	33 1f       	adc	r19, r19
   238d2:	22 0f       	add	r18, r18
   238d4:	33 1f       	adc	r19, r19
   238d6:	82 0f       	add	r24, r18
   238d8:	93 1f       	adc	r25, r19
   238da:	84 5e       	subi	r24, 0xE4	; 228
   238dc:	93 4d       	sbci	r25, 0xD3	; 211
   238de:	22 e0       	ldi	r18, 0x02	; 2
   238e0:	30 e0       	ldi	r19, 0x00	; 0
   238e2:	fc 01       	movw	r30, r24
   238e4:	20 83       	st	Z, r18
   238e6:	31 83       	std	Z+1, r19	; 0x01
   238e8:	8a 81       	ldd	r24, Y+2	; 0x02
   238ea:	88 2f       	mov	r24, r24
   238ec:	90 e0       	ldi	r25, 0x00	; 0
   238ee:	88 0f       	add	r24, r24
   238f0:	99 1f       	adc	r25, r25
   238f2:	9c 01       	movw	r18, r24
   238f4:	22 0f       	add	r18, r18
   238f6:	33 1f       	adc	r19, r19
   238f8:	22 0f       	add	r18, r18
   238fa:	33 1f       	adc	r19, r19
   238fc:	82 0f       	add	r24, r18
   238fe:	93 1f       	adc	r25, r19
   23900:	82 5e       	subi	r24, 0xE2	; 226
   23902:	93 4d       	sbci	r25, 0xD3	; 211
   23904:	fc 01       	movw	r30, r24
   23906:	10 82       	st	Z, r1
   23908:	11 82       	std	Z+1, r1	; 0x01
   2390a:	8a 81       	ldd	r24, Y+2	; 0x02
   2390c:	28 2f       	mov	r18, r24
   2390e:	30 e0       	ldi	r19, 0x00	; 0
   23910:	c9 01       	movw	r24, r18
   23912:	88 0f       	add	r24, r24
   23914:	99 1f       	adc	r25, r25
   23916:	88 0f       	add	r24, r24
   23918:	99 1f       	adc	r25, r25
   2391a:	88 0f       	add	r24, r24
   2391c:	99 1f       	adc	r25, r25
   2391e:	82 1b       	sub	r24, r18
   23920:	93 0b       	sbc	r25, r19
   23922:	9c 01       	movw	r18, r24
   23924:	24 5f       	subi	r18, 0xF4	; 244
   23926:	33 4d       	sbci	r19, 0xD3	; 211
   23928:	80 e0       	ldi	r24, 0x00	; 0
   2392a:	92 ec       	ldi	r25, 0xC2	; 194
   2392c:	a1 e0       	ldi	r26, 0x01	; 1
   2392e:	b0 e0       	ldi	r27, 0x00	; 0
   23930:	f9 01       	movw	r30, r18
   23932:	80 83       	st	Z, r24
   23934:	91 83       	std	Z+1, r25	; 0x01
   23936:	a2 83       	std	Z+2, r26	; 0x02
   23938:	b3 83       	std	Z+3, r27	; 0x03
   2393a:	8a 81       	ldd	r24, Y+2	; 0x02
   2393c:	28 2f       	mov	r18, r24
   2393e:	30 e0       	ldi	r19, 0x00	; 0
   23940:	c9 01       	movw	r24, r18
   23942:	88 0f       	add	r24, r24
   23944:	99 1f       	adc	r25, r25
   23946:	88 0f       	add	r24, r24
   23948:	99 1f       	adc	r25, r25
   2394a:	88 0f       	add	r24, r24
   2394c:	99 1f       	adc	r25, r25
   2394e:	82 1b       	sub	r24, r18
   23950:	93 0b       	sbc	r25, r19
   23952:	80 5f       	subi	r24, 0xF0	; 240
   23954:	93 4d       	sbci	r25, 0xD3	; 211
   23956:	fc 01       	movw	r30, r24
   23958:	10 82       	st	Z, r1
   2395a:	8a 81       	ldd	r24, Y+2	; 0x02
   2395c:	28 2f       	mov	r18, r24
   2395e:	30 e0       	ldi	r19, 0x00	; 0
   23960:	c9 01       	movw	r24, r18
   23962:	88 0f       	add	r24, r24
   23964:	99 1f       	adc	r25, r25
   23966:	88 0f       	add	r24, r24
   23968:	99 1f       	adc	r25, r25
   2396a:	88 0f       	add	r24, r24
   2396c:	99 1f       	adc	r25, r25
   2396e:	82 1b       	sub	r24, r18
   23970:	93 0b       	sbc	r25, r19
   23972:	8f 5e       	subi	r24, 0xEF	; 239
   23974:	93 4d       	sbci	r25, 0xD3	; 211
   23976:	fc 01       	movw	r30, r24
   23978:	10 82       	st	Z, r1
   2397a:	8a 81       	ldd	r24, Y+2	; 0x02
   2397c:	28 2f       	mov	r18, r24
   2397e:	30 e0       	ldi	r19, 0x00	; 0
   23980:	c9 01       	movw	r24, r18
   23982:	88 0f       	add	r24, r24
   23984:	99 1f       	adc	r25, r25
   23986:	88 0f       	add	r24, r24
   23988:	99 1f       	adc	r25, r25
   2398a:	88 0f       	add	r24, r24
   2398c:	99 1f       	adc	r25, r25
   2398e:	82 1b       	sub	r24, r18
   23990:	93 0b       	sbc	r25, r19
   23992:	8e 5e       	subi	r24, 0xEE	; 238
   23994:	93 4d       	sbci	r25, 0xD3	; 211
   23996:	28 e0       	ldi	r18, 0x08	; 8
   23998:	fc 01       	movw	r30, r24
   2399a:	20 83       	st	Z, r18
   2399c:	8a 81       	ldd	r24, Y+2	; 0x02
   2399e:	28 2f       	mov	r18, r24
   239a0:	30 e0       	ldi	r19, 0x00	; 0
   239a2:	c9 01       	movw	r24, r18
   239a4:	88 0f       	add	r24, r24
   239a6:	99 1f       	adc	r25, r25
   239a8:	88 0f       	add	r24, r24
   239aa:	99 1f       	adc	r25, r25
   239ac:	88 0f       	add	r24, r24
   239ae:	99 1f       	adc	r25, r25
   239b0:	82 1b       	sub	r24, r18
   239b2:	93 0b       	sbc	r25, r19
   239b4:	84 5f       	subi	r24, 0xF4	; 244
   239b6:	93 4d       	sbci	r25, 0xD3	; 211
   239b8:	bc 01       	movw	r22, r24
   239ba:	8a 81       	ldd	r24, Y+2	; 0x02
   239bc:	0e 94 15 46 	call	0x8c2a	; 0x8c2a <usb_callback_config>
   239c0:	0e 94 00 46 	call	0x8c00	; 0x8c00 <usb_callback_cdc_enable>
   239c4:	98 2f       	mov	r25, r24
   239c6:	81 e0       	ldi	r24, 0x01	; 1
   239c8:	89 27       	eor	r24, r25
   239ca:	88 23       	and	r24, r24
   239cc:	11 f0       	breq	.+4      	; 0x239d2 <udi_cdc_comm_enable+0x1d6>
   239ce:	80 e0       	ldi	r24, 0x00	; 0
   239d0:	06 c0       	rjmp	.+12     	; 0x239de <udi_cdc_comm_enable+0x1e2>
   239d2:	80 91 20 2c 	lds	r24, 0x2C20	; 0x802c20 <udi_cdc_nb_comm_enabled>
   239d6:	8f 5f       	subi	r24, 0xFF	; 255
   239d8:	80 93 20 2c 	sts	0x2C20, r24	; 0x802c20 <udi_cdc_nb_comm_enabled>
   239dc:	81 e0       	ldi	r24, 0x01	; 1
   239de:	0f 90       	pop	r0
   239e0:	0f 90       	pop	r0
   239e2:	df 91       	pop	r29
   239e4:	cf 91       	pop	r28
   239e6:	08 95       	ret

000239e8 <udi_cdc_data_enable>:
   239e8:	cf 93       	push	r28
   239ea:	df 93       	push	r29
   239ec:	1f 92       	push	r1
   239ee:	cd b7       	in	r28, 0x3d	; 61
   239f0:	de b7       	in	r29, 0x3e	; 62
   239f2:	19 82       	std	Y+1, r1	; 0x01
   239f4:	10 92 21 2c 	sts	0x2C21, r1	; 0x802c21 <udi_cdc_nb_data_enabled>
   239f8:	89 81       	ldd	r24, Y+1	; 0x01
   239fa:	88 2f       	mov	r24, r24
   239fc:	90 e0       	ldi	r25, 0x00	; 0
   239fe:	8d 5c       	subi	r24, 0xCD	; 205
   23a00:	9e 4c       	sbci	r25, 0xCE	; 206
   23a02:	fc 01       	movw	r30, r24
   23a04:	10 82       	st	Z, r1
   23a06:	89 81       	ldd	r24, Y+1	; 0x01
   23a08:	88 2f       	mov	r24, r24
   23a0a:	90 e0       	ldi	r25, 0x00	; 0
   23a0c:	8c 5c       	subi	r24, 0xCC	; 204
   23a0e:	9e 4c       	sbci	r25, 0xCE	; 206
   23a10:	fc 01       	movw	r30, r24
   23a12:	10 82       	st	Z, r1
   23a14:	89 81       	ldd	r24, Y+1	; 0x01
   23a16:	88 2f       	mov	r24, r24
   23a18:	90 e0       	ldi	r25, 0x00	; 0
   23a1a:	80 5d       	subi	r24, 0xD0	; 208
   23a1c:	9e 4c       	sbci	r25, 0xCE	; 206
   23a1e:	fc 01       	movw	r30, r24
   23a20:	10 82       	st	Z, r1
   23a22:	89 81       	ldd	r24, Y+1	; 0x01
   23a24:	88 2f       	mov	r24, r24
   23a26:	90 e0       	ldi	r25, 0x00	; 0
   23a28:	88 0f       	add	r24, r24
   23a2a:	99 1f       	adc	r25, r25
   23a2c:	88 0f       	add	r24, r24
   23a2e:	99 1f       	adc	r25, r25
   23a30:	84 5d       	subi	r24, 0xD4	; 212
   23a32:	9e 4c       	sbci	r25, 0xCE	; 206
   23a34:	fc 01       	movw	r30, r24
   23a36:	10 82       	st	Z, r1
   23a38:	11 82       	std	Z+1, r1	; 0x01
   23a3a:	89 81       	ldd	r24, Y+1	; 0x01
   23a3c:	88 2f       	mov	r24, r24
   23a3e:	90 e0       	ldi	r25, 0x00	; 0
   23a40:	88 0f       	add	r24, r24
   23a42:	99 1f       	adc	r25, r25
   23a44:	88 0f       	add	r24, r24
   23a46:	99 1f       	adc	r25, r25
   23a48:	82 5d       	subi	r24, 0xD2	; 210
   23a4a:	9e 4c       	sbci	r25, 0xCE	; 206
   23a4c:	fc 01       	movw	r30, r24
   23a4e:	10 82       	st	Z, r1
   23a50:	11 82       	std	Z+1, r1	; 0x01
   23a52:	89 81       	ldd	r24, Y+1	; 0x01
   23a54:	88 2f       	mov	r24, r24
   23a56:	90 e0       	ldi	r25, 0x00	; 0
   23a58:	88 0f       	add	r24, r24
   23a5a:	99 1f       	adc	r25, r25
   23a5c:	8f 5c       	subi	r24, 0xCF	; 207
   23a5e:	9e 4c       	sbci	r25, 0xCE	; 206
   23a60:	fc 01       	movw	r30, r24
   23a62:	10 82       	st	Z, r1
   23a64:	11 82       	std	Z+1, r1	; 0x01
   23a66:	89 81       	ldd	r24, Y+1	; 0x01
   23a68:	c6 d2       	rcall	.+1420   	; 0x23ff6 <udi_cdc_tx_send>
   23a6a:	89 81       	ldd	r24, Y+1	; 0x01
   23a6c:	88 2f       	mov	r24, r24
   23a6e:	90 e0       	ldi	r25, 0x00	; 0
   23a70:	85 55       	subi	r24, 0x55	; 85
   23a72:	91 4d       	sbci	r25, 0xD1	; 209
   23a74:	fc 01       	movw	r30, r24
   23a76:	10 82       	st	Z, r1
   23a78:	89 81       	ldd	r24, Y+1	; 0x01
   23a7a:	88 2f       	mov	r24, r24
   23a7c:	90 e0       	ldi	r25, 0x00	; 0
   23a7e:	88 55       	subi	r24, 0x58	; 88
   23a80:	91 4d       	sbci	r25, 0xD1	; 209
   23a82:	fc 01       	movw	r30, r24
   23a84:	10 82       	st	Z, r1
   23a86:	89 81       	ldd	r24, Y+1	; 0x01
   23a88:	88 2f       	mov	r24, r24
   23a8a:	90 e0       	ldi	r25, 0x00	; 0
   23a8c:	88 0f       	add	r24, r24
   23a8e:	99 1f       	adc	r25, r25
   23a90:	88 0f       	add	r24, r24
   23a92:	99 1f       	adc	r25, r25
   23a94:	8c 55       	subi	r24, 0x5C	; 92
   23a96:	91 4d       	sbci	r25, 0xD1	; 209
   23a98:	fc 01       	movw	r30, r24
   23a9a:	10 82       	st	Z, r1
   23a9c:	11 82       	std	Z+1, r1	; 0x01
   23a9e:	89 81       	ldd	r24, Y+1	; 0x01
   23aa0:	88 2f       	mov	r24, r24
   23aa2:	90 e0       	ldi	r25, 0x00	; 0
   23aa4:	88 0f       	add	r24, r24
   23aa6:	99 1f       	adc	r25, r25
   23aa8:	88 0f       	add	r24, r24
   23aaa:	99 1f       	adc	r25, r25
   23aac:	8a 55       	subi	r24, 0x5A	; 90
   23aae:	91 4d       	sbci	r25, 0xD1	; 209
   23ab0:	fc 01       	movw	r30, r24
   23ab2:	10 82       	st	Z, r1
   23ab4:	11 82       	std	Z+1, r1	; 0x01
   23ab6:	89 81       	ldd	r24, Y+1	; 0x01
   23ab8:	88 2f       	mov	r24, r24
   23aba:	90 e0       	ldi	r25, 0x00	; 0
   23abc:	88 0f       	add	r24, r24
   23abe:	99 1f       	adc	r25, r25
   23ac0:	87 55       	subi	r24, 0x57	; 87
   23ac2:	91 4d       	sbci	r25, 0xD1	; 209
   23ac4:	fc 01       	movw	r30, r24
   23ac6:	10 82       	st	Z, r1
   23ac8:	11 82       	std	Z+1, r1	; 0x01
   23aca:	89 81       	ldd	r24, Y+1	; 0x01
   23acc:	27 d1       	rcall	.+590    	; 0x23d1c <udi_cdc_rx_start>
   23ace:	98 2f       	mov	r25, r24
   23ad0:	81 e0       	ldi	r24, 0x01	; 1
   23ad2:	89 27       	eor	r24, r25
   23ad4:	88 23       	and	r24, r24
   23ad6:	11 f0       	breq	.+4      	; 0x23adc <udi_cdc_data_enable+0xf4>
   23ad8:	80 e0       	ldi	r24, 0x00	; 0
   23ada:	0d c0       	rjmp	.+26     	; 0x23af6 <udi_cdc_data_enable+0x10e>
   23adc:	80 91 21 2c 	lds	r24, 0x2C21	; 0x802c21 <udi_cdc_nb_data_enabled>
   23ae0:	8f 5f       	subi	r24, 0xFF	; 255
   23ae2:	80 93 21 2c 	sts	0x2C21, r24	; 0x802c21 <udi_cdc_nb_data_enabled>
   23ae6:	80 91 21 2c 	lds	r24, 0x2C21	; 0x802c21 <udi_cdc_nb_data_enabled>
   23aea:	81 30       	cpi	r24, 0x01	; 1
   23aec:	19 f4       	brne	.+6      	; 0x23af4 <udi_cdc_data_enable+0x10c>
   23aee:	81 e0       	ldi	r24, 0x01	; 1
   23af0:	80 93 22 2c 	sts	0x2C22, r24	; 0x802c22 <udi_cdc_data_running>
   23af4:	81 e0       	ldi	r24, 0x01	; 1
   23af6:	0f 90       	pop	r0
   23af8:	df 91       	pop	r29
   23afa:	cf 91       	pop	r28
   23afc:	08 95       	ret

00023afe <udi_cdc_comm_disable>:
   23afe:	cf 93       	push	r28
   23b00:	df 93       	push	r29
   23b02:	cd b7       	in	r28, 0x3d	; 61
   23b04:	de b7       	in	r29, 0x3e	; 62
   23b06:	80 91 20 2c 	lds	r24, 0x2C20	; 0x802c20 <udi_cdc_nb_comm_enabled>
   23b0a:	81 50       	subi	r24, 0x01	; 1
   23b0c:	80 93 20 2c 	sts	0x2C20, r24	; 0x802c20 <udi_cdc_nb_comm_enabled>
   23b10:	00 00       	nop
   23b12:	df 91       	pop	r29
   23b14:	cf 91       	pop	r28
   23b16:	08 95       	ret

00023b18 <udi_cdc_data_disable>:
   23b18:	cf 93       	push	r28
   23b1a:	df 93       	push	r29
   23b1c:	1f 92       	push	r1
   23b1e:	cd b7       	in	r28, 0x3d	; 61
   23b20:	de b7       	in	r29, 0x3e	; 62
   23b22:	80 91 21 2c 	lds	r24, 0x2C21	; 0x802c21 <udi_cdc_nb_data_enabled>
   23b26:	81 50       	subi	r24, 0x01	; 1
   23b28:	80 93 21 2c 	sts	0x2C21, r24	; 0x802c21 <udi_cdc_nb_data_enabled>
   23b2c:	80 91 21 2c 	lds	r24, 0x2C21	; 0x802c21 <udi_cdc_nb_data_enabled>
   23b30:	89 83       	std	Y+1, r24	; 0x01
   23b32:	0e 94 0b 46 	call	0x8c16	; 0x8c16 <usb_callback_cdc_disable>
   23b36:	10 92 22 2c 	sts	0x2C22, r1	; 0x802c22 <udi_cdc_data_running>
   23b3a:	00 00       	nop
   23b3c:	0f 90       	pop	r0
   23b3e:	df 91       	pop	r29
   23b40:	cf 91       	pop	r28
   23b42:	08 95       	ret

00023b44 <udi_cdc_comm_setup>:
   23b44:	cf 93       	push	r28
   23b46:	df 93       	push	r29
   23b48:	1f 92       	push	r1
   23b4a:	cd b7       	in	r28, 0x3d	; 61
   23b4c:	de b7       	in	r29, 0x3e	; 62
   23b4e:	b3 d0       	rcall	.+358    	; 0x23cb6 <udi_cdc_setup_to_port>
   23b50:	89 83       	std	Y+1, r24	; 0x01
   23b52:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
   23b56:	88 23       	and	r24, r24
   23b58:	84 f5       	brge	.+96     	; 0x23bba <udi_cdc_comm_setup+0x76>
   23b5a:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
   23b5e:	88 2f       	mov	r24, r24
   23b60:	90 e0       	ldi	r25, 0x00	; 0
   23b62:	80 76       	andi	r24, 0x60	; 96
   23b64:	99 27       	eor	r25, r25
   23b66:	80 97       	sbiw	r24, 0x20	; 32
   23b68:	41 f5       	brne	.+80     	; 0x23bba <udi_cdc_comm_setup+0x76>
   23b6a:	80 91 54 31 	lds	r24, 0x3154	; 0x803154 <udd_g_ctrlreq+0x1>
   23b6e:	88 2f       	mov	r24, r24
   23b70:	90 e0       	ldi	r25, 0x00	; 0
   23b72:	81 97       	sbiw	r24, 0x21	; 33
   23b74:	11 f5       	brne	.+68     	; 0x23bba <udi_cdc_comm_setup+0x76>
   23b76:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   23b7a:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   23b7e:	07 97       	sbiw	r24, 0x07	; 7
   23b80:	11 f0       	breq	.+4      	; 0x23b86 <udi_cdc_comm_setup+0x42>
   23b82:	80 e0       	ldi	r24, 0x00	; 0
   23b84:	79 c0       	rjmp	.+242    	; 0x23c78 <udi_cdc_comm_setup+0x134>
   23b86:	89 81       	ldd	r24, Y+1	; 0x01
   23b88:	28 2f       	mov	r18, r24
   23b8a:	30 e0       	ldi	r19, 0x00	; 0
   23b8c:	c9 01       	movw	r24, r18
   23b8e:	88 0f       	add	r24, r24
   23b90:	99 1f       	adc	r25, r25
   23b92:	88 0f       	add	r24, r24
   23b94:	99 1f       	adc	r25, r25
   23b96:	88 0f       	add	r24, r24
   23b98:	99 1f       	adc	r25, r25
   23b9a:	82 1b       	sub	r24, r18
   23b9c:	93 0b       	sbc	r25, r19
   23b9e:	84 5f       	subi	r24, 0xF4	; 244
   23ba0:	93 4d       	sbci	r25, 0xD3	; 211
   23ba2:	80 93 5b 31 	sts	0x315B, r24	; 0x80315b <udd_g_ctrlreq+0x8>
   23ba6:	90 93 5c 31 	sts	0x315C, r25	; 0x80315c <udd_g_ctrlreq+0x9>
   23baa:	87 e0       	ldi	r24, 0x07	; 7
   23bac:	90 e0       	ldi	r25, 0x00	; 0
   23bae:	80 93 5d 31 	sts	0x315D, r24	; 0x80315d <udd_g_ctrlreq+0xa>
   23bb2:	90 93 5e 31 	sts	0x315E, r25	; 0x80315e <udd_g_ctrlreq+0xb>
   23bb6:	81 e0       	ldi	r24, 0x01	; 1
   23bb8:	5f c0       	rjmp	.+190    	; 0x23c78 <udi_cdc_comm_setup+0x134>
   23bba:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
   23bbe:	88 23       	and	r24, r24
   23bc0:	0c f4       	brge	.+2      	; 0x23bc4 <udi_cdc_comm_setup+0x80>
   23bc2:	59 c0       	rjmp	.+178    	; 0x23c76 <udi_cdc_comm_setup+0x132>
   23bc4:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
   23bc8:	88 2f       	mov	r24, r24
   23bca:	90 e0       	ldi	r25, 0x00	; 0
   23bcc:	80 76       	andi	r24, 0x60	; 96
   23bce:	99 27       	eor	r25, r25
   23bd0:	80 97       	sbiw	r24, 0x20	; 32
   23bd2:	09 f0       	breq	.+2      	; 0x23bd6 <udi_cdc_comm_setup+0x92>
   23bd4:	50 c0       	rjmp	.+160    	; 0x23c76 <udi_cdc_comm_setup+0x132>
   23bd6:	80 91 54 31 	lds	r24, 0x3154	; 0x803154 <udd_g_ctrlreq+0x1>
   23bda:	88 2f       	mov	r24, r24
   23bdc:	90 e0       	ldi	r25, 0x00	; 0
   23bde:	80 32       	cpi	r24, 0x20	; 32
   23be0:	91 05       	cpc	r25, r1
   23be2:	19 f0       	breq	.+6      	; 0x23bea <udi_cdc_comm_setup+0xa6>
   23be4:	82 97       	sbiw	r24, 0x22	; 34
   23be6:	49 f1       	breq	.+82     	; 0x23c3a <udi_cdc_comm_setup+0xf6>
   23be8:	46 c0       	rjmp	.+140    	; 0x23c76 <udi_cdc_comm_setup+0x132>
   23bea:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   23bee:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   23bf2:	07 97       	sbiw	r24, 0x07	; 7
   23bf4:	11 f0       	breq	.+4      	; 0x23bfa <udi_cdc_comm_setup+0xb6>
   23bf6:	80 e0       	ldi	r24, 0x00	; 0
   23bf8:	3f c0       	rjmp	.+126    	; 0x23c78 <udi_cdc_comm_setup+0x134>
   23bfa:	8f e9       	ldi	r24, 0x9F	; 159
   23bfc:	91 e0       	ldi	r25, 0x01	; 1
   23bfe:	80 93 5f 31 	sts	0x315F, r24	; 0x80315f <udd_g_ctrlreq+0xc>
   23c02:	90 93 60 31 	sts	0x3160, r25	; 0x803160 <udd_g_ctrlreq+0xd>
   23c06:	89 81       	ldd	r24, Y+1	; 0x01
   23c08:	28 2f       	mov	r18, r24
   23c0a:	30 e0       	ldi	r19, 0x00	; 0
   23c0c:	c9 01       	movw	r24, r18
   23c0e:	88 0f       	add	r24, r24
   23c10:	99 1f       	adc	r25, r25
   23c12:	88 0f       	add	r24, r24
   23c14:	99 1f       	adc	r25, r25
   23c16:	88 0f       	add	r24, r24
   23c18:	99 1f       	adc	r25, r25
   23c1a:	82 1b       	sub	r24, r18
   23c1c:	93 0b       	sbc	r25, r19
   23c1e:	84 5f       	subi	r24, 0xF4	; 244
   23c20:	93 4d       	sbci	r25, 0xD3	; 211
   23c22:	80 93 5b 31 	sts	0x315B, r24	; 0x80315b <udd_g_ctrlreq+0x8>
   23c26:	90 93 5c 31 	sts	0x315C, r25	; 0x80315c <udd_g_ctrlreq+0x9>
   23c2a:	87 e0       	ldi	r24, 0x07	; 7
   23c2c:	90 e0       	ldi	r25, 0x00	; 0
   23c2e:	80 93 5d 31 	sts	0x315D, r24	; 0x80315d <udd_g_ctrlreq+0xa>
   23c32:	90 93 5e 31 	sts	0x315E, r25	; 0x80315e <udd_g_ctrlreq+0xb>
   23c36:	81 e0       	ldi	r24, 0x01	; 1
   23c38:	1f c0       	rjmp	.+62     	; 0x23c78 <udi_cdc_comm_setup+0x134>
   23c3a:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   23c3e:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   23c42:	81 70       	andi	r24, 0x01	; 1
   23c44:	99 27       	eor	r25, r25
   23c46:	21 e0       	ldi	r18, 0x01	; 1
   23c48:	89 2b       	or	r24, r25
   23c4a:	09 f4       	brne	.+2      	; 0x23c4e <udi_cdc_comm_setup+0x10a>
   23c4c:	20 e0       	ldi	r18, 0x00	; 0
   23c4e:	62 2f       	mov	r22, r18
   23c50:	89 81       	ldd	r24, Y+1	; 0x01
   23c52:	0e 94 24 46 	call	0x8c48	; 0x8c48 <usb_callback_cdc_set_dtr>
   23c56:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   23c5a:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   23c5e:	82 70       	andi	r24, 0x02	; 2
   23c60:	99 27       	eor	r25, r25
   23c62:	21 e0       	ldi	r18, 0x01	; 1
   23c64:	89 2b       	or	r24, r25
   23c66:	09 f4       	brne	.+2      	; 0x23c6a <udi_cdc_comm_setup+0x126>
   23c68:	20 e0       	ldi	r18, 0x00	; 0
   23c6a:	62 2f       	mov	r22, r18
   23c6c:	89 81       	ldd	r24, Y+1	; 0x01
   23c6e:	0e 94 32 46 	call	0x8c64	; 0x8c64 <usb_callback_cdc_set_rts>
   23c72:	81 e0       	ldi	r24, 0x01	; 1
   23c74:	01 c0       	rjmp	.+2      	; 0x23c78 <udi_cdc_comm_setup+0x134>
   23c76:	80 e0       	ldi	r24, 0x00	; 0
   23c78:	0f 90       	pop	r0
   23c7a:	df 91       	pop	r29
   23c7c:	cf 91       	pop	r28
   23c7e:	08 95       	ret

00023c80 <udi_cdc_data_setup>:
   23c80:	cf 93       	push	r28
   23c82:	df 93       	push	r29
   23c84:	cd b7       	in	r28, 0x3d	; 61
   23c86:	de b7       	in	r29, 0x3e	; 62
   23c88:	80 e0       	ldi	r24, 0x00	; 0
   23c8a:	df 91       	pop	r29
   23c8c:	cf 91       	pop	r28
   23c8e:	08 95       	ret

00023c90 <udi_cdc_getsetting>:
   23c90:	cf 93       	push	r28
   23c92:	df 93       	push	r29
   23c94:	cd b7       	in	r28, 0x3d	; 61
   23c96:	de b7       	in	r29, 0x3e	; 62
   23c98:	80 e0       	ldi	r24, 0x00	; 0
   23c9a:	df 91       	pop	r29
   23c9c:	cf 91       	pop	r28
   23c9e:	08 95       	ret

00023ca0 <udi_cdc_data_sof_notify>:
   23ca0:	cf 93       	push	r28
   23ca2:	df 93       	push	r29
   23ca4:	cd b7       	in	r28, 0x3d	; 61
   23ca6:	de b7       	in	r29, 0x3e	; 62
   23ca8:	80 91 35 31 	lds	r24, 0x3135	; 0x803135 <port_notify.4989>
   23cac:	a4 d1       	rcall	.+840    	; 0x23ff6 <udi_cdc_tx_send>
   23cae:	00 00       	nop
   23cb0:	df 91       	pop	r29
   23cb2:	cf 91       	pop	r28
   23cb4:	08 95       	ret

00023cb6 <udi_cdc_setup_to_port>:
   23cb6:	cf 93       	push	r28
   23cb8:	df 93       	push	r29
   23cba:	1f 92       	push	r1
   23cbc:	cd b7       	in	r28, 0x3d	; 61
   23cbe:	de b7       	in	r29, 0x3e	; 62
   23cc0:	80 91 57 31 	lds	r24, 0x3157	; 0x803157 <udd_g_ctrlreq+0x4>
   23cc4:	90 91 58 31 	lds	r25, 0x3158	; 0x803158 <udd_g_ctrlreq+0x5>
   23cc8:	99 27       	eor	r25, r25
   23cca:	89 2b       	or	r24, r25
   23ccc:	11 f4       	brne	.+4      	; 0x23cd2 <udi_cdc_setup_to_port+0x1c>
   23cce:	19 82       	std	Y+1, r1	; 0x01
   23cd0:	02 c0       	rjmp	.+4      	; 0x23cd6 <udi_cdc_setup_to_port+0x20>
   23cd2:	19 82       	std	Y+1, r1	; 0x01
   23cd4:	00 00       	nop
   23cd6:	89 81       	ldd	r24, Y+1	; 0x01
   23cd8:	0f 90       	pop	r0
   23cda:	df 91       	pop	r29
   23cdc:	cf 91       	pop	r28
   23cde:	08 95       	ret

00023ce0 <udi_cdc_line_coding_received>:
   23ce0:	cf 93       	push	r28
   23ce2:	df 93       	push	r29
   23ce4:	1f 92       	push	r1
   23ce6:	cd b7       	in	r28, 0x3d	; 61
   23ce8:	de b7       	in	r29, 0x3e	; 62
   23cea:	e5 df       	rcall	.-54     	; 0x23cb6 <udi_cdc_setup_to_port>
   23cec:	89 83       	std	Y+1, r24	; 0x01
   23cee:	89 81       	ldd	r24, Y+1	; 0x01
   23cf0:	28 2f       	mov	r18, r24
   23cf2:	30 e0       	ldi	r19, 0x00	; 0
   23cf4:	c9 01       	movw	r24, r18
   23cf6:	88 0f       	add	r24, r24
   23cf8:	99 1f       	adc	r25, r25
   23cfa:	88 0f       	add	r24, r24
   23cfc:	99 1f       	adc	r25, r25
   23cfe:	88 0f       	add	r24, r24
   23d00:	99 1f       	adc	r25, r25
   23d02:	82 1b       	sub	r24, r18
   23d04:	93 0b       	sbc	r25, r19
   23d06:	84 5f       	subi	r24, 0xF4	; 244
   23d08:	93 4d       	sbci	r25, 0xD3	; 211
   23d0a:	bc 01       	movw	r22, r24
   23d0c:	89 81       	ldd	r24, Y+1	; 0x01
   23d0e:	0e 94 15 46 	call	0x8c2a	; 0x8c2a <usb_callback_config>
   23d12:	00 00       	nop
   23d14:	0f 90       	pop	r0
   23d16:	df 91       	pop	r29
   23d18:	cf 91       	pop	r28
   23d1a:	08 95       	ret

00023d1c <udi_cdc_rx_start>:
   23d1c:	0f 93       	push	r16
   23d1e:	1f 93       	push	r17
   23d20:	cf 93       	push	r28
   23d22:	df 93       	push	r29
   23d24:	00 d0       	rcall	.+0      	; 0x23d26 <udi_cdc_rx_start+0xa>
   23d26:	1f 92       	push	r1
   23d28:	cd b7       	in	r28, 0x3d	; 61
   23d2a:	de b7       	in	r29, 0x3e	; 62
   23d2c:	8c 83       	std	Y+4, r24	; 0x04
   23d2e:	1c 82       	std	Y+4, r1	; 0x04
   23d30:	45 dd       	rcall	.-1398   	; 0x237bc <cpu_irq_save>
   23d32:	8a 83       	std	Y+2, r24	; 0x02
   23d34:	8c 81       	ldd	r24, Y+4	; 0x04
   23d36:	88 2f       	mov	r24, r24
   23d38:	90 e0       	ldi	r25, 0x00	; 0
   23d3a:	88 55       	subi	r24, 0x58	; 88
   23d3c:	91 4d       	sbci	r25, 0xD1	; 209
   23d3e:	fc 01       	movw	r30, r24
   23d40:	80 81       	ld	r24, Z
   23d42:	8b 83       	std	Y+3, r24	; 0x03
   23d44:	8c 81       	ldd	r24, Y+4	; 0x04
   23d46:	88 2f       	mov	r24, r24
   23d48:	90 e0       	ldi	r25, 0x00	; 0
   23d4a:	85 55       	subi	r24, 0x55	; 85
   23d4c:	91 4d       	sbci	r25, 0xD1	; 209
   23d4e:	fc 01       	movw	r30, r24
   23d50:	80 81       	ld	r24, Z
   23d52:	88 23       	and	r24, r24
   23d54:	f1 f4       	brne	.+60     	; 0x23d92 <udi_cdc_rx_start+0x76>
   23d56:	8c 81       	ldd	r24, Y+4	; 0x04
   23d58:	88 2f       	mov	r24, r24
   23d5a:	90 e0       	ldi	r25, 0x00	; 0
   23d5c:	88 0f       	add	r24, r24
   23d5e:	99 1f       	adc	r25, r25
   23d60:	87 55       	subi	r24, 0x57	; 87
   23d62:	91 4d       	sbci	r25, 0xD1	; 209
   23d64:	fc 01       	movw	r30, r24
   23d66:	20 81       	ld	r18, Z
   23d68:	31 81       	ldd	r19, Z+1	; 0x01
   23d6a:	8c 81       	ldd	r24, Y+4	; 0x04
   23d6c:	48 2f       	mov	r20, r24
   23d6e:	50 e0       	ldi	r21, 0x00	; 0
   23d70:	8b 81       	ldd	r24, Y+3	; 0x03
   23d72:	88 2f       	mov	r24, r24
   23d74:	90 e0       	ldi	r25, 0x00	; 0
   23d76:	44 0f       	add	r20, r20
   23d78:	55 1f       	adc	r21, r21
   23d7a:	84 0f       	add	r24, r20
   23d7c:	95 1f       	adc	r25, r21
   23d7e:	88 0f       	add	r24, r24
   23d80:	99 1f       	adc	r25, r25
   23d82:	8c 55       	subi	r24, 0x5C	; 92
   23d84:	91 4d       	sbci	r25, 0xD1	; 209
   23d86:	fc 01       	movw	r30, r24
   23d88:	80 81       	ld	r24, Z
   23d8a:	91 81       	ldd	r25, Z+1	; 0x01
   23d8c:	28 17       	cp	r18, r24
   23d8e:	39 07       	cpc	r19, r25
   23d90:	20 f4       	brcc	.+8      	; 0x23d9a <udi_cdc_rx_start+0x7e>
   23d92:	8a 81       	ldd	r24, Y+2	; 0x02
   23d94:	23 dd       	rcall	.-1466   	; 0x237dc <cpu_irq_restore>
   23d96:	80 e0       	ldi	r24, 0x00	; 0
   23d98:	5b c0       	rjmp	.+182    	; 0x23e50 <udi_cdc_rx_start+0x134>
   23d9a:	8c 81       	ldd	r24, Y+4	; 0x04
   23d9c:	88 2f       	mov	r24, r24
   23d9e:	90 e0       	ldi	r25, 0x00	; 0
   23da0:	88 0f       	add	r24, r24
   23da2:	99 1f       	adc	r25, r25
   23da4:	87 55       	subi	r24, 0x57	; 87
   23da6:	91 4d       	sbci	r25, 0xD1	; 209
   23da8:	fc 01       	movw	r30, r24
   23daa:	10 82       	st	Z, r1
   23dac:	11 82       	std	Z+1, r1	; 0x01
   23dae:	8c 81       	ldd	r24, Y+4	; 0x04
   23db0:	88 2f       	mov	r24, r24
   23db2:	90 e0       	ldi	r25, 0x00	; 0
   23db4:	21 e0       	ldi	r18, 0x01	; 1
   23db6:	3b 81       	ldd	r19, Y+3	; 0x03
   23db8:	33 23       	and	r19, r19
   23dba:	09 f0       	breq	.+2      	; 0x23dbe <udi_cdc_rx_start+0xa2>
   23dbc:	20 e0       	ldi	r18, 0x00	; 0
   23dbe:	88 55       	subi	r24, 0x58	; 88
   23dc0:	91 4d       	sbci	r25, 0xD1	; 209
   23dc2:	fc 01       	movw	r30, r24
   23dc4:	20 83       	st	Z, r18
   23dc6:	8c 81       	ldd	r24, Y+4	; 0x04
   23dc8:	88 2f       	mov	r24, r24
   23dca:	90 e0       	ldi	r25, 0x00	; 0
   23dcc:	85 55       	subi	r24, 0x55	; 85
   23dce:	91 4d       	sbci	r25, 0xD1	; 209
   23dd0:	21 e0       	ldi	r18, 0x01	; 1
   23dd2:	fc 01       	movw	r30, r24
   23dd4:	20 83       	st	Z, r18
   23dd6:	8a 81       	ldd	r24, Y+2	; 0x02
   23dd8:	01 dd       	rcall	.-1534   	; 0x237dc <cpu_irq_restore>
   23dda:	8c 81       	ldd	r24, Y+4	; 0x04
   23ddc:	91 d2       	rcall	.+1314   	; 0x24300 <udi_cdc_multi_is_rx_ready>
   23dde:	88 23       	and	r24, r24
   23de0:	19 f0       	breq	.+6      	; 0x23de8 <udi_cdc_rx_start+0xcc>
   23de2:	8c 81       	ldd	r24, Y+4	; 0x04
   23de4:	0e 94 40 46 	call	0x8c80	; 0x8c80 <usb_callback_rx_notify>
   23de8:	8c 81       	ldd	r24, Y+4	; 0x04
   23dea:	88 2f       	mov	r24, r24
   23dec:	90 e0       	ldi	r25, 0x00	; 0
   23dee:	89 2b       	or	r24, r25
   23df0:	19 f4       	brne	.+6      	; 0x23df8 <udi_cdc_rx_start+0xdc>
   23df2:	82 e0       	ldi	r24, 0x02	; 2
   23df4:	89 83       	std	Y+1, r24	; 0x01
   23df6:	03 c0       	rjmp	.+6      	; 0x23dfe <udi_cdc_rx_start+0xe2>
   23df8:	82 e0       	ldi	r24, 0x02	; 2
   23dfa:	89 83       	std	Y+1, r24	; 0x01
   23dfc:	00 00       	nop
   23dfe:	8c 81       	ldd	r24, Y+4	; 0x04
   23e00:	68 2f       	mov	r22, r24
   23e02:	70 e0       	ldi	r23, 0x00	; 0
   23e04:	8b 81       	ldd	r24, Y+3	; 0x03
   23e06:	48 2f       	mov	r20, r24
   23e08:	50 e0       	ldi	r21, 0x00	; 0
   23e0a:	80 e4       	ldi	r24, 0x40	; 64
   23e0c:	91 e0       	ldi	r25, 0x01	; 1
   23e0e:	48 9f       	mul	r20, r24
   23e10:	90 01       	movw	r18, r0
   23e12:	49 9f       	mul	r20, r25
   23e14:	30 0d       	add	r19, r0
   23e16:	58 9f       	mul	r21, r24
   23e18:	30 0d       	add	r19, r0
   23e1a:	11 24       	eor	r1, r1
   23e1c:	cb 01       	movw	r24, r22
   23e1e:	96 95       	lsr	r25
   23e20:	98 2f       	mov	r25, r24
   23e22:	88 27       	eor	r24, r24
   23e24:	97 95       	ror	r25
   23e26:	87 95       	ror	r24
   23e28:	ac 01       	movw	r20, r24
   23e2a:	44 0f       	add	r20, r20
   23e2c:	55 1f       	adc	r21, r21
   23e2e:	44 0f       	add	r20, r20
   23e30:	55 1f       	adc	r21, r21
   23e32:	84 0f       	add	r24, r20
   23e34:	95 1f       	adc	r25, r21
   23e36:	82 0f       	add	r24, r18
   23e38:	93 1f       	adc	r25, r19
   23e3a:	8c 5d       	subi	r24, 0xDC	; 220
   23e3c:	93 4d       	sbci	r25, 0xD3	; 211
   23e3e:	05 e8       	ldi	r16, 0x85	; 133
   23e40:	11 e0       	ldi	r17, 0x01	; 1
   23e42:	20 e4       	ldi	r18, 0x40	; 64
   23e44:	31 e0       	ldi	r19, 0x01	; 1
   23e46:	ac 01       	movw	r20, r24
   23e48:	61 e0       	ldi	r22, 0x01	; 1
   23e4a:	89 81       	ldd	r24, Y+1	; 0x01
   23e4c:	0e 94 70 c1 	call	0x182e0	; 0x182e0 <udd_ep_run>
   23e50:	24 96       	adiw	r28, 0x04	; 4
   23e52:	cd bf       	out	0x3d, r28	; 61
   23e54:	de bf       	out	0x3e, r29	; 62
   23e56:	df 91       	pop	r29
   23e58:	cf 91       	pop	r28
   23e5a:	1f 91       	pop	r17
   23e5c:	0f 91       	pop	r16
   23e5e:	08 95       	ret

00023e60 <udi_cdc_data_received>:
   23e60:	0f 93       	push	r16
   23e62:	1f 93       	push	r17
   23e64:	cf 93       	push	r28
   23e66:	df 93       	push	r29
   23e68:	00 d0       	rcall	.+0      	; 0x23e6a <udi_cdc_data_received+0xa>
   23e6a:	00 d0       	rcall	.+0      	; 0x23e6c <udi_cdc_data_received+0xc>
   23e6c:	cd b7       	in	r28, 0x3d	; 61
   23e6e:	de b7       	in	r29, 0x3e	; 62
   23e70:	8b 83       	std	Y+3, r24	; 0x03
   23e72:	6c 83       	std	Y+4, r22	; 0x04
   23e74:	7d 83       	std	Y+5, r23	; 0x05
   23e76:	4e 83       	std	Y+6, r20	; 0x06
   23e78:	8e 81       	ldd	r24, Y+6	; 0x06
   23e7a:	88 2f       	mov	r24, r24
   23e7c:	90 e0       	ldi	r25, 0x00	; 0
   23e7e:	02 97       	sbiw	r24, 0x02	; 2
   23e80:	11 f4       	brne	.+4      	; 0x23e86 <udi_cdc_data_received+0x26>
   23e82:	19 82       	std	Y+1, r1	; 0x01
   23e84:	02 c0       	rjmp	.+4      	; 0x23e8a <udi_cdc_data_received+0x2a>
   23e86:	19 82       	std	Y+1, r1	; 0x01
   23e88:	00 00       	nop
   23e8a:	8b 81       	ldd	r24, Y+3	; 0x03
   23e8c:	88 23       	and	r24, r24
   23e8e:	09 f0       	breq	.+2      	; 0x23e92 <udi_cdc_data_received+0x32>
   23e90:	57 c0       	rjmp	.+174    	; 0x23f40 <udi_cdc_data_received+0xe0>
   23e92:	89 81       	ldd	r24, Y+1	; 0x01
   23e94:	88 2f       	mov	r24, r24
   23e96:	90 e0       	ldi	r25, 0x00	; 0
   23e98:	88 55       	subi	r24, 0x58	; 88
   23e9a:	91 4d       	sbci	r25, 0xD1	; 209
   23e9c:	fc 01       	movw	r30, r24
   23e9e:	90 81       	ld	r25, Z
   23ea0:	81 e0       	ldi	r24, 0x01	; 1
   23ea2:	99 23       	and	r25, r25
   23ea4:	09 f0       	breq	.+2      	; 0x23ea8 <udi_cdc_data_received+0x48>
   23ea6:	80 e0       	ldi	r24, 0x00	; 0
   23ea8:	8a 83       	std	Y+2, r24	; 0x02
   23eaa:	8c 81       	ldd	r24, Y+4	; 0x04
   23eac:	9d 81       	ldd	r25, Y+5	; 0x05
   23eae:	89 2b       	or	r24, r25
   23eb0:	51 f5       	brne	.+84     	; 0x23f06 <udi_cdc_data_received+0xa6>
   23eb2:	89 81       	ldd	r24, Y+1	; 0x01
   23eb4:	68 2f       	mov	r22, r24
   23eb6:	70 e0       	ldi	r23, 0x00	; 0
   23eb8:	8a 81       	ldd	r24, Y+2	; 0x02
   23eba:	48 2f       	mov	r20, r24
   23ebc:	50 e0       	ldi	r21, 0x00	; 0
   23ebe:	80 e4       	ldi	r24, 0x40	; 64
   23ec0:	91 e0       	ldi	r25, 0x01	; 1
   23ec2:	48 9f       	mul	r20, r24
   23ec4:	90 01       	movw	r18, r0
   23ec6:	49 9f       	mul	r20, r25
   23ec8:	30 0d       	add	r19, r0
   23eca:	58 9f       	mul	r21, r24
   23ecc:	30 0d       	add	r19, r0
   23ece:	11 24       	eor	r1, r1
   23ed0:	cb 01       	movw	r24, r22
   23ed2:	96 95       	lsr	r25
   23ed4:	98 2f       	mov	r25, r24
   23ed6:	88 27       	eor	r24, r24
   23ed8:	97 95       	ror	r25
   23eda:	87 95       	ror	r24
   23edc:	ac 01       	movw	r20, r24
   23ede:	44 0f       	add	r20, r20
   23ee0:	55 1f       	adc	r21, r21
   23ee2:	44 0f       	add	r20, r20
   23ee4:	55 1f       	adc	r21, r21
   23ee6:	84 0f       	add	r24, r20
   23ee8:	95 1f       	adc	r25, r21
   23eea:	82 0f       	add	r24, r18
   23eec:	93 1f       	adc	r25, r19
   23eee:	8c 5d       	subi	r24, 0xDC	; 220
   23ef0:	93 4d       	sbci	r25, 0xD3	; 211
   23ef2:	05 e8       	ldi	r16, 0x85	; 133
   23ef4:	11 e0       	ldi	r17, 0x01	; 1
   23ef6:	20 e4       	ldi	r18, 0x40	; 64
   23ef8:	31 e0       	ldi	r19, 0x01	; 1
   23efa:	ac 01       	movw	r20, r24
   23efc:	61 e0       	ldi	r22, 0x01	; 1
   23efe:	8e 81       	ldd	r24, Y+6	; 0x06
   23f00:	0e 94 70 c1 	call	0x182e0	; 0x182e0 <udd_ep_run>
   23f04:	1e c0       	rjmp	.+60     	; 0x23f42 <udi_cdc_data_received+0xe2>
   23f06:	89 81       	ldd	r24, Y+1	; 0x01
   23f08:	28 2f       	mov	r18, r24
   23f0a:	30 e0       	ldi	r19, 0x00	; 0
   23f0c:	8a 81       	ldd	r24, Y+2	; 0x02
   23f0e:	88 2f       	mov	r24, r24
   23f10:	90 e0       	ldi	r25, 0x00	; 0
   23f12:	22 0f       	add	r18, r18
   23f14:	33 1f       	adc	r19, r19
   23f16:	82 0f       	add	r24, r18
   23f18:	93 1f       	adc	r25, r19
   23f1a:	88 0f       	add	r24, r24
   23f1c:	99 1f       	adc	r25, r25
   23f1e:	8c 55       	subi	r24, 0x5C	; 92
   23f20:	91 4d       	sbci	r25, 0xD1	; 209
   23f22:	2c 81       	ldd	r18, Y+4	; 0x04
   23f24:	3d 81       	ldd	r19, Y+5	; 0x05
   23f26:	fc 01       	movw	r30, r24
   23f28:	20 83       	st	Z, r18
   23f2a:	31 83       	std	Z+1, r19	; 0x01
   23f2c:	89 81       	ldd	r24, Y+1	; 0x01
   23f2e:	88 2f       	mov	r24, r24
   23f30:	90 e0       	ldi	r25, 0x00	; 0
   23f32:	85 55       	subi	r24, 0x55	; 85
   23f34:	91 4d       	sbci	r25, 0xD1	; 209
   23f36:	fc 01       	movw	r30, r24
   23f38:	10 82       	st	Z, r1
   23f3a:	89 81       	ldd	r24, Y+1	; 0x01
   23f3c:	ef de       	rcall	.-546    	; 0x23d1c <udi_cdc_rx_start>
   23f3e:	01 c0       	rjmp	.+2      	; 0x23f42 <udi_cdc_data_received+0xe2>
   23f40:	00 00       	nop
   23f42:	26 96       	adiw	r28, 0x06	; 6
   23f44:	cd bf       	out	0x3d, r28	; 61
   23f46:	de bf       	out	0x3e, r29	; 62
   23f48:	df 91       	pop	r29
   23f4a:	cf 91       	pop	r28
   23f4c:	1f 91       	pop	r17
   23f4e:	0f 91       	pop	r16
   23f50:	08 95       	ret

00023f52 <udi_cdc_data_sent>:
   23f52:	cf 93       	push	r28
   23f54:	df 93       	push	r29
   23f56:	cd b7       	in	r28, 0x3d	; 61
   23f58:	de b7       	in	r29, 0x3e	; 62
   23f5a:	25 97       	sbiw	r28, 0x05	; 5
   23f5c:	cd bf       	out	0x3d, r28	; 61
   23f5e:	de bf       	out	0x3e, r29	; 62
   23f60:	8a 83       	std	Y+2, r24	; 0x02
   23f62:	6b 83       	std	Y+3, r22	; 0x03
   23f64:	7c 83       	std	Y+4, r23	; 0x04
   23f66:	4d 83       	std	Y+5, r20	; 0x05
   23f68:	8d 81       	ldd	r24, Y+5	; 0x05
   23f6a:	88 2f       	mov	r24, r24
   23f6c:	90 e0       	ldi	r25, 0x00	; 0
   23f6e:	81 38       	cpi	r24, 0x81	; 129
   23f70:	91 05       	cpc	r25, r1
   23f72:	11 f4       	brne	.+4      	; 0x23f78 <udi_cdc_data_sent+0x26>
   23f74:	19 82       	std	Y+1, r1	; 0x01
   23f76:	02 c0       	rjmp	.+4      	; 0x23f7c <udi_cdc_data_sent+0x2a>
   23f78:	19 82       	std	Y+1, r1	; 0x01
   23f7a:	00 00       	nop
   23f7c:	8a 81       	ldd	r24, Y+2	; 0x02
   23f7e:	88 23       	and	r24, r24
   23f80:	99 f5       	brne	.+102    	; 0x23fe8 <udi_cdc_data_sent+0x96>
   23f82:	89 81       	ldd	r24, Y+1	; 0x01
   23f84:	28 2f       	mov	r18, r24
   23f86:	30 e0       	ldi	r19, 0x00	; 0
   23f88:	89 81       	ldd	r24, Y+1	; 0x01
   23f8a:	88 2f       	mov	r24, r24
   23f8c:	90 e0       	ldi	r25, 0x00	; 0
   23f8e:	80 5d       	subi	r24, 0xD0	; 208
   23f90:	9e 4c       	sbci	r25, 0xCE	; 206
   23f92:	fc 01       	movw	r30, r24
   23f94:	90 81       	ld	r25, Z
   23f96:	81 e0       	ldi	r24, 0x01	; 1
   23f98:	99 23       	and	r25, r25
   23f9a:	09 f0       	breq	.+2      	; 0x23f9e <udi_cdc_data_sent+0x4c>
   23f9c:	80 e0       	ldi	r24, 0x00	; 0
   23f9e:	88 2f       	mov	r24, r24
   23fa0:	90 e0       	ldi	r25, 0x00	; 0
   23fa2:	22 0f       	add	r18, r18
   23fa4:	33 1f       	adc	r19, r19
   23fa6:	82 0f       	add	r24, r18
   23fa8:	93 1f       	adc	r25, r19
   23faa:	88 0f       	add	r24, r24
   23fac:	99 1f       	adc	r25, r25
   23fae:	84 5d       	subi	r24, 0xD4	; 212
   23fb0:	9e 4c       	sbci	r25, 0xCE	; 206
   23fb2:	fc 01       	movw	r30, r24
   23fb4:	10 82       	st	Z, r1
   23fb6:	11 82       	std	Z+1, r1	; 0x01
   23fb8:	89 81       	ldd	r24, Y+1	; 0x01
   23fba:	88 2f       	mov	r24, r24
   23fbc:	90 e0       	ldi	r25, 0x00	; 0
   23fbe:	8c 5c       	subi	r24, 0xCC	; 204
   23fc0:	9e 4c       	sbci	r25, 0xCE	; 206
   23fc2:	fc 01       	movw	r30, r24
   23fc4:	10 82       	st	Z, r1
   23fc6:	89 81       	ldd	r24, Y+1	; 0x01
   23fc8:	88 2f       	mov	r24, r24
   23fca:	90 e0       	ldi	r25, 0x00	; 0
   23fcc:	8d 5c       	subi	r24, 0xCD	; 205
   23fce:	9e 4c       	sbci	r25, 0xCE	; 206
   23fd0:	fc 01       	movw	r30, r24
   23fd2:	10 82       	st	Z, r1
   23fd4:	8b 81       	ldd	r24, Y+3	; 0x03
   23fd6:	9c 81       	ldd	r25, Y+4	; 0x04
   23fd8:	89 2b       	or	r24, r25
   23fda:	19 f0       	breq	.+6      	; 0x23fe2 <udi_cdc_data_sent+0x90>
   23fdc:	89 81       	ldd	r24, Y+1	; 0x01
   23fde:	0e 94 4e 46 	call	0x8c9c	; 0x8c9c <usb_callback_tx_empty_notify>
   23fe2:	89 81       	ldd	r24, Y+1	; 0x01
   23fe4:	08 d0       	rcall	.+16     	; 0x23ff6 <udi_cdc_tx_send>
   23fe6:	01 c0       	rjmp	.+2      	; 0x23fea <udi_cdc_data_sent+0x98>
   23fe8:	00 00       	nop
   23fea:	25 96       	adiw	r28, 0x05	; 5
   23fec:	cd bf       	out	0x3d, r28	; 61
   23fee:	de bf       	out	0x3e, r29	; 62
   23ff0:	df 91       	pop	r29
   23ff2:	cf 91       	pop	r28
   23ff4:	08 95       	ret

00023ff6 <udi_cdc_tx_send>:
   23ff6:	0f 93       	push	r16
   23ff8:	1f 93       	push	r17
   23ffa:	cf 93       	push	r28
   23ffc:	df 93       	push	r29
   23ffe:	cd b7       	in	r28, 0x3d	; 61
   24000:	de b7       	in	r29, 0x3e	; 62
   24002:	25 97       	sbiw	r28, 0x05	; 5
   24004:	cd bf       	out	0x3d, r28	; 61
   24006:	de bf       	out	0x3e, r29	; 62
   24008:	8d 83       	std	Y+5, r24	; 0x05
   2400a:	1d 82       	std	Y+5, r1	; 0x05
   2400c:	8d 81       	ldd	r24, Y+5	; 0x05
   2400e:	88 2f       	mov	r24, r24
   24010:	90 e0       	ldi	r25, 0x00	; 0
   24012:	8d 5c       	subi	r24, 0xCD	; 205
   24014:	9e 4c       	sbci	r25, 0xCE	; 206
   24016:	fc 01       	movw	r30, r24
   24018:	80 81       	ld	r24, Z
   2401a:	88 23       	and	r24, r24
   2401c:	09 f0       	breq	.+2      	; 0x24020 <udi_cdc_tx_send+0x2a>
   2401e:	1d c1       	rjmp	.+570    	; 0x2425a <udi_cdc_tx_send+0x264>
   24020:	0e 94 3a c0 	call	0x18074	; 0x18074 <udd_is_high_speed>
   24024:	88 23       	and	r24, r24
   24026:	81 f0       	breq	.+32     	; 0x24048 <udi_cdc_tx_send+0x52>
   24028:	8d 81       	ldd	r24, Y+5	; 0x05
   2402a:	88 2f       	mov	r24, r24
   2402c:	90 e0       	ldi	r25, 0x00	; 0
   2402e:	88 0f       	add	r24, r24
   24030:	99 1f       	adc	r25, r25
   24032:	8f 5c       	subi	r24, 0xCF	; 207
   24034:	9e 4c       	sbci	r25, 0xCE	; 206
   24036:	fc 01       	movw	r30, r24
   24038:	00 81       	ld	r16, Z
   2403a:	11 81       	ldd	r17, Z+1	; 0x01
   2403c:	0e 94 68 c0 	call	0x180d0	; 0x180d0 <udd_get_micro_frame_number>
   24040:	08 17       	cp	r16, r24
   24042:	19 07       	cpc	r17, r25
   24044:	89 f4       	brne	.+34     	; 0x24068 <udi_cdc_tx_send+0x72>
   24046:	0c c1       	rjmp	.+536    	; 0x24260 <udi_cdc_tx_send+0x26a>
   24048:	8d 81       	ldd	r24, Y+5	; 0x05
   2404a:	88 2f       	mov	r24, r24
   2404c:	90 e0       	ldi	r25, 0x00	; 0
   2404e:	88 0f       	add	r24, r24
   24050:	99 1f       	adc	r25, r25
   24052:	8f 5c       	subi	r24, 0xCF	; 207
   24054:	9e 4c       	sbci	r25, 0xCE	; 206
   24056:	fc 01       	movw	r30, r24
   24058:	00 81       	ld	r16, Z
   2405a:	11 81       	ldd	r17, Z+1	; 0x01
   2405c:	0e 94 5d c0 	call	0x180ba	; 0x180ba <udd_get_frame_number>
   24060:	08 17       	cp	r16, r24
   24062:	19 07       	cpc	r17, r25
   24064:	09 f4       	brne	.+2      	; 0x24068 <udi_cdc_tx_send+0x72>
   24066:	fb c0       	rjmp	.+502    	; 0x2425e <udi_cdc_tx_send+0x268>
   24068:	a9 db       	rcall	.-2222   	; 0x237bc <cpu_irq_save>
   2406a:	8b 83       	std	Y+3, r24	; 0x03
   2406c:	8d 81       	ldd	r24, Y+5	; 0x05
   2406e:	88 2f       	mov	r24, r24
   24070:	90 e0       	ldi	r25, 0x00	; 0
   24072:	80 5d       	subi	r24, 0xD0	; 208
   24074:	9e 4c       	sbci	r25, 0xCE	; 206
   24076:	fc 01       	movw	r30, r24
   24078:	80 81       	ld	r24, Z
   2407a:	89 83       	std	Y+1, r24	; 0x01
   2407c:	8d 81       	ldd	r24, Y+5	; 0x05
   2407e:	28 2f       	mov	r18, r24
   24080:	30 e0       	ldi	r19, 0x00	; 0
   24082:	89 81       	ldd	r24, Y+1	; 0x01
   24084:	88 2f       	mov	r24, r24
   24086:	90 e0       	ldi	r25, 0x00	; 0
   24088:	22 0f       	add	r18, r18
   2408a:	33 1f       	adc	r19, r19
   2408c:	82 0f       	add	r24, r18
   2408e:	93 1f       	adc	r25, r19
   24090:	88 0f       	add	r24, r24
   24092:	99 1f       	adc	r25, r25
   24094:	84 5d       	subi	r24, 0xD4	; 212
   24096:	9e 4c       	sbci	r25, 0xCE	; 206
   24098:	fc 01       	movw	r30, r24
   2409a:	80 81       	ld	r24, Z
   2409c:	91 81       	ldd	r25, Z+1	; 0x01
   2409e:	89 2b       	or	r24, r25
   240a0:	29 f5       	brne	.+74     	; 0x240ec <udi_cdc_tx_send+0xf6>
   240a2:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <sof_zlp_counter.5059>
   240a6:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <sof_zlp_counter.5059+0x1>
   240aa:	01 96       	adiw	r24, 0x01	; 1
   240ac:	80 93 36 31 	sts	0x3136, r24	; 0x803136 <sof_zlp_counter.5059>
   240b0:	90 93 37 31 	sts	0x3137, r25	; 0x803137 <sof_zlp_counter.5059+0x1>
   240b4:	0e 94 3a c0 	call	0x18074	; 0x18074 <udd_is_high_speed>
   240b8:	98 2f       	mov	r25, r24
   240ba:	81 e0       	ldi	r24, 0x01	; 1
   240bc:	89 27       	eor	r24, r25
   240be:	88 23       	and	r24, r24
   240c0:	39 f0       	breq	.+14     	; 0x240d0 <udi_cdc_tx_send+0xda>
   240c2:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <sof_zlp_counter.5059>
   240c6:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <sof_zlp_counter.5059+0x1>
   240ca:	84 36       	cpi	r24, 0x64	; 100
   240cc:	91 05       	cpc	r25, r1
   240ce:	58 f0       	brcs	.+22     	; 0x240e6 <udi_cdc_tx_send+0xf0>
   240d0:	0e 94 3a c0 	call	0x18074	; 0x18074 <udd_is_high_speed>
   240d4:	88 23       	and	r24, r24
   240d6:	51 f0       	breq	.+20     	; 0x240ec <udi_cdc_tx_send+0xf6>
   240d8:	80 91 36 31 	lds	r24, 0x3136	; 0x803136 <sof_zlp_counter.5059>
   240dc:	90 91 37 31 	lds	r25, 0x3137	; 0x803137 <sof_zlp_counter.5059+0x1>
   240e0:	80 32       	cpi	r24, 0x20	; 32
   240e2:	93 40       	sbci	r25, 0x03	; 3
   240e4:	18 f4       	brcc	.+6      	; 0x240ec <udi_cdc_tx_send+0xf6>
   240e6:	8b 81       	ldd	r24, Y+3	; 0x03
   240e8:	79 db       	rcall	.-2318   	; 0x237dc <cpu_irq_restore>
   240ea:	ba c0       	rjmp	.+372    	; 0x24260 <udi_cdc_tx_send+0x26a>
   240ec:	10 92 36 31 	sts	0x3136, r1	; 0x803136 <sof_zlp_counter.5059>
   240f0:	10 92 37 31 	sts	0x3137, r1	; 0x803137 <sof_zlp_counter.5059+0x1>
   240f4:	8d 81       	ldd	r24, Y+5	; 0x05
   240f6:	88 2f       	mov	r24, r24
   240f8:	90 e0       	ldi	r25, 0x00	; 0
   240fa:	8c 5c       	subi	r24, 0xCC	; 204
   240fc:	9e 4c       	sbci	r25, 0xCE	; 206
   240fe:	fc 01       	movw	r30, r24
   24100:	90 81       	ld	r25, Z
   24102:	81 e0       	ldi	r24, 0x01	; 1
   24104:	89 27       	eor	r24, r25
   24106:	88 23       	and	r24, r24
   24108:	69 f0       	breq	.+26     	; 0x24124 <udi_cdc_tx_send+0x12e>
   2410a:	8d 81       	ldd	r24, Y+5	; 0x05
   2410c:	88 2f       	mov	r24, r24
   2410e:	90 e0       	ldi	r25, 0x00	; 0
   24110:	21 e0       	ldi	r18, 0x01	; 1
   24112:	39 81       	ldd	r19, Y+1	; 0x01
   24114:	33 23       	and	r19, r19
   24116:	09 f0       	breq	.+2      	; 0x2411a <udi_cdc_tx_send+0x124>
   24118:	20 e0       	ldi	r18, 0x00	; 0
   2411a:	80 5d       	subi	r24, 0xD0	; 208
   2411c:	9e 4c       	sbci	r25, 0xCE	; 206
   2411e:	fc 01       	movw	r30, r24
   24120:	20 83       	st	Z, r18
   24122:	06 c0       	rjmp	.+12     	; 0x24130 <udi_cdc_tx_send+0x13a>
   24124:	81 e0       	ldi	r24, 0x01	; 1
   24126:	99 81       	ldd	r25, Y+1	; 0x01
   24128:	99 23       	and	r25, r25
   2412a:	09 f0       	breq	.+2      	; 0x2412e <udi_cdc_tx_send+0x138>
   2412c:	80 e0       	ldi	r24, 0x00	; 0
   2412e:	89 83       	std	Y+1, r24	; 0x01
   24130:	8d 81       	ldd	r24, Y+5	; 0x05
   24132:	88 2f       	mov	r24, r24
   24134:	90 e0       	ldi	r25, 0x00	; 0
   24136:	8d 5c       	subi	r24, 0xCD	; 205
   24138:	9e 4c       	sbci	r25, 0xCE	; 206
   2413a:	21 e0       	ldi	r18, 0x01	; 1
   2413c:	fc 01       	movw	r30, r24
   2413e:	20 83       	st	Z, r18
   24140:	8b 81       	ldd	r24, Y+3	; 0x03
   24142:	4c db       	rcall	.-2408   	; 0x237dc <cpu_irq_restore>
   24144:	8d 81       	ldd	r24, Y+5	; 0x05
   24146:	28 2f       	mov	r18, r24
   24148:	30 e0       	ldi	r19, 0x00	; 0
   2414a:	89 81       	ldd	r24, Y+1	; 0x01
   2414c:	88 2f       	mov	r24, r24
   2414e:	90 e0       	ldi	r25, 0x00	; 0
   24150:	22 0f       	add	r18, r18
   24152:	33 1f       	adc	r19, r19
   24154:	82 0f       	add	r24, r18
   24156:	93 1f       	adc	r25, r19
   24158:	88 0f       	add	r24, r24
   2415a:	99 1f       	adc	r25, r25
   2415c:	84 5d       	subi	r24, 0xD4	; 212
   2415e:	9e 4c       	sbci	r25, 0xCE	; 206
   24160:	fc 01       	movw	r30, r24
   24162:	80 81       	ld	r24, Z
   24164:	91 81       	ldd	r25, Z+1	; 0x01
   24166:	21 e0       	ldi	r18, 0x01	; 1
   24168:	80 34       	cpi	r24, 0x40	; 64
   2416a:	91 40       	sbci	r25, 0x01	; 1
   2416c:	09 f4       	brne	.+2      	; 0x24170 <udi_cdc_tx_send+0x17a>
   2416e:	20 e0       	ldi	r18, 0x00	; 0
   24170:	2c 83       	std	Y+4, r18	; 0x04
   24172:	8c 81       	ldd	r24, Y+4	; 0x04
   24174:	88 23       	and	r24, r24
   24176:	11 f1       	breq	.+68     	; 0x241bc <udi_cdc_tx_send+0x1c6>
   24178:	0e 94 3a c0 	call	0x18074	; 0x18074 <udd_is_high_speed>
   2417c:	88 23       	and	r24, r24
   2417e:	79 f0       	breq	.+30     	; 0x2419e <udi_cdc_tx_send+0x1a8>
   24180:	8d 81       	ldd	r24, Y+5	; 0x05
   24182:	08 2f       	mov	r16, r24
   24184:	10 e0       	ldi	r17, 0x00	; 0
   24186:	0e 94 68 c0 	call	0x180d0	; 0x180d0 <udd_get_micro_frame_number>
   2418a:	9c 01       	movw	r18, r24
   2418c:	c8 01       	movw	r24, r16
   2418e:	88 0f       	add	r24, r24
   24190:	99 1f       	adc	r25, r25
   24192:	8f 5c       	subi	r24, 0xCF	; 207
   24194:	9e 4c       	sbci	r25, 0xCE	; 206
   24196:	fc 01       	movw	r30, r24
   24198:	20 83       	st	Z, r18
   2419a:	31 83       	std	Z+1, r19	; 0x01
   2419c:	19 c0       	rjmp	.+50     	; 0x241d0 <udi_cdc_tx_send+0x1da>
   2419e:	8d 81       	ldd	r24, Y+5	; 0x05
   241a0:	08 2f       	mov	r16, r24
   241a2:	10 e0       	ldi	r17, 0x00	; 0
   241a4:	0e 94 5d c0 	call	0x180ba	; 0x180ba <udd_get_frame_number>
   241a8:	9c 01       	movw	r18, r24
   241aa:	c8 01       	movw	r24, r16
   241ac:	88 0f       	add	r24, r24
   241ae:	99 1f       	adc	r25, r25
   241b0:	8f 5c       	subi	r24, 0xCF	; 207
   241b2:	9e 4c       	sbci	r25, 0xCE	; 206
   241b4:	fc 01       	movw	r30, r24
   241b6:	20 83       	st	Z, r18
   241b8:	31 83       	std	Z+1, r19	; 0x01
   241ba:	0a c0       	rjmp	.+20     	; 0x241d0 <udi_cdc_tx_send+0x1da>
   241bc:	8d 81       	ldd	r24, Y+5	; 0x05
   241be:	88 2f       	mov	r24, r24
   241c0:	90 e0       	ldi	r25, 0x00	; 0
   241c2:	88 0f       	add	r24, r24
   241c4:	99 1f       	adc	r25, r25
   241c6:	8f 5c       	subi	r24, 0xCF	; 207
   241c8:	9e 4c       	sbci	r25, 0xCE	; 206
   241ca:	fc 01       	movw	r30, r24
   241cc:	10 82       	st	Z, r1
   241ce:	11 82       	std	Z+1, r1	; 0x01
   241d0:	8d 81       	ldd	r24, Y+5	; 0x05
   241d2:	88 2f       	mov	r24, r24
   241d4:	90 e0       	ldi	r25, 0x00	; 0
   241d6:	89 2b       	or	r24, r25
   241d8:	19 f4       	brne	.+6      	; 0x241e0 <udi_cdc_tx_send+0x1ea>
   241da:	81 e8       	ldi	r24, 0x81	; 129
   241dc:	8a 83       	std	Y+2, r24	; 0x02
   241de:	03 c0       	rjmp	.+6      	; 0x241e6 <udi_cdc_tx_send+0x1f0>
   241e0:	81 e8       	ldi	r24, 0x81	; 129
   241e2:	8a 83       	std	Y+2, r24	; 0x02
   241e4:	00 00       	nop
   241e6:	8d 81       	ldd	r24, Y+5	; 0x05
   241e8:	28 2f       	mov	r18, r24
   241ea:	30 e0       	ldi	r19, 0x00	; 0
   241ec:	89 81       	ldd	r24, Y+1	; 0x01
   241ee:	88 2f       	mov	r24, r24
   241f0:	90 e0       	ldi	r25, 0x00	; 0
   241f2:	22 0f       	add	r18, r18
   241f4:	33 1f       	adc	r19, r19
   241f6:	82 0f       	add	r24, r18
   241f8:	93 1f       	adc	r25, r19
   241fa:	88 0f       	add	r24, r24
   241fc:	99 1f       	adc	r25, r25
   241fe:	84 5d       	subi	r24, 0xD4	; 212
   24200:	9e 4c       	sbci	r25, 0xCE	; 206
   24202:	fc 01       	movw	r30, r24
   24204:	60 81       	ld	r22, Z
   24206:	71 81       	ldd	r23, Z+1	; 0x01
   24208:	8d 81       	ldd	r24, Y+5	; 0x05
   2420a:	e8 2f       	mov	r30, r24
   2420c:	f0 e0       	ldi	r31, 0x00	; 0
   2420e:	89 81       	ldd	r24, Y+1	; 0x01
   24210:	48 2f       	mov	r20, r24
   24212:	50 e0       	ldi	r21, 0x00	; 0
   24214:	80 e4       	ldi	r24, 0x40	; 64
   24216:	91 e0       	ldi	r25, 0x01	; 1
   24218:	48 9f       	mul	r20, r24
   2421a:	90 01       	movw	r18, r0
   2421c:	49 9f       	mul	r20, r25
   2421e:	30 0d       	add	r19, r0
   24220:	58 9f       	mul	r21, r24
   24222:	30 0d       	add	r19, r0
   24224:	11 24       	eor	r1, r1
   24226:	cf 01       	movw	r24, r30
   24228:	96 95       	lsr	r25
   2422a:	98 2f       	mov	r25, r24
   2422c:	88 27       	eor	r24, r24
   2422e:	97 95       	ror	r25
   24230:	87 95       	ror	r24
   24232:	ac 01       	movw	r20, r24
   24234:	44 0f       	add	r20, r20
   24236:	55 1f       	adc	r21, r21
   24238:	44 0f       	add	r20, r20
   2423a:	55 1f       	adc	r21, r21
   2423c:	84 0f       	add	r24, r20
   2423e:	95 1f       	adc	r25, r21
   24240:	82 0f       	add	r24, r18
   24242:	93 1f       	adc	r25, r19
   24244:	84 55       	subi	r24, 0x54	; 84
   24246:	91 4d       	sbci	r25, 0xD1	; 209
   24248:	01 e7       	ldi	r16, 0x71	; 113
   2424a:	11 e0       	ldi	r17, 0x01	; 1
   2424c:	9b 01       	movw	r18, r22
   2424e:	ac 01       	movw	r20, r24
   24250:	6c 81       	ldd	r22, Y+4	; 0x04
   24252:	8a 81       	ldd	r24, Y+2	; 0x02
   24254:	0e 94 70 c1 	call	0x182e0	; 0x182e0 <udd_ep_run>
   24258:	03 c0       	rjmp	.+6      	; 0x24260 <udi_cdc_tx_send+0x26a>
   2425a:	00 00       	nop
   2425c:	01 c0       	rjmp	.+2      	; 0x24260 <udi_cdc_tx_send+0x26a>
   2425e:	00 00       	nop
   24260:	25 96       	adiw	r28, 0x05	; 5
   24262:	cd bf       	out	0x3d, r28	; 61
   24264:	de bf       	out	0x3e, r29	; 62
   24266:	df 91       	pop	r29
   24268:	cf 91       	pop	r28
   2426a:	1f 91       	pop	r17
   2426c:	0f 91       	pop	r16
   2426e:	08 95       	ret

00024270 <udi_cdc_multi_get_nb_received_data>:
   24270:	cf 93       	push	r28
   24272:	df 93       	push	r29
   24274:	00 d0       	rcall	.+0      	; 0x24276 <udi_cdc_multi_get_nb_received_data+0x6>
   24276:	00 d0       	rcall	.+0      	; 0x24278 <udi_cdc_multi_get_nb_received_data+0x8>
   24278:	cd b7       	in	r28, 0x3d	; 61
   2427a:	de b7       	in	r29, 0x3e	; 62
   2427c:	8e 83       	std	Y+6, r24	; 0x06
   2427e:	1e 82       	std	Y+6, r1	; 0x06
   24280:	9d da       	rcall	.-2758   	; 0x237bc <cpu_irq_save>
   24282:	89 83       	std	Y+1, r24	; 0x01
   24284:	8e 81       	ldd	r24, Y+6	; 0x06
   24286:	88 2f       	mov	r24, r24
   24288:	90 e0       	ldi	r25, 0x00	; 0
   2428a:	88 0f       	add	r24, r24
   2428c:	99 1f       	adc	r25, r25
   2428e:	87 55       	subi	r24, 0x57	; 87
   24290:	91 4d       	sbci	r25, 0xD1	; 209
   24292:	fc 01       	movw	r30, r24
   24294:	80 81       	ld	r24, Z
   24296:	91 81       	ldd	r25, Z+1	; 0x01
   24298:	8a 83       	std	Y+2, r24	; 0x02
   2429a:	9b 83       	std	Y+3, r25	; 0x03
   2429c:	8e 81       	ldd	r24, Y+6	; 0x06
   2429e:	28 2f       	mov	r18, r24
   242a0:	30 e0       	ldi	r19, 0x00	; 0
   242a2:	8e 81       	ldd	r24, Y+6	; 0x06
   242a4:	88 2f       	mov	r24, r24
   242a6:	90 e0       	ldi	r25, 0x00	; 0
   242a8:	88 55       	subi	r24, 0x58	; 88
   242aa:	91 4d       	sbci	r25, 0xD1	; 209
   242ac:	fc 01       	movw	r30, r24
   242ae:	80 81       	ld	r24, Z
   242b0:	88 2f       	mov	r24, r24
   242b2:	90 e0       	ldi	r25, 0x00	; 0
   242b4:	22 0f       	add	r18, r18
   242b6:	33 1f       	adc	r19, r19
   242b8:	82 0f       	add	r24, r18
   242ba:	93 1f       	adc	r25, r19
   242bc:	88 0f       	add	r24, r24
   242be:	99 1f       	adc	r25, r25
   242c0:	8c 55       	subi	r24, 0x5C	; 92
   242c2:	91 4d       	sbci	r25, 0xD1	; 209
   242c4:	fc 01       	movw	r30, r24
   242c6:	20 81       	ld	r18, Z
   242c8:	31 81       	ldd	r19, Z+1	; 0x01
   242ca:	8a 81       	ldd	r24, Y+2	; 0x02
   242cc:	9b 81       	ldd	r25, Y+3	; 0x03
   242ce:	a9 01       	movw	r20, r18
   242d0:	48 1b       	sub	r20, r24
   242d2:	59 0b       	sbc	r21, r25
   242d4:	ca 01       	movw	r24, r20
   242d6:	8c 83       	std	Y+4, r24	; 0x04
   242d8:	9d 83       	std	Y+5, r25	; 0x05
   242da:	89 81       	ldd	r24, Y+1	; 0x01
   242dc:	7f da       	rcall	.-2818   	; 0x237dc <cpu_irq_restore>
   242de:	8c 81       	ldd	r24, Y+4	; 0x04
   242e0:	9d 81       	ldd	r25, Y+5	; 0x05
   242e2:	26 96       	adiw	r28, 0x06	; 6
   242e4:	cd bf       	out	0x3d, r28	; 61
   242e6:	de bf       	out	0x3e, r29	; 62
   242e8:	df 91       	pop	r29
   242ea:	cf 91       	pop	r28
   242ec:	08 95       	ret

000242ee <udi_cdc_get_nb_received_data>:
   242ee:	cf 93       	push	r28
   242f0:	df 93       	push	r29
   242f2:	cd b7       	in	r28, 0x3d	; 61
   242f4:	de b7       	in	r29, 0x3e	; 62
   242f6:	80 e0       	ldi	r24, 0x00	; 0
   242f8:	bb df       	rcall	.-138    	; 0x24270 <udi_cdc_multi_get_nb_received_data>
   242fa:	df 91       	pop	r29
   242fc:	cf 91       	pop	r28
   242fe:	08 95       	ret

00024300 <udi_cdc_multi_is_rx_ready>:
   24300:	cf 93       	push	r28
   24302:	df 93       	push	r29
   24304:	1f 92       	push	r1
   24306:	cd b7       	in	r28, 0x3d	; 61
   24308:	de b7       	in	r29, 0x3e	; 62
   2430a:	89 83       	std	Y+1, r24	; 0x01
   2430c:	89 81       	ldd	r24, Y+1	; 0x01
   2430e:	b0 df       	rcall	.-160    	; 0x24270 <udi_cdc_multi_get_nb_received_data>
   24310:	21 e0       	ldi	r18, 0x01	; 1
   24312:	89 2b       	or	r24, r25
   24314:	09 f4       	brne	.+2      	; 0x24318 <udi_cdc_multi_is_rx_ready+0x18>
   24316:	20 e0       	ldi	r18, 0x00	; 0
   24318:	82 2f       	mov	r24, r18
   2431a:	0f 90       	pop	r0
   2431c:	df 91       	pop	r29
   2431e:	cf 91       	pop	r28
   24320:	08 95       	ret

00024322 <udi_cdc_multi_getc>:
   24322:	cf 93       	push	r28
   24324:	df 93       	push	r29
   24326:	cd b7       	in	r28, 0x3d	; 61
   24328:	de b7       	in	r29, 0x3e	; 62
   2432a:	29 97       	sbiw	r28, 0x09	; 9
   2432c:	cd bf       	out	0x3d, r28	; 61
   2432e:	de bf       	out	0x3e, r29	; 62
   24330:	89 87       	std	Y+9, r24	; 0x09
   24332:	19 82       	std	Y+1, r1	; 0x01
   24334:	1a 82       	std	Y+2, r1	; 0x02
   24336:	19 86       	std	Y+9, r1	; 0x09
   24338:	89 85       	ldd	r24, Y+9	; 0x09
   2433a:	28 2f       	mov	r18, r24
   2433c:	30 e0       	ldi	r19, 0x00	; 0
   2433e:	c9 01       	movw	r24, r18
   24340:	88 0f       	add	r24, r24
   24342:	99 1f       	adc	r25, r25
   24344:	88 0f       	add	r24, r24
   24346:	99 1f       	adc	r25, r25
   24348:	88 0f       	add	r24, r24
   2434a:	99 1f       	adc	r25, r25
   2434c:	82 1b       	sub	r24, r18
   2434e:	93 0b       	sbc	r25, r19
   24350:	8e 5e       	subi	r24, 0xEE	; 238
   24352:	93 4d       	sbci	r25, 0xD3	; 211
   24354:	fc 01       	movw	r30, r24
   24356:	90 81       	ld	r25, Z
   24358:	81 e0       	ldi	r24, 0x01	; 1
   2435a:	99 30       	cpi	r25, 0x09	; 9
   2435c:	09 f0       	breq	.+2      	; 0x24360 <udi_cdc_multi_getc+0x3e>
   2435e:	80 e0       	ldi	r24, 0x00	; 0
   24360:	8b 83       	std	Y+3, r24	; 0x03
   24362:	2c da       	rcall	.-2984   	; 0x237bc <cpu_irq_save>
   24364:	8c 83       	std	Y+4, r24	; 0x04
   24366:	89 85       	ldd	r24, Y+9	; 0x09
   24368:	88 2f       	mov	r24, r24
   2436a:	90 e0       	ldi	r25, 0x00	; 0
   2436c:	88 0f       	add	r24, r24
   2436e:	99 1f       	adc	r25, r25
   24370:	87 55       	subi	r24, 0x57	; 87
   24372:	91 4d       	sbci	r25, 0xD1	; 209
   24374:	fc 01       	movw	r30, r24
   24376:	80 81       	ld	r24, Z
   24378:	91 81       	ldd	r25, Z+1	; 0x01
   2437a:	8d 83       	std	Y+5, r24	; 0x05
   2437c:	9e 83       	std	Y+6, r25	; 0x06
   2437e:	89 85       	ldd	r24, Y+9	; 0x09
   24380:	88 2f       	mov	r24, r24
   24382:	90 e0       	ldi	r25, 0x00	; 0
   24384:	88 55       	subi	r24, 0x58	; 88
   24386:	91 4d       	sbci	r25, 0xD1	; 209
   24388:	fc 01       	movw	r30, r24
   2438a:	80 81       	ld	r24, Z
   2438c:	8f 83       	std	Y+7, r24	; 0x07
   2438e:	89 85       	ldd	r24, Y+9	; 0x09
   24390:	28 2f       	mov	r18, r24
   24392:	30 e0       	ldi	r19, 0x00	; 0
   24394:	8f 81       	ldd	r24, Y+7	; 0x07
   24396:	88 2f       	mov	r24, r24
   24398:	90 e0       	ldi	r25, 0x00	; 0
   2439a:	22 0f       	add	r18, r18
   2439c:	33 1f       	adc	r19, r19
   2439e:	82 0f       	add	r24, r18
   243a0:	93 1f       	adc	r25, r19
   243a2:	88 0f       	add	r24, r24
   243a4:	99 1f       	adc	r25, r25
   243a6:	8c 55       	subi	r24, 0x5C	; 92
   243a8:	91 4d       	sbci	r25, 0xD1	; 209
   243aa:	fc 01       	movw	r30, r24
   243ac:	20 81       	ld	r18, Z
   243ae:	31 81       	ldd	r19, Z+1	; 0x01
   243b0:	41 e0       	ldi	r20, 0x01	; 1
   243b2:	8d 81       	ldd	r24, Y+5	; 0x05
   243b4:	9e 81       	ldd	r25, Y+6	; 0x06
   243b6:	82 17       	cp	r24, r18
   243b8:	93 07       	cpc	r25, r19
   243ba:	08 f4       	brcc	.+2      	; 0x243be <udi_cdc_multi_getc+0x9c>
   243bc:	40 e0       	ldi	r20, 0x00	; 0
   243be:	48 87       	std	Y+8, r20	; 0x08
   243c0:	8c 81       	ldd	r24, Y+4	; 0x04
   243c2:	0c da       	rcall	.-3048   	; 0x237dc <cpu_irq_restore>
   243c4:	88 85       	ldd	r24, Y+8	; 0x08
   243c6:	88 23       	and	r24, r24
   243c8:	49 f0       	breq	.+18     	; 0x243dc <udi_cdc_multi_getc+0xba>
   243ca:	90 91 22 2c 	lds	r25, 0x2C22	; 0x802c22 <udi_cdc_data_running>
   243ce:	81 e0       	ldi	r24, 0x01	; 1
   243d0:	89 27       	eor	r24, r25
   243d2:	88 23       	and	r24, r24
   243d4:	31 f2       	breq	.-116    	; 0x24362 <udi_cdc_multi_getc+0x40>
   243d6:	80 e0       	ldi	r24, 0x00	; 0
   243d8:	90 e0       	ldi	r25, 0x00	; 0
   243da:	4b c0       	rjmp	.+150    	; 0x24472 <udi_cdc_multi_getc+0x150>
   243dc:	89 85       	ldd	r24, Y+9	; 0x09
   243de:	68 2f       	mov	r22, r24
   243e0:	70 e0       	ldi	r23, 0x00	; 0
   243e2:	8f 81       	ldd	r24, Y+7	; 0x07
   243e4:	48 2f       	mov	r20, r24
   243e6:	50 e0       	ldi	r21, 0x00	; 0
   243e8:	80 e4       	ldi	r24, 0x40	; 64
   243ea:	91 e0       	ldi	r25, 0x01	; 1
   243ec:	48 9f       	mul	r20, r24
   243ee:	90 01       	movw	r18, r0
   243f0:	49 9f       	mul	r20, r25
   243f2:	30 0d       	add	r19, r0
   243f4:	58 9f       	mul	r21, r24
   243f6:	30 0d       	add	r19, r0
   243f8:	11 24       	eor	r1, r1
   243fa:	cb 01       	movw	r24, r22
   243fc:	96 95       	lsr	r25
   243fe:	98 2f       	mov	r25, r24
   24400:	88 27       	eor	r24, r24
   24402:	97 95       	ror	r25
   24404:	87 95       	ror	r24
   24406:	ac 01       	movw	r20, r24
   24408:	44 0f       	add	r20, r20
   2440a:	55 1f       	adc	r21, r21
   2440c:	44 0f       	add	r20, r20
   2440e:	55 1f       	adc	r21, r21
   24410:	84 0f       	add	r24, r20
   24412:	95 1f       	adc	r25, r21
   24414:	28 0f       	add	r18, r24
   24416:	39 1f       	adc	r19, r25
   24418:	8d 81       	ldd	r24, Y+5	; 0x05
   2441a:	9e 81       	ldd	r25, Y+6	; 0x06
   2441c:	82 0f       	add	r24, r18
   2441e:	93 1f       	adc	r25, r19
   24420:	8c 5d       	subi	r24, 0xDC	; 220
   24422:	93 4d       	sbci	r25, 0xD3	; 211
   24424:	fc 01       	movw	r30, r24
   24426:	80 81       	ld	r24, Z
   24428:	88 2f       	mov	r24, r24
   2442a:	90 e0       	ldi	r25, 0x00	; 0
   2442c:	29 81       	ldd	r18, Y+1	; 0x01
   2442e:	3a 81       	ldd	r19, Y+2	; 0x02
   24430:	82 2b       	or	r24, r18
   24432:	93 2b       	or	r25, r19
   24434:	89 83       	std	Y+1, r24	; 0x01
   24436:	9a 83       	std	Y+2, r25	; 0x02
   24438:	89 85       	ldd	r24, Y+9	; 0x09
   2443a:	88 2f       	mov	r24, r24
   2443c:	90 e0       	ldi	r25, 0x00	; 0
   2443e:	2d 81       	ldd	r18, Y+5	; 0x05
   24440:	3e 81       	ldd	r19, Y+6	; 0x06
   24442:	2f 5f       	subi	r18, 0xFF	; 255
   24444:	3f 4f       	sbci	r19, 0xFF	; 255
   24446:	88 0f       	add	r24, r24
   24448:	99 1f       	adc	r25, r25
   2444a:	87 55       	subi	r24, 0x57	; 87
   2444c:	91 4d       	sbci	r25, 0xD1	; 209
   2444e:	fc 01       	movw	r30, r24
   24450:	20 83       	st	Z, r18
   24452:	31 83       	std	Z+1, r19	; 0x01
   24454:	89 85       	ldd	r24, Y+9	; 0x09
   24456:	62 dc       	rcall	.-1852   	; 0x23d1c <udi_cdc_rx_start>
   24458:	8b 81       	ldd	r24, Y+3	; 0x03
   2445a:	88 23       	and	r24, r24
   2445c:	41 f0       	breq	.+16     	; 0x2446e <udi_cdc_multi_getc+0x14c>
   2445e:	1b 82       	std	Y+3, r1	; 0x03
   24460:	89 81       	ldd	r24, Y+1	; 0x01
   24462:	9a 81       	ldd	r25, Y+2	; 0x02
   24464:	98 2f       	mov	r25, r24
   24466:	88 27       	eor	r24, r24
   24468:	89 83       	std	Y+1, r24	; 0x01
   2446a:	9a 83       	std	Y+2, r25	; 0x02
   2446c:	7a cf       	rjmp	.-268    	; 0x24362 <udi_cdc_multi_getc+0x40>
   2446e:	89 81       	ldd	r24, Y+1	; 0x01
   24470:	9a 81       	ldd	r25, Y+2	; 0x02
   24472:	29 96       	adiw	r28, 0x09	; 9
   24474:	cd bf       	out	0x3d, r28	; 61
   24476:	de bf       	out	0x3e, r29	; 62
   24478:	df 91       	pop	r29
   2447a:	cf 91       	pop	r28
   2447c:	08 95       	ret

0002447e <udi_cdc_getc>:
   2447e:	cf 93       	push	r28
   24480:	df 93       	push	r29
   24482:	cd b7       	in	r28, 0x3d	; 61
   24484:	de b7       	in	r29, 0x3e	; 62
   24486:	80 e0       	ldi	r24, 0x00	; 0
   24488:	4c df       	rcall	.-360    	; 0x24322 <udi_cdc_multi_getc>
   2448a:	df 91       	pop	r29
   2448c:	cf 91       	pop	r28
   2448e:	08 95       	ret

00024490 <udi_cdc_multi_read_no_polling>:
   24490:	cf 93       	push	r28
   24492:	df 93       	push	r29
   24494:	cd b7       	in	r28, 0x3d	; 61
   24496:	de b7       	in	r29, 0x3e	; 62
   24498:	2d 97       	sbiw	r28, 0x0d	; 13
   2449a:	cd bf       	out	0x3d, r28	; 61
   2449c:	de bf       	out	0x3e, r29	; 62
   2449e:	89 87       	std	Y+9, r24	; 0x09
   244a0:	6a 87       	std	Y+10, r22	; 0x0a
   244a2:	7b 87       	std	Y+11, r23	; 0x0b
   244a4:	4c 87       	std	Y+12, r20	; 0x0c
   244a6:	5d 87       	std	Y+13, r21	; 0x0d
   244a8:	8a 85       	ldd	r24, Y+10	; 0x0a
   244aa:	9b 85       	ldd	r25, Y+11	; 0x0b
   244ac:	89 83       	std	Y+1, r24	; 0x01
   244ae:	9a 83       	std	Y+2, r25	; 0x02
   244b0:	19 86       	std	Y+9, r1	; 0x09
   244b2:	90 91 22 2c 	lds	r25, 0x2C22	; 0x802c22 <udi_cdc_data_running>
   244b6:	81 e0       	ldi	r24, 0x01	; 1
   244b8:	89 27       	eor	r24, r25
   244ba:	88 23       	and	r24, r24
   244bc:	19 f0       	breq	.+6      	; 0x244c4 <udi_cdc_multi_read_no_polling+0x34>
   244be:	80 e0       	ldi	r24, 0x00	; 0
   244c0:	90 e0       	ldi	r25, 0x00	; 0
   244c2:	95 c0       	rjmp	.+298    	; 0x245ee <udi_cdc_multi_read_no_polling+0x15e>
   244c4:	7b d9       	rcall	.-3338   	; 0x237bc <cpu_irq_save>
   244c6:	8b 83       	std	Y+3, r24	; 0x03
   244c8:	89 85       	ldd	r24, Y+9	; 0x09
   244ca:	88 2f       	mov	r24, r24
   244cc:	90 e0       	ldi	r25, 0x00	; 0
   244ce:	88 0f       	add	r24, r24
   244d0:	99 1f       	adc	r25, r25
   244d2:	87 55       	subi	r24, 0x57	; 87
   244d4:	91 4d       	sbci	r25, 0xD1	; 209
   244d6:	fc 01       	movw	r30, r24
   244d8:	80 81       	ld	r24, Z
   244da:	91 81       	ldd	r25, Z+1	; 0x01
   244dc:	8c 83       	std	Y+4, r24	; 0x04
   244de:	9d 83       	std	Y+5, r25	; 0x05
   244e0:	89 85       	ldd	r24, Y+9	; 0x09
   244e2:	88 2f       	mov	r24, r24
   244e4:	90 e0       	ldi	r25, 0x00	; 0
   244e6:	88 55       	subi	r24, 0x58	; 88
   244e8:	91 4d       	sbci	r25, 0xD1	; 209
   244ea:	fc 01       	movw	r30, r24
   244ec:	80 81       	ld	r24, Z
   244ee:	8e 83       	std	Y+6, r24	; 0x06
   244f0:	89 85       	ldd	r24, Y+9	; 0x09
   244f2:	28 2f       	mov	r18, r24
   244f4:	30 e0       	ldi	r19, 0x00	; 0
   244f6:	8e 81       	ldd	r24, Y+6	; 0x06
   244f8:	88 2f       	mov	r24, r24
   244fa:	90 e0       	ldi	r25, 0x00	; 0
   244fc:	22 0f       	add	r18, r18
   244fe:	33 1f       	adc	r19, r19
   24500:	82 0f       	add	r24, r18
   24502:	93 1f       	adc	r25, r19
   24504:	88 0f       	add	r24, r24
   24506:	99 1f       	adc	r25, r25
   24508:	8c 55       	subi	r24, 0x5C	; 92
   2450a:	91 4d       	sbci	r25, 0xD1	; 209
   2450c:	fc 01       	movw	r30, r24
   2450e:	20 81       	ld	r18, Z
   24510:	31 81       	ldd	r19, Z+1	; 0x01
   24512:	8c 81       	ldd	r24, Y+4	; 0x04
   24514:	9d 81       	ldd	r25, Y+5	; 0x05
   24516:	a9 01       	movw	r20, r18
   24518:	48 1b       	sub	r20, r24
   2451a:	59 0b       	sbc	r21, r25
   2451c:	ca 01       	movw	r24, r20
   2451e:	8f 83       	std	Y+7, r24	; 0x07
   24520:	98 87       	std	Y+8, r25	; 0x08
   24522:	8b 81       	ldd	r24, Y+3	; 0x03
   24524:	5b d9       	rcall	.-3402   	; 0x237dc <cpu_irq_restore>
   24526:	2f 81       	ldd	r18, Y+7	; 0x07
   24528:	38 85       	ldd	r19, Y+8	; 0x08
   2452a:	8c 85       	ldd	r24, Y+12	; 0x0c
   2452c:	9d 85       	ldd	r25, Y+13	; 0x0d
   2452e:	28 17       	cp	r18, r24
   24530:	39 07       	cpc	r19, r25
   24532:	20 f4       	brcc	.+8      	; 0x2453c <udi_cdc_multi_read_no_polling+0xac>
   24534:	8f 81       	ldd	r24, Y+7	; 0x07
   24536:	98 85       	ldd	r25, Y+8	; 0x08
   24538:	8c 87       	std	Y+12, r24	; 0x0c
   2453a:	9d 87       	std	Y+13, r25	; 0x0d
   2453c:	8c 85       	ldd	r24, Y+12	; 0x0c
   2453e:	9d 85       	ldd	r25, Y+13	; 0x0d
   24540:	89 2b       	or	r24, r25
   24542:	09 f4       	brne	.+2      	; 0x24546 <udi_cdc_multi_read_no_polling+0xb6>
   24544:	52 c0       	rjmp	.+164    	; 0x245ea <udi_cdc_multi_read_no_polling+0x15a>
   24546:	89 85       	ldd	r24, Y+9	; 0x09
   24548:	68 2f       	mov	r22, r24
   2454a:	70 e0       	ldi	r23, 0x00	; 0
   2454c:	8e 81       	ldd	r24, Y+6	; 0x06
   2454e:	48 2f       	mov	r20, r24
   24550:	50 e0       	ldi	r21, 0x00	; 0
   24552:	80 e4       	ldi	r24, 0x40	; 64
   24554:	91 e0       	ldi	r25, 0x01	; 1
   24556:	48 9f       	mul	r20, r24
   24558:	90 01       	movw	r18, r0
   2455a:	49 9f       	mul	r20, r25
   2455c:	30 0d       	add	r19, r0
   2455e:	58 9f       	mul	r21, r24
   24560:	30 0d       	add	r19, r0
   24562:	11 24       	eor	r1, r1
   24564:	cb 01       	movw	r24, r22
   24566:	96 95       	lsr	r25
   24568:	98 2f       	mov	r25, r24
   2456a:	88 27       	eor	r24, r24
   2456c:	97 95       	ror	r25
   2456e:	87 95       	ror	r24
   24570:	ac 01       	movw	r20, r24
   24572:	44 0f       	add	r20, r20
   24574:	55 1f       	adc	r21, r21
   24576:	44 0f       	add	r20, r20
   24578:	55 1f       	adc	r21, r21
   2457a:	84 0f       	add	r24, r20
   2457c:	95 1f       	adc	r25, r21
   2457e:	28 0f       	add	r18, r24
   24580:	39 1f       	adc	r19, r25
   24582:	8c 81       	ldd	r24, Y+4	; 0x04
   24584:	9d 81       	ldd	r25, Y+5	; 0x05
   24586:	82 0f       	add	r24, r18
   24588:	93 1f       	adc	r25, r19
   2458a:	9c 01       	movw	r18, r24
   2458c:	2c 5d       	subi	r18, 0xDC	; 220
   2458e:	33 4d       	sbci	r19, 0xD3	; 211
   24590:	4c 85       	ldd	r20, Y+12	; 0x0c
   24592:	5d 85       	ldd	r21, Y+13	; 0x0d
   24594:	89 81       	ldd	r24, Y+1	; 0x01
   24596:	9a 81       	ldd	r25, Y+2	; 0x02
   24598:	b9 01       	movw	r22, r18
   2459a:	0f 94 ff 3c 	call	0x279fe	; 0x279fe <memcpy>
   2459e:	0e d9       	rcall	.-3556   	; 0x237bc <cpu_irq_save>
   245a0:	8b 83       	std	Y+3, r24	; 0x03
   245a2:	89 85       	ldd	r24, Y+9	; 0x09
   245a4:	88 2f       	mov	r24, r24
   245a6:	90 e0       	ldi	r25, 0x00	; 0
   245a8:	29 85       	ldd	r18, Y+9	; 0x09
   245aa:	22 2f       	mov	r18, r18
   245ac:	30 e0       	ldi	r19, 0x00	; 0
   245ae:	22 0f       	add	r18, r18
   245b0:	33 1f       	adc	r19, r19
   245b2:	27 55       	subi	r18, 0x57	; 87
   245b4:	31 4d       	sbci	r19, 0xD1	; 209
   245b6:	f9 01       	movw	r30, r18
   245b8:	40 81       	ld	r20, Z
   245ba:	51 81       	ldd	r21, Z+1	; 0x01
   245bc:	2c 85       	ldd	r18, Y+12	; 0x0c
   245be:	3d 85       	ldd	r19, Y+13	; 0x0d
   245c0:	24 0f       	add	r18, r20
   245c2:	35 1f       	adc	r19, r21
   245c4:	88 0f       	add	r24, r24
   245c6:	99 1f       	adc	r25, r25
   245c8:	87 55       	subi	r24, 0x57	; 87
   245ca:	91 4d       	sbci	r25, 0xD1	; 209
   245cc:	fc 01       	movw	r30, r24
   245ce:	20 83       	st	Z, r18
   245d0:	31 83       	std	Z+1, r19	; 0x01
   245d2:	8b 81       	ldd	r24, Y+3	; 0x03
   245d4:	03 d9       	rcall	.-3578   	; 0x237dc <cpu_irq_restore>
   245d6:	29 81       	ldd	r18, Y+1	; 0x01
   245d8:	3a 81       	ldd	r19, Y+2	; 0x02
   245da:	8c 85       	ldd	r24, Y+12	; 0x0c
   245dc:	9d 85       	ldd	r25, Y+13	; 0x0d
   245de:	82 0f       	add	r24, r18
   245e0:	93 1f       	adc	r25, r19
   245e2:	89 83       	std	Y+1, r24	; 0x01
   245e4:	9a 83       	std	Y+2, r25	; 0x02
   245e6:	89 85       	ldd	r24, Y+9	; 0x09
   245e8:	99 db       	rcall	.-2254   	; 0x23d1c <udi_cdc_rx_start>
   245ea:	8f 81       	ldd	r24, Y+7	; 0x07
   245ec:	98 85       	ldd	r25, Y+8	; 0x08
   245ee:	2d 96       	adiw	r28, 0x0d	; 13
   245f0:	cd bf       	out	0x3d, r28	; 61
   245f2:	de bf       	out	0x3e, r29	; 62
   245f4:	df 91       	pop	r29
   245f6:	cf 91       	pop	r28
   245f8:	08 95       	ret

000245fa <udi_cdc_read_no_polling>:
   245fa:	cf 93       	push	r28
   245fc:	df 93       	push	r29
   245fe:	00 d0       	rcall	.+0      	; 0x24600 <udi_cdc_read_no_polling+0x6>
   24600:	1f 92       	push	r1
   24602:	cd b7       	in	r28, 0x3d	; 61
   24604:	de b7       	in	r29, 0x3e	; 62
   24606:	89 83       	std	Y+1, r24	; 0x01
   24608:	9a 83       	std	Y+2, r25	; 0x02
   2460a:	6b 83       	std	Y+3, r22	; 0x03
   2460c:	7c 83       	std	Y+4, r23	; 0x04
   2460e:	2b 81       	ldd	r18, Y+3	; 0x03
   24610:	3c 81       	ldd	r19, Y+4	; 0x04
   24612:	89 81       	ldd	r24, Y+1	; 0x01
   24614:	9a 81       	ldd	r25, Y+2	; 0x02
   24616:	a9 01       	movw	r20, r18
   24618:	bc 01       	movw	r22, r24
   2461a:	80 e0       	ldi	r24, 0x00	; 0
   2461c:	39 df       	rcall	.-398    	; 0x24490 <udi_cdc_multi_read_no_polling>
   2461e:	24 96       	adiw	r28, 0x04	; 4
   24620:	cd bf       	out	0x3d, r28	; 61
   24622:	de bf       	out	0x3e, r29	; 62
   24624:	df 91       	pop	r29
   24626:	cf 91       	pop	r28
   24628:	08 95       	ret

0002462a <udi_cdc_multi_get_free_tx_buffer>:
   2462a:	cf 93       	push	r28
   2462c:	df 93       	push	r29
   2462e:	cd b7       	in	r28, 0x3d	; 61
   24630:	de b7       	in	r29, 0x3e	; 62
   24632:	27 97       	sbiw	r28, 0x07	; 7
   24634:	cd bf       	out	0x3d, r28	; 61
   24636:	de bf       	out	0x3e, r29	; 62
   24638:	8f 83       	std	Y+7, r24	; 0x07
   2463a:	1f 82       	std	Y+7, r1	; 0x07
   2463c:	bf d8       	rcall	.-3714   	; 0x237bc <cpu_irq_save>
   2463e:	8b 83       	std	Y+3, r24	; 0x03
   24640:	8f 81       	ldd	r24, Y+7	; 0x07
   24642:	88 2f       	mov	r24, r24
   24644:	90 e0       	ldi	r25, 0x00	; 0
   24646:	80 5d       	subi	r24, 0xD0	; 208
   24648:	9e 4c       	sbci	r25, 0xCE	; 206
   2464a:	fc 01       	movw	r30, r24
   2464c:	80 81       	ld	r24, Z
   2464e:	8c 83       	std	Y+4, r24	; 0x04
   24650:	8f 81       	ldd	r24, Y+7	; 0x07
   24652:	28 2f       	mov	r18, r24
   24654:	30 e0       	ldi	r19, 0x00	; 0
   24656:	8c 81       	ldd	r24, Y+4	; 0x04
   24658:	88 2f       	mov	r24, r24
   2465a:	90 e0       	ldi	r25, 0x00	; 0
   2465c:	22 0f       	add	r18, r18
   2465e:	33 1f       	adc	r19, r19
   24660:	82 0f       	add	r24, r18
   24662:	93 1f       	adc	r25, r19
   24664:	88 0f       	add	r24, r24
   24666:	99 1f       	adc	r25, r25
   24668:	84 5d       	subi	r24, 0xD4	; 212
   2466a:	9e 4c       	sbci	r25, 0xCE	; 206
   2466c:	fc 01       	movw	r30, r24
   2466e:	80 81       	ld	r24, Z
   24670:	91 81       	ldd	r25, Z+1	; 0x01
   24672:	89 83       	std	Y+1, r24	; 0x01
   24674:	9a 83       	std	Y+2, r25	; 0x02
   24676:	89 81       	ldd	r24, Y+1	; 0x01
   24678:	9a 81       	ldd	r25, Y+2	; 0x02
   2467a:	80 34       	cpi	r24, 0x40	; 64
   2467c:	91 40       	sbci	r25, 0x01	; 1
   2467e:	61 f5       	brne	.+88     	; 0x246d8 <udi_cdc_multi_get_free_tx_buffer+0xae>
   24680:	8f 81       	ldd	r24, Y+7	; 0x07
   24682:	88 2f       	mov	r24, r24
   24684:	90 e0       	ldi	r25, 0x00	; 0
   24686:	8d 5c       	subi	r24, 0xCD	; 205
   24688:	9e 4c       	sbci	r25, 0xCE	; 206
   2468a:	fc 01       	movw	r30, r24
   2468c:	90 81       	ld	r25, Z
   2468e:	81 e0       	ldi	r24, 0x01	; 1
   24690:	89 27       	eor	r24, r25
   24692:	88 23       	and	r24, r24
   24694:	09 f1       	breq	.+66     	; 0x246d8 <udi_cdc_multi_get_free_tx_buffer+0xae>
   24696:	8f 81       	ldd	r24, Y+7	; 0x07
   24698:	88 2f       	mov	r24, r24
   2469a:	90 e0       	ldi	r25, 0x00	; 0
   2469c:	8c 5c       	subi	r24, 0xCC	; 204
   2469e:	9e 4c       	sbci	r25, 0xCE	; 206
   246a0:	fc 01       	movw	r30, r24
   246a2:	90 81       	ld	r25, Z
   246a4:	81 e0       	ldi	r24, 0x01	; 1
   246a6:	89 27       	eor	r24, r25
   246a8:	88 23       	and	r24, r24
   246aa:	b1 f0       	breq	.+44     	; 0x246d8 <udi_cdc_multi_get_free_tx_buffer+0xae>
   246ac:	8f 81       	ldd	r24, Y+7	; 0x07
   246ae:	88 2f       	mov	r24, r24
   246b0:	90 e0       	ldi	r25, 0x00	; 0
   246b2:	8c 5c       	subi	r24, 0xCC	; 204
   246b4:	9e 4c       	sbci	r25, 0xCE	; 206
   246b6:	21 e0       	ldi	r18, 0x01	; 1
   246b8:	fc 01       	movw	r30, r24
   246ba:	20 83       	st	Z, r18
   246bc:	8f 81       	ldd	r24, Y+7	; 0x07
   246be:	88 2f       	mov	r24, r24
   246c0:	90 e0       	ldi	r25, 0x00	; 0
   246c2:	21 e0       	ldi	r18, 0x01	; 1
   246c4:	3c 81       	ldd	r19, Y+4	; 0x04
   246c6:	33 23       	and	r19, r19
   246c8:	09 f0       	breq	.+2      	; 0x246cc <udi_cdc_multi_get_free_tx_buffer+0xa2>
   246ca:	20 e0       	ldi	r18, 0x00	; 0
   246cc:	80 5d       	subi	r24, 0xD0	; 208
   246ce:	9e 4c       	sbci	r25, 0xCE	; 206
   246d0:	fc 01       	movw	r30, r24
   246d2:	20 83       	st	Z, r18
   246d4:	19 82       	std	Y+1, r1	; 0x01
   246d6:	1a 82       	std	Y+2, r1	; 0x02
   246d8:	20 e4       	ldi	r18, 0x40	; 64
   246da:	31 e0       	ldi	r19, 0x01	; 1
   246dc:	89 81       	ldd	r24, Y+1	; 0x01
   246de:	9a 81       	ldd	r25, Y+2	; 0x02
   246e0:	a9 01       	movw	r20, r18
   246e2:	48 1b       	sub	r20, r24
   246e4:	59 0b       	sbc	r21, r25
   246e6:	ca 01       	movw	r24, r20
   246e8:	8d 83       	std	Y+5, r24	; 0x05
   246ea:	9e 83       	std	Y+6, r25	; 0x06
   246ec:	8b 81       	ldd	r24, Y+3	; 0x03
   246ee:	76 d8       	rcall	.-3860   	; 0x237dc <cpu_irq_restore>
   246f0:	8d 81       	ldd	r24, Y+5	; 0x05
   246f2:	9e 81       	ldd	r25, Y+6	; 0x06
   246f4:	27 96       	adiw	r28, 0x07	; 7
   246f6:	cd bf       	out	0x3d, r28	; 61
   246f8:	de bf       	out	0x3e, r29	; 62
   246fa:	df 91       	pop	r29
   246fc:	cf 91       	pop	r28
   246fe:	08 95       	ret

00024700 <udi_cdc_multi_is_tx_ready>:

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
   24700:	cf 93       	push	r28
   24702:	df 93       	push	r29
   24704:	1f 92       	push	r1
   24706:	cd b7       	in	r28, 0x3d	; 61
   24708:	de b7       	in	r29, 0x3e	; 62
   2470a:	89 83       	std	Y+1, r24	; 0x01
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
   2470c:	89 81       	ldd	r24, Y+1	; 0x01
   2470e:	8d df       	rcall	.-230    	; 0x2462a <udi_cdc_multi_get_free_tx_buffer>
   24710:	21 e0       	ldi	r18, 0x01	; 1
   24712:	89 2b       	or	r24, r25
   24714:	09 f4       	brne	.+2      	; 0x24718 <udi_cdc_multi_is_tx_ready+0x18>
   24716:	20 e0       	ldi	r18, 0x00	; 0
   24718:	82 2f       	mov	r24, r18
}
   2471a:	0f 90       	pop	r0
   2471c:	df 91       	pop	r29
   2471e:	cf 91       	pop	r28
   24720:	08 95       	ret

00024722 <udi_cdc_is_tx_ready>:

bool udi_cdc_is_tx_ready(void)
{
   24722:	cf 93       	push	r28
   24724:	df 93       	push	r29
   24726:	cd b7       	in	r28, 0x3d	; 61
   24728:	de b7       	in	r29, 0x3e	; 62
	return udi_cdc_multi_is_tx_ready(0);
   2472a:	80 e0       	ldi	r24, 0x00	; 0
   2472c:	e9 df       	rcall	.-46     	; 0x24700 <udi_cdc_multi_is_tx_ready>
}
   2472e:	df 91       	pop	r29
   24730:	cf 91       	pop	r28
   24732:	08 95       	ret

00024734 <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
   24734:	cf 93       	push	r28
   24736:	df 93       	push	r29
   24738:	cd b7       	in	r28, 0x3d	; 61
   2473a:	de b7       	in	r29, 0x3e	; 62
   2473c:	28 97       	sbiw	r28, 0x08	; 8
   2473e:	cd bf       	out	0x3d, r28	; 61
   24740:	de bf       	out	0x3e, r29	; 62
   24742:	8c 83       	std	Y+4, r24	; 0x04
   24744:	6d 83       	std	Y+5, r22	; 0x05
   24746:	7e 83       	std	Y+6, r23	; 0x06
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
   24748:	1c 82       	std	Y+4, r1	; 0x04
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
   2474a:	8c 81       	ldd	r24, Y+4	; 0x04
   2474c:	28 2f       	mov	r18, r24
   2474e:	30 e0       	ldi	r19, 0x00	; 0
   24750:	c9 01       	movw	r24, r18
   24752:	88 0f       	add	r24, r24
   24754:	99 1f       	adc	r25, r25
   24756:	88 0f       	add	r24, r24
   24758:	99 1f       	adc	r25, r25
   2475a:	88 0f       	add	r24, r24
   2475c:	99 1f       	adc	r25, r25
   2475e:	82 1b       	sub	r24, r18
   24760:	93 0b       	sbc	r25, r19
   24762:	8e 5e       	subi	r24, 0xEE	; 238
   24764:	93 4d       	sbci	r25, 0xD3	; 211
   24766:	dc 01       	movw	r26, r24
   24768:	9c 91       	ld	r25, X
   2476a:	81 e0       	ldi	r24, 0x01	; 1
   2476c:	99 30       	cpi	r25, 0x09	; 9
   2476e:	09 f0       	breq	.+2      	; 0x24772 <udi_cdc_multi_putc+0x3e>
   24770:	80 e0       	ldi	r24, 0x00	; 0
   24772:	89 83       	std	Y+1, r24	; 0x01

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   24774:	8c 81       	ldd	r24, Y+4	; 0x04
   24776:	c4 df       	rcall	.-120    	; 0x24700 <udi_cdc_multi_is_tx_ready>
   24778:	98 2f       	mov	r25, r24
   2477a:	81 e0       	ldi	r24, 0x01	; 1
   2477c:	89 27       	eor	r24, r25
   2477e:	88 23       	and	r24, r24
   24780:	49 f0       	breq	.+18     	; 0x24794 <udi_cdc_multi_putc+0x60>
		if (!udi_cdc_data_running) {
   24782:	90 91 22 2c 	lds	r25, 0x2C22	; 0x802c22 <udi_cdc_data_running>
   24786:	81 e0       	ldi	r24, 0x01	; 1
   24788:	89 27       	eor	r24, r25
   2478a:	88 23       	and	r24, r24
   2478c:	99 f3       	breq	.-26     	; 0x24774 <udi_cdc_multi_putc+0x40>
			return false;
   2478e:	80 e0       	ldi	r24, 0x00	; 0
   24790:	90 e0       	ldi	r25, 0x00	; 0
		}
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
   24792:	63 c0       	rjmp	.+198    	; 0x2485a <udi_cdc_multi_putc+0x126>
   24794:	13 d8       	rcall	.-4058   	; 0x237bc <cpu_irq_save>
   24796:	8a 83       	std	Y+2, r24	; 0x02
	buf_sel = udi_cdc_tx_buf_sel[port];
   24798:	8c 81       	ldd	r24, Y+4	; 0x04
   2479a:	88 2f       	mov	r24, r24
   2479c:	90 e0       	ldi	r25, 0x00	; 0
   2479e:	80 5d       	subi	r24, 0xD0	; 208
   247a0:	9e 4c       	sbci	r25, 0xCE	; 206
   247a2:	fc 01       	movw	r30, r24
   247a4:	80 81       	ld	r24, Z
   247a6:	8b 83       	std	Y+3, r24	; 0x03
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
   247a8:	8c 81       	ldd	r24, Y+4	; 0x04
   247aa:	a8 2f       	mov	r26, r24
   247ac:	b0 e0       	ldi	r27, 0x00	; 0
   247ae:	8b 81       	ldd	r24, Y+3	; 0x03
   247b0:	68 2f       	mov	r22, r24
   247b2:	70 e0       	ldi	r23, 0x00	; 0
   247b4:	8c 81       	ldd	r24, Y+4	; 0x04
   247b6:	48 2f       	mov	r20, r24
   247b8:	50 e0       	ldi	r21, 0x00	; 0
   247ba:	8b 81       	ldd	r24, Y+3	; 0x03
   247bc:	88 2f       	mov	r24, r24
   247be:	90 e0       	ldi	r25, 0x00	; 0
   247c0:	9a 01       	movw	r18, r20
   247c2:	22 0f       	add	r18, r18
   247c4:	33 1f       	adc	r19, r19
   247c6:	28 0f       	add	r18, r24
   247c8:	39 1f       	adc	r19, r25
   247ca:	22 0f       	add	r18, r18
   247cc:	33 1f       	adc	r19, r19
   247ce:	24 5d       	subi	r18, 0xD4	; 212
   247d0:	3e 4c       	sbci	r19, 0xCE	; 206
   247d2:	f9 01       	movw	r30, r18
   247d4:	20 81       	ld	r18, Z
   247d6:	31 81       	ldd	r19, Z+1	; 0x01
   247d8:	f9 01       	movw	r30, r18
   247da:	31 96       	adiw	r30, 0x01	; 1
   247dc:	ef 83       	std	Y+7, r30	; 0x07
   247de:	f8 87       	std	Y+8, r31	; 0x08
   247e0:	44 0f       	add	r20, r20
   247e2:	55 1f       	adc	r21, r21
   247e4:	84 0f       	add	r24, r20
   247e6:	95 1f       	adc	r25, r21
   247e8:	88 0f       	add	r24, r24
   247ea:	99 1f       	adc	r25, r25
   247ec:	84 5d       	subi	r24, 0xD4	; 212
   247ee:	9e 4c       	sbci	r25, 0xCE	; 206
   247f0:	4f 81       	ldd	r20, Y+7	; 0x07
   247f2:	58 85       	ldd	r21, Y+8	; 0x08
   247f4:	fc 01       	movw	r30, r24
   247f6:	40 83       	st	Z, r20
   247f8:	51 83       	std	Z+1, r21	; 0x01
   247fa:	ed 81       	ldd	r30, Y+5	; 0x05
   247fc:	80 e4       	ldi	r24, 0x40	; 64
   247fe:	91 e0       	ldi	r25, 0x01	; 1
   24800:	68 9f       	mul	r22, r24
   24802:	a0 01       	movw	r20, r0
   24804:	69 9f       	mul	r22, r25
   24806:	50 0d       	add	r21, r0
   24808:	78 9f       	mul	r23, r24
   2480a:	50 0d       	add	r21, r0
   2480c:	11 24       	eor	r1, r1
   2480e:	cd 01       	movw	r24, r26
   24810:	96 95       	lsr	r25
   24812:	98 2f       	mov	r25, r24
   24814:	88 27       	eor	r24, r24
   24816:	97 95       	ror	r25
   24818:	87 95       	ror	r24
   2481a:	bc 01       	movw	r22, r24
   2481c:	66 0f       	add	r22, r22
   2481e:	77 1f       	adc	r23, r23
   24820:	66 0f       	add	r22, r22
   24822:	77 1f       	adc	r23, r23
   24824:	86 0f       	add	r24, r22
   24826:	97 1f       	adc	r25, r23
   24828:	84 0f       	add	r24, r20
   2482a:	95 1f       	adc	r25, r21
   2482c:	82 0f       	add	r24, r18
   2482e:	93 1f       	adc	r25, r19
   24830:	84 55       	subi	r24, 0x54	; 84
   24832:	91 4d       	sbci	r25, 0xD1	; 209
   24834:	dc 01       	movw	r26, r24
   24836:	ec 93       	st	X, r30
	cpu_irq_restore(flags);
   24838:	8a 81       	ldd	r24, Y+2	; 0x02
   2483a:	0f 94 ee 1b 	call	0x237dc	; 0x237dc <cpu_irq_restore>

	if (b_databit_9) {
   2483e:	89 81       	ldd	r24, Y+1	; 0x01
   24840:	88 23       	and	r24, r24
   24842:	49 f0       	breq	.+18     	; 0x24856 <udi_cdc_multi_putc+0x122>
		// Send MSB
		b_databit_9 = false;
   24844:	19 82       	std	Y+1, r1	; 0x01
		value = value >> 8;
   24846:	8d 81       	ldd	r24, Y+5	; 0x05
   24848:	9e 81       	ldd	r25, Y+6	; 0x06
   2484a:	89 2f       	mov	r24, r25
   2484c:	99 0f       	add	r25, r25
   2484e:	99 0b       	sbc	r25, r25
   24850:	8d 83       	std	Y+5, r24	; 0x05
   24852:	9e 83       	std	Y+6, r25	; 0x06
		goto udi_cdc_putc_process_one_byte;
   24854:	8f cf       	rjmp	.-226    	; 0x24774 <udi_cdc_multi_putc+0x40>
	}
	return true;
   24856:	81 e0       	ldi	r24, 0x01	; 1
   24858:	90 e0       	ldi	r25, 0x00	; 0
}
   2485a:	28 96       	adiw	r28, 0x08	; 8
   2485c:	cd bf       	out	0x3d, r28	; 61
   2485e:	de bf       	out	0x3e, r29	; 62
   24860:	df 91       	pop	r29
   24862:	cf 91       	pop	r28
   24864:	08 95       	ret

00024866 <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
   24866:	cf 93       	push	r28
   24868:	df 93       	push	r29
   2486a:	1f 92       	push	r1
   2486c:	1f 92       	push	r1
   2486e:	cd b7       	in	r28, 0x3d	; 61
   24870:	de b7       	in	r29, 0x3e	; 62
   24872:	89 83       	std	Y+1, r24	; 0x01
   24874:	9a 83       	std	Y+2, r25	; 0x02
	return udi_cdc_multi_putc(0, value);
   24876:	89 81       	ldd	r24, Y+1	; 0x01
   24878:	9a 81       	ldd	r25, Y+2	; 0x02
   2487a:	bc 01       	movw	r22, r24
   2487c:	80 e0       	ldi	r24, 0x00	; 0
   2487e:	5a df       	rcall	.-332    	; 0x24734 <udi_cdc_multi_putc>
}
   24880:	0f 90       	pop	r0
   24882:	0f 90       	pop	r0
   24884:	df 91       	pop	r29
   24886:	cf 91       	pop	r28
   24888:	08 95       	ret

0002488a <udc_get_string_serial_name>:
//! @}

usb_iface_desc_t UDC_DESC_STORAGE *udc_get_interface_desc(void)
{
	return udc_ptr_iface;
}
   2488a:	cf 93       	push	r28
   2488c:	df 93       	push	r29
   2488e:	cd b7       	in	r28, 0x3d	; 61
   24890:	de b7       	in	r29, 0x3e	; 62
   24892:	84 e1       	ldi	r24, 0x14	; 20
   24894:	91 e2       	ldi	r25, 0x21	; 33
   24896:	df 91       	pop	r29
   24898:	cf 91       	pop	r28
   2489a:	08 95       	ret

0002489c <udc_get_eof_conf>:
 * \brief Returns a value to check the end of USB Configuration descriptor
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
   2489c:	cf 93       	push	r28
   2489e:	df 93       	push	r29
   248a0:	cd b7       	in	r28, 0x3d	; 61
   248a2:	de b7       	in	r29, 0x3e	; 62
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
   248a4:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   248a8:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   248ac:	fc 01       	movw	r30, r24
   248ae:	20 81       	ld	r18, Z
   248b0:	31 81       	ldd	r19, Z+1	; 0x01
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   248b2:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   248b6:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   248ba:	fc 01       	movw	r30, r24
   248bc:	80 81       	ld	r24, Z
   248be:	91 81       	ldd	r25, Z+1	; 0x01
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
   248c0:	fc 01       	movw	r30, r24
   248c2:	82 81       	ldd	r24, Z+2	; 0x02
   248c4:	93 81       	ldd	r25, Z+3	; 0x03
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   248c6:	82 0f       	add	r24, r18
   248c8:	93 1f       	adc	r25, r19
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
}
   248ca:	df 91       	pop	r29
   248cc:	cf 91       	pop	r28
   248ce:	08 95       	ret

000248d0 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
   248d0:	cf 93       	push	r28
   248d2:	df 93       	push	r29
   248d4:	cd b7       	in	r28, 0x3d	; 61
   248d6:	de b7       	in	r29, 0x3e	; 62
   248d8:	25 97       	sbiw	r28, 0x05	; 5
   248da:	cd bf       	out	0x3d, r28	; 61
   248dc:	de bf       	out	0x3e, r29	; 62
   248de:	8b 83       	std	Y+3, r24	; 0x03
   248e0:	9c 83       	std	Y+4, r25	; 0x04
   248e2:	6d 83       	std	Y+5, r22	; 0x05
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
   248e4:	db df       	rcall	.-74     	; 0x2489c <udc_get_eof_conf>
   248e6:	89 83       	std	Y+1, r24	; 0x01
   248e8:	9a 83       	std	Y+2, r25	; 0x02
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
   248ea:	8b 81       	ldd	r24, Y+3	; 0x03
   248ec:	9c 81       	ldd	r25, Y+4	; 0x04
   248ee:	fc 01       	movw	r30, r24
   248f0:	80 81       	ld	r24, Z
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   248f2:	88 2f       	mov	r24, r24
   248f4:	90 e0       	ldi	r25, 0x00	; 0
   248f6:	2b 81       	ldd	r18, Y+3	; 0x03
   248f8:	3c 81       	ldd	r19, Y+4	; 0x04
   248fa:	82 0f       	add	r24, r18
   248fc:	93 1f       	adc	r25, r19
   248fe:	8b 83       	std	Y+3, r24	; 0x03
   24900:	9c 83       	std	Y+4, r25	; 0x04
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   24902:	1c c0       	rjmp	.+56     	; 0x2493c <udc_next_desc_in_iface+0x6c>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   24904:	8b 81       	ldd	r24, Y+3	; 0x03
   24906:	9c 81       	ldd	r25, Y+4	; 0x04
   24908:	fc 01       	movw	r30, r24
   2490a:	81 81       	ldd	r24, Z+1	; 0x01
   2490c:	84 30       	cpi	r24, 0x04	; 4
   2490e:	f1 f0       	breq	.+60     	; 0x2494c <udc_next_desc_in_iface+0x7c>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   24910:	8b 81       	ldd	r24, Y+3	; 0x03
   24912:	9c 81       	ldd	r25, Y+4	; 0x04
   24914:	fc 01       	movw	r30, r24
   24916:	91 81       	ldd	r25, Z+1	; 0x01
   24918:	8d 81       	ldd	r24, Y+5	; 0x05
   2491a:	98 17       	cp	r25, r24
   2491c:	19 f4       	brne	.+6      	; 0x24924 <udc_next_desc_in_iface+0x54>
			return desc; // Specific descriptor found
   2491e:	8b 81       	ldd	r24, Y+3	; 0x03
   24920:	9c 81       	ldd	r25, Y+4	; 0x04
   24922:	17 c0       	rjmp	.+46     	; 0x24952 <udc_next_desc_in_iface+0x82>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
   24924:	8b 81       	ldd	r24, Y+3	; 0x03
   24926:	9c 81       	ldd	r25, Y+4	; 0x04
   24928:	fc 01       	movw	r30, r24
   2492a:	80 81       	ld	r24, Z
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   2492c:	88 2f       	mov	r24, r24
   2492e:	90 e0       	ldi	r25, 0x00	; 0
   24930:	2b 81       	ldd	r18, Y+3	; 0x03
   24932:	3c 81       	ldd	r19, Y+4	; 0x04
   24934:	82 0f       	add	r24, r18
   24936:	93 1f       	adc	r25, r19
   24938:	8b 83       	std	Y+3, r24	; 0x03
   2493a:	9c 83       	std	Y+4, r25	; 0x04
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   2493c:	29 81       	ldd	r18, Y+1	; 0x01
   2493e:	3a 81       	ldd	r19, Y+2	; 0x02
   24940:	8b 81       	ldd	r24, Y+3	; 0x03
   24942:	9c 81       	ldd	r25, Y+4	; 0x04
   24944:	82 17       	cp	r24, r18
   24946:	93 07       	cpc	r25, r19
   24948:	e8 f2       	brcs	.-70     	; 0x24904 <udc_next_desc_in_iface+0x34>
   2494a:	01 c0       	rjmp	.+2      	; 0x2494e <udc_next_desc_in_iface+0x7e>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
			break; // End of global interface descriptor
   2494c:	00 00       	nop
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
   2494e:	80 e0       	ldi	r24, 0x00	; 0
   24950:	90 e0       	ldi	r25, 0x00	; 0
}
   24952:	25 96       	adiw	r28, 0x05	; 5
   24954:	cd bf       	out	0x3d, r28	; 61
   24956:	de bf       	out	0x3e, r29	; 62
   24958:	df 91       	pop	r29
   2495a:	cf 91       	pop	r28
   2495c:	08 95       	ret

0002495e <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
   2495e:	cf 93       	push	r28
   24960:	df 93       	push	r29
   24962:	00 d0       	rcall	.+0      	; 0x24964 <udc_update_iface_desc+0x6>
   24964:	1f 92       	push	r1
   24966:	cd b7       	in	r28, 0x3d	; 61
   24968:	de b7       	in	r29, 0x3e	; 62
   2496a:	8b 83       	std	Y+3, r24	; 0x03
   2496c:	6c 83       	std	Y+4, r22	; 0x04
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
   2496e:	80 91 3c 31 	lds	r24, 0x313C	; 0x80313c <udc_num_configuration>
   24972:	88 23       	and	r24, r24
   24974:	11 f4       	brne	.+4      	; 0x2497a <udc_update_iface_desc+0x1c>
		return false;
   24976:	80 e0       	ldi	r24, 0x00	; 0
   24978:	55 c0       	rjmp	.+170    	; 0x24a24 <udc_update_iface_desc+0xc6>
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   2497a:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   2497e:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   24982:	fc 01       	movw	r30, r24
   24984:	80 81       	ld	r24, Z
   24986:	91 81       	ldd	r25, Z+1	; 0x01
   24988:	fc 01       	movw	r30, r24
   2498a:	94 81       	ldd	r25, Z+4	; 0x04
   2498c:	8b 81       	ldd	r24, Y+3	; 0x03
   2498e:	89 17       	cp	r24, r25
   24990:	10 f0       	brcs	.+4      	; 0x24996 <udc_update_iface_desc+0x38>
		return false;
   24992:	80 e0       	ldi	r24, 0x00	; 0
   24994:	47 c0       	rjmp	.+142    	; 0x24a24 <udc_update_iface_desc+0xc6>
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;
   24996:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   2499a:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   2499e:	fc 01       	movw	r30, r24
   249a0:	80 81       	ld	r24, Z
   249a2:	91 81       	ldd	r25, Z+1	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   249a4:	80 93 40 31 	sts	0x3140, r24	; 0x803140 <udc_ptr_iface>
   249a8:	90 93 41 31 	sts	0x3141, r25	; 0x803141 <udc_ptr_iface+0x1>
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
   249ac:	77 df       	rcall	.-274    	; 0x2489c <udc_get_eof_conf>
   249ae:	89 83       	std	Y+1, r24	; 0x01
   249b0:	9a 83       	std	Y+2, r25	; 0x02
	while (ptr_end_desc >
   249b2:	2e c0       	rjmp	.+92     	; 0x24a10 <udc_update_iface_desc+0xb2>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   249b4:	80 91 40 31 	lds	r24, 0x3140	; 0x803140 <udc_ptr_iface>
   249b8:	90 91 41 31 	lds	r25, 0x3141	; 0x803141 <udc_ptr_iface+0x1>
   249bc:	fc 01       	movw	r30, r24
   249be:	81 81       	ldd	r24, Z+1	; 0x01
   249c0:	84 30       	cpi	r24, 0x04	; 4
   249c2:	a1 f4       	brne	.+40     	; 0x249ec <udc_update_iface_desc+0x8e>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   249c4:	80 91 40 31 	lds	r24, 0x3140	; 0x803140 <udc_ptr_iface>
   249c8:	90 91 41 31 	lds	r25, 0x3141	; 0x803141 <udc_ptr_iface+0x1>
   249cc:	fc 01       	movw	r30, r24
   249ce:	92 81       	ldd	r25, Z+2	; 0x02
   249d0:	8b 81       	ldd	r24, Y+3	; 0x03
   249d2:	98 17       	cp	r25, r24
   249d4:	59 f4       	brne	.+22     	; 0x249ec <udc_update_iface_desc+0x8e>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
   249d6:	80 91 40 31 	lds	r24, 0x3140	; 0x803140 <udc_ptr_iface>
   249da:	90 91 41 31 	lds	r25, 0x3141	; 0x803141 <udc_ptr_iface+0x1>
   249de:	fc 01       	movw	r30, r24
   249e0:	93 81       	ldd	r25, Z+3	; 0x03
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   249e2:	8c 81       	ldd	r24, Y+4	; 0x04
   249e4:	98 17       	cp	r25, r24
   249e6:	11 f4       	brne	.+4      	; 0x249ec <udc_update_iface_desc+0x8e>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
   249e8:	81 e0       	ldi	r24, 0x01	; 1
   249ea:	1c c0       	rjmp	.+56     	; 0x24a24 <udc_update_iface_desc+0xc6>
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   249ec:	20 91 40 31 	lds	r18, 0x3140	; 0x803140 <udc_ptr_iface>
   249f0:	30 91 41 31 	lds	r19, 0x3141	; 0x803141 <udc_ptr_iface+0x1>
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
   249f4:	80 91 40 31 	lds	r24, 0x3140	; 0x803140 <udc_ptr_iface>
   249f8:	90 91 41 31 	lds	r25, 0x3141	; 0x803141 <udc_ptr_iface+0x1>
   249fc:	fc 01       	movw	r30, r24
   249fe:	80 81       	ld	r24, Z
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   24a00:	88 2f       	mov	r24, r24
   24a02:	90 e0       	ldi	r25, 0x00	; 0
   24a04:	82 0f       	add	r24, r18
   24a06:	93 1f       	adc	r25, r19
   24a08:	80 93 40 31 	sts	0x3140, r24	; 0x803140 <udc_ptr_iface>
   24a0c:	90 93 41 31 	sts	0x3141, r25	; 0x803141 <udc_ptr_iface+0x1>
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
   24a10:	80 91 40 31 	lds	r24, 0x3140	; 0x803140 <udc_ptr_iface>
   24a14:	90 91 41 31 	lds	r25, 0x3141	; 0x803141 <udc_ptr_iface+0x1>
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
   24a18:	29 81       	ldd	r18, Y+1	; 0x01
   24a1a:	3a 81       	ldd	r19, Y+2	; 0x02
   24a1c:	82 17       	cp	r24, r18
   24a1e:	93 07       	cpc	r25, r19
   24a20:	48 f2       	brcs	.-110    	; 0x249b4 <udc_update_iface_desc+0x56>
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
   24a22:	80 e0       	ldi	r24, 0x00	; 0
}
   24a24:	24 96       	adiw	r28, 0x04	; 4
   24a26:	cd bf       	out	0x3d, r28	; 61
   24a28:	de bf       	out	0x3e, r29	; 62
   24a2a:	df 91       	pop	r29
   24a2c:	cf 91       	pop	r28
   24a2e:	08 95       	ret

00024a30 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
   24a30:	cf 93       	push	r28
   24a32:	df 93       	push	r29
   24a34:	cd b7       	in	r28, 0x3d	; 61
   24a36:	de b7       	in	r29, 0x3e	; 62
   24a38:	25 97       	sbiw	r28, 0x05	; 5
   24a3a:	cd bf       	out	0x3d, r28	; 61
   24a3c:	de bf       	out	0x3e, r29	; 62
   24a3e:	8d 83       	std	Y+5, r24	; 0x05
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   24a40:	60 e0       	ldi	r22, 0x00	; 0
   24a42:	8d 81       	ldd	r24, Y+5	; 0x05
   24a44:	8c df       	rcall	.-232    	; 0x2495e <udc_update_iface_desc>
   24a46:	98 2f       	mov	r25, r24
   24a48:	81 e0       	ldi	r24, 0x01	; 1
   24a4a:	89 27       	eor	r24, r25
   24a4c:	88 23       	and	r24, r24
   24a4e:	11 f0       	breq	.+4      	; 0x24a54 <udc_iface_disable+0x24>
		return false;
   24a50:	80 e0       	ldi	r24, 0x00	; 0
   24a52:	44 c0       	rjmp	.+136    	; 0x24adc <udc_iface_disable+0xac>
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   24a54:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   24a58:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   24a5c:	fc 01       	movw	r30, r24
   24a5e:	22 81       	ldd	r18, Z+2	; 0x02
   24a60:	33 81       	ldd	r19, Z+3	; 0x03
   24a62:	8d 81       	ldd	r24, Y+5	; 0x05
   24a64:	88 2f       	mov	r24, r24
   24a66:	90 e0       	ldi	r25, 0x00	; 0
   24a68:	88 0f       	add	r24, r24
   24a6a:	99 1f       	adc	r25, r25
   24a6c:	82 0f       	add	r24, r18
   24a6e:	93 1f       	adc	r25, r19
   24a70:	fc 01       	movw	r30, r24
   24a72:	80 81       	ld	r24, Z
   24a74:	91 81       	ldd	r25, Z+1	; 0x01
   24a76:	8b 83       	std	Y+3, r24	; 0x03
   24a78:	9c 83       	std	Y+4, r25	; 0x04

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   24a7a:	8b 81       	ldd	r24, Y+3	; 0x03
   24a7c:	9c 81       	ldd	r25, Y+4	; 0x04
   24a7e:	fc 01       	movw	r30, r24
   24a80:	86 81       	ldd	r24, Z+6	; 0x06
   24a82:	97 81       	ldd	r25, Z+7	; 0x07
   24a84:	fc 01       	movw	r30, r24
   24a86:	19 95       	eicall
   24a88:	68 2f       	mov	r22, r24
   24a8a:	8d 81       	ldd	r24, Y+5	; 0x05
   24a8c:	68 df       	rcall	.-304    	; 0x2495e <udc_update_iface_desc>
   24a8e:	98 2f       	mov	r25, r24
   24a90:	81 e0       	ldi	r24, 0x01	; 1
   24a92:	89 27       	eor	r24, r25
   24a94:	88 23       	and	r24, r24
   24a96:	11 f0       	breq	.+4      	; 0x24a9c <udc_iface_disable+0x6c>
		return false;
   24a98:	80 e0       	ldi	r24, 0x00	; 0
   24a9a:	20 c0       	rjmp	.+64     	; 0x24adc <udc_iface_disable+0xac>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   24a9c:	80 91 40 31 	lds	r24, 0x3140	; 0x803140 <udc_ptr_iface>
   24aa0:	90 91 41 31 	lds	r25, 0x3141	; 0x803141 <udc_ptr_iface+0x1>
   24aa4:	89 83       	std	Y+1, r24	; 0x01
   24aa6:	9a 83       	std	Y+2, r25	; 0x02
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   24aa8:	89 81       	ldd	r24, Y+1	; 0x01
   24aaa:	9a 81       	ldd	r25, Y+2	; 0x02
   24aac:	65 e0       	ldi	r22, 0x05	; 5
   24aae:	10 df       	rcall	.-480    	; 0x248d0 <udc_next_desc_in_iface>
   24ab0:	89 83       	std	Y+1, r24	; 0x01
   24ab2:	9a 83       	std	Y+2, r25	; 0x02
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
   24ab4:	89 81       	ldd	r24, Y+1	; 0x01
   24ab6:	9a 81       	ldd	r25, Y+2	; 0x02
   24ab8:	89 2b       	or	r24, r25
   24aba:	39 f0       	breq	.+14     	; 0x24aca <udc_iface_disable+0x9a>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   24abc:	89 81       	ldd	r24, Y+1	; 0x01
   24abe:	9a 81       	ldd	r25, Y+2	; 0x02
   24ac0:	fc 01       	movw	r30, r24
   24ac2:	82 81       	ldd	r24, Z+2	; 0x02
   24ac4:	0e 94 d6 c0 	call	0x181ac	; 0x181ac <udd_ep_free>
		}
   24ac8:	ef cf       	rjmp	.-34     	; 0x24aa8 <udc_iface_disable+0x78>
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
   24aca:	00 00       	nop
		}
	}
#endif

	// Disable interface
	udi_api->disable();
   24acc:	8b 81       	ldd	r24, Y+3	; 0x03
   24ace:	9c 81       	ldd	r25, Y+4	; 0x04
   24ad0:	fc 01       	movw	r30, r24
   24ad2:	82 81       	ldd	r24, Z+2	; 0x02
   24ad4:	93 81       	ldd	r25, Z+3	; 0x03
   24ad6:	fc 01       	movw	r30, r24
   24ad8:	19 95       	eicall
	return true;
   24ada:	81 e0       	ldi	r24, 0x01	; 1
}
   24adc:	25 96       	adiw	r28, 0x05	; 5
   24ade:	cd bf       	out	0x3d, r28	; 61
   24ae0:	de bf       	out	0x3e, r29	; 62
   24ae2:	df 91       	pop	r29
   24ae4:	cf 91       	pop	r28
   24ae6:	08 95       	ret

00024ae8 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
   24ae8:	cf 93       	push	r28
   24aea:	df 93       	push	r29
   24aec:	00 d0       	rcall	.+0      	; 0x24aee <udc_iface_enable+0x6>
   24aee:	1f 92       	push	r1
   24af0:	cd b7       	in	r28, 0x3d	; 61
   24af2:	de b7       	in	r29, 0x3e	; 62
   24af4:	8b 83       	std	Y+3, r24	; 0x03
   24af6:	6c 83       	std	Y+4, r22	; 0x04
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   24af8:	6c 81       	ldd	r22, Y+4	; 0x04
   24afa:	8b 81       	ldd	r24, Y+3	; 0x03
   24afc:	30 df       	rcall	.-416    	; 0x2495e <udc_update_iface_desc>
   24afe:	98 2f       	mov	r25, r24
   24b00:	81 e0       	ldi	r24, 0x01	; 1
   24b02:	89 27       	eor	r24, r25
   24b04:	88 23       	and	r24, r24
   24b06:	11 f0       	breq	.+4      	; 0x24b0c <udc_iface_enable+0x24>
		return false;
   24b08:	80 e0       	ldi	r24, 0x00	; 0
   24b0a:	3e c0       	rjmp	.+124    	; 0x24b88 <udc_iface_enable+0xa0>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   24b0c:	80 91 40 31 	lds	r24, 0x3140	; 0x803140 <udc_ptr_iface>
   24b10:	90 91 41 31 	lds	r25, 0x3141	; 0x803141 <udc_ptr_iface+0x1>
   24b14:	89 83       	std	Y+1, r24	; 0x01
   24b16:	9a 83       	std	Y+2, r25	; 0x02
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   24b18:	89 81       	ldd	r24, Y+1	; 0x01
   24b1a:	9a 81       	ldd	r25, Y+2	; 0x02
   24b1c:	65 e0       	ldi	r22, 0x05	; 5
   24b1e:	d8 de       	rcall	.-592    	; 0x248d0 <udc_next_desc_in_iface>
   24b20:	89 83       	std	Y+1, r24	; 0x01
   24b22:	9a 83       	std	Y+2, r25	; 0x02
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
   24b24:	89 81       	ldd	r24, Y+1	; 0x01
   24b26:	9a 81       	ldd	r25, Y+2	; 0x02
   24b28:	89 2b       	or	r24, r25
   24b2a:	b9 f0       	breq	.+46     	; 0x24b5a <udc_iface_enable+0x72>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   24b2c:	89 81       	ldd	r24, Y+1	; 0x01
   24b2e:	9a 81       	ldd	r25, Y+2	; 0x02
   24b30:	fc 01       	movw	r30, r24
   24b32:	24 81       	ldd	r18, Z+4	; 0x04
   24b34:	35 81       	ldd	r19, Z+5	; 0x05
   24b36:	89 81       	ldd	r24, Y+1	; 0x01
   24b38:	9a 81       	ldd	r25, Y+2	; 0x02
   24b3a:	fc 01       	movw	r30, r24
   24b3c:	63 81       	ldd	r22, Z+3	; 0x03
   24b3e:	89 81       	ldd	r24, Y+1	; 0x01
   24b40:	9a 81       	ldd	r25, Y+2	; 0x02
   24b42:	fc 01       	movw	r30, r24
   24b44:	82 81       	ldd	r24, Z+2	; 0x02
   24b46:	a9 01       	movw	r20, r18
   24b48:	0e 94 8e c0 	call	0x1811c	; 0x1811c <udd_ep_alloc>
   24b4c:	98 2f       	mov	r25, r24
   24b4e:	81 e0       	ldi	r24, 0x01	; 1
   24b50:	89 27       	eor	r24, r25
   24b52:	88 23       	and	r24, r24
   24b54:	09 f3       	breq	.-62     	; 0x24b18 <udc_iface_enable+0x30>
				ep_desc->bmAttributes,
				le16_to_cpu
				(ep_desc->wMaxPacketSize))) {
			return false;
   24b56:	80 e0       	ldi	r24, 0x00	; 0
   24b58:	17 c0       	rjmp	.+46     	; 0x24b88 <udc_iface_enable+0xa0>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
   24b5a:	00 00       	nop
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   24b5c:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   24b60:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   24b64:	fc 01       	movw	r30, r24
   24b66:	22 81       	ldd	r18, Z+2	; 0x02
   24b68:	33 81       	ldd	r19, Z+3	; 0x03
   24b6a:	8b 81       	ldd	r24, Y+3	; 0x03
   24b6c:	88 2f       	mov	r24, r24
   24b6e:	90 e0       	ldi	r25, 0x00	; 0
   24b70:	88 0f       	add	r24, r24
   24b72:	99 1f       	adc	r25, r25
   24b74:	82 0f       	add	r24, r18
   24b76:	93 1f       	adc	r25, r19
   24b78:	fc 01       	movw	r30, r24
   24b7a:	80 81       	ld	r24, Z
   24b7c:	91 81       	ldd	r25, Z+1	; 0x01
   24b7e:	fc 01       	movw	r30, r24
   24b80:	80 81       	ld	r24, Z
   24b82:	91 81       	ldd	r25, Z+1	; 0x01
   24b84:	fc 01       	movw	r30, r24
   24b86:	19 95       	eicall
}
   24b88:	24 96       	adiw	r28, 0x04	; 4
   24b8a:	cd bf       	out	0x3d, r28	; 61
   24b8c:	de bf       	out	0x3e, r29	; 62
   24b8e:	df 91       	pop	r29
   24b90:	cf 91       	pop	r28
   24b92:	08 95       	ret

00024b94 <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
   24b94:	cf 93       	push	r28
   24b96:	df 93       	push	r29
   24b98:	cd b7       	in	r28, 0x3d	; 61
   24b9a:	de b7       	in	r29, 0x3e	; 62
	udd_enable();
   24b9c:	0e 94 3a bf 	call	0x17e74	; 0x17e74 <udd_enable>
}
   24ba0:	00 00       	nop
   24ba2:	df 91       	pop	r29
   24ba4:	cf 91       	pop	r28
   24ba6:	08 95       	ret

00024ba8 <udc_stop>:

/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
   24ba8:	cf 93       	push	r28
   24baa:	df 93       	push	r29
   24bac:	cd b7       	in	r28, 0x3d	; 61
   24bae:	de b7       	in	r29, 0x3e	; 62
	udd_disable();
   24bb0:	0e 94 ce bf 	call	0x17f9c	; 0x17f9c <udd_disable>
	udc_reset();
   24bb4:	04 d0       	rcall	.+8      	; 0x24bbe <udc_reset>
}
   24bb6:	00 00       	nop
   24bb8:	df 91       	pop	r29
   24bba:	cf 91       	pop	r28
   24bbc:	08 95       	ret

00024bbe <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
   24bbe:	cf 93       	push	r28
   24bc0:	df 93       	push	r29
   24bc2:	1f 92       	push	r1
   24bc4:	cd b7       	in	r28, 0x3d	; 61
   24bc6:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
   24bc8:	80 91 3c 31 	lds	r24, 0x313C	; 0x80313c <udc_num_configuration>
   24bcc:	88 23       	and	r24, r24
   24bce:	99 f0       	breq	.+38     	; 0x24bf6 <udc_reset+0x38>
		for (iface_num = 0;
   24bd0:	19 82       	std	Y+1, r1	; 0x01
   24bd2:	05 c0       	rjmp	.+10     	; 0x24bde <udc_reset+0x20>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
   24bd4:	89 81       	ldd	r24, Y+1	; 0x01
   24bd6:	2c df       	rcall	.-424    	; 0x24a30 <udc_iface_disable>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   24bd8:	89 81       	ldd	r24, Y+1	; 0x01
   24bda:	8f 5f       	subi	r24, 0xFF	; 255
   24bdc:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   24bde:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   24be2:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   24be6:	fc 01       	movw	r30, r24
   24be8:	80 81       	ld	r24, Z
   24bea:	91 81       	ldd	r25, Z+1	; 0x01
   24bec:	fc 01       	movw	r30, r24
   24bee:	94 81       	ldd	r25, Z+4	; 0x04
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   24bf0:	89 81       	ldd	r24, Y+1	; 0x01
   24bf2:	89 17       	cp	r24, r25
   24bf4:	78 f3       	brcs	.-34     	; 0x24bd4 <udc_reset+0x16>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
   24bf6:	10 92 3c 31 	sts	0x313C, r1	; 0x80313c <udc_num_configuration>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
   24bfa:	80 91 38 31 	lds	r24, 0x3138	; 0x803138 <udc_device_status>
   24bfe:	90 91 39 31 	lds	r25, 0x3139	; 0x803139 <udc_device_status+0x1>
   24c02:	82 70       	andi	r24, 0x02	; 2
   24c04:	99 27       	eor	r25, r25
   24c06:	89 2b       	or	r24, r25
   24c08:	11 f0       	breq	.+4      	; 0x24c0e <udc_reset+0x50>
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
   24c0a:	0e 94 f8 45 	call	0x8bf0	; 0x8bf0 <usb_callback_remotewakeup_disable>
	}
#endif
	udc_device_status =
   24c0e:	10 92 38 31 	sts	0x3138, r1	; 0x803138 <udc_device_status>
   24c12:	10 92 39 31 	sts	0x3139, r1	; 0x803139 <udc_device_status+0x1>
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
   24c16:	00 00       	nop
   24c18:	0f 90       	pop	r0
   24c1a:	df 91       	pop	r29
   24c1c:	cf 91       	pop	r28
   24c1e:	08 95       	ret

00024c20 <udc_sof_notify>:

void udc_sof_notify(void)
{
   24c20:	cf 93       	push	r28
   24c22:	df 93       	push	r29
   24c24:	1f 92       	push	r1
   24c26:	cd b7       	in	r28, 0x3d	; 61
   24c28:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
   24c2a:	80 91 3c 31 	lds	r24, 0x313C	; 0x80313c <udc_num_configuration>
   24c2e:	88 23       	and	r24, r24
   24c30:	e9 f1       	breq	.+122    	; 0x24cac <udc_sof_notify+0x8c>
		for (iface_num = 0;
   24c32:	19 82       	std	Y+1, r1	; 0x01
   24c34:	2f c0       	rjmp	.+94     	; 0x24c94 <udc_sof_notify+0x74>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   24c36:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   24c3a:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   24c3e:	fc 01       	movw	r30, r24
   24c40:	22 81       	ldd	r18, Z+2	; 0x02
   24c42:	33 81       	ldd	r19, Z+3	; 0x03
   24c44:	89 81       	ldd	r24, Y+1	; 0x01
   24c46:	88 2f       	mov	r24, r24
   24c48:	90 e0       	ldi	r25, 0x00	; 0
   24c4a:	88 0f       	add	r24, r24
   24c4c:	99 1f       	adc	r25, r25
   24c4e:	82 0f       	add	r24, r18
   24c50:	93 1f       	adc	r25, r19
   24c52:	fc 01       	movw	r30, r24
   24c54:	80 81       	ld	r24, Z
   24c56:	91 81       	ldd	r25, Z+1	; 0x01
   24c58:	fc 01       	movw	r30, r24
   24c5a:	80 85       	ldd	r24, Z+8	; 0x08
   24c5c:	91 85       	ldd	r25, Z+9	; 0x09
   24c5e:	89 2b       	or	r24, r25
   24c60:	b1 f0       	breq	.+44     	; 0x24c8e <udc_sof_notify+0x6e>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   24c62:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   24c66:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   24c6a:	fc 01       	movw	r30, r24
   24c6c:	22 81       	ldd	r18, Z+2	; 0x02
   24c6e:	33 81       	ldd	r19, Z+3	; 0x03
   24c70:	89 81       	ldd	r24, Y+1	; 0x01
   24c72:	88 2f       	mov	r24, r24
   24c74:	90 e0       	ldi	r25, 0x00	; 0
   24c76:	88 0f       	add	r24, r24
   24c78:	99 1f       	adc	r25, r25
   24c7a:	82 0f       	add	r24, r18
   24c7c:	93 1f       	adc	r25, r19
   24c7e:	fc 01       	movw	r30, r24
   24c80:	80 81       	ld	r24, Z
   24c82:	91 81       	ldd	r25, Z+1	; 0x01
   24c84:	fc 01       	movw	r30, r24
   24c86:	80 85       	ldd	r24, Z+8	; 0x08
   24c88:	91 85       	ldd	r25, Z+9	; 0x09
   24c8a:	fc 01       	movw	r30, r24
   24c8c:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   24c8e:	89 81       	ldd	r24, Y+1	; 0x01
   24c90:	8f 5f       	subi	r24, 0xFF	; 255
   24c92:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   24c94:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   24c98:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   24c9c:	fc 01       	movw	r30, r24
   24c9e:	80 81       	ld	r24, Z
   24ca0:	91 81       	ldd	r25, Z+1	; 0x01
   24ca2:	fc 01       	movw	r30, r24
   24ca4:	94 81       	ldd	r25, Z+4	; 0x04
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   24ca6:	89 81       	ldd	r24, Y+1	; 0x01
   24ca8:	89 17       	cp	r24, r25
   24caa:	28 f2       	brcs	.-118    	; 0x24c36 <udc_sof_notify+0x16>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
   24cac:	00 00       	nop
   24cae:	0f 90       	pop	r0
   24cb0:	df 91       	pop	r29
   24cb2:	cf 91       	pop	r28
   24cb4:	08 95       	ret

00024cb6 <udc_req_std_dev_get_status>:
 * \brief Standard device request to get device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
   24cb6:	cf 93       	push	r28
   24cb8:	df 93       	push	r29
   24cba:	cd b7       	in	r28, 0x3d	; 61
   24cbc:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   24cbe:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   24cc2:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   24cc6:	02 97       	sbiw	r24, 0x02	; 2
   24cc8:	11 f0       	breq	.+4      	; 0x24cce <udc_req_std_dev_get_status+0x18>
		return false;
   24cca:	80 e0       	ldi	r24, 0x00	; 0
   24ccc:	07 c0       	rjmp	.+14     	; 0x24cdc <udc_req_std_dev_get_status+0x26>
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   24cce:	62 e0       	ldi	r22, 0x02	; 2
   24cd0:	70 e0       	ldi	r23, 0x00	; 0
   24cd2:	88 e3       	ldi	r24, 0x38	; 56
   24cd4:	91 e3       	ldi	r25, 0x31	; 49
   24cd6:	0e 94 71 c0 	call	0x180e2	; 0x180e2 <udd_set_setup_payload>
			sizeof(udc_device_status));
	return true;
   24cda:	81 e0       	ldi	r24, 0x01	; 1
}
   24cdc:	df 91       	pop	r29
   24cde:	cf 91       	pop	r28
   24ce0:	08 95       	ret

00024ce2 <udc_req_std_ep_get_status>:
 * \brief Standard endpoint request to get endpoint status
 *
 * \return true if success
 */
static bool udc_req_std_ep_get_status(void)
{
   24ce2:	cf 93       	push	r28
   24ce4:	df 93       	push	r29
   24ce6:	cd b7       	in	r28, 0x3d	; 61
   24ce8:	de b7       	in	r29, 0x3e	; 62
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   24cea:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   24cee:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   24cf2:	02 97       	sbiw	r24, 0x02	; 2
   24cf4:	11 f0       	breq	.+4      	; 0x24cfa <udc_req_std_ep_get_status+0x18>
		return false;
   24cf6:	80 e0       	ldi	r24, 0x00	; 0
   24cf8:	13 c0       	rjmp	.+38     	; 0x24d20 <udc_req_std_ep_get_status+0x3e>
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   24cfa:	80 91 57 31 	lds	r24, 0x3157	; 0x803157 <udd_g_ctrlreq+0x4>
   24cfe:	90 91 58 31 	lds	r25, 0x3158	; 0x803158 <udd_g_ctrlreq+0x5>
   24d02:	0e 94 ed c0 	call	0x181da	; 0x181da <udd_ep_is_halted>
   24d06:	88 2f       	mov	r24, r24
   24d08:	90 e0       	ldi	r25, 0x00	; 0
   24d0a:	80 93 42 31 	sts	0x3142, r24	; 0x803142 <udc_ep_status.4757>
   24d0e:	90 93 43 31 	sts	0x3143, r25	; 0x803143 <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   24d12:	62 e0       	ldi	r22, 0x02	; 2
   24d14:	70 e0       	ldi	r23, 0x00	; 0
   24d16:	82 e4       	ldi	r24, 0x42	; 66
   24d18:	91 e3       	ldi	r25, 0x31	; 49
   24d1a:	0e 94 71 c0 	call	0x180e2	; 0x180e2 <udd_set_setup_payload>
			sizeof(udc_ep_status));
	return true;
   24d1e:	81 e0       	ldi	r24, 0x01	; 1
}
   24d20:	df 91       	pop	r29
   24d22:	cf 91       	pop	r28
   24d24:	08 95       	ret

00024d26 <udc_req_std_dev_clear_feature>:
 * \brief Standard device request to change device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
   24d26:	cf 93       	push	r28
   24d28:	df 93       	push	r29
   24d2a:	cd b7       	in	r28, 0x3d	; 61
   24d2c:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   24d2e:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   24d32:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   24d36:	89 2b       	or	r24, r25
   24d38:	11 f0       	breq	.+4      	; 0x24d3e <udc_req_std_dev_clear_feature+0x18>
		return false;
   24d3a:	80 e0       	ldi	r24, 0x00	; 0
   24d3c:	14 c0       	rjmp	.+40     	; 0x24d66 <udc_req_std_dev_clear_feature+0x40>
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   24d3e:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   24d42:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   24d46:	01 97       	sbiw	r24, 0x01	; 1
   24d48:	69 f4       	brne	.+26     	; 0x24d64 <udc_req_std_dev_clear_feature+0x3e>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   24d4a:	80 91 38 31 	lds	r24, 0x3138	; 0x803138 <udc_device_status>
   24d4e:	90 91 39 31 	lds	r25, 0x3139	; 0x803139 <udc_device_status+0x1>
   24d52:	8d 7f       	andi	r24, 0xFD	; 253
   24d54:	80 93 38 31 	sts	0x3138, r24	; 0x803138 <udc_device_status>
   24d58:	90 93 39 31 	sts	0x3139, r25	; 0x803139 <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
   24d5c:	0e 94 f8 45 	call	0x8bf0	; 0x8bf0 <usb_callback_remotewakeup_disable>
#endif
		return true;
   24d60:	81 e0       	ldi	r24, 0x01	; 1
   24d62:	01 c0       	rjmp	.+2      	; 0x24d66 <udc_req_std_dev_clear_feature+0x40>
	}
	return false;
   24d64:	80 e0       	ldi	r24, 0x00	; 0
}
   24d66:	df 91       	pop	r29
   24d68:	cf 91       	pop	r28
   24d6a:	08 95       	ret

00024d6c <udc_req_std_ep_clear_feature>:
 * \brief Standard endpoint request to clear endpoint feature
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
   24d6c:	cf 93       	push	r28
   24d6e:	df 93       	push	r29
   24d70:	cd b7       	in	r28, 0x3d	; 61
   24d72:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   24d74:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   24d78:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   24d7c:	89 2b       	or	r24, r25
   24d7e:	11 f0       	breq	.+4      	; 0x24d84 <udc_req_std_ep_clear_feature+0x18>
		return false;
   24d80:	80 e0       	ldi	r24, 0x00	; 0
   24d82:	0e c0       	rjmp	.+28     	; 0x24da0 <udc_req_std_ep_clear_feature+0x34>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   24d84:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   24d88:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   24d8c:	89 2b       	or	r24, r25
   24d8e:	39 f4       	brne	.+14     	; 0x24d9e <udc_req_std_ep_clear_feature+0x32>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   24d90:	80 91 57 31 	lds	r24, 0x3157	; 0x803157 <udd_g_ctrlreq+0x4>
   24d94:	90 91 58 31 	lds	r25, 0x3158	; 0x803158 <udd_g_ctrlreq+0x5>
   24d98:	0e 94 27 c1 	call	0x1824e	; 0x1824e <udd_ep_clear_halt>
   24d9c:	01 c0       	rjmp	.+2      	; 0x24da0 <udc_req_std_ep_clear_feature+0x34>
	}
	return false;
   24d9e:	80 e0       	ldi	r24, 0x00	; 0
}
   24da0:	df 91       	pop	r29
   24da2:	cf 91       	pop	r28
   24da4:	08 95       	ret

00024da6 <udc_req_std_dev_set_feature>:
 * \brief Standard device request to set a feature
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
   24da6:	cf 93       	push	r28
   24da8:	df 93       	push	r29
   24daa:	cd b7       	in	r28, 0x3d	; 61
   24dac:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   24dae:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   24db2:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   24db6:	89 2b       	or	r24, r25
   24db8:	11 f0       	breq	.+4      	; 0x24dbe <udc_req_std_dev_set_feature+0x18>
		return false;
   24dba:	80 e0       	ldi	r24, 0x00	; 0
   24dbc:	15 c0       	rjmp	.+42     	; 0x24de8 <udc_req_std_dev_set_feature+0x42>
	}

	switch (udd_g_ctrlreq.req.wValue) {
   24dbe:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   24dc2:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   24dc6:	01 97       	sbiw	r24, 0x01	; 1
   24dc8:	19 f0       	breq	.+6      	; 0x24dd0 <udc_req_std_dev_set_feature+0x2a>
			break;
		}
		break;
#endif
	default:
		break;
   24dca:	00 00       	nop
	}
	return false;
   24dcc:	80 e0       	ldi	r24, 0x00	; 0
   24dce:	0c c0       	rjmp	.+24     	; 0x24de8 <udc_req_std_dev_set_feature+0x42>
	switch (udd_g_ctrlreq.req.wValue) {

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
   24dd0:	80 91 38 31 	lds	r24, 0x3138	; 0x803138 <udc_device_status>
   24dd4:	90 91 39 31 	lds	r25, 0x3139	; 0x803139 <udc_device_status+0x1>
   24dd8:	82 60       	ori	r24, 0x02	; 2
   24dda:	80 93 38 31 	sts	0x3138, r24	; 0x803138 <udc_device_status>
   24dde:	90 93 39 31 	sts	0x3139, r25	; 0x803139 <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
   24de2:	0e 94 f0 45 	call	0x8be0	; 0x8be0 <usb_callback_remotewakeup_enable>
		return true;
   24de6:	81 e0       	ldi	r24, 0x01	; 1
#endif
	default:
		break;
	}
	return false;
}
   24de8:	df 91       	pop	r29
   24dea:	cf 91       	pop	r28
   24dec:	08 95       	ret

00024dee <udc_req_std_ep_set_feature>:
 *
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
   24dee:	cf 93       	push	r28
   24df0:	df 93       	push	r29
   24df2:	cd b7       	in	r28, 0x3d	; 61
   24df4:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   24df6:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   24dfa:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   24dfe:	89 2b       	or	r24, r25
   24e00:	11 f0       	breq	.+4      	; 0x24e06 <udc_req_std_ep_set_feature+0x18>
		return false;
   24e02:	80 e0       	ldi	r24, 0x00	; 0
   24e04:	14 c0       	rjmp	.+40     	; 0x24e2e <udc_req_std_ep_set_feature+0x40>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   24e06:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   24e0a:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   24e0e:	89 2b       	or	r24, r25
   24e10:	69 f4       	brne	.+26     	; 0x24e2c <udc_req_std_ep_set_feature+0x3e>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   24e12:	80 91 57 31 	lds	r24, 0x3157	; 0x803157 <udd_g_ctrlreq+0x4>
   24e16:	90 91 58 31 	lds	r25, 0x3158	; 0x803158 <udd_g_ctrlreq+0x5>
   24e1a:	0e 94 38 c2 	call	0x18470	; 0x18470 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   24e1e:	80 91 57 31 	lds	r24, 0x3157	; 0x803157 <udd_g_ctrlreq+0x4>
   24e22:	90 91 58 31 	lds	r25, 0x3158	; 0x803158 <udd_g_ctrlreq+0x5>
   24e26:	0e 94 0a c1 	call	0x18214	; 0x18214 <udd_ep_set_halt>
   24e2a:	01 c0       	rjmp	.+2      	; 0x24e2e <udc_req_std_ep_set_feature+0x40>
	}
	return false;
   24e2c:	80 e0       	ldi	r24, 0x00	; 0
}
   24e2e:	df 91       	pop	r29
   24e30:	cf 91       	pop	r28
   24e32:	08 95       	ret

00024e34 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   24e34:	cf 93       	push	r28
   24e36:	df 93       	push	r29
   24e38:	cd b7       	in	r28, 0x3d	; 61
   24e3a:	de b7       	in	r29, 0x3e	; 62
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   24e3c:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   24e40:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   24e44:	8f 77       	andi	r24, 0x7F	; 127
   24e46:	0e 94 42 c0 	call	0x18084	; 0x18084 <udd_set_address>
}
   24e4a:	00 00       	nop
   24e4c:	df 91       	pop	r29
   24e4e:	cf 91       	pop	r28
   24e50:	08 95       	ret

00024e52 <udc_req_std_dev_set_address>:
 * \brief Standard device request to set device address
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
   24e52:	cf 93       	push	r28
   24e54:	df 93       	push	r29
   24e56:	cd b7       	in	r28, 0x3d	; 61
   24e58:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   24e5a:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   24e5e:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   24e62:	89 2b       	or	r24, r25
   24e64:	11 f0       	breq	.+4      	; 0x24e6a <udc_req_std_dev_set_address+0x18>
		return false;
   24e66:	80 e0       	ldi	r24, 0x00	; 0
   24e68:	07 c0       	rjmp	.+14     	; 0x24e78 <udc_req_std_dev_set_address+0x26>
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
   24e6a:	8d e7       	ldi	r24, 0x7D	; 125
   24e6c:	91 e0       	ldi	r25, 0x01	; 1
   24e6e:	80 93 5f 31 	sts	0x315F, r24	; 0x80315f <udd_g_ctrlreq+0xc>
   24e72:	90 93 60 31 	sts	0x3160, r25	; 0x803160 <udd_g_ctrlreq+0xd>
	return true;
   24e76:	81 e0       	ldi	r24, 0x01	; 1
}
   24e78:	df 91       	pop	r29
   24e7a:	cf 91       	pop	r28
   24e7c:	08 95       	ret

00024e7e <udc_req_std_dev_get_str_desc>:
 * \brief Standard device request to get device string descriptor
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_str_desc(void)
{
   24e7e:	cf 93       	push	r28
   24e80:	df 93       	push	r29
   24e82:	00 d0       	rcall	.+0      	; 0x24e84 <udc_req_std_dev_get_str_desc+0x6>
   24e84:	1f 92       	push	r1
   24e86:	cd b7       	in	r28, 0x3d	; 61
   24e88:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;
   24e8a:	1c 82       	std	Y+4, r1	; 0x04

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   24e8c:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   24e90:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   24e94:	99 27       	eor	r25, r25
   24e96:	81 30       	cpi	r24, 0x01	; 1
   24e98:	91 05       	cpc	r25, r1
   24e9a:	81 f0       	breq	.+32     	; 0x24ebc <udc_req_std_dev_get_str_desc+0x3e>
   24e9c:	81 30       	cpi	r24, 0x01	; 1
   24e9e:	91 05       	cpc	r25, r1
   24ea0:	30 f0       	brcs	.+12     	; 0x24eae <udc_req_std_dev_get_str_desc+0x30>
   24ea2:	82 30       	cpi	r24, 0x02	; 2
   24ea4:	91 05       	cpc	r25, r1
   24ea6:	89 f0       	breq	.+34     	; 0x24eca <udc_req_std_dev_get_str_desc+0x4c>
   24ea8:	03 97       	sbiw	r24, 0x03	; 3
   24eaa:	b1 f0       	breq	.+44     	; 0x24ed8 <udc_req_std_dev_get_str_desc+0x5a>
   24eac:	1b c0       	rjmp	.+54     	; 0x24ee4 <udc_req_std_dev_get_str_desc+0x66>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   24eae:	64 e0       	ldi	r22, 0x04	; 4
   24eb0:	70 e0       	ldi	r23, 0x00	; 0
   24eb2:	84 ec       	ldi	r24, 0xC4	; 196
   24eb4:	90 e2       	ldi	r25, 0x20	; 32
   24eb6:	0e 94 71 c0 	call	0x180e2	; 0x180e2 <udd_set_setup_payload>
				sizeof(udc_string_desc_languageid));
		break;
   24eba:	16 c0       	rjmp	.+44     	; 0x24ee8 <udc_req_std_dev_get_str_desc+0x6a>

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   24ebc:	80 e1       	ldi	r24, 0x10	; 16
   24ebe:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_manufacturer_name;
   24ec0:	88 ec       	ldi	r24, 0xC8	; 200
   24ec2:	90 e2       	ldi	r25, 0x20	; 32
   24ec4:	8a 83       	std	Y+2, r24	; 0x02
   24ec6:	9b 83       	std	Y+3, r25	; 0x03
		break;
   24ec8:	0f c0       	rjmp	.+30     	; 0x24ee8 <udc_req_std_dev_get_str_desc+0x6a>
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   24eca:	8c e0       	ldi	r24, 0x0C	; 12
   24ecc:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_product_name;
   24ece:	89 ed       	ldi	r24, 0xD9	; 217
   24ed0:	90 e2       	ldi	r25, 0x20	; 32
   24ed2:	8a 83       	std	Y+2, r24	; 0x02
   24ed4:	9b 83       	std	Y+3, r25	; 0x03
		break;
   24ed6:	08 c0       	rjmp	.+16     	; 0x24ee8 <udc_req_std_dev_get_str_desc+0x6a>
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
   24ed8:	81 e0       	ldi	r24, 0x01	; 1
   24eda:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_get_string_serial_name();
   24edc:	d6 dc       	rcall	.-1620   	; 0x2488a <udc_get_string_serial_name>
   24ede:	8a 83       	std	Y+2, r24	; 0x02
   24ee0:	9b 83       	std	Y+3, r25	; 0x03
		break;
   24ee2:	02 c0       	rjmp	.+4      	; 0x24ee8 <udc_req_std_dev_get_str_desc+0x6a>
#ifdef UDC_GET_EXTRA_STRING
		if (UDC_GET_EXTRA_STRING()) {
			break;
		}
#endif
		return false;
   24ee4:	80 e0       	ldi	r24, 0x00	; 0
   24ee6:	33 c0       	rjmp	.+102    	; 0x24f4e <udc_req_std_dev_get_str_desc+0xd0>
	}

	if (str_length) {
   24ee8:	8c 81       	ldd	r24, Y+4	; 0x04
   24eea:	88 23       	and	r24, r24
   24eec:	79 f1       	breq	.+94     	; 0x24f4c <udc_req_std_dev_get_str_desc+0xce>
		for(i = 0; i < str_length; i++) {
   24eee:	19 82       	std	Y+1, r1	; 0x01
   24ef0:	19 c0       	rjmp	.+50     	; 0x24f24 <udc_req_std_dev_get_str_desc+0xa6>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   24ef2:	89 81       	ldd	r24, Y+1	; 0x01
   24ef4:	88 2f       	mov	r24, r24
   24ef6:	90 e0       	ldi	r25, 0x00	; 0
   24ef8:	29 81       	ldd	r18, Y+1	; 0x01
   24efa:	22 2f       	mov	r18, r18
   24efc:	30 e0       	ldi	r19, 0x00	; 0
   24efe:	4a 81       	ldd	r20, Y+2	; 0x02
   24f00:	5b 81       	ldd	r21, Y+3	; 0x03
   24f02:	24 0f       	add	r18, r20
   24f04:	35 1f       	adc	r19, r21
   24f06:	f9 01       	movw	r30, r18
   24f08:	20 81       	ld	r18, Z
   24f0a:	22 2f       	mov	r18, r18
   24f0c:	30 e0       	ldi	r19, 0x00	; 0
   24f0e:	01 96       	adiw	r24, 0x01	; 1
   24f10:	88 0f       	add	r24, r24
   24f12:	99 1f       	adc	r25, r25
   24f14:	8a 51       	subi	r24, 0x1A	; 26
   24f16:	9f 4d       	sbci	r25, 0xDF	; 223
   24f18:	fc 01       	movw	r30, r24
   24f1a:	20 83       	st	Z, r18
   24f1c:	31 83       	std	Z+1, r19	; 0x01
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   24f1e:	89 81       	ldd	r24, Y+1	; 0x01
   24f20:	8f 5f       	subi	r24, 0xFF	; 255
   24f22:	89 83       	std	Y+1, r24	; 0x01
   24f24:	99 81       	ldd	r25, Y+1	; 0x01
   24f26:	8c 81       	ldd	r24, Y+4	; 0x04
   24f28:	98 17       	cp	r25, r24
   24f2a:	18 f3       	brcs	.-58     	; 0x24ef2 <udc_req_std_dev_get_str_desc+0x74>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   24f2c:	8c 81       	ldd	r24, Y+4	; 0x04
   24f2e:	88 2f       	mov	r24, r24
   24f30:	90 e0       	ldi	r25, 0x00	; 0
   24f32:	01 96       	adiw	r24, 0x01	; 1
   24f34:	88 0f       	add	r24, r24
   24f36:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <udc_string_desc>
		udd_set_setup_payload(
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
   24f3a:	80 91 e6 20 	lds	r24, 0x20E6	; 0x8020e6 <udc_string_desc>
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
		udd_set_setup_payload(
   24f3e:	88 2f       	mov	r24, r24
   24f40:	90 e0       	ldi	r25, 0x00	; 0
   24f42:	bc 01       	movw	r22, r24
   24f44:	86 ee       	ldi	r24, 0xE6	; 230
   24f46:	90 e2       	ldi	r25, 0x20	; 32
   24f48:	0e 94 71 c0 	call	0x180e2	; 0x180e2 <udd_set_setup_payload>
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
	}

	return true;
   24f4c:	81 e0       	ldi	r24, 0x01	; 1
}
   24f4e:	24 96       	adiw	r28, 0x04	; 4
   24f50:	cd bf       	out	0x3d, r28	; 61
   24f52:	de bf       	out	0x3e, r29	; 62
   24f54:	df 91       	pop	r29
   24f56:	cf 91       	pop	r28
   24f58:	08 95       	ret

00024f5a <udc_req_std_dev_get_descriptor>:
 * \brief Standard device request to get descriptors about USB device
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_descriptor(void)
{
   24f5a:	cf 93       	push	r28
   24f5c:	df 93       	push	r29
   24f5e:	1f 92       	push	r1
   24f60:	cd b7       	in	r28, 0x3d	; 61
   24f62:	de b7       	in	r29, 0x3e	; 62
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   24f64:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   24f68:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   24f6c:	89 83       	std	Y+1, r24	; 0x01

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   24f6e:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   24f72:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   24f76:	89 2f       	mov	r24, r25
   24f78:	99 27       	eor	r25, r25
   24f7a:	82 30       	cpi	r24, 0x02	; 2
   24f7c:	91 05       	cpc	r25, r1
   24f7e:	f1 f0       	breq	.+60     	; 0x24fbc <udc_req_std_dev_get_descriptor+0x62>
   24f80:	83 30       	cpi	r24, 0x03	; 3
   24f82:	91 05       	cpc	r25, r1
   24f84:	1c f4       	brge	.+6      	; 0x24f8c <udc_req_std_dev_get_descriptor+0x32>
   24f86:	01 97       	sbiw	r24, 0x01	; 1
   24f88:	49 f0       	breq	.+18     	; 0x24f9c <udc_req_std_dev_get_descriptor+0x42>
   24f8a:	70 c0       	rjmp	.+224    	; 0x2506c <udc_req_std_dev_get_descriptor+0x112>
   24f8c:	83 30       	cpi	r24, 0x03	; 3
   24f8e:	91 05       	cpc	r25, r1
   24f90:	09 f4       	brne	.+2      	; 0x24f94 <udc_req_std_dev_get_descriptor+0x3a>
   24f92:	64 c0       	rjmp	.+200    	; 0x2505c <udc_req_std_dev_get_descriptor+0x102>
   24f94:	0f 97       	sbiw	r24, 0x0f	; 15
   24f96:	09 f4       	brne	.+2      	; 0x24f9a <udc_req_std_dev_get_descriptor+0x40>
   24f98:	4a c0       	rjmp	.+148    	; 0x2502e <udc_req_std_dev_get_descriptor+0xd4>
   24f9a:	68 c0       	rjmp	.+208    	; 0x2506c <udc_req_std_dev_get_descriptor+0x112>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
   24f9c:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   24fa0:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   24fa4:	fc 01       	movw	r30, r24
   24fa6:	80 81       	ld	r24, Z
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   24fa8:	28 2f       	mov	r18, r24
   24faa:	30 e0       	ldi	r19, 0x00	; 0
				(uint8_t *) udc_config.confdev_lsfs,
   24fac:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   24fb0:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   24fb4:	b9 01       	movw	r22, r18
   24fb6:	0e 94 71 c0 	call	0x180e2	; 0x180e2 <udd_set_setup_payload>
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
		}
		break;
   24fba:	5b c0       	rjmp	.+182    	; 0x25072 <udc_req_std_dev_get_descriptor+0x118>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   24fbc:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   24fc0:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   24fc4:	fc 01       	movw	r30, r24
   24fc6:	91 89       	ldd	r25, Z+17	; 0x11
   24fc8:	89 81       	ldd	r24, Y+1	; 0x01
   24fca:	89 17       	cp	r24, r25
   24fcc:	10 f0       	brcs	.+4      	; 0x24fd2 <udc_req_std_dev_get_descriptor+0x78>
					bNumConfigurations) {
				return false;
   24fce:	80 e0       	ldi	r24, 0x00	; 0
   24fd0:	64 c0       	rjmp	.+200    	; 0x2509a <udc_req_std_dev_get_descriptor+0x140>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   24fd2:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   24fd6:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   24fda:	89 81       	ldd	r24, Y+1	; 0x01
   24fdc:	88 2f       	mov	r24, r24
   24fde:	90 e0       	ldi	r25, 0x00	; 0
   24fe0:	88 0f       	add	r24, r24
   24fe2:	99 1f       	adc	r25, r25
   24fe4:	88 0f       	add	r24, r24
   24fe6:	99 1f       	adc	r25, r25
   24fe8:	82 0f       	add	r24, r18
   24fea:	93 1f       	adc	r25, r19
   24fec:	fc 01       	movw	r30, r24
   24fee:	80 81       	ld	r24, Z
   24ff0:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   24ff2:	fc 01       	movw	r30, r24
   24ff4:	42 81       	ldd	r20, Z+2	; 0x02
   24ff6:	53 81       	ldd	r21, Z+3	; 0x03
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   24ff8:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   24ffc:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   25000:	89 81       	ldd	r24, Y+1	; 0x01
   25002:	88 2f       	mov	r24, r24
   25004:	90 e0       	ldi	r25, 0x00	; 0
   25006:	88 0f       	add	r24, r24
   25008:	99 1f       	adc	r25, r25
   2500a:	88 0f       	add	r24, r24
   2500c:	99 1f       	adc	r25, r25
   2500e:	82 0f       	add	r24, r18
   25010:	93 1f       	adc	r25, r19
   25012:	fc 01       	movw	r30, r24
   25014:	80 81       	ld	r24, Z
   25016:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   25018:	ba 01       	movw	r22, r20
   2501a:	0e 94 71 c0 	call	0x180e2	; 0x180e2 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   2501e:	80 91 5b 31 	lds	r24, 0x315B	; 0x80315b <udd_g_ctrlreq+0x8>
   25022:	90 91 5c 31 	lds	r25, 0x315C	; 0x80315c <udd_g_ctrlreq+0x9>
   25026:	22 e0       	ldi	r18, 0x02	; 2
   25028:	fc 01       	movw	r30, r24
   2502a:	21 83       	std	Z+1, r18	; 0x01
				USB_DT_CONFIGURATION;
		break;
   2502c:	22 c0       	rjmp	.+68     	; 0x25072 <udc_req_std_dev_get_descriptor+0x118>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
   2502e:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   25032:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
   25036:	89 2b       	or	r24, r25
   25038:	11 f4       	brne	.+4      	; 0x2503e <udc_req_std_dev_get_descriptor+0xe4>
			return false;
   2503a:	80 e0       	ldi	r24, 0x00	; 0
   2503c:	2e c0       	rjmp	.+92     	; 0x2509a <udc_req_std_dev_get_descriptor+0x140>
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
				udc_config.conf_bos->wTotalLength);
   2503e:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   25042:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
   25046:	fc 01       	movw	r30, r24
   25048:	22 81       	ldd	r18, Z+2	; 0x02
   2504a:	33 81       	ldd	r19, Z+3	; 0x03
   2504c:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   25050:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
   25054:	b9 01       	movw	r22, r18
   25056:	0e 94 71 c0 	call	0x180e2	; 0x180e2 <udd_set_setup_payload>
				udc_config.conf_bos->wTotalLength);
		break;
   2505a:	0b c0       	rjmp	.+22     	; 0x25072 <udc_req_std_dev_get_descriptor+0x118>

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
   2505c:	10 df       	rcall	.-480    	; 0x24e7e <udc_req_std_dev_get_str_desc>
   2505e:	98 2f       	mov	r25, r24
   25060:	81 e0       	ldi	r24, 0x01	; 1
   25062:	89 27       	eor	r24, r25
   25064:	88 23       	and	r24, r24
   25066:	21 f0       	breq	.+8      	; 0x25070 <udc_req_std_dev_get_descriptor+0x116>
			return false;
   25068:	80 e0       	ldi	r24, 0x00	; 0
   2506a:	17 c0       	rjmp	.+46     	; 0x2509a <udc_req_std_dev_get_descriptor+0x140>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
   2506c:	80 e0       	ldi	r24, 0x00	; 0
   2506e:	15 c0       	rjmp	.+42     	; 0x2509a <udc_req_std_dev_get_descriptor+0x140>
	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
		}
		break;
   25070:	00 00       	nop
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   25072:	20 91 59 31 	lds	r18, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   25076:	30 91 5a 31 	lds	r19, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   2507a:	80 91 5d 31 	lds	r24, 0x315D	; 0x80315d <udd_g_ctrlreq+0xa>
   2507e:	90 91 5e 31 	lds	r25, 0x315E	; 0x80315e <udd_g_ctrlreq+0xb>
   25082:	28 17       	cp	r18, r24
   25084:	39 07       	cpc	r19, r25
   25086:	40 f4       	brcc	.+16     	; 0x25098 <udc_req_std_dev_get_descriptor+0x13e>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   25088:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   2508c:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   25090:	80 93 5d 31 	sts	0x315D, r24	; 0x80315d <udd_g_ctrlreq+0xa>
   25094:	90 93 5e 31 	sts	0x315E, r25	; 0x80315e <udd_g_ctrlreq+0xb>
	}
	return true;
   25098:	81 e0       	ldi	r24, 0x01	; 1
}
   2509a:	0f 90       	pop	r0
   2509c:	df 91       	pop	r29
   2509e:	cf 91       	pop	r28
   250a0:	08 95       	ret

000250a2 <udc_req_std_dev_get_configuration>:
 * \brief Standard device request to get configuration number
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
   250a2:	cf 93       	push	r28
   250a4:	df 93       	push	r29
   250a6:	cd b7       	in	r28, 0x3d	; 61
   250a8:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != 1) {
   250aa:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   250ae:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   250b2:	01 97       	sbiw	r24, 0x01	; 1
   250b4:	11 f0       	breq	.+4      	; 0x250ba <udc_req_std_dev_get_configuration+0x18>
		return false;
   250b6:	80 e0       	ldi	r24, 0x00	; 0
   250b8:	07 c0       	rjmp	.+14     	; 0x250c8 <udc_req_std_dev_get_configuration+0x26>
	}

	udd_set_setup_payload(&udc_num_configuration,1);
   250ba:	61 e0       	ldi	r22, 0x01	; 1
   250bc:	70 e0       	ldi	r23, 0x00	; 0
   250be:	8c e3       	ldi	r24, 0x3C	; 60
   250c0:	91 e3       	ldi	r25, 0x31	; 49
   250c2:	0e 94 71 c0 	call	0x180e2	; 0x180e2 <udd_set_setup_payload>
	return true;
   250c6:	81 e0       	ldi	r24, 0x01	; 1
}
   250c8:	df 91       	pop	r29
   250ca:	cf 91       	pop	r28
   250cc:	08 95       	ret

000250ce <udc_req_std_dev_set_configuration>:
 * \brief Standard device request to enable a configuration
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_configuration(void)
{
   250ce:	cf 93       	push	r28
   250d0:	df 93       	push	r29
   250d2:	1f 92       	push	r1
   250d4:	cd b7       	in	r28, 0x3d	; 61
   250d6:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
   250d8:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   250dc:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   250e0:	89 2b       	or	r24, r25
   250e2:	11 f0       	breq	.+4      	; 0x250e8 <udc_req_std_dev_set_configuration+0x1a>
		return false;
   250e4:	80 e0       	ldi	r24, 0x00	; 0
   250e6:	56 c0       	rjmp	.+172    	; 0x25194 <udc_req_std_dev_set_configuration+0xc6>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
   250e8:	0e 94 52 c0 	call	0x180a4	; 0x180a4 <udd_getaddress>
   250ec:	88 23       	and	r24, r24
   250ee:	11 f4       	brne	.+4      	; 0x250f4 <udc_req_std_dev_set_configuration+0x26>
		return false;
   250f0:	80 e0       	ldi	r24, 0x00	; 0
   250f2:	50 c0       	rjmp	.+160    	; 0x25194 <udc_req_std_dev_set_configuration+0xc6>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   250f4:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   250f8:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   250fc:	9c 01       	movw	r18, r24
   250fe:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
   25100:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   25104:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   25108:	fc 01       	movw	r30, r24
   2510a:	81 89       	ldd	r24, Z+17	; 0x11
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   2510c:	88 2f       	mov	r24, r24
   2510e:	90 e0       	ldi	r25, 0x00	; 0
   25110:	82 17       	cp	r24, r18
   25112:	93 07       	cpc	r25, r19
   25114:	10 f4       	brcc	.+4      	; 0x2511a <udc_req_std_dev_set_configuration+0x4c>
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
   25116:	80 e0       	ldi	r24, 0x00	; 0
   25118:	3d c0       	rjmp	.+122    	; 0x25194 <udc_req_std_dev_set_configuration+0xc6>
		}
	}

	// Reset current configuration
	udc_reset();
   2511a:	51 dd       	rcall	.-1374   	; 0x24bbe <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   2511c:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   25120:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   25124:	80 93 3c 31 	sts	0x313C, r24	; 0x80313c <udc_num_configuration>
	if (udc_num_configuration == 0) {
   25128:	80 91 3c 31 	lds	r24, 0x313C	; 0x80313c <udc_num_configuration>
   2512c:	88 23       	and	r24, r24
   2512e:	11 f4       	brne	.+4      	; 0x25134 <udc_req_std_dev_set_configuration+0x66>
		return true; // Default empty configuration requested
   25130:	81 e0       	ldi	r24, 0x01	; 1
   25132:	30 c0       	rjmp	.+96     	; 0x25194 <udc_req_std_dev_set_configuration+0xc6>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   25134:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   25138:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   2513c:	80 91 3c 31 	lds	r24, 0x313C	; 0x80313c <udc_num_configuration>
   25140:	88 2f       	mov	r24, r24
   25142:	90 e0       	ldi	r25, 0x00	; 0
   25144:	81 50       	subi	r24, 0x01	; 1
   25146:	90 4c       	sbci	r25, 0xC0	; 192
   25148:	88 0f       	add	r24, r24
   2514a:	99 1f       	adc	r25, r25
   2514c:	88 0f       	add	r24, r24
   2514e:	99 1f       	adc	r25, r25
   25150:	82 0f       	add	r24, r18
   25152:	93 1f       	adc	r25, r19
   25154:	80 93 3e 31 	sts	0x313E, r24	; 0x80313e <udc_ptr_conf>
   25158:	90 93 3f 31 	sts	0x313F, r25	; 0x80313f <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   2515c:	19 82       	std	Y+1, r1	; 0x01
   2515e:	0d c0       	rjmp	.+26     	; 0x2517a <udc_req_std_dev_set_configuration+0xac>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   25160:	60 e0       	ldi	r22, 0x00	; 0
   25162:	89 81       	ldd	r24, Y+1	; 0x01
   25164:	c1 dc       	rcall	.-1662   	; 0x24ae8 <udc_iface_enable>
   25166:	98 2f       	mov	r25, r24
   25168:	81 e0       	ldi	r24, 0x01	; 1
   2516a:	89 27       	eor	r24, r25
   2516c:	88 23       	and	r24, r24
   2516e:	11 f0       	breq	.+4      	; 0x25174 <udc_req_std_dev_set_configuration+0xa6>
			return false;
   25170:	80 e0       	ldi	r24, 0x00	; 0
   25172:	10 c0       	rjmp	.+32     	; 0x25194 <udc_req_std_dev_set_configuration+0xc6>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   25174:	89 81       	ldd	r24, Y+1	; 0x01
   25176:	8f 5f       	subi	r24, 0xFF	; 255
   25178:	89 83       	std	Y+1, r24	; 0x01
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   2517a:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   2517e:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   25182:	fc 01       	movw	r30, r24
   25184:	80 81       	ld	r24, Z
   25186:	91 81       	ldd	r25, Z+1	; 0x01
   25188:	fc 01       	movw	r30, r24
   2518a:	94 81       	ldd	r25, Z+4	; 0x04
   2518c:	89 81       	ldd	r24, Y+1	; 0x01
   2518e:	89 17       	cp	r24, r25
   25190:	38 f3       	brcs	.-50     	; 0x25160 <udc_req_std_dev_set_configuration+0x92>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
   25192:	81 e0       	ldi	r24, 0x01	; 1
}
   25194:	0f 90       	pop	r0
   25196:	df 91       	pop	r29
   25198:	cf 91       	pop	r28
   2519a:	08 95       	ret

0002519c <udc_req_std_iface_get_setting>:
 * to get the alternate setting number of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_get_setting(void)
{
   2519c:	cf 93       	push	r28
   2519e:	df 93       	push	r29
   251a0:	00 d0       	rcall	.+0      	; 0x251a2 <udc_req_std_iface_get_setting+0x6>
   251a2:	cd b7       	in	r28, 0x3d	; 61
   251a4:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
   251a6:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   251aa:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   251ae:	01 97       	sbiw	r24, 0x01	; 1
   251b0:	11 f0       	breq	.+4      	; 0x251b6 <udc_req_std_iface_get_setting+0x1a>
		return false; // Error in request
   251b2:	80 e0       	ldi	r24, 0x00	; 0
   251b4:	46 c0       	rjmp	.+140    	; 0x25242 <udc_req_std_iface_get_setting+0xa6>
	}
	if (!udc_num_configuration) {
   251b6:	80 91 3c 31 	lds	r24, 0x313C	; 0x80313c <udc_num_configuration>
   251ba:	88 23       	and	r24, r24
   251bc:	11 f4       	brne	.+4      	; 0x251c2 <udc_req_std_iface_get_setting+0x26>
		return false; // The device is not is configured state yet
   251be:	80 e0       	ldi	r24, 0x00	; 0
   251c0:	40 c0       	rjmp	.+128    	; 0x25242 <udc_req_std_iface_get_setting+0xa6>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   251c2:	80 91 57 31 	lds	r24, 0x3157	; 0x803157 <udd_g_ctrlreq+0x4>
   251c6:	90 91 58 31 	lds	r25, 0x3158	; 0x803158 <udd_g_ctrlreq+0x5>
   251ca:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   251cc:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   251d0:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   251d4:	fc 01       	movw	r30, r24
   251d6:	80 81       	ld	r24, Z
   251d8:	91 81       	ldd	r25, Z+1	; 0x01
   251da:	fc 01       	movw	r30, r24
   251dc:	94 81       	ldd	r25, Z+4	; 0x04
   251de:	89 81       	ldd	r24, Y+1	; 0x01
   251e0:	89 17       	cp	r24, r25
   251e2:	10 f0       	brcs	.+4      	; 0x251e8 <udc_req_std_iface_get_setting+0x4c>
		return false;
   251e4:	80 e0       	ldi	r24, 0x00	; 0
   251e6:	2d c0       	rjmp	.+90     	; 0x25242 <udc_req_std_iface_get_setting+0xa6>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   251e8:	60 e0       	ldi	r22, 0x00	; 0
   251ea:	89 81       	ldd	r24, Y+1	; 0x01
   251ec:	b8 db       	rcall	.-2192   	; 0x2495e <udc_update_iface_desc>
   251ee:	98 2f       	mov	r25, r24
   251f0:	81 e0       	ldi	r24, 0x01	; 1
   251f2:	89 27       	eor	r24, r25
   251f4:	88 23       	and	r24, r24
   251f6:	11 f0       	breq	.+4      	; 0x251fc <udc_req_std_iface_get_setting+0x60>
		return false;
   251f8:	80 e0       	ldi	r24, 0x00	; 0
   251fa:	23 c0       	rjmp	.+70     	; 0x25242 <udc_req_std_iface_get_setting+0xa6>
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   251fc:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   25200:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   25204:	fc 01       	movw	r30, r24
   25206:	22 81       	ldd	r18, Z+2	; 0x02
   25208:	33 81       	ldd	r19, Z+3	; 0x03
   2520a:	89 81       	ldd	r24, Y+1	; 0x01
   2520c:	88 2f       	mov	r24, r24
   2520e:	90 e0       	ldi	r25, 0x00	; 0
   25210:	88 0f       	add	r24, r24
   25212:	99 1f       	adc	r25, r25
   25214:	82 0f       	add	r24, r18
   25216:	93 1f       	adc	r25, r19
   25218:	fc 01       	movw	r30, r24
   2521a:	80 81       	ld	r24, Z
   2521c:	91 81       	ldd	r25, Z+1	; 0x01
   2521e:	8a 83       	std	Y+2, r24	; 0x02
   25220:	9b 83       	std	Y+3, r25	; 0x03
	udc_iface_setting = udi_api->getsetting();
   25222:	8a 81       	ldd	r24, Y+2	; 0x02
   25224:	9b 81       	ldd	r25, Y+3	; 0x03
   25226:	fc 01       	movw	r30, r24
   25228:	86 81       	ldd	r24, Z+6	; 0x06
   2522a:	97 81       	ldd	r25, Z+7	; 0x07
   2522c:	fc 01       	movw	r30, r24
   2522e:	19 95       	eicall
   25230:	80 93 3a 31 	sts	0x313A, r24	; 0x80313a <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
   25234:	61 e0       	ldi	r22, 0x01	; 1
   25236:	70 e0       	ldi	r23, 0x00	; 0
   25238:	8a e3       	ldi	r24, 0x3A	; 58
   2523a:	91 e3       	ldi	r25, 0x31	; 49
   2523c:	0e 94 71 c0 	call	0x180e2	; 0x180e2 <udd_set_setup_payload>
	return true;
   25240:	81 e0       	ldi	r24, 0x01	; 1
}
   25242:	23 96       	adiw	r28, 0x03	; 3
   25244:	cd bf       	out	0x3d, r28	; 61
   25246:	de bf       	out	0x3e, r29	; 62
   25248:	df 91       	pop	r29
   2524a:	cf 91       	pop	r28
   2524c:	08 95       	ret

0002524e <udc_req_std_iface_set_setting>:
 * to set an alternate setting of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_set_setting(void)
{
   2524e:	cf 93       	push	r28
   25250:	df 93       	push	r29
   25252:	1f 92       	push	r1
   25254:	1f 92       	push	r1
   25256:	cd b7       	in	r28, 0x3d	; 61
   25258:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
   2525a:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   2525e:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   25262:	89 2b       	or	r24, r25
   25264:	11 f0       	breq	.+4      	; 0x2526a <udc_req_std_iface_set_setting+0x1c>
		return false; // Error in request
   25266:	80 e0       	ldi	r24, 0x00	; 0
   25268:	1c c0       	rjmp	.+56     	; 0x252a2 <udc_req_std_iface_set_setting+0x54>
	}
	if (!udc_num_configuration) {
   2526a:	80 91 3c 31 	lds	r24, 0x313C	; 0x80313c <udc_num_configuration>
   2526e:	88 23       	and	r24, r24
   25270:	11 f4       	brne	.+4      	; 0x25276 <udc_req_std_iface_set_setting+0x28>
		return false; // The device is not is configured state yet
   25272:	80 e0       	ldi	r24, 0x00	; 0
   25274:	16 c0       	rjmp	.+44     	; 0x252a2 <udc_req_std_iface_set_setting+0x54>
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   25276:	80 91 57 31 	lds	r24, 0x3157	; 0x803157 <udd_g_ctrlreq+0x4>
   2527a:	90 91 58 31 	lds	r25, 0x3158	; 0x803158 <udd_g_ctrlreq+0x5>
   2527e:	89 83       	std	Y+1, r24	; 0x01
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   25280:	80 91 55 31 	lds	r24, 0x3155	; 0x803155 <udd_g_ctrlreq+0x2>
   25284:	90 91 56 31 	lds	r25, 0x3156	; 0x803156 <udd_g_ctrlreq+0x3>
   25288:	8a 83       	std	Y+2, r24	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
   2528a:	89 81       	ldd	r24, Y+1	; 0x01
   2528c:	d1 db       	rcall	.-2142   	; 0x24a30 <udc_iface_disable>
   2528e:	98 2f       	mov	r25, r24
   25290:	81 e0       	ldi	r24, 0x01	; 1
   25292:	89 27       	eor	r24, r25
   25294:	88 23       	and	r24, r24
   25296:	11 f0       	breq	.+4      	; 0x2529c <udc_req_std_iface_set_setting+0x4e>
		return false;
   25298:	80 e0       	ldi	r24, 0x00	; 0
   2529a:	03 c0       	rjmp	.+6      	; 0x252a2 <udc_req_std_iface_set_setting+0x54>
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
   2529c:	6a 81       	ldd	r22, Y+2	; 0x02
   2529e:	89 81       	ldd	r24, Y+1	; 0x01
   252a0:	23 dc       	rcall	.-1978   	; 0x24ae8 <udc_iface_enable>
}
   252a2:	0f 90       	pop	r0
   252a4:	0f 90       	pop	r0
   252a6:	df 91       	pop	r29
   252a8:	cf 91       	pop	r28
   252aa:	08 95       	ret

000252ac <udc_reqstd>:
 * \brief Main routine to manage the standard USB SETUP request
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
   252ac:	cf 93       	push	r28
   252ae:	df 93       	push	r29
   252b0:	cd b7       	in	r28, 0x3d	; 61
   252b2:	de b7       	in	r29, 0x3e	; 62
	if (Udd_setup_is_in()) {
   252b4:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
   252b8:	88 23       	and	r24, r24
   252ba:	0c f0       	brlt	.+2      	; 0x252be <udc_reqstd+0x12>
   252bc:	46 c0       	rjmp	.+140    	; 0x2534a <udc_reqstd+0x9e>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
   252be:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   252c2:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   252c6:	89 2b       	or	r24, r25
   252c8:	11 f4       	brne	.+4      	; 0x252ce <udc_reqstd+0x22>
			return false; // Error for USB host
   252ca:	80 e0       	ldi	r24, 0x00	; 0
   252cc:	8d c0       	rjmp	.+282    	; 0x253e8 <udc_reqstd+0x13c>
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   252ce:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
   252d2:	88 2f       	mov	r24, r24
   252d4:	90 e0       	ldi	r25, 0x00	; 0
   252d6:	8f 71       	andi	r24, 0x1F	; 31
   252d8:	99 27       	eor	r25, r25
   252da:	89 2b       	or	r24, r25
   252dc:	99 f4       	brne	.+38     	; 0x25304 <udc_reqstd+0x58>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   252de:	80 91 54 31 	lds	r24, 0x3154	; 0x803154 <udd_g_ctrlreq+0x1>
   252e2:	88 2f       	mov	r24, r24
   252e4:	90 e0       	ldi	r25, 0x00	; 0
   252e6:	86 30       	cpi	r24, 0x06	; 6
   252e8:	91 05       	cpc	r25, r1
   252ea:	41 f0       	breq	.+16     	; 0x252fc <udc_reqstd+0x50>
   252ec:	88 30       	cpi	r24, 0x08	; 8
   252ee:	91 05       	cpc	r25, r1
   252f0:	39 f0       	breq	.+14     	; 0x25300 <udc_reqstd+0x54>
   252f2:	89 2b       	or	r24, r25
   252f4:	09 f0       	breq	.+2      	; 0x252f8 <udc_reqstd+0x4c>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
			default:
				break;
   252f6:	06 c0       	rjmp	.+12     	; 0x25304 <udc_reqstd+0x58>

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_STATUS:
				return udc_req_std_dev_get_status();
   252f8:	de dc       	rcall	.-1604   	; 0x24cb6 <udc_req_std_dev_get_status>
   252fa:	76 c0       	rjmp	.+236    	; 0x253e8 <udc_reqstd+0x13c>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
   252fc:	2e de       	rcall	.-932    	; 0x24f5a <udc_req_std_dev_get_descriptor>
   252fe:	74 c0       	rjmp	.+232    	; 0x253e8 <udc_reqstd+0x13c>
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
   25300:	d0 de       	rcall	.-608    	; 0x250a2 <udc_req_std_dev_get_configuration>
   25302:	72 c0       	rjmp	.+228    	; 0x253e8 <udc_reqstd+0x13c>
   25304:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   25308:	88 2f       	mov	r24, r24
   2530a:	90 e0       	ldi	r25, 0x00	; 0
   2530c:	8f 71       	andi	r24, 0x1F	; 31
   2530e:	99 27       	eor	r25, r25
   25310:	01 97       	sbiw	r24, 0x01	; 1
   25312:	49 f4       	brne	.+18     	; 0x25326 <udc_reqstd+0x7a>
   25314:	80 91 54 31 	lds	r24, 0x3154	; 0x803154 <udd_g_ctrlreq+0x1>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   25318:	88 2f       	mov	r24, r24
   2531a:	90 e0       	ldi	r25, 0x00	; 0
   2531c:	0a 97       	sbiw	r24, 0x0a	; 10
   2531e:	09 f0       	breq	.+2      	; 0x25322 <udc_reqstd+0x76>
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			default:
				break;
   25320:	02 c0       	rjmp	.+4      	; 0x25326 <udc_reqstd+0x7a>

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
   25322:	3c df       	rcall	.-392    	; 0x2519c <udc_req_std_iface_get_setting>
   25324:	61 c0       	rjmp	.+194    	; 0x253e8 <udc_reqstd+0x13c>
   25326:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   2532a:	88 2f       	mov	r24, r24
   2532c:	90 e0       	ldi	r25, 0x00	; 0
   2532e:	8f 71       	andi	r24, 0x1F	; 31
   25330:	99 27       	eor	r25, r25
   25332:	02 97       	sbiw	r24, 0x02	; 2
   25334:	09 f0       	breq	.+2      	; 0x25338 <udc_reqstd+0x8c>
   25336:	57 c0       	rjmp	.+174    	; 0x253e6 <udc_reqstd+0x13a>
   25338:	80 91 54 31 	lds	r24, 0x3154	; 0x803154 <udd_g_ctrlreq+0x1>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   2533c:	88 2f       	mov	r24, r24
   2533e:	90 e0       	ldi	r25, 0x00	; 0
   25340:	89 2b       	or	r24, r25
   25342:	09 f0       	breq	.+2      	; 0x25346 <udc_reqstd+0x9a>
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
			default:
				break;
   25344:	50 c0       	rjmp	.+160    	; 0x253e6 <udc_reqstd+0x13a>
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
   25346:	cd dc       	rcall	.-1638   	; 0x24ce2 <udc_req_std_ep_get_status>
   25348:	4f c0       	rjmp	.+158    	; 0x253e8 <udc_reqstd+0x13c>
   2534a:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   2534e:	88 2f       	mov	r24, r24
   25350:	90 e0       	ldi	r25, 0x00	; 0
   25352:	8f 71       	andi	r24, 0x1F	; 31
   25354:	99 27       	eor	r25, r25
   25356:	89 2b       	or	r24, r25
   25358:	f9 f4       	brne	.+62     	; 0x25398 <udc_reqstd+0xec>
   2535a:	80 91 54 31 	lds	r24, 0x3154	; 0x803154 <udd_g_ctrlreq+0x1>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   2535e:	88 2f       	mov	r24, r24
   25360:	90 e0       	ldi	r25, 0x00	; 0
   25362:	85 30       	cpi	r24, 0x05	; 5
   25364:	91 05       	cpc	r25, r1
   25366:	79 f0       	breq	.+30     	; 0x25386 <udc_reqstd+0xda>
   25368:	86 30       	cpi	r24, 0x06	; 6
   2536a:	91 05       	cpc	r25, r1
   2536c:	34 f4       	brge	.+12     	; 0x2537a <udc_reqstd+0xce>
   2536e:	81 30       	cpi	r24, 0x01	; 1
   25370:	91 05       	cpc	r25, r1
   25372:	59 f0       	breq	.+22     	; 0x2538a <udc_reqstd+0xde>
   25374:	03 97       	sbiw	r24, 0x03	; 3
   25376:	59 f0       	breq	.+22     	; 0x2538e <udc_reqstd+0xe2>
   25378:	0f c0       	rjmp	.+30     	; 0x25398 <udc_reqstd+0xec>
				return udc_req_std_dev_set_configuration();
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			default:
				break;
   2537a:	87 30       	cpi	r24, 0x07	; 7
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   2537c:	91 05       	cpc	r25, r1
   2537e:	59 f0       	breq	.+22     	; 0x25396 <udc_reqstd+0xea>
   25380:	09 97       	sbiw	r24, 0x09	; 9
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
   25382:	39 f0       	breq	.+14     	; 0x25392 <udc_reqstd+0xe6>
   25384:	09 c0       	rjmp	.+18     	; 0x25398 <udc_reqstd+0xec>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
   25386:	65 dd       	rcall	.-1334   	; 0x24e52 <udc_req_std_dev_set_address>
   25388:	2f c0       	rjmp	.+94     	; 0x253e8 <udc_reqstd+0x13c>
   2538a:	cd dc       	rcall	.-1638   	; 0x24d26 <udc_req_std_dev_clear_feature>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
   2538c:	2d c0       	rjmp	.+90     	; 0x253e8 <udc_reqstd+0x13c>
   2538e:	0b dd       	rcall	.-1514   	; 0x24da6 <udc_req_std_dev_set_feature>
   25390:	2b c0       	rjmp	.+86     	; 0x253e8 <udc_reqstd+0x13c>
			case USB_REQ_SET_CONFIGURATION:
				return udc_req_std_dev_set_configuration();
   25392:	9d de       	rcall	.-710    	; 0x250ce <udc_req_std_dev_set_configuration>
   25394:	29 c0       	rjmp	.+82     	; 0x253e8 <udc_reqstd+0x13c>
   25396:	00 00       	nop
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
   25398:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   2539c:	88 2f       	mov	r24, r24
   2539e:	90 e0       	ldi	r25, 0x00	; 0
   253a0:	8f 71       	andi	r24, 0x1F	; 31
   253a2:	99 27       	eor	r25, r25
   253a4:	01 97       	sbiw	r24, 0x01	; 1
   253a6:	49 f4       	brne	.+18     	; 0x253ba <udc_reqstd+0x10e>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   253a8:	80 91 54 31 	lds	r24, 0x3154	; 0x803154 <udd_g_ctrlreq+0x1>
   253ac:	88 2f       	mov	r24, r24
   253ae:	90 e0       	ldi	r25, 0x00	; 0
   253b0:	0b 97       	sbiw	r24, 0x0b	; 11
   253b2:	09 f0       	breq	.+2      	; 0x253b6 <udc_reqstd+0x10a>
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			default:
				break;
   253b4:	02 c0       	rjmp	.+4      	; 0x253ba <udc_reqstd+0x10e>

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
   253b6:	4b df       	rcall	.-362    	; 0x2524e <udc_req_std_iface_set_setting>
   253b8:	17 c0       	rjmp	.+46     	; 0x253e8 <udc_reqstd+0x13c>
   253ba:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   253be:	88 2f       	mov	r24, r24
   253c0:	90 e0       	ldi	r25, 0x00	; 0
   253c2:	8f 71       	andi	r24, 0x1F	; 31
   253c4:	99 27       	eor	r25, r25
   253c6:	02 97       	sbiw	r24, 0x02	; 2
   253c8:	71 f4       	brne	.+28     	; 0x253e6 <udc_reqstd+0x13a>
   253ca:	80 91 54 31 	lds	r24, 0x3154	; 0x803154 <udd_g_ctrlreq+0x1>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   253ce:	88 2f       	mov	r24, r24
   253d0:	90 e0       	ldi	r25, 0x00	; 0
   253d2:	81 30       	cpi	r24, 0x01	; 1
   253d4:	91 05       	cpc	r25, r1
   253d6:	19 f0       	breq	.+6      	; 0x253de <udc_reqstd+0x132>
   253d8:	03 97       	sbiw	r24, 0x03	; 3
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
			default:
				break;
   253da:	19 f0       	breq	.+6      	; 0x253e2 <udc_reqstd+0x136>
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
   253dc:	04 c0       	rjmp	.+8      	; 0x253e6 <udc_reqstd+0x13a>
   253de:	c6 dc       	rcall	.-1652   	; 0x24d6c <udc_req_std_ep_clear_feature>
   253e0:	03 c0       	rjmp	.+6      	; 0x253e8 <udc_reqstd+0x13c>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
   253e2:	05 dd       	rcall	.-1526   	; 0x24dee <udc_req_std_ep_set_feature>
   253e4:	01 c0       	rjmp	.+2      	; 0x253e8 <udc_reqstd+0x13c>
   253e6:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
   253e8:	df 91       	pop	r29
}
   253ea:	cf 91       	pop	r28
   253ec:	08 95       	ret

000253ee <udc_req_iface>:
   253ee:	cf 93       	push	r28
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_iface(void)
{
   253f0:	df 93       	push	r29
   253f2:	00 d0       	rcall	.+0      	; 0x253f4 <udc_req_iface+0x6>
   253f4:	cd b7       	in	r28, 0x3d	; 61
   253f6:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   253f8:	80 91 3c 31 	lds	r24, 0x313C	; 0x80313c <udc_num_configuration>
   253fc:	88 23       	and	r24, r24
   253fe:	11 f4       	brne	.+4      	; 0x25404 <udc_req_iface+0x16>
		return false; // The device is not is configured state yet
   25400:	80 e0       	ldi	r24, 0x00	; 0
   25402:	48 c0       	rjmp	.+144    	; 0x25494 <udc_req_iface+0xa6>
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   25404:	80 91 57 31 	lds	r24, 0x3157	; 0x803157 <udd_g_ctrlreq+0x4>
   25408:	90 91 58 31 	lds	r25, 0x3158	; 0x803158 <udd_g_ctrlreq+0x5>
   2540c:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   2540e:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   25412:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   25416:	fc 01       	movw	r30, r24
   25418:	80 81       	ld	r24, Z
   2541a:	91 81       	ldd	r25, Z+1	; 0x01
   2541c:	fc 01       	movw	r30, r24
   2541e:	94 81       	ldd	r25, Z+4	; 0x04
   25420:	89 81       	ldd	r24, Y+1	; 0x01
   25422:	89 17       	cp	r24, r25
   25424:	10 f0       	brcs	.+4      	; 0x2542a <udc_req_iface+0x3c>
		return false;
   25426:	80 e0       	ldi	r24, 0x00	; 0
   25428:	35 c0       	rjmp	.+106    	; 0x25494 <udc_req_iface+0xa6>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   2542a:	60 e0       	ldi	r22, 0x00	; 0
   2542c:	89 81       	ldd	r24, Y+1	; 0x01
   2542e:	97 da       	rcall	.-2770   	; 0x2495e <udc_update_iface_desc>
   25430:	98 2f       	mov	r25, r24
   25432:	81 e0       	ldi	r24, 0x01	; 1
   25434:	89 27       	eor	r24, r25
   25436:	88 23       	and	r24, r24
   25438:	11 f0       	breq	.+4      	; 0x2543e <udc_req_iface+0x50>
		return false;
   2543a:	80 e0       	ldi	r24, 0x00	; 0
   2543c:	2b c0       	rjmp	.+86     	; 0x25494 <udc_req_iface+0xa6>
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   2543e:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   25442:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   25446:	fc 01       	movw	r30, r24
   25448:	22 81       	ldd	r18, Z+2	; 0x02
   2544a:	33 81       	ldd	r19, Z+3	; 0x03
   2544c:	89 81       	ldd	r24, Y+1	; 0x01
   2544e:	88 2f       	mov	r24, r24
   25450:	90 e0       	ldi	r25, 0x00	; 0
   25452:	88 0f       	add	r24, r24
   25454:	99 1f       	adc	r25, r25
   25456:	82 0f       	add	r24, r18
   25458:	93 1f       	adc	r25, r19
   2545a:	fc 01       	movw	r30, r24
   2545c:	80 81       	ld	r24, Z
   2545e:	91 81       	ldd	r25, Z+1	; 0x01
   25460:	8a 83       	std	Y+2, r24	; 0x02
   25462:	9b 83       	std	Y+3, r25	; 0x03
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   25464:	8a 81       	ldd	r24, Y+2	; 0x02
   25466:	9b 81       	ldd	r25, Y+3	; 0x03
   25468:	fc 01       	movw	r30, r24
   2546a:	86 81       	ldd	r24, Z+6	; 0x06
   2546c:	97 81       	ldd	r25, Z+7	; 0x07
   2546e:	fc 01       	movw	r30, r24
   25470:	19 95       	eicall
   25472:	68 2f       	mov	r22, r24
   25474:	89 81       	ldd	r24, Y+1	; 0x01
   25476:	73 da       	rcall	.-2842   	; 0x2495e <udc_update_iface_desc>
   25478:	98 2f       	mov	r25, r24
   2547a:	81 e0       	ldi	r24, 0x01	; 1
   2547c:	89 27       	eor	r24, r25
   2547e:	88 23       	and	r24, r24
   25480:	11 f0       	breq	.+4      	; 0x25486 <udc_req_iface+0x98>
		return false;
   25482:	80 e0       	ldi	r24, 0x00	; 0
   25484:	07 c0       	rjmp	.+14     	; 0x25494 <udc_req_iface+0xa6>
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
   25486:	8a 81       	ldd	r24, Y+2	; 0x02
   25488:	9b 81       	ldd	r25, Y+3	; 0x03
   2548a:	fc 01       	movw	r30, r24
   2548c:	84 81       	ldd	r24, Z+4	; 0x04
   2548e:	95 81       	ldd	r25, Z+5	; 0x05
   25490:	fc 01       	movw	r30, r24
   25492:	19 95       	eicall
}
   25494:	23 96       	adiw	r28, 0x03	; 3
   25496:	cd bf       	out	0x3d, r28	; 61
   25498:	de bf       	out	0x3e, r29	; 62
   2549a:	df 91       	pop	r29
   2549c:	cf 91       	pop	r28
   2549e:	08 95       	ret

000254a0 <udc_req_ep>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_ep(void)
{
   254a0:	cf 93       	push	r28
   254a2:	df 93       	push	r29
   254a4:	00 d0       	rcall	.+0      	; 0x254a6 <udc_req_ep+0x6>
   254a6:	cd b7       	in	r28, 0x3d	; 61
   254a8:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   254aa:	80 91 3c 31 	lds	r24, 0x313C	; 0x80313c <udc_num_configuration>
   254ae:	88 23       	and	r24, r24
   254b0:	11 f4       	brne	.+4      	; 0x254b6 <udc_req_ep+0x16>
		return false; // The device is not is configured state yet
   254b2:	80 e0       	ldi	r24, 0x00	; 0
   254b4:	46 c0       	rjmp	.+140    	; 0x25542 <udc_req_ep+0xa2>
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   254b6:	80 91 57 31 	lds	r24, 0x3157	; 0x803157 <udd_g_ctrlreq+0x4>
   254ba:	90 91 58 31 	lds	r25, 0x3158	; 0x803158 <udd_g_ctrlreq+0x5>
   254be:	89 83       	std	Y+1, r24	; 0x01
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   254c0:	19 82       	std	Y+1, r1	; 0x01
   254c2:	32 c0       	rjmp	.+100    	; 0x25528 <udc_req_ep+0x88>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   254c4:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   254c8:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   254cc:	fc 01       	movw	r30, r24
   254ce:	22 81       	ldd	r18, Z+2	; 0x02
   254d0:	33 81       	ldd	r19, Z+3	; 0x03
   254d2:	89 81       	ldd	r24, Y+1	; 0x01
   254d4:	88 2f       	mov	r24, r24
   254d6:	90 e0       	ldi	r25, 0x00	; 0
   254d8:	88 0f       	add	r24, r24
   254da:	99 1f       	adc	r25, r25
   254dc:	82 0f       	add	r24, r18
   254de:	93 1f       	adc	r25, r19
   254e0:	fc 01       	movw	r30, r24
   254e2:	80 81       	ld	r24, Z
   254e4:	91 81       	ldd	r25, Z+1	; 0x01
   254e6:	8a 83       	std	Y+2, r24	; 0x02
   254e8:	9b 83       	std	Y+3, r25	; 0x03
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   254ea:	8a 81       	ldd	r24, Y+2	; 0x02
   254ec:	9b 81       	ldd	r25, Y+3	; 0x03
   254ee:	fc 01       	movw	r30, r24
   254f0:	86 81       	ldd	r24, Z+6	; 0x06
   254f2:	97 81       	ldd	r25, Z+7	; 0x07
   254f4:	fc 01       	movw	r30, r24
   254f6:	19 95       	eicall
   254f8:	68 2f       	mov	r22, r24
   254fa:	89 81       	ldd	r24, Y+1	; 0x01
   254fc:	30 da       	rcall	.-2976   	; 0x2495e <udc_update_iface_desc>
   254fe:	98 2f       	mov	r25, r24
   25500:	81 e0       	ldi	r24, 0x01	; 1
   25502:	89 27       	eor	r24, r25
   25504:	88 23       	and	r24, r24
   25506:	11 f0       	breq	.+4      	; 0x2550c <udc_req_ep+0x6c>
			return false;
   25508:	80 e0       	ldi	r24, 0x00	; 0
   2550a:	1b c0       	rjmp	.+54     	; 0x25542 <udc_req_ep+0xa2>
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
   2550c:	8a 81       	ldd	r24, Y+2	; 0x02
   2550e:	9b 81       	ldd	r25, Y+3	; 0x03
   25510:	fc 01       	movw	r30, r24
   25512:	84 81       	ldd	r24, Z+4	; 0x04
   25514:	95 81       	ldd	r25, Z+5	; 0x05
   25516:	fc 01       	movw	r30, r24
   25518:	19 95       	eicall
   2551a:	88 23       	and	r24, r24
   2551c:	11 f0       	breq	.+4      	; 0x25522 <udc_req_ep+0x82>
			return true;
   2551e:	81 e0       	ldi	r24, 0x01	; 1
   25520:	10 c0       	rjmp	.+32     	; 0x25542 <udc_req_ep+0xa2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   25522:	89 81       	ldd	r24, Y+1	; 0x01
   25524:	8f 5f       	subi	r24, 0xFF	; 255
   25526:	89 83       	std	Y+1, r24	; 0x01
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   25528:	80 91 3e 31 	lds	r24, 0x313E	; 0x80313e <udc_ptr_conf>
   2552c:	90 91 3f 31 	lds	r25, 0x313F	; 0x80313f <udc_ptr_conf+0x1>
   25530:	fc 01       	movw	r30, r24
   25532:	80 81       	ld	r24, Z
   25534:	91 81       	ldd	r25, Z+1	; 0x01
   25536:	fc 01       	movw	r30, r24
   25538:	94 81       	ldd	r25, Z+4	; 0x04
   2553a:	89 81       	ldd	r24, Y+1	; 0x01
   2553c:	89 17       	cp	r24, r25
   2553e:	10 f2       	brcs	.-124    	; 0x254c4 <udc_req_ep+0x24>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
   25540:	80 e0       	ldi	r24, 0x00	; 0
}
   25542:	23 96       	adiw	r28, 0x03	; 3
   25544:	cd bf       	out	0x3d, r28	; 61
   25546:	de bf       	out	0x3e, r29	; 62
   25548:	df 91       	pop	r29
   2554a:	cf 91       	pop	r28
   2554c:	08 95       	ret

0002554e <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   2554e:	cf 93       	push	r28
   25550:	df 93       	push	r29
   25552:	cd b7       	in	r28, 0x3d	; 61
   25554:	de b7       	in	r29, 0x3e	; 62
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   25556:	10 92 5d 31 	sts	0x315D, r1	; 0x80315d <udd_g_ctrlreq+0xa>
   2555a:	10 92 5e 31 	sts	0x315E, r1	; 0x80315e <udd_g_ctrlreq+0xb>
	udd_g_ctrlreq.callback = NULL;
   2555e:	10 92 5f 31 	sts	0x315F, r1	; 0x80315f <udd_g_ctrlreq+0xc>
   25562:	10 92 60 31 	sts	0x3160, r1	; 0x803160 <udd_g_ctrlreq+0xd>
	udd_g_ctrlreq.over_under_run = NULL;
   25566:	10 92 61 31 	sts	0x3161, r1	; 0x803161 <udd_g_ctrlreq+0xe>
   2556a:	10 92 62 31 	sts	0x3162, r1	; 0x803162 <udd_g_ctrlreq+0xf>

	if (Udd_setup_is_in()) {
   2556e:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
   25572:	88 23       	and	r24, r24
   25574:	44 f4       	brge	.+16     	; 0x25586 <udc_process_setup+0x38>
		if (udd_g_ctrlreq.req.wLength == 0) {
   25576:	80 91 59 31 	lds	r24, 0x3159	; 0x803159 <udd_g_ctrlreq+0x6>
   2557a:	90 91 5a 31 	lds	r25, 0x315A	; 0x80315a <udd_g_ctrlreq+0x7>
   2557e:	89 2b       	or	r24, r25
   25580:	11 f4       	brne	.+4      	; 0x25586 <udc_process_setup+0x38>
			return false; // Error from USB host
   25582:	80 e0       	ldi	r24, 0x00	; 0
   25584:	28 c0       	rjmp	.+80     	; 0x255d6 <udc_process_setup+0x88>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   25586:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
   2558a:	88 2f       	mov	r24, r24
   2558c:	90 e0       	ldi	r25, 0x00	; 0
   2558e:	80 76       	andi	r24, 0x60	; 96
   25590:	99 27       	eor	r25, r25
   25592:	89 2b       	or	r24, r25
   25594:	29 f4       	brne	.+10     	; 0x255a0 <udc_process_setup+0x52>
		if (udc_reqstd()) {
   25596:	8a de       	rcall	.-748    	; 0x252ac <udc_reqstd>
   25598:	88 23       	and	r24, r24
   2559a:	11 f0       	breq	.+4      	; 0x255a0 <udc_process_setup+0x52>
			return true;
   2559c:	81 e0       	ldi	r24, 0x01	; 1
   2559e:	1b c0       	rjmp	.+54     	; 0x255d6 <udc_process_setup+0x88>
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   255a0:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
   255a4:	88 2f       	mov	r24, r24
   255a6:	90 e0       	ldi	r25, 0x00	; 0
   255a8:	8f 71       	andi	r24, 0x1F	; 31
   255aa:	99 27       	eor	r25, r25
   255ac:	01 97       	sbiw	r24, 0x01	; 1
		if (udc_req_iface()) {
   255ae:	29 f4       	brne	.+10     	; 0x255ba <udc_process_setup+0x6c>
   255b0:	1e df       	rcall	.-452    	; 0x253ee <udc_req_iface>
   255b2:	88 23       	and	r24, r24
   255b4:	11 f0       	breq	.+4      	; 0x255ba <udc_process_setup+0x6c>
			return true;
   255b6:	81 e0       	ldi	r24, 0x01	; 1
   255b8:	0e c0       	rjmp	.+28     	; 0x255d6 <udc_process_setup+0x88>
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   255ba:	80 91 53 31 	lds	r24, 0x3153	; 0x803153 <udd_g_ctrlreq>
   255be:	88 2f       	mov	r24, r24
   255c0:	90 e0       	ldi	r25, 0x00	; 0
   255c2:	8f 71       	andi	r24, 0x1F	; 31
   255c4:	99 27       	eor	r25, r25
   255c6:	02 97       	sbiw	r24, 0x02	; 2
		if (udc_req_ep()) {
   255c8:	29 f4       	brne	.+10     	; 0x255d4 <udc_process_setup+0x86>
   255ca:	6a df       	rcall	.-300    	; 0x254a0 <udc_req_ep>
   255cc:	88 23       	and	r24, r24
   255ce:	11 f0       	breq	.+4      	; 0x255d4 <udc_process_setup+0x86>
			return true;
   255d0:	81 e0       	ldi	r24, 0x01	; 1
   255d2:	01 c0       	rjmp	.+2      	; 0x255d6 <udc_process_setup+0x88>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   255d4:	80 e0       	ldi	r24, 0x00	; 0
#endif
}
   255d6:	df 91       	pop	r29
   255d8:	cf 91       	pop	r28
   255da:	08 95       	ret

000255dc <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
   255dc:	cf 93       	push	r28
   255de:	df 93       	push	r29
   255e0:	00 d0       	rcall	.+0      	; 0x255e2 <_read+0x6>
   255e2:	cd b7       	in	r28, 0x3d	; 61
   255e4:	de b7       	in	r29, 0x3e	; 62
   255e6:	8a 83       	std	Y+2, r24	; 0x02
   255e8:	9b 83       	std	Y+3, r25	; 0x03
	char c;
	ptr_get(stdio_base,&c);
   255ea:	20 91 6f 31 	lds	r18, 0x316F	; 0x80316f <ptr_get>
   255ee:	30 91 70 31 	lds	r19, 0x3170	; 0x803170 <ptr_get+0x1>
   255f2:	80 91 73 31 	lds	r24, 0x3173	; 0x803173 <stdio_base>
   255f6:	90 91 74 31 	lds	r25, 0x3174	; 0x803174 <stdio_base+0x1>
   255fa:	ae 01       	movw	r20, r28
   255fc:	4f 5f       	subi	r20, 0xFF	; 255
   255fe:	5f 4f       	sbci	r21, 0xFF	; 255
   25600:	ba 01       	movw	r22, r20
   25602:	f9 01       	movw	r30, r18
   25604:	19 95       	eicall
	return c;
   25606:	89 81       	ldd	r24, Y+1	; 0x01
   25608:	08 2e       	mov	r0, r24
   2560a:	00 0c       	add	r0, r0
   2560c:	99 0b       	sbc	r25, r25
}
   2560e:	23 96       	adiw	r28, 0x03	; 3
   25610:	cd bf       	out	0x3d, r28	; 61
   25612:	de bf       	out	0x3e, r29	; 62
   25614:	df 91       	pop	r29
   25616:	cf 91       	pop	r28
   25618:	08 95       	ret

0002561a <stdio_usb_putchar>:
#include "stdio_usb.h"

static bool stdio_usb_interface_enable = false;

int stdio_usb_putchar (volatile void * unused, char data)
{
   2561a:	cf 93       	push	r28
   2561c:	df 93       	push	r29
   2561e:	00 d0       	rcall	.+0      	; 0x25620 <stdio_usb_putchar+0x6>
   25620:	cd b7       	in	r28, 0x3d	; 61
   25622:	de b7       	in	r29, 0x3e	; 62
   25624:	89 83       	std	Y+1, r24	; 0x01
   25626:	9a 83       	std	Y+2, r25	; 0x02
   25628:	6b 83       	std	Y+3, r22	; 0x03
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
   2562a:	90 91 44 31 	lds	r25, 0x3144	; 0x803144 <stdio_usb_interface_enable>
   2562e:	81 e0       	ldi	r24, 0x01	; 1
   25630:	89 27       	eor	r24, r25
   25632:	88 23       	and	r24, r24
   25634:	19 f0       	breq	.+6      	; 0x2563c <stdio_usb_putchar+0x22>
		return 0;  // -1
   25636:	80 e0       	ldi	r24, 0x00	; 0
   25638:	90 e0       	ldi	r25, 0x00	; 0
   2563a:	0d c0       	rjmp	.+26     	; 0x25656 <stdio_usb_putchar+0x3c>
	}

	return udi_cdc_putc(data) ? 0 : -1;
   2563c:	8b 81       	ldd	r24, Y+3	; 0x03
   2563e:	08 2e       	mov	r0, r24
   25640:	00 0c       	add	r0, r0
   25642:	99 0b       	sbc	r25, r25
   25644:	10 d9       	rcall	.-3552   	; 0x24866 <udi_cdc_putc>
   25646:	89 2b       	or	r24, r25
   25648:	19 f0       	breq	.+6      	; 0x25650 <stdio_usb_putchar+0x36>
   2564a:	80 e0       	ldi	r24, 0x00	; 0
   2564c:	90 e0       	ldi	r25, 0x00	; 0
   2564e:	02 c0       	rjmp	.+4      	; 0x25654 <stdio_usb_putchar+0x3a>
   25650:	8f ef       	ldi	r24, 0xFF	; 255
   25652:	9f ef       	ldi	r25, 0xFF	; 255
   25654:	00 00       	nop
}
   25656:	23 96       	adiw	r28, 0x03	; 3
   25658:	cd bf       	out	0x3d, r28	; 61
   2565a:	de bf       	out	0x3e, r29	; 62
   2565c:	df 91       	pop	r29
   2565e:	cf 91       	pop	r28
   25660:	08 95       	ret

00025662 <stdio_usb_getchar>:

void stdio_usb_getchar (void volatile * unused, char *data)
{
   25662:	cf 93       	push	r28
   25664:	df 93       	push	r29
   25666:	00 d0       	rcall	.+0      	; 0x25668 <stdio_usb_getchar+0x6>
   25668:	1f 92       	push	r1
   2566a:	cd b7       	in	r28, 0x3d	; 61
   2566c:	de b7       	in	r29, 0x3e	; 62
   2566e:	89 83       	std	Y+1, r24	; 0x01
   25670:	9a 83       	std	Y+2, r25	; 0x02
   25672:	6b 83       	std	Y+3, r22	; 0x03
   25674:	7c 83       	std	Y+4, r23	; 0x04
	/* A negative return value should be used to indicate that data
	 * was not read, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
   25676:	90 91 44 31 	lds	r25, 0x3144	; 0x803144 <stdio_usb_interface_enable>
   2567a:	81 e0       	ldi	r24, 0x01	; 1
   2567c:	89 27       	eor	r24, r25
   2567e:	88 23       	and	r24, r24
   25680:	29 f0       	breq	.+10     	; 0x2568c <stdio_usb_getchar+0x2a>
		*data = 0;  // -1
   25682:	8b 81       	ldd	r24, Y+3	; 0x03
   25684:	9c 81       	ldd	r25, Y+4	; 0x04
   25686:	fc 01       	movw	r30, r24
   25688:	10 82       	st	Z, r1
		return;
   2568a:	07 c0       	rjmp	.+14     	; 0x2569a <stdio_usb_getchar+0x38>
	}

	*data = (char)udi_cdc_getc();
   2568c:	0f 94 3f 22 	call	0x2447e	; 0x2447e <udi_cdc_getc>
   25690:	28 2f       	mov	r18, r24
   25692:	8b 81       	ldd	r24, Y+3	; 0x03
   25694:	9c 81       	ldd	r25, Y+4	; 0x04
   25696:	fc 01       	movw	r30, r24
   25698:	20 83       	st	Z, r18
}
   2569a:	24 96       	adiw	r28, 0x04	; 4
   2569c:	cd bf       	out	0x3d, r28	; 61
   2569e:	de bf       	out	0x3e, r29	; 62
   256a0:	df 91       	pop	r29
   256a2:	cf 91       	pop	r28
   256a4:	08 95       	ret

000256a6 <stdio_usb_enable>:

bool stdio_usb_enable(void)
{
   256a6:	cf 93       	push	r28
   256a8:	df 93       	push	r29
   256aa:	cd b7       	in	r28, 0x3d	; 61
   256ac:	de b7       	in	r29, 0x3e	; 62
	stdio_usb_interface_enable = true;
   256ae:	81 e0       	ldi	r24, 0x01	; 1
   256b0:	80 93 44 31 	sts	0x3144, r24	; 0x803144 <stdio_usb_interface_enable>
	return true;
   256b4:	81 e0       	ldi	r24, 0x01	; 1
}
   256b6:	df 91       	pop	r29
   256b8:	cf 91       	pop	r28
   256ba:	08 95       	ret

000256bc <stdio_usb_disable>:

void stdio_usb_disable(void)
{
   256bc:	cf 93       	push	r28
   256be:	df 93       	push	r29
   256c0:	cd b7       	in	r28, 0x3d	; 61
   256c2:	de b7       	in	r29, 0x3e	; 62
	stdio_usb_interface_enable = false;
   256c4:	10 92 44 31 	sts	0x3144, r1	; 0x803144 <stdio_usb_interface_enable>
}
   256c8:	00 00       	nop
   256ca:	df 91       	pop	r29
   256cc:	cf 91       	pop	r28
   256ce:	08 95       	ret

000256d0 <stdio_usb_init>:

void stdio_usb_init(void)
{
   256d0:	cf 93       	push	r28
   256d2:	df 93       	push	r29
   256d4:	cd b7       	in	r28, 0x3d	; 61
   256d6:	de b7       	in	r29, 0x3e	; 62
	stdio_base = NULL;
   256d8:	10 92 73 31 	sts	0x3173, r1	; 0x803173 <stdio_base>
   256dc:	10 92 74 31 	sts	0x3174, r1	; 0x803174 <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
   256e0:	87 e7       	ldi	r24, 0x77	; 119
   256e2:	91 e0       	ldi	r25, 0x01	; 1
   256e4:	80 93 71 31 	sts	0x3171, r24	; 0x803171 <ptr_put>
   256e8:	90 93 72 31 	sts	0x3172, r25	; 0x803172 <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
   256ec:	89 e7       	ldi	r24, 0x79	; 121
   256ee:	91 e0       	ldi	r25, 0x01	; 1
   256f0:	80 93 6f 31 	sts	0x316F, r24	; 0x80316f <ptr_get>
   256f4:	90 93 70 31 	sts	0x3170, r25	; 0x803170 <ptr_get+0x1>
	/*
	 * Start and attach USB CDC device interface for devices with
	 * integrated USB interfaces.  Assume the VBUS is present if
	 * VBUS monitoring is not available.
	 */
	udc_start ();
   256f8:	4d da       	rcall	.-2918   	; 0x24b94 <udc_start>

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
   256fa:	6f e6       	ldi	r22, 0x6F	; 111
   256fc:	71 e0       	ldi	r23, 0x01	; 1
   256fe:	8f e8       	ldi	r24, 0x8F	; 143
   25700:	91 e0       	ldi	r25, 0x01	; 1
   25702:	0f 94 4b 3d 	call	0x27a96	; 0x27a96 <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
# endif
#endif
}
   25706:	00 00       	nop
   25708:	df 91       	pop	r29
   2570a:	cf 91       	pop	r28
   2570c:	08 95       	ret

0002570e <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
   2570e:	cf 93       	push	r28
   25710:	df 93       	push	r29
   25712:	00 d0       	rcall	.+0      	; 0x25714 <_write+0x6>
   25714:	cd b7       	in	r28, 0x3d	; 61
   25716:	de b7       	in	r29, 0x3e	; 62
   25718:	89 83       	std	Y+1, r24	; 0x01
   2571a:	6a 83       	std	Y+2, r22	; 0x02
   2571c:	7b 83       	std	Y+3, r23	; 0x03
	if (ptr_put(stdio_base, c) < 0) {
   2571e:	20 91 71 31 	lds	r18, 0x3171	; 0x803171 <ptr_put>
   25722:	30 91 72 31 	lds	r19, 0x3172	; 0x803172 <ptr_put+0x1>
   25726:	80 91 73 31 	lds	r24, 0x3173	; 0x803173 <stdio_base>
   2572a:	90 91 74 31 	lds	r25, 0x3174	; 0x803174 <stdio_base+0x1>
   2572e:	69 81       	ldd	r22, Y+1	; 0x01
   25730:	f9 01       	movw	r30, r18
   25732:	19 95       	eicall
   25734:	99 23       	and	r25, r25
   25736:	1c f4       	brge	.+6      	; 0x2573e <_write+0x30>
		return -1;
   25738:	8f ef       	ldi	r24, 0xFF	; 255
   2573a:	9f ef       	ldi	r25, 0xFF	; 255
   2573c:	02 c0       	rjmp	.+4      	; 0x25742 <_write+0x34>
	}
	return 1;
   2573e:	81 e0       	ldi	r24, 0x01	; 1
   25740:	90 e0       	ldi	r25, 0x00	; 0
}
   25742:	23 96       	adiw	r28, 0x03	; 3
   25744:	cd bf       	out	0x3d, r28	; 61
   25746:	de bf       	out	0x3e, r29	; 62
   25748:	df 91       	pop	r29
   2574a:	cf 91       	pop	r28
   2574c:	08 95       	ret

0002574e <nvm_wait_until_ready>:
	// Execute command
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);

	// Restore command register
	NVM.CMD = old_cmd;
}
   2574e:	cf 93       	push	r28
   25750:	df 93       	push	r29
   25752:	cd b7       	in	r28, 0x3d	; 61
   25754:	de b7       	in	r29, 0x3e	; 62
   25756:	80 ec       	ldi	r24, 0xC0	; 192
   25758:	91 e0       	ldi	r25, 0x01	; 1
   2575a:	fc 01       	movw	r30, r24
   2575c:	87 85       	ldd	r24, Z+15	; 0x0f
   2575e:	88 23       	and	r24, r24
   25760:	d4 f3       	brlt	.-12     	; 0x25756 <nvm_wait_until_ready+0x8>
   25762:	00 00       	nop
   25764:	df 91       	pop	r29
   25766:	cf 91       	pop	r28
   25768:	08 95       	ret

0002576a <nvm_exec>:
   2576a:	cf 93       	push	r28
   2576c:	df 93       	push	r29
   2576e:	cd b7       	in	r28, 0x3d	; 61
   25770:	de b7       	in	r29, 0x3e	; 62
   25772:	61 e0       	ldi	r22, 0x01	; 1
   25774:	8b ec       	ldi	r24, 0xCB	; 203
   25776:	91 e0       	ldi	r25, 0x01	; 1
   25778:	41 d4       	rcall	.+2178   	; 0x25ffc <ccp_write_io>
   2577a:	00 00       	nop
   2577c:	df 91       	pop	r29
   2577e:	cf 91       	pop	r28
   25780:	08 95       	ret

00025782 <nvm_issue_command>:
   25782:	cf 93       	push	r28
   25784:	df 93       	push	r29
   25786:	1f 92       	push	r1
   25788:	1f 92       	push	r1
   2578a:	cd b7       	in	r28, 0x3d	; 61
   2578c:	de b7       	in	r29, 0x3e	; 62
   2578e:	8a 83       	std	Y+2, r24	; 0x02
   25790:	80 ec       	ldi	r24, 0xC0	; 192
   25792:	91 e0       	ldi	r25, 0x01	; 1
   25794:	fc 01       	movw	r30, r24
   25796:	82 85       	ldd	r24, Z+10	; 0x0a
   25798:	89 83       	std	Y+1, r24	; 0x01
   2579a:	80 ec       	ldi	r24, 0xC0	; 192
   2579c:	91 e0       	ldi	r25, 0x01	; 1
   2579e:	2a 81       	ldd	r18, Y+2	; 0x02
   257a0:	fc 01       	movw	r30, r24
   257a2:	22 87       	std	Z+10, r18	; 0x0a
   257a4:	61 e0       	ldi	r22, 0x01	; 1
   257a6:	8b ec       	ldi	r24, 0xCB	; 203
   257a8:	91 e0       	ldi	r25, 0x01	; 1
   257aa:	28 d4       	rcall	.+2128   	; 0x25ffc <ccp_write_io>
   257ac:	80 ec       	ldi	r24, 0xC0	; 192
   257ae:	91 e0       	ldi	r25, 0x01	; 1
   257b0:	29 81       	ldd	r18, Y+1	; 0x01
   257b2:	fc 01       	movw	r30, r24
   257b4:	22 87       	std	Z+10, r18	; 0x0a
   257b6:	00 00       	nop
   257b8:	0f 90       	pop	r0
   257ba:	0f 90       	pop	r0
   257bc:	df 91       	pop	r29
   257be:	cf 91       	pop	r28
   257c0:	08 95       	ret

000257c2 <nvm_read_user_signature_row>:
   257c2:	cf 93       	push	r28
   257c4:	df 93       	push	r29
   257c6:	1f 92       	push	r1
   257c8:	1f 92       	push	r1
   257ca:	cd b7       	in	r28, 0x3d	; 61
   257cc:	de b7       	in	r29, 0x3e	; 62
   257ce:	89 83       	std	Y+1, r24	; 0x01
   257d0:	9a 83       	std	Y+2, r25	; 0x02
   257d2:	89 81       	ldd	r24, Y+1	; 0x01
   257d4:	9a 81       	ldd	r25, Y+2	; 0x02
   257d6:	bc 01       	movw	r22, r24
   257d8:	81 e0       	ldi	r24, 0x01	; 1
   257da:	06 d4       	rcall	.+2060   	; 0x25fe8 <nvm_read_byte>
   257dc:	0f 90       	pop	r0
   257de:	0f 90       	pop	r0
   257e0:	df 91       	pop	r29
   257e2:	cf 91       	pop	r28
   257e4:	08 95       	ret

000257e6 <eeprom_enable_mapping>:
   257e6:	cf 93       	push	r28
   257e8:	df 93       	push	r29
   257ea:	cd b7       	in	r28, 0x3d	; 61
   257ec:	de b7       	in	r29, 0x3e	; 62
   257ee:	8c ec       	ldi	r24, 0xCC	; 204
   257f0:	91 e0       	ldi	r25, 0x01	; 1
   257f2:	2c ec       	ldi	r18, 0xCC	; 204
   257f4:	31 e0       	ldi	r19, 0x01	; 1
   257f6:	f9 01       	movw	r30, r18
   257f8:	20 81       	ld	r18, Z
   257fa:	28 60       	ori	r18, 0x08	; 8
   257fc:	fc 01       	movw	r30, r24
   257fe:	20 83       	st	Z, r18
   25800:	00 00       	nop
   25802:	df 91       	pop	r29
   25804:	cf 91       	pop	r28
   25806:	08 95       	ret

00025808 <eeprom_disable_mapping>:
   25808:	cf 93       	push	r28
   2580a:	df 93       	push	r29
   2580c:	cd b7       	in	r28, 0x3d	; 61
   2580e:	de b7       	in	r29, 0x3e	; 62
   25810:	8c ec       	ldi	r24, 0xCC	; 204
   25812:	91 e0       	ldi	r25, 0x01	; 1
   25814:	2c ec       	ldi	r18, 0xCC	; 204
   25816:	31 e0       	ldi	r19, 0x01	; 1
   25818:	f9 01       	movw	r30, r18
   2581a:	20 81       	ld	r18, Z
   2581c:	27 7f       	andi	r18, 0xF7	; 247
   2581e:	fc 01       	movw	r30, r24
   25820:	20 83       	st	Z, r18
   25822:	00 00       	nop
   25824:	df 91       	pop	r29
   25826:	cf 91       	pop	r28
   25828:	08 95       	ret

0002582a <nvm_flash_read_byte>:
   2582a:	cf 93       	push	r28
   2582c:	df 93       	push	r29
   2582e:	cd b7       	in	r28, 0x3d	; 61
   25830:	de b7       	in	r29, 0x3e	; 62
   25832:	29 97       	sbiw	r28, 0x09	; 9
   25834:	cd bf       	out	0x3d, r28	; 61
   25836:	de bf       	out	0x3e, r29	; 62
   25838:	6e 83       	std	Y+6, r22	; 0x06
   2583a:	7f 83       	std	Y+7, r23	; 0x07
   2583c:	88 87       	std	Y+8, r24	; 0x08
   2583e:	99 87       	std	Y+9, r25	; 0x09
   25840:	8e 81       	ldd	r24, Y+6	; 0x06
   25842:	9f 81       	ldd	r25, Y+7	; 0x07
   25844:	a8 85       	ldd	r26, Y+8	; 0x08
   25846:	b9 85       	ldd	r27, Y+9	; 0x09
   25848:	89 83       	std	Y+1, r24	; 0x01
   2584a:	9a 83       	std	Y+2, r25	; 0x02
   2584c:	ab 83       	std	Y+3, r26	; 0x03
   2584e:	bc 83       	std	Y+4, r27	; 0x04
   25850:	89 81       	ldd	r24, Y+1	; 0x01
   25852:	9a 81       	ldd	r25, Y+2	; 0x02
   25854:	ab 81       	ldd	r26, Y+3	; 0x03
   25856:	bc 81       	ldd	r27, Y+4	; 0x04
   25858:	ab bf       	out	0x3b, r26	; 59
   2585a:	fc 01       	movw	r30, r24
   2585c:	87 91       	elpm	r24, Z+
   2585e:	8d 83       	std	Y+5, r24	; 0x05
   25860:	8d 81       	ldd	r24, Y+5	; 0x05
   25862:	29 96       	adiw	r28, 0x09	; 9
   25864:	cd bf       	out	0x3d, r28	; 61
   25866:	de bf       	out	0x3e, r29	; 62
   25868:	df 91       	pop	r29
   2586a:	cf 91       	pop	r28
   2586c:	08 95       	ret

0002586e <nvm_flash_read_word>:
   2586e:	cf 93       	push	r28
   25870:	df 93       	push	r29
   25872:	cd b7       	in	r28, 0x3d	; 61
   25874:	de b7       	in	r29, 0x3e	; 62
   25876:	2a 97       	sbiw	r28, 0x0a	; 10
   25878:	cd bf       	out	0x3d, r28	; 61
   2587a:	de bf       	out	0x3e, r29	; 62
   2587c:	6f 83       	std	Y+7, r22	; 0x07
   2587e:	78 87       	std	Y+8, r23	; 0x08
   25880:	89 87       	std	Y+9, r24	; 0x09
   25882:	9a 87       	std	Y+10, r25	; 0x0a
   25884:	8f 81       	ldd	r24, Y+7	; 0x07
   25886:	98 85       	ldd	r25, Y+8	; 0x08
   25888:	a9 85       	ldd	r26, Y+9	; 0x09
   2588a:	ba 85       	ldd	r27, Y+10	; 0x0a
   2588c:	89 83       	std	Y+1, r24	; 0x01
   2588e:	9a 83       	std	Y+2, r25	; 0x02
   25890:	ab 83       	std	Y+3, r26	; 0x03
   25892:	bc 83       	std	Y+4, r27	; 0x04
   25894:	89 81       	ldd	r24, Y+1	; 0x01
   25896:	9a 81       	ldd	r25, Y+2	; 0x02
   25898:	ab 81       	ldd	r26, Y+3	; 0x03
   2589a:	bc 81       	ldd	r27, Y+4	; 0x04
   2589c:	ab bf       	out	0x3b, r26	; 59
   2589e:	fc 01       	movw	r30, r24
   258a0:	87 91       	elpm	r24, Z+
   258a2:	96 91       	elpm	r25, Z
   258a4:	8d 83       	std	Y+5, r24	; 0x05
   258a6:	9e 83       	std	Y+6, r25	; 0x06
   258a8:	8d 81       	ldd	r24, Y+5	; 0x05
   258aa:	9e 81       	ldd	r25, Y+6	; 0x06
   258ac:	2a 96       	adiw	r28, 0x0a	; 10
   258ae:	cd bf       	out	0x3d, r28	; 61
   258b0:	de bf       	out	0x3e, r29	; 62
   258b2:	df 91       	pop	r29
   258b4:	cf 91       	pop	r28
   258b6:	08 95       	ret

000258b8 <nvm_flash_split_write_app_page>:
   258b8:	cf 93       	push	r28
   258ba:	df 93       	push	r29
   258bc:	00 d0       	rcall	.+0      	; 0x258be <nvm_flash_split_write_app_page+0x6>
   258be:	1f 92       	push	r1
   258c0:	cd b7       	in	r28, 0x3d	; 61
   258c2:	de b7       	in	r29, 0x3e	; 62
   258c4:	69 83       	std	Y+1, r22	; 0x01
   258c6:	7a 83       	std	Y+2, r23	; 0x02
   258c8:	8b 83       	std	Y+3, r24	; 0x03
   258ca:	9c 83       	std	Y+4, r25	; 0x04
   258cc:	40 df       	rcall	.-384    	; 0x2574e <nvm_wait_until_ready>
   258ce:	89 81       	ldd	r24, Y+1	; 0x01
   258d0:	9a 81       	ldd	r25, Y+2	; 0x02
   258d2:	ab 81       	ldd	r26, Y+3	; 0x03
   258d4:	bc 81       	ldd	r27, Y+4	; 0x04
   258d6:	44 e2       	ldi	r20, 0x24	; 36
   258d8:	bc 01       	movw	r22, r24
   258da:	cd 01       	movw	r24, r26
   258dc:	0f 94 67 44 	call	0x288ce	; 0x288ce <_etext>
   258e0:	00 00       	nop
   258e2:	24 96       	adiw	r28, 0x04	; 4
   258e4:	cd bf       	out	0x3d, r28	; 61
   258e6:	de bf       	out	0x3e, r29	; 62
   258e8:	df 91       	pop	r29
   258ea:	cf 91       	pop	r28
   258ec:	08 95       	ret

000258ee <nvm_flash_atomic_write_app_page>:
   258ee:	cf 93       	push	r28
   258f0:	df 93       	push	r29
   258f2:	00 d0       	rcall	.+0      	; 0x258f4 <nvm_flash_atomic_write_app_page+0x6>
   258f4:	1f 92       	push	r1
   258f6:	cd b7       	in	r28, 0x3d	; 61
   258f8:	de b7       	in	r29, 0x3e	; 62
   258fa:	69 83       	std	Y+1, r22	; 0x01
   258fc:	7a 83       	std	Y+2, r23	; 0x02
   258fe:	8b 83       	std	Y+3, r24	; 0x03
   25900:	9c 83       	std	Y+4, r25	; 0x04
   25902:	25 df       	rcall	.-438    	; 0x2574e <nvm_wait_until_ready>
   25904:	89 81       	ldd	r24, Y+1	; 0x01
   25906:	9a 81       	ldd	r25, Y+2	; 0x02
   25908:	ab 81       	ldd	r26, Y+3	; 0x03
   2590a:	bc 81       	ldd	r27, Y+4	; 0x04
   2590c:	45 e2       	ldi	r20, 0x25	; 37
   2590e:	bc 01       	movw	r22, r24
   25910:	cd 01       	movw	r24, r26
   25912:	0f 94 67 44 	call	0x288ce	; 0x288ce <_etext>
   25916:	00 00       	nop
   25918:	24 96       	adiw	r28, 0x04	; 4
   2591a:	cd bf       	out	0x3d, r28	; 61
   2591c:	de bf       	out	0x3e, r29	; 62
   2591e:	df 91       	pop	r29
   25920:	cf 91       	pop	r28
   25922:	08 95       	ret

00025924 <nvm_flash_erase_user_section>:
   25924:	cf 93       	push	r28
   25926:	df 93       	push	r29
   25928:	cd b7       	in	r28, 0x3d	; 61
   2592a:	de b7       	in	r29, 0x3e	; 62
   2592c:	10 df       	rcall	.-480    	; 0x2574e <nvm_wait_until_ready>
   2592e:	48 e1       	ldi	r20, 0x18	; 24
   25930:	60 e0       	ldi	r22, 0x00	; 0
   25932:	70 e0       	ldi	r23, 0x00	; 0
   25934:	cb 01       	movw	r24, r22
   25936:	0f 94 67 44 	call	0x288ce	; 0x288ce <_etext>
   2593a:	00 00       	nop
   2593c:	df 91       	pop	r29
   2593e:	cf 91       	pop	r28
   25940:	08 95       	ret

00025942 <nvm_flash_write_user_page>:
   25942:	cf 93       	push	r28
   25944:	df 93       	push	r29
   25946:	cd b7       	in	r28, 0x3d	; 61
   25948:	de b7       	in	r29, 0x3e	; 62
   2594a:	01 df       	rcall	.-510    	; 0x2574e <nvm_wait_until_ready>
   2594c:	4a e1       	ldi	r20, 0x1A	; 26
   2594e:	60 e0       	ldi	r22, 0x00	; 0
   25950:	70 e0       	ldi	r23, 0x00	; 0
   25952:	cb 01       	movw	r24, r22
   25954:	0f 94 67 44 	call	0x288ce	; 0x288ce <_etext>
   25958:	00 00       	nop
   2595a:	df 91       	pop	r29
   2595c:	cf 91       	pop	r28
   2595e:	08 95       	ret

00025960 <nvm_eeprom_read_buffer>:
   25960:	cf 93       	push	r28
   25962:	df 93       	push	r29
   25964:	00 d0       	rcall	.+0      	; 0x25966 <nvm_eeprom_read_buffer+0x6>
   25966:	00 d0       	rcall	.+0      	; 0x25968 <nvm_eeprom_read_buffer+0x8>
   25968:	cd b7       	in	r28, 0x3d	; 61
   2596a:	de b7       	in	r29, 0x3e	; 62
   2596c:	89 83       	std	Y+1, r24	; 0x01
   2596e:	9a 83       	std	Y+2, r25	; 0x02
   25970:	6b 83       	std	Y+3, r22	; 0x03
   25972:	7c 83       	std	Y+4, r23	; 0x04
   25974:	4d 83       	std	Y+5, r20	; 0x05
   25976:	5e 83       	std	Y+6, r21	; 0x06
   25978:	ea de       	rcall	.-556    	; 0x2574e <nvm_wait_until_ready>
   2597a:	35 df       	rcall	.-406    	; 0x257e6 <eeprom_enable_mapping>
   2597c:	89 81       	ldd	r24, Y+1	; 0x01
   2597e:	9a 81       	ldd	r25, Y+2	; 0x02
   25980:	90 5f       	subi	r25, 0xF0	; 240
   25982:	bc 01       	movw	r22, r24
   25984:	2d 81       	ldd	r18, Y+5	; 0x05
   25986:	3e 81       	ldd	r19, Y+6	; 0x06
   25988:	8b 81       	ldd	r24, Y+3	; 0x03
   2598a:	9c 81       	ldd	r25, Y+4	; 0x04
   2598c:	a9 01       	movw	r20, r18
   2598e:	0f 94 ff 3c 	call	0x279fe	; 0x279fe <memcpy>
   25992:	3a df       	rcall	.-396    	; 0x25808 <eeprom_disable_mapping>
   25994:	00 00       	nop
   25996:	26 96       	adiw	r28, 0x06	; 6
   25998:	cd bf       	out	0x3d, r28	; 61
   2599a:	de bf       	out	0x3e, r29	; 62
   2599c:	df 91       	pop	r29
   2599e:	cf 91       	pop	r28
   259a0:	08 95       	ret

000259a2 <nvm_eeprom_write_byte>:
   259a2:	cf 93       	push	r28
   259a4:	df 93       	push	r29
   259a6:	00 d0       	rcall	.+0      	; 0x259a8 <nvm_eeprom_write_byte+0x6>
   259a8:	1f 92       	push	r1
   259aa:	cd b7       	in	r28, 0x3d	; 61
   259ac:	de b7       	in	r29, 0x3e	; 62
   259ae:	8a 83       	std	Y+2, r24	; 0x02
   259b0:	9b 83       	std	Y+3, r25	; 0x03
   259b2:	6c 83       	std	Y+4, r22	; 0x04
   259b4:	80 ec       	ldi	r24, 0xC0	; 192
   259b6:	91 e0       	ldi	r25, 0x01	; 1
   259b8:	fc 01       	movw	r30, r24
   259ba:	82 85       	ldd	r24, Z+10	; 0x0a
   259bc:	89 83       	std	Y+1, r24	; 0x01
   259be:	7f d0       	rcall	.+254    	; 0x25abe <nvm_eeprom_flush_buffer>
   259c0:	c6 de       	rcall	.-628    	; 0x2574e <nvm_wait_until_ready>
   259c2:	8a 81       	ldd	r24, Y+2	; 0x02
   259c4:	6c 81       	ldd	r22, Y+4	; 0x04
   259c6:	94 d0       	rcall	.+296    	; 0x25af0 <nvm_eeprom_load_byte_to_buffer>
   259c8:	80 ec       	ldi	r24, 0xC0	; 192
   259ca:	91 e0       	ldi	r25, 0x01	; 1
   259cc:	fc 01       	movw	r30, r24
   259ce:	12 82       	std	Z+2, r1	; 0x02
   259d0:	80 ec       	ldi	r24, 0xC0	; 192
   259d2:	91 e0       	ldi	r25, 0x01	; 1
   259d4:	2a 81       	ldd	r18, Y+2	; 0x02
   259d6:	3b 81       	ldd	r19, Y+3	; 0x03
   259d8:	23 2f       	mov	r18, r19
   259da:	33 27       	eor	r19, r19
   259dc:	fc 01       	movw	r30, r24
   259de:	21 83       	std	Z+1, r18	; 0x01
   259e0:	80 ec       	ldi	r24, 0xC0	; 192
   259e2:	91 e0       	ldi	r25, 0x01	; 1
   259e4:	2a 81       	ldd	r18, Y+2	; 0x02
   259e6:	fc 01       	movw	r30, r24
   259e8:	20 83       	st	Z, r18
   259ea:	80 ec       	ldi	r24, 0xC0	; 192
   259ec:	91 e0       	ldi	r25, 0x01	; 1
   259ee:	25 e3       	ldi	r18, 0x35	; 53
   259f0:	fc 01       	movw	r30, r24
   259f2:	22 87       	std	Z+10, r18	; 0x0a
   259f4:	ba de       	rcall	.-652    	; 0x2576a <nvm_exec>
   259f6:	80 ec       	ldi	r24, 0xC0	; 192
   259f8:	91 e0       	ldi	r25, 0x01	; 1
   259fa:	29 81       	ldd	r18, Y+1	; 0x01
   259fc:	fc 01       	movw	r30, r24
   259fe:	22 87       	std	Z+10, r18	; 0x0a
   25a00:	00 00       	nop
   25a02:	24 96       	adiw	r28, 0x04	; 4
   25a04:	cd bf       	out	0x3d, r28	; 61
   25a06:	de bf       	out	0x3e, r29	; 62
   25a08:	df 91       	pop	r29
   25a0a:	cf 91       	pop	r28
   25a0c:	08 95       	ret

00025a0e <nvm_eeprom_erase_and_write_buffer>:
   25a0e:	cf 93       	push	r28
   25a10:	df 93       	push	r29
   25a12:	00 d0       	rcall	.+0      	; 0x25a14 <nvm_eeprom_erase_and_write_buffer+0x6>
   25a14:	00 d0       	rcall	.+0      	; 0x25a16 <nvm_eeprom_erase_and_write_buffer+0x8>
   25a16:	cd b7       	in	r28, 0x3d	; 61
   25a18:	de b7       	in	r29, 0x3e	; 62
   25a1a:	89 83       	std	Y+1, r24	; 0x01
   25a1c:	9a 83       	std	Y+2, r25	; 0x02
   25a1e:	6b 83       	std	Y+3, r22	; 0x03
   25a20:	7c 83       	std	Y+4, r23	; 0x04
   25a22:	4d 83       	std	Y+5, r20	; 0x05
   25a24:	5e 83       	std	Y+6, r21	; 0x06
   25a26:	3f c0       	rjmp	.+126    	; 0x25aa6 <nvm_eeprom_erase_and_write_buffer+0x98>
   25a28:	89 81       	ldd	r24, Y+1	; 0x01
   25a2a:	9a 81       	ldd	r25, Y+2	; 0x02
   25a2c:	8f 71       	andi	r24, 0x1F	; 31
   25a2e:	99 27       	eor	r25, r25
   25a30:	89 2b       	or	r24, r25
   25a32:	11 f5       	brne	.+68     	; 0x25a78 <nvm_eeprom_erase_and_write_buffer+0x6a>
   25a34:	8d 81       	ldd	r24, Y+5	; 0x05
   25a36:	9e 81       	ldd	r25, Y+6	; 0x06
   25a38:	80 97       	sbiw	r24, 0x20	; 32
   25a3a:	f0 f0       	brcs	.+60     	; 0x25a78 <nvm_eeprom_erase_and_write_buffer+0x6a>
   25a3c:	8b 81       	ldd	r24, Y+3	; 0x03
   25a3e:	9c 81       	ldd	r25, Y+4	; 0x04
   25a40:	6f d0       	rcall	.+222    	; 0x25b20 <nvm_eeprom_load_page_to_buffer>
   25a42:	89 81       	ldd	r24, Y+1	; 0x01
   25a44:	9a 81       	ldd	r25, Y+2	; 0x02
   25a46:	96 95       	lsr	r25
   25a48:	87 95       	ror	r24
   25a4a:	92 95       	swap	r25
   25a4c:	82 95       	swap	r24
   25a4e:	8f 70       	andi	r24, 0x0F	; 15
   25a50:	89 27       	eor	r24, r25
   25a52:	9f 70       	andi	r25, 0x0F	; 15
   25a54:	89 27       	eor	r24, r25
   25a56:	87 d0       	rcall	.+270    	; 0x25b66 <nvm_eeprom_atomic_write_page>
   25a58:	89 81       	ldd	r24, Y+1	; 0x01
   25a5a:	9a 81       	ldd	r25, Y+2	; 0x02
   25a5c:	80 96       	adiw	r24, 0x20	; 32
   25a5e:	89 83       	std	Y+1, r24	; 0x01
   25a60:	9a 83       	std	Y+2, r25	; 0x02
   25a62:	8b 81       	ldd	r24, Y+3	; 0x03
   25a64:	9c 81       	ldd	r25, Y+4	; 0x04
   25a66:	80 96       	adiw	r24, 0x20	; 32
   25a68:	8b 83       	std	Y+3, r24	; 0x03
   25a6a:	9c 83       	std	Y+4, r25	; 0x04
   25a6c:	8d 81       	ldd	r24, Y+5	; 0x05
   25a6e:	9e 81       	ldd	r25, Y+6	; 0x06
   25a70:	80 97       	sbiw	r24, 0x20	; 32
   25a72:	8d 83       	std	Y+5, r24	; 0x05
   25a74:	9e 83       	std	Y+6, r25	; 0x06
   25a76:	17 c0       	rjmp	.+46     	; 0x25aa6 <nvm_eeprom_erase_and_write_buffer+0x98>
   25a78:	8b 81       	ldd	r24, Y+3	; 0x03
   25a7a:	9c 81       	ldd	r25, Y+4	; 0x04
   25a7c:	fc 01       	movw	r30, r24
   25a7e:	40 81       	ld	r20, Z
   25a80:	89 81       	ldd	r24, Y+1	; 0x01
   25a82:	9a 81       	ldd	r25, Y+2	; 0x02
   25a84:	9c 01       	movw	r18, r24
   25a86:	2f 5f       	subi	r18, 0xFF	; 255
   25a88:	3f 4f       	sbci	r19, 0xFF	; 255
   25a8a:	29 83       	std	Y+1, r18	; 0x01
   25a8c:	3a 83       	std	Y+2, r19	; 0x02
   25a8e:	64 2f       	mov	r22, r20
   25a90:	88 df       	rcall	.-240    	; 0x259a2 <nvm_eeprom_write_byte>
   25a92:	8b 81       	ldd	r24, Y+3	; 0x03
   25a94:	9c 81       	ldd	r25, Y+4	; 0x04
   25a96:	01 96       	adiw	r24, 0x01	; 1
   25a98:	8b 83       	std	Y+3, r24	; 0x03
   25a9a:	9c 83       	std	Y+4, r25	; 0x04
   25a9c:	8d 81       	ldd	r24, Y+5	; 0x05
   25a9e:	9e 81       	ldd	r25, Y+6	; 0x06
   25aa0:	01 97       	sbiw	r24, 0x01	; 1
   25aa2:	8d 83       	std	Y+5, r24	; 0x05
   25aa4:	9e 83       	std	Y+6, r25	; 0x06
   25aa6:	8d 81       	ldd	r24, Y+5	; 0x05
   25aa8:	9e 81       	ldd	r25, Y+6	; 0x06
   25aaa:	89 2b       	or	r24, r25
   25aac:	09 f0       	breq	.+2      	; 0x25ab0 <nvm_eeprom_erase_and_write_buffer+0xa2>
   25aae:	bc cf       	rjmp	.-136    	; 0x25a28 <nvm_eeprom_erase_and_write_buffer+0x1a>
   25ab0:	00 00       	nop
   25ab2:	26 96       	adiw	r28, 0x06	; 6
   25ab4:	cd bf       	out	0x3d, r28	; 61
   25ab6:	de bf       	out	0x3e, r29	; 62
   25ab8:	df 91       	pop	r29
   25aba:	cf 91       	pop	r28
   25abc:	08 95       	ret

00025abe <nvm_eeprom_flush_buffer>:
   25abe:	cf 93       	push	r28
   25ac0:	df 93       	push	r29
   25ac2:	cd b7       	in	r28, 0x3d	; 61
   25ac4:	de b7       	in	r29, 0x3e	; 62
   25ac6:	43 de       	rcall	.-890    	; 0x2574e <nvm_wait_until_ready>
   25ac8:	80 ec       	ldi	r24, 0xC0	; 192
   25aca:	91 e0       	ldi	r25, 0x01	; 1
   25acc:	fc 01       	movw	r30, r24
   25ace:	87 85       	ldd	r24, Z+15	; 0x0f
   25ad0:	88 2f       	mov	r24, r24
   25ad2:	90 e0       	ldi	r25, 0x00	; 0
   25ad4:	82 70       	andi	r24, 0x02	; 2
   25ad6:	99 27       	eor	r25, r25
   25ad8:	89 2b       	or	r24, r25
   25ada:	31 f0       	breq	.+12     	; 0x25ae8 <nvm_eeprom_flush_buffer+0x2a>
   25adc:	80 ec       	ldi	r24, 0xC0	; 192
   25ade:	91 e0       	ldi	r25, 0x01	; 1
   25ae0:	26 e3       	ldi	r18, 0x36	; 54
   25ae2:	fc 01       	movw	r30, r24
   25ae4:	22 87       	std	Z+10, r18	; 0x0a
   25ae6:	41 de       	rcall	.-894    	; 0x2576a <nvm_exec>
   25ae8:	00 00       	nop
   25aea:	df 91       	pop	r29
   25aec:	cf 91       	pop	r28
   25aee:	08 95       	ret

00025af0 <nvm_eeprom_load_byte_to_buffer>:
   25af0:	cf 93       	push	r28
   25af2:	df 93       	push	r29
   25af4:	1f 92       	push	r1
   25af6:	1f 92       	push	r1
   25af8:	cd b7       	in	r28, 0x3d	; 61
   25afa:	de b7       	in	r29, 0x3e	; 62
   25afc:	89 83       	std	Y+1, r24	; 0x01
   25afe:	6a 83       	std	Y+2, r22	; 0x02
   25b00:	26 de       	rcall	.-948    	; 0x2574e <nvm_wait_until_ready>
   25b02:	71 de       	rcall	.-798    	; 0x257e6 <eeprom_enable_mapping>
   25b04:	89 81       	ldd	r24, Y+1	; 0x01
   25b06:	88 2f       	mov	r24, r24
   25b08:	90 e0       	ldi	r25, 0x00	; 0
   25b0a:	90 5f       	subi	r25, 0xF0	; 240
   25b0c:	2a 81       	ldd	r18, Y+2	; 0x02
   25b0e:	fc 01       	movw	r30, r24
   25b10:	20 83       	st	Z, r18
   25b12:	7a de       	rcall	.-780    	; 0x25808 <eeprom_disable_mapping>
   25b14:	00 00       	nop
   25b16:	0f 90       	pop	r0
   25b18:	0f 90       	pop	r0
   25b1a:	df 91       	pop	r29
   25b1c:	cf 91       	pop	r28
   25b1e:	08 95       	ret

00025b20 <nvm_eeprom_load_page_to_buffer>:
   25b20:	cf 93       	push	r28
   25b22:	df 93       	push	r29
   25b24:	00 d0       	rcall	.+0      	; 0x25b26 <nvm_eeprom_load_page_to_buffer+0x6>
   25b26:	cd b7       	in	r28, 0x3d	; 61
   25b28:	de b7       	in	r29, 0x3e	; 62
   25b2a:	8a 83       	std	Y+2, r24	; 0x02
   25b2c:	9b 83       	std	Y+3, r25	; 0x03
   25b2e:	0f de       	rcall	.-994    	; 0x2574e <nvm_wait_until_ready>
   25b30:	19 82       	std	Y+1, r1	; 0x01
   25b32:	0f c0       	rjmp	.+30     	; 0x25b52 <nvm_eeprom_load_page_to_buffer+0x32>
   25b34:	8a 81       	ldd	r24, Y+2	; 0x02
   25b36:	9b 81       	ldd	r25, Y+3	; 0x03
   25b38:	fc 01       	movw	r30, r24
   25b3a:	80 81       	ld	r24, Z
   25b3c:	68 2f       	mov	r22, r24
   25b3e:	89 81       	ldd	r24, Y+1	; 0x01
   25b40:	d7 df       	rcall	.-82     	; 0x25af0 <nvm_eeprom_load_byte_to_buffer>
   25b42:	8a 81       	ldd	r24, Y+2	; 0x02
   25b44:	9b 81       	ldd	r25, Y+3	; 0x03
   25b46:	01 96       	adiw	r24, 0x01	; 1
   25b48:	8a 83       	std	Y+2, r24	; 0x02
   25b4a:	9b 83       	std	Y+3, r25	; 0x03
   25b4c:	89 81       	ldd	r24, Y+1	; 0x01
   25b4e:	8f 5f       	subi	r24, 0xFF	; 255
   25b50:	89 83       	std	Y+1, r24	; 0x01
   25b52:	89 81       	ldd	r24, Y+1	; 0x01
   25b54:	80 32       	cpi	r24, 0x20	; 32
   25b56:	70 f3       	brcs	.-36     	; 0x25b34 <nvm_eeprom_load_page_to_buffer+0x14>
   25b58:	00 00       	nop
   25b5a:	23 96       	adiw	r28, 0x03	; 3
   25b5c:	cd bf       	out	0x3d, r28	; 61
   25b5e:	de bf       	out	0x3e, r29	; 62
   25b60:	df 91       	pop	r29
   25b62:	cf 91       	pop	r28
   25b64:	08 95       	ret

00025b66 <nvm_eeprom_atomic_write_page>:
   25b66:	cf 93       	push	r28
   25b68:	df 93       	push	r29
   25b6a:	00 d0       	rcall	.+0      	; 0x25b6c <nvm_eeprom_atomic_write_page+0x6>
   25b6c:	cd b7       	in	r28, 0x3d	; 61
   25b6e:	de b7       	in	r29, 0x3e	; 62
   25b70:	8b 83       	std	Y+3, r24	; 0x03
   25b72:	ed dd       	rcall	.-1062   	; 0x2574e <nvm_wait_until_ready>
   25b74:	8b 81       	ldd	r24, Y+3	; 0x03
   25b76:	88 2f       	mov	r24, r24
   25b78:	90 e0       	ldi	r25, 0x00	; 0
   25b7a:	88 0f       	add	r24, r24
   25b7c:	99 1f       	adc	r25, r25
   25b7e:	82 95       	swap	r24
   25b80:	92 95       	swap	r25
   25b82:	90 7f       	andi	r25, 0xF0	; 240
   25b84:	98 27       	eor	r25, r24
   25b86:	80 7f       	andi	r24, 0xF0	; 240
   25b88:	98 27       	eor	r25, r24
   25b8a:	89 83       	std	Y+1, r24	; 0x01
   25b8c:	9a 83       	std	Y+2, r25	; 0x02
   25b8e:	80 ec       	ldi	r24, 0xC0	; 192
   25b90:	91 e0       	ldi	r25, 0x01	; 1
   25b92:	fc 01       	movw	r30, r24
   25b94:	12 82       	std	Z+2, r1	; 0x02
   25b96:	80 ec       	ldi	r24, 0xC0	; 192
   25b98:	91 e0       	ldi	r25, 0x01	; 1
   25b9a:	29 81       	ldd	r18, Y+1	; 0x01
   25b9c:	3a 81       	ldd	r19, Y+2	; 0x02
   25b9e:	23 2f       	mov	r18, r19
   25ba0:	33 27       	eor	r19, r19
   25ba2:	fc 01       	movw	r30, r24
   25ba4:	21 83       	std	Z+1, r18	; 0x01
   25ba6:	80 ec       	ldi	r24, 0xC0	; 192
   25ba8:	91 e0       	ldi	r25, 0x01	; 1
   25baa:	29 81       	ldd	r18, Y+1	; 0x01
   25bac:	fc 01       	movw	r30, r24
   25bae:	20 83       	st	Z, r18
   25bb0:	85 e3       	ldi	r24, 0x35	; 53
   25bb2:	e7 dd       	rcall	.-1074   	; 0x25782 <nvm_issue_command>
   25bb4:	00 00       	nop
   25bb6:	23 96       	adiw	r28, 0x03	; 3
   25bb8:	cd bf       	out	0x3d, r28	; 61
   25bba:	de bf       	out	0x3e, r29	; 62
   25bbc:	df 91       	pop	r29
   25bbe:	cf 91       	pop	r28
   25bc0:	08 95       	ret

00025bc2 <nvm_flash_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_flash_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
   25bc2:	cf 93       	push	r28
   25bc4:	df 93       	push	r29
   25bc6:	cd b7       	in	r28, 0x3d	; 61
   25bc8:	de b7       	in	r29, 0x3e	; 62
   25bca:	2c 97       	sbiw	r28, 0x0c	; 12
   25bcc:	cd bf       	out	0x3d, r28	; 61
   25bce:	de bf       	out	0x3e, r29	; 62
   25bd0:	6d 83       	std	Y+5, r22	; 0x05
   25bd2:	7e 83       	std	Y+6, r23	; 0x06
   25bd4:	8f 83       	std	Y+7, r24	; 0x07
   25bd6:	98 87       	std	Y+8, r25	; 0x08
   25bd8:	49 87       	std	Y+9, r20	; 0x09
   25bda:	5a 87       	std	Y+10, r21	; 0x0a
   25bdc:	2b 87       	std	Y+11, r18	; 0x0b
   25bde:	3c 87       	std	Y+12, r19	; 0x0c
#if (FLASH_SIZE>0x10000)
	uint32_t opt_address = address;
   25be0:	8d 81       	ldd	r24, Y+5	; 0x05
   25be2:	9e 81       	ldd	r25, Y+6	; 0x06
   25be4:	af 81       	ldd	r26, Y+7	; 0x07
   25be6:	b8 85       	ldd	r27, Y+8	; 0x08
   25be8:	89 83       	std	Y+1, r24	; 0x01
   25bea:	9a 83       	std	Y+2, r25	; 0x02
   25bec:	ab 83       	std	Y+3, r26	; 0x03
   25bee:	bc 83       	std	Y+4, r27	; 0x04
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
   25bf0:	ae dd       	rcall	.-1188   	; 0x2574e <nvm_wait_until_ready>
	while ( len ) {
   25bf2:	21 c0       	rjmp	.+66     	; 0x25c36 <nvm_flash_read_buffer+0x74>
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
   25bf4:	89 81       	ldd	r24, Y+1	; 0x01
   25bf6:	9a 81       	ldd	r25, Y+2	; 0x02
   25bf8:	ab 81       	ldd	r26, Y+3	; 0x03
   25bfa:	bc 81       	ldd	r27, Y+4	; 0x04
   25bfc:	bc 01       	movw	r22, r24
   25bfe:	cd 01       	movw	r24, r26
   25c00:	14 de       	rcall	.-984    	; 0x2582a <nvm_flash_read_byte>
   25c02:	28 2f       	mov	r18, r24
   25c04:	89 85       	ldd	r24, Y+9	; 0x09
   25c06:	9a 85       	ldd	r25, Y+10	; 0x0a
   25c08:	fc 01       	movw	r30, r24
   25c0a:	20 83       	st	Z, r18
		buf=(uint8_t*)buf+1;
   25c0c:	89 85       	ldd	r24, Y+9	; 0x09
   25c0e:	9a 85       	ldd	r25, Y+10	; 0x0a
   25c10:	01 96       	adiw	r24, 0x01	; 1
   25c12:	89 87       	std	Y+9, r24	; 0x09
   25c14:	9a 87       	std	Y+10, r25	; 0x0a
		opt_address++;
   25c16:	89 81       	ldd	r24, Y+1	; 0x01
   25c18:	9a 81       	ldd	r25, Y+2	; 0x02
   25c1a:	ab 81       	ldd	r26, Y+3	; 0x03
   25c1c:	bc 81       	ldd	r27, Y+4	; 0x04
   25c1e:	01 96       	adiw	r24, 0x01	; 1
   25c20:	a1 1d       	adc	r26, r1
   25c22:	b1 1d       	adc	r27, r1
   25c24:	89 83       	std	Y+1, r24	; 0x01
   25c26:	9a 83       	std	Y+2, r25	; 0x02
   25c28:	ab 83       	std	Y+3, r26	; 0x03
   25c2a:	bc 83       	std	Y+4, r27	; 0x04
		len--;
   25c2c:	8b 85       	ldd	r24, Y+11	; 0x0b
   25c2e:	9c 85       	ldd	r25, Y+12	; 0x0c
   25c30:	01 97       	sbiw	r24, 0x01	; 1
   25c32:	8b 87       	std	Y+11, r24	; 0x0b
   25c34:	9c 87       	std	Y+12, r25	; 0x0c
	uint32_t opt_address = address;
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
	while ( len ) {
   25c36:	8b 85       	ldd	r24, Y+11	; 0x0b
   25c38:	9c 85       	ldd	r25, Y+12	; 0x0c
   25c3a:	89 2b       	or	r24, r25
   25c3c:	d9 f6       	brne	.-74     	; 0x25bf4 <nvm_flash_read_buffer+0x32>
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
   25c3e:	00 00       	nop
   25c40:	2c 96       	adiw	r28, 0x0c	; 12
   25c42:	cd bf       	out	0x3d, r28	; 61
   25c44:	de bf       	out	0x3e, r29	; 62
   25c46:	df 91       	pop	r29
   25c48:	cf 91       	pop	r28
   25c4a:	08 95       	ret

00025c4c <nvm_user_sig_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
   25c4c:	cf 93       	push	r28
   25c4e:	df 93       	push	r29
   25c50:	cd b7       	in	r28, 0x3d	; 61
   25c52:	de b7       	in	r29, 0x3e	; 62
   25c54:	2a 97       	sbiw	r28, 0x0a	; 10
   25c56:	cd bf       	out	0x3d, r28	; 61
   25c58:	de bf       	out	0x3e, r29	; 62
   25c5a:	6b 83       	std	Y+3, r22	; 0x03
   25c5c:	7c 83       	std	Y+4, r23	; 0x04
   25c5e:	8d 83       	std	Y+5, r24	; 0x05
   25c60:	9e 83       	std	Y+6, r25	; 0x06
   25c62:	4f 83       	std	Y+7, r20	; 0x07
   25c64:	58 87       	std	Y+8, r21	; 0x08
   25c66:	29 87       	std	Y+9, r18	; 0x09
   25c68:	3a 87       	std	Y+10, r19	; 0x0a
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
   25c6a:	8b 81       	ldd	r24, Y+3	; 0x03
   25c6c:	9c 81       	ldd	r25, Y+4	; 0x04
   25c6e:	91 70       	andi	r25, 0x01	; 1
   25c70:	89 83       	std	Y+1, r24	; 0x01
   25c72:	9a 83       	std	Y+2, r25	; 0x02
	while ( len ) {
   25c74:	17 c0       	rjmp	.+46     	; 0x25ca4 <nvm_user_sig_read_buffer+0x58>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
   25c76:	89 81       	ldd	r24, Y+1	; 0x01
   25c78:	9a 81       	ldd	r25, Y+2	; 0x02
   25c7a:	a3 dd       	rcall	.-1210   	; 0x257c2 <nvm_read_user_signature_row>
   25c7c:	28 2f       	mov	r18, r24
   25c7e:	8f 81       	ldd	r24, Y+7	; 0x07
   25c80:	98 85       	ldd	r25, Y+8	; 0x08
   25c82:	fc 01       	movw	r30, r24
   25c84:	20 83       	st	Z, r18
		buf=(uint8_t*)buf+1;
   25c86:	8f 81       	ldd	r24, Y+7	; 0x07
   25c88:	98 85       	ldd	r25, Y+8	; 0x08
   25c8a:	01 96       	adiw	r24, 0x01	; 1
   25c8c:	8f 83       	std	Y+7, r24	; 0x07
   25c8e:	98 87       	std	Y+8, r25	; 0x08
		opt_address++;
   25c90:	89 81       	ldd	r24, Y+1	; 0x01
   25c92:	9a 81       	ldd	r25, Y+2	; 0x02
   25c94:	01 96       	adiw	r24, 0x01	; 1
   25c96:	89 83       	std	Y+1, r24	; 0x01
   25c98:	9a 83       	std	Y+2, r25	; 0x02
		len--;
   25c9a:	89 85       	ldd	r24, Y+9	; 0x09
   25c9c:	9a 85       	ldd	r25, Y+10	; 0x0a
   25c9e:	01 97       	sbiw	r24, 0x01	; 1
   25ca0:	89 87       	std	Y+9, r24	; 0x09
   25ca2:	9a 87       	std	Y+10, r25	; 0x0a
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
	while ( len ) {
   25ca4:	89 85       	ldd	r24, Y+9	; 0x09
   25ca6:	9a 85       	ldd	r25, Y+10	; 0x0a
   25ca8:	89 2b       	or	r24, r25
   25caa:	29 f7       	brne	.-54     	; 0x25c76 <nvm_user_sig_read_buffer+0x2a>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
   25cac:	00 00       	nop
   25cae:	2a 96       	adiw	r28, 0x0a	; 10
   25cb0:	cd bf       	out	0x3d, r28	; 61
   25cb2:	de bf       	out	0x3e, r29	; 62
   25cb4:	df 91       	pop	r29
   25cb6:	cf 91       	pop	r28
   25cb8:	08 95       	ret

00025cba <nvm_user_sig_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
   25cba:	0f 93       	push	r16
   25cbc:	1f 93       	push	r17
   25cbe:	cf 93       	push	r28
   25cc0:	df 93       	push	r29
   25cc2:	cd b7       	in	r28, 0x3d	; 61
   25cc4:	de b7       	in	r29, 0x3e	; 62
   25cc6:	60 97       	sbiw	r28, 0x10	; 16
   25cc8:	cd bf       	out	0x3d, r28	; 61
   25cca:	de bf       	out	0x3e, r29	; 62
   25ccc:	68 87       	std	Y+8, r22	; 0x08
   25cce:	79 87       	std	Y+9, r23	; 0x09
   25cd0:	8a 87       	std	Y+10, r24	; 0x0a
   25cd2:	9b 87       	std	Y+11, r25	; 0x0b
   25cd4:	4c 87       	std	Y+12, r20	; 0x0c
   25cd6:	5d 87       	std	Y+13, r21	; 0x0d
   25cd8:	2e 87       	std	Y+14, r18	; 0x0e
   25cda:	3f 87       	std	Y+15, r19	; 0x0f
   25cdc:	08 8b       	std	Y+16, r16	; 0x10
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
   25cde:	88 85       	ldd	r24, Y+8	; 0x08
   25ce0:	99 85       	ldd	r25, Y+9	; 0x09
   25ce2:	8b 83       	std	Y+3, r24	; 0x03
   25ce4:	9c 83       	std	Y+4, r25	; 0x04
	bool b_flag_erase = false;
   25ce6:	1d 82       	std	Y+5, r1	; 0x05

	while ( len ) {
   25ce8:	83 c0       	rjmp	.+262    	; 0x25df0 <nvm_user_sig_write_buffer+0x136>
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   25cea:	19 82       	std	Y+1, r1	; 0x01
   25cec:	1a 82       	std	Y+2, r1	; 0x02
   25cee:	7a c0       	rjmp	.+244    	; 0x25de4 <nvm_user_sig_write_buffer+0x12a>
			if (b_blank_check) {
   25cf0:	88 89       	ldd	r24, Y+16	; 0x10
   25cf2:	88 23       	and	r24, r24
   25cf4:	d1 f0       	breq	.+52     	; 0x25d2a <nvm_user_sig_write_buffer+0x70>
				// Read flash to know if the erase command is mandatory
				LSB(w_value) = nvm_read_user_signature_row(page_pos);
   25cf6:	8e 01       	movw	r16, r28
   25cf8:	0a 5f       	subi	r16, 0xFA	; 250
   25cfa:	1f 4f       	sbci	r17, 0xFF	; 255
   25cfc:	89 81       	ldd	r24, Y+1	; 0x01
   25cfe:	9a 81       	ldd	r25, Y+2	; 0x02
   25d00:	60 dd       	rcall	.-1344   	; 0x257c2 <nvm_read_user_signature_row>
   25d02:	f8 01       	movw	r30, r16
   25d04:	80 83       	st	Z, r24
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
   25d06:	8e 01       	movw	r16, r28
   25d08:	0a 5f       	subi	r16, 0xFA	; 250
   25d0a:	1f 4f       	sbci	r17, 0xFF	; 255
   25d0c:	0f 5f       	subi	r16, 0xFF	; 255
   25d0e:	1f 4f       	sbci	r17, 0xFF	; 255
   25d10:	89 81       	ldd	r24, Y+1	; 0x01
   25d12:	9a 81       	ldd	r25, Y+2	; 0x02
   25d14:	01 96       	adiw	r24, 0x01	; 1
   25d16:	55 dd       	rcall	.-1366   	; 0x257c2 <nvm_read_user_signature_row>
   25d18:	f8 01       	movw	r30, r16
   25d1a:	80 83       	st	Z, r24
				if (w_value!=0xFFFF) {
   25d1c:	8e 81       	ldd	r24, Y+6	; 0x06
   25d1e:	9f 81       	ldd	r25, Y+7	; 0x07
   25d20:	01 96       	adiw	r24, 0x01	; 1
   25d22:	39 f0       	breq	.+14     	; 0x25d32 <nvm_user_sig_write_buffer+0x78>
					b_flag_erase = true; // The page is not empty
   25d24:	81 e0       	ldi	r24, 0x01	; 1
   25d26:	8d 83       	std	Y+5, r24	; 0x05
   25d28:	04 c0       	rjmp	.+8      	; 0x25d32 <nvm_user_sig_write_buffer+0x78>
				}
			}else{
				w_value = 0xFFFF;
   25d2a:	8f ef       	ldi	r24, 0xFF	; 255
   25d2c:	9f ef       	ldi	r25, 0xFF	; 255
   25d2e:	8e 83       	std	Y+6, r24	; 0x06
   25d30:	9f 83       	std	Y+7, r25	; 0x07
			}
			// Update flash buffer
			if (len) {
   25d32:	8e 85       	ldd	r24, Y+14	; 0x0e
   25d34:	9f 85       	ldd	r25, Y+15	; 0x0f
   25d36:	89 2b       	or	r24, r25
   25d38:	f1 f0       	breq	.+60     	; 0x25d76 <nvm_user_sig_write_buffer+0xbc>
				if (opt_address == page_pos) {
   25d3a:	2b 81       	ldd	r18, Y+3	; 0x03
   25d3c:	3c 81       	ldd	r19, Y+4	; 0x04
   25d3e:	89 81       	ldd	r24, Y+1	; 0x01
   25d40:	9a 81       	ldd	r25, Y+2	; 0x02
   25d42:	28 17       	cp	r18, r24
   25d44:	39 07       	cpc	r19, r25
   25d46:	b9 f4       	brne	.+46     	; 0x25d76 <nvm_user_sig_write_buffer+0xbc>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
   25d48:	8e 85       	ldd	r24, Y+14	; 0x0e
   25d4a:	9f 85       	ldd	r25, Y+15	; 0x0f
   25d4c:	01 97       	sbiw	r24, 0x01	; 1
   25d4e:	8e 87       	std	Y+14, r24	; 0x0e
   25d50:	9f 87       	std	Y+15, r25	; 0x0f
					opt_address++;
   25d52:	8b 81       	ldd	r24, Y+3	; 0x03
   25d54:	9c 81       	ldd	r25, Y+4	; 0x04
   25d56:	01 96       	adiw	r24, 0x01	; 1
   25d58:	8b 83       	std	Y+3, r24	; 0x03
   25d5a:	9c 83       	std	Y+4, r25	; 0x04
					LSB(w_value)=*(uint8_t*)buf;
   25d5c:	ce 01       	movw	r24, r28
   25d5e:	06 96       	adiw	r24, 0x06	; 6
   25d60:	2c 85       	ldd	r18, Y+12	; 0x0c
   25d62:	3d 85       	ldd	r19, Y+13	; 0x0d
   25d64:	f9 01       	movw	r30, r18
   25d66:	20 81       	ld	r18, Z
   25d68:	fc 01       	movw	r30, r24
   25d6a:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   25d6c:	8c 85       	ldd	r24, Y+12	; 0x0c
   25d6e:	9d 85       	ldd	r25, Y+13	; 0x0d
   25d70:	01 96       	adiw	r24, 0x01	; 1
   25d72:	8c 87       	std	Y+12, r24	; 0x0c
   25d74:	9d 87       	std	Y+13, r25	; 0x0d
				}
			}
			if (len) {
   25d76:	8e 85       	ldd	r24, Y+14	; 0x0e
   25d78:	9f 85       	ldd	r25, Y+15	; 0x0f
   25d7a:	89 2b       	or	r24, r25
   25d7c:	11 f1       	breq	.+68     	; 0x25dc2 <nvm_user_sig_write_buffer+0x108>
				if (opt_address == (page_pos+1)) {
   25d7e:	89 81       	ldd	r24, Y+1	; 0x01
   25d80:	9a 81       	ldd	r25, Y+2	; 0x02
   25d82:	9c 01       	movw	r18, r24
   25d84:	2f 5f       	subi	r18, 0xFF	; 255
   25d86:	3f 4f       	sbci	r19, 0xFF	; 255
   25d88:	8b 81       	ldd	r24, Y+3	; 0x03
   25d8a:	9c 81       	ldd	r25, Y+4	; 0x04
   25d8c:	28 17       	cp	r18, r24
   25d8e:	39 07       	cpc	r19, r25
   25d90:	c1 f4       	brne	.+48     	; 0x25dc2 <nvm_user_sig_write_buffer+0x108>
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
   25d92:	8e 85       	ldd	r24, Y+14	; 0x0e
   25d94:	9f 85       	ldd	r25, Y+15	; 0x0f
   25d96:	01 97       	sbiw	r24, 0x01	; 1
   25d98:	8e 87       	std	Y+14, r24	; 0x0e
   25d9a:	9f 87       	std	Y+15, r25	; 0x0f
					opt_address++;
   25d9c:	8b 81       	ldd	r24, Y+3	; 0x03
   25d9e:	9c 81       	ldd	r25, Y+4	; 0x04
   25da0:	01 96       	adiw	r24, 0x01	; 1
   25da2:	8b 83       	std	Y+3, r24	; 0x03
   25da4:	9c 83       	std	Y+4, r25	; 0x04
					MSB(w_value)=*(uint8_t*)buf;
   25da6:	ce 01       	movw	r24, r28
   25da8:	06 96       	adiw	r24, 0x06	; 6
   25daa:	01 96       	adiw	r24, 0x01	; 1
   25dac:	2c 85       	ldd	r18, Y+12	; 0x0c
   25dae:	3d 85       	ldd	r19, Y+13	; 0x0d
   25db0:	f9 01       	movw	r30, r18
   25db2:	20 81       	ld	r18, Z
   25db4:	fc 01       	movw	r30, r24
   25db6:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   25db8:	8c 85       	ldd	r24, Y+12	; 0x0c
   25dba:	9d 85       	ldd	r25, Y+13	; 0x0d
   25dbc:	01 96       	adiw	r24, 0x01	; 1
   25dbe:	8c 87       	std	Y+12, r24	; 0x0c
   25dc0:	9d 87       	std	Y+13, r25	; 0x0d
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
   25dc2:	2e 81       	ldd	r18, Y+6	; 0x06
   25dc4:	3f 81       	ldd	r19, Y+7	; 0x07
   25dc6:	89 81       	ldd	r24, Y+1	; 0x01
   25dc8:	9a 81       	ldd	r25, Y+2	; 0x02
   25dca:	cc 01       	movw	r24, r24
   25dcc:	a0 e0       	ldi	r26, 0x00	; 0
   25dce:	b0 e0       	ldi	r27, 0x00	; 0
   25dd0:	a9 01       	movw	r20, r18
   25dd2:	bc 01       	movw	r22, r24
   25dd4:	cd 01       	movw	r24, r26
   25dd6:	0f 94 76 44 	call	0x288ec	; 0x288ec <nvm_flash_load_word_to_buffer>
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   25dda:	89 81       	ldd	r24, Y+1	; 0x01
   25ddc:	9a 81       	ldd	r25, Y+2	; 0x02
   25dde:	02 96       	adiw	r24, 0x02	; 2
   25de0:	89 83       	std	Y+1, r24	; 0x01
   25de2:	9a 83       	std	Y+2, r25	; 0x02
   25de4:	89 81       	ldd	r24, Y+1	; 0x01
   25de6:	9a 81       	ldd	r25, Y+2	; 0x02
   25de8:	81 15       	cp	r24, r1
   25dea:	92 40       	sbci	r25, 0x02	; 2
   25dec:	08 f4       	brcc	.+2      	; 0x25df0 <nvm_user_sig_write_buffer+0x136>
   25dee:	80 cf       	rjmp	.-256    	; 0x25cf0 <nvm_user_sig_write_buffer+0x36>
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
   25df0:	8e 85       	ldd	r24, Y+14	; 0x0e
   25df2:	9f 85       	ldd	r25, Y+15	; 0x0f
   25df4:	89 2b       	or	r24, r25
   25df6:	09 f0       	breq	.+2      	; 0x25dfa <nvm_user_sig_write_buffer+0x140>
   25df8:	78 cf       	rjmp	.-272    	; 0x25cea <nvm_user_sig_write_buffer+0x30>
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
		}
	}
	// Write flash buffer
	if (b_flag_erase) {
   25dfa:	8d 81       	ldd	r24, Y+5	; 0x05
   25dfc:	88 23       	and	r24, r24
		nvm_flash_erase_user_section();
   25dfe:	09 f0       	breq	.+2      	; 0x25e02 <nvm_user_sig_write_buffer+0x148>
   25e00:	91 dd       	rcall	.-1246   	; 0x25924 <nvm_flash_erase_user_section>
	}
	nvm_flash_write_user_page();
   25e02:	9f dd       	rcall	.-1218   	; 0x25942 <nvm_flash_write_user_page>
   25e04:	00 00       	nop
}
   25e06:	60 96       	adiw	r28, 0x10	; 16
   25e08:	cd bf       	out	0x3d, r28	; 61
   25e0a:	de bf       	out	0x3e, r29	; 62
   25e0c:	df 91       	pop	r29
   25e0e:	cf 91       	pop	r28
   25e10:	1f 91       	pop	r17
   25e12:	0f 91       	pop	r16
   25e14:	08 95       	ret

00025e16 <nvm_flash_erase_and_write_buffer>:
   25e16:	0f 93       	push	r16
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_flash_erase_and_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
   25e18:	cf 93       	push	r28
   25e1a:	df 93       	push	r29
   25e1c:	cd b7       	in	r28, 0x3d	; 61
   25e1e:	de b7       	in	r29, 0x3e	; 62
   25e20:	66 97       	sbiw	r28, 0x16	; 22
   25e22:	cd bf       	out	0x3d, r28	; 61
   25e24:	de bf       	out	0x3e, r29	; 62
   25e26:	6e 87       	std	Y+14, r22	; 0x0e
   25e28:	7f 87       	std	Y+15, r23	; 0x0f
   25e2a:	88 8b       	std	Y+16, r24	; 0x10
   25e2c:	99 8b       	std	Y+17, r25	; 0x11
   25e2e:	4a 8b       	std	Y+18, r20	; 0x12
   25e30:	5b 8b       	std	Y+19, r21	; 0x13
   25e32:	2c 8b       	std	Y+20, r18	; 0x14
   25e34:	3d 8b       	std	Y+21, r19	; 0x15
   25e36:	0e 8b       	std	Y+22, r16	; 0x16
	uint16_t w_value;
	uint16_t page_pos;
	bool b_flag_erase;
#if (FLASH_SIZE>0x10000)
	uint32_t page_address;
	uint32_t opt_address = address;
   25e38:	8e 85       	ldd	r24, Y+14	; 0x0e
   25e3a:	9f 85       	ldd	r25, Y+15	; 0x0f
   25e3c:	a8 89       	ldd	r26, Y+16	; 0x10
   25e3e:	b9 89       	ldd	r27, Y+17	; 0x11
   25e40:	88 87       	std	Y+8, r24	; 0x08
   25e42:	99 87       	std	Y+9, r25	; 0x09
   25e44:	aa 87       	std	Y+10, r26	; 0x0a
   25e46:	bb 87       	std	Y+11, r27	; 0x0b
	uint16_t page_address;
	uint16_t opt_address = (uint16_t)address;
#endif

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);
   25e48:	88 85       	ldd	r24, Y+8	; 0x08
   25e4a:	99 85       	ldd	r25, Y+9	; 0x09
   25e4c:	aa 85       	ldd	r26, Y+10	; 0x0a
   25e4e:	bb 85       	ldd	r27, Y+11	; 0x0b
   25e50:	88 27       	eor	r24, r24
   25e52:	9e 7f       	andi	r25, 0xFE	; 254
   25e54:	8c 83       	std	Y+4, r24	; 0x04
   25e56:	9d 83       	std	Y+5, r25	; 0x05
   25e58:	ae 83       	std	Y+6, r26	; 0x06
   25e5a:	bf 83       	std	Y+7, r27	; 0x07

	// For each page
	while ( len ) {
   25e5c:	b8 c0       	rjmp	.+368    	; 0x25fce <nvm_flash_erase_and_write_buffer+0x1b8>
		b_flag_erase = false;
   25e5e:	1b 82       	std	Y+3, r1	; 0x03

		nvm_wait_until_ready();
   25e60:	76 dc       	rcall	.-1812   	; 0x2574e <nvm_wait_until_ready>
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   25e62:	19 82       	std	Y+1, r1	; 0x01
   25e64:	1a 82       	std	Y+2, r1	; 0x02
   25e66:	95 c0       	rjmp	.+298    	; 0x25f92 <nvm_flash_erase_and_write_buffer+0x17c>
			if (b_blank_check) {
   25e68:	8e 89       	ldd	r24, Y+22	; 0x16
   25e6a:	88 23       	and	r24, r24
   25e6c:	81 f0       	breq	.+32     	; 0x25e8e <nvm_flash_erase_and_write_buffer+0x78>
				// Read flash to know if the erase command is mandatory
				w_value = nvm_flash_read_word(page_address);
   25e6e:	8c 81       	ldd	r24, Y+4	; 0x04
   25e70:	9d 81       	ldd	r25, Y+5	; 0x05
   25e72:	ae 81       	ldd	r26, Y+6	; 0x06
   25e74:	bf 81       	ldd	r27, Y+7	; 0x07
   25e76:	bc 01       	movw	r22, r24
   25e78:	cd 01       	movw	r24, r26
   25e7a:	f9 dc       	rcall	.-1550   	; 0x2586e <nvm_flash_read_word>
   25e7c:	8c 87       	std	Y+12, r24	; 0x0c
   25e7e:	9d 87       	std	Y+13, r25	; 0x0d
				if (w_value!=0xFFFF) {
   25e80:	8c 85       	ldd	r24, Y+12	; 0x0c
   25e82:	9d 85       	ldd	r25, Y+13	; 0x0d
   25e84:	01 96       	adiw	r24, 0x01	; 1
   25e86:	39 f0       	breq	.+14     	; 0x25e96 <nvm_flash_erase_and_write_buffer+0x80>
					b_flag_erase = true; // The page is not empty
   25e88:	81 e0       	ldi	r24, 0x01	; 1
   25e8a:	8b 83       	std	Y+3, r24	; 0x03
   25e8c:	04 c0       	rjmp	.+8      	; 0x25e96 <nvm_flash_erase_and_write_buffer+0x80>
				}
			}else{
				w_value = 0xFFFF;
   25e8e:	8f ef       	ldi	r24, 0xFF	; 255
   25e90:	9f ef       	ldi	r25, 0xFF	; 255
   25e92:	8c 87       	std	Y+12, r24	; 0x0c
   25e94:	9d 87       	std	Y+13, r25	; 0x0d
			}

			// Update flash buffer
			if (len) {
   25e96:	8c 89       	ldd	r24, Y+20	; 0x14
   25e98:	9d 89       	ldd	r25, Y+21	; 0x15
   25e9a:	89 2b       	or	r24, r25
   25e9c:	51 f1       	breq	.+84     	; 0x25ef2 <nvm_flash_erase_and_write_buffer+0xdc>
				if (opt_address == page_address) {
   25e9e:	28 85       	ldd	r18, Y+8	; 0x08
   25ea0:	39 85       	ldd	r19, Y+9	; 0x09
   25ea2:	4a 85       	ldd	r20, Y+10	; 0x0a
   25ea4:	5b 85       	ldd	r21, Y+11	; 0x0b
   25ea6:	8c 81       	ldd	r24, Y+4	; 0x04
   25ea8:	9d 81       	ldd	r25, Y+5	; 0x05
   25eaa:	ae 81       	ldd	r26, Y+6	; 0x06
   25eac:	bf 81       	ldd	r27, Y+7	; 0x07
   25eae:	28 17       	cp	r18, r24
   25eb0:	39 07       	cpc	r19, r25
   25eb2:	4a 07       	cpc	r20, r26
   25eb4:	5b 07       	cpc	r21, r27
   25eb6:	e9 f4       	brne	.+58     	; 0x25ef2 <nvm_flash_erase_and_write_buffer+0xdc>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
   25eb8:	8c 89       	ldd	r24, Y+20	; 0x14
   25eba:	9d 89       	ldd	r25, Y+21	; 0x15
   25ebc:	01 97       	sbiw	r24, 0x01	; 1
   25ebe:	8c 8b       	std	Y+20, r24	; 0x14
   25ec0:	9d 8b       	std	Y+21, r25	; 0x15
					opt_address++;
   25ec2:	88 85       	ldd	r24, Y+8	; 0x08
   25ec4:	99 85       	ldd	r25, Y+9	; 0x09
   25ec6:	aa 85       	ldd	r26, Y+10	; 0x0a
   25ec8:	bb 85       	ldd	r27, Y+11	; 0x0b
   25eca:	01 96       	adiw	r24, 0x01	; 1
   25ecc:	a1 1d       	adc	r26, r1
   25ece:	b1 1d       	adc	r27, r1
   25ed0:	88 87       	std	Y+8, r24	; 0x08
   25ed2:	99 87       	std	Y+9, r25	; 0x09
   25ed4:	aa 87       	std	Y+10, r26	; 0x0a
   25ed6:	bb 87       	std	Y+11, r27	; 0x0b
					LSB(w_value)=*(uint8_t*)buf;
   25ed8:	ce 01       	movw	r24, r28
   25eda:	0c 96       	adiw	r24, 0x0c	; 12
   25edc:	2a 89       	ldd	r18, Y+18	; 0x12
   25ede:	3b 89       	ldd	r19, Y+19	; 0x13
   25ee0:	f9 01       	movw	r30, r18
   25ee2:	20 81       	ld	r18, Z
   25ee4:	fc 01       	movw	r30, r24
   25ee6:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   25ee8:	8a 89       	ldd	r24, Y+18	; 0x12
   25eea:	9b 89       	ldd	r25, Y+19	; 0x13
   25eec:	01 96       	adiw	r24, 0x01	; 1
   25eee:	8a 8b       	std	Y+18, r24	; 0x12
   25ef0:	9b 8b       	std	Y+19, r25	; 0x13
				}
			}
			if (len) {
   25ef2:	8c 89       	ldd	r24, Y+20	; 0x14
   25ef4:	9d 89       	ldd	r25, Y+21	; 0x15
   25ef6:	89 2b       	or	r24, r25
   25ef8:	89 f1       	breq	.+98     	; 0x25f5c <nvm_flash_erase_and_write_buffer+0x146>
				if (opt_address == (page_address+1)) {
   25efa:	8c 81       	ldd	r24, Y+4	; 0x04
   25efc:	9d 81       	ldd	r25, Y+5	; 0x05
   25efe:	ae 81       	ldd	r26, Y+6	; 0x06
   25f00:	bf 81       	ldd	r27, Y+7	; 0x07
   25f02:	9c 01       	movw	r18, r24
   25f04:	ad 01       	movw	r20, r26
   25f06:	2f 5f       	subi	r18, 0xFF	; 255
   25f08:	3f 4f       	sbci	r19, 0xFF	; 255
   25f0a:	4f 4f       	sbci	r20, 0xFF	; 255
   25f0c:	5f 4f       	sbci	r21, 0xFF	; 255
   25f0e:	88 85       	ldd	r24, Y+8	; 0x08
   25f10:	99 85       	ldd	r25, Y+9	; 0x09
   25f12:	aa 85       	ldd	r26, Y+10	; 0x0a
   25f14:	bb 85       	ldd	r27, Y+11	; 0x0b
   25f16:	28 17       	cp	r18, r24
   25f18:	39 07       	cpc	r19, r25
   25f1a:	4a 07       	cpc	r20, r26
   25f1c:	5b 07       	cpc	r21, r27
   25f1e:	f1 f4       	brne	.+60     	; 0x25f5c <nvm_flash_erase_and_write_buffer+0x146>
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
   25f20:	8c 89       	ldd	r24, Y+20	; 0x14
   25f22:	9d 89       	ldd	r25, Y+21	; 0x15
   25f24:	01 97       	sbiw	r24, 0x01	; 1
   25f26:	8c 8b       	std	Y+20, r24	; 0x14
   25f28:	9d 8b       	std	Y+21, r25	; 0x15
					opt_address++;
   25f2a:	88 85       	ldd	r24, Y+8	; 0x08
   25f2c:	99 85       	ldd	r25, Y+9	; 0x09
   25f2e:	aa 85       	ldd	r26, Y+10	; 0x0a
   25f30:	bb 85       	ldd	r27, Y+11	; 0x0b
   25f32:	01 96       	adiw	r24, 0x01	; 1
   25f34:	a1 1d       	adc	r26, r1
   25f36:	b1 1d       	adc	r27, r1
   25f38:	88 87       	std	Y+8, r24	; 0x08
   25f3a:	99 87       	std	Y+9, r25	; 0x09
   25f3c:	aa 87       	std	Y+10, r26	; 0x0a
   25f3e:	bb 87       	std	Y+11, r27	; 0x0b
					MSB(w_value)=*(uint8_t*)buf;
   25f40:	ce 01       	movw	r24, r28
   25f42:	0c 96       	adiw	r24, 0x0c	; 12
   25f44:	01 96       	adiw	r24, 0x01	; 1
   25f46:	2a 89       	ldd	r18, Y+18	; 0x12
   25f48:	3b 89       	ldd	r19, Y+19	; 0x13
   25f4a:	f9 01       	movw	r30, r18
   25f4c:	20 81       	ld	r18, Z
   25f4e:	fc 01       	movw	r30, r24
   25f50:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   25f52:	8a 89       	ldd	r24, Y+18	; 0x12
   25f54:	9b 89       	ldd	r25, Y+19	; 0x13
   25f56:	01 96       	adiw	r24, 0x01	; 1
   25f58:	8a 8b       	std	Y+18, r24	; 0x12
   25f5a:	9b 8b       	std	Y+19, r25	; 0x13
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_address,w_value);
   25f5c:	2c 85       	ldd	r18, Y+12	; 0x0c
   25f5e:	3d 85       	ldd	r19, Y+13	; 0x0d
   25f60:	8c 81       	ldd	r24, Y+4	; 0x04
   25f62:	9d 81       	ldd	r25, Y+5	; 0x05
   25f64:	ae 81       	ldd	r26, Y+6	; 0x06
   25f66:	bf 81       	ldd	r27, Y+7	; 0x07
   25f68:	a9 01       	movw	r20, r18
   25f6a:	bc 01       	movw	r22, r24
   25f6c:	cd 01       	movw	r24, r26
   25f6e:	0f 94 76 44 	call	0x288ec	; 0x288ec <nvm_flash_load_word_to_buffer>
			page_address+=2;
   25f72:	8c 81       	ldd	r24, Y+4	; 0x04
   25f74:	9d 81       	ldd	r25, Y+5	; 0x05
   25f76:	ae 81       	ldd	r26, Y+6	; 0x06
   25f78:	bf 81       	ldd	r27, Y+7	; 0x07
   25f7a:	02 96       	adiw	r24, 0x02	; 2
   25f7c:	a1 1d       	adc	r26, r1
   25f7e:	b1 1d       	adc	r27, r1
   25f80:	8c 83       	std	Y+4, r24	; 0x04
   25f82:	9d 83       	std	Y+5, r25	; 0x05
   25f84:	ae 83       	std	Y+6, r26	; 0x06
   25f86:	bf 83       	std	Y+7, r27	; 0x07
	// For each page
	while ( len ) {
		b_flag_erase = false;

		nvm_wait_until_ready();
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   25f88:	89 81       	ldd	r24, Y+1	; 0x01
   25f8a:	9a 81       	ldd	r25, Y+2	; 0x02
   25f8c:	02 96       	adiw	r24, 0x02	; 2
   25f8e:	89 83       	std	Y+1, r24	; 0x01
   25f90:	9a 83       	std	Y+2, r25	; 0x02
   25f92:	89 81       	ldd	r24, Y+1	; 0x01
   25f94:	9a 81       	ldd	r25, Y+2	; 0x02
   25f96:	81 15       	cp	r24, r1
   25f98:	92 40       	sbci	r25, 0x02	; 2
   25f9a:	08 f4       	brcc	.+2      	; 0x25f9e <nvm_flash_erase_and_write_buffer+0x188>
   25f9c:	65 cf       	rjmp	.-310    	; 0x25e68 <nvm_flash_erase_and_write_buffer+0x52>
			nvm_flash_load_word_to_buffer(page_address,w_value);
			page_address+=2;
		}

		// Write flash buffer
		if (b_flag_erase) {
   25f9e:	8b 81       	ldd	r24, Y+3	; 0x03
   25fa0:	88 23       	and	r24, r24
   25fa2:	59 f0       	breq	.+22     	; 0x25fba <nvm_flash_erase_and_write_buffer+0x1a4>
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
   25fa4:	8c 81       	ldd	r24, Y+4	; 0x04
   25fa6:	9d 81       	ldd	r25, Y+5	; 0x05
   25fa8:	ae 81       	ldd	r26, Y+6	; 0x06
   25faa:	bf 81       	ldd	r27, Y+7	; 0x07
   25fac:	92 50       	subi	r25, 0x02	; 2
   25fae:	a1 09       	sbc	r26, r1
   25fb0:	b1 09       	sbc	r27, r1
   25fb2:	bc 01       	movw	r22, r24
   25fb4:	cd 01       	movw	r24, r26
   25fb6:	9b dc       	rcall	.-1738   	; 0x258ee <nvm_flash_atomic_write_app_page>
   25fb8:	0a c0       	rjmp	.+20     	; 0x25fce <nvm_flash_erase_and_write_buffer+0x1b8>
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
   25fba:	8c 81       	ldd	r24, Y+4	; 0x04
   25fbc:	9d 81       	ldd	r25, Y+5	; 0x05
   25fbe:	ae 81       	ldd	r26, Y+6	; 0x06
   25fc0:	bf 81       	ldd	r27, Y+7	; 0x07
   25fc2:	92 50       	subi	r25, 0x02	; 2
   25fc4:	a1 09       	sbc	r26, r1
   25fc6:	b1 09       	sbc	r27, r1
   25fc8:	bc 01       	movw	r22, r24
   25fca:	cd 01       	movw	r24, r26
   25fcc:	75 dc       	rcall	.-1814   	; 0x258b8 <nvm_flash_split_write_app_page>

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);

	// For each page
	while ( len ) {
   25fce:	8c 89       	ldd	r24, Y+20	; 0x14
   25fd0:	9d 89       	ldd	r25, Y+21	; 0x15
   25fd2:	89 2b       	or	r24, r25
   25fd4:	09 f0       	breq	.+2      	; 0x25fd8 <nvm_flash_erase_and_write_buffer+0x1c2>
   25fd6:	43 cf       	rjmp	.-378    	; 0x25e5e <nvm_flash_erase_and_write_buffer+0x48>
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
		}
	}
}
   25fd8:	00 00       	nop
   25fda:	66 96       	adiw	r28, 0x16	; 22
   25fdc:	cd bf       	out	0x3d, r28	; 61
   25fde:	de bf       	out	0x3e, r29	; 62
   25fe0:	df 91       	pop	r29
   25fe2:	cf 91       	pop	r28
   25fe4:	0f 91       	pop	r16
   25fe6:	08 95       	ret

00025fe8 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
   25fe8:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
   25fec:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
   25fee:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
   25ff0:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
   25ff4:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
   25ff6:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
   25ffa:	08 95       	ret

00025ffc <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
   25ffc:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
   25ffe:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
   26000:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
   26002:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
   26004:	60 83       	st	Z, r22
	ret                             // Return to caller
   26006:	08 95       	ret

00026008 <__subsf3>:
   26008:	50 58       	subi	r21, 0x80	; 128

0002600a <__addsf3>:
   2600a:	bb 27       	eor	r27, r27
   2600c:	aa 27       	eor	r26, r26
   2600e:	0e d0       	rcall	.+28     	; 0x2602c <__addsf3x>
   26010:	28 c2       	rjmp	.+1104   	; 0x26462 <__fp_round>
   26012:	f1 d1       	rcall	.+994    	; 0x263f6 <__fp_pscA>
   26014:	30 f0       	brcs	.+12     	; 0x26022 <__addsf3+0x18>
   26016:	f6 d1       	rcall	.+1004   	; 0x26404 <__fp_pscB>
   26018:	20 f0       	brcs	.+8      	; 0x26022 <__addsf3+0x18>
   2601a:	31 f4       	brne	.+12     	; 0x26028 <__addsf3+0x1e>
   2601c:	9f 3f       	cpi	r25, 0xFF	; 255
   2601e:	11 f4       	brne	.+4      	; 0x26024 <__addsf3+0x1a>
   26020:	1e f4       	brtc	.+6      	; 0x26028 <__addsf3+0x1e>
   26022:	d6 c1       	rjmp	.+940    	; 0x263d0 <__fp_nan>
   26024:	0e f4       	brtc	.+2      	; 0x26028 <__addsf3+0x1e>
   26026:	e0 95       	com	r30
   26028:	e7 fb       	bst	r30, 7
   2602a:	cc c1       	rjmp	.+920    	; 0x263c4 <__fp_inf>

0002602c <__addsf3x>:
   2602c:	e9 2f       	mov	r30, r25
   2602e:	3b d2       	rcall	.+1142   	; 0x264a6 <__fp_split3>
   26030:	80 f3       	brcs	.-32     	; 0x26012 <__addsf3+0x8>
   26032:	ba 17       	cp	r27, r26
   26034:	62 07       	cpc	r22, r18
   26036:	73 07       	cpc	r23, r19
   26038:	84 07       	cpc	r24, r20
   2603a:	95 07       	cpc	r25, r21
   2603c:	18 f0       	brcs	.+6      	; 0x26044 <__addsf3x+0x18>
   2603e:	71 f4       	brne	.+28     	; 0x2605c <__addsf3x+0x30>
   26040:	9e f5       	brtc	.+102    	; 0x260a8 <__addsf3x+0x7c>
   26042:	53 c2       	rjmp	.+1190   	; 0x264ea <__fp_zero>
   26044:	0e f4       	brtc	.+2      	; 0x26048 <__addsf3x+0x1c>
   26046:	e0 95       	com	r30
   26048:	0b 2e       	mov	r0, r27
   2604a:	ba 2f       	mov	r27, r26
   2604c:	a0 2d       	mov	r26, r0
   2604e:	0b 01       	movw	r0, r22
   26050:	b9 01       	movw	r22, r18
   26052:	90 01       	movw	r18, r0
   26054:	0c 01       	movw	r0, r24
   26056:	ca 01       	movw	r24, r20
   26058:	a0 01       	movw	r20, r0
   2605a:	11 24       	eor	r1, r1
   2605c:	ff 27       	eor	r31, r31
   2605e:	59 1b       	sub	r21, r25
   26060:	99 f0       	breq	.+38     	; 0x26088 <__addsf3x+0x5c>
   26062:	59 3f       	cpi	r21, 0xF9	; 249
   26064:	50 f4       	brcc	.+20     	; 0x2607a <__addsf3x+0x4e>
   26066:	50 3e       	cpi	r21, 0xE0	; 224
   26068:	68 f1       	brcs	.+90     	; 0x260c4 <__addsf3x+0x98>
   2606a:	1a 16       	cp	r1, r26
   2606c:	f0 40       	sbci	r31, 0x00	; 0
   2606e:	a2 2f       	mov	r26, r18
   26070:	23 2f       	mov	r18, r19
   26072:	34 2f       	mov	r19, r20
   26074:	44 27       	eor	r20, r20
   26076:	58 5f       	subi	r21, 0xF8	; 248
   26078:	f3 cf       	rjmp	.-26     	; 0x26060 <__addsf3x+0x34>
   2607a:	46 95       	lsr	r20
   2607c:	37 95       	ror	r19
   2607e:	27 95       	ror	r18
   26080:	a7 95       	ror	r26
   26082:	f0 40       	sbci	r31, 0x00	; 0
   26084:	53 95       	inc	r21
   26086:	c9 f7       	brne	.-14     	; 0x2607a <__addsf3x+0x4e>
   26088:	7e f4       	brtc	.+30     	; 0x260a8 <__addsf3x+0x7c>
   2608a:	1f 16       	cp	r1, r31
   2608c:	ba 0b       	sbc	r27, r26
   2608e:	62 0b       	sbc	r22, r18
   26090:	73 0b       	sbc	r23, r19
   26092:	84 0b       	sbc	r24, r20
   26094:	ba f0       	brmi	.+46     	; 0x260c4 <__addsf3x+0x98>
   26096:	91 50       	subi	r25, 0x01	; 1
   26098:	a1 f0       	breq	.+40     	; 0x260c2 <__addsf3x+0x96>
   2609a:	ff 0f       	add	r31, r31
   2609c:	bb 1f       	adc	r27, r27
   2609e:	66 1f       	adc	r22, r22
   260a0:	77 1f       	adc	r23, r23
   260a2:	88 1f       	adc	r24, r24
   260a4:	c2 f7       	brpl	.-16     	; 0x26096 <__addsf3x+0x6a>
   260a6:	0e c0       	rjmp	.+28     	; 0x260c4 <__addsf3x+0x98>
   260a8:	ba 0f       	add	r27, r26
   260aa:	62 1f       	adc	r22, r18
   260ac:	73 1f       	adc	r23, r19
   260ae:	84 1f       	adc	r24, r20
   260b0:	48 f4       	brcc	.+18     	; 0x260c4 <__addsf3x+0x98>
   260b2:	87 95       	ror	r24
   260b4:	77 95       	ror	r23
   260b6:	67 95       	ror	r22
   260b8:	b7 95       	ror	r27
   260ba:	f7 95       	ror	r31
   260bc:	9e 3f       	cpi	r25, 0xFE	; 254
   260be:	08 f0       	brcs	.+2      	; 0x260c2 <__addsf3x+0x96>
   260c0:	b3 cf       	rjmp	.-154    	; 0x26028 <__addsf3+0x1e>
   260c2:	93 95       	inc	r25
   260c4:	88 0f       	add	r24, r24
   260c6:	08 f0       	brcs	.+2      	; 0x260ca <__addsf3x+0x9e>
   260c8:	99 27       	eor	r25, r25
   260ca:	ee 0f       	add	r30, r30
   260cc:	97 95       	ror	r25
   260ce:	87 95       	ror	r24
   260d0:	08 95       	ret

000260d2 <__cmpsf2>:
   260d2:	54 d1       	rcall	.+680    	; 0x2637c <__fp_cmp>
   260d4:	08 f4       	brcc	.+2      	; 0x260d8 <__cmpsf2+0x6>
   260d6:	81 e0       	ldi	r24, 0x01	; 1
   260d8:	08 95       	ret

000260da <cos>:
   260da:	9c d1       	rcall	.+824    	; 0x26414 <__fp_rempio2>
   260dc:	e3 95       	inc	r30
   260de:	d2 c1       	rjmp	.+932    	; 0x26484 <__fp_sinus>

000260e0 <__divsf3>:
   260e0:	0c d0       	rcall	.+24     	; 0x260fa <__divsf3x>
   260e2:	bf c1       	rjmp	.+894    	; 0x26462 <__fp_round>
   260e4:	8f d1       	rcall	.+798    	; 0x26404 <__fp_pscB>
   260e6:	40 f0       	brcs	.+16     	; 0x260f8 <__divsf3+0x18>
   260e8:	86 d1       	rcall	.+780    	; 0x263f6 <__fp_pscA>
   260ea:	30 f0       	brcs	.+12     	; 0x260f8 <__divsf3+0x18>
   260ec:	21 f4       	brne	.+8      	; 0x260f6 <__divsf3+0x16>
   260ee:	5f 3f       	cpi	r21, 0xFF	; 255
   260f0:	19 f0       	breq	.+6      	; 0x260f8 <__divsf3+0x18>
   260f2:	68 c1       	rjmp	.+720    	; 0x263c4 <__fp_inf>
   260f4:	51 11       	cpse	r21, r1
   260f6:	fa c1       	rjmp	.+1012   	; 0x264ec <__fp_szero>
   260f8:	6b c1       	rjmp	.+726    	; 0x263d0 <__fp_nan>

000260fa <__divsf3x>:
   260fa:	d5 d1       	rcall	.+938    	; 0x264a6 <__fp_split3>
   260fc:	98 f3       	brcs	.-26     	; 0x260e4 <__divsf3+0x4>

000260fe <__divsf3_pse>:
   260fe:	99 23       	and	r25, r25
   26100:	c9 f3       	breq	.-14     	; 0x260f4 <__divsf3+0x14>
   26102:	55 23       	and	r21, r21
   26104:	b1 f3       	breq	.-20     	; 0x260f2 <__divsf3+0x12>
   26106:	95 1b       	sub	r25, r21
   26108:	55 0b       	sbc	r21, r21
   2610a:	bb 27       	eor	r27, r27
   2610c:	aa 27       	eor	r26, r26
   2610e:	62 17       	cp	r22, r18
   26110:	73 07       	cpc	r23, r19
   26112:	84 07       	cpc	r24, r20
   26114:	38 f0       	brcs	.+14     	; 0x26124 <__divsf3_pse+0x26>
   26116:	9f 5f       	subi	r25, 0xFF	; 255
   26118:	5f 4f       	sbci	r21, 0xFF	; 255
   2611a:	22 0f       	add	r18, r18
   2611c:	33 1f       	adc	r19, r19
   2611e:	44 1f       	adc	r20, r20
   26120:	aa 1f       	adc	r26, r26
   26122:	a9 f3       	breq	.-22     	; 0x2610e <__divsf3_pse+0x10>
   26124:	33 d0       	rcall	.+102    	; 0x2618c <__divsf3_pse+0x8e>
   26126:	0e 2e       	mov	r0, r30
   26128:	3a f0       	brmi	.+14     	; 0x26138 <__divsf3_pse+0x3a>
   2612a:	e0 e8       	ldi	r30, 0x80	; 128
   2612c:	30 d0       	rcall	.+96     	; 0x2618e <__divsf3_pse+0x90>
   2612e:	91 50       	subi	r25, 0x01	; 1
   26130:	50 40       	sbci	r21, 0x00	; 0
   26132:	e6 95       	lsr	r30
   26134:	00 1c       	adc	r0, r0
   26136:	ca f7       	brpl	.-14     	; 0x2612a <__divsf3_pse+0x2c>
   26138:	29 d0       	rcall	.+82     	; 0x2618c <__divsf3_pse+0x8e>
   2613a:	fe 2f       	mov	r31, r30
   2613c:	27 d0       	rcall	.+78     	; 0x2618c <__divsf3_pse+0x8e>
   2613e:	66 0f       	add	r22, r22
   26140:	77 1f       	adc	r23, r23
   26142:	88 1f       	adc	r24, r24
   26144:	bb 1f       	adc	r27, r27
   26146:	26 17       	cp	r18, r22
   26148:	37 07       	cpc	r19, r23
   2614a:	48 07       	cpc	r20, r24
   2614c:	ab 07       	cpc	r26, r27
   2614e:	b0 e8       	ldi	r27, 0x80	; 128
   26150:	09 f0       	breq	.+2      	; 0x26154 <__divsf3_pse+0x56>
   26152:	bb 0b       	sbc	r27, r27
   26154:	80 2d       	mov	r24, r0
   26156:	bf 01       	movw	r22, r30
   26158:	ff 27       	eor	r31, r31
   2615a:	93 58       	subi	r25, 0x83	; 131
   2615c:	5f 4f       	sbci	r21, 0xFF	; 255
   2615e:	2a f0       	brmi	.+10     	; 0x2616a <__divsf3_pse+0x6c>
   26160:	9e 3f       	cpi	r25, 0xFE	; 254
   26162:	51 05       	cpc	r21, r1
   26164:	68 f0       	brcs	.+26     	; 0x26180 <__divsf3_pse+0x82>
   26166:	2e c1       	rjmp	.+604    	; 0x263c4 <__fp_inf>
   26168:	c1 c1       	rjmp	.+898    	; 0x264ec <__fp_szero>
   2616a:	5f 3f       	cpi	r21, 0xFF	; 255
   2616c:	ec f3       	brlt	.-6      	; 0x26168 <__divsf3_pse+0x6a>
   2616e:	98 3e       	cpi	r25, 0xE8	; 232
   26170:	dc f3       	brlt	.-10     	; 0x26168 <__divsf3_pse+0x6a>
   26172:	86 95       	lsr	r24
   26174:	77 95       	ror	r23
   26176:	67 95       	ror	r22
   26178:	b7 95       	ror	r27
   2617a:	f7 95       	ror	r31
   2617c:	9f 5f       	subi	r25, 0xFF	; 255
   2617e:	c9 f7       	brne	.-14     	; 0x26172 <__divsf3_pse+0x74>
   26180:	88 0f       	add	r24, r24
   26182:	91 1d       	adc	r25, r1
   26184:	96 95       	lsr	r25
   26186:	87 95       	ror	r24
   26188:	97 f9       	bld	r25, 7
   2618a:	08 95       	ret
   2618c:	e1 e0       	ldi	r30, 0x01	; 1
   2618e:	66 0f       	add	r22, r22
   26190:	77 1f       	adc	r23, r23
   26192:	88 1f       	adc	r24, r24
   26194:	bb 1f       	adc	r27, r27
   26196:	62 17       	cp	r22, r18
   26198:	73 07       	cpc	r23, r19
   2619a:	84 07       	cpc	r24, r20
   2619c:	ba 07       	cpc	r27, r26
   2619e:	20 f0       	brcs	.+8      	; 0x261a8 <__divsf3_pse+0xaa>
   261a0:	62 1b       	sub	r22, r18
   261a2:	73 0b       	sbc	r23, r19
   261a4:	84 0b       	sbc	r24, r20
   261a6:	ba 0b       	sbc	r27, r26
   261a8:	ee 1f       	adc	r30, r30
   261aa:	88 f7       	brcc	.-30     	; 0x2618e <__divsf3_pse+0x90>
   261ac:	e0 95       	com	r30
   261ae:	08 95       	ret

000261b0 <__fixsfdi>:
   261b0:	be e3       	ldi	r27, 0x3E	; 62
   261b2:	04 d0       	rcall	.+8      	; 0x261bc <__fixunssfdi+0x2>
   261b4:	08 f4       	brcc	.+2      	; 0x261b8 <__fixsfdi+0x8>
   261b6:	90 e8       	ldi	r25, 0x80	; 128
   261b8:	08 95       	ret

000261ba <__fixunssfdi>:
   261ba:	bf e3       	ldi	r27, 0x3F	; 63
   261bc:	22 27       	eor	r18, r18
   261be:	33 27       	eor	r19, r19
   261c0:	a9 01       	movw	r20, r18
   261c2:	79 d1       	rcall	.+754    	; 0x264b6 <__fp_splitA>
   261c4:	58 f1       	brcs	.+86     	; 0x2621c <__fixunssfdi+0x62>
   261c6:	9f 57       	subi	r25, 0x7F	; 127
   261c8:	40 f1       	brcs	.+80     	; 0x2621a <__fixunssfdi+0x60>
   261ca:	b9 17       	cp	r27, r25
   261cc:	38 f1       	brcs	.+78     	; 0x2621c <__fixunssfdi+0x62>
   261ce:	bf e3       	ldi	r27, 0x3F	; 63
   261d0:	b9 1b       	sub	r27, r25
   261d2:	99 27       	eor	r25, r25
   261d4:	b8 50       	subi	r27, 0x08	; 8
   261d6:	3a f4       	brpl	.+14     	; 0x261e6 <__fixunssfdi+0x2c>
   261d8:	66 0f       	add	r22, r22
   261da:	77 1f       	adc	r23, r23
   261dc:	88 1f       	adc	r24, r24
   261de:	99 1f       	adc	r25, r25
   261e0:	b3 95       	inc	r27
   261e2:	d2 f3       	brmi	.-12     	; 0x261d8 <__fixunssfdi+0x1e>
   261e4:	16 c0       	rjmp	.+44     	; 0x26212 <__fixunssfdi+0x58>
   261e6:	b8 50       	subi	r27, 0x08	; 8
   261e8:	4a f0       	brmi	.+18     	; 0x261fc <__fixunssfdi+0x42>
   261ea:	23 2f       	mov	r18, r19
   261ec:	34 2f       	mov	r19, r20
   261ee:	45 2f       	mov	r20, r21
   261f0:	56 2f       	mov	r21, r22
   261f2:	67 2f       	mov	r22, r23
   261f4:	78 2f       	mov	r23, r24
   261f6:	88 27       	eor	r24, r24
   261f8:	b8 50       	subi	r27, 0x08	; 8
   261fa:	ba f7       	brpl	.-18     	; 0x261ea <__fixunssfdi+0x30>
   261fc:	b8 5f       	subi	r27, 0xF8	; 248
   261fe:	49 f0       	breq	.+18     	; 0x26212 <__fixunssfdi+0x58>
   26200:	86 95       	lsr	r24
   26202:	77 95       	ror	r23
   26204:	67 95       	ror	r22
   26206:	57 95       	ror	r21
   26208:	47 95       	ror	r20
   2620a:	37 95       	ror	r19
   2620c:	27 95       	ror	r18
   2620e:	ba 95       	dec	r27
   26210:	b9 f7       	brne	.-18     	; 0x26200 <__fixunssfdi+0x46>
   26212:	0e f4       	brtc	.+2      	; 0x26216 <__fixunssfdi+0x5c>
   26214:	e0 d0       	rcall	.+448    	; 0x263d6 <__fp_negdi>
   26216:	88 94       	clc
   26218:	08 95       	ret
   2621a:	88 94       	clc
   2621c:	60 e0       	ldi	r22, 0x00	; 0
   2621e:	70 e0       	ldi	r23, 0x00	; 0
   26220:	cb 01       	movw	r24, r22
   26222:	08 95       	ret

00026224 <__fixsfsi>:
   26224:	04 d0       	rcall	.+8      	; 0x2622e <__fixunssfsi>
   26226:	68 94       	set
   26228:	b1 11       	cpse	r27, r1
   2622a:	60 c1       	rjmp	.+704    	; 0x264ec <__fp_szero>
   2622c:	08 95       	ret

0002622e <__fixunssfsi>:
   2622e:	43 d1       	rcall	.+646    	; 0x264b6 <__fp_splitA>
   26230:	88 f0       	brcs	.+34     	; 0x26254 <__fixunssfsi+0x26>
   26232:	9f 57       	subi	r25, 0x7F	; 127
   26234:	90 f0       	brcs	.+36     	; 0x2625a <__fixunssfsi+0x2c>
   26236:	b9 2f       	mov	r27, r25
   26238:	99 27       	eor	r25, r25
   2623a:	b7 51       	subi	r27, 0x17	; 23
   2623c:	a0 f0       	brcs	.+40     	; 0x26266 <__fixunssfsi+0x38>
   2623e:	d1 f0       	breq	.+52     	; 0x26274 <__fixunssfsi+0x46>
   26240:	66 0f       	add	r22, r22
   26242:	77 1f       	adc	r23, r23
   26244:	88 1f       	adc	r24, r24
   26246:	99 1f       	adc	r25, r25
   26248:	1a f0       	brmi	.+6      	; 0x26250 <__fixunssfsi+0x22>
   2624a:	ba 95       	dec	r27
   2624c:	c9 f7       	brne	.-14     	; 0x26240 <__fixunssfsi+0x12>
   2624e:	12 c0       	rjmp	.+36     	; 0x26274 <__fixunssfsi+0x46>
   26250:	b1 30       	cpi	r27, 0x01	; 1
   26252:	81 f0       	breq	.+32     	; 0x26274 <__fixunssfsi+0x46>
   26254:	4a d1       	rcall	.+660    	; 0x264ea <__fp_zero>
   26256:	b1 e0       	ldi	r27, 0x01	; 1
   26258:	08 95       	ret
   2625a:	47 c1       	rjmp	.+654    	; 0x264ea <__fp_zero>
   2625c:	67 2f       	mov	r22, r23
   2625e:	78 2f       	mov	r23, r24
   26260:	88 27       	eor	r24, r24
   26262:	b8 5f       	subi	r27, 0xF8	; 248
   26264:	39 f0       	breq	.+14     	; 0x26274 <__fixunssfsi+0x46>
   26266:	b9 3f       	cpi	r27, 0xF9	; 249
   26268:	cc f3       	brlt	.-14     	; 0x2625c <__fixunssfsi+0x2e>
   2626a:	86 95       	lsr	r24
   2626c:	77 95       	ror	r23
   2626e:	67 95       	ror	r22
   26270:	b3 95       	inc	r27
   26272:	d9 f7       	brne	.-10     	; 0x2626a <__fixunssfsi+0x3c>
   26274:	3e f4       	brtc	.+14     	; 0x26284 <__fixunssfsi+0x56>
   26276:	90 95       	com	r25
   26278:	80 95       	com	r24
   2627a:	70 95       	com	r23
   2627c:	61 95       	neg	r22
   2627e:	7f 4f       	sbci	r23, 0xFF	; 255
   26280:	8f 4f       	sbci	r24, 0xFF	; 255
   26282:	9f 4f       	sbci	r25, 0xFF	; 255
   26284:	08 95       	ret

00026286 <__floatunsisf>:
   26286:	e8 94       	clt
   26288:	09 c0       	rjmp	.+18     	; 0x2629c <__floatsisf+0x12>

0002628a <__floatsisf>:
   2628a:	97 fb       	bst	r25, 7
   2628c:	3e f4       	brtc	.+14     	; 0x2629c <__floatsisf+0x12>
   2628e:	90 95       	com	r25
   26290:	80 95       	com	r24
   26292:	70 95       	com	r23
   26294:	61 95       	neg	r22
   26296:	7f 4f       	sbci	r23, 0xFF	; 255
   26298:	8f 4f       	sbci	r24, 0xFF	; 255
   2629a:	9f 4f       	sbci	r25, 0xFF	; 255
   2629c:	99 23       	and	r25, r25
   2629e:	a9 f0       	breq	.+42     	; 0x262ca <__floatsisf+0x40>
   262a0:	f9 2f       	mov	r31, r25
   262a2:	96 e9       	ldi	r25, 0x96	; 150
   262a4:	bb 27       	eor	r27, r27
   262a6:	93 95       	inc	r25
   262a8:	f6 95       	lsr	r31
   262aa:	87 95       	ror	r24
   262ac:	77 95       	ror	r23
   262ae:	67 95       	ror	r22
   262b0:	b7 95       	ror	r27
   262b2:	f1 11       	cpse	r31, r1
   262b4:	f8 cf       	rjmp	.-16     	; 0x262a6 <__floatsisf+0x1c>
   262b6:	fa f4       	brpl	.+62     	; 0x262f6 <__floatsisf+0x6c>
   262b8:	bb 0f       	add	r27, r27
   262ba:	11 f4       	brne	.+4      	; 0x262c0 <__floatsisf+0x36>
   262bc:	60 ff       	sbrs	r22, 0
   262be:	1b c0       	rjmp	.+54     	; 0x262f6 <__floatsisf+0x6c>
   262c0:	6f 5f       	subi	r22, 0xFF	; 255
   262c2:	7f 4f       	sbci	r23, 0xFF	; 255
   262c4:	8f 4f       	sbci	r24, 0xFF	; 255
   262c6:	9f 4f       	sbci	r25, 0xFF	; 255
   262c8:	16 c0       	rjmp	.+44     	; 0x262f6 <__floatsisf+0x6c>
   262ca:	88 23       	and	r24, r24
   262cc:	11 f0       	breq	.+4      	; 0x262d2 <__floatsisf+0x48>
   262ce:	96 e9       	ldi	r25, 0x96	; 150
   262d0:	11 c0       	rjmp	.+34     	; 0x262f4 <__floatsisf+0x6a>
   262d2:	77 23       	and	r23, r23
   262d4:	21 f0       	breq	.+8      	; 0x262de <__floatsisf+0x54>
   262d6:	9e e8       	ldi	r25, 0x8E	; 142
   262d8:	87 2f       	mov	r24, r23
   262da:	76 2f       	mov	r23, r22
   262dc:	05 c0       	rjmp	.+10     	; 0x262e8 <__floatsisf+0x5e>
   262de:	66 23       	and	r22, r22
   262e0:	71 f0       	breq	.+28     	; 0x262fe <__floatsisf+0x74>
   262e2:	96 e8       	ldi	r25, 0x86	; 134
   262e4:	86 2f       	mov	r24, r22
   262e6:	70 e0       	ldi	r23, 0x00	; 0
   262e8:	60 e0       	ldi	r22, 0x00	; 0
   262ea:	2a f0       	brmi	.+10     	; 0x262f6 <__floatsisf+0x6c>
   262ec:	9a 95       	dec	r25
   262ee:	66 0f       	add	r22, r22
   262f0:	77 1f       	adc	r23, r23
   262f2:	88 1f       	adc	r24, r24
   262f4:	da f7       	brpl	.-10     	; 0x262ec <__floatsisf+0x62>
   262f6:	88 0f       	add	r24, r24
   262f8:	96 95       	lsr	r25
   262fa:	87 95       	ror	r24
   262fc:	97 f9       	bld	r25, 7
   262fe:	08 95       	ret

00026300 <__floatundisf>:
   26300:	e8 94       	clt

00026302 <__fp_di2sf>:
   26302:	f9 2f       	mov	r31, r25
   26304:	96 eb       	ldi	r25, 0xB6	; 182
   26306:	ff 23       	and	r31, r31
   26308:	81 f0       	breq	.+32     	; 0x2632a <__fp_di2sf+0x28>
   2630a:	12 16       	cp	r1, r18
   2630c:	13 06       	cpc	r1, r19
   2630e:	14 06       	cpc	r1, r20
   26310:	44 0b       	sbc	r20, r20
   26312:	93 95       	inc	r25
   26314:	f6 95       	lsr	r31
   26316:	87 95       	ror	r24
   26318:	77 95       	ror	r23
   2631a:	67 95       	ror	r22
   2631c:	57 95       	ror	r21
   2631e:	40 40       	sbci	r20, 0x00	; 0
   26320:	ff 23       	and	r31, r31
   26322:	b9 f7       	brne	.-18     	; 0x26312 <__fp_di2sf+0x10>
   26324:	1b c0       	rjmp	.+54     	; 0x2635c <__fp_di2sf+0x5a>
   26326:	99 27       	eor	r25, r25
   26328:	08 95       	ret
   2632a:	88 23       	and	r24, r24
   2632c:	51 f4       	brne	.+20     	; 0x26342 <__fp_di2sf+0x40>
   2632e:	98 50       	subi	r25, 0x08	; 8
   26330:	d2 f7       	brpl	.-12     	; 0x26326 <__fp_di2sf+0x24>
   26332:	87 2b       	or	r24, r23
   26334:	76 2f       	mov	r23, r22
   26336:	65 2f       	mov	r22, r21
   26338:	54 2f       	mov	r21, r20
   2633a:	43 2f       	mov	r20, r19
   2633c:	32 2f       	mov	r19, r18
   2633e:	20 e0       	ldi	r18, 0x00	; 0
   26340:	b1 f3       	breq	.-20     	; 0x2632e <__fp_di2sf+0x2c>
   26342:	12 16       	cp	r1, r18
   26344:	13 06       	cpc	r1, r19
   26346:	14 06       	cpc	r1, r20
   26348:	44 0b       	sbc	r20, r20
   2634a:	88 23       	and	r24, r24
   2634c:	3a f0       	brmi	.+14     	; 0x2635c <__fp_di2sf+0x5a>
   2634e:	9a 95       	dec	r25
   26350:	44 0f       	add	r20, r20
   26352:	55 1f       	adc	r21, r21
   26354:	66 1f       	adc	r22, r22
   26356:	77 1f       	adc	r23, r23
   26358:	88 1f       	adc	r24, r24
   2635a:	ca f7       	brpl	.-14     	; 0x2634e <__fp_di2sf+0x4c>
   2635c:	55 23       	and	r21, r21
   2635e:	4a f4       	brpl	.+18     	; 0x26372 <__fp_di2sf+0x70>
   26360:	44 0f       	add	r20, r20
   26362:	55 1f       	adc	r21, r21
   26364:	11 f4       	brne	.+4      	; 0x2636a <__fp_di2sf+0x68>
   26366:	60 ff       	sbrs	r22, 0
   26368:	04 c0       	rjmp	.+8      	; 0x26372 <__fp_di2sf+0x70>
   2636a:	6f 5f       	subi	r22, 0xFF	; 255
   2636c:	7f 4f       	sbci	r23, 0xFF	; 255
   2636e:	8f 4f       	sbci	r24, 0xFF	; 255
   26370:	9f 4f       	sbci	r25, 0xFF	; 255
   26372:	88 0f       	add	r24, r24
   26374:	96 95       	lsr	r25
   26376:	87 95       	ror	r24
   26378:	97 f9       	bld	r25, 7
   2637a:	08 95       	ret

0002637c <__fp_cmp>:
   2637c:	99 0f       	add	r25, r25
   2637e:	00 08       	sbc	r0, r0
   26380:	55 0f       	add	r21, r21
   26382:	aa 0b       	sbc	r26, r26
   26384:	e0 e8       	ldi	r30, 0x80	; 128
   26386:	fe ef       	ldi	r31, 0xFE	; 254
   26388:	16 16       	cp	r1, r22
   2638a:	17 06       	cpc	r1, r23
   2638c:	e8 07       	cpc	r30, r24
   2638e:	f9 07       	cpc	r31, r25
   26390:	c0 f0       	brcs	.+48     	; 0x263c2 <__fp_cmp+0x46>
   26392:	12 16       	cp	r1, r18
   26394:	13 06       	cpc	r1, r19
   26396:	e4 07       	cpc	r30, r20
   26398:	f5 07       	cpc	r31, r21
   2639a:	98 f0       	brcs	.+38     	; 0x263c2 <__fp_cmp+0x46>
   2639c:	62 1b       	sub	r22, r18
   2639e:	73 0b       	sbc	r23, r19
   263a0:	84 0b       	sbc	r24, r20
   263a2:	95 0b       	sbc	r25, r21
   263a4:	39 f4       	brne	.+14     	; 0x263b4 <__fp_cmp+0x38>
   263a6:	0a 26       	eor	r0, r26
   263a8:	61 f0       	breq	.+24     	; 0x263c2 <__fp_cmp+0x46>
   263aa:	23 2b       	or	r18, r19
   263ac:	24 2b       	or	r18, r20
   263ae:	25 2b       	or	r18, r21
   263b0:	21 f4       	brne	.+8      	; 0x263ba <__fp_cmp+0x3e>
   263b2:	08 95       	ret
   263b4:	0a 26       	eor	r0, r26
   263b6:	09 f4       	brne	.+2      	; 0x263ba <__fp_cmp+0x3e>
   263b8:	a1 40       	sbci	r26, 0x01	; 1
   263ba:	a6 95       	lsr	r26
   263bc:	8f ef       	ldi	r24, 0xFF	; 255
   263be:	81 1d       	adc	r24, r1
   263c0:	81 1d       	adc	r24, r1
   263c2:	08 95       	ret

000263c4 <__fp_inf>:
   263c4:	97 f9       	bld	r25, 7
   263c6:	9f 67       	ori	r25, 0x7F	; 127
   263c8:	80 e8       	ldi	r24, 0x80	; 128
   263ca:	70 e0       	ldi	r23, 0x00	; 0
   263cc:	60 e0       	ldi	r22, 0x00	; 0
   263ce:	08 95       	ret

000263d0 <__fp_nan>:
   263d0:	9f ef       	ldi	r25, 0xFF	; 255
   263d2:	80 ec       	ldi	r24, 0xC0	; 192
   263d4:	08 95       	ret

000263d6 <__fp_negdi>:
   263d6:	90 95       	com	r25
   263d8:	80 95       	com	r24
   263da:	70 95       	com	r23
   263dc:	60 95       	com	r22
   263de:	50 95       	com	r21
   263e0:	40 95       	com	r20
   263e2:	30 95       	com	r19
   263e4:	21 95       	neg	r18
   263e6:	3f 4f       	sbci	r19, 0xFF	; 255
   263e8:	4f 4f       	sbci	r20, 0xFF	; 255
   263ea:	5f 4f       	sbci	r21, 0xFF	; 255
   263ec:	6f 4f       	sbci	r22, 0xFF	; 255
   263ee:	7f 4f       	sbci	r23, 0xFF	; 255
   263f0:	8f 4f       	sbci	r24, 0xFF	; 255
   263f2:	9f 4f       	sbci	r25, 0xFF	; 255
   263f4:	08 95       	ret

000263f6 <__fp_pscA>:
   263f6:	00 24       	eor	r0, r0
   263f8:	0a 94       	dec	r0
   263fa:	16 16       	cp	r1, r22
   263fc:	17 06       	cpc	r1, r23
   263fe:	18 06       	cpc	r1, r24
   26400:	09 06       	cpc	r0, r25
   26402:	08 95       	ret

00026404 <__fp_pscB>:
   26404:	00 24       	eor	r0, r0
   26406:	0a 94       	dec	r0
   26408:	12 16       	cp	r1, r18
   2640a:	13 06       	cpc	r1, r19
   2640c:	14 06       	cpc	r1, r20
   2640e:	05 06       	cpc	r0, r21
   26410:	08 95       	ret
   26412:	de cf       	rjmp	.-68     	; 0x263d0 <__fp_nan>

00026414 <__fp_rempio2>:
   26414:	50 d0       	rcall	.+160    	; 0x264b6 <__fp_splitA>
   26416:	e8 f3       	brcs	.-6      	; 0x26412 <__fp_pscB+0xe>
   26418:	e8 94       	clt
   2641a:	e0 e0       	ldi	r30, 0x00	; 0
   2641c:	bb 27       	eor	r27, r27
   2641e:	9f 57       	subi	r25, 0x7F	; 127
   26420:	f0 f0       	brcs	.+60     	; 0x2645e <__fp_rempio2+0x4a>
   26422:	2a ed       	ldi	r18, 0xDA	; 218
   26424:	3f e0       	ldi	r19, 0x0F	; 15
   26426:	49 ec       	ldi	r20, 0xC9	; 201
   26428:	06 c0       	rjmp	.+12     	; 0x26436 <__fp_rempio2+0x22>
   2642a:	ee 0f       	add	r30, r30
   2642c:	bb 0f       	add	r27, r27
   2642e:	66 1f       	adc	r22, r22
   26430:	77 1f       	adc	r23, r23
   26432:	88 1f       	adc	r24, r24
   26434:	28 f0       	brcs	.+10     	; 0x26440 <__fp_rempio2+0x2c>
   26436:	b2 3a       	cpi	r27, 0xA2	; 162
   26438:	62 07       	cpc	r22, r18
   2643a:	73 07       	cpc	r23, r19
   2643c:	84 07       	cpc	r24, r20
   2643e:	28 f0       	brcs	.+10     	; 0x2644a <__fp_rempio2+0x36>
   26440:	b2 5a       	subi	r27, 0xA2	; 162
   26442:	62 0b       	sbc	r22, r18
   26444:	73 0b       	sbc	r23, r19
   26446:	84 0b       	sbc	r24, r20
   26448:	e3 95       	inc	r30
   2644a:	9a 95       	dec	r25
   2644c:	72 f7       	brpl	.-36     	; 0x2642a <__fp_rempio2+0x16>
   2644e:	80 38       	cpi	r24, 0x80	; 128
   26450:	30 f4       	brcc	.+12     	; 0x2645e <__fp_rempio2+0x4a>
   26452:	9a 95       	dec	r25
   26454:	bb 0f       	add	r27, r27
   26456:	66 1f       	adc	r22, r22
   26458:	77 1f       	adc	r23, r23
   2645a:	88 1f       	adc	r24, r24
   2645c:	d2 f7       	brpl	.-12     	; 0x26452 <__fp_rempio2+0x3e>
   2645e:	90 48       	sbci	r25, 0x80	; 128
   26460:	be c1       	rjmp	.+892    	; 0x267de <__fp_mpack_finite>

00026462 <__fp_round>:
   26462:	09 2e       	mov	r0, r25
   26464:	03 94       	inc	r0
   26466:	00 0c       	add	r0, r0
   26468:	11 f4       	brne	.+4      	; 0x2646e <__fp_round+0xc>
   2646a:	88 23       	and	r24, r24
   2646c:	52 f0       	brmi	.+20     	; 0x26482 <__fp_round+0x20>
   2646e:	bb 0f       	add	r27, r27
   26470:	40 f4       	brcc	.+16     	; 0x26482 <__fp_round+0x20>
   26472:	bf 2b       	or	r27, r31
   26474:	11 f4       	brne	.+4      	; 0x2647a <__fp_round+0x18>
   26476:	60 ff       	sbrs	r22, 0
   26478:	04 c0       	rjmp	.+8      	; 0x26482 <__fp_round+0x20>
   2647a:	6f 5f       	subi	r22, 0xFF	; 255
   2647c:	7f 4f       	sbci	r23, 0xFF	; 255
   2647e:	8f 4f       	sbci	r24, 0xFF	; 255
   26480:	9f 4f       	sbci	r25, 0xFF	; 255
   26482:	08 95       	ret

00026484 <__fp_sinus>:
   26484:	ef 93       	push	r30
   26486:	e0 ff       	sbrs	r30, 0
   26488:	06 c0       	rjmp	.+12     	; 0x26496 <__fp_sinus+0x12>
   2648a:	a2 ea       	ldi	r26, 0xA2	; 162
   2648c:	2a ed       	ldi	r18, 0xDA	; 218
   2648e:	3f e0       	ldi	r19, 0x0F	; 15
   26490:	49 ec       	ldi	r20, 0xC9	; 201
   26492:	5f eb       	ldi	r21, 0xBF	; 191
   26494:	cb dd       	rcall	.-1130   	; 0x2602c <__addsf3x>
   26496:	e5 df       	rcall	.-54     	; 0x26462 <__fp_round>
   26498:	0f 90       	pop	r0
   2649a:	03 94       	inc	r0
   2649c:	01 fc       	sbrc	r0, 1
   2649e:	90 58       	subi	r25, 0x80	; 128
   264a0:	ee e3       	ldi	r30, 0x3E	; 62
   264a2:	f2 e0       	ldi	r31, 0x02	; 2
   264a4:	d4 c1       	rjmp	.+936    	; 0x2684e <__fp_powsodd>

000264a6 <__fp_split3>:
   264a6:	57 fd       	sbrc	r21, 7
   264a8:	90 58       	subi	r25, 0x80	; 128
   264aa:	44 0f       	add	r20, r20
   264ac:	55 1f       	adc	r21, r21
   264ae:	59 f0       	breq	.+22     	; 0x264c6 <__fp_splitA+0x10>
   264b0:	5f 3f       	cpi	r21, 0xFF	; 255
   264b2:	71 f0       	breq	.+28     	; 0x264d0 <__fp_splitA+0x1a>
   264b4:	47 95       	ror	r20

000264b6 <__fp_splitA>:
   264b6:	88 0f       	add	r24, r24
   264b8:	97 fb       	bst	r25, 7
   264ba:	99 1f       	adc	r25, r25
   264bc:	61 f0       	breq	.+24     	; 0x264d6 <__fp_splitA+0x20>
   264be:	9f 3f       	cpi	r25, 0xFF	; 255
   264c0:	79 f0       	breq	.+30     	; 0x264e0 <__fp_splitA+0x2a>
   264c2:	87 95       	ror	r24
   264c4:	08 95       	ret
   264c6:	12 16       	cp	r1, r18
   264c8:	13 06       	cpc	r1, r19
   264ca:	14 06       	cpc	r1, r20
   264cc:	55 1f       	adc	r21, r21
   264ce:	f2 cf       	rjmp	.-28     	; 0x264b4 <__fp_split3+0xe>
   264d0:	46 95       	lsr	r20
   264d2:	f1 df       	rcall	.-30     	; 0x264b6 <__fp_splitA>
   264d4:	08 c0       	rjmp	.+16     	; 0x264e6 <__fp_splitA+0x30>
   264d6:	16 16       	cp	r1, r22
   264d8:	17 06       	cpc	r1, r23
   264da:	18 06       	cpc	r1, r24
   264dc:	99 1f       	adc	r25, r25
   264de:	f1 cf       	rjmp	.-30     	; 0x264c2 <__fp_splitA+0xc>
   264e0:	86 95       	lsr	r24
   264e2:	71 05       	cpc	r23, r1
   264e4:	61 05       	cpc	r22, r1
   264e6:	08 94       	sec
   264e8:	08 95       	ret

000264ea <__fp_zero>:
   264ea:	e8 94       	clt

000264ec <__fp_szero>:
   264ec:	bb 27       	eor	r27, r27
   264ee:	66 27       	eor	r22, r22
   264f0:	77 27       	eor	r23, r23
   264f2:	cb 01       	movw	r24, r22
   264f4:	97 f9       	bld	r25, 7
   264f6:	08 95       	ret

000264f8 <__gesf2>:
   264f8:	41 df       	rcall	.-382    	; 0x2637c <__fp_cmp>
   264fa:	08 f4       	brcc	.+2      	; 0x264fe <__gesf2+0x6>
   264fc:	8f ef       	ldi	r24, 0xFF	; 255
   264fe:	08 95       	ret
   26500:	0e f0       	brts	.+2      	; 0x26504 <__gesf2+0xc>
   26502:	6b c1       	rjmp	.+726    	; 0x267da <__fp_mpack>
   26504:	65 cf       	rjmp	.-310    	; 0x263d0 <__fp_nan>
   26506:	68 94       	set
   26508:	5d cf       	rjmp	.-326    	; 0x263c4 <__fp_inf>

0002650a <log>:
   2650a:	d5 df       	rcall	.-86     	; 0x264b6 <__fp_splitA>
   2650c:	c8 f3       	brcs	.-14     	; 0x26500 <__gesf2+0x8>
   2650e:	99 23       	and	r25, r25
   26510:	d1 f3       	breq	.-12     	; 0x26506 <__gesf2+0xe>
   26512:	c6 f3       	brts	.-16     	; 0x26504 <__gesf2+0xc>
   26514:	df 93       	push	r29
   26516:	cf 93       	push	r28
   26518:	1f 93       	push	r17
   2651a:	0f 93       	push	r16
   2651c:	ff 92       	push	r15
   2651e:	c9 2f       	mov	r28, r25
   26520:	dd 27       	eor	r29, r29
   26522:	88 23       	and	r24, r24
   26524:	2a f0       	brmi	.+10     	; 0x26530 <log+0x26>
   26526:	21 97       	sbiw	r28, 0x01	; 1
   26528:	66 0f       	add	r22, r22
   2652a:	77 1f       	adc	r23, r23
   2652c:	88 1f       	adc	r24, r24
   2652e:	da f7       	brpl	.-10     	; 0x26526 <log+0x1c>
   26530:	20 e0       	ldi	r18, 0x00	; 0
   26532:	30 e0       	ldi	r19, 0x00	; 0
   26534:	40 e8       	ldi	r20, 0x80	; 128
   26536:	5f eb       	ldi	r21, 0xBF	; 191
   26538:	9f e3       	ldi	r25, 0x3F	; 63
   2653a:	88 39       	cpi	r24, 0x98	; 152
   2653c:	20 f0       	brcs	.+8      	; 0x26546 <log+0x3c>
   2653e:	80 3e       	cpi	r24, 0xE0	; 224
   26540:	30 f0       	brcs	.+12     	; 0x2654e <log+0x44>
   26542:	21 96       	adiw	r28, 0x01	; 1
   26544:	8f 77       	andi	r24, 0x7F	; 127
   26546:	61 dd       	rcall	.-1342   	; 0x2600a <__addsf3>
   26548:	ec e5       	ldi	r30, 0x5C	; 92
   2654a:	f2 e0       	ldi	r31, 0x02	; 2
   2654c:	03 c0       	rjmp	.+6      	; 0x26554 <log+0x4a>
   2654e:	5d dd       	rcall	.-1350   	; 0x2600a <__addsf3>
   26550:	e9 e8       	ldi	r30, 0x89	; 137
   26552:	f2 e0       	ldi	r31, 0x02	; 2
   26554:	57 d1       	rcall	.+686    	; 0x26804 <__fp_powser>
   26556:	8b 01       	movw	r16, r22
   26558:	be 01       	movw	r22, r28
   2655a:	ec 01       	movw	r28, r24
   2655c:	fb 2e       	mov	r15, r27
   2655e:	6f 57       	subi	r22, 0x7F	; 127
   26560:	71 09       	sbc	r23, r1
   26562:	75 95       	asr	r23
   26564:	77 1f       	adc	r23, r23
   26566:	88 0b       	sbc	r24, r24
   26568:	99 0b       	sbc	r25, r25
   2656a:	8f de       	rcall	.-738    	; 0x2628a <__floatsisf>
   2656c:	28 e1       	ldi	r18, 0x18	; 24
   2656e:	32 e7       	ldi	r19, 0x72	; 114
   26570:	41 e3       	ldi	r20, 0x31	; 49
   26572:	5f e3       	ldi	r21, 0x3F	; 63
   26574:	16 d0       	rcall	.+44     	; 0x265a2 <__mulsf3x>
   26576:	af 2d       	mov	r26, r15
   26578:	98 01       	movw	r18, r16
   2657a:	ae 01       	movw	r20, r28
   2657c:	ff 90       	pop	r15
   2657e:	0f 91       	pop	r16
   26580:	1f 91       	pop	r17
   26582:	cf 91       	pop	r28
   26584:	df 91       	pop	r29
   26586:	52 dd       	rcall	.-1372   	; 0x2602c <__addsf3x>
   26588:	6c cf       	rjmp	.-296    	; 0x26462 <__fp_round>

0002658a <__mulsf3>:
   2658a:	0b d0       	rcall	.+22     	; 0x265a2 <__mulsf3x>
   2658c:	6a cf       	rjmp	.-300    	; 0x26462 <__fp_round>
   2658e:	33 df       	rcall	.-410    	; 0x263f6 <__fp_pscA>
   26590:	28 f0       	brcs	.+10     	; 0x2659c <__mulsf3+0x12>
   26592:	38 df       	rcall	.-400    	; 0x26404 <__fp_pscB>
   26594:	18 f0       	brcs	.+6      	; 0x2659c <__mulsf3+0x12>
   26596:	95 23       	and	r25, r21
   26598:	09 f0       	breq	.+2      	; 0x2659c <__mulsf3+0x12>
   2659a:	14 cf       	rjmp	.-472    	; 0x263c4 <__fp_inf>
   2659c:	19 cf       	rjmp	.-462    	; 0x263d0 <__fp_nan>
   2659e:	11 24       	eor	r1, r1
   265a0:	a5 cf       	rjmp	.-182    	; 0x264ec <__fp_szero>

000265a2 <__mulsf3x>:
   265a2:	81 df       	rcall	.-254    	; 0x264a6 <__fp_split3>
   265a4:	a0 f3       	brcs	.-24     	; 0x2658e <__mulsf3+0x4>

000265a6 <__mulsf3_pse>:
   265a6:	95 9f       	mul	r25, r21
   265a8:	d1 f3       	breq	.-12     	; 0x2659e <__mulsf3+0x14>
   265aa:	95 0f       	add	r25, r21
   265ac:	50 e0       	ldi	r21, 0x00	; 0
   265ae:	55 1f       	adc	r21, r21
   265b0:	62 9f       	mul	r22, r18
   265b2:	f0 01       	movw	r30, r0
   265b4:	72 9f       	mul	r23, r18
   265b6:	bb 27       	eor	r27, r27
   265b8:	f0 0d       	add	r31, r0
   265ba:	b1 1d       	adc	r27, r1
   265bc:	63 9f       	mul	r22, r19
   265be:	aa 27       	eor	r26, r26
   265c0:	f0 0d       	add	r31, r0
   265c2:	b1 1d       	adc	r27, r1
   265c4:	aa 1f       	adc	r26, r26
   265c6:	64 9f       	mul	r22, r20
   265c8:	66 27       	eor	r22, r22
   265ca:	b0 0d       	add	r27, r0
   265cc:	a1 1d       	adc	r26, r1
   265ce:	66 1f       	adc	r22, r22
   265d0:	82 9f       	mul	r24, r18
   265d2:	22 27       	eor	r18, r18
   265d4:	b0 0d       	add	r27, r0
   265d6:	a1 1d       	adc	r26, r1
   265d8:	62 1f       	adc	r22, r18
   265da:	73 9f       	mul	r23, r19
   265dc:	b0 0d       	add	r27, r0
   265de:	a1 1d       	adc	r26, r1
   265e0:	62 1f       	adc	r22, r18
   265e2:	83 9f       	mul	r24, r19
   265e4:	a0 0d       	add	r26, r0
   265e6:	61 1d       	adc	r22, r1
   265e8:	22 1f       	adc	r18, r18
   265ea:	74 9f       	mul	r23, r20
   265ec:	33 27       	eor	r19, r19
   265ee:	a0 0d       	add	r26, r0
   265f0:	61 1d       	adc	r22, r1
   265f2:	23 1f       	adc	r18, r19
   265f4:	84 9f       	mul	r24, r20
   265f6:	60 0d       	add	r22, r0
   265f8:	21 1d       	adc	r18, r1
   265fa:	82 2f       	mov	r24, r18
   265fc:	76 2f       	mov	r23, r22
   265fe:	6a 2f       	mov	r22, r26
   26600:	11 24       	eor	r1, r1
   26602:	9f 57       	subi	r25, 0x7F	; 127
   26604:	50 40       	sbci	r21, 0x00	; 0
   26606:	8a f0       	brmi	.+34     	; 0x2662a <__mulsf3_pse+0x84>
   26608:	e1 f0       	breq	.+56     	; 0x26642 <__mulsf3_pse+0x9c>
   2660a:	88 23       	and	r24, r24
   2660c:	4a f0       	brmi	.+18     	; 0x26620 <__mulsf3_pse+0x7a>
   2660e:	ee 0f       	add	r30, r30
   26610:	ff 1f       	adc	r31, r31
   26612:	bb 1f       	adc	r27, r27
   26614:	66 1f       	adc	r22, r22
   26616:	77 1f       	adc	r23, r23
   26618:	88 1f       	adc	r24, r24
   2661a:	91 50       	subi	r25, 0x01	; 1
   2661c:	50 40       	sbci	r21, 0x00	; 0
   2661e:	a9 f7       	brne	.-22     	; 0x2660a <__mulsf3_pse+0x64>
   26620:	9e 3f       	cpi	r25, 0xFE	; 254
   26622:	51 05       	cpc	r21, r1
   26624:	70 f0       	brcs	.+28     	; 0x26642 <__mulsf3_pse+0x9c>
   26626:	ce ce       	rjmp	.-612    	; 0x263c4 <__fp_inf>
   26628:	61 cf       	rjmp	.-318    	; 0x264ec <__fp_szero>
   2662a:	5f 3f       	cpi	r21, 0xFF	; 255
   2662c:	ec f3       	brlt	.-6      	; 0x26628 <__mulsf3_pse+0x82>
   2662e:	98 3e       	cpi	r25, 0xE8	; 232
   26630:	dc f3       	brlt	.-10     	; 0x26628 <__mulsf3_pse+0x82>
   26632:	86 95       	lsr	r24
   26634:	77 95       	ror	r23
   26636:	67 95       	ror	r22
   26638:	b7 95       	ror	r27
   2663a:	f7 95       	ror	r31
   2663c:	e7 95       	ror	r30
   2663e:	9f 5f       	subi	r25, 0xFF	; 255
   26640:	c1 f7       	brne	.-16     	; 0x26632 <__mulsf3_pse+0x8c>
   26642:	fe 2b       	or	r31, r30
   26644:	88 0f       	add	r24, r24
   26646:	91 1d       	adc	r25, r1
   26648:	96 95       	lsr	r25
   2664a:	87 95       	ror	r24
   2664c:	97 f9       	bld	r25, 7
   2664e:	08 95       	ret

00026650 <pow>:
   26650:	fa 01       	movw	r30, r20
   26652:	ee 0f       	add	r30, r30
   26654:	ff 1f       	adc	r31, r31
   26656:	30 96       	adiw	r30, 0x00	; 0
   26658:	21 05       	cpc	r18, r1
   2665a:	31 05       	cpc	r19, r1
   2665c:	99 f1       	breq	.+102    	; 0x266c4 <pow+0x74>
   2665e:	61 15       	cp	r22, r1
   26660:	71 05       	cpc	r23, r1
   26662:	61 f4       	brne	.+24     	; 0x2667c <pow+0x2c>
   26664:	80 38       	cpi	r24, 0x80	; 128
   26666:	bf e3       	ldi	r27, 0x3F	; 63
   26668:	9b 07       	cpc	r25, r27
   2666a:	49 f1       	breq	.+82     	; 0x266be <pow+0x6e>
   2666c:	68 94       	set
   2666e:	90 38       	cpi	r25, 0x80	; 128
   26670:	81 05       	cpc	r24, r1
   26672:	61 f0       	breq	.+24     	; 0x2668c <pow+0x3c>
   26674:	80 38       	cpi	r24, 0x80	; 128
   26676:	bf ef       	ldi	r27, 0xFF	; 255
   26678:	9b 07       	cpc	r25, r27
   2667a:	41 f0       	breq	.+16     	; 0x2668c <pow+0x3c>
   2667c:	99 23       	and	r25, r25
   2667e:	42 f5       	brpl	.+80     	; 0x266d0 <pow+0x80>
   26680:	ff 3f       	cpi	r31, 0xFF	; 255
   26682:	e1 05       	cpc	r30, r1
   26684:	31 05       	cpc	r19, r1
   26686:	21 05       	cpc	r18, r1
   26688:	11 f1       	breq	.+68     	; 0x266ce <pow+0x7e>
   2668a:	e8 94       	clt
   2668c:	08 94       	sec
   2668e:	e7 95       	ror	r30
   26690:	d9 01       	movw	r26, r18
   26692:	aa 23       	and	r26, r26
   26694:	29 f4       	brne	.+10     	; 0x266a0 <pow+0x50>
   26696:	ab 2f       	mov	r26, r27
   26698:	be 2f       	mov	r27, r30
   2669a:	f8 5f       	subi	r31, 0xF8	; 248
   2669c:	d0 f3       	brcs	.-12     	; 0x26692 <pow+0x42>
   2669e:	10 c0       	rjmp	.+32     	; 0x266c0 <pow+0x70>
   266a0:	ff 5f       	subi	r31, 0xFF	; 255
   266a2:	70 f4       	brcc	.+28     	; 0x266c0 <pow+0x70>
   266a4:	a6 95       	lsr	r26
   266a6:	e0 f7       	brcc	.-8      	; 0x266a0 <pow+0x50>
   266a8:	f7 39       	cpi	r31, 0x97	; 151
   266aa:	50 f0       	brcs	.+20     	; 0x266c0 <pow+0x70>
   266ac:	19 f0       	breq	.+6      	; 0x266b4 <pow+0x64>
   266ae:	ff 3a       	cpi	r31, 0xAF	; 175
   266b0:	38 f4       	brcc	.+14     	; 0x266c0 <pow+0x70>
   266b2:	9f 77       	andi	r25, 0x7F	; 127
   266b4:	9f 93       	push	r25
   266b6:	0c d0       	rcall	.+24     	; 0x266d0 <pow+0x80>
   266b8:	0f 90       	pop	r0
   266ba:	07 fc       	sbrc	r0, 7
   266bc:	90 58       	subi	r25, 0x80	; 128
   266be:	08 95       	ret
   266c0:	3e f0       	brts	.+14     	; 0x266d0 <pow+0x80>
   266c2:	86 ce       	rjmp	.-756    	; 0x263d0 <__fp_nan>
   266c4:	60 e0       	ldi	r22, 0x00	; 0
   266c6:	70 e0       	ldi	r23, 0x00	; 0
   266c8:	80 e8       	ldi	r24, 0x80	; 128
   266ca:	9f e3       	ldi	r25, 0x3F	; 63
   266cc:	08 95       	ret
   266ce:	4f e7       	ldi	r20, 0x7F	; 127
   266d0:	9f 77       	andi	r25, 0x7F	; 127
   266d2:	5f 93       	push	r21
   266d4:	4f 93       	push	r20
   266d6:	3f 93       	push	r19
   266d8:	2f 93       	push	r18
   266da:	17 df       	rcall	.-466    	; 0x2650a <log>
   266dc:	2f 91       	pop	r18
   266de:	3f 91       	pop	r19
   266e0:	4f 91       	pop	r20
   266e2:	5f 91       	pop	r21
   266e4:	52 df       	rcall	.-348    	; 0x2658a <__mulsf3>
   266e6:	4d c0       	rjmp	.+154    	; 0x26782 <exp>

000266e8 <sin>:
   266e8:	9f 93       	push	r25
   266ea:	94 de       	rcall	.-728    	; 0x26414 <__fp_rempio2>
   266ec:	0f 90       	pop	r0
   266ee:	07 fc       	sbrc	r0, 7
   266f0:	ee 5f       	subi	r30, 0xFE	; 254
   266f2:	c8 ce       	rjmp	.-624    	; 0x26484 <__fp_sinus>
   266f4:	11 f4       	brne	.+4      	; 0x266fa <sin+0x12>
   266f6:	0e f4       	brtc	.+2      	; 0x266fa <sin+0x12>
   266f8:	6b ce       	rjmp	.-810    	; 0x263d0 <__fp_nan>
   266fa:	6f c0       	rjmp	.+222    	; 0x267da <__fp_mpack>

000266fc <sqrt>:
   266fc:	dc de       	rcall	.-584    	; 0x264b6 <__fp_splitA>
   266fe:	d0 f3       	brcs	.-12     	; 0x266f4 <sin+0xc>
   26700:	99 23       	and	r25, r25
   26702:	d9 f3       	breq	.-10     	; 0x266fa <sin+0x12>
   26704:	ce f3       	brts	.-14     	; 0x266f8 <sin+0x10>
   26706:	9f 57       	subi	r25, 0x7F	; 127
   26708:	55 0b       	sbc	r21, r21
   2670a:	87 ff       	sbrs	r24, 7
   2670c:	74 d0       	rcall	.+232    	; 0x267f6 <__fp_norm2>
   2670e:	00 24       	eor	r0, r0
   26710:	a0 e6       	ldi	r26, 0x60	; 96
   26712:	40 ea       	ldi	r20, 0xA0	; 160
   26714:	90 01       	movw	r18, r0
   26716:	80 58       	subi	r24, 0x80	; 128
   26718:	56 95       	lsr	r21
   2671a:	97 95       	ror	r25
   2671c:	28 f4       	brcc	.+10     	; 0x26728 <sqrt+0x2c>
   2671e:	80 5c       	subi	r24, 0xC0	; 192
   26720:	66 0f       	add	r22, r22
   26722:	77 1f       	adc	r23, r23
   26724:	88 1f       	adc	r24, r24
   26726:	20 f0       	brcs	.+8      	; 0x26730 <sqrt+0x34>
   26728:	26 17       	cp	r18, r22
   2672a:	37 07       	cpc	r19, r23
   2672c:	48 07       	cpc	r20, r24
   2672e:	30 f4       	brcc	.+12     	; 0x2673c <sqrt+0x40>
   26730:	62 1b       	sub	r22, r18
   26732:	73 0b       	sbc	r23, r19
   26734:	84 0b       	sbc	r24, r20
   26736:	20 29       	or	r18, r0
   26738:	31 29       	or	r19, r1
   2673a:	4a 2b       	or	r20, r26
   2673c:	a6 95       	lsr	r26
   2673e:	17 94       	ror	r1
   26740:	07 94       	ror	r0
   26742:	20 25       	eor	r18, r0
   26744:	31 25       	eor	r19, r1
   26746:	4a 27       	eor	r20, r26
   26748:	58 f7       	brcc	.-42     	; 0x26720 <sqrt+0x24>
   2674a:	66 0f       	add	r22, r22
   2674c:	77 1f       	adc	r23, r23
   2674e:	88 1f       	adc	r24, r24
   26750:	20 f0       	brcs	.+8      	; 0x2675a <sqrt+0x5e>
   26752:	26 17       	cp	r18, r22
   26754:	37 07       	cpc	r19, r23
   26756:	48 07       	cpc	r20, r24
   26758:	30 f4       	brcc	.+12     	; 0x26766 <sqrt+0x6a>
   2675a:	62 0b       	sbc	r22, r18
   2675c:	73 0b       	sbc	r23, r19
   2675e:	84 0b       	sbc	r24, r20
   26760:	20 0d       	add	r18, r0
   26762:	31 1d       	adc	r19, r1
   26764:	41 1d       	adc	r20, r1
   26766:	a0 95       	com	r26
   26768:	81 f7       	brne	.-32     	; 0x2674a <sqrt+0x4e>
   2676a:	b9 01       	movw	r22, r18
   2676c:	84 2f       	mov	r24, r20
   2676e:	91 58       	subi	r25, 0x81	; 129
   26770:	88 0f       	add	r24, r24
   26772:	96 95       	lsr	r25
   26774:	87 95       	ror	r24
   26776:	08 95       	ret
   26778:	19 f4       	brne	.+6      	; 0x26780 <sqrt+0x84>
   2677a:	0e f0       	brts	.+2      	; 0x2677e <sqrt+0x82>
   2677c:	23 ce       	rjmp	.-954    	; 0x263c4 <__fp_inf>
   2677e:	b5 ce       	rjmp	.-662    	; 0x264ea <__fp_zero>
   26780:	27 ce       	rjmp	.-946    	; 0x263d0 <__fp_nan>

00026782 <exp>:
   26782:	99 de       	rcall	.-718    	; 0x264b6 <__fp_splitA>
   26784:	c8 f3       	brcs	.-14     	; 0x26778 <sqrt+0x7c>
   26786:	96 38       	cpi	r25, 0x86	; 134
   26788:	c0 f7       	brcc	.-16     	; 0x2677a <sqrt+0x7e>
   2678a:	07 f8       	bld	r0, 7
   2678c:	0f 92       	push	r0
   2678e:	e8 94       	clt
   26790:	2b e3       	ldi	r18, 0x3B	; 59
   26792:	3a ea       	ldi	r19, 0xAA	; 170
   26794:	48 eb       	ldi	r20, 0xB8	; 184
   26796:	5f e7       	ldi	r21, 0x7F	; 127
   26798:	06 df       	rcall	.-500    	; 0x265a6 <__mulsf3_pse>
   2679a:	0f 92       	push	r0
   2679c:	0f 92       	push	r0
   2679e:	0f 92       	push	r0
   267a0:	4d b7       	in	r20, 0x3d	; 61
   267a2:	5e b7       	in	r21, 0x3e	; 62
   267a4:	0f 92       	push	r0
   267a6:	a1 d0       	rcall	.+322    	; 0x268ea <modf>
   267a8:	e6 eb       	ldi	r30, 0xB6	; 182
   267aa:	f2 e0       	ldi	r31, 0x02	; 2
   267ac:	2b d0       	rcall	.+86     	; 0x26804 <__fp_powser>
   267ae:	4f 91       	pop	r20
   267b0:	5f 91       	pop	r21
   267b2:	ef 91       	pop	r30
   267b4:	ff 91       	pop	r31
   267b6:	e5 95       	asr	r30
   267b8:	ee 1f       	adc	r30, r30
   267ba:	ff 1f       	adc	r31, r31
   267bc:	49 f0       	breq	.+18     	; 0x267d0 <exp+0x4e>
   267be:	fe 57       	subi	r31, 0x7E	; 126
   267c0:	e0 68       	ori	r30, 0x80	; 128
   267c2:	44 27       	eor	r20, r20
   267c4:	ee 0f       	add	r30, r30
   267c6:	44 1f       	adc	r20, r20
   267c8:	fa 95       	dec	r31
   267ca:	e1 f7       	brne	.-8      	; 0x267c4 <exp+0x42>
   267cc:	41 95       	neg	r20
   267ce:	55 0b       	sbc	r21, r21
   267d0:	58 d0       	rcall	.+176    	; 0x26882 <ldexp>
   267d2:	0f 90       	pop	r0
   267d4:	07 fe       	sbrs	r0, 7
   267d6:	4c c0       	rjmp	.+152    	; 0x26870 <inverse>
   267d8:	08 95       	ret

000267da <__fp_mpack>:
   267da:	9f 3f       	cpi	r25, 0xFF	; 255
   267dc:	31 f0       	breq	.+12     	; 0x267ea <__fp_mpack_finite+0xc>

000267de <__fp_mpack_finite>:
   267de:	91 50       	subi	r25, 0x01	; 1
   267e0:	20 f4       	brcc	.+8      	; 0x267ea <__fp_mpack_finite+0xc>
   267e2:	87 95       	ror	r24
   267e4:	77 95       	ror	r23
   267e6:	67 95       	ror	r22
   267e8:	b7 95       	ror	r27
   267ea:	88 0f       	add	r24, r24
   267ec:	91 1d       	adc	r25, r1
   267ee:	96 95       	lsr	r25
   267f0:	87 95       	ror	r24
   267f2:	97 f9       	bld	r25, 7
   267f4:	08 95       	ret

000267f6 <__fp_norm2>:
   267f6:	91 50       	subi	r25, 0x01	; 1
   267f8:	50 40       	sbci	r21, 0x00	; 0
   267fa:	66 0f       	add	r22, r22
   267fc:	77 1f       	adc	r23, r23
   267fe:	88 1f       	adc	r24, r24
   26800:	d2 f7       	brpl	.-12     	; 0x267f6 <__fp_norm2>
   26802:	08 95       	ret

00026804 <__fp_powser>:
   26804:	df 93       	push	r29
   26806:	cf 93       	push	r28
   26808:	1f 93       	push	r17
   2680a:	0f 93       	push	r16
   2680c:	ff 92       	push	r15
   2680e:	ef 92       	push	r14
   26810:	df 92       	push	r13
   26812:	7b 01       	movw	r14, r22
   26814:	8c 01       	movw	r16, r24
   26816:	68 94       	set
   26818:	05 c0       	rjmp	.+10     	; 0x26824 <__fp_powser+0x20>
   2681a:	da 2e       	mov	r13, r26
   2681c:	ef 01       	movw	r28, r30
   2681e:	c1 de       	rcall	.-638    	; 0x265a2 <__mulsf3x>
   26820:	fe 01       	movw	r30, r28
   26822:	e8 94       	clt
   26824:	a5 91       	lpm	r26, Z+
   26826:	25 91       	lpm	r18, Z+
   26828:	35 91       	lpm	r19, Z+
   2682a:	45 91       	lpm	r20, Z+
   2682c:	55 91       	lpm	r21, Z+
   2682e:	ae f3       	brts	.-22     	; 0x2681a <__fp_powser+0x16>
   26830:	ef 01       	movw	r28, r30
   26832:	fc db       	rcall	.-2056   	; 0x2602c <__addsf3x>
   26834:	fe 01       	movw	r30, r28
   26836:	97 01       	movw	r18, r14
   26838:	a8 01       	movw	r20, r16
   2683a:	da 94       	dec	r13
   2683c:	79 f7       	brne	.-34     	; 0x2681c <__fp_powser+0x18>
   2683e:	df 90       	pop	r13
   26840:	ef 90       	pop	r14
   26842:	ff 90       	pop	r15
   26844:	0f 91       	pop	r16
   26846:	1f 91       	pop	r17
   26848:	cf 91       	pop	r28
   2684a:	df 91       	pop	r29
   2684c:	08 95       	ret

0002684e <__fp_powsodd>:
   2684e:	9f 93       	push	r25
   26850:	8f 93       	push	r24
   26852:	7f 93       	push	r23
   26854:	6f 93       	push	r22
   26856:	ff 93       	push	r31
   26858:	ef 93       	push	r30
   2685a:	9b 01       	movw	r18, r22
   2685c:	ac 01       	movw	r20, r24
   2685e:	95 de       	rcall	.-726    	; 0x2658a <__mulsf3>
   26860:	ef 91       	pop	r30
   26862:	ff 91       	pop	r31
   26864:	cf df       	rcall	.-98     	; 0x26804 <__fp_powser>
   26866:	2f 91       	pop	r18
   26868:	3f 91       	pop	r19
   2686a:	4f 91       	pop	r20
   2686c:	5f 91       	pop	r21
   2686e:	8d ce       	rjmp	.-742    	; 0x2658a <__mulsf3>

00026870 <inverse>:
   26870:	9b 01       	movw	r18, r22
   26872:	ac 01       	movw	r20, r24
   26874:	60 e0       	ldi	r22, 0x00	; 0
   26876:	70 e0       	ldi	r23, 0x00	; 0
   26878:	80 e8       	ldi	r24, 0x80	; 128
   2687a:	9f e3       	ldi	r25, 0x3F	; 63
   2687c:	31 cc       	rjmp	.-1950   	; 0x260e0 <__divsf3>
   2687e:	a2 cd       	rjmp	.-1212   	; 0x263c4 <__fp_inf>
   26880:	ac cf       	rjmp	.-168    	; 0x267da <__fp_mpack>

00026882 <ldexp>:
   26882:	19 de       	rcall	.-974    	; 0x264b6 <__fp_splitA>
   26884:	e8 f3       	brcs	.-6      	; 0x26880 <inverse+0x10>
   26886:	99 23       	and	r25, r25
   26888:	d9 f3       	breq	.-10     	; 0x26880 <inverse+0x10>
   2688a:	94 0f       	add	r25, r20
   2688c:	51 1d       	adc	r21, r1
   2688e:	bb f3       	brvs	.-18     	; 0x2687e <inverse+0xe>
   26890:	91 50       	subi	r25, 0x01	; 1
   26892:	50 40       	sbci	r21, 0x00	; 0
   26894:	94 f0       	brlt	.+36     	; 0x268ba <ldexp+0x38>
   26896:	59 f0       	breq	.+22     	; 0x268ae <ldexp+0x2c>
   26898:	88 23       	and	r24, r24
   2689a:	32 f0       	brmi	.+12     	; 0x268a8 <ldexp+0x26>
   2689c:	66 0f       	add	r22, r22
   2689e:	77 1f       	adc	r23, r23
   268a0:	88 1f       	adc	r24, r24
   268a2:	91 50       	subi	r25, 0x01	; 1
   268a4:	50 40       	sbci	r21, 0x00	; 0
   268a6:	c1 f7       	brne	.-16     	; 0x26898 <ldexp+0x16>
   268a8:	9e 3f       	cpi	r25, 0xFE	; 254
   268aa:	51 05       	cpc	r21, r1
   268ac:	44 f7       	brge	.-48     	; 0x2687e <inverse+0xe>
   268ae:	88 0f       	add	r24, r24
   268b0:	91 1d       	adc	r25, r1
   268b2:	96 95       	lsr	r25
   268b4:	87 95       	ror	r24
   268b6:	97 f9       	bld	r25, 7
   268b8:	08 95       	ret
   268ba:	5f 3f       	cpi	r21, 0xFF	; 255
   268bc:	ac f0       	brlt	.+42     	; 0x268e8 <ldexp+0x66>
   268be:	98 3e       	cpi	r25, 0xE8	; 232
   268c0:	9c f0       	brlt	.+38     	; 0x268e8 <ldexp+0x66>
   268c2:	bb 27       	eor	r27, r27
   268c4:	86 95       	lsr	r24
   268c6:	77 95       	ror	r23
   268c8:	67 95       	ror	r22
   268ca:	b7 95       	ror	r27
   268cc:	08 f4       	brcc	.+2      	; 0x268d0 <ldexp+0x4e>
   268ce:	b1 60       	ori	r27, 0x01	; 1
   268d0:	93 95       	inc	r25
   268d2:	c1 f7       	brne	.-16     	; 0x268c4 <ldexp+0x42>
   268d4:	bb 0f       	add	r27, r27
   268d6:	58 f7       	brcc	.-42     	; 0x268ae <ldexp+0x2c>
   268d8:	11 f4       	brne	.+4      	; 0x268de <ldexp+0x5c>
   268da:	60 ff       	sbrs	r22, 0
   268dc:	e8 cf       	rjmp	.-48     	; 0x268ae <ldexp+0x2c>
   268de:	6f 5f       	subi	r22, 0xFF	; 255
   268e0:	7f 4f       	sbci	r23, 0xFF	; 255
   268e2:	8f 4f       	sbci	r24, 0xFF	; 255
   268e4:	9f 4f       	sbci	r25, 0xFF	; 255
   268e6:	e3 cf       	rjmp	.-58     	; 0x268ae <ldexp+0x2c>
   268e8:	01 ce       	rjmp	.-1022   	; 0x264ec <__fp_szero>

000268ea <modf>:
   268ea:	fa 01       	movw	r30, r20
   268ec:	dc 01       	movw	r26, r24
   268ee:	aa 0f       	add	r26, r26
   268f0:	bb 1f       	adc	r27, r27
   268f2:	9b 01       	movw	r18, r22
   268f4:	ac 01       	movw	r20, r24
   268f6:	bf 57       	subi	r27, 0x7F	; 127
   268f8:	28 f4       	brcc	.+10     	; 0x26904 <modf+0x1a>
   268fa:	22 27       	eor	r18, r18
   268fc:	33 27       	eor	r19, r19
   268fe:	44 27       	eor	r20, r20
   26900:	50 78       	andi	r21, 0x80	; 128
   26902:	1f c0       	rjmp	.+62     	; 0x26942 <modf+0x58>
   26904:	b7 51       	subi	r27, 0x17	; 23
   26906:	88 f4       	brcc	.+34     	; 0x2692a <modf+0x40>
   26908:	ab 2f       	mov	r26, r27
   2690a:	00 24       	eor	r0, r0
   2690c:	46 95       	lsr	r20
   2690e:	37 95       	ror	r19
   26910:	27 95       	ror	r18
   26912:	01 1c       	adc	r0, r1
   26914:	a3 95       	inc	r26
   26916:	d2 f3       	brmi	.-12     	; 0x2690c <modf+0x22>
   26918:	00 20       	and	r0, r0
   2691a:	69 f0       	breq	.+26     	; 0x26936 <modf+0x4c>
   2691c:	22 0f       	add	r18, r18
   2691e:	33 1f       	adc	r19, r19
   26920:	44 1f       	adc	r20, r20
   26922:	b3 95       	inc	r27
   26924:	da f3       	brmi	.-10     	; 0x2691c <modf+0x32>
   26926:	0d d0       	rcall	.+26     	; 0x26942 <modf+0x58>
   26928:	6f cb       	rjmp	.-2338   	; 0x26008 <__subsf3>
   2692a:	61 30       	cpi	r22, 0x01	; 1
   2692c:	71 05       	cpc	r23, r1
   2692e:	a0 e8       	ldi	r26, 0x80	; 128
   26930:	8a 07       	cpc	r24, r26
   26932:	b9 46       	sbci	r27, 0x69	; 105
   26934:	30 f4       	brcc	.+12     	; 0x26942 <modf+0x58>
   26936:	9b 01       	movw	r18, r22
   26938:	ac 01       	movw	r20, r24
   2693a:	66 27       	eor	r22, r22
   2693c:	77 27       	eor	r23, r23
   2693e:	88 27       	eor	r24, r24
   26940:	90 78       	andi	r25, 0x80	; 128
   26942:	30 96       	adiw	r30, 0x00	; 0
   26944:	21 f0       	breq	.+8      	; 0x2694e <modf+0x64>
   26946:	20 83       	st	Z, r18
   26948:	31 83       	std	Z+1, r19	; 0x01
   2694a:	42 83       	std	Z+2, r20	; 0x02
   2694c:	53 83       	std	Z+3, r21	; 0x03
   2694e:	08 95       	ret

00026950 <vfprintf>:
   26950:	2f 92       	push	r2
   26952:	3f 92       	push	r3
   26954:	4f 92       	push	r4
   26956:	5f 92       	push	r5
   26958:	6f 92       	push	r6
   2695a:	7f 92       	push	r7
   2695c:	8f 92       	push	r8
   2695e:	9f 92       	push	r9
   26960:	af 92       	push	r10
   26962:	bf 92       	push	r11
   26964:	cf 92       	push	r12
   26966:	df 92       	push	r13
   26968:	ef 92       	push	r14
   2696a:	ff 92       	push	r15
   2696c:	0f 93       	push	r16
   2696e:	1f 93       	push	r17
   26970:	cf 93       	push	r28
   26972:	df 93       	push	r29
   26974:	cd b7       	in	r28, 0x3d	; 61
   26976:	de b7       	in	r29, 0x3e	; 62
   26978:	60 97       	sbiw	r28, 0x10	; 16
   2697a:	cd bf       	out	0x3d, r28	; 61
   2697c:	de bf       	out	0x3e, r29	; 62
   2697e:	7c 01       	movw	r14, r24
   26980:	1b 01       	movw	r2, r22
   26982:	6a 01       	movw	r12, r20
   26984:	fc 01       	movw	r30, r24
   26986:	16 82       	std	Z+6, r1	; 0x06
   26988:	17 82       	std	Z+7, r1	; 0x07
   2698a:	83 81       	ldd	r24, Z+3	; 0x03
   2698c:	81 ff       	sbrs	r24, 1
   2698e:	2b c3       	rjmp	.+1622   	; 0x26fe6 <vfprintf+0x696>
   26990:	9e 01       	movw	r18, r28
   26992:	2f 5f       	subi	r18, 0xFF	; 255
   26994:	3f 4f       	sbci	r19, 0xFF	; 255
   26996:	39 01       	movw	r6, r18
   26998:	f7 01       	movw	r30, r14
   2699a:	93 81       	ldd	r25, Z+3	; 0x03
   2699c:	f1 01       	movw	r30, r2
   2699e:	93 fd       	sbrc	r25, 3
   269a0:	85 91       	lpm	r24, Z+
   269a2:	93 ff       	sbrs	r25, 3
   269a4:	81 91       	ld	r24, Z+
   269a6:	1f 01       	movw	r2, r30
   269a8:	88 23       	and	r24, r24
   269aa:	09 f4       	brne	.+2      	; 0x269ae <vfprintf+0x5e>
   269ac:	18 c3       	rjmp	.+1584   	; 0x26fde <vfprintf+0x68e>
   269ae:	85 32       	cpi	r24, 0x25	; 37
   269b0:	39 f4       	brne	.+14     	; 0x269c0 <vfprintf+0x70>
   269b2:	93 fd       	sbrc	r25, 3
   269b4:	85 91       	lpm	r24, Z+
   269b6:	93 ff       	sbrs	r25, 3
   269b8:	81 91       	ld	r24, Z+
   269ba:	1f 01       	movw	r2, r30
   269bc:	85 32       	cpi	r24, 0x25	; 37
   269be:	39 f4       	brne	.+14     	; 0x269ce <vfprintf+0x7e>
   269c0:	b7 01       	movw	r22, r14
   269c2:	90 e0       	ldi	r25, 0x00	; 0
   269c4:	0f 94 95 3d 	call	0x27b2a	; 0x27b2a <fputc>
   269c8:	56 01       	movw	r10, r12
   269ca:	65 01       	movw	r12, r10
   269cc:	e5 cf       	rjmp	.-54     	; 0x26998 <vfprintf+0x48>
   269ce:	10 e0       	ldi	r17, 0x00	; 0
   269d0:	51 2c       	mov	r5, r1
   269d2:	91 2c       	mov	r9, r1
   269d4:	ff e1       	ldi	r31, 0x1F	; 31
   269d6:	f9 15       	cp	r31, r9
   269d8:	d8 f0       	brcs	.+54     	; 0x26a10 <vfprintf+0xc0>
   269da:	8b 32       	cpi	r24, 0x2B	; 43
   269dc:	79 f0       	breq	.+30     	; 0x269fc <vfprintf+0xac>
   269de:	38 f4       	brcc	.+14     	; 0x269ee <vfprintf+0x9e>
   269e0:	80 32       	cpi	r24, 0x20	; 32
   269e2:	79 f0       	breq	.+30     	; 0x26a02 <vfprintf+0xb2>
   269e4:	83 32       	cpi	r24, 0x23	; 35
   269e6:	a1 f4       	brne	.+40     	; 0x26a10 <vfprintf+0xc0>
   269e8:	f9 2d       	mov	r31, r9
   269ea:	f0 61       	ori	r31, 0x10	; 16
   269ec:	2e c0       	rjmp	.+92     	; 0x26a4a <vfprintf+0xfa>
   269ee:	8d 32       	cpi	r24, 0x2D	; 45
   269f0:	61 f0       	breq	.+24     	; 0x26a0a <vfprintf+0xba>
   269f2:	80 33       	cpi	r24, 0x30	; 48
   269f4:	69 f4       	brne	.+26     	; 0x26a10 <vfprintf+0xc0>
   269f6:	29 2d       	mov	r18, r9
   269f8:	21 60       	ori	r18, 0x01	; 1
   269fa:	2d c0       	rjmp	.+90     	; 0x26a56 <vfprintf+0x106>
   269fc:	39 2d       	mov	r19, r9
   269fe:	32 60       	ori	r19, 0x02	; 2
   26a00:	93 2e       	mov	r9, r19
   26a02:	89 2d       	mov	r24, r9
   26a04:	84 60       	ori	r24, 0x04	; 4
   26a06:	98 2e       	mov	r9, r24
   26a08:	2a c0       	rjmp	.+84     	; 0x26a5e <vfprintf+0x10e>
   26a0a:	e9 2d       	mov	r30, r9
   26a0c:	e8 60       	ori	r30, 0x08	; 8
   26a0e:	15 c0       	rjmp	.+42     	; 0x26a3a <vfprintf+0xea>
   26a10:	97 fc       	sbrc	r9, 7
   26a12:	2d c0       	rjmp	.+90     	; 0x26a6e <vfprintf+0x11e>
   26a14:	20 ed       	ldi	r18, 0xD0	; 208
   26a16:	28 0f       	add	r18, r24
   26a18:	2a 30       	cpi	r18, 0x0A	; 10
   26a1a:	88 f4       	brcc	.+34     	; 0x26a3e <vfprintf+0xee>
   26a1c:	96 fe       	sbrs	r9, 6
   26a1e:	06 c0       	rjmp	.+12     	; 0x26a2c <vfprintf+0xdc>
   26a20:	3a e0       	ldi	r19, 0x0A	; 10
   26a22:	13 9f       	mul	r17, r19
   26a24:	20 0d       	add	r18, r0
   26a26:	11 24       	eor	r1, r1
   26a28:	12 2f       	mov	r17, r18
   26a2a:	19 c0       	rjmp	.+50     	; 0x26a5e <vfprintf+0x10e>
   26a2c:	8a e0       	ldi	r24, 0x0A	; 10
   26a2e:	58 9e       	mul	r5, r24
   26a30:	20 0d       	add	r18, r0
   26a32:	11 24       	eor	r1, r1
   26a34:	52 2e       	mov	r5, r18
   26a36:	e9 2d       	mov	r30, r9
   26a38:	e0 62       	ori	r30, 0x20	; 32
   26a3a:	9e 2e       	mov	r9, r30
   26a3c:	10 c0       	rjmp	.+32     	; 0x26a5e <vfprintf+0x10e>
   26a3e:	8e 32       	cpi	r24, 0x2E	; 46
   26a40:	31 f4       	brne	.+12     	; 0x26a4e <vfprintf+0xfe>
   26a42:	96 fc       	sbrc	r9, 6
   26a44:	cc c2       	rjmp	.+1432   	; 0x26fde <vfprintf+0x68e>
   26a46:	f9 2d       	mov	r31, r9
   26a48:	f0 64       	ori	r31, 0x40	; 64
   26a4a:	9f 2e       	mov	r9, r31
   26a4c:	08 c0       	rjmp	.+16     	; 0x26a5e <vfprintf+0x10e>
   26a4e:	8c 36       	cpi	r24, 0x6C	; 108
   26a50:	21 f4       	brne	.+8      	; 0x26a5a <vfprintf+0x10a>
   26a52:	29 2d       	mov	r18, r9
   26a54:	20 68       	ori	r18, 0x80	; 128
   26a56:	92 2e       	mov	r9, r18
   26a58:	02 c0       	rjmp	.+4      	; 0x26a5e <vfprintf+0x10e>
   26a5a:	88 36       	cpi	r24, 0x68	; 104
   26a5c:	41 f4       	brne	.+16     	; 0x26a6e <vfprintf+0x11e>
   26a5e:	f1 01       	movw	r30, r2
   26a60:	93 fd       	sbrc	r25, 3
   26a62:	85 91       	lpm	r24, Z+
   26a64:	93 ff       	sbrs	r25, 3
   26a66:	81 91       	ld	r24, Z+
   26a68:	1f 01       	movw	r2, r30
   26a6a:	81 11       	cpse	r24, r1
   26a6c:	b3 cf       	rjmp	.-154    	; 0x269d4 <vfprintf+0x84>
   26a6e:	9b eb       	ldi	r25, 0xBB	; 187
   26a70:	98 0f       	add	r25, r24
   26a72:	93 30       	cpi	r25, 0x03	; 3
   26a74:	20 f4       	brcc	.+8      	; 0x26a7e <vfprintf+0x12e>
   26a76:	99 2d       	mov	r25, r9
   26a78:	90 61       	ori	r25, 0x10	; 16
   26a7a:	80 5e       	subi	r24, 0xE0	; 224
   26a7c:	07 c0       	rjmp	.+14     	; 0x26a8c <vfprintf+0x13c>
   26a7e:	9b e9       	ldi	r25, 0x9B	; 155
   26a80:	98 0f       	add	r25, r24
   26a82:	93 30       	cpi	r25, 0x03	; 3
   26a84:	08 f0       	brcs	.+2      	; 0x26a88 <vfprintf+0x138>
   26a86:	59 c1       	rjmp	.+690    	; 0x26d3a <vfprintf+0x3ea>
   26a88:	99 2d       	mov	r25, r9
   26a8a:	9f 7e       	andi	r25, 0xEF	; 239
   26a8c:	96 ff       	sbrs	r25, 6
   26a8e:	16 e0       	ldi	r17, 0x06	; 6
   26a90:	9f 73       	andi	r25, 0x3F	; 63
   26a92:	99 2e       	mov	r9, r25
   26a94:	85 36       	cpi	r24, 0x65	; 101
   26a96:	19 f4       	brne	.+6      	; 0x26a9e <vfprintf+0x14e>
   26a98:	90 64       	ori	r25, 0x40	; 64
   26a9a:	99 2e       	mov	r9, r25
   26a9c:	08 c0       	rjmp	.+16     	; 0x26aae <vfprintf+0x15e>
   26a9e:	86 36       	cpi	r24, 0x66	; 102
   26aa0:	21 f4       	brne	.+8      	; 0x26aaa <vfprintf+0x15a>
   26aa2:	39 2f       	mov	r19, r25
   26aa4:	30 68       	ori	r19, 0x80	; 128
   26aa6:	93 2e       	mov	r9, r19
   26aa8:	02 c0       	rjmp	.+4      	; 0x26aae <vfprintf+0x15e>
   26aaa:	11 11       	cpse	r17, r1
   26aac:	11 50       	subi	r17, 0x01	; 1
   26aae:	97 fe       	sbrs	r9, 7
   26ab0:	07 c0       	rjmp	.+14     	; 0x26ac0 <vfprintf+0x170>
   26ab2:	1c 33       	cpi	r17, 0x3C	; 60
   26ab4:	50 f4       	brcc	.+20     	; 0x26aca <vfprintf+0x17a>
   26ab6:	44 24       	eor	r4, r4
   26ab8:	43 94       	inc	r4
   26aba:	41 0e       	add	r4, r17
   26abc:	27 e0       	ldi	r18, 0x07	; 7
   26abe:	0b c0       	rjmp	.+22     	; 0x26ad6 <vfprintf+0x186>
   26ac0:	18 30       	cpi	r17, 0x08	; 8
   26ac2:	38 f0       	brcs	.+14     	; 0x26ad2 <vfprintf+0x182>
   26ac4:	27 e0       	ldi	r18, 0x07	; 7
   26ac6:	17 e0       	ldi	r17, 0x07	; 7
   26ac8:	05 c0       	rjmp	.+10     	; 0x26ad4 <vfprintf+0x184>
   26aca:	27 e0       	ldi	r18, 0x07	; 7
   26acc:	9c e3       	ldi	r25, 0x3C	; 60
   26ace:	49 2e       	mov	r4, r25
   26ad0:	02 c0       	rjmp	.+4      	; 0x26ad6 <vfprintf+0x186>
   26ad2:	21 2f       	mov	r18, r17
   26ad4:	41 2c       	mov	r4, r1
   26ad6:	56 01       	movw	r10, r12
   26ad8:	84 e0       	ldi	r24, 0x04	; 4
   26ada:	a8 0e       	add	r10, r24
   26adc:	b1 1c       	adc	r11, r1
   26ade:	f6 01       	movw	r30, r12
   26ae0:	60 81       	ld	r22, Z
   26ae2:	71 81       	ldd	r23, Z+1	; 0x01
   26ae4:	82 81       	ldd	r24, Z+2	; 0x02
   26ae6:	93 81       	ldd	r25, Z+3	; 0x03
   26ae8:	04 2d       	mov	r16, r4
   26aea:	a3 01       	movw	r20, r6
   26aec:	40 d6       	rcall	.+3200   	; 0x2776e <__ftoa_engine>
   26aee:	6c 01       	movw	r12, r24
   26af0:	f9 81       	ldd	r31, Y+1	; 0x01
   26af2:	fc 87       	std	Y+12, r31	; 0x0c
   26af4:	f0 ff       	sbrs	r31, 0
   26af6:	02 c0       	rjmp	.+4      	; 0x26afc <vfprintf+0x1ac>
   26af8:	f3 ff       	sbrs	r31, 3
   26afa:	06 c0       	rjmp	.+12     	; 0x26b08 <vfprintf+0x1b8>
   26afc:	91 fc       	sbrc	r9, 1
   26afe:	06 c0       	rjmp	.+12     	; 0x26b0c <vfprintf+0x1bc>
   26b00:	92 fe       	sbrs	r9, 2
   26b02:	06 c0       	rjmp	.+12     	; 0x26b10 <vfprintf+0x1c0>
   26b04:	00 e2       	ldi	r16, 0x20	; 32
   26b06:	05 c0       	rjmp	.+10     	; 0x26b12 <vfprintf+0x1c2>
   26b08:	0d e2       	ldi	r16, 0x2D	; 45
   26b0a:	03 c0       	rjmp	.+6      	; 0x26b12 <vfprintf+0x1c2>
   26b0c:	0b e2       	ldi	r16, 0x2B	; 43
   26b0e:	01 c0       	rjmp	.+2      	; 0x26b12 <vfprintf+0x1c2>
   26b10:	00 e0       	ldi	r16, 0x00	; 0
   26b12:	8c 85       	ldd	r24, Y+12	; 0x0c
   26b14:	8c 70       	andi	r24, 0x0C	; 12
   26b16:	19 f0       	breq	.+6      	; 0x26b1e <vfprintf+0x1ce>
   26b18:	01 11       	cpse	r16, r1
   26b1a:	43 c2       	rjmp	.+1158   	; 0x26fa2 <vfprintf+0x652>
   26b1c:	80 c2       	rjmp	.+1280   	; 0x2701e <vfprintf+0x6ce>
   26b1e:	97 fe       	sbrs	r9, 7
   26b20:	10 c0       	rjmp	.+32     	; 0x26b42 <vfprintf+0x1f2>
   26b22:	4c 0c       	add	r4, r12
   26b24:	fc 85       	ldd	r31, Y+12	; 0x0c
   26b26:	f4 ff       	sbrs	r31, 4
   26b28:	04 c0       	rjmp	.+8      	; 0x26b32 <vfprintf+0x1e2>
   26b2a:	8a 81       	ldd	r24, Y+2	; 0x02
   26b2c:	81 33       	cpi	r24, 0x31	; 49
   26b2e:	09 f4       	brne	.+2      	; 0x26b32 <vfprintf+0x1e2>
   26b30:	4a 94       	dec	r4
   26b32:	14 14       	cp	r1, r4
   26b34:	74 f5       	brge	.+92     	; 0x26b92 <vfprintf+0x242>
   26b36:	28 e0       	ldi	r18, 0x08	; 8
   26b38:	24 15       	cp	r18, r4
   26b3a:	78 f5       	brcc	.+94     	; 0x26b9a <vfprintf+0x24a>
   26b3c:	88 e0       	ldi	r24, 0x08	; 8
   26b3e:	48 2e       	mov	r4, r24
   26b40:	2c c0       	rjmp	.+88     	; 0x26b9a <vfprintf+0x24a>
   26b42:	96 fc       	sbrc	r9, 6
   26b44:	2a c0       	rjmp	.+84     	; 0x26b9a <vfprintf+0x24a>
   26b46:	81 2f       	mov	r24, r17
   26b48:	90 e0       	ldi	r25, 0x00	; 0
   26b4a:	8c 15       	cp	r24, r12
   26b4c:	9d 05       	cpc	r25, r13
   26b4e:	9c f0       	brlt	.+38     	; 0x26b76 <vfprintf+0x226>
   26b50:	3c ef       	ldi	r19, 0xFC	; 252
   26b52:	c3 16       	cp	r12, r19
   26b54:	3f ef       	ldi	r19, 0xFF	; 255
   26b56:	d3 06       	cpc	r13, r19
   26b58:	74 f0       	brlt	.+28     	; 0x26b76 <vfprintf+0x226>
   26b5a:	89 2d       	mov	r24, r9
   26b5c:	80 68       	ori	r24, 0x80	; 128
   26b5e:	98 2e       	mov	r9, r24
   26b60:	0a c0       	rjmp	.+20     	; 0x26b76 <vfprintf+0x226>
   26b62:	e2 e0       	ldi	r30, 0x02	; 2
   26b64:	f0 e0       	ldi	r31, 0x00	; 0
   26b66:	ec 0f       	add	r30, r28
   26b68:	fd 1f       	adc	r31, r29
   26b6a:	e1 0f       	add	r30, r17
   26b6c:	f1 1d       	adc	r31, r1
   26b6e:	80 81       	ld	r24, Z
   26b70:	80 33       	cpi	r24, 0x30	; 48
   26b72:	19 f4       	brne	.+6      	; 0x26b7a <vfprintf+0x22a>
   26b74:	11 50       	subi	r17, 0x01	; 1
   26b76:	11 11       	cpse	r17, r1
   26b78:	f4 cf       	rjmp	.-24     	; 0x26b62 <vfprintf+0x212>
   26b7a:	97 fe       	sbrs	r9, 7
   26b7c:	0e c0       	rjmp	.+28     	; 0x26b9a <vfprintf+0x24a>
   26b7e:	44 24       	eor	r4, r4
   26b80:	43 94       	inc	r4
   26b82:	41 0e       	add	r4, r17
   26b84:	81 2f       	mov	r24, r17
   26b86:	90 e0       	ldi	r25, 0x00	; 0
   26b88:	c8 16       	cp	r12, r24
   26b8a:	d9 06       	cpc	r13, r25
   26b8c:	2c f4       	brge	.+10     	; 0x26b98 <vfprintf+0x248>
   26b8e:	1c 19       	sub	r17, r12
   26b90:	04 c0       	rjmp	.+8      	; 0x26b9a <vfprintf+0x24a>
   26b92:	44 24       	eor	r4, r4
   26b94:	43 94       	inc	r4
   26b96:	01 c0       	rjmp	.+2      	; 0x26b9a <vfprintf+0x24a>
   26b98:	10 e0       	ldi	r17, 0x00	; 0
   26b9a:	97 fe       	sbrs	r9, 7
   26b9c:	06 c0       	rjmp	.+12     	; 0x26baa <vfprintf+0x25a>
   26b9e:	1c 14       	cp	r1, r12
   26ba0:	1d 04       	cpc	r1, r13
   26ba2:	34 f4       	brge	.+12     	; 0x26bb0 <vfprintf+0x260>
   26ba4:	c6 01       	movw	r24, r12
   26ba6:	01 96       	adiw	r24, 0x01	; 1
   26ba8:	05 c0       	rjmp	.+10     	; 0x26bb4 <vfprintf+0x264>
   26baa:	85 e0       	ldi	r24, 0x05	; 5
   26bac:	90 e0       	ldi	r25, 0x00	; 0
   26bae:	02 c0       	rjmp	.+4      	; 0x26bb4 <vfprintf+0x264>
   26bb0:	81 e0       	ldi	r24, 0x01	; 1
   26bb2:	90 e0       	ldi	r25, 0x00	; 0
   26bb4:	01 11       	cpse	r16, r1
   26bb6:	01 96       	adiw	r24, 0x01	; 1
   26bb8:	11 23       	and	r17, r17
   26bba:	31 f0       	breq	.+12     	; 0x26bc8 <vfprintf+0x278>
   26bbc:	21 2f       	mov	r18, r17
   26bbe:	30 e0       	ldi	r19, 0x00	; 0
   26bc0:	2f 5f       	subi	r18, 0xFF	; 255
   26bc2:	3f 4f       	sbci	r19, 0xFF	; 255
   26bc4:	82 0f       	add	r24, r18
   26bc6:	93 1f       	adc	r25, r19
   26bc8:	25 2d       	mov	r18, r5
   26bca:	30 e0       	ldi	r19, 0x00	; 0
   26bcc:	82 17       	cp	r24, r18
   26bce:	93 07       	cpc	r25, r19
   26bd0:	14 f4       	brge	.+4      	; 0x26bd6 <vfprintf+0x286>
   26bd2:	58 1a       	sub	r5, r24
   26bd4:	01 c0       	rjmp	.+2      	; 0x26bd8 <vfprintf+0x288>
   26bd6:	51 2c       	mov	r5, r1
   26bd8:	89 2d       	mov	r24, r9
   26bda:	89 70       	andi	r24, 0x09	; 9
   26bdc:	41 f4       	brne	.+16     	; 0x26bee <vfprintf+0x29e>
   26bde:	55 20       	and	r5, r5
   26be0:	31 f0       	breq	.+12     	; 0x26bee <vfprintf+0x29e>
   26be2:	b7 01       	movw	r22, r14
   26be4:	80 e2       	ldi	r24, 0x20	; 32
   26be6:	90 e0       	ldi	r25, 0x00	; 0
   26be8:	a0 d7       	rcall	.+3904   	; 0x27b2a <fputc>
   26bea:	5a 94       	dec	r5
   26bec:	f8 cf       	rjmp	.-16     	; 0x26bde <vfprintf+0x28e>
   26bee:	00 23       	and	r16, r16
   26bf0:	21 f0       	breq	.+8      	; 0x26bfa <vfprintf+0x2aa>
   26bf2:	b7 01       	movw	r22, r14
   26bf4:	80 2f       	mov	r24, r16
   26bf6:	90 e0       	ldi	r25, 0x00	; 0
   26bf8:	98 d7       	rcall	.+3888   	; 0x27b2a <fputc>
   26bfa:	93 fc       	sbrc	r9, 3
   26bfc:	08 c0       	rjmp	.+16     	; 0x26c0e <vfprintf+0x2be>
   26bfe:	55 20       	and	r5, r5
   26c00:	31 f0       	breq	.+12     	; 0x26c0e <vfprintf+0x2be>
   26c02:	b7 01       	movw	r22, r14
   26c04:	80 e3       	ldi	r24, 0x30	; 48
   26c06:	90 e0       	ldi	r25, 0x00	; 0
   26c08:	90 d7       	rcall	.+3872   	; 0x27b2a <fputc>
   26c0a:	5a 94       	dec	r5
   26c0c:	f8 cf       	rjmp	.-16     	; 0x26bfe <vfprintf+0x2ae>
   26c0e:	97 fe       	sbrs	r9, 7
   26c10:	4a c0       	rjmp	.+148    	; 0x26ca6 <vfprintf+0x356>
   26c12:	46 01       	movw	r8, r12
   26c14:	d7 fe       	sbrs	r13, 7
   26c16:	02 c0       	rjmp	.+4      	; 0x26c1c <vfprintf+0x2cc>
   26c18:	81 2c       	mov	r8, r1
   26c1a:	91 2c       	mov	r9, r1
   26c1c:	c6 01       	movw	r24, r12
   26c1e:	88 19       	sub	r24, r8
   26c20:	99 09       	sbc	r25, r9
   26c22:	f3 01       	movw	r30, r6
   26c24:	e8 0f       	add	r30, r24
   26c26:	f9 1f       	adc	r31, r25
   26c28:	ed 87       	std	Y+13, r30	; 0x0d
   26c2a:	fe 87       	std	Y+14, r31	; 0x0e
   26c2c:	96 01       	movw	r18, r12
   26c2e:	24 19       	sub	r18, r4
   26c30:	31 09       	sbc	r19, r1
   26c32:	2f 87       	std	Y+15, r18	; 0x0f
   26c34:	38 8b       	std	Y+16, r19	; 0x10
   26c36:	01 2f       	mov	r16, r17
   26c38:	10 e0       	ldi	r17, 0x00	; 0
   26c3a:	11 95       	neg	r17
   26c3c:	01 95       	neg	r16
   26c3e:	11 09       	sbc	r17, r1
   26c40:	3f ef       	ldi	r19, 0xFF	; 255
   26c42:	83 16       	cp	r8, r19
   26c44:	93 06       	cpc	r9, r19
   26c46:	21 f4       	brne	.+8      	; 0x26c50 <vfprintf+0x300>
   26c48:	b7 01       	movw	r22, r14
   26c4a:	8e e2       	ldi	r24, 0x2E	; 46
   26c4c:	90 e0       	ldi	r25, 0x00	; 0
   26c4e:	6d d7       	rcall	.+3802   	; 0x27b2a <fputc>
   26c50:	c8 14       	cp	r12, r8
   26c52:	d9 04       	cpc	r13, r9
   26c54:	4c f0       	brlt	.+18     	; 0x26c68 <vfprintf+0x318>
   26c56:	8f 85       	ldd	r24, Y+15	; 0x0f
   26c58:	98 89       	ldd	r25, Y+16	; 0x10
   26c5a:	88 15       	cp	r24, r8
   26c5c:	99 05       	cpc	r25, r9
   26c5e:	24 f4       	brge	.+8      	; 0x26c68 <vfprintf+0x318>
   26c60:	ed 85       	ldd	r30, Y+13	; 0x0d
   26c62:	fe 85       	ldd	r31, Y+14	; 0x0e
   26c64:	81 81       	ldd	r24, Z+1	; 0x01
   26c66:	01 c0       	rjmp	.+2      	; 0x26c6a <vfprintf+0x31a>
   26c68:	80 e3       	ldi	r24, 0x30	; 48
   26c6a:	f1 e0       	ldi	r31, 0x01	; 1
   26c6c:	8f 1a       	sub	r8, r31
   26c6e:	91 08       	sbc	r9, r1
   26c70:	2d 85       	ldd	r18, Y+13	; 0x0d
   26c72:	3e 85       	ldd	r19, Y+14	; 0x0e
   26c74:	2f 5f       	subi	r18, 0xFF	; 255
   26c76:	3f 4f       	sbci	r19, 0xFF	; 255
   26c78:	2d 87       	std	Y+13, r18	; 0x0d
   26c7a:	3e 87       	std	Y+14, r19	; 0x0e
   26c7c:	80 16       	cp	r8, r16
   26c7e:	91 06       	cpc	r9, r17
   26c80:	24 f0       	brlt	.+8      	; 0x26c8a <vfprintf+0x33a>
   26c82:	b7 01       	movw	r22, r14
   26c84:	90 e0       	ldi	r25, 0x00	; 0
   26c86:	51 d7       	rcall	.+3746   	; 0x27b2a <fputc>
   26c88:	db cf       	rjmp	.-74     	; 0x26c40 <vfprintf+0x2f0>
   26c8a:	c8 14       	cp	r12, r8
   26c8c:	d9 04       	cpc	r13, r9
   26c8e:	41 f4       	brne	.+16     	; 0x26ca0 <vfprintf+0x350>
   26c90:	9a 81       	ldd	r25, Y+2	; 0x02
   26c92:	96 33       	cpi	r25, 0x36	; 54
   26c94:	20 f4       	brcc	.+8      	; 0x26c9e <vfprintf+0x34e>
   26c96:	95 33       	cpi	r25, 0x35	; 53
   26c98:	19 f4       	brne	.+6      	; 0x26ca0 <vfprintf+0x350>
   26c9a:	3c 85       	ldd	r19, Y+12	; 0x0c
   26c9c:	34 ff       	sbrs	r19, 4
   26c9e:	81 e3       	ldi	r24, 0x31	; 49
   26ca0:	b7 01       	movw	r22, r14
   26ca2:	90 e0       	ldi	r25, 0x00	; 0
   26ca4:	48 c0       	rjmp	.+144    	; 0x26d36 <vfprintf+0x3e6>
   26ca6:	8a 81       	ldd	r24, Y+2	; 0x02
   26ca8:	81 33       	cpi	r24, 0x31	; 49
   26caa:	19 f0       	breq	.+6      	; 0x26cb2 <vfprintf+0x362>
   26cac:	9c 85       	ldd	r25, Y+12	; 0x0c
   26cae:	9f 7e       	andi	r25, 0xEF	; 239
   26cb0:	9c 87       	std	Y+12, r25	; 0x0c
   26cb2:	b7 01       	movw	r22, r14
   26cb4:	90 e0       	ldi	r25, 0x00	; 0
   26cb6:	39 d7       	rcall	.+3698   	; 0x27b2a <fputc>
   26cb8:	11 11       	cpse	r17, r1
   26cba:	05 c0       	rjmp	.+10     	; 0x26cc6 <vfprintf+0x376>
   26cbc:	94 fc       	sbrc	r9, 4
   26cbe:	16 c0       	rjmp	.+44     	; 0x26cec <vfprintf+0x39c>
   26cc0:	85 e6       	ldi	r24, 0x65	; 101
   26cc2:	90 e0       	ldi	r25, 0x00	; 0
   26cc4:	15 c0       	rjmp	.+42     	; 0x26cf0 <vfprintf+0x3a0>
   26cc6:	b7 01       	movw	r22, r14
   26cc8:	8e e2       	ldi	r24, 0x2E	; 46
   26cca:	90 e0       	ldi	r25, 0x00	; 0
   26ccc:	2e d7       	rcall	.+3676   	; 0x27b2a <fputc>
   26cce:	1e 5f       	subi	r17, 0xFE	; 254
   26cd0:	82 e0       	ldi	r24, 0x02	; 2
   26cd2:	01 e0       	ldi	r16, 0x01	; 1
   26cd4:	08 0f       	add	r16, r24
   26cd6:	f3 01       	movw	r30, r6
   26cd8:	e8 0f       	add	r30, r24
   26cda:	f1 1d       	adc	r31, r1
   26cdc:	80 81       	ld	r24, Z
   26cde:	b7 01       	movw	r22, r14
   26ce0:	90 e0       	ldi	r25, 0x00	; 0
   26ce2:	23 d7       	rcall	.+3654   	; 0x27b2a <fputc>
   26ce4:	80 2f       	mov	r24, r16
   26ce6:	01 13       	cpse	r16, r17
   26ce8:	f4 cf       	rjmp	.-24     	; 0x26cd2 <vfprintf+0x382>
   26cea:	e8 cf       	rjmp	.-48     	; 0x26cbc <vfprintf+0x36c>
   26cec:	85 e4       	ldi	r24, 0x45	; 69
   26cee:	90 e0       	ldi	r25, 0x00	; 0
   26cf0:	b7 01       	movw	r22, r14
   26cf2:	1b d7       	rcall	.+3638   	; 0x27b2a <fputc>
   26cf4:	d7 fc       	sbrc	r13, 7
   26cf6:	06 c0       	rjmp	.+12     	; 0x26d04 <vfprintf+0x3b4>
   26cf8:	c1 14       	cp	r12, r1
   26cfa:	d1 04       	cpc	r13, r1
   26cfc:	41 f4       	brne	.+16     	; 0x26d0e <vfprintf+0x3be>
   26cfe:	ec 85       	ldd	r30, Y+12	; 0x0c
   26d00:	e4 ff       	sbrs	r30, 4
   26d02:	05 c0       	rjmp	.+10     	; 0x26d0e <vfprintf+0x3be>
   26d04:	d1 94       	neg	r13
   26d06:	c1 94       	neg	r12
   26d08:	d1 08       	sbc	r13, r1
   26d0a:	8d e2       	ldi	r24, 0x2D	; 45
   26d0c:	01 c0       	rjmp	.+2      	; 0x26d10 <vfprintf+0x3c0>
   26d0e:	8b e2       	ldi	r24, 0x2B	; 43
   26d10:	b7 01       	movw	r22, r14
   26d12:	90 e0       	ldi	r25, 0x00	; 0
   26d14:	0a d7       	rcall	.+3604   	; 0x27b2a <fputc>
   26d16:	80 e3       	ldi	r24, 0x30	; 48
   26d18:	2a e0       	ldi	r18, 0x0A	; 10
   26d1a:	c2 16       	cp	r12, r18
   26d1c:	d1 04       	cpc	r13, r1
   26d1e:	2c f0       	brlt	.+10     	; 0x26d2a <vfprintf+0x3da>
   26d20:	8f 5f       	subi	r24, 0xFF	; 255
   26d22:	fa e0       	ldi	r31, 0x0A	; 10
   26d24:	cf 1a       	sub	r12, r31
   26d26:	d1 08       	sbc	r13, r1
   26d28:	f7 cf       	rjmp	.-18     	; 0x26d18 <vfprintf+0x3c8>
   26d2a:	b7 01       	movw	r22, r14
   26d2c:	90 e0       	ldi	r25, 0x00	; 0
   26d2e:	fd d6       	rcall	.+3578   	; 0x27b2a <fputc>
   26d30:	b7 01       	movw	r22, r14
   26d32:	c6 01       	movw	r24, r12
   26d34:	c0 96       	adiw	r24, 0x30	; 48
   26d36:	f9 d6       	rcall	.+3570   	; 0x27b2a <fputc>
   26d38:	49 c1       	rjmp	.+658    	; 0x26fcc <vfprintf+0x67c>
   26d3a:	83 36       	cpi	r24, 0x63	; 99
   26d3c:	31 f0       	breq	.+12     	; 0x26d4a <vfprintf+0x3fa>
   26d3e:	83 37       	cpi	r24, 0x73	; 115
   26d40:	79 f0       	breq	.+30     	; 0x26d60 <vfprintf+0x410>
   26d42:	83 35       	cpi	r24, 0x53	; 83
   26d44:	09 f0       	breq	.+2      	; 0x26d48 <vfprintf+0x3f8>
   26d46:	52 c0       	rjmp	.+164    	; 0x26dec <vfprintf+0x49c>
   26d48:	1f c0       	rjmp	.+62     	; 0x26d88 <vfprintf+0x438>
   26d4a:	56 01       	movw	r10, r12
   26d4c:	32 e0       	ldi	r19, 0x02	; 2
   26d4e:	a3 0e       	add	r10, r19
   26d50:	b1 1c       	adc	r11, r1
   26d52:	f6 01       	movw	r30, r12
   26d54:	80 81       	ld	r24, Z
   26d56:	89 83       	std	Y+1, r24	; 0x01
   26d58:	01 e0       	ldi	r16, 0x01	; 1
   26d5a:	10 e0       	ldi	r17, 0x00	; 0
   26d5c:	63 01       	movw	r12, r6
   26d5e:	11 c0       	rjmp	.+34     	; 0x26d82 <vfprintf+0x432>
   26d60:	56 01       	movw	r10, r12
   26d62:	f2 e0       	ldi	r31, 0x02	; 2
   26d64:	af 0e       	add	r10, r31
   26d66:	b1 1c       	adc	r11, r1
   26d68:	f6 01       	movw	r30, r12
   26d6a:	c0 80       	ld	r12, Z
   26d6c:	d1 80       	ldd	r13, Z+1	; 0x01
   26d6e:	96 fe       	sbrs	r9, 6
   26d70:	03 c0       	rjmp	.+6      	; 0x26d78 <vfprintf+0x428>
   26d72:	61 2f       	mov	r22, r17
   26d74:	70 e0       	ldi	r23, 0x00	; 0
   26d76:	02 c0       	rjmp	.+4      	; 0x26d7c <vfprintf+0x42c>
   26d78:	6f ef       	ldi	r22, 0xFF	; 255
   26d7a:	7f ef       	ldi	r23, 0xFF	; 255
   26d7c:	c6 01       	movw	r24, r12
   26d7e:	63 d6       	rcall	.+3270   	; 0x27a46 <strnlen>
   26d80:	8c 01       	movw	r16, r24
   26d82:	f9 2d       	mov	r31, r9
   26d84:	ff 77       	andi	r31, 0x7F	; 127
   26d86:	13 c0       	rjmp	.+38     	; 0x26dae <vfprintf+0x45e>
   26d88:	56 01       	movw	r10, r12
   26d8a:	22 e0       	ldi	r18, 0x02	; 2
   26d8c:	a2 0e       	add	r10, r18
   26d8e:	b1 1c       	adc	r11, r1
   26d90:	f6 01       	movw	r30, r12
   26d92:	c0 80       	ld	r12, Z
   26d94:	d1 80       	ldd	r13, Z+1	; 0x01
   26d96:	96 fe       	sbrs	r9, 6
   26d98:	03 c0       	rjmp	.+6      	; 0x26da0 <vfprintf+0x450>
   26d9a:	61 2f       	mov	r22, r17
   26d9c:	70 e0       	ldi	r23, 0x00	; 0
   26d9e:	02 c0       	rjmp	.+4      	; 0x26da4 <vfprintf+0x454>
   26da0:	6f ef       	ldi	r22, 0xFF	; 255
   26da2:	7f ef       	ldi	r23, 0xFF	; 255
   26da4:	c6 01       	movw	r24, r12
   26da6:	f9 d5       	rcall	.+3058   	; 0x2799a <strnlen_P>
   26da8:	8c 01       	movw	r16, r24
   26daa:	f9 2d       	mov	r31, r9
   26dac:	f0 68       	ori	r31, 0x80	; 128
   26dae:	9f 2e       	mov	r9, r31
   26db0:	f3 fd       	sbrc	r31, 3
   26db2:	18 c0       	rjmp	.+48     	; 0x26de4 <vfprintf+0x494>
   26db4:	85 2d       	mov	r24, r5
   26db6:	90 e0       	ldi	r25, 0x00	; 0
   26db8:	08 17       	cp	r16, r24
   26dba:	19 07       	cpc	r17, r25
   26dbc:	98 f4       	brcc	.+38     	; 0x26de4 <vfprintf+0x494>
   26dbe:	b7 01       	movw	r22, r14
   26dc0:	80 e2       	ldi	r24, 0x20	; 32
   26dc2:	90 e0       	ldi	r25, 0x00	; 0
   26dc4:	b2 d6       	rcall	.+3428   	; 0x27b2a <fputc>
   26dc6:	5a 94       	dec	r5
   26dc8:	f5 cf       	rjmp	.-22     	; 0x26db4 <vfprintf+0x464>
   26dca:	f6 01       	movw	r30, r12
   26dcc:	97 fc       	sbrc	r9, 7
   26dce:	85 91       	lpm	r24, Z+
   26dd0:	97 fe       	sbrs	r9, 7
   26dd2:	81 91       	ld	r24, Z+
   26dd4:	6f 01       	movw	r12, r30
   26dd6:	b7 01       	movw	r22, r14
   26dd8:	90 e0       	ldi	r25, 0x00	; 0
   26dda:	a7 d6       	rcall	.+3406   	; 0x27b2a <fputc>
   26ddc:	51 10       	cpse	r5, r1
   26dde:	5a 94       	dec	r5
   26de0:	01 50       	subi	r16, 0x01	; 1
   26de2:	11 09       	sbc	r17, r1
   26de4:	01 15       	cp	r16, r1
   26de6:	11 05       	cpc	r17, r1
   26de8:	81 f7       	brne	.-32     	; 0x26dca <vfprintf+0x47a>
   26dea:	f0 c0       	rjmp	.+480    	; 0x26fcc <vfprintf+0x67c>
   26dec:	84 36       	cpi	r24, 0x64	; 100
   26dee:	11 f0       	breq	.+4      	; 0x26df4 <vfprintf+0x4a4>
   26df0:	89 36       	cpi	r24, 0x69	; 105
   26df2:	59 f5       	brne	.+86     	; 0x26e4a <vfprintf+0x4fa>
   26df4:	56 01       	movw	r10, r12
   26df6:	97 fe       	sbrs	r9, 7
   26df8:	09 c0       	rjmp	.+18     	; 0x26e0c <vfprintf+0x4bc>
   26dfa:	24 e0       	ldi	r18, 0x04	; 4
   26dfc:	a2 0e       	add	r10, r18
   26dfe:	b1 1c       	adc	r11, r1
   26e00:	f6 01       	movw	r30, r12
   26e02:	60 81       	ld	r22, Z
   26e04:	71 81       	ldd	r23, Z+1	; 0x01
   26e06:	82 81       	ldd	r24, Z+2	; 0x02
   26e08:	93 81       	ldd	r25, Z+3	; 0x03
   26e0a:	0a c0       	rjmp	.+20     	; 0x26e20 <vfprintf+0x4d0>
   26e0c:	f2 e0       	ldi	r31, 0x02	; 2
   26e0e:	af 0e       	add	r10, r31
   26e10:	b1 1c       	adc	r11, r1
   26e12:	f6 01       	movw	r30, r12
   26e14:	60 81       	ld	r22, Z
   26e16:	71 81       	ldd	r23, Z+1	; 0x01
   26e18:	07 2e       	mov	r0, r23
   26e1a:	00 0c       	add	r0, r0
   26e1c:	88 0b       	sbc	r24, r24
   26e1e:	99 0b       	sbc	r25, r25
   26e20:	f9 2d       	mov	r31, r9
   26e22:	ff 76       	andi	r31, 0x6F	; 111
   26e24:	9f 2e       	mov	r9, r31
   26e26:	97 ff       	sbrs	r25, 7
   26e28:	09 c0       	rjmp	.+18     	; 0x26e3c <vfprintf+0x4ec>
   26e2a:	90 95       	com	r25
   26e2c:	80 95       	com	r24
   26e2e:	70 95       	com	r23
   26e30:	61 95       	neg	r22
   26e32:	7f 4f       	sbci	r23, 0xFF	; 255
   26e34:	8f 4f       	sbci	r24, 0xFF	; 255
   26e36:	9f 4f       	sbci	r25, 0xFF	; 255
   26e38:	f0 68       	ori	r31, 0x80	; 128
   26e3a:	9f 2e       	mov	r9, r31
   26e3c:	2a e0       	ldi	r18, 0x0A	; 10
   26e3e:	30 e0       	ldi	r19, 0x00	; 0
   26e40:	a3 01       	movw	r20, r6
   26e42:	2a d7       	rcall	.+3668   	; 0x27c98 <__ultoa_invert>
   26e44:	c8 2e       	mov	r12, r24
   26e46:	c6 18       	sub	r12, r6
   26e48:	3e c0       	rjmp	.+124    	; 0x26ec6 <vfprintf+0x576>
   26e4a:	09 2d       	mov	r16, r9
   26e4c:	85 37       	cpi	r24, 0x75	; 117
   26e4e:	21 f4       	brne	.+8      	; 0x26e58 <vfprintf+0x508>
   26e50:	0f 7e       	andi	r16, 0xEF	; 239
   26e52:	2a e0       	ldi	r18, 0x0A	; 10
   26e54:	30 e0       	ldi	r19, 0x00	; 0
   26e56:	1d c0       	rjmp	.+58     	; 0x26e92 <vfprintf+0x542>
   26e58:	09 7f       	andi	r16, 0xF9	; 249
   26e5a:	8f 36       	cpi	r24, 0x6F	; 111
   26e5c:	91 f0       	breq	.+36     	; 0x26e82 <vfprintf+0x532>
   26e5e:	18 f4       	brcc	.+6      	; 0x26e66 <vfprintf+0x516>
   26e60:	88 35       	cpi	r24, 0x58	; 88
   26e62:	59 f0       	breq	.+22     	; 0x26e7a <vfprintf+0x52a>
   26e64:	bc c0       	rjmp	.+376    	; 0x26fde <vfprintf+0x68e>
   26e66:	80 37       	cpi	r24, 0x70	; 112
   26e68:	19 f0       	breq	.+6      	; 0x26e70 <vfprintf+0x520>
   26e6a:	88 37       	cpi	r24, 0x78	; 120
   26e6c:	11 f0       	breq	.+4      	; 0x26e72 <vfprintf+0x522>
   26e6e:	b7 c0       	rjmp	.+366    	; 0x26fde <vfprintf+0x68e>
   26e70:	00 61       	ori	r16, 0x10	; 16
   26e72:	04 ff       	sbrs	r16, 4
   26e74:	09 c0       	rjmp	.+18     	; 0x26e88 <vfprintf+0x538>
   26e76:	04 60       	ori	r16, 0x04	; 4
   26e78:	07 c0       	rjmp	.+14     	; 0x26e88 <vfprintf+0x538>
   26e7a:	94 fe       	sbrs	r9, 4
   26e7c:	08 c0       	rjmp	.+16     	; 0x26e8e <vfprintf+0x53e>
   26e7e:	06 60       	ori	r16, 0x06	; 6
   26e80:	06 c0       	rjmp	.+12     	; 0x26e8e <vfprintf+0x53e>
   26e82:	28 e0       	ldi	r18, 0x08	; 8
   26e84:	30 e0       	ldi	r19, 0x00	; 0
   26e86:	05 c0       	rjmp	.+10     	; 0x26e92 <vfprintf+0x542>
   26e88:	20 e1       	ldi	r18, 0x10	; 16
   26e8a:	30 e0       	ldi	r19, 0x00	; 0
   26e8c:	02 c0       	rjmp	.+4      	; 0x26e92 <vfprintf+0x542>
   26e8e:	20 e1       	ldi	r18, 0x10	; 16
   26e90:	32 e0       	ldi	r19, 0x02	; 2
   26e92:	56 01       	movw	r10, r12
   26e94:	07 ff       	sbrs	r16, 7
   26e96:	09 c0       	rjmp	.+18     	; 0x26eaa <vfprintf+0x55a>
   26e98:	84 e0       	ldi	r24, 0x04	; 4
   26e9a:	a8 0e       	add	r10, r24
   26e9c:	b1 1c       	adc	r11, r1
   26e9e:	f6 01       	movw	r30, r12
   26ea0:	60 81       	ld	r22, Z
   26ea2:	71 81       	ldd	r23, Z+1	; 0x01
   26ea4:	82 81       	ldd	r24, Z+2	; 0x02
   26ea6:	93 81       	ldd	r25, Z+3	; 0x03
   26ea8:	08 c0       	rjmp	.+16     	; 0x26eba <vfprintf+0x56a>
   26eaa:	f2 e0       	ldi	r31, 0x02	; 2
   26eac:	af 0e       	add	r10, r31
   26eae:	b1 1c       	adc	r11, r1
   26eb0:	f6 01       	movw	r30, r12
   26eb2:	60 81       	ld	r22, Z
   26eb4:	71 81       	ldd	r23, Z+1	; 0x01
   26eb6:	80 e0       	ldi	r24, 0x00	; 0
   26eb8:	90 e0       	ldi	r25, 0x00	; 0
   26eba:	a3 01       	movw	r20, r6
   26ebc:	ed d6       	rcall	.+3546   	; 0x27c98 <__ultoa_invert>
   26ebe:	c8 2e       	mov	r12, r24
   26ec0:	c6 18       	sub	r12, r6
   26ec2:	0f 77       	andi	r16, 0x7F	; 127
   26ec4:	90 2e       	mov	r9, r16
   26ec6:	96 fe       	sbrs	r9, 6
   26ec8:	0b c0       	rjmp	.+22     	; 0x26ee0 <vfprintf+0x590>
   26eca:	09 2d       	mov	r16, r9
   26ecc:	0e 7f       	andi	r16, 0xFE	; 254
   26ece:	c1 16       	cp	r12, r17
   26ed0:	50 f4       	brcc	.+20     	; 0x26ee6 <vfprintf+0x596>
   26ed2:	94 fe       	sbrs	r9, 4
   26ed4:	0a c0       	rjmp	.+20     	; 0x26eea <vfprintf+0x59a>
   26ed6:	92 fc       	sbrc	r9, 2
   26ed8:	08 c0       	rjmp	.+16     	; 0x26eea <vfprintf+0x59a>
   26eda:	09 2d       	mov	r16, r9
   26edc:	0e 7e       	andi	r16, 0xEE	; 238
   26ede:	05 c0       	rjmp	.+10     	; 0x26eea <vfprintf+0x59a>
   26ee0:	dc 2c       	mov	r13, r12
   26ee2:	09 2d       	mov	r16, r9
   26ee4:	03 c0       	rjmp	.+6      	; 0x26eec <vfprintf+0x59c>
   26ee6:	dc 2c       	mov	r13, r12
   26ee8:	01 c0       	rjmp	.+2      	; 0x26eec <vfprintf+0x59c>
   26eea:	d1 2e       	mov	r13, r17
   26eec:	04 ff       	sbrs	r16, 4
   26eee:	0d c0       	rjmp	.+26     	; 0x26f0a <vfprintf+0x5ba>
   26ef0:	fe 01       	movw	r30, r28
   26ef2:	ec 0d       	add	r30, r12
   26ef4:	f1 1d       	adc	r31, r1
   26ef6:	80 81       	ld	r24, Z
   26ef8:	80 33       	cpi	r24, 0x30	; 48
   26efa:	11 f4       	brne	.+4      	; 0x26f00 <vfprintf+0x5b0>
   26efc:	09 7e       	andi	r16, 0xE9	; 233
   26efe:	09 c0       	rjmp	.+18     	; 0x26f12 <vfprintf+0x5c2>
   26f00:	02 ff       	sbrs	r16, 2
   26f02:	06 c0       	rjmp	.+12     	; 0x26f10 <vfprintf+0x5c0>
   26f04:	d3 94       	inc	r13
   26f06:	d3 94       	inc	r13
   26f08:	04 c0       	rjmp	.+8      	; 0x26f12 <vfprintf+0x5c2>
   26f0a:	80 2f       	mov	r24, r16
   26f0c:	86 78       	andi	r24, 0x86	; 134
   26f0e:	09 f0       	breq	.+2      	; 0x26f12 <vfprintf+0x5c2>
   26f10:	d3 94       	inc	r13
   26f12:	03 fd       	sbrc	r16, 3
   26f14:	10 c0       	rjmp	.+32     	; 0x26f36 <vfprintf+0x5e6>
   26f16:	00 ff       	sbrs	r16, 0
   26f18:	06 c0       	rjmp	.+12     	; 0x26f26 <vfprintf+0x5d6>
   26f1a:	1c 2d       	mov	r17, r12
   26f1c:	d5 14       	cp	r13, r5
   26f1e:	78 f4       	brcc	.+30     	; 0x26f3e <vfprintf+0x5ee>
   26f20:	15 0d       	add	r17, r5
   26f22:	1d 19       	sub	r17, r13
   26f24:	0c c0       	rjmp	.+24     	; 0x26f3e <vfprintf+0x5ee>
   26f26:	d5 14       	cp	r13, r5
   26f28:	50 f4       	brcc	.+20     	; 0x26f3e <vfprintf+0x5ee>
   26f2a:	b7 01       	movw	r22, r14
   26f2c:	80 e2       	ldi	r24, 0x20	; 32
   26f2e:	90 e0       	ldi	r25, 0x00	; 0
   26f30:	fc d5       	rcall	.+3064   	; 0x27b2a <fputc>
   26f32:	d3 94       	inc	r13
   26f34:	f8 cf       	rjmp	.-16     	; 0x26f26 <vfprintf+0x5d6>
   26f36:	d5 14       	cp	r13, r5
   26f38:	10 f4       	brcc	.+4      	; 0x26f3e <vfprintf+0x5ee>
   26f3a:	5d 18       	sub	r5, r13
   26f3c:	01 c0       	rjmp	.+2      	; 0x26f40 <vfprintf+0x5f0>
   26f3e:	51 2c       	mov	r5, r1
   26f40:	04 ff       	sbrs	r16, 4
   26f42:	0f c0       	rjmp	.+30     	; 0x26f62 <vfprintf+0x612>
   26f44:	b7 01       	movw	r22, r14
   26f46:	80 e3       	ldi	r24, 0x30	; 48
   26f48:	90 e0       	ldi	r25, 0x00	; 0
   26f4a:	ef d5       	rcall	.+3038   	; 0x27b2a <fputc>
   26f4c:	02 ff       	sbrs	r16, 2
   26f4e:	16 c0       	rjmp	.+44     	; 0x26f7c <vfprintf+0x62c>
   26f50:	01 fd       	sbrc	r16, 1
   26f52:	03 c0       	rjmp	.+6      	; 0x26f5a <vfprintf+0x60a>
   26f54:	88 e7       	ldi	r24, 0x78	; 120
   26f56:	90 e0       	ldi	r25, 0x00	; 0
   26f58:	02 c0       	rjmp	.+4      	; 0x26f5e <vfprintf+0x60e>
   26f5a:	88 e5       	ldi	r24, 0x58	; 88
   26f5c:	90 e0       	ldi	r25, 0x00	; 0
   26f5e:	b7 01       	movw	r22, r14
   26f60:	0c c0       	rjmp	.+24     	; 0x26f7a <vfprintf+0x62a>
   26f62:	80 2f       	mov	r24, r16
   26f64:	86 78       	andi	r24, 0x86	; 134
   26f66:	51 f0       	breq	.+20     	; 0x26f7c <vfprintf+0x62c>
   26f68:	01 ff       	sbrs	r16, 1
   26f6a:	02 c0       	rjmp	.+4      	; 0x26f70 <vfprintf+0x620>
   26f6c:	8b e2       	ldi	r24, 0x2B	; 43
   26f6e:	01 c0       	rjmp	.+2      	; 0x26f72 <vfprintf+0x622>
   26f70:	80 e2       	ldi	r24, 0x20	; 32
   26f72:	07 fd       	sbrc	r16, 7
   26f74:	8d e2       	ldi	r24, 0x2D	; 45
   26f76:	b7 01       	movw	r22, r14
   26f78:	90 e0       	ldi	r25, 0x00	; 0
   26f7a:	d7 d5       	rcall	.+2990   	; 0x27b2a <fputc>
   26f7c:	c1 16       	cp	r12, r17
   26f7e:	30 f4       	brcc	.+12     	; 0x26f8c <vfprintf+0x63c>
   26f80:	b7 01       	movw	r22, r14
   26f82:	80 e3       	ldi	r24, 0x30	; 48
   26f84:	90 e0       	ldi	r25, 0x00	; 0
   26f86:	d1 d5       	rcall	.+2978   	; 0x27b2a <fputc>
   26f88:	11 50       	subi	r17, 0x01	; 1
   26f8a:	f8 cf       	rjmp	.-16     	; 0x26f7c <vfprintf+0x62c>
   26f8c:	ca 94       	dec	r12
   26f8e:	f3 01       	movw	r30, r6
   26f90:	ec 0d       	add	r30, r12
   26f92:	f1 1d       	adc	r31, r1
   26f94:	80 81       	ld	r24, Z
   26f96:	b7 01       	movw	r22, r14
   26f98:	90 e0       	ldi	r25, 0x00	; 0
   26f9a:	c7 d5       	rcall	.+2958   	; 0x27b2a <fputc>
   26f9c:	c1 10       	cpse	r12, r1
   26f9e:	f6 cf       	rjmp	.-20     	; 0x26f8c <vfprintf+0x63c>
   26fa0:	15 c0       	rjmp	.+42     	; 0x26fcc <vfprintf+0x67c>
   26fa2:	f4 e0       	ldi	r31, 0x04	; 4
   26fa4:	f5 15       	cp	r31, r5
   26fa6:	50 f5       	brcc	.+84     	; 0x26ffc <vfprintf+0x6ac>
   26fa8:	84 e0       	ldi	r24, 0x04	; 4
   26faa:	58 1a       	sub	r5, r24
   26fac:	93 fe       	sbrs	r9, 3
   26fae:	1e c0       	rjmp	.+60     	; 0x26fec <vfprintf+0x69c>
   26fb0:	01 11       	cpse	r16, r1
   26fb2:	25 c0       	rjmp	.+74     	; 0x26ffe <vfprintf+0x6ae>
   26fb4:	2c 85       	ldd	r18, Y+12	; 0x0c
   26fb6:	23 ff       	sbrs	r18, 3
   26fb8:	27 c0       	rjmp	.+78     	; 0x27008 <vfprintf+0x6b8>
   26fba:	02 e4       	ldi	r16, 0x42	; 66
   26fbc:	13 e0       	ldi	r17, 0x03	; 3
   26fbe:	39 2d       	mov	r19, r9
   26fc0:	30 71       	andi	r19, 0x10	; 16
   26fc2:	93 2e       	mov	r9, r19
   26fc4:	f8 01       	movw	r30, r16
   26fc6:	84 91       	lpm	r24, Z
   26fc8:	81 11       	cpse	r24, r1
   26fca:	21 c0       	rjmp	.+66     	; 0x2700e <vfprintf+0x6be>
   26fcc:	55 20       	and	r5, r5
   26fce:	09 f4       	brne	.+2      	; 0x26fd2 <vfprintf+0x682>
   26fd0:	fc cc       	rjmp	.-1544   	; 0x269ca <vfprintf+0x7a>
   26fd2:	b7 01       	movw	r22, r14
   26fd4:	80 e2       	ldi	r24, 0x20	; 32
   26fd6:	90 e0       	ldi	r25, 0x00	; 0
   26fd8:	a8 d5       	rcall	.+2896   	; 0x27b2a <fputc>
   26fda:	5a 94       	dec	r5
   26fdc:	f7 cf       	rjmp	.-18     	; 0x26fcc <vfprintf+0x67c>
   26fde:	f7 01       	movw	r30, r14
   26fe0:	86 81       	ldd	r24, Z+6	; 0x06
   26fe2:	97 81       	ldd	r25, Z+7	; 0x07
   26fe4:	23 c0       	rjmp	.+70     	; 0x2702c <vfprintf+0x6dc>
   26fe6:	8f ef       	ldi	r24, 0xFF	; 255
   26fe8:	9f ef       	ldi	r25, 0xFF	; 255
   26fea:	20 c0       	rjmp	.+64     	; 0x2702c <vfprintf+0x6dc>
   26fec:	b7 01       	movw	r22, r14
   26fee:	80 e2       	ldi	r24, 0x20	; 32
   26ff0:	90 e0       	ldi	r25, 0x00	; 0
   26ff2:	9b d5       	rcall	.+2870   	; 0x27b2a <fputc>
   26ff4:	5a 94       	dec	r5
   26ff6:	51 10       	cpse	r5, r1
   26ff8:	f9 cf       	rjmp	.-14     	; 0x26fec <vfprintf+0x69c>
   26ffa:	da cf       	rjmp	.-76     	; 0x26fb0 <vfprintf+0x660>
   26ffc:	51 2c       	mov	r5, r1
   26ffe:	b7 01       	movw	r22, r14
   27000:	80 2f       	mov	r24, r16
   27002:	90 e0       	ldi	r25, 0x00	; 0
   27004:	92 d5       	rcall	.+2852   	; 0x27b2a <fputc>
   27006:	d6 cf       	rjmp	.-84     	; 0x26fb4 <vfprintf+0x664>
   27008:	06 e4       	ldi	r16, 0x46	; 70
   2700a:	13 e0       	ldi	r17, 0x03	; 3
   2700c:	d8 cf       	rjmp	.-80     	; 0x26fbe <vfprintf+0x66e>
   2700e:	91 10       	cpse	r9, r1
   27010:	80 52       	subi	r24, 0x20	; 32
   27012:	b7 01       	movw	r22, r14
   27014:	90 e0       	ldi	r25, 0x00	; 0
   27016:	89 d5       	rcall	.+2834   	; 0x27b2a <fputc>
   27018:	0f 5f       	subi	r16, 0xFF	; 255
   2701a:	1f 4f       	sbci	r17, 0xFF	; 255
   2701c:	d3 cf       	rjmp	.-90     	; 0x26fc4 <vfprintf+0x674>
   2701e:	23 e0       	ldi	r18, 0x03	; 3
   27020:	25 15       	cp	r18, r5
   27022:	10 f4       	brcc	.+4      	; 0x27028 <vfprintf+0x6d8>
   27024:	83 e0       	ldi	r24, 0x03	; 3
   27026:	c1 cf       	rjmp	.-126    	; 0x26faa <vfprintf+0x65a>
   27028:	51 2c       	mov	r5, r1
   2702a:	c4 cf       	rjmp	.-120    	; 0x26fb4 <vfprintf+0x664>
   2702c:	60 96       	adiw	r28, 0x10	; 16
   2702e:	cd bf       	out	0x3d, r28	; 61
   27030:	de bf       	out	0x3e, r29	; 62
   27032:	df 91       	pop	r29
   27034:	cf 91       	pop	r28
   27036:	1f 91       	pop	r17
   27038:	0f 91       	pop	r16
   2703a:	ff 90       	pop	r15
   2703c:	ef 90       	pop	r14
   2703e:	df 90       	pop	r13
   27040:	cf 90       	pop	r12
   27042:	bf 90       	pop	r11
   27044:	af 90       	pop	r10
   27046:	9f 90       	pop	r9
   27048:	8f 90       	pop	r8
   2704a:	7f 90       	pop	r7
   2704c:	6f 90       	pop	r6
   2704e:	5f 90       	pop	r5
   27050:	4f 90       	pop	r4
   27052:	3f 90       	pop	r3
   27054:	2f 90       	pop	r2
   27056:	08 95       	ret

00027058 <__mulsi3>:
   27058:	db 01       	movw	r26, r22
   2705a:	8f 93       	push	r24
   2705c:	9f 93       	push	r25
   2705e:	87 d0       	rcall	.+270    	; 0x2716e <__muluhisi3>
   27060:	bf 91       	pop	r27
   27062:	af 91       	pop	r26
   27064:	a2 9f       	mul	r26, r18
   27066:	80 0d       	add	r24, r0
   27068:	91 1d       	adc	r25, r1
   2706a:	a3 9f       	mul	r26, r19
   2706c:	90 0d       	add	r25, r0
   2706e:	b2 9f       	mul	r27, r18
   27070:	90 0d       	add	r25, r0
   27072:	11 24       	eor	r1, r1
   27074:	08 95       	ret

00027076 <__udivmodhi4>:
   27076:	aa 1b       	sub	r26, r26
   27078:	bb 1b       	sub	r27, r27
   2707a:	51 e1       	ldi	r21, 0x11	; 17
   2707c:	07 c0       	rjmp	.+14     	; 0x2708c <__udivmodhi4_ep>

0002707e <__udivmodhi4_loop>:
   2707e:	aa 1f       	adc	r26, r26
   27080:	bb 1f       	adc	r27, r27
   27082:	a6 17       	cp	r26, r22
   27084:	b7 07       	cpc	r27, r23
   27086:	10 f0       	brcs	.+4      	; 0x2708c <__udivmodhi4_ep>
   27088:	a6 1b       	sub	r26, r22
   2708a:	b7 0b       	sbc	r27, r23

0002708c <__udivmodhi4_ep>:
   2708c:	88 1f       	adc	r24, r24
   2708e:	99 1f       	adc	r25, r25
   27090:	5a 95       	dec	r21
   27092:	a9 f7       	brne	.-22     	; 0x2707e <__udivmodhi4_loop>
   27094:	80 95       	com	r24
   27096:	90 95       	com	r25
   27098:	bc 01       	movw	r22, r24
   2709a:	cd 01       	movw	r24, r26
   2709c:	08 95       	ret

0002709e <__divmodhi4>:
   2709e:	97 fb       	bst	r25, 7
   270a0:	07 2e       	mov	r0, r23
   270a2:	16 f4       	brtc	.+4      	; 0x270a8 <__divmodhi4+0xa>
   270a4:	00 94       	com	r0
   270a6:	06 d0       	rcall	.+12     	; 0x270b4 <__divmodhi4_neg1>
   270a8:	77 fd       	sbrc	r23, 7
   270aa:	08 d0       	rcall	.+16     	; 0x270bc <__divmodhi4_neg2>
   270ac:	e4 df       	rcall	.-56     	; 0x27076 <__udivmodhi4>
   270ae:	07 fc       	sbrc	r0, 7
   270b0:	05 d0       	rcall	.+10     	; 0x270bc <__divmodhi4_neg2>
   270b2:	3e f4       	brtc	.+14     	; 0x270c2 <__divmodhi4_exit>

000270b4 <__divmodhi4_neg1>:
   270b4:	90 95       	com	r25
   270b6:	81 95       	neg	r24
   270b8:	9f 4f       	sbci	r25, 0xFF	; 255
   270ba:	08 95       	ret

000270bc <__divmodhi4_neg2>:
   270bc:	70 95       	com	r23
   270be:	61 95       	neg	r22
   270c0:	7f 4f       	sbci	r23, 0xFF	; 255

000270c2 <__divmodhi4_exit>:
   270c2:	08 95       	ret

000270c4 <__udivmodsi4>:
   270c4:	a1 e2       	ldi	r26, 0x21	; 33
   270c6:	1a 2e       	mov	r1, r26
   270c8:	aa 1b       	sub	r26, r26
   270ca:	bb 1b       	sub	r27, r27
   270cc:	fd 01       	movw	r30, r26
   270ce:	0d c0       	rjmp	.+26     	; 0x270ea <__udivmodsi4_ep>

000270d0 <__udivmodsi4_loop>:
   270d0:	aa 1f       	adc	r26, r26
   270d2:	bb 1f       	adc	r27, r27
   270d4:	ee 1f       	adc	r30, r30
   270d6:	ff 1f       	adc	r31, r31
   270d8:	a2 17       	cp	r26, r18
   270da:	b3 07       	cpc	r27, r19
   270dc:	e4 07       	cpc	r30, r20
   270de:	f5 07       	cpc	r31, r21
   270e0:	20 f0       	brcs	.+8      	; 0x270ea <__udivmodsi4_ep>
   270e2:	a2 1b       	sub	r26, r18
   270e4:	b3 0b       	sbc	r27, r19
   270e6:	e4 0b       	sbc	r30, r20
   270e8:	f5 0b       	sbc	r31, r21

000270ea <__udivmodsi4_ep>:
   270ea:	66 1f       	adc	r22, r22
   270ec:	77 1f       	adc	r23, r23
   270ee:	88 1f       	adc	r24, r24
   270f0:	99 1f       	adc	r25, r25
   270f2:	1a 94       	dec	r1
   270f4:	69 f7       	brne	.-38     	; 0x270d0 <__udivmodsi4_loop>
   270f6:	60 95       	com	r22
   270f8:	70 95       	com	r23
   270fa:	80 95       	com	r24
   270fc:	90 95       	com	r25
   270fe:	9b 01       	movw	r18, r22
   27100:	ac 01       	movw	r20, r24
   27102:	bd 01       	movw	r22, r26
   27104:	cf 01       	movw	r24, r30
   27106:	08 95       	ret

00027108 <__divmodsi4>:
   27108:	05 2e       	mov	r0, r21
   2710a:	97 fb       	bst	r25, 7
   2710c:	16 f4       	brtc	.+4      	; 0x27112 <__divmodsi4+0xa>
   2710e:	00 94       	com	r0
   27110:	0f d0       	rcall	.+30     	; 0x27130 <__negsi2>
   27112:	57 fd       	sbrc	r21, 7
   27114:	05 d0       	rcall	.+10     	; 0x27120 <__divmodsi4_neg2>
   27116:	d6 df       	rcall	.-84     	; 0x270c4 <__udivmodsi4>
   27118:	07 fc       	sbrc	r0, 7
   2711a:	02 d0       	rcall	.+4      	; 0x27120 <__divmodsi4_neg2>
   2711c:	46 f4       	brtc	.+16     	; 0x2712e <__divmodsi4_exit>
   2711e:	08 c0       	rjmp	.+16     	; 0x27130 <__negsi2>

00027120 <__divmodsi4_neg2>:
   27120:	50 95       	com	r21
   27122:	40 95       	com	r20
   27124:	30 95       	com	r19
   27126:	21 95       	neg	r18
   27128:	3f 4f       	sbci	r19, 0xFF	; 255
   2712a:	4f 4f       	sbci	r20, 0xFF	; 255
   2712c:	5f 4f       	sbci	r21, 0xFF	; 255

0002712e <__divmodsi4_exit>:
   2712e:	08 95       	ret

00027130 <__negsi2>:
   27130:	90 95       	com	r25
   27132:	80 95       	com	r24
   27134:	70 95       	com	r23
   27136:	61 95       	neg	r22
   27138:	7f 4f       	sbci	r23, 0xFF	; 255
   2713a:	8f 4f       	sbci	r24, 0xFF	; 255
   2713c:	9f 4f       	sbci	r25, 0xFF	; 255
   2713e:	08 95       	ret

00027140 <__tablejump2__>:
   27140:	ee 0f       	add	r30, r30
   27142:	ff 1f       	adc	r31, r31
   27144:	88 1f       	adc	r24, r24
   27146:	8b bf       	out	0x3b, r24	; 59
   27148:	07 90       	elpm	r0, Z+
   2714a:	f6 91       	elpm	r31, Z
   2714c:	e0 2d       	mov	r30, r0
   2714e:	19 94       	eijmp

00027150 <__umulhisi3>:
   27150:	a2 9f       	mul	r26, r18
   27152:	b0 01       	movw	r22, r0
   27154:	b3 9f       	mul	r27, r19
   27156:	c0 01       	movw	r24, r0
   27158:	a3 9f       	mul	r26, r19
   2715a:	70 0d       	add	r23, r0
   2715c:	81 1d       	adc	r24, r1
   2715e:	11 24       	eor	r1, r1
   27160:	91 1d       	adc	r25, r1
   27162:	b2 9f       	mul	r27, r18
   27164:	70 0d       	add	r23, r0
   27166:	81 1d       	adc	r24, r1
   27168:	11 24       	eor	r1, r1
   2716a:	91 1d       	adc	r25, r1
   2716c:	08 95       	ret

0002716e <__muluhisi3>:
   2716e:	f0 df       	rcall	.-32     	; 0x27150 <__umulhisi3>
   27170:	a5 9f       	mul	r26, r21
   27172:	90 0d       	add	r25, r0
   27174:	b4 9f       	mul	r27, r20
   27176:	90 0d       	add	r25, r0
   27178:	a4 9f       	mul	r26, r20
   2717a:	80 0d       	add	r24, r0
   2717c:	91 1d       	adc	r25, r1
   2717e:	11 24       	eor	r1, r1
   27180:	08 95       	ret

00027182 <__muldi3>:
   27182:	df 93       	push	r29
   27184:	cf 93       	push	r28
   27186:	1f 93       	push	r17
   27188:	0f 93       	push	r16
   2718a:	9a 9d       	mul	r25, r10
   2718c:	f0 2d       	mov	r31, r0
   2718e:	21 9f       	mul	r18, r17
   27190:	f0 0d       	add	r31, r0
   27192:	8b 9d       	mul	r24, r11
   27194:	f0 0d       	add	r31, r0
   27196:	8a 9d       	mul	r24, r10
   27198:	e0 2d       	mov	r30, r0
   2719a:	f1 0d       	add	r31, r1
   2719c:	03 9f       	mul	r16, r19
   2719e:	f0 0d       	add	r31, r0
   271a0:	02 9f       	mul	r16, r18
   271a2:	e0 0d       	add	r30, r0
   271a4:	f1 1d       	adc	r31, r1
   271a6:	4e 9d       	mul	r20, r14
   271a8:	e0 0d       	add	r30, r0
   271aa:	f1 1d       	adc	r31, r1
   271ac:	5e 9d       	mul	r21, r14
   271ae:	f0 0d       	add	r31, r0
   271b0:	4f 9d       	mul	r20, r15
   271b2:	f0 0d       	add	r31, r0
   271b4:	7f 93       	push	r23
   271b6:	6f 93       	push	r22
   271b8:	bf 92       	push	r11
   271ba:	af 92       	push	r10
   271bc:	5f 93       	push	r21
   271be:	4f 93       	push	r20
   271c0:	d5 01       	movw	r26, r10
   271c2:	c6 df       	rcall	.-116    	; 0x27150 <__umulhisi3>
   271c4:	8b 01       	movw	r16, r22
   271c6:	ac 01       	movw	r20, r24
   271c8:	d7 01       	movw	r26, r14
   271ca:	c2 df       	rcall	.-124    	; 0x27150 <__umulhisi3>
   271cc:	eb 01       	movw	r28, r22
   271ce:	e8 0f       	add	r30, r24
   271d0:	f9 1f       	adc	r31, r25
   271d2:	d6 01       	movw	r26, r12
   271d4:	1f d0       	rcall	.+62     	; 0x27214 <__muldi3_6>
   271d6:	2f 91       	pop	r18
   271d8:	3f 91       	pop	r19
   271da:	d6 01       	movw	r26, r12
   271dc:	b9 df       	rcall	.-142    	; 0x27150 <__umulhisi3>
   271de:	c6 0f       	add	r28, r22
   271e0:	d7 1f       	adc	r29, r23
   271e2:	e8 1f       	adc	r30, r24
   271e4:	f9 1f       	adc	r31, r25
   271e6:	af 91       	pop	r26
   271e8:	bf 91       	pop	r27
   271ea:	14 d0       	rcall	.+40     	; 0x27214 <__muldi3_6>
   271ec:	2f 91       	pop	r18
   271ee:	3f 91       	pop	r19
   271f0:	af df       	rcall	.-162    	; 0x27150 <__umulhisi3>
   271f2:	c6 0f       	add	r28, r22
   271f4:	d7 1f       	adc	r29, r23
   271f6:	e8 1f       	adc	r30, r24
   271f8:	f9 1f       	adc	r31, r25
   271fa:	d6 01       	movw	r26, r12
   271fc:	a9 df       	rcall	.-174    	; 0x27150 <__umulhisi3>
   271fe:	e6 0f       	add	r30, r22
   27200:	f7 1f       	adc	r31, r23
   27202:	98 01       	movw	r18, r16
   27204:	be 01       	movw	r22, r28
   27206:	cf 01       	movw	r24, r30
   27208:	11 24       	eor	r1, r1
   2720a:	0f 91       	pop	r16
   2720c:	1f 91       	pop	r17
   2720e:	cf 91       	pop	r28
   27210:	df 91       	pop	r29
   27212:	08 95       	ret

00027214 <__muldi3_6>:
   27214:	9d df       	rcall	.-198    	; 0x27150 <__umulhisi3>
   27216:	46 0f       	add	r20, r22
   27218:	57 1f       	adc	r21, r23
   2721a:	c8 1f       	adc	r28, r24
   2721c:	d9 1f       	adc	r29, r25
   2721e:	08 f4       	brcc	.+2      	; 0x27222 <__muldi3_6+0xe>
   27220:	31 96       	adiw	r30, 0x01	; 1
   27222:	08 95       	ret

00027224 <__moddi3>:
   27224:	68 94       	set
   27226:	01 c0       	rjmp	.+2      	; 0x2722a <__divdi3_moddi3>

00027228 <__divdi3>:
   27228:	e8 94       	clt

0002722a <__divdi3_moddi3>:
   2722a:	f9 2f       	mov	r31, r25
   2722c:	f1 2b       	or	r31, r17
   2722e:	0a f0       	brmi	.+2      	; 0x27232 <__divdi3_moddi3+0x8>
   27230:	27 c0       	rjmp	.+78     	; 0x27280 <__udivdi3_umoddi3>
   27232:	a0 e0       	ldi	r26, 0x00	; 0
   27234:	b0 e0       	ldi	r27, 0x00	; 0
   27236:	e5 e9       	ldi	r30, 0x95	; 149
   27238:	f1 e0       	ldi	r31, 0x01	; 1
   2723a:	93 c0       	rjmp	.+294    	; 0x27362 <__prologue_saves__+0xc>
   2723c:	09 2e       	mov	r0, r25
   2723e:	05 94       	asr	r0
   27240:	1a f4       	brpl	.+6      	; 0x27248 <__divdi3_moddi3+0x1e>
   27242:	79 d0       	rcall	.+242    	; 0x27336 <__negdi2>
   27244:	11 23       	and	r17, r17
   27246:	92 f4       	brpl	.+36     	; 0x2726c <__divdi3_moddi3+0x42>
   27248:	f0 e8       	ldi	r31, 0x80	; 128
   2724a:	0f 26       	eor	r0, r31
   2724c:	ff ef       	ldi	r31, 0xFF	; 255
   2724e:	e0 94       	com	r14
   27250:	f0 94       	com	r15
   27252:	00 95       	com	r16
   27254:	10 95       	com	r17
   27256:	b0 94       	com	r11
   27258:	c0 94       	com	r12
   2725a:	d0 94       	com	r13
   2725c:	a1 94       	neg	r10
   2725e:	bf 0a       	sbc	r11, r31
   27260:	cf 0a       	sbc	r12, r31
   27262:	df 0a       	sbc	r13, r31
   27264:	ef 0a       	sbc	r14, r31
   27266:	ff 0a       	sbc	r15, r31
   27268:	0f 0b       	sbc	r16, r31
   2726a:	1f 0b       	sbc	r17, r31
   2726c:	13 d0       	rcall	.+38     	; 0x27294 <__udivmod64>
   2726e:	07 fc       	sbrc	r0, 7
   27270:	62 d0       	rcall	.+196    	; 0x27336 <__negdi2>
   27272:	cd b7       	in	r28, 0x3d	; 61
   27274:	de b7       	in	r29, 0x3e	; 62
   27276:	ec e0       	ldi	r30, 0x0C	; 12
   27278:	8d c0       	rjmp	.+282    	; 0x27394 <__epilogue_restores__+0xc>

0002727a <__umoddi3>:
   2727a:	68 94       	set
   2727c:	01 c0       	rjmp	.+2      	; 0x27280 <__udivdi3_umoddi3>

0002727e <__udivdi3>:
   2727e:	e8 94       	clt

00027280 <__udivdi3_umoddi3>:
   27280:	8f 92       	push	r8
   27282:	9f 92       	push	r9
   27284:	cf 93       	push	r28
   27286:	df 93       	push	r29
   27288:	05 d0       	rcall	.+10     	; 0x27294 <__udivmod64>
   2728a:	df 91       	pop	r29
   2728c:	cf 91       	pop	r28
   2728e:	9f 90       	pop	r9
   27290:	8f 90       	pop	r8
   27292:	08 95       	ret

00027294 <__udivmod64>:
   27294:	88 24       	eor	r8, r8
   27296:	99 24       	eor	r9, r9
   27298:	f4 01       	movw	r30, r8
   2729a:	e4 01       	movw	r28, r8
   2729c:	b0 e4       	ldi	r27, 0x40	; 64
   2729e:	9f 93       	push	r25
   272a0:	aa 27       	eor	r26, r26
   272a2:	9a 15       	cp	r25, r10
   272a4:	8b 04       	cpc	r8, r11
   272a6:	9c 04       	cpc	r9, r12
   272a8:	ed 05       	cpc	r30, r13
   272aa:	fe 05       	cpc	r31, r14
   272ac:	cf 05       	cpc	r28, r15
   272ae:	d0 07       	cpc	r29, r16
   272b0:	a1 07       	cpc	r26, r17
   272b2:	98 f4       	brcc	.+38     	; 0x272da <__udivmod64+0x46>
   272b4:	ad 2f       	mov	r26, r29
   272b6:	dc 2f       	mov	r29, r28
   272b8:	cf 2f       	mov	r28, r31
   272ba:	fe 2f       	mov	r31, r30
   272bc:	e9 2d       	mov	r30, r9
   272be:	98 2c       	mov	r9, r8
   272c0:	89 2e       	mov	r8, r25
   272c2:	98 2f       	mov	r25, r24
   272c4:	87 2f       	mov	r24, r23
   272c6:	76 2f       	mov	r23, r22
   272c8:	65 2f       	mov	r22, r21
   272ca:	54 2f       	mov	r21, r20
   272cc:	43 2f       	mov	r20, r19
   272ce:	32 2f       	mov	r19, r18
   272d0:	22 27       	eor	r18, r18
   272d2:	b8 50       	subi	r27, 0x08	; 8
   272d4:	31 f7       	brne	.-52     	; 0x272a2 <__udivmod64+0xe>
   272d6:	bf 91       	pop	r27
   272d8:	27 c0       	rjmp	.+78     	; 0x27328 <__udivmod64+0x94>
   272da:	1b 2e       	mov	r1, r27
   272dc:	bf 91       	pop	r27
   272de:	bb 27       	eor	r27, r27
   272e0:	22 0f       	add	r18, r18
   272e2:	33 1f       	adc	r19, r19
   272e4:	44 1f       	adc	r20, r20
   272e6:	55 1f       	adc	r21, r21
   272e8:	66 1f       	adc	r22, r22
   272ea:	77 1f       	adc	r23, r23
   272ec:	88 1f       	adc	r24, r24
   272ee:	99 1f       	adc	r25, r25
   272f0:	88 1c       	adc	r8, r8
   272f2:	99 1c       	adc	r9, r9
   272f4:	ee 1f       	adc	r30, r30
   272f6:	ff 1f       	adc	r31, r31
   272f8:	cc 1f       	adc	r28, r28
   272fa:	dd 1f       	adc	r29, r29
   272fc:	aa 1f       	adc	r26, r26
   272fe:	bb 1f       	adc	r27, r27
   27300:	8a 14       	cp	r8, r10
   27302:	9b 04       	cpc	r9, r11
   27304:	ec 05       	cpc	r30, r12
   27306:	fd 05       	cpc	r31, r13
   27308:	ce 05       	cpc	r28, r14
   2730a:	df 05       	cpc	r29, r15
   2730c:	a0 07       	cpc	r26, r16
   2730e:	b1 07       	cpc	r27, r17
   27310:	48 f0       	brcs	.+18     	; 0x27324 <__udivmod64+0x90>
   27312:	8a 18       	sub	r8, r10
   27314:	9b 08       	sbc	r9, r11
   27316:	ec 09       	sbc	r30, r12
   27318:	fd 09       	sbc	r31, r13
   2731a:	ce 09       	sbc	r28, r14
   2731c:	df 09       	sbc	r29, r15
   2731e:	a0 0b       	sbc	r26, r16
   27320:	b1 0b       	sbc	r27, r17
   27322:	21 60       	ori	r18, 0x01	; 1
   27324:	1a 94       	dec	r1
   27326:	e1 f6       	brne	.-72     	; 0x272e0 <__udivmod64+0x4c>
   27328:	2e f4       	brtc	.+10     	; 0x27334 <__udivmod64+0xa0>
   2732a:	94 01       	movw	r18, r8
   2732c:	af 01       	movw	r20, r30
   2732e:	be 01       	movw	r22, r28
   27330:	cd 01       	movw	r24, r26
   27332:	00 0c       	add	r0, r0
   27334:	08 95       	ret

00027336 <__negdi2>:
   27336:	60 95       	com	r22
   27338:	70 95       	com	r23
   2733a:	80 95       	com	r24
   2733c:	90 95       	com	r25
   2733e:	30 95       	com	r19
   27340:	40 95       	com	r20
   27342:	50 95       	com	r21
   27344:	21 95       	neg	r18
   27346:	3f 4f       	sbci	r19, 0xFF	; 255
   27348:	4f 4f       	sbci	r20, 0xFF	; 255
   2734a:	5f 4f       	sbci	r21, 0xFF	; 255
   2734c:	6f 4f       	sbci	r22, 0xFF	; 255
   2734e:	7f 4f       	sbci	r23, 0xFF	; 255
   27350:	8f 4f       	sbci	r24, 0xFF	; 255
   27352:	9f 4f       	sbci	r25, 0xFF	; 255
   27354:	08 95       	ret

00027356 <__prologue_saves__>:
   27356:	2f 92       	push	r2
   27358:	3f 92       	push	r3
   2735a:	4f 92       	push	r4
   2735c:	5f 92       	push	r5
   2735e:	6f 92       	push	r6
   27360:	7f 92       	push	r7
   27362:	8f 92       	push	r8
   27364:	9f 92       	push	r9
   27366:	af 92       	push	r10
   27368:	bf 92       	push	r11
   2736a:	cf 92       	push	r12
   2736c:	df 92       	push	r13
   2736e:	ef 92       	push	r14
   27370:	ff 92       	push	r15
   27372:	0f 93       	push	r16
   27374:	1f 93       	push	r17
   27376:	cf 93       	push	r28
   27378:	df 93       	push	r29
   2737a:	cd b7       	in	r28, 0x3d	; 61
   2737c:	de b7       	in	r29, 0x3e	; 62
   2737e:	ca 1b       	sub	r28, r26
   27380:	db 0b       	sbc	r29, r27
   27382:	cd bf       	out	0x3d, r28	; 61
   27384:	de bf       	out	0x3e, r29	; 62
   27386:	19 94       	eijmp

00027388 <__epilogue_restores__>:
   27388:	2a 88       	ldd	r2, Y+18	; 0x12
   2738a:	39 88       	ldd	r3, Y+17	; 0x11
   2738c:	48 88       	ldd	r4, Y+16	; 0x10
   2738e:	5f 84       	ldd	r5, Y+15	; 0x0f
   27390:	6e 84       	ldd	r6, Y+14	; 0x0e
   27392:	7d 84       	ldd	r7, Y+13	; 0x0d
   27394:	8c 84       	ldd	r8, Y+12	; 0x0c
   27396:	9b 84       	ldd	r9, Y+11	; 0x0b
   27398:	aa 84       	ldd	r10, Y+10	; 0x0a
   2739a:	b9 84       	ldd	r11, Y+9	; 0x09
   2739c:	c8 84       	ldd	r12, Y+8	; 0x08
   2739e:	df 80       	ldd	r13, Y+7	; 0x07
   273a0:	ee 80       	ldd	r14, Y+6	; 0x06
   273a2:	fd 80       	ldd	r15, Y+5	; 0x05
   273a4:	0c 81       	ldd	r16, Y+4	; 0x04
   273a6:	1b 81       	ldd	r17, Y+3	; 0x03
   273a8:	aa 81       	ldd	r26, Y+2	; 0x02
   273aa:	b9 81       	ldd	r27, Y+1	; 0x01
   273ac:	ce 0f       	add	r28, r30
   273ae:	d1 1d       	adc	r29, r1
   273b0:	cd bf       	out	0x3d, r28	; 61
   273b2:	de bf       	out	0x3e, r29	; 62
   273b4:	ed 01       	movw	r28, r26
   273b6:	08 95       	ret

000273b8 <__ashldi3>:
   273b8:	0f 93       	push	r16
   273ba:	08 30       	cpi	r16, 0x08	; 8
   273bc:	90 f0       	brcs	.+36     	; 0x273e2 <__ashldi3+0x2a>
   273be:	98 2f       	mov	r25, r24
   273c0:	87 2f       	mov	r24, r23
   273c2:	76 2f       	mov	r23, r22
   273c4:	65 2f       	mov	r22, r21
   273c6:	54 2f       	mov	r21, r20
   273c8:	43 2f       	mov	r20, r19
   273ca:	32 2f       	mov	r19, r18
   273cc:	22 27       	eor	r18, r18
   273ce:	08 50       	subi	r16, 0x08	; 8
   273d0:	f4 cf       	rjmp	.-24     	; 0x273ba <__ashldi3+0x2>
   273d2:	22 0f       	add	r18, r18
   273d4:	33 1f       	adc	r19, r19
   273d6:	44 1f       	adc	r20, r20
   273d8:	55 1f       	adc	r21, r21
   273da:	66 1f       	adc	r22, r22
   273dc:	77 1f       	adc	r23, r23
   273de:	88 1f       	adc	r24, r24
   273e0:	99 1f       	adc	r25, r25
   273e2:	0a 95       	dec	r16
   273e4:	b2 f7       	brpl	.-20     	; 0x273d2 <__ashldi3+0x1a>
   273e6:	0f 91       	pop	r16
   273e8:	08 95       	ret

000273ea <__ashrdi3>:
   273ea:	97 fb       	bst	r25, 7
   273ec:	10 f8       	bld	r1, 0

000273ee <__lshrdi3>:
   273ee:	16 94       	lsr	r1
   273f0:	00 08       	sbc	r0, r0
   273f2:	0f 93       	push	r16
   273f4:	08 30       	cpi	r16, 0x08	; 8
   273f6:	98 f0       	brcs	.+38     	; 0x2741e <__lshrdi3+0x30>
   273f8:	08 50       	subi	r16, 0x08	; 8
   273fa:	23 2f       	mov	r18, r19
   273fc:	34 2f       	mov	r19, r20
   273fe:	45 2f       	mov	r20, r21
   27400:	56 2f       	mov	r21, r22
   27402:	67 2f       	mov	r22, r23
   27404:	78 2f       	mov	r23, r24
   27406:	89 2f       	mov	r24, r25
   27408:	90 2d       	mov	r25, r0
   2740a:	f4 cf       	rjmp	.-24     	; 0x273f4 <__lshrdi3+0x6>
   2740c:	05 94       	asr	r0
   2740e:	97 95       	ror	r25
   27410:	87 95       	ror	r24
   27412:	77 95       	ror	r23
   27414:	67 95       	ror	r22
   27416:	57 95       	ror	r21
   27418:	47 95       	ror	r20
   2741a:	37 95       	ror	r19
   2741c:	27 95       	ror	r18
   2741e:	0a 95       	dec	r16
   27420:	aa f7       	brpl	.-22     	; 0x2740c <__lshrdi3+0x1e>
   27422:	0f 91       	pop	r16
   27424:	08 95       	ret

00027426 <__adddi3>:
   27426:	2a 0d       	add	r18, r10
   27428:	3b 1d       	adc	r19, r11
   2742a:	4c 1d       	adc	r20, r12
   2742c:	5d 1d       	adc	r21, r13
   2742e:	6e 1d       	adc	r22, r14
   27430:	7f 1d       	adc	r23, r15
   27432:	80 1f       	adc	r24, r16
   27434:	91 1f       	adc	r25, r17
   27436:	08 95       	ret

00027438 <__adddi3_s8>:
   27438:	00 24       	eor	r0, r0
   2743a:	a7 fd       	sbrc	r26, 7
   2743c:	00 94       	com	r0
   2743e:	2a 0f       	add	r18, r26
   27440:	30 1d       	adc	r19, r0
   27442:	40 1d       	adc	r20, r0
   27444:	50 1d       	adc	r21, r0
   27446:	60 1d       	adc	r22, r0
   27448:	70 1d       	adc	r23, r0
   2744a:	80 1d       	adc	r24, r0
   2744c:	90 1d       	adc	r25, r0
   2744e:	08 95       	ret

00027450 <__subdi3>:
   27450:	2a 19       	sub	r18, r10
   27452:	3b 09       	sbc	r19, r11
   27454:	4c 09       	sbc	r20, r12
   27456:	5d 09       	sbc	r21, r13
   27458:	6e 09       	sbc	r22, r14
   2745a:	7f 09       	sbc	r23, r15
   2745c:	80 0b       	sbc	r24, r16
   2745e:	91 0b       	sbc	r25, r17
   27460:	08 95       	ret

00027462 <__cmpdi2>:
   27462:	2a 15       	cp	r18, r10
   27464:	3b 05       	cpc	r19, r11
   27466:	4c 05       	cpc	r20, r12
   27468:	5d 05       	cpc	r21, r13
   2746a:	6e 05       	cpc	r22, r14
   2746c:	7f 05       	cpc	r23, r15
   2746e:	80 07       	cpc	r24, r16
   27470:	91 07       	cpc	r25, r17
   27472:	08 95       	ret

00027474 <__cmpdi2_s8>:
   27474:	00 24       	eor	r0, r0
   27476:	a7 fd       	sbrc	r26, 7
   27478:	00 94       	com	r0
   2747a:	2a 17       	cp	r18, r26
   2747c:	30 05       	cpc	r19, r0
   2747e:	40 05       	cpc	r20, r0
   27480:	50 05       	cpc	r21, r0
   27482:	60 05       	cpc	r22, r0
   27484:	70 05       	cpc	r23, r0
   27486:	80 05       	cpc	r24, r0
   27488:	90 05       	cpc	r25, r0
   2748a:	08 95       	ret

0002748c <strtol>:
   2748c:	3f 92       	push	r3
   2748e:	4f 92       	push	r4
   27490:	5f 92       	push	r5
   27492:	6f 92       	push	r6
   27494:	7f 92       	push	r7
   27496:	8f 92       	push	r8
   27498:	9f 92       	push	r9
   2749a:	af 92       	push	r10
   2749c:	bf 92       	push	r11
   2749e:	cf 92       	push	r12
   274a0:	df 92       	push	r13
   274a2:	ef 92       	push	r14
   274a4:	ff 92       	push	r15
   274a6:	0f 93       	push	r16
   274a8:	1f 93       	push	r17
   274aa:	cf 93       	push	r28
   274ac:	df 93       	push	r29
   274ae:	5c 01       	movw	r10, r24
   274b0:	6b 01       	movw	r12, r22
   274b2:	7a 01       	movw	r14, r20
   274b4:	61 15       	cp	r22, r1
   274b6:	71 05       	cpc	r23, r1
   274b8:	19 f0       	breq	.+6      	; 0x274c0 <strtol+0x34>
   274ba:	fb 01       	movw	r30, r22
   274bc:	80 83       	st	Z, r24
   274be:	91 83       	std	Z+1, r25	; 0x01
   274c0:	e1 14       	cp	r14, r1
   274c2:	f1 04       	cpc	r15, r1
   274c4:	29 f0       	breq	.+10     	; 0x274d0 <strtol+0x44>
   274c6:	c7 01       	movw	r24, r14
   274c8:	02 97       	sbiw	r24, 0x02	; 2
   274ca:	83 97       	sbiw	r24, 0x23	; 35
   274cc:	08 f0       	brcs	.+2      	; 0x274d0 <strtol+0x44>
   274ce:	e2 c0       	rjmp	.+452    	; 0x27694 <strtol+0x208>
   274d0:	e5 01       	movw	r28, r10
   274d2:	21 96       	adiw	r28, 0x01	; 1
   274d4:	f5 01       	movw	r30, r10
   274d6:	10 81       	ld	r17, Z
   274d8:	81 2f       	mov	r24, r17
   274da:	90 e0       	ldi	r25, 0x00	; 0
   274dc:	20 d2       	rcall	.+1088   	; 0x2791e <isspace>
   274de:	89 2b       	or	r24, r25
   274e0:	11 f0       	breq	.+4      	; 0x274e6 <strtol+0x5a>
   274e2:	5e 01       	movw	r10, r28
   274e4:	f5 cf       	rjmp	.-22     	; 0x274d0 <strtol+0x44>
   274e6:	1d 32       	cpi	r17, 0x2D	; 45
   274e8:	29 f4       	brne	.+10     	; 0x274f4 <strtol+0x68>
   274ea:	21 96       	adiw	r28, 0x01	; 1
   274ec:	f5 01       	movw	r30, r10
   274ee:	11 81       	ldd	r17, Z+1	; 0x01
   274f0:	01 e0       	ldi	r16, 0x01	; 1
   274f2:	07 c0       	rjmp	.+14     	; 0x27502 <strtol+0x76>
   274f4:	1b 32       	cpi	r17, 0x2B	; 43
   274f6:	21 f4       	brne	.+8      	; 0x27500 <strtol+0x74>
   274f8:	e5 01       	movw	r28, r10
   274fa:	22 96       	adiw	r28, 0x02	; 2
   274fc:	f5 01       	movw	r30, r10
   274fe:	11 81       	ldd	r17, Z+1	; 0x01
   27500:	00 e0       	ldi	r16, 0x00	; 0
   27502:	e1 14       	cp	r14, r1
   27504:	f1 04       	cpc	r15, r1
   27506:	09 f1       	breq	.+66     	; 0x2754a <strtol+0xbe>
   27508:	f0 e1       	ldi	r31, 0x10	; 16
   2750a:	ef 16       	cp	r14, r31
   2750c:	f1 04       	cpc	r15, r1
   2750e:	29 f4       	brne	.+10     	; 0x2751a <strtol+0x8e>
   27510:	3e c0       	rjmp	.+124    	; 0x2758e <strtol+0x102>
   27512:	10 e3       	ldi	r17, 0x30	; 48
   27514:	e1 14       	cp	r14, r1
   27516:	f1 04       	cpc	r15, r1
   27518:	21 f1       	breq	.+72     	; 0x27562 <strtol+0xd6>
   2751a:	28 e0       	ldi	r18, 0x08	; 8
   2751c:	e2 16       	cp	r14, r18
   2751e:	f1 04       	cpc	r15, r1
   27520:	01 f1       	breq	.+64     	; 0x27562 <strtol+0xd6>
   27522:	54 f4       	brge	.+20     	; 0x27538 <strtol+0xac>
   27524:	e2 e0       	ldi	r30, 0x02	; 2
   27526:	ee 16       	cp	r14, r30
   27528:	f1 04       	cpc	r15, r1
   2752a:	21 f5       	brne	.+72     	; 0x27574 <strtol+0xe8>
   2752c:	81 2c       	mov	r8, r1
   2752e:	91 2c       	mov	r9, r1
   27530:	a1 2c       	mov	r10, r1
   27532:	b0 e4       	ldi	r27, 0x40	; 64
   27534:	bb 2e       	mov	r11, r27
   27536:	3d c0       	rjmp	.+122    	; 0x275b2 <strtol+0x126>
   27538:	fa e0       	ldi	r31, 0x0A	; 10
   2753a:	ef 16       	cp	r14, r31
   2753c:	f1 04       	cpc	r15, r1
   2753e:	39 f0       	breq	.+14     	; 0x2754e <strtol+0xc2>
   27540:	20 e1       	ldi	r18, 0x10	; 16
   27542:	e2 16       	cp	r14, r18
   27544:	f1 04       	cpc	r15, r1
   27546:	b1 f4       	brne	.+44     	; 0x27574 <strtol+0xe8>
   27548:	2f c0       	rjmp	.+94     	; 0x275a8 <strtol+0x11c>
   2754a:	10 33       	cpi	r17, 0x30	; 48
   2754c:	11 f1       	breq	.+68     	; 0x27592 <strtol+0x106>
   2754e:	fa e0       	ldi	r31, 0x0A	; 10
   27550:	ef 2e       	mov	r14, r31
   27552:	f1 2c       	mov	r15, r1
   27554:	ac ec       	ldi	r26, 0xCC	; 204
   27556:	8a 2e       	mov	r8, r26
   27558:	98 2c       	mov	r9, r8
   2755a:	a8 2c       	mov	r10, r8
   2755c:	ac e0       	ldi	r26, 0x0C	; 12
   2755e:	ba 2e       	mov	r11, r26
   27560:	28 c0       	rjmp	.+80     	; 0x275b2 <strtol+0x126>
   27562:	78 e0       	ldi	r23, 0x08	; 8
   27564:	e7 2e       	mov	r14, r23
   27566:	f1 2c       	mov	r15, r1
   27568:	81 2c       	mov	r8, r1
   2756a:	91 2c       	mov	r9, r1
   2756c:	a1 2c       	mov	r10, r1
   2756e:	e0 e1       	ldi	r30, 0x10	; 16
   27570:	be 2e       	mov	r11, r30
   27572:	1f c0       	rjmp	.+62     	; 0x275b2 <strtol+0x126>
   27574:	60 e0       	ldi	r22, 0x00	; 0
   27576:	70 e0       	ldi	r23, 0x00	; 0
   27578:	80 e0       	ldi	r24, 0x00	; 0
   2757a:	90 e8       	ldi	r25, 0x80	; 128
   2757c:	97 01       	movw	r18, r14
   2757e:	0f 2c       	mov	r0, r15
   27580:	00 0c       	add	r0, r0
   27582:	44 0b       	sbc	r20, r20
   27584:	55 0b       	sbc	r21, r21
   27586:	9e dd       	rcall	.-1220   	; 0x270c4 <__udivmodsi4>
   27588:	49 01       	movw	r8, r18
   2758a:	5a 01       	movw	r10, r20
   2758c:	12 c0       	rjmp	.+36     	; 0x275b2 <strtol+0x126>
   2758e:	10 33       	cpi	r17, 0x30	; 48
   27590:	59 f4       	brne	.+22     	; 0x275a8 <strtol+0x11c>
   27592:	88 81       	ld	r24, Y
   27594:	8f 7d       	andi	r24, 0xDF	; 223
   27596:	88 35       	cpi	r24, 0x58	; 88
   27598:	09 f0       	breq	.+2      	; 0x2759c <strtol+0x110>
   2759a:	bb cf       	rjmp	.-138    	; 0x27512 <strtol+0x86>
   2759c:	19 81       	ldd	r17, Y+1	; 0x01
   2759e:	22 96       	adiw	r28, 0x02	; 2
   275a0:	02 60       	ori	r16, 0x02	; 2
   275a2:	80 e1       	ldi	r24, 0x10	; 16
   275a4:	e8 2e       	mov	r14, r24
   275a6:	f1 2c       	mov	r15, r1
   275a8:	81 2c       	mov	r8, r1
   275aa:	91 2c       	mov	r9, r1
   275ac:	a1 2c       	mov	r10, r1
   275ae:	68 e0       	ldi	r22, 0x08	; 8
   275b0:	b6 2e       	mov	r11, r22
   275b2:	40 e0       	ldi	r20, 0x00	; 0
   275b4:	60 e0       	ldi	r22, 0x00	; 0
   275b6:	70 e0       	ldi	r23, 0x00	; 0
   275b8:	cb 01       	movw	r24, r22
   275ba:	27 01       	movw	r4, r14
   275bc:	0f 2c       	mov	r0, r15
   275be:	00 0c       	add	r0, r0
   275c0:	66 08       	sbc	r6, r6
   275c2:	77 08       	sbc	r7, r7
   275c4:	fe 01       	movw	r30, r28
   275c6:	50 ed       	ldi	r21, 0xD0	; 208
   275c8:	35 2e       	mov	r3, r21
   275ca:	31 0e       	add	r3, r17
   275cc:	29 e0       	ldi	r18, 0x09	; 9
   275ce:	23 15       	cp	r18, r3
   275d0:	70 f4       	brcc	.+28     	; 0x275ee <strtol+0x162>
   275d2:	2f eb       	ldi	r18, 0xBF	; 191
   275d4:	21 0f       	add	r18, r17
   275d6:	2a 31       	cpi	r18, 0x1A	; 26
   275d8:	18 f4       	brcc	.+6      	; 0x275e0 <strtol+0x154>
   275da:	39 ec       	ldi	r19, 0xC9	; 201
   275dc:	33 2e       	mov	r3, r19
   275de:	06 c0       	rjmp	.+12     	; 0x275ec <strtol+0x160>
   275e0:	2f e9       	ldi	r18, 0x9F	; 159
   275e2:	21 0f       	add	r18, r17
   275e4:	2a 31       	cpi	r18, 0x1A	; 26
   275e6:	10 f5       	brcc	.+68     	; 0x2762c <strtol+0x1a0>
   275e8:	29 ea       	ldi	r18, 0xA9	; 169
   275ea:	32 2e       	mov	r3, r18
   275ec:	31 0e       	add	r3, r17
   275ee:	23 2d       	mov	r18, r3
   275f0:	30 e0       	ldi	r19, 0x00	; 0
   275f2:	2e 15       	cp	r18, r14
   275f4:	3f 05       	cpc	r19, r15
   275f6:	d4 f4       	brge	.+52     	; 0x2762c <strtol+0x1a0>
   275f8:	47 fd       	sbrc	r20, 7
   275fa:	15 c0       	rjmp	.+42     	; 0x27626 <strtol+0x19a>
   275fc:	86 16       	cp	r8, r22
   275fe:	97 06       	cpc	r9, r23
   27600:	a8 06       	cpc	r10, r24
   27602:	b9 06       	cpc	r11, r25
   27604:	68 f0       	brcs	.+26     	; 0x27620 <strtol+0x194>
   27606:	a3 01       	movw	r20, r6
   27608:	92 01       	movw	r18, r4
   2760a:	26 dd       	rcall	.-1460   	; 0x27058 <__mulsi3>
   2760c:	63 0d       	add	r22, r3
   2760e:	71 1d       	adc	r23, r1
   27610:	81 1d       	adc	r24, r1
   27612:	91 1d       	adc	r25, r1
   27614:	61 30       	cpi	r22, 0x01	; 1
   27616:	71 05       	cpc	r23, r1
   27618:	81 05       	cpc	r24, r1
   2761a:	20 e8       	ldi	r18, 0x80	; 128
   2761c:	92 07       	cpc	r25, r18
   2761e:	10 f0       	brcs	.+4      	; 0x27624 <strtol+0x198>
   27620:	4f ef       	ldi	r20, 0xFF	; 255
   27622:	01 c0       	rjmp	.+2      	; 0x27626 <strtol+0x19a>
   27624:	41 e0       	ldi	r20, 0x01	; 1
   27626:	21 96       	adiw	r28, 0x01	; 1
   27628:	10 81       	ld	r17, Z
   2762a:	cc cf       	rjmp	.-104    	; 0x275c4 <strtol+0x138>
   2762c:	20 2f       	mov	r18, r16
   2762e:	21 70       	andi	r18, 0x01	; 1
   27630:	c1 14       	cp	r12, r1
   27632:	d1 04       	cpc	r13, r1
   27634:	71 f0       	breq	.+28     	; 0x27652 <strtol+0x1c6>
   27636:	44 23       	and	r20, r20
   27638:	29 f0       	breq	.+10     	; 0x27644 <strtol+0x1b8>
   2763a:	21 97       	sbiw	r28, 0x01	; 1
   2763c:	f6 01       	movw	r30, r12
   2763e:	c0 83       	st	Z, r28
   27640:	d1 83       	std	Z+1, r29	; 0x01
   27642:	07 c0       	rjmp	.+14     	; 0x27652 <strtol+0x1c6>
   27644:	01 ff       	sbrs	r16, 1
   27646:	19 c0       	rjmp	.+50     	; 0x2767a <strtol+0x1ee>
   27648:	22 97       	sbiw	r28, 0x02	; 2
   2764a:	f6 01       	movw	r30, r12
   2764c:	c0 83       	st	Z, r28
   2764e:	d1 83       	std	Z+1, r29	; 0x01
   27650:	14 c0       	rjmp	.+40     	; 0x2767a <strtol+0x1ee>
   27652:	47 ff       	sbrs	r20, 7
   27654:	12 c0       	rjmp	.+36     	; 0x2767a <strtol+0x1ee>
   27656:	22 23       	and	r18, r18
   27658:	29 f0       	breq	.+10     	; 0x27664 <strtol+0x1d8>
   2765a:	60 e0       	ldi	r22, 0x00	; 0
   2765c:	70 e0       	ldi	r23, 0x00	; 0
   2765e:	80 e0       	ldi	r24, 0x00	; 0
   27660:	90 e8       	ldi	r25, 0x80	; 128
   27662:	04 c0       	rjmp	.+8      	; 0x2766c <strtol+0x1e0>
   27664:	6f ef       	ldi	r22, 0xFF	; 255
   27666:	7f ef       	ldi	r23, 0xFF	; 255
   27668:	8f ef       	ldi	r24, 0xFF	; 255
   2766a:	9f e7       	ldi	r25, 0x7F	; 127
   2766c:	22 e2       	ldi	r18, 0x22	; 34
   2766e:	30 e0       	ldi	r19, 0x00	; 0
   27670:	20 93 7b 31 	sts	0x317B, r18	; 0x80317b <errno>
   27674:	30 93 7c 31 	sts	0x317C, r19	; 0x80317c <errno+0x1>
   27678:	09 c0       	rjmp	.+18     	; 0x2768c <strtol+0x200>
   2767a:	22 23       	and	r18, r18
   2767c:	81 f0       	breq	.+32     	; 0x2769e <strtol+0x212>
   2767e:	90 95       	com	r25
   27680:	80 95       	com	r24
   27682:	70 95       	com	r23
   27684:	61 95       	neg	r22
   27686:	7f 4f       	sbci	r23, 0xFF	; 255
   27688:	8f 4f       	sbci	r24, 0xFF	; 255
   2768a:	9f 4f       	sbci	r25, 0xFF	; 255
   2768c:	46 2f       	mov	r20, r22
   2768e:	37 2f       	mov	r19, r23
   27690:	28 2f       	mov	r18, r24
   27692:	12 c0       	rjmp	.+36     	; 0x276b8 <strtol+0x22c>
   27694:	40 e0       	ldi	r20, 0x00	; 0
   27696:	30 e0       	ldi	r19, 0x00	; 0
   27698:	20 e0       	ldi	r18, 0x00	; 0
   2769a:	90 e0       	ldi	r25, 0x00	; 0
   2769c:	0d c0       	rjmp	.+26     	; 0x276b8 <strtol+0x22c>
   2769e:	97 ff       	sbrs	r25, 7
   276a0:	f5 cf       	rjmp	.-22     	; 0x2768c <strtol+0x200>
   276a2:	82 e2       	ldi	r24, 0x22	; 34
   276a4:	90 e0       	ldi	r25, 0x00	; 0
   276a6:	80 93 7b 31 	sts	0x317B, r24	; 0x80317b <errno>
   276aa:	90 93 7c 31 	sts	0x317C, r25	; 0x80317c <errno+0x1>
   276ae:	6f ef       	ldi	r22, 0xFF	; 255
   276b0:	7f ef       	ldi	r23, 0xFF	; 255
   276b2:	8f ef       	ldi	r24, 0xFF	; 255
   276b4:	9f e7       	ldi	r25, 0x7F	; 127
   276b6:	ea cf       	rjmp	.-44     	; 0x2768c <strtol+0x200>
   276b8:	64 2f       	mov	r22, r20
   276ba:	73 2f       	mov	r23, r19
   276bc:	82 2f       	mov	r24, r18
   276be:	df 91       	pop	r29
   276c0:	cf 91       	pop	r28
   276c2:	1f 91       	pop	r17
   276c4:	0f 91       	pop	r16
   276c6:	ff 90       	pop	r15
   276c8:	ef 90       	pop	r14
   276ca:	df 90       	pop	r13
   276cc:	cf 90       	pop	r12
   276ce:	bf 90       	pop	r11
   276d0:	af 90       	pop	r10
   276d2:	9f 90       	pop	r9
   276d4:	8f 90       	pop	r8
   276d6:	7f 90       	pop	r7
   276d8:	6f 90       	pop	r6
   276da:	5f 90       	pop	r5
   276dc:	4f 90       	pop	r4
   276de:	3f 90       	pop	r3
   276e0:	08 95       	ret

000276e2 <atof>:
   276e2:	66 27       	eor	r22, r22
   276e4:	77 27       	eor	r23, r23
   276e6:	34 c7       	rjmp	.+3688   	; 0x28550 <strtod>

000276e8 <atoi>:
   276e8:	fc 01       	movw	r30, r24
   276ea:	88 27       	eor	r24, r24
   276ec:	99 27       	eor	r25, r25
   276ee:	e8 94       	clt
   276f0:	21 91       	ld	r18, Z+
   276f2:	20 32       	cpi	r18, 0x20	; 32
   276f4:	e9 f3       	breq	.-6      	; 0x276f0 <atoi+0x8>
   276f6:	29 30       	cpi	r18, 0x09	; 9
   276f8:	10 f0       	brcs	.+4      	; 0x276fe <atoi+0x16>
   276fa:	2e 30       	cpi	r18, 0x0E	; 14
   276fc:	c8 f3       	brcs	.-14     	; 0x276f0 <atoi+0x8>
   276fe:	2b 32       	cpi	r18, 0x2B	; 43
   27700:	39 f0       	breq	.+14     	; 0x27710 <atoi+0x28>
   27702:	2d 32       	cpi	r18, 0x2D	; 45
   27704:	31 f4       	brne	.+12     	; 0x27712 <atoi+0x2a>
   27706:	68 94       	set
   27708:	03 c0       	rjmp	.+6      	; 0x27710 <atoi+0x28>
   2770a:	bd d1       	rcall	.+890    	; 0x27a86 <__mulhi_const_10>
   2770c:	82 0f       	add	r24, r18
   2770e:	91 1d       	adc	r25, r1
   27710:	21 91       	ld	r18, Z+
   27712:	20 53       	subi	r18, 0x30	; 48
   27714:	2a 30       	cpi	r18, 0x0A	; 10
   27716:	c8 f3       	brcs	.-14     	; 0x2770a <atoi+0x22>
   27718:	1e f4       	brtc	.+6      	; 0x27720 <atoi+0x38>
   2771a:	90 95       	com	r25
   2771c:	81 95       	neg	r24
   2771e:	9f 4f       	sbci	r25, 0xFF	; 255
   27720:	08 95       	ret

00027722 <atol>:
   27722:	1f 93       	push	r17
   27724:	fc 01       	movw	r30, r24
   27726:	99 27       	eor	r25, r25
   27728:	88 27       	eor	r24, r24
   2772a:	bc 01       	movw	r22, r24
   2772c:	e8 94       	clt
   2772e:	11 91       	ld	r17, Z+
   27730:	10 32       	cpi	r17, 0x20	; 32
   27732:	e9 f3       	breq	.-6      	; 0x2772e <atol+0xc>
   27734:	19 30       	cpi	r17, 0x09	; 9
   27736:	10 f0       	brcs	.+4      	; 0x2773c <atol+0x1a>
   27738:	1e 30       	cpi	r17, 0x0E	; 14
   2773a:	c8 f3       	brcs	.-14     	; 0x2772e <atol+0xc>
   2773c:	1b 32       	cpi	r17, 0x2B	; 43
   2773e:	49 f0       	breq	.+18     	; 0x27752 <atol+0x30>
   27740:	1d 32       	cpi	r17, 0x2D	; 45
   27742:	41 f4       	brne	.+16     	; 0x27754 <atol+0x32>
   27744:	68 94       	set
   27746:	05 c0       	rjmp	.+10     	; 0x27752 <atol+0x30>
   27748:	89 d1       	rcall	.+786    	; 0x27a5c <__mulsi_const_10>
   2774a:	61 0f       	add	r22, r17
   2774c:	71 1d       	adc	r23, r1
   2774e:	81 1d       	adc	r24, r1
   27750:	91 1d       	adc	r25, r1
   27752:	11 91       	ld	r17, Z+
   27754:	10 53       	subi	r17, 0x30	; 48
   27756:	1a 30       	cpi	r17, 0x0A	; 10
   27758:	b8 f3       	brcs	.-18     	; 0x27748 <atol+0x26>
   2775a:	3e f4       	brtc	.+14     	; 0x2776a <atol+0x48>
   2775c:	90 95       	com	r25
   2775e:	80 95       	com	r24
   27760:	70 95       	com	r23
   27762:	61 95       	neg	r22
   27764:	7f 4f       	sbci	r23, 0xFF	; 255
   27766:	8f 4f       	sbci	r24, 0xFF	; 255
   27768:	9f 4f       	sbci	r25, 0xFF	; 255
   2776a:	1f 91       	pop	r17
   2776c:	08 95       	ret

0002776e <__ftoa_engine>:
   2776e:	28 30       	cpi	r18, 0x08	; 8
   27770:	08 f0       	brcs	.+2      	; 0x27774 <__ftoa_engine+0x6>
   27772:	27 e0       	ldi	r18, 0x07	; 7
   27774:	33 27       	eor	r19, r19
   27776:	da 01       	movw	r26, r20
   27778:	99 0f       	add	r25, r25
   2777a:	31 1d       	adc	r19, r1
   2777c:	87 fd       	sbrc	r24, 7
   2777e:	91 60       	ori	r25, 0x01	; 1
   27780:	00 96       	adiw	r24, 0x00	; 0
   27782:	61 05       	cpc	r22, r1
   27784:	71 05       	cpc	r23, r1
   27786:	39 f4       	brne	.+14     	; 0x27796 <__ftoa_engine+0x28>
   27788:	32 60       	ori	r19, 0x02	; 2
   2778a:	2e 5f       	subi	r18, 0xFE	; 254
   2778c:	3d 93       	st	X+, r19
   2778e:	30 e3       	ldi	r19, 0x30	; 48
   27790:	2a 95       	dec	r18
   27792:	e1 f7       	brne	.-8      	; 0x2778c <__ftoa_engine+0x1e>
   27794:	08 95       	ret
   27796:	9f 3f       	cpi	r25, 0xFF	; 255
   27798:	30 f0       	brcs	.+12     	; 0x277a6 <__ftoa_engine+0x38>
   2779a:	80 38       	cpi	r24, 0x80	; 128
   2779c:	71 05       	cpc	r23, r1
   2779e:	61 05       	cpc	r22, r1
   277a0:	09 f0       	breq	.+2      	; 0x277a4 <__ftoa_engine+0x36>
   277a2:	3c 5f       	subi	r19, 0xFC	; 252
   277a4:	3c 5f       	subi	r19, 0xFC	; 252
   277a6:	3d 93       	st	X+, r19
   277a8:	91 30       	cpi	r25, 0x01	; 1
   277aa:	08 f0       	brcs	.+2      	; 0x277ae <__ftoa_engine+0x40>
   277ac:	80 68       	ori	r24, 0x80	; 128
   277ae:	91 1d       	adc	r25, r1
   277b0:	df 93       	push	r29
   277b2:	cf 93       	push	r28
   277b4:	1f 93       	push	r17
   277b6:	0f 93       	push	r16
   277b8:	ff 92       	push	r15
   277ba:	ef 92       	push	r14
   277bc:	19 2f       	mov	r17, r25
   277be:	98 7f       	andi	r25, 0xF8	; 248
   277c0:	96 95       	lsr	r25
   277c2:	e9 2f       	mov	r30, r25
   277c4:	96 95       	lsr	r25
   277c6:	96 95       	lsr	r25
   277c8:	e9 0f       	add	r30, r25
   277ca:	ff 27       	eor	r31, r31
   277cc:	ec 55       	subi	r30, 0x5C	; 92
   277ce:	fc 4f       	sbci	r31, 0xFC	; 252
   277d0:	99 27       	eor	r25, r25
   277d2:	33 27       	eor	r19, r19
   277d4:	ee 24       	eor	r14, r14
   277d6:	ff 24       	eor	r15, r15
   277d8:	a7 01       	movw	r20, r14
   277da:	e7 01       	movw	r28, r14
   277dc:	05 90       	lpm	r0, Z+
   277de:	08 94       	sec
   277e0:	07 94       	ror	r0
   277e2:	28 f4       	brcc	.+10     	; 0x277ee <__ftoa_engine+0x80>
   277e4:	36 0f       	add	r19, r22
   277e6:	e7 1e       	adc	r14, r23
   277e8:	f8 1e       	adc	r15, r24
   277ea:	49 1f       	adc	r20, r25
   277ec:	51 1d       	adc	r21, r1
   277ee:	66 0f       	add	r22, r22
   277f0:	77 1f       	adc	r23, r23
   277f2:	88 1f       	adc	r24, r24
   277f4:	99 1f       	adc	r25, r25
   277f6:	06 94       	lsr	r0
   277f8:	a1 f7       	brne	.-24     	; 0x277e2 <__ftoa_engine+0x74>
   277fa:	05 90       	lpm	r0, Z+
   277fc:	07 94       	ror	r0
   277fe:	28 f4       	brcc	.+10     	; 0x2780a <__ftoa_engine+0x9c>
   27800:	e7 0e       	add	r14, r23
   27802:	f8 1e       	adc	r15, r24
   27804:	49 1f       	adc	r20, r25
   27806:	56 1f       	adc	r21, r22
   27808:	c1 1d       	adc	r28, r1
   2780a:	77 0f       	add	r23, r23
   2780c:	88 1f       	adc	r24, r24
   2780e:	99 1f       	adc	r25, r25
   27810:	66 1f       	adc	r22, r22
   27812:	06 94       	lsr	r0
   27814:	a1 f7       	brne	.-24     	; 0x277fe <__ftoa_engine+0x90>
   27816:	05 90       	lpm	r0, Z+
   27818:	07 94       	ror	r0
   2781a:	28 f4       	brcc	.+10     	; 0x27826 <__ftoa_engine+0xb8>
   2781c:	f8 0e       	add	r15, r24
   2781e:	49 1f       	adc	r20, r25
   27820:	56 1f       	adc	r21, r22
   27822:	c7 1f       	adc	r28, r23
   27824:	d1 1d       	adc	r29, r1
   27826:	88 0f       	add	r24, r24
   27828:	99 1f       	adc	r25, r25
   2782a:	66 1f       	adc	r22, r22
   2782c:	77 1f       	adc	r23, r23
   2782e:	06 94       	lsr	r0
   27830:	a1 f7       	brne	.-24     	; 0x2781a <__ftoa_engine+0xac>
   27832:	05 90       	lpm	r0, Z+
   27834:	07 94       	ror	r0
   27836:	20 f4       	brcc	.+8      	; 0x27840 <__ftoa_engine+0xd2>
   27838:	49 0f       	add	r20, r25
   2783a:	56 1f       	adc	r21, r22
   2783c:	c7 1f       	adc	r28, r23
   2783e:	d8 1f       	adc	r29, r24
   27840:	99 0f       	add	r25, r25
   27842:	66 1f       	adc	r22, r22
   27844:	77 1f       	adc	r23, r23
   27846:	88 1f       	adc	r24, r24
   27848:	06 94       	lsr	r0
   2784a:	a9 f7       	brne	.-22     	; 0x27836 <__ftoa_engine+0xc8>
   2784c:	84 91       	lpm	r24, Z
   2784e:	10 95       	com	r17
   27850:	17 70       	andi	r17, 0x07	; 7
   27852:	41 f0       	breq	.+16     	; 0x27864 <__ftoa_engine+0xf6>
   27854:	d6 95       	lsr	r29
   27856:	c7 95       	ror	r28
   27858:	57 95       	ror	r21
   2785a:	47 95       	ror	r20
   2785c:	f7 94       	ror	r15
   2785e:	e7 94       	ror	r14
   27860:	1a 95       	dec	r17
   27862:	c1 f7       	brne	.-16     	; 0x27854 <__ftoa_engine+0xe6>
   27864:	ea e4       	ldi	r30, 0x4A	; 74
   27866:	f3 e0       	ldi	r31, 0x03	; 3
   27868:	68 94       	set
   2786a:	15 90       	lpm	r1, Z+
   2786c:	15 91       	lpm	r17, Z+
   2786e:	35 91       	lpm	r19, Z+
   27870:	65 91       	lpm	r22, Z+
   27872:	95 91       	lpm	r25, Z+
   27874:	05 90       	lpm	r0, Z+
   27876:	7f e2       	ldi	r23, 0x2F	; 47
   27878:	73 95       	inc	r23
   2787a:	e1 18       	sub	r14, r1
   2787c:	f1 0a       	sbc	r15, r17
   2787e:	43 0b       	sbc	r20, r19
   27880:	56 0b       	sbc	r21, r22
   27882:	c9 0b       	sbc	r28, r25
   27884:	d0 09       	sbc	r29, r0
   27886:	c0 f7       	brcc	.-16     	; 0x27878 <__ftoa_engine+0x10a>
   27888:	e1 0c       	add	r14, r1
   2788a:	f1 1e       	adc	r15, r17
   2788c:	43 1f       	adc	r20, r19
   2788e:	56 1f       	adc	r21, r22
   27890:	c9 1f       	adc	r28, r25
   27892:	d0 1d       	adc	r29, r0
   27894:	7e f4       	brtc	.+30     	; 0x278b4 <__ftoa_engine+0x146>
   27896:	70 33       	cpi	r23, 0x30	; 48
   27898:	11 f4       	brne	.+4      	; 0x2789e <__ftoa_engine+0x130>
   2789a:	8a 95       	dec	r24
   2789c:	e6 cf       	rjmp	.-52     	; 0x2786a <__ftoa_engine+0xfc>
   2789e:	e8 94       	clt
   278a0:	01 50       	subi	r16, 0x01	; 1
   278a2:	30 f0       	brcs	.+12     	; 0x278b0 <__ftoa_engine+0x142>
   278a4:	08 0f       	add	r16, r24
   278a6:	0a f4       	brpl	.+2      	; 0x278aa <__ftoa_engine+0x13c>
   278a8:	00 27       	eor	r16, r16
   278aa:	02 17       	cp	r16, r18
   278ac:	08 f4       	brcc	.+2      	; 0x278b0 <__ftoa_engine+0x142>
   278ae:	20 2f       	mov	r18, r16
   278b0:	23 95       	inc	r18
   278b2:	02 2f       	mov	r16, r18
   278b4:	7a 33       	cpi	r23, 0x3A	; 58
   278b6:	28 f0       	brcs	.+10     	; 0x278c2 <__ftoa_engine+0x154>
   278b8:	79 e3       	ldi	r23, 0x39	; 57
   278ba:	7d 93       	st	X+, r23
   278bc:	2a 95       	dec	r18
   278be:	e9 f7       	brne	.-6      	; 0x278ba <__ftoa_engine+0x14c>
   278c0:	10 c0       	rjmp	.+32     	; 0x278e2 <__ftoa_engine+0x174>
   278c2:	7d 93       	st	X+, r23
   278c4:	2a 95       	dec	r18
   278c6:	89 f6       	brne	.-94     	; 0x2786a <__ftoa_engine+0xfc>
   278c8:	06 94       	lsr	r0
   278ca:	97 95       	ror	r25
   278cc:	67 95       	ror	r22
   278ce:	37 95       	ror	r19
   278d0:	17 95       	ror	r17
   278d2:	17 94       	ror	r1
   278d4:	e1 18       	sub	r14, r1
   278d6:	f1 0a       	sbc	r15, r17
   278d8:	43 0b       	sbc	r20, r19
   278da:	56 0b       	sbc	r21, r22
   278dc:	c9 0b       	sbc	r28, r25
   278de:	d0 09       	sbc	r29, r0
   278e0:	98 f0       	brcs	.+38     	; 0x27908 <__ftoa_engine+0x19a>
   278e2:	23 95       	inc	r18
   278e4:	7e 91       	ld	r23, -X
   278e6:	73 95       	inc	r23
   278e8:	7a 33       	cpi	r23, 0x3A	; 58
   278ea:	08 f0       	brcs	.+2      	; 0x278ee <__ftoa_engine+0x180>
   278ec:	70 e3       	ldi	r23, 0x30	; 48
   278ee:	7c 93       	st	X, r23
   278f0:	20 13       	cpse	r18, r16
   278f2:	b8 f7       	brcc	.-18     	; 0x278e2 <__ftoa_engine+0x174>
   278f4:	7e 91       	ld	r23, -X
   278f6:	70 61       	ori	r23, 0x10	; 16
   278f8:	7d 93       	st	X+, r23
   278fa:	30 f0       	brcs	.+12     	; 0x27908 <__ftoa_engine+0x19a>
   278fc:	83 95       	inc	r24
   278fe:	71 e3       	ldi	r23, 0x31	; 49
   27900:	7d 93       	st	X+, r23
   27902:	70 e3       	ldi	r23, 0x30	; 48
   27904:	2a 95       	dec	r18
   27906:	e1 f7       	brne	.-8      	; 0x27900 <__ftoa_engine+0x192>
   27908:	11 24       	eor	r1, r1
   2790a:	ef 90       	pop	r14
   2790c:	ff 90       	pop	r15
   2790e:	0f 91       	pop	r16
   27910:	1f 91       	pop	r17
   27912:	cf 91       	pop	r28
   27914:	df 91       	pop	r29
   27916:	99 27       	eor	r25, r25
   27918:	87 fd       	sbrc	r24, 7
   2791a:	90 95       	com	r25
   2791c:	08 95       	ret

0002791e <isspace>:
   2791e:	91 11       	cpse	r25, r1
   27920:	6f c7       	rjmp	.+3806   	; 0x28800 <__ctype_isfalse>
   27922:	80 32       	cpi	r24, 0x20	; 32
   27924:	19 f0       	breq	.+6      	; 0x2792c <isspace+0xe>
   27926:	89 50       	subi	r24, 0x09	; 9
   27928:	85 50       	subi	r24, 0x05	; 5
   2792a:	d0 f7       	brcc	.-12     	; 0x27920 <isspace+0x2>
   2792c:	08 95       	ret

0002792e <strcpy_P>:
   2792e:	fb 01       	movw	r30, r22
   27930:	dc 01       	movw	r26, r24
   27932:	05 90       	lpm	r0, Z+
   27934:	0d 92       	st	X+, r0
   27936:	00 20       	and	r0, r0
   27938:	e1 f7       	brne	.-8      	; 0x27932 <strcpy_P+0x4>
   2793a:	08 95       	ret

0002793c <__strlen_P>:
   2793c:	fc 01       	movw	r30, r24
   2793e:	05 90       	lpm	r0, Z+
   27940:	00 20       	and	r0, r0
   27942:	e9 f7       	brne	.-6      	; 0x2793e <__strlen_P+0x2>
   27944:	80 95       	com	r24
   27946:	90 95       	com	r25
   27948:	8e 0f       	add	r24, r30
   2794a:	9f 1f       	adc	r25, r31
   2794c:	08 95       	ret

0002794e <strncasecmp_P>:
   2794e:	fb 01       	movw	r30, r22
   27950:	dc 01       	movw	r26, r24
   27952:	41 50       	subi	r20, 0x01	; 1
   27954:	50 40       	sbci	r21, 0x00	; 0
   27956:	88 f0       	brcs	.+34     	; 0x2797a <strncasecmp_P+0x2c>
   27958:	8d 91       	ld	r24, X+
   2795a:	81 34       	cpi	r24, 0x41	; 65
   2795c:	1c f0       	brlt	.+6      	; 0x27964 <strncasecmp_P+0x16>
   2795e:	8b 35       	cpi	r24, 0x5B	; 91
   27960:	0c f4       	brge	.+2      	; 0x27964 <strncasecmp_P+0x16>
   27962:	80 5e       	subi	r24, 0xE0	; 224
   27964:	65 91       	lpm	r22, Z+
   27966:	61 34       	cpi	r22, 0x41	; 65
   27968:	1c f0       	brlt	.+6      	; 0x27970 <strncasecmp_P+0x22>
   2796a:	6b 35       	cpi	r22, 0x5B	; 91
   2796c:	0c f4       	brge	.+2      	; 0x27970 <strncasecmp_P+0x22>
   2796e:	60 5e       	subi	r22, 0xE0	; 224
   27970:	86 1b       	sub	r24, r22
   27972:	61 11       	cpse	r22, r1
   27974:	71 f3       	breq	.-36     	; 0x27952 <strncasecmp_P+0x4>
   27976:	99 0b       	sbc	r25, r25
   27978:	08 95       	ret
   2797a:	88 1b       	sub	r24, r24
   2797c:	fc cf       	rjmp	.-8      	; 0x27976 <strncasecmp_P+0x28>

0002797e <strncmp_P>:
   2797e:	fb 01       	movw	r30, r22
   27980:	dc 01       	movw	r26, r24
   27982:	41 50       	subi	r20, 0x01	; 1
   27984:	50 40       	sbci	r21, 0x00	; 0
   27986:	30 f0       	brcs	.+12     	; 0x27994 <strncmp_P+0x16>
   27988:	8d 91       	ld	r24, X+
   2798a:	05 90       	lpm	r0, Z+
   2798c:	80 19       	sub	r24, r0
   2798e:	19 f4       	brne	.+6      	; 0x27996 <strncmp_P+0x18>
   27990:	00 20       	and	r0, r0
   27992:	b9 f7       	brne	.-18     	; 0x27982 <strncmp_P+0x4>
   27994:	88 1b       	sub	r24, r24
   27996:	99 0b       	sbc	r25, r25
   27998:	08 95       	ret

0002799a <strnlen_P>:
   2799a:	fc 01       	movw	r30, r24
   2799c:	05 90       	lpm	r0, Z+
   2799e:	61 50       	subi	r22, 0x01	; 1
   279a0:	70 40       	sbci	r23, 0x00	; 0
   279a2:	01 10       	cpse	r0, r1
   279a4:	d8 f7       	brcc	.-10     	; 0x2799c <strnlen_P+0x2>
   279a6:	80 95       	com	r24
   279a8:	90 95       	com	r25
   279aa:	8e 0f       	add	r24, r30
   279ac:	9f 1f       	adc	r25, r31
   279ae:	08 95       	ret

000279b0 <strstr_P>:
   279b0:	fb 01       	movw	r30, r22
   279b2:	55 91       	lpm	r21, Z+
   279b4:	55 23       	and	r21, r21
   279b6:	a9 f0       	breq	.+42     	; 0x279e2 <strstr_P+0x32>
   279b8:	bf 01       	movw	r22, r30
   279ba:	dc 01       	movw	r26, r24
   279bc:	4d 91       	ld	r20, X+
   279be:	45 17       	cp	r20, r21
   279c0:	41 11       	cpse	r20, r1
   279c2:	e1 f7       	brne	.-8      	; 0x279bc <strstr_P+0xc>
   279c4:	59 f4       	brne	.+22     	; 0x279dc <strstr_P+0x2c>
   279c6:	cd 01       	movw	r24, r26
   279c8:	05 90       	lpm	r0, Z+
   279ca:	00 20       	and	r0, r0
   279cc:	49 f0       	breq	.+18     	; 0x279e0 <strstr_P+0x30>
   279ce:	4d 91       	ld	r20, X+
   279d0:	40 15       	cp	r20, r0
   279d2:	41 11       	cpse	r20, r1
   279d4:	c9 f3       	breq	.-14     	; 0x279c8 <strstr_P+0x18>
   279d6:	fb 01       	movw	r30, r22
   279d8:	41 11       	cpse	r20, r1
   279da:	ef cf       	rjmp	.-34     	; 0x279ba <strstr_P+0xa>
   279dc:	81 e0       	ldi	r24, 0x01	; 1
   279de:	90 e0       	ldi	r25, 0x00	; 0
   279e0:	01 97       	sbiw	r24, 0x01	; 1
   279e2:	08 95       	ret

000279e4 <memchr>:
   279e4:	fc 01       	movw	r30, r24
   279e6:	41 50       	subi	r20, 0x01	; 1
   279e8:	50 40       	sbci	r21, 0x00	; 0
   279ea:	30 f0       	brcs	.+12     	; 0x279f8 <memchr+0x14>
   279ec:	01 90       	ld	r0, Z+
   279ee:	06 16       	cp	r0, r22
   279f0:	d1 f7       	brne	.-12     	; 0x279e6 <memchr+0x2>
   279f2:	31 97       	sbiw	r30, 0x01	; 1
   279f4:	cf 01       	movw	r24, r30
   279f6:	08 95       	ret
   279f8:	88 27       	eor	r24, r24
   279fa:	99 27       	eor	r25, r25
   279fc:	08 95       	ret

000279fe <memcpy>:
   279fe:	fb 01       	movw	r30, r22
   27a00:	dc 01       	movw	r26, r24
   27a02:	02 c0       	rjmp	.+4      	; 0x27a08 <memcpy+0xa>
   27a04:	01 90       	ld	r0, Z+
   27a06:	0d 92       	st	X+, r0
   27a08:	41 50       	subi	r20, 0x01	; 1
   27a0a:	50 40       	sbci	r21, 0x00	; 0
   27a0c:	d8 f7       	brcc	.-10     	; 0x27a04 <memcpy+0x6>
   27a0e:	08 95       	ret

00027a10 <memset>:
   27a10:	dc 01       	movw	r26, r24
   27a12:	01 c0       	rjmp	.+2      	; 0x27a16 <memset+0x6>
   27a14:	6d 93       	st	X+, r22
   27a16:	41 50       	subi	r20, 0x01	; 1
   27a18:	50 40       	sbci	r21, 0x00	; 0
   27a1a:	e0 f7       	brcc	.-8      	; 0x27a14 <memset+0x4>
   27a1c:	08 95       	ret

00027a1e <strchr>:
   27a1e:	fc 01       	movw	r30, r24
   27a20:	81 91       	ld	r24, Z+
   27a22:	86 17       	cp	r24, r22
   27a24:	21 f0       	breq	.+8      	; 0x27a2e <strchr+0x10>
   27a26:	88 23       	and	r24, r24
   27a28:	d9 f7       	brne	.-10     	; 0x27a20 <strchr+0x2>
   27a2a:	99 27       	eor	r25, r25
   27a2c:	08 95       	ret
   27a2e:	31 97       	sbiw	r30, 0x01	; 1
   27a30:	cf 01       	movw	r24, r30
   27a32:	08 95       	ret

00027a34 <strlen>:
   27a34:	fc 01       	movw	r30, r24
   27a36:	01 90       	ld	r0, Z+
   27a38:	00 20       	and	r0, r0
   27a3a:	e9 f7       	brne	.-6      	; 0x27a36 <strlen+0x2>
   27a3c:	80 95       	com	r24
   27a3e:	90 95       	com	r25
   27a40:	8e 0f       	add	r24, r30
   27a42:	9f 1f       	adc	r25, r31
   27a44:	08 95       	ret

00027a46 <strnlen>:
   27a46:	fc 01       	movw	r30, r24
   27a48:	61 50       	subi	r22, 0x01	; 1
   27a4a:	70 40       	sbci	r23, 0x00	; 0
   27a4c:	01 90       	ld	r0, Z+
   27a4e:	01 10       	cpse	r0, r1
   27a50:	d8 f7       	brcc	.-10     	; 0x27a48 <strnlen+0x2>
   27a52:	80 95       	com	r24
   27a54:	90 95       	com	r25
   27a56:	8e 0f       	add	r24, r30
   27a58:	9f 1f       	adc	r25, r31
   27a5a:	08 95       	ret

00027a5c <__mulsi_const_10>:
   27a5c:	59 2f       	mov	r21, r25
   27a5e:	48 2f       	mov	r20, r24
   27a60:	37 2f       	mov	r19, r23
   27a62:	26 2f       	mov	r18, r22
   27a64:	66 0f       	add	r22, r22
   27a66:	77 1f       	adc	r23, r23
   27a68:	88 1f       	adc	r24, r24
   27a6a:	99 1f       	adc	r25, r25
   27a6c:	66 0f       	add	r22, r22
   27a6e:	77 1f       	adc	r23, r23
   27a70:	88 1f       	adc	r24, r24
   27a72:	99 1f       	adc	r25, r25
   27a74:	62 0f       	add	r22, r18
   27a76:	73 1f       	adc	r23, r19
   27a78:	84 1f       	adc	r24, r20
   27a7a:	95 1f       	adc	r25, r21
   27a7c:	66 0f       	add	r22, r22
   27a7e:	77 1f       	adc	r23, r23
   27a80:	88 1f       	adc	r24, r24
   27a82:	99 1f       	adc	r25, r25
   27a84:	08 95       	ret

00027a86 <__mulhi_const_10>:
   27a86:	7a e0       	ldi	r23, 0x0A	; 10
   27a88:	97 9f       	mul	r25, r23
   27a8a:	90 2d       	mov	r25, r0
   27a8c:	87 9f       	mul	r24, r23
   27a8e:	80 2d       	mov	r24, r0
   27a90:	91 0d       	add	r25, r1
   27a92:	11 24       	eor	r1, r1
   27a94:	08 95       	ret

00027a96 <fdevopen>:
   27a96:	0f 93       	push	r16
   27a98:	1f 93       	push	r17
   27a9a:	cf 93       	push	r28
   27a9c:	df 93       	push	r29
   27a9e:	00 97       	sbiw	r24, 0x00	; 0
   27aa0:	31 f4       	brne	.+12     	; 0x27aae <fdevopen+0x18>
   27aa2:	61 15       	cp	r22, r1
   27aa4:	71 05       	cpc	r23, r1
   27aa6:	19 f4       	brne	.+6      	; 0x27aae <fdevopen+0x18>
   27aa8:	80 e0       	ldi	r24, 0x00	; 0
   27aaa:	90 e0       	ldi	r25, 0x00	; 0
   27aac:	39 c0       	rjmp	.+114    	; 0x27b20 <fdevopen+0x8a>
   27aae:	8b 01       	movw	r16, r22
   27ab0:	ec 01       	movw	r28, r24
   27ab2:	6e e0       	ldi	r22, 0x0E	; 14
   27ab4:	70 e0       	ldi	r23, 0x00	; 0
   27ab6:	81 e0       	ldi	r24, 0x01	; 1
   27ab8:	90 e0       	ldi	r25, 0x00	; 0
   27aba:	0f d4       	rcall	.+2078   	; 0x282da <calloc>
   27abc:	fc 01       	movw	r30, r24
   27abe:	89 2b       	or	r24, r25
   27ac0:	99 f3       	breq	.-26     	; 0x27aa8 <fdevopen+0x12>
   27ac2:	80 e8       	ldi	r24, 0x80	; 128
   27ac4:	83 83       	std	Z+3, r24	; 0x03
   27ac6:	01 15       	cp	r16, r1
   27ac8:	11 05       	cpc	r17, r1
   27aca:	71 f0       	breq	.+28     	; 0x27ae8 <fdevopen+0x52>
   27acc:	02 87       	std	Z+10, r16	; 0x0a
   27ace:	13 87       	std	Z+11, r17	; 0x0b
   27ad0:	81 e8       	ldi	r24, 0x81	; 129
   27ad2:	83 83       	std	Z+3, r24	; 0x03
   27ad4:	80 91 75 31 	lds	r24, 0x3175	; 0x803175 <__iob>
   27ad8:	90 91 76 31 	lds	r25, 0x3176	; 0x803176 <__iob+0x1>
   27adc:	89 2b       	or	r24, r25
   27ade:	21 f4       	brne	.+8      	; 0x27ae8 <fdevopen+0x52>
   27ae0:	e0 93 75 31 	sts	0x3175, r30	; 0x803175 <__iob>
   27ae4:	f0 93 76 31 	sts	0x3176, r31	; 0x803176 <__iob+0x1>
   27ae8:	20 97       	sbiw	r28, 0x00	; 0
   27aea:	c9 f0       	breq	.+50     	; 0x27b1e <fdevopen+0x88>
   27aec:	c0 87       	std	Z+8, r28	; 0x08
   27aee:	d1 87       	std	Z+9, r29	; 0x09
   27af0:	83 81       	ldd	r24, Z+3	; 0x03
   27af2:	82 60       	ori	r24, 0x02	; 2
   27af4:	83 83       	std	Z+3, r24	; 0x03
   27af6:	80 91 77 31 	lds	r24, 0x3177	; 0x803177 <__iob+0x2>
   27afa:	90 91 78 31 	lds	r25, 0x3178	; 0x803178 <__iob+0x3>
   27afe:	89 2b       	or	r24, r25
   27b00:	71 f4       	brne	.+28     	; 0x27b1e <fdevopen+0x88>
   27b02:	e0 93 77 31 	sts	0x3177, r30	; 0x803177 <__iob+0x2>
   27b06:	f0 93 78 31 	sts	0x3178, r31	; 0x803178 <__iob+0x3>
   27b0a:	80 91 79 31 	lds	r24, 0x3179	; 0x803179 <__iob+0x4>
   27b0e:	90 91 7a 31 	lds	r25, 0x317A	; 0x80317a <__iob+0x5>
   27b12:	89 2b       	or	r24, r25
   27b14:	21 f4       	brne	.+8      	; 0x27b1e <fdevopen+0x88>
   27b16:	e0 93 79 31 	sts	0x3179, r30	; 0x803179 <__iob+0x4>
   27b1a:	f0 93 7a 31 	sts	0x317A, r31	; 0x80317a <__iob+0x5>
   27b1e:	cf 01       	movw	r24, r30
   27b20:	df 91       	pop	r29
   27b22:	cf 91       	pop	r28
   27b24:	1f 91       	pop	r17
   27b26:	0f 91       	pop	r16
   27b28:	08 95       	ret

00027b2a <fputc>:
   27b2a:	0f 93       	push	r16
   27b2c:	1f 93       	push	r17
   27b2e:	cf 93       	push	r28
   27b30:	df 93       	push	r29
   27b32:	fb 01       	movw	r30, r22
   27b34:	23 81       	ldd	r18, Z+3	; 0x03
   27b36:	21 fd       	sbrc	r18, 1
   27b38:	03 c0       	rjmp	.+6      	; 0x27b40 <fputc+0x16>
   27b3a:	8f ef       	ldi	r24, 0xFF	; 255
   27b3c:	9f ef       	ldi	r25, 0xFF	; 255
   27b3e:	2c c0       	rjmp	.+88     	; 0x27b98 <fputc+0x6e>
   27b40:	22 ff       	sbrs	r18, 2
   27b42:	16 c0       	rjmp	.+44     	; 0x27b70 <fputc+0x46>
   27b44:	46 81       	ldd	r20, Z+6	; 0x06
   27b46:	57 81       	ldd	r21, Z+7	; 0x07
   27b48:	24 81       	ldd	r18, Z+4	; 0x04
   27b4a:	35 81       	ldd	r19, Z+5	; 0x05
   27b4c:	42 17       	cp	r20, r18
   27b4e:	53 07       	cpc	r21, r19
   27b50:	44 f4       	brge	.+16     	; 0x27b62 <fputc+0x38>
   27b52:	a0 81       	ld	r26, Z
   27b54:	b1 81       	ldd	r27, Z+1	; 0x01
   27b56:	9d 01       	movw	r18, r26
   27b58:	2f 5f       	subi	r18, 0xFF	; 255
   27b5a:	3f 4f       	sbci	r19, 0xFF	; 255
   27b5c:	20 83       	st	Z, r18
   27b5e:	31 83       	std	Z+1, r19	; 0x01
   27b60:	8c 93       	st	X, r24
   27b62:	26 81       	ldd	r18, Z+6	; 0x06
   27b64:	37 81       	ldd	r19, Z+7	; 0x07
   27b66:	2f 5f       	subi	r18, 0xFF	; 255
   27b68:	3f 4f       	sbci	r19, 0xFF	; 255
   27b6a:	26 83       	std	Z+6, r18	; 0x06
   27b6c:	37 83       	std	Z+7, r19	; 0x07
   27b6e:	14 c0       	rjmp	.+40     	; 0x27b98 <fputc+0x6e>
   27b70:	8b 01       	movw	r16, r22
   27b72:	ec 01       	movw	r28, r24
   27b74:	fb 01       	movw	r30, r22
   27b76:	00 84       	ldd	r0, Z+8	; 0x08
   27b78:	f1 85       	ldd	r31, Z+9	; 0x09
   27b7a:	e0 2d       	mov	r30, r0
   27b7c:	19 95       	eicall
   27b7e:	89 2b       	or	r24, r25
   27b80:	e1 f6       	brne	.-72     	; 0x27b3a <fputc+0x10>
   27b82:	d8 01       	movw	r26, r16
   27b84:	16 96       	adiw	r26, 0x06	; 6
   27b86:	8d 91       	ld	r24, X+
   27b88:	9c 91       	ld	r25, X
   27b8a:	17 97       	sbiw	r26, 0x07	; 7
   27b8c:	01 96       	adiw	r24, 0x01	; 1
   27b8e:	16 96       	adiw	r26, 0x06	; 6
   27b90:	8d 93       	st	X+, r24
   27b92:	9c 93       	st	X, r25
   27b94:	17 97       	sbiw	r26, 0x07	; 7
   27b96:	ce 01       	movw	r24, r28
   27b98:	df 91       	pop	r29
   27b9a:	cf 91       	pop	r28
   27b9c:	1f 91       	pop	r17
   27b9e:	0f 91       	pop	r16
   27ba0:	08 95       	ret

00027ba2 <snprintf_P>:
   27ba2:	0f 93       	push	r16
   27ba4:	1f 93       	push	r17
   27ba6:	cf 93       	push	r28
   27ba8:	df 93       	push	r29
   27baa:	cd b7       	in	r28, 0x3d	; 61
   27bac:	de b7       	in	r29, 0x3e	; 62
   27bae:	2e 97       	sbiw	r28, 0x0e	; 14
   27bb0:	cd bf       	out	0x3d, r28	; 61
   27bb2:	de bf       	out	0x3e, r29	; 62
   27bb4:	0e 89       	ldd	r16, Y+22	; 0x16
   27bb6:	1f 89       	ldd	r17, Y+23	; 0x17
   27bb8:	88 8d       	ldd	r24, Y+24	; 0x18
   27bba:	99 8d       	ldd	r25, Y+25	; 0x19
   27bbc:	2e e0       	ldi	r18, 0x0E	; 14
   27bbe:	2c 83       	std	Y+4, r18	; 0x04
   27bc0:	09 83       	std	Y+1, r16	; 0x01
   27bc2:	1a 83       	std	Y+2, r17	; 0x02
   27bc4:	97 ff       	sbrs	r25, 7
   27bc6:	02 c0       	rjmp	.+4      	; 0x27bcc <snprintf_P+0x2a>
   27bc8:	80 e0       	ldi	r24, 0x00	; 0
   27bca:	90 e8       	ldi	r25, 0x80	; 128
   27bcc:	01 97       	sbiw	r24, 0x01	; 1
   27bce:	8d 83       	std	Y+5, r24	; 0x05
   27bd0:	9e 83       	std	Y+6, r25	; 0x06
   27bd2:	ae 01       	movw	r20, r28
   27bd4:	44 5e       	subi	r20, 0xE4	; 228
   27bd6:	5f 4f       	sbci	r21, 0xFF	; 255
   27bd8:	6a 8d       	ldd	r22, Y+26	; 0x1a
   27bda:	7b 8d       	ldd	r23, Y+27	; 0x1b
   27bdc:	ce 01       	movw	r24, r28
   27bde:	01 96       	adiw	r24, 0x01	; 1
   27be0:	0f 94 a8 34 	call	0x26950	; 0x26950 <vfprintf>
   27be4:	4d 81       	ldd	r20, Y+5	; 0x05
   27be6:	5e 81       	ldd	r21, Y+6	; 0x06
   27be8:	57 fd       	sbrc	r21, 7
   27bea:	0a c0       	rjmp	.+20     	; 0x27c00 <snprintf_P+0x5e>
   27bec:	2f 81       	ldd	r18, Y+7	; 0x07
   27bee:	38 85       	ldd	r19, Y+8	; 0x08
   27bf0:	42 17       	cp	r20, r18
   27bf2:	53 07       	cpc	r21, r19
   27bf4:	0c f4       	brge	.+2      	; 0x27bf8 <snprintf_P+0x56>
   27bf6:	9a 01       	movw	r18, r20
   27bf8:	f8 01       	movw	r30, r16
   27bfa:	e2 0f       	add	r30, r18
   27bfc:	f3 1f       	adc	r31, r19
   27bfe:	10 82       	st	Z, r1
   27c00:	2e 96       	adiw	r28, 0x0e	; 14
   27c02:	cd bf       	out	0x3d, r28	; 61
   27c04:	de bf       	out	0x3e, r29	; 62
   27c06:	df 91       	pop	r29
   27c08:	cf 91       	pop	r28
   27c0a:	1f 91       	pop	r17
   27c0c:	0f 91       	pop	r16
   27c0e:	08 95       	ret

00027c10 <sprintf_P>:
   27c10:	0f 93       	push	r16
   27c12:	1f 93       	push	r17
   27c14:	cf 93       	push	r28
   27c16:	df 93       	push	r29
   27c18:	cd b7       	in	r28, 0x3d	; 61
   27c1a:	de b7       	in	r29, 0x3e	; 62
   27c1c:	2e 97       	sbiw	r28, 0x0e	; 14
   27c1e:	cd bf       	out	0x3d, r28	; 61
   27c20:	de bf       	out	0x3e, r29	; 62
   27c22:	0e 89       	ldd	r16, Y+22	; 0x16
   27c24:	1f 89       	ldd	r17, Y+23	; 0x17
   27c26:	8e e0       	ldi	r24, 0x0E	; 14
   27c28:	8c 83       	std	Y+4, r24	; 0x04
   27c2a:	09 83       	std	Y+1, r16	; 0x01
   27c2c:	1a 83       	std	Y+2, r17	; 0x02
   27c2e:	8f ef       	ldi	r24, 0xFF	; 255
   27c30:	9f e7       	ldi	r25, 0x7F	; 127
   27c32:	8d 83       	std	Y+5, r24	; 0x05
   27c34:	9e 83       	std	Y+6, r25	; 0x06
   27c36:	ae 01       	movw	r20, r28
   27c38:	46 5e       	subi	r20, 0xE6	; 230
   27c3a:	5f 4f       	sbci	r21, 0xFF	; 255
   27c3c:	68 8d       	ldd	r22, Y+24	; 0x18
   27c3e:	79 8d       	ldd	r23, Y+25	; 0x19
   27c40:	ce 01       	movw	r24, r28
   27c42:	01 96       	adiw	r24, 0x01	; 1
   27c44:	0f 94 a8 34 	call	0x26950	; 0x26950 <vfprintf>
   27c48:	ef 81       	ldd	r30, Y+7	; 0x07
   27c4a:	f8 85       	ldd	r31, Y+8	; 0x08
   27c4c:	e0 0f       	add	r30, r16
   27c4e:	f1 1f       	adc	r31, r17
   27c50:	10 82       	st	Z, r1
   27c52:	2e 96       	adiw	r28, 0x0e	; 14
   27c54:	cd bf       	out	0x3d, r28	; 61
   27c56:	de bf       	out	0x3e, r29	; 62
   27c58:	df 91       	pop	r29
   27c5a:	cf 91       	pop	r28
   27c5c:	1f 91       	pop	r17
   27c5e:	0f 91       	pop	r16
   27c60:	08 95       	ret

00027c62 <sscanf_P>:
   27c62:	cf 93       	push	r28
   27c64:	df 93       	push	r29
   27c66:	cd b7       	in	r28, 0x3d	; 61
   27c68:	de b7       	in	r29, 0x3e	; 62
   27c6a:	2e 97       	sbiw	r28, 0x0e	; 14
   27c6c:	cd bf       	out	0x3d, r28	; 61
   27c6e:	de bf       	out	0x3e, r29	; 62
   27c70:	8d e0       	ldi	r24, 0x0D	; 13
   27c72:	8c 83       	std	Y+4, r24	; 0x04
   27c74:	8c 89       	ldd	r24, Y+20	; 0x14
   27c76:	9d 89       	ldd	r25, Y+21	; 0x15
   27c78:	89 83       	std	Y+1, r24	; 0x01
   27c7a:	9a 83       	std	Y+2, r25	; 0x02
   27c7c:	ae 01       	movw	r20, r28
   27c7e:	48 5e       	subi	r20, 0xE8	; 232
   27c80:	5f 4f       	sbci	r21, 0xFF	; 255
   27c82:	6e 89       	ldd	r22, Y+22	; 0x16
   27c84:	7f 89       	ldd	r23, Y+23	; 0x17
   27c86:	ce 01       	movw	r24, r28
   27c88:	01 96       	adiw	r24, 0x01	; 1
   27c8a:	10 d2       	rcall	.+1056   	; 0x280ac <vfscanf>
   27c8c:	2e 96       	adiw	r28, 0x0e	; 14
   27c8e:	cd bf       	out	0x3d, r28	; 61
   27c90:	de bf       	out	0x3e, r29	; 62
   27c92:	df 91       	pop	r29
   27c94:	cf 91       	pop	r28
   27c96:	08 95       	ret

00027c98 <__ultoa_invert>:
   27c98:	fa 01       	movw	r30, r20
   27c9a:	aa 27       	eor	r26, r26
   27c9c:	28 30       	cpi	r18, 0x08	; 8
   27c9e:	51 f1       	breq	.+84     	; 0x27cf4 <__ultoa_invert+0x5c>
   27ca0:	20 31       	cpi	r18, 0x10	; 16
   27ca2:	81 f1       	breq	.+96     	; 0x27d04 <__ultoa_invert+0x6c>
   27ca4:	e8 94       	clt
   27ca6:	6f 93       	push	r22
   27ca8:	6e 7f       	andi	r22, 0xFE	; 254
   27caa:	6e 5f       	subi	r22, 0xFE	; 254
   27cac:	7f 4f       	sbci	r23, 0xFF	; 255
   27cae:	8f 4f       	sbci	r24, 0xFF	; 255
   27cb0:	9f 4f       	sbci	r25, 0xFF	; 255
   27cb2:	af 4f       	sbci	r26, 0xFF	; 255
   27cb4:	b1 e0       	ldi	r27, 0x01	; 1
   27cb6:	3e d0       	rcall	.+124    	; 0x27d34 <__ultoa_invert+0x9c>
   27cb8:	b4 e0       	ldi	r27, 0x04	; 4
   27cba:	3c d0       	rcall	.+120    	; 0x27d34 <__ultoa_invert+0x9c>
   27cbc:	67 0f       	add	r22, r23
   27cbe:	78 1f       	adc	r23, r24
   27cc0:	89 1f       	adc	r24, r25
   27cc2:	9a 1f       	adc	r25, r26
   27cc4:	a1 1d       	adc	r26, r1
   27cc6:	68 0f       	add	r22, r24
   27cc8:	79 1f       	adc	r23, r25
   27cca:	8a 1f       	adc	r24, r26
   27ccc:	91 1d       	adc	r25, r1
   27cce:	a1 1d       	adc	r26, r1
   27cd0:	6a 0f       	add	r22, r26
   27cd2:	71 1d       	adc	r23, r1
   27cd4:	81 1d       	adc	r24, r1
   27cd6:	91 1d       	adc	r25, r1
   27cd8:	a1 1d       	adc	r26, r1
   27cda:	20 d0       	rcall	.+64     	; 0x27d1c <__ultoa_invert+0x84>
   27cdc:	09 f4       	brne	.+2      	; 0x27ce0 <__ultoa_invert+0x48>
   27cde:	68 94       	set
   27ce0:	3f 91       	pop	r19
   27ce2:	2a e0       	ldi	r18, 0x0A	; 10
   27ce4:	26 9f       	mul	r18, r22
   27ce6:	11 24       	eor	r1, r1
   27ce8:	30 19       	sub	r19, r0
   27cea:	30 5d       	subi	r19, 0xD0	; 208
   27cec:	31 93       	st	Z+, r19
   27cee:	de f6       	brtc	.-74     	; 0x27ca6 <__ultoa_invert+0xe>
   27cf0:	cf 01       	movw	r24, r30
   27cf2:	08 95       	ret
   27cf4:	46 2f       	mov	r20, r22
   27cf6:	47 70       	andi	r20, 0x07	; 7
   27cf8:	40 5d       	subi	r20, 0xD0	; 208
   27cfa:	41 93       	st	Z+, r20
   27cfc:	b3 e0       	ldi	r27, 0x03	; 3
   27cfe:	0f d0       	rcall	.+30     	; 0x27d1e <__ultoa_invert+0x86>
   27d00:	c9 f7       	brne	.-14     	; 0x27cf4 <__ultoa_invert+0x5c>
   27d02:	f6 cf       	rjmp	.-20     	; 0x27cf0 <__ultoa_invert+0x58>
   27d04:	46 2f       	mov	r20, r22
   27d06:	4f 70       	andi	r20, 0x0F	; 15
   27d08:	40 5d       	subi	r20, 0xD0	; 208
   27d0a:	4a 33       	cpi	r20, 0x3A	; 58
   27d0c:	18 f0       	brcs	.+6      	; 0x27d14 <__ultoa_invert+0x7c>
   27d0e:	49 5d       	subi	r20, 0xD9	; 217
   27d10:	31 fd       	sbrc	r19, 1
   27d12:	40 52       	subi	r20, 0x20	; 32
   27d14:	41 93       	st	Z+, r20
   27d16:	02 d0       	rcall	.+4      	; 0x27d1c <__ultoa_invert+0x84>
   27d18:	a9 f7       	brne	.-22     	; 0x27d04 <__ultoa_invert+0x6c>
   27d1a:	ea cf       	rjmp	.-44     	; 0x27cf0 <__ultoa_invert+0x58>
   27d1c:	b4 e0       	ldi	r27, 0x04	; 4
   27d1e:	a6 95       	lsr	r26
   27d20:	97 95       	ror	r25
   27d22:	87 95       	ror	r24
   27d24:	77 95       	ror	r23
   27d26:	67 95       	ror	r22
   27d28:	ba 95       	dec	r27
   27d2a:	c9 f7       	brne	.-14     	; 0x27d1e <__ultoa_invert+0x86>
   27d2c:	00 97       	sbiw	r24, 0x00	; 0
   27d2e:	61 05       	cpc	r22, r1
   27d30:	71 05       	cpc	r23, r1
   27d32:	08 95       	ret
   27d34:	9b 01       	movw	r18, r22
   27d36:	ac 01       	movw	r20, r24
   27d38:	0a 2e       	mov	r0, r26
   27d3a:	06 94       	lsr	r0
   27d3c:	57 95       	ror	r21
   27d3e:	47 95       	ror	r20
   27d40:	37 95       	ror	r19
   27d42:	27 95       	ror	r18
   27d44:	ba 95       	dec	r27
   27d46:	c9 f7       	brne	.-14     	; 0x27d3a <__ultoa_invert+0xa2>
   27d48:	62 0f       	add	r22, r18
   27d4a:	73 1f       	adc	r23, r19
   27d4c:	84 1f       	adc	r24, r20
   27d4e:	95 1f       	adc	r25, r21
   27d50:	a0 1d       	adc	r26, r0
   27d52:	08 95       	ret

00027d54 <putval>:
   27d54:	20 fd       	sbrc	r18, 0
   27d56:	09 c0       	rjmp	.+18     	; 0x27d6a <putval+0x16>
   27d58:	fc 01       	movw	r30, r24
   27d5a:	23 fd       	sbrc	r18, 3
   27d5c:	05 c0       	rjmp	.+10     	; 0x27d68 <putval+0x14>
   27d5e:	22 ff       	sbrs	r18, 2
   27d60:	02 c0       	rjmp	.+4      	; 0x27d66 <putval+0x12>
   27d62:	73 83       	std	Z+3, r23	; 0x03
   27d64:	62 83       	std	Z+2, r22	; 0x02
   27d66:	51 83       	std	Z+1, r21	; 0x01
   27d68:	40 83       	st	Z, r20
   27d6a:	08 95       	ret

00027d6c <mulacc>:
   27d6c:	44 fd       	sbrc	r20, 4
   27d6e:	17 c0       	rjmp	.+46     	; 0x27d9e <mulacc+0x32>
   27d70:	46 fd       	sbrc	r20, 6
   27d72:	17 c0       	rjmp	.+46     	; 0x27da2 <mulacc+0x36>
   27d74:	ab 01       	movw	r20, r22
   27d76:	bc 01       	movw	r22, r24
   27d78:	da 01       	movw	r26, r20
   27d7a:	fb 01       	movw	r30, r22
   27d7c:	aa 0f       	add	r26, r26
   27d7e:	bb 1f       	adc	r27, r27
   27d80:	ee 1f       	adc	r30, r30
   27d82:	ff 1f       	adc	r31, r31
   27d84:	10 94       	com	r1
   27d86:	d1 f7       	brne	.-12     	; 0x27d7c <mulacc+0x10>
   27d88:	4a 0f       	add	r20, r26
   27d8a:	5b 1f       	adc	r21, r27
   27d8c:	6e 1f       	adc	r22, r30
   27d8e:	7f 1f       	adc	r23, r31
   27d90:	cb 01       	movw	r24, r22
   27d92:	ba 01       	movw	r22, r20
   27d94:	66 0f       	add	r22, r22
   27d96:	77 1f       	adc	r23, r23
   27d98:	88 1f       	adc	r24, r24
   27d9a:	99 1f       	adc	r25, r25
   27d9c:	09 c0       	rjmp	.+18     	; 0x27db0 <mulacc+0x44>
   27d9e:	33 e0       	ldi	r19, 0x03	; 3
   27da0:	01 c0       	rjmp	.+2      	; 0x27da4 <mulacc+0x38>
   27da2:	34 e0       	ldi	r19, 0x04	; 4
   27da4:	66 0f       	add	r22, r22
   27da6:	77 1f       	adc	r23, r23
   27da8:	88 1f       	adc	r24, r24
   27daa:	99 1f       	adc	r25, r25
   27dac:	31 50       	subi	r19, 0x01	; 1
   27dae:	d1 f7       	brne	.-12     	; 0x27da4 <mulacc+0x38>
   27db0:	62 0f       	add	r22, r18
   27db2:	71 1d       	adc	r23, r1
   27db4:	81 1d       	adc	r24, r1
   27db6:	91 1d       	adc	r25, r1
   27db8:	08 95       	ret

00027dba <skip_spaces>:
   27dba:	0f 93       	push	r16
   27dbc:	1f 93       	push	r17
   27dbe:	cf 93       	push	r28
   27dc0:	df 93       	push	r29
   27dc2:	8c 01       	movw	r16, r24
   27dc4:	c8 01       	movw	r24, r16
   27dc6:	2a d5       	rcall	.+2644   	; 0x2881c <fgetc>
   27dc8:	ec 01       	movw	r28, r24
   27dca:	97 fd       	sbrc	r25, 7
   27dcc:	06 c0       	rjmp	.+12     	; 0x27dda <skip_spaces+0x20>
   27dce:	a7 dd       	rcall	.-1202   	; 0x2791e <isspace>
   27dd0:	89 2b       	or	r24, r25
   27dd2:	c1 f7       	brne	.-16     	; 0x27dc4 <skip_spaces+0xa>
   27dd4:	b8 01       	movw	r22, r16
   27dd6:	ce 01       	movw	r24, r28
   27dd8:	5f d5       	rcall	.+2750   	; 0x28898 <ungetc>
   27dda:	ce 01       	movw	r24, r28
   27ddc:	df 91       	pop	r29
   27dde:	cf 91       	pop	r28
   27de0:	1f 91       	pop	r17
   27de2:	0f 91       	pop	r16
   27de4:	08 95       	ret

00027de6 <conv_int>:
   27de6:	8f 92       	push	r8
   27de8:	9f 92       	push	r9
   27dea:	af 92       	push	r10
   27dec:	bf 92       	push	r11
   27dee:	ef 92       	push	r14
   27df0:	ff 92       	push	r15
   27df2:	0f 93       	push	r16
   27df4:	1f 93       	push	r17
   27df6:	cf 93       	push	r28
   27df8:	df 93       	push	r29
   27dfa:	8c 01       	movw	r16, r24
   27dfc:	d6 2f       	mov	r29, r22
   27dfe:	7a 01       	movw	r14, r20
   27e00:	b2 2e       	mov	r11, r18
   27e02:	0c d5       	rcall	.+2584   	; 0x2881c <fgetc>
   27e04:	9c 01       	movw	r18, r24
   27e06:	33 27       	eor	r19, r19
   27e08:	2b 32       	cpi	r18, 0x2B	; 43
   27e0a:	31 05       	cpc	r19, r1
   27e0c:	31 f0       	breq	.+12     	; 0x27e1a <conv_int+0x34>
   27e0e:	2d 32       	cpi	r18, 0x2D	; 45
   27e10:	31 05       	cpc	r19, r1
   27e12:	59 f4       	brne	.+22     	; 0x27e2a <conv_int+0x44>
   27e14:	8b 2d       	mov	r24, r11
   27e16:	80 68       	ori	r24, 0x80	; 128
   27e18:	b8 2e       	mov	r11, r24
   27e1a:	d1 50       	subi	r29, 0x01	; 1
   27e1c:	11 f4       	brne	.+4      	; 0x27e22 <conv_int+0x3c>
   27e1e:	80 e0       	ldi	r24, 0x00	; 0
   27e20:	61 c0       	rjmp	.+194    	; 0x27ee4 <conv_int+0xfe>
   27e22:	c8 01       	movw	r24, r16
   27e24:	fb d4       	rcall	.+2550   	; 0x2881c <fgetc>
   27e26:	97 fd       	sbrc	r25, 7
   27e28:	fa cf       	rjmp	.-12     	; 0x27e1e <conv_int+0x38>
   27e2a:	cb 2d       	mov	r28, r11
   27e2c:	cd 7f       	andi	r28, 0xFD	; 253
   27e2e:	2b 2d       	mov	r18, r11
   27e30:	20 73       	andi	r18, 0x30	; 48
   27e32:	f9 f4       	brne	.+62     	; 0x27e72 <conv_int+0x8c>
   27e34:	80 33       	cpi	r24, 0x30	; 48
   27e36:	e9 f4       	brne	.+58     	; 0x27e72 <conv_int+0x8c>
   27e38:	aa 24       	eor	r10, r10
   27e3a:	aa 94       	dec	r10
   27e3c:	ad 0e       	add	r10, r29
   27e3e:	09 f4       	brne	.+2      	; 0x27e42 <conv_int+0x5c>
   27e40:	3e c0       	rjmp	.+124    	; 0x27ebe <conv_int+0xd8>
   27e42:	c8 01       	movw	r24, r16
   27e44:	eb d4       	rcall	.+2518   	; 0x2881c <fgetc>
   27e46:	97 fd       	sbrc	r25, 7
   27e48:	3a c0       	rjmp	.+116    	; 0x27ebe <conv_int+0xd8>
   27e4a:	9c 01       	movw	r18, r24
   27e4c:	2f 7d       	andi	r18, 0xDF	; 223
   27e4e:	33 27       	eor	r19, r19
   27e50:	28 35       	cpi	r18, 0x58	; 88
   27e52:	31 05       	cpc	r19, r1
   27e54:	41 f4       	brne	.+16     	; 0x27e66 <conv_int+0x80>
   27e56:	c2 64       	ori	r28, 0x42	; 66
   27e58:	d2 50       	subi	r29, 0x02	; 2
   27e5a:	89 f1       	breq	.+98     	; 0x27ebe <conv_int+0xd8>
   27e5c:	c8 01       	movw	r24, r16
   27e5e:	de d4       	rcall	.+2492   	; 0x2881c <fgetc>
   27e60:	97 ff       	sbrs	r25, 7
   27e62:	07 c0       	rjmp	.+14     	; 0x27e72 <conv_int+0x8c>
   27e64:	2c c0       	rjmp	.+88     	; 0x27ebe <conv_int+0xd8>
   27e66:	b6 fe       	sbrs	r11, 6
   27e68:	02 c0       	rjmp	.+4      	; 0x27e6e <conv_int+0x88>
   27e6a:	c2 60       	ori	r28, 0x02	; 2
   27e6c:	01 c0       	rjmp	.+2      	; 0x27e70 <conv_int+0x8a>
   27e6e:	c2 61       	ori	r28, 0x12	; 18
   27e70:	da 2d       	mov	r29, r10
   27e72:	81 2c       	mov	r8, r1
   27e74:	91 2c       	mov	r9, r1
   27e76:	54 01       	movw	r10, r8
   27e78:	20 ed       	ldi	r18, 0xD0	; 208
   27e7a:	28 0f       	add	r18, r24
   27e7c:	28 30       	cpi	r18, 0x08	; 8
   27e7e:	78 f0       	brcs	.+30     	; 0x27e9e <conv_int+0xb8>
   27e80:	c4 ff       	sbrs	r28, 4
   27e82:	03 c0       	rjmp	.+6      	; 0x27e8a <conv_int+0xa4>
   27e84:	b8 01       	movw	r22, r16
   27e86:	08 d5       	rcall	.+2576   	; 0x28898 <ungetc>
   27e88:	17 c0       	rjmp	.+46     	; 0x27eb8 <conv_int+0xd2>
   27e8a:	2a 30       	cpi	r18, 0x0A	; 10
   27e8c:	40 f0       	brcs	.+16     	; 0x27e9e <conv_int+0xb8>
   27e8e:	c6 ff       	sbrs	r28, 6
   27e90:	f9 cf       	rjmp	.-14     	; 0x27e84 <conv_int+0x9e>
   27e92:	2f 7d       	andi	r18, 0xDF	; 223
   27e94:	3f ee       	ldi	r19, 0xEF	; 239
   27e96:	32 0f       	add	r19, r18
   27e98:	36 30       	cpi	r19, 0x06	; 6
   27e9a:	a0 f7       	brcc	.-24     	; 0x27e84 <conv_int+0x9e>
   27e9c:	27 50       	subi	r18, 0x07	; 7
   27e9e:	4c 2f       	mov	r20, r28
   27ea0:	c5 01       	movw	r24, r10
   27ea2:	b4 01       	movw	r22, r8
   27ea4:	63 df       	rcall	.-314    	; 0x27d6c <mulacc>
   27ea6:	4b 01       	movw	r8, r22
   27ea8:	5c 01       	movw	r10, r24
   27eaa:	c2 60       	ori	r28, 0x02	; 2
   27eac:	d1 50       	subi	r29, 0x01	; 1
   27eae:	51 f0       	breq	.+20     	; 0x27ec4 <conv_int+0xde>
   27eb0:	c8 01       	movw	r24, r16
   27eb2:	b4 d4       	rcall	.+2408   	; 0x2881c <fgetc>
   27eb4:	97 ff       	sbrs	r25, 7
   27eb6:	e0 cf       	rjmp	.-64     	; 0x27e78 <conv_int+0x92>
   27eb8:	c1 fd       	sbrc	r28, 1
   27eba:	04 c0       	rjmp	.+8      	; 0x27ec4 <conv_int+0xde>
   27ebc:	b0 cf       	rjmp	.-160    	; 0x27e1e <conv_int+0x38>
   27ebe:	81 2c       	mov	r8, r1
   27ec0:	91 2c       	mov	r9, r1
   27ec2:	54 01       	movw	r10, r8
   27ec4:	c7 ff       	sbrs	r28, 7
   27ec6:	08 c0       	rjmp	.+16     	; 0x27ed8 <conv_int+0xf2>
   27ec8:	b0 94       	com	r11
   27eca:	a0 94       	com	r10
   27ecc:	90 94       	com	r9
   27ece:	80 94       	com	r8
   27ed0:	81 1c       	adc	r8, r1
   27ed2:	91 1c       	adc	r9, r1
   27ed4:	a1 1c       	adc	r10, r1
   27ed6:	b1 1c       	adc	r11, r1
   27ed8:	2c 2f       	mov	r18, r28
   27eda:	b5 01       	movw	r22, r10
   27edc:	a4 01       	movw	r20, r8
   27ede:	c7 01       	movw	r24, r14
   27ee0:	39 df       	rcall	.-398    	; 0x27d54 <putval>
   27ee2:	81 e0       	ldi	r24, 0x01	; 1
   27ee4:	df 91       	pop	r29
   27ee6:	cf 91       	pop	r28
   27ee8:	1f 91       	pop	r17
   27eea:	0f 91       	pop	r16
   27eec:	ff 90       	pop	r15
   27eee:	ef 90       	pop	r14
   27ef0:	bf 90       	pop	r11
   27ef2:	af 90       	pop	r10
   27ef4:	9f 90       	pop	r9
   27ef6:	8f 90       	pop	r8
   27ef8:	08 95       	ret

00027efa <conv_brk>:
   27efa:	5f 92       	push	r5
   27efc:	6f 92       	push	r6
   27efe:	7f 92       	push	r7
   27f00:	8f 92       	push	r8
   27f02:	9f 92       	push	r9
   27f04:	af 92       	push	r10
   27f06:	bf 92       	push	r11
   27f08:	cf 92       	push	r12
   27f0a:	df 92       	push	r13
   27f0c:	ef 92       	push	r14
   27f0e:	ff 92       	push	r15
   27f10:	0f 93       	push	r16
   27f12:	1f 93       	push	r17
   27f14:	cf 93       	push	r28
   27f16:	df 93       	push	r29
   27f18:	cd b7       	in	r28, 0x3d	; 61
   27f1a:	de b7       	in	r29, 0x3e	; 62
   27f1c:	a0 97       	sbiw	r28, 0x20	; 32
   27f1e:	cd bf       	out	0x3d, r28	; 61
   27f20:	de bf       	out	0x3e, r29	; 62
   27f22:	5c 01       	movw	r10, r24
   27f24:	96 2e       	mov	r9, r22
   27f26:	7a 01       	movw	r14, r20
   27f28:	f9 01       	movw	r30, r18
   27f2a:	8e 01       	movw	r16, r28
   27f2c:	0f 5f       	subi	r16, 0xFF	; 255
   27f2e:	1f 4f       	sbci	r17, 0xFF	; 255
   27f30:	68 01       	movw	r12, r16
   27f32:	80 e2       	ldi	r24, 0x20	; 32
   27f34:	d8 01       	movw	r26, r16
   27f36:	1d 92       	st	X+, r1
   27f38:	8a 95       	dec	r24
   27f3a:	e9 f7       	brne	.-6      	; 0x27f36 <conv_brk+0x3c>
   27f3c:	d5 01       	movw	r26, r10
   27f3e:	13 96       	adiw	r26, 0x03	; 3
   27f40:	8c 90       	ld	r8, X
   27f42:	80 e0       	ldi	r24, 0x00	; 0
   27f44:	90 e0       	ldi	r25, 0x00	; 0
   27f46:	61 2c       	mov	r6, r1
   27f48:	71 2c       	mov	r7, r1
   27f4a:	30 e0       	ldi	r19, 0x00	; 0
   27f4c:	61 e0       	ldi	r22, 0x01	; 1
   27f4e:	70 e0       	ldi	r23, 0x00	; 0
   27f50:	83 fc       	sbrc	r8, 3
   27f52:	25 91       	lpm	r18, Z+
   27f54:	83 fe       	sbrs	r8, 3
   27f56:	21 91       	ld	r18, Z+
   27f58:	8f 01       	movw	r16, r30
   27f5a:	52 2e       	mov	r5, r18
   27f5c:	21 11       	cpse	r18, r1
   27f5e:	03 c0       	rjmp	.+6      	; 0x27f66 <conv_brk+0x6c>
   27f60:	80 e0       	ldi	r24, 0x00	; 0
   27f62:	90 e0       	ldi	r25, 0x00	; 0
   27f64:	90 c0       	rjmp	.+288    	; 0x28086 <conv_brk+0x18c>
   27f66:	2e 35       	cpi	r18, 0x5E	; 94
   27f68:	11 f4       	brne	.+4      	; 0x27f6e <conv_brk+0x74>
   27f6a:	00 97       	sbiw	r24, 0x00	; 0
   27f6c:	51 f1       	breq	.+84     	; 0x27fc2 <conv_brk+0xc8>
   27f6e:	43 2f       	mov	r20, r19
   27f70:	50 e0       	ldi	r21, 0x00	; 0
   27f72:	48 17       	cp	r20, r24
   27f74:	59 07       	cpc	r21, r25
   27f76:	3c f4       	brge	.+14     	; 0x27f86 <conv_brk+0x8c>
   27f78:	2d 35       	cpi	r18, 0x5D	; 93
   27f7a:	59 f1       	breq	.+86     	; 0x27fd2 <conv_brk+0xd8>
   27f7c:	2d 32       	cpi	r18, 0x2D	; 45
   27f7e:	19 f4       	brne	.+6      	; 0x27f86 <conv_brk+0x8c>
   27f80:	77 20       	and	r7, r7
   27f82:	09 f1       	breq	.+66     	; 0x27fc6 <conv_brk+0xcc>
   27f84:	03 c0       	rjmp	.+6      	; 0x27f8c <conv_brk+0x92>
   27f86:	77 20       	and	r7, r7
   27f88:	09 f4       	brne	.+2      	; 0x27f8c <conv_brk+0x92>
   27f8a:	68 c0       	rjmp	.+208    	; 0x2805c <conv_brk+0x162>
   27f8c:	45 2d       	mov	r20, r5
   27f8e:	46 95       	lsr	r20
   27f90:	46 95       	lsr	r20
   27f92:	46 95       	lsr	r20
   27f94:	d6 01       	movw	r26, r12
   27f96:	a4 0f       	add	r26, r20
   27f98:	b1 1d       	adc	r27, r1
   27f9a:	45 2d       	mov	r20, r5
   27f9c:	47 70       	andi	r20, 0x07	; 7
   27f9e:	8b 01       	movw	r16, r22
   27fa0:	02 c0       	rjmp	.+4      	; 0x27fa6 <conv_brk+0xac>
   27fa2:	00 0f       	add	r16, r16
   27fa4:	11 1f       	adc	r17, r17
   27fa6:	4a 95       	dec	r20
   27fa8:	e2 f7       	brpl	.-8      	; 0x27fa2 <conv_brk+0xa8>
   27faa:	a8 01       	movw	r20, r16
   27fac:	5c 91       	ld	r21, X
   27fae:	45 2b       	or	r20, r21
   27fb0:	4c 93       	st	X, r20
   27fb2:	65 14       	cp	r6, r5
   27fb4:	59 f0       	breq	.+22     	; 0x27fcc <conv_brk+0xd2>
   27fb6:	56 14       	cp	r5, r6
   27fb8:	10 f4       	brcc	.+4      	; 0x27fbe <conv_brk+0xc4>
   27fba:	53 94       	inc	r5
   27fbc:	e7 cf       	rjmp	.-50     	; 0x27f8c <conv_brk+0x92>
   27fbe:	5a 94       	dec	r5
   27fc0:	e5 cf       	rjmp	.-54     	; 0x27f8c <conv_brk+0x92>
   27fc2:	31 e0       	ldi	r19, 0x01	; 1
   27fc4:	04 c0       	rjmp	.+8      	; 0x27fce <conv_brk+0xd4>
   27fc6:	77 24       	eor	r7, r7
   27fc8:	73 94       	inc	r7
   27fca:	01 c0       	rjmp	.+2      	; 0x27fce <conv_brk+0xd4>
   27fcc:	71 2c       	mov	r7, r1
   27fce:	01 96       	adiw	r24, 0x01	; 1
   27fd0:	bf cf       	rjmp	.-130    	; 0x27f50 <conv_brk+0x56>
   27fd2:	77 20       	and	r7, r7
   27fd4:	19 f0       	breq	.+6      	; 0x27fdc <conv_brk+0xe2>
   27fd6:	8e 81       	ldd	r24, Y+6	; 0x06
   27fd8:	80 62       	ori	r24, 0x20	; 32
   27fda:	8e 83       	std	Y+6, r24	; 0x06
   27fdc:	31 11       	cpse	r19, r1
   27fde:	03 c0       	rjmp	.+6      	; 0x27fe6 <conv_brk+0xec>
   27fe0:	88 24       	eor	r8, r8
   27fe2:	83 94       	inc	r8
   27fe4:	17 c0       	rjmp	.+46     	; 0x28014 <conv_brk+0x11a>
   27fe6:	f6 01       	movw	r30, r12
   27fe8:	9e 01       	movw	r18, r28
   27fea:	2f 5d       	subi	r18, 0xDF	; 223
   27fec:	3f 4f       	sbci	r19, 0xFF	; 255
   27fee:	80 81       	ld	r24, Z
   27ff0:	80 95       	com	r24
   27ff2:	81 93       	st	Z+, r24
   27ff4:	2e 17       	cp	r18, r30
   27ff6:	3f 07       	cpc	r19, r31
   27ff8:	d1 f7       	brne	.-12     	; 0x27fee <conv_brk+0xf4>
   27ffa:	f2 cf       	rjmp	.-28     	; 0x27fe0 <conv_brk+0xe6>
   27ffc:	e1 14       	cp	r14, r1
   27ffe:	f1 04       	cpc	r15, r1
   28000:	29 f0       	breq	.+10     	; 0x2800c <conv_brk+0x112>
   28002:	d7 01       	movw	r26, r14
   28004:	8c 93       	st	X, r24
   28006:	f7 01       	movw	r30, r14
   28008:	31 96       	adiw	r30, 0x01	; 1
   2800a:	7f 01       	movw	r14, r30
   2800c:	9a 94       	dec	r9
   2800e:	81 2c       	mov	r8, r1
   28010:	99 20       	and	r9, r9
   28012:	e9 f0       	breq	.+58     	; 0x2804e <conv_brk+0x154>
   28014:	c5 01       	movw	r24, r10
   28016:	02 d4       	rcall	.+2052   	; 0x2881c <fgetc>
   28018:	97 fd       	sbrc	r25, 7
   2801a:	17 c0       	rjmp	.+46     	; 0x2804a <conv_brk+0x150>
   2801c:	fc 01       	movw	r30, r24
   2801e:	ff 27       	eor	r31, r31
   28020:	23 e0       	ldi	r18, 0x03	; 3
   28022:	f5 95       	asr	r31
   28024:	e7 95       	ror	r30
   28026:	2a 95       	dec	r18
   28028:	e1 f7       	brne	.-8      	; 0x28022 <conv_brk+0x128>
   2802a:	ec 0d       	add	r30, r12
   2802c:	fd 1d       	adc	r31, r13
   2802e:	20 81       	ld	r18, Z
   28030:	30 e0       	ldi	r19, 0x00	; 0
   28032:	ac 01       	movw	r20, r24
   28034:	47 70       	andi	r20, 0x07	; 7
   28036:	55 27       	eor	r21, r21
   28038:	02 c0       	rjmp	.+4      	; 0x2803e <conv_brk+0x144>
   2803a:	35 95       	asr	r19
   2803c:	27 95       	ror	r18
   2803e:	4a 95       	dec	r20
   28040:	e2 f7       	brpl	.-8      	; 0x2803a <conv_brk+0x140>
   28042:	20 fd       	sbrc	r18, 0
   28044:	db cf       	rjmp	.-74     	; 0x27ffc <conv_brk+0x102>
   28046:	b5 01       	movw	r22, r10
   28048:	27 d4       	rcall	.+2126   	; 0x28898 <ungetc>
   2804a:	81 10       	cpse	r8, r1
   2804c:	89 cf       	rjmp	.-238    	; 0x27f60 <conv_brk+0x66>
   2804e:	e1 14       	cp	r14, r1
   28050:	f1 04       	cpc	r15, r1
   28052:	11 f0       	breq	.+4      	; 0x28058 <conv_brk+0x15e>
   28054:	d7 01       	movw	r26, r14
   28056:	1c 92       	st	X, r1
   28058:	c8 01       	movw	r24, r16
   2805a:	15 c0       	rjmp	.+42     	; 0x28086 <conv_brk+0x18c>
   2805c:	42 2f       	mov	r20, r18
   2805e:	46 95       	lsr	r20
   28060:	46 95       	lsr	r20
   28062:	46 95       	lsr	r20
   28064:	d6 01       	movw	r26, r12
   28066:	a4 0f       	add	r26, r20
   28068:	b1 1d       	adc	r27, r1
   2806a:	42 2f       	mov	r20, r18
   2806c:	47 70       	andi	r20, 0x07	; 7
   2806e:	8b 01       	movw	r16, r22
   28070:	02 c0       	rjmp	.+4      	; 0x28076 <conv_brk+0x17c>
   28072:	00 0f       	add	r16, r16
   28074:	11 1f       	adc	r17, r17
   28076:	4a 95       	dec	r20
   28078:	e2 f7       	brpl	.-8      	; 0x28072 <conv_brk+0x178>
   2807a:	a8 01       	movw	r20, r16
   2807c:	5c 91       	ld	r21, X
   2807e:	45 2b       	or	r20, r21
   28080:	4c 93       	st	X, r20
   28082:	62 2e       	mov	r6, r18
   28084:	a4 cf       	rjmp	.-184    	; 0x27fce <conv_brk+0xd4>
   28086:	a0 96       	adiw	r28, 0x20	; 32
   28088:	cd bf       	out	0x3d, r28	; 61
   2808a:	de bf       	out	0x3e, r29	; 62
   2808c:	df 91       	pop	r29
   2808e:	cf 91       	pop	r28
   28090:	1f 91       	pop	r17
   28092:	0f 91       	pop	r16
   28094:	ff 90       	pop	r15
   28096:	ef 90       	pop	r14
   28098:	df 90       	pop	r13
   2809a:	cf 90       	pop	r12
   2809c:	bf 90       	pop	r11
   2809e:	af 90       	pop	r10
   280a0:	9f 90       	pop	r9
   280a2:	8f 90       	pop	r8
   280a4:	7f 90       	pop	r7
   280a6:	6f 90       	pop	r6
   280a8:	5f 90       	pop	r5
   280aa:	08 95       	ret

000280ac <vfscanf>:
   280ac:	5f 92       	push	r5
   280ae:	6f 92       	push	r6
   280b0:	7f 92       	push	r7
   280b2:	8f 92       	push	r8
   280b4:	9f 92       	push	r9
   280b6:	af 92       	push	r10
   280b8:	bf 92       	push	r11
   280ba:	cf 92       	push	r12
   280bc:	df 92       	push	r13
   280be:	ef 92       	push	r14
   280c0:	ff 92       	push	r15
   280c2:	0f 93       	push	r16
   280c4:	1f 93       	push	r17
   280c6:	cf 93       	push	r28
   280c8:	df 93       	push	r29
   280ca:	6c 01       	movw	r12, r24
   280cc:	eb 01       	movw	r28, r22
   280ce:	5a 01       	movw	r10, r20
   280d0:	fc 01       	movw	r30, r24
   280d2:	16 82       	std	Z+6, r1	; 0x06
   280d4:	17 82       	std	Z+7, r1	; 0x07
   280d6:	51 2c       	mov	r5, r1
   280d8:	f6 01       	movw	r30, r12
   280da:	e3 80       	ldd	r14, Z+3	; 0x03
   280dc:	fe 01       	movw	r30, r28
   280de:	e3 fc       	sbrc	r14, 3
   280e0:	85 91       	lpm	r24, Z+
   280e2:	e3 fe       	sbrs	r14, 3
   280e4:	81 91       	ld	r24, Z+
   280e6:	18 2f       	mov	r17, r24
   280e8:	ef 01       	movw	r28, r30
   280ea:	88 23       	and	r24, r24
   280ec:	09 f4       	brne	.+2      	; 0x280f0 <vfscanf+0x44>
   280ee:	e0 c0       	rjmp	.+448    	; 0x282b0 <vfscanf+0x204>
   280f0:	90 e0       	ldi	r25, 0x00	; 0
   280f2:	15 dc       	rcall	.-2006   	; 0x2791e <isspace>
   280f4:	89 2b       	or	r24, r25
   280f6:	19 f0       	breq	.+6      	; 0x280fe <vfscanf+0x52>
   280f8:	c6 01       	movw	r24, r12
   280fa:	5f de       	rcall	.-834    	; 0x27dba <skip_spaces>
   280fc:	ed cf       	rjmp	.-38     	; 0x280d8 <vfscanf+0x2c>
   280fe:	15 32       	cpi	r17, 0x25	; 37
   28100:	41 f4       	brne	.+16     	; 0x28112 <vfscanf+0x66>
   28102:	fe 01       	movw	r30, r28
   28104:	e3 fc       	sbrc	r14, 3
   28106:	15 91       	lpm	r17, Z+
   28108:	e3 fe       	sbrs	r14, 3
   2810a:	11 91       	ld	r17, Z+
   2810c:	ef 01       	movw	r28, r30
   2810e:	15 32       	cpi	r17, 0x25	; 37
   28110:	71 f4       	brne	.+28     	; 0x2812e <vfscanf+0x82>
   28112:	c6 01       	movw	r24, r12
   28114:	83 d3       	rcall	.+1798   	; 0x2881c <fgetc>
   28116:	97 fd       	sbrc	r25, 7
   28118:	c9 c0       	rjmp	.+402    	; 0x282ac <vfscanf+0x200>
   2811a:	41 2f       	mov	r20, r17
   2811c:	50 e0       	ldi	r21, 0x00	; 0
   2811e:	9c 01       	movw	r18, r24
   28120:	33 27       	eor	r19, r19
   28122:	24 17       	cp	r18, r20
   28124:	35 07       	cpc	r19, r21
   28126:	c1 f2       	breq	.-80     	; 0x280d8 <vfscanf+0x2c>
   28128:	b6 01       	movw	r22, r12
   2812a:	b6 d3       	rcall	.+1900   	; 0x28898 <ungetc>
   2812c:	c1 c0       	rjmp	.+386    	; 0x282b0 <vfscanf+0x204>
   2812e:	1a 32       	cpi	r17, 0x2A	; 42
   28130:	39 f4       	brne	.+14     	; 0x28140 <vfscanf+0x94>
   28132:	e3 fc       	sbrc	r14, 3
   28134:	15 91       	lpm	r17, Z+
   28136:	e3 fe       	sbrs	r14, 3
   28138:	11 91       	ld	r17, Z+
   2813a:	ef 01       	movw	r28, r30
   2813c:	01 e0       	ldi	r16, 0x01	; 1
   2813e:	01 c0       	rjmp	.+2      	; 0x28142 <vfscanf+0x96>
   28140:	00 e0       	ldi	r16, 0x00	; 0
   28142:	f1 2c       	mov	r15, r1
   28144:	20 ed       	ldi	r18, 0xD0	; 208
   28146:	21 0f       	add	r18, r17
   28148:	2a 30       	cpi	r18, 0x0A	; 10
   2814a:	78 f4       	brcc	.+30     	; 0x2816a <vfscanf+0xbe>
   2814c:	02 60       	ori	r16, 0x02	; 2
   2814e:	6f 2d       	mov	r22, r15
   28150:	70 e0       	ldi	r23, 0x00	; 0
   28152:	80 e0       	ldi	r24, 0x00	; 0
   28154:	90 e0       	ldi	r25, 0x00	; 0
   28156:	40 e2       	ldi	r20, 0x20	; 32
   28158:	09 de       	rcall	.-1006   	; 0x27d6c <mulacc>
   2815a:	f6 2e       	mov	r15, r22
   2815c:	fe 01       	movw	r30, r28
   2815e:	e3 fc       	sbrc	r14, 3
   28160:	15 91       	lpm	r17, Z+
   28162:	e3 fe       	sbrs	r14, 3
   28164:	11 91       	ld	r17, Z+
   28166:	ef 01       	movw	r28, r30
   28168:	ed cf       	rjmp	.-38     	; 0x28144 <vfscanf+0x98>
   2816a:	01 ff       	sbrs	r16, 1
   2816c:	03 c0       	rjmp	.+6      	; 0x28174 <vfscanf+0xc8>
   2816e:	f1 10       	cpse	r15, r1
   28170:	03 c0       	rjmp	.+6      	; 0x28178 <vfscanf+0xcc>
   28172:	9e c0       	rjmp	.+316    	; 0x282b0 <vfscanf+0x204>
   28174:	ff 24       	eor	r15, r15
   28176:	fa 94       	dec	r15
   28178:	18 36       	cpi	r17, 0x68	; 104
   2817a:	19 f0       	breq	.+6      	; 0x28182 <vfscanf+0xd6>
   2817c:	1c 36       	cpi	r17, 0x6C	; 108
   2817e:	51 f0       	breq	.+20     	; 0x28194 <vfscanf+0xe8>
   28180:	10 c0       	rjmp	.+32     	; 0x281a2 <vfscanf+0xf6>
   28182:	fe 01       	movw	r30, r28
   28184:	e3 fc       	sbrc	r14, 3
   28186:	15 91       	lpm	r17, Z+
   28188:	e3 fe       	sbrs	r14, 3
   2818a:	11 91       	ld	r17, Z+
   2818c:	ef 01       	movw	r28, r30
   2818e:	18 36       	cpi	r17, 0x68	; 104
   28190:	41 f4       	brne	.+16     	; 0x281a2 <vfscanf+0xf6>
   28192:	08 60       	ori	r16, 0x08	; 8
   28194:	04 60       	ori	r16, 0x04	; 4
   28196:	fe 01       	movw	r30, r28
   28198:	e3 fc       	sbrc	r14, 3
   2819a:	15 91       	lpm	r17, Z+
   2819c:	e3 fe       	sbrs	r14, 3
   2819e:	11 91       	ld	r17, Z+
   281a0:	ef 01       	movw	r28, r30
   281a2:	11 23       	and	r17, r17
   281a4:	09 f4       	brne	.+2      	; 0x281a8 <vfscanf+0xfc>
   281a6:	84 c0       	rjmp	.+264    	; 0x282b0 <vfscanf+0x204>
   281a8:	61 2f       	mov	r22, r17
   281aa:	70 e0       	ldi	r23, 0x00	; 0
   281ac:	84 e4       	ldi	r24, 0x44	; 68
   281ae:	94 e0       	ldi	r25, 0x04	; 4
   281b0:	2a d3       	rcall	.+1620   	; 0x28806 <strchr_P>
   281b2:	89 2b       	or	r24, r25
   281b4:	09 f4       	brne	.+2      	; 0x281b8 <vfscanf+0x10c>
   281b6:	7c c0       	rjmp	.+248    	; 0x282b0 <vfscanf+0x204>
   281b8:	00 fd       	sbrc	r16, 0
   281ba:	07 c0       	rjmp	.+14     	; 0x281ca <vfscanf+0x11e>
   281bc:	f5 01       	movw	r30, r10
   281be:	80 80       	ld	r8, Z
   281c0:	91 80       	ldd	r9, Z+1	; 0x01
   281c2:	c5 01       	movw	r24, r10
   281c4:	02 96       	adiw	r24, 0x02	; 2
   281c6:	5c 01       	movw	r10, r24
   281c8:	02 c0       	rjmp	.+4      	; 0x281ce <vfscanf+0x122>
   281ca:	81 2c       	mov	r8, r1
   281cc:	91 2c       	mov	r9, r1
   281ce:	1e 36       	cpi	r17, 0x6E	; 110
   281d0:	49 f4       	brne	.+18     	; 0x281e4 <vfscanf+0x138>
   281d2:	f6 01       	movw	r30, r12
   281d4:	46 81       	ldd	r20, Z+6	; 0x06
   281d6:	57 81       	ldd	r21, Z+7	; 0x07
   281d8:	60 e0       	ldi	r22, 0x00	; 0
   281da:	70 e0       	ldi	r23, 0x00	; 0
   281dc:	20 2f       	mov	r18, r16
   281de:	c4 01       	movw	r24, r8
   281e0:	b9 dd       	rcall	.-1166   	; 0x27d54 <putval>
   281e2:	7a cf       	rjmp	.-268    	; 0x280d8 <vfscanf+0x2c>
   281e4:	13 36       	cpi	r17, 0x63	; 99
   281e6:	a1 f4       	brne	.+40     	; 0x28210 <vfscanf+0x164>
   281e8:	01 fd       	sbrc	r16, 1
   281ea:	02 c0       	rjmp	.+4      	; 0x281f0 <vfscanf+0x144>
   281ec:	ff 24       	eor	r15, r15
   281ee:	f3 94       	inc	r15
   281f0:	c6 01       	movw	r24, r12
   281f2:	14 d3       	rcall	.+1576   	; 0x2881c <fgetc>
   281f4:	97 fd       	sbrc	r25, 7
   281f6:	5a c0       	rjmp	.+180    	; 0x282ac <vfscanf+0x200>
   281f8:	81 14       	cp	r8, r1
   281fa:	91 04       	cpc	r9, r1
   281fc:	29 f0       	breq	.+10     	; 0x28208 <vfscanf+0x15c>
   281fe:	f4 01       	movw	r30, r8
   28200:	80 83       	st	Z, r24
   28202:	c4 01       	movw	r24, r8
   28204:	01 96       	adiw	r24, 0x01	; 1
   28206:	4c 01       	movw	r8, r24
   28208:	fa 94       	dec	r15
   2820a:	f1 10       	cpse	r15, r1
   2820c:	f1 cf       	rjmp	.-30     	; 0x281f0 <vfscanf+0x144>
   2820e:	4a c0       	rjmp	.+148    	; 0x282a4 <vfscanf+0x1f8>
   28210:	1b 35       	cpi	r17, 0x5B	; 91
   28212:	51 f4       	brne	.+20     	; 0x28228 <vfscanf+0x17c>
   28214:	9e 01       	movw	r18, r28
   28216:	a4 01       	movw	r20, r8
   28218:	6f 2d       	mov	r22, r15
   2821a:	c6 01       	movw	r24, r12
   2821c:	6e de       	rcall	.-804    	; 0x27efa <conv_brk>
   2821e:	ec 01       	movw	r28, r24
   28220:	89 2b       	or	r24, r25
   28222:	09 f0       	breq	.+2      	; 0x28226 <vfscanf+0x17a>
   28224:	3f c0       	rjmp	.+126    	; 0x282a4 <vfscanf+0x1f8>
   28226:	39 c0       	rjmp	.+114    	; 0x2829a <vfscanf+0x1ee>
   28228:	c6 01       	movw	r24, r12
   2822a:	c7 dd       	rcall	.-1138   	; 0x27dba <skip_spaces>
   2822c:	97 fd       	sbrc	r25, 7
   2822e:	3e c0       	rjmp	.+124    	; 0x282ac <vfscanf+0x200>
   28230:	1f 36       	cpi	r17, 0x6F	; 111
   28232:	49 f1       	breq	.+82     	; 0x28286 <vfscanf+0x1da>
   28234:	28 f4       	brcc	.+10     	; 0x28240 <vfscanf+0x194>
   28236:	14 36       	cpi	r17, 0x64	; 100
   28238:	21 f1       	breq	.+72     	; 0x28282 <vfscanf+0x1d6>
   2823a:	19 36       	cpi	r17, 0x69	; 105
   2823c:	39 f1       	breq	.+78     	; 0x2828c <vfscanf+0x1e0>
   2823e:	25 c0       	rjmp	.+74     	; 0x2828a <vfscanf+0x1de>
   28240:	13 37       	cpi	r17, 0x73	; 115
   28242:	71 f0       	breq	.+28     	; 0x28260 <vfscanf+0x1b4>
   28244:	15 37       	cpi	r17, 0x75	; 117
   28246:	e9 f0       	breq	.+58     	; 0x28282 <vfscanf+0x1d6>
   28248:	20 c0       	rjmp	.+64     	; 0x2828a <vfscanf+0x1de>
   2824a:	81 14       	cp	r8, r1
   2824c:	91 04       	cpc	r9, r1
   2824e:	29 f0       	breq	.+10     	; 0x2825a <vfscanf+0x1ae>
   28250:	f4 01       	movw	r30, r8
   28252:	60 82       	st	Z, r6
   28254:	c4 01       	movw	r24, r8
   28256:	01 96       	adiw	r24, 0x01	; 1
   28258:	4c 01       	movw	r8, r24
   2825a:	fa 94       	dec	r15
   2825c:	ff 20       	and	r15, r15
   2825e:	59 f0       	breq	.+22     	; 0x28276 <vfscanf+0x1ca>
   28260:	c6 01       	movw	r24, r12
   28262:	dc d2       	rcall	.+1464   	; 0x2881c <fgetc>
   28264:	3c 01       	movw	r6, r24
   28266:	97 fd       	sbrc	r25, 7
   28268:	06 c0       	rjmp	.+12     	; 0x28276 <vfscanf+0x1ca>
   2826a:	59 db       	rcall	.-2382   	; 0x2791e <isspace>
   2826c:	89 2b       	or	r24, r25
   2826e:	69 f3       	breq	.-38     	; 0x2824a <vfscanf+0x19e>
   28270:	b6 01       	movw	r22, r12
   28272:	c3 01       	movw	r24, r6
   28274:	11 d3       	rcall	.+1570   	; 0x28898 <ungetc>
   28276:	81 14       	cp	r8, r1
   28278:	91 04       	cpc	r9, r1
   2827a:	a1 f0       	breq	.+40     	; 0x282a4 <vfscanf+0x1f8>
   2827c:	f4 01       	movw	r30, r8
   2827e:	10 82       	st	Z, r1
   28280:	11 c0       	rjmp	.+34     	; 0x282a4 <vfscanf+0x1f8>
   28282:	00 62       	ori	r16, 0x20	; 32
   28284:	03 c0       	rjmp	.+6      	; 0x2828c <vfscanf+0x1e0>
   28286:	00 61       	ori	r16, 0x10	; 16
   28288:	01 c0       	rjmp	.+2      	; 0x2828c <vfscanf+0x1e0>
   2828a:	00 64       	ori	r16, 0x40	; 64
   2828c:	20 2f       	mov	r18, r16
   2828e:	a4 01       	movw	r20, r8
   28290:	6f 2d       	mov	r22, r15
   28292:	c6 01       	movw	r24, r12
   28294:	a8 dd       	rcall	.-1200   	; 0x27de6 <conv_int>
   28296:	81 11       	cpse	r24, r1
   28298:	05 c0       	rjmp	.+10     	; 0x282a4 <vfscanf+0x1f8>
   2829a:	f6 01       	movw	r30, r12
   2829c:	83 81       	ldd	r24, Z+3	; 0x03
   2829e:	80 73       	andi	r24, 0x30	; 48
   282a0:	29 f4       	brne	.+10     	; 0x282ac <vfscanf+0x200>
   282a2:	06 c0       	rjmp	.+12     	; 0x282b0 <vfscanf+0x204>
   282a4:	00 fd       	sbrc	r16, 0
   282a6:	18 cf       	rjmp	.-464    	; 0x280d8 <vfscanf+0x2c>
   282a8:	53 94       	inc	r5
   282aa:	16 cf       	rjmp	.-468    	; 0x280d8 <vfscanf+0x2c>
   282ac:	55 20       	and	r5, r5
   282ae:	19 f0       	breq	.+6      	; 0x282b6 <vfscanf+0x20a>
   282b0:	85 2d       	mov	r24, r5
   282b2:	90 e0       	ldi	r25, 0x00	; 0
   282b4:	02 c0       	rjmp	.+4      	; 0x282ba <vfscanf+0x20e>
   282b6:	8f ef       	ldi	r24, 0xFF	; 255
   282b8:	9f ef       	ldi	r25, 0xFF	; 255
   282ba:	df 91       	pop	r29
   282bc:	cf 91       	pop	r28
   282be:	1f 91       	pop	r17
   282c0:	0f 91       	pop	r16
   282c2:	ff 90       	pop	r15
   282c4:	ef 90       	pop	r14
   282c6:	df 90       	pop	r13
   282c8:	cf 90       	pop	r12
   282ca:	bf 90       	pop	r11
   282cc:	af 90       	pop	r10
   282ce:	9f 90       	pop	r9
   282d0:	8f 90       	pop	r8
   282d2:	7f 90       	pop	r7
   282d4:	6f 90       	pop	r6
   282d6:	5f 90       	pop	r5
   282d8:	08 95       	ret

000282da <calloc>:
   282da:	0f 93       	push	r16
   282dc:	1f 93       	push	r17
   282de:	cf 93       	push	r28
   282e0:	df 93       	push	r29
   282e2:	86 9f       	mul	r24, r22
   282e4:	80 01       	movw	r16, r0
   282e6:	87 9f       	mul	r24, r23
   282e8:	10 0d       	add	r17, r0
   282ea:	96 9f       	mul	r25, r22
   282ec:	10 0d       	add	r17, r0
   282ee:	11 24       	eor	r1, r1
   282f0:	c8 01       	movw	r24, r16
   282f2:	0d d0       	rcall	.+26     	; 0x2830e <malloc>
   282f4:	ec 01       	movw	r28, r24
   282f6:	00 97       	sbiw	r24, 0x00	; 0
   282f8:	21 f0       	breq	.+8      	; 0x28302 <calloc+0x28>
   282fa:	a8 01       	movw	r20, r16
   282fc:	60 e0       	ldi	r22, 0x00	; 0
   282fe:	70 e0       	ldi	r23, 0x00	; 0
   28300:	87 db       	rcall	.-2290   	; 0x27a10 <memset>
   28302:	ce 01       	movw	r24, r28
   28304:	df 91       	pop	r29
   28306:	cf 91       	pop	r28
   28308:	1f 91       	pop	r17
   2830a:	0f 91       	pop	r16
   2830c:	08 95       	ret

0002830e <malloc>:
   2830e:	0f 93       	push	r16
   28310:	1f 93       	push	r17
   28312:	cf 93       	push	r28
   28314:	df 93       	push	r29
   28316:	82 30       	cpi	r24, 0x02	; 2
   28318:	91 05       	cpc	r25, r1
   2831a:	10 f4       	brcc	.+4      	; 0x28320 <malloc+0x12>
   2831c:	82 e0       	ldi	r24, 0x02	; 2
   2831e:	90 e0       	ldi	r25, 0x00	; 0
   28320:	e0 91 7f 31 	lds	r30, 0x317F	; 0x80317f <__flp>
   28324:	f0 91 80 31 	lds	r31, 0x3180	; 0x803180 <__flp+0x1>
   28328:	20 e0       	ldi	r18, 0x00	; 0
   2832a:	30 e0       	ldi	r19, 0x00	; 0
   2832c:	a0 e0       	ldi	r26, 0x00	; 0
   2832e:	b0 e0       	ldi	r27, 0x00	; 0
   28330:	30 97       	sbiw	r30, 0x00	; 0
   28332:	19 f1       	breq	.+70     	; 0x2837a <malloc+0x6c>
   28334:	40 81       	ld	r20, Z
   28336:	51 81       	ldd	r21, Z+1	; 0x01
   28338:	02 81       	ldd	r16, Z+2	; 0x02
   2833a:	13 81       	ldd	r17, Z+3	; 0x03
   2833c:	48 17       	cp	r20, r24
   2833e:	59 07       	cpc	r21, r25
   28340:	c8 f0       	brcs	.+50     	; 0x28374 <malloc+0x66>
   28342:	84 17       	cp	r24, r20
   28344:	95 07       	cpc	r25, r21
   28346:	69 f4       	brne	.+26     	; 0x28362 <malloc+0x54>
   28348:	10 97       	sbiw	r26, 0x00	; 0
   2834a:	31 f0       	breq	.+12     	; 0x28358 <malloc+0x4a>
   2834c:	12 96       	adiw	r26, 0x02	; 2
   2834e:	0c 93       	st	X, r16
   28350:	12 97       	sbiw	r26, 0x02	; 2
   28352:	13 96       	adiw	r26, 0x03	; 3
   28354:	1c 93       	st	X, r17
   28356:	27 c0       	rjmp	.+78     	; 0x283a6 <malloc+0x98>
   28358:	00 93 7f 31 	sts	0x317F, r16	; 0x80317f <__flp>
   2835c:	10 93 80 31 	sts	0x3180, r17	; 0x803180 <__flp+0x1>
   28360:	22 c0       	rjmp	.+68     	; 0x283a6 <malloc+0x98>
   28362:	21 15       	cp	r18, r1
   28364:	31 05       	cpc	r19, r1
   28366:	19 f0       	breq	.+6      	; 0x2836e <malloc+0x60>
   28368:	42 17       	cp	r20, r18
   2836a:	53 07       	cpc	r21, r19
   2836c:	18 f4       	brcc	.+6      	; 0x28374 <malloc+0x66>
   2836e:	9a 01       	movw	r18, r20
   28370:	bd 01       	movw	r22, r26
   28372:	ef 01       	movw	r28, r30
   28374:	df 01       	movw	r26, r30
   28376:	f8 01       	movw	r30, r16
   28378:	db cf       	rjmp	.-74     	; 0x28330 <malloc+0x22>
   2837a:	21 15       	cp	r18, r1
   2837c:	31 05       	cpc	r19, r1
   2837e:	f9 f0       	breq	.+62     	; 0x283be <malloc+0xb0>
   28380:	28 1b       	sub	r18, r24
   28382:	39 0b       	sbc	r19, r25
   28384:	24 30       	cpi	r18, 0x04	; 4
   28386:	31 05       	cpc	r19, r1
   28388:	80 f4       	brcc	.+32     	; 0x283aa <malloc+0x9c>
   2838a:	8a 81       	ldd	r24, Y+2	; 0x02
   2838c:	9b 81       	ldd	r25, Y+3	; 0x03
   2838e:	61 15       	cp	r22, r1
   28390:	71 05       	cpc	r23, r1
   28392:	21 f0       	breq	.+8      	; 0x2839c <malloc+0x8e>
   28394:	fb 01       	movw	r30, r22
   28396:	82 83       	std	Z+2, r24	; 0x02
   28398:	93 83       	std	Z+3, r25	; 0x03
   2839a:	04 c0       	rjmp	.+8      	; 0x283a4 <malloc+0x96>
   2839c:	80 93 7f 31 	sts	0x317F, r24	; 0x80317f <__flp>
   283a0:	90 93 80 31 	sts	0x3180, r25	; 0x803180 <__flp+0x1>
   283a4:	fe 01       	movw	r30, r28
   283a6:	32 96       	adiw	r30, 0x02	; 2
   283a8:	44 c0       	rjmp	.+136    	; 0x28432 <malloc+0x124>
   283aa:	fe 01       	movw	r30, r28
   283ac:	e2 0f       	add	r30, r18
   283ae:	f3 1f       	adc	r31, r19
   283b0:	81 93       	st	Z+, r24
   283b2:	91 93       	st	Z+, r25
   283b4:	22 50       	subi	r18, 0x02	; 2
   283b6:	31 09       	sbc	r19, r1
   283b8:	28 83       	st	Y, r18
   283ba:	39 83       	std	Y+1, r19	; 0x01
   283bc:	3a c0       	rjmp	.+116    	; 0x28432 <malloc+0x124>
   283be:	20 91 7d 31 	lds	r18, 0x317D	; 0x80317d <__brkval>
   283c2:	30 91 7e 31 	lds	r19, 0x317E	; 0x80317e <__brkval+0x1>
   283c6:	23 2b       	or	r18, r19
   283c8:	41 f4       	brne	.+16     	; 0x283da <malloc+0xcc>
   283ca:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
   283ce:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
   283d2:	20 93 7d 31 	sts	0x317D, r18	; 0x80317d <__brkval>
   283d6:	30 93 7e 31 	sts	0x317E, r19	; 0x80317e <__brkval+0x1>
   283da:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
   283de:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
   283e2:	21 15       	cp	r18, r1
   283e4:	31 05       	cpc	r19, r1
   283e6:	41 f4       	brne	.+16     	; 0x283f8 <malloc+0xea>
   283e8:	2d b7       	in	r18, 0x3d	; 61
   283ea:	3e b7       	in	r19, 0x3e	; 62
   283ec:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
   283f0:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
   283f4:	24 1b       	sub	r18, r20
   283f6:	35 0b       	sbc	r19, r21
   283f8:	e0 91 7d 31 	lds	r30, 0x317D	; 0x80317d <__brkval>
   283fc:	f0 91 7e 31 	lds	r31, 0x317E	; 0x80317e <__brkval+0x1>
   28400:	e2 17       	cp	r30, r18
   28402:	f3 07       	cpc	r31, r19
   28404:	a0 f4       	brcc	.+40     	; 0x2842e <malloc+0x120>
   28406:	2e 1b       	sub	r18, r30
   28408:	3f 0b       	sbc	r19, r31
   2840a:	28 17       	cp	r18, r24
   2840c:	39 07       	cpc	r19, r25
   2840e:	78 f0       	brcs	.+30     	; 0x2842e <malloc+0x120>
   28410:	ac 01       	movw	r20, r24
   28412:	4e 5f       	subi	r20, 0xFE	; 254
   28414:	5f 4f       	sbci	r21, 0xFF	; 255
   28416:	24 17       	cp	r18, r20
   28418:	35 07       	cpc	r19, r21
   2841a:	48 f0       	brcs	.+18     	; 0x2842e <malloc+0x120>
   2841c:	4e 0f       	add	r20, r30
   2841e:	5f 1f       	adc	r21, r31
   28420:	40 93 7d 31 	sts	0x317D, r20	; 0x80317d <__brkval>
   28424:	50 93 7e 31 	sts	0x317E, r21	; 0x80317e <__brkval+0x1>
   28428:	81 93       	st	Z+, r24
   2842a:	91 93       	st	Z+, r25
   2842c:	02 c0       	rjmp	.+4      	; 0x28432 <malloc+0x124>
   2842e:	e0 e0       	ldi	r30, 0x00	; 0
   28430:	f0 e0       	ldi	r31, 0x00	; 0
   28432:	cf 01       	movw	r24, r30
   28434:	df 91       	pop	r29
   28436:	cf 91       	pop	r28
   28438:	1f 91       	pop	r17
   2843a:	0f 91       	pop	r16
   2843c:	08 95       	ret

0002843e <free>:
   2843e:	cf 93       	push	r28
   28440:	df 93       	push	r29
   28442:	00 97       	sbiw	r24, 0x00	; 0
   28444:	09 f4       	brne	.+2      	; 0x28448 <free+0xa>
   28446:	81 c0       	rjmp	.+258    	; 0x2854a <free+0x10c>
   28448:	fc 01       	movw	r30, r24
   2844a:	32 97       	sbiw	r30, 0x02	; 2
   2844c:	12 82       	std	Z+2, r1	; 0x02
   2844e:	13 82       	std	Z+3, r1	; 0x03
   28450:	a0 91 7f 31 	lds	r26, 0x317F	; 0x80317f <__flp>
   28454:	b0 91 80 31 	lds	r27, 0x3180	; 0x803180 <__flp+0x1>
   28458:	10 97       	sbiw	r26, 0x00	; 0
   2845a:	81 f4       	brne	.+32     	; 0x2847c <free+0x3e>
   2845c:	20 81       	ld	r18, Z
   2845e:	31 81       	ldd	r19, Z+1	; 0x01
   28460:	82 0f       	add	r24, r18
   28462:	93 1f       	adc	r25, r19
   28464:	20 91 7d 31 	lds	r18, 0x317D	; 0x80317d <__brkval>
   28468:	30 91 7e 31 	lds	r19, 0x317E	; 0x80317e <__brkval+0x1>
   2846c:	28 17       	cp	r18, r24
   2846e:	39 07       	cpc	r19, r25
   28470:	51 f5       	brne	.+84     	; 0x284c6 <free+0x88>
   28472:	e0 93 7d 31 	sts	0x317D, r30	; 0x80317d <__brkval>
   28476:	f0 93 7e 31 	sts	0x317E, r31	; 0x80317e <__brkval+0x1>
   2847a:	67 c0       	rjmp	.+206    	; 0x2854a <free+0x10c>
   2847c:	ed 01       	movw	r28, r26
   2847e:	20 e0       	ldi	r18, 0x00	; 0
   28480:	30 e0       	ldi	r19, 0x00	; 0
   28482:	ce 17       	cp	r28, r30
   28484:	df 07       	cpc	r29, r31
   28486:	40 f4       	brcc	.+16     	; 0x28498 <free+0x5a>
   28488:	4a 81       	ldd	r20, Y+2	; 0x02
   2848a:	5b 81       	ldd	r21, Y+3	; 0x03
   2848c:	9e 01       	movw	r18, r28
   2848e:	41 15       	cp	r20, r1
   28490:	51 05       	cpc	r21, r1
   28492:	f1 f0       	breq	.+60     	; 0x284d0 <free+0x92>
   28494:	ea 01       	movw	r28, r20
   28496:	f5 cf       	rjmp	.-22     	; 0x28482 <free+0x44>
   28498:	c2 83       	std	Z+2, r28	; 0x02
   2849a:	d3 83       	std	Z+3, r29	; 0x03
   2849c:	40 81       	ld	r20, Z
   2849e:	51 81       	ldd	r21, Z+1	; 0x01
   284a0:	84 0f       	add	r24, r20
   284a2:	95 1f       	adc	r25, r21
   284a4:	c8 17       	cp	r28, r24
   284a6:	d9 07       	cpc	r29, r25
   284a8:	59 f4       	brne	.+22     	; 0x284c0 <free+0x82>
   284aa:	88 81       	ld	r24, Y
   284ac:	99 81       	ldd	r25, Y+1	; 0x01
   284ae:	84 0f       	add	r24, r20
   284b0:	95 1f       	adc	r25, r21
   284b2:	02 96       	adiw	r24, 0x02	; 2
   284b4:	80 83       	st	Z, r24
   284b6:	91 83       	std	Z+1, r25	; 0x01
   284b8:	8a 81       	ldd	r24, Y+2	; 0x02
   284ba:	9b 81       	ldd	r25, Y+3	; 0x03
   284bc:	82 83       	std	Z+2, r24	; 0x02
   284be:	93 83       	std	Z+3, r25	; 0x03
   284c0:	21 15       	cp	r18, r1
   284c2:	31 05       	cpc	r19, r1
   284c4:	29 f4       	brne	.+10     	; 0x284d0 <free+0x92>
   284c6:	e0 93 7f 31 	sts	0x317F, r30	; 0x80317f <__flp>
   284ca:	f0 93 80 31 	sts	0x3180, r31	; 0x803180 <__flp+0x1>
   284ce:	3d c0       	rjmp	.+122    	; 0x2854a <free+0x10c>
   284d0:	e9 01       	movw	r28, r18
   284d2:	ea 83       	std	Y+2, r30	; 0x02
   284d4:	fb 83       	std	Y+3, r31	; 0x03
   284d6:	49 91       	ld	r20, Y+
   284d8:	59 91       	ld	r21, Y+
   284da:	c4 0f       	add	r28, r20
   284dc:	d5 1f       	adc	r29, r21
   284de:	ec 17       	cp	r30, r28
   284e0:	fd 07       	cpc	r31, r29
   284e2:	61 f4       	brne	.+24     	; 0x284fc <free+0xbe>
   284e4:	80 81       	ld	r24, Z
   284e6:	91 81       	ldd	r25, Z+1	; 0x01
   284e8:	84 0f       	add	r24, r20
   284ea:	95 1f       	adc	r25, r21
   284ec:	02 96       	adiw	r24, 0x02	; 2
   284ee:	e9 01       	movw	r28, r18
   284f0:	88 83       	st	Y, r24
   284f2:	99 83       	std	Y+1, r25	; 0x01
   284f4:	82 81       	ldd	r24, Z+2	; 0x02
   284f6:	93 81       	ldd	r25, Z+3	; 0x03
   284f8:	8a 83       	std	Y+2, r24	; 0x02
   284fa:	9b 83       	std	Y+3, r25	; 0x03
   284fc:	e0 e0       	ldi	r30, 0x00	; 0
   284fe:	f0 e0       	ldi	r31, 0x00	; 0
   28500:	12 96       	adiw	r26, 0x02	; 2
   28502:	8d 91       	ld	r24, X+
   28504:	9c 91       	ld	r25, X
   28506:	13 97       	sbiw	r26, 0x03	; 3
   28508:	00 97       	sbiw	r24, 0x00	; 0
   2850a:	19 f0       	breq	.+6      	; 0x28512 <free+0xd4>
   2850c:	fd 01       	movw	r30, r26
   2850e:	dc 01       	movw	r26, r24
   28510:	f7 cf       	rjmp	.-18     	; 0x28500 <free+0xc2>
   28512:	8d 91       	ld	r24, X+
   28514:	9c 91       	ld	r25, X
   28516:	11 97       	sbiw	r26, 0x01	; 1
   28518:	9d 01       	movw	r18, r26
   2851a:	2e 5f       	subi	r18, 0xFE	; 254
   2851c:	3f 4f       	sbci	r19, 0xFF	; 255
   2851e:	82 0f       	add	r24, r18
   28520:	93 1f       	adc	r25, r19
   28522:	20 91 7d 31 	lds	r18, 0x317D	; 0x80317d <__brkval>
   28526:	30 91 7e 31 	lds	r19, 0x317E	; 0x80317e <__brkval+0x1>
   2852a:	28 17       	cp	r18, r24
   2852c:	39 07       	cpc	r19, r25
   2852e:	69 f4       	brne	.+26     	; 0x2854a <free+0x10c>
   28530:	30 97       	sbiw	r30, 0x00	; 0
   28532:	29 f4       	brne	.+10     	; 0x2853e <free+0x100>
   28534:	10 92 7f 31 	sts	0x317F, r1	; 0x80317f <__flp>
   28538:	10 92 80 31 	sts	0x3180, r1	; 0x803180 <__flp+0x1>
   2853c:	02 c0       	rjmp	.+4      	; 0x28542 <free+0x104>
   2853e:	12 82       	std	Z+2, r1	; 0x02
   28540:	13 82       	std	Z+3, r1	; 0x03
   28542:	a0 93 7d 31 	sts	0x317D, r26	; 0x80317d <__brkval>
   28546:	b0 93 7e 31 	sts	0x317E, r27	; 0x80317e <__brkval+0x1>
   2854a:	df 91       	pop	r29
   2854c:	cf 91       	pop	r28
   2854e:	08 95       	ret

00028550 <strtod>:
   28550:	8f 92       	push	r8
   28552:	9f 92       	push	r9
   28554:	af 92       	push	r10
   28556:	bf 92       	push	r11
   28558:	cf 92       	push	r12
   2855a:	df 92       	push	r13
   2855c:	ef 92       	push	r14
   2855e:	ff 92       	push	r15
   28560:	0f 93       	push	r16
   28562:	1f 93       	push	r17
   28564:	cf 93       	push	r28
   28566:	df 93       	push	r29
   28568:	ec 01       	movw	r28, r24
   2856a:	6b 01       	movw	r12, r22
   2856c:	61 15       	cp	r22, r1
   2856e:	71 05       	cpc	r23, r1
   28570:	19 f0       	breq	.+6      	; 0x28578 <strtod+0x28>
   28572:	fb 01       	movw	r30, r22
   28574:	80 83       	st	Z, r24
   28576:	91 83       	std	Z+1, r25	; 0x01
   28578:	7e 01       	movw	r14, r28
   2857a:	ff ef       	ldi	r31, 0xFF	; 255
   2857c:	ef 1a       	sub	r14, r31
   2857e:	ff 0a       	sbc	r15, r31
   28580:	08 81       	ld	r16, Y
   28582:	80 2f       	mov	r24, r16
   28584:	90 e0       	ldi	r25, 0x00	; 0
   28586:	cb d9       	rcall	.-3178   	; 0x2791e <isspace>
   28588:	89 2b       	or	r24, r25
   2858a:	11 f0       	breq	.+4      	; 0x28590 <strtod+0x40>
   2858c:	e7 01       	movw	r28, r14
   2858e:	f4 cf       	rjmp	.-24     	; 0x28578 <strtod+0x28>
   28590:	0d 32       	cpi	r16, 0x2D	; 45
   28592:	39 f4       	brne	.+14     	; 0x285a2 <strtod+0x52>
   28594:	7e 01       	movw	r14, r28
   28596:	82 e0       	ldi	r24, 0x02	; 2
   28598:	e8 0e       	add	r14, r24
   2859a:	f1 1c       	adc	r15, r1
   2859c:	09 81       	ldd	r16, Y+1	; 0x01
   2859e:	11 e0       	ldi	r17, 0x01	; 1
   285a0:	08 c0       	rjmp	.+16     	; 0x285b2 <strtod+0x62>
   285a2:	0b 32       	cpi	r16, 0x2B	; 43
   285a4:	29 f4       	brne	.+10     	; 0x285b0 <strtod+0x60>
   285a6:	7e 01       	movw	r14, r28
   285a8:	92 e0       	ldi	r25, 0x02	; 2
   285aa:	e9 0e       	add	r14, r25
   285ac:	f1 1c       	adc	r15, r1
   285ae:	09 81       	ldd	r16, Y+1	; 0x01
   285b0:	10 e0       	ldi	r17, 0x00	; 0
   285b2:	e7 01       	movw	r28, r14
   285b4:	21 97       	sbiw	r28, 0x01	; 1
   285b6:	43 e0       	ldi	r20, 0x03	; 3
   285b8:	50 e0       	ldi	r21, 0x00	; 0
   285ba:	68 e5       	ldi	r22, 0x58	; 88
   285bc:	74 e0       	ldi	r23, 0x04	; 4
   285be:	ce 01       	movw	r24, r28
   285c0:	c6 d9       	rcall	.-3188   	; 0x2794e <strncasecmp_P>
   285c2:	89 2b       	or	r24, r25
   285c4:	b9 f4       	brne	.+46     	; 0x285f4 <strtod+0xa4>
   285c6:	23 96       	adiw	r28, 0x03	; 3
   285c8:	45 e0       	ldi	r20, 0x05	; 5
   285ca:	50 e0       	ldi	r21, 0x00	; 0
   285cc:	63 e5       	ldi	r22, 0x53	; 83
   285ce:	74 e0       	ldi	r23, 0x04	; 4
   285d0:	ce 01       	movw	r24, r28
   285d2:	bd d9       	rcall	.-3206   	; 0x2794e <strncasecmp_P>
   285d4:	89 2b       	or	r24, r25
   285d6:	09 f4       	brne	.+2      	; 0x285da <strtod+0x8a>
   285d8:	25 96       	adiw	r28, 0x05	; 5
   285da:	c1 14       	cp	r12, r1
   285dc:	d1 04       	cpc	r13, r1
   285de:	19 f0       	breq	.+6      	; 0x285e6 <strtod+0x96>
   285e0:	f6 01       	movw	r30, r12
   285e2:	c0 83       	st	Z, r28
   285e4:	d1 83       	std	Z+1, r29	; 0x01
   285e6:	11 11       	cpse	r17, r1
   285e8:	f5 c0       	rjmp	.+490    	; 0x287d4 <strtod+0x284>
   285ea:	60 e0       	ldi	r22, 0x00	; 0
   285ec:	70 e0       	ldi	r23, 0x00	; 0
   285ee:	80 e8       	ldi	r24, 0x80	; 128
   285f0:	9f e7       	ldi	r25, 0x7F	; 127
   285f2:	f9 c0       	rjmp	.+498    	; 0x287e6 <strtod+0x296>
   285f4:	43 e0       	ldi	r20, 0x03	; 3
   285f6:	50 e0       	ldi	r21, 0x00	; 0
   285f8:	60 e5       	ldi	r22, 0x50	; 80
   285fa:	74 e0       	ldi	r23, 0x04	; 4
   285fc:	ce 01       	movw	r24, r28
   285fe:	a7 d9       	rcall	.-3250   	; 0x2794e <strncasecmp_P>
   28600:	89 2b       	or	r24, r25
   28602:	59 f4       	brne	.+22     	; 0x2861a <strtod+0xca>
   28604:	c1 14       	cp	r12, r1
   28606:	d1 04       	cpc	r13, r1
   28608:	09 f4       	brne	.+2      	; 0x2860c <strtod+0xbc>
   2860a:	e9 c0       	rjmp	.+466    	; 0x287de <strtod+0x28e>
   2860c:	f2 e0       	ldi	r31, 0x02	; 2
   2860e:	ef 0e       	add	r14, r31
   28610:	f1 1c       	adc	r15, r1
   28612:	f6 01       	movw	r30, r12
   28614:	e0 82       	st	Z, r14
   28616:	f1 82       	std	Z+1, r15	; 0x01
   28618:	e2 c0       	rjmp	.+452    	; 0x287de <strtod+0x28e>
   2861a:	20 e0       	ldi	r18, 0x00	; 0
   2861c:	30 e0       	ldi	r19, 0x00	; 0
   2861e:	a9 01       	movw	r20, r18
   28620:	c0 e0       	ldi	r28, 0x00	; 0
   28622:	d0 e0       	ldi	r29, 0x00	; 0
   28624:	f7 01       	movw	r30, r14
   28626:	60 ed       	ldi	r22, 0xD0	; 208
   28628:	a6 2e       	mov	r10, r22
   2862a:	a0 0e       	add	r10, r16
   2862c:	89 e0       	ldi	r24, 0x09	; 9
   2862e:	8a 15       	cp	r24, r10
   28630:	30 f1       	brcs	.+76     	; 0x2867e <strtod+0x12e>
   28632:	91 2f       	mov	r25, r17
   28634:	92 60       	ori	r25, 0x02	; 2
   28636:	b9 2e       	mov	r11, r25
   28638:	81 2f       	mov	r24, r17
   2863a:	88 70       	andi	r24, 0x08	; 8
   2863c:	12 ff       	sbrs	r17, 2
   2863e:	04 c0       	rjmp	.+8      	; 0x28648 <strtod+0xf8>
   28640:	81 11       	cpse	r24, r1
   28642:	24 c0       	rjmp	.+72     	; 0x2868c <strtod+0x13c>
   28644:	21 96       	adiw	r28, 0x01	; 1
   28646:	22 c0       	rjmp	.+68     	; 0x2868c <strtod+0x13c>
   28648:	81 11       	cpse	r24, r1
   2864a:	21 97       	sbiw	r28, 0x01	; 1
   2864c:	a5 e0       	ldi	r26, 0x05	; 5
   2864e:	b0 e0       	ldi	r27, 0x00	; 0
   28650:	0f 94 b7 38 	call	0x2716e	; 0x2716e <__muluhisi3>
   28654:	dc 01       	movw	r26, r24
   28656:	cb 01       	movw	r24, r22
   28658:	88 0f       	add	r24, r24
   2865a:	99 1f       	adc	r25, r25
   2865c:	aa 1f       	adc	r26, r26
   2865e:	bb 1f       	adc	r27, r27
   28660:	9c 01       	movw	r18, r24
   28662:	ad 01       	movw	r20, r26
   28664:	2a 0d       	add	r18, r10
   28666:	31 1d       	adc	r19, r1
   28668:	41 1d       	adc	r20, r1
   2866a:	51 1d       	adc	r21, r1
   2866c:	28 39       	cpi	r18, 0x98	; 152
   2866e:	89 e9       	ldi	r24, 0x99	; 153
   28670:	38 07       	cpc	r19, r24
   28672:	48 07       	cpc	r20, r24
   28674:	89 e1       	ldi	r24, 0x19	; 25
   28676:	58 07       	cpc	r21, r24
   28678:	48 f0       	brcs	.+18     	; 0x2868c <strtod+0x13c>
   2867a:	16 60       	ori	r17, 0x06	; 6
   2867c:	06 c0       	rjmp	.+12     	; 0x2868a <strtod+0x13a>
   2867e:	9e ef       	ldi	r25, 0xFE	; 254
   28680:	a9 12       	cpse	r10, r25
   28682:	0a c0       	rjmp	.+20     	; 0x28698 <strtod+0x148>
   28684:	13 fd       	sbrc	r17, 3
   28686:	40 c0       	rjmp	.+128    	; 0x28708 <strtod+0x1b8>
   28688:	18 60       	ori	r17, 0x08	; 8
   2868a:	b1 2e       	mov	r11, r17
   2868c:	8f ef       	ldi	r24, 0xFF	; 255
   2868e:	e8 1a       	sub	r14, r24
   28690:	f8 0a       	sbc	r15, r24
   28692:	00 81       	ld	r16, Z
   28694:	1b 2d       	mov	r17, r11
   28696:	c6 cf       	rjmp	.-116    	; 0x28624 <strtod+0xd4>
   28698:	80 2f       	mov	r24, r16
   2869a:	8f 7d       	andi	r24, 0xDF	; 223
   2869c:	85 34       	cpi	r24, 0x45	; 69
   2869e:	a1 f5       	brne	.+104    	; 0x28708 <strtod+0x1b8>
   286a0:	80 81       	ld	r24, Z
   286a2:	8d 32       	cpi	r24, 0x2D	; 45
   286a4:	11 f4       	brne	.+4      	; 0x286aa <strtod+0x15a>
   286a6:	10 61       	ori	r17, 0x10	; 16
   286a8:	06 c0       	rjmp	.+12     	; 0x286b6 <strtod+0x166>
   286aa:	8b 32       	cpi	r24, 0x2B	; 43
   286ac:	21 f0       	breq	.+8      	; 0x286b6 <strtod+0x166>
   286ae:	31 96       	adiw	r30, 0x01	; 1
   286b0:	61 e0       	ldi	r22, 0x01	; 1
   286b2:	70 e0       	ldi	r23, 0x00	; 0
   286b4:	04 c0       	rjmp	.+8      	; 0x286be <strtod+0x16e>
   286b6:	81 81       	ldd	r24, Z+1	; 0x01
   286b8:	32 96       	adiw	r30, 0x02	; 2
   286ba:	62 e0       	ldi	r22, 0x02	; 2
   286bc:	70 e0       	ldi	r23, 0x00	; 0
   286be:	80 53       	subi	r24, 0x30	; 48
   286c0:	8a 30       	cpi	r24, 0x0A	; 10
   286c2:	18 f0       	brcs	.+6      	; 0x286ca <strtod+0x17a>
   286c4:	e6 1b       	sub	r30, r22
   286c6:	f7 0b       	sbc	r31, r23
   286c8:	1f c0       	rjmp	.+62     	; 0x28708 <strtod+0x1b8>
   286ca:	60 e0       	ldi	r22, 0x00	; 0
   286cc:	70 e0       	ldi	r23, 0x00	; 0
   286ce:	60 38       	cpi	r22, 0x80	; 128
   286d0:	9c e0       	ldi	r25, 0x0C	; 12
   286d2:	79 07       	cpc	r23, r25
   286d4:	5c f4       	brge	.+22     	; 0x286ec <strtod+0x19c>
   286d6:	db 01       	movw	r26, r22
   286d8:	aa 0f       	add	r26, r26
   286da:	bb 1f       	adc	r27, r27
   286dc:	aa 0f       	add	r26, r26
   286de:	bb 1f       	adc	r27, r27
   286e0:	6a 0f       	add	r22, r26
   286e2:	7b 1f       	adc	r23, r27
   286e4:	66 0f       	add	r22, r22
   286e6:	77 1f       	adc	r23, r23
   286e8:	68 0f       	add	r22, r24
   286ea:	71 1d       	adc	r23, r1
   286ec:	31 96       	adiw	r30, 0x01	; 1
   286ee:	df 01       	movw	r26, r30
   286f0:	11 97       	sbiw	r26, 0x01	; 1
   286f2:	8c 91       	ld	r24, X
   286f4:	80 53       	subi	r24, 0x30	; 48
   286f6:	8a 30       	cpi	r24, 0x0A	; 10
   286f8:	50 f3       	brcs	.-44     	; 0x286ce <strtod+0x17e>
   286fa:	14 ff       	sbrs	r17, 4
   286fc:	03 c0       	rjmp	.+6      	; 0x28704 <strtod+0x1b4>
   286fe:	71 95       	neg	r23
   28700:	61 95       	neg	r22
   28702:	71 09       	sbc	r23, r1
   28704:	c6 0f       	add	r28, r22
   28706:	d7 1f       	adc	r29, r23
   28708:	11 ff       	sbrs	r17, 1
   2870a:	08 c0       	rjmp	.+16     	; 0x2871c <strtod+0x1cc>
   2870c:	c1 14       	cp	r12, r1
   2870e:	d1 04       	cpc	r13, r1
   28710:	29 f0       	breq	.+10     	; 0x2871c <strtod+0x1cc>
   28712:	cf 01       	movw	r24, r30
   28714:	01 97       	sbiw	r24, 0x01	; 1
   28716:	f6 01       	movw	r30, r12
   28718:	80 83       	st	Z, r24
   2871a:	91 83       	std	Z+1, r25	; 0x01
   2871c:	ca 01       	movw	r24, r20
   2871e:	b9 01       	movw	r22, r18
   28720:	0f 94 43 31 	call	0x26286	; 0x26286 <__floatunsisf>
   28724:	21 2f       	mov	r18, r17
   28726:	23 70       	andi	r18, 0x03	; 3
   28728:	23 30       	cpi	r18, 0x03	; 3
   2872a:	19 f0       	breq	.+6      	; 0x28732 <strtod+0x1e2>
   2872c:	4b 01       	movw	r8, r22
   2872e:	5c 01       	movw	r10, r24
   28730:	06 c0       	rjmp	.+12     	; 0x2873e <strtod+0x1ee>
   28732:	4b 01       	movw	r8, r22
   28734:	5c 01       	movw	r10, r24
   28736:	b7 fa       	bst	r11, 7
   28738:	b0 94       	com	r11
   2873a:	b7 f8       	bld	r11, 7
   2873c:	b0 94       	com	r11
   2873e:	20 e0       	ldi	r18, 0x00	; 0
   28740:	30 e0       	ldi	r19, 0x00	; 0
   28742:	a9 01       	movw	r20, r18
   28744:	c5 01       	movw	r24, r10
   28746:	b4 01       	movw	r22, r8
   28748:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   2874c:	88 23       	and	r24, r24
   2874e:	09 f4       	brne	.+2      	; 0x28752 <strtod+0x202>
   28750:	3e c0       	rjmp	.+124    	; 0x287ce <strtod+0x27e>
   28752:	d7 ff       	sbrs	r29, 7
   28754:	06 c0       	rjmp	.+12     	; 0x28762 <strtod+0x212>
   28756:	d1 95       	neg	r29
   28758:	c1 95       	neg	r28
   2875a:	d1 09       	sbc	r29, r1
   2875c:	0f e6       	ldi	r16, 0x6F	; 111
   2875e:	14 e0       	ldi	r17, 0x04	; 4
   28760:	02 c0       	rjmp	.+4      	; 0x28766 <strtod+0x216>
   28762:	07 e8       	ldi	r16, 0x87	; 135
   28764:	14 e0       	ldi	r17, 0x04	; 4
   28766:	68 01       	movw	r12, r16
   28768:	f8 e1       	ldi	r31, 0x18	; 24
   2876a:	cf 1a       	sub	r12, r31
   2876c:	d1 08       	sbc	r13, r1
   2876e:	90 e2       	ldi	r25, 0x20	; 32
   28770:	e9 2e       	mov	r14, r25
   28772:	f1 2c       	mov	r15, r1
   28774:	ce 15       	cp	r28, r14
   28776:	df 05       	cpc	r29, r15
   28778:	74 f0       	brlt	.+28     	; 0x28796 <strtod+0x246>
   2877a:	f8 01       	movw	r30, r16
   2877c:	25 91       	lpm	r18, Z+
   2877e:	35 91       	lpm	r19, Z+
   28780:	45 91       	lpm	r20, Z+
   28782:	54 91       	lpm	r21, Z
   28784:	c5 01       	movw	r24, r10
   28786:	b4 01       	movw	r22, r8
   28788:	0f 94 c5 32 	call	0x2658a	; 0x2658a <__mulsf3>
   2878c:	4b 01       	movw	r8, r22
   2878e:	5c 01       	movw	r10, r24
   28790:	ce 19       	sub	r28, r14
   28792:	df 09       	sbc	r29, r15
   28794:	ef cf       	rjmp	.-34     	; 0x28774 <strtod+0x224>
   28796:	04 50       	subi	r16, 0x04	; 4
   28798:	11 09       	sbc	r17, r1
   2879a:	f5 94       	asr	r15
   2879c:	e7 94       	ror	r14
   2879e:	0c 15       	cp	r16, r12
   287a0:	1d 05       	cpc	r17, r13
   287a2:	41 f7       	brne	.-48     	; 0x28774 <strtod+0x224>
   287a4:	8a 2d       	mov	r24, r10
   287a6:	88 0f       	add	r24, r24
   287a8:	8b 2d       	mov	r24, r11
   287aa:	88 1f       	adc	r24, r24
   287ac:	8f 3f       	cpi	r24, 0xFF	; 255
   287ae:	49 f0       	breq	.+18     	; 0x287c2 <strtod+0x272>
   287b0:	20 e0       	ldi	r18, 0x00	; 0
   287b2:	30 e0       	ldi	r19, 0x00	; 0
   287b4:	a9 01       	movw	r20, r18
   287b6:	c5 01       	movw	r24, r10
   287b8:	b4 01       	movw	r22, r8
   287ba:	0f 94 69 30 	call	0x260d2	; 0x260d2 <__cmpsf2>
   287be:	81 11       	cpse	r24, r1
   287c0:	06 c0       	rjmp	.+12     	; 0x287ce <strtod+0x27e>
   287c2:	82 e2       	ldi	r24, 0x22	; 34
   287c4:	90 e0       	ldi	r25, 0x00	; 0
   287c6:	80 93 7b 31 	sts	0x317B, r24	; 0x80317b <errno>
   287ca:	90 93 7c 31 	sts	0x317C, r25	; 0x80317c <errno+0x1>
   287ce:	c5 01       	movw	r24, r10
   287d0:	b4 01       	movw	r22, r8
   287d2:	09 c0       	rjmp	.+18     	; 0x287e6 <strtod+0x296>
   287d4:	60 e0       	ldi	r22, 0x00	; 0
   287d6:	70 e0       	ldi	r23, 0x00	; 0
   287d8:	80 e8       	ldi	r24, 0x80	; 128
   287da:	9f ef       	ldi	r25, 0xFF	; 255
   287dc:	04 c0       	rjmp	.+8      	; 0x287e6 <strtod+0x296>
   287de:	60 e0       	ldi	r22, 0x00	; 0
   287e0:	70 e0       	ldi	r23, 0x00	; 0
   287e2:	80 ec       	ldi	r24, 0xC0	; 192
   287e4:	9f e7       	ldi	r25, 0x7F	; 127
   287e6:	df 91       	pop	r29
   287e8:	cf 91       	pop	r28
   287ea:	1f 91       	pop	r17
   287ec:	0f 91       	pop	r16
   287ee:	ff 90       	pop	r15
   287f0:	ef 90       	pop	r14
   287f2:	df 90       	pop	r13
   287f4:	cf 90       	pop	r12
   287f6:	bf 90       	pop	r11
   287f8:	af 90       	pop	r10
   287fa:	9f 90       	pop	r9
   287fc:	8f 90       	pop	r8
   287fe:	08 95       	ret

00028800 <__ctype_isfalse>:
   28800:	99 27       	eor	r25, r25
   28802:	88 27       	eor	r24, r24

00028804 <__ctype_istrue>:
   28804:	08 95       	ret

00028806 <strchr_P>:
   28806:	fc 01       	movw	r30, r24
   28808:	05 90       	lpm	r0, Z+
   2880a:	06 16       	cp	r0, r22
   2880c:	21 f0       	breq	.+8      	; 0x28816 <strchr_P+0x10>
   2880e:	00 20       	and	r0, r0
   28810:	d9 f7       	brne	.-10     	; 0x28808 <strchr_P+0x2>
   28812:	c0 01       	movw	r24, r0
   28814:	08 95       	ret
   28816:	31 97       	sbiw	r30, 0x01	; 1
   28818:	cf 01       	movw	r24, r30
   2881a:	08 95       	ret

0002881c <fgetc>:
   2881c:	cf 93       	push	r28
   2881e:	df 93       	push	r29
   28820:	ec 01       	movw	r28, r24
   28822:	2b 81       	ldd	r18, Y+3	; 0x03
   28824:	20 ff       	sbrs	r18, 0
   28826:	33 c0       	rjmp	.+102    	; 0x2888e <fgetc+0x72>
   28828:	26 ff       	sbrs	r18, 6
   2882a:	0a c0       	rjmp	.+20     	; 0x28840 <fgetc+0x24>
   2882c:	2f 7b       	andi	r18, 0xBF	; 191
   2882e:	2b 83       	std	Y+3, r18	; 0x03
   28830:	8e 81       	ldd	r24, Y+6	; 0x06
   28832:	9f 81       	ldd	r25, Y+7	; 0x07
   28834:	01 96       	adiw	r24, 0x01	; 1
   28836:	8e 83       	std	Y+6, r24	; 0x06
   28838:	9f 83       	std	Y+7, r25	; 0x07
   2883a:	8a 81       	ldd	r24, Y+2	; 0x02
   2883c:	90 e0       	ldi	r25, 0x00	; 0
   2883e:	29 c0       	rjmp	.+82     	; 0x28892 <fgetc+0x76>
   28840:	22 ff       	sbrs	r18, 2
   28842:	0f c0       	rjmp	.+30     	; 0x28862 <fgetc+0x46>
   28844:	e8 81       	ld	r30, Y
   28846:	f9 81       	ldd	r31, Y+1	; 0x01
   28848:	80 81       	ld	r24, Z
   2884a:	08 2e       	mov	r0, r24
   2884c:	00 0c       	add	r0, r0
   2884e:	99 0b       	sbc	r25, r25
   28850:	00 97       	sbiw	r24, 0x00	; 0
   28852:	19 f4       	brne	.+6      	; 0x2885a <fgetc+0x3e>
   28854:	20 62       	ori	r18, 0x20	; 32
   28856:	2b 83       	std	Y+3, r18	; 0x03
   28858:	1a c0       	rjmp	.+52     	; 0x2888e <fgetc+0x72>
   2885a:	31 96       	adiw	r30, 0x01	; 1
   2885c:	e8 83       	st	Y, r30
   2885e:	f9 83       	std	Y+1, r31	; 0x01
   28860:	0e c0       	rjmp	.+28     	; 0x2887e <fgetc+0x62>
   28862:	ea 85       	ldd	r30, Y+10	; 0x0a
   28864:	fb 85       	ldd	r31, Y+11	; 0x0b
   28866:	19 95       	eicall
   28868:	97 ff       	sbrs	r25, 7
   2886a:	09 c0       	rjmp	.+18     	; 0x2887e <fgetc+0x62>
   2886c:	2b 81       	ldd	r18, Y+3	; 0x03
   2886e:	01 96       	adiw	r24, 0x01	; 1
   28870:	11 f0       	breq	.+4      	; 0x28876 <fgetc+0x5a>
   28872:	80 e2       	ldi	r24, 0x20	; 32
   28874:	01 c0       	rjmp	.+2      	; 0x28878 <fgetc+0x5c>
   28876:	80 e1       	ldi	r24, 0x10	; 16
   28878:	82 2b       	or	r24, r18
   2887a:	8b 83       	std	Y+3, r24	; 0x03
   2887c:	08 c0       	rjmp	.+16     	; 0x2888e <fgetc+0x72>
   2887e:	2e 81       	ldd	r18, Y+6	; 0x06
   28880:	3f 81       	ldd	r19, Y+7	; 0x07
   28882:	2f 5f       	subi	r18, 0xFF	; 255
   28884:	3f 4f       	sbci	r19, 0xFF	; 255
   28886:	2e 83       	std	Y+6, r18	; 0x06
   28888:	3f 83       	std	Y+7, r19	; 0x07
   2888a:	99 27       	eor	r25, r25
   2888c:	02 c0       	rjmp	.+4      	; 0x28892 <fgetc+0x76>
   2888e:	8f ef       	ldi	r24, 0xFF	; 255
   28890:	9f ef       	ldi	r25, 0xFF	; 255
   28892:	df 91       	pop	r29
   28894:	cf 91       	pop	r28
   28896:	08 95       	ret

00028898 <ungetc>:
   28898:	fb 01       	movw	r30, r22
   2889a:	23 81       	ldd	r18, Z+3	; 0x03
   2889c:	20 ff       	sbrs	r18, 0
   2889e:	12 c0       	rjmp	.+36     	; 0x288c4 <ungetc+0x2c>
   288a0:	26 fd       	sbrc	r18, 6
   288a2:	10 c0       	rjmp	.+32     	; 0x288c4 <ungetc+0x2c>
   288a4:	8f 3f       	cpi	r24, 0xFF	; 255
   288a6:	3f ef       	ldi	r19, 0xFF	; 255
   288a8:	93 07       	cpc	r25, r19
   288aa:	61 f0       	breq	.+24     	; 0x288c4 <ungetc+0x2c>
   288ac:	82 83       	std	Z+2, r24	; 0x02
   288ae:	2f 7d       	andi	r18, 0xDF	; 223
   288b0:	20 64       	ori	r18, 0x40	; 64
   288b2:	23 83       	std	Z+3, r18	; 0x03
   288b4:	26 81       	ldd	r18, Z+6	; 0x06
   288b6:	37 81       	ldd	r19, Z+7	; 0x07
   288b8:	21 50       	subi	r18, 0x01	; 1
   288ba:	31 09       	sbc	r19, r1
   288bc:	26 83       	std	Z+6, r18	; 0x06
   288be:	37 83       	std	Z+7, r19	; 0x07
   288c0:	99 27       	eor	r25, r25
   288c2:	08 95       	ret
   288c4:	8f ef       	ldi	r24, 0xFF	; 255
   288c6:	9f ef       	ldi	r25, 0xFF	; 255
   288c8:	08 95       	ret

000288ca <_exit>:
   288ca:	f8 94       	cli

000288cc <__stop_program>:
   288cc:	ff cf       	rjmp	.-2      	; 0x288cc <__stop_program>

Disassembly of section .BOOT:

000288ce <nvm_common_spm>:
	/**
	 * For GCC:
	 * \param address uint32_t r22:r25
	 * \param nvm_cmd uint8_t  r20
	 */
	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   288ce:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   288d0:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   288d2:	fb 01       	movw	r30, r22
	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   288d4:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r20      ; Load prepared command into NVM Command register.
   288d8:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r23, CCP_SPM_gc   ; Prepare Protect SPM signature (r23 is no longer needed)
   288dc:	7d e9       	ldi	r23, 0x9D	; 157
	sts CCP, r23          ; Enable SPM operation (this disables interrupts for 4 cycles).
   288de:	70 93 34 00 	sts	0x0034, r23	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
	spm                   ; Self-program.
   288e2:	e8 95       	spm
	sts NVM_CMD, r24      ; Restore NVM command register
   288e4:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   288e8:	9b bf       	out	0x3b, r25	; 59
	spm                   ; Self-program.
	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   288ea:	08 95       	ret

000288ec <nvm_flash_load_word_to_buffer>:
	 * For GCC:
	 * \param word_addr uint32_t r22:r25
	 * \param data      uint16_t r20:r21
	 */
wait_nvm:
	lds r18, NVM_STATUS
   288ec:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
	sbrc r18, NVM_NVMBUSY_bp
   288f0:	27 fd       	sbrc	r18, 7
	rjmp wait_nvm
   288f2:	fc cf       	rjmp	.-8      	; 0x288ec <nvm_flash_load_word_to_buffer>

	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   288f4:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   288f6:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   288f8:	fb 01       	movw	r30, r22

	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   288fa:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r18, NVM_CMD_LOAD_FLASH_BUFFER_gc
   288fe:	23 e2       	ldi	r18, 0x23	; 35
	sts NVM_CMD, r18      ; Load prepared command into NVM Command register.
   28900:	20 93 ca 01 	sts	0x01CA, r18	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>

	movw r0, r20          ; Load R20:R21 into R0:R1
   28904:	0a 01       	movw	r0, r20
	spm                   ; Self-program.
   28906:	e8 95       	spm

	clr r1                ; Clear R1 for GCC _zero_reg_ to function properly.
   28908:	11 24       	eor	r1, r1
	sts NVM_CMD, r24      ; Restore NVM command register
   2890a:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   2890e:	9b bf       	out	0x3b, r25	; 59

	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   28910:	08 95       	ret
