#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Mon Nov 20 19:10:23 2023
# Process ID: 8964
# Current directory: /home/hs/Desktop/Real_prj
# Command line: vivado
# Log file: /home/hs/Desktop/Real_prj/vivado.log
# Journal file: /home/hs/Desktop/Real_prj/vivado.jou
#-----------------------------------------------------------
start_gui
create_project xdma_engine_axi_benes /home/hs/Desktop/Real_prj/xdma_engine_axi_benes -part xcu280-fsvh2892-2L-e
set_property board_part xilinx.com:au280:part0:1.1 [current_project]
set_property  ip_repo_paths  /home/hs/Desktop/Real_prj [current_project]
update_ip_catalog
create_bd_design "axi_benes_dma_engine"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv user.org:user:axi_lite_benes:1.0 axi_lite_benes_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xdma:4.1 xdma_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:xdma -config { accel {1} auto_level {IP Level} axi_clk {Maximum Data Width} axi_intf {AXI Memory Mapped} bar_size {Disable} bypass_size {Disable} c2h {1} cache_size {128k} h2c {1} lane_width {X8} link_speed {16.0 GT/s (PCIe Gen 4)}}  [get_bd_cells xdma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/xdma_0/axi_aclk (250 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/xdma_0/M_AXI} Slave {/axi_lite_benes_0/s00_axi} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_lite_benes_0/s00_axi]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property location {5 1206 -86} [get_bd_cells ila_0]
set_property location {4 1332 -99} [get_bd_cells ila_0]
set_property location {3 1164 -45} [get_bd_cells ila_0]
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] [get_bd_intf_pins axi_lite_benes_0/s00_axi]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/xdma_0/axi_aclk (250 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_0/clk]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
make_wrapper -files [get_files /home/hs/Desktop/Real_prj/xdma_engine_axi_benes/xdma_engine_axi_benes.srcs/sources_1/bd/axi_benes_dma_engine/axi_benes_dma_engine.bd] -top
add_files -norecurse /home/hs/Desktop/Real_prj/xdma_engine_axi_benes/xdma_engine_axi_benes.gen/sources_1/bd/axi_benes_dma_engine/hdl/axi_benes_dma_engine_wrapper.v
validate_bd_design -force
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
