
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2004 
WARNING: [Synth 8-2507] parameter declaration becomes local in datapath with formal parameter declaration list [F:/project_2/project_2.srcs/sources_1/new/mips.v:407]
WARNING: [Synth 8-2507] parameter declaration becomes local in datapath with formal parameter declaration list [F:/project_2/project_2.srcs/sources_1/new/mips.v:408]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 361.645 ; gain = 112.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/project_2/project_2.srcs/sources_1/new/mips.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mips' [F:/project_2/project_2.srcs/sources_1/new/mips.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'controller' [F:/project_2/project_2.srcs/sources_1/new/mips.v:180]
	Parameter FETCH bound to: 4'b0000 
	Parameter DECODE bound to: 4'b0001 
	Parameter MTYPES bound to: 4'b0010 
	Parameter ITYPES bound to: 4'b0011 
	Parameter BEQS bound to: 4'b0101 
	Parameter JUMPS bound to: 4'b1000 
	Parameter ReadMS bound to: 4'b1001 
	Parameter WriteMS bound to: 4'b1010 
	Parameter IWriteToRegS bound to: 4'b1011 
	Parameter RITYPES bound to: 4'b1100 
	Parameter ROTYPES bound to: 4'b1101 
	Parameter MWriteToRegS bound to: 4'b1110 
	Parameter RWriteToRegS bound to: 4'b1111 
	Parameter RTYPE bound to: 6'b000000 
	Parameter J bound to: 6'b000010 
	Parameter BEQ bound to: 6'b000100 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter LUI bound to: 6'b001111 
	Parameter LW bound to: 6'b100011 
	Parameter SW bound to: 6'b101011 
	Parameter SLL bound to: 6'b000000 
	Parameter SRL bound to: 6'b000010 
	Parameter ADD bound to: 6'b100000 
	Parameter ADDU bound to: 6'b100001 
	Parameter SUB bound to: 6'b100010 
	Parameter AND bound to: 6'b100100 
	Parameter OR bound to: 6'b100101 
INFO: [Synth 8-155] case statement is not full and has no default [F:/project_2/project_2.srcs/sources_1/new/mips.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [F:/project_2/project_2.srcs/sources_1/new/mips.v:265]
INFO: [Synth 8-155] case statement is not full and has no default [F:/project_2/project_2.srcs/sources_1/new/mips.v:312]
INFO: [Synth 8-155] case statement is not full and has no default [F:/project_2/project_2.srcs/sources_1/new/mips.v:361]
INFO: [Synth 8-155] case statement is not full and has no default [F:/project_2/project_2.srcs/sources_1/new/mips.v:370]
INFO: [Synth 8-155] case statement is not full and has no default [F:/project_2/project_2.srcs/sources_1/new/mips.v:288]
INFO: [Synth 8-6155] done synthesizing module 'controller' (1#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:180]
INFO: [Synth 8-6157] synthesizing module 'datapath' [F:/project_2/project_2.srcs/sources_1/new/mips.v:396]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter CONST_ZERO bound to: 0 - type: integer 
	Parameter CONST_ONE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'signextend' [F:/project_2/project_2.srcs/sources_1/new/mips.v:563]
INFO: [Synth 8-6155] done synthesizing module 'signextend' (2#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:563]
INFO: [Synth 8-6157] synthesizing module 'leftshift2' [F:/project_2/project_2.srcs/sources_1/new/mips.v:573]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leftshift2' (3#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:573]
INFO: [Synth 8-6157] synthesizing module 'leftshift2__parameterized0' [F:/project_2/project_2.srcs/sources_1/new/mips.v:573]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leftshift2__parameterized0' (3#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:573]
INFO: [Synth 8-6157] synthesizing module 'PC' [F:/project_2/project_2.srcs/sources_1/new/mips.v:531]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [F:/project_2/project_2.srcs/sources_1/new/mips.v:522]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (4#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:522]
INFO: [Synth 8-6155] done synthesizing module 'PC' (5#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:531]
INFO: [Synth 8-6157] synthesizing module 'mux2' [F:/project_2/project_2.srcs/sources_1/new/mips.v:541]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (6#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:541]
INFO: [Synth 8-6157] synthesizing module 'flopen' [F:/project_2/project_2.srcs/sources_1/new/mips.v:513]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopen' (7#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:513]
INFO: [Synth 8-6157] synthesizing module 'flop' [F:/project_2/project_2.srcs/sources_1/new/mips.v:504]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flop' (8#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:504]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [F:/project_2/project_2.srcs/sources_1/new/mips.v:541]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (8#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:541]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized1' [F:/project_2/project_2.srcs/sources_1/new/mips.v:541]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized1' (8#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:541]
WARNING: [Synth 8-689] width (5) of port connection 'd0' does not match port width (32) of module 'mux2__parameterized1' [F:/project_2/project_2.srcs/sources_1/new/mips.v:437]
WARNING: [Synth 8-689] width (5) of port connection 'd1' does not match port width (32) of module 'mux2__parameterized1' [F:/project_2/project_2.srcs/sources_1/new/mips.v:437]
WARNING: [Synth 8-689] width (5) of port connection 'y' does not match port width (32) of module 'mux2__parameterized1' [F:/project_2/project_2.srcs/sources_1/new/mips.v:437]
INFO: [Synth 8-6157] synthesizing module 'regfile' [F:/project_2/project_2.srcs/sources_1/new/mips.v:473]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regfile' (9#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:473]
INFO: [Synth 8-6157] synthesizing module 'mux4' [F:/project_2/project_2.srcs/sources_1/new/mips.v:549]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (10#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:549]
INFO: [Synth 8-6157] synthesizing module 'alu' [F:/project_2/project_2.srcs/sources_1/new/mips.v:450]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/project_2/project_2.srcs/sources_1/new/mips.v:457]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:450]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [F:/project_2/project_2.srcs/sources_1/new/mips.v:549]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (11#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:549]
INFO: [Synth 8-6157] synthesizing module 'zerodetect' [F:/project_2/project_2.srcs/sources_1/new/mips.v:497]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zerodetect' (12#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:497]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:396]
INFO: [Synth 8-6155] done synthesizing module 'mips' (14#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:159]
INFO: [Synth 8-6157] synthesizing module 'exmemory' [F:/project_2/project_2.srcs/sources_1/new/mips.v:42]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'button' [F:/project_2/project_2.srcs/sources_1/new/mips.v:104]
INFO: [Synth 8-6155] done synthesizing module 'button' (15#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:104]
INFO: [Synth 8-6157] synthesizing module 'rom' [F:/project_2/project_2.srcs/sources_1/new/mips.v:144]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'F:/Mars/test.dat' is read successfully [F:/project_2/project_2.srcs/sources_1/new/mips.v:152]
INFO: [Synth 8-6155] done synthesizing module 'rom' (16#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:144]
INFO: [Synth 8-6157] synthesizing module 'ram' [F:/project_2/project_2.srcs/sources_1/new/mips.v:125]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram' (17#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [F:/project_2/project_2.srcs/sources_1/new/mips.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [F:/project_2/project_2.srcs/sources_1/new/mips.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [F:/project_2/project_2.srcs/sources_1/new/mips.v:97]
INFO: [Synth 8-6155] done synthesizing module 'exmemory' (18#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:42]
INFO: [Synth 8-6157] synthesizing module 'key_fangdou' [F:/project_2/project_2.srcs/sources_1/new/mips.v:582]
	Parameter SAMPLE_TIME bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'key_fangdou' (19#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:582]
INFO: [Synth 8-6155] done synthesizing module 'top' (20#1) [F:/project_2/project_2.srcs/sources_1/new/mips.v:1]
WARNING: [Synth 8-3331] design regfile has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 396.906 ; gain = 147.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 396.906 ; gain = 147.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 396.906 ; gain = 147.293
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/project_2/project_2.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [F:/project_2/project_2.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/project_2/project_2.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 734.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 734.887 ; gain = 485.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 734.887 ; gain = 485.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:01 . Memory (MB): peak = 734.887 ; gain = 485.273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5546] ROM "aluop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pcwrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pcwritecond" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alusrcb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alusrca" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pcsource" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regdst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regwrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "irwrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iord" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memtoreg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memwrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memread" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/project_2/project_2.srcs/sources_1/new/mips.v:457]
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "leds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "key_out_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [F:/project_2/project_2.srcs/sources_1/new/mips.v:237]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [F:/project_2/project_2.srcs/sources_1/new/mips.v:237]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                    0000000000001 |                             0000
                  DECODE |                    0000000000010 |                             0001
                 RITYPES |                    0000000000100 |                             1100
                 ROTYPES |                    0000000001000 |                             1101
            RWriteToRegS |                    0000000010000 |                             1111
                   JUMPS |                    0000000100000 |                             1000
                    BEQS |                    0000001000000 |                             0101
                  ITYPES |                    0000010000000 |                             0011
            IWriteToRegS |                    0000100000000 |                             1011
                  MTYPES |                    0001000000000 |                             0010
                  ReadMS |                    0010000000000 |                             1001
            MWriteToRegS |                    0100000000000 |                             1110
                 WriteMS |                    1000000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [F:/project_2/project_2.srcs/sources_1/new/mips.v:237]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [F:/project_2/project_2.srcs/sources_1/new/mips.v:458]
WARNING: [Synth 8-327] inferring latch for variable 'memdata_reg' [F:/project_2/project_2.srcs/sources_1/new/mips.v:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 734.887 ; gain = 485.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	  10 Input     13 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	  10 Input     13 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
Module flopenr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module flopen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module mux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module button 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module exmemory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module key_fangdou 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "leds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fd1/key_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fd1/key_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fd2/key_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fd2/key_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fd3/key_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fd3/key_out_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:27 . Memory (MB): peak = 734.887 ; gain = 485.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | p_0_out    | 1024x32       | LUT            | 
|exmemory    | p_0_out    | 1024x32       | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------+-----------+----------------------+-------------------+
|top         | dut/dp/rf/REG_reg | Implied   | 32 x 32              | RAM32M x 12       | 
|top         | exmem/RAM/RAM_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+-------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:52 . Memory (MB): peak = 735.418 ; gain = 485.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:53 . Memory (MB): peak = 736.480 ; gain = 486.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------+-----------+----------------------+-------------------+
|top         | dut/dp/rf/REG_reg | Implied   | 32 x 32              | RAM32M x 12       | 
|top         | exmem/RAM/RAM_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+-------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'p_0_in[0]' (FDE) to 'dut/dp/ir/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'p_0_in[1]' (FDE) to 'dut/dp/ir/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'p_0_in[2]' (FDE) to 'dut/dp/ir/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'p_0_in[3]' (FDE) to 'dut/dp/ir/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'p_0_in[4]' (FDE) to 'dut/dp/ir/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'p_1_in[0]' (FDE) to 'dut/dp/ir/q_reg[16]'
INFO: [Synth 8-3886] merging instance 'p_1_in[1]' (FDE) to 'dut/dp/ir/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'p_1_in[2]' (FDE) to 'dut/dp/ir/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'p_1_in[3]' (FDE) to 'dut/dp/ir/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'p_1_in[4]' (FDE) to 'dut/dp/ir/q_reg[20]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:55 . Memory (MB): peak = 768.211 ; gain = 518.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:59 . Memory (MB): peak = 768.211 ; gain = 518.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:59 . Memory (MB): peak = 768.211 ; gain = 518.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:59 . Memory (MB): peak = 768.211 ; gain = 518.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 768.211 ; gain = 518.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 768.211 ; gain = 518.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 768.211 ; gain = 518.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     4|
|2     |CARRY4    |    44|
|3     |LUT1      |    10|
|4     |LUT2      |     7|
|5     |LUT3      |    68|
|6     |LUT4      |   122|
|7     |LUT5      |   150|
|8     |LUT6      |   653|
|9     |MUXF7     |   115|
|10    |MUXF8     |    40|
|11    |RAM256X1S |   128|
|12    |RAM32M    |    12|
|13    |FDRE      |   344|
|14    |FDSE      |     1|
|15    |LD        |    77|
|16    |IBUF      |    13|
|17    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |  1804|
|2     |  fd1        |key_fangdou   |    69|
|3     |  dut        |mips          |  1342|
|4     |    cont     |controller    |   128|
|5     |    dp       |datapath      |  1214|
|6     |      alunit |alu           |    50|
|7     |      areg   |flop          |    41|
|8     |      ir     |flopen        |   378|
|9     |      mdr    |flop_2        |    64|
|10    |      pcreg  |PC            |    16|
|11    |        pc   |flopenr       |    16|
|12    |      res    |flop_3        |   621|
|13    |      rf     |regfile       |    12|
|14    |      wrd    |flop_4        |    32|
|15    |  exmem      |exmemory      |   215|
|16    |    RAM      |ram           |   128|
|17    |    btn      |button        |     3|
|18    |  fd2        |key_fangdou_0 |    72|
|19    |  fd3        |key_fangdou_1 |    69|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 768.211 ; gain = 518.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:31 . Memory (MB): peak = 768.211 ; gain = 180.617
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 768.211 ; gain = 518.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 429 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 217 instances were transformed.
  LD => LDCE: 77 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:02:08 . Memory (MB): peak = 768.211 ; gain = 531.684
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/project_2/project_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 768.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 12 17:27:36 2018...
