$date
	Wed Jul 30 16:49:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_comparator_4bit $end
$var wire 1 ! c $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module dut $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 1 ! C $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b0 $
b1 #
b0 "
0!
$end
#5
1!
b11 #
b11 %
b11 "
b11 $
#10
0!
b1010 #
b1010 %
b1000 "
b1000 $
#15
1!
b100 #
b100 %
b100 "
b100 $
#20
