Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 14:23:57 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/square11/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  121         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (11)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 121 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

src0_
src10_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  136          inf        0.000                      0                  136           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.796ns  (logic 5.090ns (51.965%)  route 4.705ns (48.035%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src5_reg[8]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[8]/Q
                         net (fo=5, routed)           0.906     1.219    compressor/comp/gpc4/lut6_2_inst1/I3
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I3
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.215     1.434 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.434    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.915 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.924     2.839    compressor/comp/gpc36/src2[3]
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/lut5_prop3/I2
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.222     3.061 r  compressor/comp/gpc36/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.061    compressor/comp/gpc36/lut5_prop3_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/carry4_inst0/S[3]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.360 r  compressor/comp/gpc36/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.759     4.120    compressor/comp/gpc83/src0[0]
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/lut5_prop0/I4
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.097     4.217 r  compressor/comp/gpc83/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.217    compressor/comp/gpc83/lut5_prop0_n_0
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/carry4_inst0/S[0]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     4.624 r  compressor/comp/gpc83/carry4_inst0/O[2]
                         net (fo=2, routed)           0.617     5.240    compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_gene13_0[2]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop11/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.230     5.470 r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.470    compressor/ra/ra/rowadder_0/cascade_fa_14/prop[11]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/S[3]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.754 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.754    compressor/ra/ra/rowadder_0/cascade_fa_14/carryout[11]
    SLICE_X2Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst3/CI
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.911 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst3/O[0]
                         net (fo=1, routed)           1.499     7.410    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.385     9.796 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.796    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.754ns  (logic 5.090ns (52.183%)  route 4.664ns (47.817%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src5_reg[8]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[8]/Q
                         net (fo=5, routed)           0.906     1.219    compressor/comp/gpc4/lut6_2_inst1/I3
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I3
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.215     1.434 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.434    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.915 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.924     2.839    compressor/comp/gpc36/src2[3]
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/lut5_prop3/I2
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.222     3.061 r  compressor/comp/gpc36/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.061    compressor/comp/gpc36/lut5_prop3_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/carry4_inst0/S[3]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.360 r  compressor/comp/gpc36/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.759     4.120    compressor/comp/gpc83/src0[0]
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/lut5_prop0/I4
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.097     4.217 r  compressor/comp/gpc83/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.217    compressor/comp/gpc83/lut5_prop0_n_0
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/carry4_inst0/S[0]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     4.624 r  compressor/comp/gpc83/carry4_inst0/O[2]
                         net (fo=2, routed)           0.617     5.240    compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_gene13_0[2]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop11/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.230     5.470 r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.470    compressor/ra/ra/rowadder_0/cascade_fa_14/prop[11]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/S[3]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.754 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.754    compressor/ra/ra/rowadder_0/cascade_fa_14/carryout[11]
    SLICE_X2Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst3/CI
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119     5.873 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst3/CO[1]
                         net (fo=1, routed)           1.458     7.331    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.423     9.754 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.754    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.738ns  (logic 5.161ns (52.996%)  route 4.577ns (47.004%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src5_reg[8]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[8]/Q
                         net (fo=5, routed)           0.906     1.219    compressor/comp/gpc4/lut6_2_inst1/I3
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I3
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.215     1.434 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.434    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.915 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.924     2.839    compressor/comp/gpc36/src2[3]
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/lut5_prop3/I2
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.222     3.061 r  compressor/comp/gpc36/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.061    compressor/comp/gpc36/lut5_prop3_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/carry4_inst0/S[3]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.360 r  compressor/comp/gpc36/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.759     4.120    compressor/comp/gpc83/src0[0]
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/lut5_prop0/I4
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.097     4.217 r  compressor/comp/gpc83/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.217    compressor/comp/gpc83/lut5_prop0_n_0
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/carry4_inst0/S[0]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     4.624 r  compressor/comp/gpc83/carry4_inst0/O[2]
                         net (fo=2, routed)           0.617     5.240    compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_gene13_0[2]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop11/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.230     5.470 r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop11/O
                         net (fo=1, routed)           0.000     5.470    compressor/ra/ra/rowadder_0/cascade_fa_14/prop[11]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/S[3]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     5.754 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.754    compressor/ra/ra/rowadder_0/cascade_fa_14/carryout[11]
    SLICE_X2Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst3/CI
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.977 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst3/O[1]
                         net (fo=1, routed)           1.371     7.348    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.390     9.738 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.738    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 4.881ns (50.448%)  route 4.794ns (49.552%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src5_reg[8]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[8]/Q
                         net (fo=5, routed)           0.906     1.219    compressor/comp/gpc4/lut6_2_inst1/I3
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I3
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.215     1.434 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.434    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.915 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.924     2.839    compressor/comp/gpc36/src2[3]
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/lut5_prop3/I2
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.222     3.061 r  compressor/comp/gpc36/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.061    compressor/comp/gpc36/lut5_prop3_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/carry4_inst0/S[3]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.360 r  compressor/comp/gpc36/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.759     4.120    compressor/comp/gpc83/src0[0]
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/lut5_prop0/I4
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.097     4.217 r  compressor/comp/gpc83/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.217    compressor/comp/gpc83/lut5_prop0_n_0
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/carry4_inst0/S[0]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.404 r  compressor/comp/gpc83/carry4_inst0/O[0]
                         net (fo=2, routed)           0.694     5.097    compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_gene13_0[0]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop9/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.224     5.321 r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.321    compressor/ra/ra/rowadder_0/cascade_fa_14/prop[9]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/S[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.753 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/O[2]
                         net (fo=1, routed)           1.511     7.264    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.411     9.675 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.675    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.583ns  (logic 4.914ns (51.274%)  route 4.670ns (48.726%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src5_reg[8]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[8]/Q
                         net (fo=5, routed)           0.906     1.219    compressor/comp/gpc4/lut6_2_inst1/I3
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I3
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.215     1.434 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.434    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.915 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.924     2.839    compressor/comp/gpc36/src2[3]
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/lut5_prop3/I2
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.222     3.061 r  compressor/comp/gpc36/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.061    compressor/comp/gpc36/lut5_prop3_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/carry4_inst0/S[3]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.360 r  compressor/comp/gpc36/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.759     4.120    compressor/comp/gpc83/src0[0]
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/lut5_prop0/I4
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.097     4.217 r  compressor/comp/gpc83/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.217    compressor/comp/gpc83/lut5_prop0_n_0
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/carry4_inst0/S[0]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.404 r  compressor/comp/gpc83/carry4_inst0/O[0]
                         net (fo=2, routed)           0.694     5.097    compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_gene13_0[0]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop9/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.224     5.321 r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.321    compressor/ra/ra/rowadder_0/cascade_fa_14/prop[9]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/S[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     5.802 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/O[3]
                         net (fo=1, routed)           1.386     7.189    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.395     9.583 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.583    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.171ns  (logic 4.600ns (50.154%)  route 4.571ns (49.846%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src5_reg[8]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src5_reg[8]/Q
                         net (fo=5, routed)           0.906     1.219    compressor/comp/gpc4/lut6_2_inst1/I3
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/lut6_2_inst1/LUT6/I3
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.215     1.434 r  compressor/comp/gpc4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.434    compressor/comp/gpc4/lut6_2_inst1_n_1
    SLICE_X6Y62                                                       r  compressor/comp/gpc4/carry4_inst0/S[1]
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.915 r  compressor/comp/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.924     2.839    compressor/comp/gpc36/src2[3]
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/lut5_prop3/I2
    SLICE_X4Y61          LUT5 (Prop_lut5_I2_O)        0.222     3.061 r  compressor/comp/gpc36/lut5_prop3/O
                         net (fo=1, routed)           0.000     3.061    compressor/comp/gpc36/lut5_prop3_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/carry4_inst0/S[3]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.360 r  compressor/comp/gpc36/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.759     4.120    compressor/comp/gpc83/src0[0]
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/lut5_prop0/I4
    SLICE_X3Y64          LUT5 (Prop_lut5_I4_O)        0.097     4.217 r  compressor/comp/gpc83/lut5_prop0/O
                         net (fo=1, routed)           0.000     4.217    compressor/comp/gpc83/lut5_prop0_n_0
    SLICE_X3Y64                                                       r  compressor/comp/gpc83/carry4_inst0/S[0]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.404 r  compressor/comp/gpc83/carry4_inst0/O[0]
                         net (fo=2, routed)           0.694     5.097    compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_gene13_0[0]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop9/I0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.224     5.321 r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.321    compressor/ra/ra/rowadder_0/cascade_fa_14/prop[9]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/S[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171     5.492 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/O[1]
                         net (fo=1, routed)           1.288     6.780    dst9_OBUF[0]
    U16                                                               r  dst9_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.391     9.171 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.171    dst9[0]
    U16                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.934ns  (logic 4.905ns (54.905%)  route 4.029ns (45.095%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE                         0.000     0.000 r  src4_reg[4]/C
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[4]/Q
                         net (fo=5, routed)           0.878     1.271    compressor/comp/gpc3/src4[3]
    SLICE_X6Y61                                                       r  compressor/comp/gpc3/lut4_prop0/I0
    SLICE_X6Y61          LUT4 (Prop_lut4_I0_O)        0.097     1.368 r  compressor/comp/gpc3/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.368    compressor/comp/gpc3/lut4_prop0_n_0
    SLICE_X6Y61                                                       r  compressor/comp/gpc3/carry4_inst0/S[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.671 r  compressor/comp/gpc3/carry4_inst0/O[1]
                         net (fo=4, routed)           0.691     2.362    compressor/comp/gpc36/stage1_5[2]
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/lut4_prop0/I1
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.216     2.578 r  compressor/comp/gpc36/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.578    compressor/comp/gpc36/lut4_prop0_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/carry4_inst0/S[0]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     2.765 r  compressor/comp/gpc36/carry4_inst0/O[0]
                         net (fo=2, routed)           0.471     3.237    compressor/comp/gpc81/lut5_prop3_0[0]
    SLICE_X5Y61                                                       r  compressor/comp/gpc81/lut4_prop1/I3
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.224     3.461 r  compressor/comp/gpc81/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.461    compressor/comp/gpc81/lut4_prop1_n_0
    SLICE_X5Y61                                                       r  compressor/comp/gpc81/carry4_inst0/S[1]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.893 r  compressor/comp/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.698     4.591    compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_gene8_0[2]
    SLICE_X2Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop6/I1
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.230     4.821 r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop6/O
                         net (fo=1, routed)           0.000     4.821    compressor/ra/ra/rowadder_0/cascade_fa_14/prop[6]
    SLICE_X2Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst1/S[2]
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     5.107 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.107    compressor/ra/ra/rowadder_0/cascade_fa_14/carryout[7]
    SLICE_X2Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/CI
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.264 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst2/O[0]
                         net (fo=1, routed)           1.290     6.554    dst8_OBUF[0]
    V17                                                               r  dst8_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.380     8.934 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.934    dst8[0]
    V17                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.710ns  (logic 4.776ns (54.833%)  route 3.934ns (45.167%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE                         0.000     0.000 r  src4_reg[4]/C
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src4_reg[4]/Q
                         net (fo=5, routed)           0.878     1.271    compressor/comp/gpc3/src4[3]
    SLICE_X6Y61                                                       r  compressor/comp/gpc3/lut4_prop0/I0
    SLICE_X6Y61          LUT4 (Prop_lut4_I0_O)        0.097     1.368 r  compressor/comp/gpc3/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.368    compressor/comp/gpc3/lut4_prop0_n_0
    SLICE_X6Y61                                                       r  compressor/comp/gpc3/carry4_inst0/S[0]
    SLICE_X6Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.671 r  compressor/comp/gpc3/carry4_inst0/O[1]
                         net (fo=4, routed)           0.691     2.362    compressor/comp/gpc36/stage1_5[2]
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/lut4_prop0/I1
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.216     2.578 r  compressor/comp/gpc36/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.578    compressor/comp/gpc36/lut4_prop0_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc36/carry4_inst0/S[0]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     2.765 r  compressor/comp/gpc36/carry4_inst0/O[0]
                         net (fo=2, routed)           0.471     3.237    compressor/comp/gpc81/lut5_prop3_0[0]
    SLICE_X5Y61                                                       r  compressor/comp/gpc81/lut4_prop1/I3
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.224     3.461 r  compressor/comp/gpc81/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.461    compressor/comp/gpc81/lut4_prop1_n_0
    SLICE_X5Y61                                                       r  compressor/comp/gpc81/carry4_inst0/S[1]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.893 r  compressor/comp/gpc81/carry4_inst0/O[2]
                         net (fo=2, routed)           0.698     4.591    compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_gene8_0[2]
    SLICE_X2Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_gene6/I1
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.233     4.824 r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_gene6/O
                         net (fo=1, routed)           0.000     4.824    compressor/ra/ra/rowadder_0/cascade_fa_14/gene[6]
    SLICE_X2Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst1/DI[2]
    SLICE_X2Y61          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.289     5.113 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst1/O[3]
                         net (fo=1, routed)           1.196     6.308    dst7_OBUF[0]
    T11                                                               r  dst7_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.402     8.710 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.710    dst7[0]
    T11                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.685ns  (logic 5.069ns (58.360%)  route 3.616ns (41.640%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  src0_reg[0]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[0]/Q
                         net (fo=3, routed)           0.801     1.142    compressor/comp/gpc0/src0[0]
    SLICE_X1Y59                                                       r  compressor/comp/gpc0/lut4_prop0/I3
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.097     1.239 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.239    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X1Y59                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.426 r  compressor/comp/gpc0/carry4_inst0/O[0]
                         net (fo=4, routed)           0.398     1.824    compressor/comp/gpc35/lut6_2_inst0/I4
    SLICE_X3Y59                                                       r  compressor/comp/gpc35/lut6_2_inst0/LUT6/I4
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.224     2.048 r  compressor/comp/gpc35/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.048    compressor/comp/gpc35/lut6_2_inst0_n_1
    SLICE_X3Y59                                                       r  compressor/comp/gpc35/carry4_inst0/S[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     2.455 r  compressor/comp/gpc35/carry4_inst0/O[2]
                         net (fo=6, routed)           0.524     2.979    compressor/comp/gpc80/lut6_2_inst3_1[1]
    SLICE_X3Y60                                                       r  compressor/comp/gpc80/lut5_prop1/I4
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.230     3.209 r  compressor/comp/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.209    compressor/comp/gpc80/lut5_prop1_n_0
    SLICE_X3Y60                                                       r  compressor/comp/gpc80/carry4_inst0/S[1]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.641 r  compressor/comp/gpc80/carry4_inst0/O[2]
                         net (fo=2, routed)           0.596     4.237    compressor/ra/ra/rowadder_0/cascade_fa_14/src3[1]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop3/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.230     4.467 r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.467    compressor/ra/ra/rowadder_0/cascade_fa_14/prop[3]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst0/S[3]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.751 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.751    compressor/ra/ra/rowadder_0/cascade_fa_14/carryout[3]
    SLICE_X2Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst1/CI
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.974 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst1/O[1]
                         net (fo=1, routed)           1.297     6.271    dst5_OBUF[0]
    U12                                                               r  dst5_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.414     8.685 r  dst5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.685    dst5[0]
    U12                                                               r  dst5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.618ns  (logic 4.988ns (57.878%)  route 3.630ns (42.122%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  src0_reg[0]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[0]/Q
                         net (fo=3, routed)           0.801     1.142    compressor/comp/gpc0/src0[0]
    SLICE_X1Y59                                                       r  compressor/comp/gpc0/lut4_prop0/I3
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.097     1.239 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.239    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X1Y59                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.426 r  compressor/comp/gpc0/carry4_inst0/O[0]
                         net (fo=4, routed)           0.398     1.824    compressor/comp/gpc35/lut6_2_inst0/I4
    SLICE_X3Y59                                                       r  compressor/comp/gpc35/lut6_2_inst0/LUT6/I4
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.224     2.048 r  compressor/comp/gpc35/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     2.048    compressor/comp/gpc35/lut6_2_inst0_n_1
    SLICE_X3Y59                                                       r  compressor/comp/gpc35/carry4_inst0/S[0]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     2.455 r  compressor/comp/gpc35/carry4_inst0/O[2]
                         net (fo=6, routed)           0.524     2.979    compressor/comp/gpc80/lut6_2_inst3_1[1]
    SLICE_X3Y60                                                       r  compressor/comp/gpc80/lut5_prop1/I4
    SLICE_X3Y60          LUT5 (Prop_lut5_I4_O)        0.230     3.209 r  compressor/comp/gpc80/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.209    compressor/comp/gpc80/lut5_prop1_n_0
    SLICE_X3Y60                                                       r  compressor/comp/gpc80/carry4_inst0/S[1]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.641 r  compressor/comp/gpc80/carry4_inst0/O[2]
                         net (fo=2, routed)           0.596     4.237    compressor/ra/ra/rowadder_0/cascade_fa_14/src3[1]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop3/I1
    SLICE_X2Y60          LUT2 (Prop_lut2_I1_O)        0.230     4.467 r  compressor/ra/ra/rowadder_0/cascade_fa_14/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.467    compressor/ra/ra/rowadder_0/cascade_fa_14/prop[3]
    SLICE_X2Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst0/S[3]
    SLICE_X2Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.751 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.751    compressor/ra/ra/rowadder_0/cascade_fa_14/carryout[3]
    SLICE_X2Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst1/CI
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.908 r  compressor/ra/ra/rowadder_0/cascade_fa_14/carry4_inst1/O[0]
                         net (fo=1, routed)           1.311     6.219    dst4_OBUF[0]
    V12                                                               r  dst4_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.399     8.618 r  dst4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.618    dst4[0]
    V12                                                               r  dst4[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.684%)  route 0.067ns (31.316%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  src0_reg[9]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src0_reg[9]/Q
                         net (fo=2, routed)           0.067     0.215    src0[9]
    SLICE_X2Y59          FDRE                                         r  src0_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.973%)  route 0.123ns (49.027%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[5]/Q
                         net (fo=2, routed)           0.123     0.251    src6[5]
    SLICE_X6Y60          FDRE                                         r  src6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.730%)  route 0.124ns (49.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[1]/Q
                         net (fo=5, routed)           0.124     0.252    src9[1]
    SLICE_X0Y65          FDRE                                         r  src9_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.564%)  route 0.113ns (44.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE                         0.000     0.000 r  src4_reg[5]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[5]/Q
                         net (fo=2, routed)           0.113     0.254    src4[5]
    SLICE_X7Y61          FDRE                                         r  src4_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.416%)  route 0.126ns (49.584%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  src9_reg[3]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[3]/Q
                         net (fo=5, routed)           0.126     0.254    src9[3]
    SLICE_X2Y65          FDRE                                         r  src9_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.226%)  route 0.127ns (49.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  src2_reg[3]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[3]/Q
                         net (fo=5, routed)           0.127     0.255    src2[3]
    SLICE_X0Y60          FDRE                                         r  src2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.162%)  route 0.127ns (49.838%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE                         0.000     0.000 r  src3_reg[5]/C
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[5]/Q
                         net (fo=2, routed)           0.127     0.255    src3[5]
    SLICE_X4Y60          FDRE                                         r  src3_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.045%)  route 0.133ns (50.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[1]/Q
                         net (fo=5, routed)           0.133     0.261    src5[1]
    SLICE_X5Y62          FDRE                                         r  src5_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.010%)  route 0.120ns (45.990%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE                         0.000     0.000 r  src7_reg[8]/C
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[8]/Q
                         net (fo=3, routed)           0.120     0.261    src7[8]
    SLICE_X5Y63          FDRE                                         r  src7_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.968%)  route 0.120ns (46.032%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE                         0.000     0.000 r  src3_reg[3]/C
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[3]/Q
                         net (fo=5, routed)           0.120     0.261    src3[3]
    SLICE_X5Y58          FDRE                                         r  src3_reg[4]/D
  -------------------------------------------------------------------    -------------------





