<div id="pf40" class="pf w0 h0" data-page-no="40"><div class="pc pc40 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg40.png"/><div class="c xb8 y453 wd h28"><div class="t m0 x97 h19 y454 ff2 fsa fc0 sc0 ls0 ws0">DMA Request</div><div class="t m0 x8e h19 y455 ff2 fsa fc0 sc0 ls0">Multiplexer</div><div class="t m2 xc0 h1a y456 ff2 fsb fc0 sc0 ls0 ws0">DMA controller</div><div class="t m0 x9e h1a y457 ff2 fsb fc0 sc0 ls0 ws1c2">Requests <span class="v8">Module</span></div><div class="t m0 x28 h1a y35a ff2 fsb fc0 sc0 ls0">Module</div><div class="t m0 x28 h1a y35b ff2 fsb fc0 sc0 ls0">Module</div><div class="t m0 x41 h1a y458 ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 x92 h1a y459 ff2 fsb fc0 sc0 ls0 ws0">bridge 0</div><div class="t m0 x3e h1a y45a ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 x3e h1a y45b ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xc3 h1a y45c ff2 fsb fc0 sc0 ls0">Channel</div><div class="t m0 xb5 h1a y45d ff2 fsb fc0 sc0 ls0">request</div></div><div class="t m0 xbc h9 y45e ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-11. DMA request multiplexer configuration</div><div class="t m0 x8 h9 y45f ff1 fs2 fc0 sc0 ls0 ws0">Table 3-19.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y460 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y461 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _c3"> </span>DMA request</div><div class="t m0 x51 h7 y462 ff2 fs4 fc0 sc0 ls0">multiplexer</div><div class="t m0 xc4 h7 y461 ff2 fs4 fc1 sc0 ls0 ws0">DMA Mux</div><div class="t m0 x4b h7 y463 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y464 ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y465 ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 xb9 h7 y466 ff2 fs4 fc0 sc0 ls0 ws0">Channel request<span class="_ _5e"> </span>DMA controller<span class="_ _c4"> </span><span class="fc1">DMA Controller</span></div><div class="t m0 x8b h7 y467 ff2 fs4 fc0 sc0 ls0 ws1c3">Requests <span class="fc1 ws0">DMA request sources</span></div><div class="t m0 x9 h1b y468 ff1 fsc fc0 sc0 ls0 ws0">3.4.8.1<span class="_ _b"> </span>DMA MUX Request Sources</div><div class="t m0 x9 hf y469 ff3 fs5 fc0 sc0 ls0 ws0">This device includes a DMA request mux that allows up to 63 DMA request signals to be</div><div class="t m0 x9 hf y46a ff3 fs5 fc0 sc0 ls0 ws0">mapped to any of the 4 DMA channels. Because of the mux there is no hard correlation</div><div class="t m0 x9 hf y46b ff3 fs5 fc0 sc0 ls0 ws0">between any of the DMA request sources and a specific DMA channel. Some of the</div><div class="t m0 x9 hf y46c ff3 fs5 fc0 sc0 ls0 ws0">modules support Asynchronous DMA operation as indicated by the last column in the</div><div class="t m0 x9 hf y46d ff3 fs5 fc0 sc0 ls0 ws0">following DMA source assignment table.</div><div class="t m0 x51 h9 y46e ff1 fs2 fc0 sc0 ls0 ws0">Table 3-20.<span class="_ _1a"> </span>DMA request sources - MUX 0</div><div class="t m0 xb9 h10 y46f ff1 fs4 fc0 sc0 ls0">Source</div><div class="t m0 xb9 h10 y470 ff1 fs4 fc0 sc0 ls0">number</div><div class="t m0 x9e h10 y46f ff1 fs4 fc0 sc0 ls0 ws0">Source module<span class="_ _65"> </span>Source description<span class="_ _ab"> </span>Async DMA</div><div class="t m0 x75 h10 y470 ff1 fs4 fc0 sc0 ls0">capable</div><div class="t m0 x1 h17 y471 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _c5"> </span>â€”<span class="_ _c6"> </span>Channel disabled<span class="fs9 fc1 v4">1</span></div><div class="t m0 x1 h7 y472 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _c7"> </span>Reserved<span class="_ _c8"> </span>Not used</div><div class="t m0 x1 h7 y473 ff2 fs4 fc0 sc0 ls0 ws1c4">2<span class="_ _a3"> </span>UART0<span class="_ _c9"> </span>Receive Yes</div><div class="t m0 x1 h7 y474 ff2 fs4 fc0 sc0 ls0 ws1c5">3<span class="_ _a3"> </span>UART0<span class="_ _ca"> </span>Transmit Yes</div><div class="t m0 x1 h7 y475 ff2 fs4 fc0 sc0 ls0 ws1c6">4 UART1<span class="_ _c9"> </span>Receive</div><div class="t m0 x1 h7 y476 ff2 fs4 fc0 sc0 ls0 ws1c6">5 UART1<span class="_ _ca"> </span>Transmit</div><div class="t m0 x1 h7 y477 ff2 fs4 fc0 sc0 ls0 ws1c6">6 UART2<span class="_ _c9"> </span>Receive</div><div class="t m0 x1 h7 y478 ff2 fs4 fc0 sc0 ls0 ws1c6">7 UART2<span class="_ _ca"> </span>Transmit</div><div class="t m0 x1b h7 y479 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">System Modules</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">64<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf151" data-dest-detail='[337,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:387.049000px;bottom:514.026000px;width:39.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:487.526000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:472.026000px;width:68.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:456.526000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf42" data-dest-detail='[66,"XYZ",null,270.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:376.047000px;bottom:441.026000px;width:61.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf40" data-dest-detail='[64,"XYZ",null,382.526,null]'><div class="d m1" style="border-style:none;position:absolute;left:363.537000px;bottom:425.526000px;width:86.526000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf42" data-dest-detail='[66,"XYZ",null,396.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:433.391000px;bottom:199.266000px;width:3.752000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
