<profile>

<section name = "Vivado HLS Report for 'squeeze_out'" level="0">
<item name = "Date">Sat Feb 15 08:01:02 2025
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">partition_0</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.188 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9217, 9218, 46.085 us, 46.090 us, 9216, 9216, loop rewind(delay=0 initiation interval(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- pixel_channel_loop">9217, 9217, 6, 4, 1, 2304, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 72, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 387, -</column>
<column name="Register">-, -, 121, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="cache_index_fu_330_p2">+, 0, 0, 13, 4, 3</column>
<column name="i_fu_324_p2">+, 0, 0, 12, 12, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_238">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_245">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_301">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_96">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op43_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op93_read_state7">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln122_fu_336_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage1_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_cache_index_01_phi_fu_220_p6">15, 3, 4, 12</column>
<column name="ap_phi_reg_pp0_iter0_tmp_V_20_reg_231">27, 5, 16, 80</column>
<column name="ap_phi_reg_pp0_iter1_tmp_V_26_reg_308">27, 5, 16, 80</column>
<column name="ap_phi_reg_pp0_iter1_tmp_V_32_reg_278">33, 6, 16, 96</column>
<column name="ap_phi_reg_pp0_iter1_tmp_V_37_reg_294">27, 5, 16, 80</column>
<column name="cache_index_01_reg_216">9, 2, 4, 8</column>
<column name="i_02_reg_264">9, 2, 12, 24</column>
<column name="in_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_10_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_11_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_12_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_13_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_14_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_15_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_4_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_5_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_6_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_7_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_8_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_9_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_3_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_tmp_V_20_reg_231">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter0_tmp_V_26_reg_308">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_V_26_reg_308">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_V_32_reg_278">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_V_37_reg_294">16, 0, 16, 0</column>
<column name="cache_index_01_reg_216">4, 0, 4, 0</column>
<column name="cache_index_reg_404">4, 0, 4, 0</column>
<column name="i_02_reg_264">12, 0, 12, 0</column>
<column name="i_reg_374">12, 0, 12, 0</column>
<column name="icmp_ln122_reg_409">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, squeeze_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, squeeze_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, squeeze_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, squeeze_out, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, squeeze_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, squeeze_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, squeeze_out, return value</column>
<column name="in_9_V_V_dout">in, 16, ap_fifo, in_9_V_V, pointer</column>
<column name="in_9_V_V_empty_n">in, 1, ap_fifo, in_9_V_V, pointer</column>
<column name="in_9_V_V_read">out, 1, ap_fifo, in_9_V_V, pointer</column>
<column name="in_13_V_V_dout">in, 16, ap_fifo, in_13_V_V, pointer</column>
<column name="in_13_V_V_empty_n">in, 1, ap_fifo, in_13_V_V, pointer</column>
<column name="in_13_V_V_read">out, 1, ap_fifo, in_13_V_V, pointer</column>
<column name="in_5_V_V_dout">in, 16, ap_fifo, in_5_V_V, pointer</column>
<column name="in_5_V_V_empty_n">in, 1, ap_fifo, in_5_V_V, pointer</column>
<column name="in_5_V_V_read">out, 1, ap_fifo, in_5_V_V, pointer</column>
<column name="in_1_V_V_dout">in, 16, ap_fifo, in_1_V_V, pointer</column>
<column name="in_1_V_V_empty_n">in, 1, ap_fifo, in_1_V_V, pointer</column>
<column name="in_1_V_V_read">out, 1, ap_fifo, in_1_V_V, pointer</column>
<column name="in_15_V_V_dout">in, 16, ap_fifo, in_15_V_V, pointer</column>
<column name="in_15_V_V_empty_n">in, 1, ap_fifo, in_15_V_V, pointer</column>
<column name="in_15_V_V_read">out, 1, ap_fifo, in_15_V_V, pointer</column>
<column name="in_0_V_V_dout">in, 16, ap_fifo, in_0_V_V, pointer</column>
<column name="in_0_V_V_empty_n">in, 1, ap_fifo, in_0_V_V, pointer</column>
<column name="in_0_V_V_read">out, 1, ap_fifo, in_0_V_V, pointer</column>
<column name="in_2_V_V_dout">in, 16, ap_fifo, in_2_V_V, pointer</column>
<column name="in_2_V_V_empty_n">in, 1, ap_fifo, in_2_V_V, pointer</column>
<column name="in_2_V_V_read">out, 1, ap_fifo, in_2_V_V, pointer</column>
<column name="in_3_V_V_dout">in, 16, ap_fifo, in_3_V_V, pointer</column>
<column name="in_3_V_V_empty_n">in, 1, ap_fifo, in_3_V_V, pointer</column>
<column name="in_3_V_V_read">out, 1, ap_fifo, in_3_V_V, pointer</column>
<column name="in_4_V_V_dout">in, 16, ap_fifo, in_4_V_V, pointer</column>
<column name="in_4_V_V_empty_n">in, 1, ap_fifo, in_4_V_V, pointer</column>
<column name="in_4_V_V_read">out, 1, ap_fifo, in_4_V_V, pointer</column>
<column name="in_6_V_V_dout">in, 16, ap_fifo, in_6_V_V, pointer</column>
<column name="in_6_V_V_empty_n">in, 1, ap_fifo, in_6_V_V, pointer</column>
<column name="in_6_V_V_read">out, 1, ap_fifo, in_6_V_V, pointer</column>
<column name="in_7_V_V_dout">in, 16, ap_fifo, in_7_V_V, pointer</column>
<column name="in_7_V_V_empty_n">in, 1, ap_fifo, in_7_V_V, pointer</column>
<column name="in_7_V_V_read">out, 1, ap_fifo, in_7_V_V, pointer</column>
<column name="in_8_V_V_dout">in, 16, ap_fifo, in_8_V_V, pointer</column>
<column name="in_8_V_V_empty_n">in, 1, ap_fifo, in_8_V_V, pointer</column>
<column name="in_8_V_V_read">out, 1, ap_fifo, in_8_V_V, pointer</column>
<column name="in_10_V_V_dout">in, 16, ap_fifo, in_10_V_V, pointer</column>
<column name="in_10_V_V_empty_n">in, 1, ap_fifo, in_10_V_V, pointer</column>
<column name="in_10_V_V_read">out, 1, ap_fifo, in_10_V_V, pointer</column>
<column name="in_11_V_V_dout">in, 16, ap_fifo, in_11_V_V, pointer</column>
<column name="in_11_V_V_empty_n">in, 1, ap_fifo, in_11_V_V, pointer</column>
<column name="in_11_V_V_read">out, 1, ap_fifo, in_11_V_V, pointer</column>
<column name="in_12_V_V_dout">in, 16, ap_fifo, in_12_V_V, pointer</column>
<column name="in_12_V_V_empty_n">in, 1, ap_fifo, in_12_V_V, pointer</column>
<column name="in_12_V_V_read">out, 1, ap_fifo, in_12_V_V, pointer</column>
<column name="in_14_V_V_dout">in, 16, ap_fifo, in_14_V_V, pointer</column>
<column name="in_14_V_V_empty_n">in, 1, ap_fifo, in_14_V_V, pointer</column>
<column name="in_14_V_V_read">out, 1, ap_fifo, in_14_V_V, pointer</column>
<column name="out_0_V_V_din">out, 16, ap_fifo, out_0_V_V, pointer</column>
<column name="out_0_V_V_full_n">in, 1, ap_fifo, out_0_V_V, pointer</column>
<column name="out_0_V_V_write">out, 1, ap_fifo, out_0_V_V, pointer</column>
<column name="out_1_V_V_din">out, 16, ap_fifo, out_1_V_V, pointer</column>
<column name="out_1_V_V_full_n">in, 1, ap_fifo, out_1_V_V, pointer</column>
<column name="out_1_V_V_write">out, 1, ap_fifo, out_1_V_V, pointer</column>
<column name="out_2_V_V_din">out, 16, ap_fifo, out_2_V_V, pointer</column>
<column name="out_2_V_V_full_n">in, 1, ap_fifo, out_2_V_V, pointer</column>
<column name="out_2_V_V_write">out, 1, ap_fifo, out_2_V_V, pointer</column>
<column name="out_3_V_V_din">out, 16, ap_fifo, out_3_V_V, pointer</column>
<column name="out_3_V_V_full_n">in, 1, ap_fifo, out_3_V_V, pointer</column>
<column name="out_3_V_V_write">out, 1, ap_fifo, out_3_V_V, pointer</column>
</table>
</item>
</section>
</profile>
