
*** Running vivado
    with args -log myip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source myip_v1_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source myip_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/lucetre/documents/semester/21s-hardware-system-design/lab10/proj/lab10-sj/lab10-sj.tmp/myip_v1_0_project/myip_v1_0_project.cache/ip 
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:]
Command: synth_design -top myip_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11044 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 393.957 ; gain = 96.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:4]
	Parameter C_M00_BRAM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_BRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_BRAM_WE_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_S00_AXI' [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:4]
	Parameter BRAM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_WE_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
	Parameter NUM bound to: 4'b1010 
	Parameter BRAM_IDLE bound to: 2'b00 
	Parameter BRAM_READ bound to: 2'b01 
	Parameter BRAM_WRITE bound to: 2'b10 
	Parameter BRAM_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:373]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0.v:70]
INFO: [Synth 8-226] default block is never used [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:431]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_S00_AXI' (6#1) [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (7#1) [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/hdl/myip_v1_0.v:4]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 449.352 ; gain = 151.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 449.352 ; gain = 151.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 449.352 ; gain = 151.832
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0_board.xdc] for cell 'myip_v1_0_S00_AXI_inst/u_clk_180/inst'
Finished Parsing XDC File [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0_board.xdc] for cell 'myip_v1_0_S00_AXI_inst/u_clk_180/inst'
Parsing XDC File [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'myip_v1_0_S00_AXI_inst/u_clk_180/inst'
Finished Parsing XDC File [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'myip_v1_0_S00_AXI_inst/u_clk_180/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/src/lab10_ip_repo/myip_1.0/src/clk_wiz_0_4/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/myip_v1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/myip_v1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.340 ; gain = 0.000
Parsing XDC File [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/proj/lab10-sj/lab10-sj.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/proj/lab10-sj/lab10-sj.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/proj/lab10-sj/lab10-sj.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/myip_v1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/myip_v1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.340 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.406 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 803.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 803.406 ; gain = 505.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 803.406 ; gain = 505.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for myip_v1_0_S00_AXI_inst/u_clk_180/inst. (constraint file  c:/Users/lucetre/Documents/semester/21s-hardware-system-design/lab10/proj/lab10-sj/lab10-sj.tmp/myip_v1_0_project/myip_v1_0_project.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for myip_v1_0_S00_AXI_inst/u_clk_180. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 803.406 ; gain = 505.887
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'bram_state_reg' in module 'myip_v1_0_S00_AXI'
INFO: [Synth 8-5544] ROM "bram_write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               BRAM_IDLE |                             0001 |                               00
               BRAM_READ |                             0010 |                               01
               BRAM_WAIT |                             0100 |                               11
              BRAM_WRITE |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bram_state_reg' using encoding 'one-hot' in module 'myip_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 803.406 ; gain = 505.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design myip_v1_0 has port m00_bram_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design myip_v1_0 has port m00_bram_addr[0] driven by constant 0
WARNING: [Synth 8-3917] design myip_v1_0 has port m00_bram_en driven by constant 1
WARNING: [Synth 8-3917] design myip_v1_0 has port m00_bram_rst driven by constant 0
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'myip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'myip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'myip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'myip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 803.406 ; gain = 505.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 803.406 ; gain = 505.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 809.859 ; gain = 512.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 810.406 ; gain = 512.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-5535] port <s00_axi_aclk> has illegal connections. It is illegal to have a port connected to an input buffer and other components. The following are the port connections :
Input Buffer:
	Port I of instance clkin1_ibufg(IBUF) in module <clk_wiz_0_clk_wiz>
Other Components:
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[31] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[30] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[29] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[28] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[27] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[26] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[25] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[24] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[23] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[22] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[21] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[20] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[19] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[18] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[17] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[16] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[15] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[14] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[13] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[12] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[11] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[10] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[9] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[8] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[7] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[6] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[5] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[4] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[3] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[2] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[1] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg1_reg[0] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[31] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[30] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[29] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[28] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[27] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[26] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[25] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[24] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[23] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[22] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[21] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[20] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[19] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[18] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[17] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[16] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[15] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[14] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[13] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[12] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[11] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[10] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[9] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[8] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[7] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[6] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[5] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[4] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[3] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[2] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[1] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg3_reg[0] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rvalid_reg (FDR) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[31] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[30] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[29] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[28] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[27] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[26] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[25] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[24] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[23] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[22] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[21] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[20] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[19] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[18] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[17] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[16] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[15] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[14] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[13] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[12] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[11] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[10] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[9] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[8] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[7] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[6] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[5] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[4] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[3] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[2] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[1] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg0_reg[0] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_wready_reg (FDR) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/FSM_onehot_bram_state_reg[0] (FDS) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/FSM_onehot_bram_state_reg[1] (FDR) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/FSM_onehot_bram_state_reg[2] (FDR) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/FSM_onehot_bram_state_reg[3] (FDR) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_awready_reg (FDR) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_awaddr_reg[2] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_awaddr_reg[3] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_bvalid_reg (FDR) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_arready_reg (FDR) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_araddr_reg[2] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_araddr_reg[3] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[0] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[1] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[2] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[3] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[4] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[5] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[6] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[7] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[8] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[9] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[10] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[11] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[12] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[13] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[14] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[15] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[16] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[17] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[18] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[19] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[20] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[21] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[22] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[23] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[24] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[25] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[26] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[27] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[28] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[29] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[30] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/slv_reg2_reg[31] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[0] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[1] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[2] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[3] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[4] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[5] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[6] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[7] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[8] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[9] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[10] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[11] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[12] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[13] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[14] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[15] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[16] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[17] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[18] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[19] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[20] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[21] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[22] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[23] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[24] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[25] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[26] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[27] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[28] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[29] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[30] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/axi_rdata_reg[31] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[30] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[29] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[28] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[27] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[26] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[25] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[24] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[23] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[22] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[21] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[20] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[19] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[18] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[17] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[16] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[15] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[14] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[13] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[12] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[11] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[10] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[9] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[8] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[7] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[6] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[5] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[4] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[3] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[2] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[1] (FDRE) in module myip_v1_0
	Port C of instance \myip_v1_0_S00_AXI_inst/bram_counter_reg[0] (FDRE) in module myip_v1_0

ERROR: [Synth 8-2918] Failing due to illegal port connections
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 810.406 ; gain = 158.832
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 19 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu May 27 13:35:27 2021...
