cd librelane; librelane config.yaml --pdk ihp-sg13g2
[19:20:47] VERBOSE  Resolved PDK variant ihp-sg13g2.                                                                      cli.py:524
[19:20:48] INFO     Starting a new run of the 'Classic' flow with the tag 'RUN_2026-02-15_19-20-48'.                     flow.py:654
[19:20:48] INFO     Starting…                                                                                      sequential.py:339
────────────────────────────────────────────────────────── Verilator Lint ──────────────────────────────────────────────────────────
[19:20:48] VERBOSE  Running 'Verilator.Lint' at 'runs/RUN_2026-02-15_19-20-48/01-verilator-lint'…                       step.py:1140
[19:20:48] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/01-verilator-lint/verilator-lint.log'…          step.py:1340
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:9:19: Signal is not used: 'ON'                                   
                                                                       : ... note: In instance 'heichips25_pudding.dac'             
    9 |     input [127:0] ON,                                                                                                       
      |                   ^~                                                                                                        
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.042                              
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.           
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:10:19: Signal is not used: 'ONB'                                 
                                                                        : ... note: In instance 'heichips25_pudding.dac'            
   10 |     input [127:0] ONB,                                                                                                      
      |                   ^~~                                                                                                       
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:11:17: Signal is not used: 'EN'                                  
                                                                        : ... note: In instance 'heichips25_pudding.dac'            
   11 |     input [3:0] EN,                                                                                                         
      |                 ^~                                                                                                          
%Warning-UNUSEDSIGNAL: /home/cmaier/EDA/PUDDING/src/dac128module.v:12:17: Signal is not used: 'ENB'                                 
                                                                        : ... note: In instance 'heichips25_pudding.dac'            
   12 |     input [3:0] ENB,                                                                                                        
      |                 ^~~                                                                                                         
- V e r i l a t i o n   R e p o r t: Verilator 5.042 2025-11-02 rev v5.040                                                          
- Verilator: Built from 0.232 MB sources in 112 modules, into 0.015 MB in 3 C++ files needing 0.000 MB                              
- Verilator: Walltime 0.024 s (elab=0.002, cvt=0.009, bld=0.000); cpu 0.024 s on 1 threads; alloced 21.449 MB                       
──────────────────────────────────────────────────── Lint Timing Errors Checker ────────────────────────────────────────────────────
[19:20:48] VERBOSE  Running 'Checker.LintTimingConstructs' at                                                           step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/02-checker-linttimingconstructs'…                                                 
[19:20:48] INFO     Check for Lint Timing Errors clear.                                                               checker.py:412
─────────────────────────────────────────────────────── Lint Errors Checker ────────────────────────────────────────────────────────
[19:20:48] VERBOSE  Running 'Checker.LintErrors' at 'runs/RUN_2026-02-15_19-20-48/03-checker-linterrors'…               step.py:1140
[19:20:48] INFO     Check for Lint errors clear.                                                                      checker.py:131
────────────────────────────────────────────────────── Lint Warnings Checker ───────────────────────────────────────────────────────
[19:20:48] VERBOSE  Running 'Checker.LintWarnings' at 'runs/RUN_2026-02-15_19-20-48/04-checker-lintwarnings'…           step.py:1140
[19:20:48] WARNING  4 Lint warnings found.                                                                            checker.py:122
─────────────────────────────────────────────────────── Generate JSON Header ───────────────────────────────────────────────────────
[19:20:48] VERBOSE  Running 'Yosys.JsonHeader' at 'runs/RUN_2026-02-15_19-20-48/05-yosys-jsonheader'…                   step.py:1140
[19:20:48] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/05-yosys-jsonheader/yosys-jsonheader.log'…      step.py:1340
                                                                                                                                    
 /----------------------------------------------------------------------------\                                                     
 |  yosys -- Yosys Open SYnthesis Suite                                       |                                                     
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                     
 |  Distributed under an ISC-like license, type "license" to see terms        |                                                     
 \----------------------------------------------------------------------------/                                                     
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)                                           
                                                                                                                                    
1. Executing Verilog-2005 frontend:                                                                                                 
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/efd5cf2eb20b4b9bbaa734ea1b9afff7.bb.v                           
Parsing SystemVerilog input from                                                                                                    
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/efd5cf2eb20b4b9bbaa734ea1b9afff7.bb.v' to AST representation.  
verilog frontend filename /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/efd5cf2eb20b4b9bbaa734ea1b9afff7.bb.v 
Generating RTLIL representation for module `\sg13g2_a21o_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21o_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_a21oi_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_a221oi_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_a22oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_and2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_antennanp'.                                                                     
Generating RTLIL representation for module `\sg13g2_buf_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_buf_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_decap_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_decap_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_dlhq_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dllr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dllrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_ebufn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_fill_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_4'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_8'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_lgcp_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nand2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand2b_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand3_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand3b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand4_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2b_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2b_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_o21ai_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_or2_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or2_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.                                                                     
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.                                                                     
Generating RTLIL representation for module `\sg13g2_sighold'.                                                                       
Generating RTLIL representation for module `\sg13g2_slgcp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_tiehi'.                                                                         
Generating RTLIL representation for module `\sg13g2_tielo'.                                                                         
Generating RTLIL representation for module `\sg13g2_xnor2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_xor2_1'.                                                                        
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
2. Executing Verilog-2005 frontend:                                                                                                 
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/93657a4fb9864952b11eddb70f0fa86e.bb.v                           
Parsing SystemVerilog input from                                                                                                    
`/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/93657a4fb9864952b11eddb70f0fa86e.bb.v' to AST representation.  
verilog frontend filename /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/93657a4fb9864952b11eddb70f0fa86e.bb.v 
Generating RTLIL representation for module `\sg13g2_Corner'.                                                                        
Generating RTLIL representation for module `\sg13g2_Filler1000'.                                                                    
Generating RTLIL representation for module `\sg13g2_Filler10000'.                                                                   
Generating RTLIL representation for module `\sg13g2_Filler200'.                                                                     
Generating RTLIL representation for module `\sg13g2_Filler2000'.                                                                    
Generating RTLIL representation for module `\sg13g2_Filler400'.                                                                     
Generating RTLIL representation for module `\sg13g2_Filler4000'.                                                                    
Generating RTLIL representation for module `\sg13g2_IOPadAnalog'.                                                                   
Generating RTLIL representation for module `\sg13g2_IOPadIOVdd'.                                                                    
Generating RTLIL representation for module `\sg13g2_IOPadIOVss'.                                                                    
Generating RTLIL representation for module `\sg13g2_IOPadIn'.                                                                       
Generating RTLIL representation for module `\sg13g2_IOPadInOut16mA'.                                                                
Generating RTLIL representation for module `\sg13g2_IOPadInOut30mA'.                                                                
Generating RTLIL representation for module `\sg13g2_IOPadInOut4mA'.                                                                 
Generating RTLIL representation for module `\sg13g2_IOPadOut16mA'.                                                                  
Generating RTLIL representation for module `\sg13g2_IOPadOut30mA'.                                                                  
Generating RTLIL representation for module `\sg13g2_IOPadOut4mA'.                                                                   
Generating RTLIL representation for module `\sg13g2_IOPadTriOut16mA'.                                                               
Generating RTLIL representation for module `\sg13g2_IOPadTriOut30mA'.                                                               
Generating RTLIL representation for module `\sg13g2_IOPadTriOut4mA'.                                                                
Generating RTLIL representation for module `\sg13g2_IOPadVdd'.                                                                      
Generating RTLIL representation for module `\sg13g2_IOPadVss'.                                                                      
Successfully finished Verilog frontend.                                                                                             
use_slang                                                                                                                           
                                                                                                                                    
3. Executing SLANG frontend.                                                                                                        
Top level design units:                                                                                                             
    heichips25_pudding                                                                                                              
                                                                                                                                    
Build succeeded: 0 errors, 0 warnings                                                                                               
                                                                                                                                    
3.1. Executing UNDRIVEN pass. (resolve undriven signals)                                                                            
<suppressed ~40 debug messages>                                                                                                     
                                                                                                                                    
3.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Found and cleaned up 1 empty switch in `\heichips25_pudding.$1'.                                                                    
Cleaned up 1 empty switch.                                                                                                          
                                                                                                                                    
3.3. Executing TRIBUF pass.                                                                                                         
                                                                                                                                    
3.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Marked 6 switch rules as full_case in process $1 in module heichips25_pudding.                                                      
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
3.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 3 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
3.6. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
3.7. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
<suppressed ~7 debug messages>                                                                                                      
                                                                                                                                    
3.8. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
Creating decoders for process `\heichips25_pudding.$1'.                                                                             
     1/7: $daisychain$5                                                                                                             
     2/7: $daisychain$6                                                                                                             
     3/7: $state$4                                                                                                                  
     4/7: $daisychain$3                                                                                                             
     5/7: $state$7                                                                                                                  
     6/7: $state$9                                                                                                                  
     7/7: $daisychain$8                                                                                                             
                                                                                                                                    
3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Found and cleaned up 7 empty switches in `\heichips25_pudding.$1'.                                                                  
Removing empty process `heichips25_pudding.$1'.                                                                                     
Cleaned up 7 empty switches.                                                                                                        
                                                                                                                                    
3.10. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~7 debug messages>                                                                                                      
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
4.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
4.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
5. Executing PROC pass (convert processes to netlists).                                                                             
                                                                                                                                    
5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
5.4. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
5.5. Executing PROC_ARST pass (detect async resets in processes).                                                                   
                                                                                                                                    
5.6. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
                                                                                                                                    
5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
                                                                                                                                    
5.8. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                 
                                                                                                                                    
5.9. Executing PROC_DFF pass (convert process syncs to FFs).                                                                        
                                                                                                                                    
5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                           
                                                                                                                                    
5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                        
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
5.12. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
6. Executing FLATTEN pass (flatten design).                                                                                         
                                                                                                                                    
7. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                        
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 2 unused cells and 39 unused wires.                                                                                         
<suppressed ~18 debug messages>                                                                                                     
──────────────────────────────────────────────────────────── Synthesis ─────────────────────────────────────────────────────────────
[19:20:48] VERBOSE  Running 'Yosys.Synthesis' at 'runs/RUN_2026-02-15_19-20-48/06-yosys-synthesis'…                     step.py:1140
[19:20:48] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/06-yosys-synthesis/yosys-synthesis.log'…        step.py:1340
                                                                                                                                    
 /----------------------------------------------------------------------------\                                                     
 |  yosys -- Yosys Open SYnthesis Suite                                       |                                                     
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                     
 |  Distributed under an ISC-like license, type "license" to see terms        |                                                     
 \----------------------------------------------------------------------------/                                                     
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)                                           
                                                                                                                                    
1. Executing Liberty frontend:                                                                                                      
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_s
tdcell_typ_1p20V_25C.lib                                                                                                            
Imported 84 cell types from liberty file.                                                                                           
                                                                                                                                    
2. Executing Liberty frontend:                                                                                                      
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ
_1p2V_3p3V_25C.lib                                                                                                                  
Imported 15 cell types from liberty file.                                                                                           
[INFO] Using SDC file '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/06-yosys-synthesis/synthesis.abc.sdc' for    
ABC…use_slang                                                                                                                       
                                                                                                                                    
3. Executing SLANG frontend.                                                                                                        
Top level design units:                                                                                                             
    heichips25_pudding                                                                                                              
                                                                                                                                    
Build succeeded: 0 errors, 0 warnings                                                                                               
                                                                                                                                    
3.1. Executing UNDRIVEN pass. (resolve undriven signals)                                                                            
<suppressed ~40 debug messages>                                                                                                     
                                                                                                                                    
3.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Found and cleaned up 1 empty switch in `\heichips25_pudding.$1'.                                                                    
Cleaned up 1 empty switch.                                                                                                          
                                                                                                                                    
3.3. Executing TRIBUF pass.                                                                                                         
                                                                                                                                    
3.4. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Marked 6 switch rules as full_case in process $1 in module heichips25_pudding.                                                      
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
3.5. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 3 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
3.6. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
3.7. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
<suppressed ~7 debug messages>                                                                                                      
                                                                                                                                    
3.8. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
Creating decoders for process `\heichips25_pudding.$1'.                                                                             
     1/7: $daisychain$5                                                                                                             
     2/7: $daisychain$6                                                                                                             
     3/7: $state$4                                                                                                                  
     4/7: $daisychain$3                                                                                                             
     5/7: $state$7                                                                                                                  
     6/7: $state$9                                                                                                                  
     7/7: $daisychain$8                                                                                                             
                                                                                                                                    
3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Found and cleaned up 7 empty switches in `\heichips25_pudding.$1'.                                                                  
Removing empty process `heichips25_pudding.$1'.                                                                                     
Cleaned up 7 empty switches.                                                                                                        
                                                                                                                                    
3.10. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~7 debug messages>                                                                                                      
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
4.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
4.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
Renaming module heichips25_pudding to heichips25_pudding.                                                                           
                                                                                                                                    
5. Executing ATTRMAP pass (move or copy attributes).                                                                                
                                                                                                                                    
6. Executing TRIBUF pass.                                                                                                           
                                                                                                                                    
7. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
7.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
7.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
8. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                           
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                           
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
10. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                          
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
11. Executing PROC_INIT pass (extract init attributes).                                                                             
                                                                                                                                    
12. Executing PROC_ARST pass (detect async resets in processes).                                                                    
                                                                                                                                    
13. Executing PROC_ROM pass (convert switches to ROMs).                                                                             
Converted 0 switches.                                                                                                               
                                                                                                                                    
14. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                               
                                                                                                                                    
15. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                  
                                                                                                                                    
16. Executing PROC_DFF pass (convert process syncs to FFs).                                                                         
                                                                                                                                    
17. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                             
                                                                                                                                    
18. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                          
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
19. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
20. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
21. Executing FLATTEN pass (flatten design).                                                                                        
                                                                                                                                    
22. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
23. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 2 unused cells and 25 unused wires.                                                                                         
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
24. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
25. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
    dead port 2/2 on $mux $procmux$15.                                                                                              
    dead port 2/2 on $mux $procmux$21.                                                                                              
    dead port 2/2 on $mux $procmux$24.                                                                                              
    dead port 2/2 on $mux $procmux$30.                                                                                              
    dead port 2/2 on $mux $procmux$33.                                                                                              
    dead port 1/2 on $mux $procmux$4.                                                                                               
    dead port 2/2 on $mux $procmux$40.                                                                                              
    dead port 2/2 on $mux $procmux$7.                                                                                               
Removed 8 multiplexer ports.                                                                                                        
<suppressed ~17 debug messages>                                                                                                     
                                                                                                                                    
27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
28. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
<suppressed ~3 debug messages>                                                                                                      
Removed a total of 1 cells.                                                                                                         
                                                                                                                                    
29. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
30. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 9 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
31. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
32. Rerunning OPT passes. (Maybe there is more to do…)                                                                              
                                                                                                                                    
33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~11 debug messages>                                                                                                     
                                                                                                                                    
34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
35. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
36. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
37. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
38. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
39. Executing FSM pass (extract and optimize FSM).                                                                                  
                                                                                                                                    
39.1. Executing FSM_DETECT pass (finding FSMs in design).                                                                           
                                                                                                                                    
39.2. Executing FSM_EXTRACT pass (extracting FSM from design).                                                                      
                                                                                                                                    
39.3. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
39.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
39.5. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).                                                                  
                                                                                                                                    
39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).                                                     
                                                                                                                                    
39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                                                                         
                                                                                                                                    
40. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
41. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~11 debug messages>                                                                                                     
                                                                                                                                    
43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
44. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
45. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
Adding SRST signal on $driver$state ($dff) from module heichips25_pudding (D = $procmux$37_Y, Q = \state, rval =                    
128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
).                                                                                                                                  
Adding EN signal on $auto$ff.cc:337:slice$50 ($sdff) from module heichips25_pudding (D = $daisychain$3, Q = \state).                
Adding SRST signal on $driver$daisychain ($dff) from module heichips25_pudding (D = $daisychain$6, Q = \daisychain, rval =          
128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
).                                                                                                                                  
Adding EN signal on $auto$ff.cc:337:slice$52 ($sdff) from module heichips25_pudding (D = $daisychain$6, Q = \daisychain).           
                                                                                                                                    
46. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 3 unused cells and 3 unused wires.                                                                                          
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
47. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
48. Rerunning OPT passes. (Maybe there is more to do…)                                                                              
                                                                                                                                    
49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~5 debug messages>                                                                                                      
                                                                                                                                    
50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
51. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
52. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
53. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
54. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
55. Executing WREDUCE pass (reducing word size of cells).                                                                           
                                                                                                                                    
56. Executing PEEPOPT pass (run peephole optimizers).                                                                               
                                                                                                                                    
57. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
58. Executing ALUMACC pass (create $alu and $macc cells).                                                                           
Extracting $alu and $macc cells in module heichips25_pudding:                                                                       
  created 0 $alu and 0 $macc cells.                                                                                                 
                                                                                                                                    
59. Executing SHARE pass (SAT-based resource sharing).                                                                              
                                                                                                                                    
60. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
61. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~5 debug messages>                                                                                                      
                                                                                                                                    
63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
64. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
65. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
66. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
67. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
68. Executing MEMORY pass.                                                                                                          
                                                                                                                                    
68.1. Executing OPT_MEM pass (optimize memories).                                                                                   
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
68.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).                                       
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
68.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).                                                
                                                                                                                                    
68.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                                                                    
                                                                                                                                    
68.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                                                                     
                                                                                                                                    
68.6. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
68.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).                                                              
                                                                                                                                    
68.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).                                                    
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
68.9. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
68.10. Executing MEMORY_COLLECT pass (generating $mem cells).                                                                       
                                                                                                                                    
69. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
70. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
71. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
72. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
73. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
74. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).                                                        
                                                                                                                                    
75. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
76. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  Evaluating internal representation of mux trees.                                                                                  
  Analyzing evaluation results.                                                                                                     
Removed 0 multiplexer ports.                                                                                                        
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
79. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
80. Executing OPT_SHARE pass.                                                                                                       
                                                                                                                                    
81. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
82. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
83. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
84. Executing TECHMAP pass (map to technology primitives).                                                                          
                                                                                                                                    
84.1. Executing Verilog-2005 frontend: /nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v          
Parsing Verilog input from `/nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v' to AST             
representation.                                                                                                                     
verilog frontend filename /nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v                       
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.                                                               
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.                                                             
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.                                                              
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.                                                            
Generating RTLIL representation for module `\_90_simplemap_various'.                                                                
Generating RTLIL representation for module `\_90_simplemap_registers'.                                                              
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.                                                      
Generating RTLIL representation for module `\_90_shift_shiftx'.                                                                     
Generating RTLIL representation for module `\_90_fa'.                                                                               
Generating RTLIL representation for module `\_90_lcu_brent_kung'.                                                                   
Generating RTLIL representation for module `\_90_alu'.                                                                              
Generating RTLIL representation for module `\_90_macc'.                                                                             
Generating RTLIL representation for module `\_90_alumacc'.                                                                          
Generating RTLIL representation for module `\$__div_mod_u'.                                                                         
Generating RTLIL representation for module `\$__div_mod_trunc'.                                                                     
Generating RTLIL representation for module `\_90_div'.                                                                              
Generating RTLIL representation for module `\_90_mod'.                                                                              
Generating RTLIL representation for module `\$__div_mod_floor'.                                                                     
Generating RTLIL representation for module `\_90_divfloor'.                                                                         
Generating RTLIL representation for module `\_90_modfloor'.                                                                         
Generating RTLIL representation for module `\_90_pow'.                                                                              
Generating RTLIL representation for module `\_90_pmux'.                                                                             
Generating RTLIL representation for module `\_90_demux'.                                                                            
Generating RTLIL representation for module `\_90_lut'.                                                                              
Generating RTLIL representation for module `\$connect'.                                                                             
Generating RTLIL representation for module `\$input_port'.                                                                          
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
84.2. Continuing TECHMAP pass.                                                                                                      
Using extmapper simplemap for cells of type $reduce_bool.                                                                           
Using extmapper simplemap for cells of type $sdffe.                                                                                 
Using extmapper simplemap for cells of type $not.                                                                                   
Using extmapper simplemap for cells of type $mux.                                                                                   
No more expansions possible.                                                                                                        
<suppressed ~83 debug messages>                                                                                                     
                                                                                                                                    
85. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
86. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
87. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
88. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1 unused wires.                                                                                          
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
89. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
90. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
91. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
92. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
93. Executing ABC pass (technology mapping using ABC).                                                                              
                                                                                                                                    
93.1. Extracting gate netlist of module `\heichips25_pudding' to `<abc-temp-dir>/input.blif'..                                      
                                                                                                                                    
93.1.1. Executed ABC.                                                                                                               
Extracted 385 gates and 645 wires to a netlist network with 260 inputs and 385 outputs.                                             
Running ABC script: <abc-temp-dir>/abc.script                                                                                       
ABC: UC Berkeley, ABC 1.01 (compiled Jan  1 1980 00:00:00)                                                                          
ABC: abc 01> abc 01> + read_blif <abc-temp-dir>/input.blif                                                                          
ABC: + read_library /tmp/yosys-abc-5BU4x1/stdcells.genlib                                                                           
ABC: + strash                                                                                                                       
ABC: + dretime                                                                                                                      
ABC: + map                                                                                                                          
ABC: + write_blif <abc-temp-dir>/output.blif                                                                                        
ABC:                                                                                                                                
                                                                                                                                    
93.1.2. Re-integrating ABC results.                                                                                                 
ABC RESULTS:               MUX cells:      256                                                                                      
ABC RESULTS:               NOT cells:      129                                                                                      
ABC RESULTS:                OR cells:        1                                                                                      
ABC RESULTS:        internal signals:        0                                                                                      
ABC RESULTS:           input signals:      260                                                                                      
ABC RESULTS:          output signals:      385                                                                                      
Removing temp directory.                                                                                                            
** cmd error: unknown command 'abc'                                                                                                 
(this is likely caused by using an alias defined in "abc.rc"                                                                        
without having this file in the current or parent directory)                                                                        
Removing global temp directory.                                                                                                     
                                                                                                                                    
94. Executing OPT pass (performing simple optimizations).                                                                           
                                                                                                                                    
94.1. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
<suppressed ~128 debug messages>                                                                                                    
                                                                                                                                    
94.2. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
94.3. Executing OPT_DFF pass (perform DFF optimizations).                                                                           
                                                                                                                                    
94.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 1 unused cells and 392 unused wires.                                                                                        
<suppressed ~2 debug messages>                                                                                                      
                                                                                                                                    
94.5. Finished fast OPT passes.                                                                                                     
                                                                                                                                    
95. Executing HIERARCHY pass (managing design hierarchy).                                                                           
                                                                                                                                    
95.1. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
                                                                                                                                    
95.2. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_pudding                                                                                                    
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
96. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
97. Printing statistics.                                                                                                            
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |                                                                                                                           
      297 wires                                                                                                                     
      733 wire bits                                                                                                                 
       39 public wires                                                                                                              
      348 public wire bits                                                                                                          
       12 ports                                                                                                                     
       47 port bits                                                                                                                 
      651 cells                                                                                                                     
      256   $_MUX_                                                                                                                  
      128   $_NOT_                                                                                                                  
        1   $_OR_                                                                                                                   
      256   $_SDFFE_PN0P_                                                                                                           
        1   analog_wires                                                                                                            
        1   dac128module                                                                                                            
        8   sg13g2_inv_1                                                                                                            
                                                                                                                                    
98. Executing OPT pass (performing simple optimizations).                                                                           
                                                                                                                                    
98.1. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
98.2. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
98.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                               
Running muxtree optimizer on module \heichips25_pudding..                                                                           
  Creating internal representation of mux trees.                                                                                    
  No muxes found in this module.                                                                                                    
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
98.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                           
  Optimizing cells in module \heichips25_pudding.                                                                                   
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
98.5. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_pudding'.                                                                            
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
98.6. Executing OPT_DFF pass (perform DFF optimizations).                                                                           
                                                                                                                                    
98.7. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_pudding..                                                                       
                                                                                                                                    
98.8. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_pudding.                                                                                               
                                                                                                                                    
98.9. Finished fast OPT passes. (There is nothing left to do.)                                                                      
                                                                                                                                    
99. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 14 unused wires.                                                                                         
<suppressed ~14 debug messages>                                                                                                     
{                                                                                                                                   
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",                           
   "invocation": "stat -json -liberty                                                                                               
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/4654ec31a52e45d3a923410f4334367a.lib -liberty                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/bfd78849903a4e9c9f14b628638d6b9a.lib ",                         
   "modules": {                                                                                                                     
      "\\heichips25_pudding": {                                                                                                     
         "num_wires":         283,                                                                                                  
         "num_wire_bits":     701,                                                                                                  
         "num_pub_wires":     25,                                                                                                   
         "num_pub_wire_bits": 316,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         651,                                                                                                  
         "num_submodules":       0,                                                                                                 
         "area":              43.545600,                                                                                            
         "sequential_area":    0.000000,                                                                                            
         "num_cells_by_type": {                                                                                                     
            "$_MUX_": 256,                                                                                                          
            "$_NOT_": 128,                                                                                                          
            "$_OR_": 1,                                                                                                             
            "$_SDFFE_PN0P_": 256,                                                                                                   
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_inv_1": 8                                                                                                       
         }                                                                                                                          
      }                                                                                                                             
   },                                                                                                                               
      "design": {                                                                                                                   
         "num_wires":         283,                                                                                                  
         "num_wire_bits":     701,                                                                                                  
         "num_pub_wires":     25,                                                                                                   
         "num_pub_wire_bits": 316,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         651,                                                                                                  
         "num_submodules":       0,                                                                                                 
         "area":              43.545600,                                                                                            
         "sequential_area":    0.000000,                                                                                            
         "num_cells_by_type": {                                                                                                     
            "$_MUX_": 256,                                                                                                          
            "$_NOT_": 128,                                                                                                          
            "$_OR_": 1,                                                                                                             
            "$_SDFFE_PN0P_": 256,                                                                                                   
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_inv_1": 8                                                                                                       
         }                                                                                                                          
      }                                                                                                                             
}                                                                                                                                   
                                                                                                                                    
100. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |        +-Local Area, excluding submodules.                                                                                
        |        |                                                                                                                  
      283        - wires                                                                                                            
      701        - wire bits                                                                                                        
       25        - public wires                                                                                                     
      316        - public wire bits                                                                                                 
       12        - ports                                                                                                            
       47        - port bits                                                                                                        
      651   43.546 cells                                                                                                            
      256        -   $_MUX_                                                                                                         
      128        -   $_NOT_                                                                                                         
        1        -   $_OR_                                                                                                          
      256        -   $_SDFFE_PN0P_                                                                                                  
        1        -   analog_wires                                                                                                   
        1        -   dac128module                                                                                                   
        8   43.546   sg13g2_inv_1                                                                                                   
                                                                                                                                    
   Area for cell type $_MUX_ is unknown!                                                                                            
   Area for cell type $_NOT_ is unknown!                                                                                            
   Area for cell type $_OR_ is unknown!                                                                                             
   Area for cell type $_SDFFE_PN0P_ is unknown!                                                                                     
   Area for cell type \dac128module is unknown!                                                                                     
   Area for cell type \analog_wires is unknown!                                                                                     
                                                                                                                                    
   Chip area for module '\heichips25_pudding': 43.545600                                                                            
     of which used for sequential elements: 0.000000 (0.00%)                                                                        
                                                                                                                                    
[INFO] Applying tri-state buffer mapping from                                                                                       
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v'…                                                                                                                     
                                                                                                                                    
101. Executing TECHMAP pass (map to technology primitives).                                                                         
                                                                                                                                    
101.1. Executing Verilog-2005 frontend:                                                                                             
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/t
ribuff_map.v                                                                                                                        
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v' to AST representation.                                                                                               
verilog frontend filename                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/t
ribuff_map.v                                                                                                                        
Generating RTLIL representation for module `\$_TBUF_'.                                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
101.2. Continuing TECHMAP pass.                                                                                                     
No more expansions possible.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
102. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                
[INFO] Applying latch mapping from                                                                                                  
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v'…                                                                                                                       
                                                                                                                                    
103. Executing TECHMAP pass (map to technology primitives).                                                                         
                                                                                                                                    
103.1. Executing Verilog-2005 frontend:                                                                                             
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/l
atch_map.v                                                                                                                          
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v' to AST representation.                                                                                                 
verilog frontend filename                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/l
atch_map.v                                                                                                                          
Generating RTLIL representation for module `\$_DLATCH_P_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_PN0_'.                                                                        
Generating RTLIL representation for module `\$_DLATCH_N_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_NN0_'.                                                                        
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
103.2. Continuing TECHMAP pass.                                                                                                     
No more expansions possible.                                                                                                        
<suppressed ~6 debug messages>                                                                                                      
                                                                                                                                    
104. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                
                                                                                                                                    
105. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).                                            
  cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.                                     
  final dff cell mappings:                                                                                                          
    unmapped dff cell: $_DFF_N_                                                                                                     
    unmapped dff cell: $_DFF_P_                                                                                                     
    unmapped dff cell: $_DFF_NN0_                                                                                                   
    unmapped dff cell: $_DFF_NN1_                                                                                                   
    unmapped dff cell: $_DFF_NP0_                                                                                                   
    unmapped dff cell: $_DFF_NP1_                                                                                                   
    \sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));                                                            
    unmapped dff cell: $_DFF_PN1_                                                                                                   
    unmapped dff cell: $_DFF_PP0_                                                                                                   
    unmapped dff cell: $_DFF_PP1_                                                                                                   
    unmapped dff cell: $_DFFE_NN_                                                                                                   
    unmapped dff cell: $_DFFE_NP_                                                                                                   
    unmapped dff cell: $_DFFE_PN_                                                                                                   
    unmapped dff cell: $_DFFE_PP_                                                                                                   
    unmapped dff cell: $_DFFSR_NNN_                                                                                                 
    unmapped dff cell: $_DFFSR_NNP_                                                                                                 
    unmapped dff cell: $_DFFSR_NPN_                                                                                                 
    unmapped dff cell: $_DFFSR_NPP_                                                                                                 
    unmapped dff cell: $_DFFSR_PNN_                                                                                                 
    unmapped dff cell: $_DFFSR_PNP_                                                                                                 
    unmapped dff cell: $_DFFSR_PPN_                                                                                                 
    unmapped dff cell: $_DFFSR_PPP_                                                                                                 
                                                                                                                                    
105.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).                                                   
<suppressed ~4 debug messages>                                                                                                      
Mapping DFF cells in module `\heichips25_pudding':                                                                                  
  mapped 256 $_DFF_PN0_ cells to \sg13g2_dfrbpq_1 cells.                                                                            
{                                                                                                                                   
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",                           
   "invocation": "stat -json -liberty                                                                                               
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/4654ec31a52e45d3a923410f4334367a.lib -liberty                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/bfd78849903a4e9c9f14b628638d6b9a.lib ",                         
   "modules": {                                                                                                                     
      "\\heichips25_pudding": {                                                                                                     
         "num_wires":         795,                                                                                                  
         "num_wire_bits":     1213,                                                                                                 
         "num_pub_wires":     25,                                                                                                   
         "num_pub_wire_bits": 316,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         1163,                                                                                                 
         "num_submodules":       0,                                                                                                 
         "area":              12584.678400,                                                                                         
         "sequential_area":    12541.132800,                                                                                        
         "num_cells_by_type": {                                                                                                     
            "$_MUX_": 768,                                                                                                          
            "$_NOT_": 128,                                                                                                          
            "$_OR_": 1,                                                                                                             
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_dfrbpq_1": 256,                                                                                                 
            "sg13g2_inv_1": 8                                                                                                       
         }                                                                                                                          
      }                                                                                                                             
   },                                                                                                                               
      "design": {                                                                                                                   
         "num_wires":         795,                                                                                                  
         "num_wire_bits":     1213,                                                                                                 
         "num_pub_wires":     25,                                                                                                   
         "num_pub_wire_bits": 316,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         1163,                                                                                                 
         "num_submodules":       0,                                                                                                 
         "area":              12584.678400,                                                                                         
         "sequential_area":    12541.132800,                                                                                        
         "num_cells_by_type": {                                                                                                     
            "$_MUX_": 768,                                                                                                          
            "$_NOT_": 128,                                                                                                          
            "$_OR_": 1,                                                                                                             
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_dfrbpq_1": 256,                                                                                                 
            "sg13g2_inv_1": 8                                                                                                       
         }                                                                                                                          
      }                                                                                                                             
}                                                                                                                                   
                                                                                                                                    
106. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |        +-Local Area, excluding submodules.                                                                                
        |        |                                                                                                                  
      795        - wires                                                                                                            
     1213        - wire bits                                                                                                        
       25        - public wires                                                                                                     
      316        - public wire bits                                                                                                 
       12        - ports                                                                                                            
       47        - port bits                                                                                                        
     1163 1.26E+04 cells                                                                                                            
      768        -   $_MUX_                                                                                                         
      128        -   $_NOT_                                                                                                         
        1        -   $_OR_                                                                                                          
        1        -   analog_wires                                                                                                   
        1        -   dac128module                                                                                                   
      256 1.25E+04   sg13g2_dfrbpq_1                                                                                                
        8   43.546   sg13g2_inv_1                                                                                                   
                                                                                                                                    
   Area for cell type $_MUX_ is unknown!                                                                                            
   Area for cell type $_NOT_ is unknown!                                                                                            
   Area for cell type $_OR_ is unknown!                                                                                             
   Area for cell type \dac128module is unknown!                                                                                     
   Area for cell type \analog_wires is unknown!                                                                                     
                                                                                                                                    
   Chip area for module '\heichips25_pudding': 12584.678400                                                                         
     of which used for sequential elements: 12541.132800 (99.65%)                                                                   
                                                                                                                                    
[INFO] Using generated ABC script '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/06-yosys-synthesis/AREA_0.abc'…  
                                                                                                                                    
107. Executing ABC pass (technology mapping using ABC).                                                                             
                                                                                                                                    
107.1. Extracting gate netlist of module `\heichips25_pudding' to `/tmp/yosys-abc-AOMNzL/input.blif'..                              
                                                                                                                                    
107.1.1. Executed ABC.                                                                                                              
Extracted 897 gates and 1159 wires to a netlist network with 261 inputs and 384 outputs.                                            
Running ABC script: /tmp/yosys-abc-AOMNzL/abc.script                                                                                
ABC: UC Berkeley, ABC 1.01 (compiled Jan  1 1980 00:00:00)                                                                          
ABC: abc 01> abc 01> + read_blif /tmp/yosys-abc-AOMNzL/input.blif                                                                   
ABC: + read_lib -w /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/4654ec31a52e45d3a923410f4334367a.lib         
ABC: Parsing finished successfully.  Parsing time =     0.02 sec                                                                    
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.                                             
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_1".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".                                                               
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".                                                              
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".                                                             
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".                                                             
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.                                                
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_1".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_2".                                                             
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_1".                                                            
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_2".                                                            
ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from                                                                                    
"/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/4654ec31a52e45d3a923410f4334367a.lib" has 54 cells (25 skipped:
12 seq; 6 tri-state; 0 no func; 7 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.03 sec                              
ABC: Memory =    2.63 MB. Time =     0.03 sec                                                                                       
ABC: + read_lib -m -w /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/bfd78849903a4e9c9f14b628638d6b9a.lib      
ABC: Parsing finished successfully.  Parsing time =     0.00 sec                                                                    
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadIOVdd" without logic function.                                               
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadIOVss" without logic function.                                               
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadIn" due to dont_use attribute.                                               
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadInOut16mA" due to dont_use attribute.                                        
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadInOut30mA" due to dont_use attribute.                                        
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadInOut4mA" due to dont_use attribute.                                         
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadOut16mA" due to dont_use attribute.                                          
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadOut30mA" due to dont_use attribute.                                          
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadOut4mA" due to dont_use attribute.                                           
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadTriOut16mA" due to dont_use attribute.                                       
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadTriOut30mA" due to dont_use attribute.                                       
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadTriOut4mA" due to dont_use attribute.                                        
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadVdd" without logic function.                                                 
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadVss" without logic function.                                                 
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadAnalog" due to dont_use attribute.                                           
ABC: Library "sg13g2_io_typ_1p2V_3p3V_25C" from                                                                                     
"/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/bfd78849903a4e9c9f14b628638d6b9a.lib" has 0 cells (15 skipped: 
0 seq; 0 tri-state; 4 no func; 11 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec                              
ABC: Memory =    0.38 MB. Time =     0.00 sec                                                                                       
ABC: Updated library "sg13g2_stdcell_typ_1p20V_25C" with additional 0 cells from library "sg13g2_io_typ_1p2V_3p3V_25C".             
ABC: + read_constr -v /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/06-yosys-synthesis/synthesis.abc.sdc          
ABC: Setting driving cell to be "sg13g2_buf_4/X".                                                                                   
ABC: Setting output load to be 6.000000.                                                                                            
ABC: + source /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/06-yosys-synthesis/AREA_0.abc                         
ABC: Error: The network is combinational.                                                                                           
ABC: Cannot find the default PI driving cell (sg13g2_buf_4/X) in the library.                                                       
ABC: WireLoad = "none"  Gates =   1028 ( 12.6 %)   Cap =  8.0 ff (  6.3 %)   Area =     9549.19 ( 87.5 %)   Delay =  2587.54 ps  (  
50.0 %)                                                                                                                             
ABC: Path  0 --       2 : 0  131 pi             A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout = 383.1 ff  Cmax
=   0.0 ff  G =    0                                                                                                                
ABC: Path  1 --     647 : 1  256 sg13g2_inv_1   A =   5.44  Df =2101.5 -430.7 ps  S =3048.3 ps  Cin =  2.9 ff  Cout = 757.1 ff  Cmax
= 300.0 ff  G =26339                                                                                                                
ABC: Path  2 --     780 : 3    1 sg13g2_a21oi_1 A =   9.07  Df =2424.3 -551.9 ps  S = 345.0 ps  Cin =  3.0 ff  Cout =   3.1 ff  Cmax
= 300.0 ff  G =  102                                                                                                                
ABC: Path  3 --     782 : 3    1 sg13g2_a21oi_1 A =   9.07  Df =2587.5 -579.6 ps  S = 111.8 ps  Cin =  3.0 ff  Cout =   6.0 ff  Cmax
= 300.0 ff  G =  201                                                                                                                
ABC: Start-point = pi1 (\ui_in [2]).  End-point = po128 ($auto$rtlil.cc:3580:MuxGate$1164).                                         
ABC: netlist                       : i/o =  261/  384  lat =    0  nd =  1028  edge =   2566  area =9547.85  delay = 3.00  lev = 3  
ABC: + write_blif /tmp/yosys-abc-AOMNzL/output.blif                                                                                 
ABC:                                                                                                                                
                                                                                                                                    
107.1.2. Re-integrating ABC results.                                                                                                
ABC RESULTS:    sg13g2_a21oi_1 cells:      384                                                                                      
ABC RESULTS:      sg13g2_inv_1 cells:      130                                                                                      
ABC RESULTS:     sg13g2_mux2_1 cells:      128                                                                                      
ABC RESULTS:    sg13g2_nand2_1 cells:      256                                                                                      
ABC RESULTS:     sg13g2_nor2_1 cells:        1                                                                                      
ABC RESULTS:    sg13g2_o21ai_1 cells:      128                                                                                      
ABC RESULTS:      sg13g2_or2_1 cells:        1                                                                                      
ABC RESULTS:        internal signals:      514                                                                                      
ABC RESULTS:           input signals:      261                                                                                      
ABC RESULTS:          output signals:      384                                                                                      
Removing temp directory.                                                                                                            
** cmd error: unknown command 'abc'                                                                                                 
(this is likely caused by using an alias defined in "abc.rc"                                                                        
without having this file in the current or parent directory)                                                                        
Removing global temp directory.                                                                                                     
                                                                                                                                    
108. Executing SETUNDEF pass (replace undef values with defined constants).                                                         
                                                                                                                                    
109. Executing HILOMAP pass (mapping to constant drivers).                                                                          
                                                                                                                                    
110. Executing SPLITNETS pass (splitting up multi-bit signals).                                                                     
                                                                                                                                    
111. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                      
Finding unused cells or wires in module \heichips25_pudding..                                                                       
Removed 0 unused cells and 1166 unused wires.                                                                                       
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
112. Executing INSBUF pass (insert buffer cells for connected wires).                                                               
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3742: \state[120] -> \uio_out [0]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3743: \state[121] -> \uio_out [1]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3744: \state[122] -> \uio_out [2]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3745: \state[123] -> \uio_out [3]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3746: \state[124] -> \uio_out [4]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3747: \state[125] -> \uio_out [5]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3748: \state[126] -> \uio_out [6]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3749: \state[127] -> \uio_out [7]                                                 
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3750: \daisychain[120] -> \uo_out [0]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3751: \daisychain[121] -> \uo_out [1]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3752: \daisychain[122] -> \uo_out [2]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3753: \daisychain[123] -> \uo_out [3]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3754: \daisychain[124] -> \uo_out [4]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3755: \daisychain[125] -> \uo_out [5]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3756: \daisychain[126] -> \uo_out [6]                                             
Add heichips25_pudding/$auto$insbuf.cc:97:execute$3757: \daisychain[127] -> \uo_out [7]                                             
                                                                                                                                    
113. Executing CHECK pass (checking for obvious problems).                                                                          
Checking module heichips25_pudding...                                                                                               
Found and reported 0 problems.                                                                                                      
{                                                                                                                                   
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",                           
   "invocation": "stat -json -liberty                                                                                               
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/4654ec31a52e45d3a923410f4334367a.lib -liberty                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/tmp/bfd78849903a4e9c9f14b628638d6b9a.lib ",                         
   "modules": {                                                                                                                     
      "\\heichips25_pudding": {                                                                                                     
         "num_wires":         1565,                                                                                                 
         "num_wire_bits":     1600,                                                                                                 
         "num_pub_wires":     281,                                                                                                  
         "num_pub_wire_bits": 316,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         1574,                                                                                                 
         "num_submodules":       0,                                                                                                 
         "area":              24165.993600,                                                                                         
         "sequential_area":    12541.132800,                                                                                        
         "num_cells_by_type": {                                                                                                     
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_a21oi_1": 384,                                                                                                  
            "sg13g2_buf_1": 16,                                                                                                     
            "sg13g2_dfrbpq_1": 256,                                                                                                 
            "sg13g2_inv_1": 138,                                                                                                    
            "sg13g2_mux2_1": 128,                                                                                                   
            "sg13g2_nand2_1": 256,                                                                                                  
            "sg13g2_nor2_1": 1,                                                                                                     
            "sg13g2_o21ai_1": 128,                                                                                                  
            "sg13g2_or2_1": 1,                                                                                                      
            "sg13g2_tiehi": 264                                                                                                     
         }                                                                                                                          
      }                                                                                                                             
   },                                                                                                                               
      "design": {                                                                                                                   
         "num_wires":         1565,                                                                                                 
         "num_wire_bits":     1600,                                                                                                 
         "num_pub_wires":     281,                                                                                                  
         "num_pub_wire_bits": 316,                                                                                                  
         "num_ports":         12,                                                                                                   
         "num_port_bits":     47,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         1574,                                                                                                 
         "num_submodules":       0,                                                                                                 
         "area":              24165.993600,                                                                                         
         "sequential_area":    12541.132800,                                                                                        
         "num_cells_by_type": {                                                                                                     
            "analog_wires": 1,                                                                                                      
            "dac128module": 1,                                                                                                      
            "sg13g2_a21oi_1": 384,                                                                                                  
            "sg13g2_buf_1": 16,                                                                                                     
            "sg13g2_dfrbpq_1": 256,                                                                                                 
            "sg13g2_inv_1": 138,                                                                                                    
            "sg13g2_mux2_1": 128,                                                                                                   
            "sg13g2_nand2_1": 256,                                                                                                  
            "sg13g2_nor2_1": 1,                                                                                                     
            "sg13g2_o21ai_1": 128,                                                                                                  
            "sg13g2_or2_1": 1,                                                                                                      
            "sg13g2_tiehi": 264                                                                                                     
         }                                                                                                                          
      }                                                                                                                             
}                                                                                                                                   
                                                                                                                                    
114. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_pudding ===                                                                                                          
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |        +-Local Area, excluding submodules.                                                                                
        |        |                                                                                                                  
     1565        - wires                                                                                                            
     1600        - wire bits                                                                                                        
      281        - public wires                                                                                                     
      316        - public wire bits                                                                                                 
       12        - ports                                                                                                            
       47        - port bits                                                                                                        
     1574 2.42E+04 cells                                                                                                            
        1        -   analog_wires                                                                                                   
        1        -   dac128module                                                                                                   
      384 3.48E+03   sg13g2_a21oi_1                                                                                                 
       16  116.122   sg13g2_buf_1                                                                                                   
      256 1.25E+04   sg13g2_dfrbpq_1                                                                                                
      138  751.162   sg13g2_inv_1                                                                                                   
      128 2.32E+03   sg13g2_mux2_1                                                                                                  
      256 1.86E+03   sg13g2_nand2_1                                                                                                 
        1    7.258   sg13g2_nor2_1                                                                                                  
      128 1.16E+03   sg13g2_o21ai_1                                                                                                 
        1    9.072   sg13g2_or2_1                                                                                                   
      264 1.92E+03   sg13g2_tiehi                                                                                                   
                                                                                                                                    
   Area for cell type \dac128module is unknown!                                                                                     
   Area for cell type \analog_wires is unknown!                                                                                     
                                                                                                                                    
   Chip area for module '\heichips25_pudding': 24165.993600                                                                         
     of which used for sequential elements: 12541.132800 (51.90%)                                                                   
                                                                                                                                    
115. Executing Verilog backend.                                                                                                     
Dumping module `\heichips25_pudding'.                                                                                               
                                                                                                                                    
116. Executing JSON backend.                                                                                                        
[19:20:51] VERBOSE  Parsing synthesis checks…                                                                           pyosys.py:60
────────────────────────────────────────────────────── Unmapped Cells Checker ──────────────────────────────────────────────────────
[19:20:51] VERBOSE  Running 'Checker.YosysUnmappedCells' at                                                             step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/07-checker-yosysunmappedcells'…                                                   
[19:20:51] INFO     Check for Unmapped Yosys instances clear.                                                         checker.py:131
──────────────────────────────────────────────────────── Yosys Synth Checks ────────────────────────────────────────────────────────
[19:20:51] VERBOSE  Running 'Checker.YosysSynthChecks' at 'runs/RUN_2026-02-15_19-20-48/08-checker-yosyssynthchecks'…   step.py:1140
[19:20:51] INFO     Check for Yosys check errors clear.                                                               checker.py:131
───────────────────────────────────────────────── Netlist Assign Statement Checker ─────────────────────────────────────────────────
[19:20:51] VERBOSE  Running 'Checker.NetlistAssignStatements' at                                                        step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/09-checker-netlistassignstatements'…                                              
───────────────────────────────────────────────────────── Check SDC Files ──────────────────────────────────────────────────────────
[19:20:51] VERBOSE  Running 'OpenROAD.CheckSDCFiles' at 'runs/RUN_2026-02-15_19-20-48/10-openroad-checksdcfiles'…       step.py:1140
────────────────────────────────────────────────────── Check Macro Instances ───────────────────────────────────────────────────────
[19:20:51] VERBOSE  Running 'OpenROAD.CheckMacroInstances' at                                                           step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/11-openroad-checkmacroinstances'…                                                 
[19:20:51] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:51] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:51] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:51] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:51] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/11-openroad-checkmacroinstances/openroad-checkmacroinstances.log'…                
+ define_corners nom_typ_1p20V_25C                                                                                                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading cell library for the 'nom_typ_1p20V_25C' corner at                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading cell library for the 'nom_typ_1p20V_25C' corner at                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
Warning: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/06-yosys-synthesis/heichips25_pudding.nl.v line 9623,      
module dac128module not found. Creating black box for dac.                                                                          
Warning: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/06-yosys-synthesis/heichips25_pudding.nl.v line 9666,      
module analog_wires not found. Creating black box for wires.                                                                        
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────────────────── Static Timing Analysis (Pre-PnR) ─────────────────────────────────────────────────
[19:20:51] VERBOSE  Running 'OpenROAD.STAPrePNR' at 'runs/RUN_2026-02-15_19-20-48/12-openroad-staprepnr'…               step.py:1140
[19:20:51] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:20:51] WARNING  No libs found for macro analog_wires at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:20:51] INFO     Starting STA for the nom_fast_1p32V_m40C timing corner…                                          openroad.py:746
[19:20:51] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:20:51] WARNING  No libs found for macro analog_wires at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:20:51] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/12-openroad-staprepnr/nom_fast_1p32V_m40C/sta.log'…                               
[19:20:51] INFO     Starting STA for the nom_slow_1p08V_125C timing corner…                                          openroad.py:746
[19:20:51] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:51] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:51] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/12-openroad-staprepnr/nom_slow_1p08V_125C/sta.log'…                               
[19:20:51] INFO     Starting STA for the nom_typ_1p20V_25C timing corner…                                            openroad.py:746
[19:20:51] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/12-openroad-staprepnr/nom_typ_1p20V_25C/sta.log'…                                 
[19:20:52] INFO     Finished STA for the nom_fast_1p32V_m40C timing corner.                                          openroad.py:761
[19:20:52] INFO     Finished STA for the nom_slow_1p08V_125C timing corner.                                          openroad.py:761
[19:20:52] INFO     Finished STA for the nom_typ_1p20V_25C timing corner.                                            openroad.py:761
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┓
┃                      ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃
┃                      ┃ Hold   ┃ Reg to ┃        ┃ Hold   ┃ which  ┃ Setup  ┃ Reg to ┃        ┃ Setup  ┃ which  ┃ Max    ┃ Max    ┃
┃                      ┃ Worst  ┃ Reg    ┃ Hold   ┃ Vio    ┃ reg to ┃ Worst  ┃ Reg    ┃ Setup  ┃ Vio    ┃ reg to ┃ Cap    ┃ Slew   ┃
┃ Corner/Group         ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Viola… ┃ Viola… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━┩
│ Overall              │ 0.1981 │ 0.1981 │ 0.0000 │ 0      │ 0      │ 9.0687 │ 9.0687 │ 0.0000 │ 0      │ 0      │ 4      │ 515    │
│ nom_fast_1p32V_m40C  │ 0.1981 │ 0.1981 │ 0.0000 │ 0      │ 0      │ 9.6344 │ 9.6344 │ 0.0000 │ 0      │ 0      │ 4      │ 0      │
│ nom_slow_1p08V_125C  │ 0.4664 │ 0.4664 │ 0.0000 │ 0      │ 0      │ 9.0687 │ 9.0687 │ 0.0000 │ 0      │ 0      │ 4      │ 515    │
│ nom_typ_1p20V_25C    │ 0.2935 │ 0.2935 │ 0.0000 │ 0      │ 0      │ 9.4358 │ 9.4358 │ 0.0000 │ 0      │ 0      │ 4      │ 386    │
└──────────────────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
───────────────────────────────────────────────────── Floorplan Initialization ─────────────────────────────────────────────────────
[19:20:52] VERBOSE  Running 'OpenROAD.Floorplan' at 'runs/RUN_2026-02-15_19-20-48/13-openroad-floorplan'…               step.py:1140
[19:20:52] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:52] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:52] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/13-openroad-floorplan/openroad-floorplan.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac128module.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac128module.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac128module.lef, created 1 library cells                                    
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/analog_wires.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/analog_wires.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/analog_wires.lef, created 1 library cells                                    
Reading gpio pad LEF file at                                                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.le
f'…                                                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/06-yosys-synthesis/heichips25_pudding.nl.v'…                       
Linking design 'heichips25_pudding' from netlist…                                                                                   
[19:20:53] WARNING  [ORD-2011] LEF master dac128module has no liberty cell.                                          openroad.py:314
[19:20:53] WARNING  [ORD-2011] LEF master analog_wires has no liberty cell.                                          openroad.py:314
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
Using site height: 3.78 and site width: 0.48…                                                                                       
[INFO] Using absolute sizing for the floorplan.                                                                                     
[INFO] Created floorplan obstruction at 264.2 85 400 115.33 (µm)                                                                    
[INFO] Created floorplan obstruction at 400 4 497 196 (µm)                                                                          
+ initialize_floorplan -site CoreSite -die_area 0 0 500 200 -core_area 2.88 3.78 497.12 196.22                                      
[INFO IFP-0001] Added 50 rows of 1029 site CoreSite.                                                                                
[INFO ODB-0303] The initial 50 rows (51450 sites) were cut with 2 shapes for a total of 50 rows (38803 sites).                      
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tielo/L_LO.                                                                        
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tiehi/L_HI.                                                                        
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan                                                                         
[INFO] Floorplanned on a die area of 0.0 0.0 500.0 200.0 (µm).                                                                      
[INFO] Floorplanned on a core area of 2.88 3.78 496.8 192.78 (µm).                                                                  
Writing metric design__die__bbox: 0.0 0.0 500.0 200.0                                                                               
Writing metric design__core__bbox: 2.88 3.78 496.8 192.78                                                                           
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1574   46413.75                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/13-openroad-floorplan/heichips25_pudding.odb'…                     
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/13-openroad-floorplan/heichips25_pudding.nl.v'… 
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/13-openroad-floorplan/heichips25_pudding.pnl.v'…                   
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/13-openroad-floorplan/heichips25_pudding.def'…   
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/13-openroad-floorplan/heichips25_pudding.sdc'…                     
────────────────────────────────────────────────────────── Dump RC Values ──────────────────────────────────────────────────────────
[19:20:53] VERBOSE  Running 'OpenROAD.DumpRCValues' at 'runs/RUN_2026-02-15_19-20-48/14-openroad-dumprcvalues'…         step.py:1140
[19:20:53] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:53] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:53] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/14-openroad-dumprcvalues/openroad-dumprcvalues.log'…                              
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/dac128module.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/dac128module.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/dac128module.lef, created 1 library cells                                    
Reading macro LEF file at '/home/cmaier/EDA/PUDDING/gds/analog_wires.lef'…                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/cmaier/EDA/PUDDING/gds/analog_wires.lef at line 2.               
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/gds/analog_wires.lef, created 1 library cells                                    
Reading gpio pad LEF file at                                                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.le
f'…                                                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
[INFO ODB-0127] Reading DEF file:                                                                                                   
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/13-openroad-floorplan/heichips25_pudding.def                        
[INFO ODB-0128] Design: heichips25_pudding                                                                                          
[INFO ODB-0130]     Created 47 pins.                                                                                                
[INFO ODB-0131]     Created 1574 components and 8350 component-terminals.                                                           
[INFO ODB-0132]     Created 2 special nets and 3144 connections.                                                                    
[INFO ODB-0133]     Created 1600 nets and 5206 connections.                                                                         
[INFO ODB-0134] Finished DEF file:                                                                                                  
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/13-openroad-floorplan/heichips25_pudding.def                        
──────────────────────────────────── Check Antenna Properties of Macros Pins in Their LEF Views ────────────────────────────────────
[19:20:54] VERBOSE  Running 'Odb.CheckMacroAntennaProperties' at                                                        step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/15-odb-checkmacroantennaproperties'…                                              
[19:20:54] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/15-odb-checkmacroantennaproperties/odb-checkmacroantennaproperties.lo             
                    g'…                                                                                                             
[19:20:54] WARNING  Cell 'dac128module' has (1) input pin(s) without antenna gate information. They might not be connected odb.py:71
                    to a gate.                                                                                                      
────────────────────────────────────────────────────── Set Power Connections ───────────────────────────────────────────────────────
[19:20:55] VERBOSE  Running 'Odb.SetPowerConnections' at 'runs/RUN_2026-02-15_19-20-48/16-odb-setpowerconnections'…     step.py:1140
[19:20:55] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/16-odb-setpowerconnections/odb-setpowerconnections.log'…                          
Connecting power net VPWR to dac/VDD…                                                                                               
[INFO] dac/VDD is already connected to VPWR in the layout.                                                                          
Connecting ground net VGND to dac/VSS…                                                                                              
[INFO] dac/VSS is already connected to VGND in the layout.                                                                          
────────────────────────────────────────────────────── Manual Macro Placement ──────────────────────────────────────────────────────
[19:20:55] VERBOSE  Running 'Odb.ManualMacroPlacement' at 'runs/RUN_2026-02-15_19-20-48/17-odb-manualmacroplacement'…   step.py:1140
[19:20:55] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/17-odb-manualmacroplacement/odb-manualmacroplacement.log'…                        
Placing the following macros:                                                                                                       
{'dac': ['dac', 266200, 87000, 'N'], 'wires': ['wires', 400000, 4000, 'N']}                                                         
Design name: heichips25_pudding                                                                                                     
Placing dac                                                                                                                         
Placing wires                                                                                                                       
Successfully placed 2 instances.                                                                                                    
───────────────────────────────────────────────────────────── Cut Rows ─────────────────────────────────────────────────────────────
[19:20:56] VERBOSE  Running 'OpenROAD.CutRows' at 'runs/RUN_2026-02-15_19-20-48/18-openroad-cutrows'…                   step.py:1140
[19:20:56] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:56] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:56] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/18-openroad-cutrows/openroad-cutrows.log'…      step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/17-odb-manualmacroplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ cut_rows -halo_width_x 2 -halo_width_y 2                                                                                          
[INFO ODB-0303] The initial 50 rows (38803 sites) were cut with 2 shapes for a total of 50 rows (38639 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1574   46413.75                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/18-openroad-cutrows/heichips25_pudding.odb'…                       
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/18-openroad-cutrows/heichips25_pudding.def'…     
─────────────────────────────────────────────────────── Tap/Decap Insertion ────────────────────────────────────────────────────────
[19:20:57] VERBOSE  Running 'OpenROAD.TapEndcapInsertion' at                                                            step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/19-openroad-tapendcapinsertion'…                                                  
[19:20:57] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:57] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:57] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/19-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/18-openroad-cutrows/heichips25_pudding.odb'…                       
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ tapcell -halo_width_x 2 -halo_width_y 2 -distance 0                                                                               
[INFO ODB-0303] The initial 50 rows (38639 sites) were cut with 2 shapes for a total of 50 rows (38639 sites).                      
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1574   46413.75                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/19-openroad-tapendcapinsertion/heichips25_pudding.nl.v'…           
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/19-openroad-tapendcapinsertion/heichips25_pudding.pnl.v'…          
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/19-openroad-tapendcapinsertion/heichips25_pudding.def'…            
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/19-openroad-tapendcapinsertion/heichips25_pudding.sdc'…            
─────────────────────────────────────────────────────── Add PDN obstructions ───────────────────────────────────────────────────────
[19:20:58] VERBOSE  Running 'Odb.AddPDNObstructions' at 'runs/RUN_2026-02-15_19-20-48/20-odb-addpdnobstructions'…       step.py:1140
[19:20:58] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…                                 odb.py:589
────────────────────────────────────────────── Power Distribution Network Generation ───────────────────────────────────────────────
[19:20:58] VERBOSE  Running 'OpenROAD.GeneratePDN' at 'runs/RUN_2026-02-15_19-20-48/21-openroad-generatepdn'…           step.py:1140
[19:20:58] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:58] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:58] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/21-openroad-generatepdn/openroad-generatepdn.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/19-openroad-tapendcapinsertion/heichips25_pudding.odb'…            
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
[19:20:58] WARNING  [PDN-0211] Option -starts_with cannot be used with -followpins and will be ignored.              openroad.py:314
[19:20:58] WARNING  [PDN-0231] wires is not connected to any power/ground nets.                                      openroad.py:314
+ pdngen                                                                                                                            
[INFO PDN-0001] Inserting grid: stdcell_grid                                                                                        
[INFO PDN-0001] Inserting grid: macro - dac                                                                                         
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1574   46413.75                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/21-openroad-generatepdn/heichips25_pudding.odb'…                   
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/21-openroad-generatepdn/heichips25_pudding.nl.v'…                  
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/21-openroad-generatepdn/heichips25_pudding.pnl.v'…                 
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/21-openroad-generatepdn/heichips25_pudding.def'… 
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/21-openroad-generatepdn/heichips25_pudding.sdc'…                   
[INFO PSM-0040] All shapes on net VPWR are connected.                                                                               
[INFO PSM-0040] All shapes on net VGND are connected.                                                                               
───────────────────────────────────────────────────── Remove PDN obstructions ──────────────────────────────────────────────────────
[19:20:58] VERBOSE  Running 'Odb.RemovePDNObstructions' at 'runs/RUN_2026-02-15_19-20-48/22-odb-removepdnobstructions'… step.py:1140
[19:20:58] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…                              odb.py:589
───────────────────────────────────────────────────────── Add Obstructions ─────────────────────────────────────────────────────────
[19:20:58] VERBOSE  Running 'Odb.AddRoutingObstructions' at                                                             step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/23-odb-addroutingobstructions'…                                                   
[19:20:58] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…                         odb.py:589
───────────────────────────────────────────────────── Global Placement Skip IO ─────────────────────────────────────────────────────
[19:20:58] VERBOSE  Running 'OpenROAD.GlobalPlacementSkipIO' at                                                         step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/24-openroad-globalplacementskipio'…                                               
[19:20:58] INFO     I/O pins were loaded from                                                                       openroad.py:1652
                    /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def. Returning state                      
                    unaltered…                                                                                                      
────────────────────────────────────────────────────────── I/O Placement ───────────────────────────────────────────────────────────
[19:20:58] VERBOSE  Running 'OpenROAD.IOPlacement' at 'runs/RUN_2026-02-15_19-20-48/25-openroad-ioplacement'…           step.py:1140
[19:20:58] INFO     I/O pins were loaded from                                                                       openroad.py:1356
                    /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def. Skipping                             
                    OpenROAD.IOPlacement…                                                                                           
───────────────────────────────────────────────── Custom I/O Pin Placement Script ──────────────────────────────────────────────────
[19:20:58] VERBOSE  Running 'Odb.CustomIOPlacement' at 'runs/RUN_2026-02-15_19-20-48/26-odb-customioplacement'…         step.py:1140
[19:20:58] INFO     No custom I/O placement file configured, skipping 'Odb.CustomIOPlacement'…                            odb.py:718
──────────────────────────────────────────────────────── Apply DEF Template ────────────────────────────────────────────────────────
[19:20:58] VERBOSE  Running 'Odb.ApplyDEFTemplate' at 'runs/RUN_2026-02-15_19-20-48/27-odb-applydeftemplate'…           step.py:1140
[19:20:58] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/27-odb-applydeftemplate/odb-applydeftemplate.log'…                                
[19:20:59] WARNING  Bterm VGND is declared as a 'GROUND' pin. It will be ignored.                                          odb.py:71
[19:20:59] WARNING  Bterm VPWR is declared as a 'POWER' pin. It will be ignored.                                           odb.py:71
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def                         
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 45 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 45 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def                        
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def                         
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 45 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 45 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/PUDDING/librelane/def/heichips25_template_small_cryo.def                        
Using manufacturing grid: 5 Using dbu per mircons: 1000                                                                             
Found 45 block terminals in existing database...                                                                                    
Found 45 template_bterms…                                                                                                           
Wrote pin clk at layer Metal3 at (0, 183340, 400, 183740, 'PLACED')...                                                              
Wrote pin ena at layer Metal3 at (0, 179140, 400, 179540, 'PLACED')...                                                              
Wrote pin i_in at layer Metal3 at (499600, 107930, 500000, 108630, 'PLACED')...                                                     
Wrote pin i_out at layer Metal3 at (499600, 99745, 500000, 100445, 'PLACED')...                                                     
Wrote pin rst_n at layer Metal3 at (0, 187540, 400, 187940, 'PLACED')...                                                            
Wrote pin ui_in[0] at layer Metal3 at (0, 111940, 400, 112340, 'PLACED')...                                                         
Wrote pin ui_in[1] at layer Metal3 at (0, 116140, 400, 116540, 'PLACED')...                                                         
Wrote pin ui_in[2] at layer Metal3 at (0, 120340, 400, 120740, 'PLACED')...                                                         
Wrote pin ui_in[3] at layer Metal3 at (0, 124540, 400, 124940, 'PLACED')...                                                         
Wrote pin ui_in[4] at layer Metal3 at (0, 128740, 400, 129140, 'PLACED')...                                                         
Wrote pin ui_in[5] at layer Metal3 at (0, 132940, 400, 133340, 'PLACED')...                                                         
Wrote pin ui_in[6] at layer Metal3 at (0, 137140, 400, 137540, 'PLACED')...                                                         
Wrote pin ui_in[7] at layer Metal3 at (0, 141340, 400, 141740, 'PLACED')...                                                         
Wrote pin uio_in[0] at layer Metal3 at (0, 145540, 400, 145940, 'PLACED')...                                                        
Wrote pin uio_in[1] at layer Metal3 at (0, 149740, 400, 150140, 'PLACED')...                                                        
Wrote pin uio_in[2] at layer Metal3 at (0, 153940, 400, 154340, 'PLACED')...                                                        
Wrote pin uio_in[3] at layer Metal3 at (0, 158140, 400, 158540, 'PLACED')...                                                        
Wrote pin uio_in[4] at layer Metal3 at (0, 162340, 400, 162740, 'PLACED')...                                                        
Wrote pin uio_in[5] at layer Metal3 at (0, 166540, 400, 166940, 'PLACED')...                                                        
Wrote pin uio_in[6] at layer Metal3 at (0, 170740, 400, 171140, 'PLACED')...                                                        
Wrote pin uio_in[7] at layer Metal3 at (0, 174940, 400, 175340, 'PLACED')...                                                        
Wrote pin uio_oe[0] at layer Metal3 at (0, 78340, 400, 78740, 'PLACED')...                                                          
Wrote pin uio_oe[1] at layer Metal3 at (0, 82540, 400, 82940, 'PLACED')...                                                          
Wrote pin uio_oe[2] at layer Metal3 at (0, 86740, 400, 87140, 'PLACED')...                                                          
Wrote pin uio_oe[3] at layer Metal3 at (0, 90940, 400, 91340, 'PLACED')...                                                          
Wrote pin uio_oe[4] at layer Metal3 at (0, 95140, 400, 95540, 'PLACED')...                                                          
Wrote pin uio_oe[5] at layer Metal3 at (0, 99340, 400, 99740, 'PLACED')...                                                          
Wrote pin uio_oe[6] at layer Metal3 at (0, 103540, 400, 103940, 'PLACED')...                                                        
Wrote pin uio_oe[7] at layer Metal3 at (0, 107740, 400, 108140, 'PLACED')...                                                        
Wrote pin uio_out[0] at layer Metal3 at (0, 44740, 400, 45140, 'PLACED')...                                                         
Wrote pin uio_out[1] at layer Metal3 at (0, 48940, 400, 49340, 'PLACED')...                                                         
Wrote pin uio_out[2] at layer Metal3 at (0, 53140, 400, 53540, 'PLACED')...                                                         
Wrote pin uio_out[3] at layer Metal3 at (0, 57340, 400, 57740, 'PLACED')...                                                         
Wrote pin uio_out[4] at layer Metal3 at (0, 61540, 400, 61940, 'PLACED')...                                                         
Wrote pin uio_out[5] at layer Metal3 at (0, 65740, 400, 66140, 'PLACED')...                                                         
Wrote pin uio_out[6] at layer Metal3 at (0, 69940, 400, 70340, 'PLACED')...                                                         
Wrote pin uio_out[7] at layer Metal3 at (0, 74140, 400, 74540, 'PLACED')...                                                         
Wrote pin uo_out[0] at layer Metal3 at (0, 11140, 400, 11540, 'PLACED')...                                                          
Wrote pin uo_out[1] at layer Metal3 at (0, 15340, 400, 15740, 'PLACED')...                                                          
Wrote pin uo_out[2] at layer Metal3 at (0, 19540, 400, 19940, 'PLACED')...                                                          
Wrote pin uo_out[3] at layer Metal3 at (0, 23740, 400, 24140, 'PLACED')...                                                          
Wrote pin uo_out[4] at layer Metal3 at (0, 27940, 400, 28340, 'PLACED')...                                                          
Wrote pin uo_out[5] at layer Metal3 at (0, 32140, 400, 32540, 'PLACED')...                                                          
Wrote pin uo_out[6] at layer Metal3 at (0, 36340, 400, 36740, 'PLACED')...                                                          
Wrote pin uo_out[7] at layer Metal3 at (0, 40540, 400, 40940, 'PLACED')...                                                          
───────────────────────────────────────────────────────── Global Placement ─────────────────────────────────────────────────────────
[19:20:59] VERBOSE  Running 'OpenROAD.GlobalPlacement' at 'runs/RUN_2026-02-15_19-20-48/28-openroad-globalplacement'…   step.py:1140
[19:20:59] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:59] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:20:59] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/28-openroad-globalplacement/openroad-globalplacement.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/27-odb-applydeftemplate/heichips25_pudding.odb'…                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_placement -density 0.7 -routability_driven -pad_right 0 -pad_left 0 -init_wirelength_coef 0.25                             
[INFO GPL-0005] Execute conjugate gradient initial placement.                                                                       
[INFO GPL-0002] DBU: 1000                                                                                                           
[INFO GPL-0003] SiteSize: (  0.480  3.780 ) um                                                                                      
[INFO GPL-0004] CoreBBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                  
[INFO GPL-0032] Initializing region: Top-level                                                                                      
[INFO GPL-0006] Number of instances:              1624                                                                              
[INFO GPL-0007] Movable instances:                1572                                                                              
[INFO GPL-0008] Fixed instances:                     2                                                                              
[INFO GPL-0009] Dummy instances:                    50                                                                              
[INFO GPL-0010] Number of nets:                   1598                                                                              
[INFO GPL-0011] Number of pins:                   5249                                                                              
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 500.000 200.000 ) um                                                                 
[INFO GPL-0013] Core BBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                 
[INFO GPL-0016] Core area:                   93350.880 um^2                                                                         
[INFO GPL-0014] Region name: top-level.                                                                                             
[INFO GPL-0015] Region area:                 93350.880 um^2                                                                         
[INFO GPL-0017] Fixed instances area:        23256.979 um^2                                                                         
[INFO GPL-0018] Movable instances area:      25993.957 um^2                                                                         
[INFO GPL-0019] Utilization:                    37.084 %                                                                            
[INFO GPL-0020] Standard cells area:         25993.957 um^2                                                                         
[INFO GPL-0021] Large instances area:            0.000 um^2                                                                         
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000303 HPWL: 155176320                                                     
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000803 HPWL: 68644481                                                      
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000046 HPWL: 69089679                                                      
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000077 HPWL: 69163006                                                      
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000051 HPWL: 69112519                                                      
[INFO GPL-0033] Initializing Nesterov region: Top-level                                                                             
[INFO GPL-0023] Placement target density:       0.7000                                                                              
[INFO GPL-0024] Movable insts average area:     16.536 um^2                                                                         
[INFO GPL-0025] Ideal bin area:                 23.622 um^2                                                                         
[INFO GPL-0026] Ideal bin count:                  3951                                                                              
[INFO GPL-0027] Total bin area:              93350.880 um^2                                                                         
[INFO GPL-0028] Bin count (X, Y):          64 ,     32                                                                              
[INFO GPL-0029] Bin size (W * H):       7.718 *  5.906 um                                                                           
[INFO GPL-0030] Number of bins:                   2048                                                                              
[INFO GPL-0007] Execute nesterov global placement.                                                                                  
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength                                                                                     
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
        0 |   0.9511 |  1.460279e+04 |   +0.00% |  3.61e-15 |                                                                       
       10 |   0.9368 |  1.512923e+04 |   +3.61% |  5.89e-15 |                                                                       
       20 |   0.9324 |  1.539103e+04 |   +1.73% |  9.59e-15 |                                                                       
       30 |   0.9339 |  1.562235e+04 |   +1.50% |  1.56e-14 |                                                                       
       40 |   0.9333 |  1.547931e+04 |   -0.92% |  2.54e-14 |                                                                       
       50 |   0.9333 |  1.536696e+04 |   -0.73% |  4.14e-14 |                                                                       
       60 |   0.9332 |  1.536917e+04 |   +0.01% |  6.75e-14 |                                                                       
       70 |   0.9332 |  1.541869e+04 |   +0.32% |  1.10e-13 |                                                                       
       80 |   0.9331 |  1.542334e+04 |   +0.03% |  1.79e-13 |                                                                       
       90 |   0.9329 |  1.541324e+04 |   -0.07% |  2.92e-13 |                                                                       
      100 |   0.9328 |  1.543290e+04 |   +0.13% |  4.75e-13 |                                                                       
      110 |   0.9327 |  1.548342e+04 |   +0.33% |  7.74e-13 |                                                                       
      120 |   0.9323 |  1.556437e+04 |   +0.52% |  1.26e-12 |                                                                       
      130 |   0.9319 |  1.570530e+04 |   +0.91% |  2.05e-12 |                                                                       
      140 |   0.9309 |  1.592292e+04 |   +1.39% |  3.35e-12 |                                                                       
      150 |   0.9290 |  1.624971e+04 |   +2.05% |  5.45e-12 |                                                                       
      160 |   0.9172 |  1.683333e+04 |   +3.59% |  8.88e-12 |                                                                       
      170 |   0.9079 |  1.759888e+04 |   +4.55% |  1.45e-11 |                                                                       
      180 |   0.8888 |  1.843584e+04 |   +4.76% |  2.35e-11 |                                                                       
      190 |   0.8547 |  1.942804e+04 |   +5.38% |  3.83e-11 |                                                                       
      200 |   0.8219 |  2.059174e+04 |   +5.99% |  6.25e-11 |                                                                       
      210 |   0.7762 |  2.147331e+04 |   +4.28% |  1.02e-10 |                                                                       
      220 |   0.7222 |  2.211353e+04 |   +2.98% |  1.66e-10 |                                                                       
      230 |   0.6807 |  2.246969e+04 |   +1.61% |  2.70e-10 |                                                                       
      240 |   0.6262 |  2.335993e+04 |   +3.96% |  4.40e-10 |                                                                       
[INFO GPL-0038] Routability snapshot saved at iter = 247                                                                            
      246 |   0.5968 |  2.372484e+04 |          |           |                                                                       
      250 |   0.5782 |  2.380370e+04 |   +1.90% |  7.16e-10 |                                                                       
      260 |   0.5270 |  2.427873e+04 |   +2.00% |  1.17e-09 |                                                                       
      270 |   0.4701 |  2.503017e+04 |   +3.10% |  1.90e-09 |                                                                       
      280 |   0.4054 |  2.526175e+04 |   +0.93% |  3.09e-09 |                                                                       
      290 |   0.3514 |  2.548163e+04 |   +0.87% |  5.04e-09 |                                                                       
      300 |   0.3254 |  2.575299e+04 |   +1.06% |  7.57e-09 |                                                                       
      310 |   0.3052 |  2.597001e+04 |   +0.84% |  1.12e-08 |                                                                       
[INFO GPL-0040] Routability iteration: 1                                                                                            
[INFO GPL-0041] Total routing overflow: 1.7368                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 27 (1.45%)                                                                              
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1095                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0850                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0457                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0185                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.0972                                                           
[INFO GPL-0048] Routing congestion (1.0972) lower than previous minimum (1e+30). Updating minimum.                                  
[INFO GPL-0051] Inflated area:                  43.153 um^2 (+0.17%)                                                                
[INFO GPL-0052] Placement target density:       0.7000                                                                              
[INFO GPL-0076] Removing fillers, count: Before: 1431, After: 1429 (-0.14%)                                                         
[INFO GPL-0077] Filler area (um^2)     : Before: 23071.769, After: 23026.009 (-0.20%)                                               
[INFO GPL-0078] Removed fillers count: 2, area removed: 32.227 um^2. Remaining area to be compensated by modifying density: 10.927  
um^2                                                                                                                                
[INFO GPL-0058] White space area:            70093.901 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      49065.726 um^2 (+0.00%)                                                                
[INFO GPL-0060] Total filler area:           23026.009 um^2 (-0.20%)                                                                
[INFO GPL-0061] Total non-inflated area:     49063.119 um^2 (-0.01%)                                                                
[INFO GPL-0062] Total inflated area:         49106.273 um^2 (-0.01%)                                                                
[INFO GPL-0063] New Target Density:             0.7000                                                                              
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.                                          
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
      320 |   0.5693 |  2.380682e+04 |   -8.33% |  7.80e-10 |                                                                       
      330 |   0.5281 |  2.413621e+04 |   +1.38% |  1.15e-09 |                                                                       
      340 |   0.4804 |  2.473439e+04 |   +2.48% |  1.69e-09 |                                                                       
      350 |   0.4280 |  2.487443e+04 |   +0.57% |  2.49e-09 |                                                                       
      360 |   0.3797 |  2.500461e+04 |   +0.52% |  3.67e-09 |                                                                       
      370 |   0.3488 |  2.542840e+04 |   +1.69% |  5.41e-09 |                                                                       
      380 |   0.3264 |  2.571067e+04 |   +1.11% |  7.97e-09 |                                                                       
      390 |   0.3018 |  2.574665e+04 |   +0.14% |  1.17e-08 |                                                                       
[INFO GPL-0040] Routability iteration: 2                                                                                            
[INFO GPL-0041] Total routing overflow: 1.9011                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 29 (1.56%)                                                                              
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1205                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0927                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0500                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0202                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1066                                                           
[INFO GPL-0049] Routing congestion (1.1066) higher than minimum (1.0972). Consecutive non-improvement count: 1.                     
[INFO GPL-0051] Inflated area:                  85.821 um^2 (+0.33%)                                                                
[INFO GPL-0052] Placement target density:       0.7000                                                                              
[INFO GPL-0076] Removing fillers, count: Before: 1429, After: 1424 (-0.35%)                                                         
[INFO GPL-0077] Filler area (um^2)     : Before: 23026.009, After: 22945.442 (-0.35%)                                               
[INFO GPL-0078] Removed fillers count: 5, area removed: 80.567 um^2. Remaining area to be compensated by modifying density: 5.254   
um^2                                                                                                                                
[INFO GPL-0058] White space area:            70093.901 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      49065.726 um^2 (+0.00%)                                                                
[INFO GPL-0060] Total filler area:           22945.442 um^2 (-0.35%)                                                                
[INFO GPL-0061] Total non-inflated area:     49068.373 um^2 (+0.01%)                                                                
[INFO GPL-0062] Total inflated area:         49154.193 um^2 (+0.01%)                                                                
[INFO GPL-0063] New Target Density:             0.7000                                                                              
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.                                          
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
      400 |   0.5620 |  2.388367e+04 |   -7.24% |  8.43e-10 |                                                                       
      410 |   0.5182 |  2.436564e+04 |   +2.02% |  1.24e-09 |                                                                       
      420 |   0.4706 |  2.487133e+04 |   +2.08% |  1.83e-09 |                                                                       
      430 |   0.4195 |  2.488805e+04 |   +0.07% |  2.70e-09 |                                                                       
      440 |   0.3737 |  2.514463e+04 |   +1.03% |  3.97e-09 |                                                                       
      450 |   0.3410 |  2.553582e+04 |   +1.56% |  5.85e-09 |                                                                       
      460 |   0.3193 |  2.579903e+04 |   +1.03% |  8.62e-09 |                                                                       
[INFO GPL-0040] Routability iteration: 3                                                                                            
[INFO GPL-0041] Total routing overflow: 1.8443                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 29 (1.56%)                                                                              
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1153                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0897                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0485                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0196                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.1025                                                           
[INFO GPL-0049] Routing congestion (1.1025) higher than minimum (1.0972). Consecutive non-improvement count: 2.                     
[INFO GPL-0051] Inflated area:                  91.371 um^2 (+0.35%)                                                                
[INFO GPL-0052] Placement target density:       0.7000                                                                              
[INFO GPL-0076] Removing fillers, count: Before: 1424, After: 1419 (-0.35%)                                                         
[INFO GPL-0077] Filler area (um^2)     : Before: 22945.442, After: 22864.875 (-0.35%)                                               
[INFO GPL-0078] Removed fillers count: 5, area removed: 80.567 um^2. Remaining area to be compensated by modifying density: 10.804  
um^2                                                                                                                                
[INFO GPL-0058] White space area:            70093.901 um^2 (+0.00%)                                                                
[INFO GPL-0059] Movable instances area:      49065.726 um^2 (+0.00%)                                                                
[INFO GPL-0060] Total filler area:           22864.875 um^2 (-0.35%)                                                                
[INFO GPL-0061] Total non-inflated area:     49079.177 um^2 (+0.02%)                                                                
[INFO GPL-0062] Total inflated area:         49170.548 um^2 (+0.02%)                                                                
[INFO GPL-0063] New Target Density:             0.7000                                                                              
[INFO GPL-0087] Routability end iteration: increase inflation and revert back to snapshot.                                          
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
      470 |   0.5941 |  2.375675e+04 |   -7.92% |  6.18e-10 |                                                                       
      480 |   0.5513 |  2.400559e+04 |   +1.05% |  9.11e-10 |                                                                       
      490 |   0.5092 |  2.452541e+04 |   +2.17% |  1.34e-09 |                                                                       
      500 |   0.4612 |  2.497073e+04 |   +1.82% |  1.98e-09 |                                                                       
      510 |   0.4112 |  2.499959e+04 |   +0.12% |  2.91e-09 |                                                                       
      520 |   0.3677 |  2.533021e+04 |   +1.32% |  4.29e-09 |                                                                       
      530 |   0.3389 |  2.564947e+04 |   +1.26% |  6.32e-09 |                                                                       
      540 |   0.3141 |  2.588762e+04 |   +0.93% |  9.31e-09 |                                                                       
[INFO GPL-0040] Routability iteration: 4                                                                                            
[INFO GPL-0041] Total routing overflow: 1.7731                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 29 (1.56%)                                                                              
[INFO GPL-0043] Average top 0.5% routing congestion: 1.1101                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 1.0860                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 1.0467                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 1.0189                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 1.0980                                                           
[INFO GPL-0049] Routing congestion (1.0980) higher than minimum (1.0972). Consecutive non-improvement count: 3.                     
[INFO GPL-0051] Inflated area:                 105.913 um^2 (+0.40%)                                                                
[INFO GPL-0052] Placement target density:       0.7000                                                                              
[INFO GPL-0076] Removing fillers, count: Before: 1419, After: 1413 (-0.42%)                                                         
[INFO GPL-0077] Filler area (um^2)     : Before: 22864.875, After: 22768.195 (-0.42%)                                               
[INFO GPL-0078] Removed fillers count: 6, area removed: 96.680 um^2. Remaining area to be compensated by modifying density: 9.233   
um^2                                                                                                                                
[INFO GPL-0054] No improvement in routing congestion for 3 consecutive iterations (limit is 3).                                     
[INFO GPL-0055] Reverting inflation values and target density from the iteration with minimum observed routing congestion.          
[INFO GPL-0056] Minimum observed routing congestion: 1.0972                                                                         
[INFO GPL-0057] Target density at minimum routing congestion: 0.7000                                                                
[INFO GPL-0080] Restoring 18 previously removed fillers.                                                                            
[INFO GPL-0081] Number of fillers before restoration 1413 and after 1431 . Relative change: +1.27%%                                 
[INFO GPL-0082] Total filler area before restoration 22768.19 and after 23058.24 (um^2). Relative change: +1.27%%                   
[INFO GPL-0089] Routability finished. Reverting to minimal observed routing congestion, could not reach target.                     
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
      550 |   0.5804 |  2.380982e+04 |   -8.03% |  6.68e-10 |                                                                       
      560 |   0.5429 |  2.386661e+04 |   +0.24% |  9.84e-10 |                                                                       
      570 |   0.4963 |  2.449378e+04 |   +2.63% |  1.45e-09 |                                                                       
      580 |   0.4483 |  2.484038e+04 |   +1.42% |  2.14e-09 |                                                                       
      590 |   0.3995 |  2.482918e+04 |   -0.05% |  3.15e-09 |                                                                       
      600 |   0.3592 |  2.520087e+04 |   +1.50% |  4.64e-09 |                                                                       
      610 |   0.3344 |  2.550088e+04 |   +1.19% |  6.83e-09 |                                                                       
      620 |   0.3077 |  2.566582e+04 |   +0.65% |  1.01e-08 |                                                                       
      630 |   0.2878 |  2.575219e+04 |   +0.34% |  1.48e-08 |                                                                       
      640 |   0.2677 |  2.580592e+04 |   +0.21% |  2.18e-08 |                                                                       
      650 |   0.2389 |  2.575415e+04 |   -0.20% |  3.22e-08 |                                                                       
      660 |   0.2129 |  2.571633e+04 |   -0.15% |  4.74e-08 |                                                                       
      670 |   0.1925 |  2.575387e+04 |   +0.15% |  6.98e-08 |                                                                       
      680 |   0.1683 |  2.568373e+04 |   -0.27% |  1.03e-07 |                                                                       
      690 |   0.1457 |  2.570720e+04 |   +0.09% |  1.51e-07 |                                                                       
      700 |   0.1235 |  2.567957e+04 |   -0.11% |  2.23e-07 |                                                                       
      710 |   0.1025 |  2.559197e+04 |   -0.34% |  3.29e-07 |                                                                       
      712 |   0.0976 |  2.560837e+04 |          |  3.69e-07 |                                                                       
---------------------------------------------------------------                                                                     
[INFO GPL-1001] Global placement finished at iteration 712                                                                          
[INFO GPL-1003] Routability mode iteration count: 374                                                                               
[INFO GPL-1005] Routability final weighted congestion: 1.0911                                                                       
[INFO GPL-1002] Placed Cell Area            26214.3020                                                                              
[INFO GPL-1003] Available Free Area         70093.9008                                                                              
[INFO GPL-1004] Minimum Feasible Density        0.3800 (cell_area / free_area)                                                      
[INFO GPL-1006]   Suggested Target Densities:                                                                                       
[INFO GPL-1007]     - For 90% usage of free space: 0.4155                                                                           
[INFO GPL-1008]     - For 80% usage of free space: 0.4675                                                                           
[INFO GPL-1009]     - For 50% usage of free space: 0.7480                                                                           
[INFO GPL-1011] Original area (um^2): 25993.96                                                                                      
[INFO GPL-1012] Total routability artificial inflation: 220.34 (+0.85%)                                                             
[INFO GPL-1014] Final placement area: 26214.30 (+0.85%)                                                                             
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1574   46413.75                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/28-openroad-globalplacement/heichips25_pudding.odb'…               
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/28-openroad-globalplacement/heichips25_pudding.nl.v'…              
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/28-openroad-globalplacement/heichips25_pudding.pnl.v'…             
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/28-openroad-globalplacement/heichips25_pudding.def'…               
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/28-openroad-globalplacement/heichips25_pudding.sdc'…               
─────────────────────────────────────────────────────── Write Verilog Header ───────────────────────────────────────────────────────
[19:21:01] VERBOSE  Running 'Odb.WriteVerilogHeader' at 'runs/RUN_2026-02-15_19-20-48/29-odb-writeverilogheader'…       step.py:1140
[19:21:01] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/29-odb-writeverilogheader/odb-writeverilogheader.log'…                            
─────────────────────────────────────────────────── Power Grid Violation Checker ───────────────────────────────────────────────────
[19:21:02] VERBOSE  Running 'Checker.PowerGridViolations' at                                                            step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/30-checker-powergridviolations'…                                                  
[19:21:02] INFO     Check for power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) checker.py:131
                    clear.                                                                                                          
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[19:21:02] VERBOSE  Running 'OpenROAD.STAMidPNR' at 'runs/RUN_2026-02-15_19-20-48/31-openroad-stamidpnr'…               step.py:1140
[19:21:02] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:02] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:02] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/31-openroad-stamidpnr/openroad-stamidpnr.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/28-openroad-globalplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
────────────────────────────────────────────── Repair Design (Post-Global Placement) ───────────────────────────────────────────────
[19:21:03] VERBOSE  Running 'OpenROAD.RepairDesignPostGPL' at                                                           step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/32-openroad-repairdesignpostgpl'…                                                 
[19:21:03] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:03] WARNING  No libs found for macro analog_wires at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:03] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:03] WARNING  No libs found for macro analog_wires at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:03] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:03] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:03] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/32-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log'…                
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fa
st_1p32V_3p6V_m40C.lib'…                                                                                                            
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_sl
ow_1p08V_3p0V_125C.lib'…                                                                                                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/28-openroad-globalplacement/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO RSZ-0027] Inserted 6 sg13g2_buf_1 input buffers.                                                                              
[INFO RSZ-0028] Inserted 16 sg13g2_buf_1 output buffers.                                                                            
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20                                                          
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
        0 |     +0.0% |       0 |       0 |             0 |      1615                                                               
       10 |     +0.0% |       0 |       0 |             0 |      1605                                                               
       20 |     +0.0% |       0 |       0 |             0 |      1595                                                               
       30 |     +0.0% |       0 |       0 |             0 |      1585                                                               
       40 |     +0.0% |       0 |       0 |             0 |      1575                                                               
       50 |     +0.0% |       0 |       0 |             0 |      1565                                                               
       60 |     +0.0% |       0 |       0 |             0 |      1555                                                               
       70 |     +0.0% |       0 |       0 |             0 |      1545                                                               
       80 |     +0.0% |       0 |       0 |             0 |      1535                                                               
       90 |     +0.0% |       0 |       0 |             0 |      1525                                                               
      100 |     +0.0% |       0 |       0 |             0 |      1515                                                               
      110 |     +0.0% |       0 |       0 |             0 |      1505                                                               
      120 |     +0.0% |       0 |       0 |             0 |      1495                                                               
      130 |     +0.0% |       0 |       0 |             0 |      1485                                                               
      140 |     +0.0% |       0 |       0 |             0 |      1475                                                               
      150 |     +0.0% |       0 |       0 |             0 |      1465                                                               
      160 |     +0.0% |       0 |       0 |             0 |      1455                                                               
      170 |     +0.0% |       0 |       0 |             0 |      1445                                                               
      180 |     +0.0% |       0 |       0 |             0 |      1435                                                               
      190 |     +0.0% |       0 |       0 |             0 |      1425                                                               
      200 |     +0.0% |       0 |       0 |             0 |      1415                                                               
      210 |     +0.0% |       0 |       0 |             0 |      1405                                                               
      220 |     +0.0% |       0 |       0 |             0 |      1395                                                               
      230 |     +0.0% |       0 |       0 |             0 |      1385                                                               
      240 |     +0.0% |       0 |       0 |             0 |      1375                                                               
      250 |     +0.0% |       0 |       0 |             0 |      1365                                                               
      260 |     +0.0% |       0 |       0 |             0 |      1355                                                               
      270 |     +0.0% |       0 |       0 |             0 |      1345                                                               
      280 |     +0.0% |       0 |       0 |             0 |      1335                                                               
      290 |     +0.0% |       0 |       0 |             0 |      1325                                                               
      300 |     +0.0% |       0 |       0 |             0 |      1315                                                               
      310 |     +0.0% |       0 |       0 |             0 |      1305                                                               
      320 |     +0.0% |       0 |       0 |             0 |      1295                                                               
      330 |     +0.0% |       0 |       0 |             0 |      1285                                                               
      340 |     +0.0% |       0 |       0 |             0 |      1275                                                               
      350 |     +0.0% |       0 |       0 |             0 |      1265                                                               
      360 |     +0.0% |       0 |       0 |             0 |      1255                                                               
      370 |     +0.0% |       0 |       0 |             0 |      1245                                                               
      380 |     +0.0% |       0 |       0 |             0 |      1235                                                               
      390 |     +0.0% |       0 |       0 |             0 |      1225                                                               
      400 |     +0.0% |       0 |       0 |             0 |      1215                                                               
      410 |     +0.0% |       0 |       0 |             0 |      1205                                                               
      420 |     +0.0% |       0 |       0 |             0 |      1195                                                               
      430 |     +0.0% |       0 |       0 |             0 |      1185                                                               
      440 |     +0.0% |       0 |       0 |             0 |      1175                                                               
      450 |     +0.0% |       0 |       0 |             0 |      1165                                                               
      460 |     +0.0% |       0 |       0 |             0 |      1155                                                               
      470 |     +0.0% |       0 |       0 |             0 |      1145                                                               
      480 |     +0.0% |       0 |       0 |             0 |      1135                                                               
      490 |     +0.0% |       0 |       0 |             0 |      1125                                                               
      500 |     +0.0% |       0 |       0 |             0 |      1115                                                               
      510 |     +0.0% |       0 |       0 |             0 |      1105                                                               
      520 |     +0.0% |       0 |       0 |             0 |      1095                                                               
      530 |     +0.0% |       0 |       0 |             0 |      1085                                                               
      540 |     +0.0% |       0 |       0 |             0 |      1075                                                               
      550 |     +0.0% |       0 |       0 |             0 |      1065                                                               
      560 |     +0.0% |       0 |       0 |             0 |      1055                                                               
      570 |     +0.0% |       0 |       0 |             0 |      1045                                                               
      580 |     +0.0% |       0 |       0 |             0 |      1035                                                               
      590 |     +0.0% |       0 |       0 |             0 |      1025                                                               
      600 |     +0.0% |       0 |       0 |             0 |      1015                                                               
      610 |     +0.0% |       0 |       0 |             0 |      1005                                                               
      620 |     +0.0% |       0 |       0 |             0 |       995                                                               
      630 |     +0.0% |       0 |       0 |             0 |       985                                                               
      640 |     +0.0% |       0 |       0 |             0 |       975                                                               
      650 |     +0.0% |       0 |       0 |             0 |       965                                                               
      660 |     +0.0% |       0 |       0 |             0 |       955                                                               
      670 |     +0.0% |       0 |       0 |             0 |       945                                                               
      680 |     +0.0% |       0 |       0 |             0 |       935                                                               
      690 |     +0.0% |       0 |       0 |             0 |       925                                                               
      700 |     +0.0% |       0 |       0 |             0 |       915                                                               
      710 |     +0.0% |       0 |       0 |             0 |       905                                                               
      720 |     +0.0% |       0 |       0 |             0 |       895                                                               
      730 |     +0.0% |       0 |       0 |             0 |       885                                                               
      740 |     +0.0% |       0 |       0 |             0 |       875                                                               
      750 |     +0.0% |       0 |       0 |             0 |       865                                                               
      760 |     +0.0% |       0 |       0 |             0 |       855                                                               
      770 |     +0.0% |       0 |       0 |             0 |       845                                                               
      780 |     +0.0% |       0 |       0 |             0 |       835                                                               
      790 |     +0.0% |       0 |       0 |             0 |       825                                                               
      800 |     +0.0% |       0 |       0 |             0 |       815                                                               
      810 |     +0.0% |       0 |       0 |             0 |       805                                                               
      820 |     +0.0% |       0 |       0 |             0 |       795                                                               
      830 |     +0.0% |       0 |       0 |             0 |       785                                                               
      840 |     +0.0% |       0 |       0 |             0 |       775                                                               
      850 |     +0.0% |       0 |       0 |             0 |       765                                                               
      860 |     +0.0% |       0 |       0 |             0 |       755                                                               
      870 |     +0.0% |       0 |       0 |             0 |       745                                                               
      880 |     +0.0% |       0 |       0 |             0 |       735                                                               
      890 |     +0.0% |       0 |       0 |             0 |       725                                                               
      900 |     +0.0% |       0 |       0 |             0 |       715                                                               
      910 |     +0.0% |       0 |       0 |             0 |       705                                                               
      920 |     +0.0% |       0 |       0 |             0 |       695                                                               
      930 |     +0.0% |       0 |       0 |             0 |       685                                                               
      940 |     +0.0% |       0 |       0 |             0 |       675                                                               
      950 |     +0.0% |       0 |       0 |             0 |       665                                                               
      960 |     +0.0% |       0 |       0 |             0 |       655                                                               
      970 |     +0.0% |       0 |       0 |             0 |       645                                                               
      980 |     +0.0% |       0 |       0 |             0 |       635                                                               
      990 |     +0.0% |       0 |       0 |             0 |       625                                                               
     1000 |     +0.0% |       0 |       0 |             0 |       615                                                               
     1010 |     +0.0% |       0 |       0 |             0 |       605                                                               
     1020 |     +0.0% |       0 |       0 |             0 |       595                                                               
     1030 |     +0.0% |       0 |       0 |             0 |       585                                                               
     1040 |     +0.0% |       0 |       0 |             0 |       575                                                               
     1050 |     +0.0% |       0 |       0 |             0 |       565                                                               
     1060 |     +0.0% |       0 |       0 |             0 |       555                                                               
     1070 |     +0.0% |       0 |       0 |             0 |       545                                                               
     1080 |     +0.0% |       0 |       0 |             0 |       535                                                               
     1090 |     +0.0% |       0 |       0 |             0 |       525                                                               
     1100 |     +0.0% |       0 |       0 |             0 |       515                                                               
     1110 |     +0.0% |       0 |       0 |             0 |       505                                                               
     1120 |     +0.0% |       0 |       0 |             0 |       495                                                               
     1130 |     +0.0% |       0 |       0 |             0 |       485                                                               
     1140 |     +0.0% |       0 |       0 |             0 |       475                                                               
     1150 |     +0.0% |       0 |       0 |             0 |       465                                                               
     1160 |     +0.0% |       0 |       0 |             0 |       455                                                               
     1170 |     +0.0% |       0 |       0 |             0 |       445                                                               
     1180 |     +0.0% |       0 |       0 |             0 |       435                                                               
     1190 |     +0.0% |       0 |       0 |             0 |       425                                                               
     1200 |     +0.0% |       0 |       0 |             0 |       415                                                               
     1210 |     +0.0% |       0 |       0 |             0 |       405                                                               
     1220 |     +0.0% |       0 |       0 |             0 |       395                                                               
     1230 |     +0.0% |       0 |       0 |             0 |       385                                                               
     1240 |     +0.0% |       0 |       0 |             0 |       375                                                               
     1250 |     +0.0% |       0 |       0 |             0 |       365                                                               
     1260 |     +0.0% |       0 |       0 |             0 |       355                                                               
     1270 |     +0.0% |       0 |       0 |             0 |       345                                                               
     1280 |     +0.0% |       0 |       0 |             0 |       335                                                               
     1290 |     +0.0% |       0 |       0 |             0 |       325                                                               
     1300 |     +0.0% |       0 |       0 |             0 |       315                                                               
     1310 |     +0.0% |       0 |       0 |             0 |       305                                                               
     1320 |     +0.0% |       0 |       0 |             0 |       295                                                               
     1330 |     +2.4% |       0 |     154 |             6 |       285                                                               
     1340 |     +2.8% |       0 |     177 |             7 |       275                                                               
     1350 |     +2.8% |       0 |     177 |             7 |       265                                                               
     1360 |     +2.8% |       0 |     177 |             7 |       255                                                               
     1370 |     +2.8% |       0 |     177 |             7 |       245                                                               
     1380 |     +2.8% |       0 |     177 |             7 |       235                                                               
     1390 |     +2.8% |       0 |     177 |             7 |       225                                                               
     1400 |     +2.8% |       0 |     177 |             7 |       215                                                               
     1410 |     +2.8% |       0 |     177 |             7 |       205                                                               
     1420 |     +2.8% |       0 |     177 |             7 |       195                                                               
     1430 |     +2.8% |       0 |     177 |             7 |       185                                                               
     1440 |     +2.8% |       0 |     177 |             7 |       175                                                               
     1450 |     +2.8% |       0 |     177 |             7 |       165                                                               
     1460 |     +2.8% |       0 |     177 |             7 |       155                                                               
     1470 |     +2.8% |       0 |     177 |             7 |       145                                                               
     1480 |     +2.8% |       0 |     177 |             7 |       135                                                               
     1490 |     +2.8% |       0 |     177 |             7 |       125                                                               
     1500 |     +2.8% |       0 |     177 |             7 |       115                                                               
     1510 |     +2.8% |       0 |     177 |             7 |       105                                                               
     1520 |     +2.8% |       0 |     177 |             7 |        95                                                               
     1530 |     +2.8% |       0 |     177 |             7 |        85                                                               
     1540 |     +2.8% |       0 |     177 |             7 |        75                                                               
     1550 |     +2.8% |       0 |     177 |             7 |        65                                                               
     1560 |     +2.8% |       0 |     177 |             7 |        55                                                               
     1570 |     +2.8% |       0 |     177 |             7 |        45                                                               
     1580 |     +2.8% |       0 |     177 |             7 |        35                                                               
     1590 |     +2.8% |       0 |     177 |             7 |        25                                                               
     1600 |     +2.8% |       0 |     177 |             7 |        15                                                               
     1610 |     +2.8% |       0 |     177 |             7 |         5                                                               
    final |     +2.8% |       0 |     177 |             7 |         0                                                               
---------------------------------------------------------------------                                                               
[INFO RSZ-0034] Found 7 slew violations.                                                                                            
[INFO RSZ-0035] Found 7 fanout violations.                                                                                          
[INFO RSZ-0038] Inserted 177 buffers in 7 nets.                                                                                     
[INFO RSZ-0042] Inserted 264 tie sg13g2_tiehi instances.                                                                            
[19:21:05] WARNING  [RSZ-0020] found 5 floating nets.                                                                openroad.py:314
 bias[0]                                                                                                                            
 bias[1]                                                                                                                            
 dacout                                                                                                                             
 iref[0]                                                                                                                            
 iref[1]                                                                                                                            
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement       5871.7 u                                                                                                   
average displacement        3.3 u                                                                                                   
max displacement           14.5 u                                                                                                   
original HPWL           40072.7 u                                                                                                   
legalized HPWL          45194.4 u                                                                                                   
delta HPWL                   13 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 721 instances                                                                                              
[INFO DPL-0021] HPWL before           45194.4 u                                                                                     
[INFO DPL-0022] HPWL after            44360.9 u                                                                                     
[INFO DPL-0023] HPWL delta               -1.8 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 926 connections made, 0 conflicts skipped.                                                                          
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1773   47858.01                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/32-openroad-repairdesignpostgpl/heichips25_pudding.odb'…           
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/32-openroad-repairdesignpostgpl/heichips25_pudding.nl.v'…          
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/32-openroad-repairdesignpostgpl/heichips25_pudding.pnl.v'…         
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/32-openroad-repairdesignpostgpl/heichips25_pudding.def'…           
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/32-openroad-repairdesignpostgpl/heichips25_pudding.sdc'…           
───────────────────────────────────────────────────── Manual Global Placement ──────────────────────────────────────────────────────
[19:21:06] VERBOSE  Running 'Odb.ManualGlobalPlacement' at 'runs/RUN_2026-02-15_19-20-48/33-odb-manualglobalplacement'… step.py:1140
[19:21:06] INFO     'MANUAL_GLOBAL_PLACEMENTS' not set. Skipping 'Odb.ManualGlobalPlacement'…                            odb.py:1031
──────────────────────────────────────────────────────── Detailed Placement ────────────────────────────────────────────────────────
[19:21:06] VERBOSE  Running 'OpenROAD.DetailedPlacement' at                                                             step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/34-openroad-detailedplacement'…                                                   
[19:21:06] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:06] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:06] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/34-openroad-detailedplacement/openroad-detailedplacement.log'…                    
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/32-openroad-repairdesignpostgpl/heichips25_pudding.odb'…           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL           44360.9 u                                                                                                   
legalized HPWL          45194.4 u                                                                                                   
delta HPWL                    2 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 721 instances                                                                                              
[INFO DPL-0021] HPWL before           45194.4 u                                                                                     
[INFO DPL-0022] HPWL after            44360.9 u                                                                                     
[INFO DPL-0023] HPWL delta               -1.8 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1773   47858.01                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/34-openroad-detailedplacement/heichips25_pudding.odb'…             
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/34-openroad-detailedplacement/heichips25_pudding.nl.v'…            
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/34-openroad-detailedplacement/heichips25_pudding.pnl.v'…           
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/34-openroad-detailedplacement/heichips25_pudding.def'…             
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/34-openroad-detailedplacement/heichips25_pudding.sdc'…             
─────────────────────────────────────────────────────── Clock Tree Synthesis ───────────────────────────────────────────────────────
[19:21:06] VERBOSE  Running 'OpenROAD.CTS' at 'runs/RUN_2026-02-15_19-20-48/35-openroad-cts'…                           step.py:1140
[19:21:06] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:06] WARNING  No libs found for macro analog_wires at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:06] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:06] WARNING  No libs found for macro analog_wires at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:06] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:06] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:06] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/35-openroad-cts/openroad-cts.log'…              step.py:1340
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fa
st_1p32V_3p6V_m40C.lib'…                                                                                                            
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_sl
ow_1p08V_3p0V_125C.lib'…                                                                                                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/34-openroad-detailedplacement/heichips25_pudding.odb'…             
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Configuring cts characterization…                                                                                            
+ configure_cts_characterization                                                                                                    
[INFO] Performing clock tree synthesis…                                                                                             
[INFO] Looking for the following net(s): clk                                                                                        
[INFO] Running Clock Tree Synthesis…                                                                                                
+ clock_tree_synthesis -buf_list sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 -root_buf sg13g2_buf_16 -sink_clustering_enable             
[INFO CTS-0050] Root buffer is sg13g2_buf_16.                                                                                       
[INFO CTS-0051] Sink buffer is sg13g2_buf_8.                                                                                        
[INFO CTS-0052] The following clock buffers will be used for CTS:                                                                   
                    sg13g2_buf_2                                                                                                    
                    sg13g2_buf_4                                                                                                    
                    sg13g2_buf_8                                                                                                    
[INFO CTS-0049] Characterization buffer is sg13g2_buf_8.                                                                            
[INFO CTS-0007] Net "clk" found for clock "clk".                                                                                    
[INFO CTS-0010]  Clock net "clk" has 256 sinks.                                                                                     
[INFO CTS-0008] TritonCTS found 1 clock nets.                                                                                       
[INFO CTS-0097] Characterization used 3 buffer(s) types.                                                                            
[INFO CTS-0201] 1 blockages from hard placement blockages and placed macros will be used.                                           
[INFO CTS-0027] Generating H-Tree topology for net clk.                                                                             
[INFO CTS-0028]  Total number of sinks: 256.                                                                                        
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.                                                                   
[INFO CTS-0030]  Number of static layers: 0.                                                                                        
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).                                                                             
[INFO CTS-0206] Best clustering solution was found from clustering size of 8 and clustering diameter of 50.                         
[INFO CTS-0019]  Total number of sinks after clustering: 19.                                                                        
[INFO CTS-0024]  Normalized sink region: [(1.04635, 0.739683), (19.1982, 9.55)].                                                    
[INFO CTS-0025]     Width:  18.1518.                                                                                                
[INFO CTS-0026]     Height: 8.8103.                                                                                                 
 Level 1                                                                                                                            
    Direction: Horizontal                                                                                                           
    Sinks per sub-region: 10                                                                                                        
    Sub-region size: 9.0759 X 8.8103                                                                                                
[INFO CTS-0034]     Segment length (rounded): 4.                                                                                    
 Level 2                                                                                                                            
    Direction: Vertical                                                                                                             
    Sinks per sub-region: 5                                                                                                         
    Sub-region size: 9.0759 X 4.4052                                                                                                
[INFO CTS-0034]     Segment length (rounded): 2.                                                                                    
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.                                                                    
[INFO CTS-0035]  Number of sinks covered: 19.                                                                                       
[INFO CTS-0018]     Created 24 clock buffers.                                                                                       
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.                                                                 
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.                                                                 
[INFO CTS-0015]     Created 24 clock nets.                                                                                          
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 5:4, 9:2, 12:1, 13:1, 14:7, 15:2, 16:5..                       
[INFO CTS-0017]     Max level of the clock tree: 2.                                                                                 
[INFO CTS-0098] Clock net "clk"                                                                                                     
[INFO CTS-0099]  Sinks 270                                                                                                          
[INFO CTS-0100]  Leaf buffers 19                                                                                                    
[INFO CTS-0101]  Average sink wire length 518.90 um                                                                                 
[INFO CTS-0102]  Path depth 2 - 3                                                                                                   
[INFO CTS-0207]  Dummy loads inserted 14                                                                                            
[INFO] Repairing long wires on clock nets…                                                                                          
[INFO RSZ-0058] Using max wire length 2937um.                                                                                       
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 76 connections made, 0 conflicts skipped.                                                                           
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1811   48698.08                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.odb'…                           
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.nl.v'…       
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.pnl.v'…                         
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.def'…         
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.sdc'…                           
[INFO] Legalizing…                                                                                                                  
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement        483.1 u                                                                                                   
average displacement        0.3 u                                                                                                   
max displacement           16.4 u                                                                                                   
original HPWL           47496.1 u                                                                                                   
legalized HPWL          48464.8 u                                                                                                   
delta HPWL                    2 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 732 instances                                                                                              
[INFO DPL-0021] HPWL before           48464.8 u                                                                                     
[INFO DPL-0022] HPWL after            47598.6 u                                                                                     
[INFO DPL-0023] HPWL delta               -1.8 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1811   48698.08                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.odb'…                           
Writing netlist to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.nl.v'…       
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.pnl.v'…                         
Writing layout to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.def'…         
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.sdc'…                           
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[19:21:15] VERBOSE  Running 'OpenROAD.STAMidPNR-1' at 'runs/RUN_2026-02-15_19-20-48/36-openroad-stamidpnr-1'…           step.py:1140
[19:21:15] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:15] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:16] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/36-openroad-stamidpnr-1/openroad-stamidpnr-1.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.odb'…                           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────── Resizer Timing Optimizations (Post-Clock Tree Synthesis) ─────────────────────────────────────
[19:21:17] VERBOSE  Running 'OpenROAD.ResizerTimingPostCTS' at                                                          step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/37-openroad-resizertimingpostcts'…                                                
[19:21:17] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:17] WARNING  No libs found for macro analog_wires at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:17] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:17] WARNING  No libs found for macro analog_wires at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:21:17] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:17] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:17] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/37-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log'…              
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fa
st_1p32V_3p6V_m40C.lib'…                                                                                                            
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_sl
ow_1p08V_3p0V_125C.lib'…                                                                                                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/35-openroad-cts/heichips25_pudding.odb'…                           
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ repair_timing -verbose -setup -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -max_buffer_percent 50     
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove                       
[INFO RSZ-0098] No setup violations found                                                                                           
+ repair_timing -verbose -hold -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -hold_margin                
0.1000000000000000055511151231257827021181583404541015625 -max_buffer_percent 50                                                    
[INFO RSZ-0033] No hold violations found.                                                                                           
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL           47598.6 u                                                                                                   
legalized HPWL          48464.8 u                                                                                                   
delta HPWL                    2 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 732 instances                                                                                              
[INFO DPL-0021] HPWL before           48464.8 u                                                                                     
[INFO DPL-0022] HPWL after            47598.6 u                                                                                     
[INFO DPL-0023] HPWL delta               -1.8 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1811   48698.08                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/37-openroad-resizertimingpostcts/heichips25_pudding.nl.v'…         
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/37-openroad-resizertimingpostcts/heichips25_pudding.pnl.v'…        
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/37-openroad-resizertimingpostcts/heichips25_pudding.def'…          
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/37-openroad-resizertimingpostcts/heichips25_pudding.sdc'…          
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[19:21:19] VERBOSE  Running 'OpenROAD.STAMidPNR-2' at 'runs/RUN_2026-02-15_19-20-48/38-openroad-stamidpnr-2'…           step.py:1140
[19:21:19] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:19] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:19] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/38-openroad-stamidpnr-2/openroad-stamidpnr-2.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
────────────────────────────────────────────────────────── Global Routing ──────────────────────────────────────────────────────────
[19:21:20] VERBOSE  Running 'OpenROAD.GlobalRouting' at 'runs/RUN_2026-02-15_19-20-48/39-openroad-globalrouting'…       step.py:1140
[19:21:20] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:20] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:20] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/39-openroad-globalrouting/openroad-globalrouting.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/37-openroad-resizertimingpostcts/heichips25_pudding.odb'…          
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_route -congestion_iterations 50 -verbose                                                                                   
[INFO GRT-0020] Min routing layer: Metal2                                                                                           
[INFO GRT-0021] Max routing layer: TopMetal1                                                                                        
[INFO GRT-0022] Global adjustment: 30%                                                                                              
[INFO GRT-0023] Grid origin: (0, 0)                                                                                                 
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650                                                        
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200                                                        
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.2100                                                      
[INFO GRT-0003] Macros: 2                                                                                                           
[INFO GRT-0004] Blockages: 145                                                                                                      
[INFO GRT-0019] Found 25 clock nets.                                                                                                
[INFO GRT-0001] Minimum degree: 2                                                                                                   
[INFO GRT-0002] Maximum degree: 17                                                                                                  
                                                                                                                                    
[INFO GRT-0053] Routing resources analysis:                                                                                         
          Routing      Original      Derated      Resource                                                                          
Layer     Direction    Resources     Resources    Reduction (%)                                                                     
---------------------------------------------------------------                                                                     
Metal1     Horizontal          0             0          0.00%                                                                       
Metal2     Vertical        16944         11307          33.27%                                                                      
Metal3     Horizontal      24259         16257          32.99%                                                                      
Metal4     Vertical        17223         11228          34.81%                                                                      
Metal5     Horizontal      23272         15417          33.75%                                                                      
TopMetal1    Vertical         3198          1950          39.02%                                                                    
---------------------------------------------------------------                                                                     
                                                                                                                                    
[INFO GRT-0101] Running extra iterations to remove overflow.                                                                        
[INFO GRT-0102] Start extra iteration 1/50                                                                                          
[INFO GRT-0102] Start extra iteration 2/50                                                                                          
[INFO GRT-0102] Start extra iteration 3/50                                                                                          
[INFO GRT-0102] Start extra iteration 4/50                                                                                          
[INFO GRT-0197] Via related to pin nodes: 8665                                                                                      
[INFO GRT-0198] Via related Steiner nodes: 188                                                                                      
[INFO GRT-0199] Via filling finished.                                                                                               
[INFO GRT-0111] Final number of vias: 10740                                                                                         
[INFO GRT-0112] Final usage 3D: 39772                                                                                               
                                                                                                                                    
[INFO GRT-0096] Final congestion report:                                                                                            
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow                                             
---------------------------------------------------------------------------------------                                             
Metal1               0             0            0.00%             0 /  0 /  0                                                       
Metal2           11307          3278           28.99%             0 /  0 /  0                                                       
Metal3           16257          3684           22.66%             0 /  0 /  0                                                       
Metal4           11228           274            2.44%             0 /  0 /  0                                                       
Metal5           15417           316            2.05%             0 /  0 /  0                                                       
TopMetal1           1950             0            0.00%             0 /  0 /  0                                                     
---------------------------------------------------------------------------------------                                             
Total            56159          7552           13.45%             0 /  0 /  0                                                       
                                                                                                                                    
[INFO GRT-0018] Total wirelength: 83851 um                                                                                          
[INFO GRT-0014] Routed nets: 1804                                                                                                   
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1811   48698.08                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/39-openroad-globalrouting/heichips25_pudding.def'…                 
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[19:21:23] VERBOSE  Running 'OpenROAD.CheckAntennas' at 'runs/RUN_2026-02-15_19-20-48/40-openroad-checkantennas'…       step.py:1140
[19:21:23] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:23] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:23] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/40-openroad-checkantennas/openroad-checkantennas.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
┏━━━━━━━┳━━━━━━━━━┳━━━━━━━━━━┳━━━━━━━━━━━━━┳━━━━━━━━━━┳━━━━━━━━┓
┃ P / R ┃ Partial ┃ Required ┃ Net         ┃ Pin      ┃ Layer  ┃
┡━━━━━━━╇━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━━━━━━╇━━━━━━━━━━╇━━━━━━━━┩
│ 1.28  │ 255.68  │ 200.00   │ state[123\] │ _2835_/A │ Metal3 │
└───────┴─────────┴──────────┴─────────────┴──────────┴────────┘
[19:21:25] INFO     Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be       sequential.py:362
                    skipped.                                                                                                        
[19:21:25] INFO     Skipping step 'Repair Design (Post-Global Routing)'…                                           sequential.py:370
──────────────────────────────────────────────── Diodes on Ports Protection Routine ────────────────────────────────────────────────
[19:21:25] VERBOSE  Running 'Odb.DiodesOnPorts' at 'runs/RUN_2026-02-15_19-20-48/41-odb-diodesonports'…                 step.py:1140
[19:21:25] INFO     'DIODE_ON_PORTS' is set to 'none': skipping 'Odb.DiodesOnPorts'…                                      odb.py:820
[19:21:25] INFO     Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be        sequential.py:362
                    skipped.                                                                                                        
[19:21:25] INFO     Skipping step 'Heuristic Diode Insertion'…                                                     sequential.py:370
────────────────────────────────────────────────────────── Antenna Repair ──────────────────────────────────────────────────────────
[19:21:25] VERBOSE  Running 'OpenROAD.RepairAntennas' at 'runs/RUN_2026-02-15_19-20-48/42-openroad-repairantennas'…     step.py:1140
────────────────────────────────────────────────────────── Global Routing ──────────────────────────────────────────────────────────
[19:21:25] VERBOSE  Running 'DiodeInsertion' at                                                                         step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/42-openroad-repairantennas/1-diodeinsertion'…                                     
[19:21:25] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:25] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:25] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/42-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/39-openroad-globalrouting/heichips25_pudding.odb'…                 
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
+ repair_antennas sg13g2_antennanp -iterations 3 -ratio_margin 10                                                                   
[INFO GRT-0012] Found 1 antenna violations.                                                                                         
[INFO GRT-0302] Inserted 1 jumpers for 1 nets.                                                                                      
[INFO GRT-0012] Found 0 antenna violations.                                                                                         
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1811   48698.08                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.def'
…                                                                                                                                   
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[19:21:29] VERBOSE  Running 'OpenROAD.CheckAntennas' at                                                                 step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/42-openroad-repairantennas/2-openroad-checkantennas'…                             
[19:21:29] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:29] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:29] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/42-openroad-repairantennas/2-openroad-checkantennas/openroad-checkant             
                    ennas.log'…                                                                                                     
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[19:21:31] INFO     Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be      sequential.py:362
                    skipped.                                                                                                        
[19:21:31] INFO     Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…                            sequential.py:370
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[19:21:31] VERBOSE  Running 'OpenROAD.STAMidPNR-3' at 'runs/RUN_2026-02-15_19-20-48/43-openroad-stamidpnr-3'…           step.py:1140
[19:21:31] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:31] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:31] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/43-openroad-stamidpnr-3/openroad-stamidpnr-3.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
───────────────────────────────────────────────────────── Detailed Routing ─────────────────────────────────────────────────────────
[19:21:32] VERBOSE  Running 'OpenROAD.DetailedRouting' at 'runs/RUN_2026-02-15_19-20-48/44-openroad-detailedrouting'…   step.py:1140
[19:21:32] INFO     Running TritonRoute with 8 threads…                                                             openroad.py:1963
[19:21:32] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:32] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:21:32] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/44-openroad-detailedrouting/openroad-detailedrouting.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/42-openroad-repairantennas/1-diodeinsertion/heichips25_pudding.odb'
…                                                                                                                                   
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO ORD-0030] Using 8 thread(s).                                                                                                  
+ detailed_route -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc                                                             
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/44-openroad-detailedrouting/drt-run-0/heichips25_pudding.drc        
[INFO DRT-0149] Reading tech and libs.                                                                                              
[19:21:32] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont            openroad.py:314
[19:21:32] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1            openroad.py:314
[19:21:32] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1            openroad.py:314
[19:21:32] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2            openroad.py:314
[19:21:32] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3            openroad.py:314
[19:21:32] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4            openroad.py:314
[19:21:32] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1         openroad.py:314
[19:21:32] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1         openroad.py:314
[19:21:32] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2         openroad.py:314
[19:21:32] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2         openroad.py:314
                                                                                                                                    
Units:                1000                                                                                                          
Number of layers:     15                                                                                                            
Number of macros:     108                                                                                                           
Number of vias:       77                                                                                                            
Number of viarulegen: 6                                                                                                             
                                                                                                                                    
[INFO DRT-0150] Reading design.                                                                                                     
                                                                                                                                    
Design:                   heichips25_pudding                                                                                        
Die area:                 ( 0 0 ) ( 500000 200000 )                                                                                 
Number of track patterns: 14                                                                                                        
Number of DEF vias:       0                                                                                                         
Number of components:     1811                                                                                                      
Number of terminals:      47                                                                                                        
Number of snets:          2                                                                                                         
Number of nets:           1821                                                                                                      
                                                                                                                                    
[INFO DRT-0167] List of default vias:                                                                                               
  Layer Via2                                                                                                                        
    default via: Via2_YX                                                                                                            
  Layer Via3                                                                                                                        
    default via: Via3_XY                                                                                                            
  Layer Via4                                                                                                                        
    default via: Via4_YX                                                                                                            
  Layer TopVia1                                                                                                                     
    default via: TopVia1EWNS                                                                                                        
  Layer TopVia2                                                                                                                     
    default via: TopVia2EWNS                                                                                                        
[INFO DRT-0162] Library cell analysis.                                                                                              
[INFO DRT-0163] Instance analysis.                                                                                                  
[INFO DRT-0164] Number of unique instances = 48.                                                                                    
[INFO DRT-0168] Init region query.                                                                                                  
[INFO DRT-0024]   Complete GatPoly.                                                                                                 
[INFO DRT-0024]   Complete Cont.                                                                                                    
[INFO DRT-0024]   Complete Metal1.                                                                                                  
[INFO DRT-0024]   Complete Via1.                                                                                                    
[INFO DRT-0024]   Complete Metal2.                                                                                                  
[INFO DRT-0024]   Complete Via2.                                                                                                    
[INFO DRT-0024]   Complete Metal3.                                                                                                  
[INFO DRT-0024]   Complete Via3.                                                                                                    
[INFO DRT-0024]   Complete Metal4.                                                                                                  
[INFO DRT-0024]   Complete Via4.                                                                                                    
[INFO DRT-0024]   Complete Metal5.                                                                                                  
[INFO DRT-0024]   Complete TopVia1.                                                                                                 
[INFO DRT-0024]   Complete TopMetal1.                                                                                               
[INFO DRT-0024]   Complete TopVia2.                                                                                                 
[INFO DRT-0024]   Complete TopMetal2.                                                                                               
[INFO DRT-0033] GatPoly shape region query size = 2.                                                                                
[INFO DRT-0033] Cont shape region query size = 0.                                                                                   
[INFO DRT-0033] Metal1 shape region query size = 45568.                                                                             
[INFO DRT-0033] Via1 shape region query size = 4520.                                                                                
[INFO DRT-0033] Metal2 shape region query size = 2146.                                                                              
[INFO DRT-0033] Via2 shape region query size = 4520.                                                                                
[INFO DRT-0033] Metal3 shape region query size = 1867.                                                                              
[INFO DRT-0033] Via3 shape region query size = 4520.                                                                                
[INFO DRT-0033] Metal4 shape region query size = 1810.                                                                              
[INFO DRT-0033] Via4 shape region query size = 4520.                                                                                
[INFO DRT-0033] Metal5 shape region query size = 2728.                                                                              
[INFO DRT-0033] TopVia1 shape region query size = 2146.                                                                             
[INFO DRT-0033] TopMetal1 shape region query size = 1469.                                                                           
[INFO DRT-0033] TopVia2 shape region query size = 454.                                                                              
[INFO DRT-0033] TopMetal2 shape region query size = 490.                                                                            
[INFO DRT-0165] Start pin access.                                                                                                   
[INFO DRT-0078]   Complete 494 pins.                                                                                                
[INFO DRT-0081]   Complete 46 unique inst patterns.                                                                                 
[INFO DRT-0084]   Complete 941 groups.                                                                                              
#scanned instances     = 1811                                                                                                       
#unique  instances     = 48                                                                                                         
#stdCellGenAp          = 1738                                                                                                       
#stdCellValidPlanarAp  = 0                                                                                                          
#stdCellValidViaAp     = 1342                                                                                                       
#stdCellPinNoAp        = 0                                                                                                          
#stdCellPinCnt         = 5390                                                                                                       
#instTermValidViaApCnt = 0                                                                                                          
#macroGenAp            = 1610                                                                                                       
#macroValidPlanarAp    = 1606                                                                                                       
#macroValidViaAp       = 0                                                                                                          
#macroNoAp             = 0                                                                                                          
[INFO DRT-0166] Complete pin access.                                                                                                
[INFO DRT-0267] cpu time = 00:01:30, elapsed time = 00:00:18, memory = 114.84 (MB), peak = 114.03 (MB)                              
                                                                                                                                    
[INFO DRT-0157] Number of guides:     12579                                                                                         
                                                                                                                                    
[INFO DRT-0169] Post process guides.                                                                                                
[INFO DRT-0176] GCELLGRID X 0 DO 69 STEP 7200 ;                                                                                     
[INFO DRT-0177] GCELLGRID Y 0 DO 27 STEP 7200 ;                                                                                     
[INFO DRT-0028]   Complete GatPoly.                                                                                                 
[INFO DRT-0028]   Complete Cont.                                                                                                    
[INFO DRT-0028]   Complete Metal1.                                                                                                  
[INFO DRT-0028]   Complete Via1.                                                                                                    
[INFO DRT-0028]   Complete Metal2.                                                                                                  
[INFO DRT-0028]   Complete Via2.                                                                                                    
[INFO DRT-0028]   Complete Metal3.                                                                                                  
[INFO DRT-0028]   Complete Via3.                                                                                                    
[INFO DRT-0028]   Complete Metal4.                                                                                                  
[INFO DRT-0028]   Complete Via4.                                                                                                    
[INFO DRT-0028]   Complete Metal5.                                                                                                  
[INFO DRT-0028]   Complete TopVia1.                                                                                                 
[INFO DRT-0028]   Complete TopMetal1.                                                                                               
[INFO DRT-0028]   Complete TopVia2.                                                                                                 
[INFO DRT-0028]   Complete TopMetal2.                                                                                               
[INFO DRT-0178] Init guide query.                                                                                                   
[INFO DRT-0035]   Complete GatPoly (guide).                                                                                         
[INFO DRT-0035]   Complete Cont (guide).                                                                                            
[INFO DRT-0035]   Complete Metal1 (guide).                                                                                          
[INFO DRT-0035]   Complete Via1 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal2 (guide).                                                                                          
[INFO DRT-0035]   Complete Via2 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal3 (guide).                                                                                          
[INFO DRT-0035]   Complete Via3 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal4 (guide).                                                                                          
[INFO DRT-0035]   Complete Via4 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal5 (guide).                                                                                          
[INFO DRT-0035]   Complete TopVia1 (guide).                                                                                         
[INFO DRT-0035]   Complete TopMetal1 (guide).                                                                                       
[INFO DRT-0035]   Complete TopVia2 (guide).                                                                                         
[INFO DRT-0035]   Complete TopMetal2 (guide).                                                                                       
[INFO DRT-0036] GatPoly guide region query size = 0.                                                                                
[INFO DRT-0036] Cont guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal1 guide region query size = 4526.                                                                              
[INFO DRT-0036] Via1 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal2 guide region query size = 3806.                                                                              
[INFO DRT-0036] Via2 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal3 guide region query size = 1808.                                                                              
[INFO DRT-0036] Via3 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal4 guide region query size = 96.                                                                                
[INFO DRT-0036] Via4 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal5 guide region query size = 34.                                                                                
[INFO DRT-0036] TopVia1 guide region query size = 0.                                                                                
[INFO DRT-0036] TopMetal1 guide region query size = 0.                                                                              
[INFO DRT-0036] TopVia2 guide region query size = 0.                                                                                
[INFO DRT-0036] TopMetal2 guide region query size = 0.                                                                              
[INFO DRT-0179] Init gr pin query.                                                                                                  
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.23 (MB), peak = 118.41 (MB)                              
[INFO DRT-0245] skipped writing guide updates to database.                                                                          
[INFO DRT-0185] Post process initialize RPin region query.                                                                          
[INFO DRT-0181] Start track assignment.                                                                                             
[INFO DRT-0184] Done with 3902 vertical wires in 2 frboxes and 6368 horizontal wires in 1 frboxes.                                  
[INFO DRT-0186] Done with 1279 vertical wires in 2 frboxes and 730 horizontal wires in 1 frboxes.                                   
[INFO DRT-0182] Complete track assignment.                                                                                          
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:01, memory = 149.29 (MB), peak = 148.66 (MB)                              
[INFO DRT-0187] Start routing data preparation.                                                                                     
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 149.36 (MB), peak = 148.66 (MB)                              
[INFO DRT-0194] Start detail routing.                                                                                               
[INFO DRT-0195] Start 0th optimization iteration.                                                                                   
    Completing 10% with 0 violations.                                                                                               
    elapsed time = 00:00:00, memory = 284.76 (MB).                                                                                  
    Completing 20% with 0 violations.                                                                                               
    elapsed time = 00:00:03, memory = 276.76 (MB).                                                                                  
    Completing 30% with 61 violations.                                                                                              
    elapsed time = 00:00:07, memory = 230.61 (MB).                                                                                  
    Completing 40% with 61 violations.                                                                                              
    elapsed time = 00:00:09, memory = 365.46 (MB).                                                                                  
    Completing 50% with 61 violations.                                                                                              
    elapsed time = 00:00:15, memory = 306.56 (MB).                                                                                  
    Completing 60% with 147 violations.                                                                                             
    elapsed time = 00:00:16, memory = 425.77 (MB).                                                                                  
    Completing 70% with 147 violations.                                                                                             
    elapsed time = 00:00:20, memory = 449.80 (MB).                                                                                  
    Completing 80% with 220 violations.                                                                                             
    elapsed time = 00:00:23, memory = 459.80 (MB).                                                                                  
    Completing 90% with 220 violations.                                                                                             
    elapsed time = 00:00:25, memory = 477.13 (MB).                                                                                  
    Completing 100% with 316 violations.                                                                                            
    elapsed time = 00:00:31, memory = 431.53 (MB).                                                                                  
[INFO DRT-0199]   Number of violations = 470.                                                                                       
Viol/Layer      Metal1   Via1 Metal2   Via2 Metal3 Metal4                                                                           
Metal Spacing        0      0    141      0      0      1                                                                           
Recheck              5      0     74      0     70      5                                                                           
Short                0      5    153      2     13      1                                                                           
[INFO DRT-0267] cpu time = 00:01:37, elapsed time = 00:00:31, memory = 814.29 (MB), peak = 813.37 (MB)                              
Total wire length = 55842 um.                                                                                                       
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 24683 um.                                                                                       
Total wire length on LAYER Metal3 = 26671 um.                                                                                       
Total wire length on LAYER Metal4 = 2278 um.                                                                                        
Total wire length on LAYER Metal5 = 2208 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 10575.                                                                                                       
Up-via summary (total 10575):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
   GatPoly        0                                                                                                                 
    Metal1     5462                                                                                                                 
    Metal2     4794                                                                                                                 
    Metal3      246                                                                                                                 
    Metal4       73                                                                                                                 
    Metal5        0                                                                                                                 
 TopMetal1        0                                                                                                                 
-------------------                                                                                                                 
          10575                                                                                                                     
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0195] Start 1st optimization iteration.                                                                                   
    Completing 10% with 470 violations.                                                                                             
    elapsed time = 00:00:00, memory = 814.29 (MB).                                                                                  
    Completing 20% with 470 violations.                                                                                             
    elapsed time = 00:00:00, memory = 859.68 (MB).                                                                                  
    Completing 30% with 470 violations.                                                                                             
    elapsed time = 00:00:02, memory = 865.61 (MB).                                                                                  
    Completing 40% with 472 violations.                                                                                             
    elapsed time = 00:00:10, memory = 889.91 (MB).                                                                                  
    Completing 50% with 472 violations.                                                                                             
    elapsed time = 00:00:16, memory = 921.12 (MB).                                                                                  
    Completing 60% with 376 violations.                                                                                             
    elapsed time = 00:00:19, memory = 859.25 (MB).                                                                                  
    Completing 70% with 376 violations.                                                                                             
    elapsed time = 00:00:20, memory = 927.07 (MB).                                                                                  
    Completing 80% with 376 violations.                                                                                             
    elapsed time = 00:00:23, memory = 893.59 (MB).                                                                                  
    Completing 90% with 364 violations.                                                                                             
    elapsed time = 00:00:25, memory = 983.11 (MB).                                                                                  
    Completing 100% with 252 violations.                                                                                            
    elapsed time = 00:00:34, memory = 859.25 (MB).                                                                                  
[INFO DRT-0199]   Number of violations = 252.                                                                                       
Viol/Layer      Metal2 Metal3                                                                                                       
Metal Spacing      143      2                                                                                                       
Short              103      4                                                                                                       
[INFO DRT-0267] cpu time = 00:01:43, elapsed time = 00:00:34, memory = 862.25 (MB), peak = 982.16 (MB)                              
Total wire length = 55498 um.                                                                                                       
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 24559 um.                                                                                       
Total wire length on LAYER Metal3 = 26542 um.                                                                                       
Total wire length on LAYER Metal4 = 2220 um.                                                                                        
Total wire length on LAYER Metal5 = 2175 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 10474.                                                                                                       
Up-via summary (total 10474):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
   GatPoly        0                                                                                                                 
    Metal1     5465                                                                                                                 
    Metal2     4697                                                                                                                 
    Metal3      237                                                                                                                 
    Metal4       75                                                                                                                 
    Metal5        0                                                                                                                 
 TopMetal1        0                                                                                                                 
-------------------                                                                                                                 
          10474                                                                                                                     
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0195] Start 2nd optimization iteration.                                                                                   
    Completing 10% with 252 violations.                                                                                             
    elapsed time = 00:00:00, memory = 862.25 (MB).                                                                                  
    Completing 20% with 252 violations.                                                                                             
    elapsed time = 00:00:00, memory = 862.25 (MB).                                                                                  
    Completing 30% with 252 violations.                                                                                             
    elapsed time = 00:00:01, memory = 862.26 (MB).                                                                                  
    Completing 40% with 276 violations.                                                                                             
    elapsed time = 00:00:05, memory = 862.26 (MB).                                                                                  
    Completing 50% with 276 violations.                                                                                             
    elapsed time = 00:00:10, memory = 922.70 (MB).                                                                                  
    Completing 60% with 240 violations.                                                                                             
    elapsed time = 00:00:13, memory = 875.10 (MB).                                                                                  
    Completing 70% with 240 violations.                                                                                             
    elapsed time = 00:00:13, memory = 875.10 (MB).                                                                                  
    Completing 80% with 240 violations.                                                                                             
    elapsed time = 00:00:15, memory = 922.22 (MB).                                                                                  
    Completing 90% with 224 violations.                                                                                             
    elapsed time = 00:00:20, memory = 1035.50 (MB).                                                                                 
    Completing 100% with 193 violations.                                                                                            
    elapsed time = 00:00:28, memory = 875.10 (MB).                                                                                  
[INFO DRT-0199]   Number of violations = 193.                                                                                       
Viol/Layer      Metal2 Metal3                                                                                                       
Metal Spacing      107      2                                                                                                       
Short               78      6                                                                                                       
[INFO DRT-0267] cpu time = 00:01:22, elapsed time = 00:00:28, memory = 875.10 (MB), peak = 1034.70 (MB)                             
Total wire length = 55513 um.                                                                                                       
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 24709 um.                                                                                       
Total wire length on LAYER Metal3 = 26461 um.                                                                                       
Total wire length on LAYER Metal4 = 2178 um.                                                                                        
Total wire length on LAYER Metal5 = 2162 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 10489.                                                                                                       
Up-via summary (total 10489):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
   GatPoly        0                                                                                                                 
    Metal1     5474                                                                                                                 
    Metal2     4727                                                                                                                 
    Metal3      220                                                                                                                 
    Metal4       68                                                                                                                 
    Metal5        0                                                                                                                 
 TopMetal1        0                                                                                                                 
-------------------                                                                                                                 
          10489                                                                                                                     
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0195] Start 3rd optimization iteration.                                                                                   
    Completing 10% with 193 violations.                                                                                             
    elapsed time = 00:00:00, memory = 875.16 (MB).                                                                                  
    Completing 20% with 193 violations.                                                                                             
    elapsed time = 00:00:01, memory = 917.89 (MB).                                                                                  
    Completing 30% with 172 violations.                                                                                             
    elapsed time = 00:00:02, memory = 875.93 (MB).                                                                                  
    Completing 40% with 172 violations.                                                                                             
    elapsed time = 00:00:03, memory = 925.93 (MB).                                                                                  
    Completing 50% with 172 violations.                                                                                             
    elapsed time = 00:00:04, memory = 878.61 (MB).                                                                                  
    Completing 60% with 130 violations.                                                                                             
    elapsed time = 00:00:04, memory = 878.61 (MB).                                                                                  
    Completing 70% with 130 violations.                                                                                             
    elapsed time = 00:00:07, memory = 900.09 (MB).                                                                                  
    Completing 80% with 71 violations.                                                                                              
    elapsed time = 00:00:10, memory = 900.09 (MB).                                                                                  
    Completing 90% with 71 violations.                                                                                              
    elapsed time = 00:00:10, memory = 900.09 (MB).                                                                                  
    Completing 100% with 1 violations.                                                                                              
    elapsed time = 00:00:19, memory = 900.09 (MB).                                                                                  
[INFO DRT-0199]   Number of violations = 1.                                                                                         
Viol/Layer      Metal2                                                                                                              
Metal Spacing        1                                                                                                              
[INFO DRT-0267] cpu time = 00:00:46, elapsed time = 00:00:19, memory = 900.09 (MB), peak = 1034.70 (MB)                             
Total wire length = 55469 um.                                                                                                       
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 23750 um.                                                                                       
Total wire length on LAYER Metal3 = 26516 um.                                                                                       
Total wire length on LAYER Metal4 = 2984 um.                                                                                        
Total wire length on LAYER Metal5 = 2217 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 10674.                                                                                                       
Up-via summary (total 10674):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
   GatPoly        0                                                                                                                 
    Metal1     5481                                                                                                                 
    Metal2     4751                                                                                                                 
    Metal3      368                                                                                                                 
    Metal4       74                                                                                                                 
    Metal5        0                                                                                                                 
 TopMetal1        0                                                                                                                 
-------------------                                                                                                                 
          10674                                                                                                                     
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0195] Start 4th stubborn tiles iteration.                                                                                 
    Completing 10% with 1 violations.                                                                                               
    elapsed time = 00:00:04, memory = 1078.46 (MB).                                                                                 
    Completing 20% with 1 violations.                                                                                               
    elapsed time = 00:00:09, memory = 1083.42 (MB).                                                                                 
    Completing 30% with 1 violations.                                                                                               
    elapsed time = 00:00:10, memory = 1103.25 (MB).                                                                                 
    Completing 40% with 1 violations.                                                                                               
    elapsed time = 00:00:14, memory = 1138.28 (MB).                                                                                 
    Completing 50% with 1 violations.                                                                                               
    elapsed time = 00:00:16, memory = 1222.96 (MB).                                                                                 
    Completing 60% with 1 violations.                                                                                               
    elapsed time = 00:00:19, memory = 1202.80 (MB).                                                                                 
    Completing 70% with 1 violations.                                                                                               
    elapsed time = 00:00:24, memory = 1324.06 (MB).                                                                                 
    Completing 80% with 1 violations.                                                                                               
    elapsed time = 00:00:25, memory = 1293.82 (MB).                                                                                 
    Completing 90% with 1 violations.                                                                                               
    elapsed time = 00:00:32, memory = 1375.06 (MB).                                                                                 
    Completing 100% with 0 violations.                                                                                              
    elapsed time = 00:00:35, memory = 1256.40 (MB).                                                                                 
[INFO DRT-0199]   Number of violations = 0.                                                                                         
[INFO DRT-0267] cpu time = 00:04:11, elapsed time = 00:00:35, memory = 1256.40 (MB), peak = 1440.00 (MB)                            
Total wire length = 55463 um.                                                                                                       
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 23731 um.                                                                                       
Total wire length on LAYER Metal3 = 26514 um.                                                                                       
Total wire length on LAYER Metal4 = 3000 um.                                                                                        
Total wire length on LAYER Metal5 = 2217 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 10674.                                                                                                       
Up-via summary (total 10674):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
   GatPoly        0                                                                                                                 
    Metal1     5481                                                                                                                 
    Metal2     4749                                                                                                                 
    Metal3      370                                                                                                                 
    Metal4       74                                                                                                                 
    Metal5        0                                                                                                                 
 TopMetal1        0                                                                                                                 
-------------------                                                                                                                 
          10674                                                                                                                     
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0198] Complete detail routing.                                                                                            
Total wire length = 55463 um.                                                                                                       
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 23731 um.                                                                                       
Total wire length on LAYER Metal3 = 26514 um.                                                                                       
Total wire length on LAYER Metal4 = 3000 um.                                                                                        
Total wire length on LAYER Metal5 = 2217 um.                                                                                        
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 10674.                                                                                                       
Up-via summary (total 10674):                                                                                                       
                                                                                                                                    
-------------------                                                                                                                 
   GatPoly        0                                                                                                                 
    Metal1     5481                                                                                                                 
    Metal2     4749                                                                                                                 
    Metal3      370                                                                                                                 
    Metal4       74                                                                                                                 
    Metal5        0                                                                                                                 
 TopMetal1        0                                                                                                                 
-------------------                                                                                                                 
          10674                                                                                                                     
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0267] cpu time = 00:09:42, elapsed time = 00:02:30, memory = 1256.40 (MB), peak = 1440.00 (MB)                            
                                                                                                                                    
[INFO DRT-0180] Post processing.                                                                                                    
+ check_antennas                                                                                                                    
[INFO ANT-0002] Found 0 net violations.                                                                                             
[INFO ANT-0001] Found 0 pin violations.                                                                                             
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  1811   48698.08                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/44-openroad-detailedrouting/heichips25_pudding.odb'…               
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/44-openroad-detailedrouting/heichips25_pudding.nl.v'…              
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/44-openroad-detailedrouting/heichips25_pudding.pnl.v'…             
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/44-openroad-detailedrouting/heichips25_pudding.def'…               
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/44-openroad-detailedrouting/heichips25_pudding.sdc'…               
─────────────────────────────────────────────────────── Remove Obstructions ────────────────────────────────────────────────────────
[19:24:24] VERBOSE  Running 'Odb.RemoveRoutingObstructions' at                                                          step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/45-odb-removeroutingobstructions'…                                                
[19:24:24] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemoveRoutingObstructions'…                      odb.py:589
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[19:24:24] VERBOSE  Running 'OpenROAD.CheckAntennas-1' at 'runs/RUN_2026-02-15_19-20-48/46-openroad-checkantennas-1'…   step.py:1140
[19:24:24] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:24:24] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:24:24] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/46-openroad-checkantennas-1/openroad-checkantennas-1.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/44-openroad-detailedrouting/heichips25_pudding.odb'…               
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
─────────────────────────────────────────────────── Routing Design Rule Checker ────────────────────────────────────────────────────
[19:24:26] VERBOSE  Running 'Checker.TrDRC' at 'runs/RUN_2026-02-15_19-20-48/47-checker-trdrc'…                         step.py:1140
[19:24:26] INFO     Check for Routing DRC errors clear.                                                               checker.py:131
───────────────────────────────────────────────────── Report Disconnected Pins ─────────────────────────────────────────────────────
[19:24:26] VERBOSE  Running 'Odb.ReportDisconnectedPins' at                                                             step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/48-odb-reportdisconnectedpins'…                                                   
[19:24:26] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/48-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log'…                    
[19:24:26] ERROR    Macro/instance wires has no power pins- add it to IGNORE_DISCONNECTED_MODULES if this is intentional   odb.py:69
Found 13 disconnected pin(s), of which 0 are critical.                                                                              
──────────────────────────────────────────────────── Disconnected Pins Checker ─────────────────────────────────────────────────────
[19:24:27] VERBOSE  Running 'Checker.DisconnectedPins' at 'runs/RUN_2026-02-15_19-20-48/49-checker-disconnectedpins'…   step.py:1140
[19:24:27] INFO     Check for critical disconnected pins clear.                                                       checker.py:131
──────────────────────────────────────────────────────── Report Wire Length ────────────────────────────────────────────────────────
[19:24:27] VERBOSE  Running 'Odb.ReportWireLength' at 'runs/RUN_2026-02-15_19-20-48/50-odb-reportwirelength'…           step.py:1140
[19:24:27] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/50-odb-reportwirelength/odb-reportwirelength.log'…                                
────────────────────────────────────────────────── Wire Length Threshold Checker ───────────────────────────────────────────────────
[19:24:28] VERBOSE  Running 'Checker.WireLength' at 'runs/RUN_2026-02-15_19-20-48/51-checker-wirelength'…               step.py:1140
[19:24:28] WARNING  Threshold for Threshold-surpassing long wires is not set. The checker will be skipped.            checker.py:108
────────────────────────────────────────────────────────── Fill Insertion ──────────────────────────────────────────────────────────
[19:24:28] VERBOSE  Running 'OpenROAD.FillInsertion' at 'runs/RUN_2026-02-15_19-20-48/52-openroad-fillinsertion'…       step.py:1140
[19:24:28] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:24:28] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:24:28] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/52-openroad-fillinsertion/openroad-fillinsertion.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/48-odb-reportdisconnectedpins/heichips25_pudding.odb'…             
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
sg13g2_decap_* sg13g2_fill_1 sg13g2_fill_2                                                                                          
[INFO DPL-0001] Placed 4274 filler instances.                                                                                       
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
dac matched with dac                                                                                                                
[INFO ODB-0403] 8548 connections made, 0 conflicts skipped.                                                                         
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Macro                                     2   22247.75                                                                            
  Fill cell                              4274   43656.28                                                                            
  Buffer                                   16     116.12                                                                            
  Clock buffer                             25     698.54                                                                            
  Timing Repair Buffer                    199    1444.26                                                                            
  Inverter                                138     751.16                                                                            
  Clock inverter                           13     141.52                                                                            
  Sequential cell                         256   12541.13                                                                            
  Multi-Input combinational cell         1162   10757.58                                                                            
  Total                                  6085   92354.36                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/52-openroad-fillinsertion/heichips25_pudding.odb'…                 
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/52-openroad-fillinsertion/heichips25_pudding.nl.v'…                
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/52-openroad-fillinsertion/heichips25_pudding.pnl.v'…               
Writing layout to                                                                                                                   
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/52-openroad-fillinsertion/heichips25_pudding.def'…                 
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/52-openroad-fillinsertion/heichips25_pudding.sdc'…                 
────────────────────────────────────────────────── Generate Cell Frequency Tables ──────────────────────────────────────────────────
[19:24:28] VERBOSE  Running 'Odb.CellFrequencyTables' at 'runs/RUN_2026-02-15_19-20-48/53-odb-cellfrequencytables'…     step.py:1140
[19:24:28] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/53-odb-cellfrequencytables/buffer_list.txt'…    step.py:1340
sg13g2_buf_1                                                                                                                        
sg13g2_buf_16                                                                                                                       
sg13g2_buf_2                                                                                                                        
sg13g2_buf_4                                                                                                                        
sg13g2_buf_8                                                                                                                        
sg13g2_dlygate4sd1_1                                                                                                                
sg13g2_dlygate4sd2_1                                                                                                                
sg13g2_dlygate4sd3_1                                                                                                                
[19:24:29] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/53-odb-cellfrequencytables/odb-cellfrequencytables.log'…                          
                                Cells by Master                                                                                     
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Cell                                                  ┃ Count                ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━┩                                                    
│ analog_wires                                          │ 1                    │                                                    
│ dac128module                                          │ 1                    │                                                    
│ sg13g2_a21oi_1                                        │ 384                  │                                                    
│ sg13g2_buf_1                                          │ 215                  │                                                    
│ sg13g2_buf_16                                         │ 5                    │                                                    
│ sg13g2_buf_8                                          │ 20                   │                                                    
│ sg13g2_decap_4                                        │ 276                  │                                                    
│ sg13g2_decap_8                                        │ 3093                 │                                                    
│ sg13g2_dfrbpq_1                                       │ 256                  │                                                    
│ sg13g2_fill_1                                         │ 504                  │                                                    
│ sg13g2_fill_2                                         │ 401                  │                                                    
│ sg13g2_inv_1                                          │ 141                  │                                                    
│ sg13g2_inv_16                                         │ 1                    │                                                    
│ sg13g2_inv_2                                          │ 6                    │                                                    
│ sg13g2_inv_4                                          │ 1                    │                                                    
│ sg13g2_inv_8                                          │ 2                    │                                                    
│ sg13g2_mux2_1                                         │ 128                  │                                                    
│ sg13g2_nand2_1                                        │ 256                  │                                                    
│ sg13g2_nor2_1                                         │ 1                    │                                                    
│ sg13g2_o21ai_1                                        │ 128                  │                                                    
│ sg13g2_or2_1                                          │ 1                    │                                                    
│ sg13g2_tiehi                                          │ 264                  │                                                    
└───────────────────────────────────────────────────────┴──────────────────────┘                                                    
                               Cells by Function                                                                                    
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Cell Function                                       ┃ Count                  ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
└─────────────────────────────────────────────────────┴────────────────────────┘                                                    
                                  Cells by SCL                                                                                      
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ SCL                             ┃ Count                                      ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
└─────────────────────────────────┴────────────────────────────────────────────┘                                                    
                             Buffers by Cell Master                                                                                 
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Buffer                                              ┃ Count                  ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
│ sg13g2_buf_1                                        │ 215                    │                                                    
│ sg13g2_buf_16                                       │ 5                      │                                                    
│ sg13g2_buf_8                                        │ 20                     │                                                    
└─────────────────────────────────────────────────────┴────────────────────────┘                                                    
─────────────────────────────────────────── Parasitic Resistance/Capacitance Extraction ────────────────────────────────────────────
[19:24:30] VERBOSE  Running 'OpenROAD.RCX' at 'runs/RUN_2026-02-15_19-20-48/54-openroad-rcx'…                           step.py:1140
[19:24:30] INFO     Running RCX for corners matching nom_*                                                          openroad.py:2106
                    (/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/54-openroad-rcx/nom/rcx.log)…                  
[19:24:30] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/54-openroad-rcx/nom/rcx.log'…                   step.py:1340
[19:24:31] INFO     Finished RCX for corners matching nom_*.                                                        openroad.py:2115
──────────────────────────────────────────────── Static Timing Analysis (Post-PnR) ─────────────────────────────────────────────────
[19:24:31] VERBOSE  Running 'OpenROAD.STAPostPNR' at 'runs/RUN_2026-02-15_19-20-48/55-openroad-stapostpnr'…             step.py:1140
[19:24:31] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:24:31] WARNING  No libs found for macro analog_wires at corner nom_fast_1p32V_m40C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:24:31] INFO     Starting STA for the nom_fast_1p32V_m40C timing corner…                                          openroad.py:746
[19:24:31] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:24:31] WARNING  No libs found for macro analog_wires at corner nom_slow_1p08V_125C. The module will be            toolbox.py:283
                    black-boxed.                                                                                                    
[19:24:31] INFO     Starting STA for the nom_slow_1p08V_125C timing corner…                                          openroad.py:746
[19:24:31] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:24:31] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:24:31] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/55-openroad-stapostpnr/nom_fast_1p32V_m40C/sta.log'…                              
[19:24:31] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/55-openroad-stapostpnr/nom_slow_1p08V_125C/sta.log'…                              
[19:24:31] INFO     Starting STA for the nom_typ_1p20V_25C timing corner…                                            openroad.py:746
[19:24:31] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/55-openroad-stapostpnr/nom_typ_1p20V_25C/sta.log'…                                
[19:24:33] INFO     Finished STA for the nom_fast_1p32V_m40C timing corner.                                          openroad.py:761
[19:24:33] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/55-openroad-stapostpnr/nom_fast_1p32V_m40C/filter_unannotated.log'…               
[19:24:33] INFO     Finished STA for the nom_typ_1p20V_25C timing corner.                                            openroad.py:761
[19:24:33] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/55-openroad-stapostpnr/nom_typ_1p20V_25C/filter_unannotated.log'…                 
[19:24:33] INFO     Finished STA for the nom_slow_1p08V_125C timing corner.                                          openroad.py:761
[19:24:33] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/55-openroad-stapostpnr/nom_slow_1p08V_125C/filter_unannotated.log'…               
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┓
┃                      ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃
┃                      ┃ Hold   ┃ Reg to ┃        ┃ Hold   ┃ which  ┃ Setup  ┃ Reg to ┃        ┃ Setup  ┃ which  ┃ Max    ┃ Max    ┃
┃                      ┃ Worst  ┃ Reg    ┃ Hold   ┃ Vio    ┃ reg to ┃ Worst  ┃ Reg    ┃ Setup  ┃ Vio    ┃ reg to ┃ Cap    ┃ Slew   ┃
┃ Corner/Group         ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Viola… ┃ Viola… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━┩
│ Overall              │ 0.2180 │ 0.2180 │ 0.0000 │ 0      │ 0      │ 8.7553 │ 8.7553 │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_fast_1p32V_m40C  │ 0.2180 │ 0.2180 │ 0.0000 │ 0      │ 0      │ 9.5056 │ 9.5056 │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_slow_1p08V_125C  │ 0.5200 │ 0.5200 │ 0.0000 │ 0      │ 0      │ 8.7553 │ 8.7553 │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_typ_1p20V_25C    │ 0.3270 │ 0.3270 │ 0.0000 │ 0      │ 0      │ 9.2315 │ 9.2315 │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
└──────────────────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
───────────────────────────────────────────────────── Generate IR Drop Report ──────────────────────────────────────────────────────
[19:24:34] VERBOSE  Running 'OpenROAD.IRDropReport' at 'runs/RUN_2026-02-15_19-20-48/56-openroad-irdropreport'…         step.py:1140
[19:24:34] WARNING  'VSRC_LOC_FILES' was not given a value, which may make the results of IR drop analysis          openroad.py:2206
                    inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this                    
                    warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.                                                 
[19:24:34] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:24:34] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed. toolbox.py:283
[19:24:34] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/56-openroad-irdropreport/openroad-irdropreport.log'…                              
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/53-odb-cellfrequencytables/heichips25_pudding.odb'…                
Reading design constraints file at '/home/cmaier/EDA/PUDDING/librelane/constraints/pudding_min.sdc'…                                
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.                                              
[INFO] Using voltage extracted from lib (1.2V) for power nets and 0V for ground nets…                                               
[19:24:38] VERBOSE  + analyze_power_grid -net VPWR -voltage_file                                                    openroad.py:2218
                    /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/56-openroad-irdropreport/net-VP                 
                    WR.csv                                                                                                          
                    [INFO PSM-0040] All shapes on net VPWR are connected.                                                           
                    ########## IR report #################                                                                          
                    Net              : VPWR                                                                                         
                    Corner           : nom_typ_1p20V_25C                                                                            
                    Total power      : 2.04e-03 W                                                                                   
                    Supply voltage   : 1.20e+00 V                                                                                   
                    Worstcase voltage: 1.20e+00 V                                                                                   
                    Average voltage  : 1.20e+00 V                                                                                   
                    Average IR drop  : 1.76e-05 V                                                                                   
                    Worstcase IR drop: 5.63e-04 V                                                                                   
                    Percentage drop  : 0.05 %                                                                                       
                    ######################################                                                                          
                    + analyze_power_grid -net VGND -voltage_file                                                                    
                    /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/56-openroad-irdropreport/net-VG                 
                    ND.csv                                                                                                          
                    [INFO PSM-0040] All shapes on net VGND are connected.                                                           
                    ########## IR report #################                                                                          
                    Net              : VGND                                                                                         
                    Corner           : nom_typ_1p20V_25C                                                                            
                    Total power      : 2.04e-03 W                                                                                   
                    Supply voltage   : 0.00e+00 V                                                                                   
                    Worstcase voltage: 1.10e-03 V                                                                                   
                    Average voltage  : 2.05e-05 V                                                                                   
                    Average IR drop  : 2.05e-05 V                                                                                   
                    Worstcase IR drop: 1.10e-03 V                                                                                   
                    Percentage drop  : 0.09 %                                                                                       
                    ######################################                                                                          
                                                                                                                                    
───────────────────────────────────────────────────── GDSII Stream Out (Magic) ─────────────────────────────────────────────────────
[19:24:38] VERBOSE  Running 'Magic.StreamOut' at 'runs/RUN_2026-02-15_19-20-48/57-magic-streamout'…                     step.py:1140
[19:24:38] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/57-magic-streamout/dac128module.get_bbox.log'…  step.py:1340
                                                                                                                                    
Magic 8.3 revision 581 - Compiled on Tue Jan  6 19:09:29 UTC 2026.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Switching to WIRING tool.                                                                                                           
Switching to NETLIST tool.                                                                                                          
Switching to PICK tool.                                                                                                             
Switching to BOX tool.                                                                                                              
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
    pblock sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pillar solder   
seal glass thruvia inductor                                                                                                         
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading ihp-sg13g2 Device Generator Menu ...                                                                                        
Loading                                                                                                                             
"/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/magic/wrapper.tcl"   
from command line.                                                                                                                  
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 6.0                                                                                            
Library name: LIB                                                                                                                   
Reading "$$$CONTEXT_INFO$$$".                                                                                                       
Reading "via_stack$2$1".                                                                                                            
Reading "via_stack$3".                                                                                                              
Reading "FEOL$contacts$9$1".                                                                                                        
Reading "via_stack$1$1$1".                                                                                                          
Reading "FEOL$contacts$3$2$1".                                                                                                      
Reading "FEOL$contacts$1$1$1".                                                                                                      
Reading "FEOL$contacts$1$2".                                                                                                        
Reading "FEOL$contacts$4$1".                                                                                                        
Reading "FEOL$contacts$5$1".                                                                                                        
Reading "FEOL$contacts$7$1".                                                                                                        
Reading "FEOL$contacts$6$1".                                                                                                        
Reading "DAC_SW".                                                                                                                   
Reading "NONOVERLAP".                                                                                                               
Reading "via_stack$6$2$1".                                                                                                          
Reading "via_stack$7$1$1".                                                                                                          
Reading "via_stack$4$1".                                                                                                            
Reading "PCSOURCE2U".                                                                                                               
Reading "CASCODEDRIVE".                                                                                                             
Reading "via_stack$9$1".                                                                                                            
Reading "via_stack$6".                                                                                                              
Reading "via_stack$5".                                                                                                              
Reading "FEOL$contacts$8".                                                                                                          
Reading "FEOL$contacts$3$1".                                                                                                        
Reading "UNITSOURCE2U_1".                                                                                                           
Reading "CASCODEBIAS".                                                                                                              
Reading "via_stack$7".                                                                                                              
Reading "via_stack$4".                                                                                                              
Reading "DAC2U64OUT2IN".                                                                                                            
Reading "via_stack".                                                                                                                
Reading "dac128module_analog_straps".                                                                                               
Reading "dac2u128out4in".                                                                                                           
Reading "dac128module_vss_strap".                                                                                                   
Reading "dac128module_vdd_strap".                                                                                                   
Reading "dac128module".                                                                                                             
[19:24:38] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/57-magic-streamout/analog_wires.get_bbox.log'…  step.py:1340
                                                                                                                                    
Magic 8.3 revision 581 - Compiled on Tue Jan  6 19:09:29 UTC 2026.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Switching to WIRING tool.                                                                                                           
Switching to NETLIST tool.                                                                                                          
Switching to PICK tool.                                                                                                             
Switching to BOX tool.                                                                                                              
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
    pblock sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pillar solder   
seal glass thruvia inductor                                                                                                         
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading ihp-sg13g2 Device Generator Menu ...                                                                                        
Loading                                                                                                                             
"/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/magic/wrapper.tcl"   
from command line.                                                                                                                  
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 6.0                                                                                            
Library name: LIB                                                                                                                   
Reading "$$$CONTEXT_INFO$$$".                                                                                                       
Reading "via_stack".                                                                                                                
Reading "analog_wires".                                                                                                             
[19:24:38] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/57-magic-streamout/magic-streamout.log'…        step.py:1340
                                                                                                                                    
Magic 8.3 revision 581 - Compiled on Tue Jan  6 19:09:29 UTC 2026.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Switching to WIRING tool.                                                                                                           
Switching to NETLIST tool.                                                                                                          
Switching to PICK tool.                                                                                                             
Switching to BOX tool.                                                                                                              
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
    pblock sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pillar solder   
seal glass thruvia inductor                                                                                                         
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading ihp-sg13g2 Device Generator Menu ...                                                                                        
Loading                                                                                                                             
"/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/magic/wrapper.tcl"   
from command line.                                                                                                                  
> gds read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 5.0                                                                                            
Library name: sg13g2_stdcell                                                                                                        
Reading "sg13g2_a21o_1".                                                                                                            
Reading "sg13g2_a21o_2".                                                                                                            
Reading "sg13g2_a21oi_1".                                                                                                           
CIF file read warning: CIF style sg13g2(): units rescaled by factor of 5 / 1                                                        
Reading "sg13g2_a21oi_2".                                                                                                           
Reading "sg13g2_a221oi_1".                                                                                                          
Reading "sg13g2_a22oi_1".                                                                                                           
Reading "sg13g2_and2_1".                                                                                                            
Reading "sg13g2_and2_2".                                                                                                            
Reading "sg13g2_and3_1".                                                                                                            
Reading "sg13g2_and3_2".                                                                                                            
Reading "sg13g2_and4_1".                                                                                                            
Reading "sg13g2_and4_2".                                                                                                            
Reading "sg13g2_antennanp".                                                                                                         
Reading "sg13g2_buf_1".                                                                                                             
Reading "sg13g2_buf_16".                                                                                                            
Reading "sg13g2_buf_2".                                                                                                             
Reading "sg13g2_buf_4".                                                                                                             
Reading "sg13g2_buf_8".                                                                                                             
Reading "sg13g2_decap_4".                                                                                                           
Reading "sg13g2_decap_8".                                                                                                           
Reading "sg13g2_dfrbp_1".                                                                                                           
Reading "sg13g2_dfrbp_2".                                                                                                           
Reading "sg13g2_dfrbpq_1".                                                                                                          
Reading "sg13g2_dfrbpq_2".                                                                                                          
Reading "sg13g2_dlhq_1".                                                                                                            
Reading "sg13g2_dlhr_1".                                                                                                            
Reading "sg13g2_dlhrq_1".                                                                                                           
Reading "sg13g2_dllr_1".                                                                                                            
Reading "sg13g2_dllrq_1".                                                                                                           
Reading "sg13g2_dlygate4sd1_1".                                                                                                     
Reading "sg13g2_dlygate4sd2_1".                                                                                                     
Reading "sg13g2_dlygate4sd3_1".                                                                                                     
Reading "sg13g2_ebufn_2".                                                                                                           
Reading "sg13g2_ebufn_4".                                                                                                           
Reading "sg13g2_ebufn_8".                                                                                                           
Reading "sg13g2_einvn_2".                                                                                                           
Reading "sg13g2_einvn_4".                                                                                                           
Reading "sg13g2_einvn_8".                                                                                                           
Reading "sg13g2_fill_1".                                                                                                            
Reading "sg13g2_fill_2".                                                                                                            
Reading "sg13g2_fill_4".                                                                                                            
Reading "sg13g2_fill_8".                                                                                                            
Reading "sg13g2_inv_1".                                                                                                             
Reading "sg13g2_inv_16".                                                                                                            
Reading "sg13g2_inv_2".                                                                                                             
Reading "sg13g2_inv_4".                                                                                                             
Reading "sg13g2_inv_8".                                                                                                             
Reading "sg13g2_lgcp_1".                                                                                                            
Reading "sg13g2_mux2_1".                                                                                                            
Reading "sg13g2_mux2_2".                                                                                                            
Reading "sg13g2_mux4_1".                                                                                                            
Reading "sg13g2_nand2_1".                                                                                                           
Reading "sg13g2_nand2_2".                                                                                                           
Reading "sg13g2_nand2b_1".                                                                                                          
Reading "sg13g2_nand2b_2".                                                                                                          
Reading "sg13g2_nand3_1".                                                                                                           
Reading "sg13g2_nand3b_1".                                                                                                          
Reading "sg13g2_nand4_1".                                                                                                           
Reading "sg13g2_nor2_1".                                                                                                            
Reading "sg13g2_nor2_2".                                                                                                            
Reading "sg13g2_nor2b_1".                                                                                                           
Reading "sg13g2_nor2b_2".                                                                                                           
Reading "sg13g2_nor3_1".                                                                                                            
Reading "sg13g2_nor3_2".                                                                                                            
Reading "sg13g2_nor4_1".                                                                                                            
Reading "sg13g2_nor4_2".                                                                                                            
Reading "sg13g2_o21ai_1".                                                                                                           
Reading "sg13g2_or2_1".                                                                                                             
Reading "sg13g2_or2_2".                                                                                                             
Reading "sg13g2_or3_1".                                                                                                             
Reading "sg13g2_or3_2".                                                                                                             
Reading "sg13g2_or4_1".                                                                                                             
Reading "sg13g2_or4_2".                                                                                                             
Reading "sg13g2_sdfbbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_2".                                                                                                          
Reading "sg13g2_sdfrbpq_1".                                                                                                         
Reading "sg13g2_sdfrbpq_2".                                                                                                         
Reading "sg13g2_sighold".                                                                                                           
Reading "sg13g2_slgcp_1".                                                                                                           
Reading "sg13g2_tiehi".                                                                                                             
Reading "sg13g2_tielo".                                                                                                             
Reading "sg13g2_xnor2_1".                                                                                                           
Reading "sg13g2_xor2_1".                                                                                                            
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef                                                                                                                          
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef.                                                                                                                         
This action cannot be undone.                                                                                                       
LEF read, Line 6473 (Message): Unknown keyword "ANTENNAMAXCUTCAR" in LEF file; ignoring.                                            
LEF read: Processed 7927 lines.                                                                                                     
Cell dac128module couldn't be read                                                                                                  
No such file or directory                                                                                                           
Creating new cell                                                                                                                   
{FIXED_BBOX 0 -14 26760 5252} {GDS_FILE /home/cmaier/EDA/PUDDING/gds/dac128module.gds} {GDS_START 0} {LEFview true}                 
> set GDS_FILE of dac128module to /home/cmaier/EDA/PUDDING/gds/dac128module.gds                                                     
Cell analog_wires couldn't be read                                                                                                  
No such file or directory                                                                                                           
Creating new cell                                                                                                                   
{FIXED_BBOX 0 0 19920 37600} {GDS_FILE /home/cmaier/EDA/PUDDING/gds/analog_wires.gds} {GDS_START 0} {LEFview true}                  
> set GDS_FILE of analog_wires to /home/cmaier/EDA/PUDDING/gds/analog_wires.gds                                                     
> lef read /home/cmaier/EDA/PUDDING/gds/dac128module.lef                                                                            
Reading LEF data from file /home/cmaier/EDA/PUDDING/gds/dac128module.lef.                                                           
This action cannot be undone.                                                                                                       
LEF read: Processed 2071 lines.                                                                                                     
> lef read /home/cmaier/EDA/PUDDING/gds/analog_wires.lef                                                                            
Reading LEF data from file /home/cmaier/EDA/PUDDING/gds/analog_wires.lef.                                                           
This action cannot be undone.                                                                                                       
LEF read: Processed 57 lines.                                                                                                       
> gds read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/gds/sg13g2_io.gds
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 5.0                                                                                            
Library name: sg13g2_io                                                                                                             
Reading "sg13g2_Clamp_N43N43D4R".                                                                                                   
Reading "sg13g2_RCClampResistor".                                                                                                   
Reading "sg13g2_RCClampInverter".                                                                                                   
Reading "sg13g2_IOPadVdd".                                                                                                          
Reading "sg13g2_IOPadIOVdd".                                                                                                        
Reading "sg13g2_Filler4000".                                                                                                        
Reading "sg13g2_DCNDiode".                                                                                                          
Reading "sg13g2_DCPDiode".                                                                                                          
Reading "sg13g2_IOPadIOVss".                                                                                                        
Reading "sg13g2_IOPadVss".                                                                                                          
Reading "sg13g2_SecondaryProtection".                                                                                               
Reading "sg13g2_LevelDown".                                                                                                         
Reading "sg13g2_IOPadIn".                                                                                                           
Reading "sg13g2_io_inv_x1".                                                                                                         
Reading "sg13g2_LevelUp".                                                                                                           
Reading "sg13g2_io_nor2_x1".                                                                                                        
Reading "sg13g2_io_tie".                                                                                                            
Reading "sg13g2_io_nand2_x1".                                                                                                       
Reading "sg13g2_GateDecode".                                                                                                        
Reading "sg13g2_Clamp_N2N2D".                                                                                                       
Reading "sg13g2_Clamp_P2N2D".                                                                                                       
Reading "sg13g2_IOPadInOut4mA".                                                                                                     
Reading "sg13g2_Clamp_P15N15D".                                                                                                     
Reading "sg13g2_Clamp_N15N15D".                                                                                                     
Reading "sg13g2_IOPadInOut30mA".                                                                                                    
Reading "sg13g2_LevelUpInv".                                                                                                        
Reading "sg13g2_GateLevelUpInv".                                                                                                    
Reading "sg13g2_IOPadOut4mA".                                                                                                       
Reading "sg13g2_IOPadOut30mA".                                                                                                      
Reading "sg13g2_Clamp_N8N8D".                                                                                                       
Reading "sg13g2_Clamp_P8N8D".                                                                                                       
Reading "sg13g2_IOPadInOut16mA".                                                                                                    
Reading "sg13g2_IOPadOut16mA".                                                                                                      
Reading "sg13g2_IOPadTriOut4mA".                                                                                                    
Reading "sg13g2_IOPadTriOut16mA".                                                                                                   
Reading "sg13g2_IOPadTriOut30mA".                                                                                                   
Reading "sg13g2_Corner".                                                                                                            
Reading "sg13g2_Filler200".                                                                                                         
Reading "sg13g2_Filler400".                                                                                                         
Reading "sg13g2_Filler1000".                                                                                                        
Reading "sg13g2_Filler2000".                                                                                                        
Reading "sg13g2_Filler10000".                                                                                                       
Reading "sg13g2_Clamp_N20N0D".                                                                                                      
Reading "sg13g2_Clamp_P20N0D".                                                                                                      
Reading "sg13g2_IOPadAnalog".                                                                                                       
Reading "sg12g2_Gallery".                                                                                                           
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
.                                                                                                                                   
This action cannot be undone.                                                                                                       
LEF read: Processed 4552 lines.                                                                                                     
Cell (NEWCELL) couldn't be read                                                                                                     
No such file or directory                                                                                                           
Creating new cell                                                                                                                   
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef                                                                                                                             
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef.                                                                                                                            
This action cannot be undone.                                                                                                       
LEF read, Line 79 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                                
LEF read, Line 80 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                              
LEF read, Line 81 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                            
LEF read, Line 87 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                    
LEF read, Line 91 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                           
LEF read, Line 92 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                       
LEF read, Line 121 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 122 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 123 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 129 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 134 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 135 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 163 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 171 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 176 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 177 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 213 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 218 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 219 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 254 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 259 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 260 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 286 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 287 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 288 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 293 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 294 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 320 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 321 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 322 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 327 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 328 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read: Processed 1197 lines.                                                                                                     
> def read /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/53-odb-cellfrequencytables/heichips25_pudding.def        
-noblockage -labels                                                                                                                 
Reading DEF data from file                                                                                                          
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/53-odb-cellfrequencytables/heichips25_pudding.def.                  
This action cannot be undone.                                                                                                       
  Processed 7 vias total.                                                                                                           
  Processed 1 non-default rules total.                                                                                              
  Processed 6085 subcell instances total.                                                                                           
  Processed 47 pins total.                                                                                                          
  Processed 2 special nets total.                                                                                                   
  Processed 1823 nets total.                                                                                                        
DEF read: Processed 38720 lines.                                                                                                    
Moving label "_0523_" from metal3 to via2 in cell heichips25_pudding.                                                               
Moving label "_0622_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "_0863_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "_1006_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "_1016_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "daisychain\[126\]" from metal2 to via1 in cell heichips25_pudding.                                                    
Moving label "daisychain\[52\]" from metal2 to via2 in cell heichips25_pudding.                                                     
Moving label "net197" from metal2 to via2 in cell heichips25_pudding.                                                               
Root cell box:                                                                                                                      
           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)                                                       
                                                                                                                                    
microns:  500.000 x 200.000  ( 0.000,  0.000), ( 500.000,  200.000)  100000.000                                                     
lambda:   50000.00 x 20000.00  (  0.00,  0.00 ), ( 50000.00,  20000.00)  1000000000.00                                              
internal: 100000 x 40000   (     0,  0    ), ( 100000,  40000)  4000000000                                                          
   Copying output for cell sg13g2_decap_8 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                              
   Copying output for cell sg13g2_decap_4 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                              
   Copying output for cell sg13g2_fill_1 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                               
   Copying output for cell sg13g2_dfrbpq_1 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                             
   Copying output for cell sg13g2_mux2_1 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                               
   Copying output for cell sg13g2_o21ai_1 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                              
   Copying output for cell sg13g2_a21oi_1 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                              
   Copying output for cell sg13g2_tiehi from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                                
   Copying output for cell sg13g2_buf_8 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                                
   Copying output for cell sg13g2_fill_2 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                               
   Copying output for cell sg13g2_nand2_1 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                              
   Copying output for cell sg13g2_inv_4 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                                
   Copying output for cell sg13g2_inv_2 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                                
   Copying output for cell analog_wires from /home/cmaier/EDA/PUDDING/gds/analog_wires.gds                                          
Reading "$$$CONTEXT_INFO$$$".                                                                                                       
Diagnostic:  via_stack is a forward reference?                                                                                      
Reading "via_stack".                                                                                                                
Reading "analog_wires".                                                                                                             
   Copying output for cell sg13g2_buf_1 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                                
   Copying output for cell sg13g2_inv_16 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                               
   Copying output for cell sg13g2_buf_16 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                               
   Copying output for cell sg13g2_inv_8 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                                
   Copying output for cell sg13g2_inv_1 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                                
   Copying output for cell dac128module from /home/cmaier/EDA/PUDDING/gds/dac128module.gds                                          
Reading "$$$CONTEXT_INFO$$$".                                                                                                       
Diagnostic:  via_stack$7 is a forward reference?                                                                                    
Reading "via_stack$2$1".                                                                                                            
Reading "via_stack$3".                                                                                                              
Reading "FEOL$contacts$9$1".                                                                                                        
Reading "via_stack$1$1$1".                                                                                                          
Reading "FEOL$contacts$3$2$1".                                                                                                      
Reading "FEOL$contacts$1$1$1".                                                                                                      
Reading "FEOL$contacts$1$2".                                                                                                        
Reading "FEOL$contacts$4$1".                                                                                                        
Reading "FEOL$contacts$5$1".                                                                                                        
Reading "FEOL$contacts$7$1".                                                                                                        
Reading "FEOL$contacts$6$1".                                                                                                        
Reading "DAC_SW".                                                                                                                   
Reading "NONOVERLAP".                                                                                                               
Reading "via_stack$6$2$1".                                                                                                          
Reading "via_stack$7$1$1".                                                                                                          
Reading "via_stack$4$1".                                                                                                            
Reading "PCSOURCE2U".                                                                                                               
Reading "CASCODEDRIVE".                                                                                                             
Reading "via_stack$9$1".                                                                                                            
Reading "via_stack$6".                                                                                                              
Reading "via_stack$5".                                                                                                              
Reading "FEOL$contacts$8".                                                                                                          
Reading "FEOL$contacts$3$1".                                                                                                        
Reading "UNITSOURCE2U_1".                                                                                                           
Reading "CASCODEBIAS".                                                                                                              
Reading "via_stack$7".                                                                                                              
Reading "via_stack$4".                                                                                                              
Reading "DAC2U64OUT2IN".                                                                                                            
Reading "via_stack".                                                                                                                
Reading "dac128module_analog_straps".                                                                                               
Reading "dac2u128out4in".                                                                                                           
Reading "dac128module_vss_strap".                                                                                                   
Reading "dac128module_vdd_strap".                                                                                                   
Reading "dac128module".                                                                                                             
   Copying output for cell sg13g2_nor2_1 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                               
   Copying output for cell sg13g2_or2_1 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                                
   Generating output for cell heichips25_pudding                                                                                    
[INFO] GDS Write Complete                                                                                                           
──────────────────────────────────────────────────── GDSII Stream Out (KLayout) ────────────────────────────────────────────────────
[19:24:59] VERBOSE  Running 'KLayout.StreamOut' at 'runs/RUN_2026-02-15_19-20-48/58-klayout-streamout'…                 step.py:1140
[19:24:59] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/58-klayout-streamout/klayout-streamout.log'…    step.py:1340
Warning: No mapping for purpose 'BLOCKAGE' - layer is ignored (line=6436, cell=, file=heichips25_pudding.def)                       
[INFO] Clearing cells…                                                                                                              
[INFO] Merging GDS files…                                                                                                           
[INFO] Copying top level cell 'heichips25_pudding'…                                                                                 
[INFO] Checking for missing GDS…                                                                                                    
[INFO] All LEF cells have matching GDS cells.                                                                                       
[INFO] Writing out GDS                                                                                                              
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/58-klayout-streamout/heichips25_pudding.klayout.gds'…              
[INFO] Done.                                                                                                                        
──────────────────────────────────────────────────────── Write LEF (Magic) ─────────────────────────────────────────────────────────
[19:25:01] VERBOSE  Running 'Magic.WriteLEF' at 'runs/RUN_2026-02-15_19-20-48/59-magic-writelef'…                       step.py:1140
[19:25:01] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/59-magic-writelef/magic-writelef.log'…          step.py:1340
                                                                                                                                    
Magic 8.3 revision 581 - Compiled on Tue Jan  6 19:09:29 UTC 2026.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Switching to WIRING tool.                                                                                                           
Switching to NETLIST tool.                                                                                                          
Switching to PICK tool.                                                                                                             
Switching to BOX tool.                                                                                                              
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
    pblock sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pillar solder   
seal glass thruvia inductor                                                                                                         
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading ihp-sg13g2 Device Generator Menu ...                                                                                        
Loading                                                                                                                             
"/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/magic/wrapper.tcl"   
from command line.                                                                                                                  
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef                                                                                                                             
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef.                                                                                                                            
This action cannot be undone.                                                                                                       
LEF read, Line 79 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                                
LEF read, Line 80 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                              
LEF read, Line 81 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                            
LEF read, Line 87 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                    
LEF read, Line 91 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                           
LEF read, Line 92 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                       
LEF read, Line 121 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 122 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 123 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 129 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 134 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 135 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 163 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 171 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 176 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 177 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 213 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 218 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 219 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 254 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 259 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 260 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 286 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 287 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 288 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 293 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 294 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 320 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 321 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 322 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 327 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 328 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read: Processed 1197 lines.                                                                                                     
> gds read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 5.0                                                                                            
Library name: sg13g2_stdcell                                                                                                        
Reading "sg13g2_a21o_1".                                                                                                            
Reading "sg13g2_a21o_2".                                                                                                            
Reading "sg13g2_a21oi_1".                                                                                                           
CIF file read warning: CIF style sg13g2(): units rescaled by factor of 5 / 1                                                        
Reading "sg13g2_a21oi_2".                                                                                                           
Reading "sg13g2_a221oi_1".                                                                                                          
Reading "sg13g2_a22oi_1".                                                                                                           
Reading "sg13g2_and2_1".                                                                                                            
Reading "sg13g2_and2_2".                                                                                                            
Reading "sg13g2_and3_1".                                                                                                            
Reading "sg13g2_and3_2".                                                                                                            
Reading "sg13g2_and4_1".                                                                                                            
Reading "sg13g2_and4_2".                                                                                                            
Reading "sg13g2_antennanp".                                                                                                         
Reading "sg13g2_buf_1".                                                                                                             
Reading "sg13g2_buf_16".                                                                                                            
Reading "sg13g2_buf_2".                                                                                                             
Reading "sg13g2_buf_4".                                                                                                             
Reading "sg13g2_buf_8".                                                                                                             
Reading "sg13g2_decap_4".                                                                                                           
Reading "sg13g2_decap_8".                                                                                                           
Reading "sg13g2_dfrbp_1".                                                                                                           
Reading "sg13g2_dfrbp_2".                                                                                                           
Reading "sg13g2_dfrbpq_1".                                                                                                          
Reading "sg13g2_dfrbpq_2".                                                                                                          
Reading "sg13g2_dlhq_1".                                                                                                            
Reading "sg13g2_dlhr_1".                                                                                                            
Reading "sg13g2_dlhrq_1".                                                                                                           
Reading "sg13g2_dllr_1".                                                                                                            
Reading "sg13g2_dllrq_1".                                                                                                           
Reading "sg13g2_dlygate4sd1_1".                                                                                                     
Reading "sg13g2_dlygate4sd2_1".                                                                                                     
Reading "sg13g2_dlygate4sd3_1".                                                                                                     
Reading "sg13g2_ebufn_2".                                                                                                           
Reading "sg13g2_ebufn_4".                                                                                                           
Reading "sg13g2_ebufn_8".                                                                                                           
Reading "sg13g2_einvn_2".                                                                                                           
Reading "sg13g2_einvn_4".                                                                                                           
Reading "sg13g2_einvn_8".                                                                                                           
Reading "sg13g2_fill_1".                                                                                                            
Reading "sg13g2_fill_2".                                                                                                            
Reading "sg13g2_fill_4".                                                                                                            
Reading "sg13g2_fill_8".                                                                                                            
Reading "sg13g2_inv_1".                                                                                                             
Reading "sg13g2_inv_16".                                                                                                            
Reading "sg13g2_inv_2".                                                                                                             
Reading "sg13g2_inv_4".                                                                                                             
Reading "sg13g2_inv_8".                                                                                                             
Reading "sg13g2_lgcp_1".                                                                                                            
Reading "sg13g2_mux2_1".                                                                                                            
Reading "sg13g2_mux2_2".                                                                                                            
Reading "sg13g2_mux4_1".                                                                                                            
Reading "sg13g2_nand2_1".                                                                                                           
Reading "sg13g2_nand2_2".                                                                                                           
Reading "sg13g2_nand2b_1".                                                                                                          
Reading "sg13g2_nand2b_2".                                                                                                          
Reading "sg13g2_nand3_1".                                                                                                           
Reading "sg13g2_nand3b_1".                                                                                                          
Reading "sg13g2_nand4_1".                                                                                                           
Reading "sg13g2_nor2_1".                                                                                                            
Reading "sg13g2_nor2_2".                                                                                                            
Reading "sg13g2_nor2b_1".                                                                                                           
Reading "sg13g2_nor2b_2".                                                                                                           
Reading "sg13g2_nor3_1".                                                                                                            
Reading "sg13g2_nor3_2".                                                                                                            
Reading "sg13g2_nor4_1".                                                                                                            
Reading "sg13g2_nor4_2".                                                                                                            
Reading "sg13g2_o21ai_1".                                                                                                           
Reading "sg13g2_or2_1".                                                                                                             
Reading "sg13g2_or2_2".                                                                                                             
Reading "sg13g2_or3_1".                                                                                                             
Reading "sg13g2_or3_2".                                                                                                             
Reading "sg13g2_or4_1".                                                                                                             
Reading "sg13g2_or4_2".                                                                                                             
Reading "sg13g2_sdfbbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_2".                                                                                                          
Reading "sg13g2_sdfrbpq_1".                                                                                                         
Reading "sg13g2_sdfrbpq_2".                                                                                                         
Reading "sg13g2_sighold".                                                                                                           
Reading "sg13g2_slgcp_1".                                                                                                           
Reading "sg13g2_tiehi".                                                                                                             
Reading "sg13g2_tielo".                                                                                                             
Reading "sg13g2_xnor2_1".                                                                                                           
Reading "sg13g2_xor2_1".                                                                                                            
> gds read /home/cmaier/EDA/PUDDING/gds/dac128module.gds                                                                            
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 6.0                                                                                            
Library name: LIB                                                                                                                   
Reading "$$$CONTEXT_INFO$$$".                                                                                                       
Reading "via_stack$2$1".                                                                                                            
Reading "via_stack$3".                                                                                                              
Reading "FEOL$contacts$9$1".                                                                                                        
Reading "via_stack$1$1$1".                                                                                                          
Reading "FEOL$contacts$3$2$1".                                                                                                      
Reading "FEOL$contacts$1$1$1".                                                                                                      
Reading "FEOL$contacts$1$2".                                                                                                        
Reading "FEOL$contacts$4$1".                                                                                                        
Reading "FEOL$contacts$5$1".                                                                                                        
Reading "FEOL$contacts$7$1".                                                                                                        
Reading "FEOL$contacts$6$1".                                                                                                        
Reading "DAC_SW".                                                                                                                   
Reading "NONOVERLAP".                                                                                                               
Reading "via_stack$6$2$1".                                                                                                          
Reading "via_stack$7$1$1".                                                                                                          
Reading "via_stack$4$1".                                                                                                            
Reading "PCSOURCE2U".                                                                                                               
Reading "CASCODEDRIVE".                                                                                                             
Reading "via_stack$9$1".                                                                                                            
Reading "via_stack$6".                                                                                                              
Reading "via_stack$5".                                                                                                              
Reading "FEOL$contacts$8".                                                                                                          
Reading "FEOL$contacts$3$1".                                                                                                        
Reading "UNITSOURCE2U_1".                                                                                                           
Reading "CASCODEBIAS".                                                                                                              
Reading "via_stack$7".                                                                                                              
Reading "via_stack$4".                                                                                                              
Reading "DAC2U64OUT2IN".                                                                                                            
Reading "via_stack".                                                                                                                
Reading "dac128module_analog_straps".                                                                                               
Reading "dac2u128out4in".                                                                                                           
Reading "dac128module_vss_strap".                                                                                                   
Reading "dac128module_vdd_strap".                                                                                                   
Reading "dac128module".                                                                                                             
> gds read /home/cmaier/EDA/PUDDING/gds/analog_wires.gds                                                                            
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 6.0                                                                                            
Library name: LIB                                                                                                                   
Reading "$$$CONTEXT_INFO$$$".                                                                                                       
Warning:  cell $$$CONTEXT_INFO$$$ already existed before reading GDS!                                                               
Warning:  cell via_stack already existed before reading GDS!                                                                        
Reading "via_stack".                                                                                                                
Reading "analog_wires".                                                                                                             
> gds read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/gds/sg13g2_io.gds
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 5.0                                                                                            
Library name: sg13g2_io                                                                                                             
Reading "sg13g2_Clamp_N43N43D4R".                                                                                                   
Reading "sg13g2_RCClampResistor".                                                                                                   
Reading "sg13g2_RCClampInverter".                                                                                                   
Reading "sg13g2_IOPadVdd".                                                                                                          
Reading "sg13g2_IOPadIOVdd".                                                                                                        
Reading "sg13g2_Filler4000".                                                                                                        
Reading "sg13g2_DCNDiode".                                                                                                          
Reading "sg13g2_DCPDiode".                                                                                                          
Reading "sg13g2_IOPadIOVss".                                                                                                        
Reading "sg13g2_IOPadVss".                                                                                                          
Reading "sg13g2_SecondaryProtection".                                                                                               
Reading "sg13g2_LevelDown".                                                                                                         
Reading "sg13g2_IOPadIn".                                                                                                           
Reading "sg13g2_io_inv_x1".                                                                                                         
Reading "sg13g2_LevelUp".                                                                                                           
Reading "sg13g2_io_nor2_x1".                                                                                                        
Reading "sg13g2_io_tie".                                                                                                            
Reading "sg13g2_io_nand2_x1".                                                                                                       
Reading "sg13g2_GateDecode".                                                                                                        
Reading "sg13g2_Clamp_N2N2D".                                                                                                       
Reading "sg13g2_Clamp_P2N2D".                                                                                                       
Reading "sg13g2_IOPadInOut4mA".                                                                                                     
Reading "sg13g2_Clamp_P15N15D".                                                                                                     
Reading "sg13g2_Clamp_N15N15D".                                                                                                     
Reading "sg13g2_IOPadInOut30mA".                                                                                                    
Reading "sg13g2_LevelUpInv".                                                                                                        
Reading "sg13g2_GateLevelUpInv".                                                                                                    
Reading "sg13g2_IOPadOut4mA".                                                                                                       
Reading "sg13g2_IOPadOut30mA".                                                                                                      
Reading "sg13g2_Clamp_N8N8D".                                                                                                       
Reading "sg13g2_Clamp_P8N8D".                                                                                                       
Reading "sg13g2_IOPadInOut16mA".                                                                                                    
Reading "sg13g2_IOPadOut16mA".                                                                                                      
Reading "sg13g2_IOPadTriOut4mA".                                                                                                    
Reading "sg13g2_IOPadTriOut16mA".                                                                                                   
Reading "sg13g2_IOPadTriOut30mA".                                                                                                   
Reading "sg13g2_Corner".                                                                                                            
Reading "sg13g2_Filler200".                                                                                                         
Reading "sg13g2_Filler400".                                                                                                         
Reading "sg13g2_Filler1000".                                                                                                        
Reading "sg13g2_Filler2000".                                                                                                        
Reading "sg13g2_Filler10000".                                                                                                       
Reading "sg13g2_Clamp_N20N0D".                                                                                                      
Reading "sg13g2_Clamp_P20N0D".                                                                                                      
Reading "sg13g2_IOPadAnalog".                                                                                                       
Reading "sg12g2_Gallery".                                                                                                           
Cell (REFRESHLAYOUT?) couldn't be read                                                                                              
No such file or directory                                                                                                           
Creating new cell                                                                                                                   
> def read /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/53-odb-cellfrequencytables/heichips25_pudding.def        
-noblockage -labels                                                                                                                 
Reading DEF data from file                                                                                                          
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/53-odb-cellfrequencytables/heichips25_pudding.def.                  
This action cannot be undone.                                                                                                       
  Processed 7 vias total.                                                                                                           
  Processed 1 non-default rules total.                                                                                              
  Processed 6085 subcell instances total.                                                                                           
  Processed 47 pins total.                                                                                                          
  Processed 2 special nets total.                                                                                                   
  Processed 1823 nets total.                                                                                                        
DEF read: Processed 38720 lines.                                                                                                    
Moving label "_0523_" from metal3 to via2 in cell heichips25_pudding.                                                               
Moving label "_0622_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "_0863_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "_1006_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "_1016_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "daisychain\[126\]" from metal2 to via1 in cell heichips25_pudding.                                                    
Moving label "daisychain\[52\]" from metal2 to via2 in cell heichips25_pudding.                                                     
Moving label "net197" from metal2 to via2 in cell heichips25_pudding.                                                               
[INFO] Ignoring 'VPWR VGND'                                                                                                         
[INFO] Writing abstract LEF…                                                                                                        
[INFO] Not specifiying -pinonly (nets connected to pins on the same layer are declared as part of the pin)…                         
Generating LEF output /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/59-magic-writelef/heichips25_pudding.lef for  
cell heichips25_pudding:                                                                                                            
Diagnostic:  Write LEF header for cell heichips25_pudding                                                                           
Diagnostic:  Writing LEF output for cell heichips25_pudding                                                                         
Diagnostic:  Scale value is 0.005000                                                                                                
[INFO] LEF Write Complete.                                                                                                          
──────────────────────────────── Check Antenna Properties of Pins in The Generated Design LEF view ─────────────────────────────────
[19:25:22] VERBOSE  Running 'Odb.CheckDesignAntennaProperties' at                                                       step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/60-odb-checkdesignantennaproperties'…                                             
[19:25:22] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/60-odb-checkdesignantennaproperties/odb-checkdesignantennaproperties.             
                    log'…                                                                                                           
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file                                                                        
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/59-magic-writelef/heichips25_pudding.lef at line 2.                 
                                                                                                                                    
[INFO ODB-0227] LEF file: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/59-magic-writelef/heichips25_pudding.lef, 
created 1 library cells                                                                                                             
[INFO ODB-0127] Reading DEF file: /tmp/tmpiwtepm0h                                                                                  
[INFO ODB-0128] Design: empty                                                                                                       
[INFO ODB-0134] Finished DEF file: /tmp/tmpiwtepm0h                                                                                 
[19:25:23] WARNING  Cell 'heichips25_pudding' has (12) input pin(s) without antenna gate information. They might not be    odb.py:71
                    connected to a gate.                                                                                            
────────────────────────────────────────────────────── KLayout vs. Magic XOR ───────────────────────────────────────────────────────
[19:25:23] VERBOSE  Running 'KLayout.XOR' at 'runs/RUN_2026-02-15_19-20-48/61-klayout-xor'…                             step.py:1140
[19:25:23] INFO     Running XOR with 8 threads…                                                                       klayout.py:341
[19:25:23] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/61-klayout-xor/klayout-xor.log'…                step.py:1340
Using 8 threads…                                                                                                                    
Using a tile size of (500 µm)²…                                                                                                     
Reading /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/57-magic-streamout/heichips25_pudding.magic.gds ..          
Reading /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/58-klayout-streamout/heichips25_pudding.klayout.gds ..      
--- Running XOR for layer 1/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 27055 (flat)  100 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 419.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 27055 (flat)  100 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 419.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.300s  Memory: 425.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 425.00M                                                                                                
--- Running XOR for layer 10/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 19632 (flat)  16993 (hierarchical)                                                                              
    Elapsed: 0.000s  Memory: 425.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 24462 (flat)  9792 (hierarchical)                                                                               
    Elapsed: 0.000s  Memory: 425.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.320s  Memory: 436.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.030s  Memory: 437.00M                                                                                                
--- Running XOR for layer 10/2 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1980 (flat)  799 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1980 (flat)  799 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.050s  Memory: 437.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.010s  Memory: 437.00M                                                                                                
--- Running XOR for layer 10/25 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 437.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
--- Running XOR for layer 125/0 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 2146 (flat)  2146 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 2146 (flat)  28 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.040s  Memory: 438.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 438.00M                                                                                                
--- Running XOR for layer 126/0 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 49 (flat)  49 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 438.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1469 (flat)  101 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 438.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.040s  Memory: 439.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 439.00M                                                                                                
--- Running XOR for layer 126/2 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 49 (flat)  49 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 439.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 49 (flat)  49 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 440.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 440.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 440.00M                                                                                                
--- Running XOR for layer 126/25 ---                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 440.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 440.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.010s  Memory: 440.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 440.00M                                                                                                
--- Running XOR for layer 133/0 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 441 (flat)  441 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 440.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 454 (flat)  1 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 440.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 441.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 441.00M                                                                                                
--- Running XOR for layer 134/0 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 18 (flat)  18 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 441.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 490 (flat)  37 (hierarchical)                                                                                   
    Elapsed: 0.010s  Memory: 441.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 441.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 441.00M                                                                                                
--- Running XOR for layer 134/2 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 18 (flat)  18 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 441.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 18 (flat)  18 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 441.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 441.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 441.00M                                                                                                
--- Running XOR for layer 134/25 ---                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 442.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.010s  Memory: 442.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.010s  Memory: 442.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 442.00M                                                                                                
--- Running XOR for layer 14/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 12699 (flat)  46 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 442.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 12699 (flat)  46 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 442.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.160s  Memory: 442.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 442.00M                                                                                                
--- Running XOR for layer 189/4 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 6483 (flat)  27 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 442.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 6483 (flat)  27 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 442.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.120s  Memory: 446.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 446.00M                                                                                                
--- Running XOR for layer 19/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 11929 (flat)  10031 (hierarchical)                                                                              
    Elapsed: 0.010s  Memory: 446.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 11921 (flat)  37 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 446.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.110s  Memory: 446.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 446.00M                                                                                                
--- Running XOR for layer 29/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 9953 (flat)  9280 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 446.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 9949 (flat)  17 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 446.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.090s  Memory: 449.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 449.00M                                                                                                
--- Running XOR for layer 30/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 5775 (flat)  4688 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 449.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 11631 (flat)  3622 (hierarchical)                                                                               
    Elapsed: 0.000s  Memory: 449.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.110s  Memory: 451.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 451.00M                                                                                                
--- Running XOR for layer 30/2 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 601 (flat)  73 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 451.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 601 (flat)  73 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 451.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 451.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 451.00M                                                                                                
--- Running XOR for layer 30/25 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.030s  Memory: 451.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 451.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 451.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 451.00M                                                                                                
--- Running XOR for layer 31/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 6616 (flat)  26 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 451.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 6616 (flat)  26 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 451.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.130s  Memory: 454.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
--- Running XOR for layer 49/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 5850 (flat)  4922 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 5850 (flat)  38 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.050s  Memory: 454.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
--- Running XOR for layer 5/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 20684 (flat)  76 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 20684 (flat)  76 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.360s  Memory: 454.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.030s  Memory: 454.00M                                                                                                
--- Running XOR for layer 50/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1265 (flat)  1219 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 2573 (flat)  279 (hierarchical)                                                                                 
    Elapsed: 0.010s  Memory: 454.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.050s  Memory: 454.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
--- Running XOR for layer 50/25 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
--- Running XOR for layer 6/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 187909 (flat)  1155 (hierarchical)                                                                              
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 187909 (flat)  1155 (hierarchical)                                                                              
    Elapsed: 0.000s  Memory: 454.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 1.190s  Memory: 456.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.030s  Memory: 456.00M                                                                                                
--- Running XOR for layer 63/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 264 (flat)  2 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 456.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 264 (flat)  2 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 456.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 456.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 456.00M                                                                                                
--- Running XOR for layer 66/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 6594 (flat)  4794 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 456.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 6594 (flat)  206 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 456.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.050s  Memory: 457.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
--- Running XOR for layer 67/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 965 (flat)  956 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 2849 (flat)  949 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.040s  Memory: 457.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
--- Running XOR for layer 67/2 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 2 (flat)  2 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 2 (flat)  2 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.030s  Memory: 457.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
--- Running XOR for layer 67/25 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 457.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
--- Running XOR for layer 8/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 34624 (flat)  5685 (hierarchical)                                                                               
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 35526 (flat)  207 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 457.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.780s  Memory: 468.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 468.00M                                                                                                
--- Running XOR for layer 8/2 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 18716 (flat)  95 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 468.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 18716 (flat)  95 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 468.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.200s  Memory: 477.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 477.00M                                                                                                
--- Running XOR for layer 8/25 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 132 (flat)  1 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 477.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 132 (flat)  1 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 477.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.060s  Memory: 477.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 477.00M                                                                                                
---                                                                                                                                 
Total XOR differences: 0                                                                                                            
Writing report database: /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/61-klayout-xor/xor.xml ..                  
Total elapsed: 5.080s  Memory: 477.00M                                                                                              
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/57-magic-streamout/heichips25_pudding.magic.gds                     
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/58-klayout-streamout/heichips25_pudding.klayout.gds                 
───────────────────────────────────────────── Magic vs. KLayout XOR Difference Checker ─────────────────────────────────────────────
[19:25:31] VERBOSE  Running 'Checker.XOR' at 'runs/RUN_2026-02-15_19-20-48/62-checker-xor'…                             step.py:1140
[19:25:31] INFO     Check for XOR differences clear.                                                                  checker.py:131
──────────────────────────────────────────────────────── Design Rule Checks ────────────────────────────────────────────────────────
[19:25:31] VERBOSE  Running 'Magic.DRC' at 'runs/RUN_2026-02-15_19-20-48/63-magic-drc'…                                 step.py:1140
[19:25:31] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/63-magic-drc/magic-drc.log'…                    step.py:1340
                                                                                                                                    
Magic 8.3 revision 581 - Compiled on Tue Jan  6 19:09:29 UTC 2026.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Switching to WIRING tool.                                                                                                           
Switching to NETLIST tool.                                                                                                          
Switching to PICK tool.                                                                                                             
Switching to BOX tool.                                                                                                              
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
    pblock sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pillar solder   
seal glass thruvia inductor                                                                                                         
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading ihp-sg13g2 Device Generator Menu ...                                                                                        
Loading                                                                                                                             
"/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/magic/wrapper.tcl"   
from command line.                                                                                                                  
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 3.0                                                                                            
Library name: heichips25_pudding                                                                                                    
Reading "sg13g2_decap_8".                                                                                                           
Reading "sg13g2_decap_4".                                                                                                           
Reading "sg13g2_fill_1".                                                                                                            
Reading "sg13g2_dfrbpq_1".                                                                                                          
Reading "sg13g2_mux2_1".                                                                                                            
Reading "sg13g2_o21ai_1".                                                                                                           
Reading "sg13g2_a21oi_1".                                                                                                           
CIF file read warning: CIF style sg13g2(): units rescaled by factor of 5 / 1                                                        
Reading "sg13g2_tiehi".                                                                                                             
Reading "sg13g2_buf_8".                                                                                                             
Reading "sg13g2_fill_2".                                                                                                            
Reading "sg13g2_nand2_1".                                                                                                           
Reading "sg13g2_inv_4".                                                                                                             
Reading "sg13g2_inv_2".                                                                                                             
Reading "HF_$$$CONTEXT_INFO$$$".                                                                                                    
Reading "HF_via_stack".                                                                                                             
Reading "analog_wires".                                                                                                             
Reading "sg13g2_buf_1".                                                                                                             
Reading "sg13g2_inv_16".                                                                                                            
Reading "sg13g2_buf_16".                                                                                                            
Reading "sg13g2_inv_8".                                                                                                             
Reading "sg13g2_inv_1".                                                                                                             
Reading "NK_$$$CONTEXT_INFO$$$".                                                                                                    
Reading "NK_via_stack$2$1".                                                                                                         
Reading "NK_via_stack$3".                                                                                                           
Reading "NK_FEOL$contacts$9$1".                                                                                                     
Reading "NK_via_stack$1$1$1".                                                                                                       
Reading "NK_FEOL$contacts$3$2$1".                                                                                                   
Reading "NK_FEOL$contacts$1$1$1".                                                                                                   
Reading "NK_FEOL$contacts$1$2".                                                                                                     
Reading "NK_FEOL$contacts$4$1".                                                                                                     
Reading "NK_FEOL$contacts$5$1".                                                                                                     
Reading "NK_FEOL$contacts$7$1".                                                                                                     
Reading "NK_FEOL$contacts$6$1".                                                                                                     
Reading "NK_DAC_SW".                                                                                                                
Reading "NK_NONOVERLAP".                                                                                                            
Reading "NK_via_stack$6$2$1".                                                                                                       
Reading "NK_via_stack$7$1$1".                                                                                                       
Reading "NK_via_stack$4$1".                                                                                                         
Reading "NK_PCSOURCE2U".                                                                                                            
Reading "NK_CASCODEDRIVE".                                                                                                          
Reading "NK_via_stack$9$1".                                                                                                         
Reading "NK_via_stack$6".                                                                                                           
Reading "NK_via_stack$5".                                                                                                           
Reading "NK_FEOL$contacts$8".                                                                                                       
Reading "NK_FEOL$contacts$3$1".                                                                                                     
Reading "NK_UNITSOURCE2U_1".                                                                                                        
Reading "NK_CASCODEBIAS".                                                                                                           
Reading "NK_via_stack$7".                                                                                                           
Reading "NK_via_stack$4".                                                                                                           
Reading "NK_DAC2U64OUT2IN".                                                                                                         
Reading "NK_via_stack".                                                                                                             
Reading "NK_dac128module_analog_straps".                                                                                            
Reading "NK_dac2u128out4in".                                                                                                        
Reading "NK_dac128module_vss_strap".                                                                                                
Reading "NK_dac128module_vdd_strap".                                                                                                
Reading "dac128module".                                                                                                             
Reading "sg13g2_nor2_1".                                                                                                            
Reading "sg13g2_or2_1".                                                                                                             
Reading "heichips25_pudding".                                                                                                       
    5000 uses                                                                                                                       
[INFO] Loading heichips25_pudding                                                                                                   
                                                                                                                                    
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/magic/ihp-sg13g2-drc.tech:
line 742: section drc:                                                                                                              
        All layers for "maxwidth" exclude types must be on same plane.                                                              
DRC style is now "drc(full)"                                                                                                        
Loading DRC CIF style.                                                                                                              
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/magic/ihp-sg13g2-drc.tech:
line 742: section drc:                                                                                                              
        All layers for "maxwidth" exclude types must be on same plane.                                                              
No errors found.                                                                                                                    
[INFO] COUNT: 0                                                                                                                     
[INFO] Should be divided by 3 or 4                                                                                                  
[INFO] DRC Checking DONE (/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/63-magic-drc/reports/drc.magic.rpt)       
[INFO] Saving mag view with DRC errors                                                                                              
(/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/63-magic-drc/views/heichips25_pudding.drc.mag)                     
[INFO] Saved                                                                                                                        
─────────────────────────────────────────────────── Design Rule Check (KLayout) ────────────────────────────────────────────────────
[19:26:47] VERBOSE  Running 'KLayout.DRC' at 'runs/RUN_2026-02-15_19-20-48/64-klayout-drc'…                             step.py:1140
[19:26:47] INFO     Running KLayout DRC with 8 threads…                                                               klayout.py:674
[19:26:47] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/64-klayout-drc/klayout-drc.log'…                step.py:1340
2026-02-15 19:26:49 +0100: Memory Usage (421320K) : Starting running IHP-SG13G2 KLayout DRC runset on                               
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/57-magic-streamout/heichips25_pudding.gds                           
2026-02-15 19:26:49 +0100: Memory Usage (421320K) : Ruby Version for klayout: 3.3.10                                                
2026-02-15 19:26:49 +0100: Memory Usage (425508K) : Loading database to memory is complete.                                         
2026-02-15 19:26:49 +0100: Memory Usage (425508K) : IHP-SG13G2 KLayout DRC runset output at:                                        
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/64-klayout-drc/reports/drc.klayout.lyrdb                            
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : Evaluate switches.                                                              
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : tables selected: main                                                           
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : KLayout will use 8 thread(s) in tiling mode.                                    
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : deep mode is enabled.                                                           
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : FEOL enabled: true                                                              
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : BEOL enabled: true                                                              
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : OFFGRID enabled: true                                                           
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : PIN enabled: true                                                               
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : FORBIDDEN enabled: true                                                         
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : RECOMMENDED enabled: false                                                      
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : PreCheck DRC enabled: false                                                     
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : CONNECTIVITY_RULES enabled: true.                                               
2026-02-15 19:26:49 +0100: Memory Usage (425636K) : Read in polygons from layers.                                                   
2026-02-15 19:26:49 +0100: Memory Usage (427120K) : activ_drw has 27823 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (427632K) : activ_pin has 0 polygons                                                        
2026-02-15 19:26:49 +0100: Memory Usage (427632K) : activ_mask has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (427632K) : activ_filler has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (427632K) : activ_nofill has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (427632K) : activ_opc has 0 polygons                                                        
2026-02-15 19:26:49 +0100: Memory Usage (427632K) : activ_iopc has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (427760K) : activ_noqrc has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (427760K) : biwind_drw has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (427888K) : biwind_opc has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (427888K) : pemwind_drw has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (428016K) : gatpoly_drw has 24946 polygons                                                  
2026-02-15 19:26:49 +0100: Memory Usage (428016K) : gatpoly_pin has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (428144K) : gatpoly_filler has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (428272K) : gatpoly_nofill has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (428272K) : gatpoly_opc has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (428272K) : gatpoly_iopc has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (428272K) : gatpoly_noqrc has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (428272K) : cont_drw has 187909 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (428272K) : cont_opc has 0 polygons                                                         
2026-02-15 19:26:49 +0100: Memory Usage (428272K) : nsd_drw has 0 polygons                                                          
2026-02-15 19:26:49 +0100: Memory Usage (428400K) : nsd_block has 0 polygons                                                        
2026-02-15 19:26:49 +0100: Memory Usage (428528K) : metal1_drw has 47263 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (428784K) : metal1_pin has 18716 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (428784K) : metal1_mask has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (428784K) : metal1_filler has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (428912K) : metal1_nofill has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (428912K) : metal1_slit has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (429168K) : metal1_text has 18501 polygons                                                  
2026-02-15 19:26:49 +0100: Memory Usage (429168K) : metal1_opc has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (429296K) : metal1_noqrc has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (429296K) : metal1_res has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (429424K) : metal1_iprobe has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (429424K) : metal1_diffprb has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (429552K) : passiv_drw has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (429680K) : passiv_pin has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (429680K) : passiv_sbump has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (429808K) : passiv_pillar has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (429808K) : passiv_pdl has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (430320K) : metal2_drw has 19762 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (430704K) : metal2_pin has 1980 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (430704K) : metal2_mask has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (430704K) : metal2_filler has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (430704K) : metal2_nofill has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (430704K) : metal2_slit has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (430704K) : metal2_text has 3430 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (430960K) : metal2_opc has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (431088K) : metal2_noqrc has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (431088K) : metal2_res has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (431216K) : metal2_iprobe has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (431216K) : metal2_diffprb has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (431344K) : baspoly_drw has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (431344K) : baspoly_pin has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (431472K) : psd_drw has 12699 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (431472K) : nldb_drw has 0 polygons                                                         
2026-02-15 19:26:49 +0100: Memory Usage (431600K) : digibnd_drw has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (431600K) : via1_drw has 11921 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (431984K) : backmetal1_drw has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (431984K) : backmetal1_pin has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (431984K) : backmetal1_mask has 0 polygons                                                  
2026-02-15 19:26:49 +0100: Memory Usage (431984K) : backmetal1_filler has 0 polygons                                                
2026-02-15 19:26:49 +0100: Memory Usage (431984K) : backmetal1_nofill has 0 polygons                                                
2026-02-15 19:26:49 +0100: Memory Usage (432112K) : backmetal1_slit has 0 polygons                                                  
2026-02-15 19:26:49 +0100: Memory Usage (432112K) : backmetal1_text has 0 polygons                                                  
2026-02-15 19:26:49 +0100: Memory Usage (432240K) : backmetal1_opc has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (432240K) : backmetal1_noqrc has 0 polygons                                                 
2026-02-15 19:26:49 +0100: Memory Usage (432368K) : backmetal1_res has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (432368K) : backmetal1_iprobe has 0 polygons                                                
2026-02-15 19:26:49 +0100: Memory Usage (432496K) : backmetal1_diffprb has 0 polygons                                               
2026-02-15 19:26:49 +0100: Memory Usage (432624K) : backpassiv_drw has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (432624K) : res_drw has 0 polygons                                                          
2026-02-15 19:26:49 +0100: Memory Usage (432752K) : sram_drw has 0 polygons                                                         
2026-02-15 19:26:49 +0100: Memory Usage (432752K) : trans_drw has 0 polygons                                                        
2026-02-15 19:26:49 +0100: Memory Usage (432880K) : ind_drw has 0 polygons                                                          
2026-02-15 19:26:49 +0100: Memory Usage (432880K) : ind_pin has 0 polygons                                                          
2026-02-15 19:26:49 +0100: Memory Usage (433008K) : ind_text has 0 polygons                                                         
2026-02-15 19:26:49 +0100: Memory Usage (433008K) : salblock_drw has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (433136K) : via2_drw has 9949 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (433520K) : metal3_drw has 5774 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (433648K) : metal3_pin has 601 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (433648K) : metal3_mask has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (433648K) : metal3_filler has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (433776K) : metal3_nofill has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (433904K) : metal3_slit has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (433904K) : metal3_text has 815 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (434032K) : metal3_opc has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (434032K) : metal3_noqrc has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (434160K) : metal3_res has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (434160K) : metal3_iprobe has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (434288K) : metal3_diffprb has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (434288K) : nwell_drw has 6616 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (434416K) : nwell_pin has 0 polygons                                                        
2026-02-15 19:26:49 +0100: Memory Usage (434544K) : nbulay_drw has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (434544K) : nbulay_pin has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (434672K) : nbulay_block has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (434672K) : emwind_drw has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (434800K) : emwind_opc has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (434800K) : deepco_drw has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (434928K) : deepco_drw has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (434928K) : mim_drw has 0 polygons                                                          
2026-02-15 19:26:49 +0100: Memory Usage (435056K) : edgeseal_drw has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (435056K) : edgeseal_bound has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (435184K) : substrate_drw has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (435184K) : substrate_text has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (435312K) : dfpad_drw has 0 polygons                                                        
2026-02-15 19:26:49 +0100: Memory Usage (435312K) : dfpad_pillar has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (435440K) : dfpad_sbump has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (435568K) : thickgateox_drw has 0 polygons                                                  
2026-02-15 19:26:49 +0100: Memory Usage (435568K) : pldb_drw has 0 polygons                                                         
2026-02-15 19:26:49 +0100: Memory Usage (435696K) : pwell_drw has 0 polygons                                                        
2026-02-15 19:26:49 +0100: Memory Usage (435696K) : pwell_pin has 0 polygons                                                        
2026-02-15 19:26:49 +0100: Memory Usage (435824K) : pwell_block has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (435824K) : ic_drw has 0 polygons                                                           
2026-02-15 19:26:49 +0100: Memory Usage (435952K) : via3_drw has 5850 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (436208K) : metal4_drw has 1265 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (436208K) : metal4_pin has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (436336K) : metal4_mask has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (436336K) : metal4_filler has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (436464K) : metal4_nofill has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (436464K) : metal4_slit has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (436592K) : metal4_text has 8 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (436592K) : metal4_opc has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (436720K) : metal4_noqrc has 0 polygons                                                     
2026-02-15 19:26:49 +0100: Memory Usage (436720K) : metal4_res has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (436848K) : metal4_iprobe has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (436848K) : metal4_diffprb has 0 polygons                                                   
2026-02-15 19:26:49 +0100: Memory Usage (436976K) : heattrans_drw has 0 polygons                                                    
2026-02-15 19:26:49 +0100: Memory Usage (436976K) : heatres_drw has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (437104K) : pempoly_drw has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (437104K) : fbe_drw has 0 polygons                                                          
2026-02-15 19:26:49 +0100: Memory Usage (437232K) : empoly_drw has 0 polygons                                                       
2026-02-15 19:26:49 +0100: Memory Usage (437232K) : ldmos_drw has 0 polygons                                                        
2026-02-15 19:26:49 +0100: Memory Usage (437360K) : pbiwind_drw has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (437360K) : digisub_drw has 0 polygons                                                      
2026-02-15 19:26:49 +0100: Memory Usage (437488K) : nodrc_drw has 0 polygons                                                        
2026-02-15 19:26:49 +0100: Memory Usage (437488K) : text_drw has 0 polygons                                                         
2026-02-15 19:26:49 +0100: Memory Usage (437616K) : via4_drw has 6594 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_drw has 965 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_pin has 2 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_mask has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_filler has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_nofill has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_slit has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_text has 2 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_opc has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_noqrc has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_res has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_iprobe has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : metal5_diffprb has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : radhard_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : memcap_drw has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : varicap_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : flash_drw has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : intbondvia_drw has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : intbondmet_drw has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : devbondvia_drw has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : devbondmet_drw has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : devtrench_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : redist_drw has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphbot_drw has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphtop_drw has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : antvia1_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : antmetal2_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphcont_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : siwg_drw has 0 polygons                                                         
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : siwg_filler has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : siwg_nofill has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : sigrating_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : singrating_drw has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphpas_drw has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : emwind3_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : emwihv3_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : redbulay_drw has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : smos_drw has 0 polygons                                                         
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphpad_drw has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : polimide_drw has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : polimide_pin has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_drw has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_pin has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_esd has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_diode has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_tsv has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_iprobe has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_diffprb has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_pillar has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_sbump has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_otp has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_pdiode has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_mom has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : recog_pcm has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : colopen_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphmetal1_drw has 0 polygons                                                  
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphmetal1_filler has 0 polygons                                               
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphmetal1_nofill has 0 polygons                                               
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphmetal1_slit has 0 polygons                                                 
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphmetal1_opc has 0 polygons                                                  
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphmet1l_drw has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphmet1l_filler has 0 polygons                                                
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphmet1l_nofill has 0 polygons                                                
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphmet1l_slit has 0 polygons                                                  
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphmet1l_opc has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : extblock_drw has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : nldd_drw has 0 polygons                                                         
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : pldd_drw has 0 polygons                                                         
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : next_drw has 0 polygons                                                         
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : pext_drw has 0 polygons                                                         
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : nexthv_drw has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : pexthv_drw has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : graphgate_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : sinwg_drw has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : sinwg_filler has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : sinwg_nofill has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : mempad_drw has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topvia1_drw has 2146 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal1_drw has 49 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal1_pin has 49 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal1_mask has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal1_filler has 0 polygons                                                 
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal1_nofill has 0 polygons                                                 
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal1_slit has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal1_text has 49 polygons                                                  
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal1_noqrc has 0 polygons                                                  
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal1_res has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal1_iprobe has 0 polygons                                                 
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal1_diffprb has 0 polygons                                                
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : inldpwl_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : polyres_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : polyres_pin has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : vmim_drw has 0 polygons                                                         
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : nbulaycut_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : antmetal1_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topvia2_drw has 441 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal2_drw has 18 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal2_pin has 18 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal2_mask has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal2_filler has 0 polygons                                                 
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal2_nofill has 0 polygons                                                 
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal2_slit has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal2_text has 20 polygons                                                  
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal2_noqrc has 0 polygons                                                  
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal2_res has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal2_iprobe has 0 polygons                                                 
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : topmetal2_diffprb has 0 polygons                                                
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : snsring_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : sensor_drw has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : snsarms_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : snscmosvia_drw has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : colwind_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : flm_drw has 0 polygons                                                          
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : hafniumox_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : memvia_drw has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : thinfilmres_drw has 0 polygons                                                  
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : rfmem_drw has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_drw has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m2m3 has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m2m4 has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m2m5 has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m2tm1 has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m2tm2 has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m3m4 has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m3m5 has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m3tm1 has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m3tm2 has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m4m5 has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m4tm1 has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m4tm2 has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m5tm1 has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_m5tm2 has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (437872K) : norcx_tm1tm2 has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (438000K) : norcx_m1sub has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (438000K) : norcx_m2sub has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (438128K) : norcx_m3sub has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (438128K) : norcx_m4sub has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (438256K) : norcx_m5sub has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (438256K) : norcx_tm1sub has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (438384K) : norcx_tm2sub has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (438384K) : snsbotvia_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (438512K) : snstopvia_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (438512K) : deepvia_drw has 0 polygons                                                      
2026-02-15 19:26:50 +0100: Memory Usage (438640K) : fgetch_drw has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (438640K) : ctrgat_drw has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (438768K) : fgimp_drw has 0 polygons                                                        
2026-02-15 19:26:50 +0100: Memory Usage (438768K) : emwihv_drw has 0 polygons                                                       
2026-02-15 19:26:50 +0100: Memory Usage (438896K) : lbe_drw has 0 polygons                                                          
2026-02-15 19:26:50 +0100: Memory Usage (438896K) : alcustop_drw has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (439024K) : nometfiller_drw has 0 polygons                                                  
2026-02-15 19:26:50 +0100: Memory Usage (439024K) : prboundary_drw has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (439152K) : exchange0_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (439152K) : exchange0_pin has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (439280K) : exchange0_text has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (439280K) : exchange1_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (439408K) : exchange1_pin has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (439408K) : exchange1_text has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (439536K) : exchange2_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (439536K) : exchange2_pin has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (439664K) : exchange2_text has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (439664K) : exchange3_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (439792K) : exchange3_pin has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (439792K) : exchange3_text has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (439920K) : exchange4_drw has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (439920K) : exchange4_pin has 0 polygons                                                    
2026-02-15 19:26:50 +0100: Memory Usage (440048K) : exchange4_text has 0 polygons                                                   
2026-02-15 19:26:50 +0100: Memory Usage (440048K) : isonwell_drw has 0 polygons                                                     
2026-02-15 19:26:50 +0100: Memory Usage (440048K) : Total no. of polygons in the design is 416181                                   
2026-02-15 19:26:50 +0100: Memory Usage (440048K) : Loaded TECH DRC rules values from                                               
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/klayout/python/sg13g2_pyce
ll_lib/sg13g2_tech_mod.json                                                                                                         
2026-02-15 19:26:50 +0100: Memory Usage (440048K) : Loaded default DRC rules values from                                            
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/klayout/tech/drc/rule_deck
s/sg13g2_tech_default.json                                                                                                          
2026-02-15 19:26:50 +0100: Memory Usage (440048K) : The following rules values were missing in tech json and default values were    
used:                                                                                                                               
2026-02-15 19:26:50 +0100: Memory Usage (440048K) :   - Cnt_c_digibnd                                                               
2026-02-15 19:26:50 +0100: Memory Usage (441200K) : Total area of the design is 100000.0 um^2.                                      
2026-02-15 19:26:50 +0100: Memory Usage (441200K) : The design dimensions are 500.0 µm * 200.0 µm.                                  
2026-02-15 19:26:50 +0100: Memory Usage (441200K) : Starting general IHP-SG13G2 derivations.                                        
2026-02-15 19:26:50 +0100: Memory Usage (441200K) : Starting Pwell derivations                                                      
2026-02-15 19:26:50 +0100: Memory Usage (446736K) : Starting n-Activ derivations                                                    
2026-02-15 19:26:50 +0100: Memory Usage (451472K) : Starting p-Activ derivations                                                    
2026-02-15 19:26:51 +0100: Memory Usage (456336K) : Starting ptap derivations                                                       
2026-02-15 19:26:51 +0100: Memory Usage (460688K) : Starting ntap derivations                                                       
2026-02-15 19:26:51 +0100: Memory Usage (465296K) : Starting pact FET derivations                                                   
2026-02-15 19:26:51 +0100: Memory Usage (465424K) : Starting nact FET derivations                                                   
2026-02-15 19:26:51 +0100: Memory Usage (465680K) : Starting Gate derivations                                                       
2026-02-15 19:26:51 +0100: Memory Usage (465936K) : Starting cont/contbar general derivations                                       
2026-02-15 19:26:52 +0100: Memory Usage (477328K) : Starting pad general derivations                                                
2026-02-15 19:26:52 +0100: Memory Usage (477328K) : Starting IHP-SG13G2 DRC connectivity related derivations.                       
2026-02-15 19:26:52 +0100: Memory Usage (477328K) : Starting IHP-SG13G2 DRC connectivity setup                                      
2026-02-15 19:26:54 +0100: Memory Usage (477456K) : Starting IHP-SG13G2 DRC rules.                                                  
2026-02-15 19:26:54 +0100: Memory Usage (477456K) : Running all FEOL rules                                                          
2026-02-15 19:26:54 +0100: Memory Usage (477456K) : Running all BEOL rules                                                          
2026-02-15 19:26:54 +0100: Memory Usage (477456K) : Running all PIN rules                                                           
2026-02-15 19:26:54 +0100: Memory Usage (477456K) : Running all FORBIDDEN rules                                                     
2026-02-15 19:26:54 +0100: Memory Usage (477456K) : Starting 5.1 NWell table                                                        
2026-02-15 19:26:54 +0100: Memory Usage (477456K) : Executing rule NW.b                                                             
2026-02-15 19:26:54 +0100: Memory Usage (481020K) : Executing rule NW.b1                                                            
2026-02-15 19:26:55 +0100: Memory Usage (481148K) : Starting 5.2 PWell:block                                                        
2026-02-15 19:26:55 +0100: Memory Usage (481148K) : Executing rule PWB.e                                                            
2026-02-15 19:26:55 +0100: Memory Usage (481148K) : Executing rule PWB.e1                                                           
2026-02-15 19:26:55 +0100: Memory Usage (481148K) : Executing rule PWB.f                                                            
2026-02-15 19:26:55 +0100: Memory Usage (481148K) : Executing rule PWB.f1                                                           
2026-02-15 19:26:55 +0100: Memory Usage (481148K) : Starting 5.3 nBuLay table                                                       
2026-02-15 19:26:55 +0100: Memory Usage (486268K) : Executing rule NBL.b                                                            
2026-02-15 19:26:55 +0100: Memory Usage (486524K) : Executing rule NBL.c                                                            
2026-02-15 19:26:55 +0100: Memory Usage (486524K) : Executing rule NBL.d                                                            
2026-02-15 19:26:55 +0100: Memory Usage (486780K) : Executing rule NBL.e                                                            
2026-02-15 19:26:55 +0100: Memory Usage (487932K) : Executing rule NBL.f                                                            
2026-02-15 19:26:55 +0100: Memory Usage (488060K) : Starting 5.5. Activ table                                                       
2026-02-15 19:26:55 +0100: Memory Usage (488060K) : Executing rule Act.a                                                            
2026-02-15 19:26:55 +0100: Memory Usage (488060K) : Executing rule Act.b                                                            
2026-02-15 19:26:56 +0100: Memory Usage (494372K) : Starting 5.6 Activ:filler table                                                 
2026-02-15 19:26:56 +0100: Memory Usage (494372K) : Executing rule AFil.c1                                                          
2026-02-15 19:26:56 +0100: Memory Usage (494372K) : Executing rule AFil.c                                                           
2026-02-15 19:26:56 +0100: Memory Usage (494372K) : Executing rule AFil.d                                                           
2026-02-15 19:26:56 +0100: Memory Usage (494372K) : Executing rule AFil.e                                                           
2026-02-15 19:26:56 +0100: Memory Usage (494372K) : Executing rule AFil.j                                                           
2026-02-15 19:26:56 +0100: Memory Usage (494372K) : Starting 5.7. ThickGateOx table                                                 
2026-02-15 19:26:56 +0100: Memory Usage (494372K) : Executing rule TGO.f                                                            
2026-02-15 19:26:56 +0100: Memory Usage (494372K) : Starting 5.8. GatPoly table                                                     
2026-02-15 19:26:56 +0100: Memory Usage (494372K) : Executing rule Gat.a                                                            
2026-02-15 19:26:56 +0100: Memory Usage (494372K) : Executing rule Gat.b                                                            
2026-02-15 19:26:56 +0100: Memory Usage (494500K) : Executing rule Gat.d                                                            
2026-02-15 19:26:56 +0100: Memory Usage (494500K) : Executing rule Gat.a1                                                           
2026-02-15 19:26:56 +0100: Memory Usage (496256K) : Executing rule Gat.a2                                                           
2026-02-15 19:26:56 +0100: Memory Usage (496512K) : Executing rule Gat.g                                                            
2026-02-15 19:26:56 +0100: Memory Usage (496512K) : Starting 5.9 GatPoly:filler                                                     
2026-02-15 19:26:56 +0100: Memory Usage (496512K) : Executing rule GFil.d                                                           
2026-02-15 19:26:56 +0100: Memory Usage (496512K) : Executing rule GFil.e                                                           
2026-02-15 19:26:56 +0100: Memory Usage (496512K) : Executing rule GFil.i                                                           
2026-02-15 19:26:56 +0100: Memory Usage (496512K) : Starting 5.10 pSD table                                                         
2026-02-15 19:26:56 +0100: Memory Usage (496512K) : Executing rule pSD.c1                                                           
2026-02-15 19:26:57 +0100: Memory Usage (503820K) : Starting 5.14. Cont table                                                       
2026-02-15 19:26:57 +0100: Memory Usage (503820K) : Executing rule Cnt.a                                                            
2026-02-15 19:26:58 +0100: Memory Usage (519052K) : Executing rule Cnt.b                                                            
2026-02-15 19:26:58 +0100: Memory Usage (519052K) : Executing rule Cnt.c                                                            
2026-02-15 19:27:00 +0100: Memory Usage (528652K) : Executing rule Cnt.c                                                            
2026-02-15 19:27:00 +0100: Memory Usage (528652K) : Executing rule Cnt.d                                                            
2026-02-15 19:27:00 +0100: Memory Usage (528652K) : Executing rule Cnt.e                                                            
2026-02-15 19:27:00 +0100: Memory Usage (528780K) : Executing rule Cnt.g1                                                           
2026-02-15 19:27:01 +0100: Memory Usage (528780K) : Executing rule Cnt.g2                                                           
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Starting 5.15. ContBar table                                                    
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Executing rule CntB.b1                                                          
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Executing rule CntB.h1                                                          
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Starting 6.1.3 NPN Substrate-Tie table                                          
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Executing rule npn13G2.bR                                                       
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Executing rule npn13G2L.cR                                                      
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Executing rule npn13G2V.cR                                                      
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Starting 6.7 Schottky diode table                                               
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Executing rule Sdiod.d                                                          
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Executing rule Sdiod.e                                                          
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Starting 7.2 Latch-up table                                                     
2026-02-15 19:27:02 +0100: Memory Usage (528780K) : Executing rule LU.b                                                             
2026-02-15 19:27:03 +0100: Memory Usage (529164K) : Starting 5.16. Metal1 table                                                     
2026-02-15 19:27:03 +0100: Memory Usage (529164K) : Executing rule M1.a                                                             
2026-02-15 19:27:04 +0100: Memory Usage (529164K) : Executing rule M1.b                                                             
2026-02-15 19:27:06 +0100: Memory Usage (526752K) : Executing rule M1.e                                                             
2026-02-15 19:27:15 +0100: Memory Usage (527008K) : Executing rule M1.f                                                             
2026-02-15 19:27:15 +0100: Memory Usage (527008K) : Executing rule M1.g                                                             
2026-02-15 19:27:16 +0100: Memory Usage (530460K) : Executing rule M1.i                                                             
2026-02-15 19:27:16 +0100: Memory Usage (544924K) : Starting 5.17 Metaln table                                                      
2026-02-15 19:27:16 +0100: Memory Usage (544924K) : Executing rule M2.a                                                             
2026-02-15 19:27:16 +0100: Memory Usage (544924K) : Executing rule M2.b                                                             
2026-02-15 19:27:16 +0100: Memory Usage (534796K) : Executing rule M2.e                                                             
2026-02-15 19:27:16 +0100: Memory Usage (534796K) : Executing rule M2.f                                                             
2026-02-15 19:27:16 +0100: Memory Usage (534796K) : Executing rule M2.g                                                             
2026-02-15 19:27:16 +0100: Memory Usage (537356K) : Executing rule M2.i                                                             
2026-02-15 19:27:16 +0100: Memory Usage (541324K) : Executing rule M3.a                                                             
2026-02-15 19:27:16 +0100: Memory Usage (541324K) : Executing rule M3.b                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541324K) : Executing rule M3.e                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541324K) : Executing rule M3.f                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541324K) : Executing rule M3.g                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541324K) : Executing rule M3.i                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541324K) : Executing rule M4.a                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541324K) : Executing rule M4.b                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541324K) : Executing rule M4.e                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541452K) : Executing rule M4.f                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541452K) : Executing rule M4.g                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541452K) : Executing rule M4.i                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541452K) : Executing rule M5.a                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541452K) : Executing rule M5.b                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541452K) : Executing rule M5.e                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541452K) : Executing rule M5.f                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541452K) : Executing rule M5.g                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule M5.i                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Starting 5.18 Metaln:filler table                                               
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule M1Fil.c                                                          
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule M1Fil.a2                                                         
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule M2Fil.c                                                          
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule M2Fil.a2                                                         
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule M3Fil.c                                                          
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule M3Fil.a2                                                         
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule M4Fil.c                                                          
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule M4Fil.a2                                                         
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule M5Fil.c                                                          
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule M5Fil.a2                                                         
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Starting 5.19. Via1 table                                                       
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Starting 5.19. Via1 table derivations                                           
2026-02-15 19:27:17 +0100: Memory Usage (541580K) : Executing rule V1.a                                                             
2026-02-15 19:27:17 +0100: Memory Usage (541708K) : Executing rule V1.b                                                             
2026-02-15 19:27:17 +0100: Memory Usage (542732K) : Executing rule V1.c                                                             
2026-02-15 19:27:18 +0100: Memory Usage (542860K) : Starting 5.20. Vian table                                                       
2026-02-15 19:27:18 +0100: Memory Usage (542860K) : Executing rule V2.a                                                             
2026-02-15 19:27:18 +0100: Memory Usage (542860K) : Executing rule V2.b                                                             
2026-02-15 19:27:18 +0100: Memory Usage (542988K) : Executing rule V2.c                                                             
2026-02-15 19:27:18 +0100: Memory Usage (542988K) : Executing rule V3.a                                                             
2026-02-15 19:27:18 +0100: Memory Usage (542988K) : Executing rule V3.b                                                             
2026-02-15 19:27:18 +0100: Memory Usage (543116K) : Executing rule V3.c                                                             
2026-02-15 19:27:18 +0100: Memory Usage (543116K) : Executing rule V4.a                                                             
2026-02-15 19:27:18 +0100: Memory Usage (543116K) : Executing rule V4.b                                                             
2026-02-15 19:27:18 +0100: Memory Usage (543116K) : Executing rule V4.c                                                             
2026-02-15 19:27:18 +0100: Memory Usage (543116K) : Starting 5.21. TopVia1 table                                                    
2026-02-15 19:27:18 +0100: Memory Usage (543116K) : Executing rule TV1.a                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TV1.b                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TV1.c                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TV1.d                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 5.22. TopMetal1 table                                                  
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TM1.a                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TM1.b                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 5.23 TopMetal1:filler table                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TM1Fil.c                                                         
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TM1Fil.a1                                                        
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 5.24. TopVia2 table                                                    
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TV2.a                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TV2.b                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TV2.c                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TV2.d                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 5.25. TopMetal2 table                                                  
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TM2.a                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TM2.b                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TM2.bR                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 5.26 TopMetal2:filler table                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TM2Fil.c                                                         
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule TM2Fil.a1                                                        
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 5.27. Passiv table                                                     
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Pas.a                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Pas.b                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Pas.c                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 6.9.2 Copper Pillar table                                              
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Padc.a                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Padc.b                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Padc.c                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Padb.f                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 6.9.1 Solder Bump                                                      
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Padb.a                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Padb.b                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Padb.c                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Padb.f                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Padb.d                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 6.10 Sealring table                                                    
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Seal.l                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Seal.n                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule seal.b_metal1                                                    
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule seal.b_metal2                                                    
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule seal.b_metal3                                                    
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule seal.b_metal4                                                    
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule seal.b_metal5                                                    
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule seal.b_topmetal1                                                 
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule seal.b_topmetal2                                                 
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule seal.b_activ                                                     
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule seal.b_psd                                                       
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Seal.k                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Seal.m                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 6.11 MIM table                                                         
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule MIM.c                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule MIM.d                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule MIM.gR                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 7.3 Metal Slits table                                                  
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Slt.e1_M1                                                        
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Slt.e1_M2                                                        
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Slt.e1_M3                                                        
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Slt.e1_M4                                                        
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Slt.e1_M5                                                        
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Slt.e1_TM1                                                       
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Slt.e1_TM2                                                       
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 9.1. LBE table                                                         
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule LBE.a                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule LBE.b                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule LBE.b1                                                           
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule LBE.c                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule LBE.d                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule LBE.h                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Starting 7.4. PIN table                                                         
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Pin.a                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Pin.b                                                            
2026-02-15 19:27:19 +0100: Memory Usage (543116K) : Executing rule Pin.e                                                            
2026-02-15 19:27:20 +0100: Memory Usage (548492K) : Executing rule Pin.f_M2                                                         
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule Pin.f_M3                                                         
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule Pin.f_M4                                                         
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule Pin.f_M5                                                         
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule Pin.g                                                            
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule Pin.h                                                            
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Starting 3.2. FORBIDDEN table                                                   
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule forbidden.biwind                                                 
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule forbidden.pemwind                                                
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule forbidden.baspoly                                                
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule forbidden.deepco                                                 
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule forbidden.pempoly                                                
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule forbidden.empoly                                                 
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule forbidden.ldmos                                                  
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule forbidden.pbiwind                                                
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule forbidden.nodrc                                                  
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule forbidden.flash                                                  
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : Executing rule forbidden.colwind                                                
2026-02-15 19:27:20 +0100: Memory Usage (548360K) : KLayout DRC run for tables 'main' completed in 30.66 seconds                    
[19:27:20] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/64-klayout-drc/xml_drc_report_to_json.log'…     step.py:1340
──────────────────────────────────────────────────── Magic Design Rule Checker ─────────────────────────────────────────────────────
[19:27:20] VERBOSE  Running 'Checker.MagicDRC' at 'runs/RUN_2026-02-15_19-20-48/65-checker-magicdrc'…                   step.py:1140
[19:27:20] INFO     Check for Magic DRC errors clear.                                                                 checker.py:131
─────────────────────────────────────────────────── KLayout Design Rule Checker ────────────────────────────────────────────────────
[19:27:21] VERBOSE  Running 'Checker.KLayoutDRC' at 'runs/RUN_2026-02-15_19-20-48/66-checker-klayoutdrc'…               step.py:1140
[19:27:21] INFO     Check for KLayout DRC errors clear.                                                               checker.py:131
────────────────────────────────────────────────────── SPICE Model Extraction ──────────────────────────────────────────────────────
[19:27:21] VERBOSE  Running 'Magic.SpiceExtraction' at 'runs/RUN_2026-02-15_19-20-48/67-magic-spiceextraction'…         step.py:1140
[19:27:21] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-15_19-20-48/67-magic-spiceextraction/magic-spiceextraction.log'…                              
                                                                                                                                    
Magic 8.3 revision 581 - Compiled on Tue Jan  6 19:09:29 UTC 2026.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Switching to WIRING tool.                                                                                                           
Switching to NETLIST tool.                                                                                                          
Switching to PICK tool.                                                                                                             
Switching to BOX tool.                                                                                                              
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
    pblock sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pillar solder   
seal glass thruvia inductor                                                                                                         
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading ihp-sg13g2 Device Generator Menu ...                                                                                        
Loading                                                                                                                             
"/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/magic/wrapper.tcl"   
from command line.                                                                                                                  
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef                                                                                                                             
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef.                                                                                                                            
This action cannot be undone.                                                                                                       
LEF read, Line 79 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                                
LEF read, Line 80 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                              
LEF read, Line 81 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                            
LEF read, Line 87 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                    
LEF read, Line 91 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                           
LEF read, Line 92 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                       
LEF read, Line 121 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 122 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 123 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 129 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 134 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 135 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 163 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 171 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 176 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 177 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 213 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 218 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 219 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 254 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 259 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 260 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 286 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 287 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 288 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 293 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 294 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 320 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 321 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 322 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 327 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 328 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read: Processed 1197 lines.                                                                                                     
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef                                                                                                                          
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef.                                                                                                                         
This action cannot be undone.                                                                                                       
LEF read, Line 6473 (Message): Unknown keyword "ANTENNAMAXCUTCAR" in LEF file; ignoring.                                            
LEF read: Processed 7927 lines.                                                                                                     
> lef read /home/cmaier/EDA/PUDDING/gds/dac128module.lef                                                                            
Reading LEF data from file /home/cmaier/EDA/PUDDING/gds/dac128module.lef.                                                           
This action cannot be undone.                                                                                                       
LEF read: Processed 2071 lines.                                                                                                     
> lef read /home/cmaier/EDA/PUDDING/gds/analog_wires.lef                                                                            
Reading LEF data from file /home/cmaier/EDA/PUDDING/gds/analog_wires.lef.                                                           
This action cannot be undone.                                                                                                       
LEF read: Processed 57 lines.                                                                                                       
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
.                                                                                                                                   
This action cannot be undone.                                                                                                       
LEF read: Processed 4552 lines.                                                                                                     
> def read /home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/53-odb-cellfrequencytables/heichips25_pudding.def        
-noblockage -labels                                                                                                                 
Reading DEF data from file                                                                                                          
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/53-odb-cellfrequencytables/heichips25_pudding.def.                  
This action cannot be undone.                                                                                                       
  Processed 7 vias total.                                                                                                           
  Processed 1 non-default rules total.                                                                                              
  Processed 6085 subcell instances total.                                                                                           
  Processed 47 pins total.                                                                                                          
  Processed 2 special nets total.                                                                                                   
  Processed 1823 nets total.                                                                                                        
DEF read: Processed 38720 lines.                                                                                                    
Moving label "_0523_" from metal3 to via2 in cell heichips25_pudding.                                                               
Moving label "_0622_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "_0863_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "_1006_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "_1016_" from metal2 to via1 in cell heichips25_pudding.                                                               
Moving label "daisychain\[126\]" from metal2 to via1 in cell heichips25_pudding.                                                    
Moving label "daisychain\[52\]" from metal2 to via2 in cell heichips25_pudding.                                                     
Moving label "net197" from metal2 to via2 in cell heichips25_pudding.                                                               
Processing heichips25_pudding                                                                                                       
Extracting analog_wires into analog_wires.ext:                                                                                      
Extracting sg13g2_buf_1 into sg13g2_buf_1.ext:                                                                                      
Extracting sg13g2_tiehi into sg13g2_tiehi.ext:                                                                                      
Extracting sg13g2_inv_1 into sg13g2_inv_1.ext:                                                                                      
Extracting dac128module into dac128module.ext:                                                                                      
Extracting sg13g2_inv_2 into sg13g2_inv_2.ext:                                                                                      
Extracting sg13g2_inv_16 into sg13g2_inv_16.ext:                                                                                    
Extracting sg13g2_inv_8 into sg13g2_inv_8.ext:                                                                                      
Extracting sg13g2_inv_4 into sg13g2_inv_4.ext:                                                                                      
Extracting sg13g2_buf_8 into sg13g2_buf_8.ext:                                                                                      
Extracting sg13g2_buf_16 into sg13g2_buf_16.ext:                                                                                    
Extracting sg13g2_dfrbpq_1 into sg13g2_dfrbpq_1.ext:                                                                                
Extracting sg13g2_a21oi_1 into sg13g2_a21oi_1.ext:                                                                                  
Extracting sg13g2_nand2_1 into sg13g2_nand2_1.ext:                                                                                  
Extracting sg13g2_o21ai_1 into sg13g2_o21ai_1.ext:                                                                                  
Extracting sg13g2_mux2_1 into sg13g2_mux2_1.ext:                                                                                    
Extracting sg13g2_or2_1 into sg13g2_or2_1.ext:                                                                                      
Extracting sg13g2_nor2_1 into sg13g2_nor2_1.ext:                                                                                    
Extracting sg13g2_decap_8 into sg13g2_decap_8.ext:                                                                                  
Extracting sg13g2_fill_2 into sg13g2_fill_2.ext:                                                                                    
Extracting sg13g2_fill_1 into sg13g2_fill_1.ext:                                                                                    
Extracting sg13g2_decap_4 into sg13g2_decap_4.ext:                                                                                  
Extracting heichips25_pudding into heichips25_pudding.ext:                                                                          
exttospice finished.                                                                                                                
────────────────────────────────────────── Spice Extraction-based Illegal Overlap Checker ──────────────────────────────────────────
[19:27:23] VERBOSE  Running 'Checker.IllegalOverlap' at 'runs/RUN_2026-02-15_19-20-48/68-checker-illegaloverlap'…       step.py:1140
[19:27:23] INFO     Check for Magic Illegal Overlap errors clear.                                                     checker.py:131
──────────────────────────────────────────────────────────── Netgen LVS ────────────────────────────────────────────────────────────
[19:27:23] VERBOSE  Running 'Netgen.LVS' at 'runs/RUN_2026-02-15_19-20-48/69-netgen-lvs'…                               step.py:1140
[19:27:23] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-15_19-20-48/69-netgen-lvs/netgen-lvs.log'…                  step.py:1340
Netgen 1.5.308 compiled on Tue Jan  6 19:09:47 UTC 2026                                                                             
Warning: netgen command 'format' use fully-qualified name '::netgen::format'                                                        
Warning: netgen command 'global' use fully-qualified name '::netgen::global'                                                        
Warning:  A case-insensitive file has been read and so the      verilog file must be treated case-insensitive to match.             
Reading SPICE netlist file                                                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g
2_stdcell.spice'...                                                                                                                 
Call to undefined subcircuit sg13_lv_nmos                                                                                           
Creating placeholder cell definition.                                                                                               
Call to undefined subcircuit sg13_lv_pmos                                                                                           
Creating placeholder cell definition.                                                                                               
Call to undefined subcircuit dantenna                                                                                               
Creating placeholder cell definition.                                                                                               
Call to undefined subcircuit dpantenna                                                                                              
Creating placeholder cell definition.                                                                                               
Reading SPICE netlist file                                                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/spice/sg13g2_io.
spi'...                                                                                                                             
Call to undefined subcircuit sg13_hv_nmos                                                                                           
Creating placeholder cell definition.                                                                                               
Call to undefined subcircuit sg13_hv_pmos                                                                                           
Creating placeholder cell definition.                                                                                               
Call to undefined subcircuit rppd                                                                                                   
Creating placeholder cell definition.                                                                                               
Reading Verilog netlist file                                                                                                        
'/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/52-openroad-fillinsertion/heichips25_pudding.pnl.v'...             
Warning:  A case-insensitive file has been read and so the      verilog file must be treated case-insensitive to match.             
Creating placeholder cell definition for module dac128module.                                                                       
Creating placeholder cell definition for module analog_wires.                                                                       
Note:  Implicit pin X in instance clkload0 of sg13g2_buf_8 in cell heichips25_pudding                                               
Note:  Implicit pin Y in instance clkload1 of sg13g2_inv_2 in cell heichips25_pudding                                               
Note:  Implicit pin Y in instance clkload2 of sg13g2_inv_2 in cell heichips25_pudding                                               
Note:  Implicit pin Y in instance clkload3 of sg13g2_inv_2 in cell heichips25_pudding                                               
Note:  Implicit pin Y in instance clkload4 of sg13g2_inv_8 in cell heichips25_pudding                                               
Note:  Implicit pin Y in instance clkload5 of sg13g2_inv_2 in cell heichips25_pudding                                               
Note:  Implicit pin Y in instance clkload6 of sg13g2_inv_8 in cell heichips25_pudding                                               
Note:  Implicit pin Y in instance clkload7 of sg13g2_inv_16 in cell heichips25_pudding                                              
Note:  Implicit pin Y in instance clkload8 of sg13g2_inv_2 in cell heichips25_pudding                                               
Note:  Implicit pin Y in instance clkload9 of sg13g2_inv_1 in cell heichips25_pudding                                               
Note:  Implicit pin Y in instance clkload10 of sg13g2_inv_4 in cell heichips25_pudding                                              
Note:  Implicit pin Y in instance clkload11 of sg13g2_inv_2 in cell heichips25_pudding                                              
Note:  Implicit pin Y in instance clkload12 of sg13g2_inv_1 in cell heichips25_pudding                                              
Note:  Implicit pin Y in instance clkload13 of sg13g2_inv_1 in cell heichips25_pudding                                              
Treating empty subcircuits as black-box cells                                                                                       
Generating JSON file result                                                                                                         
                                                                                                                                    
Reading setup file                                                                                                                  
/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/netgen/setup.tcl      
                                                                                                                                    
Model rppd pin 1 == 2                                                                                                               
No property b found for device rppd                                                                                                 
Model sg13_hv_nmos pin 1 == 3                                                                                                       
No property ng found for device sg13_hv_nmos                                                                                        
No property as found for device sg13_hv_nmos                                                                                        
No property ad found for device sg13_hv_nmos                                                                                        
No property pd found for device sg13_hv_nmos                                                                                        
No property ps found for device sg13_hv_nmos                                                                                        
No property trise found for device sg13_hv_nmos                                                                                     
No property z1 found for device sg13_hv_nmos                                                                                        
No property z2 found for device sg13_hv_nmos                                                                                        
No property wmin found for device sg13_hv_nmos                                                                                      
No property rfmode found for device sg13_hv_nmos                                                                                    
No property pre_layout found for device sg13_hv_nmos                                                                                
Model sg13_hv_pmos pin 1 == 3                                                                                                       
No property ng found for device sg13_hv_pmos                                                                                        
No property as found for device sg13_hv_pmos                                                                                        
No property ad found for device sg13_hv_pmos                                                                                        
No property pd found for device sg13_hv_pmos                                                                                        
No property ps found for device sg13_hv_pmos                                                                                        
No property trise found for device sg13_hv_pmos                                                                                     
No property z1 found for device sg13_hv_pmos                                                                                        
No property z2 found for device sg13_hv_pmos                                                                                        
No property wmin found for device sg13_hv_pmos                                                                                      
No property rfmode found for device sg13_hv_pmos                                                                                    
No property pre_layout found for device sg13_hv_pmos                                                                                
Model sg13_lv_nmos pin 1 == 3                                                                                                       
No property trise found for device sg13_lv_nmos                                                                                     
No property z1 found for device sg13_lv_nmos                                                                                        
No property z2 found for device sg13_lv_nmos                                                                                        
No property wmin found for device sg13_lv_nmos                                                                                      
No property rfmode found for device sg13_lv_nmos                                                                                    
No property pre_layout found for device sg13_lv_nmos                                                                                
Model sg13_lv_pmos pin 1 == 3                                                                                                       
No property trise found for device sg13_lv_pmos                                                                                     
No property z1 found for device sg13_lv_pmos                                                                                        
No property z2 found for device sg13_lv_pmos                                                                                        
No property wmin found for device sg13_lv_pmos                                                                                      
No property rfmode found for device sg13_lv_pmos                                                                                    
No property pre_layout found for device sg13_lv_pmos                                                                                
No property DEV_A found for device dantenna                                                                                         
No property DEV_P found for device dantenna                                                                                         
No property DEV_C found for device dantenna                                                                                         
No property DEV_A found for device dpantenna                                                                                        
No property DEV_P found for device dpantenna                                                                                        
No property DEV_C found for device dpantenna                                                                                        
Comparison output logged to file                                                                                                    
/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/69-netgen-lvs/reports/lvs.netgen.rpt                                
Logging to file "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/69-netgen-lvs/reports/lvs.netgen.rpt" enabled      
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_decap_8'                                                                                   
Circuit sg13g2_decap_8 contains 0 device instances.                                                                                 
Circuit contains 0 nets, and 2 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_decap_8'                                                                                   
Circuit sg13g2_decap_8 contains 2 device instances.                                                                                 
  Class: sg13_lv_pmos          instances:   1                                                                                       
  Class: sg13_lv_nmos          instances:   1                                                                                       
Circuit contains 2 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_decap_8 contains no devices.                                                                                         
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_nand2_1'                                                                                   
Circuit sg13g2_nand2_1 contains 0 device instances.                                                                                 
Circuit contains 0 nets, and 5 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_nand2_1'                                                                                   
Circuit sg13g2_nand2_1 contains 4 device instances.                                                                                 
  Class: sg13_lv_pmos          instances:   2                                                                                       
  Class: sg13_lv_nmos          instances:   2                                                                                       
Circuit contains 6 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_nand2_1 contains no devices.                                                                                         
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_fill_2'                                                                                    
Circuit sg13g2_fill_2 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 2 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_fill_2'                                                                                    
Circuit sg13g2_fill_2 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 2 disconnected pins.                                                                                   
                                                                                                                                    
Circuit sg13g2_fill_2 contains no devices.                                                                                          
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_tiehi'                                                                                     
Circuit sg13g2_tiehi contains 0 device instances.                                                                                   
Circuit contains 0 nets, and 3 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_tiehi'                                                                                     
Circuit sg13g2_tiehi contains 4 device instances.                                                                                   
  Class: sg13_lv_pmos          instances:   2                                                                                       
  Class: sg13_lv_nmos          instances:   2                                                                                       
Circuit contains 6 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_tiehi contains no devices.                                                                                           
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_fill_1'                                                                                    
Circuit sg13g2_fill_1 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 2 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_fill_1'                                                                                    
Circuit sg13g2_fill_1 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 2 disconnected pins.                                                                                   
                                                                                                                                    
Circuit sg13g2_fill_1 contains no devices.                                                                                          
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_mux2_1'                                                                                    
Circuit sg13g2_mux2_1 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 6 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_mux2_1'                                                                                    
Circuit sg13g2_mux2_1 contains 12 device instances.                                                                                 
  Class: sg13_lv_pmos          instances:   6                                                                                       
  Class: sg13_lv_nmos          instances:   6                                                                                       
Circuit contains 12 nets.                                                                                                           
                                                                                                                                    
Circuit sg13g2_mux2_1 contains no devices.                                                                                          
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_inv_1'                                                                                     
Circuit sg13g2_inv_1 contains 0 device instances.                                                                                   
Circuit contains 0 nets, and 4 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_inv_1'                                                                                     
Circuit sg13g2_inv_1 contains 2 device instances.                                                                                   
  Class: sg13_lv_pmos          instances:   1                                                                                       
  Class: sg13_lv_nmos          instances:   1                                                                                       
Circuit contains 4 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_inv_1 contains no devices.                                                                                           
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_a21oi_1'                                                                                   
Circuit sg13g2_a21oi_1 contains 0 device instances.                                                                                 
Circuit contains 0 nets, and 6 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_a21oi_1'                                                                                   
Circuit sg13g2_a21oi_1 contains 6 device instances.                                                                                 
  Class: sg13_lv_pmos          instances:   3                                                                                       
  Class: sg13_lv_nmos          instances:   3                                                                                       
Circuit contains 8 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_a21oi_1 contains no devices.                                                                                         
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_buf_1'                                                                                     
Circuit sg13g2_buf_1 contains 0 device instances.                                                                                   
Circuit contains 0 nets, and 4 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_buf_1'                                                                                     
Circuit sg13g2_buf_1 contains 4 device instances.                                                                                   
  Class: sg13_lv_pmos          instances:   2                                                                                       
  Class: sg13_lv_nmos          instances:   2                                                                                       
Circuit contains 5 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_buf_1 contains no devices.                                                                                           
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_decap_4'                                                                                   
Circuit sg13g2_decap_4 contains 0 device instances.                                                                                 
Circuit contains 0 nets, and 2 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_decap_4'                                                                                   
Circuit sg13g2_decap_4 contains 2 device instances.                                                                                 
  Class: sg13_lv_pmos          instances:   1                                                                                       
  Class: sg13_lv_nmos          instances:   1                                                                                       
Circuit contains 2 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_decap_4 contains no devices.                                                                                         
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_dfrbpq_1'                                                                                  
Circuit sg13g2_dfrbpq_1 contains 0 device instances.                                                                                
Circuit contains 0 nets, and 6 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_dfrbpq_1'                                                                                  
Circuit sg13g2_dfrbpq_1 contains 32 device instances.                                                                               
  Class: sg13_lv_pmos          instances:  16                                                                                       
  Class: sg13_lv_nmos          instances:  16                                                                                       
Circuit contains 21 nets.                                                                                                           
                                                                                                                                    
Circuit sg13g2_dfrbpq_1 contains no devices.                                                                                        
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_o21ai_1'                                                                                   
Circuit sg13g2_o21ai_1 contains 0 device instances.                                                                                 
Circuit contains 0 nets, and 6 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_o21ai_1'                                                                                   
Circuit sg13g2_o21ai_1 contains 6 device instances.                                                                                 
  Class: sg13_lv_pmos          instances:   3                                                                                       
  Class: sg13_lv_nmos          instances:   3                                                                                       
Circuit contains 8 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_o21ai_1 contains no devices.                                                                                         
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_buf_8'                                                                                     
Circuit sg13g2_buf_8 contains 0 device instances.                                                                                   
Circuit contains 0 nets, and 4 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_buf_8'                                                                                     
Circuit sg13g2_buf_8 contains 4 device instances.                                                                                   
  Class: sg13_lv_pmos          instances:   2                                                                                       
  Class: sg13_lv_nmos          instances:   2                                                                                       
Circuit contains 5 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_buf_8 contains no devices.                                                                                           
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_inv_2'                                                                                     
Circuit sg13g2_inv_2 contains 0 device instances.                                                                                   
Circuit contains 0 nets, and 4 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_inv_2'                                                                                     
Circuit sg13g2_inv_2 contains 2 device instances.                                                                                   
  Class: sg13_lv_pmos          instances:   1                                                                                       
  Class: sg13_lv_nmos          instances:   1                                                                                       
Circuit contains 4 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_inv_2 contains no devices.                                                                                           
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_buf_16'                                                                                    
Circuit sg13g2_buf_16 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 4 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_buf_16'                                                                                    
Circuit sg13g2_buf_16 contains 4 device instances.                                                                                  
  Class: sg13_lv_pmos          instances:   2                                                                                       
  Class: sg13_lv_nmos          instances:   2                                                                                       
Circuit contains 5 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_buf_16 contains no devices.                                                                                          
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_inv_4'                                                                                     
Circuit sg13g2_inv_4 contains 0 device instances.                                                                                   
Circuit contains 0 nets, and 4 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_inv_4'                                                                                     
Circuit sg13g2_inv_4 contains 2 device instances.                                                                                   
  Class: sg13_lv_pmos          instances:   1                                                                                       
  Class: sg13_lv_nmos          instances:   1                                                                                       
Circuit contains 4 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_inv_4 contains no devices.                                                                                           
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_inv_8'                                                                                     
Circuit sg13g2_inv_8 contains 0 device instances.                                                                                   
Circuit contains 0 nets, and 4 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_inv_8'                                                                                     
Circuit sg13g2_inv_8 contains 2 device instances.                                                                                   
  Class: sg13_lv_pmos          instances:   1                                                                                       
  Class: sg13_lv_nmos          instances:   1                                                                                       
Circuit contains 4 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_inv_8 contains no devices.                                                                                           
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_inv_16'                                                                                    
Circuit sg13g2_inv_16 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 4 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_inv_16'                                                                                    
Circuit sg13g2_inv_16 contains 2 device instances.                                                                                  
  Class: sg13_lv_pmos          instances:   1                                                                                       
  Class: sg13_lv_nmos          instances:   1                                                                                       
Circuit contains 4 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_inv_16 contains no devices.                                                                                          
                                                                                                                                    
Contents of circuit 1:  Circuit: 'analog_wires'                                                                                     
Circuit analog_wires contains 0 device instances.                                                                                   
Circuit contains 0 nets, and 5 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'analog_wires'                                                                                     
Circuit analog_wires contains 0 device instances.                                                                                   
Circuit contains 0 nets.                                                                                                            
                                                                                                                                    
Circuit analog_wires contains no devices.                                                                                           
                                                                                                                                    
Contents of circuit 1:  Circuit: 'dac128module'                                                                                     
Circuit dac128module contains 0 device instances.                                                                                   
Circuit contains 0 nets, and 271 disconnected pins.                                                                                 
Contents of circuit 2:  Circuit: 'dac128module'                                                                                     
Circuit dac128module contains 0 device instances.                                                                                   
Circuit contains 0 nets.                                                                                                            
                                                                                                                                    
Circuit dac128module contains no devices.                                                                                           
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_or2_1'                                                                                     
Circuit sg13g2_or2_1 contains 0 device instances.                                                                                   
Circuit contains 0 nets, and 5 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_or2_1'                                                                                     
Circuit sg13g2_or2_1 contains 6 device instances.                                                                                   
  Class: sg13_lv_pmos          instances:   3                                                                                       
  Class: sg13_lv_nmos          instances:   3                                                                                       
Circuit contains 7 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_or2_1 contains no devices.                                                                                           
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_nor2_1'                                                                                    
Circuit sg13g2_nor2_1 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 5 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_nor2_1'                                                                                    
Circuit sg13g2_nor2_1 contains 4 device instances.                                                                                  
  Class: sg13_lv_pmos          instances:   2                                                                                       
  Class: sg13_lv_nmos          instances:   2                                                                                       
Circuit contains 6 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_nor2_1 contains no devices.                                                                                          
                                                                                                                                    
Contents of circuit 1:  Circuit: 'heichips25_pudding'                                                                               
Circuit heichips25_pudding contains 6085 device instances.                                                                          
  Class: sg13g2_buf_16         instances:   5                                                                                       
  Class: sg13g2_dfrbpq_1       instances: 256                                                                                       
  Class: sg13g2_or2_1          instances:   1                                                                                       
  Class: dac128module          instances:   1                                                                                       
  Class: sg13g2_mux2_1         instances: 128                                                                                       
  Class: sg13g2_decap_4        instances: 276                                                                                       
  Class: sg13g2_decap_8        instances: 3093                                                                                      
  Class: sg13g2_tiehi          instances: 264                                                                                       
  Class: sg13g2_nand2_1        instances: 256                                                                                       
  Class: sg13g2_inv_16         instances:   1                                                                                       
  Class: sg13g2_fill_1         instances: 504                                                                                       
  Class: sg13g2_fill_2         instances: 401                                                                                       
  Class: analog_wires          instances:   1                                                                                       
  Class: sg13g2_nor2_1         instances:   1                                                                                       
  Class: sg13g2_buf_1          instances: 215                                                                                       
  Class: sg13g2_buf_8          instances:  20                                                                                       
  Class: sg13g2_o21ai_1        instances: 128                                                                                       
  Class: sg13g2_a21oi_1        instances: 384                                                                                       
  Class: sg13g2_inv_1          instances: 141                                                                                       
  Class: sg13g2_inv_2          instances:   6                                                                                       
  Class: sg13g2_inv_4          instances:   1                                                                                       
  Class: sg13g2_inv_8          instances:   2                                                                                       
Circuit contains 1825 nets, and 12 disconnected pins.                                                                               
Contents of circuit 2:  Circuit: 'heichips25_pudding'                                                                               
Circuit heichips25_pudding contains 6085 device instances.                                                                          
  Class: sg13g2_buf_16         instances:   5                                                                                       
  Class: sg13g2_dfrbpq_1       instances: 256                                                                                       
  Class: sg13g2_or2_1          instances:   1                                                                                       
  Class: dac128module          instances:   1                                                                                       
  Class: sg13g2_mux2_1         instances: 128                                                                                       
  Class: sg13g2_decap_4        instances: 276                                                                                       
  Class: sg13g2_decap_8        instances: 3093                                                                                      
  Class: sg13g2_tiehi          instances: 264                                                                                       
  Class: sg13g2_nand2_1        instances: 256                                                                                       
  Class: sg13g2_inv_16         instances:   1                                                                                       
  Class: sg13g2_fill_1         instances: 504                                                                                       
  Class: sg13g2_fill_2         instances: 401                                                                                       
  Class: analog_wires          instances:   1                                                                                       
  Class: sg13g2_nor2_1         instances:   1                                                                                       
  Class: sg13g2_buf_1          instances: 215                                                                                       
  Class: sg13g2_buf_8          instances:  20                                                                                       
  Class: sg13g2_o21ai_1        instances: 128                                                                                       
  Class: sg13g2_a21oi_1        instances: 384                                                                                       
  Class: sg13g2_inv_1          instances: 141                                                                                       
  Class: sg13g2_inv_2          instances:   6                                                                                       
  Class: sg13g2_inv_4          instances:   1                                                                                       
  Class: sg13g2_inv_8          instances:   2                                                                                       
Circuit contains 1825 nets, and 12 disconnected pins.                                                                               
                                                                                                                                    
Circuit was modified by parallel/series device merging.                                                                             
New circuit summary:                                                                                                                
                                                                                                                                    
Contents of circuit 1:  Circuit: 'heichips25_pudding'                                                                               
Circuit heichips25_pudding contains 1815 device instances.                                                                          
  Class: sg13g2_buf_16         instances:   5                                                                                       
  Class: sg13g2_dfrbpq_1       instances: 256                                                                                       
  Class: sg13g2_or2_1          instances:   1                                                                                       
  Class: dac128module          instances:   1                                                                                       
  Class: sg13g2_mux2_1         instances: 128                                                                                       
  Class: sg13g2_decap_4        instances:   1                                                                                       
  Class: sg13g2_decap_8        instances:   1                                                                                       
  Class: sg13g2_tiehi          instances: 264                                                                                       
  Class: sg13g2_nand2_1        instances: 256                                                                                       
  Class: sg13g2_inv_16         instances:   1                                                                                       
  Class: sg13g2_fill_1         instances:   1                                                                                       
  Class: sg13g2_fill_2         instances:   1                                                                                       
  Class: analog_wires          instances:   1                                                                                       
  Class: sg13g2_nor2_1         instances:   1                                                                                       
  Class: sg13g2_buf_1          instances: 215                                                                                       
  Class: sg13g2_buf_8          instances:  20                                                                                       
  Class: sg13g2_o21ai_1        instances: 128                                                                                       
  Class: sg13g2_a21oi_1        instances: 384                                                                                       
  Class: sg13g2_inv_1          instances: 141                                                                                       
  Class: sg13g2_inv_2          instances:   6                                                                                       
  Class: sg13g2_inv_4          instances:   1                                                                                       
  Class: sg13g2_inv_8          instances:   2                                                                                       
Circuit contains 1825 nets, and 12 disconnected pins.                                                                               
Contents of circuit 2:  Circuit: 'heichips25_pudding'                                                                               
Circuit heichips25_pudding contains 1815 device instances.                                                                          
  Class: sg13g2_buf_16         instances:   5                                                                                       
  Class: sg13g2_dfrbpq_1       instances: 256                                                                                       
  Class: sg13g2_or2_1          instances:   1                                                                                       
  Class: dac128module          instances:   1                                                                                       
  Class: sg13g2_mux2_1         instances: 128                                                                                       
  Class: sg13g2_decap_4        instances:   1                                                                                       
  Class: sg13g2_decap_8        instances:   1                                                                                       
  Class: sg13g2_tiehi          instances: 264                                                                                       
  Class: sg13g2_nand2_1        instances: 256                                                                                       
  Class: sg13g2_inv_16         instances:   1                                                                                       
  Class: sg13g2_fill_1         instances:   1                                                                                       
  Class: sg13g2_fill_2         instances:   1                                                                                       
  Class: analog_wires          instances:   1                                                                                       
  Class: sg13g2_nor2_1         instances:   1                                                                                       
  Class: sg13g2_buf_1          instances: 215                                                                                       
  Class: sg13g2_buf_8          instances:  20                                                                                       
  Class: sg13g2_o21ai_1        instances: 128                                                                                       
  Class: sg13g2_a21oi_1        instances: 384                                                                                       
  Class: sg13g2_inv_1          instances: 141                                                                                       
  Class: sg13g2_inv_2          instances:   6                                                                                       
  Class: sg13g2_inv_4          instances:   1                                                                                       
  Class: sg13g2_inv_8          instances:   2                                                                                       
Circuit contains 1825 nets, and 12 disconnected pins.                                                                               
                                                                                                                                    
Circuit 1 contains 1815 devices, Circuit 2 contains 1815 devices.                                                                   
Circuit 1 contains 1825 nets,    Circuit 2 contains 1825 nets.                                                                      
                                                                                                                                    
                                                                                                                                    
Final result:                                                                                                                       
Circuits match uniquely.                                                                                                            
.                                                                                                                                   
Logging to file "/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/69-netgen-lvs/reports/lvs.netgen.rpt" disabled     
LVS Done.                                                                                                                           
──────────────────────────────────────────────── Layout vs. Schematic Error Checker ────────────────────────────────────────────────
[19:27:23] VERBOSE  Running 'Checker.LVS' at 'runs/RUN_2026-02-15_19-20-48/70-checker-lvs'…                             step.py:1140
[19:27:23] INFO     Check for LVS errors clear.                                                                       checker.py:131
[19:27:23] INFO     Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped.                 sequential.py:362
[19:27:23] INFO     Skipping step 'Equivalence Check'…                                                             sequential.py:370
───────────────────────────────────────────────── Setup Timing Violations Checker ──────────────────────────────────────────────────
[19:27:23] VERBOSE  Running 'Checker.SetupViolations' at 'runs/RUN_2026-02-15_19-20-48/71-checker-setupviolations'…     step.py:1140
[19:27:23] VERBOSE  No setup violations found                                                                         checker.py:628
────────────────────────────────────────────────── Hold Timing Violations Checker ──────────────────────────────────────────────────
[19:27:23] VERBOSE  Running 'Checker.HoldViolations' at 'runs/RUN_2026-02-15_19-20-48/72-checker-holdviolations'…       step.py:1140
[19:27:23] VERBOSE  No hold violations found                                                                          checker.py:628
───────────────────────────────────────────────── Maximum Slew Violations Checker ──────────────────────────────────────────────────
[19:27:23] VERBOSE  Running 'Checker.MaxSlewViolations' at 'runs/RUN_2026-02-15_19-20-48/73-checker-maxslewviolations'… step.py:1140
[19:27:23] VERBOSE  No max slew violations found                                                                      checker.py:628
────────────────────────────────────────────── Maximum Capacitance Violations Checker ──────────────────────────────────────────────
[19:27:23] VERBOSE  Running 'Checker.MaxCapViolations' at 'runs/RUN_2026-02-15_19-20-48/74-checker-maxcapviolations'…   step.py:1140
[19:27:23] VERBOSE  No max cap violations found                                                                       checker.py:628
─────────────────────────────────────────── Report Manufacturability (DRC, LVS, Antenna) ───────────────────────────────────────────
[19:27:23] VERBOSE  Running 'Misc.ReportManufacturability' at                                                           step.py:1140
                    'runs/RUN_2026-02-15_19-20-48/75-misc-reportmanufacturability'…                                                 
* Antenna
Passed ✅

* LVS
Passed ✅

* DRC
Passed ✅

[19:27:23] INFO     Saving views to '/home/cmaier/EDA/PUDDING/librelane/runs/RUN_2026-02-15_19-20-48/final'…            state.py:209
[19:27:24] INFO     Flow complete.                                                                                 sequential.py:413
Classic - Stage 79 - Report Manufacturability ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 79/79 0:06:35

[19:27:24] WARNING  The following warnings were generated by the flow:                                                   flow.py:699
[19:27:24] WARNING  [Checker.LintWarnings] 4 Lint warnings found.                                                        flow.py:701
[19:27:24] WARNING  No libs found for macro dac128module at corner nom_typ_1p20V_25C. The module will be black-boxed.    flow.py:701
                    (and 25 similar warnings)                                                                                       
[19:27:24] WARNING  No libs found for macro analog_wires at corner nom_typ_1p20V_25C. The module will be black-boxed.    flow.py:701
                    (and 25 similar warnings)                                                                                       
[19:27:24] WARNING  No libs found for macro dac128module at corner nom_fast_1p32V_m40C. The module will be black-boxed.  flow.py:701
                    (and 4 similar warnings)                                                                                        
[19:27:24] WARNING  No libs found for macro analog_wires at corner nom_fast_1p32V_m40C. The module will be black-boxed.  flow.py:701
                    (and 4 similar warnings)                                                                                        
[19:27:24] WARNING  No libs found for macro dac128module at corner nom_slow_1p08V_125C. The module will be black-boxed.  flow.py:701
                    (and 4 similar warnings)                                                                                        
[19:27:24] WARNING  No libs found for macro analog_wires at corner nom_slow_1p08V_125C. The module will be black-boxed.  flow.py:701
                    (and 4 similar warnings)                                                                                        
[19:27:24] WARNING  [OpenROAD.Floorplan] [ORD-2011] LEF master dac128module has no liberty cell. (and 1 similar          flow.py:701
                    warnings)                                                                                                       
[19:27:24] WARNING  [Odb.CheckMacroAntennaProperties] Cell 'dac128module' has (1) input pin(s) without antenna gate      flow.py:701
                    information. They might not be connected to a gate. (and 3 similar warnings)                                    
[19:27:24] WARNING  [OpenROAD.GeneratePDN] [PDN-0211] Option -starts_with cannot be used with -followpins and will be    flow.py:701
                    ignored.                                                                                                        
[19:27:24] WARNING  [OpenROAD.GeneratePDN] [PDN-0231] wires is not connected to any power/ground nets.                   flow.py:701
[19:27:24] WARNING  [OpenROAD.RepairDesignPostGPL] [RSZ-0020] found 5 floating nets.                                     flow.py:701
[19:27:24] WARNING  [OpenROAD.DetailedRouting] [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping    flow.py:701
                    for layer Cont (and 9 similar warnings)                                                                         
[19:27:24] WARNING  [Checker.WireLength] Threshold for Threshold-surpassing long wires is not set. The checker will be   flow.py:701
                    skipped.                                                                                                        
[19:27:24] WARNING  [OpenROAD.IRDropReport] 'VSRC_LOC_FILES' was not given a value, which may make the results of IR     flow.py:701
                    drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may                  
                    ignore this warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.                                     
