{
  "module_name": "sc8180x.c",
  "hash_id": "0d53ce5f0912d9d9181afd1b2d5d7af6cfe5738ef939dcf10bd28d0e96b702a9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sc8180x.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/interconnect-provider.h>\n#include <linux/module.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include <dt-bindings/interconnect/qcom,sc8180x.h>\n\n#include \"bcm-voter.h\"\n#include \"icc-rpmh.h\"\n#include \"sc8180x.h\"\n\nstatic struct qcom_icc_node mas_qhm_a1noc_cfg = {\n\t.name = \"mas_qhm_a1noc_cfg\",\n\t.id = SC8180X_MASTER_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_SERVICE_A1NOC }\n};\n\nstatic struct qcom_icc_node mas_xm_ufs_card = {\n\t.name = \"mas_xm_ufs_card\",\n\t.id = SC8180X_MASTER_UFS_CARD,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_A1NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_xm_ufs_g4 = {\n\t.name = \"mas_xm_ufs_g4\",\n\t.id = SC8180X_MASTER_UFS_GEN4,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_A1NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_xm_ufs_mem = {\n\t.name = \"mas_xm_ufs_mem\",\n\t.id = SC8180X_MASTER_UFS_MEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_A1NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_xm_usb3_0 = {\n\t.name = \"mas_xm_usb3_0\",\n\t.id = SC8180X_MASTER_USB3,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_A1NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_xm_usb3_1 = {\n\t.name = \"mas_xm_usb3_1\",\n\t.id = SC8180X_MASTER_USB3_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_A1NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_xm_usb3_2 = {\n\t.name = \"mas_xm_usb3_2\",\n\t.id = SC8180X_MASTER_USB3_2,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8180X_A1NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_qhm_a2noc_cfg = {\n\t.name = \"mas_qhm_a2noc_cfg\",\n\t.id = SC8180X_MASTER_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_SERVICE_A2NOC }\n};\n\nstatic struct qcom_icc_node mas_qhm_qdss_bam = {\n\t.name = \"mas_qhm_qdss_bam\",\n\t.id = SC8180X_MASTER_QDSS_BAM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_qhm_qspi = {\n\t.name = \"mas_qhm_qspi\",\n\t.id = SC8180X_MASTER_QSPI_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_qhm_qspi1 = {\n\t.name = \"mas_qhm_qspi1\",\n\t.id = SC8180X_MASTER_QSPI_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_qhm_qup0 = {\n\t.name = \"mas_qhm_qup0\",\n\t.id = SC8180X_MASTER_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_qhm_qup1 = {\n\t.name = \"mas_qhm_qup1\",\n\t.id = SC8180X_MASTER_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_qhm_qup2 = {\n\t.name = \"mas_qhm_qup2\",\n\t.id = SC8180X_MASTER_QUP_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_qhm_sensorss_ahb = {\n\t.name = \"mas_qhm_sensorss_ahb\",\n\t.id = SC8180X_MASTER_SENSORS_AHB,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_qxm_crypto = {\n\t.name = \"mas_qxm_crypto\",\n\t.id = SC8180X_MASTER_CRYPTO_CORE_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_qxm_ipa = {\n\t.name = \"mas_qxm_ipa\",\n\t.id = SC8180X_MASTER_IPA,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_xm_emac = {\n\t.name = \"mas_xm_emac\",\n\t.id = SC8180X_MASTER_EMAC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_xm_pcie3_0 = {\n\t.name = \"mas_xm_pcie3_0\",\n\t.id = SC8180X_MASTER_PCIE,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_ANOC_PCIE_GEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_xm_pcie3_1 = {\n\t.name = \"mas_xm_pcie3_1\",\n\t.id = SC8180X_MASTER_PCIE_1,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_ANOC_PCIE_GEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_xm_pcie3_2 = {\n\t.name = \"mas_xm_pcie3_2\",\n\t.id = SC8180X_MASTER_PCIE_2,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_ANOC_PCIE_GEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_xm_pcie3_3 = {\n\t.name = \"mas_xm_pcie3_3\",\n\t.id = SC8180X_MASTER_PCIE_3,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_ANOC_PCIE_GEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_xm_qdss_etr = {\n\t.name = \"mas_xm_qdss_etr\",\n\t.id = SC8180X_MASTER_QDSS_ETR,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_xm_sdc2 = {\n\t.name = \"mas_xm_sdc2\",\n\t.id = SC8180X_MASTER_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_xm_sdc4 = {\n\t.name = \"mas_xm_sdc4\",\n\t.id = SC8180X_MASTER_SDCC_4,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_SLV }\n};\n\nstatic struct qcom_icc_node mas_qxm_camnoc_hf0_uncomp = {\n\t.name = \"mas_qxm_camnoc_hf0_uncomp\",\n\t.id = SC8180X_MASTER_CAMNOC_HF0_UNCOMP,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_CAMNOC_UNCOMP }\n};\n\nstatic struct qcom_icc_node mas_qxm_camnoc_hf1_uncomp = {\n\t.name = \"mas_qxm_camnoc_hf1_uncomp\",\n\t.id = SC8180X_MASTER_CAMNOC_HF1_UNCOMP,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_CAMNOC_UNCOMP }\n};\n\nstatic struct qcom_icc_node mas_qxm_camnoc_sf_uncomp = {\n\t.name = \"mas_qxm_camnoc_sf_uncomp\",\n\t.id = SC8180X_MASTER_CAMNOC_SF_UNCOMP,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_CAMNOC_UNCOMP }\n};\n\nstatic struct qcom_icc_node mas_qnm_npu = {\n\t.name = \"mas_qnm_npu\",\n\t.id = SC8180X_MASTER_NPU,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_CDSP_MEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_qnm_snoc = {\n\t.name = \"mas_qnm_snoc\",\n\t.id = SC8180X_SNOC_CNOC_MAS,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 56,\n\t.links = { SC8180X_SLAVE_TLMM_SOUTH,\n\t\t   SC8180X_SLAVE_CDSP_CFG,\n\t\t   SC8180X_SLAVE_SPSS_CFG,\n\t\t   SC8180X_SLAVE_CAMERA_CFG,\n\t\t   SC8180X_SLAVE_SDCC_4,\n\t\t   SC8180X_SLAVE_AHB2PHY_CENTER,\n\t\t   SC8180X_SLAVE_SDCC_2,\n\t\t   SC8180X_SLAVE_PCIE_2_CFG,\n\t\t   SC8180X_SLAVE_CNOC_MNOC_CFG,\n\t\t   SC8180X_SLAVE_EMAC_CFG,\n\t\t   SC8180X_SLAVE_QSPI_0,\n\t\t   SC8180X_SLAVE_QSPI_1,\n\t\t   SC8180X_SLAVE_TLMM_EAST,\n\t\t   SC8180X_SLAVE_SNOC_CFG,\n\t\t   SC8180X_SLAVE_AHB2PHY_EAST,\n\t\t   SC8180X_SLAVE_GLM,\n\t\t   SC8180X_SLAVE_PDM,\n\t\t   SC8180X_SLAVE_PCIE_1_CFG,\n\t\t   SC8180X_SLAVE_A2NOC_CFG,\n\t\t   SC8180X_SLAVE_QDSS_CFG,\n\t\t   SC8180X_SLAVE_DISPLAY_CFG,\n\t\t   SC8180X_SLAVE_TCSR,\n\t\t   SC8180X_SLAVE_UFS_MEM_0_CFG,\n\t\t   SC8180X_SLAVE_CNOC_DDRSS,\n\t\t   SC8180X_SLAVE_PCIE_0_CFG,\n\t\t   SC8180X_SLAVE_QUP_1,\n\t\t   SC8180X_SLAVE_QUP_2,\n\t\t   SC8180X_SLAVE_NPU_CFG,\n\t\t   SC8180X_SLAVE_CRYPTO_0_CFG,\n\t\t   SC8180X_SLAVE_GRAPHICS_3D_CFG,\n\t\t   SC8180X_SLAVE_VENUS_CFG,\n\t\t   SC8180X_SLAVE_TSIF,\n\t\t   SC8180X_SLAVE_IPA_CFG,\n\t\t   SC8180X_SLAVE_CLK_CTL,\n\t\t   SC8180X_SLAVE_SECURITY,\n\t\t   SC8180X_SLAVE_AOP,\n\t\t   SC8180X_SLAVE_AHB2PHY_WEST,\n\t\t   SC8180X_SLAVE_AHB2PHY_SOUTH,\n\t\t   SC8180X_SLAVE_SERVICE_CNOC,\n\t\t   SC8180X_SLAVE_UFS_CARD_CFG,\n\t\t   SC8180X_SLAVE_USB3_1,\n\t\t   SC8180X_SLAVE_USB3_2,\n\t\t   SC8180X_SLAVE_PCIE_3_CFG,\n\t\t   SC8180X_SLAVE_RBCPR_CX_CFG,\n\t\t   SC8180X_SLAVE_TLMM_WEST,\n\t\t   SC8180X_SLAVE_A1NOC_CFG,\n\t\t   SC8180X_SLAVE_AOSS,\n\t\t   SC8180X_SLAVE_PRNG,\n\t\t   SC8180X_SLAVE_VSENSE_CTRL_CFG,\n\t\t   SC8180X_SLAVE_QUP_0,\n\t\t   SC8180X_SLAVE_USB3,\n\t\t   SC8180X_SLAVE_RBCPR_MMCX_CFG,\n\t\t   SC8180X_SLAVE_PIMEM_CFG,\n\t\t   SC8180X_SLAVE_UFS_MEM_1_CFG,\n\t\t   SC8180X_SLAVE_RBCPR_MX_CFG,\n\t\t   SC8180X_SLAVE_IMEM_CFG }\n};\n\nstatic struct qcom_icc_node mas_qhm_cnoc_dc_noc = {\n\t.name = \"mas_qhm_cnoc_dc_noc\",\n\t.id = SC8180X_MASTER_CNOC_DC_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 2,\n\t.links = { SC8180X_SLAVE_LLCC_CFG,\n\t\t   SC8180X_SLAVE_GEM_NOC_CFG }\n};\n\nstatic struct qcom_icc_node mas_acm_apps = {\n\t.name = \"mas_acm_apps\",\n\t.id = SC8180X_MASTER_AMPSS_M0,\n\t.channels = 4,\n\t.buswidth = 64,\n\t.num_links = 3,\n\t.links = { SC8180X_SLAVE_ECC,\n\t\t   SC8180X_SLAVE_LLCC,\n\t\t   SC8180X_SLAVE_GEM_NOC_SNOC }\n};\n\nstatic struct qcom_icc_node mas_acm_gpu_tcu = {\n\t.name = \"mas_acm_gpu_tcu\",\n\t.id = SC8180X_MASTER_GPU_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SC8180X_SLAVE_LLCC,\n\t\t   SC8180X_SLAVE_GEM_NOC_SNOC }\n};\n\nstatic struct qcom_icc_node mas_acm_sys_tcu = {\n\t.name = \"mas_acm_sys_tcu\",\n\t.id = SC8180X_MASTER_SYS_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SC8180X_SLAVE_LLCC,\n\t\t   SC8180X_SLAVE_GEM_NOC_SNOC }\n};\n\nstatic struct qcom_icc_node mas_qhm_gemnoc_cfg = {\n\t.name = \"mas_qhm_gemnoc_cfg\",\n\t.id = SC8180X_MASTER_GEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 3,\n\t.links = { SC8180X_SLAVE_SERVICE_GEM_NOC_1,\n\t\t   SC8180X_SLAVE_SERVICE_GEM_NOC,\n\t\t   SC8180X_SLAVE_MSS_PROC_MS_MPU_CFG }\n};\n\nstatic struct qcom_icc_node mas_qnm_cmpnoc = {\n\t.name = \"mas_qnm_cmpnoc\",\n\t.id = SC8180X_MASTER_COMPUTE_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 3,\n\t.links = { SC8180X_SLAVE_ECC,\n\t\t   SC8180X_SLAVE_LLCC,\n\t\t   SC8180X_SLAVE_GEM_NOC_SNOC }\n};\n\nstatic struct qcom_icc_node mas_qnm_gpu = {\n\t.name = \"mas_qnm_gpu\",\n\t.id = SC8180X_MASTER_GRAPHICS_3D,\n\t.channels = 4,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SC8180X_SLAVE_LLCC,\n\t\t   SC8180X_SLAVE_GEM_NOC_SNOC }\n};\n\nstatic struct qcom_icc_node mas_qnm_mnoc_hf = {\n\t.name = \"mas_qnm_mnoc_hf\",\n\t.id = SC8180X_MASTER_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_LLCC }\n};\n\nstatic struct qcom_icc_node mas_qnm_mnoc_sf = {\n\t.name = \"mas_qnm_mnoc_sf\",\n\t.id = SC8180X_MASTER_MNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SC8180X_SLAVE_LLCC,\n\t\t   SC8180X_SLAVE_GEM_NOC_SNOC }\n};\n\nstatic struct qcom_icc_node mas_qnm_pcie = {\n\t.name = \"mas_qnm_pcie\",\n\t.id = SC8180X_MASTER_GEM_NOC_PCIE_SNOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SC8180X_SLAVE_LLCC,\n\t\t   SC8180X_SLAVE_GEM_NOC_SNOC }\n};\n\nstatic struct qcom_icc_node mas_qnm_snoc_gc = {\n\t.name = \"mas_qnm_snoc_gc\",\n\t.id = SC8180X_MASTER_SNOC_GC_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_LLCC }\n};\n\nstatic struct qcom_icc_node mas_qnm_snoc_sf = {\n\t.name = \"mas_qnm_snoc_sf\",\n\t.id = SC8180X_MASTER_SNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_LLCC }\n};\n\nstatic struct qcom_icc_node mas_qxm_ecc = {\n\t.name = \"mas_qxm_ecc\",\n\t.id = SC8180X_MASTER_ECC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_LLCC }\n};\n\nstatic struct qcom_icc_node mas_llcc_mc = {\n\t.name = \"mas_llcc_mc\",\n\t.id = SC8180X_MASTER_LLCC,\n\t.channels = 8,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_EBI_CH0 }\n};\n\nstatic struct qcom_icc_node mas_qhm_mnoc_cfg = {\n\t.name = \"mas_qhm_mnoc_cfg\",\n\t.id = SC8180X_MASTER_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_SERVICE_MNOC }\n};\n\nstatic struct qcom_icc_node mas_qxm_camnoc_hf0 = {\n\t.name = \"mas_qxm_camnoc_hf0\",\n\t.id = SC8180X_MASTER_CAMNOC_HF0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_MNOC_HF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_qxm_camnoc_hf1 = {\n\t.name = \"mas_qxm_camnoc_hf1\",\n\t.id = SC8180X_MASTER_CAMNOC_HF1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_MNOC_HF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_qxm_camnoc_sf = {\n\t.name = \"mas_qxm_camnoc_sf\",\n\t.id = SC8180X_MASTER_CAMNOC_SF,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_MNOC_SF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_qxm_mdp0 = {\n\t.name = \"mas_qxm_mdp0\",\n\t.id = SC8180X_MASTER_MDP_PORT0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_MNOC_HF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_qxm_mdp1 = {\n\t.name = \"mas_qxm_mdp1\",\n\t.id = SC8180X_MASTER_MDP_PORT1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_MNOC_HF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_qxm_rot = {\n\t.name = \"mas_qxm_rot\",\n\t.id = SC8180X_MASTER_ROTATOR,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_MNOC_SF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_qxm_venus0 = {\n\t.name = \"mas_qxm_venus0\",\n\t.id = SC8180X_MASTER_VIDEO_P0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_MNOC_SF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_qxm_venus1 = {\n\t.name = \"mas_qxm_venus1\",\n\t.id = SC8180X_MASTER_VIDEO_P1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_MNOC_SF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_qxm_venus_arm9 = {\n\t.name = \"mas_qxm_venus_arm9\",\n\t.id = SC8180X_MASTER_VIDEO_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_MNOC_SF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node mas_qhm_snoc_cfg = {\n\t.name = \"mas_qhm_snoc_cfg\",\n\t.id = SC8180X_MASTER_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_SERVICE_SNOC }\n};\n\nstatic struct qcom_icc_node mas_qnm_aggre1_noc = {\n\t.name = \"mas_qnm_aggre1_noc\",\n\t.id = SC8180X_A1NOC_SNOC_MAS,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 6,\n\t.links = { SC8180X_SLAVE_SNOC_GEM_NOC_SF,\n\t\t   SC8180X_SLAVE_PIMEM,\n\t\t   SC8180X_SLAVE_OCIMEM,\n\t\t   SC8180X_SLAVE_APPSS,\n\t\t   SC8180X_SNOC_CNOC_SLV,\n\t\t   SC8180X_SLAVE_QDSS_STM }\n};\n\nstatic struct qcom_icc_node mas_qnm_aggre2_noc = {\n\t.name = \"mas_qnm_aggre2_noc\",\n\t.id = SC8180X_A2NOC_SNOC_MAS,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 11,\n\t.links = { SC8180X_SLAVE_SNOC_GEM_NOC_SF,\n\t\t   SC8180X_SLAVE_PIMEM,\n\t\t   SC8180X_SLAVE_PCIE_3,\n\t\t   SC8180X_SLAVE_OCIMEM,\n\t\t   SC8180X_SLAVE_APPSS,\n\t\t   SC8180X_SLAVE_PCIE_2,\n\t\t   SC8180X_SNOC_CNOC_SLV,\n\t\t   SC8180X_SLAVE_PCIE_0,\n\t\t   SC8180X_SLAVE_PCIE_1,\n\t\t   SC8180X_SLAVE_TCU,\n\t\t   SC8180X_SLAVE_QDSS_STM }\n};\n\nstatic struct qcom_icc_node mas_qnm_gemnoc = {\n\t.name = \"mas_qnm_gemnoc\",\n\t.id = SC8180X_MASTER_GEM_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 6,\n\t.links = { SC8180X_SLAVE_PIMEM,\n\t\t   SC8180X_SLAVE_OCIMEM,\n\t\t   SC8180X_SLAVE_APPSS,\n\t\t   SC8180X_SNOC_CNOC_SLV,\n\t\t   SC8180X_SLAVE_TCU,\n\t\t   SC8180X_SLAVE_QDSS_STM }\n};\n\nstatic struct qcom_icc_node mas_qxm_pimem = {\n\t.name = \"mas_qxm_pimem\",\n\t.id = SC8180X_MASTER_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SC8180X_SLAVE_SNOC_GEM_NOC_GC,\n\t\t   SC8180X_SLAVE_OCIMEM }\n};\n\nstatic struct qcom_icc_node mas_xm_gic = {\n\t.name = \"mas_xm_gic\",\n\t.id = SC8180X_MASTER_GIC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SC8180X_SLAVE_SNOC_GEM_NOC_GC,\n\t\t   SC8180X_SLAVE_OCIMEM }\n};\n\nstatic struct qcom_icc_node mas_qup_core_0 = {\n\t.name = \"mas_qup_core_0\",\n\t.id = SC8180X_MASTER_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_QUP_CORE_0 }\n};\n\nstatic struct qcom_icc_node mas_qup_core_1 = {\n\t.name = \"mas_qup_core_1\",\n\t.id = SC8180X_MASTER_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_QUP_CORE_1 }\n};\n\nstatic struct qcom_icc_node mas_qup_core_2 = {\n\t.name = \"mas_qup_core_2\",\n\t.id = SC8180X_MASTER_QUP_CORE_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_SLAVE_QUP_CORE_2 }\n};\n\nstatic struct qcom_icc_node slv_qns_a1noc_snoc = {\n\t.name = \"slv_qns_a1noc_snoc\",\n\t.id = SC8180X_A1NOC_SNOC_SLV,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_A1NOC_SNOC_MAS }\n};\n\nstatic struct qcom_icc_node slv_srvc_aggre1_noc = {\n\t.name = \"slv_srvc_aggre1_noc\",\n\t.id = SC8180X_SLAVE_SERVICE_A1NOC,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qns_a2noc_snoc = {\n\t.name = \"slv_qns_a2noc_snoc\",\n\t.id = SC8180X_A2NOC_SNOC_SLV,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8180X_A2NOC_SNOC_MAS }\n};\n\nstatic struct qcom_icc_node slv_qns_pcie_mem_noc = {\n\t.name = \"slv_qns_pcie_mem_noc\",\n\t.id = SC8180X_SLAVE_ANOC_PCIE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_GEM_NOC_PCIE_SNOC }\n};\n\nstatic struct qcom_icc_node slv_srvc_aggre2_noc = {\n\t.name = \"slv_srvc_aggre2_noc\",\n\t.id = SC8180X_SLAVE_SERVICE_A2NOC,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qns_camnoc_uncomp = {\n\t.name = \"slv_qns_camnoc_uncomp\",\n\t.id = SC8180X_SLAVE_CAMNOC_UNCOMP,\n\t.channels = 1,\n\t.buswidth = 32\n};\n\nstatic struct qcom_icc_node slv_qns_cdsp_mem_noc = {\n\t.name = \"slv_qns_cdsp_mem_noc\",\n\t.id = SC8180X_SLAVE_CDSP_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_COMPUTE_NOC }\n};\n\nstatic struct qcom_icc_node slv_qhs_a1_noc_cfg = {\n\t.name = \"slv_qhs_a1_noc_cfg\",\n\t.id = SC8180X_SLAVE_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_A1NOC_CFG }\n};\n\nstatic struct qcom_icc_node slv_qhs_a2_noc_cfg = {\n\t.name = \"slv_qhs_a2_noc_cfg\",\n\t.id = SC8180X_SLAVE_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_A2NOC_CFG }\n};\n\nstatic struct qcom_icc_node slv_qhs_ahb2phy_refgen_center = {\n\t.name = \"slv_qhs_ahb2phy_refgen_center\",\n\t.id = SC8180X_SLAVE_AHB2PHY_CENTER,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_ahb2phy_refgen_east = {\n\t.name = \"slv_qhs_ahb2phy_refgen_east\",\n\t.id = SC8180X_SLAVE_AHB2PHY_EAST,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_ahb2phy_refgen_west = {\n\t.name = \"slv_qhs_ahb2phy_refgen_west\",\n\t.id = SC8180X_SLAVE_AHB2PHY_WEST,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_ahb2phy_south = {\n\t.name = \"slv_qhs_ahb2phy_south\",\n\t.id = SC8180X_SLAVE_AHB2PHY_SOUTH,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_aop = {\n\t.name = \"slv_qhs_aop\",\n\t.id = SC8180X_SLAVE_AOP,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_aoss = {\n\t.name = \"slv_qhs_aoss\",\n\t.id = SC8180X_SLAVE_AOSS,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_camera_cfg = {\n\t.name = \"slv_qhs_camera_cfg\",\n\t.id = SC8180X_SLAVE_CAMERA_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_clk_ctl = {\n\t.name = \"slv_qhs_clk_ctl\",\n\t.id = SC8180X_SLAVE_CLK_CTL,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_compute_dsp = {\n\t.name = \"slv_qhs_compute_dsp\",\n\t.id = SC8180X_SLAVE_CDSP_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_cpr_cx = {\n\t.name = \"slv_qhs_cpr_cx\",\n\t.id = SC8180X_SLAVE_RBCPR_CX_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_cpr_mmcx = {\n\t.name = \"slv_qhs_cpr_mmcx\",\n\t.id = SC8180X_SLAVE_RBCPR_MMCX_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_cpr_mx = {\n\t.name = \"slv_qhs_cpr_mx\",\n\t.id = SC8180X_SLAVE_RBCPR_MX_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_crypto0_cfg = {\n\t.name = \"slv_qhs_crypto0_cfg\",\n\t.id = SC8180X_SLAVE_CRYPTO_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_ddrss_cfg = {\n\t.name = \"slv_qhs_ddrss_cfg\",\n\t.id = SC8180X_SLAVE_CNOC_DDRSS,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_CNOC_DC_NOC }\n};\n\nstatic struct qcom_icc_node slv_qhs_display_cfg = {\n\t.name = \"slv_qhs_display_cfg\",\n\t.id = SC8180X_SLAVE_DISPLAY_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_emac_cfg = {\n\t.name = \"slv_qhs_emac_cfg\",\n\t.id = SC8180X_SLAVE_EMAC_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_glm = {\n\t.name = \"slv_qhs_glm\",\n\t.id = SC8180X_SLAVE_GLM,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_gpuss_cfg = {\n\t.name = \"slv_qhs_gpuss_cfg\",\n\t.id = SC8180X_SLAVE_GRAPHICS_3D_CFG,\n\t.channels = 1,\n\t.buswidth = 8\n};\n\nstatic struct qcom_icc_node slv_qhs_imem_cfg = {\n\t.name = \"slv_qhs_imem_cfg\",\n\t.id = SC8180X_SLAVE_IMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_ipa = {\n\t.name = \"slv_qhs_ipa\",\n\t.id = SC8180X_SLAVE_IPA_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_mnoc_cfg = {\n\t.name = \"slv_qhs_mnoc_cfg\",\n\t.id = SC8180X_SLAVE_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_CNOC_MNOC_CFG }\n};\n\nstatic struct qcom_icc_node slv_qhs_npu_cfg = {\n\t.name = \"slv_qhs_npu_cfg\",\n\t.id = SC8180X_SLAVE_NPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_pcie0_cfg = {\n\t.name = \"slv_qhs_pcie0_cfg\",\n\t.id = SC8180X_SLAVE_PCIE_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_pcie1_cfg = {\n\t.name = \"slv_qhs_pcie1_cfg\",\n\t.id = SC8180X_SLAVE_PCIE_1_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_pcie2_cfg = {\n\t.name = \"slv_qhs_pcie2_cfg\",\n\t.id = SC8180X_SLAVE_PCIE_2_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_pcie3_cfg = {\n\t.name = \"slv_qhs_pcie3_cfg\",\n\t.id = SC8180X_SLAVE_PCIE_3_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_pdm = {\n\t.name = \"slv_qhs_pdm\",\n\t.id = SC8180X_SLAVE_PDM,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_pimem_cfg = {\n\t.name = \"slv_qhs_pimem_cfg\",\n\t.id = SC8180X_SLAVE_PIMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_prng = {\n\t.name = \"slv_qhs_prng\",\n\t.id = SC8180X_SLAVE_PRNG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_qdss_cfg = {\n\t.name = \"slv_qhs_qdss_cfg\",\n\t.id = SC8180X_SLAVE_QDSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_qspi_0 = {\n\t.name = \"slv_qhs_qspi_0\",\n\t.id = SC8180X_SLAVE_QSPI_0,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_qspi_1 = {\n\t.name = \"slv_qhs_qspi_1\",\n\t.id = SC8180X_SLAVE_QSPI_1,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_qupv3_east0 = {\n\t.name = \"slv_qhs_qupv3_east0\",\n\t.id = SC8180X_SLAVE_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_qupv3_east1 = {\n\t.name = \"slv_qhs_qupv3_east1\",\n\t.id = SC8180X_SLAVE_QUP_2,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_qupv3_west = {\n\t.name = \"slv_qhs_qupv3_west\",\n\t.id = SC8180X_SLAVE_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_sdc2 = {\n\t.name = \"slv_qhs_sdc2\",\n\t.id = SC8180X_SLAVE_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_sdc4 = {\n\t.name = \"slv_qhs_sdc4\",\n\t.id = SC8180X_SLAVE_SDCC_4,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_security = {\n\t.name = \"slv_qhs_security\",\n\t.id = SC8180X_SLAVE_SECURITY,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_snoc_cfg = {\n\t.name = \"slv_qhs_snoc_cfg\",\n\t.id = SC8180X_SLAVE_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_SNOC_CFG }\n};\n\nstatic struct qcom_icc_node slv_qhs_spss_cfg = {\n\t.name = \"slv_qhs_spss_cfg\",\n\t.id = SC8180X_SLAVE_SPSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_tcsr = {\n\t.name = \"slv_qhs_tcsr\",\n\t.id = SC8180X_SLAVE_TCSR,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_tlmm_east = {\n\t.name = \"slv_qhs_tlmm_east\",\n\t.id = SC8180X_SLAVE_TLMM_EAST,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_tlmm_south = {\n\t.name = \"slv_qhs_tlmm_south\",\n\t.id = SC8180X_SLAVE_TLMM_SOUTH,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_tlmm_west = {\n\t.name = \"slv_qhs_tlmm_west\",\n\t.id = SC8180X_SLAVE_TLMM_WEST,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_tsif = {\n\t.name = \"slv_qhs_tsif\",\n\t.id = SC8180X_SLAVE_TSIF,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_ufs_card_cfg = {\n\t.name = \"slv_qhs_ufs_card_cfg\",\n\t.id = SC8180X_SLAVE_UFS_CARD_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_ufs_mem0_cfg = {\n\t.name = \"slv_qhs_ufs_mem0_cfg\",\n\t.id = SC8180X_SLAVE_UFS_MEM_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_ufs_mem1_cfg = {\n\t.name = \"slv_qhs_ufs_mem1_cfg\",\n\t.id = SC8180X_SLAVE_UFS_MEM_1_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_usb3_0 = {\n\t.name = \"slv_qhs_usb3_0\",\n\t.id = SC8180X_SLAVE_USB3,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_usb3_1 = {\n\t.name = \"slv_qhs_usb3_1\",\n\t.id = SC8180X_SLAVE_USB3_1,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_usb3_2 = {\n\t.name = \"slv_qhs_usb3_2\",\n\t.id = SC8180X_SLAVE_USB3_2,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_venus_cfg = {\n\t.name = \"slv_qhs_venus_cfg\",\n\t.id = SC8180X_SLAVE_VENUS_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_vsense_ctrl_cfg = {\n\t.name = \"slv_qhs_vsense_ctrl_cfg\",\n\t.id = SC8180X_SLAVE_VSENSE_CTRL_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_srvc_cnoc = {\n\t.name = \"slv_srvc_cnoc\",\n\t.id = SC8180X_SLAVE_SERVICE_CNOC,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_gemnoc = {\n\t.name = \"slv_qhs_gemnoc\",\n\t.id = SC8180X_SLAVE_GEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_GEM_NOC_CFG }\n};\n\nstatic struct qcom_icc_node slv_qhs_llcc = {\n\t.name = \"slv_qhs_llcc\",\n\t.id = SC8180X_SLAVE_LLCC_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_mdsp_ms_mpu_cfg = {\n\t.name = \"slv_qhs_mdsp_ms_mpu_cfg\",\n\t.id = SC8180X_SLAVE_MSS_PROC_MS_MPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qns_ecc = {\n\t.name = \"slv_qns_ecc\",\n\t.id = SC8180X_SLAVE_ECC,\n\t.channels = 1,\n\t.buswidth = 32\n};\n\nstatic struct qcom_icc_node slv_qns_gem_noc_snoc = {\n\t.name = \"slv_qns_gem_noc_snoc\",\n\t.id = SC8180X_SLAVE_GEM_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_GEM_NOC_SNOC }\n};\n\nstatic struct qcom_icc_node slv_qns_llcc = {\n\t.name = \"slv_qns_llcc\",\n\t.id = SC8180X_SLAVE_LLCC,\n\t.channels = 8,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_LLCC }\n};\n\nstatic struct qcom_icc_node slv_srvc_gemnoc = {\n\t.name = \"slv_srvc_gemnoc\",\n\t.id = SC8180X_SLAVE_SERVICE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_srvc_gemnoc1 = {\n\t.name = \"slv_srvc_gemnoc1\",\n\t.id = SC8180X_SLAVE_SERVICE_GEM_NOC_1,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_ebi = {\n\t.name = \"slv_ebi\",\n\t.id = SC8180X_SLAVE_EBI_CH0,\n\t.channels = 8,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qns2_mem_noc = {\n\t.name = \"slv_qns2_mem_noc\",\n\t.id = SC8180X_SLAVE_MNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_MNOC_SF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node slv_qns_mem_noc_hf = {\n\t.name = \"slv_qns_mem_noc_hf\",\n\t.id = SC8180X_SLAVE_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_MNOC_HF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node slv_srvc_mnoc = {\n\t.name = \"slv_srvc_mnoc\",\n\t.id = SC8180X_SLAVE_SERVICE_MNOC,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qhs_apss = {\n\t.name = \"slv_qhs_apss\",\n\t.id = SC8180X_SLAVE_APPSS,\n\t.channels = 1,\n\t.buswidth = 8\n};\n\nstatic struct qcom_icc_node slv_qns_cnoc = {\n\t.name = \"slv_qns_cnoc\",\n\t.id = SC8180X_SNOC_CNOC_SLV,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_SNOC_CNOC_MAS }\n};\n\nstatic struct qcom_icc_node slv_qns_gemnoc_gc = {\n\t.name = \"slv_qns_gemnoc_gc\",\n\t.id = SC8180X_SLAVE_SNOC_GEM_NOC_GC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_SNOC_GC_MEM_NOC }\n};\n\nstatic struct qcom_icc_node slv_qns_gemnoc_sf = {\n\t.name = \"slv_qns_gemnoc_sf\",\n\t.id = SC8180X_SLAVE_SNOC_GEM_NOC_SF,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SC8180X_MASTER_SNOC_SF_MEM_NOC }\n};\n\nstatic struct qcom_icc_node slv_qxs_imem = {\n\t.name = \"slv_qxs_imem\",\n\t.id = SC8180X_SLAVE_OCIMEM,\n\t.channels = 1,\n\t.buswidth = 8\n};\n\nstatic struct qcom_icc_node slv_qxs_pimem = {\n\t.name = \"slv_qxs_pimem\",\n\t.id = SC8180X_SLAVE_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8\n};\n\nstatic struct qcom_icc_node slv_srvc_snoc = {\n\t.name = \"slv_srvc_snoc\",\n\t.id = SC8180X_SLAVE_SERVICE_SNOC,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_xs_pcie_0 = {\n\t.name = \"slv_xs_pcie_0\",\n\t.id = SC8180X_SLAVE_PCIE_0,\n\t.channels = 1,\n\t.buswidth = 8\n};\n\nstatic struct qcom_icc_node slv_xs_pcie_1 = {\n\t.name = \"slv_xs_pcie_1\",\n\t.id = SC8180X_SLAVE_PCIE_1,\n\t.channels = 1,\n\t.buswidth = 8\n};\n\nstatic struct qcom_icc_node slv_xs_pcie_2 = {\n\t.name = \"slv_xs_pcie_2\",\n\t.id = SC8180X_SLAVE_PCIE_2,\n\t.channels = 1,\n\t.buswidth = 8\n};\n\nstatic struct qcom_icc_node slv_xs_pcie_3 = {\n\t.name = \"slv_xs_pcie_3\",\n\t.id = SC8180X_SLAVE_PCIE_3,\n\t.channels = 1,\n\t.buswidth = 8\n};\n\nstatic struct qcom_icc_node slv_xs_qdss_stm = {\n\t.name = \"slv_xs_qdss_stm\",\n\t.id = SC8180X_SLAVE_QDSS_STM,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_xs_sys_tcu_cfg = {\n\t.name = \"slv_xs_sys_tcu_cfg\",\n\t.id = SC8180X_SLAVE_TCU,\n\t.channels = 1,\n\t.buswidth = 8\n};\n\nstatic struct qcom_icc_node slv_qup_core_0 = {\n\t.name = \"slv_qup_core_0\",\n\t.id = SC8180X_SLAVE_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qup_core_1 = {\n\t.name = \"slv_qup_core_1\",\n\t.id = SC8180X_SLAVE_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_node slv_qup_core_2 = {\n\t.name = \"slv_qup_core_2\",\n\t.id = SC8180X_SLAVE_QUP_CORE_2,\n\t.channels = 1,\n\t.buswidth = 4\n};\n\nstatic struct qcom_icc_bcm bcm_acv = {\n\t.name = \"ACV\",\n\t.enable_mask = BIT(3),\n\t.num_nodes = 1,\n\t.nodes = { &slv_ebi }\n};\n\nstatic struct qcom_icc_bcm bcm_mc0 = {\n\t.name = \"MC0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &slv_ebi }\n};\n\nstatic struct qcom_icc_bcm bcm_sh0 = {\n\t.name = \"SH0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &slv_qns_llcc }\n};\n\nstatic struct qcom_icc_bcm bcm_mm0 = {\n\t.name = \"MM0\",\n\t.num_nodes = 1,\n\t.nodes = { &slv_qns_mem_noc_hf }\n};\n\nstatic struct qcom_icc_bcm bcm_co0 = {\n\t.name = \"CO0\",\n\t.num_nodes = 1,\n\t.nodes = { &slv_qns_cdsp_mem_noc }\n};\n\nstatic struct qcom_icc_bcm bcm_ce0 = {\n\t.name = \"CE0\",\n\t.num_nodes = 1,\n\t.nodes = { &mas_qxm_crypto }\n};\n\nstatic struct qcom_icc_bcm bcm_cn0 = {\n\t.name = \"CN0\",\n\t.keepalive = true,\n\t.num_nodes = 57,\n\t.nodes = { &mas_qnm_snoc,\n\t\t   &slv_qhs_a1_noc_cfg,\n\t\t   &slv_qhs_a2_noc_cfg,\n\t\t   &slv_qhs_ahb2phy_refgen_center,\n\t\t   &slv_qhs_ahb2phy_refgen_east,\n\t\t   &slv_qhs_ahb2phy_refgen_west,\n\t\t   &slv_qhs_ahb2phy_south,\n\t\t   &slv_qhs_aop,\n\t\t   &slv_qhs_aoss,\n\t\t   &slv_qhs_camera_cfg,\n\t\t   &slv_qhs_clk_ctl,\n\t\t   &slv_qhs_compute_dsp,\n\t\t   &slv_qhs_cpr_cx,\n\t\t   &slv_qhs_cpr_mmcx,\n\t\t   &slv_qhs_cpr_mx,\n\t\t   &slv_qhs_crypto0_cfg,\n\t\t   &slv_qhs_ddrss_cfg,\n\t\t   &slv_qhs_display_cfg,\n\t\t   &slv_qhs_emac_cfg,\n\t\t   &slv_qhs_glm,\n\t\t   &slv_qhs_gpuss_cfg,\n\t\t   &slv_qhs_imem_cfg,\n\t\t   &slv_qhs_ipa,\n\t\t   &slv_qhs_mnoc_cfg,\n\t\t   &slv_qhs_npu_cfg,\n\t\t   &slv_qhs_pcie0_cfg,\n\t\t   &slv_qhs_pcie1_cfg,\n\t\t   &slv_qhs_pcie2_cfg,\n\t\t   &slv_qhs_pcie3_cfg,\n\t\t   &slv_qhs_pdm,\n\t\t   &slv_qhs_pimem_cfg,\n\t\t   &slv_qhs_prng,\n\t\t   &slv_qhs_qdss_cfg,\n\t\t   &slv_qhs_qspi_0,\n\t\t   &slv_qhs_qspi_1,\n\t\t   &slv_qhs_qupv3_east0,\n\t\t   &slv_qhs_qupv3_east1,\n\t\t   &slv_qhs_qupv3_west,\n\t\t   &slv_qhs_sdc2,\n\t\t   &slv_qhs_sdc4,\n\t\t   &slv_qhs_security,\n\t\t   &slv_qhs_snoc_cfg,\n\t\t   &slv_qhs_spss_cfg,\n\t\t   &slv_qhs_tcsr,\n\t\t   &slv_qhs_tlmm_east,\n\t\t   &slv_qhs_tlmm_south,\n\t\t   &slv_qhs_tlmm_west,\n\t\t   &slv_qhs_tsif,\n\t\t   &slv_qhs_ufs_card_cfg,\n\t\t   &slv_qhs_ufs_mem0_cfg,\n\t\t   &slv_qhs_ufs_mem1_cfg,\n\t\t   &slv_qhs_usb3_0,\n\t\t   &slv_qhs_usb3_1,\n\t\t   &slv_qhs_usb3_2,\n\t\t   &slv_qhs_venus_cfg,\n\t\t   &slv_qhs_vsense_ctrl_cfg,\n\t\t   &slv_srvc_cnoc }\n};\n\nstatic struct qcom_icc_bcm bcm_mm1 = {\n\t.name = \"MM1\",\n\t.num_nodes = 7,\n\t.nodes = { &mas_qxm_camnoc_hf0_uncomp,\n\t\t   &mas_qxm_camnoc_hf1_uncomp,\n\t\t   &mas_qxm_camnoc_sf_uncomp,\n\t\t   &mas_qxm_camnoc_hf0,\n\t\t   &mas_qxm_camnoc_hf1,\n\t\t   &mas_qxm_mdp0,\n\t\t   &mas_qxm_mdp1 }\n};\n\nstatic struct qcom_icc_bcm bcm_qup0 = {\n\t.name = \"QUP0\",\n\t.num_nodes = 3,\n\t.nodes = { &mas_qup_core_0,\n\t\t   &mas_qup_core_1,\n\t\t   &mas_qup_core_2 }\n};\n\nstatic struct qcom_icc_bcm bcm_sh2 = {\n\t.name = \"SH2\",\n\t.num_nodes = 1,\n\t.nodes = { &slv_qns_gem_noc_snoc }\n};\n\nstatic struct qcom_icc_bcm bcm_mm2 = {\n\t.name = \"MM2\",\n\t.num_nodes = 6,\n\t.nodes = { &mas_qxm_camnoc_sf,\n\t\t   &mas_qxm_rot,\n\t\t   &mas_qxm_venus0,\n\t\t   &mas_qxm_venus1,\n\t\t   &mas_qxm_venus_arm9,\n\t\t   &slv_qns2_mem_noc }\n};\n\nstatic struct qcom_icc_bcm bcm_sh3 = {\n\t.name = \"SH3\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &mas_acm_apps }\n};\n\nstatic struct qcom_icc_bcm bcm_sn0 = {\n\t.name = \"SN0\",\n\t.nodes = { &slv_qns_gemnoc_sf }\n};\n\nstatic struct qcom_icc_bcm bcm_sn1 = {\n\t.name = \"SN1\",\n\t.nodes = { &slv_qxs_imem }\n};\n\nstatic struct qcom_icc_bcm bcm_sn2 = {\n\t.name = \"SN2\",\n\t.keepalive = true,\n\t.nodes = { &slv_qns_gemnoc_gc }\n};\n\nstatic struct qcom_icc_bcm bcm_co2 = {\n\t.name = \"CO2\",\n\t.nodes = { &mas_qnm_npu }\n};\n\nstatic struct qcom_icc_bcm bcm_sn3 = {\n\t.name = \"SN3\",\n\t.keepalive = true,\n\t.nodes = { &slv_srvc_aggre1_noc,\n\t\t  &slv_qns_cnoc }\n};\n\nstatic struct qcom_icc_bcm bcm_sn4 = {\n\t.name = \"SN4\",\n\t.nodes = { &slv_qxs_pimem }\n};\n\nstatic struct qcom_icc_bcm bcm_sn8 = {\n\t.name = \"SN8\",\n\t.num_nodes = 4,\n\t.nodes = { &slv_xs_pcie_0,\n\t\t   &slv_xs_pcie_1,\n\t\t   &slv_xs_pcie_2,\n\t\t   &slv_xs_pcie_3 }\n};\n\nstatic struct qcom_icc_bcm bcm_sn9 = {\n\t.name = \"SN9\",\n\t.num_nodes = 1,\n\t.nodes = { &mas_qnm_aggre1_noc }\n};\n\nstatic struct qcom_icc_bcm bcm_sn11 = {\n\t.name = \"SN11\",\n\t.num_nodes = 1,\n\t.nodes = { &mas_qnm_aggre2_noc }\n};\n\nstatic struct qcom_icc_bcm bcm_sn14 = {\n\t.name = \"SN14\",\n\t.num_nodes = 1,\n\t.nodes = { &slv_qns_pcie_mem_noc }\n};\n\nstatic struct qcom_icc_bcm bcm_sn15 = {\n\t.name = \"SN15\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &mas_qnm_gemnoc }\n};\n\nstatic struct qcom_icc_bcm * const aggre1_noc_bcms[] = {\n\t&bcm_sn3,\n\t&bcm_ce0,\n};\n\nstatic struct qcom_icc_bcm * const aggre2_noc_bcms[] = {\n\t&bcm_sn14,\n\t&bcm_ce0,\n};\n\nstatic struct qcom_icc_bcm * const camnoc_virt_bcms[] = {\n\t&bcm_mm1,\n};\n\nstatic struct qcom_icc_bcm * const compute_noc_bcms[] = {\n\t&bcm_co0,\n\t&bcm_co2,\n};\n\nstatic struct qcom_icc_bcm * const config_noc_bcms[] = {\n\t&bcm_cn0,\n};\n\nstatic struct qcom_icc_bcm * const gem_noc_bcms[] = {\n\t&bcm_sh0,\n\t&bcm_sh2,\n\t&bcm_sh3,\n};\n\nstatic struct qcom_icc_bcm * const mc_virt_bcms[] = {\n\t&bcm_mc0,\n\t&bcm_acv,\n};\n\nstatic struct qcom_icc_bcm * const mmss_noc_bcms[] = {\n\t&bcm_mm0,\n\t&bcm_mm1,\n\t&bcm_mm2,\n};\n\nstatic struct qcom_icc_bcm * const system_noc_bcms[] = {\n\t&bcm_sn0,\n\t&bcm_sn1,\n\t&bcm_sn2,\n\t&bcm_sn3,\n\t&bcm_sn4,\n\t&bcm_sn8,\n\t&bcm_sn9,\n\t&bcm_sn11,\n\t&bcm_sn15,\n};\n\nstatic struct qcom_icc_node * const aggre1_noc_nodes[] = {\n\t[MASTER_A1NOC_CFG] = &mas_qhm_a1noc_cfg,\n\t[MASTER_UFS_CARD] = &mas_xm_ufs_card,\n\t[MASTER_UFS_GEN4] = &mas_xm_ufs_g4,\n\t[MASTER_UFS_MEM] = &mas_xm_ufs_mem,\n\t[MASTER_USB3] = &mas_xm_usb3_0,\n\t[MASTER_USB3_1] = &mas_xm_usb3_1,\n\t[MASTER_USB3_2] = &mas_xm_usb3_2,\n\t[A1NOC_SNOC_SLV] = &slv_qns_a1noc_snoc,\n\t[SLAVE_SERVICE_A1NOC] = &slv_srvc_aggre1_noc,\n};\n\nstatic struct qcom_icc_node * const aggre2_noc_nodes[] = {\n\t[MASTER_A2NOC_CFG] = &mas_qhm_a2noc_cfg,\n\t[MASTER_QDSS_BAM] = &mas_qhm_qdss_bam,\n\t[MASTER_QSPI_0] = &mas_qhm_qspi,\n\t[MASTER_QSPI_1] = &mas_qhm_qspi1,\n\t[MASTER_QUP_0] = &mas_qhm_qup0,\n\t[MASTER_QUP_1] = &mas_qhm_qup1,\n\t[MASTER_QUP_2] = &mas_qhm_qup2,\n\t[MASTER_SENSORS_AHB] = &mas_qhm_sensorss_ahb,\n\t[MASTER_CRYPTO_CORE_0] = &mas_qxm_crypto,\n\t[MASTER_IPA] = &mas_qxm_ipa,\n\t[MASTER_EMAC] = &mas_xm_emac,\n\t[MASTER_PCIE] = &mas_xm_pcie3_0,\n\t[MASTER_PCIE_1] = &mas_xm_pcie3_1,\n\t[MASTER_PCIE_2] = &mas_xm_pcie3_2,\n\t[MASTER_PCIE_3] = &mas_xm_pcie3_3,\n\t[MASTER_QDSS_ETR] = &mas_xm_qdss_etr,\n\t[MASTER_SDCC_2] = &mas_xm_sdc2,\n\t[MASTER_SDCC_4] = &mas_xm_sdc4,\n\t[A2NOC_SNOC_SLV] = &slv_qns_a2noc_snoc,\n\t[SLAVE_ANOC_PCIE_GEM_NOC] = &slv_qns_pcie_mem_noc,\n\t[SLAVE_SERVICE_A2NOC] = &slv_srvc_aggre2_noc,\n};\n\nstatic struct qcom_icc_node * const camnoc_virt_nodes[] = {\n\t[MASTER_CAMNOC_HF0_UNCOMP] = &mas_qxm_camnoc_hf0_uncomp,\n\t[MASTER_CAMNOC_HF1_UNCOMP] = &mas_qxm_camnoc_hf1_uncomp,\n\t[MASTER_CAMNOC_SF_UNCOMP] = &mas_qxm_camnoc_sf_uncomp,\n\t[SLAVE_CAMNOC_UNCOMP] = &slv_qns_camnoc_uncomp,\n};\n\nstatic struct qcom_icc_node * const compute_noc_nodes[] = {\n\t[MASTER_NPU] = &mas_qnm_npu,\n\t[SLAVE_CDSP_MEM_NOC] = &slv_qns_cdsp_mem_noc,\n};\n\nstatic struct qcom_icc_node * const config_noc_nodes[] = {\n\t[SNOC_CNOC_MAS] = &mas_qnm_snoc,\n\t[SLAVE_A1NOC_CFG] = &slv_qhs_a1_noc_cfg,\n\t[SLAVE_A2NOC_CFG] = &slv_qhs_a2_noc_cfg,\n\t[SLAVE_AHB2PHY_CENTER] = &slv_qhs_ahb2phy_refgen_center,\n\t[SLAVE_AHB2PHY_EAST] = &slv_qhs_ahb2phy_refgen_east,\n\t[SLAVE_AHB2PHY_WEST] = &slv_qhs_ahb2phy_refgen_west,\n\t[SLAVE_AHB2PHY_SOUTH] = &slv_qhs_ahb2phy_south,\n\t[SLAVE_AOP] = &slv_qhs_aop,\n\t[SLAVE_AOSS] = &slv_qhs_aoss,\n\t[SLAVE_CAMERA_CFG] = &slv_qhs_camera_cfg,\n\t[SLAVE_CLK_CTL] = &slv_qhs_clk_ctl,\n\t[SLAVE_CDSP_CFG] = &slv_qhs_compute_dsp,\n\t[SLAVE_RBCPR_CX_CFG] = &slv_qhs_cpr_cx,\n\t[SLAVE_RBCPR_MMCX_CFG] = &slv_qhs_cpr_mmcx,\n\t[SLAVE_RBCPR_MX_CFG] = &slv_qhs_cpr_mx,\n\t[SLAVE_CRYPTO_0_CFG] = &slv_qhs_crypto0_cfg,\n\t[SLAVE_CNOC_DDRSS] = &slv_qhs_ddrss_cfg,\n\t[SLAVE_DISPLAY_CFG] = &slv_qhs_display_cfg,\n\t[SLAVE_EMAC_CFG] = &slv_qhs_emac_cfg,\n\t[SLAVE_GLM] = &slv_qhs_glm,\n\t[SLAVE_GRAPHICS_3D_CFG] = &slv_qhs_gpuss_cfg,\n\t[SLAVE_IMEM_CFG] = &slv_qhs_imem_cfg,\n\t[SLAVE_IPA_CFG] = &slv_qhs_ipa,\n\t[SLAVE_CNOC_MNOC_CFG] = &slv_qhs_mnoc_cfg,\n\t[SLAVE_NPU_CFG] = &slv_qhs_npu_cfg,\n\t[SLAVE_PCIE_0_CFG] = &slv_qhs_pcie0_cfg,\n\t[SLAVE_PCIE_1_CFG] = &slv_qhs_pcie1_cfg,\n\t[SLAVE_PCIE_2_CFG] = &slv_qhs_pcie2_cfg,\n\t[SLAVE_PCIE_3_CFG] = &slv_qhs_pcie3_cfg,\n\t[SLAVE_PDM] = &slv_qhs_pdm,\n\t[SLAVE_PIMEM_CFG] = &slv_qhs_pimem_cfg,\n\t[SLAVE_PRNG] = &slv_qhs_prng,\n\t[SLAVE_QDSS_CFG] = &slv_qhs_qdss_cfg,\n\t[SLAVE_QSPI_0] = &slv_qhs_qspi_0,\n\t[SLAVE_QSPI_1] = &slv_qhs_qspi_1,\n\t[SLAVE_QUP_1] = &slv_qhs_qupv3_east0,\n\t[SLAVE_QUP_2] = &slv_qhs_qupv3_east1,\n\t[SLAVE_QUP_0] = &slv_qhs_qupv3_west,\n\t[SLAVE_SDCC_2] = &slv_qhs_sdc2,\n\t[SLAVE_SDCC_4] = &slv_qhs_sdc4,\n\t[SLAVE_SECURITY] = &slv_qhs_security,\n\t[SLAVE_SNOC_CFG] = &slv_qhs_snoc_cfg,\n\t[SLAVE_SPSS_CFG] = &slv_qhs_spss_cfg,\n\t[SLAVE_TCSR] = &slv_qhs_tcsr,\n\t[SLAVE_TLMM_EAST] = &slv_qhs_tlmm_east,\n\t[SLAVE_TLMM_SOUTH] = &slv_qhs_tlmm_south,\n\t[SLAVE_TLMM_WEST] = &slv_qhs_tlmm_west,\n\t[SLAVE_TSIF] = &slv_qhs_tsif,\n\t[SLAVE_UFS_CARD_CFG] = &slv_qhs_ufs_card_cfg,\n\t[SLAVE_UFS_MEM_0_CFG] = &slv_qhs_ufs_mem0_cfg,\n\t[SLAVE_UFS_MEM_1_CFG] = &slv_qhs_ufs_mem1_cfg,\n\t[SLAVE_USB3] = &slv_qhs_usb3_0,\n\t[SLAVE_USB3_1] = &slv_qhs_usb3_1,\n\t[SLAVE_USB3_2] = &slv_qhs_usb3_2,\n\t[SLAVE_VENUS_CFG] = &slv_qhs_venus_cfg,\n\t[SLAVE_VSENSE_CTRL_CFG] = &slv_qhs_vsense_ctrl_cfg,\n\t[SLAVE_SERVICE_CNOC] = &slv_srvc_cnoc,\n};\n\nstatic struct qcom_icc_node * const dc_noc_nodes[] = {\n\t[MASTER_CNOC_DC_NOC] = &mas_qhm_cnoc_dc_noc,\n\t[SLAVE_GEM_NOC_CFG] = &slv_qhs_gemnoc,\n\t[SLAVE_LLCC_CFG] = &slv_qhs_llcc,\n};\n\nstatic struct qcom_icc_node * const gem_noc_nodes[] = {\n\t[MASTER_AMPSS_M0] = &mas_acm_apps,\n\t[MASTER_GPU_TCU] = &mas_acm_gpu_tcu,\n\t[MASTER_SYS_TCU] = &mas_acm_sys_tcu,\n\t[MASTER_GEM_NOC_CFG] = &mas_qhm_gemnoc_cfg,\n\t[MASTER_COMPUTE_NOC] = &mas_qnm_cmpnoc,\n\t[MASTER_GRAPHICS_3D] = &mas_qnm_gpu,\n\t[MASTER_MNOC_HF_MEM_NOC] = &mas_qnm_mnoc_hf,\n\t[MASTER_MNOC_SF_MEM_NOC] = &mas_qnm_mnoc_sf,\n\t[MASTER_GEM_NOC_PCIE_SNOC] = &mas_qnm_pcie,\n\t[MASTER_SNOC_GC_MEM_NOC] = &mas_qnm_snoc_gc,\n\t[MASTER_SNOC_SF_MEM_NOC] = &mas_qnm_snoc_sf,\n\t[MASTER_ECC] = &mas_qxm_ecc,\n\t[SLAVE_MSS_PROC_MS_MPU_CFG] = &slv_qhs_mdsp_ms_mpu_cfg,\n\t[SLAVE_ECC] = &slv_qns_ecc,\n\t[SLAVE_GEM_NOC_SNOC] = &slv_qns_gem_noc_snoc,\n\t[SLAVE_LLCC] = &slv_qns_llcc,\n\t[SLAVE_SERVICE_GEM_NOC] = &slv_srvc_gemnoc,\n\t[SLAVE_SERVICE_GEM_NOC_1] = &slv_srvc_gemnoc1,\n};\n\nstatic struct qcom_icc_node * const mc_virt_nodes[] = {\n\t[MASTER_LLCC] = &mas_llcc_mc,\n\t[SLAVE_EBI_CH0] = &slv_ebi,\n};\n\nstatic struct qcom_icc_node * const mmss_noc_nodes[] = {\n\t[MASTER_CNOC_MNOC_CFG] = &mas_qhm_mnoc_cfg,\n\t[MASTER_CAMNOC_HF0] = &mas_qxm_camnoc_hf0,\n\t[MASTER_CAMNOC_HF1] = &mas_qxm_camnoc_hf1,\n\t[MASTER_CAMNOC_SF] = &mas_qxm_camnoc_sf,\n\t[MASTER_MDP_PORT0] = &mas_qxm_mdp0,\n\t[MASTER_MDP_PORT1] = &mas_qxm_mdp1,\n\t[MASTER_ROTATOR] = &mas_qxm_rot,\n\t[MASTER_VIDEO_P0] = &mas_qxm_venus0,\n\t[MASTER_VIDEO_P1] = &mas_qxm_venus1,\n\t[MASTER_VIDEO_PROC] = &mas_qxm_venus_arm9,\n\t[SLAVE_MNOC_SF_MEM_NOC] = &slv_qns2_mem_noc,\n\t[SLAVE_MNOC_HF_MEM_NOC] = &slv_qns_mem_noc_hf,\n\t[SLAVE_SERVICE_MNOC] = &slv_srvc_mnoc,\n};\n\nstatic struct qcom_icc_node * const system_noc_nodes[] = {\n\t[MASTER_SNOC_CFG] = &mas_qhm_snoc_cfg,\n\t[A1NOC_SNOC_MAS] = &mas_qnm_aggre1_noc,\n\t[A2NOC_SNOC_MAS] = &mas_qnm_aggre2_noc,\n\t[MASTER_GEM_NOC_SNOC] = &mas_qnm_gemnoc,\n\t[MASTER_PIMEM] = &mas_qxm_pimem,\n\t[MASTER_GIC] = &mas_xm_gic,\n\t[SLAVE_APPSS] = &slv_qhs_apss,\n\t[SNOC_CNOC_SLV] = &slv_qns_cnoc,\n\t[SLAVE_SNOC_GEM_NOC_GC] = &slv_qns_gemnoc_gc,\n\t[SLAVE_SNOC_GEM_NOC_SF] = &slv_qns_gemnoc_sf,\n\t[SLAVE_OCIMEM] = &slv_qxs_imem,\n\t[SLAVE_PIMEM] = &slv_qxs_pimem,\n\t[SLAVE_SERVICE_SNOC] = &slv_srvc_snoc,\n\t[SLAVE_QDSS_STM] = &slv_xs_qdss_stm,\n\t[SLAVE_TCU] = &slv_xs_sys_tcu_cfg,\n};\n\nstatic const struct qcom_icc_desc sc8180x_aggre1_noc = {\n\t.nodes = aggre1_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre1_noc_nodes),\n\t.bcms = aggre1_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre1_noc_bcms),\n};\n\nstatic const struct qcom_icc_desc sc8180x_aggre2_noc = {\n\t.nodes = aggre2_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre2_noc_nodes),\n\t.bcms = aggre2_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre2_noc_bcms),\n};\n\nstatic const struct qcom_icc_desc sc8180x_camnoc_virt = {\n\t.nodes = camnoc_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(camnoc_virt_nodes),\n\t.bcms = camnoc_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(camnoc_virt_bcms),\n};\n\nstatic const struct qcom_icc_desc sc8180x_compute_noc = {\n\t.nodes = compute_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(compute_noc_nodes),\n\t.bcms = compute_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(compute_noc_bcms),\n};\n\nstatic const struct qcom_icc_desc sc8180x_config_noc = {\n\t.nodes = config_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(config_noc_nodes),\n\t.bcms = config_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(config_noc_bcms),\n};\n\nstatic const struct qcom_icc_desc sc8180x_dc_noc = {\n\t.nodes = dc_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(dc_noc_nodes),\n};\n\nstatic const struct qcom_icc_desc sc8180x_gem_noc  = {\n\t.nodes = gem_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(gem_noc_nodes),\n\t.bcms = gem_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(gem_noc_bcms),\n};\n\nstatic const struct qcom_icc_desc sc8180x_mc_virt  = {\n\t.nodes = mc_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(mc_virt_nodes),\n\t.bcms = mc_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(mc_virt_bcms),\n};\n\nstatic const struct qcom_icc_desc sc8180x_mmss_noc  = {\n\t.nodes = mmss_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(mmss_noc_nodes),\n\t.bcms = mmss_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(mmss_noc_bcms),\n};\n\nstatic const struct qcom_icc_desc sc8180x_system_noc  = {\n\t.nodes = system_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(system_noc_nodes),\n\t.bcms = system_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(system_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const qup_virt_bcms[] = {\n\t&bcm_qup0,\n};\n\nstatic struct qcom_icc_node * const qup_virt_nodes[] = {\n\t[MASTER_QUP_CORE_0] = &mas_qup_core_0,\n\t[MASTER_QUP_CORE_1] = &mas_qup_core_1,\n\t[MASTER_QUP_CORE_2] = &mas_qup_core_2,\n\t[SLAVE_QUP_CORE_0] = &slv_qup_core_0,\n\t[SLAVE_QUP_CORE_1] = &slv_qup_core_1,\n\t[SLAVE_QUP_CORE_2] = &slv_qup_core_2,\n};\n\nstatic const struct qcom_icc_desc sc8180x_qup_virt = {\n\t.nodes = qup_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(qup_virt_nodes),\n\t.bcms = qup_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(qup_virt_bcms),\n};\n\nstatic const struct of_device_id qnoc_of_match[] = {\n\t{ .compatible = \"qcom,sc8180x-aggre1-noc\", .data = &sc8180x_aggre1_noc },\n\t{ .compatible = \"qcom,sc8180x-aggre2-noc\", .data = &sc8180x_aggre2_noc },\n\t{ .compatible = \"qcom,sc8180x-camnoc-virt\", .data = &sc8180x_camnoc_virt },\n\t{ .compatible = \"qcom,sc8180x-compute-noc\", .data = &sc8180x_compute_noc, },\n\t{ .compatible = \"qcom,sc8180x-config-noc\", .data = &sc8180x_config_noc },\n\t{ .compatible = \"qcom,sc8180x-dc-noc\", .data = &sc8180x_dc_noc },\n\t{ .compatible = \"qcom,sc8180x-gem-noc\", .data = &sc8180x_gem_noc },\n\t{ .compatible = \"qcom,sc8180x-mc-virt\", .data = &sc8180x_mc_virt },\n\t{ .compatible = \"qcom,sc8180x-mmss-noc\", .data = &sc8180x_mmss_noc },\n\t{ .compatible = \"qcom,sc8180x-qup-virt\", .data = &sc8180x_qup_virt },\n\t{ .compatible = \"qcom,sc8180x-system-noc\", .data = &sc8180x_system_noc },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, qnoc_of_match);\n\nstatic struct platform_driver qnoc_driver = {\n\t.probe = qcom_icc_rpmh_probe,\n\t.remove = qcom_icc_rpmh_remove,\n\t.driver = {\n\t\t.name = \"qnoc-sc8180x\",\n\t\t.of_match_table = qnoc_of_match,\n\t\t.sync_state = icc_sync_state,\n\t},\n};\nmodule_platform_driver(qnoc_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm sc8180x NoC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}