$date
	Mon Apr 10 20:07:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module AND2_TB $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var integer 32 $ i [31:0] $end
$scope module UUT_and2 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
0"
0!
$end
#200
1#
b1 $
#400
1"
0#
b10 $
#600
1!
1#
b11 $
#800
b100 $
