INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/PIPO_Shift_Reg/PIPO_Shift_Reg.srcs/sources_1/new/pipo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/PIPO_Shift_Reg/PIPO_Shift_Reg.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
