{"Source Block": ["oh/src/mio/hdl/mio_if.v@70:80@HdlStmAssign", "   // End of automatics\n   /*AUTOINPUT*/\n\n   // pass throughs\n   assign rx_wait_out   = wait_in;\n   assign access_out    = rx_access_in;\n   assign tx_access_out = access_in;\n   assign wait_out      = tx_wait_in;\n   \n   // adapter for PW-->MPW width (MPW>=PW)\n   // shift up data on msbfirst shift \n"], "Clone Blocks": [["oh/src/mio/hdl/mio_if.v@69:79", "   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n\n   // pass throughs\n   assign rx_wait_out   = wait_in;\n   assign access_out    = rx_access_in;\n   assign tx_access_out = access_in;\n   assign wait_out      = tx_wait_in;\n   \n   // adapter for PW-->MPW width (MPW>=PW)\n"]], "Diff Content": {"Delete": [[75, "   assign access_out    = rx_access_in;\n"]], "Add": []}}