<root><simulation><result_generated_time />2023-11-08 03:19:44<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 57, 'IX': 57, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 147456, 'I': 415872, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 277.98337950138506, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 28, 'OX': 28, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 8)], [('FX', 3), ('FY', 3), ('C', 128), ('K', 4)], []]<I />[[('K', 4), ('K', 8), ('FX', 3), ('FY', 3)], [('C', 128), ('K', 4)], []]<O />[[('K', 4), ('K', 8), ('FX', 3), ('FY', 3), ('C', 128)], [('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 1, 1, 1], 'I': [1.0, 69.5, 4.0, 1.0], 'O': [1.0, 1152, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 1179648, 1179648], 'I': [72, 3326976, 3326976], 'O': [256, 802816, 802816], 'O_partial': [256, 0, 0], 'O_final': [0, 802816, 802816]}<actual_mem_utilization_individual />{'W': [0.5, 0.04, 0.0], 'I': [0.14, 0.13, 0.0], 'O': [0.5, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.2, 0.0], 'I': [0.14, 0.2, 0.0], 'O': [0.5, 0.2, 0.0]}<effective_mem_size_bit />{'W': [64, 393216, 1179648], 'I': [72, 3326976, 3326976], 'O': [256, 200704, 802816], 'O_partial': [256, 0, 0], 'O_final': [0, 200704, 802816]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[147456, 147456], [147456, 147456], [147456, 0]]<I />[[3612672, 1663488], [2163200, 415872], [415872, 0]]<O />[[(115505152, 115605504), (100352, 0)], [(0, 131072), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(115505152, 115605504), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 131072), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[18432, 18432], [2304, 2304], [576, 0]]<I />[[451584, 207936], [33800, 6498], [1624, 0]]<O />[[(14438144, 14450688), (12544, 0)], [(0, 2048), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([14438144, 14450688], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 2048], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />35389440</mac_count></basic_info><energy><total_energy />254501895.0<mem_energy_breakdown><W />[12.9, 456.6, 767.1]<I />[227.5, 4162.1, 2163.6]<O />[10123.9, 355.4, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />1769472.0<total />254483103.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7136<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.932<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />158214<latency_cycle_without_data_loading />147456<ideal_computing_cycle />147456<data_loading><load_cycle_total />10758<load_cycle_individual />{'W': [4, 2304, 0], 'I': [144, 8450, 0]}<load_cycle_combined />{'W': 2304, 'I': 8450}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-147455], [-128996, -147424], [-147456, -147456]], 'I': [[-147455], [-146657, -73584], [-147456, -147456]], 'O': [[-147456], [-147440, -145408], [-145408, -146944]]}<mem_stall_cycle_shared />{'W': [[-147455], [-128996, 0], [0, 0]], 'I': [[-147455], [-146657, 0], [0, 0]], 'O': [[-147456], [-147440, -145408], [-145408, -146944]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 1179648, 1179648], 'I': [72, 3326976, 3326976], 'O': [256, 802816, 802816], 'O_partial': [256, 0, 0], 'O_final': [0, 802816, 802816]}<data_size_each_level_total />{'W': [256, 1179648, 1179648], 'I': [73728, 3326976, 3326976], 'O': [262144, 802816, 802816]}<loop_cycles_each_level />{'W': [32, 147456, 147456], 'I': [288, 147456, 147456], 'O': [36864, 147456, 147456]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [288, 4, 1], 'O': [1152, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.2], [256.0, 29.3], [29.3, 29.3]], 'O': [[8.0, 0.0], [7.1, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 72.0], [73728.0, 117.4], [117.4, 29.3]], 'O': [[8.0, 8.0], [8192.0, 7.1], [7.1, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.2], [256.0, 29.3], [29.3, 0]], 'O': [[8.0, 0.0], [7.1, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [271.1, 44.5], [37.3, 7.1]], 'I': [[8.0, 0.2], [271.1, 44.5], [37.3, 7.1]], 'O': [[8.0, 0.0], [271.1, 44.5], [37.3, 7.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 147456], [32, 32, 4608], [147456, 147456, 1]], 'I': [[1, 1, 147456], [288, 288, 512], [147456, 147456, 1]], 'O': [[1, 1, 147456], [36864, 36864, 4], [147456, 147456, 1]]}<trans_time_real />{'W': [[0, 1, 147456], [[4, 32, 4608], [0, 32, 4608]], [[2304, 147456, 1], [576, 147456, 1]]], 'I': [[0, 1, 147456], [[1, 288, 512], [144, 288, 512]], [[8450, 147456, 1], [2112, 147456, 1]]], 'O': [[0, 1, 147456], [[4, 36864, 4], [512, 36864, 4]], [[2048, 147456, 1], [512, 147456, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -32], [-145152, -146880]], 'I': [[-1], [-287, -144], [-139006, -145344]], 'O': [[-1], [-36860, -36352], [-145408, -146944]]}<single_stall_count />{'W': [147455, 4607, 0], 'I': [147455, 511, 0], 'O': [147456, 4, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2048, 0]}, 1: {'W': [18428, 0], 'I': [73584, 0], 'O': [2048, 2048]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-147456, -147456], [-145408, -147456]], 1: [[-55444, -147456], [-145408, -145408]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />122.2<mem_area />121.7<mem_area_percentage />99.6 %</area></results><elapsed_time_second />3</simulation></root>