# compile vhdl design source files
vhdl xil_defaultlib  "../../../CircuiteImpartire.srcs/sources_1/new/Impartire_RRP.vhd"
vhdl xil_defaultlib  "../../../CircuiteImpartire.srcs/sim_1/new/imp_RRP.vhd"

# Do not sort compile order
nosort
