<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_RX_Block_STA_v2_0_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">99999001</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S01_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.FREQ_HZ">99999001</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S01_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES">16</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ">440000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.PHASE">22.5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.TDATA_NUM_BYTES">16</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.HAS_TKEEP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.FREQ_HZ">440000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.PHASE">22.5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI:S01_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">99999001</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_220_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_220_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_220_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ADC_220_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_440_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_440_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_440_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ADC_440_ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_220_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_220_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_220_ACLK.ASSOCIATED_RESET">adc_220_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_220_ACLK.ASSOCIATED_BUSIF">M00_AXIS:M01_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_220_ACLK.FREQ_HZ">220000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_220_ACLK.PHASE">22.5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_220_ACLK.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ADC_220_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_440_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_440_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_440_ACLK.ASSOCIATED_RESET">adc_440_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_440_ACLK.ASSOCIATED_BUSIF">S00_AXIS:S01_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_440_ACLK.FREQ_HZ">440000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_440_ACLK.PHASE">22.5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ADC_440_ACLK.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ADC_440_ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">16</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">220000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">22.5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.TDATA_NUM_BYTES">16</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.HAS_TKEEP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.FREQ_HZ">220000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.PHASE">22.5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.CLK_DOMAIN">design_1_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>S01_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S01_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S01_AXI.S01_AXI_REG.OFFSET_BASE_PARAM">C_S01_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S01_AXI.S01_AXI_REG.OFFSET_HIGH_PARAM">C_S01_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>RX_block_STA_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Oct 22 13:39:12 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b7ce6983</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b7ce6983</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_RX_Block_STA_v2_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Oct 22 13:39:29 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b7ce6983</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>RX_block_STA_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Oct 22 13:39:12 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a4b2d6d8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_RX_Block_STA_v2_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Oct 22 13:39:29 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a4b2d6d8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Oct 22 13:49:54 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b7ce6983</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>adc_440_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_440_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_220_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_220_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PD_FLAG</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BD_FLAG</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BD_FLAG_O</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>captur_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ch_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="7" spirit:rangeType="long">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_DATA_WIDTH" spirit:order="8" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S01 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXI_ADDR_WIDTH" spirit:order="9" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH" spirit:order="12" spirit:rangeType="long">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_34d65ff4</spirit:name>
      <spirit:enumeration>128</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_0/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/Boundary_Detector_v1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/CIR_BLOCK.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/FIFO_BD_CIR_TOP_v3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/GOLAY_CORR_v1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/GOLAY_CU.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/RX_block_STA_v1_0_S01_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/STA_RX_BLOCK_TOP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/ifr1max6i.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/ifr1max_r2i.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/RX_block_STA_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_RX_Block_STA_v2_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_0/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/Boundary_Detector_v1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/CIR_BLOCK.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/FIFO_BD_CIR_TOP_v3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/GOLAY_CORR_v1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/GOLAY_CU.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/RX_block_STA_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/RX_block_STA_v1_0_S01_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/STA_RX_BLOCK_TOP.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/ifr1max6i.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/ifr1max_r2i.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/f73f/src/RX_block_STA_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_RX_Block_STA_v2_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_RX_Block_STA_v2_0_2.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_RX_Block_STA_v2_0_2_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_RX_Block_STA_v2_0_2_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_RX_Block_STA_v2_0_2_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_RX_Block_STA_v2_0_2_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_34d65ff4" spirit:order="7">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="8">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S01 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_ADDR_WIDTH" spirit:order="9" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S01 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_BASEADDR" spirit:order="10" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S01 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXI_HIGHADDR" spirit:order="11" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_34d65ff4" spirit:order="12">128</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_RX_Block_STA_v2_0_2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>RX_block_STA_v2.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>33</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568b5eb2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489c3dcb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b96d372_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8f7294_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f312123_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aad33fd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dec380_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3987e341_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46093133_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6e22d5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76180e51_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4e35c6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fbb6e71_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b00a117_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7559a4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435caaf2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f574df2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a49c32b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fe4f93_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46155188_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71780c05_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dacdca3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b20feb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7464af_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f82115_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e70e8fa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7f8921_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0f500e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3a6447_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cf5a9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5892d6de_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffb6de7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc6b0fc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff28beb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354516f3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2b5315_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb11b51_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66abdd7b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d03917_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82b5217_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509505e8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@934c893_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615e7916_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c13e6d7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d1bb48_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20eec51a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772c5439_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b8dd61_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f97bef9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e0b326_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467a0bf3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ea730c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7821b514_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7e6d3b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20bc71af_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d8e199_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dcf6c1d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f81cf72_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126362d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81915fa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4745be87_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4995db73_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383a39b0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516d83fe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121a2bbc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a63b1f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a502ed_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f80227e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fea230_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44773b08_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384e4d96_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5b429b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d7d1a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@109fa3f3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9fa5f8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff96d59_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e7e497_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37152134_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710bb8dd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348d34de_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b29acf5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c452c6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9634d4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f83fe64_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e44eed_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7979aa10_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ceb08c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57cb411c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513f307b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb013d3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7914ae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b38e159_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d88c97f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dcfd4c2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4915ae27_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf72438_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1930b914_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29006b5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76970943_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce09415_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8c5d47_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e21f71_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53082f13_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8149c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28dc379b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739465eb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccd7b6d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e8cb0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9d0974_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189f4b9e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7494ea48_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d73df8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20bbc80e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17429d35_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761ca8af_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31834506_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@913d268_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc72a39_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57992d0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d83f760_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4944b5cb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34cdd523_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a088de2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a847d3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3718b5eb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d208da8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ca98da_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3410174d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b95bb6a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c30c739_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c3445b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fad1c7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6925a26e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efd23ef_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764f83e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62377cd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69eb7b02_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1d44f1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2941cf18_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46aaa3f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7412aad4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e98e92c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29139ad5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a44f683_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437c0848_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5b84e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421a9151_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc8763_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79aa5186_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fae733_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bac6d3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7d7815_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2d2ca9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e8e61a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ee121a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe72cfc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee0e0d8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fae57a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5efdcfeb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1555e3e9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfc9ba_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2393d952_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d700e2d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae602d9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67693ca_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d84bcdc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4fced5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e64d7c9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a094cf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56429cf9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42bafc61_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3011705_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e47464_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66007754_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78145d90_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoc/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e2e958_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab6038_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653b8d7a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecffe1a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b58dc39_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14be9441_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec8f2c9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a198c84_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f1408f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336fa5b6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f2e590_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c9126e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515e5a67_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104b4fda_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64865a76_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0e0074_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34712ca8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d354d15_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8b8dc0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5deda177_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557212f1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1238921f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff7c277_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10704c6c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61167c61_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409effcc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506359e5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afefc20_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2987ad94_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66feb501_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7767b482_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cce2a18_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a613030_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b550868_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db7a4c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52fae2f2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146eb3d1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713ae9d3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc587d8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422268d2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c23adef_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf0cebf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7f986e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495f779c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca9761c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408d0d12_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1865c326_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fab30b6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7ebaf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd69509_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9da7e60_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de24a1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bef85a5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2927db_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e0cce9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b18f5ac_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d98523_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65182e47_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33de62cc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3c37ba_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@825a3f9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f29a87_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e7db9b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91b7ac7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ded91d4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6263293a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d69fe95_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e0118e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c0e617_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78904dc2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a62393_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0f1f42_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30bb12b5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8f040_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cfd929_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af44da9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f468b07_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ca6ec4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4680dc98_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4822d138_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2a0cae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aeed46_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694e0d31_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54481508_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602df463_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af6f873_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b21432_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac0fa33_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502004bd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b90946_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518f9868_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6b50d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e44fe76_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219f6895_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413ead7f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a71dea7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a634ee6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323237d4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55047d99_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c4f62_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb028c8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d059ac4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cd318_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1604ea3a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2451da_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21988f9f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe240bc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea103ad_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@462fc657_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2153a2a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd02947_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133240ba_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5984c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b6240_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39080c7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c44bb62_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8d5b49_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fc374b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b6c7ce_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ef9aff_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f0c36f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ed6ea5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d87e407_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d99d294_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a52078a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4951ee5f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ecc8ab_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f253f98_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f197a5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2919d92_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ad2a4a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b3a3c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8ec0c1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468ae7cd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c45b83a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1d41c5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182f95f0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dbd16b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0033fe_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31390840_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536b2bc4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b7840f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bffbd35_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bf7750_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d737e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78799272_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f742a39_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2962fd40_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1d7185_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d44202_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a2ad22f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b5a59b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2691434e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59bf8d9c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f0388d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c511aa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afd9e52_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7320c75f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7122b665_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f4cb23_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170444fa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110e2951_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14035bc9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f3c075_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4d14c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da3d77_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719632_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a4f10_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6004fcb5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67baf53b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d60f0cd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709348df_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3832306c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e28d23_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4068cef2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542c3cb6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b49d83c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e64f178_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1df56b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352c78ae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afe6ebf_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2069b6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a014ee4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9b2fa2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f8e2ec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49136c4a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e3f911_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137589ec_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630eb52a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b22a2d3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41598977_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23faae6f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@398dfa90_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79746252_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cade16e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d54c16_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791f15f8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ce1f91_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48325d0d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34dcb851_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b388e3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16149ec7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a9823e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b2eb58_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ee7b78_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbb010_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ba7de4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f75564a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3d6ac3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b29238_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca25092_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@993a3d2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a5aaad_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a5b2b5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46738e2c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9e89b7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6909ff38_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7467c6dc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef3285f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e10b7ee_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747f193_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da62cdb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cced42a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3321fb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2287814f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb485d8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4084cbc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c97040_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdca4f0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9f3f42_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ccdf216_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51aa006b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573ae0e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9969f1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67da798b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75821874_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7604511e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9a579b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2147be31_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c74ac2e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ed6072_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7392852a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9c12d9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561c3240_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b936efa_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc50eed_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b536b5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0540d7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca37c3a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e007ea8_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310f9aa5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e7581b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ef6225_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56573469_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7893fe3f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432f1b76_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77318f0c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1cea5b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e844fbd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ac936a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6fc1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fb5561_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb4de86_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a32e83_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335614da_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcb4666_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77130d35_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d56e6bc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24442e3d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33af1278_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ab3fbc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4340a9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6daa4132_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f0c94c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d55082a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f896e1c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a65a818_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fe663_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736c14d2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67fee837_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7209952c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725ced4a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1c0e6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28830811_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1a8225_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325f40e2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e1a765_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ebb6dd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726a23b9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698572b4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2495fa4b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec80bef_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a7de15_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32662895_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e8e0b7f_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc9da1e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a863b6b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a0cca6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423eeb78_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e6f5e3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ce232a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b59ad2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ec41d0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404147ae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebbe64_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1438a8e3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50acbab1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5213ae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e81a9f6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c414f5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe29801_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2566a1a2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c82847c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5781f55_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b621a9d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dae79a5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f29a16_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a550e52_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7a7042_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1130371a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c48d99_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0793c0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1876ef_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276aacf0_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d776fc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe7165b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0a5499_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2024d236_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271c87a6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749de93_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402700b6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187d9fd7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ed9c5d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe8ff61_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a36297e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45824a1b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f67624_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63fba736_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17412920_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430cd784_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3677ae42_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307140dd_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cba07f2_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e2cd31_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd575a4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753ee8a3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606f45b9_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79891163_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb7adbc_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c804986_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c92ab1d_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d31793c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bc06ae_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbf5963_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6ec28b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcf3afb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af165a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7906a5_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aea0404_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3339fc65_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b02e3d7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128a7b3e_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46959cb4_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f399cea_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a003b4b_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9b81c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467bbf98_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360a9155_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715fcb92_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b15a9e6_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2433bd84_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690ce2a3_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2470c018_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f281674_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cc580a_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d77ed7_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d288185_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc9b7bb_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77327bf1_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c6670c_ARCHIVE_LOCATION">/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1628cd50_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3092fd2f_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f46b4bf_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5b6798_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553aca0_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2c4f04_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1b612_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8a0de3_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7753f6c4_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7adc9cc0_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42610fce_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9c6ae9_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6677e1b8_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232d3b31_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e8c8d9_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f50490_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8beb4_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64770dcd_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137fd8f7_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28931a4a_ARCHIVE_LOCATION">/home/rafael/Documents/RFSoC_Vivado/ip_repo/RX_block_STA_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_220_ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_220_ACLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_220_ACLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_440_ACLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_440_ACLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ADC_440_ACLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M01_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M01_AXIS.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M01_AXIS.HAS_TKEEP" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M01_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M01_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M01_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M01_AXIS.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M01_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M01_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M01_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M01_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS.HAS_TKEEP" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S01_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0feeaf93"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="dd29e9b7"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7021716e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c9bd9b35"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="22a253a3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="43761c1d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
