
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>NVDLA Verification Suite User Guide &#8212; NVDLA Documentation</title>
    <link rel="stylesheet" href="../../_static/nvdla.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../_static/styles.css" type="text/css" />
    <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
    <script type="text/javascript" src="../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../_static/doctools.js"></script>
    <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Software Manual" href="../../sw/contents.html" />
    <link rel="prev" title="Scalability parameters and ConfigROM" href="scalability.html" />
 
<script src="//assets.adobedtm.com/b92787824f2e0e9b68dc2e993f9bd995339fe417/satelliteLib-30c8ffcc8ece089156fd5590fbcf390ffc296f51.js"></script>
  </head><body>
<header class="navbar">
  <nav class="container navbar navbar-light bg-faded">
    <a class="navbar-brand" href="https://www.nvidia.com/">
      <div class="logo"></div>
    </a>
  </nav>
</header>

    <div class="related" role="navigation" aria-label="related navigation">
      <div class="container">
      <div class="row">
      <h3>Navigation</h3>
      <ul>
        <li class="right first">
          <a href="../../sw/contents.html" title="Software Manual"
             accesskey="N">next</a></li>
        <li class="right">
          <a href="scalability.html" title="Scalability parameters and ConfigROM"
             accesskey="P">previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../index.html">NVDLA Open Source Project</a>&#187;</li>
        <li class="nav-item nav-item-1"><a href="../../contents.html">Documentation</a>&#187;</li>
          <li class="nav-item nav-item-2"><a href="../contents.html" accesskey="U">Hardware Manual</a>&#187;</li> 
      </ul>
      </div>
      </div>
    </div>
  <div class="document">
    <div class="container">
      <div class="row">
        <div class="col-xs-12 col-md-9">
          
  <div class="section" id="nvdla-verification-suite-user-guide">
<h1><a class="toc-backref" href="#id3">NVDLA Verification Suite User Guide</a><a class="headerlink" href="#nvdla-verification-suite-user-guide" title="Permalink to this headline">¶</a></h1>
<div class="contents topic" id="contents">
<p class="topic-title first">Contents</p>
<ul class="simple">
<li><a class="reference internal" href="#nvdla-verification-suite-user-guide" id="id3">NVDLA Verification Suite User Guide</a><ul>
<li><a class="reference internal" href="#preparation" id="id4">Preparation</a><ul>
<li><a class="reference internal" href="#acronym" id="id5">Acronym</a></li>
<li><a class="reference internal" href="#setup-tree-make-and-build-tree" id="id6">Setup tree.make and Build tree</a></li>
</ul>
</li>
<li><a class="reference internal" href="#quick-start" id="id7">Quick Start</a><ul>
<li><a class="reference internal" href="#running-single-test" id="id8">Running single test</a></li>
<li><a class="reference internal" href="#running-a-list-of-tests" id="id9">Running a list of tests</a></li>
</ul>
</li>
<li><a class="reference internal" href="#verification-suite" id="id10">Verification Suite</a><ul>
<li><a class="reference internal" href="#test-bench-architecture" id="id11">Test Bench Architecture</a></li>
<li><a class="reference internal" href="#test-plan" id="id12">Test Plan</a></li>
<li><a class="reference internal" href="#test-suite" id="id13">Test Suite</a></li>
</ul>
</li>
<li><a class="reference internal" href="#regression-tool-set" id="id14">Regression Tool Set</a><ul>
<li><a class="reference internal" href="#running-a-single-test" id="id15">Running a Single Test</a></li>
<li><a class="reference internal" href="#running-a-test-plan" id="id16">Running a Test Plan</a></li>
<li><a class="reference internal" href="#generating-reporting-metrics" id="id17">Generating Reporting Metrics</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
<div class="section" id="preparation">
<h2><a class="toc-backref" href="#id4">Preparation</a><a class="headerlink" href="#preparation" title="Permalink to this headline">¶</a></h2>
<div class="section" id="acronym">
<h3><a class="toc-backref" href="#id5">Acronym</a><a class="headerlink" href="#acronym" title="Permalink to this headline">¶</a></h3>
<p>Following acronyms will be frequently used in this document, if there
are abbreviations you don’t know their meanings, please check this
chapter.</p>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Acronym</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>tree</td>
<td>Repository hosting NVDLA source
code</td>
</tr>
<tr class="row-odd"><td>TOT</td>
<td>Top of Tree, refer to the root of
NVDLA HW repository nvdla/hw</td>
</tr>
<tr class="row-even"><td>OUTDIR</td>
<td>Generated code under TOT/ourdir</td>
</tr>
<tr class="row-odd"><td>Sub-unit</td>
<td>A module which has a dedicated
register block. For example,
CDMA/CSC/CMAC/CACC/SDP/SDP_RDMA
are all sub-units.</td>
</tr>
<tr class="row-even"><td>Resource</td>
<td><p class="first">Hardware operation resources. One
resource may contain one or more
sub-units.</p>
<p class="last">For example, a combination of
CSC/CMAC/CACC is one resource.
SDP_RDMA and SDP are two
independent resources.</p>
</td>
</tr>
<tr class="row-odd"><td>Hardware pipeline</td>
<td><p class="first">A combination of resources for a
specified operation.</p>
<p class="last">A hardware pipeline starts with
one or more read DMA(s) and ends
with one write DMA.</p>
</td>
</tr>
<tr class="row-even"><td>Scenario</td>
<td>A description of hardware
pipelines.</td>
</tr>
<tr class="row-odd"><td>HWL/HW layer</td>
<td><p class="first">One complete hardware processing
within a hardware pipeline.</p>
<p>A hardware layer starts with a
set of register configuration
with an enable field. When it’s
done, it triggers ONE interrupt.</p>
<p class="last">A hardware layer requires a
hardware pipeline.</p>
</td>
</tr>
<tr class="row-even"><td>Image data</td>
<td><p class="first">The input data of convolution HW
layer.</p>
<p class="last">In convolution, image data is the
station operand.</p>
</td>
</tr>
<tr class="row-odd"><td>Feature data</td>
<td><p class="first">The input/output data of
HW-layer.</p>
<p>Feature data is generated from
one HW-layer and can be used as
input data for next HW-layer.</p>
<p class="last">In convolution, feature data is
the station operand.</p>
</td>
</tr>
<tr class="row-even"><td>Weight data</td>
<td>The moving operand of convolution
operation.</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="setup-tree-make-and-build-tree">
<h3><a class="toc-backref" href="#id6">Setup tree.make and Build tree</a><a class="headerlink" href="#setup-tree-make-and-build-tree" title="Permalink to this headline">¶</a></h3>
<p>Please follow instructions in <a class="reference internal" href="environment_setup_guide.html"><span class="doc">NVDLA Environment Setup Guide</span></a>, section
<em>Tools and Dependency Libraries Setup</em> to setup environment and section
<em>Build Test Bench</em> to build test bench before advancing to next section.</p>
</div>
</div>
<div class="section" id="quick-start">
<h2><a class="toc-backref" href="#id7">Quick Start</a><a class="headerlink" href="#quick-start" title="Permalink to this headline">¶</a></h2>
<p>After tree was built, we can run a test and a regression to validate
NVDLA environment is in good health.</p>
<p>Let’s create a directory named health_exam.</p>
<p><code class="docutils literal notranslate"><span class="pre">TOT&gt;</span> <span class="pre">mkdir</span> <span class="pre">health_exam</span></code></p>
<p><code class="docutils literal notranslate"><span class="pre">TOT&gt;</span> <span class="pre">cd</span> <span class="pre">health_exam</span></code></p>
<div class="section" id="running-single-test">
<h3><a class="toc-backref" href="#id8">Running single test</a><a class="headerlink" href="#running-single-test" title="Permalink to this headline">¶</a></h3>
<p>Let run a convolution tests</p>
<p><code class="docutils literal notranslate"><span class="pre">TOT/health_exam&gt;</span> <span class="pre">TOT/verif/tools/run_test.py</span> <span class="pre">-P</span> <span class="pre">nv_small</span> <span class="pre">dc_24x33x55_5x5x55x25_int8_0</span> <span class="pre">-outdir</span> <span class="pre">dc_24x33x55_5x5x55x25_int8_output</span> <span class="pre">-wave</span> <span class="pre">-v</span> <span class="pre">nvdla_utb</span></code></p>
<p>Argument explanations:</p>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Argument</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>-P nv_small</td>
<td>Running test on project NV_SMALL</td>
</tr>
<tr class="row-odd"><td>dc_24x33x55_5x5x55x25_int8_0</td>
<td>Select test source named
dc_24x33x55_5x5x55x25_int8_0</td>
</tr>
<tr class="row-even"><td>-outdir
dc_24x33x55_5x5x55x25_int8_output</td>
<td>Simulation will be run in
directory
dc_24x33x55_5x5x55x25_int8_output
will be</td>
</tr>
<tr class="row-odd"><td>-wave</td>
<td>Enable waveform dumping</td>
</tr>
<tr class="row-even"><td>-v nvdla_utb</td>
<td>Specify target testbench</td>
</tr>
</tbody>
</table>
<p>Wait for a while, when simulation is finished, following message will be
shown in the end of log:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">*******************************</span>
<span class="o">**</span>        <span class="n">TEST</span> <span class="n">PASS</span>          <span class="o">**</span>
<span class="o">*******************************</span>


<span class="n">PPPP</span>     <span class="n">A</span>     <span class="n">SSSSS</span>  <span class="n">SSSSS</span>
<span class="n">P</span>   <span class="n">P</span>   <span class="n">A</span> <span class="n">A</span>    <span class="n">S</span>      <span class="n">S</span>
<span class="n">PPPP</span>   <span class="n">AAAAA</span>   <span class="n">SSSSS</span>  <span class="n">SSSSS</span>
<span class="n">P</span>     <span class="n">A</span>     <span class="n">A</span>      <span class="n">S</span>      <span class="n">S</span>
<span class="n">P</span>     <span class="n">A</span>     <span class="n">A</span>  <span class="n">SSSSS</span>  <span class="n">SSSSS</span>
</pre></div>
</div>
<p>There are several files were generated under</p>
<p><code class="docutils literal notranslate"><span class="pre">TOT/health_exam/dc_24x33x55_5x5x55x25_int8_output</span></code></p>
<ol class="arabic simple">
<li>run_verdi.sh: which is used to kick-off Verdi to view simulation
waveform</li>
<li>testout: which contains output logs</li>
</ol>
</div>
<div class="section" id="running-a-list-of-tests">
<h3><a class="toc-backref" href="#id9">Running a list of tests</a><a class="headerlink" href="#running-a-list-of-tests" title="Permalink to this headline">¶</a></h3>
<p>We can run a list of tests for wider health status check</p>
<p><code class="docutils literal notranslate"><span class="pre">TOT/health_examp&gt;TOT/verif/tools/run_plan.py</span> <span class="pre">-P</span> <span class="pre">nv_small</span> <span class="pre">-tp</span> <span class="pre">nv_small</span> <span class="pre">-atag</span> <span class="pre">protection</span> <span class="pre">-no_lsf</span> <span class="pre">-run_dir</span> <span class="pre">protection_tests</span> <span class="pre">-monitor</span></code></p>
<p>Argument explanations:</p>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Argument</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>-P nv_small</td>
<td>Running test on project NV_SMALL</td>
</tr>
<tr class="row-odd"><td>-tp nv_small</td>
<td>Running tests in test plan
nv_small</td>
</tr>
<tr class="row-even"><td>-atag protection</td>
<td>Select tests which have been
tagged with “protection”</td>
</tr>
<tr class="row-odd"><td>-no_lsf</td>
<td>Use local CPU to run tests</td>
</tr>
<tr class="row-even"><td>-run_dir protection_tests</td>
<td>Output file will be run in
directory protection_tests</td>
</tr>
<tr class="row-odd"><td>-monitor</td>
<td>Continuously monitoring test
running status, until all
simulations are done or reach
maximum runtime</td>
</tr>
</tbody>
</table>
<p><em>*detail meanings of arguments could be found in both script self-contained help argument and later section</em> <a class="reference internal" href="#regression-tool-set">Regression Tool Set</a></p>
<p>Terminal will update tests status in a certain interval:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="p">[</span><span class="n">INFO</span><span class="p">]</span> <span class="n">Dir</span> <span class="o">=</span> <span class="n">TOT</span><span class="o">/</span><span class="n">health_exam</span><span class="o">/</span><span class="n">protection_tests</span>
<span class="o">----------------------------------------------------------------------------------------------------</span>
<span class="n">Test</span>                                    <span class="n">TB</span>                   <span class="n">Status</span>     <span class="n">Errinfo</span>
<span class="o">----------------------------------------------------------------------------------------------------</span>
<span class="n">pdp_8x8x32_1x1_int8_1</span>                   <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="n">pdp_7x9x10_3x3_int8</span>                     <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="n">sdp_8x8x32_bypass_int8_1</span>                <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="n">sdp_8x8x32_bypass_int8_0</span>                <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="n">sdp_4x22x42_bypass_int8</span>                 <span class="n">nvdla_utb</span>            <span class="n">RUNNING</span>
<span class="n">cdp_8x8x32_lrn3_int8_1</span>                  <span class="n">nvdla_utb</span>            <span class="n">RUNNING</span>
<span class="n">cdp_8x8x64_lrn9_int8</span>                    <span class="n">nvdla_utb</span>            <span class="n">RUNNING</span>
<span class="n">dc_24x33x55_5x5x55x25_int8_0</span>            <span class="n">nvdla_utb</span>            <span class="n">RUNNING</span>
<span class="o">----------------------------------------------------------------------------------------------------</span>
</pre></div>
</div>
<p>Wait for several minutes, all tests will be passed, and the final output
will be</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="p">[</span><span class="n">INFO</span><span class="p">]</span> <span class="n">Dir</span> <span class="o">=</span> <span class="n">TOT</span><span class="o">/</span><span class="n">health_exam</span><span class="o">/</span><span class="n">protection_tests</span>
<span class="o">----------------------------------------------------------------------------------------------------</span>
<span class="n">Test</span>                                    <span class="n">TB</span>                   <span class="n">Status</span>     <span class="n">Errinfo</span>
<span class="o">----------------------------------------------------------------------------------------------------</span>
<span class="n">pdp_8x8x32_1x1_int8_1</span>                   <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="n">pdp_7x9x10_3x3_int8</span>                     <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="n">sdp_8x8x32_bypass_int8_1</span>                <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="n">sdp_8x8x32_bypass_int8_0</span>                <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="n">sdp_4x22x42_bypass_int8</span>                 <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="n">cdp_8x8x32_lrn3_int8_1</span>                  <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="n">cdp_8x8x64_lrn9_int8</span>                    <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="n">dc_24x33x55_5x5x55x25_int8_0</span>            <span class="n">nvdla_utb</span>            <span class="n">PASS</span>
<span class="o">----------------------------------------------------------------------------------------------------</span>
<span class="n">TOTAL</span>    <span class="n">PASS</span>      <span class="n">FAILED</span>    <span class="n">RUNNING</span>   <span class="n">PENDING</span>   <span class="n">Passng</span> <span class="n">Rate</span>
<span class="mi">8</span>        <span class="mi">8</span>         <span class="mi">0</span>         <span class="mi">0</span>         <span class="mi">0</span>         <span class="mf">100.00</span><span class="o">%</span>
</pre></div>
</div>
<p>Simulation log and result could be found under
<code class="docutils literal notranslate"><span class="pre">TOT/health_exam/protection_tests/nvdla_utb</span></code>:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>protection_tests
`-- nvdla_utb
    |-- cdp_8x8x32_lrn3_int8_1
    |-- cdp_8x8x64_lrn9_int8
    |-- dc_24x33x55_5x5x55x25_int8_0
    |-- pdp_7x9x10_3x3_int8
    |-- pdp_8x8x32_1x1_int8_1
    |-- sdp_4x22x42_bypass_int8
    |-- sdp_8x8x32_bypass_int8_0
    `-- sdp_8x8x32_bypass_int8_1
</pre></div>
</div>
</div>
</div>
<div class="section" id="verification-suite">
<h2><a class="toc-backref" href="#id10">Verification Suite</a><a class="headerlink" href="#verification-suite" title="Permalink to this headline">¶</a></h2>
<p>NVDLA verification suite contains test bench, test plan and test suites.</p>
<p>Verification related files could be found under <code class="docutils literal notranslate"><span class="pre">TOT/verif</span></code>:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>verif
|-- regression
|   `-- testplans
|-- testbench
|   |-- trace_generator
|   `-- trace_player
|--&lt;some other directories&gt;
`-- tests
    |-- trace_tests
    `-- uvm_tests
</pre></div>
</div>
<div class="section" id="test-bench-architecture">
<h3><a class="toc-backref" href="#id11">Test Bench Architecture</a><a class="headerlink" href="#test-bench-architecture" title="Permalink to this headline">¶</a></h3>
<p>NVDLA verification adopts coverage driven methodology which relies on
constrained random stimulus.</p>
<p>Test bench also need to support direct tests for other considerations
which require fixed invariant stimulus:</p>
<ol class="arabic simple">
<li>Protection tests for code commit quality check.</li>
<li>Sanity tests for fast flushing plain and simple bugs.</li>
<li>Tests from real application (real network).</li>
</ol>
<p>Simulation flow is divided into two phases: stimulus recording (trace
generation) and stimulus playing (trace playing). There are independent
executables for different phases.</p>
<ol class="arabic simple">
<li>Trace generation: a trace generator response for generating traces
from constrained random tests. It contains with random constraints
and random test suite.</li>
<li>Trace playing: a trace player response for driving trace to DUT,
checking DUT correct behavior, and collecting coverages. It contains
with agents for interacting with DUT, reference mode for correct
behavior checking and coverage model for verification completeness
measurement.</li>
</ol>
<div class="section" id="trace-generator">
<h4>Trace generator<a class="headerlink" href="#trace-generator" title="Permalink to this headline">¶</a></h4>
<p><strong>To be done</strong></p>
</div>
<div class="section" id="trace-player">
<h4>Trace player<a class="headerlink" href="#trace-player" title="Permalink to this headline">¶</a></h4>
<p><strong>To be done</strong></p>
</div>
</div>
<div class="section" id="test-plan">
<h3><a class="toc-backref" href="#id12">Test Plan</a><a class="headerlink" href="#test-plan" title="Permalink to this headline">¶</a></h3>
<p>Test plan record tests and corresponding configurations for regression.
There is one test plan for one configuration project. Test plan file
location is:
<code class="docutils literal notranslate"><span class="pre">TOT/verif/regression/testplans</span></code>.</p>
<p>Currently, this only one valid test plan: <code class="docutils literal notranslate"><span class="pre">NV_SMALL</span></code>.</p>
<div class="section" id="test-levels">
<h4>Test Levels<a class="headerlink" href="#test-levels" title="Permalink to this headline">¶</a></h4>
<p>One test plan contains several test levels:</p>
<ul class="simple">
<li>Level 0: Pass through cases which are based read data from memory and
write to memory without function operation. Basic function tests.
Most of protection tests will be select from this level.</li>
<li>Level 1: Common function case. Basic features such as major ASIC data
path, special memory alignments, tests are single layer tests.</li>
<li>Level 2: Corner cases, for example, extreme small cube size (1x1x1 in
width,height,channel), maximum width cube size (8192x1x1 in
width,height,channel).</li>
<li>Level 3: reserved for multi-layer cases, run multiple layers on the
same hardware pipelines.</li>
<li>Level 4: reserved for multi-scenario, running independent hardware
pipelines (convolution, pdp, cdp) in the same time.</li>
<li>Level 5: reserved for perf tests</li>
<li>Level 6: reserved for power tests</li>
<li>Level 7: reserved for time-consumed tests</li>
<li>Level 8: reserved for real network cases</li>
<li>Level 9: reserved</li>
<li>Level 10: random tests for single scenario</li>
<li>Level 11: random tests for multi scenario</li>
</ul>
<p>Level 0 to 8 are considered as direct tests, level 10 to 11 are
considered as random tests. There are dedicated test list files for each
test level.</p>
</div>
<div class="section" id="associating-tests">
<h4>Associating Tests<a class="headerlink" href="#associating-tests" title="Permalink to this headline">¶</a></h4>
<p>Test plan provides a method named add_test to associate tests with test
plan, in each test, there are 5 fields:</p>
<ul class="simple">
<li>Name: test source name</li>
<li>Tags: tags for test selection</li>
<li>Args: required arguments for test simulation, arguments will be
documented in test bench and</li>
<li>Config: target test bench, currently, there is only one valid test
bench setting: nvdla_utb which stands for NVDLA Unit Test bench.</li>
<li>Module: use to distinguish different types of tests</li>
<li>Desc: test description</li>
</ul>
<p>Example:</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="n">add_test</span><span class="p">(</span><span class="n">name</span><span class="o">=</span><span class="s1">&#39;dc_24x33x55_5x5x55x25_int8_0&#39;</span><span class="p">,</span>
         <span class="n">tags</span><span class="o">=</span><span class="p">[</span><span class="s1">&#39;L0&#39;</span><span class="p">,</span><span class="s1">&#39;cc&#39;</span><span class="p">,</span><span class="s1">&#39;protection&#39;</span><span class="p">],</span>
         <span class="n">args</span><span class="o">=</span><span class="p">[</span><span class="n">FIXED_SEED_ARG</span><span class="p">,</span> <span class="n">DISABLE_COMPARE_ALL_UNITS_SB_ARG</span><span class="p">],</span>
         <span class="n">config</span><span class="o">=</span><span class="p">[</span><span class="s1">&#39;nvdla_utb&#39;</span><span class="p">],</span>
         <span class="n">desc</span><span class="o">=</span><span class="s1">&#39;&#39;&#39;copied from cc_small_full_feature_5, kernel stride 4x3, unpacked, pad L/R/T/B, clip truncate 4, full weight&#39;&#39;&#39;</span><span class="p">)</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="test-suite">
<h3><a class="toc-backref" href="#id13">Test Suite</a><a class="headerlink" href="#test-suite" title="Permalink to this headline">¶</a></h3>
<p>There are two kinds of tests:</p>
<ol class="arabic simple">
<li>Direct tests: direct tests are in trace format. Test source files are
under TOT/verif/tests/trace. Trace tests are organized by
configuration project. Trace tests for NV_SMALL configuration is
under <code class="docutils literal notranslate"><span class="pre">TOT/verif/tests/trace_tests/nv_small</span></code>.</li>
<li>Random tests: random tests are in UVM test format. Random tests are
expected to be configuration independent. Random test directory is
<code class="docutils literal notranslate"><span class="pre">TOT/verif/tests/trace_tests/uvm_tests</span></code>.</li>
</ol>
<p><em>*For now, only trace tests are ready.</em></p>
<div class="section" id="test-naming">
<h4>Test naming<a class="headerlink" href="#test-naming" title="Permalink to this headline">¶</a></h4>
<p>Test naming is convenience for fast understanding test scenarios. There
are several portions in test name:</p>
<p>&lt;MAJOR_FUNCTIONS&gt;_&lt;DIMEMSION_SETTINGS&gt;_&lt;SUPPLEMENTARY_INFO&gt;_&lt;MINOR_FUNCTIONS&gt;_&lt;PRECISION&gt;_&lt;INDEX&gt;</p>
<div class="section" id="portion-explanation">
<h5>Portion Explanation<a class="headerlink" href="#portion-explanation" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="33%" />
<col width="33%" />
<col width="33%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Portion</th>
<th class="head">Description</th>
<th class="head">Necessity</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>MAJOR_FUNCTIONS</td>
<td><p class="first">Major hardware
pipelines. Possible
values:</p>
<ul class="last simple">
<li>DC: direct
convolution, input
is feature cube
format</li>
<li>IMG: direct
convolution, input
is image format</li>
<li>WINO: Winograd
convolution, input
is feature cube
format</li>
</ul>
</td>
<td>Must have</td>
</tr>
<tr class="row-odd"><td>DIMEMSION_SETTINGS</td>
<td><p class="first">Cube dimensions, for
convolution tests,
there are two cubes,
one is for data, one
is for weight.
Dimension orders.</p>
<ul class="last simple">
<li>For data: width,
height, channel</li>
<li>For weight: width,
height, channel,
kernel</li>
</ul>
</td>
<td>Must have</td>
</tr>
<tr class="row-even"><td>SUPPLEMENTARY_INFO</td>
<td><p class="first">Supplementary
information, for
examples:</p>
<ul class="last simple">
<li>In image
convolution, image
format</li>
<li>In SDP, there are
multiple operation
units like BS/BN.</li>
<li>In PDP, pooling
stride settings</li>
</ul>
</td>
<td>Optional</td>
</tr>
<tr class="row-odd"><td>MINOR_FUNCTIONS</td>
<td>Minor functions
within major hardware
pipeline. For
example, in
convolution pipeline,
there are weight
compression, dilation
etc.</td>
<td>Optional</td>
</tr>
<tr class="row-even"><td>PRECISION</td>
<td>Specify working
precision.</td>
<td>Must have</td>
</tr>
<tr class="row-odd"><td>INDEX</td>
<td>Some tests share the
same configuration
but different memory
surface, use index to
distinguish those
tests</td>
<td>Optional</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="examples">
<h5>Examples<a class="headerlink" href="#examples" title="Permalink to this headline">¶</a></h5>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Test name</th>
<th class="head">Scenario description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>dc_24x33x55_5x5x55x25_int8_0</td>
<td>direct convolution, input feature
cube dimension is 24x33x55
(width, height, channel), weight
cube dimension is 5x5x55x25
(width, height, channel, kernel),
precision is INT8</td>
</tr>
<tr class="row-odd"><td>sdp_3x3x33_bs_int8_reg_0</td>
<td>Single data processing, input
feature cube dimension is 3x3x33
(width, height, channel), using
BS operation unit, operand from
register, precision is INT8</td>
</tr>
<tr class="row-even"><td>pdp_8x8x64_2x2_int8</td>
<td>Pooling, input feature cube
dimension is 8x8x64 (width,
height, channel), precision is
INT8</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="test-format">
<h4>Test Format<a class="headerlink" href="#test-format" title="Permalink to this headline">¶</a></h4>
<div class="section" id="trace-test-format">
<h5>Trace Test format<a class="headerlink" href="#trace-test-format" title="Permalink to this headline">¶</a></h5>
<p>In unit test bench, trace player only receives tests in trace format.
Trace test is the source format of direct tests and the inter-media
outputs of random tests.</p>
<p>Trace test is not only used in unit RTL verification environment, but
also could be reused in other environments like system verification,
CMOD verification, FPGA validation, and silicon bringup.</p>
<p>Trace format supports following cases:</p>
<ol class="arabic simple">
<li>Single layer case: only one hardware pipeline and only one
configuration group will be exercised during simulation.</li>
<li>Multi-layer case: configuration group will be alternative used during
simulation within the same hardware pipeline.</li>
<li>Multi-resource cases: one hardware pipeline which consists of
multiple hardware resource. For example, a fused
convolution-batch_normlization-relu-pooling layer could be executed
in single hardware layer, this hardware layer requires several
computational resources convolution, SDP and PDP.</li>
<li>Multi-scenario case: multiple independent hardware layer
configuration could be presented in the same test.</li>
</ol>
<p>Trace stores the stimulus of simulation. There are two types of
stimulus, and there is dedicated format to support each type of
stimulus:</p>
<ol class="arabic simple">
<li>Register configuration, stored in config file (file name is *.cfg).
One test only has one configuration file.</li>
<li>Memory data, stored in data files (file name is *.dat). One test has
at least one memory data file for input data. One test could have
more than one data file, for example, in convolution tests, there is
one file for input image/feature cube and one file for weight.</li>
</ol>
<p>Trace file also provide result checking methods:</p>
<ol class="arabic simple">
<li>Golden CRC, which is represented in one configuration command.</li>
<li>Golden output memory surface, which is represented in one
configuration command and an associated data file.</li>
</ol>
<div class="section" id="configuration-file-format">
<h6>Configuration File Format<a class="headerlink" href="#configuration-file-format" title="Permalink to this headline">¶</a></h6>
<p>There are 9 types of configuration commands:</p>
<table border="1" class="docutils">
<colgroup>
<col width="25%" />
<col width="25%" />
<col width="25%" />
<col width="25%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head"><strong>Name</strong></th>
<th class="head"><strong>Description</strong></th>
<th class="head"><strong>Syntax</strong></th>
<th class="head"><strong>Use case</strong></th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>reg_write</td>
<td>Write data to
specific DUT
register</td>
<td>reg_write(reg_n
ame,
reg_value);</td>
<td>Fundamental
operation for
register
configuration</td>
</tr>
<tr class="row-odd"><td>reg_read_expect
ed</td>
<td>Read data from
specific DUT
register,
compare with
expected value</td>
<td>reg_read_expect
ed(addr,
expected_data);</td>
<td>For some
special cases
like register
accessing tests</td>
</tr>
<tr class="row-even"><td>reg_read</td>
<td>Read data from
specific DUT
register</td>
<td>reg_read(reg_na
me,
return_value);</td>
<td>For specific
cases which may
need to do
post-processing
on read return
value.</td>
</tr>
<tr class="row-odd"><td>sync_notify</td>
<td>Specified
player
sequencer will
send out
synchronization
event</td>
<td>sync_notify(tar
get_resource,
sync_id);</td>
<td>CC pipeline,
OP_EN
configuration
order,
CACC-&gt;CMAC-&gt;CSC
.</td>
</tr>
<tr class="row-even"><td>sync_wait</td>
<td>Specified
player
sequencer will
wait on
synchronization
event</td>
<td>sync_wait(targe
t_resource,
sync_id);</td>
<td>CC pipeline,
OP_EN
configuration
order,
CACC-&gt;CMAC-&gt;CSC
.</td>
</tr>
<tr class="row-odd"><td>intr_notify</td>
<td><p class="first">Monitor DUT
interrupt,
catch and clear
interrupt and
send
synchronization
event.</p>
<p class="last">There could be
multiple
intr_notify,
all those
intr_notify are
processed
sequentially.
The processing
order is the
same as
commands’ line
order in
configuration
file.</p>
</td>
<td>intr_notify(int
r_id,
sync_id); //
notify when
specific
interrupt fired</td>
<td><p class="first">Hardware layer
complete
notification,
informing test
bench that test
is ended.</p>
<p class="last">Multi-layer
test which is
presumed
containing
layer 0 ~ N,
for n &gt;1
layers, they
shall wait for
interrupts.</p>
</td>
</tr>
<tr class="row-even"><td>poll</td>
<td><p class="first">Continues poll
register/field
value from DUT,
until one of
the following
conditions are
met:</p>
<ol class="last arabic simple">
<li>Equal,
polled value
is equal to
expected
value</li>
<li>Greater,
polled value
is greater
than
expected
value</li>
<li>Less, polled
value is
less than
expected
value</li>
<li>Not equal,
polled value
is not equal
to expected
value</li>
<li>Not greater,
polled value
is not
greater than
expected
value</li>
<li>Not less,
polled value
is not less
than
expected
value</li>
</ol>
</td>
<td><p class="first">poll_field_equa
l(target_resour
ce,
register_name,
field_name,
expected_value)
;</p>
<p>poll_reg_equal(
target_resource
,
register_name,
expected_value)
;</p>
<p>poll_field_grea
ter(target_reso
urce,
register_name,
field_name,
expected_value)
;</p>
<p>poll_reg_less(t
arget_resource,
register_name,
expected_value)
;</p>
<p>poll_field_nt_
greater(taget_
resource,
register_name,
field_name,
expected_value)
;</p>
<p class="last">poll_reg_not_le
ss(target_resou
rce,
register_name,
expected_value)
;</p>
</td>
<td>Convolution
case, wait
until CBUF
flush has done</td>
</tr>
<tr class="row-odd"><td>check</td>
<td><p class="first">Invoke player
result checking
method.</p>
<p class="last">When test bench
works in
RTL/CMOD cross
checking mode,
neither golden
CRC nor golden
files are
necessary in
this case.
Method
check_nothing()
shall be added
to trace file
to indicated
test end event.</p>
</td>
<td><p class="first">check_crc(syn_
id,
memory_type,
base_address,
size,
golden_crc_valu
e);</p>
<p>check_file(sync
_id,
memory_type,
base_address,
size,
“golden_file_na
me”);</p>
<p class="last">check_nothing(s
ync_id);</p>
</td>
<td><p class="first">CRC check for
no CMOD
simulation
(usually
generated by
arch/inherit
from previous
project/eyeball
gilded)</p>
<p class="last">Golden memory
result check
for no CMOD
simulation
(usually
generated by
arch/inherit
from previous
project/eyeball
gilded)</p>
</td>
</tr>
<tr class="row-even"><td>mem</td>
<td><p class="first">Load memory
from file.</p>
<p class="last">Initialize
memory by
pattern.</p>
</td>
<td><p class="first">mem_load(ram_ty
pe,
base_addr,
file_path); //
file_path shall
be enclosed by
“”</p>
<p class="last">mem_init(ram_ty
pe,
base_addr,
size, pattern);</p>
</td>
<td>&#160;</td>
</tr>
</tbody>
</table>
<p><strong>*Some functions are not supported yet.</strong></p>
</div>
<div class="section" id="memory-surface-file-format">
<h6>Memory Surface File Format<a class="headerlink" href="#memory-surface-file-format" title="Permalink to this headline">¶</a></h6>
<p>When mem_load command is shown in configuration file, test bench will
load corresponding file into memory model.</p>
<p>Memory surface format is in memory mapped form. The basic data group is
call packet, each packet item contains one address offset field, one
size field and one payload field. It’s used to store data in payload
field to memory space starting from address (base + offset).</p>
<p>The string describing one packet item must be kept in one single line.</p>
<p>Payload byte must be separated by space, and payload size shall not be
no larger than 32 for readability consideration.</p>
<p>Different packets shall be joined by comma “,”.</p>
<p>Example:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="p">{</span>

<span class="p">{</span><span class="n">offset</span><span class="p">:</span><span class="mh">0x20</span><span class="p">,</span> <span class="n">size</span><span class="p">:</span><span class="mi">4</span><span class="p">,</span> <span class="n">payload</span><span class="p">:</span><span class="mh">0x00</span> <span class="mh">0x10</span> <span class="mh">0x20</span> <span class="mh">0x30</span><span class="p">}</span> <span class="p">,</span>

<span class="p">{</span><span class="n">offset</span><span class="p">:</span><span class="mh">0x60</span><span class="p">,</span> <span class="n">size</span><span class="p">:</span><span class="mi">4</span><span class="p">,</span> <span class="n">payload</span><span class="p">:</span><span class="mh">0x00</span> <span class="mh">0x10</span> <span class="mh">0x20</span> <span class="mh">0x30</span><span class="p">}</span>

<span class="p">}</span>
</pre></div>
</div>
<p>For packet <code class="docutils literal notranslate"><span class="pre">{offset:0x20,</span> <span class="pre">size:4,</span> <span class="pre">payload:0x00</span> <span class="pre">0x10</span> <span class="pre">0x20</span> <span class="pre">0x30}</span></code>, data
in memory layout is</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="18%" />
<col width="18%" />
<col width="18%" />
<col width="18%" />
</colgroup>
<tbody valign="top">
<tr class="row-odd"><td>Address</td>
<td>0x20</td>
<td>0x21</td>
<td>0x22</td>
<td>0x23</td>
</tr>
<tr class="row-even"><td>Value</td>
<td>0x00</td>
<td>0x10</td>
<td>0x20</td>
<td>0x30</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section" id="random-test-format">
<h5>Random Test Format<a class="headerlink" href="#random-test-format" title="Permalink to this headline">¶</a></h5>
<p><strong>To be done</strong></p>
</div>
</div>
</div>
</div>
<div class="section" id="regression-tool-set">
<h2><a class="toc-backref" href="#id14">Regression Tool Set</a><a class="headerlink" href="#regression-tool-set" title="Permalink to this headline">¶</a></h2>
<p>There is a tool set for:</p>
<ol class="arabic simple">
<li>Running single test simulation.</li>
<li>Running a test plan, tests associated with specific test plan will be
running. It could be considered as one round of regression.</li>
<li>Examining single round regression result and generate metrics for
whole project lasting time.</li>
</ol>
<div class="section" id="running-a-single-test">
<h3><a class="toc-backref" href="#id15">Running a Single Test</a><a class="headerlink" href="#running-a-single-test" title="Permalink to this headline">¶</a></h3>
<p>There is a script TOT/verif/tools/run_test.py for running single test,
the most common usages are:</p>
<p><code class="docutils literal notranslate"><span class="pre">&gt;TOT/verif/tools/run_test.py</span> <span class="pre">-P</span> <span class="pre">&lt;project_name&gt;</span> <span class="pre">-mod</span> <span class="pre">&lt;test_module&gt;</span>
<span class="pre">&lt;trace_test_name&gt;</span> <span class="pre">-outdir</span> <span class="pre">&lt;output_directory&gt;</span> <span class="pre">-v</span> <span class="pre">nvdla_utb</span></code></p>
<div class="section" id="argument-explanations">
<h4>Argument Explanations:<a class="headerlink" href="#argument-explanations" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Argument</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>-P &lt;project_name&gt;</td>
<td>Project name which is specified
in tree.make</td>
</tr>
<tr class="row-odd"><td>-mod &lt;test_module&gt;</td>
<td>Specifying test kind, if it is
not specified, will select trace
test by default</td>
</tr>
<tr class="row-even"><td>&lt;trace_test_name&gt;</td>
<td>Test name which could be found
under project related trace
directory</td>
</tr>
<tr class="row-odd"><td>-outdir &lt;output_directory&gt;</td>
<td>Specifying working directory,
temporal files and log will be
generated in output_directory, if
outdir has not been specified,
current directory will be used as
working directory.</td>
</tr>
<tr class="row-even"><td>-v nvdla_utb</td>
<td>Specifying test bench, for now,
only unit test bench is
available, so nvdla_utb is the
only valid argument</td>
</tr>
</tbody>
</table>
<p>Please run <code class="docutils literal notranslate"><span class="pre">run_test.py</span></code> with <code class="docutils literal notranslate"><span class="pre">-help</span></code> argument for more arguments and their
usages.</p>
</div>
<div class="section" id="examining-result">
<h4>Examining Result<a class="headerlink" href="#examining-result" title="Permalink to this headline">¶</a></h4>
<p>There are several files were generated during simulation, three files
need to be paid more attention:</p>
<ol class="arabic simple">
<li>run_trace_player.sh: a script for rerunning test</li>
<li>run_verdi.sh: a script for kicking off Verdi to view waveforms</li>
<li>testout, log file</li>
<li>STATUS, file records test running status, there are several status:<ol class="arabic">
<li>RUNNING, test is still in running.</li>
<li>FAIL, test result is failure.</li>
<li>PASS, test result is pass.</li>
</ol>
</li>
</ol>
</div>
</div>
<div class="section" id="running-a-test-plan">
<h3><a class="toc-backref" href="#id16">Running a Test Plan</a><a class="headerlink" href="#running-a-test-plan" title="Permalink to this headline">¶</a></h3>
<p>There is a script TOT/verif/tools/run_plan.py for running tests within a
test plan.</p>
<p><code class="docutils literal notranslate"><span class="pre">&gt;TOT/verif/tools/run_plan.py</span> <span class="pre">--test_plan</span> <span class="pre">&lt;TEST_PLAN_NAME&gt;</span> <span class="pre">-P</span> <span class="pre">&lt;PROJECT&gt;</span>
<span class="pre">-atag</span> <span class="pre">&lt;and_tags&gt;</span> <span class="pre">-otag</span> <span class="pre">&lt;or_tags&gt;</span> <span class="pre">-run_dir</span> <span class="pre">&lt;RUN_DIR&gt;</span> <span class="pre">-no_lsf</span> <span class="pre">-monitor</span></code></p>
<div class="section" id="argument-explanations-1">
<span id="id1"></span><h4>Argument Explanations:<a class="headerlink" href="#argument-explanations-1" title="Permalink to this headline">¶</a></h4>
<table border="1" class="docutils">
<colgroup>
<col width="50%" />
<col width="50%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Argument</th>
<th class="head">Description</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>–test_plan &lt;TEST_PLAN_NAME&gt;</td>
<td>Test plan file name, without
‘.py’ suffix.</td>
</tr>
<tr class="row-odd"><td>–test_plan &lt;TEST_PLAN_NAME&gt;</td>
<td>Project name which has been
specified in tree.make</td>
</tr>
<tr class="row-even"><td>-atag &lt;and_tags&gt;</td>
<td>means AND tags, will select tests
which has all tags specified by
atag</td>
</tr>
<tr class="row-odd"><td>-otag &lt;or_tags&gt;</td>
<td>means OR tags, will select tests
which contain at least one of
tags specified by otag</td>
</tr>
<tr class="row-even"><td>-ntag &lt;not_tags&gt;</td>
<td>means NOT tags, will select tests
which don’t not contain any tags
specified by ntag</td>
</tr>
<tr class="row-odd"><td>-run_dir &lt;RUN_DIR&gt;</td>
<td>Specify working directory</td>
</tr>
<tr class="row-even"><td>-no_lsf</td>
<td>will run test on local CPU</td>
</tr>
<tr class="row-odd"><td>-monitor</td>
<td>will continuously monitoring test
running status, until all
simulations are done or reach
maximum runtime</td>
</tr>
</tbody>
</table>
<p>Please run <code class="docutils literal notranslate"><span class="pre">run_plan.py</span></code> with <code class="docutils literal notranslate"><span class="pre">-help</span></code> argument for more arguments and their
usages.</p>
<p>Simulation results could be found under <strong>run_dir</strong>. There are 2
hierarchy levels under <code class="docutils literal notranslate"><span class="pre">run_dir</span></code></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>RUN_DIR
|-- &lt;TEST_BENCH_0&gt;
|   |-- TEST_A
|   |-- TEST_B
|   |-- …
|   `-- TEST_G
`-- &lt;TEST_BENCH_1&gt;
    |-- TEST_H
    |-- …
    `-- TEST_N
</pre></div>
</div>
<ol class="arabic simple">
<li>The first level is test bench level. If a plan contains multiple test
benches, there will be dedicated directory for each test bench</li>
<li>The second level is test level. Under test bench level, there are
several test directories. Each directory contains temporal and result
files for one test simulation.</li>
</ol>
</div>
<div class="section" id="examining-result-1">
<span id="id2"></span><h4>Examining result<a class="headerlink" href="#examining-result-1" title="Permalink to this headline">¶</a></h4>
<p>There is a script TOT/verif/tools/run_report.py for monitoring
regression status, the most common usages are:</p>
<p>&gt;TOT/verif/tools/run_report.py -run_dir &lt;regression_run_directory&gt;
-monitor_timeout MONITOR_TIMEOUT -monitor</p>
<p>Please run run_test.py with -help argument for more arguments and their
usages.</p>
</div>
</div>
<div class="section" id="generating-reporting-metrics">
<h3><a class="toc-backref" href="#id17">Generating Reporting Metrics</a><a class="headerlink" href="#generating-reporting-metrics" title="Permalink to this headline">¶</a></h3>
<p><strong>To be done</strong></p>
<p>Here is the end of <strong>NVDLA Verification Suite User Guide</strong>.</p>
</div>
</div>
</div>


        </div>
        <div class="col-xs-12 col-md-3">
          
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
  <h3><a href="../../contents.html">Table Of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">NVDLA Verification Suite User Guide</a><ul>
<li><a class="reference internal" href="#preparation">Preparation</a><ul>
<li><a class="reference internal" href="#acronym">Acronym</a></li>
<li><a class="reference internal" href="#setup-tree-make-and-build-tree">Setup tree.make and Build tree</a></li>
</ul>
</li>
<li><a class="reference internal" href="#quick-start">Quick Start</a><ul>
<li><a class="reference internal" href="#running-single-test">Running single test</a></li>
<li><a class="reference internal" href="#running-a-list-of-tests">Running a list of tests</a></li>
</ul>
</li>
<li><a class="reference internal" href="#verification-suite">Verification Suite</a><ul>
<li><a class="reference internal" href="#test-bench-architecture">Test Bench Architecture</a><ul>
<li><a class="reference internal" href="#trace-generator">Trace generator</a></li>
<li><a class="reference internal" href="#trace-player">Trace player</a></li>
</ul>
</li>
<li><a class="reference internal" href="#test-plan">Test Plan</a><ul>
<li><a class="reference internal" href="#test-levels">Test Levels</a></li>
<li><a class="reference internal" href="#associating-tests">Associating Tests</a></li>
</ul>
</li>
<li><a class="reference internal" href="#test-suite">Test Suite</a><ul>
<li><a class="reference internal" href="#test-naming">Test naming</a><ul>
<li><a class="reference internal" href="#portion-explanation">Portion Explanation</a></li>
<li><a class="reference internal" href="#examples">Examples</a></li>
</ul>
</li>
<li><a class="reference internal" href="#test-format">Test Format</a><ul>
<li><a class="reference internal" href="#trace-test-format">Trace Test format</a><ul>
<li><a class="reference internal" href="#configuration-file-format">Configuration File Format</a></li>
<li><a class="reference internal" href="#memory-surface-file-format">Memory Surface File Format</a></li>
</ul>
</li>
<li><a class="reference internal" href="#random-test-format">Random Test Format</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#regression-tool-set">Regression Tool Set</a><ul>
<li><a class="reference internal" href="#running-a-single-test">Running a Single Test</a><ul>
<li><a class="reference internal" href="#argument-explanations">Argument Explanations:</a></li>
<li><a class="reference internal" href="#examining-result">Examining Result</a></li>
</ul>
</li>
<li><a class="reference internal" href="#running-a-test-plan">Running a Test Plan</a><ul>
<li><a class="reference internal" href="#argument-explanations-1">Argument Explanations:</a></li>
<li><a class="reference internal" href="#examining-result-1">Examining result</a></li>
</ul>
</li>
<li><a class="reference internal" href="#generating-reporting-metrics">Generating Reporting Metrics</a></li>
</ul>
</li>
</ul>
</li>
</ul>

  <h4>Previous topic</h4>
  <p class="topless"><a href="scalability.html"
                        title="previous chapter">Scalability parameters and ConfigROM</a></p>
  <h4>Next topic</h4>
  <p class="topless"><a href="../../sw/contents.html"
                        title="next chapter">Software Manual</a></p>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/hw/v2/verif_guide.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    </div>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
        </div>
      </div>
    </div>
  </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <div class="container">
      <div class="row">
      <h3>Navigation</h3>
      <ul>
        <li class="right first">
          <a href="../../sw/contents.html" title="Software Manual"
             >next</a></li>
        <li class="right">
          <a href="scalability.html" title="Scalability parameters and ConfigROM"
             >previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../index.html">NVDLA Open Source Project</a>&#187;</li>
        <li class="nav-item nav-item-1"><a href="../../contents.html">Documentation</a>&#187;</li>
          <li class="nav-item nav-item-2"><a href="../contents.html" >Hardware Manual</a>&#187;</li> 
      </ul>
      </div>
      </div>
    </div>
<div class="footer" role="contentinfo">
<div class="container">
<div class="row">
&#169; <a
href="../../copyright.html">Copyright</a> 2017, NVIDIA Corporation.
<a href="http://www.nvidia.com/object/legal_info.html">Legal Information.</a>
<a href="http://www.nvidia.com/object/privacy_policy.html">Privacy Policy.</a>
Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.7.5.
</div>
</div>
</div>
<script type="text/javascript">_satellite.pageBottom();</script>
  </body>
</html>