{
  "Top": "Infeasi_Res_S2",
  "RtlTop": "Infeasi_Res_S2",
  "RtlPrefix": "",
  "RtlSubPrefix": "Infeasi_Res_S2_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "versal",
    "Device": "xcv80",
    "Package": "-lsva4737",
    "Speed": "-2MHP-e-S",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "y": {
      "index": "0",
      "direction": "in",
      "srcType": "vector<double, 8>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "dSlackPos": {
      "index": "1",
      "direction": "in",
      "srcType": "vector<double, 8>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dSlackPos_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dSlackPos_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "dSlackNeg": {
      "index": "2",
      "direction": "in",
      "srcType": "vector<double, 8>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dSlackNeg_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dSlackNeg_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "aty": {
      "index": "3",
      "direction": "in",
      "srcType": "vector<double, 8>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "aty_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "aty_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "colScale0": {
      "index": "4",
      "direction": "in",
      "srcType": "vector<double, 8>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem4",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "colScale0_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "colScale0_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "x": {
      "index": "5",
      "direction": "in",
      "srcType": "vector<double, 8>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem5",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "ax": {
      "index": "6",
      "direction": "in",
      "srcType": "vector<double, 8>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem6",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ax_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ax_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "colScale1": {
      "index": "7",
      "direction": "in",
      "srcType": "vector<double, 8>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem7",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "colScale1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "colScale1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rowScale": {
      "index": "8",
      "direction": "in",
      "srcType": "vector<double, 8>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem8",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "rowScale_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "rowScale_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "hasLower": {
      "index": "9",
      "direction": "in",
      "srcType": "vector<double, 8>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem9",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "hasLower_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "hasLower_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "hasUpper": {
      "index": "10",
      "direction": "in",
      "srcType": "vector<double, 8>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem10",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "hasUpper_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "hasUpper_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "dPrimalInfeasRes_val": {
      "index": "11",
      "direction": "out",
      "srcType": "double&",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dPrimalInfeasRes_val_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dPrimalInfeasRes_val_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dPrimalInfeasRes_val_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "dDualInfeasRes_val": {
      "index": "12",
      "direction": "out",
      "srcType": "double&",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dDualInfeasRes_val_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dDualInfeasRes_val_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dDualInfeasRes_val_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "nRows": {
      "index": "13",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "nRows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "nCols": {
      "index": "14",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "nCols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "problem_nEqs": {
      "index": "15",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "problem_nEqs",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ifScaled": {
      "index": "16",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ifScaled",
          "usage": "data",
          "direction": "in"
        }]
    },
    "inverse_dScale": {
      "index": "17",
      "direction": "in",
      "srcType": "double",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inverse_dScale_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inverse_dScale_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "inverse_pScale": {
      "index": "18",
      "direction": "in",
      "srcType": "double",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inverse_pScale_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inverse_pScale_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_addr64=1",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Infeasi_Res_S2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Infeasi_Res_S2",
    "Version": "1.0",
    "DisplayName": "Infeasi_res_s2",
    "Revision": "2114428594",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Infeasi_Res_S2_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/Infeasi_Res_S2.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Infeasi_Res_S2_add3_Sqrt.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_axpy_2fused.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_axpy_2fused_Pipeline_axpy_2fused.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_Block_entry_split_proc.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_Block_entry_split_split_split_split_split_split_split_split_split_proc1.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_Compute_Dual_Infeasibility_stage2.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_Compute_Primal_Infeasibility_stage2.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_consumer.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_consumer_Pipeline_VITIS_LOOP_15_1.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_control_s_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_dsqrt_64ns_64ns_64_56_no_dsp_1.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_ediv.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_ediv_7.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_ediv_7_Pipeline_ediv.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_ediv_Pipeline_ediv.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_edot.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_edot_11.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_edot_11_Pipeline_edot.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_edot_325.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_edot_325_Pipeline_edot.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_edot_426.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_edot_426_Pipeline_edot.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_edot_Pipeline_edot.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_entry_proc.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_entry_proc31.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w32_d2_S_x0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w32_d2_S_x1.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w32_d2_S_x2.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w32_d2_S_x3.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w32_d2_S_x4.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w64_d2_S_x.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w64_d3_S_x.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w512_d2_S.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w512_d2_S_x.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w512_d2_S_x0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w512_d3_S.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w512_d3_S_x.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w512_d3_S_x0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w512_d3_S_x1.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w512_d3_S_x2.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_fifo_w512_d3_S_x3.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_frp_fifoout.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_frp_pipeline_valid.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_gmem0_m_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_gmem1_m_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_gmem2_m_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_gmem3_m_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_gmem4_m_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_gmem5_m_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_gmem6_m_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_gmem7_m_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_gmem8_m_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_gmem9_m_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_gmem10_m_axi.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_15.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_15_Pipeline_loadDDR_data.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_16.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_16_Pipeline_loadDDR_data.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_17.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_17_Pipeline_loadDDR_data.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_18.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_18_Pipeline_loadDDR_data.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_19.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_19_Pipeline_loadDDR_data.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_22.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_22_Pipeline_loadDDR_data.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_24.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_24_Pipeline_loadDDR_data.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_2023.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_2124.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_Pipeline_loadDDR_data.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_special.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_loadDDR_data_special_Pipeline_loadDDR_data.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_Primal_Bound.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_Primal_Constr.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_Process_N.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_projNeg28.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_projNeg_221.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_projNeg_221_Pipeline_projNeg.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_projPos22.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_projPos22_Pipeline_projPos.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scale_and_twoNorm.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scale_and_twoNorm_noScaled.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scale_and_twoNorm_Scaled.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scale_and_twoNormSquared29.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scale_and_twoNormSquared_for_lub27.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_noScaled.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_Scaled.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scale_and_twoNormSquared_noScaled.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scale_and_twoNormSquared_Scaled.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector_1.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector_1_Pipeline_scale_vector.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector_2out.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector_2out_Pipeline_scale_vector.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector_12.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector_12_Pipeline_scale_vector.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector_13.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector_13_Pipeline_scale_vector.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector_14.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector_14_Pipeline_scale_vector.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_scaleVector_Pipeline_scale_vector.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_axpy_2fused_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_Block_entry_split_split_split_split_split_split_split_split_split_pbkb.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_consumer_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_ediv_7_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_ediv_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_edot_11_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_edot_325_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_edot_426_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_edot_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_scaleVector_1_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_scaleVector_2out_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_scaleVector_12_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_scaleVector_13_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_scaleVector_14_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_scaleVector_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_twoNorm_23_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_twoNormSquared_8_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_twoNormSquared_9_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_start_for_twoNormSquared_U0.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNorm.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNorm_23.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNorm_23_Pipeline_twoNorm.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNorm_Pipeline_twoNorm.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared_5.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared_5_Pipeline_accum_loop.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared_6.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared_6_Pipeline_accum_loop.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared_8.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared_8_Pipeline_accum_loop.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared_9.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared_9_Pipeline_accum_loop.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared_10.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared_10_Pipeline_accum_loop.vhd",
      "impl\/vhdl\/Infeasi_Res_S2_twoNormSquared_Pipeline_accum_loop.vhd",
      "impl\/vhdl\/Infeasi_Res_S2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Infeasi_Res_S2_add3_Sqrt.v",
      "impl\/verilog\/Infeasi_Res_S2_axpy_2fused.v",
      "impl\/verilog\/Infeasi_Res_S2_axpy_2fused_Pipeline_axpy_2fused.v",
      "impl\/verilog\/Infeasi_Res_S2_Block_entry_split_proc.v",
      "impl\/verilog\/Infeasi_Res_S2_Block_entry_split_split_split_split_split_split_split_split_split_proc1.v",
      "impl\/verilog\/Infeasi_Res_S2_Compute_Dual_Infeasibility_stage2.v",
      "impl\/verilog\/Infeasi_Res_S2_Compute_Primal_Infeasibility_stage2.v",
      "impl\/verilog\/Infeasi_Res_S2_consumer.v",
      "impl\/verilog\/Infeasi_Res_S2_consumer_Pipeline_VITIS_LOOP_15_1.v",
      "impl\/verilog\/Infeasi_Res_S2_control_s_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1.v",
      "impl\/verilog\/Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1.v",
      "impl\/verilog\/Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1.v",
      "impl\/verilog\/Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1.v",
      "impl\/verilog\/Infeasi_Res_S2_dsqrt_64ns_64ns_64_56_no_dsp_1.v",
      "impl\/verilog\/Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1.v",
      "impl\/verilog\/Infeasi_Res_S2_ediv.v",
      "impl\/verilog\/Infeasi_Res_S2_ediv_7.v",
      "impl\/verilog\/Infeasi_Res_S2_ediv_7_Pipeline_ediv.v",
      "impl\/verilog\/Infeasi_Res_S2_ediv_Pipeline_ediv.v",
      "impl\/verilog\/Infeasi_Res_S2_edot.v",
      "impl\/verilog\/Infeasi_Res_S2_edot_11.v",
      "impl\/verilog\/Infeasi_Res_S2_edot_11_Pipeline_edot.v",
      "impl\/verilog\/Infeasi_Res_S2_edot_325.v",
      "impl\/verilog\/Infeasi_Res_S2_edot_325_Pipeline_edot.v",
      "impl\/verilog\/Infeasi_Res_S2_edot_426.v",
      "impl\/verilog\/Infeasi_Res_S2_edot_426_Pipeline_edot.v",
      "impl\/verilog\/Infeasi_Res_S2_edot_Pipeline_edot.v",
      "impl\/verilog\/Infeasi_Res_S2_entry_proc.v",
      "impl\/verilog\/Infeasi_Res_S2_entry_proc31.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w32_d2_S.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w32_d2_S_x.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w32_d2_S_x0.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w32_d2_S_x1.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w32_d2_S_x2.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w32_d2_S_x3.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w32_d2_S_x4.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w64_d2_S.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w64_d2_S_x.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w64_d3_S.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w64_d3_S_x.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w512_d2_S.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w512_d2_S_x.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w512_d2_S_x0.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w512_d3_S.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w512_d3_S_x.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w512_d3_S_x0.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w512_d3_S_x1.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w512_d3_S_x2.v",
      "impl\/verilog\/Infeasi_Res_S2_fifo_w512_d3_S_x3.v",
      "impl\/verilog\/Infeasi_Res_S2_flow_control_loop_pipe.v",
      "impl\/verilog\/Infeasi_Res_S2_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Infeasi_Res_S2_frp_fifoout.v",
      "impl\/verilog\/Infeasi_Res_S2_frp_pipeline_valid.v",
      "impl\/verilog\/Infeasi_Res_S2_gmem0_m_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_gmem1_m_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_gmem2_m_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_gmem3_m_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_gmem4_m_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_gmem5_m_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_gmem6_m_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_gmem7_m_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_gmem8_m_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_gmem9_m_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_gmem10_m_axi.v",
      "impl\/verilog\/Infeasi_Res_S2_hls_deadlock_detection_unit.v",
      "impl\/verilog\/Infeasi_Res_S2_hls_deadlock_detector.vh",
      "impl\/verilog\/Infeasi_Res_S2_hls_deadlock_report_unit.vh",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_15.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_15_Pipeline_loadDDR_data.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_16.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_16_Pipeline_loadDDR_data.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_17.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_17_Pipeline_loadDDR_data.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_18.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_18_Pipeline_loadDDR_data.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_19.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_19_Pipeline_loadDDR_data.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_22.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_22_Pipeline_loadDDR_data.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_24.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_24_Pipeline_loadDDR_data.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_2023.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_2124.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_Pipeline_loadDDR_data.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_special.v",
      "impl\/verilog\/Infeasi_Res_S2_loadDDR_data_special_Pipeline_loadDDR_data.v",
      "impl\/verilog\/Infeasi_Res_S2_Primal_Bound.v",
      "impl\/verilog\/Infeasi_Res_S2_Primal_Constr.v",
      "impl\/verilog\/Infeasi_Res_S2_Process_N.v",
      "impl\/verilog\/Infeasi_Res_S2_projNeg28.v",
      "impl\/verilog\/Infeasi_Res_S2_projNeg_221.v",
      "impl\/verilog\/Infeasi_Res_S2_projNeg_221_Pipeline_projNeg.v",
      "impl\/verilog\/Infeasi_Res_S2_projPos22.v",
      "impl\/verilog\/Infeasi_Res_S2_projPos22_Pipeline_projPos.v",
      "impl\/verilog\/Infeasi_Res_S2_scale_and_twoNorm.v",
      "impl\/verilog\/Infeasi_Res_S2_scale_and_twoNorm_noScaled.v",
      "impl\/verilog\/Infeasi_Res_S2_scale_and_twoNorm_Scaled.v",
      "impl\/verilog\/Infeasi_Res_S2_scale_and_twoNormSquared29.v",
      "impl\/verilog\/Infeasi_Res_S2_scale_and_twoNormSquared_for_lub27.v",
      "impl\/verilog\/Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_noScaled.v",
      "impl\/verilog\/Infeasi_Res_S2_scale_and_twoNormSquared_for_lub_Scaled.v",
      "impl\/verilog\/Infeasi_Res_S2_scale_and_twoNormSquared_noScaled.v",
      "impl\/verilog\/Infeasi_Res_S2_scale_and_twoNormSquared_Scaled.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector_1.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector_1_Pipeline_scale_vector.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector_2out.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector_2out_Pipeline_scale_vector.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector_12.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector_12_Pipeline_scale_vector.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector_13.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector_13_Pipeline_scale_vector.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector_14.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector_14_Pipeline_scale_vector.v",
      "impl\/verilog\/Infeasi_Res_S2_scaleVector_Pipeline_scale_vector.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_axpy_2fused_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_Block_entry_split_split_split_split_split_split_split_split_split_pbkb.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_consumer_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_ediv_7_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_ediv_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_edot_11_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_edot_325_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_edot_426_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_edot_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_scaleVector_1_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_scaleVector_2out_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_scaleVector_12_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_scaleVector_13_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_scaleVector_14_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_scaleVector_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_twoNorm_23_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_twoNormSquared_8_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_twoNormSquared_9_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_start_for_twoNormSquared_U0.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNorm.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNorm_23.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNorm_23_Pipeline_twoNorm.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNorm_Pipeline_twoNorm.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared_5.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared_5_Pipeline_accum_loop.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared_6.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared_6_Pipeline_accum_loop.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared_8.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared_8_Pipeline_accum_loop.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared_9.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared_9_Pipeline_accum_loop.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared_10.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared_10_Pipeline_accum_loop.v",
      "impl\/verilog\/Infeasi_Res_S2_twoNormSquared_Pipeline_accum_loop.v",
      "impl\/verilog\/Infeasi_Res_S2.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Infeasi_Res_S2_v1_0\/data\/Infeasi_Res_S2.mdd",
      "impl\/misc\/drivers\/Infeasi_Res_S2_v1_0\/data\/Infeasi_Res_S2.tcl",
      "impl\/misc\/drivers\/Infeasi_Res_S2_v1_0\/data\/Infeasi_Res_S2.yaml",
      "impl\/misc\/drivers\/Infeasi_Res_S2_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/Infeasi_Res_S2_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Infeasi_Res_S2_v1_0\/src\/xinfeasi_res_s2.c",
      "impl\/misc\/drivers\/Infeasi_Res_S2_v1_0\/src\/xinfeasi_res_s2.h",
      "impl\/misc\/drivers\/Infeasi_Res_S2_v1_0\/src\/xinfeasi_res_s2_hw.h",
      "impl\/misc\/drivers\/Infeasi_Res_S2_v1_0\/src\/xinfeasi_res_s2_linux.c",
      "impl\/misc\/drivers\/Infeasi_Res_S2_v1_0\/src\/xinfeasi_res_s2_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1_ip.tcl",
      "impl\/misc\/Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1_ip.tcl",
      "impl\/misc\/Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1_ip.tcl",
      "impl\/misc\/Infeasi_Res_S2_dsqrt_64ns_64ns_64_56_no_dsp_1_ip.tcl",
      "impl\/misc\/Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Infeasi_Res_S2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Medium_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Infeasi_Res_S2_dsqrt_64ns_64ns_64_56_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 55 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Infeasi_Res_S2_dsqrt_64ns_64ns_64_56_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name Infeasi_Res_S2_dsub_64ns_64ns_64_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem10",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "y_1",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 31 to 0 of y"
            }]
        },
        {
          "offset": "0x14",
          "name": "y_2",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 63 to 32 of y"
            }]
        },
        {
          "offset": "0x1c",
          "name": "dSlackPos_1",
          "access": "W",
          "description": "Data signal of dSlackPos",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dSlackPos",
              "access": "W",
              "description": "Bit 31 to 0 of dSlackPos"
            }]
        },
        {
          "offset": "0x20",
          "name": "dSlackPos_2",
          "access": "W",
          "description": "Data signal of dSlackPos",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dSlackPos",
              "access": "W",
              "description": "Bit 63 to 32 of dSlackPos"
            }]
        },
        {
          "offset": "0x28",
          "name": "dSlackNeg_1",
          "access": "W",
          "description": "Data signal of dSlackNeg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dSlackNeg",
              "access": "W",
              "description": "Bit 31 to 0 of dSlackNeg"
            }]
        },
        {
          "offset": "0x2c",
          "name": "dSlackNeg_2",
          "access": "W",
          "description": "Data signal of dSlackNeg",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dSlackNeg",
              "access": "W",
              "description": "Bit 63 to 32 of dSlackNeg"
            }]
        },
        {
          "offset": "0x34",
          "name": "aty_1",
          "access": "W",
          "description": "Data signal of aty",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "aty",
              "access": "W",
              "description": "Bit 31 to 0 of aty"
            }]
        },
        {
          "offset": "0x38",
          "name": "aty_2",
          "access": "W",
          "description": "Data signal of aty",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "aty",
              "access": "W",
              "description": "Bit 63 to 32 of aty"
            }]
        },
        {
          "offset": "0x40",
          "name": "colScale0_1",
          "access": "W",
          "description": "Data signal of colScale0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "colScale0",
              "access": "W",
              "description": "Bit 31 to 0 of colScale0"
            }]
        },
        {
          "offset": "0x44",
          "name": "colScale0_2",
          "access": "W",
          "description": "Data signal of colScale0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "colScale0",
              "access": "W",
              "description": "Bit 63 to 32 of colScale0"
            }]
        },
        {
          "offset": "0x4c",
          "name": "x_1",
          "access": "W",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "W",
              "description": "Bit 31 to 0 of x"
            }]
        },
        {
          "offset": "0x50",
          "name": "x_2",
          "access": "W",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "W",
              "description": "Bit 63 to 32 of x"
            }]
        },
        {
          "offset": "0x58",
          "name": "ax_1",
          "access": "W",
          "description": "Data signal of ax",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ax",
              "access": "W",
              "description": "Bit 31 to 0 of ax"
            }]
        },
        {
          "offset": "0x5c",
          "name": "ax_2",
          "access": "W",
          "description": "Data signal of ax",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ax",
              "access": "W",
              "description": "Bit 63 to 32 of ax"
            }]
        },
        {
          "offset": "0x64",
          "name": "colScale1_1",
          "access": "W",
          "description": "Data signal of colScale1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "colScale1",
              "access": "W",
              "description": "Bit 31 to 0 of colScale1"
            }]
        },
        {
          "offset": "0x68",
          "name": "colScale1_2",
          "access": "W",
          "description": "Data signal of colScale1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "colScale1",
              "access": "W",
              "description": "Bit 63 to 32 of colScale1"
            }]
        },
        {
          "offset": "0x70",
          "name": "rowScale_1",
          "access": "W",
          "description": "Data signal of rowScale",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rowScale",
              "access": "W",
              "description": "Bit 31 to 0 of rowScale"
            }]
        },
        {
          "offset": "0x74",
          "name": "rowScale_2",
          "access": "W",
          "description": "Data signal of rowScale",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rowScale",
              "access": "W",
              "description": "Bit 63 to 32 of rowScale"
            }]
        },
        {
          "offset": "0x7c",
          "name": "hasLower_1",
          "access": "W",
          "description": "Data signal of hasLower",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "hasLower",
              "access": "W",
              "description": "Bit 31 to 0 of hasLower"
            }]
        },
        {
          "offset": "0x80",
          "name": "hasLower_2",
          "access": "W",
          "description": "Data signal of hasLower",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "hasLower",
              "access": "W",
              "description": "Bit 63 to 32 of hasLower"
            }]
        },
        {
          "offset": "0x88",
          "name": "hasUpper_1",
          "access": "W",
          "description": "Data signal of hasUpper",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "hasUpper",
              "access": "W",
              "description": "Bit 31 to 0 of hasUpper"
            }]
        },
        {
          "offset": "0x8c",
          "name": "hasUpper_2",
          "access": "W",
          "description": "Data signal of hasUpper",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "hasUpper",
              "access": "W",
              "description": "Bit 63 to 32 of hasUpper"
            }]
        },
        {
          "offset": "0x94",
          "name": "dPrimalInfeasRes_val_1",
          "access": "R",
          "description": "Data signal of dPrimalInfeasRes_val",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dPrimalInfeasRes_val",
              "access": "R",
              "description": "Bit 31 to 0 of dPrimalInfeasRes_val"
            }]
        },
        {
          "offset": "0x98",
          "name": "dPrimalInfeasRes_val_2",
          "access": "R",
          "description": "Data signal of dPrimalInfeasRes_val",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dPrimalInfeasRes_val",
              "access": "R",
              "description": "Bit 63 to 32 of dPrimalInfeasRes_val"
            }]
        },
        {
          "offset": "0x9c",
          "name": "dPrimalInfeasRes_val_ctrl",
          "access": "R",
          "description": "Control signal of dPrimalInfeasRes_val",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "dPrimalInfeasRes_val_ap_vld",
              "access": "R",
              "description": "Control signal dPrimalInfeasRes_val_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xac",
          "name": "dDualInfeasRes_val_1",
          "access": "R",
          "description": "Data signal of dDualInfeasRes_val",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dDualInfeasRes_val",
              "access": "R",
              "description": "Bit 31 to 0 of dDualInfeasRes_val"
            }]
        },
        {
          "offset": "0xb0",
          "name": "dDualInfeasRes_val_2",
          "access": "R",
          "description": "Data signal of dDualInfeasRes_val",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dDualInfeasRes_val",
              "access": "R",
              "description": "Bit 63 to 32 of dDualInfeasRes_val"
            }]
        },
        {
          "offset": "0xb4",
          "name": "dDualInfeasRes_val_ctrl",
          "access": "R",
          "description": "Control signal of dDualInfeasRes_val",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "dDualInfeasRes_val_ap_vld",
              "access": "R",
              "description": "Control signal dDualInfeasRes_val_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xc4",
          "name": "nRows",
          "access": "W",
          "description": "Data signal of nRows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nRows",
              "access": "W",
              "description": "Bit 31 to 0 of nRows"
            }]
        },
        {
          "offset": "0xcc",
          "name": "nCols",
          "access": "W",
          "description": "Data signal of nCols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nCols",
              "access": "W",
              "description": "Bit 31 to 0 of nCols"
            }]
        },
        {
          "offset": "0xd4",
          "name": "problem_nEqs",
          "access": "W",
          "description": "Data signal of problem_nEqs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "problem_nEqs",
              "access": "W",
              "description": "Bit 31 to 0 of problem_nEqs"
            }]
        },
        {
          "offset": "0xdc",
          "name": "ifScaled",
          "access": "W",
          "description": "Data signal of ifScaled",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ifScaled",
              "access": "W",
              "description": "Bit 31 to 0 of ifScaled"
            }]
        },
        {
          "offset": "0xe4",
          "name": "inverse_dScale_1",
          "access": "W",
          "description": "Data signal of inverse_dScale",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inverse_dScale",
              "access": "W",
              "description": "Bit 31 to 0 of inverse_dScale"
            }]
        },
        {
          "offset": "0xe8",
          "name": "inverse_dScale_2",
          "access": "W",
          "description": "Data signal of inverse_dScale",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inverse_dScale",
              "access": "W",
              "description": "Bit 63 to 32 of inverse_dScale"
            }]
        },
        {
          "offset": "0xf0",
          "name": "inverse_pScale_1",
          "access": "W",
          "description": "Data signal of inverse_pScale",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inverse_pScale",
              "access": "W",
              "description": "Bit 31 to 0 of inverse_pScale"
            }]
        },
        {
          "offset": "0xf4",
          "name": "inverse_pScale_2",
          "access": "W",
          "description": "Data signal of inverse_pScale",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inverse_pScale",
              "access": "W",
              "description": "Bit 63 to 32 of inverse_pScale"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "y"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "dSlackPos"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "dSlackNeg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "aty"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "colScale0"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "ax"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "colScale1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "rowScale"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "124",
          "argName": "hasLower"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "136",
          "argName": "hasUpper"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "148",
          "argName": "dPrimalInfeasRes_val"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "172",
          "argName": "dDualInfeasRes_val"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "196",
          "argName": "nRows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "204",
          "argName": "nCols"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "212",
          "argName": "problem_nEqs"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "220",
          "argName": "ifScaled"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "228",
          "argName": "inverse_dScale"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "240",
          "argName": "inverse_pScale"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem10:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4:m_axi_gmem5:m_axi_gmem6:m_axi_gmem7:m_axi_gmem8:m_axi_gmem9",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "16",
          "max_read_burst_length": "64",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "y"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "y"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "16",
          "max_read_burst_length": "64",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "dSlackPos"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "dSlackPos"
        }
      ]
    },
    "m_axi_gmem10": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem10_",
      "paramPrefix": "C_M_AXI_GMEM10_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem10_ARADDR",
        "m_axi_gmem10_ARBURST",
        "m_axi_gmem10_ARCACHE",
        "m_axi_gmem10_ARID",
        "m_axi_gmem10_ARLEN",
        "m_axi_gmem10_ARLOCK",
        "m_axi_gmem10_ARPROT",
        "m_axi_gmem10_ARQOS",
        "m_axi_gmem10_ARREADY",
        "m_axi_gmem10_ARREGION",
        "m_axi_gmem10_ARSIZE",
        "m_axi_gmem10_ARUSER",
        "m_axi_gmem10_ARVALID",
        "m_axi_gmem10_AWADDR",
        "m_axi_gmem10_AWBURST",
        "m_axi_gmem10_AWCACHE",
        "m_axi_gmem10_AWID",
        "m_axi_gmem10_AWLEN",
        "m_axi_gmem10_AWLOCK",
        "m_axi_gmem10_AWPROT",
        "m_axi_gmem10_AWQOS",
        "m_axi_gmem10_AWREADY",
        "m_axi_gmem10_AWREGION",
        "m_axi_gmem10_AWSIZE",
        "m_axi_gmem10_AWUSER",
        "m_axi_gmem10_AWVALID",
        "m_axi_gmem10_BID",
        "m_axi_gmem10_BREADY",
        "m_axi_gmem10_BRESP",
        "m_axi_gmem10_BUSER",
        "m_axi_gmem10_BVALID",
        "m_axi_gmem10_RDATA",
        "m_axi_gmem10_RID",
        "m_axi_gmem10_RLAST",
        "m_axi_gmem10_RREADY",
        "m_axi_gmem10_RRESP",
        "m_axi_gmem10_RUSER",
        "m_axi_gmem10_RVALID",
        "m_axi_gmem10_WDATA",
        "m_axi_gmem10_WID",
        "m_axi_gmem10_WLAST",
        "m_axi_gmem10_WREADY",
        "m_axi_gmem10_WSTRB",
        "m_axi_gmem10_WUSER",
        "m_axi_gmem10_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "16",
          "max_read_burst_length": "64",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "hasUpper"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "hasUpper"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "16",
          "max_read_burst_length": "64",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "dSlackNeg"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "dSlackNeg"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "16",
          "max_read_burst_length": "64",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "aty"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "aty"
        }
      ]
    },
    "m_axi_gmem4": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem4_",
      "paramPrefix": "C_M_AXI_GMEM4_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem4_ARADDR",
        "m_axi_gmem4_ARBURST",
        "m_axi_gmem4_ARCACHE",
        "m_axi_gmem4_ARID",
        "m_axi_gmem4_ARLEN",
        "m_axi_gmem4_ARLOCK",
        "m_axi_gmem4_ARPROT",
        "m_axi_gmem4_ARQOS",
        "m_axi_gmem4_ARREADY",
        "m_axi_gmem4_ARREGION",
        "m_axi_gmem4_ARSIZE",
        "m_axi_gmem4_ARUSER",
        "m_axi_gmem4_ARVALID",
        "m_axi_gmem4_AWADDR",
        "m_axi_gmem4_AWBURST",
        "m_axi_gmem4_AWCACHE",
        "m_axi_gmem4_AWID",
        "m_axi_gmem4_AWLEN",
        "m_axi_gmem4_AWLOCK",
        "m_axi_gmem4_AWPROT",
        "m_axi_gmem4_AWQOS",
        "m_axi_gmem4_AWREADY",
        "m_axi_gmem4_AWREGION",
        "m_axi_gmem4_AWSIZE",
        "m_axi_gmem4_AWUSER",
        "m_axi_gmem4_AWVALID",
        "m_axi_gmem4_BID",
        "m_axi_gmem4_BREADY",
        "m_axi_gmem4_BRESP",
        "m_axi_gmem4_BUSER",
        "m_axi_gmem4_BVALID",
        "m_axi_gmem4_RDATA",
        "m_axi_gmem4_RID",
        "m_axi_gmem4_RLAST",
        "m_axi_gmem4_RREADY",
        "m_axi_gmem4_RRESP",
        "m_axi_gmem4_RUSER",
        "m_axi_gmem4_RVALID",
        "m_axi_gmem4_WDATA",
        "m_axi_gmem4_WID",
        "m_axi_gmem4_WLAST",
        "m_axi_gmem4_WREADY",
        "m_axi_gmem4_WSTRB",
        "m_axi_gmem4_WUSER",
        "m_axi_gmem4_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "16",
          "max_read_burst_length": "64",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "colScale0"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "colScale0"
        }
      ]
    },
    "m_axi_gmem5": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem5_",
      "paramPrefix": "C_M_AXI_GMEM5_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem5_ARADDR",
        "m_axi_gmem5_ARBURST",
        "m_axi_gmem5_ARCACHE",
        "m_axi_gmem5_ARID",
        "m_axi_gmem5_ARLEN",
        "m_axi_gmem5_ARLOCK",
        "m_axi_gmem5_ARPROT",
        "m_axi_gmem5_ARQOS",
        "m_axi_gmem5_ARREADY",
        "m_axi_gmem5_ARREGION",
        "m_axi_gmem5_ARSIZE",
        "m_axi_gmem5_ARUSER",
        "m_axi_gmem5_ARVALID",
        "m_axi_gmem5_AWADDR",
        "m_axi_gmem5_AWBURST",
        "m_axi_gmem5_AWCACHE",
        "m_axi_gmem5_AWID",
        "m_axi_gmem5_AWLEN",
        "m_axi_gmem5_AWLOCK",
        "m_axi_gmem5_AWPROT",
        "m_axi_gmem5_AWQOS",
        "m_axi_gmem5_AWREADY",
        "m_axi_gmem5_AWREGION",
        "m_axi_gmem5_AWSIZE",
        "m_axi_gmem5_AWUSER",
        "m_axi_gmem5_AWVALID",
        "m_axi_gmem5_BID",
        "m_axi_gmem5_BREADY",
        "m_axi_gmem5_BRESP",
        "m_axi_gmem5_BUSER",
        "m_axi_gmem5_BVALID",
        "m_axi_gmem5_RDATA",
        "m_axi_gmem5_RID",
        "m_axi_gmem5_RLAST",
        "m_axi_gmem5_RREADY",
        "m_axi_gmem5_RRESP",
        "m_axi_gmem5_RUSER",
        "m_axi_gmem5_RVALID",
        "m_axi_gmem5_WDATA",
        "m_axi_gmem5_WID",
        "m_axi_gmem5_WLAST",
        "m_axi_gmem5_WREADY",
        "m_axi_gmem5_WSTRB",
        "m_axi_gmem5_WUSER",
        "m_axi_gmem5_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "16",
          "max_read_burst_length": "64",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "x"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "x"
        }
      ]
    },
    "m_axi_gmem6": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem6_",
      "paramPrefix": "C_M_AXI_GMEM6_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem6_ARADDR",
        "m_axi_gmem6_ARBURST",
        "m_axi_gmem6_ARCACHE",
        "m_axi_gmem6_ARID",
        "m_axi_gmem6_ARLEN",
        "m_axi_gmem6_ARLOCK",
        "m_axi_gmem6_ARPROT",
        "m_axi_gmem6_ARQOS",
        "m_axi_gmem6_ARREADY",
        "m_axi_gmem6_ARREGION",
        "m_axi_gmem6_ARSIZE",
        "m_axi_gmem6_ARUSER",
        "m_axi_gmem6_ARVALID",
        "m_axi_gmem6_AWADDR",
        "m_axi_gmem6_AWBURST",
        "m_axi_gmem6_AWCACHE",
        "m_axi_gmem6_AWID",
        "m_axi_gmem6_AWLEN",
        "m_axi_gmem6_AWLOCK",
        "m_axi_gmem6_AWPROT",
        "m_axi_gmem6_AWQOS",
        "m_axi_gmem6_AWREADY",
        "m_axi_gmem6_AWREGION",
        "m_axi_gmem6_AWSIZE",
        "m_axi_gmem6_AWUSER",
        "m_axi_gmem6_AWVALID",
        "m_axi_gmem6_BID",
        "m_axi_gmem6_BREADY",
        "m_axi_gmem6_BRESP",
        "m_axi_gmem6_BUSER",
        "m_axi_gmem6_BVALID",
        "m_axi_gmem6_RDATA",
        "m_axi_gmem6_RID",
        "m_axi_gmem6_RLAST",
        "m_axi_gmem6_RREADY",
        "m_axi_gmem6_RRESP",
        "m_axi_gmem6_RUSER",
        "m_axi_gmem6_RVALID",
        "m_axi_gmem6_WDATA",
        "m_axi_gmem6_WID",
        "m_axi_gmem6_WLAST",
        "m_axi_gmem6_WREADY",
        "m_axi_gmem6_WSTRB",
        "m_axi_gmem6_WUSER",
        "m_axi_gmem6_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "16",
          "max_read_burst_length": "64",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "ax"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "ax"
        }
      ]
    },
    "m_axi_gmem7": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem7_",
      "paramPrefix": "C_M_AXI_GMEM7_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem7_ARADDR",
        "m_axi_gmem7_ARBURST",
        "m_axi_gmem7_ARCACHE",
        "m_axi_gmem7_ARID",
        "m_axi_gmem7_ARLEN",
        "m_axi_gmem7_ARLOCK",
        "m_axi_gmem7_ARPROT",
        "m_axi_gmem7_ARQOS",
        "m_axi_gmem7_ARREADY",
        "m_axi_gmem7_ARREGION",
        "m_axi_gmem7_ARSIZE",
        "m_axi_gmem7_ARUSER",
        "m_axi_gmem7_ARVALID",
        "m_axi_gmem7_AWADDR",
        "m_axi_gmem7_AWBURST",
        "m_axi_gmem7_AWCACHE",
        "m_axi_gmem7_AWID",
        "m_axi_gmem7_AWLEN",
        "m_axi_gmem7_AWLOCK",
        "m_axi_gmem7_AWPROT",
        "m_axi_gmem7_AWQOS",
        "m_axi_gmem7_AWREADY",
        "m_axi_gmem7_AWREGION",
        "m_axi_gmem7_AWSIZE",
        "m_axi_gmem7_AWUSER",
        "m_axi_gmem7_AWVALID",
        "m_axi_gmem7_BID",
        "m_axi_gmem7_BREADY",
        "m_axi_gmem7_BRESP",
        "m_axi_gmem7_BUSER",
        "m_axi_gmem7_BVALID",
        "m_axi_gmem7_RDATA",
        "m_axi_gmem7_RID",
        "m_axi_gmem7_RLAST",
        "m_axi_gmem7_RREADY",
        "m_axi_gmem7_RRESP",
        "m_axi_gmem7_RUSER",
        "m_axi_gmem7_RVALID",
        "m_axi_gmem7_WDATA",
        "m_axi_gmem7_WID",
        "m_axi_gmem7_WLAST",
        "m_axi_gmem7_WREADY",
        "m_axi_gmem7_WSTRB",
        "m_axi_gmem7_WUSER",
        "m_axi_gmem7_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "16",
          "max_read_burst_length": "64",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "colScale1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "colScale1"
        }
      ]
    },
    "m_axi_gmem8": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem8_",
      "paramPrefix": "C_M_AXI_GMEM8_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem8_ARADDR",
        "m_axi_gmem8_ARBURST",
        "m_axi_gmem8_ARCACHE",
        "m_axi_gmem8_ARID",
        "m_axi_gmem8_ARLEN",
        "m_axi_gmem8_ARLOCK",
        "m_axi_gmem8_ARPROT",
        "m_axi_gmem8_ARQOS",
        "m_axi_gmem8_ARREADY",
        "m_axi_gmem8_ARREGION",
        "m_axi_gmem8_ARSIZE",
        "m_axi_gmem8_ARUSER",
        "m_axi_gmem8_ARVALID",
        "m_axi_gmem8_AWADDR",
        "m_axi_gmem8_AWBURST",
        "m_axi_gmem8_AWCACHE",
        "m_axi_gmem8_AWID",
        "m_axi_gmem8_AWLEN",
        "m_axi_gmem8_AWLOCK",
        "m_axi_gmem8_AWPROT",
        "m_axi_gmem8_AWQOS",
        "m_axi_gmem8_AWREADY",
        "m_axi_gmem8_AWREGION",
        "m_axi_gmem8_AWSIZE",
        "m_axi_gmem8_AWUSER",
        "m_axi_gmem8_AWVALID",
        "m_axi_gmem8_BID",
        "m_axi_gmem8_BREADY",
        "m_axi_gmem8_BRESP",
        "m_axi_gmem8_BUSER",
        "m_axi_gmem8_BVALID",
        "m_axi_gmem8_RDATA",
        "m_axi_gmem8_RID",
        "m_axi_gmem8_RLAST",
        "m_axi_gmem8_RREADY",
        "m_axi_gmem8_RRESP",
        "m_axi_gmem8_RUSER",
        "m_axi_gmem8_RVALID",
        "m_axi_gmem8_WDATA",
        "m_axi_gmem8_WID",
        "m_axi_gmem8_WLAST",
        "m_axi_gmem8_WREADY",
        "m_axi_gmem8_WSTRB",
        "m_axi_gmem8_WUSER",
        "m_axi_gmem8_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "16",
          "max_read_burst_length": "64",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "rowScale"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "rowScale"
        }
      ]
    },
    "m_axi_gmem9": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem9_",
      "paramPrefix": "C_M_AXI_GMEM9_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "64",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "64",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem9_ARADDR",
        "m_axi_gmem9_ARBURST",
        "m_axi_gmem9_ARCACHE",
        "m_axi_gmem9_ARID",
        "m_axi_gmem9_ARLEN",
        "m_axi_gmem9_ARLOCK",
        "m_axi_gmem9_ARPROT",
        "m_axi_gmem9_ARQOS",
        "m_axi_gmem9_ARREADY",
        "m_axi_gmem9_ARREGION",
        "m_axi_gmem9_ARSIZE",
        "m_axi_gmem9_ARUSER",
        "m_axi_gmem9_ARVALID",
        "m_axi_gmem9_AWADDR",
        "m_axi_gmem9_AWBURST",
        "m_axi_gmem9_AWCACHE",
        "m_axi_gmem9_AWID",
        "m_axi_gmem9_AWLEN",
        "m_axi_gmem9_AWLOCK",
        "m_axi_gmem9_AWPROT",
        "m_axi_gmem9_AWQOS",
        "m_axi_gmem9_AWREADY",
        "m_axi_gmem9_AWREGION",
        "m_axi_gmem9_AWSIZE",
        "m_axi_gmem9_AWUSER",
        "m_axi_gmem9_AWVALID",
        "m_axi_gmem9_BID",
        "m_axi_gmem9_BREADY",
        "m_axi_gmem9_BRESP",
        "m_axi_gmem9_BUSER",
        "m_axi_gmem9_BVALID",
        "m_axi_gmem9_RDATA",
        "m_axi_gmem9_RID",
        "m_axi_gmem9_RLAST",
        "m_axi_gmem9_RREADY",
        "m_axi_gmem9_RRESP",
        "m_axi_gmem9_RUSER",
        "m_axi_gmem9_RVALID",
        "m_axi_gmem9_WDATA",
        "m_axi_gmem9_WID",
        "m_axi_gmem9_WLAST",
        "m_axi_gmem9_WREADY",
        "m_axi_gmem9_WSTRB",
        "m_axi_gmem9_WUSER",
        "m_axi_gmem9_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "64",
          "num_write_outstanding": "16",
          "max_read_burst_length": "64",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "hasLower"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "hasLower"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem10_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem10_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem10_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem10_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem10_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem10_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem10_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem10_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem10_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem10_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem10_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem10_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem10_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem10_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem10_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem10_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem10_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem10_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem10_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem10_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem10_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem10_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem10_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem10_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem10_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem10_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem10_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem10_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem10_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem10_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem10_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem10_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem10_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem10_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem10_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem10_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem10_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem10_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem10_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem10_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem10_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem10_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem10_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem10_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem10_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem4_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem4_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem5_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem5_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem5_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem5_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem5_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem5_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem5_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem5_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem5_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem6_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem6_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem6_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem6_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem6_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem6_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem6_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem6_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem6_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem7_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem7_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem7_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem7_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem7_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem7_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem7_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem7_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem7_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem8_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem8_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem8_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem8_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem8_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem8_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem8_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem8_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem8_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem8_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem8_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem8_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem8_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem8_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem8_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem8_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem8_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem8_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem8_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem8_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem8_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem8_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem8_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem8_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem8_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem8_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem8_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem8_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem8_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem8_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem8_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem8_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem8_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem8_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem8_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem8_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem8_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem8_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem8_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem8_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem8_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem8_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem8_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem8_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem8_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem9_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem9_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem9_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem9_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem9_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem9_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem9_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem9_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem9_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem9_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem9_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem9_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem9_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem9_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem9_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem9_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem9_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem9_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem9_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem9_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem9_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem9_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem9_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem9_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem9_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem9_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem9_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem9_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem9_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem9_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem9_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem9_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem9_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem9_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem9_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem9_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem9_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem9_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem9_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem9_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem9_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem9_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem9_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem9_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem9_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Infeasi_Res_S2",
      "BindInstances": "nRows_assign_out_tmp_channel_U nCols_assign_out_tmp_channel_U nCols_assign_c3_channel_U nRows_assign_c2_channel_U nRows_assign_c_channel_U nCols_assign_c_channel_U dPrimalInfeasRes_U dDualInfeasRes_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem10_m_axi_U gmem2_m_axi_U gmem3_m_axi_U gmem4_m_axi_U gmem5_m_axi_U gmem6_m_axi_U gmem7_m_axi_U gmem8_m_axi_U gmem9_m_axi_U",
      "Instances": [
        {
          "ModuleName": "Block_entry_split_proc",
          "InstanceName": "Block_entry_split_proc_U0"
        },
        {
          "ModuleName": "Process_N",
          "InstanceName": "Process_N_U0",
          "BindInstances": "add_ln24_fu_38_p2 sub_ln24_fu_51_p2 sub_ln24_1_fu_70_p2 select_ln24_fu_90_p3 add_ln25_fu_102_p2 sub_ln25_fu_115_p2 sub_ln25_1_fu_134_p2 select_ln25_fu_154_p3"
        },
        {
          "ModuleName": "Compute_Primal_Infeasibility_stage2",
          "InstanceName": "Compute_Primal_Infeasibility_stage2_U0",
          "BindInstances": "inverse_dScale_c_U inverse_dScale_c5_U inverse_dScale_c6_U inverse_dScale_c7_U dualInfeasRay_fifo_i_U nRows_assign_c1_U dualInfeasLbRay_fifo_i_U nCols_assign_c4_U dualInfeasUbRay_fifo_i_U nCols_assign_c3_U dualInfeasConstr_fifo_i_U nCols_assign_c2_U dualInfeasRay_SVfifo_i_U nRows_assign_c_U dualInfeasLbRay_SVfifo_i_U dualInfeasUbRay_SVfifo_i_U dualInfeasConstr_SVfifo_i_U nCols_assign_c_U dualInfeasConstr_axpyfifo_i_U",
          "Instances": [
            {
              "ModuleName": "entry_proc",
              "InstanceName": "entry_proc_U0"
            },
            {
              "ModuleName": "loadDDR_data",
              "InstanceName": "loadDDR_data_U0",
              "BindInstances": "icmp_ln58_fu_100_p2 empty_fu_110_p3",
              "Instances": [{
                  "ModuleName": "loadDDR_data_Pipeline_loadDDR_data",
                  "InstanceName": "grp_loadDDR_data_Pipeline_loadDDR_data_fu_84",
                  "BindInstances": "icmp_ln58_fu_107_p2 add_ln58_fu_113_p2"
                }]
            },
            {
              "ModuleName": "loadDDR_data_15",
              "InstanceName": "loadDDR_data_15_U0",
              "BindInstances": "icmp_ln58_fu_100_p2 empty_fu_110_p3",
              "Instances": [{
                  "ModuleName": "loadDDR_data_15_Pipeline_loadDDR_data",
                  "InstanceName": "grp_loadDDR_data_15_Pipeline_loadDDR_data_fu_84",
                  "BindInstances": "icmp_ln58_fu_107_p2 add_ln58_fu_113_p2"
                }]
            },
            {
              "ModuleName": "loadDDR_data_16",
              "InstanceName": "loadDDR_data_16_U0",
              "BindInstances": "icmp_ln58_fu_100_p2 empty_fu_110_p3",
              "Instances": [{
                  "ModuleName": "loadDDR_data_16_Pipeline_loadDDR_data",
                  "InstanceName": "grp_loadDDR_data_16_Pipeline_loadDDR_data_fu_84",
                  "BindInstances": "icmp_ln58_fu_107_p2 add_ln58_fu_113_p2"
                }]
            },
            {
              "ModuleName": "loadDDR_data_17",
              "InstanceName": "loadDDR_data_17_U0",
              "BindInstances": "icmp_ln58_fu_100_p2 empty_fu_110_p3",
              "Instances": [{
                  "ModuleName": "loadDDR_data_17_Pipeline_loadDDR_data",
                  "InstanceName": "grp_loadDDR_data_17_Pipeline_loadDDR_data_fu_84",
                  "BindInstances": "icmp_ln58_fu_107_p2 add_ln58_fu_113_p2"
                }]
            },
            {
              "ModuleName": "scaleVector_12",
              "InstanceName": "scaleVector_12_U0",
              "Instances": [{
                  "ModuleName": "scaleVector_12_Pipeline_scale_vector",
                  "InstanceName": "grp_scaleVector_12_Pipeline_scale_vector_fu_60",
                  "BindInstances": "icmp_ln160_fu_157_p2 add_ln160_fu_163_p2 dmul_64ns_64ns_64_5_med_dsp_1_U46 dmul_64ns_64ns_64_5_med_dsp_1_U47 dmul_64ns_64ns_64_5_med_dsp_1_U48 dmul_64ns_64ns_64_5_med_dsp_1_U49 dmul_64ns_64ns_64_5_med_dsp_1_U50 dmul_64ns_64ns_64_5_med_dsp_1_U51 dmul_64ns_64ns_64_5_med_dsp_1_U52 dmul_64ns_64ns_64_5_med_dsp_1_U53"
                }]
            },
            {
              "ModuleName": "scaleVector_13",
              "InstanceName": "scaleVector_13_U0",
              "Instances": [{
                  "ModuleName": "scaleVector_13_Pipeline_scale_vector",
                  "InstanceName": "grp_scaleVector_13_Pipeline_scale_vector_fu_48",
                  "BindInstances": "icmp_ln160_fu_157_p2 add_ln160_fu_163_p2 dmul_64ns_64ns_64_5_med_dsp_1_U64 dmul_64ns_64ns_64_5_med_dsp_1_U65 dmul_64ns_64ns_64_5_med_dsp_1_U66 dmul_64ns_64ns_64_5_med_dsp_1_U67 dmul_64ns_64ns_64_5_med_dsp_1_U68 dmul_64ns_64ns_64_5_med_dsp_1_U69 dmul_64ns_64ns_64_5_med_dsp_1_U70 dmul_64ns_64ns_64_5_med_dsp_1_U71"
                }]
            },
            {
              "ModuleName": "scaleVector_14",
              "InstanceName": "scaleVector_14_U0",
              "Instances": [{
                  "ModuleName": "scaleVector_14_Pipeline_scale_vector",
                  "InstanceName": "grp_scaleVector_14_Pipeline_scale_vector_fu_48",
                  "BindInstances": "icmp_ln160_fu_157_p2 add_ln160_fu_163_p2 dmul_64ns_64ns_64_5_med_dsp_1_U80 dmul_64ns_64ns_64_5_med_dsp_1_U81 dmul_64ns_64ns_64_5_med_dsp_1_U82 dmul_64ns_64ns_64_5_med_dsp_1_U83 dmul_64ns_64ns_64_5_med_dsp_1_U84 dmul_64ns_64ns_64_5_med_dsp_1_U85 dmul_64ns_64ns_64_5_med_dsp_1_U86 dmul_64ns_64ns_64_5_med_dsp_1_U87"
                }]
            },
            {
              "ModuleName": "scaleVector",
              "InstanceName": "scaleVector_U0",
              "Instances": [{
                  "ModuleName": "scaleVector_Pipeline_scale_vector",
                  "InstanceName": "grp_scaleVector_Pipeline_scale_vector_fu_60",
                  "BindInstances": "icmp_ln160_fu_157_p2 add_ln160_fu_163_p2 dmul_64ns_64ns_64_5_med_dsp_1_U96 dmul_64ns_64ns_64_5_med_dsp_1_U97 dmul_64ns_64ns_64_5_med_dsp_1_U98 dmul_64ns_64ns_64_5_med_dsp_1_U99 dmul_64ns_64ns_64_5_med_dsp_1_U100 dmul_64ns_64ns_64_5_med_dsp_1_U101 dmul_64ns_64ns_64_5_med_dsp_1_U102 dmul_64ns_64ns_64_5_med_dsp_1_U103"
                }]
            },
            {
              "ModuleName": "consumer",
              "InstanceName": "consumer_U0",
              "Instances": [{
                  "ModuleName": "consumer_Pipeline_VITIS_LOOP_15_1",
                  "InstanceName": "grp_consumer_Pipeline_VITIS_LOOP_15_1_fu_36",
                  "BindInstances": "icmp_ln15_fu_70_p2 add_ln15_fu_76_p2"
                }]
            },
            {
              "ModuleName": "axpy_2fused",
              "InstanceName": "axpy_2fused_U0",
              "Instances": [{
                  "ModuleName": "axpy_2fused_Pipeline_axpy_2fused",
                  "InstanceName": "grp_axpy_2fused_Pipeline_axpy_2fused_fu_42",
                  "BindInstances": "icmp_ln302_fu_193_p2 add_ln302_fu_199_p2 dsub_64ns_64ns_64_7_no_dsp_1_U117 dadd_64ns_64ns_64_7_no_dsp_1_U125 dsub_64ns_64ns_64_7_no_dsp_1_U118 dadd_64ns_64ns_64_7_no_dsp_1_U126 dsub_64ns_64ns_64_7_no_dsp_1_U119 dadd_64ns_64ns_64_7_no_dsp_1_U127 dsub_64ns_64ns_64_7_no_dsp_1_U120 dadd_64ns_64ns_64_7_no_dsp_1_U128 dsub_64ns_64ns_64_7_no_dsp_1_U121 dadd_64ns_64ns_64_7_no_dsp_1_U129 dsub_64ns_64ns_64_7_no_dsp_1_U122 dadd_64ns_64ns_64_7_no_dsp_1_U130 dsub_64ns_64ns_64_7_no_dsp_1_U123 dadd_64ns_64ns_64_7_no_dsp_1_U131 dsub_64ns_64ns_64_7_no_dsp_1_U124 dadd_64ns_64ns_64_7_no_dsp_1_U132"
                }]
            },
            {
              "ModuleName": "scale_and_twoNorm",
              "InstanceName": "scale_and_twoNorm_U0",
              "BindInstances": "icmp_ln353_fu_88_p2",
              "Instances": [
                {
                  "ModuleName": "scale_and_twoNorm_Scaled",
                  "InstanceName": "grp_scale_and_twoNorm_Scaled_fu_58",
                  "BindInstances": "colScale_fifo_U n_c1_U temp_U n_c_U",
                  "Instances": [
                    {
                      "ModuleName": "loadDDR_data_22",
                      "InstanceName": "loadDDR_data_22_U0",
                      "BindInstances": "icmp_ln58_fu_100_p2 empty_fu_110_p3",
                      "Instances": [{
                          "ModuleName": "loadDDR_data_22_Pipeline_loadDDR_data",
                          "InstanceName": "grp_loadDDR_data_22_Pipeline_loadDDR_data_fu_84",
                          "BindInstances": "add_ln58_fu_103_p2 icmp_ln58_fu_113_p2"
                        }]
                    },
                    {
                      "ModuleName": "edot",
                      "InstanceName": "edot_U0",
                      "Instances": [{
                          "ModuleName": "edot_Pipeline_edot",
                          "InstanceName": "grp_edot_Pipeline_edot_fu_52",
                          "BindInstances": "add_ln273_fu_149_p2 icmp_ln273_fu_159_p2 dmul_64ns_64ns_64_5_med_dsp_1_U155 dmul_64ns_64ns_64_5_med_dsp_1_U156 dmul_64ns_64ns_64_5_med_dsp_1_U157 dmul_64ns_64ns_64_5_med_dsp_1_U158 dmul_64ns_64ns_64_5_med_dsp_1_U159 dmul_64ns_64ns_64_5_med_dsp_1_U160 dmul_64ns_64ns_64_5_med_dsp_1_U161 dmul_64ns_64ns_64_5_med_dsp_1_U162"
                        }]
                    },
                    {
                      "ModuleName": "twoNorm_23",
                      "InstanceName": "twoNorm_23_U0",
                      "BindInstances": "dsqrt_64ns_64ns_64_56_no_dsp_1_U180",
                      "Instances": [{
                          "ModuleName": "twoNorm_23_Pipeline_twoNorm",
                          "InstanceName": "grp_twoNorm_23_Pipeline_twoNorm_fu_55",
                          "BindInstances": "add_ln252_fu_145_p2 icmp_ln252_fu_155_p2 dmul_64ns_64ns_64_5_med_dsp_1_U175 dmul_64ns_64ns_64_5_med_dsp_1_U176 dadd_64ns_64ns_64_7_no_dsp_1_U173 dmul_64ns_64ns_64_5_med_dsp_1_U175 dadd_64ns_64ns_64_7_no_dsp_1_U174 dmul_64ns_64ns_64_5_med_dsp_1_U176 dadd_64ns_64ns_64_7_no_dsp_1_U173 dmul_64ns_64ns_64_5_med_dsp_1_U175 dadd_64ns_64ns_64_7_no_dsp_1_U174 dmul_64ns_64ns_64_5_med_dsp_1_U176 dadd_64ns_64ns_64_7_no_dsp_1_U173 dmul_64ns_64ns_64_5_med_dsp_1_U175 dadd_64ns_64ns_64_7_no_dsp_1_U174 dmul_64ns_64ns_64_5_med_dsp_1_U176 dadd_64ns_64ns_64_7_no_dsp_1_U173 dadd_64ns_64ns_64_7_no_dsp_1_U174"
                        }]
                    }
                  ]
                },
                {
                  "ModuleName": "scale_and_twoNorm_noScaled",
                  "InstanceName": "grp_scale_and_twoNorm_noScaled_fu_72",
                  "Instances": [{
                      "ModuleName": "twoNorm",
                      "InstanceName": "twoNorm_U0",
                      "BindInstances": "dsqrt_64ns_64ns_64_56_no_dsp_1_U203",
                      "Instances": [{
                          "ModuleName": "twoNorm_Pipeline_twoNorm",
                          "InstanceName": "grp_twoNorm_Pipeline_twoNorm_fu_45",
                          "BindInstances": "add_ln252_fu_145_p2 icmp_ln252_fu_155_p2 dmul_64ns_64ns_64_5_med_dsp_1_U198 dmul_64ns_64ns_64_5_med_dsp_1_U199 dadd_64ns_64ns_64_7_no_dsp_1_U196 dmul_64ns_64ns_64_5_med_dsp_1_U198 dadd_64ns_64ns_64_7_no_dsp_1_U197 dmul_64ns_64ns_64_5_med_dsp_1_U199 dadd_64ns_64ns_64_7_no_dsp_1_U196 dmul_64ns_64ns_64_5_med_dsp_1_U198 dadd_64ns_64ns_64_7_no_dsp_1_U197 dmul_64ns_64ns_64_5_med_dsp_1_U199 dadd_64ns_64ns_64_7_no_dsp_1_U196 dmul_64ns_64ns_64_5_med_dsp_1_U198 dadd_64ns_64ns_64_7_no_dsp_1_U197 dmul_64ns_64ns_64_5_med_dsp_1_U199 dadd_64ns_64ns_64_7_no_dsp_1_U196 dadd_64ns_64ns_64_7_no_dsp_1_U197"
                        }]
                    }]
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "Compute_Dual_Infeasibility_stage2",
          "InstanceName": "Compute_Dual_Infeasibility_stage2_U0",
          "BindInstances": "inverse_pScale_c_U inverse_pScale_c1_U primalInfeasRay_fifo_i_U nCols_assign_c_U primalINfeasConstr_fifo_i_U nRows_assign_c_U primalInfeasRay_SVfifo_lb_i_U primalInfeasRay_SVfifo_ub_i_U primalInfeasConstr_SVfifo_i_U pConstrResSq_U pBoundUbResSq_U pBoundLbResSq_U",
          "Instances": [
            {
              "ModuleName": "entry_proc31",
              "InstanceName": "entry_proc31_U0"
            },
            {
              "ModuleName": "loadDDR_data_18",
              "InstanceName": "loadDDR_data_18_U0",
              "BindInstances": "icmp_ln58_fu_100_p2 empty_fu_110_p3",
              "Instances": [{
                  "ModuleName": "loadDDR_data_18_Pipeline_loadDDR_data",
                  "InstanceName": "grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84",
                  "BindInstances": "icmp_ln58_fu_107_p2 add_ln58_fu_113_p2"
                }]
            },
            {
              "ModuleName": "loadDDR_data_19",
              "InstanceName": "loadDDR_data_19_U0",
              "BindInstances": "icmp_ln58_fu_100_p2 empty_fu_110_p3",
              "Instances": [{
                  "ModuleName": "loadDDR_data_19_Pipeline_loadDDR_data",
                  "InstanceName": "grp_loadDDR_data_19_Pipeline_loadDDR_data_fu_84",
                  "BindInstances": "icmp_ln58_fu_107_p2 add_ln58_fu_113_p2"
                }]
            },
            {
              "ModuleName": "scaleVector_2out",
              "InstanceName": "scaleVector_2out_U0",
              "Instances": [{
                  "ModuleName": "scaleVector_2out_Pipeline_scale_vector",
                  "InstanceName": "grp_scaleVector_2out_Pipeline_scale_vector_fu_50",
                  "BindInstances": "icmp_ln180_fu_166_p2 add_ln180_fu_172_p2 dmul_64ns_64ns_64_5_med_dsp_1_U277 dmul_64ns_64ns_64_5_med_dsp_1_U278 dmul_64ns_64ns_64_5_med_dsp_1_U279 dmul_64ns_64ns_64_5_med_dsp_1_U280 dmul_64ns_64ns_64_5_med_dsp_1_U281 dmul_64ns_64ns_64_5_med_dsp_1_U282 dmul_64ns_64ns_64_5_med_dsp_1_U283 dmul_64ns_64ns_64_5_med_dsp_1_U284"
                }]
            },
            {
              "ModuleName": "scaleVector_1",
              "InstanceName": "scaleVector_1_U0",
              "Instances": [{
                  "ModuleName": "scaleVector_1_Pipeline_scale_vector",
                  "InstanceName": "grp_scaleVector_1_Pipeline_scale_vector_fu_48",
                  "BindInstances": "icmp_ln160_fu_157_p2 add_ln160_fu_163_p2 dmul_64ns_64ns_64_5_med_dsp_1_U295 dmul_64ns_64ns_64_5_med_dsp_1_U296 dmul_64ns_64ns_64_5_med_dsp_1_U297 dmul_64ns_64ns_64_5_med_dsp_1_U298 dmul_64ns_64ns_64_5_med_dsp_1_U299 dmul_64ns_64ns_64_5_med_dsp_1_U300 dmul_64ns_64ns_64_5_med_dsp_1_U301 dmul_64ns_64ns_64_5_med_dsp_1_U302"
                }]
            },
            {
              "ModuleName": "Primal_Constr",
              "InstanceName": "Primal_Constr_U0",
              "BindInstances": "primalInfeasBound_fifo_i_U",
              "Instances": [
                {
                  "ModuleName": "projNeg28",
                  "InstanceName": "projNeg28_U0",
                  "BindInstances": "icmp_ln369_fu_239_p2 i_1_fu_245_p2 icmp_ln376_fu_339_p2 xor_ln376_fu_793_p2 icmp_ln377_fu_359_p2 icmp_ln377_1_fu_689_p2 or_ln377_fu_798_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U311 and_ln377_fu_802_p2 select_ln377_fu_807_p3 select_ln376_fu_814_p3 icmp_ln376_1_fu_373_p2 xor_ln376_1_fu_821_p2 icmp_ln377_2_fu_399_p2 icmp_ln377_3_fu_702_p2 or_ln377_1_fu_826_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U312 and_ln377_1_fu_830_p2 select_ln377_1_fu_835_p3 select_ln376_1_fu_842_p3 icmp_ln376_2_fu_413_p2 xor_ln376_2_fu_849_p2 icmp_ln377_4_fu_439_p2 icmp_ln377_5_fu_715_p2 or_ln377_2_fu_854_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U313 and_ln377_2_fu_858_p2 select_ln377_2_fu_863_p3 select_ln376_2_fu_870_p3 icmp_ln376_3_fu_453_p2 xor_ln376_3_fu_877_p2 icmp_ln377_6_fu_479_p2 icmp_ln377_7_fu_728_p2 or_ln377_3_fu_882_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U314 and_ln377_3_fu_886_p2 select_ln377_3_fu_891_p3 select_ln376_3_fu_898_p3 icmp_ln376_4_fu_493_p2 xor_ln376_4_fu_905_p2 icmp_ln377_8_fu_519_p2 icmp_ln377_9_fu_741_p2 or_ln377_4_fu_910_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U315 and_ln377_4_fu_914_p2 select_ln377_4_fu_919_p3 select_ln376_4_fu_926_p3 icmp_ln376_5_fu_533_p2 xor_ln376_5_fu_933_p2 icmp_ln377_10_fu_559_p2 icmp_ln377_11_fu_754_p2 or_ln377_5_fu_938_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U316 and_ln377_5_fu_942_p2 select_ln377_5_fu_947_p3 select_ln376_5_fu_954_p3 icmp_ln376_6_fu_573_p2 xor_ln376_6_fu_961_p2 icmp_ln377_12_fu_599_p2 icmp_ln377_13_fu_767_p2 or_ln377_6_fu_966_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U317 and_ln377_6_fu_970_p2 select_ln377_6_fu_975_p3 select_ln376_6_fu_982_p3 icmp_ln376_7_fu_613_p2 xor_ln376_7_fu_989_p2 icmp_ln377_14_fu_639_p2 icmp_ln377_15_fu_780_p2 or_ln377_7_fu_994_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U318 and_ln377_7_fu_998_p2 select_ln377_7_fu_1003_p3 select_ln376_7_fu_1010_p3"
                },
                {
                  "ModuleName": "scale_and_twoNormSquared29",
                  "InstanceName": "scale_and_twoNormSquared29_U0",
                  "BindInstances": "icmp_ln468_fu_88_p2",
                  "Instances": [
                    {
                      "ModuleName": "scale_and_twoNormSquared_Scaled",
                      "InstanceName": "grp_scale_and_twoNormSquared_Scaled_fu_58",
                      "BindInstances": "rowScale_fifo_U n_c1_U temp_U n_c_U",
                      "Instances": [
                        {
                          "ModuleName": "loadDDR_data_24",
                          "InstanceName": "loadDDR_data_24_U0",
                          "BindInstances": "icmp_ln58_fu_100_p2 empty_fu_110_p3",
                          "Instances": [{
                              "ModuleName": "loadDDR_data_24_Pipeline_loadDDR_data",
                              "InstanceName": "grp_loadDDR_data_24_Pipeline_loadDDR_data_fu_84",
                              "BindInstances": "add_ln58_fu_103_p2 icmp_ln58_fu_113_p2"
                            }]
                        },
                        {
                          "ModuleName": "edot_11",
                          "InstanceName": "edot_11_U0",
                          "Instances": [{
                              "ModuleName": "edot_11_Pipeline_edot",
                              "InstanceName": "grp_edot_11_Pipeline_edot_fu_52",
                              "BindInstances": "add_ln273_fu_149_p2 icmp_ln273_fu_159_p2 dmul_64ns_64ns_64_5_med_dsp_1_U333 dmul_64ns_64ns_64_5_med_dsp_1_U334 dmul_64ns_64ns_64_5_med_dsp_1_U335 dmul_64ns_64ns_64_5_med_dsp_1_U336 dmul_64ns_64ns_64_5_med_dsp_1_U337 dmul_64ns_64ns_64_5_med_dsp_1_U338 dmul_64ns_64ns_64_5_med_dsp_1_U339 dmul_64ns_64ns_64_5_med_dsp_1_U340"
                            }]
                        },
                        {
                          "ModuleName": "twoNormSquared",
                          "InstanceName": "twoNormSquared_U0",
                          "BindInstances": "dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389 dadd_64ns_64ns_64_7_no_dsp_1_U389",
                          "Instances": [{
                              "ModuleName": "twoNormSquared_Pipeline_accum_loop",
                              "InstanceName": "grp_twoNormSquared_Pipeline_accum_loop_fu_163",
                              "BindInstances": "add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U355 dmul_64ns_64ns_64_5_med_dsp_1_U356 dadd_64ns_64ns_64_7_no_dsp_1_U352 dmul_64ns_64ns_64_5_med_dsp_1_U357 dadd_64ns_64ns_64_7_no_dsp_1_U353 dmul_64ns_64ns_64_5_med_dsp_1_U358 dadd_64ns_64ns_64_7_no_dsp_1_U354"
                            }]
                        }
                      ]
                    },
                    {
                      "ModuleName": "scale_and_twoNormSquared_noScaled",
                      "InstanceName": "grp_scale_and_twoNormSquared_noScaled_fu_72",
                      "Instances": [{
                          "ModuleName": "twoNormSquared_10",
                          "InstanceName": "twoNormSquared_10_U0",
                          "BindInstances": "dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442 dadd_64ns_64ns_64_7_no_dsp_1_U442",
                          "Instances": [{
                              "ModuleName": "twoNormSquared_10_Pipeline_accum_loop",
                              "InstanceName": "grp_twoNormSquared_10_Pipeline_accum_loop_fu_153",
                              "BindInstances": "add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U408 dmul_64ns_64ns_64_5_med_dsp_1_U409 dadd_64ns_64ns_64_7_no_dsp_1_U405 dmul_64ns_64ns_64_5_med_dsp_1_U410 dadd_64ns_64ns_64_7_no_dsp_1_U406 dmul_64ns_64ns_64_5_med_dsp_1_U411 dadd_64ns_64ns_64_7_no_dsp_1_U407"
                            }]
                        }]
                    }
                  ]
                }
              ]
            },
            {
              "ModuleName": "Primal_Bound",
              "InstanceName": "Primal_Bound_U0",
              "BindInstances": "primalInfeasBound_fifo_lb_i_U nCols_assign_c1_U primalInfeasBound_fifo_ub_i_U nCols_assign_c_U hasLower_fifo_i_U hasUpper_fifo_i_U primalInfeasBound_edotfifo_lb_i_U primalInfeasBound_edotfifo_ub_i_U",
              "Instances": [
                {
                  "ModuleName": "projNeg_221",
                  "InstanceName": "projNeg_221_U0",
                  "Instances": [{
                      "ModuleName": "projNeg_221_Pipeline_projNeg",
                      "InstanceName": "grp_projNeg_221_Pipeline_projNeg_fu_50",
                      "BindInstances": "icmp_ln369_fu_211_p2 add_ln369_fu_217_p2 icmp_ln377_fu_325_p2 icmp_ln377_16_fu_331_p2 or_ln377_fu_657_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U463 and_ln377_fu_661_p2 icmp_ln377_17_fu_357_p2 icmp_ln377_18_fu_363_p2 or_ln377_8_fu_666_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U464 and_ln377_8_fu_670_p2 icmp_ln377_19_fu_389_p2 icmp_ln377_20_fu_395_p2 or_ln377_9_fu_675_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U465 and_ln377_9_fu_679_p2 icmp_ln377_21_fu_421_p2 icmp_ln377_22_fu_427_p2 or_ln377_10_fu_684_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U466 and_ln377_10_fu_688_p2 icmp_ln377_23_fu_453_p2 icmp_ln377_24_fu_459_p2 or_ln377_11_fu_693_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U467 and_ln377_11_fu_697_p2 icmp_ln377_25_fu_485_p2 icmp_ln377_26_fu_491_p2 or_ln377_12_fu_702_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U468 and_ln377_12_fu_706_p2 icmp_ln377_27_fu_517_p2 icmp_ln377_28_fu_523_p2 or_ln377_13_fu_711_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U469 and_ln377_13_fu_715_p2 icmp_ln377_29_fu_549_p2 icmp_ln377_30_fu_555_p2 or_ln377_14_fu_720_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U470 and_ln377_14_fu_724_p2 select_ln380_fu_729_p3 select_ln380_1_fu_736_p3 select_ln380_2_fu_743_p3 select_ln380_3_fu_750_p3 select_ln380_4_fu_757_p3 select_ln380_5_fu_764_p3 select_ln380_6_fu_771_p3 select_ln380_7_fu_778_p3"
                    }]
                },
                {
                  "ModuleName": "projPos22",
                  "InstanceName": "projPos22_U0",
                  "Instances": [{
                      "ModuleName": "projPos22_Pipeline_projPos",
                      "InstanceName": "grp_projPos22_Pipeline_projPos_fu_50",
                      "BindInstances": "icmp_ln393_fu_211_p2 add_ln393_fu_217_p2 icmp_ln401_fu_325_p2 icmp_ln401_1_fu_331_p2 or_ln401_fu_657_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U478 and_ln401_fu_661_p2 icmp_ln401_2_fu_357_p2 icmp_ln401_3_fu_363_p2 or_ln401_1_fu_666_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U479 and_ln401_1_fu_670_p2 icmp_ln401_4_fu_389_p2 icmp_ln401_5_fu_395_p2 or_ln401_2_fu_675_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U480 and_ln401_2_fu_679_p2 icmp_ln401_6_fu_421_p2 icmp_ln401_7_fu_427_p2 or_ln401_3_fu_684_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U481 and_ln401_3_fu_688_p2 icmp_ln401_8_fu_453_p2 icmp_ln401_9_fu_459_p2 or_ln401_4_fu_693_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U482 and_ln401_4_fu_697_p2 icmp_ln401_10_fu_485_p2 icmp_ln401_11_fu_491_p2 or_ln401_5_fu_702_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U483 and_ln401_5_fu_706_p2 icmp_ln401_12_fu_517_p2 icmp_ln401_13_fu_523_p2 or_ln401_6_fu_711_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U484 and_ln401_6_fu_715_p2 icmp_ln401_14_fu_549_p2 icmp_ln401_15_fu_555_p2 or_ln401_7_fu_720_p2 dcmp_64ns_64ns_1_1_no_dsp_1_U485 and_ln401_7_fu_724_p2 select_ln404_fu_729_p3 select_ln404_1_fu_736_p3 select_ln404_2_fu_743_p3 select_ln404_3_fu_750_p3 select_ln404_4_fu_757_p3 select_ln404_5_fu_764_p3 select_ln404_6_fu_771_p3 select_ln404_7_fu_778_p3"
                    }]
                },
                {
                  "ModuleName": "loadDDR_data_2023",
                  "InstanceName": "loadDDR_data_2023_U0",
                  "BindInstances": "icmp_ln58_fu_111_p2 empty_fu_121_p3 icmp_ln58_2_fu_155_p2 add_ln58_fu_161_p2"
                },
                {
                  "ModuleName": "loadDDR_data_2124",
                  "InstanceName": "loadDDR_data_2124_U0",
                  "BindInstances": "icmp_ln58_fu_111_p2 empty_fu_121_p3 icmp_ln58_1_fu_155_p2 add_ln58_fu_161_p2"
                },
                {
                  "ModuleName": "edot_325",
                  "InstanceName": "edot_325_U0",
                  "Instances": [{
                      "ModuleName": "edot_325_Pipeline_edot",
                      "InstanceName": "grp_edot_325_Pipeline_edot_fu_40",
                      "BindInstances": "icmp_ln273_fu_153_p2 add_ln273_fu_159_p2 dmul_64ns_64ns_64_5_med_dsp_1_U501 dmul_64ns_64ns_64_5_med_dsp_1_U502 dmul_64ns_64ns_64_5_med_dsp_1_U503 dmul_64ns_64ns_64_5_med_dsp_1_U504 dmul_64ns_64ns_64_5_med_dsp_1_U505 dmul_64ns_64ns_64_5_med_dsp_1_U506 dmul_64ns_64ns_64_5_med_dsp_1_U507 dmul_64ns_64ns_64_5_med_dsp_1_U508"
                    }]
                },
                {
                  "ModuleName": "edot_426",
                  "InstanceName": "edot_426_U0",
                  "Instances": [{
                      "ModuleName": "edot_426_Pipeline_edot",
                      "InstanceName": "grp_edot_426_Pipeline_edot_fu_40",
                      "BindInstances": "icmp_ln273_fu_153_p2 add_ln273_fu_159_p2 dmul_64ns_64ns_64_5_med_dsp_1_U518 dmul_64ns_64ns_64_5_med_dsp_1_U519 dmul_64ns_64ns_64_5_med_dsp_1_U520 dmul_64ns_64ns_64_5_med_dsp_1_U521 dmul_64ns_64ns_64_5_med_dsp_1_U522 dmul_64ns_64ns_64_5_med_dsp_1_U523 dmul_64ns_64ns_64_5_med_dsp_1_U524 dmul_64ns_64ns_64_5_med_dsp_1_U525"
                    }]
                },
                {
                  "ModuleName": "scale_and_twoNormSquared_for_lub27",
                  "InstanceName": "scale_and_twoNormSquared_for_lub27_U0",
                  "BindInstances": "icmp_ln78_fu_100_p2",
                  "Instances": [
                    {
                      "ModuleName": "scale_and_twoNormSquared_for_lub_Scaled",
                      "InstanceName": "grp_scale_and_twoNormSquared_for_lub_Scaled_fu_62",
                      "BindInstances": "colScale_fifo_lb_U colScale_fifo_ub_U nCols_c2_U nCols_c3_U temp_lb_U nCols_c1_U temp_ub_U nCols_c_U",
                      "Instances": [
                        {
                          "ModuleName": "loadDDR_data_special",
                          "InstanceName": "loadDDR_data_special_U0",
                          "BindInstances": "icmp_ln73_fu_118_p2 empty_fu_128_p3",
                          "Instances": [{
                              "ModuleName": "loadDDR_data_special_Pipeline_loadDDR_data",
                              "InstanceName": "grp_loadDDR_data_special_Pipeline_loadDDR_data_fu_96",
                              "BindInstances": "add_ln73_fu_113_p2 icmp_ln73_fu_123_p2"
                            }]
                        },
                        {
                          "ModuleName": "ediv_7",
                          "InstanceName": "ediv_7_U0",
                          "Instances": [{
                              "ModuleName": "ediv_7_Pipeline_ediv",
                              "InstanceName": "grp_ediv_7_Pipeline_ediv_fu_52",
                              "BindInstances": "add_ln416_fu_149_p2 icmp_ln416_fu_159_p2 ddiv_64ns_64ns_64_58_no_dsp_1_U547 ddiv_64ns_64ns_64_58_no_dsp_1_U548 ddiv_64ns_64ns_64_58_no_dsp_1_U549 ddiv_64ns_64ns_64_58_no_dsp_1_U550 ddiv_64ns_64ns_64_58_no_dsp_1_U551 ddiv_64ns_64ns_64_58_no_dsp_1_U552 ddiv_64ns_64ns_64_58_no_dsp_1_U553 ddiv_64ns_64ns_64_58_no_dsp_1_U554"
                            }]
                        },
                        {
                          "ModuleName": "ediv",
                          "InstanceName": "ediv_U0",
                          "Instances": [{
                              "ModuleName": "ediv_Pipeline_ediv",
                              "InstanceName": "grp_ediv_Pipeline_ediv_fu_52",
                              "BindInstances": "add_ln416_fu_149_p2 icmp_ln416_fu_159_p2 ddiv_64ns_64ns_64_58_no_dsp_1_U566 ddiv_64ns_64ns_64_58_no_dsp_1_U567 ddiv_64ns_64ns_64_58_no_dsp_1_U568 ddiv_64ns_64ns_64_58_no_dsp_1_U569 ddiv_64ns_64ns_64_58_no_dsp_1_U570 ddiv_64ns_64ns_64_58_no_dsp_1_U571 ddiv_64ns_64ns_64_58_no_dsp_1_U572 ddiv_64ns_64ns_64_58_no_dsp_1_U573"
                            }]
                        },
                        {
                          "ModuleName": "twoNormSquared_8",
                          "InstanceName": "twoNormSquared_8_U0",
                          "BindInstances": "dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622 dadd_64ns_64ns_64_7_no_dsp_1_U622",
                          "Instances": [{
                              "ModuleName": "twoNormSquared_8_Pipeline_accum_loop",
                              "InstanceName": "grp_twoNormSquared_8_Pipeline_accum_loop_fu_163",
                              "BindInstances": "add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U588 dmul_64ns_64ns_64_5_med_dsp_1_U589 dadd_64ns_64ns_64_7_no_dsp_1_U585 dmul_64ns_64ns_64_5_med_dsp_1_U590 dadd_64ns_64ns_64_7_no_dsp_1_U586 dmul_64ns_64ns_64_5_med_dsp_1_U591 dadd_64ns_64ns_64_7_no_dsp_1_U587"
                            }]
                        },
                        {
                          "ModuleName": "twoNormSquared_9",
                          "InstanceName": "twoNormSquared_9_U0",
                          "BindInstances": "dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664 dadd_64ns_64ns_64_7_no_dsp_1_U664",
                          "Instances": [{
                              "ModuleName": "twoNormSquared_9_Pipeline_accum_loop",
                              "InstanceName": "grp_twoNormSquared_9_Pipeline_accum_loop_fu_163",
                              "BindInstances": "add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U630 dmul_64ns_64ns_64_5_med_dsp_1_U631 dadd_64ns_64ns_64_7_no_dsp_1_U627 dmul_64ns_64ns_64_5_med_dsp_1_U632 dadd_64ns_64ns_64_7_no_dsp_1_U628 dmul_64ns_64ns_64_5_med_dsp_1_U633 dadd_64ns_64ns_64_7_no_dsp_1_U629"
                            }]
                        }
                      ]
                    },
                    {
                      "ModuleName": "scale_and_twoNormSquared_for_lub_noScaled",
                      "InstanceName": "grp_scale_and_twoNormSquared_for_lub_noScaled_fu_80",
                      "Instances": [
                        {
                          "ModuleName": "twoNormSquared_5",
                          "InstanceName": "twoNormSquared_5_U0",
                          "BindInstances": "dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725 dadd_64ns_64ns_64_7_no_dsp_1_U725",
                          "Instances": [{
                              "ModuleName": "twoNormSquared_5_Pipeline_accum_loop",
                              "InstanceName": "grp_twoNormSquared_5_Pipeline_accum_loop_fu_153",
                              "BindInstances": "add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U691 dmul_64ns_64ns_64_5_med_dsp_1_U692 dadd_64ns_64ns_64_7_no_dsp_1_U688 dmul_64ns_64ns_64_5_med_dsp_1_U693 dadd_64ns_64ns_64_7_no_dsp_1_U689 dmul_64ns_64ns_64_5_med_dsp_1_U694 dadd_64ns_64ns_64_7_no_dsp_1_U690"
                            }]
                        },
                        {
                          "ModuleName": "twoNormSquared_6",
                          "InstanceName": "twoNormSquared_6_U0",
                          "BindInstances": "dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767 dadd_64ns_64ns_64_7_no_dsp_1_U767",
                          "Instances": [{
                              "ModuleName": "twoNormSquared_6_Pipeline_accum_loop",
                              "InstanceName": "grp_twoNormSquared_6_Pipeline_accum_loop_fu_153",
                              "BindInstances": "add_ln120_fu_828_p2 icmp_ln120_fu_838_p2 dmul_64ns_64ns_64_5_med_dsp_1_U733 dmul_64ns_64ns_64_5_med_dsp_1_U734 dadd_64ns_64ns_64_7_no_dsp_1_U730 dmul_64ns_64ns_64_5_med_dsp_1_U735 dadd_64ns_64ns_64_7_no_dsp_1_U731 dmul_64ns_64ns_64_5_med_dsp_1_U736 dadd_64ns_64ns_64_7_no_dsp_1_U732"
                            }]
                        }
                      ]
                    }
                  ]
                }
              ]
            },
            {
              "ModuleName": "add3_Sqrt",
              "InstanceName": "add3_Sqrt_U0",
              "BindInstances": "dadd_64ns_64ns_64_7_no_dsp_1_U806 dadd_64ns_64ns_64_7_no_dsp_1_U806 dsqrt_64ns_64ns_64_56_no_dsp_1_U807"
            }
          ]
        },
        {
          "ModuleName": "Block_entry_split_split_split_split_split_split_split_split_split_proc1",
          "InstanceName": "Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0"
        }
      ]
    },
    "Info": {
      "Block_entry_split_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Process_N": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "loadDDR_data_Pipeline_loadDDR_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_15_Pipeline_loadDDR_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_16_Pipeline_loadDDR_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_17_Pipeline_loadDDR_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector_12_Pipeline_scale_vector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector_13_Pipeline_scale_vector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector_14_Pipeline_scale_vector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector_Pipeline_scale_vector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "consumer_Pipeline_VITIS_LOOP_15_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "consumer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axpy_2fused_Pipeline_axpy_2fused": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axpy_2fused": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_22_Pipeline_loadDDR_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edot_Pipeline_edot": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edot": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNorm_23_Pipeline_twoNorm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNorm_23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scale_and_twoNorm_Scaled": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNorm_Pipeline_twoNorm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNorm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scale_and_twoNorm_noScaled": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scale_and_twoNorm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Compute_Primal_Infeasibility_stage2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc31": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "loadDDR_data_18_Pipeline_loadDDR_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_19_Pipeline_loadDDR_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector_2out_Pipeline_scale_vector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector_2out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector_1_Pipeline_scale_vector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleVector_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "projNeg28": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_24_Pipeline_loadDDR_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edot_11_Pipeline_edot": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edot_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared_Pipeline_accum_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scale_and_twoNormSquared_Scaled": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared_10_Pipeline_accum_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scale_and_twoNormSquared_noScaled": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scale_and_twoNormSquared29": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Primal_Constr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "projNeg_221_Pipeline_projNeg": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "projNeg_221": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "projPos22_Pipeline_projPos": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "projPos22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_2023": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_2124": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edot_325_Pipeline_edot": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edot_325": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edot_426_Pipeline_edot": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edot_426": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_special_Pipeline_loadDDR_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadDDR_data_special": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ediv_7_Pipeline_ediv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ediv_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ediv_Pipeline_ediv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ediv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared_8_Pipeline_accum_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared_9_Pipeline_accum_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scale_and_twoNormSquared_for_lub_Scaled": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared_5_Pipeline_accum_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared_6_Pipeline_accum_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "twoNormSquared_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scale_and_twoNormSquared_for_lub_noScaled": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scale_and_twoNormSquared_for_lub27": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Primal_Bound": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "add3_Sqrt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Compute_Dual_Infeasibility_stage2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_split_split_split_split_split_split_split_split_split_proc1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Infeasi_Res_S2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_entry_split_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "66",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "74",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Process_N": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.242"
        },
        "Area": {
          "FF": "131",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "390",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "0.762"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "50",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_Pipeline_loadDDR_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.765"
        },
        "Loops": [{
            "Name": "loadDDR_data",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "139",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "452",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_15_Pipeline_loadDDR_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.765"
        },
        "Loops": [{
            "Name": "loadDDR_data",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_15": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "139",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "452",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_16_Pipeline_loadDDR_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.765"
        },
        "Loops": [{
            "Name": "loadDDR_data",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_16": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "139",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "452",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_17_Pipeline_loadDDR_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.765"
        },
        "Loops": [{
            "Name": "loadDDR_data",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_17": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "139",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "452",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector_12_Pipeline_scale_vector": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Loops": [{
            "Name": "scale_vector",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2980",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2379",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector_12": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3082",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2445",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector_13_Pipeline_scale_vector": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Loops": [{
            "Name": "scale_vector",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2980",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2379",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector_13": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3082",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2437",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector_14_Pipeline_scale_vector": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Loops": [{
            "Name": "scale_vector",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2980",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2379",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector_14": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3081",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2429",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector_Pipeline_scale_vector": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Loops": [{
            "Name": "scale_vector",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2980",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2379",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3081",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2437",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "consumer_Pipeline_VITIS_LOOP_15_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.665"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_15_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "139",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "consumer": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.665"
        },
        "Area": {
          "FF": "71",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "173",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "axpy_2fused_Pipeline_axpy_2fused": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "axpy_2fused",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "16"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "12800",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "14586",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "axpy_2fused": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.190"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "12837",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "14644",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_22_Pipeline_loadDDR_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.765"
        },
        "Loops": [{
            "Name": "loadDDR_data",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_22": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "140",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "460",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "edot_Pipeline_edot": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Loops": [{
            "Name": "edot",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3018",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2395",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "edot": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3056",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2461",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNorm_23_Pipeline_twoNorm": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "twoNorm",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "7",
            "PipelineDepth": "66"
          }],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3724",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3395",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNorm_23": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.190"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3817",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3597",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scale_and_twoNorm_Scaled": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "60",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "8182",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "7097",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNorm_Pipeline_twoNorm": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "twoNorm",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "7",
            "PipelineDepth": "66"
          }],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3724",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3395",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNorm": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.190"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3785",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3589",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scale_and_twoNorm_noScaled": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.190"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3785",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3589",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scale_and_twoNorm": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "72",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "11977",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "10819",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Compute_Primal_Infeasibility_stage2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "264",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "2",
          "FF": "43365",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "40027",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc31": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "0.762"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "34",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_18_Pipeline_loadDDR_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.765"
        },
        "Loops": [{
            "Name": "loadDDR_data",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_18": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "139",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "452",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_19_Pipeline_loadDDR_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.765"
        },
        "Loops": [{
            "Name": "loadDDR_data",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_19": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "139",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "452",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector_2out_Pipeline_scale_vector": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Loops": [{
            "Name": "scale_vector",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2980",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2389",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector_2out": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3081",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2447",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector_1_Pipeline_scale_vector": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Loops": [{
            "Name": "scale_vector",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2980",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2379",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scaleVector_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3081",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2429",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "projNeg28": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.427"
        },
        "Loops": [{
            "Name": "projNeg",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1524",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1497",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_24_Pipeline_loadDDR_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.765"
        },
        "Loops": [{
            "Name": "loadDDR_data",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_24": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "140",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "460",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "edot_11_Pipeline_edot": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Loops": [{
            "Name": "edot",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3018",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2395",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "edot_11": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3056",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2461",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared_Pipeline_accum_loop": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.300"
        },
        "Loops": [{
            "Name": "accum_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "7819",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "7720",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "8846",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "10150",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scale_and_twoNormSquared_Scaled": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "72",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "12188",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "13653",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared_10_Pipeline_accum_loop": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.300"
        },
        "Loops": [{
            "Name": "accum_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "7819",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "7720",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared_10": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "8814",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "10142",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scale_and_twoNormSquared_noScaled": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "8814",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "10142",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scale_and_twoNormSquared29": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "21012",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "23920",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Primal_Constr": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "22543",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "25711",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "projNeg_221_Pipeline_projNeg": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.235"
        },
        "Loops": [{
            "Name": "projNeg",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "1102",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "883",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "projNeg_221": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.235"
        },
        "Area": {
          "FF": "1108",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "933",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "projPos22_Pipeline_projPos": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.235"
        },
        "Loops": [{
            "Name": "projPos",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "1102",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "883",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "projPos22": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.235"
        },
        "Area": {
          "FF": "1108",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "933",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_2023": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "loadDDR_data",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "155",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "212",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_2124": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "loadDDR_data",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "155",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "212",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "edot_325_Pipeline_edot": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Loops": [{
            "Name": "edot",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3018",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2395",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "edot_325": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3055",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2445",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "edot_426_Pipeline_edot": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Loops": [{
            "Name": "edot",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3018",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2395",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "edot_426": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.154"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "3055",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2445",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_special_Pipeline_loadDDR_data": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.765"
        },
        "Loops": [{
            "Name": "loadDDR_data",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "157",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "loadDDR_data_special": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "140",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "484",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "ediv_7_Pipeline_ediv": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.898"
        },
        "Loops": [{
            "Name": "ediv",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "60"
          }],
        "Area": {
          "FF": "1173",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "163",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "ediv_7": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.898"
        },
        "Area": {
          "FF": "1211",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "229",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "ediv_Pipeline_ediv": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.898"
        },
        "Loops": [{
            "Name": "ediv",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "60"
          }],
        "Area": {
          "FF": "1173",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "163",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "ediv": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.898"
        },
        "Area": {
          "FF": "1211",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "229",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared_8_Pipeline_accum_loop": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.300"
        },
        "Loops": [{
            "Name": "accum_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "7819",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "7720",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared_8": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "8846",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "10150",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared_9_Pipeline_accum_loop": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.300"
        },
        "Loops": [{
            "Name": "accum_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "7819",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "7720",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared_9": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "8846",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "10150",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scale_and_twoNormSquared_for_lub_Scaled": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "20546",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "22410",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared_5_Pipeline_accum_loop": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.300"
        },
        "Loops": [{
            "Name": "accum_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "7819",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "7720",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared_5": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "8814",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "10142",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared_6_Pipeline_accum_loop": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.300"
        },
        "Loops": [{
            "Name": "accum_loop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "7819",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "7720",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "twoNormSquared_6": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "8814",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "10142",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scale_and_twoNormSquared_for_lub_noScaled": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "48",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "17630",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "20316",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "scale_and_twoNormSquared_for_lub27": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "38186",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "42923",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Primal_Bound": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "192",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "1",
          "FF": "46993",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "51811",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "add3_Sqrt": {
        "Latency": {
          "LatencyBest": "69",
          "LatencyAvg": "69",
          "LatencyWorst": "69",
          "PipelineII": "69",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.190"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "FF": "800",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1374",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Compute_Dual_Infeasibility_stage2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "DSP": "384",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "3",
          "FF": "82468",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "1",
          "LUT": "86376",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_split_split_split_split_split_split_split_split_split_proc1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "0.626"
        },
        "Area": {
          "FF": "130",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "154",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Infeasi_Res_S2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.509"
        },
        "Area": {
          "BRAM_18K": "1452",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "19",
          "DSP": "648",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "5",
          "FF": "176798",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "3",
          "LUT": "182579",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-09 14:34:45 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1.2"
  }
}
