#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Feb 15 19:50:24 2021
# Process ID: 2619750
# Current directory: /home/stud/nt92homu/Desktop/Task5
# Command line: vivado
# Log file: /home/stud/nt92homu/Desktop/Task5/vivado.log
# Journal file: /home/stud/nt92homu/Desktop/Task5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name ADC_Calib_v1_0_project -directory /home/stud/nt92homu/echo2/adc/ADC_Calib_With_AXI_Interface/ADC_Calib_With_AXI_Interface.tmp/ADC_Calib_v1_0_project /home/stud/nt92homu/echo2/adc/ip_repo/ADC_Calib_1.0/component.xml
update_compile_order -fileset sources_1
current_project ADC_Calib_With_AXI_Interface
startgroup
set_property -dict [list CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} CONFIG.PSU__MAXIGP1__DATA_WIDTH {128}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
current_project ADC_Calib_v1_0_project
current_project ADC_Calib_With_AXI_Interface
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/localhost:2542}
connect_hw_server -url localhost:3121 -allow_non_jtag
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/localhost:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/localhost:2542]
open_hw_target
current_hw_device [get_hw_devices debug_bridge_0]
refresh_hw_device [lindex [get_hw_devices debug_bridge_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices debug_bridge_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices debug_bridge_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices debug_bridge_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices debug_bridge_0] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
close_project
