

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Tue Dec 17 15:07:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.541 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3087|     3087|  30.870 us|  30.870 us|  3087|  3087|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_compute_Pipeline_DOT_DOT_INNER_fu_98         |compute_Pipeline_DOT_DOT_INNER        |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_compute_Pipeline_GRAD_GRAD_INNER_fu_107      |compute_Pipeline_GRAD_GRAD_INNER      |     1029|     1029|  10.290 us|  10.290 us|  1029|  1029|       no|
        |grp_compute_Pipeline_UPDATE_UPDATE_INNER_fu_115  |compute_Pipeline_UPDATE_UPDATE_INNER  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      182|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      244|      685|    -|
|Memory               |        4|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      163|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     6|      276|     1030|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_DOT_DOT_INNER_fu_98         |compute_Pipeline_DOT_DOT_INNER        |        0|   2|   58|  237|    0|
    |grp_compute_Pipeline_GRAD_GRAD_INNER_fu_107      |compute_Pipeline_GRAD_GRAD_INNER      |        0|   1|  150|  201|    0|
    |grp_compute_Pipeline_UPDATE_UPDATE_INNER_fu_115  |compute_Pipeline_UPDATE_UPDATE_INNER  |        0|   3|   36|  247|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   6|  244|  685|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |gradient_V_U  |compute_gradient_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |lut_V_U       |compute_lut_V_ROM_AUTO_1R         |        2|  0|   0|    0|  2048|   10|     1|        20480|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                  |        4|  0|   0|    0|  3072|   42|     2|        53248|
    +--------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |in_V_1_fu_168_p2         |         -|   0|  0|  29|           1|          22|
    |index_V_fu_184_p2        |         -|   0|  0|  18|           1|          11|
    |scale_V_fu_262_p2        |         -|   0|  0|  35|          28|          28|
    |and_ln1650_fu_220_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1649_fu_130_p2    |      icmp|   0|  0|  20|          32|          22|
    |icmp_ln1650_fu_136_p2    |      icmp|   0|  0|  20|          32|          23|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |or_ln1650_fu_233_p2      |        or|   0|  0|   2|           1|           1|
    |index_V_1_fu_190_p3      |    select|   0|  0|  11|           1|          11|
    |prob_V_1_fu_238_p3       |    select|   0|  0|  20|           1|          20|
    |select_ln1650_fu_225_p3  |    select|   0|  0|  21|           1|           1|
    |xor_ln1649_fu_215_p2     |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 182|         101|         143|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  43|          8|    1|          8|
    |ap_done                       |   9|          2|    1|          2|
    |gradient_V_address0           |  14|          3|   10|         30|
    |gradient_V_ce0                |  14|          3|    1|          3|
    |gradient_V_we0                |   9|          2|    1|          2|
    |theta_local_V_address0        |  14|          3|   10|         30|
    |theta_local_V_ce0             |  14|          3|    1|          3|
    |theta_local_V_ce1             |   9|          2|    1|          2|
    |theta_local_V_we0             |   9|          2|    1|          2|
    |training_instance_V_address0  |  14|          3|   10|         30|
    |training_instance_V_ce0       |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 163|         34|   38|        115|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   7|   0|    7|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |grp_compute_Pipeline_DOT_DOT_INNER_fu_98_ap_start_reg         |   1|   0|    1|          0|
    |grp_compute_Pipeline_GRAD_GRAD_INNER_fu_107_ap_start_reg      |   1|   0|    1|          0|
    |grp_compute_Pipeline_UPDATE_UPDATE_INNER_fu_115_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1649_reg_280                                           |   1|   0|    1|          0|
    |icmp_ln1650_reg_286                                           |   1|   0|    1|          0|
    |scale_V_reg_296                                               |  19|   0|   28|          9|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |  32|   0|   41|          9|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|              compute|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|              compute|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|              compute|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|              compute|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|              compute|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|              compute|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|              compute|  return value|
|label_local_V_address0        |  out|   13|   ap_memory|        label_local_V|         array|
|label_local_V_ce0             |  out|    1|   ap_memory|        label_local_V|         array|
|label_local_V_q0              |   in|    8|   ap_memory|        label_local_V|         array|
|trunc_ln280                   |   in|   13|     ap_none|          trunc_ln280|        scalar|
|theta_local_V_address0        |  out|   10|   ap_memory|        theta_local_V|         array|
|theta_local_V_ce0             |  out|    1|   ap_memory|        theta_local_V|         array|
|theta_local_V_we0             |  out|    1|   ap_memory|        theta_local_V|         array|
|theta_local_V_d0              |  out|   32|   ap_memory|        theta_local_V|         array|
|theta_local_V_q0              |   in|   32|   ap_memory|        theta_local_V|         array|
|theta_local_V_address1        |  out|   10|   ap_memory|        theta_local_V|         array|
|theta_local_V_ce1             |  out|    1|   ap_memory|        theta_local_V|         array|
|theta_local_V_q1              |   in|   32|   ap_memory|        theta_local_V|         array|
|training_instance_V_address0  |  out|   10|   ap_memory|  training_instance_V|         array|
|training_instance_V_ce0       |  out|    1|   ap_memory|  training_instance_V|         array|
|training_instance_V_q0        |   in|   16|   ap_memory|  training_instance_V|         array|
+------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%result_V_loc = alloca i64 1"   --->   Operation 8 'alloca' 'result_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.20ns)   --->   "%gradient_V = alloca i64 1" [sgd.cpp:226->sgd.cpp:282]   --->   Operation 9 'alloca' 'gradient_V' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_DOT_DOT_INNER, i32 %result_V_loc, i32 %theta_local_V, i16 %training_instance_V"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 11 [1/2] (1.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_DOT_DOT_INNER, i32 %result_V_loc, i32 %theta_local_V, i16 %training_instance_V"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.05>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln280_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln280"   --->   Operation 12 'read' 'trunc_ln280_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i13 %trunc_ln280_read" [sgd.cpp:274]   --->   Operation 13 'zext' 'zext_ln274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%label_local_V_addr = getelementptr i8 %label_local_V, i64 0, i64 %zext_ln274" [sgd.cpp:278]   --->   Operation 14 'getelementptr' 'label_local_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (1.24ns)   --->   "%tmp_1 = load i13 %label_local_V_addr" [sgd.cpp:282]   --->   Operation 15 'load' 'tmp_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4500> <RAM>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%result_V_loc_load = load i32 %result_V_loc"   --->   Operation 16 'load' 'result_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln1649 = icmp_sgt  i32 %result_V_loc_load, i32 2097152"   --->   Operation 17 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln1650 = icmp_slt  i32 %result_V_loc_load, i32 4292870144"   --->   Operation 18 'icmp' 'icmp_ln1650' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %result_V_loc_load, i32 11, i32 21" [sgd.cpp:140]   --->   Operation 19 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%in_V = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %trunc_ln1, i11 0"   --->   Operation 20 'bitconcatenate' 'in_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V_loc_load, i32 22"   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.82ns)   --->   "%in_V_1 = sub i22 0, i22 %in_V"   --->   Operation 22 'sub' 'in_V_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i22.i32.i32, i22 %in_V_1, i32 11, i32 21"   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.73ns)   --->   "%index_V = sub i11 0, i11 %trunc_ln"   --->   Operation 24 'sub' 'index_V' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.30ns)   --->   "%index_V_1 = select i1 %tmp, i11 %index_V, i11 %trunc_ln1"   --->   Operation 25 'select' 'index_V_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i11 %index_V_1"   --->   Operation 26 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%lut_V_addr = getelementptr i10 %lut_V, i64 0, i64 %zext_ln541"   --->   Operation 27 'getelementptr' 'lut_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.20ns)   --->   "%lut_V_load = load i11 %lut_V_addr"   --->   Operation 28 'load' 'lut_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 2048> <ROM>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 29 [1/2] (1.24ns)   --->   "%tmp_1 = load i13 %label_local_V_addr" [sgd.cpp:282]   --->   Operation 29 'load' 'tmp_1' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4500> <RAM>
ST_4 : Operation 30 [1/2] (1.20ns)   --->   "%lut_V_load = load i11 %lut_V_addr"   --->   Operation 30 'load' 'lut_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 2048> <ROM>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node scale_V)   --->   "%prob_V = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %lut_V_load, i9 0"   --->   Operation 31 'bitconcatenate' 'prob_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node scale_V)   --->   "%zext_ln234 = zext i19 %prob_V" [sgd.cpp:234->sgd.cpp:282]   --->   Operation 32 'zext' 'zext_ln234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln1650)   --->   "%xor_ln1649 = xor i1 %icmp_ln1649, i1 1"   --->   Operation 33 'xor' 'xor_ln1649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1650 = and i1 %icmp_ln1650, i1 %xor_ln1649"   --->   Operation 34 'and' 'and_ln1650' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node scale_V)   --->   "%select_ln1650 = select i1 %and_ln1650, i20 0, i20 524288"   --->   Operation 35 'select' 'select_ln1650' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node scale_V)   --->   "%or_ln1650 = or i1 %and_ln1650, i1 %icmp_ln1649"   --->   Operation 36 'or' 'or_ln1650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node scale_V)   --->   "%prob_V_1 = select i1 %or_ln1650, i20 %select_ln1650, i20 %zext_ln234"   --->   Operation 37 'select' 'prob_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node scale_V)   --->   "%zext_ln234_1 = zext i20 %prob_V_1" [sgd.cpp:234->sgd.cpp:282]   --->   Operation 38 'zext' 'zext_ln234_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node scale_V)   --->   "%shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i8.i19, i8 %tmp_1, i19 0"   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node scale_V)   --->   "%zext_ln813 = zext i27 %shl_ln"   --->   Operation 40 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.85ns) (out node of the LUT)   --->   "%scale_V = sub i28 %zext_ln234_1, i28 %zext_ln813"   --->   Operation 41 'sub' 'scale_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln813 = call void @compute_Pipeline_GRAD_GRAD_INNER, i28 %scale_V, i32 %gradient_V, i16 %training_instance_V"   --->   Operation 42 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln813 = call void @compute_Pipeline_GRAD_GRAD_INNER, i28 %scale_V, i32 %gradient_V, i16 %training_instance_V"   --->   Operation 43 'call' 'call_ln813' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_UPDATE_UPDATE_INNER, i32 %gradient_V, i32 %theta_local_V"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_UPDATE_UPDATE_INNER, i32 %gradient_V, i32 %theta_local_V"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln282 = ret" [sgd.cpp:282]   --->   Operation 46 'ret' 'ret_ln282' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ label_local_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ trunc_ln280]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ theta_local_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ training_instance_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lut_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_V_loc       (alloca        ) [ 01110000]
gradient_V         (alloca        ) [ 00111111]
call_ln0           (call          ) [ 00000000]
trunc_ln280_read   (read          ) [ 00000000]
zext_ln274         (zext          ) [ 00000000]
label_local_V_addr (getelementptr ) [ 00001000]
result_V_loc_load  (load          ) [ 00000000]
icmp_ln1649        (icmp          ) [ 00001000]
icmp_ln1650        (icmp          ) [ 00001000]
trunc_ln1          (partselect    ) [ 00000000]
in_V               (bitconcatenate) [ 00000000]
tmp                (bitselect     ) [ 00000000]
in_V_1             (sub           ) [ 00000000]
trunc_ln           (partselect    ) [ 00000000]
index_V            (sub           ) [ 00000000]
index_V_1          (select        ) [ 00000000]
zext_ln541         (zext          ) [ 00000000]
lut_V_addr         (getelementptr ) [ 00001000]
tmp_1              (load          ) [ 00000000]
lut_V_load         (load          ) [ 00000000]
prob_V             (bitconcatenate) [ 00000000]
zext_ln234         (zext          ) [ 00000000]
xor_ln1649         (xor           ) [ 00000000]
and_ln1650         (and           ) [ 00000000]
select_ln1650      (select        ) [ 00000000]
or_ln1650          (or            ) [ 00000000]
prob_V_1           (select        ) [ 00000000]
zext_ln234_1       (zext          ) [ 00000000]
shl_ln             (bitconcatenate) [ 00000000]
zext_ln813         (zext          ) [ 00000000]
scale_V            (sub           ) [ 00000100]
call_ln813         (call          ) [ 00000000]
call_ln0           (call          ) [ 00000000]
ret_ln282          (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="label_local_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_local_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln280">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln280"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="theta_local_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="training_instance_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lut_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_DOT_DOT_INNER"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i8.i19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_GRAD_GRAD_INNER"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_UPDATE_UPDATE_INNER"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="result_V_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_V_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="gradient_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gradient_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln280_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="13" slack="0"/>
<pin id="68" dir="0" index="1" bw="13" slack="0"/>
<pin id="69" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln280_read/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="label_local_V_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="13" slack="0"/>
<pin id="76" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_local_V_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="13" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="lut_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="11" slack="0"/>
<pin id="89" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_V_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut_V_load/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_compute_Pipeline_DOT_DOT_INNER_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="0" index="3" bw="16" slack="0"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_compute_Pipeline_GRAD_GRAD_INNER_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="28" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="3" bw="16" slack="0"/>
<pin id="112" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln813/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_compute_Pipeline_UPDATE_UPDATE_INNER_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln274_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln274/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="result_V_loc_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="2"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_V_loc_load/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln1649_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln1650_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1650/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="0" index="3" bw="6" slack="0"/>
<pin id="147" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="in_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="22" slack="0"/>
<pin id="154" dir="0" index="1" bw="11" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="in_V/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="in_V_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="22" slack="0"/>
<pin id="171" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="in_V_1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="22" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="0" index="3" bw="6" slack="0"/>
<pin id="179" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="index_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="11" slack="0"/>
<pin id="187" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="index_V/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="index_V_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="11" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_V_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln541_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="prob_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="19" slack="0"/>
<pin id="205" dir="0" index="1" bw="10" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="prob_V/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln234_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="19" slack="0"/>
<pin id="213" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln234/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="xor_ln1649_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1649/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="and_ln1650_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1650/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln1650_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="20" slack="0"/>
<pin id="228" dir="0" index="2" bw="20" slack="0"/>
<pin id="229" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1650/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln1650_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="1"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1650/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="prob_V_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="20" slack="0"/>
<pin id="241" dir="0" index="2" bw="20" slack="0"/>
<pin id="242" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prob_V_1/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln234_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="20" slack="0"/>
<pin id="248" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln234_1/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="shl_ln_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="27" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln813_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="27" slack="0"/>
<pin id="260" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="scale_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="20" slack="0"/>
<pin id="264" dir="0" index="1" bw="27" slack="0"/>
<pin id="265" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="scale_V/4 "/>
</bind>
</comp>

<comp id="269" class="1005" name="result_V_loc_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result_V_loc "/>
</bind>
</comp>

<comp id="275" class="1005" name="label_local_V_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="13" slack="1"/>
<pin id="277" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="label_local_V_addr "/>
</bind>
</comp>

<comp id="280" class="1005" name="icmp_ln1649_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1649 "/>
</bind>
</comp>

<comp id="286" class="1005" name="icmp_ln1650_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1650 "/>
</bind>
</comp>

<comp id="291" class="1005" name="lut_V_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="1"/>
<pin id="293" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lut_V_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="scale_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="28" slack="1"/>
<pin id="298" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="scale_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="113"><net_src comp="54" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="125"><net_src comp="66" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="127" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="142" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="127" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="152" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="168" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="174" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="160" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="142" pin="4"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="92" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="220" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="225" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="211" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="79" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="246" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="262" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="272"><net_src comp="58" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="278"><net_src comp="72" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="283"><net_src comp="130" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="289"><net_src comp="136" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="294"><net_src comp="85" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="299"><net_src comp="262" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="107" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: label_local_V | {}
	Port: theta_local_V | {6 7 }
	Port: training_instance_V | {}
	Port: lut_V | {}
 - Input state : 
	Port: compute : label_local_V | {3 4 }
	Port: compute : trunc_ln280 | {3 }
	Port: compute : theta_local_V | {1 2 6 7 }
	Port: compute : training_instance_V | {1 2 4 5 }
	Port: compute : lut_V | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		label_local_V_addr : 1
		tmp_1 : 2
		icmp_ln1649 : 1
		icmp_ln1650 : 1
		trunc_ln1 : 1
		in_V : 2
		tmp : 1
		in_V_1 : 3
		trunc_ln : 4
		index_V : 5
		index_V_1 : 6
		zext_ln541 : 7
		lut_V_addr : 8
		lut_V_load : 9
	State 4
		prob_V : 1
		zext_ln234 : 2
		zext_ln234_1 : 1
		shl_ln : 1
		zext_ln813 : 2
		scale_V : 2
		call_ln813 : 3
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |     grp_compute_Pipeline_DOT_DOT_INNER_fu_98    |    2    |  0.774  |    75   |   171   |
|   call   |   grp_compute_Pipeline_GRAD_GRAD_INNER_fu_107   |    1    |  0.774  |   186   |   112   |
|          | grp_compute_Pipeline_UPDATE_UPDATE_INNER_fu_115 |    3    |  0.774  |    43   |   190   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                  in_V_1_fu_168                  |    0    |    0    |    0    |    29   |
|    sub   |                  index_V_fu_184                 |    0    |    0    |    0    |    18   |
|          |                  scale_V_fu_262                 |    0    |    0    |    0    |    34   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 index_V_1_fu_190                |    0    |    0    |    0    |    11   |
|  select  |               select_ln1650_fu_225              |    0    |    0    |    0    |    20   |
|          |                 prob_V_1_fu_238                 |    0    |    0    |    0    |    20   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln1649_fu_130               |    0    |    0    |    0    |    20   |
|          |                icmp_ln1650_fu_136               |    0    |    0    |    0    |    20   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    xor   |                xor_ln1649_fu_215                |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    and   |                and_ln1650_fu_220                |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln1650_fu_233                |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   read   |           trunc_ln280_read_read_fu_66           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln274_fu_122                |    0    |    0    |    0    |    0    |
|          |                zext_ln541_fu_198                |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln234_fu_211                |    0    |    0    |    0    |    0    |
|          |               zext_ln234_1_fu_246               |    0    |    0    |    0    |    0    |
|          |                zext_ln813_fu_258                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|partselect|                 trunc_ln1_fu_142                |    0    |    0    |    0    |    0    |
|          |                 trunc_ln_fu_174                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                   in_V_fu_152                   |    0    |    0    |    0    |    0    |
|bitconcatenate|                  prob_V_fu_203                  |    0    |    0    |    0    |    0    |
|          |                  shl_ln_fu_250                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
| bitselect|                    tmp_fu_160                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    6    |  2.322  |   304   |   651   |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|gradient_V|    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    icmp_ln1649_reg_280   |    1   |
|    icmp_ln1650_reg_286   |    1   |
|label_local_V_addr_reg_275|   13   |
|    lut_V_addr_reg_291    |   11   |
|   result_V_loc_reg_269   |   32   |
|      scale_V_reg_296     |   28   |
+--------------------------+--------+
|           Total          |   86   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_79              |  p0  |   2  |  13  |   26   ||    9    |
|               grp_access_fu_92              |  p0  |   2  |  11  |   22   ||    9    |
| grp_compute_Pipeline_GRAD_GRAD_INNER_fu_107 |  p1  |   2  |  28  |   56   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   104  ||  1.161  ||    27   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    2   |   304  |   651  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   86   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |    3   |   390  |   678  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
