{"Dong-Ho Lee": [0.5, ["A New Test Generation Method for Sequential Circuits", ["Dong-Ho Lee", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1991.185300", 4, "iccad", 1991]], "Chong-Min Kyung": [0.5, ["A Floorplanning Algorithm Using Rectangular Voronoi Diagram and Force-Directed Block Shaping", ["Sang-Gil Choi", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.1991.185190", 4, "iccad", 1991]], "Soo-Young Oh": [0.9948376417160034, ["HIVE: An Efficient Interconnect Capacitance Extractor to Support Submicron Multilevel Interconnect Designs", ["Keh-Jeng Chang", "Soo-Young Oh", "Ken Lee"], "https://doi.org/10.1109/ICCAD.1991.185257", 4, "iccad", 1991]], "Yachyang Sun": [0.5, ["A Channel Router for Single Layer Customization Technology", ["Yachyang Sun", "Sai-keung Dong", "Shinji Sato", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185297", 4, "iccad", 1991]], "Taewhan Kim": [1, ["A Scheduling Algorithm for Conditional Resource Sharing", ["Taewhan Kim", "Jane W.-S. Liu", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1991.185198", 4, "iccad", 1991]], "Sang-Gil Choi": [0.9885400831699371, ["A Floorplanning Algorithm Using Rectangular Voronoi Diagram and Force-Directed Block Shaping", ["Sang-Gil Choi", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.1991.185190", 4, "iccad", 1991]], "June-Kyung Rho": [0.9970393776893616, ["Don't Care Sequences and the Optimization of Interacting Finite State Machines", ["June-Kyung Rho", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185292", 4, "iccad", 1991]], "Nohbyung Park": [0.990628719329834, ["Automatic Synthesis of Time-Stationary Controllers for Pipelined Data Paths", ["James J. Kim", "Fadi J. Kurdahi", "Nohbyung Park"], "https://doi.org/10.1109/ICCAD.1991.185183", 4, "iccad", 1991]], "Sung-Mo Kang": [0.8804953843355179, ["New Simulation Methods for MOS VLSI Timing and Reliability", ["Yung-Ho Shih", "Yusuf Leblebici", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1991.185220", 4, "iccad", 1991]], "Sangchul Kim": [0.9991318136453629, ["The Configuration Management for Version Control in an Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1109/ICCAD.1991.185247", 4, "iccad", 1991]], "Seon-Woong Jeong": [0.9999998211860657, ["Variable Ordering and Selection for FSM Traversal", ["Seon-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185308", 4, "iccad", 1991]], "Seh-Woong Jeong": [0.9998686164617538, ["Extended BDD's: Trading off Canonicity for Structure in Verification Algorithms", ["Seh-Woong Jeong", "Bernard Plessier", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1991.185305", 4, "iccad", 1991]], "T. W. Her": [0.5, ["Optimal Module Implementation and Its Application to Transistor Placement", ["T. W. Her", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1991.185202", 4, "iccad", 1991]], "Moon-Jung Chung": [0.9994046837091446, ["The Configuration Management for Version Control in an Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1109/ICCAD.1991.185247", 4, "iccad", 1991]]}