[12/21 14:53:52      0s] 
[12/21 14:53:52      0s] Cadence Innovus(TM) Implementation System.
[12/21 14:53:52      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/21 14:53:52      0s] 
[12/21 14:53:52      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[12/21 14:53:52      0s] Options:	
[12/21 14:53:52      0s] Date:		Tue Dec 21 14:53:52 2021
[12/21 14:53:52      0s] Host:		cad29 (x86_64 w/Linux 2.6.32-754.27.1.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB)
[12/21 14:53:52      0s] OS:		CentOS release 6.10 (Final)
[12/21 14:53:52      0s] 
[12/21 14:53:52      0s] License:
[12/21 14:53:53      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/21 14:53:53      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/21 14:54:25     17s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/21 14:54:27     19s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/21 14:54:27     19s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[12/21 14:54:27     19s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/21 14:54:27     19s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[12/21 14:54:27     19s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[12/21 14:54:27     19s] @(#)CDS: CPE v20.10-p006
[12/21 14:54:27     19s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/21 14:54:27     19s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[12/21 14:54:27     19s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[12/21 14:54:27     19s] @(#)CDS: RCDB 11.15.0
[12/21 14:54:27     19s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[12/21 14:54:27     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_80427_cad29_d10013_KVgKNX.

[12/21 14:54:27     19s] Change the soft stacksize limit to 0.2%RAM (677 mbytes). Set global soft_stack_size_limit to change the value.
[12/21 14:54:29     20s] 
[12/21 14:54:29     20s] **INFO:  MMMC transition support version v31-84 
[12/21 14:54:29     20s] 
[12/21 14:54:29     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/21 14:54:29     20s] <CMD> suppressMessage ENCEXT-2799
[12/21 14:54:29     20s] <CMD> win
[12/21 14:57:25     38s] <CMD> encMessage warning 0
[12/21 14:57:25     38s] Suppress "**WARN ..." messages.
[12/21 14:57:25     38s] <CMD> encMessage debug 0
[12/21 14:57:25     38s] <CMD> encMessage info 0
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/21 14:57:26     39s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (IMPLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
[12/21 14:57:26     39s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/21 14:57:26     39s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/21 14:57:26     39s] is not loaded in the Innovus database and cannot be used in the
[12/21 14:57:26     39s] netlist.
[12/21 14:57:26     39s] **WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
[12/21 14:57:26     39s] To increase the message display limit, refer to the product command reference manual.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AA[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AA[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AA[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AA[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AA[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AA[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AB[1]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AB[2]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AB[3]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AB[4]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'AB[5]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'CENA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'CENB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'CLKA' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'CLKB' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'DB[0]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'DB[10]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'DB[11]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-200):	Pin 'DB[12]' in macro 'RF2SH64x16' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/21 14:57:26     39s] To increase the message display limit, refer to the product command reference manual.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[8]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'QA[9]' in macro 'RF2SH64x16' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW24DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (IMPLF-201):	Pin 'C' in macro 'PRUW16DGZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/21 14:57:26     39s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/21 14:57:26     39s] To increase the message display limit, refer to the product command reference manual.
[12/21 14:57:26     39s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[12/21 14:57:26     39s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[12/21 14:57:26     39s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[12/21 14:57:26     39s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[12/21 14:57:26     39s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[12/21 14:57:26     39s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[12/21 14:57:26     39s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[12/21 14:57:26     39s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[12/21 14:57:26     39s] Loading view definition file from /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/viewDefinition.tcl
[12/21 14:57:29     41s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/slow.lib)
[12/21 14:57:29     42s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 14:57:29     42s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 14:57:29     42s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 14:57:29     42s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 14:57:29     42s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 14:57:29     42s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3wc.lib)
[12/21 14:57:33     45s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/fast.lib)
[12/21 14:57:33     45s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS3DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 14:57:33     45s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS2DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 14:57:33     45s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 14:57:33     45s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2POC'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 14:57:33     45s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD2DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 14:57:33     45s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/lib/tpz013g3lt.lib)
[12/21 14:57:33     45s] *** End library_loading (cpu=0.11min, real=0.12min, mem=14.9M, fe_cpu=0.76min, fe_real=3.68min, fe_mem=886.4M) ***
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[12/21 14:57:33     45s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/21 14:57:33     45s] To increase the message display limit, refer to the product command reference manual.
[12/21 14:57:34     46s] *** Netlist is unique.
[12/21 14:57:34     46s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/21 14:57:34     46s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/21 14:57:39     51s] Loading preference file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/gui.pref.tcl ...
[12/21 14:57:42     53s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/21 14:57:42     53s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/21 14:57:43     53s] Loading place ...
[12/21 14:57:44     54s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/21 14:57:44     54s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 14:57:44     54s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[12/21 14:57:44     54s] timing_enable_default_delay_arc
[12/21 14:58:07     57s] <CMD> encMessage warning 0
[12/21 14:58:07     57s] Suppress "**WARN ..." messages.
[12/21 14:58:07     57s] <CMD> encMessage debug 0
[12/21 14:58:07     57s] <CMD> encMessage info 0
[12/21 14:58:07     57s] 
[12/21 14:58:07     57s] 
[12/21 14:58:07     57s] ERROR: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/21 14:58:07     57s] 
[12/21 14:58:07     57s] 
[12/21 14:58:07     57s] **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/21 14:58:07     57s] 
[12/21 14:58:07     57s]     while executing
[12/21 14:58:07     57s] "error $catchMsg"
[12/21 14:58:07     57s]     (procedure "restoreDesign" line 31)
[12/21 14:58:07     57s] 
[12/21 14:58:07     57s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/21 14:58:07     57s] 
[12/21 14:58:27     60s] <CMD> encMessage warning 0
[12/21 14:58:27     60s] Suppress "**WARN ..." messages.
[12/21 14:58:27     60s] <CMD> encMessage debug 0
[12/21 14:58:27     60s] <CMD> encMessage info 0
[12/21 14:58:27     60s] 
[12/21 14:58:27     60s] 
[12/21 14:58:27     60s] ERROR: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/21 14:58:27     60s] 
[12/21 14:58:27     60s] 
[12/21 14:58:27     60s] **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/21 14:58:27     60s] 
[12/21 14:58:27     60s]     while executing
[12/21 14:58:27     60s] "error $catchMsg"
[12/21 14:58:27     60s]     (procedure "restoreDesign" line 31)
[12/21 14:58:27     60s] 
[12/21 14:58:27     60s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/21 14:58:27     60s] 
[12/21 14:58:43     65s] <CMD> zoomBox -2477.08650 -1106.99250 2301.53650 1517.45750
[12/21 14:58:44     65s] <CMD> zoomBox -1510.15500 -613.48600 1942.40000 1282.67900
[12/21 14:58:46     65s] <CMD> zoomBox -1129.14100 -385.37100 1805.53100 1226.36950
[12/21 14:58:46     65s] <CMD> zoomBox -805.27950 -191.47300 1689.19200 1178.50650
[12/21 14:58:47     65s] <CMD> zoomBox -296.00650 113.43150 1506.24950 1103.24200
[12/21 14:58:47     65s] <CMD> zoomBox -488.60100 -21.86400 1631.70050 1142.61900
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingOffset 1.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingThreshold 1.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingLayers {}
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingOffset 1.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingThreshold 1.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingLayers {}
[12/21 15:00:23     74s] <CMD> set sprCreateIeStripeWidth 10.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeStripeWidth 10.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingOffset 1.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingThreshold 1.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeRingLayers {}
[12/21 15:00:23     74s] <CMD> set sprCreateIeStripeWidth 10.0
[12/21 15:00:23     74s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/21 15:05:23    101s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/21 15:05:23    101s] The ring targets are set to core/block ring wires.
[12/21 15:05:23    101s] addRing command will consider rows while creating rings.
[12/21 15:05:23    101s] addRing command will disallow rings to go over rows.
[12/21 15:05:23    101s] addRing command will ignore shorts while creating rings.
[12/21 15:05:23    101s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL3 bottom METAL3 left METAL2 right METAL2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 4 -use_interleaving_wire_group 1
[12/21 15:05:23    101s] 
[12/21 15:05:23    101s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1231.5M)
[12/21 15:05:23    101s] Ring generation is complete.
[12/21 15:05:23    101s] vias are now being generated.
[12/21 15:05:23    101s] addRing created 32 wires.
[12/21 15:05:23    101s] ViaGen created 128 vias, deleted 0 via to avoid violation.
[12/21 15:05:23    101s] +--------+----------------+----------------+
[12/21 15:05:23    101s] |  Layer |     Created    |     Deleted    |
[12/21 15:05:23    101s] +--------+----------------+----------------+
[12/21 15:05:23    101s] | METAL2 |       16       |       NA       |
[12/21 15:05:23    101s] |  VIA23 |       128      |        0       |
[12/21 15:05:23    101s] | METAL3 |       16       |       NA       |
[12/21 15:05:23    101s] +--------+----------------+----------------+
[12/21 15:08:11    115s] <CMD> setLayerPreference pinObj -isVisible 1
[12/21 15:09:12    121s] <CMD> setSrouteMode -viaConnectToShape { ring }
[12/21 15:09:12    121s] <CMD> sroute -connect { padPin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort allGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
[12/21 15:09:12    121s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/21 15:09:12    121s] *** Begin SPECIAL ROUTE on Tue Dec 21 15:09:12 2021 ***
[12/21 15:09:12    121s] SPECIAL ROUTE ran on directory: /home/raid7_1/userd/d10013/CVSD/lab7/Lab6
[12/21 15:09:12    121s] SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.27.1.el6.x86_64 Xeon 2.30Ghz)
[12/21 15:09:12    121s] 
[12/21 15:09:12    121s] Begin option processing ...
[12/21 15:09:12    121s] srouteConnectPowerBump set to false
[12/21 15:09:12    121s] routeSelectNet set to "VDD VSS"
[12/21 15:09:12    121s] routeSpecial set to true
[12/21 15:09:12    121s] srouteBottomLayerLimit set to 1
[12/21 15:09:12    121s] srouteBottomTargetLayerLimit set to 1
[12/21 15:09:12    121s] srouteConnectBlockPin set to false
[12/21 15:09:12    121s] srouteConnectConverterPin set to false
[12/21 15:09:12    121s] srouteConnectCorePin set to false
[12/21 15:09:12    121s] srouteConnectStripe set to false
[12/21 15:09:12    121s] srouteCrossoverViaBottomLayer set to 1
[12/21 15:09:12    121s] srouteCrossoverViaTopLayer set to 8
[12/21 15:09:12    121s] srouteFollowCorePinEnd set to 3
[12/21 15:09:12    121s] srouteFollowPadPin set to false
[12/21 15:09:12    121s] srouteJogControl set to "preferWithChanges differentLayer"
[12/21 15:09:12    121s] srouteNoViaOnWireShape set to "padring stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/21 15:09:12    121s] sroutePadPinAllGeoms set to true
[12/21 15:09:12    121s] sroutePadPinAllPorts set to true
[12/21 15:09:12    121s] sroutePreserveExistingRoutes set to true
[12/21 15:09:12    121s] srouteRoutePowerBarPortOnBothDir set to true
[12/21 15:09:12    121s] srouteStopBlockPin set to "nearestTarget"
[12/21 15:09:12    121s] srouteTopLayerLimit set to 8
[12/21 15:09:12    121s] srouteTopTargetLayerLimit set to 8
[12/21 15:09:12    121s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2273.00 megs.
[12/21 15:09:12    121s] 
[12/21 15:09:12    121s] Reading DB technology information...
[12/21 15:09:12    121s] Finished reading DB technology information.
[12/21 15:09:12    121s] Reading floorplan and netlist information...
[12/21 15:09:12    121s] Finished reading floorplan and netlist information.
[12/21 15:09:12    121s] Read in 16 layers, 8 routing layers, 1 overlap layer
[12/21 15:09:12    121s] Read in 86 macros, 86 used
[12/21 15:09:12    121s] Read in 122 components
[12/21 15:09:12    121s]   77 core components: 77 unplaced, 0 placed, 0 fixed
[12/21 15:09:12    121s]   40 pad components: 0 unplaced, 0 placed, 40 fixed
[12/21 15:09:12    121s]   1 block/ring components: 0 unplaced, 1 placed, 0 fixed
[12/21 15:09:12    121s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/21 15:09:12    121s] Read in 32 logical pins
[12/21 15:09:12    121s] Read in 1 blockages
[12/21 15:09:12    121s] Read in 32 nets
[12/21 15:09:12    121s] Read in 2 special nets, 2 routed
[12/21 15:09:12    121s] Read in 160 terminals
[12/21 15:09:12    121s] 2 nets selected.
[12/21 15:09:12    121s] 
[12/21 15:09:12    121s] Begin power routing ...
[12/21 15:09:12    121s]   Number of IO ports routed: 8
[12/21 15:09:12    121s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2281.00 megs.
[12/21 15:09:12    121s] 
[12/21 15:09:12    121s] 
[12/21 15:09:12    121s] 
[12/21 15:09:12    121s]  Begin updating DB with routing results ...
[12/21 15:09:12    121s]  Updating DB with 0 via definition ...
[12/21 15:09:12    121s] sroute created 30 wires.
[12/21 15:09:12    121s] ViaGen created 72 vias, deleted 0 via to avoid violation.
[12/21 15:09:12    121s] +--------+----------------+----------------+
[12/21 15:09:12    121s] |  Layer |     Created    |     Deleted    |
[12/21 15:09:12    121s] +--------+----------------+----------------+
[12/21 15:09:12    121s] | METAL2 |       15       |       NA       |
[12/21 15:09:12    121s] |  VIA23 |       57       |        0       |
[12/21 15:09:12    121s] | METAL3 |       12       |       NA       |
[12/21 15:09:12    121s] |  VIA34 |       15       |        0       |
[12/21 15:09:12    121s] | METAL4 |        3       |       NA       |
[12/21 15:09:12    121s] +--------+----------------+----------------+
[12/21 15:10:18    127s] <CMD> saveDesign DBS/powerring
[12/21 15:10:18    127s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[12/21 15:10:18    127s] % Begin save design ... (date=12/21 15:10:18, mem=876.7M)
[12/21 15:10:19    129s] % Begin Save ccopt configuration ... (date=12/21 15:10:19, mem=879.7M)
[12/21 15:10:20    129s] % End Save ccopt configuration ... (date=12/21 15:10:19, total cpu=0:00:00.0, real=0:00:01.0, peak res=880.5M, current mem=880.5M)
[12/21 15:10:20    129s] % Begin Save netlist data ... (date=12/21 15:10:20, mem=880.6M)
[12/21 15:10:20    129s] Writing Binary DB to DBS/powerring.dat/CHIP.v.bin in single-threaded mode...
[12/21 15:10:20    129s] % End Save netlist data ... (date=12/21 15:10:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=880.6M, current mem=880.6M)
[12/21 15:10:20    129s] Saving symbol-table file ...
[12/21 15:10:20    129s] Saving congestion map file DBS/powerring.dat/CHIP.route.congmap.gz ...
[12/21 15:10:20    129s] % Begin Save AAE data ... (date=12/21 15:10:20, mem=880.8M)
[12/21 15:10:20    129s] Saving AAE Data ...
[12/21 15:10:20    129s] % End Save AAE data ... (date=12/21 15:10:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=880.8M, current mem=880.8M)
[12/21 15:10:23    131s] Saving preference file DBS/powerring.dat/gui.pref.tcl ...
[12/21 15:10:23    131s] Saving mode setting ...
[12/21 15:10:23    131s] Saving global file ...
[12/21 15:10:23    131s] % Begin Save floorplan data ... (date=12/21 15:10:23, mem=884.0M)
[12/21 15:10:23    131s] Saving floorplan file ...
[12/21 15:10:23    131s] % End Save floorplan data ... (date=12/21 15:10:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.3M, current mem=884.3M)
[12/21 15:10:23    131s] Saving PG file DBS/powerring.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 15:10:23 2021)
[12/21 15:10:23    131s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1237.0M) ***
[12/21 15:10:23    131s] Saving Drc markers ...
[12/21 15:10:23    131s] ... 1 markers are saved ...
[12/21 15:10:23    131s] ... 0 geometry drc markers are saved ...
[12/21 15:10:23    131s] ... 0 antenna drc markers are saved ...
[12/21 15:10:24    131s] % Begin Save placement data ... (date=12/21 15:10:23, mem=884.5M)
[12/21 15:10:24    131s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 15:10:24    131s] Save Adaptive View Pruning View Names to Binary file
[12/21 15:10:24    131s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1240.0M) ***
[12/21 15:10:24    131s] % End Save placement data ... (date=12/21 15:10:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.6M, current mem=884.6M)
[12/21 15:10:24    131s] % Begin Save routing data ... (date=12/21 15:10:24, mem=884.6M)
[12/21 15:10:24    131s] Saving route file ...
[12/21 15:10:24    132s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1237.0M) ***
[12/21 15:10:24    132s] % End Save routing data ... (date=12/21 15:10:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=884.6M, current mem=884.6M)
[12/21 15:10:24    132s] Saving property file DBS/powerring.dat/CHIP.prop
[12/21 15:10:24    132s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1240.0M) ***
[12/21 15:10:24    132s] % Begin Save power constraints data ... (date=12/21 15:10:24, mem=885.1M)
[12/21 15:10:24    132s] % End Save power constraints data ... (date=12/21 15:10:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=885.2M, current mem=885.2M)
[12/21 15:10:29    136s] Generated self-contained design powerring.dat
[12/21 15:10:29    136s] % End save design ... (date=12/21 15:10:29, total cpu=0:00:09.3, real=0:00:11.0, peak res=914.5M, current mem=888.4M)
[12/21 15:10:29    136s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 15:10:29    136s] 
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingOffset 1.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingThreshold 1.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingLayers {}
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingOffset 1.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingThreshold 1.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingLayers {}
[12/21 15:11:06    140s] <CMD> set sprCreateIeStripeWidth 10.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeStripeWidth 10.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingOffset 1.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingThreshold 1.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeRingLayers {}
[12/21 15:11:06    140s] <CMD> set sprCreateIeStripeWidth 10.0
[12/21 15:11:06    140s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/21 15:15:21    166s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/21 15:15:21    166s] addStripe will allow jog to connect padcore ring and block ring.
[12/21 15:15:21    166s] 
[12/21 15:15:21    166s] Stripes will stop at the boundary of the specified area.
[12/21 15:15:21    166s] When breaking rings, the power planner will consider the existence of blocks.
[12/21 15:15:21    166s] Stripes will not extend to closest target.
[12/21 15:15:21    166s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/21 15:15:21    166s] Stripes will not be created over regions without power planning wires.
[12/21 15:15:21    166s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/21 15:15:21    166s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/21 15:15:21    166s] Offset for stripe breaking is set to 0.
[12/21 15:15:21    166s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 0.24 -set_to_set_distance 100 -start_from left -start_offset 100 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/21 15:15:21    166s] 
[12/21 15:15:21    166s] Initialize fgc environment(mem: 1322.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1322.2M)
[12/21 15:15:21    166s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1322.2M)
[12/21 15:15:21    166s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1322.2M)
[12/21 15:15:21    166s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1322.2M)
[12/21 15:15:22    166s] Starting stripe generation ...
[12/21 15:15:22    166s] Non-Default Mode Option Settings :
[12/21 15:15:22    166s]   NONE
[12/21 15:15:22    166s] Stripe generation is complete.
[12/21 15:15:22    166s] vias are now being generated.
[12/21 15:15:22    166s] addStripe created 8 wires.
[12/21 15:15:22    166s] ViaGen created 68 vias, deleted 0 via to avoid violation.
[12/21 15:15:22    166s] +--------+----------------+----------------+
[12/21 15:15:22    166s] |  Layer |     Created    |     Deleted    |
[12/21 15:15:22    166s] +--------+----------------+----------------+
[12/21 15:15:22    166s] |  VIA34 |       68       |        0       |
[12/21 15:15:22    166s] | METAL4 |        8       |       NA       |
[12/21 15:15:22    166s] +--------+----------------+----------------+
[12/21 15:16:40    173s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/21 15:16:40    173s] addStripe will allow jog to connect padcore ring and block ring.
[12/21 15:16:40    173s] 
[12/21 15:16:40    173s] Stripes will stop at the boundary of the specified area.
[12/21 15:16:40    173s] When breaking rings, the power planner will consider the existence of blocks.
[12/21 15:16:40    173s] Stripes will not extend to closest target.
[12/21 15:16:40    173s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/21 15:16:40    173s] Stripes will not be created over regions without power planning wires.
[12/21 15:16:40    173s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/21 15:16:40    173s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/21 15:16:40    173s] Offset for stripe breaking is set to 0.
[12/21 15:16:40    173s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 80 -start_from bottom -start_offset 20 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/21 15:16:40    173s] 
[12/21 15:16:40    173s] Initialize fgc environment(mem: 1322.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1322.2M)
[12/21 15:16:40    173s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1322.2M)
[12/21 15:16:40    173s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1322.2M)
[12/21 15:16:40    173s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1322.2M)
[12/21 15:16:40    173s] Starting stripe generation ...
[12/21 15:16:40    173s] Non-Default Mode Option Settings :
[12/21 15:16:40    173s]   NONE
[12/21 15:16:40    173s] Stripe generation is complete.
[12/21 15:16:40    173s] vias are now being generated.
[12/21 15:16:40    173s] addStripe created 10 wires.
[12/21 15:16:40    173s] ViaGen created 304 vias, deleted 0 via to avoid violation.
[12/21 15:16:40    173s] +--------+----------------+----------------+
[12/21 15:16:40    173s] |  Layer |     Created    |     Deleted    |
[12/21 15:16:40    173s] +--------+----------------+----------------+
[12/21 15:16:40    173s] |  VIA23 |       88       |        0       |
[12/21 15:16:40    173s] |  VIA34 |       88       |        0       |
[12/21 15:16:40    173s] |  VIA45 |       128      |        0       |
[12/21 15:16:40    173s] | METAL5 |       10       |       NA       |
[12/21 15:16:40    173s] +--------+----------------+----------------+
[12/21 15:17:14    176s] <CMD> saveDesign DBS/powerstripe
[12/21 15:17:14    177s] % Begin save design ... (date=12/21 15:17:14, mem=899.4M)
[12/21 15:17:14    177s] % Begin Save ccopt configuration ... (date=12/21 15:17:14, mem=899.4M)
[12/21 15:17:14    177s] % End Save ccopt configuration ... (date=12/21 15:17:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.6M, current mem=899.6M)
[12/21 15:17:14    177s] % Begin Save netlist data ... (date=12/21 15:17:14, mem=899.6M)
[12/21 15:17:14    177s] Writing Binary DB to DBS/powerstripe.dat/CHIP.v.bin in single-threaded mode...
[12/21 15:17:14    177s] % End Save netlist data ... (date=12/21 15:17:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=899.6M, current mem=899.6M)
[12/21 15:17:14    177s] Saving symbol-table file ...
[12/21 15:17:15    177s] Saving congestion map file DBS/powerstripe.dat/CHIP.route.congmap.gz ...
[12/21 15:17:15    177s] % Begin Save AAE data ... (date=12/21 15:17:15, mem=899.6M)
[12/21 15:17:15    177s] Saving AAE Data ...
[12/21 15:17:15    177s] % End Save AAE data ... (date=12/21 15:17:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.6M, current mem=899.6M)
[12/21 15:17:17    178s] Saving preference file DBS/powerstripe.dat/gui.pref.tcl ...
[12/21 15:17:17    178s] Saving mode setting ...
[12/21 15:17:17    178s] Saving global file ...
[12/21 15:17:17    178s] % Begin Save floorplan data ... (date=12/21 15:17:17, mem=899.8M)
[12/21 15:17:17    178s] Saving floorplan file ...
[12/21 15:17:17    178s] % End Save floorplan data ... (date=12/21 15:17:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.8M, current mem=899.8M)
[12/21 15:17:17    178s] Saving PG file DBS/powerstripe.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 15:17:17 2021)
[12/21 15:17:17    179s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1300.8M) ***
[12/21 15:17:17    179s] Saving Drc markers ...
[12/21 15:17:17    179s] ... 1 markers are saved ...
[12/21 15:17:17    179s] ... 0 geometry drc markers are saved ...
[12/21 15:17:17    179s] ... 0 antenna drc markers are saved ...
[12/21 15:17:18    179s] % Begin Save placement data ... (date=12/21 15:17:17, mem=899.9M)
[12/21 15:17:18    179s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 15:17:18    179s] Save Adaptive View Pruning View Names to Binary file
[12/21 15:17:18    179s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1303.8M) ***
[12/21 15:17:18    179s] % End Save placement data ... (date=12/21 15:17:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=899.9M, current mem=899.9M)
[12/21 15:17:18    179s] % Begin Save routing data ... (date=12/21 15:17:18, mem=899.9M)
[12/21 15:17:18    179s] Saving route file ...
[12/21 15:17:18    179s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1300.8M) ***
[12/21 15:17:18    179s] % End Save routing data ... (date=12/21 15:17:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=900.0M, current mem=900.0M)
[12/21 15:17:18    179s] Saving property file DBS/powerstripe.dat/CHIP.prop
[12/21 15:17:18    179s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1303.8M) ***
[12/21 15:17:18    179s] % Begin Save power constraints data ... (date=12/21 15:17:18, mem=900.0M)
[12/21 15:17:18    179s] % End Save power constraints data ... (date=12/21 15:17:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=900.0M, current mem=900.0M)
[12/21 15:17:26    183s] Generated self-contained design powerstripe.dat
[12/21 15:17:27    183s] % End save design ... (date=12/21 15:17:27, total cpu=0:00:06.9, real=0:00:13.0, peak res=900.8M, current mem=900.8M)
[12/21 15:17:27    183s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 15:17:27    183s] 
[12/21 15:17:40    184s] <CMD> setDrawView place
[12/21 15:17:42    185s] <CMD> setDrawView fplan
[12/21 15:18:47    191s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[12/21 15:18:47    191s] <CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
[12/21 15:18:47    191s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/21 15:18:47    191s] *** Begin SPECIAL ROUTE on Tue Dec 21 15:18:47 2021 ***
[12/21 15:18:47    191s] SPECIAL ROUTE ran on directory: /home/raid7_1/userd/d10013/CVSD/lab7/Lab6
[12/21 15:18:47    191s] SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.27.1.el6.x86_64 Xeon 2.30Ghz)
[12/21 15:18:47    191s] 
[12/21 15:18:47    191s] Begin option processing ...
[12/21 15:18:47    191s] srouteConnectPowerBump set to false
[12/21 15:18:47    191s] routeSelectNet set to "VDD VSS"
[12/21 15:18:47    191s] routeSpecial set to true
[12/21 15:18:47    191s] srouteBottomLayerLimit set to 1
[12/21 15:18:47    191s] srouteBottomTargetLayerLimit set to 1
[12/21 15:18:47    191s] srouteConnectBlockPin set to false
[12/21 15:18:47    191s] srouteConnectConverterPin set to false
[12/21 15:18:47    191s] srouteConnectPadPin set to false
[12/21 15:18:47    191s] srouteConnectStripe set to false
[12/21 15:18:47    191s] srouteCrossoverViaBottomLayer set to 1
[12/21 15:18:47    191s] srouteCrossoverViaTopLayer set to 8
[12/21 15:18:47    191s] srouteFollowCorePinEnd set to 3
[12/21 15:18:47    191s] srouteFollowPadPin set to false
[12/21 15:18:47    191s] srouteJogControl set to "preferWithChanges differentLayer"
[12/21 15:18:47    191s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/21 15:18:47    191s] sroutePadPinAllPorts set to true
[12/21 15:18:47    191s] sroutePreserveExistingRoutes set to true
[12/21 15:18:47    191s] srouteRoutePowerBarPortOnBothDir set to true
[12/21 15:18:47    191s] srouteStopBlockPin set to "nearestTarget"
[12/21 15:18:47    191s] srouteTopLayerLimit set to 8
[12/21 15:18:47    191s] srouteTopTargetLayerLimit set to 8
[12/21 15:18:47    191s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2361.00 megs.
[12/21 15:18:47    191s] 
[12/21 15:18:47    191s] Reading DB technology information...
[12/21 15:18:47    191s] Finished reading DB technology information.
[12/21 15:18:47    191s] Reading floorplan and netlist information...
[12/21 15:18:47    191s] Finished reading floorplan and netlist information.
[12/21 15:18:47    191s] Read in 16 layers, 8 routing layers, 1 overlap layer
[12/21 15:18:47    191s] Read in 544 macros, 87 used
[12/21 15:18:47    191s] Read in 122 components
[12/21 15:18:47    191s]   77 core components: 77 unplaced, 0 placed, 0 fixed
[12/21 15:18:47    191s]   40 pad components: 0 unplaced, 0 placed, 40 fixed
[12/21 15:18:47    191s]   1 block/ring components: 0 unplaced, 1 placed, 0 fixed
[12/21 15:18:47    191s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/21 15:18:47    191s] Read in 32 logical pins
[12/21 15:18:47    191s] Read in 1 blockages
[12/21 15:18:47    191s] Read in 32 nets
[12/21 15:18:47    191s] Read in 2 special nets, 2 routed
[12/21 15:18:47    191s] Read in 160 terminals
[12/21 15:18:47    191s] 2 nets selected.
[12/21 15:18:47    191s] 
[12/21 15:18:47    191s] Begin power routing ...
[12/21 15:18:47    191s] CPU time for FollowPin 0 seconds
[12/21 15:18:47    191s] CPU time for FollowPin 0 seconds
[12/21 15:18:47    191s]   Number of Core ports routed: 222
[12/21 15:18:47    191s]   Number of Followpin connections: 111
[12/21 15:18:47    191s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2368.00 megs.
[12/21 15:18:47    191s] 
[12/21 15:18:47    191s] 
[12/21 15:18:47    191s] 
[12/21 15:18:47    191s]  Begin updating DB with routing results ...
[12/21 15:18:47    191s]  Updating DB with 0 via definition ...
[12/21 15:18:47    191s] sroute created 335 wires.
[12/21 15:18:47    191s] ViaGen created 1968 vias, deleted 0 via to avoid violation.
[12/21 15:18:47    191s] +--------+----------------+----------------+
[12/21 15:18:47    191s] |  Layer |     Created    |     Deleted    |
[12/21 15:18:47    191s] +--------+----------------+----------------+
[12/21 15:18:47    191s] | METAL1 |       333      |       NA       |
[12/21 15:18:47    191s] |  VIA12 |      1152      |        0       |
[12/21 15:18:47    191s] |  VIA23 |       406      |        0       |
[12/21 15:18:47    191s] |  VIA34 |       406      |        0       |
[12/21 15:18:47    191s] |  VIA45 |        4       |        0       |
[12/21 15:18:47    191s] | METAL5 |        2       |       NA       |
[12/21 15:18:47    191s] +--------+----------------+----------------+
[12/21 15:19:39    196s] <CMD> addIoFiller -cell PFEED20Z -prefix IOFILLER
[12/21 15:19:39    196s] **WARN: (IMPFP-127):	Incorrect LEF/OA class of cell 'PFEED20Z', expected cell with class 'PAD SPACER'.
[12/21 15:19:39    196s] Added 0 of filler cell 'PFEED20Z' on top side.
[12/21 15:19:39    196s] Added 0 of filler cell 'PFEED20Z' on left side.
[12/21 15:19:39    196s] Added 0 of filler cell 'PFEED20Z' on bottom side.
[12/21 15:19:39    196s] Added 0 of filler cell 'PFEED20Z' on right side.
[12/21 15:19:39    196s] <CMD> addIoFiller -cell PFEED10Z -prefix IOFILLER
[12/21 15:19:39    196s] **WARN: (IMPFP-127):	Incorrect LEF/OA class of cell 'PFEED10Z', expected cell with class 'PAD SPACER'.
[12/21 15:19:39    196s] Added 11 of filler cell 'PFEED10Z' on top side.
[12/21 15:19:39    196s] Added 11 of filler cell 'PFEED10Z' on left side.
[12/21 15:19:39    196s] Added 11 of filler cell 'PFEED10Z' on bottom side.
[12/21 15:19:39    196s] Added 11 of filler cell 'PFEED10Z' on right side.
[12/21 15:19:39    196s] <CMD> addIoFiller -cell PFEED5Z -prefix IOFILLER
[12/21 15:19:39    196s] **WARN: (IMPFP-127):	Incorrect LEF/OA class of cell 'PFEED5Z', expected cell with class 'PAD SPACER'.
[12/21 15:19:39    196s] Added 11 of filler cell 'PFEED5Z' on top side.
[12/21 15:19:39    196s] Added 11 of filler cell 'PFEED5Z' on left side.
[12/21 15:19:39    196s] Added 11 of filler cell 'PFEED5Z' on bottom side.
[12/21 15:19:39    196s] Added 11 of filler cell 'PFEED5Z' on right side.
[12/21 15:19:39    196s] <CMD> addIoFiller -cell PFEED1Z -prefix IOFILLER
[12/21 15:19:39    196s] **WARN: (IMPFP-127):	Incorrect LEF/OA class of cell 'PFEED1Z', expected cell with class 'PAD SPACER'.
[12/21 15:19:39    196s] Added 44 of filler cell 'PFEED1Z' on top side.
[12/21 15:19:39    196s] Added 44 of filler cell 'PFEED1Z' on left side.
[12/21 15:19:39    196s] Added 44 of filler cell 'PFEED1Z' on bottom side.
[12/21 15:19:39    196s] Added 44 of filler cell 'PFEED1Z' on right side.
[12/21 15:19:39    196s] <CMD> addIoFiller -cell PFEED0_1Z -prefix IOFILLER
[12/21 15:19:39    196s] **WARN: (IMPFP-127):	Incorrect LEF/OA class of cell 'PFEED0_1Z', expected cell with class 'PAD SPACER'.
[12/21 15:19:39    196s] Added 77 of filler cell 'PFEED0_1Z' on top side.
[12/21 15:19:39    196s] Added 66 of filler cell 'PFEED0_1Z' on left side.
[12/21 15:19:39    196s] Added 77 of filler cell 'PFEED0_1Z' on bottom side.
[12/21 15:19:39    196s] Added 66 of filler cell 'PFEED0_1Z' on right side.
[12/21 15:19:39    196s] <CMD> addIoFiller -cell PFEED0_01Z -prefix IOFILLER
[12/21 15:19:39    196s] **WARN: (IMPFP-127):	Incorrect LEF/OA class of cell 'PFEED0_01Z', expected cell with class 'PAD SPACER'.
[12/21 15:19:39    196s] Added 11 of filler cell 'PFEED0_01Z' on top side.
[12/21 15:19:39    196s] Added 99 of filler cell 'PFEED0_01Z' on left side.
[12/21 15:19:39    196s] Added 11 of filler cell 'PFEED0_01Z' on bottom side.
[12/21 15:19:39    196s] Added 99 of filler cell 'PFEED0_01Z' on right side.
[12/21 15:19:39    196s] <CMD> addIoFiller -cell PFEED0_005Z -prefix IOFILLER -fillAnyGap
[12/21 15:19:39    196s] **WARN: (IMPFP-127):	Incorrect LEF/OA class of cell 'PFEED0_005Z', expected cell with class 'PAD SPACER'.
[12/21 15:19:39    196s] Added 2 of filler cell 'PFEED0_005Z' on top side.
[12/21 15:19:39    196s] Added 6 of filler cell 'PFEED0_005Z' on left side.
[12/21 15:19:39    196s] Added 2 of filler cell 'PFEED0_005Z' on bottom side.
[12/21 15:19:39    196s] Added 6 of filler cell 'PFEED0_005Z' on right side.
[12/21 15:19:39    196s] <CMD> redraw
[12/21 15:20:03    199s] <CMD> verify_drc
[12/21 15:20:03    199s]  *** Starting Verify DRC (MEM: 1328.5) ***
[12/21 15:20:03    199s] 
[12/21 15:20:03    199s] #create default rule from bind_ndr_rule rule=0x7ff9bbdf0740 0x7ff99a248018
[12/21 15:20:04    199s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[12/21 15:20:04    199s]   VERIFY DRC ...... Starting Verification
[12/21 15:20:04    199s]   VERIFY DRC ...... Initializing
[12/21 15:20:04    200s]   VERIFY DRC ...... Deleting Existing Violations
[12/21 15:20:04    200s]   VERIFY DRC ...... Creating Sub-Areas
[12/21 15:20:04    200s]   VERIFY DRC ...... Using new threading
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 176.800 176.800} 1 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {176.800 0.000 353.600 176.800} 2 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {353.600 0.000 530.400 176.800} 3 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {530.400 0.000 707.200 176.800} 4 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {707.200 0.000 884.000 176.800} 5 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {884.000 0.000 1058.820 176.800} 6 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {0.000 176.800 176.800 353.600} 7 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {176.800 176.800 353.600 353.600} 8 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {353.600 176.800 530.400 353.600} 9 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {530.400 176.800 707.200 353.600} 10 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {707.200 176.800 884.000 353.600} 11 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {884.000 176.800 1058.820 353.600} 12 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {0.000 353.600 176.800 530.400} 13 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {176.800 353.600 353.600 530.400} 14 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {353.600 353.600 530.400 530.400} 15 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {530.400 353.600 707.200 530.400} 16 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {707.200 353.600 884.000 530.400} 17 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {884.000 353.600 1058.820 530.400} 18 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {0.000 530.400 176.800 707.200} 19 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {176.800 530.400 353.600 707.200} 20 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {353.600 530.400 530.400 707.200} 21 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {530.400 530.400 707.200 707.200} 22 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {707.200 530.400 884.000 707.200} 23 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {884.000 530.400 1058.820 707.200} 24 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {0.000 707.200 176.800 884.000} 25 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {176.800 707.200 353.600 884.000} 26 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {353.600 707.200 530.400 884.000} 27 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {530.400 707.200 707.200 884.000} 28 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {707.200 707.200 884.000 884.000} 29 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {884.000 707.200 1058.820 884.000} 30 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {0.000 884.000 176.800 1058.620} 31 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {176.800 884.000 353.600 1058.620} 32 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {353.600 884.000 530.400 1058.620} 33 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {530.400 884.000 707.200 1058.620} 34 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {707.200 884.000 884.000 1058.620} 35 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area: {884.000 884.000 1058.820 1058.620} 36 of 36
[12/21 15:20:04    200s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/21 15:20:04    200s] 
[12/21 15:20:04    200s]   Verification Complete : 0 Viols.
[12/21 15:20:04    200s] 
[12/21 15:20:04    200s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 7.0M) ***
[12/21 15:20:04    200s] 
[12/21 15:20:48    204s] <CMD> verifyConnectivity -net {VDD VSS} -type special -error 1000 -warning 50
[12/21 15:20:48    204s] VERIFY_CONNECTIVITY use new engine.
[12/21 15:20:48    204s] 
[12/21 15:20:48    204s] ******** Start: VERIFY CONNECTIVITY ********
[12/21 15:20:48    204s] Start Time: Tue Dec 21 15:20:48 2021
[12/21 15:20:48    204s] 
[12/21 15:20:48    204s] Design Name: CHIP
[12/21 15:20:48    204s] Database Units: 2000
[12/21 15:20:48    204s] Design Boundary: (0.0000, 0.0000) (1058.8200, 1058.6200)
[12/21 15:20:48    204s] Error Limit = 1000; Warning Limit = 50
[12/21 15:20:48    204s] Check specified nets
[12/21 15:20:48    204s] *** Checking Net VDD
[12/21 15:20:48    204s] *** Checking Net VSS
[12/21 15:20:48    204s] 
[12/21 15:20:48    204s] Begin Summary 
[12/21 15:20:48    204s]   Found no problems or warnings.
[12/21 15:20:48    204s] End Summary
[12/21 15:20:48    204s] 
[12/21 15:20:48    204s] End Time: Tue Dec 21 15:20:48 2021
[12/21 15:20:48    204s] Time Elapsed: 0:00:00.0
[12/21 15:20:48    204s] 
[12/21 15:20:48    204s] ******** End: VERIFY CONNECTIVITY ********
[12/21 15:20:48    204s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/21 15:20:48    204s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/21 15:20:48    204s] 
[12/21 15:21:26    208s] <CMD> saveDesign DBS/powerplan
[12/21 15:21:26    208s] % Begin save design ... (date=12/21 15:21:26, mem=942.3M)
[12/21 15:21:26    208s] % Begin Save ccopt configuration ... (date=12/21 15:21:26, mem=942.3M)
[12/21 15:21:27    208s] % End Save ccopt configuration ... (date=12/21 15:21:27, total cpu=0:00:00.0, real=0:00:01.0, peak res=942.5M, current mem=942.5M)
[12/21 15:21:27    208s] % Begin Save netlist data ... (date=12/21 15:21:27, mem=942.5M)
[12/21 15:21:27    208s] Writing Binary DB to DBS/powerplan.dat/CHIP.v.bin in single-threaded mode...
[12/21 15:21:30    211s] % End Save netlist data ... (date=12/21 15:21:30, total cpu=0:00:03.0, real=0:00:03.0, peak res=942.5M, current mem=942.5M)
[12/21 15:21:30    211s] Saving symbol-table file ...
[12/21 15:21:30    211s] Saving congestion map file DBS/powerplan.dat/CHIP.route.congmap.gz ...
[12/21 15:21:31    211s] % Begin Save AAE data ... (date=12/21 15:21:31, mem=942.6M)
[12/21 15:21:31    211s] Saving AAE Data ...
[12/21 15:21:31    211s] % End Save AAE data ... (date=12/21 15:21:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=942.6M, current mem=942.6M)
[12/21 15:21:33    213s] Saving preference file DBS/powerplan.dat/gui.pref.tcl ...
[12/21 15:21:33    213s] Saving mode setting ...
[12/21 15:21:33    213s] Saving global file ...
[12/21 15:21:33    213s] % Begin Save floorplan data ... (date=12/21 15:21:33, mem=943.1M)
[12/21 15:21:33    213s] Saving floorplan file ...
[12/21 15:21:33    213s] % End Save floorplan data ... (date=12/21 15:21:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=943.1M, current mem=943.1M)
[12/21 15:21:33    213s] Saving PG file DBS/powerplan.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 15:21:33 2021)
[12/21 15:21:33    213s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1363.1M) ***
[12/21 15:21:33    213s] Saving Drc markers ...
[12/21 15:21:34    213s] ... 1 markers are saved ...
[12/21 15:21:34    213s] ... 0 geometry drc markers are saved ...
[12/21 15:21:34    213s] ... 0 antenna drc markers are saved ...
[12/21 15:21:34    213s] % Begin Save placement data ... (date=12/21 15:21:34, mem=943.1M)
[12/21 15:21:34    213s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 15:21:34    213s] Save Adaptive View Pruning View Names to Binary file
[12/21 15:21:34    213s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1366.1M) ***
[12/21 15:21:34    213s] % End Save placement data ... (date=12/21 15:21:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=943.1M, current mem=943.1M)
[12/21 15:21:34    213s] % Begin Save routing data ... (date=12/21 15:21:34, mem=943.1M)
[12/21 15:21:34    213s] Saving route file ...
[12/21 15:21:34    213s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1363.1M) ***
[12/21 15:21:34    214s] % End Save routing data ... (date=12/21 15:21:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=943.1M, current mem=943.1M)
[12/21 15:21:34    214s] Saving property file DBS/powerplan.dat/CHIP.prop
[12/21 15:21:34    214s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1366.1M) ***
[12/21 15:21:34    214s] % Begin Save power constraints data ... (date=12/21 15:21:34, mem=943.1M)
[12/21 15:21:34    214s] % End Save power constraints data ... (date=12/21 15:21:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=943.1M, current mem=943.1M)
[12/21 15:21:39    218s] Generated self-contained design powerplan.dat
[12/21 15:21:39    218s] % End save design ... (date=12/21 15:21:39, total cpu=0:00:10.0, real=0:00:13.0, peak res=973.6M, current mem=942.4M)
[12/21 15:21:39    218s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 15:21:39    218s] 
[12/21 15:21:58    220s] <CMD> setDrawView place
[12/21 15:22:03    220s] <CMD> createBasicPathGroups -expanded
[12/21 15:22:03    220s] Created reg2reg path group
[12/21 15:22:03    220s] Effort level <high> specified for reg2reg path_group
[12/21 15:22:20    223s] <CMD> place_opt_design
[12/21 15:22:20    223s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/21 15:22:20    223s] *** Starting GigaPlace ***
[12/21 15:22:20    223s] **INFO: User settings:
[12/21 15:22:20    223s] setDesignMode -process                    130
[12/21 15:22:20    223s] setExtractRCMode -coupling_c_th           0.4
[12/21 15:22:20    223s] setExtractRCMode -engine                  preRoute
[12/21 15:22:20    223s] setExtractRCMode -relative_c_th           1
[12/21 15:22:20    223s] setExtractRCMode -total_c_th              0
[12/21 15:22:20    223s] setDelayCalMode -engine                   aae
[12/21 15:22:20    223s] setPlaceMode -MXPBoundaryLevel            7
[12/21 15:22:20    223s] setPlaceMode -MXPConstraintFile           {}
[12/21 15:22:20    223s] setPlaceMode -MXPControlSetting           0
[12/21 15:22:20    223s] setPlaceMode -MXPLogicHierAware           0
[12/21 15:22:20    223s] setPlaceMode -MXPPreplaceSetting          5
[12/21 15:22:20    223s] setPlaceMode -MXPRefineSetting            17
[12/21 15:22:20    223s] setPlaceMode -place_global_place_io_pins  false
[12/21 15:22:20    223s] setPlaceMode -timingDriven                true
[12/21 15:22:20    223s] setAnalysisMode -analysisType             bcwc
[12/21 15:22:20    223s] setAnalysisMode -virtualIPO               false
[12/21 15:22:20    223s] 
[12/21 15:22:20    223s] #optDebug: fT-E <X 2 3 1 0>
[12/21 15:22:20    223s] OPERPROF: Starting DPlace-Init at level 1, MEM:1399.1M
[12/21 15:22:20    223s] #spOpts: N=130 
[12/21 15:22:20    223s] # Building CHIP llgBox search-tree.
[12/21 15:22:20    223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1399.1M
[12/21 15:22:20    223s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1399.1M
[12/21 15:22:20    223s] Core basic site is TSM13SITE
[12/21 15:22:20    223s] Use non-trimmed site array because memory saving is not enough.
[12/21 15:22:20    223s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 15:22:20    223s] SiteArray: use 450,560 bytes
[12/21 15:22:20    223s] SiteArray: current memory after site array memory allocation 1431.6M
[12/21 15:22:20    223s] SiteArray: FP blocked sites are writable
[12/21 15:22:20    223s] Estimated cell power/ground rail width = 0.577 um
[12/21 15:22:20    223s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:22:20    223s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1431.6M
[12/21 15:22:20    223s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1431.6M
[12/21 15:22:20    223s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.033, MEM:1431.6M
[12/21 15:22:20    223s] OPERPROF:     Starting CMU at level 3, MEM:1431.6M
[12/21 15:22:20    223s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1431.6M
[12/21 15:22:20    223s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.041, MEM:1431.6M
[12/21 15:22:20    223s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1431.6MB).
[12/21 15:22:20    223s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.161, MEM:1431.6M
[12/21 15:22:20    223s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1431.6M
[12/21 15:22:20    223s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1431.6M
[12/21 15:22:20    223s] All LLGs are deleted
[12/21 15:22:20    223s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1431.6M
[12/21 15:22:20    223s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1431.6M
[12/21 15:22:20    223s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/21 15:22:20    223s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 15:22:20    223s] Summary for sequential cells identification: 
[12/21 15:22:20    223s]   Identified SBFF number: 112
[12/21 15:22:20    223s]   Identified MBFF number: 0
[12/21 15:22:20    223s]   Identified SB Latch number: 0
[12/21 15:22:20    223s]   Identified MB Latch number: 0
[12/21 15:22:20    223s]   Not identified SBFF number: 8
[12/21 15:22:20    223s]   Not identified MBFF number: 0
[12/21 15:22:20    223s]   Not identified SB Latch number: 0
[12/21 15:22:20    223s]   Not identified MB Latch number: 0
[12/21 15:22:20    223s]   Number of sequential cells which are not FFs: 34
[12/21 15:22:20    223s]  Visiting view : av_func_mode_max
[12/21 15:22:20    223s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:22:20    223s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:22:20    223s]  Visiting view : av_scan_mode_max
[12/21 15:22:20    223s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:22:20    223s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:22:20    223s]  Visiting view : av_func_mode_min
[12/21 15:22:20    223s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:22:20    223s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:22:20    223s]  Visiting view : av_scan_mode_min
[12/21 15:22:20    223s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:22:20    223s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:22:20    223s]  Setting StdDelay to 35.20
[12/21 15:22:20    223s] Creating Cell Server, finished. 
[12/21 15:22:20    223s] 
[12/21 15:22:23    226s] *** Scan Trace Summary (runtime: cpu: 0:00:03.0 , real: 0:00:03.0): 
[12/21 15:22:23    226s] Successfully traced 1 scan chain  (total 1574 scan bits).
[12/21 15:22:23    226s] *** Scan Sanity Check Summary:
[12/21 15:22:23    226s] *** 1 scan chain  passed sanity check.
[12/21 15:22:23    226s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 1574, number of sequential = 1574, percentage of missing scan cell = 0.00% (0 / 1574)
[12/21 15:22:23    226s] no activity file in design. spp won't run.
[12/21 15:22:23    226s] 
[12/21 15:22:23    226s] pdi colorize_geometry "" ""
[12/21 15:22:23    226s] 
[12/21 15:22:23    226s] ### Time Record (colorize_geometry) is installed.
[12/21 15:22:23    226s] #Start colorize_geometry on Tue Dec 21 15:22:23 2021
[12/21 15:22:23    226s] #
[12/21 15:22:23    226s] ### Time Record (Pre Callback) is installed.
[12/21 15:22:23    226s] ### Time Record (Pre Callback) is uninstalled.
[12/21 15:22:23    226s] ### Time Record (DB Import) is installed.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 15:22:23    226s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 15:22:23    226s] #To increase the message display limit, refer to the product command reference manual.
[12/21 15:22:23    226s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 15:22:23    226s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=747356999 placement=985154777 pin_access=1
[12/21 15:22:23    226s] ### Time Record (DB Import) is uninstalled.
[12/21 15:22:23    226s] ### Time Record (DB Export) is installed.
[12/21 15:22:23    226s] ### export design design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=747356999 placement=985154777 pin_access=1
[12/21 15:22:23    226s] ### Time Record (DB Export) is uninstalled.
[12/21 15:22:23    226s] ### Time Record (Post Callback) is installed.
[12/21 15:22:23    226s] ### Time Record (Post Callback) is uninstalled.
[12/21 15:22:23    226s] #
[12/21 15:22:23    226s] #colorize_geometry statistics:
[12/21 15:22:23    226s] #Cpu time = 00:00:00
[12/21 15:22:23    226s] #Elapsed time = 00:00:00
[12/21 15:22:23    226s] #Increased memory = -69.65 (MB)
[12/21 15:22:23    226s] #Total memory = 917.02 (MB)
[12/21 15:22:23    226s] #Peak memory = 986.68 (MB)
[12/21 15:22:23    226s] #Number of warnings = 22
[12/21 15:22:23    226s] #Total number of warnings = 22
[12/21 15:22:23    226s] #Number of fails = 0
[12/21 15:22:23    226s] #Total number of fails = 0
[12/21 15:22:23    226s] #Complete colorize_geometry on Tue Dec 21 15:22:23 2021
[12/21 15:22:23    226s] #
[12/21 15:22:23    226s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[12/21 15:22:23    226s] ### Time Record (colorize_geometry) is uninstalled.
[12/21 15:22:23    226s] ### 
[12/21 15:22:23    226s] ###   Scalability Statistics
[12/21 15:22:23    226s] ### 
[12/21 15:22:23    226s] ### ------------------------+----------------+----------------+----------------+
[12/21 15:22:23    226s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/21 15:22:23    226s] ### ------------------------+----------------+----------------+----------------+
[12/21 15:22:23    226s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/21 15:22:23    226s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/21 15:22:23    226s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/21 15:22:23    226s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/21 15:22:23    226s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/21 15:22:23    226s] ### ------------------------+----------------+----------------+----------------+
[12/21 15:22:23    226s] ### 
[12/21 15:22:23    226s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:22:23    226s] ### Creating LA Mngr. totSessionCpu=0:03:47 mem=1370.6M
[12/21 15:22:23    226s] ### Creating LA Mngr, finished. totSessionCpu=0:03:47 mem=1370.6M
[12/21 15:22:23    226s] *** Start deleteBufferTree ***
[12/21 15:22:23    226s] Info: Detect buffers to remove automatically.
[12/21 15:22:23    226s] Analyzing netlist ...
[12/21 15:22:23    227s] Updating netlist
[12/21 15:22:28    231s] AAE DB initialization (MEM=1418.86 CPU=0:00:01.6 REAL=0:00:02.0) 
[12/21 15:22:28    231s] AAE_INFO: Cdb files are: 
[12/21 15:22:28    231s]  	/home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/slow.cdB
[12/21 15:22:28    231s] 	/home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/fast.cdB
[12/21 15:22:28    231s]  
[12/21 15:22:28    231s] Start AAE Lib Loading. (MEM=1418.86)
[12/21 15:22:34    232s] End AAE Lib Loading. (MEM=1483.43 CPU=0:00:00.7 Real=0:00:06.0)
[12/21 15:22:34    232s] 
[12/21 15:22:34    232s] *summary: 266 instances (buffers/inverters) removed
[12/21 15:22:34    232s] *** Finish deleteBufferTree (0:00:05.8) ***
[12/21 15:22:34    232s] Deleting Cell Server ...
[12/21 15:22:34    232s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1483.4M
[12/21 15:22:34    232s] Deleted 0 physical inst  (cell - / prefix -).
[12/21 15:22:34    232s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1483.4M
[12/21 15:22:34    232s] INFO: #ExclusiveGroups=0
[12/21 15:22:34    232s] INFO: There are no Exclusive Groups.
[12/21 15:22:34    232s] Some Macros are marked as preplaced.
[12/21 15:22:34    232s] No user-set net weight.
[12/21 15:22:34    232s] Net fanout histogram:
[12/21 15:22:34    232s] 2		: 3726 (65.9%) nets
[12/21 15:22:34    232s] 3		: 946 (16.7%) nets
[12/21 15:22:34    232s] 4     -	14	: 907 (16.0%) nets
[12/21 15:22:34    232s] 15    -	39	: 58 (1.0%) nets
[12/21 15:22:34    232s] 40    -	79	: 11 (0.2%) nets
[12/21 15:22:34    232s] 80    -	159	: 5 (0.1%) nets
[12/21 15:22:34    232s] 160   -	319	: 2 (0.0%) nets
[12/21 15:22:34    232s] 320   -	639	: 0 (0.0%) nets
[12/21 15:22:34    232s] 640   -	1279	: 0 (0.0%) nets
[12/21 15:22:34    232s] 1280  -	2559	: 2 (0.0%) nets
[12/21 15:22:34    232s] 2560  -	5119	: 0 (0.0%) nets
[12/21 15:22:34    232s] 5120+		: 0 (0.0%) nets
[12/21 15:22:34    232s] no activity file in design. spp won't run.
[12/21 15:22:34    232s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/21 15:22:34    232s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 15:22:34    232s] Summary for sequential cells identification: 
[12/21 15:22:34    232s]   Identified SBFF number: 112
[12/21 15:22:34    232s]   Identified MBFF number: 0
[12/21 15:22:34    232s]   Identified SB Latch number: 0
[12/21 15:22:34    232s]   Identified MB Latch number: 0
[12/21 15:22:34    232s]   Not identified SBFF number: 8
[12/21 15:22:34    232s]   Not identified MBFF number: 0
[12/21 15:22:34    232s]   Not identified SB Latch number: 0
[12/21 15:22:34    232s]   Not identified MB Latch number: 0
[12/21 15:22:34    232s]   Number of sequential cells which are not FFs: 34
[12/21 15:22:34    232s]  Visiting view : av_func_mode_max
[12/21 15:22:34    232s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:22:34    232s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:22:34    232s]  Visiting view : av_scan_mode_max
[12/21 15:22:34    232s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:22:34    232s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:22:34    232s]  Visiting view : av_func_mode_min
[12/21 15:22:34    232s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:22:34    232s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:22:34    232s]  Visiting view : av_scan_mode_min
[12/21 15:22:34    232s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:22:34    232s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:22:34    232s]  Setting StdDelay to 35.20
[12/21 15:22:34    232s] Creating Cell Server, finished. 
[12/21 15:22:34    232s] 
[12/21 15:22:36    234s] *** Scan Trace Summary (runtime: cpu: 0:00:02.1 , real: 0:00:02.0): 
[12/21 15:22:36    234s] Successfully traced 1 scan chain  (total 1574 scan bits).
[12/21 15:22:36    234s] *** Scan Sanity Check Summary:
[12/21 15:22:36    234s] *** 1 scan chain  passed sanity check.
[12/21 15:22:36    234s] #spOpts: N=130 minPadR=1.1 
[12/21 15:22:36    234s] #std cell=4158 (0 fixed + 4158 movable) #buf cell=0 #inv cell=428 #block=1 (0 floating + 1 preplaced)
[12/21 15:22:36    234s] #ioInst=830 #net=5011 #term=17934 #term/net=3.58, #fixedIo=830, #floatIo=0, #fixedPin=32, #floatPin=0
[12/21 15:22:36    234s] stdCell: 4158 single + 0 double + 0 multi
[12/21 15:22:36    234s] Total standard cell length = 26.8281 (mm), area = 0.0990 (mm^2)
[12/21 15:22:36    234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1675.4M
[12/21 15:22:36    234s] Core basic site is TSM13SITE
[12/21 15:22:36    234s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 15:22:36    234s] SiteArray: use 450,560 bytes
[12/21 15:22:36    234s] SiteArray: current memory after site array memory allocation 1675.4M
[12/21 15:22:36    234s] SiteArray: FP blocked sites are writable
[12/21 15:22:36    234s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:22:36    234s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF: Starting pre-place ADS at level 1, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.001, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.002, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.002, MEM:1675.4M
[12/21 15:22:36    234s] ADSU 0.732 -> 0.734. GS 29.520
[12/21 15:22:36    234s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.014, MEM:1675.4M
[12/21 15:22:36    234s] Average module density = 0.734.
[12/21 15:22:36    234s] Density for the design = 0.734.
[12/21 15:22:36    234s]        = stdcell_area 58322 sites (98996 um^2) / alloc_area 79413 sites (134795 um^2).
[12/21 15:22:36    234s] Pin Density = 0.1844.
[12/21 15:22:36    234s]             = total # of pins 17934 / total area 97240.
[12/21 15:22:36    234s] OPERPROF: Starting spMPad at level 1, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:   Starting spContextMPad at level 2, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.001, MEM:1675.4M
[12/21 15:22:36    234s] Initial padding reaches pin density 0.438 for top
[12/21 15:22:36    234s] InitPadU 0.734 -> 0.842 for top
[12/21 15:22:36    234s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1675.4M
[12/21 15:22:36    234s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1675.4M
[12/21 15:22:36    234s] === lastAutoLevel = 8 
[12/21 15:22:36    234s] OPERPROF: Starting spInitNetWt at level 1, MEM:1675.4M
[12/21 15:22:36    234s] 0 delay mode for cte enabled initNetWt.
[12/21 15:22:36    234s] no activity file in design. spp won't run.
[12/21 15:22:36    234s] [spp] 0
[12/21 15:22:36    234s] [adp] 0:1:1:3
[12/21 15:22:37    235s] 0 delay mode for cte disabled initNetWt.
[12/21 15:22:37    235s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.690, REAL:0.689, MEM:1675.4M
[12/21 15:22:37    235s] Clock gating cells determined by native netlist tracing.
[12/21 15:22:37    235s] no activity file in design. spp won't run.
[12/21 15:22:37    235s] no activity file in design. spp won't run.
[12/21 15:22:37    235s] Init WL Bound For Global Placement... 
[12/21 15:22:37    235s] OPERPROF: Starting npMain at level 1, MEM:1675.4M
[12/21 15:22:38    235s] OPERPROF:   Starting npPlace at level 2, MEM:1675.4M
[12/21 15:22:38    235s] Iteration  1: Total net bbox = 4.094e+04 (2.15e+04 1.94e+04)
[12/21 15:22:38    235s]               Est.  stn bbox = 4.814e+04 (2.44e+04 2.37e+04)
[12/21 15:22:38    235s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1452.4M
[12/21 15:22:38    235s] Iteration  2: Total net bbox = 4.094e+04 (2.15e+04 1.94e+04)
[12/21 15:22:38    235s]               Est.  stn bbox = 4.814e+04 (2.44e+04 2.37e+04)
[12/21 15:22:38    235s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1452.4M
[12/21 15:22:41    238s] OPERPROF:     Starting InitSKP at level 3, MEM:1457.3M
[12/21 15:22:47    244s] *** Finished SKP initialization (cpu=0:00:06.0, real=0:00:06.0)***
[12/21 15:22:47    244s] OPERPROF:     Finished InitSKP at level 3, CPU:6.010, REAL:6.051, MEM:1548.3M
[12/21 15:22:47    244s] 
[12/21 15:22:47    244s] Active views After View pruning: 
[12/21 15:22:47    244s] av_func_mode_max
[12/21 15:22:47    244s] exp_mt_sequential is set from setPlaceMode option to 1
[12/21 15:22:47    244s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/21 15:22:47    244s] place_exp_mt_interval set to default 32
[12/21 15:22:47    244s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/21 15:22:48    245s] Iteration  3: Total net bbox = 5.309e+04 (2.65e+04 2.66e+04)
[12/21 15:22:48    245s]               Est.  stn bbox = 6.276e+04 (3.05e+04 3.23e+04)
[12/21 15:22:48    245s]               cpu = 0:00:10.5 real = 0:00:10.0 mem = 1536.8M
[12/21 15:22:53    250s] Iteration  4: Total net bbox = 1.072e+05 (5.25e+04 5.47e+04)
[12/21 15:22:53    250s]               Est.  stn bbox = 1.221e+05 (5.92e+04 6.29e+04)
[12/21 15:22:53    250s]               cpu = 0:00:04.3 real = 0:00:05.0 mem = 1546.3M
[12/21 15:22:53    250s] Iteration  5: Total net bbox = 1.072e+05 (5.25e+04 5.47e+04)
[12/21 15:22:53    250s]               Est.  stn bbox = 1.221e+05 (5.92e+04 6.29e+04)
[12/21 15:22:53    250s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1546.3M
[12/21 15:22:53    250s] OPERPROF:   Finished npPlace at level 2, CPU:14.850, REAL:15.003, MEM:1546.3M
[12/21 15:22:53    250s] OPERPROF: Finished npMain at level 1, CPU:14.880, REAL:16.034, MEM:1546.3M
[12/21 15:22:53    250s] OPERPROF: Starting npMain at level 1, MEM:1546.3M
[12/21 15:22:53    250s] OPERPROF:   Starting npPlace at level 2, MEM:1546.3M
[12/21 15:22:55    252s] Iteration  6: Total net bbox = 1.138e+05 (5.61e+04 5.77e+04)
[12/21 15:22:55    252s]               Est.  stn bbox = 1.314e+05 (6.44e+04 6.70e+04)
[12/21 15:22:55    252s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1530.3M
[12/21 15:22:55    252s] OPERPROF:   Finished npPlace at level 2, CPU:1.980, REAL:2.059, MEM:1530.3M
[12/21 15:22:55    252s] OPERPROF: Finished npMain at level 1, CPU:2.040, REAL:2.120, MEM:1530.3M
[12/21 15:22:55    252s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1530.3M
[12/21 15:22:55    252s] Starting Early Global Route rough congestion estimation: mem = 1530.3M
[12/21 15:22:55    252s] (I)       Started Loading and Dumping File ( Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       Reading DB...
[12/21 15:22:55    252s] (I)       Read data from FE... (mem=1530.3M)
[12/21 15:22:55    252s] (I)       Read nodes and places... (mem=1530.3M)
[12/21 15:22:55    252s] (I)       Done Read nodes and places (cpu=0.000s, mem=1530.3M)
[12/21 15:22:55    252s] (I)       Read nets... (mem=1530.3M)
[12/21 15:22:55    252s] (I)       Done Read nets (cpu=0.020s, mem=1530.3M)
[12/21 15:22:55    252s] (I)       Done Read data from FE (cpu=0.020s, mem=1530.3M)
[12/21 15:22:55    252s] (I)       before initializing RouteDB syMemory usage = 1530.3 MB
[12/21 15:22:55    252s] (I)       == Non-default Options ==
[12/21 15:22:55    252s] (I)       Print mode                                         : 2
[12/21 15:22:55    252s] (I)       Stop if highly congested                           : false
[12/21 15:22:55    252s] (I)       Maximum routing layer                              : 8
[12/21 15:22:55    252s] (I)       Assign partition pins                              : false
[12/21 15:22:55    252s] (I)       Support large GCell                                : true
[12/21 15:22:55    252s] (I)       Number of rows per GCell                           : 7
[12/21 15:22:55    252s] (I)       Max num rows per GCell                             : 32
[12/21 15:22:55    252s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:22:55    252s] (I)       Use row-based GCell size
[12/21 15:22:55    252s] (I)       GCell unit size  : 7380
[12/21 15:22:55    252s] (I)       GCell multiplier : 7
[12/21 15:22:55    252s] (I)       build grid graph
[12/21 15:22:55    252s] (I)       build grid graph start
[12/21 15:22:55    252s] [NR-eGR] Track table information for default rule: 
[12/21 15:22:55    252s] [NR-eGR] METAL1 has no routable track
[12/21 15:22:55    252s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:22:55    252s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:22:55    252s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:22:55    252s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:22:55    252s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:22:55    252s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:22:55    252s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:22:55    252s] (I)       build grid graph end
[12/21 15:22:55    252s] (I)       ===========================================================================
[12/21 15:22:55    252s] (I)       == Report All Rule Vias ==
[12/21 15:22:55    252s] (I)       ===========================================================================
[12/21 15:22:55    252s] (I)        Via Rule : (Default)
[12/21 15:22:55    252s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:22:55    252s] (I)       ---------------------------------------------------------------------------
[12/21 15:22:55    252s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:22:55    252s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:22:55    252s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:22:55    252s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:22:55    252s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:22:55    252s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:22:55    252s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:22:55    252s] (I)       ===========================================================================
[12/21 15:22:55    252s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       Num PG vias on layer 2 : 0
[12/21 15:22:55    252s] (I)       Num PG vias on layer 3 : 0
[12/21 15:22:55    252s] (I)       Num PG vias on layer 4 : 0
[12/21 15:22:55    252s] (I)       Num PG vias on layer 5 : 0
[12/21 15:22:55    252s] (I)       Num PG vias on layer 6 : 0
[12/21 15:22:55    252s] (I)       Num PG vias on layer 7 : 0
[12/21 15:22:55    252s] (I)       Num PG vias on layer 8 : 0
[12/21 15:22:55    252s] [NR-eGR] Read 4004 PG shapes
[12/21 15:22:55    252s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:22:55    252s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:22:55    252s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:22:55    252s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:22:55    252s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:22:55    252s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:22:55    252s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:22:55    252s] (I)       readDataFromPlaceDB
[12/21 15:22:55    252s] (I)       Read net information..
[12/21 15:22:55    252s] [NR-eGR] Read numTotalNets=5011  numIgnoredNets=0
[12/21 15:22:55    252s] (I)       Read testcase time = 0.010 seconds
[12/21 15:22:55    252s] 
[12/21 15:22:55    252s] (I)       early_global_route_priority property id does not exist.
[12/21 15:22:55    252s] (I)       Start initializing grid graph
[12/21 15:22:55    252s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:22:55    252s] (I)       End initializing grid graph
[12/21 15:22:55    252s] (I)       Model blockages into capacity
[12/21 15:22:55    252s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:22:55    252s] (I)       Started Modeling ( Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:22:55    252s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:22:55    252s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:22:55    252s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:22:55    252s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:22:55    252s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:22:55    252s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:22:55    252s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       -- layer congestion ratio --
[12/21 15:22:55    252s] (I)       Layer 1 : 0.100000
[12/21 15:22:55    252s] (I)       Layer 2 : 0.700000
[12/21 15:22:55    252s] (I)       Layer 3 : 0.700000
[12/21 15:22:55    252s] (I)       Layer 4 : 0.700000
[12/21 15:22:55    252s] (I)       Layer 5 : 0.700000
[12/21 15:22:55    252s] (I)       Layer 6 : 0.700000
[12/21 15:22:55    252s] (I)       Layer 7 : 0.700000
[12/21 15:22:55    252s] (I)       Layer 8 : 0.700000
[12/21 15:22:55    252s] (I)       ----------------------------
[12/21 15:22:55    252s] (I)       Number of ignored nets = 0
[12/21 15:22:55    252s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:22:55    252s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:22:55    252s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:22:55    252s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:22:55    252s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:22:55    252s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:22:55    252s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:22:55    252s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:22:55    252s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:22:55    252s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:22:55    252s] (I)       Before initializing Early Global Route syMemory usage = 1530.3 MB
[12/21 15:22:55    252s] (I)       Ndr track 0 does not exist
[12/21 15:22:55    252s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:22:55    252s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:22:55    252s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:22:55    252s] (I)       Site width          :   920  (dbu)
[12/21 15:22:55    252s] (I)       Row height          :  7380  (dbu)
[12/21 15:22:55    252s] (I)       GCell width         : 51660  (dbu)
[12/21 15:22:55    252s] (I)       GCell height        : 51660  (dbu)
[12/21 15:22:55    252s] (I)       Grid                :    41    41     8
[12/21 15:22:55    252s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:22:55    252s] (I)       Vertical capacity   :     0 51660     0 51660     0 51660     0 51660
[12/21 15:22:55    252s] (I)       Horizontal capacity :     0     0 51660     0 51660     0 51660     0
[12/21 15:22:55    252s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:22:55    252s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:22:55    252s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:22:55    252s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:22:55    252s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:22:55    252s] (I)       Num tracks per GCell: 75.97 56.15 63.00 56.15 63.00 56.15 63.00 22.46
[12/21 15:22:55    252s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:22:55    252s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:22:55    252s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:22:55    252s] (I)       --------------------------------------------------------
[12/21 15:22:55    252s] 
[12/21 15:22:55    252s] [NR-eGR] ============ Routing rule table ============
[12/21 15:22:55    252s] [NR-eGR] Rule id: 0  Nets: 4979 
[12/21 15:22:55    252s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:22:55    252s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:22:55    252s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:22:55    252s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:22:55    252s] [NR-eGR] ========================================
[12/21 15:22:55    252s] [NR-eGR] 
[12/21 15:22:55    252s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:22:55    252s] (I)       blocked tracks on layer2 : = 78017 / 94382 (82.66%)
[12/21 15:22:55    252s] (I)       blocked tracks on layer3 : = 87518 / 105862 (82.67%)
[12/21 15:22:55    252s] (I)       blocked tracks on layer4 : = 71314 / 94382 (75.56%)
[12/21 15:22:55    252s] (I)       blocked tracks on layer5 : = 79187 / 105862 (74.80%)
[12/21 15:22:55    252s] (I)       blocked tracks on layer6 : = 68531 / 94382 (72.61%)
[12/21 15:22:55    252s] (I)       blocked tracks on layer7 : = 76882 / 105862 (72.62%)
[12/21 15:22:55    252s] (I)       blocked tracks on layer8 : = 27388 / 37720 (72.61%)
[12/21 15:22:55    252s] (I)       After initializing Early Global Route syMemory usage = 1530.3 MB
[12/21 15:22:55    252s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       Reset routing kernel
[12/21 15:22:55    252s] (I)       ============= Initialization =============
[12/21 15:22:55    252s] (I)       numLocalWires=18653  numGlobalNetBranches=6199  numLocalNetBranches=3151
[12/21 15:22:55    252s] (I)       totalPins=17870  totalGlobalPin=6012 (33.64%)
[12/21 15:22:55    252s] (I)       Started Build MST ( Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       Generate topology with single threads
[12/21 15:22:55    252s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       total 2D Cap : 158884 = (78037 H, 80847 V)
[12/21 15:22:55    252s] (I)       
[12/21 15:22:55    252s] (I)       ============  Phase 1a Route ============
[12/21 15:22:55    252s] (I)       Started Phase 1a ( Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       Started Pattern routing ( Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/21 15:22:55    252s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       Usage: 5253 = (2586 H, 2667 V) = (3.31% H, 3.30% V) = (6.680e+04um H, 6.889e+04um V)
[12/21 15:22:55    252s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       
[12/21 15:22:55    252s] (I)       ============  Phase 1b Route ============
[12/21 15:22:55    252s] (I)       Started Phase 1b ( Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] (I)       Usage: 5253 = (2586 H, 2667 V) = (3.31% H, 3.30% V) = (6.680e+04um H, 6.889e+04um V)
[12/21 15:22:55    252s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/21 15:22:55    252s] 
[12/21 15:22:55    252s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.32 MB )
[12/21 15:22:55    252s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/21 15:22:55    252s] Finished Early Global Route rough congestion estimation: mem = 1530.3M
[12/21 15:22:55    252s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.060, REAL:0.060, MEM:1530.3M
[12/21 15:22:55    252s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/21 15:22:55    252s] OPERPROF: Starting CDPad at level 1, MEM:1530.3M
[12/21 15:22:55    252s] CDPadU 0.842 -> 0.854. R=0.734, N=4158, GS=25.830
[12/21 15:22:55    252s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.025, MEM:1530.3M
[12/21 15:22:55    252s] OPERPROF: Starting npMain at level 1, MEM:1530.3M
[12/21 15:22:55    252s] OPERPROF:   Starting npPlace at level 2, MEM:1530.3M
[12/21 15:22:55    252s] AB param 98.2% (4084/4158).
[12/21 15:22:55    252s] OPERPROF:   Finished npPlace at level 2, CPU:0.060, REAL:0.052, MEM:1530.3M
[12/21 15:22:55    252s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:0.141, MEM:1530.3M
[12/21 15:22:55    252s] Global placement CDP is working on the selected area.
[12/21 15:22:55    252s] OPERPROF: Starting npMain at level 1, MEM:1530.3M
[12/21 15:22:55    252s] OPERPROF:   Starting npPlace at level 2, MEM:1530.3M
[12/21 15:22:57    254s] OPERPROF:   Finished npPlace at level 2, CPU:1.990, REAL:1.992, MEM:1530.3M
[12/21 15:22:57    254s] OPERPROF: Finished npMain at level 1, CPU:2.060, REAL:2.054, MEM:1530.3M
[12/21 15:22:57    254s] Iteration  7: Total net bbox = 1.393e+05 (7.15e+04 6.78e+04)
[12/21 15:22:57    254s]               Est.  stn bbox = 1.595e+05 (8.10e+04 7.85e+04)
[12/21 15:22:57    254s]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 1530.3M
[12/21 15:22:57    254s] Iteration  8: Total net bbox = 1.393e+05 (7.15e+04 6.78e+04)
[12/21 15:22:57    254s]               Est.  stn bbox = 1.595e+05 (8.10e+04 7.85e+04)
[12/21 15:22:57    254s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1530.3M
[12/21 15:22:57    254s] OPERPROF: Starting npMain at level 1, MEM:1530.3M
[12/21 15:22:57    254s] OPERPROF:   Starting npPlace at level 2, MEM:1530.3M
[12/21 15:22:59    256s] OPERPROF:   Finished npPlace at level 2, CPU:1.660, REAL:1.668, MEM:1525.3M
[12/21 15:22:59    256s] OPERPROF: Finished npMain at level 1, CPU:1.730, REAL:1.735, MEM:1525.3M
[12/21 15:22:59    256s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1525.3M
[12/21 15:22:59    256s] Starting Early Global Route rough congestion estimation: mem = 1525.3M
[12/21 15:22:59    256s] (I)       Started Loading and Dumping File ( Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       Reading DB...
[12/21 15:22:59    256s] (I)       Read data from FE... (mem=1525.3M)
[12/21 15:22:59    256s] (I)       Read nodes and places... (mem=1525.3M)
[12/21 15:22:59    256s] (I)       Done Read nodes and places (cpu=0.000s, mem=1525.3M)
[12/21 15:22:59    256s] (I)       Read nets... (mem=1525.3M)
[12/21 15:22:59    256s] (I)       Done Read nets (cpu=0.010s, mem=1525.3M)
[12/21 15:22:59    256s] (I)       Done Read data from FE (cpu=0.010s, mem=1525.3M)
[12/21 15:22:59    256s] (I)       before initializing RouteDB syMemory usage = 1525.3 MB
[12/21 15:22:59    256s] (I)       == Non-default Options ==
[12/21 15:22:59    256s] (I)       Print mode                                         : 2
[12/21 15:22:59    256s] (I)       Stop if highly congested                           : false
[12/21 15:22:59    256s] (I)       Maximum routing layer                              : 8
[12/21 15:22:59    256s] (I)       Assign partition pins                              : false
[12/21 15:22:59    256s] (I)       Support large GCell                                : true
[12/21 15:22:59    256s] (I)       Number of rows per GCell                           : 4
[12/21 15:22:59    256s] (I)       Max num rows per GCell                             : 32
[12/21 15:22:59    256s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:22:59    256s] (I)       Use row-based GCell size
[12/21 15:22:59    256s] (I)       GCell unit size  : 7380
[12/21 15:22:59    256s] (I)       GCell multiplier : 4
[12/21 15:22:59    256s] (I)       build grid graph
[12/21 15:22:59    256s] (I)       build grid graph start
[12/21 15:22:59    256s] [NR-eGR] Track table information for default rule: 
[12/21 15:22:59    256s] [NR-eGR] METAL1 has no routable track
[12/21 15:22:59    256s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:22:59    256s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:22:59    256s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:22:59    256s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:22:59    256s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:22:59    256s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:22:59    256s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:22:59    256s] (I)       build grid graph end
[12/21 15:22:59    256s] (I)       ===========================================================================
[12/21 15:22:59    256s] (I)       == Report All Rule Vias ==
[12/21 15:22:59    256s] (I)       ===========================================================================
[12/21 15:22:59    256s] (I)        Via Rule : (Default)
[12/21 15:22:59    256s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:22:59    256s] (I)       ---------------------------------------------------------------------------
[12/21 15:22:59    256s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:22:59    256s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:22:59    256s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:22:59    256s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:22:59    256s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:22:59    256s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:22:59    256s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:22:59    256s] (I)       ===========================================================================
[12/21 15:22:59    256s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       Num PG vias on layer 2 : 0
[12/21 15:22:59    256s] (I)       Num PG vias on layer 3 : 0
[12/21 15:22:59    256s] (I)       Num PG vias on layer 4 : 0
[12/21 15:22:59    256s] (I)       Num PG vias on layer 5 : 0
[12/21 15:22:59    256s] (I)       Num PG vias on layer 6 : 0
[12/21 15:22:59    256s] (I)       Num PG vias on layer 7 : 0
[12/21 15:22:59    256s] (I)       Num PG vias on layer 8 : 0
[12/21 15:22:59    256s] [NR-eGR] Read 4004 PG shapes
[12/21 15:22:59    256s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:22:59    256s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:22:59    256s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:22:59    256s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:22:59    256s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:22:59    256s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:22:59    256s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:22:59    256s] (I)       readDataFromPlaceDB
[12/21 15:22:59    256s] (I)       Read net information..
[12/21 15:22:59    256s] [NR-eGR] Read numTotalNets=5011  numIgnoredNets=0
[12/21 15:22:59    256s] (I)       Read testcase time = 0.000 seconds
[12/21 15:22:59    256s] 
[12/21 15:22:59    256s] (I)       early_global_route_priority property id does not exist.
[12/21 15:22:59    256s] (I)       Start initializing grid graph
[12/21 15:22:59    256s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:22:59    256s] (I)       End initializing grid graph
[12/21 15:22:59    256s] (I)       Model blockages into capacity
[12/21 15:22:59    256s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:22:59    256s] (I)       Started Modeling ( Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:22:59    256s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:22:59    256s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:22:59    256s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:22:59    256s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:22:59    256s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:22:59    256s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:22:59    256s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       -- layer congestion ratio --
[12/21 15:22:59    256s] (I)       Layer 1 : 0.100000
[12/21 15:22:59    256s] (I)       Layer 2 : 0.700000
[12/21 15:22:59    256s] (I)       Layer 3 : 0.700000
[12/21 15:22:59    256s] (I)       Layer 4 : 0.700000
[12/21 15:22:59    256s] (I)       Layer 5 : 0.700000
[12/21 15:22:59    256s] (I)       Layer 6 : 0.700000
[12/21 15:22:59    256s] (I)       Layer 7 : 0.700000
[12/21 15:22:59    256s] (I)       Layer 8 : 0.700000
[12/21 15:22:59    256s] (I)       ----------------------------
[12/21 15:22:59    256s] (I)       Number of ignored nets = 0
[12/21 15:22:59    256s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:22:59    256s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:22:59    256s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:22:59    256s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:22:59    256s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:22:59    256s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:22:59    256s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:22:59    256s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:22:59    256s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:22:59    256s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:22:59    256s] (I)       Before initializing Early Global Route syMemory usage = 1525.3 MB
[12/21 15:22:59    256s] (I)       Ndr track 0 does not exist
[12/21 15:22:59    256s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:22:59    256s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:22:59    256s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:22:59    256s] (I)       Site width          :   920  (dbu)
[12/21 15:22:59    256s] (I)       Row height          :  7380  (dbu)
[12/21 15:22:59    256s] (I)       GCell width         : 29520  (dbu)
[12/21 15:22:59    256s] (I)       GCell height        : 29520  (dbu)
[12/21 15:22:59    256s] (I)       Grid                :    72    72     8
[12/21 15:22:59    256s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:22:59    256s] (I)       Vertical capacity   :     0 29520     0 29520     0 29520     0 29520
[12/21 15:22:59    256s] (I)       Horizontal capacity :     0     0 29520     0 29520     0 29520     0
[12/21 15:22:59    256s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:22:59    256s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:22:59    256s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:22:59    256s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:22:59    256s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:22:59    256s] (I)       Num tracks per GCell: 43.41 32.09 36.00 32.09 36.00 32.09 36.00 12.83
[12/21 15:22:59    256s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:22:59    256s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:22:59    256s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:22:59    256s] (I)       --------------------------------------------------------
[12/21 15:22:59    256s] 
[12/21 15:22:59    256s] [NR-eGR] ============ Routing rule table ============
[12/21 15:22:59    256s] [NR-eGR] Rule id: 0  Nets: 4979 
[12/21 15:22:59    256s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:22:59    256s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:22:59    256s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:22:59    256s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:22:59    256s] [NR-eGR] ========================================
[12/21 15:22:59    256s] [NR-eGR] 
[12/21 15:22:59    256s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:22:59    256s] (I)       blocked tracks on layer2 : = 136628 / 165744 (82.43%)
[12/21 15:22:59    256s] (I)       blocked tracks on layer3 : = 152534 / 185904 (82.05%)
[12/21 15:22:59    256s] (I)       blocked tracks on layer4 : = 123940 / 165744 (74.78%)
[12/21 15:22:59    256s] (I)       blocked tracks on layer5 : = 138901 / 185904 (74.72%)
[12/21 15:22:59    256s] (I)       blocked tracks on layer6 : = 120197 / 165744 (72.52%)
[12/21 15:22:59    256s] (I)       blocked tracks on layer7 : = 134844 / 185904 (72.53%)
[12/21 15:22:59    256s] (I)       blocked tracks on layer8 : = 48036 / 66240 (72.52%)
[12/21 15:22:59    256s] (I)       After initializing Early Global Route syMemory usage = 1525.3 MB
[12/21 15:22:59    256s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       Reset routing kernel
[12/21 15:22:59    256s] (I)       ============= Initialization =============
[12/21 15:22:59    256s] (I)       numLocalWires=12428  numGlobalNetBranches=4643  numLocalNetBranches=1591
[12/21 15:22:59    256s] (I)       totalPins=17870  totalGlobalPin=10259 (57.41%)
[12/21 15:22:59    256s] (I)       Started Build MST ( Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       Generate topology with single threads
[12/21 15:22:59    256s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       total 2D Cap : 282792 = (138929 H, 143863 V)
[12/21 15:22:59    256s] (I)       
[12/21 15:22:59    256s] (I)       ============  Phase 1a Route ============
[12/21 15:22:59    256s] (I)       Started Phase 1a ( Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       Started Pattern routing ( Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/21 15:22:59    256s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       Usage: 11705 = (5901 H, 5804 V) = (4.25% H, 4.03% V) = (8.710e+04um H, 8.567e+04um V)
[12/21 15:22:59    256s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       
[12/21 15:22:59    256s] (I)       ============  Phase 1b Route ============
[12/21 15:22:59    256s] (I)       Started Phase 1b ( Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] (I)       Usage: 11705 = (5901 H, 5804 V) = (4.25% H, 4.03% V) = (8.710e+04um H, 8.567e+04um V)
[12/21 15:22:59    256s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/21 15:22:59    256s] 
[12/21 15:22:59    256s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1525.32 MB )
[12/21 15:22:59    256s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/21 15:22:59    256s] Finished Early Global Route rough congestion estimation: mem = 1525.3M
[12/21 15:22:59    256s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.051, MEM:1525.3M
[12/21 15:22:59    256s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/21 15:22:59    256s] OPERPROF: Starting CDPad at level 1, MEM:1525.3M
[12/21 15:22:59    256s] CDPadU 0.854 -> 0.864. R=0.734, N=4158, GS=14.760
[12/21 15:22:59    256s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.020, MEM:1525.3M
[12/21 15:22:59    256s] OPERPROF: Starting npMain at level 1, MEM:1525.3M
[12/21 15:22:59    256s] OPERPROF:   Starting npPlace at level 2, MEM:1525.3M
[12/21 15:22:59    256s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.058, MEM:1525.3M
[12/21 15:22:59    256s] OPERPROF: Finished npMain at level 1, CPU:0.110, REAL:0.113, MEM:1525.3M
[12/21 15:22:59    256s] Global placement CDP skipped at cutLevel 9.
[12/21 15:22:59    256s] Iteration  9: Total net bbox = 1.469e+05 (7.47e+04 7.22e+04)
[12/21 15:22:59    256s]               Est.  stn bbox = 1.683e+05 (8.46e+04 8.37e+04)
[12/21 15:22:59    256s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1525.3M
[12/21 15:22:59    256s] Iteration 10: Total net bbox = 1.469e+05 (7.47e+04 7.22e+04)
[12/21 15:22:59    256s]               Est.  stn bbox = 1.683e+05 (8.46e+04 8.37e+04)
[12/21 15:22:59    256s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1525.3M
[12/21 15:22:59    256s] OPERPROF: Starting npMain at level 1, MEM:1525.3M
[12/21 15:22:59    256s] OPERPROF:   Starting npPlace at level 2, MEM:1525.3M
[12/21 15:23:07    264s] OPERPROF:   Finished npPlace at level 2, CPU:7.830, REAL:7.911, MEM:1525.3M
[12/21 15:23:07    264s] OPERPROF: Finished npMain at level 1, CPU:7.880, REAL:7.970, MEM:1525.3M
[12/21 15:23:07    264s] Iteration 11: Total net bbox = 1.459e+05 (7.29e+04 7.29e+04)
[12/21 15:23:07    264s]               Est.  stn bbox = 1.662e+05 (8.23e+04 8.38e+04)
[12/21 15:23:07    264s]               cpu = 0:00:07.9 real = 0:00:08.0 mem = 1525.3M
[12/21 15:23:07    264s] [adp] clock
[12/21 15:23:07    264s] [adp] weight, nr nets, wire length
[12/21 15:23:07    264s] [adp]      0        2  861.405500
[12/21 15:23:07    264s] [adp] data
[12/21 15:23:07    264s] [adp] weight, nr nets, wire length
[12/21 15:23:07    264s] [adp]      0     5009  145009.880000
[12/21 15:23:07    264s] [adp] 0.000000|0.000000|0.000000
[12/21 15:23:07    264s] Iteration 12: Total net bbox = 1.459e+05 (7.29e+04 7.29e+04)
[12/21 15:23:07    264s]               Est.  stn bbox = 1.662e+05 (8.23e+04 8.38e+04)
[12/21 15:23:07    264s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1525.3M
[12/21 15:23:07    264s] Clear WL Bound Manager after Global Placement... 
[12/21 15:23:07    264s] Finished Global Placement (cpu=0:00:29.1, real=0:00:30.0, mem=1525.3M)
[12/21 15:23:07    264s] Keep Tdgp Graph and DB for later use
[12/21 15:23:07    264s] Info: 1 clock gating cells identified, 0 (on average) moved 0/5
[12/21 15:23:07    264s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1525.3M
[12/21 15:23:07    264s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1525.3M
[12/21 15:23:07    264s] Solver runtime cpu: 0:00:16.1 real: 0:00:16.4
[12/21 15:23:07    264s] Core Placement runtime cpu: 0:00:28.8 real: 0:00:30.0
[12/21 15:23:07    264s] INFO: Running scanReorder auto flow in placeOpt: using -reGroupingScan and -skipTwoPinCell
[12/21 15:23:07    264s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[12/21 15:23:07    264s] Successfully traced 1 scan chain  (total 1574 scan bits).
[12/21 15:23:07    264s] *** Scan Skip Mode Summary:
[12/21 15:23:07    264s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[12/21 15:23:07    264s] Successfully traced 1 scan chain  (total 1574 scan bits).
[12/21 15:23:07    264s] *** Scan Sanity Check Summary:
[12/21 15:23:07    264s] *** 1 scan chain  passed sanity check.
[12/21 15:23:07    264s] INFO: Auto effort scan reorder.
[12/21 15:23:08    264s] *** Summary: Scan Reorder within scan chain
[12/21 15:23:08    264s]         Total scan reorder time: cpu: 0:00:00.4 , real: 0:00:01.0
[12/21 15:23:08    264s] Successfully reordered 1 scan chain .
[12/21 15:23:08    264s] Initial total scan wire length:    41580.327 (floating:    39288.827)
[12/21 15:23:08    264s] Final   total scan wire length:    23711.336 (floating:    21419.836)
[12/21 15:23:08    264s] Improvement:    17868.991   percent 42.97 (floating improvement:    17868.991   percent 45.48)
[12/21 15:23:08    264s] Current max long connection 209.063
[12/21 15:23:08    264s] *** End of ScanReorder (cpu=0:00:00.4, real=0:00:01.0, mem=1717.3M) ***
[12/21 15:23:08    264s] *** Summary: Scan Reorder within scan chain
[12/21 15:23:08    264s] Initial total scan wire length:    41580.327 (floating:    39288.827)
[12/21 15:23:08    264s] Final   total scan wire length:    23711.336 (floating:    21419.836)
[12/21 15:23:08    264s] Improvement:    17868.991   percent 42.97 (floating improvement:    17868.991   percent 45.48)
[12/21 15:23:08    264s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[12/21 15:23:08    264s] Final   scan reorder max long connection:      209.063
[12/21 15:23:08    264s] Total net length = 1.491e+05 (7.479e+04 7.431e+04) (ext = 0.000e+00)
[12/21 15:23:08    264s] *** End of ScanReorder (cpu=0:00:00.4, real=0:00:01.0, mem=1717.3M) ***
[12/21 15:23:08    264s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1717.3M
[12/21 15:23:08    264s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1717.3M
[12/21 15:23:08    264s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:23:08    264s] All LLGs are deleted
[12/21 15:23:08    264s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1717.3M
[12/21 15:23:08    264s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1717.3M
[12/21 15:23:08    264s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1717.3M
[12/21 15:23:08    264s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1717.3M
[12/21 15:23:08    264s] Core basic site is TSM13SITE
[12/21 15:23:08    264s] Fast DP-INIT is on for default
[12/21 15:23:08    264s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:23:08    264s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.026, MEM:1749.3M
[12/21 15:23:08    264s] OPERPROF:       Starting CMU at level 4, MEM:1749.3M
[12/21 15:23:08    264s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1749.3M
[12/21 15:23:08    264s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:1749.3M
[12/21 15:23:08    264s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1749.3MB).
[12/21 15:23:08    264s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.048, MEM:1749.3M
[12/21 15:23:08    264s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.048, MEM:1749.3M
[12/21 15:23:08    264s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.1
[12/21 15:23:08    264s] OPERPROF: Starting RefinePlace at level 1, MEM:1749.3M
[12/21 15:23:08    264s] *** Starting refinePlace (0:04:25 mem=1749.3M) ***
[12/21 15:23:08    264s] Total net bbox length = 1.612e+05 (8.266e+04 7.850e+04) (ext = 5.143e+03)
[12/21 15:23:08    264s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:23:08    264s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1749.3M
[12/21 15:23:08    264s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1749.3M
[12/21 15:23:08    264s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1749.3M
[12/21 15:23:08    264s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1749.3M
[12/21 15:23:08    264s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1749.3M
[12/21 15:23:08    264s] Starting refinePlace ...
[12/21 15:23:08    264s] ** Cut row section cpu time 0:00:00.0.
[12/21 15:23:08    264s]    Spread Effort: high, standalone mode, useDDP on.
[12/21 15:23:08    264s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1749.3MB) @(0:04:25 - 0:04:25).
[12/21 15:23:08    264s] Move report: preRPlace moves 4158 insts, mean move: 2.21 um, max move: 13.56 um
[12/21 15:23:08    264s] 	Max move on inst (DCT/IDRU8/sub_87/U2_8): (549.10, 503.37) --> (539.12, 499.79)
[12/21 15:23:08    264s] 	Length: 20 sites, height: 1 rows, site name: TSM13SITE, cell type: ADDFXL
[12/21 15:23:08    264s] wireLenOptFixPriorityInst 0 inst fixed
[12/21 15:23:08    264s] Placement tweakage begins.
[12/21 15:23:08    264s] wire length = 2.036e+05
[12/21 15:23:08    265s] wire length = 1.886e+05
[12/21 15:23:08    265s] Placement tweakage ends.
[12/21 15:23:08    265s] Move report: tweak moves 1136 insts, mean move: 6.97 um, max move: 41.93 um
[12/21 15:23:08    265s] 	Max move on inst (DCT/IDRU8/U32): (481.16, 499.79) --> (497.26, 525.62)
[12/21 15:23:08    265s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:00.0, mem=1749.3MB) @(0:04:25 - 0:04:25).
[12/21 15:23:08    265s] 
[12/21 15:23:08    265s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:23:08    265s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:23:08    265s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1749.3MB) @(0:04:25 - 0:04:25).
[12/21 15:23:08    265s] Move report: Detail placement moves 4158 insts, mean move: 3.39 um, max move: 39.08 um
[12/21 15:23:08    265s] 	Max move on inst (DCT/IDRU8/U32): (481.35, 502.45) --> (497.26, 525.62)
[12/21 15:23:08    265s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1749.3MB
[12/21 15:23:08    265s] Statistics of distance of Instance movement in refine placement:
[12/21 15:23:08    265s]   maximum (X+Y) =        39.08 um
[12/21 15:23:08    265s]   inst (DCT/IDRU8/U32) with max move: (481.351, 502.452) -> (497.26, 525.62)
[12/21 15:23:08    265s]   mean    (X+Y) =         3.39 um
[12/21 15:23:08    265s] Summary Report:
[12/21 15:23:08    265s] Instances move: 4158 (out of 4158 movable)
[12/21 15:23:08    265s] Instances flipped: 0
[12/21 15:23:08    265s] Mean displacement: 3.39 um
[12/21 15:23:08    265s] Max displacement: 39.08 um (Instance: DCT/IDRU8/U32) (481.351, 502.452) -> (497.26, 525.62)
[12/21 15:23:08    265s] 	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKINVX1
[12/21 15:23:08    265s] Total instances moved : 4158
[12/21 15:23:08    265s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.700, REAL:0.706, MEM:1749.3M
[12/21 15:23:08    265s] Total net bbox length = 1.495e+05 (6.951e+04 7.995e+04) (ext = 5.127e+03)
[12/21 15:23:08    265s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1749.3MB
[12/21 15:23:08    265s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1749.3MB) @(0:04:25 - 0:04:25).
[12/21 15:23:08    265s] *** Finished refinePlace (0:04:25 mem=1749.3M) ***
[12/21 15:23:08    265s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.1
[12/21 15:23:08    265s] OPERPROF: Finished RefinePlace at level 1, CPU:0.720, REAL:0.727, MEM:1749.3M
[12/21 15:23:08    265s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1749.3M
[12/21 15:23:08    265s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1749.3M
[12/21 15:23:08    265s] All LLGs are deleted
[12/21 15:23:08    265s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1749.3M
[12/21 15:23:08    265s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1749.3M
[12/21 15:23:08    265s] *** Finished Initial Placement (cpu=0:00:33.1, real=0:00:34.0, mem=1749.3M) ***
[12/21 15:23:08    265s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:23:08    265s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1749.3M
[12/21 15:23:08    265s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1749.3M
[12/21 15:23:08    265s] Core basic site is TSM13SITE
[12/21 15:23:10    266s] Fast DP-INIT is on for default
[12/21 15:23:10    266s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:23:10    266s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.370, REAL:1.368, MEM:1749.3M
[12/21 15:23:10    266s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.370, REAL:1.372, MEM:1749.3M
[12/21 15:23:10    266s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1749.3M
[12/21 15:23:10    266s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.004, MEM:1749.3M
[12/21 15:23:10    266s] default core: bins with density > 0.750 = 55.30 % ( 73 / 132 )
[12/21 15:23:10    266s] Density distribution unevenness ratio = 9.287%
[12/21 15:23:10    266s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1749.3M
[12/21 15:23:10    266s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1749.3M
[12/21 15:23:10    266s] All LLGs are deleted
[12/21 15:23:10    266s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1749.3M
[12/21 15:23:10    266s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1749.3M
[12/21 15:23:10    266s] 
[12/21 15:23:10    266s] *** Start incrementalPlace ***
[12/21 15:23:10    266s] User Input Parameters:
[12/21 15:23:10    266s] - Congestion Driven    : On
[12/21 15:23:10    266s] - Timing Driven        : On
[12/21 15:23:10    266s] - Area-Violation Based : On
[12/21 15:23:10    266s] - Start Rollback Level : -5
[12/21 15:23:10    266s] - Legalized            : On
[12/21 15:23:10    266s] - Window Based         : Off
[12/21 15:23:10    266s] - eDen incr mode       : Off
[12/21 15:23:10    266s] - Small incr mode      : Off
[12/21 15:23:10    266s] 
[12/21 15:23:10    266s] Init WL Bound for IncrIp in placeDesign ... 
[12/21 15:23:10    266s] SKP will enable view:
[12/21 15:23:10    266s]   av_func_mode_max
[12/21 15:23:10    266s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1749.3M
[12/21 15:23:10    266s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.040, REAL:0.043, MEM:1749.3M
[12/21 15:23:10    266s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1749.3M
[12/21 15:23:10    266s] Starting Early Global Route congestion estimation: mem = 1749.3M
[12/21 15:23:10    266s] (I)       Started Loading and Dumping File ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    266s] (I)       Reading DB...
[12/21 15:23:10    266s] (I)       Read data from FE... (mem=1749.3M)
[12/21 15:23:10    266s] (I)       Read nodes and places... (mem=1749.3M)
[12/21 15:23:10    266s] (I)       Done Read nodes and places (cpu=0.010s, mem=1749.3M)
[12/21 15:23:10    266s] (I)       Read nets... (mem=1749.3M)
[12/21 15:23:10    266s] (I)       Done Read nets (cpu=0.020s, mem=1749.3M)
[12/21 15:23:10    266s] (I)       Done Read data from FE (cpu=0.030s, mem=1749.3M)
[12/21 15:23:10    266s] (I)       before initializing RouteDB syMemory usage = 1749.3 MB
[12/21 15:23:10    266s] (I)       == Non-default Options ==
[12/21 15:23:10    266s] (I)       Maximum routing layer                              : 8
[12/21 15:23:10    266s] (I)       Use non-blocking free Dbs wires                    : false
[12/21 15:23:10    266s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:23:10    266s] (I)       Use row-based GCell size
[12/21 15:23:10    266s] (I)       GCell unit size  : 7380
[12/21 15:23:10    266s] (I)       GCell multiplier : 1
[12/21 15:23:10    266s] (I)       build grid graph
[12/21 15:23:10    266s] (I)       build grid graph start
[12/21 15:23:10    266s] [NR-eGR] Track table information for default rule: 
[12/21 15:23:10    266s] [NR-eGR] METAL1 has no routable track
[12/21 15:23:10    266s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:23:10    266s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:23:10    266s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:23:10    266s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:23:10    266s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:23:10    266s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:23:10    266s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:23:10    266s] (I)       build grid graph end
[12/21 15:23:10    266s] (I)       ===========================================================================
[12/21 15:23:10    266s] (I)       == Report All Rule Vias ==
[12/21 15:23:10    266s] (I)       ===========================================================================
[12/21 15:23:10    266s] (I)        Via Rule : (Default)
[12/21 15:23:10    266s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:23:10    266s] (I)       ---------------------------------------------------------------------------
[12/21 15:23:10    266s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:23:10    266s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:23:10    266s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:23:10    266s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:23:10    266s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:23:10    266s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:23:10    266s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:23:10    266s] (I)       ===========================================================================
[12/21 15:23:10    266s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    266s] (I)       Num PG vias on layer 2 : 0
[12/21 15:23:10    266s] (I)       Num PG vias on layer 3 : 0
[12/21 15:23:10    266s] (I)       Num PG vias on layer 4 : 0
[12/21 15:23:10    266s] (I)       Num PG vias on layer 5 : 0
[12/21 15:23:10    266s] (I)       Num PG vias on layer 6 : 0
[12/21 15:23:10    266s] (I)       Num PG vias on layer 7 : 0
[12/21 15:23:10    266s] (I)       Num PG vias on layer 8 : 0
[12/21 15:23:10    266s] [NR-eGR] Read 4004 PG shapes
[12/21 15:23:10    266s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    266s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:23:10    266s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:23:10    266s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:23:10    266s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:23:10    266s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:23:10    266s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:23:10    266s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:23:10    266s] (I)       readDataFromPlaceDB
[12/21 15:23:10    266s] (I)       Read net information..
[12/21 15:23:10    266s] [NR-eGR] Read numTotalNets=5657  numIgnoredNets=0
[12/21 15:23:10    266s] (I)       Read testcase time = 0.000 seconds
[12/21 15:23:10    266s] 
[12/21 15:23:10    266s] (I)       early_global_route_priority property id does not exist.
[12/21 15:23:10    266s] (I)       Start initializing grid graph
[12/21 15:23:10    266s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:23:10    266s] (I)       End initializing grid graph
[12/21 15:23:10    266s] (I)       Model blockages into capacity
[12/21 15:23:10    266s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:23:10    266s] (I)       Started Modeling ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    266s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:23:10    267s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:23:10    267s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:23:10    267s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:23:10    267s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:23:10    267s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:23:10    267s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:23:10    267s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       -- layer congestion ratio --
[12/21 15:23:10    267s] (I)       Layer 1 : 0.100000
[12/21 15:23:10    267s] (I)       Layer 2 : 0.700000
[12/21 15:23:10    267s] (I)       Layer 3 : 0.700000
[12/21 15:23:10    267s] (I)       Layer 4 : 0.700000
[12/21 15:23:10    267s] (I)       Layer 5 : 0.700000
[12/21 15:23:10    267s] (I)       Layer 6 : 0.700000
[12/21 15:23:10    267s] (I)       Layer 7 : 0.700000
[12/21 15:23:10    267s] (I)       Layer 8 : 0.700000
[12/21 15:23:10    267s] (I)       ----------------------------
[12/21 15:23:10    267s] (I)       Number of ignored nets = 0
[12/21 15:23:10    267s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:23:10    267s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:23:10    267s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:23:10    267s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:23:10    267s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:23:10    267s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:23:10    267s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:23:10    267s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:23:10    267s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:23:10    267s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:23:10    267s] (I)       Before initializing Early Global Route syMemory usage = 1749.3 MB
[12/21 15:23:10    267s] (I)       Ndr track 0 does not exist
[12/21 15:23:10    267s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:23:10    267s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:23:10    267s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:23:10    267s] (I)       Site width          :   920  (dbu)
[12/21 15:23:10    267s] (I)       Row height          :  7380  (dbu)
[12/21 15:23:10    267s] (I)       GCell width         :  7380  (dbu)
[12/21 15:23:10    267s] (I)       GCell height        :  7380  (dbu)
[12/21 15:23:10    267s] (I)       Grid                :   287   287     8
[12/21 15:23:10    267s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:23:10    267s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:23:10    267s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:23:10    267s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:23:10    267s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:23:10    267s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:23:10    267s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:23:10    267s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:23:10    267s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:23:10    267s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:23:10    267s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:23:10    267s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:23:10    267s] (I)       --------------------------------------------------------
[12/21 15:23:10    267s] 
[12/21 15:23:10    267s] [NR-eGR] ============ Routing rule table ============
[12/21 15:23:10    267s] [NR-eGR] Rule id: 0  Nets: 5625 
[12/21 15:23:10    267s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:23:10    267s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:23:10    267s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:23:10    267s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:23:10    267s] [NR-eGR] ========================================
[12/21 15:23:10    267s] [NR-eGR] 
[12/21 15:23:10    267s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:23:10    267s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:23:10    267s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:23:10    267s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:23:10    267s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:23:10    267s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:23:10    267s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:23:10    267s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:23:10    267s] (I)       After initializing Early Global Route syMemory usage = 1749.3 MB
[12/21 15:23:10    267s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Reset routing kernel
[12/21 15:23:10    267s] (I)       Started Global Routing ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       ============= Initialization =============
[12/21 15:23:10    267s] (I)       totalPins=20090  totalGlobalPin=19566 (97.39%)
[12/21 15:23:10    267s] (I)       Started Net group 1 ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Started Build MST ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Generate topology with single threads
[12/21 15:23:10    267s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:23:10    267s] [NR-eGR] Layer group 1: route 5625 net(s) in layer range [2, 8]
[12/21 15:23:10    267s] (I)       
[12/21 15:23:10    267s] (I)       ============  Phase 1a Route ============
[12/21 15:23:10    267s] (I)       Started Phase 1a ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Started Pattern routing ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Usage: 49327 = (22935 H, 26392 V) = (4.18% H, 4.64% V) = (8.463e+04um H, 9.739e+04um V)
[12/21 15:23:10    267s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       
[12/21 15:23:10    267s] (I)       ============  Phase 1b Route ============
[12/21 15:23:10    267s] (I)       Started Phase 1b ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Usage: 49327 = (22935 H, 26392 V) = (4.18% H, 4.64% V) = (8.463e+04um H, 9.739e+04um V)
[12/21 15:23:10    267s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.820166e+05um
[12/21 15:23:10    267s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       
[12/21 15:23:10    267s] (I)       ============  Phase 1c Route ============
[12/21 15:23:10    267s] (I)       Started Phase 1c ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Usage: 49327 = (22935 H, 26392 V) = (4.18% H, 4.64% V) = (8.463e+04um H, 9.739e+04um V)
[12/21 15:23:10    267s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       
[12/21 15:23:10    267s] (I)       ============  Phase 1d Route ============
[12/21 15:23:10    267s] (I)       Started Phase 1d ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Usage: 49327 = (22935 H, 26392 V) = (4.18% H, 4.64% V) = (8.463e+04um H, 9.739e+04um V)
[12/21 15:23:10    267s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       
[12/21 15:23:10    267s] (I)       ============  Phase 1e Route ============
[12/21 15:23:10    267s] (I)       Started Phase 1e ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Started Route legalization ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Usage: 49327 = (22935 H, 26392 V) = (4.18% H, 4.64% V) = (8.463e+04um H, 9.739e+04um V)
[12/21 15:23:10    267s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.820166e+05um
[12/21 15:23:10    267s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Started Layer assignment ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Running layer assignment with 1 threads
[12/21 15:23:10    267s] (I)       Finished Layer assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       
[12/21 15:23:10    267s] (I)       ============  Phase 1l Route ============
[12/21 15:23:10    267s] (I)       Started Phase 1l ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       
[12/21 15:23:10    267s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:23:10    267s] [NR-eGR]                        OverCon           OverCon            
[12/21 15:23:10    267s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 15:23:10    267s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/21 15:23:10    267s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:23:10    267s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:23:10    267s] [NR-eGR]  METAL2  (2)         7( 0.04%)         0( 0.00%)   ( 0.04%) 
[12/21 15:23:10    267s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:23:10    267s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:23:10    267s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:23:10    267s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:23:10    267s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 15:23:10    267s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:23:10    267s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:23:10    267s] [NR-eGR] Total               17( 0.01%)         1( 0.00%)   ( 0.01%) 
[12/21 15:23:10    267s] [NR-eGR] 
[12/21 15:23:10    267s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:23:10    267s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:23:10    267s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:23:10    267s] Early Global Route congestion estimation runtime: 0.22 seconds, mem = 1749.3M
[12/21 15:23:10    267s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.220, REAL:0.215, MEM:1749.3M
[12/21 15:23:10    267s] OPERPROF: Starting HotSpotCal at level 1, MEM:1749.3M
[12/21 15:23:10    267s] [hotspot] +------------+---------------+---------------+
[12/21 15:23:10    267s] [hotspot] |            |   max hotspot | total hotspot |
[12/21 15:23:10    267s] [hotspot] +------------+---------------+---------------+
[12/21 15:23:10    267s] [hotspot] | normalized |          0.00 |          0.00 |
[12/21 15:23:10    267s] [hotspot] +------------+---------------+---------------+
[12/21 15:23:10    267s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/21 15:23:10    267s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/21 15:23:10    267s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:1749.3M
[12/21 15:23:10    267s] Skipped repairing congestion.
[12/21 15:23:10    267s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1749.3M
[12/21 15:23:10    267s] Starting Early Global Route wiring: mem = 1749.3M
[12/21 15:23:10    267s] (I)       ============= track Assignment ============
[12/21 15:23:10    267s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Started Track Assignment ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 15:23:10    267s] (I)       Running track assignment with 1 threads
[12/21 15:23:10    267s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] (I)       Run Multi-thread track assignment
[12/21 15:23:10    267s] (I)       Finished Track Assignment ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] [NR-eGR] Started Export DB wires ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] [NR-eGR] Started Export all nets ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] [NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] [NR-eGR] Started Set wire vias ( Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] [NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1749.32 MB )
[12/21 15:23:10    267s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:23:10    267s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20010
[12/21 15:23:10    267s] [NR-eGR] METAL2  (2V) length: 6.761354e+04um, number of vias: 29425
[12/21 15:23:10    267s] [NR-eGR] METAL3  (3H) length: 7.678494e+04um, number of vias: 1980
[12/21 15:23:10    267s] [NR-eGR] METAL4  (4V) length: 2.877001e+04um, number of vias: 337
[12/21 15:23:10    267s] [NR-eGR] METAL5  (5H) length: 8.304720e+03um, number of vias: 127
[12/21 15:23:10    267s] [NR-eGR] METAL6  (6V) length: 4.627670e+03um, number of vias: 46
[12/21 15:23:10    267s] [NR-eGR] METAL7  (7H) length: 2.363905e+03um, number of vias: 46
[12/21 15:23:10    267s] [NR-eGR] METAL8  (8V) length: 4.174300e+02um, number of vias: 0
[12/21 15:23:10    267s] [NR-eGR] Total length: 1.888822e+05um, number of vias: 51971
[12/21 15:23:10    267s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:23:10    267s] [NR-eGR] Total eGR-routed clock nets wire length: 1.023285e+04um 
[12/21 15:23:10    267s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:23:10    267s] Early Global Route wiring runtime: 0.26 seconds, mem = 1556.3M
[12/21 15:23:10    267s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.260, REAL:0.263, MEM:1556.3M
[12/21 15:23:10    267s] 0 delay mode for cte disabled.
[12/21 15:23:10    267s] SKP cleared!
[12/21 15:23:10    267s] 
[12/21 15:23:10    267s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:00.0)***
[12/21 15:23:10    267s] Tdgp not successfully inited but do clear! skip clearing
[12/21 15:23:10    267s] **placeDesign ... cpu = 0: 0:44, real = 0: 0:50, mem = 1529.3M **
[12/21 15:23:10    267s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/21 15:23:10    267s] VSMManager cleared!
[12/21 15:23:10    267s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1008.2M, totSessionCpu=0:04:28 **
[12/21 15:23:10    267s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/21 15:23:10    267s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:10    267s] GigaOpt running with 1 threads.
[12/21 15:23:10    267s] Info: 1 threads available for lower-level modules during optimization.
[12/21 15:23:10    267s] OPERPROF: Starting DPlace-Init at level 1, MEM:1529.3M
[12/21 15:23:10    267s] #spOpts: N=130 minPadR=1.1 
[12/21 15:23:10    267s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1529.3M
[12/21 15:23:10    267s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1529.3M
[12/21 15:23:10    267s] Core basic site is TSM13SITE
[12/21 15:23:10    267s] Fast DP-INIT is on for default
[12/21 15:23:10    267s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:23:10    267s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.030, MEM:1529.3M
[12/21 15:23:10    267s] OPERPROF:     Starting CMU at level 3, MEM:1529.3M
[12/21 15:23:10    267s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1529.3M
[12/21 15:23:10    267s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.038, MEM:1529.3M
[12/21 15:23:10    267s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1529.3MB).
[12/21 15:23:10    267s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.054, MEM:1529.3M
[12/21 15:23:11    267s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:11    267s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:11    267s] LayerId::1 widthSet size::4
[12/21 15:23:11    267s] LayerId::2 widthSet size::4
[12/21 15:23:11    267s] LayerId::3 widthSet size::4
[12/21 15:23:11    267s] LayerId::4 widthSet size::4
[12/21 15:23:11    267s] LayerId::5 widthSet size::4
[12/21 15:23:11    267s] LayerId::6 widthSet size::4
[12/21 15:23:11    267s] LayerId::7 widthSet size::5
[12/21 15:23:11    267s] LayerId::8 widthSet size::3
[12/21 15:23:11    267s] Updating RC grid for preRoute extraction ...
[12/21 15:23:11    267s] Initializing multi-corner capacitance tables ... 
[12/21 15:23:11    267s] Initializing multi-corner resistance tables ...
[12/21 15:23:11    267s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:11    267s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:23:11    267s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276140 ; uaWl: 1.000000 ; uaWlH: 0.235510 ; aWlH: 0.000000 ; Pmax: 0.824900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:23:11    267s] 
[12/21 15:23:11    267s] Creating Lib Analyzer ...
[12/21 15:23:11    267s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:11    267s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:23:11    267s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:23:11    267s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:23:11    267s] 
[12/21 15:23:11    267s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:23:14    271s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:31 mem=1535.3M
[12/21 15:23:14    271s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:31 mem=1535.3M
[12/21 15:23:14    271s] Creating Lib Analyzer, finished. 
[12/21 15:23:14    271s] #optDebug: fT-S <1 2 3 1 0>
[12/21 15:23:14    271s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/21 15:23:14    271s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/21 15:23:14    271s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1012.0M, totSessionCpu=0:04:31 **
[12/21 15:23:14    271s] *** optDesign -preCTS ***
[12/21 15:23:14    271s] DRC Margin: user margin 0.0; extra margin 0.2
[12/21 15:23:14    271s] Setup Target Slack: user slack 0; extra slack 0.0
[12/21 15:23:14    271s] Hold Target Slack: user slack 0
[12/21 15:23:14    271s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/21 15:23:14    271s] Type 'man IMPOPT-3195' for more detail.
[12/21 15:23:14    271s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1535.3M
[12/21 15:23:14    271s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:1535.3M
[12/21 15:23:14    271s] Deleting Cell Server ...
[12/21 15:23:14    271s] Deleting Lib Analyzer.
[12/21 15:23:14    271s] Multi-VT timing optimization disabled based on library information.
[12/21 15:23:14    271s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/21 15:23:14    271s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 15:23:14    271s] Summary for sequential cells identification: 
[12/21 15:23:14    271s]   Identified SBFF number: 112
[12/21 15:23:14    271s]   Identified MBFF number: 0
[12/21 15:23:14    271s]   Identified SB Latch number: 0
[12/21 15:23:14    271s]   Identified MB Latch number: 0
[12/21 15:23:14    271s]   Not identified SBFF number: 8
[12/21 15:23:14    271s]   Not identified MBFF number: 0
[12/21 15:23:14    271s]   Not identified SB Latch number: 0
[12/21 15:23:14    271s]   Not identified MB Latch number: 0
[12/21 15:23:14    271s]   Number of sequential cells which are not FFs: 34
[12/21 15:23:14    271s]  Visiting view : av_func_mode_max
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:23:14    271s]  Visiting view : av_scan_mode_max
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:23:14    271s]  Visiting view : av_func_mode_min
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:23:14    271s]  Visiting view : av_scan_mode_min
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:23:14    271s]  Setting StdDelay to 35.20
[12/21 15:23:14    271s] Creating Cell Server, finished. 
[12/21 15:23:14    271s] 
[12/21 15:23:14    271s] Deleting Cell Server ...
[12/21 15:23:14    271s] 
[12/21 15:23:14    271s] Creating Lib Analyzer ...
[12/21 15:23:14    271s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 15:23:14    271s] Summary for sequential cells identification: 
[12/21 15:23:14    271s]   Identified SBFF number: 112
[12/21 15:23:14    271s]   Identified MBFF number: 0
[12/21 15:23:14    271s]   Identified SB Latch number: 0
[12/21 15:23:14    271s]   Identified MB Latch number: 0
[12/21 15:23:14    271s]   Not identified SBFF number: 8
[12/21 15:23:14    271s]   Not identified MBFF number: 0
[12/21 15:23:14    271s]   Not identified SB Latch number: 0
[12/21 15:23:14    271s]   Not identified MB Latch number: 0
[12/21 15:23:14    271s]   Number of sequential cells which are not FFs: 34
[12/21 15:23:14    271s]  Visiting view : av_func_mode_max
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:23:14    271s]  Visiting view : av_scan_mode_max
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:23:14    271s]  Visiting view : av_func_mode_min
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:23:14    271s]  Visiting view : av_scan_mode_min
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:23:14    271s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:23:14    271s]  Setting StdDelay to 35.20
[12/21 15:23:14    271s] Creating Cell Server, finished. 
[12/21 15:23:14    271s] 
[12/21 15:23:14    271s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:14    271s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:23:14    271s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:23:14    271s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:23:14    271s] 
[12/21 15:23:14    271s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:23:17    273s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:34 mem=1535.3M
[12/21 15:23:17    273s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:34 mem=1535.3M
[12/21 15:23:17    273s] Creating Lib Analyzer, finished. 
[12/21 15:23:17    273s] All LLGs are deleted
[12/21 15:23:17    273s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1535.3M
[12/21 15:23:17    273s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1535.3M
[12/21 15:23:17    273s] ### Creating LA Mngr. totSessionCpu=0:04:34 mem=1535.3M
[12/21 15:23:17    273s] ### Creating LA Mngr, finished. totSessionCpu=0:04:34 mem=1535.3M
[12/21 15:23:17    273s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1535.34 MB )
[12/21 15:23:17    273s] (I)       Started Loading and Dumping File ( Curr Mem: 1535.34 MB )
[12/21 15:23:17    273s] (I)       Reading DB...
[12/21 15:23:17    273s] (I)       Read data from FE... (mem=1535.3M)
[12/21 15:23:17    273s] (I)       Read nodes and places... (mem=1535.3M)
[12/21 15:23:17    273s] (I)       Number of ignored instance 0
[12/21 15:23:17    273s] (I)       Number of inbound cells 133
[12/21 15:23:17    273s] (I)       numMoveCells=4158, numMacros=831  numPads=32  numMultiRowHeightInsts=0
[12/21 15:23:17    273s] (I)       cell height: 7380, count: 4158
[12/21 15:23:17    273s] (I)       Done Read nodes and places (cpu=0.010s, mem=1535.3M)
[12/21 15:23:17    273s] (I)       Read nets... (mem=1535.3M)
[12/21 15:23:17    273s] (I)       Number of nets = 5657 ( 0 ignored )
[12/21 15:23:17    273s] (I)       Done Read nets (cpu=0.020s, mem=1535.3M)
[12/21 15:23:17    273s] (I)       Read rows... (mem=1535.3M)
[12/21 15:23:17    273s] (I)       Done Read rows (cpu=0.000s, mem=1535.3M)
[12/21 15:23:17    273s] (I)       Identified Clock instances: Flop 1575, Clock buffer/inverter 1, Gate 0, Logic 0
[12/21 15:23:17    273s] (I)       Read module constraints... (mem=1535.3M)
[12/21 15:23:17    273s] (I)       Done Read module constraints (cpu=0.000s, mem=1535.3M)
[12/21 15:23:17    273s] (I)       Done Read data from FE (cpu=0.030s, mem=1535.3M)
[12/21 15:23:17    273s] (I)       before initializing RouteDB syMemory usage = 1535.3 MB
[12/21 15:23:17    273s] (I)       == Non-default Options ==
[12/21 15:23:17    273s] (I)       Maximum routing layer                              : 8
[12/21 15:23:17    273s] (I)       Buffering-aware routing                            : true
[12/21 15:23:17    273s] (I)       Spread congestion away from blockages              : true
[12/21 15:23:17    273s] (I)       Overflow penalty cost                              : 10
[12/21 15:23:17    273s] (I)       Punch through distance                             : 4154.550000
[12/21 15:23:17    273s] (I)       Source-to-sink ratio                               : 0.300000
[12/21 15:23:17    273s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:23:17    273s] (I)       Use row-based GCell size
[12/21 15:23:17    273s] (I)       GCell unit size  : 7380
[12/21 15:23:17    273s] (I)       GCell multiplier : 1
[12/21 15:23:17    273s] (I)       build grid graph
[12/21 15:23:17    273s] (I)       build grid graph start
[12/21 15:23:17    273s] [NR-eGR] Track table information for default rule: 
[12/21 15:23:17    273s] [NR-eGR] METAL1 has no routable track
[12/21 15:23:17    273s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:23:17    273s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:23:17    273s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:23:17    273s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:23:17    273s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:23:17    273s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:23:17    273s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:23:17    273s] (I)       build grid graph end
[12/21 15:23:17    273s] (I)       ===========================================================================
[12/21 15:23:17    273s] (I)       == Report All Rule Vias ==
[12/21 15:23:17    273s] (I)       ===========================================================================
[12/21 15:23:17    273s] (I)        Via Rule : (Default)
[12/21 15:23:17    273s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:23:17    273s] (I)       ---------------------------------------------------------------------------
[12/21 15:23:17    273s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:23:17    273s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:23:17    273s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:23:17    273s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:23:17    273s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:23:17    273s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:23:17    273s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:23:17    273s] (I)       ===========================================================================
[12/21 15:23:17    273s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1535.34 MB )
[12/21 15:23:17    273s] (I)       Num PG vias on layer 2 : 0
[12/21 15:23:17    273s] (I)       Num PG vias on layer 3 : 0
[12/21 15:23:17    273s] (I)       Num PG vias on layer 4 : 0
[12/21 15:23:17    273s] (I)       Num PG vias on layer 5 : 0
[12/21 15:23:17    273s] (I)       Num PG vias on layer 6 : 0
[12/21 15:23:17    273s] (I)       Num PG vias on layer 7 : 0
[12/21 15:23:17    273s] (I)       Num PG vias on layer 8 : 0
[12/21 15:23:17    273s] [NR-eGR] Read 4004 PG shapes
[12/21 15:23:17    273s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1535.34 MB )
[12/21 15:23:17    273s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:23:17    273s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:23:17    273s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:23:17    273s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:23:17    273s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:23:17    273s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:23:17    273s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:23:17    273s] (I)       readDataFromPlaceDB
[12/21 15:23:17    273s] (I)       Read net information..
[12/21 15:23:17    273s] [NR-eGR] Read numTotalNets=5657  numIgnoredNets=0
[12/21 15:23:17    273s] (I)       Read testcase time = 0.010 seconds
[12/21 15:23:17    273s] 
[12/21 15:23:17    273s] (I)       early_global_route_priority property id does not exist.
[12/21 15:23:17    273s] (I)       Start initializing grid graph
[12/21 15:23:17    273s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:23:17    273s] (I)       End initializing grid graph
[12/21 15:23:17    273s] (I)       Model blockages into capacity
[12/21 15:23:17    273s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:23:17    273s] (I)       Started Modeling ( Curr Mem: 1535.34 MB )
[12/21 15:23:17    273s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:23:17    273s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:23:17    273s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:23:17    273s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:23:17    273s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:23:17    273s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:23:17    273s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:23:17    273s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1535.34 MB )
[12/21 15:23:17    273s] (I)       -- layer congestion ratio --
[12/21 15:23:17    273s] (I)       Layer 1 : 0.100000
[12/21 15:23:17    273s] (I)       Layer 2 : 0.700000
[12/21 15:23:17    273s] (I)       Layer 3 : 0.700000
[12/21 15:23:17    273s] (I)       Layer 4 : 0.700000
[12/21 15:23:17    273s] (I)       Layer 5 : 0.700000
[12/21 15:23:17    273s] (I)       Layer 6 : 0.700000
[12/21 15:23:17    273s] (I)       Layer 7 : 0.700000
[12/21 15:23:17    273s] (I)       Layer 8 : 0.700000
[12/21 15:23:17    273s] (I)       ----------------------------
[12/21 15:23:17    273s] (I)       Number of ignored nets = 0
[12/21 15:23:17    273s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:23:17    273s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:23:17    273s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:23:17    273s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:23:17    273s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:23:17    273s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:23:17    273s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:23:17    273s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:23:17    273s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:23:17    273s] (I)       Constructing bin map
[12/21 15:23:17    273s] (I)       Initialize bin information with width=14760 height=14760
[12/21 15:23:17    273s] (I)       Done constructing bin map
[12/21 15:23:17    273s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:23:17    273s] (I)       Before initializing Early Global Route syMemory usage = 1535.3 MB
[12/21 15:23:17    273s] (I)       Ndr track 0 does not exist
[12/21 15:23:17    273s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:23:17    273s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:23:17    273s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:23:17    273s] (I)       Site width          :   920  (dbu)
[12/21 15:23:17    273s] (I)       Row height          :  7380  (dbu)
[12/21 15:23:17    273s] (I)       GCell width         :  7380  (dbu)
[12/21 15:23:17    273s] (I)       GCell height        :  7380  (dbu)
[12/21 15:23:17    273s] (I)       Grid                :   287   287     8
[12/21 15:23:17    273s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:23:17    273s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:23:17    273s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:23:17    273s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:23:17    273s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:23:17    273s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:23:17    273s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:23:17    273s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:23:17    273s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:23:17    273s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:23:17    273s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:23:17    273s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:23:17    273s] (I)       --------------------------------------------------------
[12/21 15:23:17    273s] 
[12/21 15:23:17    273s] [NR-eGR] ============ Routing rule table ============
[12/21 15:23:17    273s] [NR-eGR] Rule id: 0  Nets: 5625 
[12/21 15:23:17    273s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:23:17    273s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:23:17    273s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:23:17    273s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:23:17    273s] [NR-eGR] ========================================
[12/21 15:23:17    273s] [NR-eGR] 
[12/21 15:23:17    273s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:23:17    273s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:23:17    273s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:23:17    273s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:23:17    273s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:23:17    273s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:23:17    273s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:23:17    273s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:23:17    273s] (I)       After initializing Early Global Route syMemory usage = 1538.6 MB
[12/21 15:23:17    273s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Reset routing kernel
[12/21 15:23:17    273s] (I)       Started Global Routing ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       ============= Initialization =============
[12/21 15:23:17    273s] (I)       totalPins=20090  totalGlobalPin=19566 (97.39%)
[12/21 15:23:17    273s] (I)       Started Net group 1 ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Started Build MST ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Generate topology with single threads
[12/21 15:23:17    273s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:23:17    273s] (I)       #blocked areas for congestion spreading : 9
[12/21 15:23:17    273s] [NR-eGR] Layer group 1: route 5625 net(s) in layer range [2, 8]
[12/21 15:23:17    273s] (I)       
[12/21 15:23:17    273s] (I)       ============  Phase 1a Route ============
[12/21 15:23:17    273s] (I)       Started Phase 1a ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Started Pattern routing ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Usage: 49770 = (23007 H, 26763 V) = (4.19% H, 4.70% V) = (8.490e+04um H, 9.876e+04um V)
[12/21 15:23:17    273s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       
[12/21 15:23:17    273s] (I)       ============  Phase 1b Route ============
[12/21 15:23:17    273s] (I)       Started Phase 1b ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Usage: 49770 = (23007 H, 26763 V) = (4.19% H, 4.70% V) = (8.490e+04um H, 9.876e+04um V)
[12/21 15:23:17    273s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.836513e+05um
[12/21 15:23:17    273s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       
[12/21 15:23:17    273s] (I)       ============  Phase 1c Route ============
[12/21 15:23:17    273s] (I)       Started Phase 1c ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Usage: 49770 = (23007 H, 26763 V) = (4.19% H, 4.70% V) = (8.490e+04um H, 9.876e+04um V)
[12/21 15:23:17    273s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       
[12/21 15:23:17    273s] (I)       ============  Phase 1d Route ============
[12/21 15:23:17    273s] (I)       Started Phase 1d ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Usage: 49770 = (23007 H, 26763 V) = (4.19% H, 4.70% V) = (8.490e+04um H, 9.876e+04um V)
[12/21 15:23:17    273s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       
[12/21 15:23:17    273s] (I)       ============  Phase 1e Route ============
[12/21 15:23:17    273s] (I)       Started Phase 1e ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Started Route legalization ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Usage: 49770 = (23007 H, 26763 V) = (4.19% H, 4.70% V) = (8.490e+04um H, 9.876e+04um V)
[12/21 15:23:17    273s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.836513e+05um
[12/21 15:23:17    273s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Started Layer assignment ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Running layer assignment with 1 threads
[12/21 15:23:17    273s] (I)       Finished Layer assignment ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       
[12/21 15:23:17    273s] (I)       ============  Phase 1l Route ============
[12/21 15:23:17    273s] (I)       Started Phase 1l ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       
[12/21 15:23:17    273s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:23:17    273s] [NR-eGR]                        OverCon           OverCon            
[12/21 15:23:17    273s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 15:23:17    273s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/21 15:23:17    273s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:23:17    273s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:23:17    273s] [NR-eGR]  METAL2  (2)        10( 0.06%)         0( 0.00%)   ( 0.06%) 
[12/21 15:23:17    273s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:23:17    273s] [NR-eGR]  METAL4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/21 15:23:17    273s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:23:17    273s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:23:17    273s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 15:23:17    273s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:23:17    273s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:23:17    273s] [NR-eGR] Total               23( 0.02%)         1( 0.00%)   ( 0.02%) 
[12/21 15:23:17    273s] [NR-eGR] 
[12/21 15:23:17    273s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:23:17    273s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:23:17    273s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:23:17    273s] (I)       ============= track Assignment ============
[12/21 15:23:17    273s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Started Track Assignment ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 15:23:17    273s] (I)       Running track assignment with 1 threads
[12/21 15:23:17    273s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    273s] (I)       Run Multi-thread track assignment
[12/21 15:23:17    274s] (I)       Finished Track Assignment ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    274s] [NR-eGR] Started Export DB wires ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    274s] [NR-eGR] Started Export all nets ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    274s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    274s] [NR-eGR] Started Set wire vias ( Curr Mem: 1538.64 MB )
[12/21 15:23:17    274s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    274s] [NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1538.64 MB )
[12/21 15:23:17    274s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:23:17    274s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20010
[12/21 15:23:17    274s] [NR-eGR] METAL2  (2V) length: 6.893951e+04um, number of vias: 29446
[12/21 15:23:17    274s] [NR-eGR] METAL3  (3H) length: 7.733446e+04um, number of vias: 2057
[12/21 15:23:17    274s] [NR-eGR] METAL4  (4V) length: 2.891686e+04um, number of vias: 333
[12/21 15:23:17    274s] [NR-eGR] METAL5  (5H) length: 8.389095e+03um, number of vias: 118
[12/21 15:23:17    274s] [NR-eGR] METAL6  (6V) length: 4.452075e+03um, number of vias: 40
[12/21 15:23:17    274s] [NR-eGR] METAL7  (7H) length: 1.962785e+03um, number of vias: 46
[12/21 15:23:17    274s] [NR-eGR] METAL8  (8V) length: 6.468500e+02um, number of vias: 0
[12/21 15:23:17    274s] [NR-eGR] Total length: 1.906416e+05um, number of vias: 52050
[12/21 15:23:17    274s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:23:17    274s] [NR-eGR] Total eGR-routed clock nets wire length: 1.067210e+04um 
[12/21 15:23:17    274s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:23:17    274s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.46 sec, Curr Mem: 1535.64 MB )
[12/21 15:23:17    274s] Extraction called for design 'CHIP' of instances=4989 and nets=5672 using extraction engine 'preRoute' .
[12/21 15:23:17    274s] PreRoute RC Extraction called for design CHIP.
[12/21 15:23:17    274s] RC Extraction called in multi-corner(1) mode.
[12/21 15:23:17    274s] RCMode: PreRoute
[12/21 15:23:17    274s]       RC Corner Indexes            0   
[12/21 15:23:17    274s] Capacitance Scaling Factor   : 1.00000 
[12/21 15:23:17    274s] Resistance Scaling Factor    : 1.00000 
[12/21 15:23:17    274s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 15:23:17    274s] Clock Res. Scaling Factor    : 1.00000 
[12/21 15:23:17    274s] Shrink Factor                : 1.00000
[12/21 15:23:17    274s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 15:23:17    274s] Using capacitance table file ...
[12/21 15:23:17    274s] LayerId::1 widthSet size::4
[12/21 15:23:17    274s] LayerId::2 widthSet size::4
[12/21 15:23:17    274s] LayerId::3 widthSet size::4
[12/21 15:23:17    274s] LayerId::4 widthSet size::4
[12/21 15:23:17    274s] LayerId::5 widthSet size::4
[12/21 15:23:17    274s] LayerId::6 widthSet size::4
[12/21 15:23:17    274s] LayerId::7 widthSet size::5
[12/21 15:23:17    274s] LayerId::8 widthSet size::3
[12/21 15:23:17    274s] Updating RC grid for preRoute extraction ...
[12/21 15:23:17    274s] Initializing multi-corner capacitance tables ... 
[12/21 15:23:17    274s] Initializing multi-corner resistance tables ...
[12/21 15:23:17    274s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:23:17    274s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.266603 ; uaWl: 1.000000 ; uaWlH: 0.232728 ; aWlH: 0.000000 ; Pmax: 0.824500 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:23:17    274s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1535.641M)
[12/21 15:23:17    274s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1535.6M
[12/21 15:23:17    274s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1535.6M
[12/21 15:23:17    274s] Fast DP-INIT is on for default
[12/21 15:23:17    274s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1535.6M
[12/21 15:23:17    274s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1535.6M
[12/21 15:23:17    274s] Starting delay calculation for Setup views
[12/21 15:23:17    274s] #################################################################################
[12/21 15:23:17    274s] # Design Stage: PreRoute
[12/21 15:23:17    274s] # Design Name: CHIP
[12/21 15:23:17    274s] # Design Mode: 130nm
[12/21 15:23:17    274s] # Analysis Mode: MMMC Non-OCV 
[12/21 15:23:17    274s] # Parasitics Mode: No SPEF/RCDB
[12/21 15:23:17    274s] # Signoff Settings: SI Off 
[12/21 15:23:17    274s] #################################################################################
[12/21 15:23:18    274s] Calculate delays in BcWc mode...
[12/21 15:23:18    274s] Calculate delays in BcWc mode...
[12/21 15:23:18    274s] Topological Sorting (REAL = 0:00:00.0, MEM = 1551.7M, InitMEM = 1550.7M)
[12/21 15:23:18    274s] Start delay calculation (fullDC) (1 T). (MEM=1551.73)
[12/21 15:23:18    274s] End AAE Lib Interpolated Model. (MEM=1568.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:23:18    274s] First Iteration Infinite Tw... 
[12/21 15:23:18    275s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz013g3wc, tpz013g3lt' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 15:23:18    275s] Type 'man IMPESI-3086' for more detail.
[12/21 15:23:18    275s] **WARN: (IMPESI-3086):	The cell 'RF2SH64x16' does not have characterized noise model(s) for 'USERLIB, USERLIB' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 15:23:18    275s] Type 'man IMPESI-3086' for more detail.
[12/21 15:23:19    275s] **WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz013g3wc, tpz013g3lt' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 15:23:19    275s] Type 'man IMPESI-3086' for more detail.
[12/21 15:23:20    276s] Total number of fetched objects 5657
[12/21 15:23:22    279s] End Timing Check Calculation. (CPU Time=0:00:02.6, Real Time=0:00:02.0)
[12/21 15:23:22    279s] End delay calculation. (MEM=1609.39 CPU=0:00:04.1 REAL=0:00:04.0)
[12/21 15:23:22    279s] End delay calculation (fullDC). (MEM=1582.32 CPU=0:00:04.6 REAL=0:00:04.0)
[12/21 15:23:22    279s] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1582.3M) ***
[12/21 15:23:23    279s] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:06.0 totSessionCpu=0:04:40 mem=1582.3M)
[12/21 15:23:25    281s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.278  |
|           TNS (ns):| -47.689 |
|    Violating Paths:|   79    |
|          All Paths:|  5438   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     80 (80)      |   -0.681   |     80 (80)      |
|   max_tran     |    77 (1717)     |   -6.038   |    77 (1717)     |
|   max_fanout   |     74 (74)      |   -1554    |     75 (75)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.227%
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1055.8M, totSessionCpu=0:04:42 **
[12/21 15:23:25    281s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/21 15:23:25    281s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:23:25    281s] ### Creating PhyDesignMc. totSessionCpu=0:04:42 mem=1552.6M
[12/21 15:23:25    281s] OPERPROF: Starting DPlace-Init at level 1, MEM:1552.6M
[12/21 15:23:25    281s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:23:25    281s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1552.6M
[12/21 15:23:25    281s] OPERPROF:     Starting CMU at level 3, MEM:1552.6M
[12/21 15:23:25    281s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1552.6M
[12/21 15:23:25    281s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1552.6M
[12/21 15:23:25    281s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1552.6MB).
[12/21 15:23:25    281s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:1552.6M
[12/21 15:23:25    281s] TotalInstCnt at PhyDesignMc Initialization: 4,158
[12/21 15:23:25    281s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:42 mem=1552.6M
[12/21 15:23:25    281s] TotalInstCnt at PhyDesignMc Destruction: 4,158
[12/21 15:23:25    281s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:23:25    281s] ### Creating PhyDesignMc. totSessionCpu=0:04:42 mem=1552.6M
[12/21 15:23:25    281s] OPERPROF: Starting DPlace-Init at level 1, MEM:1552.6M
[12/21 15:23:25    281s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:23:25    281s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1552.6M
[12/21 15:23:25    282s] OPERPROF:     Starting CMU at level 3, MEM:1552.6M
[12/21 15:23:25    282s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1552.6M
[12/21 15:23:25    282s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1552.6M
[12/21 15:23:25    282s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1552.6MB).
[12/21 15:23:25    282s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:1552.6M
[12/21 15:23:25    282s] TotalInstCnt at PhyDesignMc Initialization: 4,158
[12/21 15:23:25    282s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:42 mem=1552.6M
[12/21 15:23:25    282s] TotalInstCnt at PhyDesignMc Destruction: 4,158
[12/21 15:23:25    282s] *** Starting optimizing excluded clock nets MEM= 1552.6M) ***
[12/21 15:23:25    282s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1552.6M) ***
[12/21 15:23:25    282s] The useful skew maximum allowed delay is: 0.3
[12/21 15:23:26    283s] Deleting Lib Analyzer.
[12/21 15:23:26    283s] 
[12/21 15:23:26    283s] Optimization is working on the following views:
[12/21 15:23:26    283s]   Setup views: av_func_mode_max 
[12/21 15:23:26    283s]   Hold  views: av_func_mode_min av_scan_mode_min 
[12/21 15:23:26    283s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/21 15:23:26    283s] Info: 32 io nets excluded
[12/21 15:23:26    283s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:23:26    283s] ### Creating LA Mngr. totSessionCpu=0:04:43 mem=1552.6M
[12/21 15:23:26    283s] ### Creating LA Mngr, finished. totSessionCpu=0:04:43 mem=1552.6M
[12/21 15:23:26    283s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:43.3/0:29:22.2 (0.2), mem = 1552.6M
[12/21 15:23:26    283s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.1
[12/21 15:23:26    283s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:23:26    283s] ### Creating PhyDesignMc. totSessionCpu=0:04:43 mem=1560.6M
[12/21 15:23:26    283s] OPERPROF: Starting DPlace-Init at level 1, MEM:1560.6M
[12/21 15:23:26    283s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:23:26    283s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1560.6M
[12/21 15:23:26    283s] OPERPROF:     Starting CMU at level 3, MEM:1560.6M
[12/21 15:23:26    283s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1560.6M
[12/21 15:23:26    283s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1560.6M
[12/21 15:23:26    283s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1560.6MB).
[12/21 15:23:26    283s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:1560.6M
[12/21 15:23:26    283s] TotalInstCnt at PhyDesignMc Initialization: 4,158
[12/21 15:23:26    283s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:43 mem=1560.6M
[12/21 15:23:26    283s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:26    283s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:26    283s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:26    283s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:26    283s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:26    283s] 
[12/21 15:23:26    283s] Footprint cell information for calculating maxBufDist
[12/21 15:23:26    283s] *info: There are 16 candidate Buffer cells
[12/21 15:23:26    283s] *info: There are 19 candidate Inverter cells
[12/21 15:23:26    283s] 
[12/21 15:23:26    283s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:27    284s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:37    293s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:37    293s] 
[12/21 15:23:37    293s] Creating Lib Analyzer ...
[12/21 15:23:37    293s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:37    293s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:23:37    293s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:23:37    293s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:23:37    293s] 
[12/21 15:23:37    293s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:23:39    295s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:56 mem=1703.1M
[12/21 15:23:39    295s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:56 mem=1703.1M
[12/21 15:23:39    295s] Creating Lib Analyzer, finished. 
[12/21 15:23:39    295s] 
[12/21 15:23:39    295s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/21 15:23:40    297s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1722.2M
[12/21 15:23:40    297s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1722.2M
[12/21 15:23:40    297s] 
[12/21 15:23:40    297s] Netlist preparation processing... 
[12/21 15:23:40    297s] Removed 0 instance
[12/21 15:23:40    297s] *info: Marking 0 isolation instances dont touch
[12/21 15:23:40    297s] *info: Marking 0 level shifter instances dont touch
[12/21 15:23:40    297s] TotalInstCnt at PhyDesignMc Destruction: 4,158
[12/21 15:23:40    297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.1
[12/21 15:23:40    297s] *** AreaOpt [finish] : cpu/real = 0:00:13.8/0:00:13.9 (1.0), totSession cpu/real = 0:04:57.1/0:29:36.1 (0.2), mem = 1703.1M
[12/21 15:23:40    297s] 
[12/21 15:23:40    297s] =============================================================================================
[12/21 15:23:40    297s]  Step TAT Report for SimplifyNetlist #1
[12/21 15:23:40    297s] =============================================================================================
[12/21 15:23:40    297s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:23:40    297s] ---------------------------------------------------------------------------------------------
[12/21 15:23:40    297s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  15.2 % )     0:00:02.1 /  0:00:02.1    1.0
[12/21 15:23:40    297s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:23:40    297s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:23:40    297s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:02.2 /  0:00:02.2    1.0
[12/21 15:23:40    297s] [ SteinerInterfaceInit   ]      1   0:00:10.2  (  72.8 % )     0:00:10.2 /  0:00:10.1    1.0
[12/21 15:23:40    297s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:23:40    297s] [ MISC                   ]          0:00:01.5  (  10.9 % )     0:00:01.5 /  0:00:01.5    1.0
[12/21 15:23:40    297s] ---------------------------------------------------------------------------------------------
[12/21 15:23:40    297s]  SimplifyNetlist #1 TOTAL           0:00:14.0  ( 100.0 % )     0:00:14.0 /  0:00:13.9    1.0
[12/21 15:23:40    297s] ---------------------------------------------------------------------------------------------
[12/21 15:23:40    297s] 
[12/21 15:23:40    297s] Deleting Lib Analyzer.
[12/21 15:23:40    297s] Begin: GigaOpt high fanout net optimization
[12/21 15:23:40    297s] GigaOpt HFN: use maxLocalDensity 1.2
[12/21 15:23:40    297s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/21 15:23:40    297s] Info: 32 io nets excluded
[12/21 15:23:40    297s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:23:40    297s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:57.4/0:29:36.4 (0.2), mem = 1637.1M
[12/21 15:23:40    297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.2
[12/21 15:23:40    297s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:23:40    297s] ### Creating PhyDesignMc. totSessionCpu=0:04:57 mem=1637.1M
[12/21 15:23:40    297s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/21 15:23:40    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:1637.1M
[12/21 15:23:40    297s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:23:40    297s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1637.1M
[12/21 15:23:41    297s] OPERPROF:     Starting CMU at level 3, MEM:1637.1M
[12/21 15:23:41    297s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1637.1M
[12/21 15:23:41    297s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.043, MEM:1637.1M
[12/21 15:23:41    297s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1637.1MB).
[12/21 15:23:41    297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:1637.1M
[12/21 15:23:41    297s] TotalInstCnt at PhyDesignMc Initialization: 4,158
[12/21 15:23:41    297s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:58 mem=1637.1M
[12/21 15:23:41    297s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:41    297s] 
[12/21 15:23:41    297s] Creating Lib Analyzer ...
[12/21 15:23:41    297s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:41    297s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:23:41    297s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:23:41    297s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:23:41    297s] 
[12/21 15:23:41    297s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:23:43    299s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:00 mem=1637.1M
[12/21 15:23:43    299s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:00 mem=1637.1M
[12/21 15:23:43    299s] Creating Lib Analyzer, finished. 
[12/21 15:23:43    299s] 
[12/21 15:23:43    299s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/21 15:23:45    302s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/21 15:23:45    302s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1656.2M
[12/21 15:23:45    302s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1656.2M
[12/21 15:23:46    302s] +----------+---------+--------+--------+------------+--------+
[12/21 15:23:46    302s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/21 15:23:46    302s] +----------+---------+--------+--------+------------+--------+
[12/21 15:23:46    302s] |    73.23%|        -|  -1.278| -47.688|   0:00:00.0| 1656.2M|
[12/21 15:23:46    302s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/21 15:23:46    303s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:23:46    303s] |    73.85%|       29|  -1.278| -47.688|   0:00:00.0| 1706.9M|
[12/21 15:23:46    303s] +----------+---------+--------+--------+------------+--------+
[12/21 15:23:46    303s] 
[12/21 15:23:46    303s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1706.9M) ***
[12/21 15:23:46    303s] Bottom Preferred Layer:
[12/21 15:23:46    303s]     None
[12/21 15:23:46    303s] Via Pillar Rule:
[12/21 15:23:46    303s]     None
[12/21 15:23:46    303s] TotalInstCnt at PhyDesignMc Destruction: 4,187
[12/21 15:23:46    303s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.2
[12/21 15:23:46    303s] *** DrvOpt [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:05:03.1/0:29:42.1 (0.2), mem = 1687.8M
[12/21 15:23:46    303s] 
[12/21 15:23:46    303s] =============================================================================================
[12/21 15:23:46    303s]  Step TAT Report for DrvOpt #1
[12/21 15:23:46    303s] =============================================================================================
[12/21 15:23:46    303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:23:46    303s] ---------------------------------------------------------------------------------------------
[12/21 15:23:46    303s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 15:23:46    303s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  36.8 % )     0:00:02.1 /  0:00:02.1    1.0
[12/21 15:23:46    303s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:23:46    303s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:23:46    303s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:02.2 /  0:00:02.1    1.0
[12/21 15:23:46    303s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:23:46    303s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.5    1.0
[12/21 15:23:46    303s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:23:46    303s] [ OptEval                ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:23:46    303s] [ OptCommit              ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 15:23:46    303s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:23:46    303s] [ PostCommitDelayCalc    ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/21 15:23:46    303s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[12/21 15:23:46    303s] [ MISC                   ]          0:00:02.8  (  49.7 % )     0:00:02.8 /  0:00:02.8    1.0
[12/21 15:23:46    303s] ---------------------------------------------------------------------------------------------
[12/21 15:23:46    303s]  DrvOpt #1 TOTAL                    0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:05.7    1.0
[12/21 15:23:46    303s] ---------------------------------------------------------------------------------------------
[12/21 15:23:46    303s] 
[12/21 15:23:46    303s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/21 15:23:46    303s] End: GigaOpt high fanout net optimization
[12/21 15:23:46    303s] Begin: GigaOpt DRV Optimization
[12/21 15:23:46    303s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/21 15:23:46    303s] Info: 32 io nets excluded
[12/21 15:23:46    303s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:23:46    303s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:03.1/0:29:42.1 (0.2), mem = 1687.8M
[12/21 15:23:46    303s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.3
[12/21 15:23:46    303s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:23:46    303s] ### Creating PhyDesignMc. totSessionCpu=0:05:03 mem=1687.8M
[12/21 15:23:46    303s] OPERPROF: Starting DPlace-Init at level 1, MEM:1687.8M
[12/21 15:23:46    303s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:23:46    303s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1687.8M
[12/21 15:23:46    303s] OPERPROF:     Starting CMU at level 3, MEM:1687.8M
[12/21 15:23:46    303s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1687.8M
[12/21 15:23:46    303s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1687.8M
[12/21 15:23:46    303s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1687.8MB).
[12/21 15:23:46    303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:1687.8M
[12/21 15:23:46    303s] TotalInstCnt at PhyDesignMc Initialization: 4,187
[12/21 15:23:46    303s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:03 mem=1687.8M
[12/21 15:23:46    303s] 
[12/21 15:23:46    303s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/21 15:23:49    305s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1706.9M
[12/21 15:23:49    305s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1706.9M
[12/21 15:23:49    305s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:23:49    305s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/21 15:23:49    305s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:23:49    305s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/21 15:23:49    305s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:23:49    305s] Info: violation cost 6001.380859 (cap = 111.690407, tran = 5887.689941, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/21 15:23:49    305s] |   131|  2059|    -6.34|   116|   116|    -0.70|   103|   103|     0|     0|    -1.28|   -47.69|       0|       0|       0|  73.85|          |         |
[12/21 15:23:51    308s] Info: violation cost 0.013740 (cap = 0.013740, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:23:51    308s] |     0|     0|     0.00|     2|     2|    -0.00|   112|   112|     0|     0|    -1.05|   -42.33|      95|       0|      61|  74.44| 0:00:02.0|  1726.0M|
[12/21 15:23:51    308s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:23:51    308s] |     0|     0|     0.00|     0|     0|     0.00|   112|   112|     0|     0|    -1.05|   -42.28|       0|       0|       2|  74.45| 0:00:00.0|  1726.0M|
[12/21 15:23:51    308s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:23:51    308s] Bottom Preferred Layer:
[12/21 15:23:51    308s]     None
[12/21 15:23:51    308s] Via Pillar Rule:
[12/21 15:23:51    308s]     None
[12/21 15:23:51    308s] 
[12/21 15:23:51    308s] *** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=1726.0M) ***
[12/21 15:23:51    308s] 
[12/21 15:23:51    308s] TotalInstCnt at PhyDesignMc Destruction: 4,282
[12/21 15:23:51    308s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.3
[12/21 15:23:51    308s] *** DrvOpt [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:05:08.1/0:29:47.2 (0.2), mem = 1706.9M
[12/21 15:23:51    308s] 
[12/21 15:23:51    308s] =============================================================================================
[12/21 15:23:51    308s]  Step TAT Report for DrvOpt #2
[12/21 15:23:51    308s] =============================================================================================
[12/21 15:23:51    308s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:23:51    308s] ---------------------------------------------------------------------------------------------
[12/21 15:23:51    308s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/21 15:23:51    308s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:23:51    308s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/21 15:23:51    308s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/21 15:23:51    308s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:23:51    308s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:02.2 /  0:00:02.1    1.0
[12/21 15:23:51    308s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:23:51    308s] [ OptEval                ]      5   0:00:00.6  (  12.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/21 15:23:51    308s] [ OptCommit              ]      5   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 15:23:51    308s] [ IncrTimingUpdate       ]      5   0:00:00.4  (   7.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 15:23:51    308s] [ PostCommitDelayCalc    ]      5   0:00:01.1  (  21.3 % )     0:00:01.1 /  0:00:01.1    1.0
[12/21 15:23:51    308s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:23:51    308s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.3
[12/21 15:23:51    308s] [ MISC                   ]          0:00:02.7  (  52.8 % )     0:00:02.7 /  0:00:02.7    1.0
[12/21 15:23:51    308s] ---------------------------------------------------------------------------------------------
[12/21 15:23:51    308s]  DrvOpt #2 TOTAL                    0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[12/21 15:23:51    308s] ---------------------------------------------------------------------------------------------
[12/21 15:23:51    308s] 
[12/21 15:23:51    308s] End: GigaOpt DRV Optimization
[12/21 15:23:51    308s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/21 15:23:51    308s] **optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1156.8M, totSessionCpu=0:05:08 **
[12/21 15:23:51    308s] 
[12/21 15:23:51    308s] Active setup views:
[12/21 15:23:51    308s]  av_func_mode_max
[12/21 15:23:51    308s]   Dominating endpoints: 0
[12/21 15:23:51    308s]   Dominating TNS: -0.000
[12/21 15:23:51    308s] 
[12/21 15:23:51    308s] Deleting Lib Analyzer.
[12/21 15:23:51    308s] Begin: GigaOpt Global Optimization
[12/21 15:23:51    308s] *info: use new DP (enabled)
[12/21 15:23:51    308s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/21 15:23:51    308s] Info: 32 io nets excluded
[12/21 15:23:51    308s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:23:51    308s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:08.3/0:29:47.3 (0.2), mem = 1645.9M
[12/21 15:23:51    308s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.4
[12/21 15:23:51    308s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:23:51    308s] ### Creating PhyDesignMc. totSessionCpu=0:05:08 mem=1645.9M
[12/21 15:23:51    308s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/21 15:23:51    308s] OPERPROF: Starting DPlace-Init at level 1, MEM:1645.9M
[12/21 15:23:51    308s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:23:51    308s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1645.9M
[12/21 15:23:51    308s] OPERPROF:     Starting CMU at level 3, MEM:1645.9M
[12/21 15:23:51    308s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1645.9M
[12/21 15:23:51    308s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1645.9M
[12/21 15:23:51    308s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1645.9MB).
[12/21 15:23:51    308s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1645.9M
[12/21 15:23:51    308s] TotalInstCnt at PhyDesignMc Initialization: 4,282
[12/21 15:23:51    308s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:08 mem=1645.9M
[12/21 15:23:51    308s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:51    308s] 
[12/21 15:23:51    308s] Creating Lib Analyzer ...
[12/21 15:23:51    308s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:23:51    308s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:23:51    308s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:23:51    308s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:23:51    308s] 
[12/21 15:23:52    308s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:23:53    310s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:10 mem=1645.9M
[12/21 15:23:53    310s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:10 mem=1645.9M
[12/21 15:23:53    310s] Creating Lib Analyzer, finished. 
[12/21 15:23:53    310s] 
[12/21 15:23:53    310s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/21 15:24:00    316s] *info: 32 io nets excluded
[12/21 15:24:00    316s] *info: 2 clock nets excluded
[12/21 15:24:00    316s] *info: 2 special nets excluded.
[12/21 15:24:00    316s] *info: 15 no-driver nets excluded.
[12/21 15:24:02    318s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1665.0M
[12/21 15:24:02    318s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1665.0M
[12/21 15:24:02    318s] ** GigaOpt Global Opt WNS Slack -1.054  TNS Slack -42.276 
[12/21 15:24:02    318s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:24:02    318s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[12/21 15:24:02    318s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:24:02    318s] |  -1.054| -42.276|    74.45%|   0:00:00.0| 1665.0M|av_func_mode_max|  default| DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_ |
[12/21 15:24:02    318s] |        |        |          |            |        |                |         | i0/DB[15]                                          |
[12/21 15:24:03    319s] |  -0.896| -33.959|    74.54%|   0:00:01.0| 1719.7M|av_func_mode_max|  default| DCT/acf/toACC3_reg_17_/D                           |
[12/21 15:24:05    322s] |  -0.896| -33.959|    74.54%|   0:00:02.0| 1720.7M|av_func_mode_max|  default| DCT/acf/toACC3_reg_17_/D                           |
[12/21 15:24:05    322s] |  -0.896| -33.959|    74.54%|   0:00:00.0| 1720.7M|av_func_mode_max|  default| DCT/acf/toACC3_reg_17_/D                           |
[12/21 15:24:07    324s] |  -0.691|  -5.977|    74.63%|   0:00:02.0| 1720.7M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:24:08    324s] |  -0.642|  -5.045|    74.63%|   0:00:01.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:24:08    324s] |  -0.642|  -5.045|    74.63%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:24:08    324s] |  -0.642|  -5.045|    74.63%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:24:08    324s] |  -0.458|  -1.879|    74.67%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:24:08    324s] |  -0.458|  -1.879|    74.67%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:24:08    324s] |  -0.458|  -1.879|    74.67%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:24:08    324s] |  -0.458|  -1.879|    74.67%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:24:08    325s] |  -0.275|  -0.983|    74.71%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:24:08    325s] |  -0.275|  -0.983|    74.71%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:24:08    325s] |  -0.275|  -0.983|    74.71%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:24:08    325s] |  -0.275|  -0.983|    74.71%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:24:08    325s] |  -0.216|  -0.552|    74.75%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:24:08    325s] |  -0.216|  -0.552|    74.75%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:24:08    325s] |  -0.216|  -0.552|    74.75%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:24:08    325s] |  -0.216|  -0.552|    74.75%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:24:08    325s] |  -0.200|  -0.406|    74.77%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:24:08    325s] |  -0.200|  -0.406|    74.77%|   0:00:00.0| 1723.2M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:24:08    325s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:24:08    325s] 
[12/21 15:24:08    325s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.4 real=0:00:06.0 mem=1723.2M) ***
[12/21 15:24:08    325s] 
[12/21 15:24:08    325s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.4 real=0:00:06.0 mem=1723.2M) ***
[12/21 15:24:08    325s] Bottom Preferred Layer:
[12/21 15:24:08    325s]     None
[12/21 15:24:08    325s] Via Pillar Rule:
[12/21 15:24:08    325s]     None
[12/21 15:24:08    325s] ** GigaOpt Global Opt End WNS Slack -0.200  TNS Slack -0.406 
[12/21 15:24:08    325s] TotalInstCnt at PhyDesignMc Destruction: 4,297
[12/21 15:24:08    325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.4
[12/21 15:24:08    325s] *** SetupOpt [finish] : cpu/real = 0:00:17.1/0:00:17.1 (1.0), totSession cpu/real = 0:05:25.4/0:30:04.4 (0.2), mem = 1704.1M
[12/21 15:24:08    325s] 
[12/21 15:24:08    325s] =============================================================================================
[12/21 15:24:08    325s]  Step TAT Report for GlobalOpt #1
[12/21 15:24:08    325s] =============================================================================================
[12/21 15:24:08    325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:24:08    325s] ---------------------------------------------------------------------------------------------
[12/21 15:24:08    325s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:24:08    325s] [ LibAnalyzerInit        ]      1   0:00:01.8  (  10.7 % )     0:00:01.8 /  0:00:01.8    1.0
[12/21 15:24:08    325s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:24:08    325s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 15:24:08    325s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:01.9 /  0:00:01.9    1.0
[12/21 15:24:08    325s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:24:08    325s] [ TransformInit          ]      1   0:00:08.4  (  49.2 % )     0:00:08.4 /  0:00:08.4    1.0
[12/21 15:24:08    325s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.2 % )     0:00:06.4 /  0:00:06.4    1.0
[12/21 15:24:08    325s] [ OptGetWeight           ]     21   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/21 15:24:08    325s] [ OptEval                ]     21   0:00:03.5  (  20.3 % )     0:00:03.5 /  0:00:03.5    1.0
[12/21 15:24:08    325s] [ OptCommit              ]     21   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.8
[12/21 15:24:08    325s] [ IncrTimingUpdate       ]      8   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 15:24:08    325s] [ PostCommitDelayCalc    ]     21   0:00:01.9  (  11.3 % )     0:00:01.9 /  0:00:01.9    1.0
[12/21 15:24:08    325s] [ SetupOptGetWorkingSet  ]     21   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.1
[12/21 15:24:08    325s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 15:24:08    325s] [ SetupOptSlackGraph     ]     21   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.2    0.9
[12/21 15:24:08    325s] [ MISC                   ]          0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 15:24:08    325s] ---------------------------------------------------------------------------------------------
[12/21 15:24:08    325s]  GlobalOpt #1 TOTAL                 0:00:17.1  ( 100.0 % )     0:00:17.1 /  0:00:17.1    1.0
[12/21 15:24:08    325s] ---------------------------------------------------------------------------------------------
[12/21 15:24:08    325s] 
[12/21 15:24:08    325s] End: GigaOpt Global Optimization
[12/21 15:24:08    325s] *** Timing NOT met, worst failing slack is -0.200
[12/21 15:24:08    325s] *** Check timing (0:00:00.0)
[12/21 15:24:08    325s] Deleting Lib Analyzer.
[12/21 15:24:08    325s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/21 15:24:08    325s] Info: 32 io nets excluded
[12/21 15:24:08    325s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:24:08    325s] ### Creating LA Mngr. totSessionCpu=0:05:25 mem=1653.1M
[12/21 15:24:08    325s] ### Creating LA Mngr, finished. totSessionCpu=0:05:25 mem=1653.1M
[12/21 15:24:08    325s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/21 15:24:08    325s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:24:08    325s] ### Creating PhyDesignMc. totSessionCpu=0:05:25 mem=1672.2M
[12/21 15:24:08    325s] OPERPROF: Starting DPlace-Init at level 1, MEM:1672.2M
[12/21 15:24:08    325s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:24:09    325s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1672.2M
[12/21 15:24:09    325s] OPERPROF:     Starting CMU at level 3, MEM:1672.2M
[12/21 15:24:09    325s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1672.2M
[12/21 15:24:09    325s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1672.2M
[12/21 15:24:09    325s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1672.2MB).
[12/21 15:24:09    325s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1672.2M
[12/21 15:24:09    325s] TotalInstCnt at PhyDesignMc Initialization: 4,297
[12/21 15:24:09    325s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:25 mem=1672.2M
[12/21 15:24:09    325s] Begin: Area Reclaim Optimization
[12/21 15:24:09    325s] 
[12/21 15:24:09    325s] Creating Lib Analyzer ...
[12/21 15:24:09    325s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:24:09    325s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:24:09    325s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:24:09    325s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:24:09    325s] 
[12/21 15:24:09    325s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:24:11    327s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:28 mem=1674.2M
[12/21 15:24:11    327s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:28 mem=1674.2M
[12/21 15:24:11    327s] Creating Lib Analyzer, finished. 
[12/21 15:24:11    327s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:27.6/0:30:06.7 (0.2), mem = 1674.2M
[12/21 15:24:11    327s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.5
[12/21 15:24:11    327s] 
[12/21 15:24:11    327s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/21 15:24:12    328s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1674.2M
[12/21 15:24:12    328s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1674.2M
[12/21 15:24:12    328s] Reclaim Optimization WNS Slack -0.200  TNS Slack -0.406 Density 74.77
[12/21 15:24:12    328s] +----------+---------+--------+--------+------------+--------+
[12/21 15:24:12    328s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/21 15:24:12    328s] +----------+---------+--------+--------+------------+--------+
[12/21 15:24:12    328s] |    74.77%|        -|  -0.200|  -0.406|   0:00:00.0| 1674.2M|
[12/21 15:24:13    329s] |    74.76%|        1|  -0.200|  -0.406|   0:00:01.0| 1715.4M|
[12/21 15:24:13    329s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/21 15:24:13    329s] |    74.76%|        0|  -0.200|  -0.406|   0:00:00.0| 1715.4M|
[12/21 15:24:13    330s] |    74.70%|       13|  -0.200|  -0.406|   0:00:00.0| 1719.9M|
[12/21 15:24:15    331s] |    74.11%|       72|  -0.200|  -0.406|   0:00:02.0| 1719.9M|
[12/21 15:24:15    331s] |    74.11%|        0|  -0.200|  -0.406|   0:00:00.0| 1719.9M|
[12/21 15:24:15    331s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/21 15:24:15    331s] |    74.11%|        0|  -0.200|  -0.406|   0:00:00.0| 1719.9M|
[12/21 15:24:15    331s] +----------+---------+--------+--------+------------+--------+
[12/21 15:24:15    331s] Reclaim Optimization End WNS Slack -0.200  TNS Slack -0.406 Density 74.11
[12/21 15:24:15    331s] 
[12/21 15:24:15    331s] ** Summary: Restruct = 1 Buffer Deletion = 9 Declone = 5 Resize = 71 **
[12/21 15:24:15    331s] --------------------------------------------------------------
[12/21 15:24:15    331s] |                                   | Total     | Sequential |
[12/21 15:24:15    331s] --------------------------------------------------------------
[12/21 15:24:15    331s] | Num insts resized                 |      71  |       6    |
[12/21 15:24:15    331s] | Num insts undone                  |       1  |       0    |
[12/21 15:24:15    331s] | Num insts Downsized               |      71  |       6    |
[12/21 15:24:15    331s] | Num insts Samesized               |       0  |       0    |
[12/21 15:24:15    331s] | Num insts Upsized                 |       0  |       0    |
[12/21 15:24:15    331s] | Num multiple commits+uncommits    |       0  |       -    |
[12/21 15:24:15    331s] --------------------------------------------------------------
[12/21 15:24:15    331s] Bottom Preferred Layer:
[12/21 15:24:15    331s]     None
[12/21 15:24:15    331s] Via Pillar Rule:
[12/21 15:24:15    331s]     None
[12/21 15:24:15    331s] End: Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
[12/21 15:24:15    331s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.5
[12/21 15:24:15    331s] *** AreaOpt [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:05:31.8/0:30:10.9 (0.2), mem = 1719.9M
[12/21 15:24:15    331s] 
[12/21 15:24:15    331s] =============================================================================================
[12/21 15:24:15    331s]  Step TAT Report for AreaOpt #1
[12/21 15:24:15    331s] =============================================================================================
[12/21 15:24:15    331s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:24:15    331s] ---------------------------------------------------------------------------------------------
[12/21 15:24:15    331s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:24:15    331s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  33.9 % )     0:00:02.2 /  0:00:02.2    1.0
[12/21 15:24:15    331s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:24:15    331s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/21 15:24:15    331s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:24:15    331s] [ OptSingleIteration     ]      6   0:00:00.1  (   0.9 % )     0:00:02.8 /  0:00:02.7    1.0
[12/21 15:24:15    331s] [ OptGetWeight           ]    136   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/21 15:24:15    331s] [ OptEval                ]    136   0:00:02.1  (  32.6 % )     0:00:02.1 /  0:00:02.1    1.0
[12/21 15:24:15    331s] [ OptCommit              ]    136   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.4
[12/21 15:24:15    331s] [ IncrTimingUpdate       ]     21   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 15:24:15    331s] [ PostCommitDelayCalc    ]    137   0:00:00.4  (   6.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 15:24:15    331s] [ MISC                   ]          0:00:01.4  (  21.7 % )     0:00:01.4 /  0:00:01.4    1.0
[12/21 15:24:15    331s] ---------------------------------------------------------------------------------------------
[12/21 15:24:15    331s]  AreaOpt #1 TOTAL                   0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.4    1.0
[12/21 15:24:15    331s] ---------------------------------------------------------------------------------------------
[12/21 15:24:15    331s] 
[12/21 15:24:15    331s] Executing incremental physical updates
[12/21 15:24:15    331s] Executing incremental physical updates
[12/21 15:24:15    331s] TotalInstCnt at PhyDesignMc Destruction: 4,281
[12/21 15:24:15    331s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1656.86M, totSessionCpu=0:05:32).
[12/21 15:24:15    331s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1656.9M
[12/21 15:24:15    331s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:1656.9M
[12/21 15:24:15    331s] **INFO: Flow update: Design is easy to close.
[12/21 15:24:15    331s] 
[12/21 15:24:15    331s] *** Start incrementalPlace ***
[12/21 15:24:15    331s] User Input Parameters:
[12/21 15:24:15    331s] - Congestion Driven    : On
[12/21 15:24:15    331s] - Timing Driven        : On
[12/21 15:24:15    331s] - Area-Violation Based : On
[12/21 15:24:15    331s] - Start Rollback Level : -5
[12/21 15:24:15    331s] - Legalized            : On
[12/21 15:24:15    331s] - Window Based         : Off
[12/21 15:24:15    331s] - eDen incr mode       : Off
[12/21 15:24:15    331s] - Small incr mode      : Off
[12/21 15:24:15    331s] 
[12/21 15:24:15    331s] no activity file in design. spp won't run.
[12/21 15:24:15    332s] Collecting buffer chain nets ...
[12/21 15:24:15    332s] SKP will enable view:
[12/21 15:24:15    332s]   av_func_mode_max
[12/21 15:24:15    332s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1656.9M
[12/21 15:24:15    332s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.060, REAL:0.058, MEM:1656.9M
[12/21 15:24:15    332s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1656.9M
[12/21 15:24:15    332s] Starting Early Global Route congestion estimation: mem = 1656.9M
[12/21 15:24:15    332s] (I)       Started Loading and Dumping File ( Curr Mem: 1656.86 MB )
[12/21 15:24:15    332s] (I)       Reading DB...
[12/21 15:24:15    332s] (I)       Read data from FE... (mem=1656.9M)
[12/21 15:24:15    332s] (I)       Read nodes and places... (mem=1656.9M)
[12/21 15:24:15    332s] (I)       Done Read nodes and places (cpu=0.020s, mem=1657.9M)
[12/21 15:24:15    332s] (I)       Read nets... (mem=1657.9M)
[12/21 15:24:15    332s] (I)       Done Read nets (cpu=0.030s, mem=1657.9M)
[12/21 15:24:15    332s] (I)       Done Read data from FE (cpu=0.050s, mem=1657.9M)
[12/21 15:24:15    332s] (I)       before initializing RouteDB syMemory usage = 1657.9 MB
[12/21 15:24:15    332s] (I)       == Non-default Options ==
[12/21 15:24:15    332s] (I)       Maximum routing layer                              : 8
[12/21 15:24:15    332s] (I)       Use non-blocking free Dbs wires                    : false
[12/21 15:24:15    332s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:24:15    332s] (I)       Use row-based GCell size
[12/21 15:24:15    332s] (I)       GCell unit size  : 7380
[12/21 15:24:15    332s] (I)       GCell multiplier : 1
[12/21 15:24:15    332s] (I)       build grid graph
[12/21 15:24:15    332s] (I)       build grid graph start
[12/21 15:24:15    332s] [NR-eGR] Track table information for default rule: 
[12/21 15:24:15    332s] [NR-eGR] METAL1 has no routable track
[12/21 15:24:15    332s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:24:15    332s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:24:15    332s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:24:15    332s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:24:15    332s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:24:15    332s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:24:15    332s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:24:15    332s] (I)       build grid graph end
[12/21 15:24:15    332s] (I)       ===========================================================================
[12/21 15:24:15    332s] (I)       == Report All Rule Vias ==
[12/21 15:24:15    332s] (I)       ===========================================================================
[12/21 15:24:15    332s] (I)        Via Rule : (Default)
[12/21 15:24:15    332s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:24:15    332s] (I)       ---------------------------------------------------------------------------
[12/21 15:24:15    332s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:24:15    332s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:24:15    332s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:24:15    332s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:24:15    332s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:24:15    332s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:24:15    332s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:24:15    332s] (I)       ===========================================================================
[12/21 15:24:15    332s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1657.92 MB )
[12/21 15:24:15    332s] (I)       Num PG vias on layer 2 : 0
[12/21 15:24:15    332s] (I)       Num PG vias on layer 3 : 0
[12/21 15:24:15    332s] (I)       Num PG vias on layer 4 : 0
[12/21 15:24:15    332s] (I)       Num PG vias on layer 5 : 0
[12/21 15:24:15    332s] (I)       Num PG vias on layer 6 : 0
[12/21 15:24:15    332s] (I)       Num PG vias on layer 7 : 0
[12/21 15:24:15    332s] (I)       Num PG vias on layer 8 : 0
[12/21 15:24:15    332s] [NR-eGR] Read 4004 PG shapes
[12/21 15:24:15    332s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1657.92 MB )
[12/21 15:24:15    332s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:24:15    332s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:24:15    332s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:24:15    332s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:24:15    332s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:24:15    332s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:24:15    332s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:24:15    332s] (I)       readDataFromPlaceDB
[12/21 15:24:15    332s] (I)       Read net information..
[12/21 15:24:15    332s] [NR-eGR] Read numTotalNets=5780  numIgnoredNets=0
[12/21 15:24:15    332s] (I)       Read testcase time = 0.000 seconds
[12/21 15:24:15    332s] 
[12/21 15:24:15    332s] (I)       early_global_route_priority property id does not exist.
[12/21 15:24:15    332s] (I)       Start initializing grid graph
[12/21 15:24:15    332s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:24:15    332s] (I)       End initializing grid graph
[12/21 15:24:15    332s] (I)       Model blockages into capacity
[12/21 15:24:15    332s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:24:15    332s] (I)       Started Modeling ( Curr Mem: 1659.20 MB )
[12/21 15:24:15    332s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:24:15    332s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:24:15    332s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:24:15    332s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:24:15    332s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:24:15    332s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:24:15    332s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:24:15    332s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1659.20 MB )
[12/21 15:24:15    332s] (I)       -- layer congestion ratio --
[12/21 15:24:15    332s] (I)       Layer 1 : 0.100000
[12/21 15:24:15    332s] (I)       Layer 2 : 0.700000
[12/21 15:24:15    332s] (I)       Layer 3 : 0.700000
[12/21 15:24:15    332s] (I)       Layer 4 : 0.700000
[12/21 15:24:15    332s] (I)       Layer 5 : 0.700000
[12/21 15:24:15    332s] (I)       Layer 6 : 0.700000
[12/21 15:24:15    332s] (I)       Layer 7 : 0.700000
[12/21 15:24:15    332s] (I)       Layer 8 : 0.700000
[12/21 15:24:15    332s] (I)       ----------------------------
[12/21 15:24:15    332s] (I)       Number of ignored nets = 0
[12/21 15:24:15    332s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:24:15    332s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:24:15    332s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:24:15    332s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:24:15    332s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:24:15    332s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:24:15    332s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:24:15    332s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:24:15    332s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:24:15    332s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:24:15    332s] (I)       Before initializing Early Global Route syMemory usage = 1659.2 MB
[12/21 15:24:15    332s] (I)       Ndr track 0 does not exist
[12/21 15:24:16    332s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:24:16    332s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:24:16    332s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:24:16    332s] (I)       Site width          :   920  (dbu)
[12/21 15:24:16    332s] (I)       Row height          :  7380  (dbu)
[12/21 15:24:16    332s] (I)       GCell width         :  7380  (dbu)
[12/21 15:24:16    332s] (I)       GCell height        :  7380  (dbu)
[12/21 15:24:16    332s] (I)       Grid                :   287   287     8
[12/21 15:24:16    332s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:24:16    332s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:24:16    332s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:24:16    332s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:24:16    332s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:24:16    332s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:24:16    332s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:24:16    332s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:24:16    332s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:24:16    332s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:24:16    332s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:24:16    332s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:24:16    332s] (I)       --------------------------------------------------------
[12/21 15:24:16    332s] 
[12/21 15:24:16    332s] [NR-eGR] ============ Routing rule table ============
[12/21 15:24:16    332s] [NR-eGR] Rule id: 0  Nets: 5748 
[12/21 15:24:16    332s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:24:16    332s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:24:16    332s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:24:16    332s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:24:16    332s] [NR-eGR] ========================================
[12/21 15:24:16    332s] [NR-eGR] 
[12/21 15:24:16    332s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:24:16    332s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:24:16    332s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:24:16    332s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:24:16    332s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:24:16    332s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:24:16    332s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:24:16    332s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:24:16    332s] (I)       After initializing Early Global Route syMemory usage = 1664.5 MB
[12/21 15:24:16    332s] (I)       Finished Loading and Dumping File ( CPU: 0.57 sec, Real: 0.56 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Reset routing kernel
[12/21 15:24:16    332s] (I)       Started Global Routing ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       ============= Initialization =============
[12/21 15:24:16    332s] (I)       totalPins=20333  totalGlobalPin=19700 (96.89%)
[12/21 15:24:16    332s] (I)       Started Net group 1 ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Started Build MST ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Generate topology with single threads
[12/21 15:24:16    332s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:24:16    332s] [NR-eGR] Layer group 1: route 5748 net(s) in layer range [2, 8]
[12/21 15:24:16    332s] (I)       
[12/21 15:24:16    332s] (I)       ============  Phase 1a Route ============
[12/21 15:24:16    332s] (I)       Started Phase 1a ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Started Pattern routing ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Finished Pattern routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Usage: 49992 = (23277 H, 26715 V) = (4.24% H, 4.69% V) = (8.589e+04um H, 9.858e+04um V)
[12/21 15:24:16    332s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       
[12/21 15:24:16    332s] (I)       ============  Phase 1b Route ============
[12/21 15:24:16    332s] (I)       Started Phase 1b ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Usage: 49992 = (23277 H, 26715 V) = (4.24% H, 4.69% V) = (8.589e+04um H, 9.858e+04um V)
[12/21 15:24:16    332s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.844705e+05um
[12/21 15:24:16    332s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       
[12/21 15:24:16    332s] (I)       ============  Phase 1c Route ============
[12/21 15:24:16    332s] (I)       Started Phase 1c ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Usage: 49992 = (23277 H, 26715 V) = (4.24% H, 4.69% V) = (8.589e+04um H, 9.858e+04um V)
[12/21 15:24:16    332s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       
[12/21 15:24:16    332s] (I)       ============  Phase 1d Route ============
[12/21 15:24:16    332s] (I)       Started Phase 1d ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Usage: 49992 = (23277 H, 26715 V) = (4.24% H, 4.69% V) = (8.589e+04um H, 9.858e+04um V)
[12/21 15:24:16    332s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       
[12/21 15:24:16    332s] (I)       ============  Phase 1e Route ============
[12/21 15:24:16    332s] (I)       Started Phase 1e ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Started Route legalization ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Usage: 49992 = (23277 H, 26715 V) = (4.24% H, 4.69% V) = (8.589e+04um H, 9.858e+04um V)
[12/21 15:24:16    332s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.844705e+05um
[12/21 15:24:16    332s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Started Layer assignment ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Running layer assignment with 1 threads
[12/21 15:24:16    332s] (I)       Finished Layer assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Finished Net group 1 ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       
[12/21 15:24:16    332s] (I)       ============  Phase 1l Route ============
[12/21 15:24:16    332s] (I)       Started Phase 1l ( Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       
[12/21 15:24:16    332s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:24:16    332s] [NR-eGR]                        OverCon           OverCon            
[12/21 15:24:16    332s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 15:24:16    332s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/21 15:24:16    332s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:24:16    332s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:24:16    332s] [NR-eGR]  METAL2  (2)         7( 0.04%)         2( 0.01%)   ( 0.05%) 
[12/21 15:24:16    332s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:24:16    332s] [NR-eGR]  METAL4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:24:16    332s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:24:16    332s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:24:16    332s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 15:24:16    332s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:24:16    332s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:24:16    332s] [NR-eGR] Total               18( 0.01%)         3( 0.00%)   ( 0.01%) 
[12/21 15:24:16    332s] [NR-eGR] 
[12/21 15:24:16    332s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1664.50 MB )
[12/21 15:24:16    332s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:24:16    332s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:24:16    332s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:24:16    332s] Early Global Route congestion estimation runtime: 0.73 seconds, mem = 1664.5M
[12/21 15:24:16    332s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.730, REAL:0.735, MEM:1664.5M
[12/21 15:24:16    332s] OPERPROF: Starting HotSpotCal at level 1, MEM:1664.5M
[12/21 15:24:16    332s] [hotspot] +------------+---------------+---------------+
[12/21 15:24:16    332s] [hotspot] |            |   max hotspot | total hotspot |
[12/21 15:24:16    332s] [hotspot] +------------+---------------+---------------+
[12/21 15:24:16    332s] [hotspot] | normalized |          0.00 |          0.00 |
[12/21 15:24:16    332s] [hotspot] +------------+---------------+---------------+
[12/21 15:24:16    332s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/21 15:24:16    332s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/21 15:24:16    332s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:1664.5M
[12/21 15:24:16    332s] 
[12/21 15:24:16    332s] === incrementalPlace Internal Loop 1 ===
[12/21 15:24:16    332s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/21 15:24:16    332s] OPERPROF: Starting IPInitSPData at level 1, MEM:1664.5M
[12/21 15:24:16    332s] #spOpts: N=130 minPadR=1.1 
[12/21 15:24:16    332s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1664.5M
[12/21 15:24:16    332s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.073, MEM:1664.5M
[12/21 15:24:16    332s] OPERPROF:   Starting post-place ADS at level 2, MEM:1664.5M
[12/21 15:24:16    332s] ADSU 0.741 -> 0.741. GS 29.520
[12/21 15:24:16    332s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.020, REAL:0.016, MEM:1664.5M
[12/21 15:24:16    332s] OPERPROF:   Starting spMPad at level 2, MEM:1664.5M
[12/21 15:24:16    332s] OPERPROF:     Starting spContextMPad at level 3, MEM:1664.5M
[12/21 15:24:16    332s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1664.5M
[12/21 15:24:16    332s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.003, MEM:1664.5M
[12/21 15:24:16    332s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1664.5M
[12/21 15:24:16    332s] no activity file in design. spp won't run.
[12/21 15:24:16    332s] [spp] 0
[12/21 15:24:16    332s] [adp] 0:1:1:3
[12/21 15:24:16    332s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.002, MEM:1664.5M
[12/21 15:24:16    332s] SP #FI/SF FL/PI 0/0 4281/0
[12/21 15:24:16    332s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.120, REAL:0.118, MEM:1664.5M
[12/21 15:24:16    332s] PP off. flexM 0
[12/21 15:24:16    332s] OPERPROF: Starting CDPad at level 1, MEM:1664.5M
[12/21 15:24:16    332s] 3DP is on.
[12/21 15:24:16    332s] 3DP OF M2 0.001, M4 0.000. Diff 0
[12/21 15:24:16    332s] design sh 0.100.
[12/21 15:24:16    332s] design sh 0.100.
[12/21 15:24:16    332s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[12/21 15:24:16    332s] design sh 0.097.
[12/21 15:24:16    333s] CDPadU 0.913 -> 0.829. R=0.741, N=4281, GS=3.690
[12/21 15:24:16    333s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.078, MEM:1664.5M
[12/21 15:24:16    333s] OPERPROF: Starting InitSKP at level 1, MEM:1664.5M
[12/21 15:24:16    333s] no activity file in design. spp won't run.
[12/21 15:24:17    333s] no activity file in design. spp won't run.
[12/21 15:24:17    334s] *** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
[12/21 15:24:17    334s] OPERPROF: Finished InitSKP at level 1, CPU:1.150, REAL:1.149, MEM:1665.5M
[12/21 15:24:17    334s] NP #FI/FS/SF FL/PI: 1/830/0 4281/0
[12/21 15:24:17    334s] no activity file in design. spp won't run.
[12/21 15:24:17    334s] 
[12/21 15:24:17    334s] AB Est...
[12/21 15:24:17    334s] OPERPROF: Starting npPlace at level 1, MEM:1667.5M
[12/21 15:24:17    334s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.027, MEM:1689.2M
[12/21 15:24:17    334s] Iteration  4: Skipped, with CDP Off
[12/21 15:24:17    334s] 
[12/21 15:24:17    334s] AB Est...
[12/21 15:24:17    334s] OPERPROF: Starting npPlace at level 1, MEM:1689.2M
[12/21 15:24:17    334s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.026, MEM:1689.2M
[12/21 15:24:17    334s] Iteration  5: Skipped, with CDP Off
[12/21 15:24:17    334s] OPERPROF: Starting npPlace at level 1, MEM:1689.2M
[12/21 15:24:18    334s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/21 15:24:18    334s] No instances found in the vector
[12/21 15:24:18    334s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1689.2M, DRC: 0)
[12/21 15:24:18    334s] 0 (out of 0) MH cells were successfully legalized.
[12/21 15:24:20    336s] Iteration  6: Total net bbox = 1.458e+05 (7.05e+04 7.52e+04)
[12/21 15:24:20    336s]               Est.  stn bbox = 1.698e+05 (8.19e+04 8.79e+04)
[12/21 15:24:20    336s]               cpu = 0:00:02.5 real = 0:00:02.0 mem = 1676.8M
[12/21 15:24:20    336s] OPERPROF: Finished npPlace at level 1, CPU:2.500, REAL:2.555, MEM:1676.8M
[12/21 15:24:20    336s] no activity file in design. spp won't run.
[12/21 15:24:20    336s] NP #FI/FS/SF FL/PI: 1/830/0 4281/0
[12/21 15:24:20    336s] no activity file in design. spp won't run.
[12/21 15:24:20    336s] OPERPROF: Starting npPlace at level 1, MEM:1676.8M
[12/21 15:24:20    336s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/21 15:24:20    336s] No instances found in the vector
[12/21 15:24:20    336s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1676.8M, DRC: 0)
[12/21 15:24:20    336s] 0 (out of 0) MH cells were successfully legalized.
[12/21 15:24:25    341s] Iteration  7: Total net bbox = 1.519e+05 (7.37e+04 7.82e+04)
[12/21 15:24:25    341s]               Est.  stn bbox = 1.772e+05 (8.56e+04 9.16e+04)
[12/21 15:24:25    341s]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 1672.8M
[12/21 15:24:25    341s] OPERPROF: Finished npPlace at level 1, CPU:4.950, REAL:5.352, MEM:1672.8M
[12/21 15:24:26    341s] no activity file in design. spp won't run.
[12/21 15:24:26    341s] NP #FI/FS/SF FL/PI: 1/830/0 4281/0
[12/21 15:24:26    341s] no activity file in design. spp won't run.
[12/21 15:24:26    341s] OPERPROF: Starting npPlace at level 1, MEM:1672.8M
[12/21 15:24:26    342s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/21 15:24:26    342s] No instances found in the vector
[12/21 15:24:26    342s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1672.8M, DRC: 0)
[12/21 15:24:26    342s] 0 (out of 0) MH cells were successfully legalized.
[12/21 15:24:32    347s] Iteration  8: Total net bbox = 1.573e+05 (7.66e+04 8.07e+04)
[12/21 15:24:32    347s]               Est.  stn bbox = 1.827e+05 (8.85e+04 9.42e+04)
[12/21 15:24:32    347s]               cpu = 0:00:05.8 real = 0:00:06.0 mem = 1669.8M
[12/21 15:24:32    347s] OPERPROF: Finished npPlace at level 1, CPU:5.810, REAL:6.215, MEM:1669.8M
[12/21 15:24:32    347s] no activity file in design. spp won't run.
[12/21 15:24:32    347s] NP #FI/FS/SF FL/PI: 1/830/0 4281/0
[12/21 15:24:32    347s] no activity file in design. spp won't run.
[12/21 15:24:32    347s] OPERPROF: Starting npPlace at level 1, MEM:1669.8M
[12/21 15:24:32    347s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/21 15:24:32    347s] No instances found in the vector
[12/21 15:24:32    347s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1669.8M, DRC: 0)
[12/21 15:24:32    347s] 0 (out of 0) MH cells were successfully legalized.
[12/21 15:24:41    356s] Iteration  9: Total net bbox = 1.645e+05 (7.92e+04 8.53e+04)
[12/21 15:24:41    356s]               Est.  stn bbox = 1.900e+05 (9.12e+04 9.88e+04)
[12/21 15:24:41    356s]               cpu = 0:00:08.9 real = 0:00:09.0 mem = 1669.8M
[12/21 15:24:41    356s] OPERPROF: Finished npPlace at level 1, CPU:8.900, REAL:9.326, MEM:1669.8M
[12/21 15:24:41    356s] no activity file in design. spp won't run.
[12/21 15:24:41    356s] NP #FI/FS/SF FL/PI: 1/830/0 4281/0
[12/21 15:24:41    356s] no activity file in design. spp won't run.
[12/21 15:24:41    356s] OPERPROF: Starting npPlace at level 1, MEM:1669.8M
[12/21 15:24:41    356s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/21 15:24:41    356s] No instances found in the vector
[12/21 15:24:41    356s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1669.8M, DRC: 0)
[12/21 15:24:41    356s] 0 (out of 0) MH cells were successfully legalized.
[12/21 15:24:46    361s] Iteration 10: Total net bbox = 1.650e+05 (8.01e+04 8.49e+04)
[12/21 15:24:46    361s]               Est.  stn bbox = 1.903e+05 (9.20e+04 9.83e+04)
[12/21 15:24:46    361s]               cpu = 0:00:04.2 real = 0:00:05.0 mem = 1669.8M
[12/21 15:24:46    361s] OPERPROF: Finished npPlace at level 1, CPU:4.210, REAL:4.410, MEM:1669.8M
[12/21 15:24:46    361s] Move report: Timing Driven Placement moves 4281 insts, mean move: 15.63 um, max move: 209.52 um
[12/21 15:24:46    361s] 	Max move on inst (DCT/bdeg/FE_OFC0_i_SCAN_EN): (721.74, 488.72) --> (605.89, 395.05)
[12/21 15:24:46    361s] no activity file in design. spp won't run.
[12/21 15:24:46    361s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1669.8M
[12/21 15:24:46    361s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1669.8M
[12/21 15:24:46    361s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.002, MEM:1669.8M
[12/21 15:24:46    361s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1669.8M
[12/21 15:24:46    361s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1669.8M
[12/21 15:24:46    361s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.013, MEM:1669.8M
[12/21 15:24:46    361s] 
[12/21 15:24:46    361s] Finished Incremental Placement (cpu=0:00:28.3, real=0:00:30.0, mem=1669.8M)
[12/21 15:24:46    361s] INFO: Running scanReorder auto flow in preCTS: using default reorder.
[12/21 15:24:46    361s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[12/21 15:24:46    361s] Successfully traced 1 scan chain  (total 1574 scan bits).
[12/21 15:24:46    361s] *** Scan Sanity Check Summary:
[12/21 15:24:46    361s] *** 1 scan chain  passed sanity check.
[12/21 15:24:46    361s] INFO: Auto effort scan reorder.
[12/21 15:24:47    361s] *** Summary: Scan Reorder within scan chain
[12/21 15:24:47    361s]         Total scan reorder time: cpu: 0:00:00.7 , real: 0:00:01.0
[12/21 15:24:47    361s] Successfully reordered 1 scan chain .
[12/21 15:24:47    361s] Initial total scan wire length:    25014.340 (floating:    22724.625)
[12/21 15:24:47    361s] Final   total scan wire length:    23830.343 (floating:    21540.627)
[12/21 15:24:47    361s] Improvement:     1183.997   percent  4.73 (floating improvement:     1183.997   percent  5.21)
[12/21 15:24:47    361s] Current max long connection 164.618
[12/21 15:24:47    361s] *** End of ScanReorder (cpu=0:00:00.7, real=0:00:01.0, mem=1861.8M) ***
[12/21 15:24:47    361s] *** Summary: Scan Reorder within scan chain
[12/21 15:24:47    361s] Initial total scan wire length:    25014.340 (floating:    22724.625)
[12/21 15:24:47    361s] Final   total scan wire length:    23830.343 (floating:    21540.627)
[12/21 15:24:47    361s] Improvement:     1183.997   percent  4.73 (floating improvement:     1183.997   percent  5.21)
[12/21 15:24:47    361s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[12/21 15:24:47    361s] Final   scan reorder max long connection:      164.618
[12/21 15:24:47    361s] Total net length = 2.572e+05 (1.342e+05 1.230e+05) (ext = 0.000e+00)
[12/21 15:24:47    361s] *** End of ScanReorder (cpu=0:00:00.7, real=0:00:01.0, mem=1861.8M) ***
[12/21 15:24:47    361s] CongRepair sets shifter mode to gplace
[12/21 15:24:47    361s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1861.8M
[12/21 15:24:47    361s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1861.8M
[12/21 15:24:47    361s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1861.8M
[12/21 15:24:47    361s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:24:47    361s] All LLGs are deleted
[12/21 15:24:47    361s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1861.8M
[12/21 15:24:47    361s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1861.8M
[12/21 15:24:47    361s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1861.8M
[12/21 15:24:47    361s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1861.8M
[12/21 15:24:47    361s] Core basic site is TSM13SITE
[12/21 15:24:49    364s] Fast DP-INIT is on for default
[12/21 15:24:49    364s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:24:49    364s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:2.140, REAL:2.126, MEM:1862.5M
[12/21 15:24:49    364s] OPERPROF:         Starting CMU at level 5, MEM:1862.5M
[12/21 15:24:49    364s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1862.5M
[12/21 15:24:49    364s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:2.140, REAL:2.136, MEM:1862.5M
[12/21 15:24:49    364s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:02.0, mem=1862.5MB).
[12/21 15:24:49    364s] OPERPROF:     Finished DPlace-Init at level 3, CPU:2.150, REAL:2.155, MEM:1862.5M
[12/21 15:24:49    364s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:2.150, REAL:2.155, MEM:1862.5M
[12/21 15:24:49    364s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.2
[12/21 15:24:49    364s] OPERPROF:   Starting RefinePlace at level 2, MEM:1862.5M
[12/21 15:24:49    364s] *** Starting refinePlace (0:06:04 mem=1862.5M) ***
[12/21 15:24:49    364s] Total net bbox length = 1.770e+05 (9.177e+04 8.518e+04) (ext = 5.020e+03)
[12/21 15:24:49    364s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:24:49    364s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1862.5M
[12/21 15:24:49    364s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:1862.5M
[12/21 15:24:49    364s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1862.5M
[12/21 15:24:49    364s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:1862.5M
[12/21 15:24:49    364s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1862.5M
[12/21 15:24:49    364s] Starting refinePlace ...
[12/21 15:24:49    364s] ** Cut row section cpu time 0:00:00.0.
[12/21 15:24:49    364s]    Spread Effort: high, pre-route mode, useDDP on.
[12/21 15:24:49    364s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1862.5MB) @(0:06:04 - 0:06:04).
[12/21 15:24:49    364s] Move report: preRPlace moves 4281 insts, mean move: 1.21 um, max move: 10.76 um
[12/21 15:24:49    364s] 	Max move on inst (DCT/DRU/U172): (328.52, 586.30) --> (337.64, 584.66)
[12/21 15:24:49    364s] 	Length: 19 sites, height: 1 rows, site name: TSM13SITE, cell type: MX4X1
[12/21 15:24:49    364s] wireLenOptFixPriorityInst 0 inst fixed
[12/21 15:24:49    364s] Placement tweakage begins.
[12/21 15:24:49    364s] wire length = 2.160e+05
[12/21 15:24:50    364s] wire length = 2.014e+05
[12/21 15:24:50    364s] Placement tweakage ends.
[12/21 15:24:50    364s] Move report: tweak moves 779 insts, mean move: 5.71 um, max move: 40.02 um
[12/21 15:24:50    364s] 	Max move on inst (DCT/U28): (705.18, 558.83) --> (665.16, 558.83)
[12/21 15:24:50    364s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:01.0, mem=1862.5MB) @(0:06:04 - 0:06:05).
[12/21 15:24:50    364s] 
[12/21 15:24:50    364s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:24:50    365s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:24:50    365s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1862.5MB) @(0:06:05 - 0:06:05).
[12/21 15:24:50    365s] Move report: Detail placement moves 4281 insts, mean move: 2.14 um, max move: 40.26 um
[12/21 15:24:50    365s] 	Max move on inst (DCT/U28): (705.36, 558.76) --> (665.16, 558.83)
[12/21 15:24:50    365s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1862.5MB
[12/21 15:24:50    365s] Statistics of distance of Instance movement in refine placement:
[12/21 15:24:50    365s]   maximum (X+Y) =        40.26 um
[12/21 15:24:50    365s]   inst (DCT/U28) with max move: (705.355, 558.765) -> (665.16, 558.83)
[12/21 15:24:50    365s]   mean    (X+Y) =         2.14 um
[12/21 15:24:50    365s] Summary Report:
[12/21 15:24:50    365s] Instances move: 4281 (out of 4281 movable)
[12/21 15:24:50    365s] Instances flipped: 0
[12/21 15:24:50    365s] Mean displacement: 2.14 um
[12/21 15:24:50    365s] Max displacement: 40.26 um (Instance: DCT/U28) (705.355, 558.765) -> (665.16, 558.83)
[12/21 15:24:50    365s] 	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKINVX1
[12/21 15:24:50    365s] Total instances moved : 4281
[12/21 15:24:50    365s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.960, REAL:0.979, MEM:1862.5M
[12/21 15:24:50    365s] Total net bbox length = 1.627e+05 (7.687e+04 8.585e+04) (ext = 5.050e+03)
[12/21 15:24:50    365s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1862.5MB
[12/21 15:24:50    365s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1862.5MB) @(0:06:04 - 0:06:05).
[12/21 15:24:50    365s] *** Finished refinePlace (0:06:05 mem=1862.5M) ***
[12/21 15:24:50    365s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.2
[12/21 15:24:50    365s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.010, REAL:1.028, MEM:1862.5M
[12/21 15:24:50    365s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.190, REAL:3.213, MEM:1862.5M
[12/21 15:24:50    365s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1862.5M
[12/21 15:24:50    365s] Starting Early Global Route congestion estimation: mem = 1862.5M
[12/21 15:24:50    365s] (I)       Started Loading and Dumping File ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Reading DB...
[12/21 15:24:50    365s] (I)       Read data from FE... (mem=1862.5M)
[12/21 15:24:50    365s] (I)       Read nodes and places... (mem=1862.5M)
[12/21 15:24:50    365s] (I)       Done Read nodes and places (cpu=0.010s, mem=1862.5M)
[12/21 15:24:50    365s] (I)       Read nets... (mem=1862.5M)
[12/21 15:24:50    365s] (I)       Done Read nets (cpu=0.030s, mem=1862.5M)
[12/21 15:24:50    365s] (I)       Done Read data from FE (cpu=0.040s, mem=1862.5M)
[12/21 15:24:50    365s] (I)       before initializing RouteDB syMemory usage = 1862.5 MB
[12/21 15:24:50    365s] (I)       == Non-default Options ==
[12/21 15:24:50    365s] (I)       Maximum routing layer                              : 8
[12/21 15:24:50    365s] (I)       Use non-blocking free Dbs wires                    : false
[12/21 15:24:50    365s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:24:50    365s] (I)       Use row-based GCell size
[12/21 15:24:50    365s] (I)       GCell unit size  : 7380
[12/21 15:24:50    365s] (I)       GCell multiplier : 1
[12/21 15:24:50    365s] (I)       build grid graph
[12/21 15:24:50    365s] (I)       build grid graph start
[12/21 15:24:50    365s] [NR-eGR] Track table information for default rule: 
[12/21 15:24:50    365s] [NR-eGR] METAL1 has no routable track
[12/21 15:24:50    365s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:24:50    365s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:24:50    365s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:24:50    365s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:24:50    365s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:24:50    365s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:24:50    365s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:24:50    365s] (I)       build grid graph end
[12/21 15:24:50    365s] (I)       ===========================================================================
[12/21 15:24:50    365s] (I)       == Report All Rule Vias ==
[12/21 15:24:50    365s] (I)       ===========================================================================
[12/21 15:24:50    365s] (I)        Via Rule : (Default)
[12/21 15:24:50    365s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:24:50    365s] (I)       ---------------------------------------------------------------------------
[12/21 15:24:50    365s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:24:50    365s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:24:50    365s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:24:50    365s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:24:50    365s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:24:50    365s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:24:50    365s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:24:50    365s] (I)       ===========================================================================
[12/21 15:24:50    365s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Num PG vias on layer 2 : 0
[12/21 15:24:50    365s] (I)       Num PG vias on layer 3 : 0
[12/21 15:24:50    365s] (I)       Num PG vias on layer 4 : 0
[12/21 15:24:50    365s] (I)       Num PG vias on layer 5 : 0
[12/21 15:24:50    365s] (I)       Num PG vias on layer 6 : 0
[12/21 15:24:50    365s] (I)       Num PG vias on layer 7 : 0
[12/21 15:24:50    365s] (I)       Num PG vias on layer 8 : 0
[12/21 15:24:50    365s] [NR-eGR] Read 4004 PG shapes
[12/21 15:24:50    365s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:24:50    365s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:24:50    365s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:24:50    365s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:24:50    365s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:24:50    365s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:24:50    365s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:24:50    365s] (I)       readDataFromPlaceDB
[12/21 15:24:50    365s] (I)       Read net information..
[12/21 15:24:50    365s] [NR-eGR] Read numTotalNets=5780  numIgnoredNets=0
[12/21 15:24:50    365s] (I)       Read testcase time = 0.000 seconds
[12/21 15:24:50    365s] 
[12/21 15:24:50    365s] (I)       early_global_route_priority property id does not exist.
[12/21 15:24:50    365s] (I)       Start initializing grid graph
[12/21 15:24:50    365s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:24:50    365s] (I)       End initializing grid graph
[12/21 15:24:50    365s] (I)       Model blockages into capacity
[12/21 15:24:50    365s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:24:50    365s] (I)       Started Modeling ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:24:50    365s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:24:50    365s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:24:50    365s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:24:50    365s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:24:50    365s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:24:50    365s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:24:50    365s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       -- layer congestion ratio --
[12/21 15:24:50    365s] (I)       Layer 1 : 0.100000
[12/21 15:24:50    365s] (I)       Layer 2 : 0.700000
[12/21 15:24:50    365s] (I)       Layer 3 : 0.700000
[12/21 15:24:50    365s] (I)       Layer 4 : 0.700000
[12/21 15:24:50    365s] (I)       Layer 5 : 0.700000
[12/21 15:24:50    365s] (I)       Layer 6 : 0.700000
[12/21 15:24:50    365s] (I)       Layer 7 : 0.700000
[12/21 15:24:50    365s] (I)       Layer 8 : 0.700000
[12/21 15:24:50    365s] (I)       ----------------------------
[12/21 15:24:50    365s] (I)       Number of ignored nets = 0
[12/21 15:24:50    365s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:24:50    365s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:24:50    365s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:24:50    365s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:24:50    365s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:24:50    365s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:24:50    365s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:24:50    365s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:24:50    365s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:24:50    365s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:24:50    365s] (I)       Before initializing Early Global Route syMemory usage = 1862.5 MB
[12/21 15:24:50    365s] (I)       Ndr track 0 does not exist
[12/21 15:24:50    365s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:24:50    365s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:24:50    365s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:24:50    365s] (I)       Site width          :   920  (dbu)
[12/21 15:24:50    365s] (I)       Row height          :  7380  (dbu)
[12/21 15:24:50    365s] (I)       GCell width         :  7380  (dbu)
[12/21 15:24:50    365s] (I)       GCell height        :  7380  (dbu)
[12/21 15:24:50    365s] (I)       Grid                :   287   287     8
[12/21 15:24:50    365s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:24:50    365s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:24:50    365s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:24:50    365s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:24:50    365s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:24:50    365s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:24:50    365s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:24:50    365s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:24:50    365s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:24:50    365s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:24:50    365s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:24:50    365s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:24:50    365s] (I)       --------------------------------------------------------
[12/21 15:24:50    365s] 
[12/21 15:24:50    365s] [NR-eGR] ============ Routing rule table ============
[12/21 15:24:50    365s] [NR-eGR] Rule id: 0  Nets: 5748 
[12/21 15:24:50    365s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:24:50    365s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:24:50    365s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:24:50    365s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:24:50    365s] [NR-eGR] ========================================
[12/21 15:24:50    365s] [NR-eGR] 
[12/21 15:24:50    365s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:24:50    365s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:24:50    365s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:24:50    365s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:24:50    365s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:24:50    365s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:24:50    365s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:24:50    365s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:24:50    365s] (I)       After initializing Early Global Route syMemory usage = 1862.5 MB
[12/21 15:24:50    365s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Reset routing kernel
[12/21 15:24:50    365s] (I)       Started Global Routing ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       ============= Initialization =============
[12/21 15:24:50    365s] (I)       totalPins=20333  totalGlobalPin=19937 (98.05%)
[12/21 15:24:50    365s] (I)       Started Net group 1 ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Started Build MST ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Generate topology with single threads
[12/21 15:24:50    365s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:24:50    365s] [NR-eGR] Layer group 1: route 5748 net(s) in layer range [2, 8]
[12/21 15:24:50    365s] (I)       
[12/21 15:24:50    365s] (I)       ============  Phase 1a Route ============
[12/21 15:24:50    365s] (I)       Started Phase 1a ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Started Pattern routing ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Finished Pattern routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Usage: 52704 = (24698 H, 28006 V) = (4.50% H, 4.92% V) = (9.114e+04um H, 1.033e+05um V)
[12/21 15:24:50    365s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       
[12/21 15:24:50    365s] (I)       ============  Phase 1b Route ============
[12/21 15:24:50    365s] (I)       Started Phase 1b ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Usage: 52704 = (24698 H, 28006 V) = (4.50% H, 4.92% V) = (9.114e+04um H, 1.033e+05um V)
[12/21 15:24:50    365s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.944778e+05um
[12/21 15:24:50    365s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       
[12/21 15:24:50    365s] (I)       ============  Phase 1c Route ============
[12/21 15:24:50    365s] (I)       Started Phase 1c ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Usage: 52704 = (24698 H, 28006 V) = (4.50% H, 4.92% V) = (9.114e+04um H, 1.033e+05um V)
[12/21 15:24:50    365s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       
[12/21 15:24:50    365s] (I)       ============  Phase 1d Route ============
[12/21 15:24:50    365s] (I)       Started Phase 1d ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Usage: 52704 = (24698 H, 28006 V) = (4.50% H, 4.92% V) = (9.114e+04um H, 1.033e+05um V)
[12/21 15:24:50    365s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       
[12/21 15:24:50    365s] (I)       ============  Phase 1e Route ============
[12/21 15:24:50    365s] (I)       Started Phase 1e ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Started Route legalization ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Usage: 52704 = (24698 H, 28006 V) = (4.50% H, 4.92% V) = (9.114e+04um H, 1.033e+05um V)
[12/21 15:24:50    365s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.944778e+05um
[12/21 15:24:50    365s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Started Layer assignment ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Running layer assignment with 1 threads
[12/21 15:24:50    365s] (I)       Finished Layer assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Finished Net group 1 ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       
[12/21 15:24:50    365s] (I)       ============  Phase 1l Route ============
[12/21 15:24:50    365s] (I)       Started Phase 1l ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       
[12/21 15:24:50    365s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:24:50    365s] [NR-eGR]                        OverCon            
[12/21 15:24:50    365s] [NR-eGR]                         #Gcell     %Gcell
[12/21 15:24:50    365s] [NR-eGR]       Layer                (2)    OverCon 
[12/21 15:24:50    365s] [NR-eGR] ----------------------------------------------
[12/21 15:24:50    365s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/21 15:24:50    365s] [NR-eGR]  METAL2  (2)         3( 0.02%)   ( 0.02%) 
[12/21 15:24:50    365s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/21 15:24:50    365s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/21 15:24:50    365s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/21 15:24:50    365s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/21 15:24:50    365s] [NR-eGR]  METAL7  (7)        11( 0.05%)   ( 0.05%) 
[12/21 15:24:50    365s] [NR-eGR]  METAL8  (8)         1( 0.00%)   ( 0.00%) 
[12/21 15:24:50    365s] [NR-eGR] ----------------------------------------------
[12/21 15:24:50    365s] [NR-eGR] Total               15( 0.01%)   ( 0.01%) 
[12/21 15:24:50    365s] [NR-eGR] 
[12/21 15:24:50    365s] (I)       Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:24:50    365s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:24:50    365s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:24:50    365s] Early Global Route congestion estimation runtime: 0.33 seconds, mem = 1862.5M
[12/21 15:24:50    365s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.330, REAL:0.330, MEM:1862.5M
[12/21 15:24:50    365s] OPERPROF: Starting HotSpotCal at level 1, MEM:1862.5M
[12/21 15:24:50    365s] [hotspot] +------------+---------------+---------------+
[12/21 15:24:50    365s] [hotspot] |            |   max hotspot | total hotspot |
[12/21 15:24:50    365s] [hotspot] +------------+---------------+---------------+
[12/21 15:24:50    365s] [hotspot] | normalized |          0.00 |          0.00 |
[12/21 15:24:50    365s] [hotspot] +------------+---------------+---------------+
[12/21 15:24:50    365s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/21 15:24:50    365s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/21 15:24:50    365s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.008, MEM:1862.5M
[12/21 15:24:50    365s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1862.5M
[12/21 15:24:50    365s] Starting Early Global Route wiring: mem = 1862.5M
[12/21 15:24:50    365s] (I)       ============= track Assignment ============
[12/21 15:24:50    365s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Started Track Assignment ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 15:24:50    365s] (I)       Running track assignment with 1 threads
[12/21 15:24:50    365s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] (I)       Run Multi-thread track assignment
[12/21 15:24:50    365s] (I)       Finished Track Assignment ( CPU: 0.17 sec, Real: 0.20 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] [NR-eGR] Started Export DB wires ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] [NR-eGR] Started Export all nets ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] [NR-eGR] Finished Export all nets ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] [NR-eGR] Started Set wire vias ( Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] [NR-eGR] Finished Export DB wires ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1862.49 MB )
[12/21 15:24:50    365s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:24:50    365s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20253
[12/21 15:24:50    365s] [NR-eGR] METAL2  (2V) length: 7.375857e+04um, number of vias: 30227
[12/21 15:24:50    365s] [NR-eGR] METAL3  (3H) length: 8.136404e+04um, number of vias: 1926
[12/21 15:24:50    365s] [NR-eGR] METAL4  (4V) length: 2.953905e+04um, number of vias: 407
[12/21 15:24:50    365s] [NR-eGR] METAL5  (5H) length: 1.023045e+04um, number of vias: 90
[12/21 15:24:50    365s] [NR-eGR] METAL6  (6V) length: 3.555315e+03um, number of vias: 40
[12/21 15:24:50    365s] [NR-eGR] METAL7  (7H) length: 2.371335e+03um, number of vias: 42
[12/21 15:24:50    365s] [NR-eGR] METAL8  (8V) length: 4.859650e+02um, number of vias: 0
[12/21 15:24:50    365s] [NR-eGR] Total length: 2.013047e+05um, number of vias: 52985
[12/21 15:24:50    365s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:24:50    365s] [NR-eGR] Total eGR-routed clock nets wire length: 1.079193e+04um 
[12/21 15:24:50    365s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:24:50    365s] Early Global Route wiring runtime: 0.27 seconds, mem = 1665.5M
[12/21 15:24:50    365s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.270, REAL:0.327, MEM:1665.5M
[12/21 15:24:50    365s] 0 delay mode for cte disabled.
[12/21 15:24:50    365s] SKP cleared!
[12/21 15:24:50    365s] 
[12/21 15:24:50    365s] *** Finished incrementalPlace (cpu=0:00:33.7, real=0:00:35.0)***
[12/21 15:24:50    365s] All LLGs are deleted
[12/21 15:24:50    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1665.5M
[12/21 15:24:50    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1665.5M
[12/21 15:24:50    365s] Start to check current routing status for nets...
[12/21 15:24:50    365s] All nets are already routed correctly.
[12/21 15:24:50    365s] End to check current routing status for nets (mem=1665.5M)
[12/21 15:24:50    365s] Extraction called for design 'CHIP' of instances=5112 and nets=5796 using extraction engine 'preRoute' .
[12/21 15:24:50    365s] PreRoute RC Extraction called for design CHIP.
[12/21 15:24:50    365s] RC Extraction called in multi-corner(1) mode.
[12/21 15:24:50    365s] RCMode: PreRoute
[12/21 15:24:50    365s]       RC Corner Indexes            0   
[12/21 15:24:50    365s] Capacitance Scaling Factor   : 1.00000 
[12/21 15:24:50    365s] Resistance Scaling Factor    : 1.00000 
[12/21 15:24:50    365s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 15:24:50    365s] Clock Res. Scaling Factor    : 1.00000 
[12/21 15:24:50    365s] Shrink Factor                : 1.00000
[12/21 15:24:50    365s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 15:24:50    365s] Using capacitance table file ...
[12/21 15:24:50    365s] LayerId::1 widthSet size::4
[12/21 15:24:50    365s] LayerId::2 widthSet size::4
[12/21 15:24:50    365s] LayerId::3 widthSet size::4
[12/21 15:24:50    365s] LayerId::4 widthSet size::4
[12/21 15:24:50    365s] LayerId::5 widthSet size::4
[12/21 15:24:50    365s] LayerId::6 widthSet size::4
[12/21 15:24:50    365s] LayerId::7 widthSet size::5
[12/21 15:24:50    365s] LayerId::8 widthSet size::3
[12/21 15:24:50    365s] Updating RC grid for preRoute extraction ...
[12/21 15:24:50    365s] Initializing multi-corner capacitance tables ... 
[12/21 15:24:50    365s] Initializing multi-corner resistance tables ...
[12/21 15:24:51    365s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:24:51    365s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.272743 ; uaWl: 1.000000 ; uaWlH: 0.229414 ; aWlH: 0.000000 ; Pmax: 0.824000 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:24:51    365s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1665.492M)
[12/21 15:24:51    366s] Compute RC Scale Done ...
[12/21 15:24:51    366s] **optDesign ... cpu = 0:01:39, real = 0:01:41, mem = 1129.0M, totSessionCpu=0:06:06 **
[12/21 15:24:51    366s] #################################################################################
[12/21 15:24:51    366s] # Design Stage: PreRoute
[12/21 15:24:51    366s] # Design Name: CHIP
[12/21 15:24:51    366s] # Design Mode: 130nm
[12/21 15:24:51    366s] # Analysis Mode: MMMC Non-OCV 
[12/21 15:24:51    366s] # Parasitics Mode: No SPEF/RCDB
[12/21 15:24:51    366s] # Signoff Settings: SI Off 
[12/21 15:24:51    366s] #################################################################################
[12/21 15:24:52    366s] Calculate delays in BcWc mode...
[12/21 15:24:52    366s] Topological Sorting (REAL = 0:00:00.0, MEM = 1655.5M, InitMEM = 1655.5M)
[12/21 15:24:52    366s] Start delay calculation (fullDC) (1 T). (MEM=1655.52)
[12/21 15:24:52    367s] End AAE Lib Interpolated Model. (MEM=1671.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:24:53    368s] Total number of fetched objects 5780
[12/21 15:24:54    368s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[12/21 15:24:54    368s] End delay calculation. (MEM=1692.1 CPU=0:00:01.5 REAL=0:00:02.0)
[12/21 15:24:54    368s] End delay calculation (fullDC). (MEM=1692.1 CPU=0:00:01.9 REAL=0:00:02.0)
[12/21 15:24:54    368s] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 1692.1M) ***
[12/21 15:24:54    369s] Deleting Lib Analyzer.
[12/21 15:24:54    369s] Begin: GigaOpt DRV Optimization
[12/21 15:24:54    369s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[12/21 15:24:54    369s] Info: 32 io nets excluded
[12/21 15:24:54    369s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:24:54    369s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:09.3/0:30:50.0 (0.2), mem = 1708.1M
[12/21 15:24:54    369s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.6
[12/21 15:24:54    369s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:24:54    369s] ### Creating PhyDesignMc. totSessionCpu=0:06:09 mem=1708.1M
[12/21 15:24:54    369s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/21 15:24:54    369s] OPERPROF: Starting DPlace-Init at level 1, MEM:1708.1M
[12/21 15:24:54    369s] #spOpts: N=130 minPadR=1.1 
[12/21 15:24:54    369s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1708.1M
[12/21 15:24:54    369s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1708.1M
[12/21 15:24:54    369s] Core basic site is TSM13SITE
[12/21 15:24:54    369s] Fast DP-INIT is on for default
[12/21 15:24:54    369s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:24:54    369s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.027, MEM:1724.1M
[12/21 15:24:54    369s] OPERPROF:     Starting CMU at level 3, MEM:1724.1M
[12/21 15:24:54    369s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1724.1M
[12/21 15:24:54    369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1724.1M
[12/21 15:24:54    369s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1724.1MB).
[12/21 15:24:54    369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1724.1M
[12/21 15:24:54    369s] TotalInstCnt at PhyDesignMc Initialization: 4,281
[12/21 15:24:54    369s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:09 mem=1724.1M
[12/21 15:24:54    369s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:24:54    369s] 
[12/21 15:24:54    369s] Creating Lib Analyzer ...
[12/21 15:24:54    369s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:24:54    369s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:24:54    369s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:24:54    369s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:24:54    369s] 
[12/21 15:24:54    369s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:24:57    372s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:12 mem=1724.1M
[12/21 15:24:57    372s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:12 mem=1724.1M
[12/21 15:24:57    372s] Creating Lib Analyzer, finished. 
[12/21 15:24:57    372s] 
[12/21 15:24:57    372s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/21 15:24:57    372s] ### Creating LA Mngr. totSessionCpu=0:06:12 mem=1724.1M
[12/21 15:24:57    372s] ### Creating LA Mngr, finished. totSessionCpu=0:06:12 mem=1724.1M
[12/21 15:25:00    375s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1743.2M
[12/21 15:25:00    375s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1743.2M
[12/21 15:25:00    375s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:25:00    375s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/21 15:25:00    375s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:25:00    375s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/21 15:25:00    375s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:25:00    375s] Info: violation cost 2.297816 (cap = 1.969983, tran = 0.327833, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:25:00    375s] |     3|     6|    -0.11|    23|    23|    -0.01|   112|   112|     0|     0|    -0.23|    -1.45|       0|       0|       0|  74.11|          |         |
[12/21 15:25:02    376s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:25:02    376s] |     0|     0|     0.00|     0|     0|     0.00|   112|   112|     0|     0|    -0.23|    -1.45|      16|       0|       8|  74.20| 0:00:02.0|  1757.3M|
[12/21 15:25:02    376s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:25:02    376s] |     0|     0|     0.00|     0|     0|     0.00|   112|   112|     0|     0|    -0.23|    -1.45|       0|       0|       0|  74.20| 0:00:00.0|  1757.3M|
[12/21 15:25:02    376s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:25:02    376s] Bottom Preferred Layer:
[12/21 15:25:02    376s]     None
[12/21 15:25:02    376s] Via Pillar Rule:
[12/21 15:25:02    376s]     None
[12/21 15:25:02    376s] 
[12/21 15:25:02    376s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:02.0 mem=1757.3M) ***
[12/21 15:25:02    376s] 
[12/21 15:25:02    376s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:       Starting CMU at level 4, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.041, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.059, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.059, MEM:1757.3M
[12/21 15:25:02    376s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.3
[12/21 15:25:02    376s] OPERPROF: Starting RefinePlace at level 1, MEM:1757.3M
[12/21 15:25:02    376s] *** Starting refinePlace (0:06:17 mem=1757.3M) ***
[12/21 15:25:02    376s] Total net bbox length = 1.627e+05 (7.687e+04 8.587e+04) (ext = 5.050e+03)
[12/21 15:25:02    376s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:25:02    376s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:1757.3M
[12/21 15:25:02    376s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1757.3M
[12/21 15:25:02    376s] Starting refinePlace ...
[12/21 15:25:02    376s]   Spread Effort: high, pre-route mode, useDDP on.
[12/21 15:25:02    376s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1757.3MB) @(0:06:17 - 0:06:17).
[12/21 15:25:02    376s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:25:02    376s] wireLenOptFixPriorityInst 0 inst fixed
[12/21 15:25:02    376s] 
[12/21 15:25:02    376s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:25:02    377s] Move report: legalization moves 21 insts, mean move: 3.11 um, max move: 7.84 um
[12/21 15:25:02    377s] 	Max move on inst (DCT/acf/mult_f/mult_98/FE_OFC181_n269): (381.80, 658.46) --> (382.26, 651.08)
[12/21 15:25:02    377s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1757.3MB) @(0:06:17 - 0:06:17).
[12/21 15:25:02    377s] Move report: Detail placement moves 21 insts, mean move: 3.11 um, max move: 7.84 um
[12/21 15:25:02    377s] 	Max move on inst (DCT/acf/mult_f/mult_98/FE_OFC181_n269): (381.80, 658.46) --> (382.26, 651.08)
[12/21 15:25:02    377s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1757.3MB
[12/21 15:25:02    377s] Statistics of distance of Instance movement in refine placement:
[12/21 15:25:02    377s]   maximum (X+Y) =         7.84 um
[12/21 15:25:02    377s]   inst (DCT/acf/mult_f/mult_98/FE_OFC181_n269) with max move: (381.8, 658.46) -> (382.26, 651.08)
[12/21 15:25:02    377s]   mean    (X+Y) =         3.11 um
[12/21 15:25:02    377s] Summary Report:
[12/21 15:25:02    377s] Instances move: 21 (out of 4297 movable)
[12/21 15:25:02    377s] Instances flipped: 0
[12/21 15:25:02    377s] Mean displacement: 3.11 um
[12/21 15:25:02    377s] Max displacement: 7.84 um (Instance: DCT/acf/mult_f/mult_98/FE_OFC181_n269) (381.8, 658.46) -> (382.26, 651.08)
[12/21 15:25:02    377s] 	Length: 4 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKBUFX2
[12/21 15:25:02    377s] Total instances moved : 21
[12/21 15:25:02    377s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.170, REAL:0.173, MEM:1757.3M
[12/21 15:25:02    377s] Total net bbox length = 1.628e+05 (7.687e+04 8.590e+04) (ext = 5.050e+03)
[12/21 15:25:02    377s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1757.3MB
[12/21 15:25:02    377s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1757.3MB) @(0:06:17 - 0:06:17).
[12/21 15:25:02    377s] *** Finished refinePlace (0:06:17 mem=1757.3M) ***
[12/21 15:25:02    377s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.3
[12/21 15:25:02    377s] OPERPROF: Finished RefinePlace at level 1, CPU:0.200, REAL:0.202, MEM:1757.3M
[12/21 15:25:02    377s] *** maximum move = 7.84 um ***
[12/21 15:25:02    377s] *** Finished re-routing un-routed nets (1757.3M) ***
[12/21 15:25:02    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:1757.3M
[12/21 15:25:02    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1757.3M
[12/21 15:25:02    377s] OPERPROF:     Starting CMU at level 3, MEM:1757.3M
[12/21 15:25:02    377s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1757.3M
[12/21 15:25:02    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:1757.3M
[12/21 15:25:02    377s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1757.3M
[12/21 15:25:02    377s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1757.3M
[12/21 15:25:02    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1757.3M
[12/21 15:25:02    377s] 
[12/21 15:25:02    377s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1757.3M) ***
[12/21 15:25:02    377s] TotalInstCnt at PhyDesignMc Destruction: 4,297
[12/21 15:25:02    377s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.6
[12/21 15:25:02    377s] *** DrvOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:06:17.3/0:30:58.0 (0.2), mem = 1738.2M
[12/21 15:25:02    377s] 
[12/21 15:25:02    377s] =============================================================================================
[12/21 15:25:02    377s]  Step TAT Report for DrvOpt #3
[12/21 15:25:02    377s] =============================================================================================
[12/21 15:25:02    377s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:25:02    377s] ---------------------------------------------------------------------------------------------
[12/21 15:25:02    377s] [ RefinePlace            ]      1   0:00:00.5  (   6.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/21 15:25:02    377s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.1
[12/21 15:25:02    377s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  33.3 % )     0:00:02.7 /  0:00:02.7    1.0
[12/21 15:25:02    377s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:25:02    377s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/21 15:25:02    377s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:02.7 /  0:00:02.8    1.0
[12/21 15:25:02    377s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:25:02    377s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/21 15:25:02    377s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:25:02    377s] [ OptEval                ]      1   0:00:00.9  (  10.9 % )     0:00:00.9 /  0:00:00.8    1.0
[12/21 15:25:02    377s] [ OptCommit              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/21 15:25:02    377s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:25:02    377s] [ PostCommitDelayCalc    ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:25:02    377s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[12/21 15:25:02    377s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.3
[12/21 15:25:02    377s] [ MISC                   ]          0:00:03.5  (  43.3 % )     0:00:03.5 /  0:00:03.5    1.0
[12/21 15:25:02    377s] ---------------------------------------------------------------------------------------------
[12/21 15:25:02    377s]  DrvOpt #3 TOTAL                    0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:08.0    1.0
[12/21 15:25:02    377s] ---------------------------------------------------------------------------------------------
[12/21 15:25:02    377s] 
[12/21 15:25:02    377s] End: GigaOpt DRV Optimization
[12/21 15:25:02    377s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/21 15:25:02    377s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1688.2M
[12/21 15:25:02    377s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1688.2M
[12/21 15:25:02    377s] 
------------------------------------------------------------
     Summary (cpu=0.13min real=0.13min mem=1688.2M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.232  | -0.232  |  3.412  |  0.229  |   N/A   |  0.000  |
|           TNS (ns):| -1.454  | -1.454  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   21    |   21    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -60     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.195%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:50, real = 0:01:52, mem = 1184.0M, totSessionCpu=0:06:18 **
[12/21 15:25:03    377s] *** Timing NOT met, worst failing slack is -0.232
[12/21 15:25:03    377s] *** Check timing (0:00:00.0)
[12/21 15:25:03    377s] Deleting Lib Analyzer.
[12/21 15:25:03    377s] Begin: GigaOpt Optimization in WNS mode
[12/21 15:25:03    377s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[12/21 15:25:03    377s] Info: 32 io nets excluded
[12/21 15:25:03    377s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:25:03    377s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:17.8/0:30:58.5 (0.2), mem = 1688.2M
[12/21 15:25:03    377s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.7
[12/21 15:25:03    377s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:25:03    377s] ### Creating PhyDesignMc. totSessionCpu=0:06:18 mem=1688.2M
[12/21 15:25:03    377s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/21 15:25:03    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:1688.2M
[12/21 15:25:03    377s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:25:03    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1688.2M
[12/21 15:25:03    377s] OPERPROF:     Starting CMU at level 3, MEM:1688.2M
[12/21 15:25:03    377s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1688.2M
[12/21 15:25:03    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1688.2M
[12/21 15:25:03    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1688.2MB).
[12/21 15:25:03    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1688.2M
[12/21 15:25:03    377s] TotalInstCnt at PhyDesignMc Initialization: 4,297
[12/21 15:25:03    377s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:18 mem=1688.2M
[12/21 15:25:03    377s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:25:03    377s] 
[12/21 15:25:03    377s] Creating Lib Analyzer ...
[12/21 15:25:03    377s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:25:03    377s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:25:03    377s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:25:03    377s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:25:03    377s] 
[12/21 15:25:03    377s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:25:06    381s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:21 mem=1688.2M
[12/21 15:25:06    381s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:21 mem=1688.2M
[12/21 15:25:06    381s] Creating Lib Analyzer, finished. 
[12/21 15:25:06    381s] 
[12/21 15:25:06    381s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.8500} {8, 0.071, 0.8500} 
[12/21 15:25:06    381s] ### Creating LA Mngr. totSessionCpu=0:06:21 mem=1688.2M
[12/21 15:25:06    381s] ### Creating LA Mngr, finished. totSessionCpu=0:06:21 mem=1688.2M
[12/21 15:25:12    387s] *info: 32 io nets excluded
[12/21 15:25:12    387s] *info: 2 clock nets excluded
[12/21 15:25:12    387s] *info: 2 special nets excluded.
[12/21 15:25:12    387s] *info: 16 no-driver nets excluded.
[12/21 15:25:14    389s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.80427.1
[12/21 15:25:15    390s] PathGroup :  in2out  TargetSlack : 0.0352 
[12/21 15:25:15    390s] PathGroup :  in2reg  TargetSlack : 0.0352 
[12/21 15:25:15    390s] PathGroup :  reg2out  TargetSlack : 0.0352 
[12/21 15:25:15    390s] PathGroup :  reg2reg  TargetSlack : 0.0352 
[12/21 15:25:15    390s] ** GigaOpt Optimizer WNS Slack -0.232 TNS Slack -1.454 Density 74.20
[12/21 15:25:15    390s] Optimizer WNS Pass 0
[12/21 15:25:15    390s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.229 TNS 0.000; reg2reg* WNS -0.232 TNS -1.454; HEPG WNS -0.232 TNS -1.454; all paths WNS -0.232 TNS -1.454
[12/21 15:25:15    390s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1707.3M
[12/21 15:25:15    390s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1707.3M
[12/21 15:25:15    390s] Active Path Group: reg2reg  
[12/21 15:25:15    390s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:25:15    390s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[12/21 15:25:15    390s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:25:15    390s] |  -0.232|   -0.232|  -1.454|   -1.454|    74.20%|   0:00:00.0| 1707.3M|av_func_mode_max|  reg2reg| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:25:16    391s] |  -0.085|   -0.085|  -0.867|   -0.867|    74.31%|   0:00:01.0| 1753.0M|av_func_mode_max|  reg2reg| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:25:17    391s] |  -0.082|   -0.082|  -0.603|   -0.603|    74.31%|   0:00:01.0| 1753.0M|av_func_mode_max|  reg2reg| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:25:17    391s] |  -0.058|   -0.058|  -0.512|   -0.512|    74.38%|   0:00:00.0| 1753.0M|av_func_mode_max|  reg2reg| DCT/acf/toACC2_reg_17_/D                           |
[12/21 15:25:17    392s] |  -0.040|   -0.040|  -0.142|   -0.142|    74.45%|   0:00:00.0| 1756.1M|av_func_mode_max|  reg2reg| DCT/acf/mult_c/CLK1_r_REG1_S2/D                    |
[12/21 15:25:18    393s] |  -0.023|   -0.023|  -0.065|   -0.065|    74.52%|   0:00:01.0| 1756.1M|av_func_mode_max|  reg2reg| DCT/DRU/ToACF_reg_16_/D                            |
[12/21 15:25:18    393s] |  -0.022|   -0.022|  -0.022|   -0.022|    74.59%|   0:00:00.0| 1756.1M|av_func_mode_max|  reg2reg| DCT/acf/toACC3_reg_17_/D                           |
[12/21 15:25:18    393s] |   0.002|    0.002|   0.000|    0.000|    74.60%|   0:00:00.0| 1756.1M|av_func_mode_max|  reg2reg| DCT/acf/toACC1_reg_17_/D                           |
[12/21 15:25:19    393s] |   0.026|    0.012|   0.000|    0.000|    74.63%|   0:00:01.0| 1756.1M|av_func_mode_max|  reg2reg| DCT/acf/toACC3_reg_18_/D                           |
[12/21 15:25:19    393s] |   0.049|    0.012|   0.000|    0.000|    74.63%|   0:00:00.0| 1756.1M|av_func_mode_max|  reg2reg| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:25:19    393s] |   0.049|    0.012|   0.000|    0.000|    74.63%|   0:00:00.0| 1756.1M|av_func_mode_max|  reg2reg| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:25:19    393s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:25:19    393s] 
[12/21 15:25:19    393s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:04.0 mem=1756.1M) ***
[12/21 15:25:19    393s] Active Path Group: in2out in2reg reg2out default 
[12/21 15:25:19    393s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:25:19    393s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[12/21 15:25:19    393s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:25:19    393s] |   0.012|    0.012|   0.000|    0.000|    74.63%|   0:00:00.0| 1756.1M|av_func_mode_max|  reg2out| Z[1]                                               |
[12/21 15:25:19    393s] |   0.053|    0.049|   0.000|    0.000|    74.63%|   0:00:00.0| 1756.1M|              NA|       NA| NA                                                 |
[12/21 15:25:19    393s] |   0.053|    0.049|   0.000|    0.000|    74.63%|   0:00:00.0| 1756.1M|av_func_mode_max|       NA| NA                                                 |
[12/21 15:25:19    393s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:25:19    393s] 
[12/21 15:25:19    393s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1756.1M) ***
[12/21 15:25:19    393s] 
[12/21 15:25:19    393s] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:04.0 mem=1756.1M) ***
[12/21 15:25:19    393s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.252 TNS 0.000; reg2reg* WNS 0.049 TNS 0.000; HEPG WNS 0.049 TNS 0.000; all paths WNS 0.049 TNS 0.000
[12/21 15:25:19    393s] ** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 74.63
[12/21 15:25:19    393s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.80427.1
[12/21 15:25:19    393s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF:       Starting CMU at level 4, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.057, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.057, MEM:1756.1M
[12/21 15:25:19    393s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.4
[12/21 15:25:19    393s] OPERPROF: Starting RefinePlace at level 1, MEM:1756.1M
[12/21 15:25:19    393s] *** Starting refinePlace (0:06:34 mem=1756.1M) ***
[12/21 15:25:19    393s] Total net bbox length = 1.633e+05 (7.722e+04 8.612e+04) (ext = 5.050e+03)
[12/21 15:25:19    393s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:25:19    393s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:1756.1M
[12/21 15:25:19    393s] default core: bins with density > 0.750 = 51.52 % ( 68 / 132 )
[12/21 15:25:19    393s] Density distribution unevenness ratio = 3.736%
[12/21 15:25:19    393s] RPlace IncrNP Skipped
[12/21 15:25:19    393s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1756.1MB) @(0:06:34 - 0:06:34).
[12/21 15:25:19    393s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.006, MEM:1756.1M
[12/21 15:25:19    393s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1756.1M
[12/21 15:25:19    394s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:1756.1M
[12/21 15:25:19    394s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1756.1M
[12/21 15:25:19    394s] Starting refinePlace ...
[12/21 15:25:19    394s] ** Cut row section cpu time 0:00:00.0.
[12/21 15:25:19    394s]    Spread Effort: high, pre-route mode, useDDP on.
[12/21 15:25:19    394s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1756.1MB) @(0:06:34 - 0:06:34).
[12/21 15:25:19    394s] Move report: preRPlace moves 225 insts, mean move: 2.22 um, max move: 8.29 um
[12/21 15:25:19    394s] 	Max move on inst (DCT/DRU/add_57/FE_RC_15_0): (398.36, 580.97) --> (402.96, 577.28)
[12/21 15:25:19    394s] 	Length: 9 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2BX4
[12/21 15:25:19    394s] wireLenOptFixPriorityInst 0 inst fixed
[12/21 15:25:19    394s] 
[12/21 15:25:19    394s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:25:19    394s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:25:19    394s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1756.1MB) @(0:06:34 - 0:06:34).
[12/21 15:25:19    394s] Move report: Detail placement moves 225 insts, mean move: 2.22 um, max move: 8.29 um
[12/21 15:25:19    394s] 	Max move on inst (DCT/DRU/add_57/FE_RC_15_0): (398.36, 580.97) --> (402.96, 577.28)
[12/21 15:25:19    394s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1756.1MB
[12/21 15:25:19    394s] Statistics of distance of Instance movement in refine placement:
[12/21 15:25:19    394s]   maximum (X+Y) =         8.29 um
[12/21 15:25:19    394s]   inst (DCT/DRU/add_57/FE_RC_15_0) with max move: (398.36, 580.97) -> (402.96, 577.28)
[12/21 15:25:19    394s]   mean    (X+Y) =         2.22 um
[12/21 15:25:19    394s] Summary Report:
[12/21 15:25:19    394s] Instances move: 225 (out of 4367 movable)
[12/21 15:25:19    394s] Instances flipped: 0
[12/21 15:25:19    394s] Mean displacement: 2.22 um
[12/21 15:25:19    394s] Max displacement: 8.29 um (Instance: DCT/DRU/add_57/FE_RC_15_0) (398.36, 580.97) -> (402.96, 577.28)
[12/21 15:25:19    394s] 	Length: 9 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2BX4
[12/21 15:25:19    394s] Total instances moved : 225
[12/21 15:25:19    394s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.220, REAL:0.220, MEM:1756.1M
[12/21 15:25:19    394s] Total net bbox length = 1.637e+05 (7.741e+04 8.627e+04) (ext = 5.050e+03)
[12/21 15:25:19    394s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1756.1MB
[12/21 15:25:19    394s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1756.1MB) @(0:06:34 - 0:06:34).
[12/21 15:25:19    394s] *** Finished refinePlace (0:06:34 mem=1756.1M) ***
[12/21 15:25:19    394s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.4
[12/21 15:25:19    394s] OPERPROF: Finished RefinePlace at level 1, CPU:0.260, REAL:0.260, MEM:1756.1M
[12/21 15:25:19    394s] *** maximum move = 8.29 um ***
[12/21 15:25:19    394s] *** Finished re-routing un-routed nets (1756.1M) ***
[12/21 15:25:19    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:1756.1M
[12/21 15:25:19    394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1756.1M
[12/21 15:25:19    394s] OPERPROF:     Starting CMU at level 3, MEM:1756.1M
[12/21 15:25:19    394s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1756.1M
[12/21 15:25:19    394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:1756.1M
[12/21 15:25:19    394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:1756.1M
[12/21 15:25:19    394s] 
[12/21 15:25:19    394s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1756.1M) ***
[12/21 15:25:19    394s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.80427.1
[12/21 15:25:19    394s] ** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 74.63
[12/21 15:25:19    394s] Bottom Preferred Layer:
[12/21 15:25:19    394s]     None
[12/21 15:25:19    394s] Via Pillar Rule:
[12/21 15:25:19    394s]     None
[12/21 15:25:19    394s] 
[12/21 15:25:19    394s] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=1756.1M) ***
[12/21 15:25:19    394s] 
[12/21 15:25:19    394s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.80427.1
[12/21 15:25:19    394s] TotalInstCnt at PhyDesignMc Destruction: 4,367
[12/21 15:25:19    394s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.7
[12/21 15:25:19    394s] *** SetupOpt [finish] : cpu/real = 0:00:16.7/0:00:16.8 (1.0), totSession cpu/real = 0:06:34.5/0:31:15.3 (0.2), mem = 1737.0M
[12/21 15:25:19    394s] 
[12/21 15:25:19    394s] =============================================================================================
[12/21 15:25:19    394s]  Step TAT Report for WnsOpt #1
[12/21 15:25:19    394s] =============================================================================================
[12/21 15:25:19    394s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:25:19    394s] ---------------------------------------------------------------------------------------------
[12/21 15:25:19    394s] [ RefinePlace            ]      1   0:00:00.5  (   3.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/21 15:25:19    394s] [ SlackTraversorInit     ]      2   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 15:25:19    394s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  18.9 % )     0:00:03.2 /  0:00:03.2    1.0
[12/21 15:25:19    394s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:25:19    394s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:25:19    394s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:03.2 /  0:00:03.2    1.0
[12/21 15:25:19    394s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:25:19    394s] [ TransformInit          ]      1   0:00:08.5  (  50.8 % )     0:00:08.5 /  0:00:08.5    1.0
[12/21 15:25:19    394s] [ OptSingleIteration     ]     14   0:00:00.0  (   0.2 % )     0:00:03.1 /  0:00:03.1    1.0
[12/21 15:25:19    394s] [ OptGetWeight           ]     14   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 15:25:19    394s] [ OptEval                ]     14   0:00:02.0  (  11.8 % )     0:00:02.0 /  0:00:02.0    1.0
[12/21 15:25:19    394s] [ OptCommit              ]     14   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:25:19    394s] [ IncrTimingUpdate       ]     20   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 15:25:19    394s] [ PostCommitDelayCalc    ]     15   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 15:25:19    394s] [ SetupOptGetWorkingSet  ]     40   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.8
[12/21 15:25:19    394s] [ SetupOptGetActiveNode  ]     40   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:25:19    394s] [ SetupOptSlackGraph     ]     14   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 15:25:19    394s] [ MISC                   ]          0:00:01.0  (   6.0 % )     0:00:01.0 /  0:00:01.0    1.0
[12/21 15:25:19    394s] ---------------------------------------------------------------------------------------------
[12/21 15:25:19    394s]  WnsOpt #1 TOTAL                    0:00:16.8  ( 100.0 % )     0:00:16.8 /  0:00:16.7    1.0
[12/21 15:25:19    394s] ---------------------------------------------------------------------------------------------
[12/21 15:25:19    394s] 
[12/21 15:25:19    394s] End: GigaOpt Optimization in WNS mode
[12/21 15:25:19    394s] *** Timing Is met
[12/21 15:25:19    394s] *** Check timing (0:00:00.0)
[12/21 15:25:19    394s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/21 15:25:19    394s] Info: 32 io nets excluded
[12/21 15:25:19    394s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:25:19    394s] ### Creating LA Mngr. totSessionCpu=0:06:35 mem=1688.0M
[12/21 15:25:19    394s] ### Creating LA Mngr, finished. totSessionCpu=0:06:35 mem=1688.0M
[12/21 15:25:19    394s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:25:19    394s] ### Creating PhyDesignMc. totSessionCpu=0:06:35 mem=1707.1M
[12/21 15:25:19    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:1707.1M
[12/21 15:25:19    394s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:25:20    394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1707.1M
[12/21 15:25:20    394s] OPERPROF:     Starting CMU at level 3, MEM:1707.1M
[12/21 15:25:20    394s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1707.1M
[12/21 15:25:20    394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1707.1M
[12/21 15:25:20    394s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1707.1MB).
[12/21 15:25:20    394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:1707.1M
[12/21 15:25:20    394s] TotalInstCnt at PhyDesignMc Initialization: 4,367
[12/21 15:25:20    394s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:35 mem=1707.1M
[12/21 15:25:20    394s] Begin: Area Reclaim Optimization
[12/21 15:25:20    394s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:34.7/0:31:15.5 (0.2), mem = 1707.1M
[12/21 15:25:20    394s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.8
[12/21 15:25:20    394s] 
[12/21 15:25:20    394s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/21 15:25:20    394s] ### Creating LA Mngr. totSessionCpu=0:06:35 mem=1707.1M
[12/21 15:25:20    394s] ### Creating LA Mngr, finished. totSessionCpu=0:06:35 mem=1707.1M
[12/21 15:25:21    395s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1707.1M
[12/21 15:25:21    395s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1707.1M
[12/21 15:25:21    395s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 74.63
[12/21 15:25:21    395s] +----------+---------+--------+--------+------------+--------+
[12/21 15:25:21    395s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/21 15:25:21    395s] +----------+---------+--------+--------+------------+--------+
[12/21 15:25:21    395s] |    74.63%|        -|   0.000|   0.000|   0:00:00.0| 1707.1M|
[12/21 15:25:21    395s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/21 15:25:21    395s] |    74.63%|        0|   0.000|   0.000|   0:00:00.0| 1707.1M|
[12/21 15:25:21    396s] |    74.55%|       16|   0.000|   0.000|   0:00:00.0| 1751.3M|
[12/21 15:25:22    397s] |    74.32%|       70|   0.000|   0.000|   0:00:01.0| 1751.3M|
[12/21 15:25:23    397s] |    74.30%|        3|   0.000|   0.000|   0:00:01.0| 1751.3M|
[12/21 15:25:23    397s] |    74.30%|        0|   0.000|   0.000|   0:00:00.0| 1751.3M|
[12/21 15:25:23    397s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/21 15:25:23    397s] |    74.30%|        0|   0.000|   0.000|   0:00:00.0| 1751.3M|
[12/21 15:25:23    397s] +----------+---------+--------+--------+------------+--------+
[12/21 15:25:23    397s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 74.30
[12/21 15:25:23    397s] 
[12/21 15:25:23    397s] ** Summary: Restruct = 0 Buffer Deletion = 10 Declone = 14 Resize = 72 **
[12/21 15:25:23    397s] --------------------------------------------------------------
[12/21 15:25:23    397s] |                                   | Total     | Sequential |
[12/21 15:25:23    397s] --------------------------------------------------------------
[12/21 15:25:23    397s] | Num insts resized                 |      70  |       8    |
[12/21 15:25:23    397s] | Num insts undone                  |       1  |       0    |
[12/21 15:25:23    397s] | Num insts Downsized               |      70  |       8    |
[12/21 15:25:23    397s] | Num insts Samesized               |       0  |       0    |
[12/21 15:25:23    397s] | Num insts Upsized                 |       0  |       0    |
[12/21 15:25:23    397s] | Num multiple commits+uncommits    |       2  |       -    |
[12/21 15:25:23    397s] --------------------------------------------------------------
[12/21 15:25:23    397s] Bottom Preferred Layer:
[12/21 15:25:23    397s]     None
[12/21 15:25:23    397s] Via Pillar Rule:
[12/21 15:25:23    397s]     None
[12/21 15:25:23    397s] End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
[12/21 15:25:23    397s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:       Starting CMU at level 4, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.024, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.035, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.036, MEM:1751.3M
[12/21 15:25:23    397s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.5
[12/21 15:25:23    397s] OPERPROF: Starting RefinePlace at level 1, MEM:1751.3M
[12/21 15:25:23    397s] *** Starting refinePlace (0:06:38 mem=1751.3M) ***
[12/21 15:25:23    397s] Total net bbox length = 1.635e+05 (7.732e+04 8.614e+04) (ext = 5.050e+03)
[12/21 15:25:23    397s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:25:23    397s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1751.3M
[12/21 15:25:23    397s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1751.3M
[12/21 15:25:23    397s] Starting refinePlace ...
[12/21 15:25:23    397s] 
[12/21 15:25:23    397s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:25:23    397s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:25:23    397s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1751.3MB) @(0:06:38 - 0:06:38).
[12/21 15:25:23    397s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:25:23    397s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1751.3MB
[12/21 15:25:23    397s] Statistics of distance of Instance movement in refine placement:
[12/21 15:25:23    397s]   maximum (X+Y) =         0.00 um
[12/21 15:25:23    397s]   mean    (X+Y) =         0.00 um
[12/21 15:25:23    397s] Summary Report:
[12/21 15:25:23    397s] Instances move: 0 (out of 4343 movable)
[12/21 15:25:23    397s] Instances flipped: 0
[12/21 15:25:23    397s] Mean displacement: 0.00 um
[12/21 15:25:23    397s] Max displacement: 0.00 um 
[12/21 15:25:23    397s] Total instances moved : 0
[12/21 15:25:23    397s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.115, MEM:1751.3M
[12/21 15:25:23    397s] Total net bbox length = 1.635e+05 (7.732e+04 8.614e+04) (ext = 5.050e+03)
[12/21 15:25:23    397s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1751.3MB
[12/21 15:25:23    397s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1751.3MB) @(0:06:38 - 0:06:38).
[12/21 15:25:23    397s] *** Finished refinePlace (0:06:38 mem=1751.3M) ***
[12/21 15:25:23    397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.5
[12/21 15:25:23    397s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.133, MEM:1751.3M
[12/21 15:25:23    398s] *** maximum move = 0.00 um ***
[12/21 15:25:23    398s] *** Finished re-routing un-routed nets (1751.3M) ***
[12/21 15:25:23    398s] OPERPROF: Starting DPlace-Init at level 1, MEM:1751.3M
[12/21 15:25:23    398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1751.3M
[12/21 15:25:23    398s] OPERPROF:     Starting CMU at level 3, MEM:1751.3M
[12/21 15:25:23    398s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1751.3M
[12/21 15:25:23    398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1751.3M
[12/21 15:25:23    398s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1751.3M
[12/21 15:25:23    398s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1751.3M
[12/21 15:25:23    398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1751.3M
[12/21 15:25:23    398s] 
[12/21 15:25:23    398s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1751.3M) ***
[12/21 15:25:23    398s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.8
[12/21 15:25:23    398s] *** AreaOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:06:38.1/0:31:19.0 (0.2), mem = 1751.3M
[12/21 15:25:23    398s] 
[12/21 15:25:23    398s] =============================================================================================
[12/21 15:25:23    398s]  Step TAT Report for AreaOpt #2
[12/21 15:25:23    398s] =============================================================================================
[12/21 15:25:23    398s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:25:23    398s] ---------------------------------------------------------------------------------------------
[12/21 15:25:23    398s] [ RefinePlace            ]      1   0:00:00.3  (   9.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 15:25:23    398s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.0
[12/21 15:25:23    398s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:25:23    398s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/21 15:25:23    398s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:25:23    398s] [ OptSingleIteration     ]      6   0:00:00.1  (   2.2 % )     0:00:01.8 /  0:00:01.7    1.0
[12/21 15:25:23    398s] [ OptGetWeight           ]    150   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:25:23    398s] [ OptEval                ]    150   0:00:00.8  (  24.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/21 15:25:23    398s] [ OptCommit              ]    150   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/21 15:25:23    398s] [ IncrTimingUpdate       ]     34   0:00:00.4  (  13.1 % )     0:00:00.4 /  0:00:00.4    0.9
[12/21 15:25:23    398s] [ PostCommitDelayCalc    ]    152   0:00:00.4  (  10.9 % )     0:00:00.4 /  0:00:00.4    1.1
[12/21 15:25:23    398s] [ MISC                   ]          0:00:01.2  (  36.2 % )     0:00:01.2 /  0:00:01.2    1.0
[12/21 15:25:23    398s] ---------------------------------------------------------------------------------------------
[12/21 15:25:23    398s]  AreaOpt #2 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[12/21 15:25:23    398s] ---------------------------------------------------------------------------------------------
[12/21 15:25:23    398s] 
[12/21 15:25:23    398s] TotalInstCnt at PhyDesignMc Destruction: 4,343
[12/21 15:25:23    398s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1689.20M, totSessionCpu=0:06:38).
[12/21 15:25:23    398s] **INFO: Flow update: Design timing is met.
[12/21 15:25:23    398s] Begin: GigaOpt postEco DRV Optimization
[12/21 15:25:23    398s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[12/21 15:25:23    398s] Info: 32 io nets excluded
[12/21 15:25:23    398s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:25:23    398s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:38.2/0:31:19.1 (0.2), mem = 1689.2M
[12/21 15:25:23    398s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.9
[12/21 15:25:23    398s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:25:23    398s] ### Creating PhyDesignMc. totSessionCpu=0:06:38 mem=1689.2M
[12/21 15:25:23    398s] OPERPROF: Starting DPlace-Init at level 1, MEM:1689.2M
[12/21 15:25:23    398s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:25:23    398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1689.2M
[12/21 15:25:23    398s] OPERPROF:     Starting CMU at level 3, MEM:1689.2M
[12/21 15:25:23    398s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1689.2M
[12/21 15:25:23    398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:1689.2M
[12/21 15:25:23    398s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1689.2MB).
[12/21 15:25:23    398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.036, MEM:1689.2M
[12/21 15:25:23    398s] TotalInstCnt at PhyDesignMc Initialization: 4,343
[12/21 15:25:23    398s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:38 mem=1689.2M
[12/21 15:25:23    398s] 
[12/21 15:25:23    398s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/21 15:25:23    398s] ### Creating LA Mngr. totSessionCpu=0:06:38 mem=1689.2M
[12/21 15:25:23    398s] ### Creating LA Mngr, finished. totSessionCpu=0:06:38 mem=1689.2M
[12/21 15:25:26    400s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1708.3M
[12/21 15:25:26    400s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1708.3M
[12/21 15:25:26    401s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:25:26    401s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/21 15:25:26    401s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:25:26    401s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/21 15:25:26    401s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:25:26    401s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:25:26    401s] |     0|     0|     0.00|     0|     0|     0.00|   112|   112|     0|     0|     0.00|     0.00|       0|       0|       0|  74.30|          |         |
[12/21 15:25:26    401s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:25:26    401s] |     0|     0|     0.00|     0|     0|     0.00|   112|   112|     0|     0|     0.00|     0.00|       0|       0|       0|  74.30| 0:00:00.0|  1708.3M|
[12/21 15:25:26    401s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:25:26    401s] Bottom Preferred Layer:
[12/21 15:25:26    401s]     None
[12/21 15:25:26    401s] Via Pillar Rule:
[12/21 15:25:26    401s]     None
[12/21 15:25:26    401s] 
[12/21 15:25:26    401s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1708.3M) ***
[12/21 15:25:26    401s] 
[12/21 15:25:26    401s] TotalInstCnt at PhyDesignMc Destruction: 4,343
[12/21 15:25:26    401s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.9
[12/21 15:25:26    401s] *** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:06:41.1/0:31:21.9 (0.2), mem = 1689.2M
[12/21 15:25:26    401s] 
[12/21 15:25:26    401s] =============================================================================================
[12/21 15:25:26    401s]  Step TAT Report for DrvOpt #4
[12/21 15:25:26    401s] =============================================================================================
[12/21 15:25:26    401s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:25:26    401s] ---------------------------------------------------------------------------------------------
[12/21 15:25:26    401s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 15:25:26    401s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:25:26    401s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:25:26    401s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 15:25:26    401s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:25:26    401s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/21 15:25:26    401s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 15:25:26    401s] [ MISC                   ]          0:00:02.7  (  93.1 % )     0:00:02.7 /  0:00:02.7    1.0
[12/21 15:25:26    401s] ---------------------------------------------------------------------------------------------
[12/21 15:25:26    401s]  DrvOpt #4 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[12/21 15:25:26    401s] ---------------------------------------------------------------------------------------------
[12/21 15:25:26    401s] 
[12/21 15:25:26    401s] End: GigaOpt postEco DRV Optimization
[12/21 15:25:26    401s] 
[12/21 15:25:26    401s] Active setup views:
[12/21 15:25:26    401s]  av_func_mode_max
[12/21 15:25:26    401s]   Dominating endpoints: 0
[12/21 15:25:26    401s]   Dominating TNS: -0.000
[12/21 15:25:26    401s] 
[12/21 15:25:26    401s] Extraction called for design 'CHIP' of instances=5174 and nets=5852 using extraction engine 'preRoute' .
[12/21 15:25:26    401s] PreRoute RC Extraction called for design CHIP.
[12/21 15:25:26    401s] RC Extraction called in multi-corner(1) mode.
[12/21 15:25:26    401s] RCMode: PreRoute
[12/21 15:25:26    401s]       RC Corner Indexes            0   
[12/21 15:25:26    401s] Capacitance Scaling Factor   : 1.00000 
[12/21 15:25:26    401s] Resistance Scaling Factor    : 1.00000 
[12/21 15:25:26    401s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 15:25:26    401s] Clock Res. Scaling Factor    : 1.00000 
[12/21 15:25:26    401s] Shrink Factor                : 1.00000
[12/21 15:25:26    401s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 15:25:26    401s] Using capacitance table file ...
[12/21 15:25:26    401s] RC Grid backup saved.
[12/21 15:25:26    401s] LayerId::1 widthSet size::4
[12/21 15:25:26    401s] LayerId::2 widthSet size::4
[12/21 15:25:26    401s] LayerId::3 widthSet size::4
[12/21 15:25:26    401s] LayerId::4 widthSet size::4
[12/21 15:25:26    401s] LayerId::5 widthSet size::4
[12/21 15:25:26    401s] LayerId::6 widthSet size::4
[12/21 15:25:26    401s] LayerId::7 widthSet size::5
[12/21 15:25:26    401s] LayerId::8 widthSet size::3
[12/21 15:25:26    401s] Skipped RC grid update for preRoute extraction.
[12/21 15:25:26    401s] Initializing multi-corner capacitance tables ... 
[12/21 15:25:26    401s] Initializing multi-corner resistance tables ...
[12/21 15:25:26    401s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:25:26    401s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.272743 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.824000 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:25:26    401s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1662.836M)
[12/21 15:25:26    401s] Skewing Data Summary (End_of_FINAL)
[12/21 15:25:27    401s] --------------------------------------------------
[12/21 15:25:27    401s]  Total skewed count:0
[12/21 15:25:27    401s] --------------------------------------------------
[12/21 15:25:27    401s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1670.87 MB )
[12/21 15:25:27    401s] (I)       Started Loading and Dumping File ( Curr Mem: 1670.87 MB )
[12/21 15:25:27    401s] (I)       Reading DB...
[12/21 15:25:27    401s] (I)       Read data from FE... (mem=1670.9M)
[12/21 15:25:27    401s] (I)       Read nodes and places... (mem=1670.9M)
[12/21 15:25:27    401s] (I)       Done Read nodes and places (cpu=0.010s, mem=1671.9M)
[12/21 15:25:27    401s] (I)       Read nets... (mem=1671.9M)
[12/21 15:25:27    401s] (I)       Done Read nets (cpu=0.010s, mem=1671.9M)
[12/21 15:25:27    401s] (I)       Done Read data from FE (cpu=0.020s, mem=1671.9M)
[12/21 15:25:27    401s] (I)       before initializing RouteDB syMemory usage = 1671.9 MB
[12/21 15:25:27    401s] (I)       == Non-default Options ==
[12/21 15:25:27    401s] (I)       Build term to term wires                           : false
[12/21 15:25:27    401s] (I)       Maximum routing layer                              : 8
[12/21 15:25:27    401s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:25:27    401s] (I)       Use row-based GCell size
[12/21 15:25:27    401s] (I)       GCell unit size  : 7380
[12/21 15:25:27    401s] (I)       GCell multiplier : 1
[12/21 15:25:27    401s] (I)       build grid graph
[12/21 15:25:27    401s] (I)       build grid graph start
[12/21 15:25:27    401s] [NR-eGR] Track table information for default rule: 
[12/21 15:25:27    401s] [NR-eGR] METAL1 has no routable track
[12/21 15:25:27    401s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:25:27    401s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:25:27    401s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:25:27    401s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:25:27    401s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:25:27    401s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:25:27    401s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:25:27    401s] (I)       build grid graph end
[12/21 15:25:27    401s] (I)       ===========================================================================
[12/21 15:25:27    401s] (I)       == Report All Rule Vias ==
[12/21 15:25:27    401s] (I)       ===========================================================================
[12/21 15:25:27    401s] (I)        Via Rule : (Default)
[12/21 15:25:27    401s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:25:27    401s] (I)       ---------------------------------------------------------------------------
[12/21 15:25:27    401s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:25:27    401s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:25:27    401s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:25:27    401s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:25:27    401s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:25:27    401s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:25:27    401s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:25:27    401s] (I)       ===========================================================================
[12/21 15:25:27    401s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1671.93 MB )
[12/21 15:25:27    401s] (I)       Num PG vias on layer 2 : 0
[12/21 15:25:27    401s] (I)       Num PG vias on layer 3 : 0
[12/21 15:25:27    401s] (I)       Num PG vias on layer 4 : 0
[12/21 15:25:27    401s] (I)       Num PG vias on layer 5 : 0
[12/21 15:25:27    401s] (I)       Num PG vias on layer 6 : 0
[12/21 15:25:27    401s] (I)       Num PG vias on layer 7 : 0
[12/21 15:25:27    401s] (I)       Num PG vias on layer 8 : 0
[12/21 15:25:27    401s] [NR-eGR] Read 4004 PG shapes
[12/21 15:25:27    401s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.93 MB )
[12/21 15:25:27    401s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:25:27    401s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:25:27    401s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:25:27    401s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:25:27    401s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:25:27    401s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:25:27    401s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:25:27    401s] (I)       readDataFromPlaceDB
[12/21 15:25:27    401s] (I)       Read net information..
[12/21 15:25:27    401s] [NR-eGR] Read numTotalNets=5836  numIgnoredNets=0
[12/21 15:25:27    401s] (I)       Read testcase time = 0.000 seconds
[12/21 15:25:27    401s] 
[12/21 15:25:27    402s] (I)       early_global_route_priority property id does not exist.
[12/21 15:25:27    402s] (I)       Start initializing grid graph
[12/21 15:25:27    402s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:25:27    402s] (I)       End initializing grid graph
[12/21 15:25:27    402s] (I)       Model blockages into capacity
[12/21 15:25:27    402s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:25:27    402s] (I)       Started Modeling ( Curr Mem: 1673.23 MB )
[12/21 15:25:27    402s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:25:27    402s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:25:27    402s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:25:27    402s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:25:27    402s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:25:27    402s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:25:27    402s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:25:27    402s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1673.23 MB )
[12/21 15:25:27    402s] (I)       -- layer congestion ratio --
[12/21 15:25:27    402s] (I)       Layer 1 : 0.100000
[12/21 15:25:27    402s] (I)       Layer 2 : 0.700000
[12/21 15:25:27    402s] (I)       Layer 3 : 0.700000
[12/21 15:25:27    402s] (I)       Layer 4 : 0.700000
[12/21 15:25:27    402s] (I)       Layer 5 : 0.700000
[12/21 15:25:27    402s] (I)       Layer 6 : 0.700000
[12/21 15:25:27    402s] (I)       Layer 7 : 0.700000
[12/21 15:25:27    402s] (I)       Layer 8 : 0.700000
[12/21 15:25:27    402s] (I)       ----------------------------
[12/21 15:25:27    402s] (I)       Number of ignored nets = 0
[12/21 15:25:27    402s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:25:27    402s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:25:27    402s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:25:27    402s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:25:27    402s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:25:27    402s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:25:27    402s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:25:27    402s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:25:27    402s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:25:27    402s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:25:27    402s] (I)       Before initializing Early Global Route syMemory usage = 1673.2 MB
[12/21 15:25:27    402s] (I)       Ndr track 0 does not exist
[12/21 15:25:29    403s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:25:29    403s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:25:29    403s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:25:29    403s] (I)       Site width          :   920  (dbu)
[12/21 15:25:29    403s] (I)       Row height          :  7380  (dbu)
[12/21 15:25:29    403s] (I)       GCell width         :  7380  (dbu)
[12/21 15:25:29    403s] (I)       GCell height        :  7380  (dbu)
[12/21 15:25:29    403s] (I)       Grid                :   287   287     8
[12/21 15:25:29    403s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:25:29    403s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:25:29    403s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:25:29    403s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:25:29    403s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:25:29    403s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:25:29    403s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:25:29    403s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:25:29    403s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:25:29    403s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:25:29    403s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:25:29    403s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:25:29    403s] (I)       --------------------------------------------------------
[12/21 15:25:29    403s] 
[12/21 15:25:29    403s] [NR-eGR] ============ Routing rule table ============
[12/21 15:25:29    403s] [NR-eGR] Rule id: 0  Nets: 5804 
[12/21 15:25:29    403s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:25:29    403s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:25:29    403s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:25:29    403s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:25:29    403s] [NR-eGR] ========================================
[12/21 15:25:29    403s] [NR-eGR] 
[12/21 15:25:29    403s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:25:29    403s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:25:29    403s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:25:29    403s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:25:29    403s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:25:29    403s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:25:29    403s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:25:29    403s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:25:29    403s] (I)       After initializing Early Global Route syMemory usage = 1676.5 MB
[12/21 15:25:29    403s] (I)       Finished Loading and Dumping File ( CPU: 1.79 sec, Real: 2.00 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Reset routing kernel
[12/21 15:25:29    403s] (I)       Started Global Routing ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       ============= Initialization =============
[12/21 15:25:29    403s] (I)       totalPins=20506  totalGlobalPin=20081 (97.93%)
[12/21 15:25:29    403s] (I)       Started Net group 1 ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Started Build MST ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Generate topology with single threads
[12/21 15:25:29    403s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:25:29    403s] [NR-eGR] Layer group 1: route 5804 net(s) in layer range [2, 8]
[12/21 15:25:29    403s] (I)       
[12/21 15:25:29    403s] (I)       ============  Phase 1a Route ============
[12/21 15:25:29    403s] (I)       Started Phase 1a ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Started Pattern routing ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Finished Pattern routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Usage: 52920 = (24855 H, 28065 V) = (4.53% H, 4.93% V) = (9.171e+04um H, 1.036e+05um V)
[12/21 15:25:29    403s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       
[12/21 15:25:29    403s] (I)       ============  Phase 1b Route ============
[12/21 15:25:29    403s] (I)       Started Phase 1b ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Usage: 52920 = (24855 H, 28065 V) = (4.53% H, 4.93% V) = (9.171e+04um H, 1.036e+05um V)
[12/21 15:25:29    403s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.952748e+05um
[12/21 15:25:29    403s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       
[12/21 15:25:29    403s] (I)       ============  Phase 1c Route ============
[12/21 15:25:29    403s] (I)       Started Phase 1c ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Usage: 52920 = (24855 H, 28065 V) = (4.53% H, 4.93% V) = (9.171e+04um H, 1.036e+05um V)
[12/21 15:25:29    403s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       
[12/21 15:25:29    403s] (I)       ============  Phase 1d Route ============
[12/21 15:25:29    403s] (I)       Started Phase 1d ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Usage: 52920 = (24855 H, 28065 V) = (4.53% H, 4.93% V) = (9.171e+04um H, 1.036e+05um V)
[12/21 15:25:29    403s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       
[12/21 15:25:29    403s] (I)       ============  Phase 1e Route ============
[12/21 15:25:29    403s] (I)       Started Phase 1e ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Started Route legalization ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Usage: 52920 = (24855 H, 28065 V) = (4.53% H, 4.93% V) = (9.171e+04um H, 1.036e+05um V)
[12/21 15:25:29    403s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.952748e+05um
[12/21 15:25:29    403s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Started Layer assignment ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Running layer assignment with 1 threads
[12/21 15:25:29    403s] (I)       Finished Layer assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Finished Net group 1 ( CPU: 0.14 sec, Real: 0.16 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       
[12/21 15:25:29    403s] (I)       ============  Phase 1l Route ============
[12/21 15:25:29    403s] (I)       Started Phase 1l ( Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       
[12/21 15:25:29    403s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:25:29    403s] [NR-eGR]                        OverCon            
[12/21 15:25:29    403s] [NR-eGR]                         #Gcell     %Gcell
[12/21 15:25:29    403s] [NR-eGR]       Layer                (2)    OverCon 
[12/21 15:25:29    403s] [NR-eGR] ----------------------------------------------
[12/21 15:25:29    403s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/21 15:25:29    403s] [NR-eGR]  METAL2  (2)         3( 0.02%)   ( 0.02%) 
[12/21 15:25:29    403s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/21 15:25:29    403s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/21 15:25:29    403s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/21 15:25:29    403s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/21 15:25:29    403s] [NR-eGR]  METAL7  (7)        11( 0.05%)   ( 0.05%) 
[12/21 15:25:29    403s] [NR-eGR]  METAL8  (8)         1( 0.00%)   ( 0.00%) 
[12/21 15:25:29    403s] [NR-eGR] ----------------------------------------------
[12/21 15:25:29    403s] [NR-eGR] Total               15( 0.01%)   ( 0.01%) 
[12/21 15:25:29    403s] [NR-eGR] 
[12/21 15:25:29    403s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.18 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:25:29    403s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:25:29    403s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:25:29    403s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.97 sec, Real: 2.22 sec, Curr Mem: 1676.53 MB )
[12/21 15:25:29    403s] OPERPROF: Starting HotSpotCal at level 1, MEM:1676.5M
[12/21 15:25:29    403s] [hotspot] +------------+---------------+---------------+
[12/21 15:25:29    403s] [hotspot] |            |   max hotspot | total hotspot |
[12/21 15:25:29    403s] [hotspot] +------------+---------------+---------------+
[12/21 15:25:29    403s] [hotspot] | normalized |          0.00 |          0.00 |
[12/21 15:25:29    403s] [hotspot] +------------+---------------+---------------+
[12/21 15:25:29    403s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/21 15:25:29    403s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/21 15:25:29    403s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.008, MEM:1676.5M
[12/21 15:25:29    403s] Starting delay calculation for Setup views
[12/21 15:25:29    403s] #################################################################################
[12/21 15:25:29    403s] # Design Stage: PreRoute
[12/21 15:25:29    403s] # Design Name: CHIP
[12/21 15:25:29    403s] # Design Mode: 130nm
[12/21 15:25:29    403s] # Analysis Mode: MMMC Non-OCV 
[12/21 15:25:29    403s] # Parasitics Mode: No SPEF/RCDB
[12/21 15:25:29    403s] # Signoff Settings: SI Off 
[12/21 15:25:29    403s] #################################################################################
[12/21 15:25:29    404s] Calculate delays in BcWc mode...
[12/21 15:25:29    404s] Topological Sorting (REAL = 0:00:00.0, MEM = 1666.5M, InitMEM = 1666.5M)
[12/21 15:25:29    404s] Start delay calculation (fullDC) (1 T). (MEM=1666.53)
[12/21 15:25:29    404s] End AAE Lib Interpolated Model. (MEM=1682.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:25:31    405s] Total number of fetched objects 5836
[12/21 15:25:31    405s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 15:25:31    405s] End delay calculation. (MEM=1698.58 CPU=0:00:01.2 REAL=0:00:01.0)
[12/21 15:25:31    405s] End delay calculation (fullDC). (MEM=1698.58 CPU=0:00:01.6 REAL=0:00:02.0)
[12/21 15:25:31    405s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1698.6M) ***
[12/21 15:25:31    406s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:06:46 mem=1698.6M)
[12/21 15:25:31    406s] Reported timing to dir ./timingReports
[12/21 15:25:31    406s] **optDesign ... cpu = 0:02:18, real = 0:02:21, mem = 1186.4M, totSessionCpu=0:06:46 **
[12/21 15:25:31    406s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1652.6M
[12/21 15:25:31    406s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:1652.6M
[12/21 15:25:34    406s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  3.416  |  0.233  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -60     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.305%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:19, real = 0:02:24, mem = 1188.6M, totSessionCpu=0:06:47 **
[12/21 15:25:34    406s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/21 15:25:34    406s] Type 'man IMPOPT-3195' for more detail.
[12/21 15:25:34    406s] *** Finished optDesign ***
[12/21 15:25:34    406s] 
[12/21 15:25:34    406s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:31 real=  0:02:35)
[12/21 15:25:34    406s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:13.9 real=0:00:14.0)
[12/21 15:25:34    406s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:17.1 real=0:00:17.1)
[12/21 15:25:34    406s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:10.0 real=0:00:10.0)
[12/21 15:25:34    406s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:34.2 real=0:00:35.8)
[12/21 15:25:34    406s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:16.8 real=0:00:16.8)
[12/21 15:25:34    406s] Info: pop threads available for lower-level modules during optimization.
[12/21 15:25:34    406s] Deleting Lib Analyzer.
[12/21 15:25:34    406s] clean pInstBBox. size 0
[12/21 15:25:34    406s] All LLGs are deleted
[12/21 15:25:34    406s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1666.9M
[12/21 15:25:34    406s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1666.9M
[12/21 15:25:34    406s] Deleting Cell Server ...
[12/21 15:25:34    406s] #optDebug: fT-D <X 1 0 0 0>
[12/21 15:25:34    406s] VSMManager cleared!
[12/21 15:25:34    406s] **place_opt_design ... cpu = 0:03:04, real = 0:03:14, mem = 1597.9M **
[12/21 15:25:34    406s] *** Finished GigaPlace ***
[12/21 15:25:34    406s] 
[12/21 15:25:34    406s] *** Summary of all messages that are not suppressed in this session:
[12/21 15:25:34    406s] Severity  ID               Count  Summary                                  
[12/21 15:25:34    406s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[12/21 15:25:34    406s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/21 15:25:34    406s] *** Message Summary: 5 warning(s), 0 error(s)
[12/21 15:25:34    406s] 
[12/21 15:25:34    406s] 
[12/21 15:25:34    406s] =============================================================================================
[12/21 15:25:34    406s]  Final TAT Report for place_opt_design
[12/21 15:25:34    406s] =============================================================================================
[12/21 15:25:34    406s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:25:34    406s] ---------------------------------------------------------------------------------------------
[12/21 15:25:34    406s] [ WnsOpt                 ]      1   0:00:16.2  (   8.4 % )     0:00:16.8 /  0:00:16.7    1.0
[12/21 15:25:34    406s] [ GlobalOpt              ]      1   0:00:17.1  (   8.8 % )     0:00:17.1 /  0:00:17.1    1.0
[12/21 15:25:34    406s] [ DrvOpt                 ]      4   0:00:21.3  (  11.0 % )     0:00:21.8 /  0:00:21.7    1.0
[12/21 15:25:34    406s] [ SimplifyNetlist        ]      1   0:00:14.0  (   7.2 % )     0:00:14.0 /  0:00:13.9    1.0
[12/21 15:25:34    406s] [ AreaOpt                ]      2   0:00:09.5  (   4.9 % )     0:00:09.8 /  0:00:09.7    1.0
[12/21 15:25:34    406s] [ ViewPruning            ]      8   0:00:00.8  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[12/21 15:25:34    406s] [ IncrReplace            ]      1   0:00:35.8  (  18.4 % )     0:00:35.8 /  0:00:34.2    1.0
[12/21 15:25:34    406s] [ RefinePlace            ]      3   0:00:01.4  (   0.7 % )     0:00:01.4 /  0:00:01.3    1.0
[12/21 15:25:34    406s] [ TimingUpdate           ]      5   0:00:00.6  (   0.3 % )     0:00:07.5 /  0:00:07.4    1.0
[12/21 15:25:34    406s] [ FullDelayCalc          ]      2   0:00:06.9  (   3.6 % )     0:00:06.9 /  0:00:06.9    1.0
[12/21 15:25:34    406s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.1 % )     0:00:10.4 /  0:00:08.8    0.8
[12/21 15:25:34    406s] [ TimingReport           ]      3   0:00:02.2  (   1.1 % )     0:00:02.2 /  0:00:02.2    1.0
[12/21 15:25:34    406s] [ DrvReport              ]      3   0:00:02.3  (   1.2 % )     0:00:02.3 /  0:00:00.7    0.3
[12/21 15:25:34    406s] [ GenerateReports        ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 15:25:34    406s] [ MISC                   ]          0:01:05.5  (  33.8 % )     0:01:05.5 /  0:00:58.7    0.9
[12/21 15:25:34    406s] ---------------------------------------------------------------------------------------------
[12/21 15:25:34    406s]  place_opt_design TOTAL             0:03:14.1  ( 100.0 % )     0:03:14.1 /  0:03:03.8    0.9
[12/21 15:25:34    406s] ---------------------------------------------------------------------------------------------
[12/21 15:25:34    406s] 
[12/21 15:26:27    412s] <CMD> saveDesign DBS/place
[12/21 15:26:27    412s] % Begin save design ... (date=12/21 15:26:27, mem=1116.5M)
[12/21 15:26:27    412s] % Begin Save ccopt configuration ... (date=12/21 15:26:27, mem=1116.5M)
[12/21 15:26:27    412s] % End Save ccopt configuration ... (date=12/21 15:26:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1116.6M, current mem=1116.6M)
[12/21 15:26:27    412s] % Begin Save netlist data ... (date=12/21 15:26:27, mem=1116.6M)
[12/21 15:26:27    412s] Writing Binary DB to DBS/place.dat/CHIP.v.bin in single-threaded mode...
[12/21 15:26:28    412s] % End Save netlist data ... (date=12/21 15:26:27, total cpu=0:00:00.1, real=0:00:01.0, peak res=1116.6M, current mem=1116.6M)
[12/21 15:26:28    412s] Saving symbol-table file ...
[12/21 15:26:29    412s] Saving congestion map file DBS/place.dat/CHIP.route.congmap.gz ...
[12/21 15:26:29    412s] % Begin Save AAE data ... (date=12/21 15:26:29, mem=1117.1M)
[12/21 15:26:29    412s] Saving AAE Data ...
[12/21 15:26:29    412s] % End Save AAE data ... (date=12/21 15:26:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.1M, current mem=1117.1M)
[12/21 15:26:29    412s] Saving preference file DBS/place.dat/gui.pref.tcl ...
[12/21 15:26:30    412s] Saving mode setting ...
[12/21 15:26:30    412s] Saving global file ...
[12/21 15:26:30    412s] % Begin Save floorplan data ... (date=12/21 15:26:30, mem=1117.6M)
[12/21 15:26:30    412s] Saving floorplan file ...
[12/21 15:26:31    413s] % End Save floorplan data ... (date=12/21 15:26:31, total cpu=0:00:00.1, real=0:00:01.0, peak res=1117.6M, current mem=1117.6M)
[12/21 15:26:31    413s] Saving PG file DBS/place.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 15:26:31 2021)
[12/21 15:26:31    413s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1605.1M) ***
[12/21 15:26:31    413s] Saving Drc markers ...
[12/21 15:26:31    413s] ... 1 markers are saved ...
[12/21 15:26:31    413s] ... 0 geometry drc markers are saved ...
[12/21 15:26:31    413s] ... 0 antenna drc markers are saved ...
[12/21 15:26:31    413s] % Begin Save placement data ... (date=12/21 15:26:31, mem=1117.6M)
[12/21 15:26:31    413s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 15:26:31    413s] Save Adaptive View Pruning View Names to Binary file
[12/21 15:26:31    413s] av_func_mode_max
[12/21 15:26:31    413s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1608.1M) ***
[12/21 15:26:31    413s] % End Save placement data ... (date=12/21 15:26:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.6M, current mem=1117.6M)
[12/21 15:26:31    413s] % Begin Save routing data ... (date=12/21 15:26:31, mem=1117.6M)
[12/21 15:26:31    413s] Saving route file ...
[12/21 15:26:37    413s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:06.0 mem=1605.1M) ***
[12/21 15:26:37    413s] % End Save routing data ... (date=12/21 15:26:37, total cpu=0:00:00.1, real=0:00:06.0, peak res=1117.7M, current mem=1117.7M)
[12/21 15:26:37    413s] Saving property file DBS/place.dat/CHIP.prop
[12/21 15:26:37    413s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1608.1M) ***
[12/21 15:26:37    413s] Saving rc congestion map DBS/place.dat/CHIP.congmap.gz ...
[12/21 15:26:38    413s] % Begin Save power constraints data ... (date=12/21 15:26:38, mem=1117.8M)
[12/21 15:26:38    413s] % End Save power constraints data ... (date=12/21 15:26:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1117.8M, current mem=1117.8M)
[12/21 15:26:46    419s] Generated self-contained design place.dat
[12/21 15:26:46    420s] % End save design ... (date=12/21 15:26:46, total cpu=0:00:07.6, real=0:00:19.0, peak res=1119.5M, current mem=1119.5M)
[12/21 15:26:46    420s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 15:26:46    420s] 
[12/21 15:31:10    446s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/21 15:31:10    446s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[12/21 15:31:10    446s] #optDebug: fT-S <1 1 0 0 0>
[12/21 15:31:10    446s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:31:10    446s] All LLGs are deleted
[12/21 15:31:10    446s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1617.8M
[12/21 15:31:10    446s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1617.8M
[12/21 15:31:10    446s] Start to check current routing status for nets...
[12/21 15:31:10    446s] All nets are already routed correctly.
[12/21 15:31:10    446s] End to check current routing status for nets (mem=1617.8M)
[12/21 15:31:10    446s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1618.8M
[12/21 15:31:10    446s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1618.8M
[12/21 15:31:10    446s] Fast DP-INIT is on for default
[12/21 15:31:10    446s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.044, MEM:1635.6M
[12/21 15:31:10    446s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.052, MEM:1635.6M
[12/21 15:31:10    446s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1635.6M
[12/21 15:31:10    446s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1635.6M
[12/21 15:31:13    448s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  3.416  |  0.233  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -60     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.305%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[12/21 15:31:13    448s] Total CPU time: 1.37 sec
[12/21 15:31:13    448s] Total Real time: 3.0 sec
[12/21 15:31:13    448s] Total Memory Usage: 1634.589844 Mbytes
[12/21 15:31:13    448s] 
[12/21 15:31:13    448s] =============================================================================================
[12/21 15:31:13    448s]  Final TAT Report for timeDesign
[12/21 15:31:13    448s] =============================================================================================
[12/21 15:31:13    448s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:31:13    448s] ---------------------------------------------------------------------------------------------
[12/21 15:31:13    448s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:31:13    448s] [ TimingUpdate           ]      1   0:00:00.3  (  10.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 15:31:13    448s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.0 % )     0:00:03.1 /  0:00:01.3    0.4
[12/21 15:31:13    448s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:31:13    448s] [ DrvReport              ]      1   0:00:01.8  (  56.3 % )     0:00:02.1 /  0:00:00.3    0.1
[12/21 15:31:13    448s] [ GenerateReports        ]      1   0:00:00.5  (  15.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/21 15:31:13    448s] [ ReportTranViolation    ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:31:13    448s] [ ReportCapViolation     ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/21 15:31:13    448s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[12/21 15:31:13    448s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:31:13    448s] [ GenerateDrvReportData  ]      1   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.1    1.0
[12/21 15:31:13    448s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:31:13    448s] [ MISC                   ]          0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:31:13    448s] ---------------------------------------------------------------------------------------------
[12/21 15:31:13    448s]  timeDesign TOTAL                   0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:01.4    0.4
[12/21 15:31:13    448s] ---------------------------------------------------------------------------------------------
[12/21 15:31:13    448s] 
[12/21 15:31:13    448s] Info: pop threads available for lower-level modules during optimization.
[12/21 15:35:15    472s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/21 15:35:15    472s] <CMD> optDesign -preCTS
[12/21 15:35:15    472s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1122.8M, totSessionCpu=0:07:52 **
[12/21 15:35:15    472s] Executing: place_opt_design -opt
[12/21 15:35:15    472s] *** Starting GigaPlace ***
[12/21 15:35:15    472s] **INFO: User settings:
[12/21 15:35:15    472s] setDesignMode -process                    130
[12/21 15:35:15    472s] setExtractRCMode -coupling_c_th           0.4
[12/21 15:35:15    472s] setExtractRCMode -engine                  preRoute
[12/21 15:35:15    472s] setExtractRCMode -relative_c_th           1
[12/21 15:35:15    472s] setExtractRCMode -total_c_th              0
[12/21 15:35:15    472s] setDelayCalMode -enable_high_fanout       true
[12/21 15:35:15    472s] setDelayCalMode -eng_copyNetPropToNewNet  true
[12/21 15:35:15    472s] setDelayCalMode -engine                   aae
[12/21 15:35:15    472s] setDelayCalMode -ignoreNetLoad            false
[12/21 15:35:15    472s] setOptMode -activeHoldViews               { av_func_mode_min av_scan_mode_min }
[12/21 15:35:15    472s] setOptMode -activeSetupViews              { av_func_mode_max av_scan_mode_max }
[12/21 15:35:15    472s] setOptMode -autoSetupViews                { av_func_mode_max}
[12/21 15:35:15    472s] setOptMode -autoTDGRSetupViews            { av_func_mode_max}
[12/21 15:35:15    472s] setOptMode -drcMargin                     0
[12/21 15:35:15    472s] setOptMode -fixCap                        true
[12/21 15:35:15    472s] setOptMode -fixDrc                        true
[12/21 15:35:15    472s] setOptMode -fixFanoutLoad                 true
[12/21 15:35:15    472s] setOptMode -fixTran                       true
[12/21 15:35:15    472s] setOptMode -optimizeFF                    true
[12/21 15:35:15    472s] setOptMode -placementSetupViews           { av_func_mode_max  }
[12/21 15:35:15    472s] setOptMode -setupTargetSlack              0
[12/21 15:35:15    472s] setPlaceMode -MXPBoundaryLevel            7
[12/21 15:35:15    472s] setPlaceMode -MXPConstraintFile           {}
[12/21 15:35:15    472s] setPlaceMode -MXPControlSetting           0
[12/21 15:35:15    472s] setPlaceMode -MXPLogicHierAware           0
[12/21 15:35:15    472s] setPlaceMode -MXPPreplaceSetting          5
[12/21 15:35:15    472s] setPlaceMode -MXPRefineSetting            17
[12/21 15:35:15    472s] setPlaceMode -place_global_place_io_pins  false
[12/21 15:35:15    472s] setPlaceMode -timingDriven                true
[12/21 15:35:15    472s] setAnalysisMode -analysisType             bcwc
[12/21 15:35:15    472s] setAnalysisMode -checkType                setup
[12/21 15:35:15    472s] setAnalysisMode -clkSrcPath               true
[12/21 15:35:15    472s] setAnalysisMode -clockPropagation         forcedIdeal
[12/21 15:35:15    472s] setAnalysisMode -usefulSkew               true
[12/21 15:35:15    472s] setAnalysisMode -virtualIPO               false
[12/21 15:35:15    472s] 
[12/21 15:35:15    472s] #optDebug: fT-E <X 2 3 1 0>
[12/21 15:35:15    472s] OPERPROF: Starting DPlace-Init at level 1, MEM:1635.3M
[12/21 15:35:15    472s] #spOpts: N=130 mergeVia=F 
[12/21 15:35:15    472s] All LLGs are deleted
[12/21 15:35:15    472s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1634.8M
[12/21 15:35:15    472s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1634.8M
[12/21 15:35:15    472s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1634.8M
[12/21 15:35:15    472s] Core basic site is TSM13SITE
[12/21 15:35:15    472s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 15:35:15    472s] SiteArray: use 450,560 bytes
[12/21 15:35:15    472s] SiteArray: current memory after site array memory allocation 1635.3M
[12/21 15:35:15    472s] SiteArray: FP blocked sites are writable
[12/21 15:35:15    472s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:35:15    472s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.004, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF:     Starting CMU at level 3, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.043, MEM:1635.3M
[12/21 15:35:15    472s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1635.3MB).
[12/21 15:35:15    472s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1635.3M
[12/21 15:35:15    472s] All LLGs are deleted
[12/21 15:35:15    472s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1635.3M
[12/21 15:35:15    472s] VSMManager cleared!
[12/21 15:35:15    472s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1122.7M, totSessionCpu=0:07:52 **
[12/21 15:35:15    472s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/21 15:35:15    472s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:15    472s] GigaOpt running with 1 threads.
[12/21 15:35:15    472s] Info: 1 threads available for lower-level modules during optimization.
[12/21 15:35:15    472s] OPERPROF: Starting DPlace-Init at level 1, MEM:1635.3M
[12/21 15:35:15    472s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:35:15    472s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1635.3M
[12/21 15:35:15    472s] Core basic site is TSM13SITE
[12/21 15:35:15    472s] Fast DP-INIT is on for default
[12/21 15:35:15    472s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:35:15    472s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.041, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF:     Starting CMU at level 3, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1635.3M
[12/21 15:35:15    472s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.049, MEM:1635.3M
[12/21 15:35:15    472s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1635.3MB).
[12/21 15:35:15    472s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.068, MEM:1635.3M
[12/21 15:35:15    472s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 15:35:15    472s] Summary for sequential cells identification: 
[12/21 15:35:15    472s]   Identified SBFF number: 112
[12/21 15:35:15    472s]   Identified MBFF number: 0
[12/21 15:35:15    472s]   Identified SB Latch number: 0
[12/21 15:35:15    472s]   Identified MB Latch number: 0
[12/21 15:35:15    472s]   Not identified SBFF number: 8
[12/21 15:35:15    472s]   Not identified MBFF number: 0
[12/21 15:35:15    472s]   Not identified SB Latch number: 0
[12/21 15:35:15    472s]   Not identified MB Latch number: 0
[12/21 15:35:15    472s]   Number of sequential cells which are not FFs: 34
[12/21 15:35:15    472s]  Visiting view : av_func_mode_max
[12/21 15:35:15    472s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:35:15    472s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:35:15    472s]  Visiting view : av_func_mode_min
[12/21 15:35:15    472s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:35:15    472s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:35:15    472s]  Visiting view : av_scan_mode_min
[12/21 15:35:15    472s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:35:15    472s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:35:15    472s]  Setting StdDelay to 35.20
[12/21 15:35:15    472s] Creating Cell Server, finished. 
[12/21 15:35:15    472s] 
[12/21 15:35:15    472s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:15    472s] 
[12/21 15:35:15    472s] Creating Lib Analyzer ...
[12/21 15:35:15    472s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:15    472s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:35:15    472s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:35:15    472s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:35:15    472s] 
[12/21 15:35:15    472s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:35:18    475s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:55 mem=1643.3M
[12/21 15:35:18    475s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:55 mem=1643.3M
[12/21 15:35:18    475s] Creating Lib Analyzer, finished. 
[12/21 15:35:18    475s] #optDebug: fT-S <1 2 3 1 0>
[12/21 15:35:18    475s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1127.2M, totSessionCpu=0:07:55 **
[12/21 15:35:18    475s] *** optDesign -preCTS ***
[12/21 15:35:18    475s] DRC Margin: user margin 0.0; extra margin 0.2
[12/21 15:35:18    475s] Setup Target Slack: user slack 0; extra slack 0.0
[12/21 15:35:18    475s] Hold Target Slack: user slack 0
[12/21 15:35:18    475s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1641.3M
[12/21 15:35:18    475s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1641.3M
[12/21 15:35:18    475s] Deleting Cell Server ...
[12/21 15:35:18    475s] Deleting Lib Analyzer.
[12/21 15:35:18    475s] Multi-VT timing optimization disabled based on library information.
[12/21 15:35:18    475s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/21 15:35:18    475s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 15:35:18    475s] Summary for sequential cells identification: 
[12/21 15:35:18    475s]   Identified SBFF number: 112
[12/21 15:35:18    475s]   Identified MBFF number: 0
[12/21 15:35:18    475s]   Identified SB Latch number: 0
[12/21 15:35:18    475s]   Identified MB Latch number: 0
[12/21 15:35:18    475s]   Not identified SBFF number: 8
[12/21 15:35:18    475s]   Not identified MBFF number: 0
[12/21 15:35:18    475s]   Not identified SB Latch number: 0
[12/21 15:35:18    475s]   Not identified MB Latch number: 0
[12/21 15:35:18    475s]   Number of sequential cells which are not FFs: 34
[12/21 15:35:18    475s]  Visiting view : av_func_mode_max
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:35:18    475s]  Visiting view : av_func_mode_min
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:35:18    475s]  Visiting view : av_scan_mode_min
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:35:18    475s]  Setting StdDelay to 35.20
[12/21 15:35:18    475s] Creating Cell Server, finished. 
[12/21 15:35:18    475s] 
[12/21 15:35:18    475s] Deleting Cell Server ...
[12/21 15:35:18    475s] 
[12/21 15:35:18    475s] Creating Lib Analyzer ...
[12/21 15:35:18    475s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 15:35:18    475s] Summary for sequential cells identification: 
[12/21 15:35:18    475s]   Identified SBFF number: 112
[12/21 15:35:18    475s]   Identified MBFF number: 0
[12/21 15:35:18    475s]   Identified SB Latch number: 0
[12/21 15:35:18    475s]   Identified MB Latch number: 0
[12/21 15:35:18    475s]   Not identified SBFF number: 8
[12/21 15:35:18    475s]   Not identified MBFF number: 0
[12/21 15:35:18    475s]   Not identified SB Latch number: 0
[12/21 15:35:18    475s]   Not identified MB Latch number: 0
[12/21 15:35:18    475s]   Number of sequential cells which are not FFs: 34
[12/21 15:35:18    475s]  Visiting view : av_func_mode_max
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:35:18    475s]  Visiting view : av_func_mode_min
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:35:18    475s]  Visiting view : av_scan_mode_min
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:35:18    475s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:35:18    475s]  Setting StdDelay to 35.20
[12/21 15:35:18    475s] Creating Cell Server, finished. 
[12/21 15:35:18    475s] 
[12/21 15:35:18    475s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:18    475s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:35:18    475s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:35:18    475s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:35:18    475s] 
[12/21 15:35:18    475s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:35:20    477s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:58 mem=1641.3M
[12/21 15:35:20    477s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:58 mem=1641.3M
[12/21 15:35:20    477s] Creating Lib Analyzer, finished. 
[12/21 15:35:20    477s] All LLGs are deleted
[12/21 15:35:20    477s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1641.3M
[12/21 15:35:20    477s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1641.3M
[12/21 15:35:20    477s] ### Creating LA Mngr. totSessionCpu=0:07:58 mem=1641.3M
[12/21 15:35:20    477s] ### Creating LA Mngr, finished. totSessionCpu=0:07:58 mem=1641.3M
[12/21 15:35:20    477s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1641.28 MB )
[12/21 15:35:20    477s] (I)       Started Loading and Dumping File ( Curr Mem: 1641.28 MB )
[12/21 15:35:20    477s] (I)       Reading DB...
[12/21 15:35:20    477s] (I)       Read data from FE... (mem=1641.3M)
[12/21 15:35:20    477s] (I)       Read nodes and places... (mem=1641.3M)
[12/21 15:35:20    477s] (I)       Number of ignored instance 0
[12/21 15:35:20    477s] (I)       Number of inbound cells 133
[12/21 15:35:20    477s] (I)       numMoveCells=4343, numMacros=831  numPads=32  numMultiRowHeightInsts=0
[12/21 15:35:20    477s] (I)       cell height: 7380, count: 4343
[12/21 15:35:20    477s] (I)       Done Read nodes and places (cpu=0.010s, mem=1641.3M)
[12/21 15:35:20    477s] (I)       Read nets... (mem=1641.3M)
[12/21 15:35:20    477s] (I)       Number of nets = 5836 ( 1 ignored )
[12/21 15:35:20    477s] (I)       Done Read nets (cpu=0.020s, mem=1641.3M)
[12/21 15:35:20    477s] (I)       Read rows... (mem=1641.3M)
[12/21 15:35:20    477s] (I)       Done Read rows (cpu=0.000s, mem=1641.3M)
[12/21 15:35:20    477s] (I)       Identified Clock instances: Flop 1575, Clock buffer/inverter 1, Gate 0, Logic 0
[12/21 15:35:20    477s] (I)       Read module constraints... (mem=1641.3M)
[12/21 15:35:20    477s] (I)       Done Read module constraints (cpu=0.000s, mem=1641.3M)
[12/21 15:35:20    477s] (I)       Done Read data from FE (cpu=0.040s, mem=1641.3M)
[12/21 15:35:20    477s] (I)       before initializing RouteDB syMemory usage = 1641.3 MB
[12/21 15:35:20    477s] (I)       == Non-default Options ==
[12/21 15:35:20    477s] (I)       Maximum routing layer                              : 8
[12/21 15:35:20    477s] (I)       Buffering-aware routing                            : true
[12/21 15:35:20    477s] (I)       Spread congestion away from blockages              : true
[12/21 15:35:20    477s] (I)       Overflow penalty cost                              : 10
[12/21 15:35:20    477s] (I)       Punch through distance                             : 4154.550000
[12/21 15:35:20    477s] (I)       Source-to-sink ratio                               : 0.300000
[12/21 15:35:20    477s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:35:20    477s] (I)       Use row-based GCell size
[12/21 15:35:20    477s] (I)       GCell unit size  : 7380
[12/21 15:35:20    477s] (I)       GCell multiplier : 1
[12/21 15:35:20    477s] (I)       build grid graph
[12/21 15:35:20    477s] (I)       build grid graph start
[12/21 15:35:20    477s] [NR-eGR] Track table information for default rule: 
[12/21 15:35:20    477s] [NR-eGR] METAL1 has no routable track
[12/21 15:35:20    477s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:35:20    477s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:35:20    477s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:35:20    477s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:35:20    477s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:35:20    477s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:35:20    477s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:35:20    477s] (I)       build grid graph end
[12/21 15:35:20    477s] (I)       ===========================================================================
[12/21 15:35:20    477s] (I)       == Report All Rule Vias ==
[12/21 15:35:20    477s] (I)       ===========================================================================
[12/21 15:35:20    477s] (I)        Via Rule : (Default)
[12/21 15:35:20    477s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:35:20    477s] (I)       ---------------------------------------------------------------------------
[12/21 15:35:20    477s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:35:20    477s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:35:20    477s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:35:20    477s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:35:20    477s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:35:20    477s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:35:20    477s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:35:20    477s] (I)       ===========================================================================
[12/21 15:35:20    477s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1641.28 MB )
[12/21 15:35:20    477s] (I)       Num PG vias on layer 2 : 0
[12/21 15:35:20    477s] (I)       Num PG vias on layer 3 : 0
[12/21 15:35:20    477s] (I)       Num PG vias on layer 4 : 0
[12/21 15:35:20    477s] (I)       Num PG vias on layer 5 : 0
[12/21 15:35:20    477s] (I)       Num PG vias on layer 6 : 0
[12/21 15:35:20    477s] (I)       Num PG vias on layer 7 : 0
[12/21 15:35:20    477s] (I)       Num PG vias on layer 8 : 0
[12/21 15:35:20    477s] [NR-eGR] Read 4004 PG shapes
[12/21 15:35:20    477s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1641.28 MB )
[12/21 15:35:20    477s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:35:20    477s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:35:20    477s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:35:20    477s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:35:20    477s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:35:20    477s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:35:20    477s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:35:20    477s] (I)       readDataFromPlaceDB
[12/21 15:35:20    477s] (I)       Read net information..
[12/21 15:35:20    477s] [NR-eGR] Read numTotalNets=5836  numIgnoredNets=0
[12/21 15:35:20    477s] (I)       Read testcase time = 0.000 seconds
[12/21 15:35:20    477s] 
[12/21 15:35:20    477s] (I)       early_global_route_priority property id does not exist.
[12/21 15:35:20    477s] (I)       Start initializing grid graph
[12/21 15:35:20    477s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:35:20    477s] (I)       End initializing grid graph
[12/21 15:35:20    477s] (I)       Model blockages into capacity
[12/21 15:35:20    477s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:35:20    477s] (I)       Started Modeling ( Curr Mem: 1642.57 MB )
[12/21 15:35:20    477s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:35:20    477s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:35:20    477s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:35:20    477s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:35:20    477s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:35:20    477s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:35:20    477s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:35:20    477s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1642.57 MB )
[12/21 15:35:20    477s] (I)       -- layer congestion ratio --
[12/21 15:35:20    477s] (I)       Layer 1 : 0.100000
[12/21 15:35:20    477s] (I)       Layer 2 : 0.700000
[12/21 15:35:20    477s] (I)       Layer 3 : 0.700000
[12/21 15:35:20    477s] (I)       Layer 4 : 0.700000
[12/21 15:35:20    477s] (I)       Layer 5 : 0.700000
[12/21 15:35:20    477s] (I)       Layer 6 : 0.700000
[12/21 15:35:20    477s] (I)       Layer 7 : 0.700000
[12/21 15:35:20    477s] (I)       Layer 8 : 0.700000
[12/21 15:35:20    477s] (I)       ----------------------------
[12/21 15:35:20    477s] (I)       Number of ignored nets = 0
[12/21 15:35:20    477s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:35:20    477s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:35:20    477s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:35:20    477s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:35:20    477s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:35:20    477s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:35:20    477s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:35:20    477s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:35:20    477s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:35:20    477s] (I)       Constructing bin map
[12/21 15:35:20    477s] (I)       Initialize bin information with width=14760 height=14760
[12/21 15:35:20    477s] (I)       Done constructing bin map
[12/21 15:35:20    477s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:35:20    477s] (I)       Before initializing Early Global Route syMemory usage = 1642.6 MB
[12/21 15:35:20    477s] (I)       Ndr track 0 does not exist
[12/21 15:35:21    478s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:35:21    478s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:35:21    478s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:35:21    478s] (I)       Site width          :   920  (dbu)
[12/21 15:35:21    478s] (I)       Row height          :  7380  (dbu)
[12/21 15:35:21    478s] (I)       GCell width         :  7380  (dbu)
[12/21 15:35:21    478s] (I)       GCell height        :  7380  (dbu)
[12/21 15:35:21    478s] (I)       Grid                :   287   287     8
[12/21 15:35:21    478s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:35:21    478s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:35:21    478s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:35:21    478s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:35:21    478s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:35:21    478s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:35:21    478s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:35:21    478s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:35:21    478s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:35:21    478s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:35:21    478s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:35:21    478s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:35:21    478s] (I)       --------------------------------------------------------
[12/21 15:35:21    478s] 
[12/21 15:35:21    478s] [NR-eGR] ============ Routing rule table ============
[12/21 15:35:21    478s] [NR-eGR] Rule id: 0  Nets: 5804 
[12/21 15:35:21    478s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:35:21    478s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:35:21    478s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:35:21    478s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:35:21    478s] [NR-eGR] ========================================
[12/21 15:35:21    478s] [NR-eGR] 
[12/21 15:35:21    478s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:35:21    478s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:35:21    478s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:35:21    478s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:35:21    478s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:35:21    478s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:35:21    478s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:35:21    478s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:35:21    478s] (I)       After initializing Early Global Route syMemory usage = 1645.9 MB
[12/21 15:35:21    478s] (I)       Finished Loading and Dumping File ( CPU: 0.55 sec, Real: 0.56 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Reset routing kernel
[12/21 15:35:21    478s] (I)       Started Global Routing ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       ============= Initialization =============
[12/21 15:35:21    478s] (I)       totalPins=20506  totalGlobalPin=20081 (97.93%)
[12/21 15:35:21    478s] (I)       Started Net group 1 ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Started Build MST ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Generate topology with single threads
[12/21 15:35:21    478s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:35:21    478s] (I)       #blocked areas for congestion spreading : 9
[12/21 15:35:21    478s] [NR-eGR] Layer group 1: route 5804 net(s) in layer range [2, 8]
[12/21 15:35:21    478s] (I)       
[12/21 15:35:21    478s] (I)       ============  Phase 1a Route ============
[12/21 15:35:21    478s] (I)       Started Phase 1a ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Started Pattern routing ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Usage: 53437 = (25260 H, 28177 V) = (4.60% H, 4.95% V) = (9.321e+04um H, 1.040e+05um V)
[12/21 15:35:21    478s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       
[12/21 15:35:21    478s] (I)       ============  Phase 1b Route ============
[12/21 15:35:21    478s] (I)       Started Phase 1b ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Usage: 53437 = (25260 H, 28177 V) = (4.60% H, 4.95% V) = (9.321e+04um H, 1.040e+05um V)
[12/21 15:35:21    478s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.971825e+05um
[12/21 15:35:21    478s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       
[12/21 15:35:21    478s] (I)       ============  Phase 1c Route ============
[12/21 15:35:21    478s] (I)       Started Phase 1c ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Usage: 53437 = (25260 H, 28177 V) = (4.60% H, 4.95% V) = (9.321e+04um H, 1.040e+05um V)
[12/21 15:35:21    478s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       
[12/21 15:35:21    478s] (I)       ============  Phase 1d Route ============
[12/21 15:35:21    478s] (I)       Started Phase 1d ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Usage: 53437 = (25260 H, 28177 V) = (4.60% H, 4.95% V) = (9.321e+04um H, 1.040e+05um V)
[12/21 15:35:21    478s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       
[12/21 15:35:21    478s] (I)       ============  Phase 1e Route ============
[12/21 15:35:21    478s] (I)       Started Phase 1e ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Started Route legalization ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Usage: 53437 = (25260 H, 28177 V) = (4.60% H, 4.95% V) = (9.321e+04um H, 1.040e+05um V)
[12/21 15:35:21    478s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.971825e+05um
[12/21 15:35:21    478s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Started Layer assignment ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Running layer assignment with 1 threads
[12/21 15:35:21    478s] (I)       Finished Layer assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Finished Net group 1 ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       
[12/21 15:35:21    478s] (I)       ============  Phase 1l Route ============
[12/21 15:35:21    478s] (I)       Started Phase 1l ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       
[12/21 15:35:21    478s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:35:21    478s] [NR-eGR]                        OverCon            
[12/21 15:35:21    478s] [NR-eGR]                         #Gcell     %Gcell
[12/21 15:35:21    478s] [NR-eGR]       Layer                (2)    OverCon 
[12/21 15:35:21    478s] [NR-eGR] ----------------------------------------------
[12/21 15:35:21    478s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/21 15:35:21    478s] [NR-eGR]  METAL2  (2)         4( 0.02%)   ( 0.02%) 
[12/21 15:35:21    478s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/21 15:35:21    478s] [NR-eGR]  METAL4  (4)         1( 0.00%)   ( 0.00%) 
[12/21 15:35:21    478s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/21 15:35:21    478s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/21 15:35:21    478s] [NR-eGR]  METAL7  (7)        11( 0.05%)   ( 0.05%) 
[12/21 15:35:21    478s] [NR-eGR]  METAL8  (8)         1( 0.00%)   ( 0.00%) 
[12/21 15:35:21    478s] [NR-eGR] ----------------------------------------------
[12/21 15:35:21    478s] [NR-eGR] Total               17( 0.01%)   ( 0.01%) 
[12/21 15:35:21    478s] [NR-eGR] 
[12/21 15:35:21    478s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:35:21    478s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:35:21    478s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:35:21    478s] (I)       ============= track Assignment ============
[12/21 15:35:21    478s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Started Track Assignment ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 15:35:21    478s] (I)       Running track assignment with 1 threads
[12/21 15:35:21    478s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] (I)       Run Multi-thread track assignment
[12/21 15:35:21    478s] (I)       Finished Track Assignment ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] [NR-eGR] Started Export DB wires ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] [NR-eGR] Started Export all nets ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] [NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] [NR-eGR] Started Set wire vias ( Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] [NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1645.88 MB )
[12/21 15:35:21    478s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:35:21    478s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20426
[12/21 15:35:21    478s] [NR-eGR] METAL2  (2V) length: 7.460255e+04um, number of vias: 30410
[12/21 15:35:21    478s] [NR-eGR] METAL3  (3H) length: 8.302666e+04um, number of vias: 2047
[12/21 15:35:21    478s] [NR-eGR] METAL4  (4V) length: 2.996333e+04um, number of vias: 416
[12/21 15:35:21    478s] [NR-eGR] METAL5  (5H) length: 1.066221e+04um, number of vias: 88
[12/21 15:35:21    478s] [NR-eGR] METAL6  (6V) length: 3.026325e+03um, number of vias: 38
[12/21 15:35:21    478s] [NR-eGR] METAL7  (7H) length: 2.354545e+03um, number of vias: 44
[12/21 15:35:21    478s] [NR-eGR] METAL8  (8V) length: 6.632000e+02um, number of vias: 0
[12/21 15:35:21    478s] [NR-eGR] Total length: 2.042988e+05um, number of vias: 53469
[12/21 15:35:21    478s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:35:21    478s] [NR-eGR] Total eGR-routed clock nets wire length: 1.123177e+04um 
[12/21 15:35:21    478s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:35:21    478s] Saved RC grid cleaned up.
[12/21 15:35:21    478s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.03 sec, Real: 1.04 sec, Curr Mem: 1617.52 MB )
[12/21 15:35:21    478s] ### Creating LA Mngr. totSessionCpu=0:07:59 mem=1617.5M
[12/21 15:35:21    478s] LayerId::1 widthSet size::4
[12/21 15:35:21    478s] LayerId::2 widthSet size::4
[12/21 15:35:21    478s] LayerId::3 widthSet size::4
[12/21 15:35:21    478s] LayerId::4 widthSet size::4
[12/21 15:35:21    478s] LayerId::5 widthSet size::4
[12/21 15:35:21    478s] LayerId::6 widthSet size::4
[12/21 15:35:21    478s] LayerId::7 widthSet size::5
[12/21 15:35:21    478s] LayerId::8 widthSet size::3
[12/21 15:35:21    478s] Updating RC grid for preRoute extraction ...
[12/21 15:35:21    478s] Initializing multi-corner capacitance tables ... 
[12/21 15:35:21    478s] Initializing multi-corner resistance tables ...
[12/21 15:35:21    478s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:35:21    478s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.272250 ; uaWl: 1.000000 ; uaWlH: 0.228438 ; aWlH: 0.000000 ; Pmax: 0.823900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:35:21    478s] ### Creating LA Mngr, finished. totSessionCpu=0:07:59 mem=1617.5M
[12/21 15:35:21    478s] Extraction called for design 'CHIP' of instances=5174 and nets=5852 using extraction engine 'preRoute' .
[12/21 15:35:21    478s] PreRoute RC Extraction called for design CHIP.
[12/21 15:35:21    478s] RC Extraction called in multi-corner(1) mode.
[12/21 15:35:21    478s] RCMode: PreRoute
[12/21 15:35:21    478s]       RC Corner Indexes            0   
[12/21 15:35:21    478s] Capacitance Scaling Factor   : 1.00000 
[12/21 15:35:21    478s] Resistance Scaling Factor    : 1.00000 
[12/21 15:35:21    478s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 15:35:21    478s] Clock Res. Scaling Factor    : 1.00000 
[12/21 15:35:21    478s] Shrink Factor                : 1.00000
[12/21 15:35:21    478s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 15:35:21    478s] Using capacitance table file ...
[12/21 15:35:21    478s] LayerId::1 widthSet size::4
[12/21 15:35:21    478s] LayerId::2 widthSet size::4
[12/21 15:35:21    478s] LayerId::3 widthSet size::4
[12/21 15:35:21    478s] LayerId::4 widthSet size::4
[12/21 15:35:21    478s] LayerId::5 widthSet size::4
[12/21 15:35:21    478s] LayerId::6 widthSet size::4
[12/21 15:35:21    478s] LayerId::7 widthSet size::5
[12/21 15:35:21    478s] LayerId::8 widthSet size::3
[12/21 15:35:21    478s] Updating RC grid for preRoute extraction ...
[12/21 15:35:21    478s] Initializing multi-corner capacitance tables ... 
[12/21 15:35:21    478s] Initializing multi-corner resistance tables ...
[12/21 15:35:22    478s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:35:22    478s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.272250 ; uaWl: 1.000000 ; uaWlH: 0.228438 ; aWlH: 0.000000 ; Pmax: 0.823900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:35:22    478s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1617.516M)
[12/21 15:35:22    478s] *** Enable all active views. ***
[12/21 15:35:22    479s] 
[12/21 15:35:22    479s] Optimization is working on the following views:
[12/21 15:35:22    479s]   Setup views: av_func_mode_max 
[12/21 15:35:22    479s]   Hold  views: av_func_mode_min av_scan_mode_min 
[12/21 15:35:22    479s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1625.5M
[12/21 15:35:22    479s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1625.5M
[12/21 15:35:26    482s] Fast DP-INIT is on for default
[12/21 15:35:26    482s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:3.690, REAL:3.661, MEM:1625.5M
[12/21 15:35:26    482s] OPERPROF: Finished spInitSiteArr at level 1, CPU:3.690, REAL:3.667, MEM:1625.5M
[12/21 15:35:26    482s] Starting delay calculation for Setup views
[12/21 15:35:26    483s] #################################################################################
[12/21 15:35:26    483s] # Design Stage: PreRoute
[12/21 15:35:26    483s] # Design Name: CHIP
[12/21 15:35:26    483s] # Design Mode: 130nm
[12/21 15:35:26    483s] # Analysis Mode: MMMC Non-OCV 
[12/21 15:35:26    483s] # Parasitics Mode: No SPEF/RCDB
[12/21 15:35:26    483s] # Signoff Settings: SI Off 
[12/21 15:35:26    483s] #################################################################################
[12/21 15:35:26    483s] Calculate delays in BcWc mode...
[12/21 15:35:26    483s] Topological Sorting (REAL = 0:00:00.0, MEM = 1623.5M, InitMEM = 1623.5M)
[12/21 15:35:26    483s] Start delay calculation (fullDC) (1 T). (MEM=1623.55)
[12/21 15:35:26    483s] End AAE Lib Interpolated Model. (MEM=1639.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:35:30    487s] Total number of fetched objects 5836
[12/21 15:35:30    487s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 15:35:30    487s] End delay calculation. (MEM=1655.6 CPU=0:00:04.0 REAL=0:00:04.0)
[12/21 15:35:30    487s] End delay calculation (fullDC). (MEM=1655.6 CPU=0:00:04.4 REAL=0:00:04.0)
[12/21 15:35:30    487s] *** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 1655.6M) ***
[12/21 15:35:30    487s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:04.0 totSessionCpu=0:08:08 mem=1655.6M)
[12/21 15:35:31    487s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.046  |
|           TNS (ns):| -0.106  |
|    Violating Paths:|    4    |
|          All Paths:|  2281   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    112 (112)     |    -60     |    113 (113)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.305%
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1126.0M, totSessionCpu=0:08:08 **
[12/21 15:35:31    487s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/21 15:35:31    487s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:35:31    487s] ### Creating PhyDesignMc. totSessionCpu=0:08:08 mem=1624.9M
[12/21 15:35:31    487s] OPERPROF: Starting DPlace-Init at level 1, MEM:1624.9M
[12/21 15:35:31    487s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:35:31    487s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1624.9M
[12/21 15:35:31    487s] OPERPROF:     Starting CMU at level 3, MEM:1624.9M
[12/21 15:35:31    487s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1624.9M
[12/21 15:35:31    487s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1624.9M
[12/21 15:35:31    487s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1624.9MB).
[12/21 15:35:31    487s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1624.9M
[12/21 15:35:31    487s] TotalInstCnt at PhyDesignMc Initialization: 4,343
[12/21 15:35:31    487s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:08 mem=1624.9M
[12/21 15:35:31    487s] TotalInstCnt at PhyDesignMc Destruction: 4,343
[12/21 15:35:31    487s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:35:31    487s] ### Creating PhyDesignMc. totSessionCpu=0:08:08 mem=1624.9M
[12/21 15:35:31    487s] OPERPROF: Starting DPlace-Init at level 1, MEM:1624.9M
[12/21 15:35:31    487s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:35:31    487s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1624.9M
[12/21 15:35:31    487s] OPERPROF:     Starting CMU at level 3, MEM:1624.9M
[12/21 15:35:31    487s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1624.9M
[12/21 15:35:31    487s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1624.9M
[12/21 15:35:31    487s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1624.9MB).
[12/21 15:35:31    487s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.036, MEM:1624.9M
[12/21 15:35:31    487s] TotalInstCnt at PhyDesignMc Initialization: 4,343
[12/21 15:35:31    487s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:08 mem=1624.9M
[12/21 15:35:31    488s] TotalInstCnt at PhyDesignMc Destruction: 4,343
[12/21 15:35:31    488s] *** Starting optimizing excluded clock nets MEM= 1624.9M) ***
[12/21 15:35:31    488s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1624.9M) ***
[12/21 15:35:31    488s] The useful skew maximum allowed delay is: 0.3
[12/21 15:35:31    488s] Deleting Lib Analyzer.
[12/21 15:35:31    488s] Info: 32 io nets excluded
[12/21 15:35:31    488s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:35:31    488s] ### Creating LA Mngr. totSessionCpu=0:08:08 mem=1624.9M
[12/21 15:35:31    488s] ### Creating LA Mngr, finished. totSessionCpu=0:08:08 mem=1624.9M
[12/21 15:35:31    488s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/21 15:35:31    488s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:08.4/0:41:27.0 (0.2), mem = 1624.9M
[12/21 15:35:31    488s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.10
[12/21 15:35:31    488s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:35:31    488s] ### Creating PhyDesignMc. totSessionCpu=0:08:08 mem=1632.9M
[12/21 15:35:31    488s] OPERPROF: Starting DPlace-Init at level 1, MEM:1632.9M
[12/21 15:35:31    488s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:35:31    488s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1632.9M
[12/21 15:35:31    488s] OPERPROF:     Starting CMU at level 3, MEM:1632.9M
[12/21 15:35:31    488s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1632.9M
[12/21 15:35:31    488s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1632.9M
[12/21 15:35:31    488s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1632.9MB).
[12/21 15:35:31    488s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1632.9M
[12/21 15:35:31    488s] TotalInstCnt at PhyDesignMc Initialization: 4,343
[12/21 15:35:31    488s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:08 mem=1632.9M
[12/21 15:35:31    488s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:31    488s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:39    496s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:39    496s] 
[12/21 15:35:39    496s] Creating Lib Analyzer ...
[12/21 15:35:39    496s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:39    496s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:35:39    496s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:35:39    496s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:35:39    496s] 
[12/21 15:35:39    496s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:35:41    498s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:19 mem=1775.4M
[12/21 15:35:41    498s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:19 mem=1775.4M
[12/21 15:35:41    498s] Creating Lib Analyzer, finished. 
[12/21 15:35:41    498s] 
[12/21 15:35:41    498s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/21 15:35:43    499s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1794.5M
[12/21 15:35:43    499s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1794.5M
[12/21 15:35:43    499s] 
[12/21 15:35:43    499s] Netlist preparation processing... 
[12/21 15:35:43    499s] Removed 0 instance
[12/21 15:35:43    499s] *info: Marking 0 isolation instances dont touch
[12/21 15:35:43    499s] *info: Marking 0 level shifter instances dont touch
[12/21 15:35:43    499s] TotalInstCnt at PhyDesignMc Destruction: 4,343
[12/21 15:35:43    499s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.10
[12/21 15:35:43    499s] *** AreaOpt [finish] : cpu/real = 0:00:11.6/0:00:11.6 (1.0), totSession cpu/real = 0:08:20.0/0:41:38.6 (0.2), mem = 1775.4M
[12/21 15:35:43    499s] 
[12/21 15:35:43    499s] =============================================================================================
[12/21 15:35:43    499s]  Step TAT Report for SimplifyNetlist #2
[12/21 15:35:43    499s] =============================================================================================
[12/21 15:35:43    499s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:35:43    499s] ---------------------------------------------------------------------------------------------
[12/21 15:35:43    499s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  19.5 % )     0:00:02.3 /  0:00:02.3    1.0
[12/21 15:35:43    499s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   41.0
[12/21 15:35:43    499s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:35:43    499s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:02.3 /  0:00:02.3    1.0
[12/21 15:35:43    499s] [ SteinerInterfaceInit   ]      1   0:00:08.0  (  68.3 % )     0:00:08.0 /  0:00:07.9    1.0
[12/21 15:35:43    499s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:35:43    499s] [ MISC                   ]          0:00:01.3  (  11.2 % )     0:00:01.3 /  0:00:01.3    1.0
[12/21 15:35:43    499s] ---------------------------------------------------------------------------------------------
[12/21 15:35:43    499s]  SimplifyNetlist #2 TOTAL           0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:11.6    1.0
[12/21 15:35:43    499s] ---------------------------------------------------------------------------------------------
[12/21 15:35:43    499s] 
[12/21 15:35:43    500s] Deleting Lib Analyzer.
[12/21 15:35:43    500s] Begin: GigaOpt high fanout net optimization
[12/21 15:35:43    500s] GigaOpt HFN: use maxLocalDensity 1.2
[12/21 15:35:43    500s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/21 15:35:43    500s] Info: 32 io nets excluded
[12/21 15:35:43    500s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:35:43    500s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:20.1/0:41:38.8 (0.2), mem = 1709.4M
[12/21 15:35:43    500s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.11
[12/21 15:35:43    500s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:35:43    500s] ### Creating PhyDesignMc. totSessionCpu=0:08:20 mem=1709.4M
[12/21 15:35:43    500s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/21 15:35:43    500s] OPERPROF: Starting DPlace-Init at level 1, MEM:1709.4M
[12/21 15:35:43    500s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:35:43    500s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1709.4M
[12/21 15:35:43    500s] OPERPROF:     Starting CMU at level 3, MEM:1709.4M
[12/21 15:35:43    500s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1709.4M
[12/21 15:35:43    500s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1709.4M
[12/21 15:35:43    500s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1709.4MB).
[12/21 15:35:43    500s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1709.4M
[12/21 15:35:43    500s] TotalInstCnt at PhyDesignMc Initialization: 4,343
[12/21 15:35:43    500s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:20 mem=1709.4M
[12/21 15:35:43    500s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:43    500s] 
[12/21 15:35:43    500s] Creating Lib Analyzer ...
[12/21 15:35:43    500s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:43    500s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:35:43    500s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:35:43    500s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:35:43    500s] 
[12/21 15:35:43    500s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:35:45    502s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:23 mem=1709.4M
[12/21 15:35:45    502s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:23 mem=1709.4M
[12/21 15:35:45    502s] Creating Lib Analyzer, finished. 
[12/21 15:35:45    502s] 
[12/21 15:35:45    502s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/21 15:35:48    505s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:35:48    505s] TotalInstCnt at PhyDesignMc Destruction: 4,343
[12/21 15:35:48    505s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.11
[12/21 15:35:48    505s] *** DrvOpt [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:08:25.4/0:41:44.1 (0.2), mem = 1709.4M
[12/21 15:35:48    505s] 
[12/21 15:35:48    505s] =============================================================================================
[12/21 15:35:48    505s]  Step TAT Report for DrvOpt #5
[12/21 15:35:48    505s] =============================================================================================
[12/21 15:35:48    505s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:35:48    505s] ---------------------------------------------------------------------------------------------
[12/21 15:35:48    505s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  43.4 % )     0:00:02.3 /  0:00:02.3    1.0
[12/21 15:35:48    505s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:35:48    505s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/21 15:35:48    505s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:02.4 /  0:00:02.3    1.0
[12/21 15:35:48    505s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:35:48    505s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:35:48    505s] [ MISC                   ]          0:00:02.9  (  54.6 % )     0:00:02.9 /  0:00:02.9    1.0
[12/21 15:35:48    505s] ---------------------------------------------------------------------------------------------
[12/21 15:35:48    505s]  DrvOpt #5 TOTAL                    0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.3    1.0
[12/21 15:35:48    505s] ---------------------------------------------------------------------------------------------
[12/21 15:35:48    505s] 
[12/21 15:35:48    505s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/21 15:35:48    505s] End: GigaOpt high fanout net optimization
[12/21 15:35:48    505s] Begin: GigaOpt DRV Optimization
[12/21 15:35:48    505s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/21 15:35:48    505s] Info: 32 io nets excluded
[12/21 15:35:48    505s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:35:48    505s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:25.4/0:41:44.1 (0.2), mem = 1709.4M
[12/21 15:35:48    505s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.12
[12/21 15:35:48    505s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:35:48    505s] ### Creating PhyDesignMc. totSessionCpu=0:08:25 mem=1709.4M
[12/21 15:35:48    505s] OPERPROF: Starting DPlace-Init at level 1, MEM:1709.4M
[12/21 15:35:48    505s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:35:48    505s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1709.4M
[12/21 15:35:48    505s] OPERPROF:     Starting CMU at level 3, MEM:1709.4M
[12/21 15:35:48    505s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1709.4M
[12/21 15:35:48    505s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.028, MEM:1709.4M
[12/21 15:35:48    505s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1709.4MB).
[12/21 15:35:48    505s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.043, MEM:1709.4M
[12/21 15:35:48    505s] TotalInstCnt at PhyDesignMc Initialization: 4,343
[12/21 15:35:48    505s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:26 mem=1709.4M
[12/21 15:35:48    505s] 
[12/21 15:35:48    505s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/21 15:35:51    508s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1728.5M
[12/21 15:35:51    508s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1728.5M
[12/21 15:35:51    508s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:35:51    508s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/21 15:35:51    508s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:35:51    508s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/21 15:35:51    508s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:35:51    508s] Info: violation cost 144.892410 (cap = 0.054839, tran = 0.037583, len = 0.000000, fanout load = 144.799973, fanout count = 0.000000, glitch 0.000000)
[12/21 15:35:51    508s] |     1|    11|    -0.00|     4|     4|    -0.00|   112|   112|     0|     0|    -0.05|    -0.11|       0|       0|       0|  74.30|          |         |
[12/21 15:35:54    511s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:35:54    511s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|    -0.75|     194|      68|      38|  75.41| 0:00:03.0|  1782.2M|
[12/21 15:35:54    511s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:35:54    511s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|    -0.75|       0|       0|       0|  75.41| 0:00:00.0|  1782.2M|
[12/21 15:35:54    511s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:35:54    511s] Bottom Preferred Layer:
[12/21 15:35:54    511s]     None
[12/21 15:35:54    511s] Via Pillar Rule:
[12/21 15:35:54    511s]     None
[12/21 15:35:54    511s] 
[12/21 15:35:54    511s] *** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1782.2M) ***
[12/21 15:35:54    511s] 
[12/21 15:35:54    511s] TotalInstCnt at PhyDesignMc Destruction: 4,605
[12/21 15:35:54    511s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.12
[12/21 15:35:54    511s] *** DrvOpt [finish] : cpu/real = 0:00:06.2/0:00:06.3 (1.0), totSession cpu/real = 0:08:31.6/0:41:50.4 (0.2), mem = 1763.2M
[12/21 15:35:54    511s] 
[12/21 15:35:54    511s] =============================================================================================
[12/21 15:35:54    511s]  Step TAT Report for DrvOpt #6
[12/21 15:35:54    511s] =============================================================================================
[12/21 15:35:54    511s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:35:54    511s] ---------------------------------------------------------------------------------------------
[12/21 15:35:54    511s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:35:54    511s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:35:54    511s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/21 15:35:54    511s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[12/21 15:35:54    511s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:35:54    511s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:03.1 /  0:00:03.1    1.0
[12/21 15:35:54    511s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:35:54    511s] [ OptEval                ]      4   0:00:01.2  (  19.8 % )     0:00:01.2 /  0:00:01.2    1.0
[12/21 15:35:54    511s] [ OptCommit              ]      4   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    0.9
[12/21 15:35:54    511s] [ IncrTimingUpdate       ]      4   0:00:00.4  (   6.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 15:35:54    511s] [ PostCommitDelayCalc    ]      4   0:00:01.3  (  20.4 % )     0:00:01.3 /  0:00:01.2    1.0
[12/21 15:35:54    511s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:35:54    511s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 15:35:54    511s] [ MISC                   ]          0:00:02.9  (  45.8 % )     0:00:02.9 /  0:00:02.9    1.0
[12/21 15:35:54    511s] ---------------------------------------------------------------------------------------------
[12/21 15:35:54    511s]  DrvOpt #6 TOTAL                    0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.2    1.0
[12/21 15:35:54    511s] ---------------------------------------------------------------------------------------------
[12/21 15:35:54    511s] 
[12/21 15:35:54    511s] End: GigaOpt DRV Optimization
[12/21 15:35:54    511s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/21 15:35:54    511s] **optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1205.2M, totSessionCpu=0:08:32 **
[12/21 15:35:55    511s] 
[12/21 15:35:55    511s] Active setup views:
[12/21 15:35:55    511s]  av_func_mode_max
[12/21 15:35:55    511s]   Dominating endpoints: 0
[12/21 15:35:55    511s]   Dominating TNS: -0.000
[12/21 15:35:55    511s] 
[12/21 15:35:55    511s] Deleting Lib Analyzer.
[12/21 15:35:55    511s] Begin: GigaOpt Global Optimization
[12/21 15:35:55    511s] *info: use new DP (enabled)
[12/21 15:35:55    511s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/21 15:35:55    511s] Info: 32 io nets excluded
[12/21 15:35:55    511s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:35:55    511s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:31.8/0:41:50.6 (0.2), mem = 1717.2M
[12/21 15:35:55    511s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.13
[12/21 15:35:55    511s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:35:55    511s] ### Creating PhyDesignMc. totSessionCpu=0:08:32 mem=1717.2M
[12/21 15:35:55    511s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/21 15:35:55    511s] OPERPROF: Starting DPlace-Init at level 1, MEM:1717.2M
[12/21 15:35:55    511s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:35:55    511s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1717.2M
[12/21 15:35:55    511s] OPERPROF:     Starting CMU at level 3, MEM:1717.2M
[12/21 15:35:55    511s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1717.2M
[12/21 15:35:55    511s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:1717.2M
[12/21 15:35:55    511s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1717.2MB).
[12/21 15:35:55    511s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1717.2M
[12/21 15:35:55    511s] TotalInstCnt at PhyDesignMc Initialization: 4,605
[12/21 15:35:55    511s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:32 mem=1717.2M
[12/21 15:35:55    511s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:55    511s] 
[12/21 15:35:55    511s] Creating Lib Analyzer ...
[12/21 15:35:55    512s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:35:55    512s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:35:55    512s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:35:55    512s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:35:55    512s] 
[12/21 15:35:55    512s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:35:58    514s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:35 mem=1717.2M
[12/21 15:35:58    514s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:35 mem=1717.2M
[12/21 15:35:58    514s] Creating Lib Analyzer, finished. 
[12/21 15:35:58    514s] 
[12/21 15:35:58    514s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/21 15:36:07    524s] *info: 32 io nets excluded
[12/21 15:36:07    524s] *info: 2 clock nets excluded
[12/21 15:36:07    524s] *info: 2 special nets excluded.
[12/21 15:36:07    524s] *info: 17 no-driver nets excluded.
[12/21 15:36:10    526s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1736.2M
[12/21 15:36:10    526s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1736.2M
[12/21 15:36:10    527s] ** GigaOpt Global Opt WNS Slack -0.127  TNS Slack -0.749 
[12/21 15:36:10    527s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:36:10    527s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[12/21 15:36:10    527s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:36:10    527s] |  -0.127|  -0.749|    75.41%|   0:00:00.0| 1736.2M|av_func_mode_max|  default| DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_ |
[12/21 15:36:10    527s] |        |        |          |            |        |                |         | i0/DB[15]                                          |
[12/21 15:36:10    527s] |  -0.050|  -0.128|    75.42%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_15_/D                            |
[12/21 15:36:10    527s] |  -0.050|  -0.128|    75.42%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_15_/D                            |
[12/21 15:36:10    527s] |  -0.050|  -0.128|    75.42%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToACF_reg_15_/D                            |
[12/21 15:36:10    527s] |  -0.045|  -0.045|    75.42%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.045|  -0.045|    75.42%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.045|  -0.045|    75.42%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.045|  -0.045|    75.42%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.037|  -0.037|    75.42%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.037|  -0.037|    75.43%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.037|  -0.037|    75.43%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.037|  -0.037|    75.43%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.037|  -0.037|    75.43%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.037|  -0.037|    75.43%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.037|  -0.037|    75.43%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.037|  -0.037|    75.43%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.037|  -0.037|    75.43%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] |  -0.037|  -0.037|    75.43%|   0:00:00.0| 1780.4M|av_func_mode_max|  default| DCT/DRU/ToBDEG_reg_16_/D                           |
[12/21 15:36:10    527s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:36:10    527s] 
[12/21 15:36:10    527s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1780.4M) ***
[12/21 15:36:10    527s] 
[12/21 15:36:10    527s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1780.4M) ***
[12/21 15:36:10    527s] Bottom Preferred Layer:
[12/21 15:36:10    527s]     None
[12/21 15:36:10    527s] Via Pillar Rule:
[12/21 15:36:10    527s]     None
[12/21 15:36:10    527s] ** GigaOpt Global Opt End WNS Slack -0.037  TNS Slack -0.037 
[12/21 15:36:10    527s] TotalInstCnt at PhyDesignMc Destruction: 4,605
[12/21 15:36:10    527s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.13
[12/21 15:36:10    527s] *** SetupOpt [finish] : cpu/real = 0:00:15.8/0:00:15.8 (1.0), totSession cpu/real = 0:08:47.6/0:42:06.3 (0.2), mem = 1761.3M
[12/21 15:36:10    527s] 
[12/21 15:36:10    527s] =============================================================================================
[12/21 15:36:10    527s]  Step TAT Report for GlobalOpt #2
[12/21 15:36:10    527s] =============================================================================================
[12/21 15:36:10    527s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:36:10    527s] ---------------------------------------------------------------------------------------------
[12/21 15:36:10    527s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:36:10    527s] [ LibAnalyzerInit        ]      1   0:00:02.8  (  17.8 % )     0:00:02.8 /  0:00:02.8    1.0
[12/21 15:36:10    527s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:36:10    527s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:36:10    527s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:02.9 /  0:00:02.9    1.0
[12/21 15:36:10    527s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:36:10    527s] [ TransformInit          ]      1   0:00:12.0  (  75.9 % )     0:00:12.0 /  0:00:12.0    1.0
[12/21 15:36:10    527s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 15:36:10    527s] [ OptGetWeight           ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/21 15:36:10    527s] [ OptEval                ]     17   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.1
[12/21 15:36:10    527s] [ OptCommit              ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:36:10    527s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.4
[12/21 15:36:10    527s] [ PostCommitDelayCalc    ]     17   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 15:36:10    527s] [ SetupOptGetWorkingSet  ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.7
[12/21 15:36:10    527s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:36:10    527s] [ SetupOptSlackGraph     ]     17   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 15:36:10    527s] [ MISC                   ]          0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 15:36:10    527s] ---------------------------------------------------------------------------------------------
[12/21 15:36:10    527s]  GlobalOpt #2 TOTAL                 0:00:15.8  ( 100.0 % )     0:00:15.8 /  0:00:15.8    1.0
[12/21 15:36:10    527s] ---------------------------------------------------------------------------------------------
[12/21 15:36:10    527s] 
[12/21 15:36:10    527s] End: GigaOpt Global Optimization
[12/21 15:36:10    527s] *** Timing NOT met, worst failing slack is -0.037
[12/21 15:36:10    527s] *** Check timing (0:00:00.0)
[12/21 15:36:10    527s] Deleting Lib Analyzer.
[12/21 15:36:10    527s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/21 15:36:10    527s] Info: 32 io nets excluded
[12/21 15:36:10    527s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:36:10    527s] ### Creating LA Mngr. totSessionCpu=0:08:48 mem=1717.3M
[12/21 15:36:10    527s] ### Creating LA Mngr, finished. totSessionCpu=0:08:48 mem=1717.3M
[12/21 15:36:10    527s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/21 15:36:10    527s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:36:10    527s] ### Creating PhyDesignMc. totSessionCpu=0:08:48 mem=1736.4M
[12/21 15:36:10    527s] OPERPROF: Starting DPlace-Init at level 1, MEM:1736.4M
[12/21 15:36:10    527s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:36:10    527s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1736.4M
[12/21 15:36:10    527s] OPERPROF:     Starting CMU at level 3, MEM:1736.4M
[12/21 15:36:10    527s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1736.4M
[12/21 15:36:10    527s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1736.4M
[12/21 15:36:10    527s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1736.4MB).
[12/21 15:36:10    527s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1736.4M
[12/21 15:36:10    527s] TotalInstCnt at PhyDesignMc Initialization: 4,605
[12/21 15:36:10    527s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:48 mem=1736.4M
[12/21 15:36:10    527s] Begin: Area Reclaim Optimization
[12/21 15:36:10    527s] 
[12/21 15:36:10    527s] Creating Lib Analyzer ...
[12/21 15:36:10    527s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:36:11    527s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:36:11    527s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:36:11    527s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:36:11    527s] 
[12/21 15:36:11    527s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:36:13    529s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:50 mem=1738.4M
[12/21 15:36:13    529s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:50 mem=1738.4M
[12/21 15:36:13    529s] Creating Lib Analyzer, finished. 
[12/21 15:36:13    529s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:49.9/0:42:08.6 (0.2), mem = 1738.4M
[12/21 15:36:13    529s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.14
[12/21 15:36:13    529s] 
[12/21 15:36:13    529s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/21 15:36:14    530s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1738.4M
[12/21 15:36:14    530s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1738.4M
[12/21 15:36:14    530s] Reclaim Optimization WNS Slack -0.037  TNS Slack -0.037 Density 75.43
[12/21 15:36:14    530s] +----------+---------+--------+--------+------------+--------+
[12/21 15:36:14    530s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/21 15:36:14    530s] +----------+---------+--------+--------+------------+--------+
[12/21 15:36:14    530s] |    75.43%|        -|  -0.037|  -0.037|   0:00:00.0| 1738.4M|
[12/21 15:36:14    531s] |    75.43%|        0|  -0.037|  -0.037|   0:00:00.0| 1759.0M|
[12/21 15:36:14    531s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/21 15:36:14    531s] |    75.43%|        0|  -0.037|  -0.037|   0:00:00.0| 1759.0M|
[12/21 15:36:15    532s] |    75.35%|       15|  -0.037|  -0.037|   0:00:01.0| 1782.6M|
[12/21 15:36:16    533s] |    75.27%|       64|  -0.037|  -0.037|   0:00:01.0| 1782.6M|
[12/21 15:36:16    533s] |    75.27%|        0|  -0.037|  -0.037|   0:00:00.0| 1782.6M|
[12/21 15:36:16    533s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/21 15:36:16    533s] |    75.27%|        0|  -0.037|  -0.037|   0:00:00.0| 1782.6M|
[12/21 15:36:16    533s] +----------+---------+--------+--------+------------+--------+
[12/21 15:36:16    533s] Reclaim Optimization End WNS Slack -0.037  TNS Slack -0.037 Density 75.27
[12/21 15:36:16    533s] 
[12/21 15:36:16    533s] ** Summary: Restruct = 0 Buffer Deletion = 15 Declone = 0 Resize = 63 **
[12/21 15:36:16    533s] --------------------------------------------------------------
[12/21 15:36:16    533s] |                                   | Total     | Sequential |
[12/21 15:36:16    533s] --------------------------------------------------------------
[12/21 15:36:16    533s] | Num insts resized                 |      63  |       0    |
[12/21 15:36:16    533s] | Num insts undone                  |       1  |       0    |
[12/21 15:36:16    533s] | Num insts Downsized               |      63  |       0    |
[12/21 15:36:16    533s] | Num insts Samesized               |       0  |       0    |
[12/21 15:36:16    533s] | Num insts Upsized                 |       0  |       0    |
[12/21 15:36:16    533s] | Num multiple commits+uncommits    |       0  |       -    |
[12/21 15:36:16    533s] --------------------------------------------------------------
[12/21 15:36:16    533s] Bottom Preferred Layer:
[12/21 15:36:16    533s]     None
[12/21 15:36:16    533s] Via Pillar Rule:
[12/21 15:36:16    533s]     None
[12/21 15:36:16    533s] End: Core Area Reclaim Optimization (cpu = 0:00:05.7) (real = 0:00:06.0) **
[12/21 15:36:16    533s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.14
[12/21 15:36:16    533s] *** AreaOpt [finish] : cpu/real = 0:00:03.5/0:00:03.6 (1.0), totSession cpu/real = 0:08:53.4/0:42:12.2 (0.2), mem = 1782.6M
[12/21 15:36:16    533s] 
[12/21 15:36:16    533s] =============================================================================================
[12/21 15:36:16    533s]  Step TAT Report for AreaOpt #3
[12/21 15:36:16    533s] =============================================================================================
[12/21 15:36:16    533s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:36:16    533s] ---------------------------------------------------------------------------------------------
[12/21 15:36:16    533s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 15:36:16    533s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  37.8 % )     0:00:02.2 /  0:00:02.2    1.0
[12/21 15:36:16    533s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:36:16    533s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 15:36:16    533s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:36:16    533s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.6 % )     0:00:02.4 /  0:00:02.4    1.0
[12/21 15:36:16    533s] [ OptGetWeight           ]    183   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:36:16    533s] [ OptEval                ]    183   0:00:01.6  (  28.7 % )     0:00:01.6 /  0:00:01.7    1.0
[12/21 15:36:16    533s] [ OptCommit              ]    183   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 15:36:16    533s] [ IncrTimingUpdate       ]     23   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/21 15:36:16    533s] [ PostCommitDelayCalc    ]    184   0:00:00.4  (   7.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 15:36:16    533s] [ MISC                   ]          0:00:01.1  (  18.8 % )     0:00:01.1 /  0:00:01.1    1.0
[12/21 15:36:16    533s] ---------------------------------------------------------------------------------------------
[12/21 15:36:16    533s]  AreaOpt #3 TOTAL                   0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:05.7    1.0
[12/21 15:36:16    533s] ---------------------------------------------------------------------------------------------
[12/21 15:36:16    533s] 
[12/21 15:36:16    533s] Executing incremental physical updates
[12/21 15:36:16    533s] Executing incremental physical updates
[12/21 15:36:16    533s] TotalInstCnt at PhyDesignMc Destruction: 4,590
[12/21 15:36:16    533s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1721.56M, totSessionCpu=0:08:53).
[12/21 15:36:16    533s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1721.6M
[12/21 15:36:16    533s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:1721.6M
[12/21 15:36:16    533s] **INFO: Flow update: Design is easy to close.
[12/21 15:36:16    533s] 
[12/21 15:36:16    533s] *** Start incrementalPlace ***
[12/21 15:36:16    533s] User Input Parameters:
[12/21 15:36:16    533s] - Congestion Driven    : On
[12/21 15:36:16    533s] - Timing Driven        : On
[12/21 15:36:16    533s] - Area-Violation Based : On
[12/21 15:36:16    533s] - Start Rollback Level : -5
[12/21 15:36:16    533s] - Legalized            : On
[12/21 15:36:16    533s] - Window Based         : Off
[12/21 15:36:16    533s] - eDen incr mode       : Off
[12/21 15:36:16    533s] - Small incr mode      : Off
[12/21 15:36:16    533s] 
[12/21 15:36:16    533s] no activity file in design. spp won't run.
[12/21 15:36:18    533s] Collecting buffer chain nets ...
[12/21 15:36:18    533s] SKP will enable view:
[12/21 15:36:18    533s]   av_func_mode_max
[12/21 15:36:18    533s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1721.6M
[12/21 15:36:18    533s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.040, REAL:0.045, MEM:1721.6M
[12/21 15:36:18    533s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1721.6M
[12/21 15:36:18    533s] Starting Early Global Route congestion estimation: mem = 1721.6M
[12/21 15:36:18    533s] (I)       Started Loading and Dumping File ( Curr Mem: 1721.56 MB )
[12/21 15:36:18    533s] (I)       Reading DB...
[12/21 15:36:18    533s] (I)       Read data from FE... (mem=1721.6M)
[12/21 15:36:18    533s] (I)       Read nodes and places... (mem=1721.6M)
[12/21 15:36:18    533s] (I)       Done Read nodes and places (cpu=0.010s, mem=1721.6M)
[12/21 15:36:18    533s] (I)       Read nets... (mem=1721.6M)
[12/21 15:36:18    533s] (I)       Done Read nets (cpu=0.010s, mem=1721.6M)
[12/21 15:36:18    533s] (I)       Done Read data from FE (cpu=0.020s, mem=1721.6M)
[12/21 15:36:18    533s] (I)       before initializing RouteDB syMemory usage = 1721.6 MB
[12/21 15:36:18    533s] (I)       == Non-default Options ==
[12/21 15:36:18    533s] (I)       Maximum routing layer                              : 8
[12/21 15:36:18    533s] (I)       Use non-blocking free Dbs wires                    : false
[12/21 15:36:18    533s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:36:18    533s] (I)       Use row-based GCell size
[12/21 15:36:18    533s] (I)       GCell unit size  : 7380
[12/21 15:36:18    533s] (I)       GCell multiplier : 1
[12/21 15:36:18    533s] (I)       build grid graph
[12/21 15:36:18    533s] (I)       build grid graph start
[12/21 15:36:18    533s] [NR-eGR] Track table information for default rule: 
[12/21 15:36:18    533s] [NR-eGR] METAL1 has no routable track
[12/21 15:36:18    533s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:36:18    533s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:36:18    533s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:36:18    533s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:36:18    533s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:36:18    533s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:36:18    533s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:36:18    533s] (I)       build grid graph end
[12/21 15:36:18    533s] (I)       ===========================================================================
[12/21 15:36:18    533s] (I)       == Report All Rule Vias ==
[12/21 15:36:18    533s] (I)       ===========================================================================
[12/21 15:36:18    533s] (I)        Via Rule : (Default)
[12/21 15:36:18    533s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:36:18    533s] (I)       ---------------------------------------------------------------------------
[12/21 15:36:18    533s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:36:18    533s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:36:18    533s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:36:18    533s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:36:18    533s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:36:18    533s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:36:18    533s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:36:18    533s] (I)       ===========================================================================
[12/21 15:36:18    533s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1721.56 MB )
[12/21 15:36:18    533s] (I)       Num PG vias on layer 2 : 0
[12/21 15:36:18    533s] (I)       Num PG vias on layer 3 : 0
[12/21 15:36:18    533s] (I)       Num PG vias on layer 4 : 0
[12/21 15:36:18    533s] (I)       Num PG vias on layer 5 : 0
[12/21 15:36:18    533s] (I)       Num PG vias on layer 6 : 0
[12/21 15:36:18    533s] (I)       Num PG vias on layer 7 : 0
[12/21 15:36:18    533s] (I)       Num PG vias on layer 8 : 0
[12/21 15:36:18    533s] [NR-eGR] Read 4004 PG shapes
[12/21 15:36:18    533s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1721.56 MB )
[12/21 15:36:18    533s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:36:18    533s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:36:18    533s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:36:18    533s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:36:18    533s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:36:18    533s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:36:18    533s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:36:18    533s] (I)       readDataFromPlaceDB
[12/21 15:36:18    533s] (I)       Read net information..
[12/21 15:36:18    533s] [NR-eGR] Read numTotalNets=6083  numIgnoredNets=0
[12/21 15:36:18    533s] (I)       Read testcase time = 0.010 seconds
[12/21 15:36:18    533s] 
[12/21 15:36:18    533s] (I)       early_global_route_priority property id does not exist.
[12/21 15:36:18    533s] (I)       Start initializing grid graph
[12/21 15:36:18    533s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:36:18    533s] (I)       End initializing grid graph
[12/21 15:36:18    533s] (I)       Model blockages into capacity
[12/21 15:36:18    533s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:36:18    533s] (I)       Started Modeling ( Curr Mem: 1722.91 MB )
[12/21 15:36:18    533s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:36:18    533s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:36:18    533s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:36:18    533s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:36:18    533s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:36:18    533s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:36:18    533s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:36:18    533s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1722.91 MB )
[12/21 15:36:18    533s] (I)       -- layer congestion ratio --
[12/21 15:36:18    533s] (I)       Layer 1 : 0.100000
[12/21 15:36:18    533s] (I)       Layer 2 : 0.700000
[12/21 15:36:18    533s] (I)       Layer 3 : 0.700000
[12/21 15:36:18    533s] (I)       Layer 4 : 0.700000
[12/21 15:36:18    533s] (I)       Layer 5 : 0.700000
[12/21 15:36:18    533s] (I)       Layer 6 : 0.700000
[12/21 15:36:18    533s] (I)       Layer 7 : 0.700000
[12/21 15:36:18    533s] (I)       Layer 8 : 0.700000
[12/21 15:36:18    533s] (I)       ----------------------------
[12/21 15:36:18    533s] (I)       Number of ignored nets = 0
[12/21 15:36:18    533s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:36:18    533s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:36:18    533s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:36:18    533s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:36:18    533s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:36:18    533s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:36:18    533s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:36:18    533s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:36:18    533s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:36:18    533s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:36:18    533s] (I)       Before initializing Early Global Route syMemory usage = 1722.9 MB
[12/21 15:36:18    533s] (I)       Ndr track 0 does not exist
[12/21 15:36:18    533s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:36:18    533s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:36:18    533s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:36:18    533s] (I)       Site width          :   920  (dbu)
[12/21 15:36:18    533s] (I)       Row height          :  7380  (dbu)
[12/21 15:36:18    533s] (I)       GCell width         :  7380  (dbu)
[12/21 15:36:18    533s] (I)       GCell height        :  7380  (dbu)
[12/21 15:36:18    533s] (I)       Grid                :   287   287     8
[12/21 15:36:18    533s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:36:18    533s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:36:18    533s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:36:18    533s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:36:18    533s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:36:18    533s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:36:18    533s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:36:18    533s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:36:18    533s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:36:18    533s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:36:18    533s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:36:18    533s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:36:18    533s] (I)       --------------------------------------------------------
[12/21 15:36:18    533s] 
[12/21 15:36:18    533s] [NR-eGR] ============ Routing rule table ============
[12/21 15:36:18    533s] [NR-eGR] Rule id: 0  Nets: 6051 
[12/21 15:36:18    533s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:36:18    533s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:36:18    533s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:36:18    533s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:36:18    533s] [NR-eGR] ========================================
[12/21 15:36:18    533s] [NR-eGR] 
[12/21 15:36:18    533s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:36:18    533s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:36:18    533s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:36:18    533s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:36:18    533s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:36:18    533s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:36:18    533s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:36:18    533s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:36:18    533s] (I)       After initializing Early Global Route syMemory usage = 1726.2 MB
[12/21 15:36:18    533s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Reset routing kernel
[12/21 15:36:18    533s] (I)       Started Global Routing ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       ============= Initialization =============
[12/21 15:36:18    533s] (I)       totalPins=21000  totalGlobalPin=20435 (97.31%)
[12/21 15:36:18    533s] (I)       Started Net group 1 ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Started Build MST ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Generate topology with single threads
[12/21 15:36:18    533s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:36:18    533s] [NR-eGR] Layer group 1: route 6051 net(s) in layer range [2, 8]
[12/21 15:36:18    533s] (I)       
[12/21 15:36:18    533s] (I)       ============  Phase 1a Route ============
[12/21 15:36:18    533s] (I)       Started Phase 1a ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Started Pattern routing ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Usage: 53218 = (25113 H, 28105 V) = (4.57% H, 4.94% V) = (9.267e+04um H, 1.037e+05um V)
[12/21 15:36:18    533s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       
[12/21 15:36:18    533s] (I)       ============  Phase 1b Route ============
[12/21 15:36:18    533s] (I)       Started Phase 1b ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Usage: 53218 = (25113 H, 28105 V) = (4.57% H, 4.94% V) = (9.267e+04um H, 1.037e+05um V)
[12/21 15:36:18    533s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.963744e+05um
[12/21 15:36:18    533s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       
[12/21 15:36:18    533s] (I)       ============  Phase 1c Route ============
[12/21 15:36:18    533s] (I)       Started Phase 1c ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Usage: 53218 = (25113 H, 28105 V) = (4.57% H, 4.94% V) = (9.267e+04um H, 1.037e+05um V)
[12/21 15:36:18    533s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       
[12/21 15:36:18    533s] (I)       ============  Phase 1d Route ============
[12/21 15:36:18    533s] (I)       Started Phase 1d ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Usage: 53218 = (25113 H, 28105 V) = (4.57% H, 4.94% V) = (9.267e+04um H, 1.037e+05um V)
[12/21 15:36:18    533s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       
[12/21 15:36:18    533s] (I)       ============  Phase 1e Route ============
[12/21 15:36:18    533s] (I)       Started Phase 1e ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Started Route legalization ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Usage: 53218 = (25113 H, 28105 V) = (4.57% H, 4.94% V) = (9.267e+04um H, 1.037e+05um V)
[12/21 15:36:18    533s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.963744e+05um
[12/21 15:36:18    533s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Started Layer assignment ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Running layer assignment with 1 threads
[12/21 15:36:18    533s] (I)       Finished Layer assignment ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       
[12/21 15:36:18    533s] (I)       ============  Phase 1l Route ============
[12/21 15:36:18    533s] (I)       Started Phase 1l ( Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       
[12/21 15:36:18    533s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:36:18    533s] [NR-eGR]                        OverCon            
[12/21 15:36:18    533s] [NR-eGR]                         #Gcell     %Gcell
[12/21 15:36:18    533s] [NR-eGR]       Layer                (2)    OverCon 
[12/21 15:36:18    533s] [NR-eGR] ----------------------------------------------
[12/21 15:36:18    533s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/21 15:36:18    533s] [NR-eGR]  METAL2  (2)         7( 0.04%)   ( 0.04%) 
[12/21 15:36:18    533s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/21 15:36:18    533s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/21 15:36:18    533s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/21 15:36:18    533s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/21 15:36:18    533s] [NR-eGR]  METAL7  (7)        11( 0.05%)   ( 0.05%) 
[12/21 15:36:18    533s] [NR-eGR]  METAL8  (8)         1( 0.00%)   ( 0.00%) 
[12/21 15:36:18    533s] [NR-eGR] ----------------------------------------------
[12/21 15:36:18    533s] [NR-eGR] Total               19( 0.01%)   ( 0.01%) 
[12/21 15:36:18    533s] [NR-eGR] 
[12/21 15:36:18    533s] (I)       Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1726.21 MB )
[12/21 15:36:18    533s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:36:18    533s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:36:18    533s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:36:18    533s] Early Global Route congestion estimation runtime: 0.20 seconds, mem = 1726.2M
[12/21 15:36:18    533s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.200, REAL:0.202, MEM:1726.2M
[12/21 15:36:18    533s] OPERPROF: Starting HotSpotCal at level 1, MEM:1726.2M
[12/21 15:36:18    533s] [hotspot] +------------+---------------+---------------+
[12/21 15:36:18    533s] [hotspot] |            |   max hotspot | total hotspot |
[12/21 15:36:18    533s] [hotspot] +------------+---------------+---------------+
[12/21 15:36:18    533s] [hotspot] | normalized |          0.00 |          0.00 |
[12/21 15:36:18    533s] [hotspot] +------------+---------------+---------------+
[12/21 15:36:18    533s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/21 15:36:18    533s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/21 15:36:18    533s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:1726.2M
[12/21 15:36:18    533s] 
[12/21 15:36:18    533s] === incrementalPlace Internal Loop 1 ===
[12/21 15:36:18    533s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/21 15:36:18    533s] OPERPROF: Starting IPInitSPData at level 1, MEM:1726.2M
[12/21 15:36:18    533s] #spOpts: N=130 minPadR=1.1 
[12/21 15:36:18    533s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1726.2M
[12/21 15:36:18    533s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1726.2M
[12/21 15:36:18    533s] OPERPROF:   Starting post-place ADS at level 2, MEM:1726.2M
[12/21 15:36:18    533s] ADSU 0.753 -> 0.753. GS 29.520
[12/21 15:36:18    533s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.015, MEM:1726.2M
[12/21 15:36:18    533s] OPERPROF:   Starting spMPad at level 2, MEM:1726.2M
[12/21 15:36:18    533s] OPERPROF:     Starting spContextMPad at level 3, MEM:1726.2M
[12/21 15:36:18    533s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1726.2M
[12/21 15:36:18    533s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.003, MEM:1726.2M
[12/21 15:36:18    533s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1726.2M
[12/21 15:36:18    533s] no activity file in design. spp won't run.
[12/21 15:36:18    533s] [spp] 0
[12/21 15:36:18    533s] [adp] 0:1:1:3
[12/21 15:36:18    533s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.002, MEM:1726.2M
[12/21 15:36:18    533s] SP #FI/SF FL/PI 0/0 4590/0
[12/21 15:36:18    533s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.070, REAL:0.076, MEM:1726.2M
[12/21 15:36:18    533s] PP off. flexM 0
[12/21 15:36:18    534s] OPERPROF: Starting CDPad at level 1, MEM:1726.2M
[12/21 15:36:18    534s] 3DP is on.
[12/21 15:36:18    534s] 3DP OF M2 0.000, M4 0.000. Diff 0
[12/21 15:36:18    534s] design sh 0.123.
[12/21 15:36:18    534s] design sh 0.122.
[12/21 15:36:18    534s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[12/21 15:36:18    534s] design sh 0.119.
[12/21 15:36:18    534s] CDPadU 0.950 -> 0.839. R=0.753, N=4590, GS=3.690
[12/21 15:36:18    534s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.083, MEM:1726.2M
[12/21 15:36:18    534s] OPERPROF: Starting InitSKP at level 1, MEM:1726.2M
[12/21 15:36:18    534s] no activity file in design. spp won't run.
[12/21 15:36:19    534s] no activity file in design. spp won't run.
[12/21 15:36:20    535s] *** Finished SKP initialization (cpu=0:00:01.3, real=0:00:02.0)***
[12/21 15:36:20    535s] OPERPROF: Finished InitSKP at level 1, CPU:1.260, REAL:1.254, MEM:1726.2M
[12/21 15:36:20    535s] NP #FI/FS/SF FL/PI: 1/830/0 4590/0
[12/21 15:36:20    535s] no activity file in design. spp won't run.
[12/21 15:36:20    535s] 
[12/21 15:36:20    535s] AB Est...
[12/21 15:36:20    535s] OPERPROF: Starting npPlace at level 1, MEM:1728.2M
[12/21 15:36:22    537s] OPERPROF: Finished npPlace at level 1, CPU:2.420, REAL:2.406, MEM:1751.4M
[12/21 15:36:22    537s] Iteration  4: Skipped, with CDP Off
[12/21 15:36:22    537s] 
[12/21 15:36:22    537s] AB Est...
[12/21 15:36:22    537s] OPERPROF: Starting npPlace at level 1, MEM:1751.4M
[12/21 15:36:22    537s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.024, MEM:1751.4M
[12/21 15:36:22    537s] Iteration  5: Skipped, with CDP Off
[12/21 15:36:22    537s] OPERPROF: Starting npPlace at level 1, MEM:1751.4M
[12/21 15:36:22    537s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/21 15:36:22    537s] No instances found in the vector
[12/21 15:36:22    537s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1751.4M, DRC: 0)
[12/21 15:36:22    537s] 0 (out of 0) MH cells were successfully legalized.
[12/21 15:36:24    540s] Iteration  6: Total net bbox = 1.565e+05 (7.58e+04 8.07e+04)
[12/21 15:36:24    540s]               Est.  stn bbox = 1.759e+05 (8.50e+04 9.09e+04)
[12/21 15:36:24    540s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1741.4M
[12/21 15:36:24    540s] OPERPROF: Finished npPlace at level 1, CPU:2.130, REAL:2.185, MEM:1741.4M
[12/21 15:36:24    540s] no activity file in design. spp won't run.
[12/21 15:36:24    540s] NP #FI/FS/SF FL/PI: 1/830/0 4590/0
[12/21 15:36:24    540s] no activity file in design. spp won't run.
[12/21 15:36:24    540s] OPERPROF: Starting npPlace at level 1, MEM:1741.4M
[12/21 15:36:25    540s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/21 15:36:25    540s] No instances found in the vector
[12/21 15:36:25    540s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1741.4M, DRC: 0)
[12/21 15:36:25    540s] 0 (out of 0) MH cells were successfully legalized.
[12/21 15:36:28    543s] Iteration  7: Total net bbox = 1.627e+05 (7.88e+04 8.39e+04)
[12/21 15:36:28    543s]               Est.  stn bbox = 1.830e+05 (8.84e+04 9.46e+04)
[12/21 15:36:28    543s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 1737.4M
[12/21 15:36:28    543s] OPERPROF: Finished npPlace at level 1, CPU:3.380, REAL:3.515, MEM:1737.4M
[12/21 15:36:28    543s] no activity file in design. spp won't run.
[12/21 15:36:28    543s] NP #FI/FS/SF FL/PI: 1/830/0 4590/0
[12/21 15:36:28    543s] no activity file in design. spp won't run.
[12/21 15:36:28    543s] OPERPROF: Starting npPlace at level 1, MEM:1737.4M
[12/21 15:36:28    543s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/21 15:36:28    543s] No instances found in the vector
[12/21 15:36:28    543s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1737.4M, DRC: 0)
[12/21 15:36:28    543s] 0 (out of 0) MH cells were successfully legalized.
[12/21 15:36:32    547s] Iteration  8: Total net bbox = 1.679e+05 (8.10e+04 8.68e+04)
[12/21 15:36:32    547s]               Est.  stn bbox = 1.885e+05 (9.07e+04 9.78e+04)
[12/21 15:36:32    547s]               cpu = 0:00:03.9 real = 0:00:04.0 mem = 1734.4M
[12/21 15:36:32    547s] OPERPROF: Finished npPlace at level 1, CPU:3.870, REAL:3.861, MEM:1734.4M
[12/21 15:36:32    547s] no activity file in design. spp won't run.
[12/21 15:36:32    547s] NP #FI/FS/SF FL/PI: 1/830/0 4590/0
[12/21 15:36:32    547s] no activity file in design. spp won't run.
[12/21 15:36:32    547s] OPERPROF: Starting npPlace at level 1, MEM:1734.4M
[12/21 15:36:32    547s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/21 15:36:32    547s] No instances found in the vector
[12/21 15:36:32    547s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1734.4M, DRC: 0)
[12/21 15:36:32    547s] 0 (out of 0) MH cells were successfully legalized.
[12/21 15:36:40    555s] Iteration  9: Total net bbox = 1.743e+05 (8.36e+04 9.07e+04)
[12/21 15:36:40    555s]               Est.  stn bbox = 1.952e+05 (9.34e+04 1.02e+05)
[12/21 15:36:40    555s]               cpu = 0:00:07.7 real = 0:00:08.0 mem = 1734.4M
[12/21 15:36:40    555s] OPERPROF: Finished npPlace at level 1, CPU:7.740, REAL:7.931, MEM:1734.4M
[12/21 15:36:40    555s] no activity file in design. spp won't run.
[12/21 15:36:40    555s] NP #FI/FS/SF FL/PI: 1/830/0 4590/0
[12/21 15:36:40    555s] no activity file in design. spp won't run.
[12/21 15:36:40    555s] OPERPROF: Starting npPlace at level 1, MEM:1734.4M
[12/21 15:36:40    555s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/21 15:36:40    555s] No instances found in the vector
[12/21 15:36:40    555s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1734.4M, DRC: 0)
[12/21 15:36:40    555s] 0 (out of 0) MH cells were successfully legalized.
[12/21 15:36:45    559s] Iteration 10: Total net bbox = 1.756e+05 (8.48e+04 9.08e+04)
[12/21 15:36:45    559s]               Est.  stn bbox = 1.963e+05 (9.46e+04 1.02e+05)
[12/21 15:36:45    559s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 1734.4M
[12/21 15:36:45    559s] OPERPROF: Finished npPlace at level 1, CPU:4.690, REAL:5.025, MEM:1734.4M
[12/21 15:36:45    559s] Move report: Timing Driven Placement moves 4590 insts, mean move: 9.42 um, max move: 130.22 um
[12/21 15:36:45    559s] 	Max move on inst (DCT/bdeg/FE_OFC178_ToBDEG_11): (557.98, 518.24) --> (647.71, 477.75)
[12/21 15:36:45    560s] no activity file in design. spp won't run.
[12/21 15:36:45    560s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1734.4M
[12/21 15:36:45    560s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1734.4M
[12/21 15:36:45    560s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.002, MEM:1734.4M
[12/21 15:36:45    560s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1734.4M
[12/21 15:36:45    560s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1734.4M
[12/21 15:36:45    560s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.016, MEM:1734.4M
[12/21 15:36:45    560s] 
[12/21 15:36:45    560s] Finished Incremental Placement (cpu=0:00:26.1, real=0:00:27.0, mem=1734.4M)
[12/21 15:36:45    560s] INFO: Running scanReorder auto flow in preCTS: using default reorder.
[12/21 15:36:45    560s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[12/21 15:36:45    560s] Successfully traced 1 scan chain  (total 1574 scan bits).
[12/21 15:36:45    560s] *** Scan Sanity Check Summary:
[12/21 15:36:45    560s] *** 1 scan chain  passed sanity check.
[12/21 15:36:45    560s] INFO: Auto effort scan reorder.
[12/21 15:36:46    560s] *** Summary: Scan Reorder within scan chain
[12/21 15:36:46    560s]         Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:01.0
[12/21 15:36:46    560s] Successfully reordered 1 scan chain .
[12/21 15:36:46    560s] Initial total scan wire length:    25255.327 (floating:    22787.245)
[12/21 15:36:46    560s] Final   total scan wire length:    23719.556 (floating:    21251.474)
[12/21 15:36:46    560s] Improvement:     1535.771   percent  6.08 (floating improvement:     1535.771   percent  6.74)
[12/21 15:36:46    560s] Current max long connection 162.313
[12/21 15:36:46    560s] *** End of ScanReorder (cpu=0:00:00.6, real=0:00:01.0, mem=1926.4M) ***
[12/21 15:36:46    560s] *** Summary: Scan Reorder within scan chain
[12/21 15:36:46    560s] Initial total scan wire length:    25255.327 (floating:    22787.245)
[12/21 15:36:46    560s] Final   total scan wire length:    23719.556 (floating:    21251.474)
[12/21 15:36:46    560s] Improvement:     1535.771   percent  6.08 (floating improvement:     1535.771   percent  6.74)
[12/21 15:36:46    560s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[12/21 15:36:46    560s] Final   scan reorder max long connection:      162.313
[12/21 15:36:46    560s] Total net length = 2.403e+05 (1.208e+05 1.195e+05) (ext = 0.000e+00)
[12/21 15:36:46    560s] *** End of ScanReorder (cpu=0:00:00.6, real=0:00:01.0, mem=1926.4M) ***
[12/21 15:36:46    560s] CongRepair sets shifter mode to gplace
[12/21 15:36:46    560s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1926.4M
[12/21 15:36:46    560s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1926.4M
[12/21 15:36:46    560s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1926.4M
[12/21 15:36:46    560s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:36:46    560s] All LLGs are deleted
[12/21 15:36:46    560s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1926.4M
[12/21 15:36:46    560s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1926.4M
[12/21 15:36:46    560s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1926.4M
[12/21 15:36:46    560s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1926.4M
[12/21 15:36:46    560s] Core basic site is TSM13SITE
[12/21 15:36:46    560s] Fast DP-INIT is on for default
[12/21 15:36:46    560s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:36:46    560s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.027, MEM:1927.1M
[12/21 15:36:46    560s] OPERPROF:         Starting CMU at level 5, MEM:1927.1M
[12/21 15:36:46    560s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:1927.1M
[12/21 15:36:46    560s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.033, MEM:1927.1M
[12/21 15:36:46    560s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1927.1MB).
[12/21 15:36:46    560s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.046, MEM:1927.1M
[12/21 15:36:46    560s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.046, MEM:1927.1M
[12/21 15:36:46    560s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.6
[12/21 15:36:46    560s] OPERPROF:   Starting RefinePlace at level 2, MEM:1927.1M
[12/21 15:36:46    560s] *** Starting refinePlace (0:09:21 mem=1927.1M) ***
[12/21 15:36:46    560s] Total net bbox length = 1.873e+05 (9.623e+04 9.111e+04) (ext = 4.968e+03)
[12/21 15:36:46    560s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:36:46    560s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1927.1M
[12/21 15:36:46    560s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1927.1M
[12/21 15:36:46    560s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1927.1M
[12/21 15:36:46    560s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1927.1M
[12/21 15:36:46    560s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1927.1M
[12/21 15:36:46    560s] Starting refinePlace ...
[12/21 15:36:46    560s] ** Cut row section cpu time 0:00:00.0.
[12/21 15:36:46    560s]    Spread Effort: high, pre-route mode, useDDP on.
[12/21 15:36:46    560s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1927.1MB) @(0:09:21 - 0:09:21).
[12/21 15:36:46    560s] Move report: preRPlace moves 4590 insts, mean move: 1.20 um, max move: 9.25 um
[12/21 15:36:46    560s] 	Max move on inst (DCT/acf/ACC0/adder1/PostS1_reg_2_): (556.20, 675.09) --> (552.46, 680.60)
[12/21 15:36:46    560s] 	Length: 19 sites, height: 1 rows, site name: TSM13SITE, cell type: SDFFQXL
[12/21 15:36:46    560s] wireLenOptFixPriorityInst 0 inst fixed
[12/21 15:36:46    560s] Placement tweakage begins.
[12/21 15:36:46    560s] wire length = 2.208e+05
[12/21 15:36:46    561s] wire length = 2.054e+05
[12/21 15:36:46    561s] Placement tweakage ends.
[12/21 15:36:46    561s] Move report: tweak moves 914 insts, mean move: 5.33 um, max move: 31.74 um
[12/21 15:36:46    561s] 	Max move on inst (DCT/U32): (730.48, 437.06) --> (698.74, 437.06)
[12/21 15:36:46    561s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:00.0, mem=1927.1MB) @(0:09:21 - 0:09:21).
[12/21 15:36:46    561s] 
[12/21 15:36:46    561s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:36:46    561s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:36:46    561s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1927.1MB) @(0:09:21 - 0:09:21).
[12/21 15:36:46    561s] Move report: Detail placement moves 4590 insts, mean move: 2.14 um, max move: 32.51 um
[12/21 15:36:46    561s] 	Max move on inst (DCT/U32): (730.65, 436.46) --> (698.74, 437.06)
[12/21 15:36:46    561s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1927.1MB
[12/21 15:36:46    561s] Statistics of distance of Instance movement in refine placement:
[12/21 15:36:46    561s]   maximum (X+Y) =        32.51 um
[12/21 15:36:46    561s]   inst (DCT/U32) with max move: (730.65, 436.456) -> (698.74, 437.06)
[12/21 15:36:46    561s]   mean    (X+Y) =         2.14 um
[12/21 15:36:46    561s] Summary Report:
[12/21 15:36:46    561s] Instances move: 4590 (out of 4590 movable)
[12/21 15:36:46    561s] Instances flipped: 0
[12/21 15:36:46    561s] Mean displacement: 2.14 um
[12/21 15:36:46    561s] Max displacement: 32.51 um (Instance: DCT/U32) (730.65, 436.456) -> (698.74, 437.06)
[12/21 15:36:46    561s] 	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKINVX1
[12/21 15:36:46    561s] Total instances moved : 4590
[12/21 15:36:46    561s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.620, REAL:0.621, MEM:1927.1M
[12/21 15:36:46    561s] Total net bbox length = 1.730e+05 (8.145e+04 9.152e+04) (ext = 5.030e+03)
[12/21 15:36:46    561s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1927.1MB
[12/21 15:36:46    561s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1927.1MB) @(0:09:21 - 0:09:21).
[12/21 15:36:46    561s] *** Finished refinePlace (0:09:21 mem=1927.1M) ***
[12/21 15:36:46    561s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.6
[12/21 15:36:46    561s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.640, REAL:0.643, MEM:1927.1M
[12/21 15:36:46    561s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.710, REAL:0.705, MEM:1927.1M
[12/21 15:36:46    561s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1927.1M
[12/21 15:36:46    561s] Starting Early Global Route congestion estimation: mem = 1927.1M
[12/21 15:36:46    561s] (I)       Started Loading and Dumping File ( Curr Mem: 1927.13 MB )
[12/21 15:36:46    561s] (I)       Reading DB...
[12/21 15:36:46    561s] (I)       Read data from FE... (mem=1927.1M)
[12/21 15:36:46    561s] (I)       Read nodes and places... (mem=1927.1M)
[12/21 15:36:46    561s] (I)       Done Read nodes and places (cpu=0.000s, mem=1927.1M)
[12/21 15:36:46    561s] (I)       Read nets... (mem=1927.1M)
[12/21 15:36:46    561s] (I)       Done Read nets (cpu=0.020s, mem=1927.1M)
[12/21 15:36:46    561s] (I)       Done Read data from FE (cpu=0.020s, mem=1927.1M)
[12/21 15:36:46    561s] (I)       before initializing RouteDB syMemory usage = 1927.1 MB
[12/21 15:36:46    561s] (I)       == Non-default Options ==
[12/21 15:36:46    561s] (I)       Maximum routing layer                              : 8
[12/21 15:36:46    561s] (I)       Use non-blocking free Dbs wires                    : false
[12/21 15:36:46    561s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:36:46    561s] (I)       Use row-based GCell size
[12/21 15:36:46    561s] (I)       GCell unit size  : 7380
[12/21 15:36:46    561s] (I)       GCell multiplier : 1
[12/21 15:36:46    561s] (I)       build grid graph
[12/21 15:36:46    561s] (I)       build grid graph start
[12/21 15:36:46    561s] [NR-eGR] Track table information for default rule: 
[12/21 15:36:46    561s] [NR-eGR] METAL1 has no routable track
[12/21 15:36:46    561s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:36:46    561s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:36:46    561s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:36:46    561s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:36:46    561s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:36:46    561s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:36:46    561s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:36:46    561s] (I)       build grid graph end
[12/21 15:36:46    561s] (I)       ===========================================================================
[12/21 15:36:46    561s] (I)       == Report All Rule Vias ==
[12/21 15:36:46    561s] (I)       ===========================================================================
[12/21 15:36:46    561s] (I)        Via Rule : (Default)
[12/21 15:36:46    561s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:36:46    561s] (I)       ---------------------------------------------------------------------------
[12/21 15:36:46    561s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:36:46    561s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:36:46    561s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:36:46    561s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:36:46    561s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:36:46    561s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:36:46    561s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:36:46    561s] (I)       ===========================================================================
[12/21 15:36:46    561s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1927.13 MB )
[12/21 15:36:46    561s] (I)       Num PG vias on layer 2 : 0
[12/21 15:36:46    561s] (I)       Num PG vias on layer 3 : 0
[12/21 15:36:46    561s] (I)       Num PG vias on layer 4 : 0
[12/21 15:36:46    561s] (I)       Num PG vias on layer 5 : 0
[12/21 15:36:46    561s] (I)       Num PG vias on layer 6 : 0
[12/21 15:36:46    561s] (I)       Num PG vias on layer 7 : 0
[12/21 15:36:46    561s] (I)       Num PG vias on layer 8 : 0
[12/21 15:36:46    561s] [NR-eGR] Read 4004 PG shapes
[12/21 15:36:46    561s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:46    561s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:36:46    561s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:36:46    561s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:36:46    561s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:36:46    561s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:36:46    561s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:36:46    561s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:36:46    561s] (I)       readDataFromPlaceDB
[12/21 15:36:46    561s] (I)       Read net information..
[12/21 15:36:46    561s] [NR-eGR] Read numTotalNets=6083  numIgnoredNets=0
[12/21 15:36:46    561s] (I)       Read testcase time = 0.000 seconds
[12/21 15:36:46    561s] 
[12/21 15:36:46    561s] (I)       early_global_route_priority property id does not exist.
[12/21 15:36:46    561s] (I)       Start initializing grid graph
[12/21 15:36:46    561s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:36:46    561s] (I)       End initializing grid graph
[12/21 15:36:46    561s] (I)       Model blockages into capacity
[12/21 15:36:46    561s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:36:46    561s] (I)       Started Modeling ( Curr Mem: 1927.13 MB )
[12/21 15:36:46    561s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:36:46    561s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:36:47    561s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:36:47    561s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:36:47    561s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:36:47    561s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:36:47    561s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:36:47    561s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       -- layer congestion ratio --
[12/21 15:36:47    561s] (I)       Layer 1 : 0.100000
[12/21 15:36:47    561s] (I)       Layer 2 : 0.700000
[12/21 15:36:47    561s] (I)       Layer 3 : 0.700000
[12/21 15:36:47    561s] (I)       Layer 4 : 0.700000
[12/21 15:36:47    561s] (I)       Layer 5 : 0.700000
[12/21 15:36:47    561s] (I)       Layer 6 : 0.700000
[12/21 15:36:47    561s] (I)       Layer 7 : 0.700000
[12/21 15:36:47    561s] (I)       Layer 8 : 0.700000
[12/21 15:36:47    561s] (I)       ----------------------------
[12/21 15:36:47    561s] (I)       Number of ignored nets = 0
[12/21 15:36:47    561s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:36:47    561s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:36:47    561s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:36:47    561s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:36:47    561s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:36:47    561s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:36:47    561s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:36:47    561s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:36:47    561s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:36:47    561s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:36:47    561s] (I)       Before initializing Early Global Route syMemory usage = 1927.1 MB
[12/21 15:36:47    561s] (I)       Ndr track 0 does not exist
[12/21 15:36:47    561s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:36:47    561s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:36:47    561s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:36:47    561s] (I)       Site width          :   920  (dbu)
[12/21 15:36:47    561s] (I)       Row height          :  7380  (dbu)
[12/21 15:36:47    561s] (I)       GCell width         :  7380  (dbu)
[12/21 15:36:47    561s] (I)       GCell height        :  7380  (dbu)
[12/21 15:36:47    561s] (I)       Grid                :   287   287     8
[12/21 15:36:47    561s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:36:47    561s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:36:47    561s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:36:47    561s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:36:47    561s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:36:47    561s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:36:47    561s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:36:47    561s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:36:47    561s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:36:47    561s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:36:47    561s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:36:47    561s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:36:47    561s] (I)       --------------------------------------------------------
[12/21 15:36:47    561s] 
[12/21 15:36:47    561s] [NR-eGR] ============ Routing rule table ============
[12/21 15:36:47    561s] [NR-eGR] Rule id: 0  Nets: 6051 
[12/21 15:36:47    561s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:36:47    561s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:36:47    561s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:36:47    561s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:36:47    561s] [NR-eGR] ========================================
[12/21 15:36:47    561s] [NR-eGR] 
[12/21 15:36:47    561s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:36:47    561s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:36:47    561s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:36:47    561s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:36:47    561s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:36:47    561s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:36:47    561s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:36:47    561s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:36:47    561s] (I)       After initializing Early Global Route syMemory usage = 1927.1 MB
[12/21 15:36:47    561s] (I)       Finished Loading and Dumping File ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Reset routing kernel
[12/21 15:36:47    561s] (I)       Started Global Routing ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       ============= Initialization =============
[12/21 15:36:47    561s] (I)       totalPins=21000  totalGlobalPin=20537 (97.80%)
[12/21 15:36:47    561s] (I)       Started Net group 1 ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Started Build MST ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Generate topology with single threads
[12/21 15:36:47    561s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:36:47    561s] [NR-eGR] Layer group 1: route 6051 net(s) in layer range [2, 8]
[12/21 15:36:47    561s] (I)       
[12/21 15:36:47    561s] (I)       ============  Phase 1a Route ============
[12/21 15:36:47    561s] (I)       Started Phase 1a ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Started Pattern routing ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Usage: 53599 = (25195 H, 28404 V) = (4.59% H, 4.99% V) = (9.297e+04um H, 1.048e+05um V)
[12/21 15:36:47    561s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       
[12/21 15:36:47    561s] (I)       ============  Phase 1b Route ============
[12/21 15:36:47    561s] (I)       Started Phase 1b ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Usage: 53599 = (25195 H, 28404 V) = (4.59% H, 4.99% V) = (9.297e+04um H, 1.048e+05um V)
[12/21 15:36:47    561s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.977803e+05um
[12/21 15:36:47    561s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       
[12/21 15:36:47    561s] (I)       ============  Phase 1c Route ============
[12/21 15:36:47    561s] (I)       Started Phase 1c ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Usage: 53599 = (25195 H, 28404 V) = (4.59% H, 4.99% V) = (9.297e+04um H, 1.048e+05um V)
[12/21 15:36:47    561s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       
[12/21 15:36:47    561s] (I)       ============  Phase 1d Route ============
[12/21 15:36:47    561s] (I)       Started Phase 1d ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Usage: 53599 = (25195 H, 28404 V) = (4.59% H, 4.99% V) = (9.297e+04um H, 1.048e+05um V)
[12/21 15:36:47    561s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       
[12/21 15:36:47    561s] (I)       ============  Phase 1e Route ============
[12/21 15:36:47    561s] (I)       Started Phase 1e ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Started Route legalization ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Usage: 53599 = (25195 H, 28404 V) = (4.59% H, 4.99% V) = (9.297e+04um H, 1.048e+05um V)
[12/21 15:36:47    561s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.977803e+05um
[12/21 15:36:47    561s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Started Layer assignment ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Running layer assignment with 1 threads
[12/21 15:36:47    561s] (I)       Finished Layer assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Finished Net group 1 ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       
[12/21 15:36:47    561s] (I)       ============  Phase 1l Route ============
[12/21 15:36:47    561s] (I)       Started Phase 1l ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       
[12/21 15:36:47    561s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:36:47    561s] [NR-eGR]                        OverCon           OverCon            
[12/21 15:36:47    561s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 15:36:47    561s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/21 15:36:47    561s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:36:47    561s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:36:47    561s] [NR-eGR]  METAL2  (2)         6( 0.04%)         1( 0.01%)   ( 0.04%) 
[12/21 15:36:47    561s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:36:47    561s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:36:47    561s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:36:47    561s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:36:47    561s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 15:36:47    561s] [NR-eGR]  METAL8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:36:47    561s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:36:47    561s] [NR-eGR] Total               17( 0.01%)         2( 0.00%)   ( 0.01%) 
[12/21 15:36:47    561s] [NR-eGR] 
[12/21 15:36:47    561s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:36:47    561s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:36:47    561s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:36:47    561s] Early Global Route congestion estimation runtime: 0.20 seconds, mem = 1927.1M
[12/21 15:36:47    561s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.200, REAL:0.208, MEM:1927.1M
[12/21 15:36:47    561s] OPERPROF: Starting HotSpotCal at level 1, MEM:1927.1M
[12/21 15:36:47    561s] [hotspot] +------------+---------------+---------------+
[12/21 15:36:47    561s] [hotspot] |            |   max hotspot | total hotspot |
[12/21 15:36:47    561s] [hotspot] +------------+---------------+---------------+
[12/21 15:36:47    561s] [hotspot] | normalized |          0.00 |          0.00 |
[12/21 15:36:47    561s] [hotspot] +------------+---------------+---------------+
[12/21 15:36:47    561s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/21 15:36:47    561s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/21 15:36:47    561s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:1927.1M
[12/21 15:36:47    561s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1927.1M
[12/21 15:36:47    561s] Starting Early Global Route wiring: mem = 1927.1M
[12/21 15:36:47    561s] (I)       ============= track Assignment ============
[12/21 15:36:47    561s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Started Track Assignment ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 15:36:47    561s] (I)       Running track assignment with 1 threads
[12/21 15:36:47    561s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] (I)       Run Multi-thread track assignment
[12/21 15:36:47    561s] (I)       Finished Track Assignment ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] [NR-eGR] Started Export DB wires ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] [NR-eGR] Started Export all nets ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] [NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] [NR-eGR] Started Set wire vias ( Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] [NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1927.13 MB )
[12/21 15:36:47    561s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:36:47    561s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20920
[12/21 15:36:47    561s] [NR-eGR] METAL2  (2V) length: 7.637471e+04um, number of vias: 31225
[12/21 15:36:47    561s] [NR-eGR] METAL3  (3H) length: 8.523610e+04um, number of vias: 1977
[12/21 15:36:47    561s] [NR-eGR] METAL4  (4V) length: 2.795055e+04um, number of vias: 347
[12/21 15:36:47    561s] [NR-eGR] METAL5  (5H) length: 8.460560e+03um, number of vias: 78
[12/21 15:36:47    561s] [NR-eGR] METAL6  (6V) length: 4.030185e+03um, number of vias: 38
[12/21 15:36:47    561s] [NR-eGR] METAL7  (7H) length: 2.220725e+03um, number of vias: 44
[12/21 15:36:47    561s] [NR-eGR] METAL8  (8V) length: 5.079250e+02um, number of vias: 0
[12/21 15:36:47    561s] [NR-eGR] Total length: 2.047807e+05um, number of vias: 54629
[12/21 15:36:47    561s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:36:47    561s] [NR-eGR] Total eGR-routed clock nets wire length: 1.093467e+04um 
[12/21 15:36:47    561s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:36:47    561s] Early Global Route wiring runtime: 0.22 seconds, mem = 1731.1M
[12/21 15:36:47    561s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.220, REAL:0.229, MEM:1731.1M
[12/21 15:36:47    561s] 0 delay mode for cte disabled.
[12/21 15:36:47    561s] SKP cleared!
[12/21 15:36:47    561s] 
[12/21 15:36:47    561s] *** Finished incrementalPlace (cpu=0:00:28.2, real=0:00:31.0)***
[12/21 15:36:47    561s] All LLGs are deleted
[12/21 15:36:47    561s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1731.1M
[12/21 15:36:47    561s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1731.1M
[12/21 15:36:47    561s] Start to check current routing status for nets...
[12/21 15:36:47    561s] All nets are already routed correctly.
[12/21 15:36:47    561s] End to check current routing status for nets (mem=1731.1M)
[12/21 15:36:47    561s] Extraction called for design 'CHIP' of instances=5421 and nets=6100 using extraction engine 'preRoute' .
[12/21 15:36:47    561s] PreRoute RC Extraction called for design CHIP.
[12/21 15:36:47    561s] RC Extraction called in multi-corner(1) mode.
[12/21 15:36:47    561s] RCMode: PreRoute
[12/21 15:36:47    561s]       RC Corner Indexes            0   
[12/21 15:36:47    561s] Capacitance Scaling Factor   : 1.00000 
[12/21 15:36:47    561s] Resistance Scaling Factor    : 1.00000 
[12/21 15:36:47    561s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 15:36:47    561s] Clock Res. Scaling Factor    : 1.00000 
[12/21 15:36:47    561s] Shrink Factor                : 1.00000
[12/21 15:36:47    561s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 15:36:47    561s] Using capacitance table file ...
[12/21 15:36:47    561s] LayerId::1 widthSet size::4
[12/21 15:36:47    561s] LayerId::2 widthSet size::4
[12/21 15:36:47    561s] LayerId::3 widthSet size::4
[12/21 15:36:47    561s] LayerId::4 widthSet size::4
[12/21 15:36:47    561s] LayerId::5 widthSet size::4
[12/21 15:36:47    561s] LayerId::6 widthSet size::4
[12/21 15:36:47    561s] LayerId::7 widthSet size::5
[12/21 15:36:47    561s] LayerId::8 widthSet size::3
[12/21 15:36:47    561s] Updating RC grid for preRoute extraction ...
[12/21 15:36:47    561s] Initializing multi-corner capacitance tables ... 
[12/21 15:36:47    561s] Initializing multi-corner resistance tables ...
[12/21 15:36:47    561s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:36:47    561s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289806 ; uaWl: 1.000000 ; uaWlH: 0.210811 ; aWlH: 0.000000 ; Pmax: 0.821500 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:36:47    561s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1731.133M)
[12/21 15:36:47    562s] Compute RC Scale Done ...
[12/21 15:36:47    562s] **optDesign ... cpu = 0:01:30, real = 0:01:32, mem = 1172.3M, totSessionCpu=0:09:22 **
[12/21 15:36:47    562s] #################################################################################
[12/21 15:36:47    562s] # Design Stage: PreRoute
[12/21 15:36:47    562s] # Design Name: CHIP
[12/21 15:36:47    562s] # Design Mode: 130nm
[12/21 15:36:47    562s] # Analysis Mode: MMMC Non-OCV 
[12/21 15:36:47    562s] # Parasitics Mode: No SPEF/RCDB
[12/21 15:36:47    562s] # Signoff Settings: SI Off 
[12/21 15:36:47    562s] #################################################################################
[12/21 15:36:48    562s] Calculate delays in BcWc mode...
[12/21 15:36:48    562s] Topological Sorting (REAL = 0:00:00.0, MEM = 1721.2M, InitMEM = 1721.2M)
[12/21 15:36:48    562s] Start delay calculation (fullDC) (1 T). (MEM=1721.16)
[12/21 15:36:48    562s] End AAE Lib Interpolated Model. (MEM=1737.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:36:49    564s] Total number of fetched objects 6083
[12/21 15:36:49    564s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 15:36:49    564s] End delay calculation. (MEM=1753.21 CPU=0:00:01.5 REAL=0:00:01.0)
[12/21 15:36:49    564s] End delay calculation (fullDC). (MEM=1753.21 CPU=0:00:01.8 REAL=0:00:01.0)
[12/21 15:36:49    564s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1753.2M) ***
[12/21 15:36:50    564s] *** Timing NOT met, worst failing slack is -0.072
[12/21 15:36:50    564s] *** Check timing (0:00:00.0)
[12/21 15:36:50    564s] Deleting Lib Analyzer.
[12/21 15:36:50    565s] Begin: GigaOpt Optimization in WNS mode
[12/21 15:36:50    565s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[12/21 15:36:50    565s] Info: 32 io nets excluded
[12/21 15:36:50    565s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:36:50    565s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:25.0/0:42:46.0 (0.2), mem = 1769.2M
[12/21 15:36:50    565s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.15
[12/21 15:36:50    565s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:36:50    565s] ### Creating PhyDesignMc. totSessionCpu=0:09:25 mem=1769.2M
[12/21 15:36:50    565s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/21 15:36:50    565s] OPERPROF: Starting DPlace-Init at level 1, MEM:1769.2M
[12/21 15:36:50    565s] #spOpts: N=130 minPadR=1.1 
[12/21 15:36:50    565s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1769.2M
[12/21 15:36:50    565s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1769.2M
[12/21 15:36:50    565s] Core basic site is TSM13SITE
[12/21 15:36:50    565s] Fast DP-INIT is on for default
[12/21 15:36:50    565s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:36:50    565s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.027, MEM:1785.2M
[12/21 15:36:50    565s] OPERPROF:     Starting CMU at level 3, MEM:1785.2M
[12/21 15:36:50    565s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1785.2M
[12/21 15:36:50    565s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1785.2M
[12/21 15:36:50    565s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1785.2MB).
[12/21 15:36:50    565s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:1785.2M
[12/21 15:36:50    565s] TotalInstCnt at PhyDesignMc Initialization: 4,590
[12/21 15:36:50    565s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:25 mem=1785.2M
[12/21 15:36:50    565s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:36:50    565s] 
[12/21 15:36:50    565s] Creating Lib Analyzer ...
[12/21 15:36:50    565s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:36:50    565s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 15:36:50    565s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 15:36:50    565s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 15:36:50    565s] 
[12/21 15:36:50    565s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:36:52    567s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:27 mem=1785.2M
[12/21 15:36:52    567s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:27 mem=1785.2M
[12/21 15:36:52    567s] Creating Lib Analyzer, finished. 
[12/21 15:36:52    567s] 
[12/21 15:36:52    567s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.8500} {8, 0.071, 0.8500} 
[12/21 15:36:52    567s] ### Creating LA Mngr. totSessionCpu=0:09:27 mem=1785.2M
[12/21 15:36:52    567s] ### Creating LA Mngr, finished. totSessionCpu=0:09:27 mem=1785.2M
[12/21 15:37:00    574s] *info: 32 io nets excluded
[12/21 15:37:00    574s] *info: 2 clock nets excluded
[12/21 15:37:00    574s] *info: 2 special nets excluded.
[12/21 15:37:00    574s] *info: 17 no-driver nets excluded.
[12/21 15:37:02    576s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.80427.2
[12/21 15:37:02    576s] PathGroup :  in2out  TargetSlack : 0.0352 
[12/21 15:37:02    576s] PathGroup :  in2reg  TargetSlack : 0.0352 
[12/21 15:37:02    576s] PathGroup :  reg2out  TargetSlack : 0.0352 
[12/21 15:37:02    576s] PathGroup :  reg2reg  TargetSlack : 0.0352 
[12/21 15:37:02    577s] ** GigaOpt Optimizer WNS Slack -0.072 TNS Slack -0.298 Density 75.27
[12/21 15:37:02    577s] Optimizer WNS Pass 0
[12/21 15:37:02    577s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.205 TNS 0.000; reg2reg* WNS -0.072 TNS -0.298; HEPG WNS -0.072 TNS -0.298; all paths WNS -0.072 TNS -0.298
[12/21 15:37:02    577s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1804.3M
[12/21 15:37:02    577s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1804.3M
[12/21 15:37:02    577s] Active Path Group: reg2reg  
[12/21 15:37:02    577s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:37:02    577s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[12/21 15:37:02    577s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:37:02    577s] |  -0.072|   -0.072|  -0.298|   -0.298|    75.27%|   0:00:00.0| 1804.3M|av_func_mode_max|  reg2reg| DCT/bdeg/toACC2_reg_18_/D                          |
[12/21 15:37:04    579s] |   0.016|    0.016|   0.000|    0.000|    75.30%|   0:00:02.0| 1804.3M|av_func_mode_max|  reg2reg| DCT/bdeg/toACC2_reg_18_/D                          |
[12/21 15:37:04    579s] |   0.037|    0.037|   0.000|    0.000|    75.38%|   0:00:00.0| 1804.3M|av_func_mode_max|  reg2reg| DCT/bdeg/toACC2_reg_18_/D                          |
[12/21 15:37:04    579s] |   0.037|    0.037|   0.000|    0.000|    75.38%|   0:00:00.0| 1804.3M|av_func_mode_max|  reg2reg| DCT/bdeg/toACC2_reg_18_/D                          |
[12/21 15:37:04    579s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 15:37:04    579s] 
[12/21 15:37:04    579s] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1804.3M) ***
[12/21 15:37:04    579s] 
[12/21 15:37:04    579s] *** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1804.3M) ***
[12/21 15:37:04    579s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 0.205 TNS 0.000; reg2reg* WNS 0.037 TNS 0.000; HEPG WNS 0.037 TNS 0.000; all paths WNS 0.037 TNS 0.000
[12/21 15:37:04    579s] ** GigaOpt Optimizer WNS Slack 0.037 TNS Slack 0.000 Density 75.38
[12/21 15:37:04    579s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.80427.2
[12/21 15:37:04    579s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:       Starting CMU at level 4, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.045, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.045, MEM:1804.3M
[12/21 15:37:04    579s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.7
[12/21 15:37:04    579s] OPERPROF: Starting RefinePlace at level 1, MEM:1804.3M
[12/21 15:37:04    579s] *** Starting refinePlace (0:09:39 mem=1804.3M) ***
[12/21 15:37:04    579s] Total net bbox length = 1.732e+05 (8.155e+04 9.164e+04) (ext = 5.030e+03)
[12/21 15:37:04    579s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:37:04    579s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.004, MEM:1804.3M
[12/21 15:37:04    579s] default core: bins with density > 0.750 = 54.55 % ( 72 / 132 )
[12/21 15:37:04    579s] Density distribution unevenness ratio = 3.335%
[12/21 15:37:04    579s] RPlace IncrNP Skipped
[12/21 15:37:04    579s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1804.3MB) @(0:09:39 - 0:09:39).
[12/21 15:37:04    579s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.000, REAL:0.005, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1804.3M
[12/21 15:37:04    579s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1804.3M
[12/21 15:37:04    579s] Starting refinePlace ...
[12/21 15:37:04    579s]   Spread Effort: high, pre-route mode, useDDP on.
[12/21 15:37:04    579s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1804.3MB) @(0:09:39 - 0:09:39).
[12/21 15:37:04    579s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:37:04    579s] wireLenOptFixPriorityInst 0 inst fixed
[12/21 15:37:05    579s] 
[12/21 15:37:05    579s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:37:05    579s] Move report: legalization moves 21 insts, mean move: 3.44 um, max move: 7.82 um
[12/21 15:37:05    579s] 	Max move on inst (DCT/acf/mult_a/mult_98/CLK1_r_REG12_S10): (327.52, 643.70) --> (335.34, 643.70)
[12/21 15:37:05    579s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1807.4MB) @(0:09:39 - 0:09:40).
[12/21 15:37:05    579s] Move report: Detail placement moves 21 insts, mean move: 3.44 um, max move: 7.82 um
[12/21 15:37:05    579s] 	Max move on inst (DCT/acf/mult_a/mult_98/CLK1_r_REG12_S10): (327.52, 643.70) --> (335.34, 643.70)
[12/21 15:37:05    579s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1807.4MB
[12/21 15:37:05    579s] Statistics of distance of Instance movement in refine placement:
[12/21 15:37:05    579s]   maximum (X+Y) =         7.82 um
[12/21 15:37:05    579s]   inst (DCT/acf/mult_a/mult_98/CLK1_r_REG12_S10) with max move: (327.52, 643.7) -> (335.34, 643.7)
[12/21 15:37:05    579s]   mean    (X+Y) =         3.44 um
[12/21 15:37:05    579s] Summary Report:
[12/21 15:37:05    579s] Instances move: 21 (out of 4596 movable)
[12/21 15:37:05    579s] Instances flipped: 0
[12/21 15:37:05    579s] Mean displacement: 3.44 um
[12/21 15:37:05    579s] Max displacement: 7.82 um (Instance: DCT/acf/mult_a/mult_98/CLK1_r_REG12_S10) (327.52, 643.7) -> (335.34, 643.7)
[12/21 15:37:05    579s] 	Length: 19 sites, height: 1 rows, site name: TSM13SITE, cell type: SDFFQXL
[12/21 15:37:05    579s] Total instances moved : 21
[12/21 15:37:05    579s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.160, REAL:0.166, MEM:1807.4M
[12/21 15:37:05    579s] Total net bbox length = 1.733e+05 (8.157e+04 9.171e+04) (ext = 5.027e+03)
[12/21 15:37:05    579s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1807.4MB
[12/21 15:37:05    579s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1807.4MB) @(0:09:39 - 0:09:40).
[12/21 15:37:05    579s] *** Finished refinePlace (0:09:40 mem=1807.4M) ***
[12/21 15:37:05    579s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.7
[12/21 15:37:05    579s] OPERPROF: Finished RefinePlace at level 1, CPU:0.190, REAL:0.195, MEM:1807.4M
[12/21 15:37:05    579s] *** maximum move = 7.82 um ***
[12/21 15:37:05    579s] *** Finished re-routing un-routed nets (1807.4M) ***
[12/21 15:37:05    579s] OPERPROF: Starting DPlace-Init at level 1, MEM:1807.4M
[12/21 15:37:05    579s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1807.4M
[12/21 15:37:05    579s] OPERPROF:     Starting CMU at level 3, MEM:1807.4M
[12/21 15:37:05    579s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1807.4M
[12/21 15:37:05    579s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1807.4M
[12/21 15:37:05    579s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:1807.4M
[12/21 15:37:05    579s] 
[12/21 15:37:05    579s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1807.4M) ***
[12/21 15:37:05    579s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.80427.2
[12/21 15:37:05    579s] ** GigaOpt Optimizer WNS Slack 0.037 TNS Slack 0.000 Density 75.38
[12/21 15:37:05    579s] Bottom Preferred Layer:
[12/21 15:37:05    579s]     None
[12/21 15:37:05    579s] Via Pillar Rule:
[12/21 15:37:05    579s]     None
[12/21 15:37:05    579s] 
[12/21 15:37:05    579s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1807.4M) ***
[12/21 15:37:05    579s] 
[12/21 15:37:05    579s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.80427.2
[12/21 15:37:05    579s] TotalInstCnt at PhyDesignMc Destruction: 4,596
[12/21 15:37:05    579s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.15
[12/21 15:37:05    579s] *** SetupOpt [finish] : cpu/real = 0:00:14.8/0:00:14.8 (1.0), totSession cpu/real = 0:09:39.8/0:43:00.8 (0.2), mem = 1788.3M
[12/21 15:37:05    579s] 
[12/21 15:37:05    579s] =============================================================================================
[12/21 15:37:05    579s]  Step TAT Report for WnsOpt #2
[12/21 15:37:05    579s] =============================================================================================
[12/21 15:37:05    579s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:37:05    579s] ---------------------------------------------------------------------------------------------
[12/21 15:37:05    579s] [ RefinePlace            ]      1   0:00:00.4  (   2.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 15:37:05    579s] [ SlackTraversorInit     ]      2   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 15:37:05    579s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  14.2 % )     0:00:02.1 /  0:00:02.1    1.0
[12/21 15:37:05    579s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:37:05    579s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/21 15:37:05    579s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:02.1 /  0:00:02.1    1.0
[12/21 15:37:05    579s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:37:05    579s] [ TransformInit          ]      1   0:00:09.3  (  62.8 % )     0:00:09.3 /  0:00:09.3    1.0
[12/21 15:37:05    579s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:01.9 /  0:00:01.9    1.0
[12/21 15:37:05    579s] [ OptGetWeight           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/21 15:37:05    579s] [ OptEval                ]      4   0:00:01.7  (  11.6 % )     0:00:01.7 /  0:00:01.7    1.0
[12/21 15:37:05    579s] [ OptCommit              ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.6
[12/21 15:37:05    579s] [ IncrTimingUpdate       ]      8   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 15:37:05    579s] [ PostCommitDelayCalc    ]      5   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 15:37:05    579s] [ SetupOptGetWorkingSet  ]     12   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[12/21 15:37:05    579s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:37:05    579s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/21 15:37:05    579s] [ MISC                   ]          0:00:00.6  (   4.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/21 15:37:05    579s] ---------------------------------------------------------------------------------------------
[12/21 15:37:05    579s]  WnsOpt #2 TOTAL                    0:00:14.8  ( 100.0 % )     0:00:14.8 /  0:00:14.8    1.0
[12/21 15:37:05    579s] ---------------------------------------------------------------------------------------------
[12/21 15:37:05    579s] 
[12/21 15:37:05    579s] End: GigaOpt Optimization in WNS mode
[12/21 15:37:05    579s] *** Timing Is met
[12/21 15:37:05    579s] *** Check timing (0:00:00.0)
[12/21 15:37:05    579s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/21 15:37:05    579s] Info: 32 io nets excluded
[12/21 15:37:05    579s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:37:05    579s] ### Creating LA Mngr. totSessionCpu=0:09:40 mem=1741.3M
[12/21 15:37:05    579s] ### Creating LA Mngr, finished. totSessionCpu=0:09:40 mem=1741.3M
[12/21 15:37:05    579s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:37:05    579s] ### Creating PhyDesignMc. totSessionCpu=0:09:40 mem=1760.4M
[12/21 15:37:05    579s] OPERPROF: Starting DPlace-Init at level 1, MEM:1760.4M
[12/21 15:37:05    579s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:37:05    579s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1760.4M
[12/21 15:37:05    580s] OPERPROF:     Starting CMU at level 3, MEM:1760.4M
[12/21 15:37:05    580s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1760.4M
[12/21 15:37:05    580s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1760.4M
[12/21 15:37:05    580s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1760.4MB).
[12/21 15:37:05    580s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1760.4M
[12/21 15:37:05    580s] TotalInstCnt at PhyDesignMc Initialization: 4,596
[12/21 15:37:05    580s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:40 mem=1760.4M
[12/21 15:37:05    580s] Begin: Area Reclaim Optimization
[12/21 15:37:05    580s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:40.0/0:43:01.0 (0.2), mem = 1760.4M
[12/21 15:37:05    580s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.16
[12/21 15:37:05    580s] 
[12/21 15:37:05    580s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/21 15:37:05    580s] ### Creating LA Mngr. totSessionCpu=0:09:40 mem=1760.4M
[12/21 15:37:05    580s] ### Creating LA Mngr, finished. totSessionCpu=0:09:40 mem=1760.4M
[12/21 15:37:06    581s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1760.4M
[12/21 15:37:06    581s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1760.4M
[12/21 15:37:06    581s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.38
[12/21 15:37:06    581s] +----------+---------+--------+--------+------------+--------+
[12/21 15:37:06    581s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/21 15:37:06    581s] +----------+---------+--------+--------+------------+--------+
[12/21 15:37:06    581s] |    75.38%|        -|   0.000|   0.000|   0:00:00.0| 1760.4M|
[12/21 15:37:06    581s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/21 15:37:06    581s] |    75.38%|        0|   0.000|   0.000|   0:00:00.0| 1760.4M|
[12/21 15:37:08    583s] |    75.34%|        8|   0.000|   0.000|   0:00:02.0| 1803.0M|
[12/21 15:37:10    584s] |    75.25%|       24|   0.000|   0.000|   0:00:02.0| 1803.0M|
[12/21 15:37:10    584s] |    75.25%|        1|   0.000|   0.000|   0:00:00.0| 1803.0M|
[12/21 15:37:10    585s] |    75.25%|        0|   0.000|   0.000|   0:00:00.0| 1803.0M|
[12/21 15:37:10    585s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/21 15:37:10    585s] |    75.25%|        0|   0.000|   0.000|   0:00:00.0| 1803.0M|
[12/21 15:37:10    585s] +----------+---------+--------+--------+------------+--------+
[12/21 15:37:10    585s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.25
[12/21 15:37:10    585s] 
[12/21 15:37:10    585s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 0 Resize = 24 **
[12/21 15:37:10    585s] --------------------------------------------------------------
[12/21 15:37:10    585s] |                                   | Total     | Sequential |
[12/21 15:37:10    585s] --------------------------------------------------------------
[12/21 15:37:10    585s] | Num insts resized                 |      23  |       1    |
[12/21 15:37:10    585s] | Num insts undone                  |       1  |       0    |
[12/21 15:37:10    585s] | Num insts Downsized               |      23  |       1    |
[12/21 15:37:10    585s] | Num insts Samesized               |       0  |       0    |
[12/21 15:37:10    585s] | Num insts Upsized                 |       0  |       0    |
[12/21 15:37:10    585s] | Num multiple commits+uncommits    |       1  |       -    |
[12/21 15:37:10    585s] --------------------------------------------------------------
[12/21 15:37:10    585s] Bottom Preferred Layer:
[12/21 15:37:10    585s]     None
[12/21 15:37:10    585s] Via Pillar Rule:
[12/21 15:37:10    585s]     None
[12/21 15:37:10    585s] End: Core Area Reclaim Optimization (cpu = 0:00:05.0) (real = 0:00:05.0) **
[12/21 15:37:10    585s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:       Starting CMU at level 4, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.042, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.060, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.061, MEM:1803.0M
[12/21 15:37:10    585s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.8
[12/21 15:37:10    585s] OPERPROF: Starting RefinePlace at level 1, MEM:1803.0M
[12/21 15:37:10    585s] *** Starting refinePlace (0:09:45 mem=1803.0M) ***
[12/21 15:37:10    585s] Total net bbox length = 1.733e+05 (8.157e+04 9.170e+04) (ext = 5.028e+03)
[12/21 15:37:10    585s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:37:10    585s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1803.0M
[12/21 15:37:10    585s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1803.0M
[12/21 15:37:10    585s] Starting refinePlace ...
[12/21 15:37:10    585s] 
[12/21 15:37:10    585s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:37:11    585s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:37:11    585s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1803.0MB) @(0:09:45 - 0:09:45).
[12/21 15:37:11    585s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:37:11    585s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1803.0MB
[12/21 15:37:11    585s] Statistics of distance of Instance movement in refine placement:
[12/21 15:37:11    585s]   maximum (X+Y) =         0.00 um
[12/21 15:37:11    585s]   mean    (X+Y) =         0.00 um
[12/21 15:37:11    585s] Summary Report:
[12/21 15:37:11    585s] Instances move: 0 (out of 4588 movable)
[12/21 15:37:11    585s] Instances flipped: 0
[12/21 15:37:11    585s] Mean displacement: 0.00 um
[12/21 15:37:11    585s] Max displacement: 0.00 um 
[12/21 15:37:11    585s] Total instances moved : 0
[12/21 15:37:11    585s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.190, REAL:0.191, MEM:1803.0M
[12/21 15:37:11    585s] Total net bbox length = 1.733e+05 (8.157e+04 9.170e+04) (ext = 5.028e+03)
[12/21 15:37:11    585s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1803.0MB
[12/21 15:37:11    585s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1803.0MB) @(0:09:45 - 0:09:45).
[12/21 15:37:11    585s] *** Finished refinePlace (0:09:45 mem=1803.0M) ***
[12/21 15:37:11    585s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.8
[12/21 15:37:11    585s] OPERPROF: Finished RefinePlace at level 1, CPU:0.220, REAL:0.224, MEM:1803.0M
[12/21 15:37:11    585s] *** maximum move = 0.00 um ***
[12/21 15:37:11    585s] *** Finished re-routing un-routed nets (1803.0M) ***
[12/21 15:37:11    585s] OPERPROF: Starting DPlace-Init at level 1, MEM:1803.0M
[12/21 15:37:11    585s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1803.0M
[12/21 15:37:11    585s] OPERPROF:     Starting CMU at level 3, MEM:1803.0M
[12/21 15:37:11    585s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1803.0M
[12/21 15:37:11    585s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1803.0M
[12/21 15:37:11    585s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1803.0M
[12/21 15:37:11    585s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1803.0M
[12/21 15:37:11    585s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:1803.0M
[12/21 15:37:11    585s] 
[12/21 15:37:11    585s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1803.0M) ***
[12/21 15:37:11    585s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.16
[12/21 15:37:11    585s] *** AreaOpt [finish] : cpu/real = 0:00:05.6/0:00:05.7 (1.0), totSession cpu/real = 0:09:45.6/0:43:06.7 (0.2), mem = 1803.0M
[12/21 15:37:11    585s] 
[12/21 15:37:11    585s] =============================================================================================
[12/21 15:37:11    585s]  Step TAT Report for AreaOpt #4
[12/21 15:37:11    585s] =============================================================================================
[12/21 15:37:11    585s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:37:11    585s] ---------------------------------------------------------------------------------------------
[12/21 15:37:11    585s] [ RefinePlace            ]      1   0:00:00.5  (   9.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/21 15:37:11    585s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.0
[12/21 15:37:11    585s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:37:11    585s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 15:37:11    585s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:37:11    585s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.6 % )     0:00:03.8 /  0:00:03.7    1.0
[12/21 15:37:11    585s] [ OptGetWeight           ]    173   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:37:11    585s] [ OptEval                ]    173   0:00:01.1  (  19.9 % )     0:00:01.1 /  0:00:01.1    1.0
[12/21 15:37:11    585s] [ OptCommit              ]    173   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[12/21 15:37:11    585s] [ IncrTimingUpdate       ]     21   0:00:00.4  (   6.7 % )     0:00:00.4 /  0:00:00.4    0.9
[12/21 15:37:11    585s] [ PostCommitDelayCalc    ]    175   0:00:02.2  (  37.9 % )     0:00:02.2 /  0:00:02.2    1.0
[12/21 15:37:11    585s] [ MISC                   ]          0:00:01.3  (  22.3 % )     0:00:01.3 /  0:00:01.3    1.0
[12/21 15:37:11    585s] ---------------------------------------------------------------------------------------------
[12/21 15:37:11    585s]  AreaOpt #4 TOTAL                   0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:05.6    1.0
[12/21 15:37:11    585s] ---------------------------------------------------------------------------------------------
[12/21 15:37:11    585s] 
[12/21 15:37:11    585s] TotalInstCnt at PhyDesignMc Destruction: 4,588
[12/21 15:37:11    585s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1741.96M, totSessionCpu=0:09:46).
[12/21 15:37:11    585s] **INFO: Flow update: Design timing is met.
[12/21 15:37:11    585s] Begin: GigaOpt postEco DRV Optimization
[12/21 15:37:11    585s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS -max_fanout
[12/21 15:37:11    585s] Info: 32 io nets excluded
[12/21 15:37:11    585s] Info: 2 clock nets excluded from IPO operation.
[12/21 15:37:11    585s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:45.8/0:43:06.9 (0.2), mem = 1742.0M
[12/21 15:37:11    585s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.17
[12/21 15:37:11    585s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 15:37:11    585s] ### Creating PhyDesignMc. totSessionCpu=0:09:46 mem=1742.0M
[12/21 15:37:11    585s] OPERPROF: Starting DPlace-Init at level 1, MEM:1742.0M
[12/21 15:37:11    585s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[12/21 15:37:11    585s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1742.0M
[12/21 15:37:11    585s] OPERPROF:     Starting CMU at level 3, MEM:1742.0M
[12/21 15:37:11    585s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1742.0M
[12/21 15:37:11    585s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1742.0M
[12/21 15:37:11    585s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1742.0MB).
[12/21 15:37:11    585s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1742.0M
[12/21 15:37:11    585s] TotalInstCnt at PhyDesignMc Initialization: 4,588
[12/21 15:37:11    585s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:46 mem=1742.0M
[12/21 15:37:11    585s] 
[12/21 15:37:11    585s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/21 15:37:11    585s] ### Creating LA Mngr. totSessionCpu=0:09:46 mem=1742.0M
[12/21 15:37:11    585s] ### Creating LA Mngr, finished. totSessionCpu=0:09:46 mem=1742.0M
[12/21 15:37:14    588s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1761.0M
[12/21 15:37:14    588s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1761.0M
[12/21 15:37:14    588s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:37:14    588s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/21 15:37:14    588s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:37:14    588s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/21 15:37:14    588s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:37:14    588s] Info: violation cost 2.516238 (cap = 1.036155, tran = 1.480083, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:37:14    588s] |     7|    47|    -0.21|    13|    13|    -0.01|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  75.25|          |         |
[12/21 15:37:18    593s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:37:18    593s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|      10|       0|      10|  75.31| 0:00:04.0|  1812.9M|
[12/21 15:37:18    593s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 15:37:18    593s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  75.31| 0:00:00.0|  1812.9M|
[12/21 15:37:18    593s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 15:37:18    593s] Bottom Preferred Layer:
[12/21 15:37:18    593s]     None
[12/21 15:37:18    593s] Via Pillar Rule:
[12/21 15:37:18    593s]     None
[12/21 15:37:18    593s] 
[12/21 15:37:18    593s] *** Finish DRV Fixing (cpu=0:00:04.6 real=0:00:04.0 mem=1812.9M) ***
[12/21 15:37:18    593s] 
[12/21 15:37:19    593s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:       Starting CMU at level 4, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.052, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.052, MEM:1812.9M
[12/21 15:37:19    593s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.9
[12/21 15:37:19    593s] OPERPROF: Starting RefinePlace at level 1, MEM:1812.9M
[12/21 15:37:19    593s] *** Starting refinePlace (0:09:53 mem=1812.9M) ***
[12/21 15:37:19    593s] Total net bbox length = 1.733e+05 (8.158e+04 9.172e+04) (ext = 5.028e+03)
[12/21 15:37:19    593s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:37:19    593s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1812.9M
[12/21 15:37:19    593s] Starting refinePlace ...
[12/21 15:37:19    593s] 
[12/21 15:37:19    593s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:37:19    593s] Move report: legalization moves 13 insts, mean move: 4.04 um, max move: 11.51 um
[12/21 15:37:19    593s] 	Max move on inst (DCT/bdeg/FE_OFC459_ToBDEG_11): (470.12, 492.41) --> (477.94, 496.10)
[12/21 15:37:19    593s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1812.9MB) @(0:09:53 - 0:09:54).
[12/21 15:37:19    593s] Move report: Detail placement moves 13 insts, mean move: 4.04 um, max move: 11.51 um
[12/21 15:37:19    593s] 	Max move on inst (DCT/bdeg/FE_OFC459_ToBDEG_11): (470.12, 492.41) --> (477.94, 496.10)
[12/21 15:37:19    593s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1812.9MB
[12/21 15:37:19    593s] Statistics of distance of Instance movement in refine placement:
[12/21 15:37:19    593s]   maximum (X+Y) =        11.51 um
[12/21 15:37:19    593s]   inst (DCT/bdeg/FE_OFC459_ToBDEG_11) with max move: (470.12, 492.41) -> (477.94, 496.1)
[12/21 15:37:19    593s]   mean    (X+Y) =         4.04 um
[12/21 15:37:19    593s] Summary Report:
[12/21 15:37:19    593s] Instances move: 13 (out of 4598 movable)
[12/21 15:37:19    593s] Instances flipped: 0
[12/21 15:37:19    593s] Mean displacement: 4.04 um
[12/21 15:37:19    593s] Max displacement: 11.51 um (Instance: DCT/bdeg/FE_OFC459_ToBDEG_11) (470.12, 492.41) -> (477.94, 496.1)
[12/21 15:37:19    593s] 	Length: 4 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKBUFX2
[12/21 15:37:19    593s] Total instances moved : 13
[12/21 15:37:19    593s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.130, REAL:0.122, MEM:1812.9M
[12/21 15:37:19    593s] Total net bbox length = 1.733e+05 (8.158e+04 9.172e+04) (ext = 5.027e+03)
[12/21 15:37:19    593s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1812.9MB
[12/21 15:37:19    593s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1812.9MB) @(0:09:53 - 0:09:54).
[12/21 15:37:19    593s] *** Finished refinePlace (0:09:54 mem=1812.9M) ***
[12/21 15:37:19    593s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.9
[12/21 15:37:19    593s] OPERPROF: Finished RefinePlace at level 1, CPU:0.160, REAL:0.154, MEM:1812.9M
[12/21 15:37:19    593s] *** maximum move = 11.51 um ***
[12/21 15:37:19    593s] *** Finished re-routing un-routed nets (1812.9M) ***
[12/21 15:37:19    593s] OPERPROF: Starting DPlace-Init at level 1, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:     Starting CMU at level 3, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1812.9M
[12/21 15:37:19    593s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:1812.9M
[12/21 15:37:19    593s] 
[12/21 15:37:19    593s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1812.9M) ***
[12/21 15:37:19    593s] TotalInstCnt at PhyDesignMc Destruction: 4,598
[12/21 15:37:19    593s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.17
[12/21 15:37:19    593s] *** DrvOpt [finish] : cpu/real = 0:00:07.9/0:00:08.0 (1.0), totSession cpu/real = 0:09:53.8/0:43:14.9 (0.2), mem = 1793.8M
[12/21 15:37:19    593s] 
[12/21 15:37:19    593s] =============================================================================================
[12/21 15:37:19    593s]  Step TAT Report for DrvOpt #7
[12/21 15:37:19    593s] =============================================================================================
[12/21 15:37:19    593s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:37:19    593s] ---------------------------------------------------------------------------------------------
[12/21 15:37:19    593s] [ RefinePlace            ]      1   0:00:00.4  (   5.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 15:37:19    593s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/21 15:37:19    593s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:37:19    593s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 15:37:19    593s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/21 15:37:19    593s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:37:19    593s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:04.5 /  0:00:04.5    1.0
[12/21 15:37:19    593s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:37:19    593s] [ OptEval                ]      2   0:00:04.1  (  51.8 % )     0:00:04.1 /  0:00:04.1    1.0
[12/21 15:37:19    593s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[12/21 15:37:19    593s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 15:37:19    593s] [ PostCommitDelayCalc    ]      3   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    0.9
[12/21 15:37:19    593s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 15:37:19    593s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.4
[12/21 15:37:19    593s] [ MISC                   ]          0:00:02.8  (  35.3 % )     0:00:02.8 /  0:00:02.8    1.0
[12/21 15:37:19    593s] ---------------------------------------------------------------------------------------------
[12/21 15:37:19    593s]  DrvOpt #7 TOTAL                    0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:08.0    1.0
[12/21 15:37:19    593s] ---------------------------------------------------------------------------------------------
[12/21 15:37:19    593s] 
[12/21 15:37:19    593s] End: GigaOpt postEco DRV Optimization
[12/21 15:37:19    593s] 
[12/21 15:37:19    593s] Active setup views:
[12/21 15:37:19    593s]  av_func_mode_max
[12/21 15:37:19    593s]   Dominating endpoints: 0
[12/21 15:37:19    593s]   Dominating TNS: -0.000
[12/21 15:37:19    593s] 
[12/21 15:37:19    593s] Extraction called for design 'CHIP' of instances=5429 and nets=6106 using extraction engine 'preRoute' .
[12/21 15:37:19    593s] PreRoute RC Extraction called for design CHIP.
[12/21 15:37:19    593s] RC Extraction called in multi-corner(1) mode.
[12/21 15:37:19    593s] RCMode: PreRoute
[12/21 15:37:19    593s]       RC Corner Indexes            0   
[12/21 15:37:19    593s] Capacitance Scaling Factor   : 1.00000 
[12/21 15:37:19    593s] Resistance Scaling Factor    : 1.00000 
[12/21 15:37:19    593s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 15:37:19    593s] Clock Res. Scaling Factor    : 1.00000 
[12/21 15:37:19    593s] Shrink Factor                : 1.00000
[12/21 15:37:19    593s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 15:37:19    593s] Using capacitance table file ...
[12/21 15:37:19    593s] RC Grid backup saved.
[12/21 15:37:19    593s] LayerId::1 widthSet size::4
[12/21 15:37:19    593s] LayerId::2 widthSet size::4
[12/21 15:37:19    593s] LayerId::3 widthSet size::4
[12/21 15:37:19    593s] LayerId::4 widthSet size::4
[12/21 15:37:19    593s] LayerId::5 widthSet size::4
[12/21 15:37:19    593s] LayerId::6 widthSet size::4
[12/21 15:37:19    593s] LayerId::7 widthSet size::5
[12/21 15:37:19    593s] LayerId::8 widthSet size::3
[12/21 15:37:19    593s] Skipped RC grid update for preRoute extraction.
[12/21 15:37:19    593s] Initializing multi-corner capacitance tables ... 
[12/21 15:37:19    593s] Initializing multi-corner resistance tables ...
[12/21 15:37:19    594s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:37:19    594s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289806 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.821500 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:37:19    594s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1719.414M)
[12/21 15:37:19    594s] Skewing Data Summary (End_of_FINAL)
[12/21 15:37:20    594s] --------------------------------------------------
[12/21 15:37:20    594s]  Total skewed count:0
[12/21 15:37:20    594s] --------------------------------------------------
[12/21 15:37:20    594s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1727.45 MB )
[12/21 15:37:20    594s] (I)       Started Loading and Dumping File ( Curr Mem: 1727.45 MB )
[12/21 15:37:20    594s] (I)       Reading DB...
[12/21 15:37:20    594s] (I)       Read data from FE... (mem=1727.4M)
[12/21 15:37:20    594s] (I)       Read nodes and places... (mem=1727.4M)
[12/21 15:37:20    594s] (I)       Done Read nodes and places (cpu=0.020s, mem=1727.4M)
[12/21 15:37:20    594s] (I)       Read nets... (mem=1727.4M)
[12/21 15:37:20    595s] (I)       Done Read nets (cpu=0.050s, mem=1727.4M)
[12/21 15:37:20    595s] (I)       Done Read data from FE (cpu=0.070s, mem=1727.4M)
[12/21 15:37:20    595s] (I)       before initializing RouteDB syMemory usage = 1727.4 MB
[12/21 15:37:20    595s] (I)       == Non-default Options ==
[12/21 15:37:20    595s] (I)       Build term to term wires                           : false
[12/21 15:37:20    595s] (I)       Maximum routing layer                              : 8
[12/21 15:37:20    595s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:37:20    595s] (I)       Use row-based GCell size
[12/21 15:37:20    595s] (I)       GCell unit size  : 7380
[12/21 15:37:20    595s] (I)       GCell multiplier : 1
[12/21 15:37:20    595s] (I)       build grid graph
[12/21 15:37:20    595s] (I)       build grid graph start
[12/21 15:37:20    595s] [NR-eGR] Track table information for default rule: 
[12/21 15:37:20    595s] [NR-eGR] METAL1 has no routable track
[12/21 15:37:20    595s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:37:20    595s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:37:20    595s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:37:20    595s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:37:20    595s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:37:20    595s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:37:20    595s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:37:20    595s] (I)       build grid graph end
[12/21 15:37:20    595s] (I)       ===========================================================================
[12/21 15:37:20    595s] (I)       == Report All Rule Vias ==
[12/21 15:37:20    595s] (I)       ===========================================================================
[12/21 15:37:20    595s] (I)        Via Rule : (Default)
[12/21 15:37:20    595s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:37:20    595s] (I)       ---------------------------------------------------------------------------
[12/21 15:37:20    595s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:37:20    595s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:37:20    595s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:37:20    595s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:37:20    595s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:37:20    595s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:37:20    595s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:37:20    595s] (I)       ===========================================================================
[12/21 15:37:20    595s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1727.45 MB )
[12/21 15:37:20    595s] (I)       Num PG vias on layer 2 : 0
[12/21 15:37:20    595s] (I)       Num PG vias on layer 3 : 0
[12/21 15:37:20    595s] (I)       Num PG vias on layer 4 : 0
[12/21 15:37:20    595s] (I)       Num PG vias on layer 5 : 0
[12/21 15:37:20    595s] (I)       Num PG vias on layer 6 : 0
[12/21 15:37:20    595s] (I)       Num PG vias on layer 7 : 0
[12/21 15:37:20    595s] (I)       Num PG vias on layer 8 : 0
[12/21 15:37:20    595s] [NR-eGR] Read 4004 PG shapes
[12/21 15:37:20    595s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1727.45 MB )
[12/21 15:37:20    595s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:37:20    595s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:37:20    595s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:37:20    595s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:37:20    595s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:37:20    595s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:37:20    595s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:37:20    595s] (I)       readDataFromPlaceDB
[12/21 15:37:20    595s] (I)       Read net information..
[12/21 15:37:20    595s] [NR-eGR] Read numTotalNets=6089  numIgnoredNets=0
[12/21 15:37:20    595s] (I)       Read testcase time = 0.010 seconds
[12/21 15:37:20    595s] 
[12/21 15:37:20    595s] (I)       early_global_route_priority property id does not exist.
[12/21 15:37:20    595s] (I)       Start initializing grid graph
[12/21 15:37:20    595s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:37:20    595s] (I)       End initializing grid graph
[12/21 15:37:20    595s] (I)       Model blockages into capacity
[12/21 15:37:20    595s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:37:20    595s] (I)       Started Modeling ( Curr Mem: 1727.45 MB )
[12/21 15:37:20    595s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:37:20    595s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:37:20    595s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:37:20    595s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:37:20    595s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:37:20    595s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:37:20    595s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:37:20    595s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1727.45 MB )
[12/21 15:37:20    595s] (I)       -- layer congestion ratio --
[12/21 15:37:20    595s] (I)       Layer 1 : 0.100000
[12/21 15:37:20    595s] (I)       Layer 2 : 0.700000
[12/21 15:37:20    595s] (I)       Layer 3 : 0.700000
[12/21 15:37:20    595s] (I)       Layer 4 : 0.700000
[12/21 15:37:20    595s] (I)       Layer 5 : 0.700000
[12/21 15:37:20    595s] (I)       Layer 6 : 0.700000
[12/21 15:37:20    595s] (I)       Layer 7 : 0.700000
[12/21 15:37:20    595s] (I)       Layer 8 : 0.700000
[12/21 15:37:20    595s] (I)       ----------------------------
[12/21 15:37:20    595s] (I)       Number of ignored nets = 0
[12/21 15:37:20    595s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:37:20    595s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:37:20    595s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:37:20    595s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:37:20    595s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:37:20    595s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:37:20    595s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:37:20    595s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:37:20    595s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:37:20    595s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:37:20    595s] (I)       Before initializing Early Global Route syMemory usage = 1727.4 MB
[12/21 15:37:20    595s] (I)       Ndr track 0 does not exist
[12/21 15:37:22    597s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:37:22    597s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:37:22    597s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:37:22    597s] (I)       Site width          :   920  (dbu)
[12/21 15:37:22    597s] (I)       Row height          :  7380  (dbu)
[12/21 15:37:22    597s] (I)       GCell width         :  7380  (dbu)
[12/21 15:37:22    597s] (I)       GCell height        :  7380  (dbu)
[12/21 15:37:22    597s] (I)       Grid                :   287   287     8
[12/21 15:37:22    597s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:37:22    597s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:37:22    597s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:37:22    597s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:37:22    597s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:37:22    597s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:37:22    597s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:37:22    597s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:37:22    597s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:37:22    597s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:37:22    597s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:37:22    597s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:37:22    597s] (I)       --------------------------------------------------------
[12/21 15:37:22    597s] 
[12/21 15:37:22    597s] [NR-eGR] ============ Routing rule table ============
[12/21 15:37:22    597s] [NR-eGR] Rule id: 0  Nets: 6057 
[12/21 15:37:22    597s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:37:22    597s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:37:22    597s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:37:22    597s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:37:22    597s] [NR-eGR] ========================================
[12/21 15:37:22    597s] [NR-eGR] 
[12/21 15:37:22    597s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:37:22    597s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:37:22    597s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:37:22    597s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:37:22    597s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:37:22    597s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:37:22    597s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:37:22    597s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:37:22    597s] (I)       After initializing Early Global Route syMemory usage = 1730.8 MB
[12/21 15:37:22    597s] (I)       Finished Loading and Dumping File ( CPU: 2.19 sec, Real: 2.18 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Reset routing kernel
[12/21 15:37:22    597s] (I)       Started Global Routing ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       ============= Initialization =============
[12/21 15:37:22    597s] (I)       totalPins=21018  totalGlobalPin=20545 (97.75%)
[12/21 15:37:22    597s] (I)       Started Net group 1 ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Started Build MST ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Generate topology with single threads
[12/21 15:37:22    597s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:37:22    597s] [NR-eGR] Layer group 1: route 6057 net(s) in layer range [2, 8]
[12/21 15:37:22    597s] (I)       
[12/21 15:37:22    597s] (I)       ============  Phase 1a Route ============
[12/21 15:37:22    597s] (I)       Started Phase 1a ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Started Pattern routing ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Usage: 53692 = (25262 H, 28430 V) = (4.60% H, 5.00% V) = (9.322e+04um H, 1.049e+05um V)
[12/21 15:37:22    597s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       
[12/21 15:37:22    597s] (I)       ============  Phase 1b Route ============
[12/21 15:37:22    597s] (I)       Started Phase 1b ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Usage: 53692 = (25262 H, 28430 V) = (4.60% H, 5.00% V) = (9.322e+04um H, 1.049e+05um V)
[12/21 15:37:22    597s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.981235e+05um
[12/21 15:37:22    597s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       
[12/21 15:37:22    597s] (I)       ============  Phase 1c Route ============
[12/21 15:37:22    597s] (I)       Started Phase 1c ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Usage: 53692 = (25262 H, 28430 V) = (4.60% H, 5.00% V) = (9.322e+04um H, 1.049e+05um V)
[12/21 15:37:22    597s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       
[12/21 15:37:22    597s] (I)       ============  Phase 1d Route ============
[12/21 15:37:22    597s] (I)       Started Phase 1d ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Usage: 53692 = (25262 H, 28430 V) = (4.60% H, 5.00% V) = (9.322e+04um H, 1.049e+05um V)
[12/21 15:37:22    597s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       
[12/21 15:37:22    597s] (I)       ============  Phase 1e Route ============
[12/21 15:37:22    597s] (I)       Started Phase 1e ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Started Route legalization ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Usage: 53692 = (25262 H, 28430 V) = (4.60% H, 5.00% V) = (9.322e+04um H, 1.049e+05um V)
[12/21 15:37:22    597s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.981235e+05um
[12/21 15:37:22    597s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Started Layer assignment ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Running layer assignment with 1 threads
[12/21 15:37:22    597s] (I)       Finished Layer assignment ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       
[12/21 15:37:22    597s] (I)       ============  Phase 1l Route ============
[12/21 15:37:22    597s] (I)       Started Phase 1l ( Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       
[12/21 15:37:22    597s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:37:22    597s] [NR-eGR]                        OverCon           OverCon            
[12/21 15:37:22    597s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 15:37:22    597s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/21 15:37:22    597s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:37:22    597s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:37:22    597s] [NR-eGR]  METAL2  (2)         3( 0.02%)         1( 0.01%)   ( 0.02%) 
[12/21 15:37:22    597s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:37:22    597s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:37:22    597s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:37:22    597s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:37:22    597s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 15:37:22    597s] [NR-eGR]  METAL8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:37:22    597s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:37:22    597s] [NR-eGR] Total               14( 0.01%)         2( 0.00%)   ( 0.01%) 
[12/21 15:37:22    597s] [NR-eGR] 
[12/21 15:37:22    597s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:37:22    597s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:37:22    597s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:37:22    597s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.29 sec, Real: 2.30 sec, Curr Mem: 1730.75 MB )
[12/21 15:37:22    597s] OPERPROF: Starting HotSpotCal at level 1, MEM:1730.8M
[12/21 15:37:22    597s] [hotspot] +------------+---------------+---------------+
[12/21 15:37:22    597s] [hotspot] |            |   max hotspot | total hotspot |
[12/21 15:37:22    597s] [hotspot] +------------+---------------+---------------+
[12/21 15:37:22    597s] [hotspot] | normalized |          0.00 |          0.00 |
[12/21 15:37:22    597s] [hotspot] +------------+---------------+---------------+
[12/21 15:37:22    597s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/21 15:37:22    597s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/21 15:37:22    597s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.006, MEM:1730.8M
[12/21 15:37:22    597s] Starting delay calculation for Setup views
[12/21 15:37:22    597s] #################################################################################
[12/21 15:37:22    597s] # Design Stage: PreRoute
[12/21 15:37:22    597s] # Design Name: CHIP
[12/21 15:37:22    597s] # Design Mode: 130nm
[12/21 15:37:22    597s] # Analysis Mode: MMMC Non-OCV 
[12/21 15:37:22    597s] # Parasitics Mode: No SPEF/RCDB
[12/21 15:37:22    597s] # Signoff Settings: SI Off 
[12/21 15:37:22    597s] #################################################################################
[12/21 15:37:23    597s] Calculate delays in BcWc mode...
[12/21 15:37:23    597s] Topological Sorting (REAL = 0:00:00.0, MEM = 1728.8M, InitMEM = 1728.8M)
[12/21 15:37:23    597s] Start delay calculation (fullDC) (1 T). (MEM=1728.75)
[12/21 15:37:23    597s] End AAE Lib Interpolated Model. (MEM=1745.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:37:25    600s] Total number of fetched objects 6089
[12/21 15:37:25    600s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 15:37:25    600s] End delay calculation. (MEM=1760.8 CPU=0:00:02.3 REAL=0:00:02.0)
[12/21 15:37:25    600s] End delay calculation (fullDC). (MEM=1760.8 CPU=0:00:02.6 REAL=0:00:02.0)
[12/21 15:37:25    600s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 1760.8M) ***
[12/21 15:37:26    600s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:10:00 mem=1760.8M)
[12/21 15:37:26    600s] Reported timing to dir ./timingReports
[12/21 15:37:26    600s] **optDesign ... cpu = 0:02:08, real = 0:02:11, mem = 1219.3M, totSessionCpu=0:10:00 **
[12/21 15:37:26    600s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1714.8M
[12/21 15:37:26    600s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:1714.8M
[12/21 15:37:29    602s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.009  |  0.009  |  3.407  |  0.100  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.312%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:02:14, mem = 1220.1M, totSessionCpu=0:10:02 **
[12/21 15:37:29    602s] *** Finished optDesign ***
[12/21 15:37:29    602s] 
[12/21 15:37:29    602s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:23 real=  0:02:27)
[12/21 15:37:29    602s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:11.6 real=0:00:11.7)
[12/21 15:37:29    602s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:15.8 real=0:00:15.8)
[12/21 15:37:29    602s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:11.5 real=0:00:11.7)
[12/21 15:37:29    602s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:28.6 real=0:00:30.9)
[12/21 15:37:29    602s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:14.9 real=0:00:14.8)
[12/21 15:37:29    602s] Info: pop threads available for lower-level modules during optimization.
[12/21 15:37:29    602s] Deleting Lib Analyzer.
[12/21 15:37:29    602s] clean pInstBBox. size 0
[12/21 15:37:29    602s] All LLGs are deleted
[12/21 15:37:29    602s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1729.1M
[12/21 15:37:29    602s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1729.1M
[12/21 15:37:29    602s] Deleting Cell Server ...
[12/21 15:37:29    602s] #optDebug: fT-D <X 1 0 0 0>
[12/21 15:37:29    602s] VSMManager cleared!
[12/21 15:37:29    602s] **place_opt_design ... cpu = 0:02:10, real = 0:02:14, mem = 1661.1M **
[12/21 15:37:29    602s] *** Finished GigaPlace ***
[12/21 15:37:29    602s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 15:37:29    602s] 
[12/21 15:37:29    602s] 
[12/21 15:37:29    602s] =============================================================================================
[12/21 15:37:29    602s]  Final TAT Report for place_opt_design
[12/21 15:37:29    602s] =============================================================================================
[12/21 15:37:29    602s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:37:29    602s] ---------------------------------------------------------------------------------------------
[12/21 15:37:29    602s] [ WnsOpt                 ]      1   0:00:14.4  (  10.7 % )     0:00:14.8 /  0:00:14.8    1.0
[12/21 15:37:29    602s] [ GlobalOpt              ]      1   0:00:15.8  (  11.7 % )     0:00:15.8 /  0:00:15.8    1.0
[12/21 15:37:29    602s] [ DrvOpt                 ]      3   0:00:19.2  (  14.3 % )     0:00:19.6 /  0:00:19.5    1.0
[12/21 15:37:29    602s] [ SimplifyNetlist        ]      1   0:00:11.7  (   8.7 % )     0:00:11.7 /  0:00:11.6    1.0
[12/21 15:37:29    602s] [ AreaOpt                ]      2   0:00:10.9  (   8.1 % )     0:00:11.4 /  0:00:11.3    1.0
[12/21 15:37:29    602s] [ ViewPruning            ]      8   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/21 15:37:29    602s] [ IncrReplace            ]      1   0:00:30.9  (  23.0 % )     0:00:30.9 /  0:00:28.6    0.9
[12/21 15:37:29    602s] [ RefinePlace            ]      3   0:00:01.4  (   1.0 % )     0:00:01.4 /  0:00:01.4    1.0
[12/21 15:37:29    602s] [ TimingUpdate           ]      4   0:00:00.6  (   0.4 % )     0:00:08.0 /  0:00:07.9    1.0
[12/21 15:37:29    602s] [ FullDelayCalc          ]      2   0:00:07.4  (   5.5 % )     0:00:07.4 /  0:00:07.4    1.0
[12/21 15:37:29    602s] [ OptSummaryReport       ]      2   0:00:03.8  (   2.8 % )     0:00:12.2 /  0:00:10.6    0.9
[12/21 15:37:29    602s] [ TimingReport           ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/21 15:37:29    602s] [ DrvReport              ]      2   0:00:03.0  (   2.2 % )     0:00:03.0 /  0:00:01.4    0.5
[12/21 15:37:29    602s] [ GenerateReports        ]      1   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.5    1.0
[12/21 15:37:29    602s] [ MISC                   ]          0:00:14.6  (  10.9 % )     0:00:14.6 /  0:00:14.6    1.0
[12/21 15:37:29    602s] ---------------------------------------------------------------------------------------------
[12/21 15:37:29    602s]  place_opt_design TOTAL             0:02:14.4  ( 100.0 % )     0:02:14.4 /  0:02:10.3    1.0
[12/21 15:37:29    602s] ---------------------------------------------------------------------------------------------
[12/21 15:37:29    602s] 
[12/21 15:38:43    611s] <CMD> saveDesign DBS/place2
[12/21 15:38:43    611s] % Begin save design ... (date=12/21 15:38:43, mem=1143.8M)
[12/21 15:38:43    611s] % Begin Save ccopt configuration ... (date=12/21 15:38:43, mem=1143.8M)
[12/21 15:38:43    611s] % End Save ccopt configuration ... (date=12/21 15:38:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1144.0M, current mem=1144.0M)
[12/21 15:38:43    611s] % Begin Save netlist data ... (date=12/21 15:38:43, mem=1144.0M)
[12/21 15:38:43    611s] Writing Binary DB to DBS/place2.dat/CHIP.v.bin in single-threaded mode...
[12/21 15:38:45    614s] % End Save netlist data ... (date=12/21 15:38:45, total cpu=0:00:02.5, real=0:00:02.0, peak res=1144.0M, current mem=1144.0M)
[12/21 15:38:45    614s] Saving symbol-table file ...
[12/21 15:38:45    614s] Saving congestion map file DBS/place2.dat/CHIP.route.congmap.gz ...
[12/21 15:38:46    614s] % Begin Save AAE data ... (date=12/21 15:38:46, mem=1144.5M)
[12/21 15:38:46    614s] Saving AAE Data ...
[12/21 15:38:46    614s] % End Save AAE data ... (date=12/21 15:38:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1144.5M, current mem=1144.5M)
[12/21 15:38:46    614s] Saving preference file DBS/place2.dat/gui.pref.tcl ...
[12/21 15:38:46    614s] Saving mode setting ...
[12/21 15:38:46    614s] Saving global file ...
[12/21 15:38:46    614s] % Begin Save floorplan data ... (date=12/21 15:38:46, mem=1144.9M)
[12/21 15:38:46    614s] Saving floorplan file ...
[12/21 15:38:46    614s] % End Save floorplan data ... (date=12/21 15:38:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1144.9M, current mem=1144.9M)
[12/21 15:38:46    614s] Saving PG file DBS/place2.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 15:38:46 2021)
[12/21 15:38:47    614s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1663.3M) ***
[12/21 15:38:47    614s] Saving Drc markers ...
[12/21 15:38:47    614s] ... 1 markers are saved ...
[12/21 15:38:47    614s] ... 0 geometry drc markers are saved ...
[12/21 15:38:47    614s] ... 0 antenna drc markers are saved ...
[12/21 15:38:47    614s] % Begin Save placement data ... (date=12/21 15:38:47, mem=1145.0M)
[12/21 15:38:47    614s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 15:38:47    614s] Save Adaptive View Pruning View Names to Binary file
[12/21 15:38:47    614s] av_func_mode_max
[12/21 15:38:47    614s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1666.3M) ***
[12/21 15:38:47    614s] % End Save placement data ... (date=12/21 15:38:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1145.0M, current mem=1145.0M)
[12/21 15:38:47    614s] % Begin Save routing data ... (date=12/21 15:38:47, mem=1145.0M)
[12/21 15:38:47    614s] Saving route file ...
[12/21 15:38:47    614s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1663.3M) ***
[12/21 15:38:47    614s] % End Save routing data ... (date=12/21 15:38:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1145.2M, current mem=1145.2M)
[12/21 15:38:47    614s] Saving property file DBS/place2.dat/CHIP.prop
[12/21 15:38:47    614s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1666.3M) ***
[12/21 15:38:47    614s] Saving rc congestion map DBS/place2.dat/CHIP.congmap.gz ...
[12/21 15:38:48    614s] % Begin Save power constraints data ... (date=12/21 15:38:48, mem=1145.2M)
[12/21 15:38:48    614s] % End Save power constraints data ... (date=12/21 15:38:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1145.2M, current mem=1145.2M)
[12/21 15:38:52    618s] Generated self-contained design place2.dat
[12/21 15:38:52    619s] % End save design ... (date=12/21 15:38:52, total cpu=0:00:07.3, real=0:00:09.0, peak res=1145.7M, current mem=1145.7M)
[12/21 15:38:52    619s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 15:38:52    619s] 
[12/21 15:46:59    660s] <CMD> update_constraint_mode -name func_mode -sdc_files design_data/CHIP_cts.sdc
[12/21 15:46:59    660s] **ERROR: (TCLCMD-989):	cannot open SDC file 'design_data/CHIP_cts.sdc' for mode 'func_mode'

[12/21 15:47:23    662s] <CMD> update_constraint_mode -name func_mode -sdc_files design_data/CHIP_cts.sdc
[12/21 15:47:23    662s] Reading timing constraints file 'design_data/CHIP_cts.sdc' ...
[12/21 15:47:23    662s] Current (total cpu=0:11:03, real=0:53:31, peak res=1260.4M, current mem=1119.9M)
[12/21 15:47:23    662s] INFO (CTE): Constraints read successfully.
[12/21 15:47:24    663s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1133.0M, current mem=1133.0M)
[12/21 15:47:24    663s] Current (total cpu=0:11:03, real=0:53:32, peak res=1260.4M, current mem=1133.0M)
[12/21 15:47:24    663s] Reading timing constraints file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.mmmcmzu291/modes/scan_mode/scan_mode.sdc' ...
[12/21 15:47:24    663s] Current (total cpu=0:11:03, real=0:53:32, peak res=1260.4M, current mem=1133.0M)
[12/21 15:47:24    663s] INFO (CTE): Constraints read successfully.
[12/21 15:47:24    663s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1133.3M, current mem=1133.3M)
[12/21 15:47:24    663s] Current (total cpu=0:11:03, real=0:53:32, peak res=1260.4M, current mem=1133.3M)
[12/21 15:47:24    663s] Reading latency file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.mmmcmzu291/views/av_scan_mode_max/latency.sdc' ...
[12/21 15:47:24    663s] Reading latency file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.mmmcmzu291/views/av_scan_mode_min/latency.sdc' ...
[12/21 15:47:24    663s] Current (total cpu=0:11:03, real=0:53:32, peak res=1260.4M, current mem=1133.3M)
[12/21 15:47:24    663s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1137.5M, current mem=1137.5M)
[12/21 15:47:24    663s] Current (total cpu=0:11:03, real=0:53:32, peak res=1260.4M, current mem=1137.5M)
[12/21 15:47:34    664s] <CMD> update_constraint_mode -name scan_mode -sdc_files design_data/CHIP_scan_cts.sdc
[12/21 15:47:34    664s] Reading timing constraints file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.mmmcwmTRed/modes/func_mode/func_mode.sdc' ...
[12/21 15:47:34    664s] Current (total cpu=0:11:05, real=0:53:42, peak res=1260.4M, current mem=1121.3M)
[12/21 15:47:34    664s] INFO (CTE): Constraints read successfully.
[12/21 15:47:34    664s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
[12/21 15:47:34    664s] Current (total cpu=0:11:05, real=0:53:42, peak res=1260.4M, current mem=1134.0M)
[12/21 15:47:34    664s] Reading timing constraints file 'design_data/CHIP_scan_cts.sdc' ...
[12/21 15:47:34    664s] Current (total cpu=0:11:05, real=0:53:42, peak res=1260.4M, current mem=1134.0M)
[12/21 15:47:34    664s] INFO (CTE): Constraints read successfully.
[12/21 15:47:34    664s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.4M, current mem=1134.4M)
[12/21 15:47:34    664s] Current (total cpu=0:11:05, real=0:53:42, peak res=1260.4M, current mem=1134.4M)
[12/21 15:47:34    664s] Reading latency file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.mmmcwmTRed/views/av_func_mode_max/latency.sdc' ...
[12/21 15:47:34    664s] Reading latency file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.mmmcmzu291/views/av_scan_mode_max/latency.sdc' ...
[12/21 15:47:34    664s] Reading latency file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.mmmcwmTRed/views/av_func_mode_min/latency.sdc' ...
[12/21 15:47:34    664s] Reading latency file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.mmmcmzu291/views/av_scan_mode_min/latency.sdc' ...
[12/21 15:47:34    664s] Current (total cpu=0:11:05, real=0:53:42, peak res=1260.4M, current mem=1134.4M)
[12/21 15:47:34    665s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1138.6M, current mem=1138.6M)
[12/21 15:47:34    665s] Current (total cpu=0:11:05, real=0:53:42, peak res=1260.4M, current mem=1138.6M)
[12/21 15:47:46    666s] <CMD> setDrawView fplan
[12/21 15:49:14    675s] <CMD> create_ccopt_clock_tree_spec -file ./ccopt.spec
[12/21 15:49:14    675s] Creating clock tree spec for modes (timing configs): func_mode scan_mode
[12/21 15:49:14    675s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/21 15:49:14    675s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 15:49:14    675s] Summary for sequential cells identification: 
[12/21 15:49:14    675s]   Identified SBFF number: 112
[12/21 15:49:14    675s]   Identified MBFF number: 0
[12/21 15:49:14    675s]   Identified SB Latch number: 0
[12/21 15:49:14    675s]   Identified MB Latch number: 0
[12/21 15:49:14    675s]   Not identified SBFF number: 8
[12/21 15:49:14    675s]   Not identified MBFF number: 0
[12/21 15:49:14    675s]   Not identified SB Latch number: 0
[12/21 15:49:14    675s]   Not identified MB Latch number: 0
[12/21 15:49:14    675s]   Number of sequential cells which are not FFs: 34
[12/21 15:49:14    675s]  Visiting view : av_func_mode_max
[12/21 15:49:14    675s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 15:49:14    675s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 15:49:14    675s]  Visiting view : av_func_mode_min
[12/21 15:49:14    675s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:49:14    675s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:49:14    675s]  Visiting view : av_scan_mode_min
[12/21 15:49:14    675s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 15:49:14    675s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 15:49:14    675s]  Setting StdDelay to 35.20
[12/21 15:49:14    675s] Creating Cell Server, finished. 
[12/21 15:49:14    675s] 
[12/21 15:49:14    675s] Ignoring AAE DB Resetting ...
[12/21 15:49:14    675s] Reset timing graph...
[12/21 15:49:14    675s] Ignoring AAE DB Resetting ...
[12/21 15:49:14    675s] Reset timing graph done.
[12/21 15:49:14    675s] Ignoring AAE DB Resetting ...
[12/21 15:49:15    675s] Analyzing clock structure...
[12/21 15:49:15    676s] Analyzing clock structure done.
[12/21 15:49:15    676s] Reset timing graph...
[12/21 15:49:15    676s] Ignoring AAE DB Resetting ...
[12/21 15:49:15    676s] Reset timing graph done.
[12/21 15:49:15    676s] Ignoring AAE DB Resetting ...
[12/21 15:49:15    676s] Wrote: ./ccopt.spec
[12/21 15:49:38    677s] <CMD> get_ccopt_clock_trees
[12/21 15:49:38    677s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[12/21 15:49:38    677s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin CLK true
[12/21 15:49:38    677s] <CMD> create_ccopt_clock_tree -name CLK1 -source CLK -no_skew_group
[12/21 15:49:38    677s] Extracting original clock gating for CLK1...
[12/21 15:49:38    677s]   clock_tree CLK1 contains 1576 sinks and 0 clock gates.
[12/21 15:49:38    677s]   Extraction for CLK1 complete.
[12/21 15:49:38    677s] Extracting original clock gating for CLK1 done.
[12/21 15:49:38    677s] <CMD> set_ccopt_property clock_period -pin CLK 10
[12/21 15:49:38    677s] <CMD> create_ccopt_skew_group -name CLK1/func_mode -sources CLK -auto_sinks
[12/21 15:49:38    677s] The skew group CLK1/func_mode was created. It contains 1576 sinks and 1 sources.
[12/21 15:49:38    677s] <CMD> set_ccopt_property include_source_latency -skew_group CLK1/func_mode true
[12/21 15:49:38    677s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK1/func_mode CLK1
[12/21 15:49:38    677s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK1/func_mode func_mode
[12/21 15:49:38    677s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK1/func_mode {Delay_Corner_max Delay_Corner_min}
[12/21 15:49:38    677s] <CMD> create_ccopt_skew_group -name CLK1/scan_mode -sources CLK -auto_sinks
[12/21 15:49:38    677s] The skew group CLK1/scan_mode was created. It contains 1576 sinks and 1 sources.
[12/21 15:49:38    677s] <CMD> set_ccopt_property include_source_latency -skew_group CLK1/scan_mode true
[12/21 15:49:38    677s] <CMD> set_ccopt_property target_insertion_delay -skew_group CLK1/scan_mode 2.000
[12/21 15:49:38    677s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK1/scan_mode CLK1
[12/21 15:49:38    677s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK1/scan_mode scan_mode
[12/21 15:49:38    677s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK1/scan_mode {Delay_Corner_max Delay_Corner_min}
[12/21 15:49:38    677s] <CMD> check_ccopt_clock_tree_convergence
[12/21 15:49:38    677s] Checking clock tree convergence...
[12/21 15:49:38    677s] Checking clock tree convergence done.
[12/21 15:49:38    677s] <CMD> get_ccopt_property auto_design_state_for_ilms
[12/21 15:55:25    713s] <CMD> ccopt_design -cts
[12/21 15:55:25    713s] % Begin ccopt_design (date=12/21 15:55:25, mem=1099.1M)
[12/21 15:55:25    713s] Turning off fast DC mode./nRuntime...
[12/21 15:55:25    713s] **INFO: User's settings:
[12/21 15:55:25    713s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/21 15:55:25    713s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/21 15:55:25    713s] setNanoRouteMode -grouteExpTdStdDelay               35.2
[12/21 15:55:25    713s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/21 15:55:25    713s] setDesignMode -process                              130
[12/21 15:55:25    713s] setExtractRCMode -coupling_c_th                     0.4
[12/21 15:55:25    713s] setExtractRCMode -engine                            preRoute
[12/21 15:55:25    713s] setExtractRCMode -relative_c_th                     1
[12/21 15:55:25    713s] setExtractRCMode -total_c_th                        0
[12/21 15:55:25    713s] setDelayCalMode -enable_high_fanout                 true
[12/21 15:55:25    713s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/21 15:55:25    713s] setDelayCalMode -engine                             aae
[12/21 15:55:25    713s] setDelayCalMode -ignoreNetLoad                      false
[12/21 15:55:25    713s] setPlaceMode -MXPBoundaryLevel                      7
[12/21 15:55:25    713s] setPlaceMode -MXPConstraintFile                     {}
[12/21 15:55:25    713s] setPlaceMode -MXPControlSetting                     0
[12/21 15:55:25    713s] setPlaceMode -MXPLogicHierAware                     0
[12/21 15:55:25    713s] setPlaceMode -MXPPreplaceSetting                    5
[12/21 15:55:25    713s] setPlaceMode -MXPRefineSetting                      17
[12/21 15:55:25    713s] setPlaceMode -place_global_place_io_pins            false
[12/21 15:55:25    713s] setPlaceMode -timingDriven                          true
[12/21 15:55:25    713s] 
[12/21 15:55:25    713s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/21 15:55:25    713s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/21 15:55:25    713s] Set place::cacheFPlanSiteMark to 1
[12/21 15:55:25    713s] CCOpt::Phase::Initialization...
[12/21 15:55:25    713s] Check Prerequisites...
[12/21 15:55:25    713s] Leaving CCOpt scope - CheckPlace...
[12/21 15:55:25    713s] OPERPROF: Starting checkPlace at level 1, MEM:1634.8M
[12/21 15:55:25    713s] #spOpts: N=130 
[12/21 15:55:25    713s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1634.8M
[12/21 15:55:25    713s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1634.8M
[12/21 15:55:25    713s] Core basic site is TSM13SITE
[12/21 15:55:27    714s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 15:55:27    714s] SiteArray: use 450,560 bytes
[12/21 15:55:27    714s] SiteArray: current memory after site array memory allocation 1651.5M
[12/21 15:55:27    714s] SiteArray: FP blocked sites are writable
[12/21 15:55:27    714s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.400, REAL:1.388, MEM:1651.5M
[12/21 15:55:27    714s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.400, REAL:1.393, MEM:1651.5M
[12/21 15:55:27    714s] Begin checking placement ... (start mem=1634.8M, init mem=1651.5M)
[12/21 15:55:27    714s] 
[12/21 15:55:27    714s] Running CheckPlace using 1 thread in normal mode...
[12/21 15:55:27    714s] 
[12/21 15:55:27    714s] ...checkPlace normal is done!
[12/21 15:55:27    714s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1651.5M
[12/21 15:55:27    714s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:1651.5M
[12/21 15:55:27    714s] *info: Placed = 4599           (Fixed = 1)
[12/21 15:55:27    714s] *info: Unplaced = 0           
[12/21 15:55:27    714s] Placement Density:75.31%(101813/135189)
[12/21 15:55:27    714s] Placement Density (including fixed std cells):75.31%(101813/135189)
[12/21 15:55:27    714s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1651.5M
[12/21 15:55:27    714s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1651.5M
[12/21 15:55:27    714s] Finished checkPlace (total: cpu=0:00:01.5, real=0:00:02.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1651.5M)
[12/21 15:55:27    714s] OPERPROF: Finished checkPlace at level 1, CPU:1.480, REAL:1.472, MEM:1651.5M
[12/21 15:55:27    714s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/21 15:55:27    714s] Innovus will update I/O latencies
[12/21 15:55:27    714s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/21 15:55:27    714s] 
[12/21 15:55:27    714s] 
[12/21 15:55:27    714s] 
[12/21 15:55:27    714s] Check Prerequisites done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/21 15:55:27    714s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/21 15:55:27    714s] Executing ccopt post-processing.
[12/21 15:55:27    714s] Synthesizing clock trees with CCOpt...
[12/21 15:55:27    714s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/21 15:55:27    714s] CCOpt::Phase::PreparingToBalance...
[12/21 15:55:27    714s] Leaving CCOpt scope - Initializing power interface...
[12/21 15:55:27    714s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:27    714s] 
[12/21 15:55:27    714s] Positive (advancing) pin insertion delays
[12/21 15:55:27    714s] =========================================
[12/21 15:55:27    714s] 
[12/21 15:55:27    714s] Found 0 advancing pin insertion delay (0.000% of 1576 clock tree sinks)
[12/21 15:55:27    714s] 
[12/21 15:55:27    714s] Negative (delaying) pin insertion delays
[12/21 15:55:27    714s] ========================================
[12/21 15:55:27    714s] 
[12/21 15:55:27    714s] Found 0 delaying pin insertion delay (0.000% of 1576 clock tree sinks)
[12/21 15:55:27    714s] Notify start of optimization...
[12/21 15:55:27    714s] Notify start of optimization done.
[12/21 15:55:27    714s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/21 15:55:27    714s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:55:27    714s] All LLGs are deleted
[12/21 15:55:27    714s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1651.5M
[12/21 15:55:27    714s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1651.5M
[12/21 15:55:27    714s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:55:27    714s] ### Creating LA Mngr. totSessionCpu=0:11:55 mem=1651.5M
[12/21 15:55:27    714s] ### Creating LA Mngr, finished. totSessionCpu=0:11:55 mem=1651.5M
[12/21 15:55:27    714s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1651.53 MB )
[12/21 15:55:27    714s] (I)       Started Loading and Dumping File ( Curr Mem: 1651.53 MB )
[12/21 15:55:27    714s] (I)       Reading DB...
[12/21 15:55:27    714s] (I)       Read data from FE... (mem=1651.5M)
[12/21 15:55:27    714s] (I)       Read nodes and places... (mem=1651.5M)
[12/21 15:55:27    714s] (I)       Done Read nodes and places (cpu=0.010s, mem=1651.5M)
[12/21 15:55:27    714s] (I)       Read nets... (mem=1651.5M)
[12/21 15:55:27    714s] (I)       Done Read nets (cpu=0.020s, mem=1651.5M)
[12/21 15:55:27    714s] (I)       Done Read data from FE (cpu=0.030s, mem=1651.5M)
[12/21 15:55:27    714s] (I)       before initializing RouteDB syMemory usage = 1651.5 MB
[12/21 15:55:27    714s] (I)       == Non-default Options ==
[12/21 15:55:27    714s] (I)       Maximum routing layer                              : 8
[12/21 15:55:27    714s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:55:27    714s] (I)       Use row-based GCell size
[12/21 15:55:27    714s] (I)       GCell unit size  : 7380
[12/21 15:55:27    714s] (I)       GCell multiplier : 1
[12/21 15:55:27    714s] (I)       build grid graph
[12/21 15:55:27    714s] (I)       build grid graph start
[12/21 15:55:27    714s] [NR-eGR] Track table information for default rule: 
[12/21 15:55:27    714s] [NR-eGR] METAL1 has no routable track
[12/21 15:55:27    714s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:55:27    714s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:55:27    714s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:55:27    714s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:55:27    714s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:55:27    714s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:55:27    714s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:55:27    714s] (I)       build grid graph end
[12/21 15:55:27    714s] (I)       ===========================================================================
[12/21 15:55:27    714s] (I)       == Report All Rule Vias ==
[12/21 15:55:27    714s] (I)       ===========================================================================
[12/21 15:55:27    714s] (I)        Via Rule : (Default)
[12/21 15:55:27    714s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:55:27    714s] (I)       ---------------------------------------------------------------------------
[12/21 15:55:27    714s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:55:27    714s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:55:27    714s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:55:27    714s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:55:27    714s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:55:27    714s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:55:27    714s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:55:27    714s] (I)       ===========================================================================
[12/21 15:55:27    714s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1651.53 MB )
[12/21 15:55:27    714s] (I)       Num PG vias on layer 2 : 0
[12/21 15:55:27    714s] (I)       Num PG vias on layer 3 : 0
[12/21 15:55:27    714s] (I)       Num PG vias on layer 4 : 0
[12/21 15:55:27    714s] (I)       Num PG vias on layer 5 : 0
[12/21 15:55:27    714s] (I)       Num PG vias on layer 6 : 0
[12/21 15:55:27    714s] (I)       Num PG vias on layer 7 : 0
[12/21 15:55:27    714s] (I)       Num PG vias on layer 8 : 0
[12/21 15:55:27    714s] [NR-eGR] Read 4004 PG shapes
[12/21 15:55:27    714s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1651.53 MB )
[12/21 15:55:27    714s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:55:27    714s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:55:27    714s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:55:27    714s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:55:27    714s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:55:27    714s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:55:27    714s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:55:27    714s] (I)       readDataFromPlaceDB
[12/21 15:55:27    714s] (I)       Read net information..
[12/21 15:55:27    714s] [NR-eGR] Read numTotalNets=6089  numIgnoredNets=0
[12/21 15:55:27    714s] (I)       Read testcase time = 0.010 seconds
[12/21 15:55:27    714s] 
[12/21 15:55:27    714s] (I)       early_global_route_priority property id does not exist.
[12/21 15:55:27    714s] (I)       Start initializing grid graph
[12/21 15:55:27    714s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:55:27    714s] (I)       End initializing grid graph
[12/21 15:55:27    714s] (I)       Model blockages into capacity
[12/21 15:55:27    714s] (I)       Read Num Blocks=11250  Num Prerouted Wires=0  Num CS=0
[12/21 15:55:27    714s] (I)       Started Modeling ( Curr Mem: 1651.53 MB )
[12/21 15:55:27    714s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 0
[12/21 15:55:27    714s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 0
[12/21 15:55:27    714s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 0
[12/21 15:55:27    714s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 0
[12/21 15:55:27    714s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:55:27    714s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:55:27    714s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:55:27    714s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1651.53 MB )
[12/21 15:55:27    714s] (I)       -- layer congestion ratio --
[12/21 15:55:27    714s] (I)       Layer 1 : 0.100000
[12/21 15:55:27    714s] (I)       Layer 2 : 0.700000
[12/21 15:55:27    714s] (I)       Layer 3 : 0.700000
[12/21 15:55:27    714s] (I)       Layer 4 : 0.700000
[12/21 15:55:27    714s] (I)       Layer 5 : 0.700000
[12/21 15:55:27    714s] (I)       Layer 6 : 0.700000
[12/21 15:55:27    714s] (I)       Layer 7 : 0.700000
[12/21 15:55:27    714s] (I)       Layer 8 : 0.700000
[12/21 15:55:27    714s] (I)       ----------------------------
[12/21 15:55:27    714s] (I)       Number of ignored nets = 0
[12/21 15:55:27    714s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:55:27    714s] (I)       Number of clock nets = 2.  Ignored: No
[12/21 15:55:27    714s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:55:27    714s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:55:27    714s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:55:27    714s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:55:27    714s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:55:27    714s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:55:27    714s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:55:27    714s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/21 15:55:27    714s] (I)       Before initializing Early Global Route syMemory usage = 1651.5 MB
[12/21 15:55:27    714s] (I)       Ndr track 0 does not exist
[12/21 15:55:27    714s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:55:27    714s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:55:27    714s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:55:27    714s] (I)       Site width          :   920  (dbu)
[12/21 15:55:27    714s] (I)       Row height          :  7380  (dbu)
[12/21 15:55:27    714s] (I)       GCell width         :  7380  (dbu)
[12/21 15:55:27    714s] (I)       GCell height        :  7380  (dbu)
[12/21 15:55:27    714s] (I)       Grid                :   287   287     8
[12/21 15:55:27    714s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:55:27    714s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:55:27    714s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:55:27    714s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:55:27    714s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:55:27    714s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:55:27    714s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:55:27    714s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:55:27    714s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:55:27    714s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:55:27    714s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:55:27    714s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:55:27    714s] (I)       --------------------------------------------------------
[12/21 15:55:27    714s] 
[12/21 15:55:27    714s] [NR-eGR] ============ Routing rule table ============
[12/21 15:55:27    714s] [NR-eGR] Rule id: 0  Nets: 6057 
[12/21 15:55:27    714s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:55:27    714s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:55:27    714s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:27    714s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:27    714s] [NR-eGR] ========================================
[12/21 15:55:27    714s] [NR-eGR] 
[12/21 15:55:27    714s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:55:27    714s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:55:27    714s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:55:27    714s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:55:27    714s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:55:27    714s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:55:27    714s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:55:27    714s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:55:27    714s] (I)       After initializing Early Global Route syMemory usage = 1654.8 MB
[12/21 15:55:27    714s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Reset routing kernel
[12/21 15:55:27    714s] (I)       Started Global Routing ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       ============= Initialization =============
[12/21 15:55:27    714s] (I)       totalPins=21018  totalGlobalPin=20545 (97.75%)
[12/21 15:55:27    714s] (I)       Started Net group 1 ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Started Build MST ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Generate topology with single threads
[12/21 15:55:27    714s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:55:27    714s] [NR-eGR] Layer group 1: route 6057 net(s) in layer range [2, 8]
[12/21 15:55:27    714s] (I)       
[12/21 15:55:27    714s] (I)       ============  Phase 1a Route ============
[12/21 15:55:27    714s] (I)       Started Phase 1a ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Started Pattern routing ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Usage: 53692 = (25262 H, 28430 V) = (4.60% H, 5.00% V) = (9.322e+04um H, 1.049e+05um V)
[12/21 15:55:27    714s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       
[12/21 15:55:27    714s] (I)       ============  Phase 1b Route ============
[12/21 15:55:27    714s] (I)       Started Phase 1b ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Usage: 53692 = (25262 H, 28430 V) = (4.60% H, 5.00% V) = (9.322e+04um H, 1.049e+05um V)
[12/21 15:55:27    714s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.981235e+05um
[12/21 15:55:27    714s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       
[12/21 15:55:27    714s] (I)       ============  Phase 1c Route ============
[12/21 15:55:27    714s] (I)       Started Phase 1c ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Usage: 53692 = (25262 H, 28430 V) = (4.60% H, 5.00% V) = (9.322e+04um H, 1.049e+05um V)
[12/21 15:55:27    714s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       
[12/21 15:55:27    714s] (I)       ============  Phase 1d Route ============
[12/21 15:55:27    714s] (I)       Started Phase 1d ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Usage: 53692 = (25262 H, 28430 V) = (4.60% H, 5.00% V) = (9.322e+04um H, 1.049e+05um V)
[12/21 15:55:27    714s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       
[12/21 15:55:27    714s] (I)       ============  Phase 1e Route ============
[12/21 15:55:27    714s] (I)       Started Phase 1e ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Started Route legalization ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Usage: 53692 = (25262 H, 28430 V) = (4.60% H, 5.00% V) = (9.322e+04um H, 1.049e+05um V)
[12/21 15:55:27    714s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.981235e+05um
[12/21 15:55:27    714s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Started Layer assignment ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Running layer assignment with 1 threads
[12/21 15:55:27    714s] (I)       Finished Layer assignment ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       
[12/21 15:55:27    714s] (I)       ============  Phase 1l Route ============
[12/21 15:55:27    714s] (I)       Started Phase 1l ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       
[12/21 15:55:27    714s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:55:27    714s] [NR-eGR]                        OverCon           OverCon            
[12/21 15:55:27    714s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 15:55:27    714s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/21 15:55:27    714s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:55:27    714s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:27    714s] [NR-eGR]  METAL2  (2)         3( 0.02%)         1( 0.01%)   ( 0.02%) 
[12/21 15:55:27    714s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:27    714s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:27    714s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:27    714s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:27    714s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 15:55:27    714s] [NR-eGR]  METAL8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:27    714s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:55:27    714s] [NR-eGR] Total               14( 0.01%)         2( 0.00%)   ( 0.01%) 
[12/21 15:55:27    714s] [NR-eGR] 
[12/21 15:55:27    714s] (I)       Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:55:27    714s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:55:27    714s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:55:27    714s] (I)       ============= track Assignment ============
[12/21 15:55:27    714s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Started Track Assignment ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 15:55:27    714s] (I)       Running track assignment with 1 threads
[12/21 15:55:27    714s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    714s] (I)       Run Multi-thread track assignment
[12/21 15:55:27    715s] (I)       Finished Track Assignment ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    715s] [NR-eGR] Started Export DB wires ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    715s] [NR-eGR] Started Export all nets ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    715s] [NR-eGR] Finished Export all nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    715s] [NR-eGR] Started Set wire vias ( Curr Mem: 1654.84 MB )
[12/21 15:55:27    715s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    715s] [NR-eGR] Finished Export DB wires ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1654.84 MB )
[12/21 15:55:27    715s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:27    715s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20938
[12/21 15:55:27    715s] [NR-eGR] METAL2  (2V) length: 7.594283e+04um, number of vias: 31170
[12/21 15:55:27    715s] [NR-eGR] METAL3  (3H) length: 8.540608e+04um, number of vias: 1986
[12/21 15:55:27    715s] [NR-eGR] METAL4  (4V) length: 2.811174e+04um, number of vias: 364
[12/21 15:55:27    715s] [NR-eGR] METAL5  (5H) length: 8.596370e+03um, number of vias: 86
[12/21 15:55:27    715s] [NR-eGR] METAL6  (6V) length: 4.297505e+03um, number of vias: 38
[12/21 15:55:27    715s] [NR-eGR] METAL7  (7H) length: 2.208535e+03um, number of vias: 44
[12/21 15:55:27    715s] [NR-eGR] METAL8  (8V) length: 6.321550e+02um, number of vias: 0
[12/21 15:55:27    715s] [NR-eGR] Total length: 2.051952e+05um, number of vias: 54626
[12/21 15:55:27    715s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:27    715s] [NR-eGR] Total eGR-routed clock nets wire length: 1.103179e+04um 
[12/21 15:55:27    715s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:27    715s] Saved RC grid cleaned up.
[12/21 15:55:27    715s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 1647.84 MB )
[12/21 15:55:27    715s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/21 15:55:27    715s] Rebuilding timing graph...
[12/21 15:55:28    715s] Rebuilding timing graph done.
[12/21 15:55:28    715s] Legalization setup...
[12/21 15:55:28    715s] Using cell based legalization.
[12/21 15:55:28    715s] OPERPROF: Starting DPlace-Init at level 1, MEM:1655.9M
[12/21 15:55:28    715s] #spOpts: N=130 
[12/21 15:55:28    715s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1655.9M
[12/21 15:55:28    715s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1655.9M
[12/21 15:55:28    715s] Core basic site is TSM13SITE
[12/21 15:55:28    715s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 15:55:28    715s] SiteArray: use 450,560 bytes
[12/21 15:55:28    715s] SiteArray: current memory after site array memory allocation 1655.9M
[12/21 15:55:28    715s] SiteArray: FP blocked sites are writable
[12/21 15:55:28    715s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:55:28    715s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1655.9M
[12/21 15:55:28    715s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1655.9M
[12/21 15:55:28    715s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1655.9M
[12/21 15:55:28    715s] OPERPROF:     Starting CMU at level 3, MEM:1655.9M
[12/21 15:55:28    715s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1655.9M
[12/21 15:55:28    715s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:1655.9M
[12/21 15:55:28    715s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1655.9MB).
[12/21 15:55:28    715s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:1655.9M
[12/21 15:55:28    715s] (I)       Load db... (mem=1655.9M)
[12/21 15:55:28    715s] (I)       Read data from FE... (mem=1655.9M)
[12/21 15:55:28    715s] (I)       Read nodes and places... (mem=1655.9M)
[12/21 15:55:28    715s] (I)       Number of ignored instance 0
[12/21 15:55:28    715s] (I)       Number of inbound cells 0
[12/21 15:55:28    715s] (I)       numMoveCells=4598, numMacros=831  numPads=32  numMultiRowHeightInsts=0
[12/21 15:55:28    715s] (I)       cell height: 7380, count: 4598
[12/21 15:55:28    715s] (I)       Done Read nodes and places (cpu=0.010s, mem=1655.9M)
[12/21 15:55:28    715s] (I)       Read rows... (mem=1655.9M)
[12/21 15:55:28    715s] (I)       Done Read rows (cpu=0.000s, mem=1655.9M)
[12/21 15:55:28    715s] (I)       Done Read data from FE (cpu=0.010s, mem=1655.9M)
[12/21 15:55:28    715s] (I)       Done Load db (cpu=0.010s, mem=1655.9M)
[12/21 15:55:28    715s] (I)       Constructing placeable region... (mem=1655.9M)
[12/21 15:55:28    715s] (I)       Constructing bin map
[12/21 15:55:28    715s] (I)       Initialize bin information with width=73800 height=73800
[12/21 15:55:28    715s] (I)       Done constructing bin map
[12/21 15:55:28    715s] (I)       Removing 27 blocked bin with high fixed inst density
[12/21 15:55:28    715s] (I)       Compute region effective width... (mem=1655.9M)
[12/21 15:55:28    715s] (I)       Done Compute region effective width (cpu=0.000s, mem=1655.9M)
[12/21 15:55:28    715s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1655.9M)
[12/21 15:55:28    715s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:28    715s] Validating CTS configuration...
[12/21 15:55:28    715s] Checking module port directions...
[12/21 15:55:28    715s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:28    715s] Non-default CCOpt properties:
[12/21 15:55:28    715s] route_type is set for at least one object
[12/21 15:55:28    715s] target_insertion_delay is set for at least one object
[12/21 15:55:28    715s] Route type trimming info:
[12/21 15:55:28    715s]   No route type modifications were made.
[12/21 15:55:28    715s] Accumulated time to calculate placeable region: 0
[12/21 15:55:28    715s] (I)       Initializing Steiner engine. 
[12/21 15:55:28    715s] LayerId::1 widthSet size::4
[12/21 15:55:28    715s] LayerId::2 widthSet size::4
[12/21 15:55:28    715s] LayerId::3 widthSet size::4
[12/21 15:55:28    715s] LayerId::4 widthSet size::4
[12/21 15:55:28    715s] LayerId::5 widthSet size::4
[12/21 15:55:28    715s] LayerId::6 widthSet size::4
[12/21 15:55:28    715s] LayerId::7 widthSet size::5
[12/21 15:55:28    715s] LayerId::8 widthSet size::3
[12/21 15:55:28    715s] Updating RC grid for preRoute extraction ...
[12/21 15:55:28    715s] Initializing multi-corner capacitance tables ... 
[12/21 15:55:28    715s] Initializing multi-corner resistance tables ...
[12/21 15:55:28    715s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:55:28    715s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:55:28    715s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.294165 ; uaWl: 1.000000 ; uaWlH: 0.213681 ; aWlH: 0.000000 ; Pmax: 0.821900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:55:28    715s] End AAE Lib Interpolated Model. (MEM=1664.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:55:28    715s] Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 8 cells
[12/21 15:55:28    715s] Original list had 8 cells:
[12/21 15:55:28    715s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/21 15:55:28    715s] Library trimming was not able to trim any cells:
[12/21 15:55:28    715s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/21 15:55:28    715s] Accumulated time to calculate placeable region: 0
[12/21 15:55:28    715s] Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 1 of 8 cells
[12/21 15:55:28    715s] Original list had 8 cells:
[12/21 15:55:28    715s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX2 CLKINVX1 
[12/21 15:55:28    715s] New trimmed list has 7 cells:
[12/21 15:55:28    715s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1 
[12/21 15:55:28    715s] Accumulated time to calculate placeable region: 0
[12/21 15:55:28    715s] Accumulated time to calculate placeable region: 0
[12/21 15:55:28    715s] Accumulated time to calculate placeable region: 0
[12/21 15:55:29    717s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of CLK, which drives the root of clock_tree CLK1. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[12/21 15:55:29    717s] Clock tree balancer configuration for clock_tree CLK1:
[12/21 15:55:29    717s] Non-default CCOpt properties:
[12/21 15:55:29    717s]   route_type (leaf): default_route_type_leaf (default: default)
[12/21 15:55:29    717s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/21 15:55:29    717s]   route_type (top): default_route_type_nonleaf (default: default)
[12/21 15:55:29    717s] For power domain auto-default:
[12/21 15:55:29    717s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/21 15:55:29    717s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1}
[12/21 15:55:29    717s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[12/21 15:55:29    717s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[12/21 15:55:29    717s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 134889.057um^2
[12/21 15:55:29    717s] Top Routing info:
[12/21 15:55:29    717s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 15:55:29    717s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/21 15:55:29    717s] Trunk Routing info:
[12/21 15:55:29    717s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 15:55:29    717s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/21 15:55:29    717s] Leaf Routing info:
[12/21 15:55:29    717s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 15:55:29    717s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/21 15:55:29    717s] For timing_corner Delay_Corner_max:setup, late and power domain auto-default:
[12/21 15:55:29    717s]   Slew time target (leaf):    0.234ns
[12/21 15:55:29    717s]   Slew time target (trunk):   0.234ns
[12/21 15:55:29    717s]   Slew time target (top):     0.234ns (Note: no nets are considered top nets in this clock tree)
[12/21 15:55:29    717s]   Buffer unit delay: 0.143ns
[12/21 15:55:29    717s]   Buffer max distance: 1688.116um
[12/21 15:55:29    717s] Fastest wire driving cells and distances:
[12/21 15:55:29    717s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1688.116um, saturatedSlew=0.207ns, speed=6413.815um per ns, cellArea=29.159um^2 per 1000um}
[12/21 15:55:29    717s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1492.500um, saturatedSlew=0.209ns, speed=8243.579um per ns, cellArea=21.608um^2 per 1000um}
[12/21 15:55:29    717s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1724.507um, saturatedSlew=0.206ns, speed=3453.158um per ns, cellArea=43.308um^2 per 1000um}
[12/21 15:55:29    717s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1688.000um, saturatedSlew=0.206ns, speed=3390.239um per ns, cellArea=40.223um^2 per 1000um}
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Logic Sizing Table:
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] -----------------------------------------------------------------
[12/21 15:55:29    717s] Cell      Instance count    Source         Eligible library cells
[12/21 15:55:29    717s] -----------------------------------------------------------------
[12/21 15:55:29    717s] PDIDGZ          1           library set    {PDIDGZ}
[12/21 15:55:29    717s] -----------------------------------------------------------------
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 15:55:29    717s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 15:55:29    717s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 15:55:29    717s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:29    717s] Clock tree CLK1 has 1 max_capacitance violation and 1 slew violation.
[12/21 15:55:29    717s] Clock tree balancer configuration for skew_group CLK1/func_mode:
[12/21 15:55:29    717s]   Sources:                     pin CLK
[12/21 15:55:29    717s]   Total number of sinks:       1576
[12/21 15:55:29    717s]   Delay constrained sinks:     1576
[12/21 15:55:29    717s]   Non-leaf sinks:              0
[12/21 15:55:29    717s]   Ignore pins:                 0
[12/21 15:55:29    717s]  Timing corner Delay_Corner_max:setup.late:
[12/21 15:55:29    717s]   Skew target:                 0.143ns
[12/21 15:55:29    717s] Clock tree balancer configuration for skew_group CLK1/scan_mode:
[12/21 15:55:29    717s]   Sources:                     pin CLK
[12/21 15:55:29    717s]   Total number of sinks:       1576
[12/21 15:55:29    717s]   Delay constrained sinks:     1576
[12/21 15:55:29    717s]   Non-leaf sinks:              0
[12/21 15:55:29    717s]   Ignore pins:                 0
[12/21 15:55:29    717s]  Timing corner Delay_Corner_max:setup.late:
[12/21 15:55:29    717s]   Skew target:                 0.143ns
[12/21 15:55:29    717s]   Insertion delay target:      2.000ns
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Clock Tree Violations Report
[12/21 15:55:29    717s] ============================
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[12/21 15:55:29    717s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[12/21 15:55:29    717s] Consider reviewing your design and relaunching CCOpt.
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Max Capacitance Violations
[12/21 15:55:29    717s] --------------------------
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree CLK1 at (611.475,1058.370), in power domain auto-default, which drives a net CLK which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 3.752pF.
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Max Slew Violations
[12/21 15:55:29    717s] -------------------
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Found 1 slew violation below the root driver for clock_tree CLK1 at (611.475,1058.370), in power domain auto-default, which drives a net CLK which has internal don't touch reasons: {is_pad_net} with half corner Delay_Corner_max:setup.late. The worst violation was at the pin ipad_CLK/PAD with a slew time target of 0.234ns. Achieved a slew time of 0.375ns.
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree CLK1: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/21 15:55:29    717s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK1: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/21 15:55:29    717s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK1: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/21 15:55:29    717s] Primary reporting skew groups are:
[12/21 15:55:29    717s] skew_group CLK1/func_mode with 1576 clock sinks
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Clock DAG stats initial state:
[12/21 15:55:29    717s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/21 15:55:29    717s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=8610.000um^2
[12/21 15:55:29    717s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=877.295um, total=877.295um
[12/21 15:55:29    717s] Clock DAG library cell distribution initial state {count}:
[12/21 15:55:29    717s]  Logics: PDIDGZ: 1 
[12/21 15:55:29    717s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 15:55:29    717s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Layer information for route type default_route_type_leaf:
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] ---------------------------------------------------------------------
[12/21 15:55:29    717s] Layer     Preferred    Route    Res.          Cap.          RC
[12/21 15:55:29    717s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/21 15:55:29    717s] ---------------------------------------------------------------------
[12/21 15:55:29    717s] METAL1    N            H          0.544         0.167         0.091
[12/21 15:55:29    717s] METAL2    N            V          0.285         0.197         0.056
[12/21 15:55:29    717s] METAL3    Y            H          0.285         0.204         0.058
[12/21 15:55:29    717s] METAL4    Y            V          0.285         0.196         0.056
[12/21 15:55:29    717s] METAL5    N            H          0.285         0.204         0.058
[12/21 15:55:29    717s] METAL6    N            V          0.285         0.176         0.050
[12/21 15:55:29    717s] METAL7    N            H          0.100         0.258         0.026
[12/21 15:55:29    717s] METAL8    N            V          0.045         0.177         0.008
[12/21 15:55:29    717s] ---------------------------------------------------------------------
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 15:55:29    717s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Layer information for route type default_route_type_nonleaf:
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] ---------------------------------------------------------------------
[12/21 15:55:29    717s] Layer     Preferred    Route    Res.          Cap.          RC
[12/21 15:55:29    717s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/21 15:55:29    717s] ---------------------------------------------------------------------
[12/21 15:55:29    717s] METAL1    N            H          0.544         0.234         0.127
[12/21 15:55:29    717s] METAL2    N            V          0.285         0.270         0.077
[12/21 15:55:29    717s] METAL3    Y            H          0.285         0.288         0.082
[12/21 15:55:29    717s] METAL4    Y            V          0.285         0.270         0.077
[12/21 15:55:29    717s] METAL5    N            H          0.285         0.288         0.082
[12/21 15:55:29    717s] METAL6    N            V          0.285         0.252         0.072
[12/21 15:55:29    717s] METAL7    N            H          0.100         0.480         0.048
[12/21 15:55:29    717s] METAL8    N            V          0.045         0.259         0.012
[12/21 15:55:29    717s] ---------------------------------------------------------------------
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 15:55:29    717s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Layer information for route type default_route_type_nonleaf:
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] ---------------------------------------------------------------------
[12/21 15:55:29    717s] Layer     Preferred    Route    Res.          Cap.          RC
[12/21 15:55:29    717s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/21 15:55:29    717s] ---------------------------------------------------------------------
[12/21 15:55:29    717s] METAL1    N            H          0.544         0.167         0.091
[12/21 15:55:29    717s] METAL2    N            V          0.285         0.197         0.056
[12/21 15:55:29    717s] METAL3    Y            H          0.285         0.204         0.058
[12/21 15:55:29    717s] METAL4    Y            V          0.285         0.196         0.056
[12/21 15:55:29    717s] METAL5    N            H          0.285         0.204         0.058
[12/21 15:55:29    717s] METAL6    N            V          0.285         0.176         0.050
[12/21 15:55:29    717s] METAL7    N            H          0.100         0.258         0.026
[12/21 15:55:29    717s] METAL8    N            V          0.045         0.177         0.008
[12/21 15:55:29    717s] ---------------------------------------------------------------------
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] Via selection for estimated routes (rule default):
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] -----------------------------------------------------------------------
[12/21 15:55:29    717s] Layer            Via Cell       Res.     Cap.     RC       Top of Stack
[12/21 15:55:29    717s] Range                           (Ohm)    (fF)     (fs)     Only
[12/21 15:55:29    717s] -----------------------------------------------------------------------
[12/21 15:55:29    717s] METAL1-METAL2    VIA12_XR       0.680    0.034    0.023    false
[12/21 15:55:29    717s] METAL2-METAL3    VIA23_V        0.680    0.027    0.018    false
[12/21 15:55:29    717s] METAL2-METAL3    VIA23_TOS      0.680    0.041    0.028    true
[12/21 15:55:29    717s] METAL3-METAL4    VIA34_H        0.680    0.027    0.018    false
[12/21 15:55:29    717s] METAL3-METAL4    VIA34_TOS_E    0.680    0.058    0.039    true
[12/21 15:55:29    717s] METAL4-METAL5    VIA45_V        0.680    0.027    0.018    false
[12/21 15:55:29    717s] METAL4-METAL5    VIA45_TOS      0.680    0.041    0.028    true
[12/21 15:55:29    717s] METAL5-METAL6    VIA56_H        0.680    0.026    0.018    false
[12/21 15:55:29    717s] METAL5-METAL6    VIA56_TOS_E    0.680    0.057    0.039    true
[12/21 15:55:29    717s] METAL6-METAL7    VIA67_V        0.420    0.032    0.014    false
[12/21 15:55:29    717s] METAL6-METAL7    VIA67_TOS      0.420    0.046    0.019    true
[12/21 15:55:29    717s] METAL7-METAL8    VIA78_V        0.420    0.085    0.036    false
[12/21 15:55:29    717s] -----------------------------------------------------------------------
[12/21 15:55:29    717s] 
[12/21 15:55:29    717s] No ideal or dont_touch nets found in the clock tree
[12/21 15:55:29    717s] No dont_touch hnets found in the clock tree
[12/21 15:55:30    717s] 
[12/21 15:55:30    717s] Filtering reasons for cell type: buffer
[12/21 15:55:30    717s] =======================================
[12/21 15:55:30    717s] 
[12/21 15:55:30    717s] --------------------------------------------------------------------------------------------------------------------
[12/21 15:55:30    717s] Clock trees    Power domain    Reason                         Library cells
[12/21 15:55:30    717s] --------------------------------------------------------------------------------------------------------------------
[12/21 15:55:30    717s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[12/21 15:55:30    717s] --------------------------------------------------------------------------------------------------------------------
[12/21 15:55:30    717s] 
[12/21 15:55:30    717s] Filtering reasons for cell type: inverter
[12/21 15:55:30    717s] =========================================
[12/21 15:55:30    717s] 
[12/21 15:55:30    717s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:55:30    717s] Clock trees    Power domain    Reason                         Library cells
[12/21 15:55:30    717s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:55:30    717s] all            auto-default    Library trimming               { CLKINVX2 }
[12/21 15:55:30    717s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX4 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL }
[12/21 15:55:30    717s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:55:30    717s] 
[12/21 15:55:30    717s] Filtering reasons for cell type: logic cell
[12/21 15:55:30    717s] ===========================================
[12/21 15:55:30    717s] 
[12/21 15:55:30    717s] -------------------------------------------------------------------
[12/21 15:55:30    717s] Clock trees    Power domain    Reason                 Library cells
[12/21 15:55:30    717s] -------------------------------------------------------------------
[12/21 15:55:30    717s] all            auto-default    Cannot be legalized    { PDIDGZ }
[12/21 15:55:30    717s] -------------------------------------------------------------------
[12/21 15:55:30    717s] 
[12/21 15:55:30    717s] 
[12/21 15:55:30    717s] Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/21 15:55:30    717s] CCOpt configuration status: all checks passed.
[12/21 15:55:30    717s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/21 15:55:30    717s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/21 15:55:30    717s]   No exclusion drivers are needed.
[12/21 15:55:30    717s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/21 15:55:30    717s] Antenna diode management...
[12/21 15:55:30    717s]   Found 0 antenna diodes in the clock trees.
[12/21 15:55:30    717s]   
[12/21 15:55:30    717s] Antenna diode management done.
[12/21 15:55:30    717s] Adding driver cells for primary IOs...
[12/21 15:55:30    717s]   
[12/21 15:55:30    717s]   ----------------------------------------------------------------------------------------------
[12/21 15:55:30    717s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/21 15:55:30    717s]   ----------------------------------------------------------------------------------------------
[12/21 15:55:30    717s]     (empty table)
[12/21 15:55:30    717s]   ----------------------------------------------------------------------------------------------
[12/21 15:55:30    717s]   
[12/21 15:55:30    717s]   
[12/21 15:55:30    717s] Adding driver cells for primary IOs done.
[12/21 15:55:30    717s] Adding driver cell for primary IO roots...
[12/21 15:55:30    717s] Adding driver cell for primary IO roots done.
[12/21 15:55:30    717s] Maximizing clock DAG abstraction...
[12/21 15:55:30    717s] Maximizing clock DAG abstraction done.
[12/21 15:55:30    717s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.8 real=0:00:02.8)
[12/21 15:55:30    717s] Synthesizing clock trees...
[12/21 15:55:30    717s]   Preparing To Balance...
[12/21 15:55:30    717s] OPERPROF: Starting DPlace-Init at level 1, MEM:1716.4M
[12/21 15:55:30    717s] #spOpts: N=130 mergeVia=F 
[12/21 15:55:30    717s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1716.4M
[12/21 15:55:30    717s] OPERPROF:     Starting CMU at level 3, MEM:1716.4M
[12/21 15:55:30    717s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1716.4M
[12/21 15:55:30    717s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1716.4M
[12/21 15:55:30    717s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1716.4MB).
[12/21 15:55:30    717s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.039, MEM:1716.4M
[12/21 15:55:30    717s]   Merging duplicate siblings in DAG...
[12/21 15:55:30    717s]     Clock DAG stats before merging:
[12/21 15:55:30    717s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/21 15:55:30    717s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=8610.000um^2
[12/21 15:55:30    717s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=877.295um, total=877.295um
[12/21 15:55:30    717s]     Clock DAG library cell distribution before merging {count}:
[12/21 15:55:30    717s]      Logics: PDIDGZ: 1 
[12/21 15:55:30    717s]     Resynthesising clock tree into netlist...
[12/21 15:55:30    717s]       Reset timing graph...
[12/21 15:55:30    717s] Ignoring AAE DB Resetting ...
[12/21 15:55:30    717s]       Reset timing graph done.
[12/21 15:55:30    717s]     Resynthesising clock tree into netlist done.
[12/21 15:55:30    717s]     
[12/21 15:55:30    717s]     Clock logic merging summary:
[12/21 15:55:30    717s]     
[12/21 15:55:30    717s]     -----------------------------------------------------------
[12/21 15:55:30    717s]     Description                           Number of occurrences
[12/21 15:55:30    717s]     -----------------------------------------------------------
[12/21 15:55:30    717s]     Total clock logics                              1
[12/21 15:55:30    717s]     Globally unique logic expressions               1
[12/21 15:55:30    717s]     Potentially mergeable clock logics              0
[12/21 15:55:30    717s]     Actually merged clock logics                    0
[12/21 15:55:30    717s]     -----------------------------------------------------------
[12/21 15:55:30    717s]     
[12/21 15:55:30    717s]     --------------------------------------------
[12/21 15:55:30    717s]     Cannot merge reason    Number of occurrences
[12/21 15:55:30    717s]     --------------------------------------------
[12/21 15:55:30    717s]     GloballyUnique                   1
[12/21 15:55:30    717s]     --------------------------------------------
[12/21 15:55:30    717s]     
[12/21 15:55:30    717s]     Disconnecting clock tree from netlist...
[12/21 15:55:30    717s]     Disconnecting clock tree from netlist done.
[12/21 15:55:30    717s]   Merging duplicate siblings in DAG done.
[12/21 15:55:30    717s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:30    717s]   CCOpt::Phase::Construction...
[12/21 15:55:30    717s]   Stage::Clustering...
[12/21 15:55:30    717s]   Clustering...
[12/21 15:55:30    717s]     Initialize for clustering...
[12/21 15:55:30    717s]     Clock DAG stats before clustering:
[12/21 15:55:30    717s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/21 15:55:30    717s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=8610.000um^2
[12/21 15:55:30    717s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=877.295um, total=877.295um
[12/21 15:55:30    717s]     Clock DAG library cell distribution before clustering {count}:
[12/21 15:55:30    717s]      Logics: PDIDGZ: 1 
[12/21 15:55:30    717s]     Computing max distances from locked parents...
[12/21 15:55:30    717s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/21 15:55:30    717s]     Computing max distances from locked parents done.
[12/21 15:55:30    717s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:30    717s]     Bottom-up phase...
[12/21 15:55:30    717s]     Clustering clock_tree CLK1...
[12/21 15:55:30    717s] End AAE Lib Interpolated Model. (MEM=1706.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:55:30    717s] Accumulated time to calculate placeable region: 0
[12/21 15:55:30    717s] Accumulated time to calculate placeable region: 0
[12/21 15:55:30    718s]     Clustering clock_tree CLK1 done.
[12/21 15:55:30    718s]     Clock DAG stats after bottom-up phase:
[12/21 15:55:30    718s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:30    718s]       cell areas       : b=755.343um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9365.343um^2
[12/21 15:55:30    718s]       hp wire lengths  : top=0.000um, trunk=690.915um, leaf=3062.115um, total=3753.030um
[12/21 15:55:30    718s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/21 15:55:30    718s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 8 
[12/21 15:55:30    718s]      Logics: PDIDGZ: 1 
[12/21 15:55:30    718s]     Bottom-up phase done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/21 15:55:30    718s]     Legalizing clock trees...
[12/21 15:55:30    718s]     Resynthesising clock tree into netlist...
[12/21 15:55:31    718s]       Reset timing graph...
[12/21 15:55:31    718s] Ignoring AAE DB Resetting ...
[12/21 15:55:31    718s]       Reset timing graph done.
[12/21 15:55:31    718s]     Resynthesising clock tree into netlist done.
[12/21 15:55:31    718s]     Commiting net attributes....
[12/21 15:55:31    718s]     Commiting net attributes. done.
[12/21 15:55:31    718s]     Leaving CCOpt scope - ClockRefiner...
[12/21 15:55:31    718s] Assigned high priority to 1593 instances.
[12/21 15:55:31    718s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/21 15:55:31    718s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/21 15:55:31    718s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1706.9M
[12/21 15:55:31    718s] #spOpts: N=130 mergeVia=F 
[12/21 15:55:31    718s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:       Starting CMU at level 4, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:1706.9M
[12/21 15:55:31    718s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1706.9MB).
[12/21 15:55:31    718s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.039, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:1706.9M
[12/21 15:55:31    718s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.10
[12/21 15:55:31    718s] OPERPROF: Starting RefinePlace at level 1, MEM:1706.9M
[12/21 15:55:31    718s] *** Starting refinePlace (0:11:59 mem=1706.9M) ***
[12/21 15:55:31    718s] Total net bbox length = 1.762e+05 (8.308e+04 9.316e+04) (ext = 5.110e+03)
[12/21 15:55:31    718s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:55:31    718s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1706.9M
[12/21 15:55:31    718s] Starting refinePlace ...
[12/21 15:55:31    718s] ** Cut row section cpu time 0:00:00.0.
[12/21 15:55:31    718s]    Spread Effort: high, standalone mode, useDDP on.
[12/21 15:55:31    718s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1706.9MB) @(0:11:59 - 0:11:59).
[12/21 15:55:31    718s] Move report: preRPlace moves 176 insts, mean move: 2.95 um, max move: 10.58 um
[12/21 15:55:31    718s] 	Max move on inst (DCT/CTS_ccl_a_buf_00044): (619.16, 658.46) --> (629.74, 658.46)
[12/21 15:55:31    718s] 	Length: 23 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKBUFX16
[12/21 15:55:31    718s] wireLenOptFixPriorityInst 1574 inst fixed
[12/21 15:55:31    718s] 
[12/21 15:55:31    718s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:55:31    718s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:55:31    718s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1706.9MB) @(0:11:59 - 0:11:59).
[12/21 15:55:31    718s] Move report: Detail placement moves 176 insts, mean move: 2.95 um, max move: 10.58 um
[12/21 15:55:31    718s] 	Max move on inst (DCT/CTS_ccl_a_buf_00044): (619.16, 658.46) --> (629.74, 658.46)
[12/21 15:55:31    718s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1706.9MB
[12/21 15:55:31    718s] Statistics of distance of Instance movement in refine placement:
[12/21 15:55:31    718s]   maximum (X+Y) =        10.58 um
[12/21 15:55:31    718s]   inst (DCT/CTS_ccl_a_buf_00044) with max move: (619.16, 658.46) -> (629.74, 658.46)
[12/21 15:55:31    718s]   mean    (X+Y) =         2.95 um
[12/21 15:55:31    718s] Summary Report:
[12/21 15:55:31    718s] Instances move: 176 (out of 4615 movable)
[12/21 15:55:31    718s] Instances flipped: 0
[12/21 15:55:31    718s] Mean displacement: 2.95 um
[12/21 15:55:31    718s] Max displacement: 10.58 um (Instance: DCT/CTS_ccl_a_buf_00044) (619.16, 658.46) -> (629.74, 658.46)
[12/21 15:55:31    718s] 	Length: 23 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKBUFX16
[12/21 15:55:31    718s] Total instances moved : 176
[12/21 15:55:31    718s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.180, REAL:0.186, MEM:1706.9M
[12/21 15:55:31    718s] Total net bbox length = 1.766e+05 (8.331e+04 9.327e+04) (ext = 5.103e+03)
[12/21 15:55:31    718s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1706.9MB
[12/21 15:55:31    718s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1706.9MB) @(0:11:59 - 0:11:59).
[12/21 15:55:31    718s] *** Finished refinePlace (0:11:59 mem=1706.9M) ***
[12/21 15:55:31    718s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.10
[12/21 15:55:31    718s] OPERPROF: Finished RefinePlace at level 1, CPU:0.210, REAL:0.210, MEM:1706.9M
[12/21 15:55:31    718s]     ClockRefiner summary
[12/21 15:55:31    718s]     All clock instances: Moved 93, flipped 32 and cell swapped 0 (out of a total of 1593).
[12/21 15:55:31    718s]     The largest move was 10.6 um for DCT/CTS_ccl_a_buf_00044.
[12/21 15:55:31    718s] Non-sink clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 18).
[12/21 15:55:31    718s] The largest move was 10.6 um for DCT/CTS_ccl_a_buf_00044.
[12/21 15:55:31    718s] Clock sinks: Moved 91, flipped 32 and cell swapped 0 (out of a total of 1575).
[12/21 15:55:31    718s] The largest move was 8.29 um for DCT/acf/ACC1/accout_reg_12_.
[12/21 15:55:31    718s] Revert refine place priority changes on 0 instances.
[12/21 15:55:31    718s] OPERPROF: Starting DPlace-Init at level 1, MEM:1706.9M
[12/21 15:55:31    718s] #spOpts: N=130 mergeVia=F 
[12/21 15:55:31    718s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:     Starting CMU at level 3, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1706.9M
[12/21 15:55:31    718s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1706.9MB).
[12/21 15:55:31    718s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:1706.9M
[12/21 15:55:31    718s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/21 15:55:31    718s]     Disconnecting clock tree from netlist...
[12/21 15:55:31    718s]     Disconnecting clock tree from netlist done.
[12/21 15:55:31    718s] OPERPROF: Starting DPlace-Init at level 1, MEM:1706.9M
[12/21 15:55:31    718s] #spOpts: N=130 mergeVia=F 
[12/21 15:55:31    718s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:     Starting CMU at level 3, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1706.9M
[12/21 15:55:31    718s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1706.9M
[12/21 15:55:31    718s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1706.9MB).
[12/21 15:55:31    718s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1706.9M
[12/21 15:55:31    718s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 15:55:31    718s] End AAE Lib Interpolated Model. (MEM=1706.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:55:31    718s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 15:55:31    718s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 15:55:31    719s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:31    719s]     
[12/21 15:55:31    719s]     Clock tree legalization - Histogram:
[12/21 15:55:31    719s]     ====================================
[12/21 15:55:31    719s]     
[12/21 15:55:31    719s]     --------------------------------
[12/21 15:55:31    719s]     Movement (um)    Number of cells
[12/21 15:55:31    719s]     --------------------------------
[12/21 15:55:31    719s]     [7.38,7.7)              1
[12/21 15:55:31    719s]     [7.7,8.02)              0
[12/21 15:55:31    719s]     [8.02,8.34)             0
[12/21 15:55:31    719s]     [8.34,8.66)             0
[12/21 15:55:31    719s]     [8.66,8.98)             0
[12/21 15:55:31    719s]     [8.98,9.3)              0
[12/21 15:55:31    719s]     [9.3,9.62)              0
[12/21 15:55:31    719s]     [9.62,9.94)             0
[12/21 15:55:31    719s]     [9.94,10.26)            0
[12/21 15:55:31    719s]     [10.26,10.58)           1
[12/21 15:55:31    719s]     --------------------------------
[12/21 15:55:31    719s]     
[12/21 15:55:31    719s]     
[12/21 15:55:31    719s]     Clock tree legalization - Top 10 Movements:
[12/21 15:55:31    719s]     ===========================================
[12/21 15:55:31    719s]     
[12/21 15:55:31    719s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:55:31    719s]     Movement (um)    Desired              Achieved             Node
[12/21 15:55:31    719s]                      location             location             
[12/21 15:55:31    719s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:55:31    719s]         10.58        (619.160,658.460)    (629.740,658.460)    ccl_a clock buffer, uid:A911a (a lib_cell CLKBUFX16) at (629.740,658.460), in power domain auto-default
[12/21 15:55:31    719s]          7.38        (621.000,658.460)    (621.000,665.840)    ccl_a clock buffer, uid:A911e (a lib_cell CLKBUFX20) at (621.000,665.840), in power domain auto-default
[12/21 15:55:31    719s]          0           (595.265,395.260)    (595.265,395.260)    ccl_a clock buffer, uid:A9110 (a lib_cell CLKBUFX20) at (589.720,392.780), in power domain auto-default
[12/21 15:55:31    719s]          0           (425.235,646.180)    (425.235,646.180)    ccl_a clock buffer, uid:A911b (a lib_cell CLKBUFX16) at (420.900,643.700), in power domain auto-default
[12/21 15:55:31    719s]          0           (429.835,594.520)    (429.835,594.520)    ccl_a clock buffer, uid:A9115 (a lib_cell CLKBUFX16) at (425.500,592.040), in power domain auto-default
[12/21 15:55:31    719s]          0           (618.895,513.340)    (618.895,513.340)    ccl_a clock buffer, uid:A9118 (a lib_cell CLKBUFX16) at (614.560,510.860), in power domain auto-default
[12/21 15:55:31    719s]          0           (625.335,424.780)    (625.335,424.780)    ccl_a clock buffer, uid:A9113 (a lib_cell CLKBUFX16) at (621.000,422.300), in power domain auto-default
[12/21 15:55:31    719s]          0           (518.445,565.000)    (518.445,565.000)    ccl_a clock buffer, uid:A9112 (a lib_cell CLKBUFX20) at (512.900,562.520), in power domain auto-default
[12/21 15:55:31    719s]          0           (626.545,668.320)    (626.545,668.320)    ccl_a clock buffer, uid:A911e (a lib_cell CLKBUFX20) at (621.000,665.840), in power domain auto-default
[12/21 15:55:31    719s]          0           (621.800,813.620)    (621.800,813.620)    cell ipad_CLK (a lib_cell PDIDGZ) at (593.975,812.620), in power domain auto-default
[12/21 15:55:31    719s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:55:31    719s]     
[12/21 15:55:31    719s]     Legalizing clock trees done. (took cpu=0:00:00.7 real=0:00:00.6)
[12/21 15:55:31    719s]     Clock DAG stats after 'Clustering':
[12/21 15:55:31    719s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:31    719s]       cell areas       : b=755.343um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9365.343um^2
[12/21 15:55:31    719s]       cell capacitance : b=0.321pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.072pF
[12/21 15:55:31    719s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:31    719s]       wire capacitance : top=0.000pF, trunk=0.144pF, leaf=2.014pF, total=2.158pF
[12/21 15:55:31    719s]       wire lengths     : top=0.000um, trunk=932.205um, leaf=11300.721um, total=12232.925um
[12/21 15:55:31    719s]       hp wire lengths  : top=0.000um, trunk=710.445um, leaf=3079.680um, total=3790.125um
[12/21 15:55:31    719s]     Clock DAG net violations after 'Clustering':
[12/21 15:55:31    719s]       Remaining Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:31    719s]       Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:55:31    719s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/21 15:55:31    719s]       Trunk : target=0.234ns count=3 avg=0.220ns sd=0.141ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:31    719s]       Leaf  : target=0.234ns count=16 avg=0.135ns sd=0.014ns min=0.121ns max=0.172ns {11 <= 0.140ns, 5 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:31    719s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/21 15:55:31    719s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 8 
[12/21 15:55:31    719s]      Logics: PDIDGZ: 1 
[12/21 15:55:31    719s]     Primary reporting skew groups after 'Clustering':
[12/21 15:55:31    719s]       skew_group CLK1/func_mode: insertion delay [min=0.726, max=0.750, avg=0.738, sd=0.005], skew [0.023 vs 0.143], 100% {0.726, 0.750} (wid=-0.009 ws=0.019) (gid=0.763 gs=0.012)
[12/21 15:55:31    719s]       min path sink: DCT/acf/ACC2/Z1_reg_10_/CK
[12/21 15:55:31    719s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:31    719s]     Skew group summary after 'Clustering':
[12/21 15:55:31    719s]       skew_group CLK1/func_mode: insertion delay [min=0.726, max=0.750, avg=0.738, sd=0.005], skew [0.023 vs 0.143], 100% {0.726, 0.750} (wid=-0.009 ws=0.019) (gid=0.763 gs=0.012)
[12/21 15:55:31    719s]       skew_group CLK1/scan_mode: insertion delay [min=0.726, max=0.750, avg=0.738, sd=0.005], skew [0.023 vs 0.143], 100% {0.726, 0.750} (wid=-0.009 ws=0.019) (gid=0.763 gs=0.012)
[12/21 15:55:31    719s]     Legalizer API calls during this step: 199 succeeded with high effort: 199 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:31    719s]   Clustering done. (took cpu=0:00:01.6 real=0:00:01.5)
[12/21 15:55:31    719s] 
[12/21 15:55:31    719s] Post-Clustering Statistics Report
[12/21 15:55:31    719s] =================================
[12/21 15:55:31    719s] 
[12/21 15:55:31    719s] Fanout Statistics:
[12/21 15:55:31    719s] 
[12/21 15:55:31    719s] -----------------------------------------------------------------------------------------------------
[12/21 15:55:31    719s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/21 15:55:31    719s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[12/21 15:55:31    719s] -----------------------------------------------------------------------------------------------------
[12/21 15:55:31    719s] Trunk         4       4.750       1        16        7.500      {3 <= 4, 1 <= 16}
[12/21 15:55:31    719s] Leaf         16      98.500      88       100        3.011      {1 <= 90, 1 <= 96, 6 <= 99, 8 <= 102}
[12/21 15:55:31    719s] -----------------------------------------------------------------------------------------------------
[12/21 15:55:31    719s] 
[12/21 15:55:31    719s] Clustering Failure Statistics:
[12/21 15:55:31    719s] 
[12/21 15:55:31    719s] --------------------------------
[12/21 15:55:31    719s] Net Type    Clusters    Clusters
[12/21 15:55:31    719s]             Tried       Failed
[12/21 15:55:31    719s] --------------------------------
[12/21 15:55:31    719s] Trunk           1          0
[12/21 15:55:31    719s] Leaf           16          0
[12/21 15:55:31    719s] --------------------------------
[12/21 15:55:31    719s] 
[12/21 15:55:31    719s] Clustering Partition Statistics:
[12/21 15:55:31    719s] 
[12/21 15:55:31    719s] --------------------------------------------------------------------------------------
[12/21 15:55:31    719s] Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/21 15:55:31    719s]             Fraction    Fraction    Count        Size        Size    Size    Size
[12/21 15:55:31    719s] --------------------------------------------------------------------------------------
[12/21 15:55:31    719s] Trunk        0.000       1.000          1          16.000      16      16      0.000
[12/21 15:55:31    719s] Leaf         0.000       1.000          1        1576.000    1576    1576      0.000
[12/21 15:55:31    719s] --------------------------------------------------------------------------------------
[12/21 15:55:31    719s] 
[12/21 15:55:31    719s] 
[12/21 15:55:31    719s]   Looking for fanout violations...
[12/21 15:55:31    719s]   Looking for fanout violations done.
[12/21 15:55:31    719s]   CongRepair After Initial Clustering...
[12/21 15:55:31    719s]   Reset timing graph...
[12/21 15:55:31    719s] Ignoring AAE DB Resetting ...
[12/21 15:55:31    719s]   Reset timing graph done.
[12/21 15:55:31    719s]   Leaving CCOpt scope - Early Global Route...
[12/21 15:55:31    719s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1706.9M
[12/21 15:55:31    719s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1706.9M
[12/21 15:55:31    719s] All LLGs are deleted
[12/21 15:55:31    719s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1706.9M
[12/21 15:55:31    719s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1706.9M
[12/21 15:55:31    719s]   Clock implementation routing...
[12/21 15:55:31    719s] Net route status summary:
[12/21 15:55:31    719s]   Clock:        19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:55:31    719s]   Non-clock: 15614 (unrouted=9558, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9527, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:55:31    719s]     Routing using eGR only...
[12/21 15:55:31    719s]       Early Global Route - eGR only step...
[12/21 15:55:31    719s] (ccopt eGR): There are 19 nets for routing of which 18 have one or more fixed wires.
[12/21 15:55:31    719s] (ccopt eGR): Start to route 19 all nets
[12/21 15:55:31    719s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1706.89 MB )
[12/21 15:55:31    719s] (I)       Started Loading and Dumping File ( Curr Mem: 1706.89 MB )
[12/21 15:55:31    719s] (I)       Reading DB...
[12/21 15:55:31    719s] (I)       Read data from FE... (mem=1706.9M)
[12/21 15:55:31    719s] (I)       Read nodes and places... (mem=1706.9M)
[12/21 15:55:31    719s] (I)       Done Read nodes and places (cpu=0.000s, mem=1706.9M)
[12/21 15:55:31    719s] (I)       Read nets... (mem=1706.9M)
[12/21 15:55:31    719s] (I)       Done Read nets (cpu=0.020s, mem=1706.9M)
[12/21 15:55:31    719s] (I)       Done Read data from FE (cpu=0.020s, mem=1706.9M)
[12/21 15:55:31    719s] (I)       before initializing RouteDB syMemory usage = 1706.9 MB
[12/21 15:55:31    719s] (I)       == Non-default Options ==
[12/21 15:55:31    719s] (I)       Clean congestion better                            : true
[12/21 15:55:31    719s] (I)       Estimate vias on DPT layer                         : true
[12/21 15:55:31    719s] (I)       Clean congestion layer assignment rounds           : 3
[12/21 15:55:31    719s] (I)       Layer constraints as soft constraints              : true
[12/21 15:55:31    719s] (I)       Soft top layer                                     : true
[12/21 15:55:31    719s] (I)       Skip prospective layer relax nets                  : true
[12/21 15:55:31    719s] (I)       Better NDR handling                                : true
[12/21 15:55:31    719s] (I)       Improved NDR modeling in LA                        : true
[12/21 15:55:31    719s] (I)       Routing cost fix for NDR handling                  : true
[12/21 15:55:31    719s] (I)       Update initial WL after Phase 1a                   : true
[12/21 15:55:31    719s] (I)       Block tracks for preroutes                         : true
[12/21 15:55:31    719s] (I)       Assign IRoute by net group key                     : true
[12/21 15:55:31    719s] (I)       Block unroutable channels                          : true
[12/21 15:55:31    719s] (I)       Block unroutable channel fix                       : true
[12/21 15:55:31    719s] (I)       Block unroutable channels 3D                       : true
[12/21 15:55:31    719s] (I)       Bound layer relaxed segment wl                     : true
[12/21 15:55:31    719s] (I)       Bound layer relaxed segment wl fix                 : true
[12/21 15:55:31    719s] (I)       Blocked pin reach length threshold                 : 2
[12/21 15:55:31    719s] (I)       Check blockage within NDR space in TA              : true
[12/21 15:55:31    719s] (I)       Handle EOL spacing                                 : true
[12/21 15:55:31    719s] (I)       Merge PG vias by gap                               : true
[12/21 15:55:31    719s] (I)       Maximum routing layer                              : 8
[12/21 15:55:31    719s] (I)       Route selected nets only                           : true
[12/21 15:55:31    719s] (I)       Refine MST                                         : true
[12/21 15:55:31    719s] (I)       Honor PRL                                          : true
[12/21 15:55:31    719s] (I)       Strong congestion aware                            : true
[12/21 15:55:31    719s] (I)       Improved initial location for IRoutes              : true
[12/21 15:55:31    719s] (I)       Multi panel TA                                     : true
[12/21 15:55:31    719s] (I)       Penalize wire overlap                              : true
[12/21 15:55:31    719s] (I)       Expand small instance blockage                     : true
[12/21 15:55:31    719s] (I)       Reduce via in TA                                   : true
[12/21 15:55:31    719s] (I)       SS-aware routing                                   : true
[12/21 15:55:31    719s] (I)       Improve tree edge sharing                          : true
[12/21 15:55:31    719s] (I)       Improve 2D via estimation                          : true
[12/21 15:55:31    719s] (I)       Refine Steiner tree                                : true
[12/21 15:55:31    719s] (I)       Build spine tree                                   : true
[12/21 15:55:31    719s] (I)       Model pass through capacity                        : true
[12/21 15:55:31    719s] (I)       Extend blockages by a half GCell                   : true
[12/21 15:55:31    719s] (I)       Consider pin shapes                                : true
[12/21 15:55:31    719s] (I)       Consider pin shapes for all nodes                  : true
[12/21 15:55:31    719s] (I)       Consider NR APA                                    : true
[12/21 15:55:31    719s] (I)       Consider IO pin shape                              : true
[12/21 15:55:31    719s] (I)       Fix pin connection bug                             : true
[12/21 15:55:31    719s] (I)       Consider layer RC for local wires                  : true
[12/21 15:55:31    719s] (I)       LA-aware pin escape length                         : 2
[12/21 15:55:31    719s] (I)       Split for must join                                : true
[12/21 15:55:31    719s] (I)       Routing effort level                               : 10000
[12/21 15:55:31    719s] (I)       Special modeling for N7                            : 0
[12/21 15:55:31    719s] (I)       Special modeling for N6                            : 0
[12/21 15:55:31    719s] (I)       Special modeling for N3                            : 0
[12/21 15:55:31    719s] (I)       Special modeling for N5 v6                         : 0
[12/21 15:55:31    719s] (I)       Special settings for S3                            : 0
[12/21 15:55:31    719s] (I)       Special settings for S4                            : 0
[12/21 15:55:31    719s] (I)       Special settings for S5 v2                         : 0
[12/21 15:55:31    719s] (I)       Special settings for S7                            : 0
[12/21 15:55:31    719s] (I)       Special settings for S8                            : 0
[12/21 15:55:31    719s] (I)       Prefer layer length threshold                      : 8
[12/21 15:55:31    719s] (I)       Overflow penalty cost                              : 10
[12/21 15:55:31    719s] (I)       A-star cost                                        : 0.300000
[12/21 15:55:31    719s] (I)       Misalignment cost                                  : 10.000000
[12/21 15:55:31    719s] (I)       Threshold for short IRoute                         : 6
[12/21 15:55:31    719s] (I)       Via cost during post routing                       : 1.000000
[12/21 15:55:31    719s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/21 15:55:31    719s] (I)       Source-to-sink ratio                               : 0.300000
[12/21 15:55:31    719s] (I)       Scenic ratio bound                                 : 3.000000
[12/21 15:55:31    719s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/21 15:55:31    719s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/21 15:55:31    719s] (I)       PG-aware similar topology routing                  : true
[12/21 15:55:31    719s] (I)       Maze routing via cost fix                          : true
[12/21 15:55:31    719s] (I)       Apply PRL on PG terms                              : true
[12/21 15:55:31    719s] (I)       Apply PRL on obs objects                           : true
[12/21 15:55:31    719s] (I)       Handle range-type spacing rules                    : true
[12/21 15:55:31    719s] (I)       PG gap threshold multiplier                        : 10.000000
[12/21 15:55:31    719s] (I)       Parallel spacing query fix                         : true
[12/21 15:55:31    719s] (I)       Force source to root IR                            : true
[12/21 15:55:31    719s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/21 15:55:31    719s] (I)       Do not relax to DPT layer                          : true
[12/21 15:55:31    719s] (I)       No DPT in post routing                             : true
[12/21 15:55:31    719s] (I)       Modeling PG via merging fix                        : true
[12/21 15:55:31    719s] (I)       Shield aware TA                                    : true
[12/21 15:55:31    719s] (I)       Strong shield aware TA                             : true
[12/21 15:55:31    719s] (I)       Overflow calculation fix in LA                     : true
[12/21 15:55:31    719s] (I)       Post routing fix                                   : true
[12/21 15:55:31    719s] (I)       Strong post routing                                : true
[12/21 15:55:31    719s] (I)       NDR via pillar fix                                 : true
[12/21 15:55:31    719s] (I)       Violation on path threshold                        : 1
[12/21 15:55:31    719s] (I)       Pass through capacity modeling                     : true
[12/21 15:55:31    719s] (I)       Select the non-relaxed segments in post routing stage : true
[12/21 15:55:31    719s] (I)       Avoid high resistance layers                       : true
[12/21 15:55:31    719s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:55:31    719s] (I)       Use row-based GCell size
[12/21 15:55:31    719s] (I)       GCell unit size  : 7380
[12/21 15:55:31    719s] (I)       GCell multiplier : 1
[12/21 15:55:31    719s] (I)       build grid graph
[12/21 15:55:31    719s] (I)       build grid graph start
[12/21 15:55:31    719s] [NR-eGR] Track table information for default rule: 
[12/21 15:55:31    719s] [NR-eGR] METAL1 has no routable track
[12/21 15:55:31    719s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:55:31    719s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:55:31    719s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:55:31    719s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:55:31    719s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:55:31    719s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:55:31    719s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:55:31    719s] (I)       build grid graph end
[12/21 15:55:31    719s] (I)       ===========================================================================
[12/21 15:55:31    719s] (I)       == Report All Rule Vias ==
[12/21 15:55:31    719s] (I)       ===========================================================================
[12/21 15:55:31    719s] (I)        Via Rule : (Default)
[12/21 15:55:31    719s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:55:31    719s] (I)       ---------------------------------------------------------------------------
[12/21 15:55:31    719s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:55:31    719s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:55:31    719s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:55:31    719s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:55:31    719s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:55:31    719s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:55:31    719s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:55:31    719s] (I)       ===========================================================================
[12/21 15:55:31    719s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1706.89 MB )
[12/21 15:55:31    719s] (I)       Num PG vias on layer 2 : 1831
[12/21 15:55:31    719s] (I)       Num PG vias on layer 3 : 1256
[12/21 15:55:31    719s] (I)       Num PG vias on layer 4 : 709
[12/21 15:55:31    719s] (I)       Num PG vias on layer 5 : 132
[12/21 15:55:31    719s] (I)       Num PG vias on layer 6 : 0
[12/21 15:55:31    719s] (I)       Num PG vias on layer 7 : 0
[12/21 15:55:31    719s] (I)       Num PG vias on layer 8 : 0
[12/21 15:55:31    719s] [NR-eGR] Read 4004 PG shapes
[12/21 15:55:31    719s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:31    719s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:55:31    719s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:55:31    719s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:55:31    719s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:55:31    719s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:55:31    719s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:55:31    719s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:55:31    719s] (I)       readDataFromPlaceDB
[12/21 15:55:31    719s] (I)       Read net information..
[12/21 15:55:31    719s] [NR-eGR] Read numTotalNets=6106  numIgnoredNets=6087
[12/21 15:55:31    719s] (I)       Read testcase time = 0.000 seconds
[12/21 15:55:31    719s] 
[12/21 15:55:31    719s] [NR-eGR] Connected 0 must-join pins/ports
[12/21 15:55:31    719s] (I)       early_global_route_priority property id does not exist.
[12/21 15:55:31    719s] (I)       Start initializing grid graph
[12/21 15:55:31    719s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:55:31    719s] (I)       End initializing grid graph
[12/21 15:55:31    719s] (I)       Model blockages into capacity
[12/21 15:55:31    719s] (I)       Read Num Blocks=8543  Num Prerouted Wires=0  Num CS=0
[12/21 15:55:31    719s] (I)       Started Modeling ( Curr Mem: 1706.89 MB )
[12/21 15:55:31    719s] (I)       Layer 1 (V) : #blockages 1578 : #preroutes 0
[12/21 15:55:31    719s] (I)       Layer 2 (H) : #blockages 2008 : #preroutes 0
[12/21 15:55:31    719s] (I)       Layer 3 (V) : #blockages 1111 : #preroutes 0
[12/21 15:55:32    719s] (I)       Layer 4 (H) : #blockages 1068 : #preroutes 0
[12/21 15:55:32    719s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:55:32    719s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:55:32    719s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:55:32    719s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       -- layer congestion ratio --
[12/21 15:55:32    719s] (I)       Layer 1 : 0.100000
[12/21 15:55:32    719s] (I)       Layer 2 : 0.700000
[12/21 15:55:32    719s] (I)       Layer 3 : 0.700000
[12/21 15:55:32    719s] (I)       Layer 4 : 1.000000
[12/21 15:55:32    719s] (I)       Layer 5 : 1.000000
[12/21 15:55:32    719s] (I)       Layer 6 : 1.000000
[12/21 15:55:32    719s] (I)       Layer 7 : 1.000000
[12/21 15:55:32    719s] (I)       Layer 8 : 1.000000
[12/21 15:55:32    719s] (I)       ----------------------------
[12/21 15:55:32    719s] (I)       Moved 2 terms for better access 
[12/21 15:55:32    719s] (I)       Number of ignored nets = 0
[12/21 15:55:32    719s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of clock nets = 19.  Ignored: No
[12/21 15:55:32    719s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:55:32    719s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:55:32    719s] [NR-eGR] There are 18 clock nets ( 18 with NDR ).
[12/21 15:55:32    719s] (I)       Before initializing Early Global Route syMemory usage = 1706.9 MB
[12/21 15:55:32    719s] (I)       Ndr track 0 does not exist
[12/21 15:55:32    719s] (I)       Ndr track 0 does not exist
[12/21 15:55:32    719s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:55:32    719s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:55:32    719s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:55:32    719s] (I)       Site width          :   920  (dbu)
[12/21 15:55:32    719s] (I)       Row height          :  7380  (dbu)
[12/21 15:55:32    719s] (I)       GCell width         :  7380  (dbu)
[12/21 15:55:32    719s] (I)       GCell height        :  7380  (dbu)
[12/21 15:55:32    719s] (I)       Grid                :   287   287     8
[12/21 15:55:32    719s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:55:32    719s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:55:32    719s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:55:32    719s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:55:32    719s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:55:32    719s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:55:32    719s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:55:32    719s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:55:32    719s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:55:32    719s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:55:32    719s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:55:32    719s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:55:32    719s] (I)       --------------------------------------------------------
[12/21 15:55:32    719s] 
[12/21 15:55:32    719s] [NR-eGR] ============ Routing rule table ============
[12/21 15:55:32    719s] [NR-eGR] Rule id: 0  Nets: 18 
[12/21 15:55:32    719s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 15:55:32    719s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 15:55:32    719s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 15:55:32    719s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:32    719s] [NR-eGR] Rule id: 1  Nets: 0 
[12/21 15:55:32    719s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:55:32    719s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:55:32    719s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:32    719s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:32    719s] [NR-eGR] ========================================
[12/21 15:55:32    719s] [NR-eGR] 
[12/21 15:55:32    719s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer2 : = 538491 / 660674 (81.51%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer3 : = 600399 / 741034 (81.02%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer4 : = 484818 / 660674 (73.38%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer5 : = 547999 / 741034 (73.95%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer6 : = 473866 / 660674 (71.72%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer7 : = 531578 / 741034 (71.73%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:55:32    719s] (I)       After initializing Early Global Route syMemory usage = 1706.9 MB
[12/21 15:55:32    719s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Reset routing kernel
[12/21 15:55:32    719s] (I)       Started Global Routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       ============= Initialization =============
[12/21 15:55:32    719s] (I)       totalPins=1611  totalGlobalPin=1611 (100.00%)
[12/21 15:55:32    719s] (I)       Started Net group 1 ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Build MST ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Generate topology with single threads
[12/21 15:55:32    719s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       total 2D Cap : 321610 = (143565 H, 178045 V)
[12/21 15:55:32    719s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1a Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1a ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Pattern routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[12/21 15:55:32    719s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3168 = (1362 H, 1806 V) = (0.95% H, 1.01% V) = (5.026e+03um H, 6.664e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1b Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1b ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Monotonic routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3168 = (1362 H, 1806 V) = (0.95% H, 1.01% V) = (5.026e+03um H, 6.664e+03um V)
[12/21 15:55:32    719s] (I)       Overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 1.168992e+04um
[12/21 15:55:32    719s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1c Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1c ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Two level routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Level2 Grid: 58 x 58
[12/21 15:55:32    719s] (I)       Started Two Level Routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3170 = (1364 H, 1806 V) = (0.95% H, 1.01% V) = (5.033e+03um H, 6.664e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1d Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1d ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Detoured routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3197 = (1387 H, 1810 V) = (0.97% H, 1.02% V) = (5.118e+03um H, 6.679e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1e Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1e ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Route legalization ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3197 = (1387 H, 1810 V) = (0.97% H, 1.02% V) = (5.118e+03um H, 6.679e+03um V)
[12/21 15:55:32    719s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.179693e+04um
[12/21 15:55:32    719s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1f Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1f ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Congestion clean ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3193 = (1385 H, 1808 V) = (0.96% H, 1.02% V) = (5.111e+03um H, 6.672e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1g Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1g ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Post Routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 1302 = (512 H, 790 V) = (0.36% H, 0.44% V) = (1.889e+03um H, 2.915e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       numNets=18  numFullyRipUpNets=12  numPartialRipUpNets=12 routedWL=943
[12/21 15:55:32    719s] [NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1h Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1h ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Post Routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 942 = (362 H, 580 V) = (0.25% H, 0.33% V) = (1.336e+03um H, 2.140e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Layer assignment ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Running layer assignment with 1 threads
[12/21 15:55:32    719s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Net group 2 ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Build MST ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Generate topology with single threads
[12/21 15:55:32    719s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       total 2D Cap : 707613 = (339190 H, 368423 V)
[12/21 15:55:32    719s] [NR-eGR] Layer group 2: route 12 net(s) in layer range [3, 6]
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1a Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1a ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Pattern routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3161 = (1365 H, 1796 V) = (0.40% H, 0.49% V) = (5.037e+03um H, 6.627e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1b Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1b ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3161 = (1365 H, 1796 V) = (0.40% H, 0.49% V) = (5.037e+03um H, 6.627e+03um V)
[12/21 15:55:32    719s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.166409e+04um
[12/21 15:55:32    719s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1c Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1c ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3161 = (1365 H, 1796 V) = (0.40% H, 0.49% V) = (5.037e+03um H, 6.627e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1d Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1d ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3161 = (1365 H, 1796 V) = (0.40% H, 0.49% V) = (5.037e+03um H, 6.627e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1e Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1e ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Route legalization ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3161 = (1365 H, 1796 V) = (0.40% H, 0.49% V) = (5.037e+03um H, 6.627e+03um V)
[12/21 15:55:32    719s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.166409e+04um
[12/21 15:55:32    719s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1f Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1f ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3161 = (1365 H, 1796 V) = (0.40% H, 0.49% V) = (5.037e+03um H, 6.627e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1g Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1g ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Post Routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 2596 = (1109 H, 1487 V) = (0.33% H, 0.40% V) = (4.092e+03um H, 5.487e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       numNets=12  numFullyRipUpNets=7  numPartialRipUpNets=7 routedWL=914
[12/21 15:55:32    719s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 8]
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1h Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1h ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Post Routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 1855 = (776 H, 1079 V) = (0.23% H, 0.29% V) = (2.863e+03um H, 3.982e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Layer assignment ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Running layer assignment with 1 threads
[12/21 15:55:32    719s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Net group 2 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Net group 3 ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Build MST ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Generate topology with single threads
[12/21 15:55:32    719s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       total 2D Cap : 995933 = (551657 H, 444276 V)
[12/21 15:55:32    719s] [NR-eGR] Layer group 3: route 7 net(s) in layer range [3, 8]
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1a Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1a ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Pattern routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3156 = (1362 H, 1794 V) = (0.25% H, 0.40% V) = (5.026e+03um H, 6.620e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1b Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1b ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3156 = (1362 H, 1794 V) = (0.25% H, 0.40% V) = (5.026e+03um H, 6.620e+03um V)
[12/21 15:55:32    719s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.164564e+04um
[12/21 15:55:32    719s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1c Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1c ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3156 = (1362 H, 1794 V) = (0.25% H, 0.40% V) = (5.026e+03um H, 6.620e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1d Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1d ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3156 = (1362 H, 1794 V) = (0.25% H, 0.40% V) = (5.026e+03um H, 6.620e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1e Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1e ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Route legalization ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3156 = (1362 H, 1794 V) = (0.25% H, 0.40% V) = (5.026e+03um H, 6.620e+03um V)
[12/21 15:55:32    719s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.164564e+04um
[12/21 15:55:32    719s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1f Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1f ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3156 = (1362 H, 1794 V) = (0.25% H, 0.40% V) = (5.026e+03um H, 6.620e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1g Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1g ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Post Routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 2595 = (1109 H, 1486 V) = (0.20% H, 0.33% V) = (4.092e+03um H, 5.483e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       numNets=7  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=740
[12/21 15:55:32    719s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 8]
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1h Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1h ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Post Routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 2596 = (1110 H, 1486 V) = (0.20% H, 0.33% V) = (4.096e+03um H, 5.483e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Layer assignment ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Running layer assignment with 1 threads
[12/21 15:55:32    719s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Net group 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Net group 4 ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Build MST ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Generate topology with single threads
[12/21 15:55:32    719s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       total 2D Cap : 1120696 = (551657 H, 569039 V)
[12/21 15:55:32    719s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [2, 8]
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1a Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1a ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Pattern routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 5
[12/21 15:55:32    719s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3694 = (1605 H, 2089 V) = (0.29% H, 0.37% V) = (5.922e+03um H, 7.708e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1b Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1b ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Monotonic routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3694 = (1605 H, 2089 V) = (0.29% H, 0.37% V) = (5.922e+03um H, 7.708e+03um V)
[12/21 15:55:32    719s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.363086e+04um
[12/21 15:55:32    719s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1c Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1c ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Two level routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Level2 Grid: 58 x 58
[12/21 15:55:32    719s] (I)       Started Two Level Routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3694 = (1605 H, 2089 V) = (0.29% H, 0.37% V) = (5.922e+03um H, 7.708e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1d Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1d ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Detoured routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3694 = (1605 H, 2089 V) = (0.29% H, 0.37% V) = (5.922e+03um H, 7.708e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1e Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1e ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Route legalization ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3694 = (1605 H, 2089 V) = (0.29% H, 0.37% V) = (5.922e+03um H, 7.708e+03um V)
[12/21 15:55:32    719s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.363086e+04um
[12/21 15:55:32    719s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1f Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1f ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Congestion clean ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3694 = (1605 H, 2089 V) = (0.29% H, 0.37% V) = (5.922e+03um H, 7.708e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1g Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1g ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Post Routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3694 = (1605 H, 2089 V) = (0.29% H, 0.37% V) = (5.922e+03um H, 7.708e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1h Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1h ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Post Routing ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Usage: 3693 = (1607 H, 2086 V) = (0.29% H, 0.37% V) = (5.930e+03um H, 7.697e+03um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Layer assignment ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Running layer assignment with 1 threads
[12/21 15:55:32    719s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Net group 4 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:55:32    719s] [NR-eGR]                        OverCon            
[12/21 15:55:32    719s] [NR-eGR]                         #Gcell     %Gcell
[12/21 15:55:32    719s] [NR-eGR]       Layer                (1)    OverCon 
[12/21 15:55:32    719s] [NR-eGR] ----------------------------------------------
[12/21 15:55:32    719s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    719s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    719s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    719s] [NR-eGR]  METAL4  (4)         9( 0.04%)   ( 0.04%) 
[12/21 15:55:32    719s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    719s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    719s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    719s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    719s] [NR-eGR] ----------------------------------------------
[12/21 15:55:32    719s] [NR-eGR] Total                9( 0.01%)   ( 0.01%) 
[12/21 15:55:32    719s] [NR-eGR] 
[12/21 15:55:32    719s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       total 2D Cap : 1122792 = (552822 H, 569970 V)
[12/21 15:55:32    719s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/21 15:55:32    719s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/21 15:55:32    719s] (I)       ============= track Assignment ============
[12/21 15:55:32    719s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Started Track Assignment ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 15:55:32    719s] (I)       Running track assignment with 1 threads
[12/21 15:55:32    719s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] (I)       Run Multi-thread track assignment
[12/21 15:55:32    719s] (I)       Finished Track Assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] [NR-eGR] Started Export DB wires ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] [NR-eGR] Started Export all nets ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] [NR-eGR] Started Set wire vias ( Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1706.89 MB )
[12/21 15:55:32    719s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:32    719s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20974
[12/21 15:55:32    719s] [NR-eGR] METAL2  (2V) length: 7.333585e+04um, number of vias: 30241
[12/21 15:55:32    719s] [NR-eGR] METAL3  (3H) length: 8.586766e+04um, number of vias: 2733
[12/21 15:55:32    719s] [NR-eGR] METAL4  (4V) length: 3.131488e+04um, number of vias: 402
[12/21 15:55:32    719s] [NR-eGR] METAL5  (5H) length: 8.679680e+03um, number of vias: 120
[12/21 15:55:32    719s] [NR-eGR] METAL6  (6V) length: 4.327640e+03um, number of vias: 37
[12/21 15:55:32    719s] [NR-eGR] METAL7  (7H) length: 2.205315e+03um, number of vias: 43
[12/21 15:55:32    719s] [NR-eGR] METAL8  (8V) length: 6.310100e+02um, number of vias: 0
[12/21 15:55:32    719s] [NR-eGR] Total length: 2.063620e+05um, number of vias: 54550
[12/21 15:55:32    719s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:32    719s] [NR-eGR] Total eGR-routed clock nets wire length: 1.219862e+04um 
[12/21 15:55:32    719s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:32    719s] [NR-eGR] Report for selected net(s) only.
[12/21 15:55:32    719s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 1610
[12/21 15:55:32    719s] [NR-eGR] METAL2  (2V) length: 3.342535e+03um, number of vias: 1986
[12/21 15:55:32    719s] [NR-eGR] METAL3  (3H) length: 5.288245e+03um, number of vias: 781
[12/21 15:55:32    719s] [NR-eGR] METAL4  (4V) length: 3.265875e+03um, number of vias: 44
[12/21 15:55:32    719s] [NR-eGR] METAL5  (5H) length: 1.881900e+02um, number of vias: 36
[12/21 15:55:32    719s] [NR-eGR] METAL6  (6V) length: 1.137750e+02um, number of vias: 0
[12/21 15:55:32    719s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[12/21 15:55:32    719s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/21 15:55:32    719s] [NR-eGR] Total length: 1.219862e+04um, number of vias: 4457
[12/21 15:55:32    719s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:32    719s] [NR-eGR] Total routed clock nets wire length: 1.219862e+04um, number of vias: 4457
[12/21 15:55:32    719s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:32    719s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1660.89 MB )
[12/21 15:55:32    719s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/21 15:55:32    719s]     Routing using eGR only done.
[12/21 15:55:32    719s] Net route status summary:
[12/21 15:55:32    719s]   Clock:        19 (unrouted=1, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:55:32    719s]   Non-clock: 15614 (unrouted=9558, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9527, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:55:32    719s] 
[12/21 15:55:32    719s] CCOPT: Done with clock implementation routing.
[12/21 15:55:32    719s] 
[12/21 15:55:32    719s]   Clock implementation routing done.
[12/21 15:55:32    719s] Fixed 18 wires.
[12/21 15:55:32    719s]   CCOpt: Starting congestion repair using flow wrapper...
[12/21 15:55:32    719s]     Congestion Repair...
[12/21 15:55:32    719s] Info: Disable timing driven in postCTS congRepair.
[12/21 15:55:32    719s] 
[12/21 15:55:32    719s] Starting congRepair ...
[12/21 15:55:32    719s] User Input Parameters:
[12/21 15:55:32    719s] - Congestion Driven    : On
[12/21 15:55:32    719s] - Timing Driven        : Off
[12/21 15:55:32    719s] - Area-Violation Based : On
[12/21 15:55:32    719s] - Start Rollback Level : -5
[12/21 15:55:32    719s] - Legalized            : On
[12/21 15:55:32    719s] - Window Based         : Off
[12/21 15:55:32    719s] - eDen incr mode       : Off
[12/21 15:55:32    719s] - Small incr mode      : Off
[12/21 15:55:32    719s] 
[12/21 15:55:32    719s] Collecting buffer chain nets ...
[12/21 15:55:32    719s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1660.9M
[12/21 15:55:32    719s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.050, REAL:0.044, MEM:1660.9M
[12/21 15:55:32    719s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1660.9M
[12/21 15:55:32    719s] Starting Early Global Route congestion estimation: mem = 1660.9M
[12/21 15:55:32    719s] (I)       Started Loading and Dumping File ( Curr Mem: 1660.89 MB )
[12/21 15:55:32    719s] (I)       Reading DB...
[12/21 15:55:32    719s] (I)       Read data from FE... (mem=1660.9M)
[12/21 15:55:32    719s] (I)       Read nodes and places... (mem=1660.9M)
[12/21 15:55:32    719s] (I)       Done Read nodes and places (cpu=0.000s, mem=1660.9M)
[12/21 15:55:32    719s] (I)       Read nets... (mem=1660.9M)
[12/21 15:55:32    719s] (I)       Done Read nets (cpu=0.030s, mem=1660.9M)
[12/21 15:55:32    719s] (I)       Done Read data from FE (cpu=0.030s, mem=1660.9M)
[12/21 15:55:32    719s] (I)       before initializing RouteDB syMemory usage = 1660.9 MB
[12/21 15:55:32    719s] (I)       == Non-default Options ==
[12/21 15:55:32    719s] (I)       Maximum routing layer                              : 8
[12/21 15:55:32    719s] (I)       Use non-blocking free Dbs wires                    : false
[12/21 15:55:32    719s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:55:32    719s] (I)       Use row-based GCell size
[12/21 15:55:32    719s] (I)       GCell unit size  : 7380
[12/21 15:55:32    719s] (I)       GCell multiplier : 1
[12/21 15:55:32    719s] (I)       build grid graph
[12/21 15:55:32    719s] (I)       build grid graph start
[12/21 15:55:32    719s] [NR-eGR] Track table information for default rule: 
[12/21 15:55:32    719s] [NR-eGR] METAL1 has no routable track
[12/21 15:55:32    719s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:55:32    719s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:55:32    719s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:55:32    719s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:55:32    719s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:55:32    719s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:55:32    719s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:55:32    719s] (I)       build grid graph end
[12/21 15:55:32    719s] (I)       ===========================================================================
[12/21 15:55:32    719s] (I)       == Report All Rule Vias ==
[12/21 15:55:32    719s] (I)       ===========================================================================
[12/21 15:55:32    719s] (I)        Via Rule : (Default)
[12/21 15:55:32    719s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:55:32    719s] (I)       ---------------------------------------------------------------------------
[12/21 15:55:32    719s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:55:32    719s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:55:32    719s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:55:32    719s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:55:32    719s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:55:32    719s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:55:32    719s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:55:32    719s] (I)       ===========================================================================
[12/21 15:55:32    719s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1660.89 MB )
[12/21 15:55:32    719s] (I)       Num PG vias on layer 2 : 0
[12/21 15:55:32    719s] (I)       Num PG vias on layer 3 : 0
[12/21 15:55:32    719s] (I)       Num PG vias on layer 4 : 0
[12/21 15:55:32    719s] (I)       Num PG vias on layer 5 : 0
[12/21 15:55:32    719s] (I)       Num PG vias on layer 6 : 0
[12/21 15:55:32    719s] (I)       Num PG vias on layer 7 : 0
[12/21 15:55:32    719s] (I)       Num PG vias on layer 8 : 0
[12/21 15:55:32    719s] [NR-eGR] Read 4004 PG shapes
[12/21 15:55:32    719s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1660.89 MB )
[12/21 15:55:32    719s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:55:32    719s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:55:32    719s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:55:32    719s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:55:32    719s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:55:32    719s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:55:32    719s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 4417
[12/21 15:55:32    719s] (I)       readDataFromPlaceDB
[12/21 15:55:32    719s] (I)       Read net information..
[12/21 15:55:32    719s] [NR-eGR] Read numTotalNets=6106  numIgnoredNets=18
[12/21 15:55:32    719s] (I)       Read testcase time = 0.000 seconds
[12/21 15:55:32    719s] 
[12/21 15:55:32    719s] (I)       early_global_route_priority property id does not exist.
[12/21 15:55:32    719s] (I)       Start initializing grid graph
[12/21 15:55:32    719s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:55:32    719s] (I)       End initializing grid graph
[12/21 15:55:32    719s] (I)       Model blockages into capacity
[12/21 15:55:32    719s] (I)       Read Num Blocks=11250  Num Prerouted Wires=4417  Num CS=0
[12/21 15:55:32    719s] (I)       Started Modeling ( Curr Mem: 1660.89 MB )
[12/21 15:55:32    719s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 2351
[12/21 15:55:32    719s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 1760
[12/21 15:55:32    719s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 229
[12/21 15:55:32    719s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 65
[12/21 15:55:32    719s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 12
[12/21 15:55:32    719s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:55:32    719s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:55:32    719s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1660.89 MB )
[12/21 15:55:32    719s] (I)       -- layer congestion ratio --
[12/21 15:55:32    719s] (I)       Layer 1 : 0.100000
[12/21 15:55:32    719s] (I)       Layer 2 : 0.700000
[12/21 15:55:32    719s] (I)       Layer 3 : 0.700000
[12/21 15:55:32    719s] (I)       Layer 4 : 0.700000
[12/21 15:55:32    719s] (I)       Layer 5 : 0.700000
[12/21 15:55:32    719s] (I)       Layer 6 : 0.700000
[12/21 15:55:32    719s] (I)       Layer 7 : 0.700000
[12/21 15:55:32    719s] (I)       Layer 8 : 0.700000
[12/21 15:55:32    719s] (I)       ----------------------------
[12/21 15:55:32    719s] (I)       Number of ignored nets = 18
[12/21 15:55:32    719s] (I)       Number of fixed nets = 18.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of clock nets = 19.  Ignored: No
[12/21 15:55:32    719s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:55:32    719s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:55:32    719s] (I)       Before initializing Early Global Route syMemory usage = 1660.9 MB
[12/21 15:55:32    719s] (I)       Ndr track 0 does not exist
[12/21 15:55:32    719s] (I)       Ndr track 0 does not exist
[12/21 15:55:32    719s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:55:32    719s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:55:32    719s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:55:32    719s] (I)       Site width          :   920  (dbu)
[12/21 15:55:32    719s] (I)       Row height          :  7380  (dbu)
[12/21 15:55:32    719s] (I)       GCell width         :  7380  (dbu)
[12/21 15:55:32    719s] (I)       GCell height        :  7380  (dbu)
[12/21 15:55:32    719s] (I)       Grid                :   287   287     8
[12/21 15:55:32    719s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:55:32    719s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:55:32    719s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:55:32    719s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:55:32    719s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:55:32    719s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:55:32    719s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:55:32    719s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:55:32    719s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:55:32    719s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:55:32    719s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:55:32    719s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:55:32    719s] (I)       --------------------------------------------------------
[12/21 15:55:32    719s] 
[12/21 15:55:32    719s] [NR-eGR] ============ Routing rule table ============
[12/21 15:55:32    719s] [NR-eGR] Rule id: 0  Nets: 0 
[12/21 15:55:32    719s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 15:55:32    719s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 15:55:32    719s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 15:55:32    719s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:32    719s] [NR-eGR] Rule id: 1  Nets: 6056 
[12/21 15:55:32    719s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:55:32    719s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:55:32    719s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:32    719s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:32    719s] [NR-eGR] ========================================
[12/21 15:55:32    719s] [NR-eGR] 
[12/21 15:55:32    719s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:55:32    719s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:55:32    719s] (I)       After initializing Early Global Route syMemory usage = 1664.2 MB
[12/21 15:55:32    719s] (I)       Finished Loading and Dumping File ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Reset routing kernel
[12/21 15:55:32    719s] (I)       Started Global Routing ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       ============= Initialization =============
[12/21 15:55:32    719s] (I)       totalPins=19441  totalGlobalPin=18957 (97.51%)
[12/21 15:55:32    719s] (I)       Started Net group 1 ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Started Build MST ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Generate topology with single threads
[12/21 15:55:32    719s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:55:32    719s] [NR-eGR] Layer group 1: route 6056 net(s) in layer range [2, 8]
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1a Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1a ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Started Pattern routing ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Usage: 51035 = (24152 H, 26883 V) = (4.40% H, 4.72% V) = (8.912e+04um H, 9.920e+04um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1b Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1b ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Usage: 51035 = (24152 H, 26883 V) = (4.40% H, 4.72% V) = (8.912e+04um H, 9.920e+04um V)
[12/21 15:55:32    719s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.883191e+05um
[12/21 15:55:32    719s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1c Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1c ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Usage: 51035 = (24152 H, 26883 V) = (4.40% H, 4.72% V) = (8.912e+04um H, 9.920e+04um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1d Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1d ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Usage: 51035 = (24152 H, 26883 V) = (4.40% H, 4.72% V) = (8.912e+04um H, 9.920e+04um V)
[12/21 15:55:32    719s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       
[12/21 15:55:32    719s] (I)       ============  Phase 1e Route ============
[12/21 15:55:32    719s] (I)       Started Phase 1e ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Started Route legalization ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Usage: 51035 = (24152 H, 26883 V) = (4.40% H, 4.72% V) = (8.912e+04um H, 9.920e+04um V)
[12/21 15:55:32    719s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.883191e+05um
[12/21 15:55:32    719s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Started Layer assignment ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    719s] (I)       Running layer assignment with 1 threads
[12/21 15:55:32    720s] (I)       Finished Layer assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] (I)       
[12/21 15:55:32    720s] (I)       ============  Phase 1l Route ============
[12/21 15:55:32    720s] (I)       Started Phase 1l ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] (I)       
[12/21 15:55:32    720s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:55:32    720s] [NR-eGR]                        OverCon           OverCon            
[12/21 15:55:32    720s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 15:55:32    720s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/21 15:55:32    720s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:55:32    720s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    720s] [NR-eGR]  METAL2  (2)         2( 0.01%)         1( 0.01%)   ( 0.02%) 
[12/21 15:55:32    720s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    720s] [NR-eGR]  METAL4  (4)         5( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/21 15:55:32    720s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    720s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    720s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 15:55:32    720s] [NR-eGR]  METAL8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:32    720s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:55:32    720s] [NR-eGR] Total               18( 0.01%)         2( 0.00%)   ( 0.01%) 
[12/21 15:55:32    720s] [NR-eGR] 
[12/21 15:55:32    720s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:55:32    720s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:55:32    720s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:55:32    720s] Early Global Route congestion estimation runtime: 0.21 seconds, mem = 1664.2M
[12/21 15:55:32    720s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.210, REAL:0.208, MEM:1664.2M
[12/21 15:55:32    720s] OPERPROF: Starting HotSpotCal at level 1, MEM:1664.2M
[12/21 15:55:32    720s] [hotspot] +------------+---------------+---------------+
[12/21 15:55:32    720s] [hotspot] |            |   max hotspot | total hotspot |
[12/21 15:55:32    720s] [hotspot] +------------+---------------+---------------+
[12/21 15:55:32    720s] [hotspot] | normalized |          0.00 |          0.00 |
[12/21 15:55:32    720s] [hotspot] +------------+---------------+---------------+
[12/21 15:55:32    720s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/21 15:55:32    720s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/21 15:55:32    720s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1664.2M
[12/21 15:55:32    720s] Skipped repairing congestion.
[12/21 15:55:32    720s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1664.2M
[12/21 15:55:32    720s] Starting Early Global Route wiring: mem = 1664.2M
[12/21 15:55:32    720s] (I)       ============= track Assignment ============
[12/21 15:55:32    720s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] (I)       Started Track Assignment ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 15:55:32    720s] (I)       Running track assignment with 1 threads
[12/21 15:55:32    720s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] (I)       Run Multi-thread track assignment
[12/21 15:55:32    720s] (I)       Finished Track Assignment ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] [NR-eGR] Started Export DB wires ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] [NR-eGR] Started Export all nets ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] [NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] [NR-eGR] Started Set wire vias ( Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] [NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1664.19 MB )
[12/21 15:55:32    720s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:32    720s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20974
[12/21 15:55:32    720s] [NR-eGR] METAL2  (2V) length: 7.010931e+04um, number of vias: 29954
[12/21 15:55:32    720s] [NR-eGR] METAL3  (3H) length: 8.159542e+04um, number of vias: 3108
[12/21 15:55:32    720s] [NR-eGR] METAL4  (4V) length: 3.435765e+04um, number of vias: 583
[12/21 15:55:32    720s] [NR-eGR] METAL5  (5H) length: 1.313931e+04um, number of vias: 151
[12/21 15:55:32    720s] [NR-eGR] METAL6  (6V) length: 4.198125e+03um, number of vias: 43
[12/21 15:55:32    720s] [NR-eGR] METAL7  (7H) length: 2.338255e+03um, number of vias: 43
[12/21 15:55:32    720s] [NR-eGR] METAL8  (8V) length: 9.266200e+02um, number of vias: 0
[12/21 15:55:32    720s] [NR-eGR] Total length: 2.066647e+05um, number of vias: 54856
[12/21 15:55:32    720s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:32    720s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/21 15:55:32    720s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:32    720s] Early Global Route wiring runtime: 0.22 seconds, mem = 1661.2M
[12/21 15:55:32    720s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.220, REAL:0.212, MEM:1661.2M
[12/21 15:55:32    720s] Tdgp not successfully inited but do clear! skip clearing
[12/21 15:55:32    720s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[12/21 15:55:32    720s]     Congestion Repair done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/21 15:55:32    720s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/21 15:55:32    720s] OPERPROF: Starting DPlace-Init at level 1, MEM:1661.2M
[12/21 15:55:32    720s] #spOpts: N=130 
[12/21 15:55:32    720s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1661.2M
[12/21 15:55:32    720s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1661.2M
[12/21 15:55:32    720s] Core basic site is TSM13SITE
[12/21 15:55:32    720s] Fast DP-INIT is on for default
[12/21 15:55:32    720s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:55:32    720s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:1661.2M
[12/21 15:55:32    720s] OPERPROF:     Starting CMU at level 3, MEM:1661.2M
[12/21 15:55:32    720s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1661.2M
[12/21 15:55:32    720s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1661.2M
[12/21 15:55:32    720s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1661.2MB).
[12/21 15:55:32    720s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1661.2M
[12/21 15:55:32    720s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/21 15:55:32    720s]   Leaving CCOpt scope - extractRC...
[12/21 15:55:32    720s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/21 15:55:32    720s] Extraction called for design 'CHIP' of instances=5446 and nets=15633 using extraction engine 'preRoute' .
[12/21 15:55:32    720s] PreRoute RC Extraction called for design CHIP.
[12/21 15:55:32    720s] RC Extraction called in multi-corner(1) mode.
[12/21 15:55:32    720s] RCMode: PreRoute
[12/21 15:55:32    720s]       RC Corner Indexes            0   
[12/21 15:55:32    720s] Capacitance Scaling Factor   : 1.00000 
[12/21 15:55:32    720s] Resistance Scaling Factor    : 1.00000 
[12/21 15:55:32    720s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 15:55:32    720s] Clock Res. Scaling Factor    : 1.00000 
[12/21 15:55:32    720s] Shrink Factor                : 1.00000
[12/21 15:55:32    720s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 15:55:32    720s] Using capacitance table file ...
[12/21 15:55:32    720s] LayerId::1 widthSet size::4
[12/21 15:55:32    720s] LayerId::2 widthSet size::4
[12/21 15:55:32    720s] LayerId::3 widthSet size::4
[12/21 15:55:32    720s] LayerId::4 widthSet size::4
[12/21 15:55:32    720s] LayerId::5 widthSet size::4
[12/21 15:55:32    720s] LayerId::6 widthSet size::4
[12/21 15:55:32    720s] LayerId::7 widthSet size::5
[12/21 15:55:32    720s] LayerId::8 widthSet size::3
[12/21 15:55:32    720s] Updating RC grid for preRoute extraction ...
[12/21 15:55:32    720s] Initializing multi-corner capacitance tables ... 
[12/21 15:55:32    720s] Initializing multi-corner resistance tables ...
[12/21 15:55:32    720s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:55:32    720s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:55:32    720s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290994 ; uaWl: 1.000000 ; uaWlH: 0.264273 ; aWlH: 0.000000 ; Pmax: 0.829300 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:55:32    720s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1661.191M)
[12/21 15:55:32    720s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/21 15:55:32    720s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:32    720s] Not writing Steiner routes to the DB after clustering cong repair call.
[12/21 15:55:32    720s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 15:55:32    720s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 15:55:32    720s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 15:55:32    720s] End AAE Lib Interpolated Model. (MEM=1661.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:55:33    720s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:33    720s]   Clock DAG stats after clustering cong repair call:
[12/21 15:55:33    720s]     cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:33    720s]     cell areas       : b=755.343um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9365.343um^2
[12/21 15:55:33    720s]     cell capacitance : b=0.321pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.072pF
[12/21 15:55:33    720s]     sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:33    720s]     wire capacitance : top=0.000pF, trunk=0.147pF, leaf=2.032pF, total=2.179pF
[12/21 15:55:33    720s]     wire lengths     : top=0.000um, trunk=932.205um, leaf=11300.721um, total=12232.925um
[12/21 15:55:33    720s]     hp wire lengths  : top=0.000um, trunk=710.445um, leaf=3079.680um, total=3790.125um
[12/21 15:55:33    720s]   Clock DAG net violations after clustering cong repair call:
[12/21 15:55:33    720s]     Remaining Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:33    720s]     Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:55:33    720s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/21 15:55:33    720s]     Trunk : target=0.234ns count=3 avg=0.220ns sd=0.141ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:33    720s]     Leaf  : target=0.234ns count=16 avg=0.136ns sd=0.014ns min=0.122ns max=0.172ns {10 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:33    720s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/21 15:55:33    720s]      Bufs: CLKBUFX20: 9 CLKBUFX16: 8 
[12/21 15:55:33    720s]    Logics: PDIDGZ: 1 
[12/21 15:55:33    720s]   Primary reporting skew groups after clustering cong repair call:
[12/21 15:55:33    720s]     skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752, avg=0.739, sd=0.005], skew [0.025 vs 0.143], 100% {0.727, 0.752} (wid=-0.009 ws=0.020) (gid=0.764 gs=0.012)
[12/21 15:55:33    720s]       min path sink: DCT/acf/ACC2/Z1_reg_10_/CK
[12/21 15:55:33    720s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:33    720s]   Skew group summary after clustering cong repair call:
[12/21 15:55:33    720s]     skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752, avg=0.739, sd=0.005], skew [0.025 vs 0.143], 100% {0.727, 0.752} (wid=-0.009 ws=0.020) (gid=0.764 gs=0.012)
[12/21 15:55:33    720s]     skew_group CLK1/scan_mode: insertion delay [min=0.727, max=0.752, avg=0.739, sd=0.005], skew [0.025 vs 0.143], 100% {0.727, 0.752} (wid=-0.009 ws=0.020) (gid=0.764 gs=0.012)
[12/21 15:55:33    720s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/21 15:55:33    720s]   Stage::Clustering done. (took cpu=0:00:03.0 real=0:00:03.0)
[12/21 15:55:33    720s]   Stage::DRV Fixing...
[12/21 15:55:33    720s]   Fixing clock tree slew time and max cap violations...
[12/21 15:55:33    720s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ..**WARN: (IMPCCOPT-2348):	Unfixable transition violation found at CLK1 driving net CLK. CCOpt is unable to add buffers due to a dont_touch constraint on a verilog module or module port.
[12/21 15:55:33    720s] .100% 
[12/21 15:55:33    720s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/21 15:55:33    720s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:33    720s]       cell areas       : b=755.343um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9365.343um^2
[12/21 15:55:33    720s]       cell capacitance : b=0.321pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.072pF
[12/21 15:55:33    720s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:33    720s]       wire capacitance : top=0.000pF, trunk=0.147pF, leaf=2.032pF, total=2.179pF
[12/21 15:55:33    720s]       wire lengths     : top=0.000um, trunk=932.205um, leaf=11300.721um, total=12232.925um
[12/21 15:55:33    720s]       hp wire lengths  : top=0.000um, trunk=710.445um, leaf=3079.680um, total=3790.125um
[12/21 15:55:33    720s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[12/21 15:55:33    720s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:33    720s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/21 15:55:33    720s]       Trunk : target=0.234ns count=3 avg=0.220ns sd=0.141ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:33    720s]       Leaf  : target=0.234ns count=16 avg=0.136ns sd=0.014ns min=0.122ns max=0.172ns {10 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:33    720s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/21 15:55:33    720s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 8 
[12/21 15:55:33    720s]      Logics: PDIDGZ: 1 
[12/21 15:55:33    720s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/21 15:55:33    720s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]       min path sink: DCT/acf/ACC2/Z1_reg_10_/CK
[12/21 15:55:33    720s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:33    720s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/21 15:55:33    720s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]       skew_group CLK1/scan_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:33    720s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:33    720s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/21 15:55:33    720s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/21 15:55:33    720s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/21 15:55:33    720s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:33    720s]       cell areas       : b=755.343um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9365.343um^2
[12/21 15:55:33    720s]       cell capacitance : b=0.321pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.072pF
[12/21 15:55:33    720s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:33    720s]       wire capacitance : top=0.000pF, trunk=0.147pF, leaf=2.032pF, total=2.179pF
[12/21 15:55:33    720s]       wire lengths     : top=0.000um, trunk=932.205um, leaf=11300.721um, total=12232.925um
[12/21 15:55:33    720s]       hp wire lengths  : top=0.000um, trunk=710.445um, leaf=3079.680um, total=3790.125um
[12/21 15:55:33    720s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/21 15:55:33    720s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:33    720s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/21 15:55:33    720s]       Trunk : target=0.234ns count=3 avg=0.220ns sd=0.141ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:33    720s]       Leaf  : target=0.234ns count=16 avg=0.136ns sd=0.014ns min=0.122ns max=0.172ns {10 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:33    720s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/21 15:55:33    720s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 8 
[12/21 15:55:33    720s]      Logics: PDIDGZ: 1 
[12/21 15:55:33    720s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/21 15:55:33    720s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752, avg=0.739, sd=0.005], skew [0.025 vs 0.143], 100% {0.727, 0.752} (wid=-0.009 ws=0.020) (gid=0.764 gs=0.012)
[12/21 15:55:33    720s]       min path sink: DCT/acf/ACC2/Z1_reg_10_/CK
[12/21 15:55:33    720s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:33    720s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/21 15:55:33    720s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752, avg=0.739, sd=0.005], skew [0.025 vs 0.143], 100% {0.727, 0.752} (wid=-0.009 ws=0.020) (gid=0.764 gs=0.012)
[12/21 15:55:33    720s]       skew_group CLK1/scan_mode: insertion delay [min=0.727, max=0.752, avg=0.739, sd=0.005], skew [0.025 vs 0.143], 100% {0.727, 0.752} (wid=-0.009 ws=0.020) (gid=0.764 gs=0.012)
[12/21 15:55:33    720s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:33    720s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:33    720s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:33    720s]   Stage::Insertion Delay Reduction...
[12/21 15:55:33    720s]   Removing unnecessary root buffering...
[12/21 15:55:33    720s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/21 15:55:33    720s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:33    720s]       cell areas       : b=755.343um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9365.343um^2
[12/21 15:55:33    720s]       cell capacitance : b=0.321pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.072pF
[12/21 15:55:33    720s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:33    720s]       wire capacitance : top=0.000pF, trunk=0.147pF, leaf=2.032pF, total=2.179pF
[12/21 15:55:33    720s]       wire lengths     : top=0.000um, trunk=932.205um, leaf=11300.721um, total=12232.925um
[12/21 15:55:33    720s]       hp wire lengths  : top=0.000um, trunk=710.445um, leaf=3079.680um, total=3790.125um
[12/21 15:55:33    720s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[12/21 15:55:33    720s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:33    720s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/21 15:55:33    720s]       Trunk : target=0.234ns count=3 avg=0.220ns sd=0.141ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:33    720s]       Leaf  : target=0.234ns count=16 avg=0.136ns sd=0.014ns min=0.122ns max=0.172ns {10 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:33    720s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/21 15:55:33    720s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 8 
[12/21 15:55:33    720s]      Logics: PDIDGZ: 1 
[12/21 15:55:33    720s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/21 15:55:33    720s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]       min path sink: DCT/acf/ACC2/Z1_reg_10_/CK
[12/21 15:55:33    720s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:33    720s]     Skew group summary after 'Removing unnecessary root buffering':
[12/21 15:55:33    720s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]       skew_group CLK1/scan_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:33    720s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:33    720s]   Removing unconstrained drivers...
[12/21 15:55:33    720s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/21 15:55:33    720s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:33    720s]       cell areas       : b=755.343um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9365.343um^2
[12/21 15:55:33    720s]       cell capacitance : b=0.321pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.072pF
[12/21 15:55:33    720s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:33    720s]       wire capacitance : top=0.000pF, trunk=0.147pF, leaf=2.032pF, total=2.179pF
[12/21 15:55:33    720s]       wire lengths     : top=0.000um, trunk=932.205um, leaf=11300.721um, total=12232.925um
[12/21 15:55:33    720s]       hp wire lengths  : top=0.000um, trunk=710.445um, leaf=3079.680um, total=3790.125um
[12/21 15:55:33    720s]     Clock DAG net violations after 'Removing unconstrained drivers':
[12/21 15:55:33    720s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:33    720s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/21 15:55:33    720s]       Trunk : target=0.234ns count=3 avg=0.220ns sd=0.141ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:33    720s]       Leaf  : target=0.234ns count=16 avg=0.136ns sd=0.014ns min=0.122ns max=0.172ns {10 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:33    720s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/21 15:55:33    720s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 8 
[12/21 15:55:33    720s]      Logics: PDIDGZ: 1 
[12/21 15:55:33    720s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/21 15:55:33    720s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]       min path sink: DCT/acf/ACC2/Z1_reg_10_/CK
[12/21 15:55:33    720s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:33    720s]     Skew group summary after 'Removing unconstrained drivers':
[12/21 15:55:33    720s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]       skew_group CLK1/scan_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:33    720s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:33    720s]   
[12/21 15:55:33    720s]   Slew violating nets across all clock trees:
[12/21 15:55:33    720s]   ===========================================
[12/21 15:55:33    720s]   
[12/21 15:55:33    720s]   Target and measured clock slews (in ns):
[12/21 15:55:33    720s]   
[12/21 15:55:33    720s]   ---------------------------------------------------------------------------------------------------
[12/21 15:55:33    720s]   Half corner                    Slew target    Slew achieved    Net    Comment
[12/21 15:55:33    720s]   ---------------------------------------------------------------------------------------------------
[12/21 15:55:33    720s]   Delay_Corner_max:setup.late       0.234           0.375        CLK    Marked as don't touch by user
[12/21 15:55:33    720s]   ---------------------------------------------------------------------------------------------------
[12/21 15:55:33    720s]   
[12/21 15:55:33    720s]   Found a net with slew violations that have been marked as don't touch. 
[12/21 15:55:33    720s]   CCOpt will not be able to fix these violations directly.
[12/21 15:55:33    720s]   Consider removing the don't touch flag: {dbSet [dbGetNetByName net].isDontTouch 0}.
[12/21 15:55:33    720s]   
[12/21 15:55:33    720s]   
[12/21 15:55:33    720s]   Reducing insertion delay 1...
[12/21 15:55:33    720s] Accumulated time to calculate placeable region: 0
[12/21 15:55:33    720s] Accumulated time to calculate placeable region: 0
[12/21 15:55:33    720s] Accumulated time to calculate placeable region: 0
[12/21 15:55:33    720s] Accumulated time to calculate placeable region: 0
[12/21 15:55:33    720s] Accumulated time to calculate placeable region: 0
[12/21 15:55:33    720s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/21 15:55:33    720s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:33    720s]       cell areas       : b=755.343um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9365.343um^2
[12/21 15:55:33    720s]       cell capacitance : b=0.321pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.072pF
[12/21 15:55:33    720s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:33    720s]       wire capacitance : top=0.000pF, trunk=0.147pF, leaf=2.032pF, total=2.179pF
[12/21 15:55:33    720s]       wire lengths     : top=0.000um, trunk=932.205um, leaf=11300.721um, total=12232.925um
[12/21 15:55:33    720s]       hp wire lengths  : top=0.000um, trunk=710.445um, leaf=3079.680um, total=3790.125um
[12/21 15:55:33    720s]     Clock DAG net violations after 'Reducing insertion delay 1':
[12/21 15:55:33    720s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:33    720s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/21 15:55:33    720s]       Trunk : target=0.234ns count=3 avg=0.220ns sd=0.141ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:33    720s]       Leaf  : target=0.234ns count=16 avg=0.136ns sd=0.014ns min=0.122ns max=0.172ns {10 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:33    720s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/21 15:55:33    720s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 8 
[12/21 15:55:33    720s]      Logics: PDIDGZ: 1 
[12/21 15:55:33    720s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/21 15:55:33    720s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]       min path sink: DCT/acf/ACC2/Z1_reg_10_/CK
[12/21 15:55:33    720s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:33    720s]     Skew group summary after 'Reducing insertion delay 1':
[12/21 15:55:33    720s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]       skew_group CLK1/scan_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:33    720s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:33    720s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:33    720s]   Removing longest path buffering...
[12/21 15:55:35    722s]     Clock DAG stats after 'Removing longest path buffering':
[12/21 15:55:35    722s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:35    722s]       cell areas       : b=755.343um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9365.343um^2
[12/21 15:55:35    722s]       cell capacitance : b=0.321pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.072pF
[12/21 15:55:35    722s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:35    722s]       wire capacitance : top=0.000pF, trunk=0.147pF, leaf=2.032pF, total=2.179pF
[12/21 15:55:35    722s]       wire lengths     : top=0.000um, trunk=932.205um, leaf=11300.721um, total=12232.925um
[12/21 15:55:35    722s]       hp wire lengths  : top=0.000um, trunk=710.445um, leaf=3079.680um, total=3790.125um
[12/21 15:55:35    722s]     Clock DAG net violations after 'Removing longest path buffering':
[12/21 15:55:35    722s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:35    722s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/21 15:55:35    722s]       Trunk : target=0.234ns count=3 avg=0.220ns sd=0.141ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:35    722s]       Leaf  : target=0.234ns count=16 avg=0.136ns sd=0.014ns min=0.122ns max=0.172ns {10 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:35    722s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/21 15:55:35    722s]        Bufs: CLKBUFX20: 9 CLKBUFX16: 8 
[12/21 15:55:35    722s]      Logics: PDIDGZ: 1 
[12/21 15:55:35    722s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/21 15:55:35    722s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:35    722s]       min path sink: DCT/acf/ACC2/Z1_reg_10_/CK
[12/21 15:55:35    722s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:35    722s]     Skew group summary after 'Removing longest path buffering':
[12/21 15:55:35    722s]       skew_group CLK1/func_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:35    722s]       skew_group CLK1/scan_mode: insertion delay [min=0.727, max=0.752], skew [0.025 vs 0.143]
[12/21 15:55:35    722s]     Legalizer API calls during this step: 137 succeeded with high effort: 118 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 19
[12/21 15:55:35    722s]   Removing longest path buffering done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/21 15:55:35    722s]   Reducing insertion delay 2...
[12/21 15:55:38    726s] Path optimization required 227 stage delay updates 
[12/21 15:55:38    726s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/21 15:55:38    726s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:38    726s]       cell areas       : b=765.527um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9375.527um^2
[12/21 15:55:38    726s]       cell capacitance : b=0.324pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.076pF
[12/21 15:55:38    726s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:38    726s]       wire capacitance : top=0.000pF, trunk=0.137pF, leaf=2.039pF, total=2.176pF
[12/21 15:55:38    726s]       wire lengths     : top=0.000um, trunk=869.285um, leaf=11341.201um, total=12210.485um
[12/21 15:55:38    726s]       hp wire lengths  : top=0.000um, trunk=705.845um, leaf=3140.745um, total=3846.590um
[12/21 15:55:38    726s]     Clock DAG net violations after 'Reducing insertion delay 2':
[12/21 15:55:38    726s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:38    726s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/21 15:55:38    726s]       Trunk : target=0.234ns count=3 avg=0.219ns sd=0.141ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:38    726s]       Leaf  : target=0.234ns count=16 avg=0.135ns sd=0.013ns min=0.122ns max=0.167ns {11 <= 0.140ns, 5 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:38    726s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/21 15:55:38    726s]        Bufs: CLKBUFX20: 10 CLKBUFX16: 7 
[12/21 15:55:38    726s]      Logics: PDIDGZ: 1 
[12/21 15:55:38    726s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/21 15:55:38    726s]       skew_group CLK1/func_mode: insertion delay [min=0.725, max=0.746, avg=0.737, sd=0.005], skew [0.020 vs 0.143], 100% {0.725, 0.746} (wid=-0.006 ws=0.022) (gid=0.763 gs=0.015)
[12/21 15:55:38    726s]       min path sink: DCT/acf/ACC2/Z1_reg_10_/CK
[12/21 15:55:38    726s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKA
[12/21 15:55:38    726s]     Skew group summary after 'Reducing insertion delay 2':
[12/21 15:55:38    726s]       skew_group CLK1/func_mode: insertion delay [min=0.725, max=0.746, avg=0.737, sd=0.005], skew [0.020 vs 0.143], 100% {0.725, 0.746} (wid=-0.006 ws=0.022) (gid=0.763 gs=0.015)
[12/21 15:55:38    726s]       skew_group CLK1/scan_mode: insertion delay [min=0.725, max=0.746, avg=0.737, sd=0.005], skew [0.020 vs 0.143], 100% {0.725, 0.746} (wid=-0.006 ws=0.022) (gid=0.763 gs=0.015)
[12/21 15:55:38    726s]     Legalizer API calls during this step: 124 succeeded with high effort: 124 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:38    726s]   Reducing insertion delay 2 done. (took cpu=0:00:03.6 real=0:00:03.6)
[12/21 15:55:38    726s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:05.4 real=0:00:05.4)
[12/21 15:55:38    726s]   CCOpt::Phase::Construction done. (took cpu=0:00:08.5 real=0:00:08.5)
[12/21 15:55:38    726s]   CCOpt::Phase::Implementation...
[12/21 15:55:38    726s]   Stage::Reducing Power...
[12/21 15:55:38    726s]   Improving clock tree routing...
[12/21 15:55:38    726s]     Iteration 1...
[12/21 15:55:38    726s]     Iteration 1 done.
[12/21 15:55:38    726s]     Clock DAG stats after 'Improving clock tree routing':
[12/21 15:55:38    726s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:38    726s]       cell areas       : b=765.527um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9375.527um^2
[12/21 15:55:38    726s]       cell capacitance : b=0.324pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.076pF
[12/21 15:55:38    726s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:38    726s]       wire capacitance : top=0.000pF, trunk=0.137pF, leaf=2.039pF, total=2.176pF
[12/21 15:55:38    726s]       wire lengths     : top=0.000um, trunk=869.285um, leaf=11341.201um, total=12210.485um
[12/21 15:55:38    726s]       hp wire lengths  : top=0.000um, trunk=705.845um, leaf=3140.745um, total=3846.590um
[12/21 15:55:38    726s]     Clock DAG net violations after 'Improving clock tree routing':
[12/21 15:55:38    726s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:38    726s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/21 15:55:38    726s]       Trunk : target=0.234ns count=3 avg=0.219ns sd=0.141ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:38    726s]       Leaf  : target=0.234ns count=16 avg=0.135ns sd=0.013ns min=0.122ns max=0.167ns {11 <= 0.140ns, 5 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:38    726s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/21 15:55:38    726s]        Bufs: CLKBUFX20: 10 CLKBUFX16: 7 
[12/21 15:55:38    726s]      Logics: PDIDGZ: 1 
[12/21 15:55:38    726s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/21 15:55:38    726s]       skew_group CLK1/func_mode: insertion delay [min=0.725, max=0.746], skew [0.020 vs 0.143]
[12/21 15:55:38    726s]       min path sink: DCT/acf/ACC2/Z1_reg_10_/CK
[12/21 15:55:38    726s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKA
[12/21 15:55:38    726s]     Skew group summary after 'Improving clock tree routing':
[12/21 15:55:38    726s]       skew_group CLK1/func_mode: insertion delay [min=0.725, max=0.746], skew [0.020 vs 0.143]
[12/21 15:55:38    726s]       skew_group CLK1/scan_mode: insertion delay [min=0.725, max=0.746], skew [0.020 vs 0.143]
[12/21 15:55:38    726s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:38    726s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:38    726s]   Reducing clock tree power 1...
[12/21 15:55:38    726s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/21 15:55:39    727s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:39    727s]     100% 
[12/21 15:55:39    727s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/21 15:55:39    727s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:39    727s]       cell areas       : b=568.629um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9178.629um^2
[12/21 15:55:39    727s]       cell capacitance : b=0.254pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.006pF
[12/21 15:55:39    727s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:39    727s]       wire capacitance : top=0.000pF, trunk=0.137pF, leaf=2.036pF, total=2.173pF
[12/21 15:55:39    727s]       wire lengths     : top=0.000um, trunk=872.045um, leaf=11320.416um, total=12192.461um
[12/21 15:55:39    727s]       hp wire lengths  : top=0.000um, trunk=705.845um, leaf=3140.745um, total=3846.590um
[12/21 15:55:39    727s]     Clock DAG net violations after reducing clock tree power 1 iteration 1:
[12/21 15:55:39    727s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:39    727s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/21 15:55:39    727s]       Trunk : target=0.234ns count=3 avg=0.220ns sd=0.142ns min=0.096ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:39    727s]       Leaf  : target=0.234ns count=16 avg=0.168ns sd=0.023ns min=0.137ns max=0.198ns {1 <= 0.140ns, 10 <= 0.187ns, 5 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:39    727s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/21 15:55:39    727s]        Bufs: CLKBUFX16: 10 CLKBUFX12: 7 
[12/21 15:55:39    727s]      Logics: PDIDGZ: 1 
[12/21 15:55:39    727s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/21 15:55:39    727s]       skew_group CLK1/func_mode: insertion delay [min=0.742, max=0.774], skew [0.032 vs 0.143]
[12/21 15:55:39    727s]       min path sink: DCT/acf/ACC2/adder1/PostS1_reg_4_/CK
[12/21 15:55:39    727s]       max path sink: DCT/IDRU8/Z_reg_1_/CK
[12/21 15:55:39    727s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/21 15:55:39    727s]       skew_group CLK1/func_mode: insertion delay [min=0.742, max=0.774], skew [0.032 vs 0.143]
[12/21 15:55:39    727s]       skew_group CLK1/scan_mode: insertion delay [min=0.742, max=0.774], skew [0.032 vs 0.143]
[12/21 15:55:39    727s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/21 15:55:40    727s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:40    727s]     100% 
[12/21 15:55:40    727s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/21 15:55:40    727s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:40    727s]       cell areas       : b=473.575um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9083.575um^2
[12/21 15:55:40    727s]       cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.974pF
[12/21 15:55:40    727s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:40    727s]       wire capacitance : top=0.000pF, trunk=0.138pF, leaf=2.030pF, total=2.168pF
[12/21 15:55:40    727s]       wire lengths     : top=0.000um, trunk=874.750um, leaf=11289.283um, total=12164.033um
[12/21 15:55:40    727s]       hp wire lengths  : top=0.000um, trunk=705.845um, leaf=3140.745um, total=3846.590um
[12/21 15:55:40    727s]     Clock DAG net violations after reducing clock tree power 1 iteration 2:
[12/21 15:55:40    727s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:40    727s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/21 15:55:40    727s]       Trunk : target=0.234ns count=3 avg=0.215ns sd=0.144ns min=0.096ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:40    727s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:40    727s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/21 15:55:40    727s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 
[12/21 15:55:40    727s]      Logics: PDIDGZ: 1 
[12/21 15:55:40    727s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/21 15:55:40    727s]       skew_group CLK1/func_mode: insertion delay [min=0.738, max=0.768], skew [0.030 vs 0.143]
[12/21 15:55:40    727s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:40    727s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:40    727s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/21 15:55:40    727s]       skew_group CLK1/func_mode: insertion delay [min=0.738, max=0.768], skew [0.030 vs 0.143]
[12/21 15:55:40    727s]       skew_group CLK1/scan_mode: insertion delay [min=0.738, max=0.768], skew [0.030 vs 0.143]
[12/21 15:55:40    727s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/21 15:55:40    728s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:40    728s]     100% 
[12/21 15:55:40    728s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/21 15:55:40    728s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:40    728s]       cell areas       : b=473.575um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9083.575um^2
[12/21 15:55:40    728s]       cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.974pF
[12/21 15:55:40    728s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:40    728s]       wire capacitance : top=0.000pF, trunk=0.138pF, leaf=2.030pF, total=2.168pF
[12/21 15:55:40    728s]       wire lengths     : top=0.000um, trunk=874.750um, leaf=11289.283um, total=12164.033um
[12/21 15:55:40    728s]       hp wire lengths  : top=0.000um, trunk=705.845um, leaf=3140.745um, total=3846.590um
[12/21 15:55:40    728s]     Clock DAG net violations after 'Reducing clock tree power 1':
[12/21 15:55:40    728s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:40    728s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/21 15:55:40    728s]       Trunk : target=0.234ns count=3 avg=0.215ns sd=0.144ns min=0.096ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:40    728s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:40    728s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/21 15:55:40    728s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 
[12/21 15:55:40    728s]      Logics: PDIDGZ: 1 
[12/21 15:55:40    728s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/21 15:55:40    728s]       skew_group CLK1/func_mode: insertion delay [min=0.738, max=0.768], skew [0.030 vs 0.143]
[12/21 15:55:40    728s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:40    728s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:40    728s]     Skew group summary after 'Reducing clock tree power 1':
[12/21 15:55:40    728s]       skew_group CLK1/func_mode: insertion delay [min=0.738, max=0.768], skew [0.030 vs 0.143]
[12/21 15:55:40    728s]       skew_group CLK1/scan_mode: insertion delay [min=0.738, max=0.768], skew [0.030 vs 0.143]
[12/21 15:55:40    728s]     Legalizer API calls during this step: 132 succeeded with high effort: 132 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:40    728s]   Reducing clock tree power 1 done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/21 15:55:40    728s]   Reducing clock tree power 2...
[12/21 15:55:40    728s] Path optimization required 0 stage delay updates 
[12/21 15:55:40    728s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/21 15:55:40    728s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:40    728s]       cell areas       : b=473.575um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9083.575um^2
[12/21 15:55:40    728s]       cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.974pF
[12/21 15:55:40    728s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:40    728s]       wire capacitance : top=0.000pF, trunk=0.138pF, leaf=2.030pF, total=2.168pF
[12/21 15:55:40    728s]       wire lengths     : top=0.000um, trunk=874.750um, leaf=11289.283um, total=12164.033um
[12/21 15:55:40    728s]       hp wire lengths  : top=0.000um, trunk=705.845um, leaf=3140.745um, total=3846.590um
[12/21 15:55:40    728s]     Clock DAG net violations after 'Reducing clock tree power 2':
[12/21 15:55:40    728s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:40    728s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/21 15:55:40    728s]       Trunk : target=0.234ns count=3 avg=0.215ns sd=0.144ns min=0.096ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:40    728s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:40    728s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/21 15:55:40    728s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 
[12/21 15:55:40    728s]      Logics: PDIDGZ: 1 
[12/21 15:55:40    728s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/21 15:55:40    728s]       skew_group CLK1/func_mode: insertion delay [min=0.738, max=0.768, avg=0.757, sd=0.006], skew [0.030 vs 0.143], 100% {0.738, 0.768} (wid=-0.008 ws=0.020) (gid=0.781 gs=0.023)
[12/21 15:55:40    728s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:40    728s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:40    728s]     Skew group summary after 'Reducing clock tree power 2':
[12/21 15:55:40    728s]       skew_group CLK1/func_mode: insertion delay [min=0.738, max=0.768, avg=0.757, sd=0.006], skew [0.030 vs 0.143], 100% {0.738, 0.768} (wid=-0.008 ws=0.020) (gid=0.781 gs=0.023)
[12/21 15:55:40    728s]       skew_group CLK1/scan_mode: insertion delay [min=0.738, max=0.768, avg=0.757, sd=0.006], skew [0.030 vs 0.143], 100% {0.738, 0.768} (wid=-0.008 ws=0.020) (gid=0.781 gs=0.023)
[12/21 15:55:40    728s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:40    728s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:40    728s]   Stage::Reducing Power done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/21 15:55:40    728s]   Stage::Balancing...
[12/21 15:55:40    728s]   Approximately balancing fragments step...
[12/21 15:55:40    728s]     Resolve constraints - Approximately balancing fragments...
[12/21 15:55:40    728s]     Resolving skew group constraints...
[12/21 15:55:40    728s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[12/21 15:55:40    728s]     Resolving skew group constraints done.
[12/21 15:55:40    728s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/21 15:55:40    728s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/21 15:55:41    728s]     Trial balancer estimated the amount of delay to be added in balancing: 1.189ns
[12/21 15:55:41    728s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:41    728s]     Approximately balancing fragments...
[12/21 15:55:41    728s]       Moving gates to improve sub-tree skew...
[12/21 15:55:41    728s]         Tried: 20 Succeeded: 0
[12/21 15:55:41    728s]         Topology Tried: 0 Succeeded: 0
[12/21 15:55:41    728s]         0 Succeeded with SS ratio
[12/21 15:55:41    728s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/21 15:55:41    728s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/21 15:55:41    728s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/21 15:55:41    728s]           cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:41    728s]           cell areas       : b=473.575um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9083.575um^2
[12/21 15:55:41    728s]           cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.974pF
[12/21 15:55:41    728s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:41    728s]           wire capacitance : top=0.000pF, trunk=0.138pF, leaf=2.030pF, total=2.168pF
[12/21 15:55:41    728s]           wire lengths     : top=0.000um, trunk=874.750um, leaf=11289.283um, total=12164.033um
[12/21 15:55:41    728s]           hp wire lengths  : top=0.000um, trunk=705.845um, leaf=3140.745um, total=3846.590um
[12/21 15:55:41    728s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[12/21 15:55:41    728s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:41    728s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/21 15:55:41    728s]           Trunk : target=0.234ns count=3 avg=0.215ns sd=0.144ns min=0.096ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:41    728s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:41    728s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/21 15:55:41    728s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 
[12/21 15:55:41    728s]          Logics: PDIDGZ: 1 
[12/21 15:55:41    728s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:41    728s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:41    728s]       Approximately balancing fragments bottom up...
[12/21 15:55:41    728s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/21 15:55:41    728s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/21 15:55:41    728s]           cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 15:55:41    728s]           cell areas       : b=473.575um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9083.575um^2
[12/21 15:55:41    728s]           cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.974pF
[12/21 15:55:41    728s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:41    728s]           wire capacitance : top=0.000pF, trunk=0.138pF, leaf=2.030pF, total=2.168pF
[12/21 15:55:41    728s]           wire lengths     : top=0.000um, trunk=874.750um, leaf=11289.283um, total=12164.033um
[12/21 15:55:41    728s]           hp wire lengths  : top=0.000um, trunk=705.845um, leaf=3140.745um, total=3846.590um
[12/21 15:55:41    728s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[12/21 15:55:41    728s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:41    728s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/21 15:55:41    728s]           Trunk : target=0.234ns count=3 avg=0.215ns sd=0.144ns min=0.096ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:41    728s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:41    728s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/21 15:55:41    728s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 
[12/21 15:55:41    728s]          Logics: PDIDGZ: 1 
[12/21 15:55:41    728s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:41    728s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:41    728s]       Approximately balancing fragments, wire and cell delays...
[12/21 15:55:41    728s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/21 15:55:41    729s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/21 15:55:41    729s]           cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:41    729s]           cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:41    729s]           cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:41    729s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:41    729s]           wire capacitance : top=0.000pF, trunk=0.244pF, leaf=2.030pF, total=2.274pF
[12/21 15:55:41    729s]           wire lengths     : top=0.000um, trunk=1543.140um, leaf=11289.283um, total=12832.423um
[12/21 15:55:41    729s]           hp wire lengths  : top=0.000um, trunk=1325.095um, leaf=3140.745um, total=4465.840um
[12/21 15:55:41    729s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/21 15:55:41    729s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:41    729s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/21 15:55:41    729s]           Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:41    729s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:41    729s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/21 15:55:41    729s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:41    729s]          Logics: PDIDGZ: 1 
[12/21 15:55:41    729s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/21 15:55:41    729s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/21 15:55:42    729s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/21 15:55:42    729s]           cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:42    729s]           cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:42    729s]           cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:42    729s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:42    729s]           wire capacitance : top=0.000pF, trunk=0.244pF, leaf=2.030pF, total=2.274pF
[12/21 15:55:42    729s]           wire lengths     : top=0.000um, trunk=1543.140um, leaf=11289.283um, total=12832.423um
[12/21 15:55:42    729s]           hp wire lengths  : top=0.000um, trunk=1325.095um, leaf=3140.745um, total=4465.840um
[12/21 15:55:42    729s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/21 15:55:42    729s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:42    729s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/21 15:55:42    729s]           Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:42    729s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:42    729s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/21 15:55:42    729s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:42    729s]          Logics: PDIDGZ: 1 
[12/21 15:55:42    729s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/21 15:55:42    729s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/21 15:55:42    729s]     Approximately balancing fragments done.
[12/21 15:55:42    729s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/21 15:55:42    729s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:42    729s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:42    729s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:42    729s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:42    729s]       wire capacitance : top=0.000pF, trunk=0.244pF, leaf=2.030pF, total=2.274pF
[12/21 15:55:42    729s]       wire lengths     : top=0.000um, trunk=1543.140um, leaf=11289.283um, total=12832.423um
[12/21 15:55:42    729s]       hp wire lengths  : top=0.000um, trunk=1325.095um, leaf=3140.745um, total=4465.840um
[12/21 15:55:42    729s]     Clock DAG net violations after 'Approximately balancing fragments step':
[12/21 15:55:42    729s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:42    729s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/21 15:55:42    729s]       Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:42    729s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:42    729s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/21 15:55:42    729s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:42    729s]      Logics: PDIDGZ: 1 
[12/21 15:55:42    729s]     Legalizer API calls during this step: 189 succeeded with high effort: 189 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:42    729s]   Approximately balancing fragments step done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/21 15:55:42    729s]   Clock DAG stats after Approximately balancing fragments:
[12/21 15:55:42    729s]     cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:42    729s]     cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:42    729s]     cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:42    729s]     sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:42    729s]     wire capacitance : top=0.000pF, trunk=0.244pF, leaf=2.030pF, total=2.274pF
[12/21 15:55:42    729s]     wire lengths     : top=0.000um, trunk=1543.140um, leaf=11289.283um, total=12832.423um
[12/21 15:55:42    729s]     hp wire lengths  : top=0.000um, trunk=1325.095um, leaf=3140.745um, total=4465.840um
[12/21 15:55:42    729s]   Clock DAG net violations after Approximately balancing fragments:
[12/21 15:55:42    729s]     Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:42    729s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/21 15:55:42    729s]     Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:42    729s]     Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:42    729s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/21 15:55:42    729s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:42    729s]    Logics: PDIDGZ: 1 
[12/21 15:55:42    729s]   Primary reporting skew groups after Approximately balancing fragments:
[12/21 15:55:42    729s]     skew_group CLK1/func_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:42    729s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:42    729s]   Skew group summary after Approximately balancing fragments:
[12/21 15:55:42    729s]     skew_group CLK1/func_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]     skew_group CLK1/scan_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]   Improving fragments clock skew...
[12/21 15:55:42    729s]     Clock DAG stats after 'Improving fragments clock skew':
[12/21 15:55:42    729s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:42    729s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:42    729s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:42    729s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:42    729s]       wire capacitance : top=0.000pF, trunk=0.244pF, leaf=2.030pF, total=2.274pF
[12/21 15:55:42    729s]       wire lengths     : top=0.000um, trunk=1543.140um, leaf=11289.283um, total=12832.423um
[12/21 15:55:42    729s]       hp wire lengths  : top=0.000um, trunk=1325.095um, leaf=3140.745um, total=4465.840um
[12/21 15:55:42    729s]     Clock DAG net violations after 'Improving fragments clock skew':
[12/21 15:55:42    729s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:42    729s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/21 15:55:42    729s]       Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:42    729s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:42    729s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/21 15:55:42    729s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:42    729s]      Logics: PDIDGZ: 1 
[12/21 15:55:42    729s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/21 15:55:42    729s]       skew_group CLK1/func_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:42    729s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:42    729s]     Skew group summary after 'Improving fragments clock skew':
[12/21 15:55:42    729s]       skew_group CLK1/func_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]       skew_group CLK1/scan_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:42    729s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:42    729s]   Approximately balancing step...
[12/21 15:55:42    729s]     Resolve constraints - Approximately balancing...
[12/21 15:55:42    729s]     Resolving skew group constraints...
[12/21 15:55:42    729s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[12/21 15:55:42    729s]     Resolving skew group constraints done.
[12/21 15:55:42    729s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:42    729s]     Approximately balancing...
[12/21 15:55:42    729s]       Approximately balancing, wire and cell delays...
[12/21 15:55:42    729s]       Approximately balancing, wire and cell delays, iteration 1...
[12/21 15:55:42    729s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/21 15:55:42    729s]           cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:42    729s]           cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:42    729s]           cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:42    729s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:42    729s]           wire capacitance : top=0.000pF, trunk=0.244pF, leaf=2.030pF, total=2.274pF
[12/21 15:55:42    729s]           wire lengths     : top=0.000um, trunk=1543.140um, leaf=11289.283um, total=12832.423um
[12/21 15:55:42    729s]           hp wire lengths  : top=0.000um, trunk=1325.095um, leaf=3140.745um, total=4465.840um
[12/21 15:55:42    729s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[12/21 15:55:42    729s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:42    729s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/21 15:55:42    729s]           Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:42    729s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:42    729s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/21 15:55:42    729s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:42    729s]          Logics: PDIDGZ: 1 
[12/21 15:55:42    729s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/21 15:55:42    729s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:42    729s]     Approximately balancing done.
[12/21 15:55:42    729s]     Clock DAG stats after 'Approximately balancing step':
[12/21 15:55:42    729s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:42    729s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:42    729s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:42    729s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:42    729s]       wire capacitance : top=0.000pF, trunk=0.244pF, leaf=2.030pF, total=2.274pF
[12/21 15:55:42    729s]       wire lengths     : top=0.000um, trunk=1543.140um, leaf=11289.283um, total=12832.423um
[12/21 15:55:42    729s]       hp wire lengths  : top=0.000um, trunk=1325.095um, leaf=3140.745um, total=4465.840um
[12/21 15:55:42    729s]     Clock DAG net violations after 'Approximately balancing step':
[12/21 15:55:42    729s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:42    729s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/21 15:55:42    729s]       Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:42    729s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:42    729s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/21 15:55:42    729s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:42    729s]      Logics: PDIDGZ: 1 
[12/21 15:55:42    729s]     Primary reporting skew groups after 'Approximately balancing step':
[12/21 15:55:42    729s]       skew_group CLK1/func_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:42    729s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:42    729s]     Skew group summary after 'Approximately balancing step':
[12/21 15:55:42    729s]       skew_group CLK1/func_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]       skew_group CLK1/scan_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:42    729s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/21 15:55:42    729s]   Fixing clock tree overload...
[12/21 15:55:42    729s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/21 15:55:42    729s]     Clock DAG stats after 'Fixing clock tree overload':
[12/21 15:55:42    729s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:42    729s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:42    729s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:42    729s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:42    729s]       wire capacitance : top=0.000pF, trunk=0.244pF, leaf=2.030pF, total=2.274pF
[12/21 15:55:42    729s]       wire lengths     : top=0.000um, trunk=1543.140um, leaf=11289.283um, total=12832.423um
[12/21 15:55:42    729s]       hp wire lengths  : top=0.000um, trunk=1325.095um, leaf=3140.745um, total=4465.840um
[12/21 15:55:42    729s]     Clock DAG net violations after 'Fixing clock tree overload':
[12/21 15:55:42    729s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:42    729s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/21 15:55:42    729s]       Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:42    729s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:42    729s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/21 15:55:42    729s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:42    729s]      Logics: PDIDGZ: 1 
[12/21 15:55:42    729s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/21 15:55:42    729s]       skew_group CLK1/func_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:42    729s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:42    729s]     Skew group summary after 'Fixing clock tree overload':
[12/21 15:55:42    729s]       skew_group CLK1/func_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]       skew_group CLK1/scan_mode: insertion delay [min=1.894, max=1.923], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:42    729s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:42    729s]   Approximately balancing paths...
[12/21 15:55:42    729s]     Added 0 buffers.
[12/21 15:55:42    729s]     Clock DAG stats after 'Approximately balancing paths':
[12/21 15:55:42    729s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:42    729s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:42    729s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:42    729s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:42    729s]       wire capacitance : top=0.000pF, trunk=0.244pF, leaf=2.030pF, total=2.274pF
[12/21 15:55:42    729s]       wire lengths     : top=0.000um, trunk=1543.140um, leaf=11289.283um, total=12832.423um
[12/21 15:55:42    729s]       hp wire lengths  : top=0.000um, trunk=1325.095um, leaf=3140.745um, total=4465.840um
[12/21 15:55:42    729s]     Clock DAG net violations after 'Approximately balancing paths':
[12/21 15:55:42    729s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:42    729s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/21 15:55:42    729s]       Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:42    729s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:42    729s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/21 15:55:42    729s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:42    729s]      Logics: PDIDGZ: 1 
[12/21 15:55:42    729s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/21 15:55:42    729s]       skew_group CLK1/func_mode: insertion delay [min=1.894, max=1.923, avg=1.912, sd=0.006], skew [0.030 vs 0.143], 100% {1.894, 1.923} (wid=-0.002 ws=0.020) (gid=1.931 gs=0.023)
[12/21 15:55:42    729s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:42    729s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:42    729s]     Skew group summary after 'Approximately balancing paths':
[12/21 15:55:42    729s]       skew_group CLK1/func_mode: insertion delay [min=1.894, max=1.923, avg=1.912, sd=0.006], skew [0.030 vs 0.143], 100% {1.894, 1.923} (wid=-0.002 ws=0.020) (gid=1.931 gs=0.023)
[12/21 15:55:42    729s]       skew_group CLK1/scan_mode: insertion delay [min=1.894, max=1.923, avg=1.912, sd=0.006], skew [0.030 vs 0.143], 100% {1.894, 1.923} (wid=-0.002 ws=0.020) (gid=1.931 gs=0.023)
[12/21 15:55:42    729s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:42    729s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:42    729s]   Stage::Balancing done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/21 15:55:42    729s]   Stage::Polishing...
[12/21 15:55:42    729s]   Merging balancing drivers for power...
[12/21 15:55:42    729s]     Tried: 25 Succeeded: 0
[12/21 15:55:42    729s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 15:55:42    729s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 15:55:42    729s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 15:55:42    729s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:42    729s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/21 15:55:42    729s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:42    729s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:42    729s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:42    729s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:42    729s]       wire capacitance : top=0.000pF, trunk=0.244pF, leaf=2.030pF, total=2.274pF
[12/21 15:55:42    729s]       wire lengths     : top=0.000um, trunk=1543.140um, leaf=11289.283um, total=12832.423um
[12/21 15:55:42    729s]       hp wire lengths  : top=0.000um, trunk=1325.095um, leaf=3140.745um, total=4465.840um
[12/21 15:55:42    729s]     Clock DAG net violations after 'Merging balancing drivers for power':
[12/21 15:55:42    729s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:42    729s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/21 15:55:42    729s]       Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:42    729s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:42    729s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/21 15:55:42    729s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:42    729s]      Logics: PDIDGZ: 1 
[12/21 15:55:42    729s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/21 15:55:42    729s]       skew_group CLK1/func_mode: insertion delay [min=1.893, max=1.922], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:42    729s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:42    729s]     Skew group summary after 'Merging balancing drivers for power':
[12/21 15:55:42    729s]       skew_group CLK1/func_mode: insertion delay [min=1.893, max=1.922], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]       skew_group CLK1/scan_mode: insertion delay [min=1.893, max=1.922], skew [0.030 vs 0.143]
[12/21 15:55:42    729s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:42    729s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:42    729s]   Improving clock skew...
[12/21 15:55:42    730s]     Clock DAG stats after 'Improving clock skew':
[12/21 15:55:42    730s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:42    730s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:42    730s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:42    730s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:42    730s]       wire capacitance : top=0.000pF, trunk=0.244pF, leaf=2.030pF, total=2.274pF
[12/21 15:55:42    730s]       wire lengths     : top=0.000um, trunk=1543.140um, leaf=11289.283um, total=12832.423um
[12/21 15:55:42    730s]       hp wire lengths  : top=0.000um, trunk=1325.095um, leaf=3140.745um, total=4465.840um
[12/21 15:55:42    730s]     Clock DAG net violations after 'Improving clock skew':
[12/21 15:55:42    730s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:42    730s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/21 15:55:42    730s]       Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:42    730s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.006ns min=0.179ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:42    730s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/21 15:55:42    730s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:42    730s]      Logics: PDIDGZ: 1 
[12/21 15:55:42    730s]     Primary reporting skew groups after 'Improving clock skew':
[12/21 15:55:42    730s]       skew_group CLK1/func_mode: insertion delay [min=1.893, max=1.922, avg=1.911, sd=0.006], skew [0.030 vs 0.143], 100% {1.893, 1.922} (wid=-0.002 ws=0.020) (gid=1.930 gs=0.022)
[12/21 15:55:42    730s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:42    730s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:42    730s]     Skew group summary after 'Improving clock skew':
[12/21 15:55:42    730s]       skew_group CLK1/func_mode: insertion delay [min=1.893, max=1.922, avg=1.911, sd=0.006], skew [0.030 vs 0.143], 100% {1.893, 1.922} (wid=-0.002 ws=0.020) (gid=1.930 gs=0.022)
[12/21 15:55:42    730s]       skew_group CLK1/scan_mode: insertion delay [min=1.893, max=1.922, avg=1.911, sd=0.006], skew [0.030 vs 0.143], 100% {1.893, 1.922} (wid=-0.002 ws=0.020) (gid=1.930 gs=0.022)
[12/21 15:55:42    730s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:42    730s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:42    730s]   Moving gates to reduce wire capacitance...
[12/21 15:55:42    730s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/21 15:55:42    730s]     Iteration 1...
[12/21 15:55:42    730s]       Artificially removing short and long paths...
[12/21 15:55:42    730s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:42    730s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:42    730s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/21 15:55:42    730s]         Legalizer API calls during this step: 63 succeeded with high effort: 63 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:42    730s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/21 15:55:42    730s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/21 15:55:42    730s]         Moving gates: ...20% ...40% ...60% ...80% ...100% 
[12/21 15:55:44    732s]         Legalizer API calls during this step: 264 succeeded with high effort: 264 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:44    732s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/21 15:55:44    732s]     Iteration 1 done.
[12/21 15:55:44    732s]     Iteration 2...
[12/21 15:55:44    732s]       Artificially removing short and long paths...
[12/21 15:55:44    732s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:44    732s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:44    732s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/21 15:55:45    732s]         Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:45    732s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/21 15:55:45    732s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/21 15:55:45    732s]         Moving gates: ...20% ...40% ...60% ...80% ...100% 
[12/21 15:55:47    734s]         Legalizer API calls during this step: 264 succeeded with high effort: 264 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:47    734s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/21 15:55:47    734s]     Iteration 2 done.
[12/21 15:55:47    734s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/21 15:55:47    734s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/21 15:55:47    734s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:47    734s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:47    734s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:47    734s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:47    734s]       wire capacitance : top=0.000pF, trunk=0.250pF, leaf=2.004pF, total=2.254pF
[12/21 15:55:47    734s]       wire lengths     : top=0.000um, trunk=1583.210um, leaf=11112.251um, total=12695.461um
[12/21 15:55:47    734s]       hp wire lengths  : top=0.000um, trunk=1328.315um, leaf=3077.095um, total=4405.410um
[12/21 15:55:47    734s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[12/21 15:55:47    734s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:47    734s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/21 15:55:47    734s]       Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:47    734s]       Leaf  : target=0.234ns count=16 avg=0.186ns sd=0.005ns min=0.177ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:47    734s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/21 15:55:47    734s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:47    734s]      Logics: PDIDGZ: 1 
[12/21 15:55:47    734s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/21 15:55:47    734s]       skew_group CLK1/func_mode: insertion delay [min=1.898, max=1.924, avg=1.914, sd=0.006], skew [0.026 vs 0.143], 100% {1.898, 1.924} (wid=-0.002 ws=0.020) (gid=1.931 gs=0.022)
[12/21 15:55:47    734s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:47    734s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:47    734s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/21 15:55:47    734s]       skew_group CLK1/func_mode: insertion delay [min=1.898, max=1.924, avg=1.914, sd=0.006], skew [0.026 vs 0.143], 100% {1.898, 1.924} (wid=-0.002 ws=0.020) (gid=1.931 gs=0.022)
[12/21 15:55:47    734s]       skew_group CLK1/scan_mode: insertion delay [min=1.898, max=1.924, avg=1.914, sd=0.006], skew [0.026 vs 0.143], 100% {1.898, 1.924} (wid=-0.002 ws=0.020) (gid=1.931 gs=0.022)
[12/21 15:55:47    734s]     Legalizer API calls during this step: 651 succeeded with high effort: 651 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:47    734s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:04.6 real=0:00:04.6)
[12/21 15:55:47    734s]   Reducing clock tree power 3...
[12/21 15:55:47    734s]     Artificially removing short and long paths...
[12/21 15:55:47    734s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:47    734s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:47    734s]     Initial gate capacitance is (rise=5.983pF fall=5.983pF).
[12/21 15:55:47    734s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/21 15:55:47    734s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:47    734s]     100% 
[12/21 15:55:47    734s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/21 15:55:47    734s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:47    734s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:47    734s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:47    734s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:47    734s]       wire capacitance : top=0.000pF, trunk=0.250pF, leaf=2.004pF, total=2.254pF
[12/21 15:55:47    734s]       wire lengths     : top=0.000um, trunk=1583.210um, leaf=11112.251um, total=12695.461um
[12/21 15:55:47    734s]       hp wire lengths  : top=0.000um, trunk=1328.315um, leaf=3077.095um, total=4405.410um
[12/21 15:55:47    734s]     Clock DAG net violations after 'Reducing clock tree power 3':
[12/21 15:55:47    734s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:47    734s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/21 15:55:47    734s]       Trunk : target=0.234ns count=8 avg=0.200ns sd=0.084ns min=0.093ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:47    734s]       Leaf  : target=0.234ns count=16 avg=0.186ns sd=0.005ns min=0.177ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:47    734s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/21 15:55:47    734s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:47    734s]      Logics: PDIDGZ: 1 
[12/21 15:55:47    735s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/21 15:55:47    735s]       skew_group CLK1/func_mode: insertion delay [min=1.898, max=1.924, avg=1.914, sd=0.006], skew [0.026 vs 0.143], 100% {1.898, 1.924} (wid=-0.002 ws=0.020) (gid=1.931 gs=0.022)
[12/21 15:55:47    735s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:47    735s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:47    735s]     Skew group summary after 'Reducing clock tree power 3':
[12/21 15:55:47    735s]       skew_group CLK1/func_mode: insertion delay [min=1.898, max=1.924, avg=1.914, sd=0.006], skew [0.026 vs 0.143], 100% {1.898, 1.924} (wid=-0.002 ws=0.020) (gid=1.931 gs=0.022)
[12/21 15:55:47    735s]       skew_group CLK1/scan_mode: insertion delay [min=1.898, max=1.924, avg=1.914, sd=0.006], skew [0.026 vs 0.143], 100% {1.898, 1.924} (wid=-0.002 ws=0.020) (gid=1.931 gs=0.022)
[12/21 15:55:47    735s]     Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:47    735s]   Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/21 15:55:47    735s]   Improving insertion delay...
[12/21 15:55:47    735s]     Clock DAG stats after 'Improving insertion delay':
[12/21 15:55:47    735s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:47    735s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:47    735s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:47    735s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:47    735s]       wire capacitance : top=0.000pF, trunk=0.259pF, leaf=2.004pF, total=2.263pF
[12/21 15:55:47    735s]       wire lengths     : top=0.000um, trunk=1637.210um, leaf=11112.251um, total=12749.461um
[12/21 15:55:47    735s]       hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:55:47    735s]     Clock DAG net violations after 'Improving insertion delay':
[12/21 15:55:47    735s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:47    735s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/21 15:55:47    735s]       Trunk : target=0.234ns count=8 avg=0.205ns sd=0.085ns min=0.094ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 3 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:47    735s]       Leaf  : target=0.234ns count=16 avg=0.186ns sd=0.005ns min=0.177ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:47    735s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/21 15:55:47    735s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:47    735s]      Logics: PDIDGZ: 1 
[12/21 15:55:47    735s]     Primary reporting skew groups after 'Improving insertion delay':
[12/21 15:55:47    735s]       skew_group CLK1/func_mode: insertion delay [min=1.928, max=1.954, avg=1.944, sd=0.006], skew [0.026 vs 0.143], 100% {1.928, 1.954} (wid=-0.004 ws=0.020) (gid=1.963 gs=0.022)
[12/21 15:55:47    735s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:47    735s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:47    735s]     Skew group summary after 'Improving insertion delay':
[12/21 15:55:47    735s]       skew_group CLK1/func_mode: insertion delay [min=1.928, max=1.954, avg=1.944, sd=0.006], skew [0.026 vs 0.143], 100% {1.928, 1.954} (wid=-0.004 ws=0.020) (gid=1.963 gs=0.022)
[12/21 15:55:47    735s]       skew_group CLK1/scan_mode: insertion delay [min=1.928, max=1.954, avg=1.944, sd=0.006], skew [0.026 vs 0.143], 100% {1.928, 1.954} (wid=-0.004 ws=0.020) (gid=1.963 gs=0.022)
[12/21 15:55:47    735s]     Legalizer API calls during this step: 100 succeeded with high effort: 100 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:47    735s]   Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/21 15:55:47    735s]   Wire Opt OverFix...
[12/21 15:55:47    735s]     Wire Reduction extra effort...
[12/21 15:55:47    735s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/21 15:55:47    735s]       Artificially removing short and long paths...
[12/21 15:55:47    735s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:47    735s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:47    735s]       Global shorten wires A0...
[12/21 15:55:47    735s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:47    735s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:47    735s]       Move For Wirelength - core...
[12/21 15:55:48    736s]         Move for wirelength. considered=24, filtered=24, permitted=22, cannotCompute=0, computed=22, moveTooSmall=17, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=79, accepted=1
[12/21 15:55:48    736s]         Max accepted move=8.290um, total accepted move=8.290um, average move=8.290um
[12/21 15:55:49    736s]         Move for wirelength. considered=24, filtered=24, permitted=22, cannotCompute=0, computed=22, moveTooSmall=16, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=8, ignoredLeafDriver=0, worse=83, accepted=0
[12/21 15:55:49    736s]         Max accepted move=0.000um, total accepted move=0.000um
[12/21 15:55:49    736s]         Legalizer API calls during this step: 194 succeeded with high effort: 194 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:49    736s]       Move For Wirelength - core done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/21 15:55:49    736s]       Global shorten wires A1...
[12/21 15:55:49    736s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:49    736s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:49    736s]       Move For Wirelength - core...
[12/21 15:55:49    737s]         Move for wirelength. considered=24, filtered=24, permitted=22, cannotCompute=15, computed=7, moveTooSmall=42, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=13, accepted=0
[12/21 15:55:49    737s]         Max accepted move=0.000um, total accepted move=0.000um
[12/21 15:55:49    737s]         Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:49    737s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:49    737s]       Global shorten wires B...
[12/21 15:55:49    737s]         Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:49    737s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:49    737s]       Move For Wirelength - branch...
[12/21 15:55:49    737s]         Move for wirelength. considered=24, filtered=24, permitted=22, cannotCompute=0, computed=22, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=33, accepted=1
[12/21 15:55:49    737s]         Max accepted move=3.680um, total accepted move=3.680um, average move=3.680um
[12/21 15:55:50    737s]         Move for wirelength. considered=24, filtered=24, permitted=22, cannotCompute=20, computed=2, moveTooSmall=0, resolved=0, predictFail=60, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[12/21 15:55:50    737s]         Max accepted move=0.000um, total accepted move=0.000um
[12/21 15:55:50    737s]         Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:50    737s]       Move For Wirelength - branch done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/21 15:55:50    737s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/21 15:55:50    737s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/21 15:55:50    737s]         cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:50    737s]         cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:50    737s]         cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:50    737s]         sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:50    737s]         wire capacitance : top=0.000pF, trunk=0.258pF, leaf=2.003pF, total=2.261pF
[12/21 15:55:50    737s]         wire lengths     : top=0.000um, trunk=1633.945um, leaf=11106.236um, total=12740.181um
[12/21 15:55:50    737s]         hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:55:50    737s]       Clock DAG net violations after 'Wire Reduction extra effort':
[12/21 15:55:50    737s]         Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:50    737s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/21 15:55:50    737s]         Trunk : target=0.234ns count=8 avg=0.205ns sd=0.085ns min=0.094ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 3 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:50    737s]         Leaf  : target=0.234ns count=16 avg=0.186ns sd=0.005ns min=0.177ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:50    737s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/21 15:55:50    737s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:50    737s]        Logics: PDIDGZ: 1 
[12/21 15:55:50    737s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/21 15:55:50    737s]         skew_group CLK1/func_mode: insertion delay [min=1.928, max=1.954, avg=1.944, sd=0.006], skew [0.026 vs 0.143], 100% {1.928, 1.954} (wid=-0.004 ws=0.020) (gid=1.963 gs=0.022)
[12/21 15:55:50    737s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:50    737s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:50    737s]       Skew group summary after 'Wire Reduction extra effort':
[12/21 15:55:50    737s]         skew_group CLK1/func_mode: insertion delay [min=1.928, max=1.954, avg=1.944, sd=0.006], skew [0.026 vs 0.143], 100% {1.928, 1.954} (wid=-0.004 ws=0.020) (gid=1.963 gs=0.022)
[12/21 15:55:50    737s]         skew_group CLK1/scan_mode: insertion delay [min=1.928, max=1.954, avg=1.944, sd=0.006], skew [0.026 vs 0.143], 100% {1.928, 1.954} (wid=-0.004 ws=0.020) (gid=1.963 gs=0.022)
[12/21 15:55:50    737s]       Legalizer API calls during this step: 343 succeeded with high effort: 343 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:50    737s]     Wire Reduction extra effort done. (took cpu=0:00:02.4 real=0:00:02.4)
[12/21 15:55:50    737s]     Optimizing orientation...
[12/21 15:55:50    737s]     FlipOpt...
[12/21 15:55:50    737s]     Disconnecting clock tree from netlist...
[12/21 15:55:50    737s]     Disconnecting clock tree from netlist done.
[12/21 15:55:50    737s]     Performing Single Threaded FlipOpt
[12/21 15:55:50    737s]     Optimizing orientation on clock cells...
[12/21 15:55:50    737s]       Orientation Wirelength Optimization: Attempted = 25 , Succeeded = 4 , Constraints Broken = 18 , CannotMove = 3 , Illegal = 0 , Other = 0
[12/21 15:55:50    737s]     Optimizing orientation on clock cells done.
[12/21 15:55:50    737s]     Resynthesising clock tree into netlist...
[12/21 15:55:50    737s]       Reset timing graph...
[12/21 15:55:50    737s] Ignoring AAE DB Resetting ...
[12/21 15:55:50    737s]       Reset timing graph done.
[12/21 15:55:50    737s]     Resynthesising clock tree into netlist done.
[12/21 15:55:50    737s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:50    737s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:50    737s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 15:55:50    737s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 15:55:50    737s] End AAE Lib Interpolated Model. (MEM=1702.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:55:50    737s]     Clock DAG stats after 'Wire Opt OverFix':
[12/21 15:55:50    737s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:50    737s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:50    737s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:50    737s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:50    737s]       wire capacitance : top=0.000pF, trunk=0.254pF, leaf=2.002pF, total=2.256pF
[12/21 15:55:50    737s]       wire lengths     : top=0.000um, trunk=1610.530um, leaf=11097.130um, total=12707.660um
[12/21 15:55:50    737s]       hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:55:50    737s]     Clock DAG net violations after 'Wire Opt OverFix':
[12/21 15:55:50    737s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:50    737s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/21 15:55:50    737s]       Trunk : target=0.234ns count=8 avg=0.204ns sd=0.086ns min=0.094ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 3 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:50    737s]       Leaf  : target=0.234ns count=16 avg=0.186ns sd=0.005ns min=0.177ns max=0.198ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:50    737s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/21 15:55:50    737s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:50    737s]      Logics: PDIDGZ: 1 
[12/21 15:55:50    737s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/21 15:55:50    737s]       skew_group CLK1/func_mode: insertion delay [min=1.918, max=1.943, avg=1.934, sd=0.006], skew [0.026 vs 0.143], 100% {1.918, 1.943} (wid=-0.006 ws=0.018) (gid=1.954 gs=0.022)
[12/21 15:55:50    737s]       min path sink: DCT/bdeg/ACC1/adder1/PostS1_reg_1_/CK
[12/21 15:55:50    737s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG3_S11/CK
[12/21 15:55:50    737s]     Skew group summary after 'Wire Opt OverFix':
[12/21 15:55:50    737s]       skew_group CLK1/func_mode: insertion delay [min=1.918, max=1.943, avg=1.934, sd=0.006], skew [0.026 vs 0.143], 100% {1.918, 1.943} (wid=-0.006 ws=0.018) (gid=1.954 gs=0.022)
[12/21 15:55:50    737s]       skew_group CLK1/scan_mode: insertion delay [min=1.918, max=1.943, avg=1.934, sd=0.006], skew [0.026 vs 0.143], 100% {1.918, 1.943} (wid=-0.006 ws=0.018) (gid=1.954 gs=0.022)
[12/21 15:55:50    737s]     Legalizer API calls during this step: 343 succeeded with high effort: 343 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:50    737s]   Wire Opt OverFix done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/21 15:55:50    737s]   Total capacitance is (rise=8.239pF fall=8.239pF), of which (rise=2.256pF fall=2.256pF) is wire, and (rise=5.983pF fall=5.983pF) is gate.
[12/21 15:55:50    737s]   Stage::Polishing done. (took cpu=0:00:08.0 real=0:00:08.0)
[12/21 15:55:50    737s]   Stage::Updating netlist...
[12/21 15:55:50    737s]   Reset timing graph...
[12/21 15:55:50    737s] Ignoring AAE DB Resetting ...
[12/21 15:55:50    737s]   Reset timing graph done.
[12/21 15:55:50    737s]   Setting non-default rules before calling refine place.
[12/21 15:55:50    737s]   Leaving CCOpt scope - ClockRefiner...
[12/21 15:55:50    737s] Assigned high priority to 22 instances.
[12/21 15:55:50    737s]   Performing Clock Only Refine Place.
[12/21 15:55:50    737s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/21 15:55:50    737s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1702.4M
[12/21 15:55:50    737s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1702.4M
[12/21 15:55:50    737s] #spOpts: N=130 mergeVia=F 
[12/21 15:55:50    737s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1702.4M
[12/21 15:55:50    737s] Info: 22 insts are soft-fixed.
[12/21 15:55:50    737s] OPERPROF:       Starting CMU at level 4, MEM:1702.4M
[12/21 15:55:50    737s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1702.4M
[12/21 15:55:50    737s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:1702.4M
[12/21 15:55:50    737s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1702.4MB).
[12/21 15:55:50    737s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.034, MEM:1702.4M
[12/21 15:55:50    737s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.034, MEM:1702.4M
[12/21 15:55:50    737s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.11
[12/21 15:55:50    737s] OPERPROF: Starting RefinePlace at level 1, MEM:1702.4M
[12/21 15:55:50    737s] *** Starting refinePlace (0:12:18 mem=1702.4M) ***
[12/21 15:55:50    737s] Total net bbox length = 1.772e+05 (8.366e+04 9.357e+04) (ext = 5.181e+03)
[12/21 15:55:50    737s] Info: 22 insts are soft-fixed.
[12/21 15:55:50    737s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:55:50    737s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:55:50    737s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1702.4M
[12/21 15:55:50    737s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1702.4M
[12/21 15:55:50    737s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1702.4M
[12/21 15:55:50    737s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1702.4M
[12/21 15:55:50    737s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1702.4M
[12/21 15:55:50    737s] Starting refinePlace ...
[12/21 15:55:50    737s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:55:50    737s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1702.4MB
[12/21 15:55:50    737s] Statistics of distance of Instance movement in refine placement:
[12/21 15:55:50    737s]   maximum (X+Y) =         0.00 um
[12/21 15:55:50    737s]   mean    (X+Y) =         0.00 um
[12/21 15:55:50    737s] Summary Report:
[12/21 15:55:50    737s] Instances move: 0 (out of 4620 movable)
[12/21 15:55:50    737s] Instances flipped: 0
[12/21 15:55:50    737s] Mean displacement: 0.00 um
[12/21 15:55:50    737s] Max displacement: 0.00 um 
[12/21 15:55:50    737s] Total instances moved : 0
[12/21 15:55:50    737s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.004, MEM:1702.4M
[12/21 15:55:50    737s] Total net bbox length = 1.772e+05 (8.366e+04 9.357e+04) (ext = 5.181e+03)
[12/21 15:55:50    737s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1702.4MB
[12/21 15:55:50    737s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1702.4MB) @(0:12:18 - 0:12:18).
[12/21 15:55:50    737s] *** Finished refinePlace (0:12:18 mem=1702.4M) ***
[12/21 15:55:50    737s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.11
[12/21 15:55:50    737s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.026, MEM:1702.4M
[12/21 15:55:50    737s]   ClockRefiner summary
[12/21 15:55:50    737s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1598).
[12/21 15:55:50    737s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 23).
[12/21 15:55:50    737s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1575).
[12/21 15:55:50    737s] Revert refine place priority changes on 0 instances.
[12/21 15:55:50    737s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:50    737s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:50    737s]   CCOpt::Phase::Implementation done. (took cpu=0:00:11.8 real=0:00:11.8)
[12/21 15:55:50    737s]   CCOpt::Phase::eGRPC...
[12/21 15:55:50    737s]   eGR Post Conditioning loop iteration 0...
[12/21 15:55:50    737s]     Clock implementation routing...
[12/21 15:55:50    737s]       Leaving CCOpt scope - Routing Tools...
[12/21 15:55:50    737s] Net route status summary:
[12/21 15:55:50    737s]   Clock:        24 (unrouted=24, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:55:50    737s]   Non-clock: 15614 (unrouted=9558, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9527, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:55:50    738s]       Routing using eGR only...
[12/21 15:55:50    738s]         Early Global Route - eGR only step...
[12/21 15:55:50    738s] (ccopt eGR): There are 24 nets for routing of which 23 have one or more fixed wires.
[12/21 15:55:50    738s] (ccopt eGR): Start to route 24 all nets
[12/21 15:55:50    738s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Loading and Dumping File ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Reading DB...
[12/21 15:55:50    738s] (I)       Read data from FE... (mem=1702.4M)
[12/21 15:55:50    738s] (I)       Read nodes and places... (mem=1702.4M)
[12/21 15:55:50    738s] (I)       Done Read nodes and places (cpu=0.000s, mem=1702.4M)
[12/21 15:55:50    738s] (I)       Read nets... (mem=1702.4M)
[12/21 15:55:50    738s] (I)       Done Read nets (cpu=0.030s, mem=1702.4M)
[12/21 15:55:50    738s] (I)       Done Read data from FE (cpu=0.030s, mem=1702.4M)
[12/21 15:55:50    738s] (I)       before initializing RouteDB syMemory usage = 1702.4 MB
[12/21 15:55:50    738s] (I)       == Non-default Options ==
[12/21 15:55:50    738s] (I)       Clean congestion better                            : true
[12/21 15:55:50    738s] (I)       Estimate vias on DPT layer                         : true
[12/21 15:55:50    738s] (I)       Clean congestion layer assignment rounds           : 3
[12/21 15:55:50    738s] (I)       Layer constraints as soft constraints              : true
[12/21 15:55:50    738s] (I)       Soft top layer                                     : true
[12/21 15:55:50    738s] (I)       Skip prospective layer relax nets                  : true
[12/21 15:55:50    738s] (I)       Better NDR handling                                : true
[12/21 15:55:50    738s] (I)       Improved NDR modeling in LA                        : true
[12/21 15:55:50    738s] (I)       Routing cost fix for NDR handling                  : true
[12/21 15:55:50    738s] (I)       Update initial WL after Phase 1a                   : true
[12/21 15:55:50    738s] (I)       Block tracks for preroutes                         : true
[12/21 15:55:50    738s] (I)       Assign IRoute by net group key                     : true
[12/21 15:55:50    738s] (I)       Block unroutable channels                          : true
[12/21 15:55:50    738s] (I)       Block unroutable channel fix                       : true
[12/21 15:55:50    738s] (I)       Block unroutable channels 3D                       : true
[12/21 15:55:50    738s] (I)       Bound layer relaxed segment wl                     : true
[12/21 15:55:50    738s] (I)       Bound layer relaxed segment wl fix                 : true
[12/21 15:55:50    738s] (I)       Blocked pin reach length threshold                 : 2
[12/21 15:55:50    738s] (I)       Check blockage within NDR space in TA              : true
[12/21 15:55:50    738s] (I)       Handle EOL spacing                                 : true
[12/21 15:55:50    738s] (I)       Merge PG vias by gap                               : true
[12/21 15:55:50    738s] (I)       Maximum routing layer                              : 8
[12/21 15:55:50    738s] (I)       Route selected nets only                           : true
[12/21 15:55:50    738s] (I)       Refine MST                                         : true
[12/21 15:55:50    738s] (I)       Honor PRL                                          : true
[12/21 15:55:50    738s] (I)       Strong congestion aware                            : true
[12/21 15:55:50    738s] (I)       Improved initial location for IRoutes              : true
[12/21 15:55:50    738s] (I)       Multi panel TA                                     : true
[12/21 15:55:50    738s] (I)       Penalize wire overlap                              : true
[12/21 15:55:50    738s] (I)       Expand small instance blockage                     : true
[12/21 15:55:50    738s] (I)       Reduce via in TA                                   : true
[12/21 15:55:50    738s] (I)       SS-aware routing                                   : true
[12/21 15:55:50    738s] (I)       Improve tree edge sharing                          : true
[12/21 15:55:50    738s] (I)       Improve 2D via estimation                          : true
[12/21 15:55:50    738s] (I)       Refine Steiner tree                                : true
[12/21 15:55:50    738s] (I)       Build spine tree                                   : true
[12/21 15:55:50    738s] (I)       Model pass through capacity                        : true
[12/21 15:55:50    738s] (I)       Extend blockages by a half GCell                   : true
[12/21 15:55:50    738s] (I)       Consider pin shapes                                : true
[12/21 15:55:50    738s] (I)       Consider pin shapes for all nodes                  : true
[12/21 15:55:50    738s] (I)       Consider NR APA                                    : true
[12/21 15:55:50    738s] (I)       Consider IO pin shape                              : true
[12/21 15:55:50    738s] (I)       Fix pin connection bug                             : true
[12/21 15:55:50    738s] (I)       Consider layer RC for local wires                  : true
[12/21 15:55:50    738s] (I)       LA-aware pin escape length                         : 2
[12/21 15:55:50    738s] (I)       Split for must join                                : true
[12/21 15:55:50    738s] (I)       Routing effort level                               : 10000
[12/21 15:55:50    738s] (I)       Special modeling for N7                            : 0
[12/21 15:55:50    738s] (I)       Special modeling for N6                            : 0
[12/21 15:55:50    738s] (I)       Special modeling for N3                            : 0
[12/21 15:55:50    738s] (I)       Special modeling for N5 v6                         : 0
[12/21 15:55:50    738s] (I)       Special settings for S3                            : 0
[12/21 15:55:50    738s] (I)       Special settings for S4                            : 0
[12/21 15:55:50    738s] (I)       Special settings for S5 v2                         : 0
[12/21 15:55:50    738s] (I)       Special settings for S7                            : 0
[12/21 15:55:50    738s] (I)       Special settings for S8                            : 0
[12/21 15:55:50    738s] (I)       Prefer layer length threshold                      : 8
[12/21 15:55:50    738s] (I)       Overflow penalty cost                              : 10
[12/21 15:55:50    738s] (I)       A-star cost                                        : 0.300000
[12/21 15:55:50    738s] (I)       Misalignment cost                                  : 10.000000
[12/21 15:55:50    738s] (I)       Threshold for short IRoute                         : 6
[12/21 15:55:50    738s] (I)       Via cost during post routing                       : 1.000000
[12/21 15:55:50    738s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/21 15:55:50    738s] (I)       Source-to-sink ratio                               : 0.300000
[12/21 15:55:50    738s] (I)       Scenic ratio bound                                 : 3.000000
[12/21 15:55:50    738s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/21 15:55:50    738s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/21 15:55:50    738s] (I)       PG-aware similar topology routing                  : true
[12/21 15:55:50    738s] (I)       Maze routing via cost fix                          : true
[12/21 15:55:50    738s] (I)       Apply PRL on PG terms                              : true
[12/21 15:55:50    738s] (I)       Apply PRL on obs objects                           : true
[12/21 15:55:50    738s] (I)       Handle range-type spacing rules                    : true
[12/21 15:55:50    738s] (I)       PG gap threshold multiplier                        : 10.000000
[12/21 15:55:50    738s] (I)       Parallel spacing query fix                         : true
[12/21 15:55:50    738s] (I)       Force source to root IR                            : true
[12/21 15:55:50    738s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/21 15:55:50    738s] (I)       Do not relax to DPT layer                          : true
[12/21 15:55:50    738s] (I)       No DPT in post routing                             : true
[12/21 15:55:50    738s] (I)       Modeling PG via merging fix                        : true
[12/21 15:55:50    738s] (I)       Shield aware TA                                    : true
[12/21 15:55:50    738s] (I)       Strong shield aware TA                             : true
[12/21 15:55:50    738s] (I)       Overflow calculation fix in LA                     : true
[12/21 15:55:50    738s] (I)       Post routing fix                                   : true
[12/21 15:55:50    738s] (I)       Strong post routing                                : true
[12/21 15:55:50    738s] (I)       NDR via pillar fix                                 : true
[12/21 15:55:50    738s] (I)       Violation on path threshold                        : 1
[12/21 15:55:50    738s] (I)       Pass through capacity modeling                     : true
[12/21 15:55:50    738s] (I)       Select the non-relaxed segments in post routing stage : true
[12/21 15:55:50    738s] (I)       Avoid high resistance layers                       : true
[12/21 15:55:50    738s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:55:50    738s] (I)       Use row-based GCell size
[12/21 15:55:50    738s] (I)       GCell unit size  : 7380
[12/21 15:55:50    738s] (I)       GCell multiplier : 1
[12/21 15:55:50    738s] (I)       build grid graph
[12/21 15:55:50    738s] (I)       build grid graph start
[12/21 15:55:50    738s] [NR-eGR] Track table information for default rule: 
[12/21 15:55:50    738s] [NR-eGR] METAL1 has no routable track
[12/21 15:55:50    738s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:55:50    738s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:55:50    738s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:55:50    738s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:55:50    738s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:55:50    738s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:55:50    738s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:55:50    738s] (I)       build grid graph end
[12/21 15:55:50    738s] (I)       ===========================================================================
[12/21 15:55:50    738s] (I)       == Report All Rule Vias ==
[12/21 15:55:50    738s] (I)       ===========================================================================
[12/21 15:55:50    738s] (I)        Via Rule : (Default)
[12/21 15:55:50    738s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:55:50    738s] (I)       ---------------------------------------------------------------------------
[12/21 15:55:50    738s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:55:50    738s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:55:50    738s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:55:50    738s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:55:50    738s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:55:50    738s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:55:50    738s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:55:50    738s] (I)       ===========================================================================
[12/21 15:55:50    738s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Num PG vias on layer 2 : 1831
[12/21 15:55:50    738s] (I)       Num PG vias on layer 3 : 1256
[12/21 15:55:50    738s] (I)       Num PG vias on layer 4 : 709
[12/21 15:55:50    738s] (I)       Num PG vias on layer 5 : 132
[12/21 15:55:50    738s] (I)       Num PG vias on layer 6 : 0
[12/21 15:55:50    738s] (I)       Num PG vias on layer 7 : 0
[12/21 15:55:50    738s] (I)       Num PG vias on layer 8 : 0
[12/21 15:55:50    738s] [NR-eGR] Read 4004 PG shapes
[12/21 15:55:50    738s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:55:50    738s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:55:50    738s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:55:50    738s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:55:50    738s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:55:50    738s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:55:50    738s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:55:50    738s] (I)       readDataFromPlaceDB
[12/21 15:55:50    738s] (I)       Read net information..
[12/21 15:55:50    738s] [NR-eGR] Read numTotalNets=6111  numIgnoredNets=6087
[12/21 15:55:50    738s] (I)       Read testcase time = 0.000 seconds
[12/21 15:55:50    738s] 
[12/21 15:55:50    738s] [NR-eGR] Connected 0 must-join pins/ports
[12/21 15:55:50    738s] (I)       early_global_route_priority property id does not exist.
[12/21 15:55:50    738s] (I)       Start initializing grid graph
[12/21 15:55:50    738s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:55:50    738s] (I)       End initializing grid graph
[12/21 15:55:50    738s] (I)       Model blockages into capacity
[12/21 15:55:50    738s] (I)       Read Num Blocks=8543  Num Prerouted Wires=0  Num CS=0
[12/21 15:55:50    738s] (I)       Started Modeling ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Layer 1 (V) : #blockages 1578 : #preroutes 0
[12/21 15:55:50    738s] (I)       Layer 2 (H) : #blockages 2008 : #preroutes 0
[12/21 15:55:50    738s] (I)       Layer 3 (V) : #blockages 1111 : #preroutes 0
[12/21 15:55:50    738s] (I)       Layer 4 (H) : #blockages 1068 : #preroutes 0
[12/21 15:55:50    738s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:55:50    738s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:55:50    738s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:55:50    738s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       -- layer congestion ratio --
[12/21 15:55:50    738s] (I)       Layer 1 : 0.100000
[12/21 15:55:50    738s] (I)       Layer 2 : 0.700000
[12/21 15:55:50    738s] (I)       Layer 3 : 0.700000
[12/21 15:55:50    738s] (I)       Layer 4 : 1.000000
[12/21 15:55:50    738s] (I)       Layer 5 : 1.000000
[12/21 15:55:50    738s] (I)       Layer 6 : 1.000000
[12/21 15:55:50    738s] (I)       Layer 7 : 1.000000
[12/21 15:55:50    738s] (I)       Layer 8 : 1.000000
[12/21 15:55:50    738s] (I)       ----------------------------
[12/21 15:55:50    738s] (I)       Moved 2 terms for better access 
[12/21 15:55:50    738s] (I)       Number of ignored nets = 0
[12/21 15:55:50    738s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:55:50    738s] (I)       Number of clock nets = 24.  Ignored: No
[12/21 15:55:50    738s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:55:50    738s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:55:50    738s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:55:50    738s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:55:50    738s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:55:50    738s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:55:50    738s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:55:50    738s] [NR-eGR] There are 23 clock nets ( 23 with NDR ).
[12/21 15:55:50    738s] (I)       Before initializing Early Global Route syMemory usage = 1702.4 MB
[12/21 15:55:50    738s] (I)       Ndr track 0 does not exist
[12/21 15:55:50    738s] (I)       Ndr track 0 does not exist
[12/21 15:55:50    738s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:55:50    738s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:55:50    738s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:55:50    738s] (I)       Site width          :   920  (dbu)
[12/21 15:55:50    738s] (I)       Row height          :  7380  (dbu)
[12/21 15:55:50    738s] (I)       GCell width         :  7380  (dbu)
[12/21 15:55:50    738s] (I)       GCell height        :  7380  (dbu)
[12/21 15:55:50    738s] (I)       Grid                :   287   287     8
[12/21 15:55:50    738s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:55:50    738s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:55:50    738s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:55:50    738s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:55:50    738s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:55:50    738s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:55:50    738s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:55:50    738s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:55:50    738s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:55:50    738s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:55:50    738s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:55:50    738s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:55:50    738s] (I)       --------------------------------------------------------
[12/21 15:55:50    738s] 
[12/21 15:55:50    738s] [NR-eGR] ============ Routing rule table ============
[12/21 15:55:50    738s] [NR-eGR] Rule id: 0  Nets: 23 
[12/21 15:55:50    738s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 15:55:50    738s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 15:55:50    738s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 15:55:50    738s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:50    738s] [NR-eGR] Rule id: 1  Nets: 0 
[12/21 15:55:50    738s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:55:50    738s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:55:50    738s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:50    738s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:50    738s] [NR-eGR] ========================================
[12/21 15:55:50    738s] [NR-eGR] 
[12/21 15:55:50    738s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:55:50    738s] (I)       blocked tracks on layer2 : = 538491 / 660674 (81.51%)
[12/21 15:55:50    738s] (I)       blocked tracks on layer3 : = 600399 / 741034 (81.02%)
[12/21 15:55:50    738s] (I)       blocked tracks on layer4 : = 484818 / 660674 (73.38%)
[12/21 15:55:50    738s] (I)       blocked tracks on layer5 : = 547999 / 741034 (73.95%)
[12/21 15:55:50    738s] (I)       blocked tracks on layer6 : = 473866 / 660674 (71.72%)
[12/21 15:55:50    738s] (I)       blocked tracks on layer7 : = 531578 / 741034 (71.73%)
[12/21 15:55:50    738s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:55:50    738s] (I)       After initializing Early Global Route syMemory usage = 1702.4 MB
[12/21 15:55:50    738s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Reset routing kernel
[12/21 15:55:50    738s] (I)       Started Global Routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       ============= Initialization =============
[12/21 15:55:50    738s] (I)       totalPins=1621  totalGlobalPin=1621 (100.00%)
[12/21 15:55:50    738s] (I)       Started Net group 1 ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Build MST ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Generate topology with single threads
[12/21 15:55:50    738s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       total 2D Cap : 321610 = (143565 H, 178045 V)
[12/21 15:55:50    738s] [NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1a Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1a ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Pattern routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[12/21 15:55:50    738s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3327 = (1457 H, 1870 V) = (1.01% H, 1.05% V) = (5.376e+03um H, 6.900e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1b Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1b ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Monotonic routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3327 = (1457 H, 1870 V) = (1.01% H, 1.05% V) = (5.376e+03um H, 6.900e+03um V)
[12/21 15:55:50    738s] (I)       Overflow of layer group 1: 0.00% H + 0.13% V. EstWL: 1.227663e+04um
[12/21 15:55:50    738s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1c Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1c ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Two level routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Level2 Grid: 58 x 58
[12/21 15:55:50    738s] (I)       Started Two Level Routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3327 = (1457 H, 1870 V) = (1.01% H, 1.05% V) = (5.376e+03um H, 6.900e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1d Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1d ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Detoured routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3350 = (1478 H, 1872 V) = (1.03% H, 1.05% V) = (5.454e+03um H, 6.908e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1e Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1e ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Route legalization ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3350 = (1478 H, 1872 V) = (1.03% H, 1.05% V) = (5.454e+03um H, 6.908e+03um V)
[12/21 15:55:50    738s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.236150e+04um
[12/21 15:55:50    738s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1f Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1f ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Congestion clean ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3348 = (1477 H, 1871 V) = (1.03% H, 1.05% V) = (5.450e+03um H, 6.904e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1g Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1g ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Post Routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 1667 = (702 H, 965 V) = (0.49% H, 0.54% V) = (2.590e+03um H, 3.561e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       numNets=23  numFullyRipUpNets=12  numPartialRipUpNets=12 routedWL=1122
[12/21 15:55:50    738s] [NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1h Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1h ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Post Routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 1122 = (476 H, 646 V) = (0.33% H, 0.36% V) = (1.756e+03um H, 2.384e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Layer assignment ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Running layer assignment with 1 threads
[12/21 15:55:50    738s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Net group 2 ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Build MST ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Generate topology with single threads
[12/21 15:55:50    738s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       total 2D Cap : 707613 = (339190 H, 368423 V)
[12/21 15:55:50    738s] [NR-eGR] Layer group 2: route 12 net(s) in layer range [3, 6]
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1a Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1a ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Pattern routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1b Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1b ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:50    738s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.223973e+04um
[12/21 15:55:50    738s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1c Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1c ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1d Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1d ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1e Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1e ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Route legalization ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:50    738s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.223973e+04um
[12/21 15:55:50    738s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1f Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1f ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1g Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1g ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Post Routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 2766 = (1218 H, 1548 V) = (0.36% H, 0.42% V) = (4.494e+03um H, 5.712e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       numNets=12  numFullyRipUpNets=7  numPartialRipUpNets=7 routedWL=913
[12/21 15:55:50    738s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 8]
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1h Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1h ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Post Routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 2039 = (920 H, 1119 V) = (0.27% H, 0.30% V) = (3.395e+03um H, 4.129e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Layer assignment ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Running layer assignment with 1 threads
[12/21 15:55:50    738s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Net group 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Net group 3 ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Build MST ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Generate topology with single threads
[12/21 15:55:50    738s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       total 2D Cap : 995933 = (551657 H, 444276 V)
[12/21 15:55:50    738s] [NR-eGR] Layer group 3: route 7 net(s) in layer range [3, 8]
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1a Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1a ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Pattern routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1b Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1b ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:50    738s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.223604e+04um
[12/21 15:55:50    738s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1c Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1c ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1d Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1d ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1e Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1e ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Route legalization ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:50    738s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.223604e+04um
[12/21 15:55:50    738s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1f Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1f ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1g Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1g ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Post Routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 2770 = (1223 H, 1547 V) = (0.22% H, 0.35% V) = (4.513e+03um H, 5.708e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       numNets=7  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=731
[12/21 15:55:50    738s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 8]
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1h Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1h ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Post Routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 2775 = (1230 H, 1545 V) = (0.22% H, 0.35% V) = (4.539e+03um H, 5.701e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Layer assignment ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Running layer assignment with 1 threads
[12/21 15:55:50    738s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Net group 4 ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Build MST ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Generate topology with single threads
[12/21 15:55:50    738s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       total 2D Cap : 1120696 = (551657 H, 569039 V)
[12/21 15:55:50    738s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [2, 8]
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1a Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1a ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Pattern routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[12/21 15:55:50    738s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1b Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1b ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Monotonic routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:50    738s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.420281e+04um
[12/21 15:55:50    738s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1c Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1c ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Two level routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Level2 Grid: 58 x 58
[12/21 15:55:50    738s] (I)       Started Two Level Routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1d Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1d ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Detoured routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1e Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1e ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Route legalization ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:50    738s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.420281e+04um
[12/21 15:55:50    738s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1f Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1f ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Congestion clean ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1g Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1g ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Post Routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] (I)       ============  Phase 1h Route ============
[12/21 15:55:50    738s] (I)       Started Phase 1h ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Post Routing ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Usage: 3849 = (1700 H, 2149 V) = (0.31% H, 0.38% V) = (6.273e+03um H, 7.930e+03um V)
[12/21 15:55:50    738s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Layer assignment ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Running layer assignment with 1 threads
[12/21 15:55:50    738s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Net group 4 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       
[12/21 15:55:50    738s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:55:50    738s] [NR-eGR]                        OverCon            
[12/21 15:55:50    738s] [NR-eGR]                         #Gcell     %Gcell
[12/21 15:55:50    738s] [NR-eGR]       Layer                (2)    OverCon 
[12/21 15:55:50    738s] [NR-eGR] ----------------------------------------------
[12/21 15:55:50    738s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:50    738s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:50    738s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:50    738s] [NR-eGR]  METAL4  (4)        11( 0.05%)   ( 0.05%) 
[12/21 15:55:50    738s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:50    738s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:50    738s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:50    738s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:50    738s] [NR-eGR] ----------------------------------------------
[12/21 15:55:50    738s] [NR-eGR] Total               11( 0.01%)   ( 0.01%) 
[12/21 15:55:50    738s] [NR-eGR] 
[12/21 15:55:50    738s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       total 2D Cap : 1122792 = (552822 H, 569970 V)
[12/21 15:55:50    738s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/21 15:55:50    738s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/21 15:55:50    738s] (I)       ============= track Assignment ============
[12/21 15:55:50    738s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Started Track Assignment ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 15:55:50    738s] (I)       Running track assignment with 1 threads
[12/21 15:55:50    738s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] (I)       Run Multi-thread track assignment
[12/21 15:55:50    738s] (I)       Finished Track Assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] [NR-eGR] Started Export DB wires ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] [NR-eGR] Started Export all nets ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] [NR-eGR] Started Set wire vias ( Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.40 MB )
[12/21 15:55:50    738s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:50    738s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20984
[12/21 15:55:50    738s] [NR-eGR] METAL2  (2V) length: 7.020006e+04um, number of vias: 29959
[12/21 15:55:50    738s] [NR-eGR] METAL3  (3H) length: 8.195351e+04um, number of vias: 3096
[12/21 15:55:50    738s] [NR-eGR] METAL4  (4V) length: 3.454440e+04um, number of vias: 572
[12/21 15:55:50    738s] [NR-eGR] METAL5  (5H) length: 1.312484e+04um, number of vias: 139
[12/21 15:55:50    738s] [NR-eGR] METAL6  (6V) length: 4.164505e+03um, number of vias: 43
[12/21 15:55:50    738s] [NR-eGR] METAL7  (7H) length: 2.338255e+03um, number of vias: 43
[12/21 15:55:50    738s] [NR-eGR] METAL8  (8V) length: 9.266200e+02um, number of vias: 0
[12/21 15:55:50    738s] [NR-eGR] Total length: 2.072522e+05um, number of vias: 54836
[12/21 15:55:50    738s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:50    738s] [NR-eGR] Total eGR-routed clock nets wire length: 1.278614e+04um 
[12/21 15:55:50    738s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:50    738s] [NR-eGR] Report for selected net(s) only.
[12/21 15:55:50    738s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 1620
[12/21 15:55:50    738s] [NR-eGR] METAL2  (2V) length: 3.433290e+03um, number of vias: 1991
[12/21 15:55:50    738s] [NR-eGR] METAL3  (3H) length: 5.646345e+03um, number of vias: 769
[12/21 15:55:50    738s] [NR-eGR] METAL4  (4V) length: 3.452630e+03um, number of vias: 33
[12/21 15:55:50    738s] [NR-eGR] METAL5  (5H) length: 1.737200e+02um, number of vias: 24
[12/21 15:55:50    738s] [NR-eGR] METAL6  (6V) length: 8.015500e+01um, number of vias: 0
[12/21 15:55:50    738s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[12/21 15:55:50    738s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/21 15:55:50    738s] [NR-eGR] Total length: 1.278614e+04um, number of vias: 4437
[12/21 15:55:50    738s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:50    738s] [NR-eGR] Total routed clock nets wire length: 1.278614e+04um, number of vias: 4437
[12/21 15:55:50    738s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:50    738s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1661.40 MB )
[12/21 15:55:51    738s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/21 15:55:51    738s] Set FIXED routing status on 23 net(s)
[12/21 15:55:51    738s]       Routing using eGR only done.
[12/21 15:55:51    738s] Net route status summary:
[12/21 15:55:51    738s]   Clock:        24 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:55:51    738s]   Non-clock: 15614 (unrouted=9558, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9527, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:55:51    738s] 
[12/21 15:55:51    738s] CCOPT: Done with clock implementation routing.
[12/21 15:55:51    738s] 
[12/21 15:55:51    738s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/21 15:55:51    738s]     Clock implementation routing done.
[12/21 15:55:51    738s]     Leaving CCOpt scope - extractRC...
[12/21 15:55:51    738s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/21 15:55:51    738s] Extraction called for design 'CHIP' of instances=5451 and nets=15638 using extraction engine 'preRoute' .
[12/21 15:55:51    738s] PreRoute RC Extraction called for design CHIP.
[12/21 15:55:51    738s] RC Extraction called in multi-corner(1) mode.
[12/21 15:55:51    738s] RCMode: PreRoute
[12/21 15:55:51    738s]       RC Corner Indexes            0   
[12/21 15:55:51    738s] Capacitance Scaling Factor   : 1.00000 
[12/21 15:55:51    738s] Resistance Scaling Factor    : 1.00000 
[12/21 15:55:51    738s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 15:55:51    738s] Clock Res. Scaling Factor    : 1.00000 
[12/21 15:55:51    738s] Shrink Factor                : 1.00000
[12/21 15:55:51    738s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 15:55:51    738s] Using capacitance table file ...
[12/21 15:55:51    738s] LayerId::1 widthSet size::4
[12/21 15:55:51    738s] LayerId::2 widthSet size::4
[12/21 15:55:51    738s] LayerId::3 widthSet size::4
[12/21 15:55:51    738s] LayerId::4 widthSet size::4
[12/21 15:55:51    738s] LayerId::5 widthSet size::4
[12/21 15:55:51    738s] LayerId::6 widthSet size::4
[12/21 15:55:51    738s] LayerId::7 widthSet size::5
[12/21 15:55:51    738s] LayerId::8 widthSet size::3
[12/21 15:55:51    738s] Updating RC grid for preRoute extraction ...
[12/21 15:55:51    738s] Initializing multi-corner capacitance tables ... 
[12/21 15:55:51    738s] Initializing multi-corner resistance tables ...
[12/21 15:55:51    738s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:55:51    738s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:55:51    738s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291104 ; uaWl: 1.000000 ; uaWlH: 0.264273 ; aWlH: 0.000000 ; Pmax: 0.829300 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:55:51    738s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1661.402M)
[12/21 15:55:51    738s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/21 15:55:51    738s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:51    738s] OPERPROF: Starting DPlace-Init at level 1, MEM:1661.4M
[12/21 15:55:51    738s] #spOpts: N=130 mergeVia=F 
[12/21 15:55:51    738s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1661.4M
[12/21 15:55:51    738s] OPERPROF:     Starting CMU at level 3, MEM:1661.4M
[12/21 15:55:51    738s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1661.4M
[12/21 15:55:51    738s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1661.4M
[12/21 15:55:51    738s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1661.4MB).
[12/21 15:55:51    738s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:1661.4M
[12/21 15:55:51    738s]     Calling post conditioning for eGRPC...
[12/21 15:55:51    738s]       eGRPC...
[12/21 15:55:51    738s]         eGRPC active optimizations:
[12/21 15:55:51    738s]          - Move Down
[12/21 15:55:51    738s]          - Downsizing before DRV sizing
[12/21 15:55:51    738s]          - DRV fixing with cell sizing
[12/21 15:55:51    738s]          - Move to fanout
[12/21 15:55:51    738s]          - Cloning
[12/21 15:55:51    738s]         
[12/21 15:55:51    738s]         Currently running CTS, using active skew data
[12/21 15:55:51    738s]         Reset bufferability constraints...
[12/21 15:55:51    738s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/21 15:55:51    738s]         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 15:55:51    738s] End AAE Lib Interpolated Model. (MEM=1661.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:55:51    738s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 15:55:51    738s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 15:55:53    740s]         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/21 15:55:53    740s]         Reset bufferability constraints done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/21 15:55:53    740s]         Clock DAG stats eGRPC initial state:
[12/21 15:55:53    740s]           cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:53    740s]           cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:53    740s]           cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:53    740s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:53    740s]           wire capacitance : top=0.000pF, trunk=0.261pF, leaf=2.050pF, total=2.311pF
[12/21 15:55:53    740s]           wire lengths     : top=0.000um, trunk=1641.775um, leaf=11144.365um, total=12786.140um
[12/21 15:55:53    740s]           hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:55:53    740s]         Clock DAG net violations eGRPC initial state:
[12/21 15:55:53    740s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:53    740s]           Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
[12/21 15:55:53    740s]           Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:55:53    740s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/21 15:55:53    740s]           Trunk : target=0.234ns count=8 avg=0.205ns sd=0.086ns min=0.094ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {2 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:53    740s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.005ns min=0.178ns max=0.200ns {0 <= 0.140ns, 5 <= 0.187ns, 11 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:53    740s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/21 15:55:53    740s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:53    740s]          Logics: PDIDGZ: 1 
[12/21 15:55:53    740s]         Primary reporting skew groups eGRPC initial state:
[12/21 15:55:53    740s]           skew_group CLK1/func_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    740s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:55:53    740s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG13_S11/CK
[12/21 15:55:53    740s]         Skew group summary eGRPC initial state:
[12/21 15:55:53    740s]           skew_group CLK1/func_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    740s]           skew_group CLK1/scan_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    740s]         eGRPC Moving buffers...
[12/21 15:55:53    740s]           Violation analysis...
[12/21 15:55:53    740s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:53    740s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[12/21 15:55:53    740s]           
[12/21 15:55:53    740s]             Nodes to move:         1
[12/21 15:55:53    740s]             Processed:             1
[12/21 15:55:53    740s]             Moved (slew improved): 0
[12/21 15:55:53    740s]             Moved (slew fixed):    0
[12/21 15:55:53    740s]             Not moved:             1
[12/21 15:55:53    740s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 15:55:53    740s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 15:55:53    740s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/21 15:55:53    740s]             cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:53    740s]             cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:53    740s]             cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:53    740s]             sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:53    740s]             wire capacitance : top=0.000pF, trunk=0.261pF, leaf=2.050pF, total=2.311pF
[12/21 15:55:53    740s]             wire lengths     : top=0.000um, trunk=1641.775um, leaf=11144.365um, total=12786.140um
[12/21 15:55:53    740s]             hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:55:53    740s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/21 15:55:53    740s]             Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:53    740s]             Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
[12/21 15:55:53    740s]             Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:55:53    740s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/21 15:55:53    740s]             Trunk : target=0.234ns count=8 avg=0.205ns sd=0.086ns min=0.094ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {2 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:53    740s]             Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.005ns min=0.178ns max=0.200ns {0 <= 0.140ns, 5 <= 0.187ns, 11 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:53    740s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/21 15:55:53    740s]              Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:53    740s]            Logics: PDIDGZ: 1 
[12/21 15:55:53    740s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/21 15:55:53    740s]             skew_group CLK1/func_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    740s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:55:53    740s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG13_S11/CK
[12/21 15:55:53    740s]           Skew group summary after 'eGRPC Moving buffers':
[12/21 15:55:53    740s]             skew_group CLK1/func_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    740s]             skew_group CLK1/scan_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    740s]           Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:53    740s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:53    740s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/21 15:55:53    740s]           Artificially removing long paths...
[12/21 15:55:53    740s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:53    740s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:53    740s]           Modifying slew-target multiplier from 1 to 0.9
[12/21 15:55:53    740s]           Downsizing prefiltering...
[12/21 15:55:53    740s]           Downsizing prefiltering done.
[12/21 15:55:53    740s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/21 15:55:53    740s]           DoDownSizing Summary : numSized = 0, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 13, numSkippedDueToCloseToSkewTarget = 4
[12/21 15:55:53    740s]           CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
[12/21 15:55:53    740s]           Reverting slew-target multiplier from 0.9 to 1
[12/21 15:55:53    740s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/21 15:55:53    740s]             cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:53    740s]             cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:53    740s]             cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:53    740s]             sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:53    740s]             wire capacitance : top=0.000pF, trunk=0.261pF, leaf=2.050pF, total=2.311pF
[12/21 15:55:53    740s]             wire lengths     : top=0.000um, trunk=1641.775um, leaf=11144.365um, total=12786.140um
[12/21 15:55:53    740s]             hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:55:53    740s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/21 15:55:53    740s]             Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:53    740s]             Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
[12/21 15:55:53    740s]             Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:55:53    740s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/21 15:55:53    740s]             Trunk : target=0.234ns count=8 avg=0.205ns sd=0.086ns min=0.094ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {2 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:53    740s]             Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.005ns min=0.178ns max=0.200ns {0 <= 0.140ns, 5 <= 0.187ns, 11 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:53    740s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/21 15:55:53    740s]              Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:53    740s]            Logics: PDIDGZ: 1 
[12/21 15:55:53    740s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/21 15:55:53    740s]             skew_group CLK1/func_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    740s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:55:53    740s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG13_S11/CK
[12/21 15:55:53    740s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/21 15:55:53    740s]             skew_group CLK1/func_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    741s]             skew_group CLK1/scan_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    741s]           Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:53    741s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/21 15:55:53    741s]         eGRPC Fixing DRVs...
[12/21 15:55:53    741s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/21 15:55:53    741s]           CCOpt-eGRPC: considered: 24, tested: 24, violation detected: 3, violation ignored (due to small violation): 2, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/21 15:55:53    741s]           
[12/21 15:55:53    741s]           PRO Statistics: Fix DRVs (cell sizing):
[12/21 15:55:53    741s]           =======================================
[12/21 15:55:53    741s]           
[12/21 15:55:53    741s]           Cell changes by Net Type:
[12/21 15:55:53    741s]           
[12/21 15:55:53    741s]           -------------------------------------------------------------------------------------------------
[12/21 15:55:53    741s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/21 15:55:53    741s]           -------------------------------------------------------------------------------------------------
[12/21 15:55:53    741s]           top                0            0           0            0                    0                0
[12/21 15:55:53    741s]           trunk              0            0           0            0                    0                0
[12/21 15:55:53    741s]           leaf               0            0           0            0                    0                0
[12/21 15:55:53    741s]           -------------------------------------------------------------------------------------------------
[12/21 15:55:53    741s]           Total              0            0           0            0                    0                0
[12/21 15:55:53    741s]           -------------------------------------------------------------------------------------------------
[12/21 15:55:53    741s]           
[12/21 15:55:53    741s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/21 15:55:53    741s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/21 15:55:53    741s]           
[12/21 15:55:53    741s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/21 15:55:53    741s]             cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:53    741s]             cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:53    741s]             cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:53    741s]             sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:53    741s]             wire capacitance : top=0.000pF, trunk=0.261pF, leaf=2.050pF, total=2.311pF
[12/21 15:55:53    741s]             wire lengths     : top=0.000um, trunk=1641.775um, leaf=11144.365um, total=12786.140um
[12/21 15:55:53    741s]             hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:55:53    741s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/21 15:55:53    741s]             Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:53    741s]             Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
[12/21 15:55:53    741s]             Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:55:53    741s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/21 15:55:53    741s]             Trunk : target=0.234ns count=8 avg=0.205ns sd=0.086ns min=0.094ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {2 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:53    741s]             Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.005ns min=0.178ns max=0.200ns {0 <= 0.140ns, 5 <= 0.187ns, 11 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:53    741s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/21 15:55:53    741s]              Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:53    741s]            Logics: PDIDGZ: 1 
[12/21 15:55:53    741s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/21 15:55:53    741s]             skew_group CLK1/func_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    741s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:55:53    741s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG13_S11/CK
[12/21 15:55:53    741s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/21 15:55:53    741s]             skew_group CLK1/func_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    741s]             skew_group CLK1/scan_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    741s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:55:53    741s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:55:53    741s] 
[12/21 15:55:53    741s] Slew Diagnostics: After DRV fixing
[12/21 15:55:53    741s] ==================================
[12/21 15:55:53    741s] 
[12/21 15:55:53    741s] Global Causes:
[12/21 15:55:53    741s] 
[12/21 15:55:53    741s] -------------------------------------
[12/21 15:55:53    741s] Cause
[12/21 15:55:53    741s] -------------------------------------
[12/21 15:55:53    741s] DRV fixing with buffering is disabled
[12/21 15:55:53    741s] -------------------------------------
[12/21 15:55:53    741s] 
[12/21 15:55:53    741s] Top 5 overslews:
[12/21 15:55:53    741s] 
[12/21 15:55:53    741s] -------------------------------------------------------------------------------
[12/21 15:55:53    741s] Overslew    Causes                                      Driving Pin
[12/21 15:55:53    741s] -------------------------------------------------------------------------------
[12/21 15:55:53    741s] 0.141ns     Sizing not permitted                        CLK
[12/21 15:55:53    741s] 0.000ns     Violation below threshold for DRV sizing    DCT/CTS_cdb_buf_00060/Y
[12/21 15:55:53    741s] 0.000ns     Violation below threshold for DRV sizing    DCT/CTS_cdb_buf_00061/Y
[12/21 15:55:53    741s] -------------------------------------------------------------------------------
[12/21 15:55:53    741s] 
[12/21 15:55:53    741s] Slew diagnostics counts from the 3 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/21 15:55:53    741s] 
[12/21 15:55:53    741s] ------------------------------------------------------
[12/21 15:55:53    741s] Cause                                       Occurences
[12/21 15:55:53    741s] ------------------------------------------------------
[12/21 15:55:53    741s] Violation below threshold for DRV sizing        2
[12/21 15:55:53    741s] Sizing not permitted                            1
[12/21 15:55:53    741s] ------------------------------------------------------
[12/21 15:55:53    741s] 
[12/21 15:55:53    741s] Violation diagnostics counts from the 3 nodes that have violations:
[12/21 15:55:53    741s] 
[12/21 15:55:53    741s] ------------------------------------------------------
[12/21 15:55:53    741s] Cause                                       Occurences
[12/21 15:55:53    741s] ------------------------------------------------------
[12/21 15:55:53    741s] Violation below threshold for DRV sizing        2
[12/21 15:55:53    741s] Sizing not permitted                            1
[12/21 15:55:53    741s] ------------------------------------------------------
[12/21 15:55:53    741s] 
[12/21 15:55:53    741s]         Reconnecting optimized routes...
[12/21 15:55:53    741s]         Reset timing graph...
[12/21 15:55:53    741s] Ignoring AAE DB Resetting ...
[12/21 15:55:53    741s]         Reset timing graph done.
[12/21 15:55:53    741s] **WARN: (IMPCCOPT-1304):	Net CLK unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/21 15:55:53    741s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:53    741s]         Violation analysis...
[12/21 15:55:53    741s] End AAE Lib Interpolated Model. (MEM=1699.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:55:53    741s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:55:53    741s] Clock instances to consider for cloning: 0
[12/21 15:55:53    741s]         Reset timing graph...
[12/21 15:55:53    741s] Ignoring AAE DB Resetting ...
[12/21 15:55:53    741s]         Reset timing graph done.
[12/21 15:55:53    741s]         Set dirty flag on 0 instances, 0 nets
[12/21 15:55:53    741s]         Clock DAG stats before routing clock trees:
[12/21 15:55:53    741s]           cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:55:53    741s]           cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:55:53    741s]           cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:55:53    741s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:55:53    741s]           wire capacitance : top=0.000pF, trunk=0.261pF, leaf=2.050pF, total=2.311pF
[12/21 15:55:53    741s]           wire lengths     : top=0.000um, trunk=1641.775um, leaf=11144.365um, total=12786.140um
[12/21 15:55:53    741s]           hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:55:53    741s]         Clock DAG net violations before routing clock trees:
[12/21 15:55:53    741s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:55:53    741s]           Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
[12/21 15:55:53    741s]           Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:55:53    741s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/21 15:55:53    741s]           Trunk : target=0.234ns count=8 avg=0.205ns sd=0.086ns min=0.094ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {2 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:55:53    741s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.005ns min=0.178ns max=0.200ns {0 <= 0.140ns, 5 <= 0.187ns, 11 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:55:53    741s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/21 15:55:53    741s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:55:53    741s]          Logics: PDIDGZ: 1 
[12/21 15:55:53    741s]         Primary reporting skew groups before routing clock trees:
[12/21 15:55:53    741s]           skew_group CLK1/func_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    741s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:55:53    741s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG13_S11/CK
[12/21 15:55:53    741s]         Skew group summary before routing clock trees:
[12/21 15:55:53    741s]           skew_group CLK1/func_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    741s]           skew_group CLK1/scan_mode: insertion delay [min=1.921, max=1.947, avg=1.939, sd=0.006], skew [0.025 vs 0.143], 100% {1.921, 1.947} (wid=-0.008 ws=0.017) (gid=1.959 gs=0.022)
[12/21 15:55:53    741s]       eGRPC done.
[12/21 15:55:53    741s]     Calling post conditioning for eGRPC done.
[12/21 15:55:53    741s]   eGR Post Conditioning loop iteration 0 done.
[12/21 15:55:53    741s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/21 15:55:53    741s]   Leaving CCOpt scope - ClockRefiner...
[12/21 15:55:53    741s] Assigned high priority to 0 instances.
[12/21 15:55:53    741s]   Performing Single Pass Refine Place.
[12/21 15:55:53    741s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/21 15:55:53    741s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1699.6M
[12/21 15:55:53    741s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1699.6M
[12/21 15:55:53    741s] #spOpts: N=130 mergeVia=F 
[12/21 15:55:53    741s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1699.6M
[12/21 15:55:53    741s] Info: 22 insts are soft-fixed.
[12/21 15:55:53    741s] OPERPROF:       Starting CMU at level 4, MEM:1699.6M
[12/21 15:55:53    741s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1699.6M
[12/21 15:55:53    741s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:1699.6M
[12/21 15:55:53    741s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1699.6MB).
[12/21 15:55:53    741s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:1699.6M
[12/21 15:55:53    741s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:1699.6M
[12/21 15:55:53    741s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.12
[12/21 15:55:53    741s] OPERPROF: Starting RefinePlace at level 1, MEM:1699.6M
[12/21 15:55:53    741s] *** Starting refinePlace (0:12:21 mem=1699.6M) ***
[12/21 15:55:53    741s] Total net bbox length = 1.772e+05 (8.366e+04 9.357e+04) (ext = 5.181e+03)
[12/21 15:55:53    741s] Info: 22 insts are soft-fixed.
[12/21 15:55:53    741s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:55:53    741s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:55:53    741s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1699.6M
[12/21 15:55:53    741s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1699.6M
[12/21 15:55:53    741s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1699.6M
[12/21 15:55:53    741s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1699.6M
[12/21 15:55:53    741s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1699.6M
[12/21 15:55:53    741s] Starting refinePlace ...
[12/21 15:55:53    741s]   Spread Effort: high, standalone mode, useDDP on.
[12/21 15:55:53    741s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1699.6MB) @(0:12:21 - 0:12:21).
[12/21 15:55:53    741s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:55:53    741s] wireLenOptFixPriorityInst 1574 inst fixed
[12/21 15:55:53    741s] 
[12/21 15:55:53    741s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:55:56    743s] Move report: legalization moves 32 insts, mean move: 3.45 um, max move: 7.38 um
[12/21 15:55:56    743s] 	Max move on inst (DCT/acf/U106): (468.74, 636.32) --> (468.74, 643.70)
[12/21 15:55:56    743s] [CPU] RefinePlace/Legalization (cpu=0:00:02.2, real=0:00:03.0, mem=1699.6MB) @(0:12:21 - 0:12:24).
[12/21 15:55:56    743s] Move report: Detail placement moves 32 insts, mean move: 3.45 um, max move: 7.38 um
[12/21 15:55:56    743s] 	Max move on inst (DCT/acf/U106): (468.74, 636.32) --> (468.74, 643.70)
[12/21 15:55:56    743s] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 1699.6MB
[12/21 15:55:56    743s] Statistics of distance of Instance movement in refine placement:
[12/21 15:55:56    743s]   maximum (X+Y) =         7.38 um
[12/21 15:55:56    743s]   inst (DCT/acf/U106) with max move: (468.74, 636.32) -> (468.74, 643.7)
[12/21 15:55:56    743s]   mean    (X+Y) =         3.45 um
[12/21 15:55:56    743s] Summary Report:
[12/21 15:55:56    743s] Instances move: 32 (out of 4620 movable)
[12/21 15:55:56    743s] Instances flipped: 0
[12/21 15:55:56    743s] Mean displacement: 3.45 um
[12/21 15:55:56    743s] Max displacement: 7.38 um (Instance: DCT/acf/U106) (468.74, 636.32) -> (468.74, 643.7)
[12/21 15:55:56    743s] 	Length: 7 sites, height: 1 rows, site name: TSM13SITE, cell type: XOR2X1
[12/21 15:55:56    743s] 	Violation at original loc: Placement Blockage Violation
[12/21 15:55:56    743s] Total instances moved : 32
[12/21 15:55:56    743s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.200, REAL:2.212, MEM:1699.6M
[12/21 15:55:56    743s] Total net bbox length = 1.772e+05 (8.369e+04 9.356e+04) (ext = 5.181e+03)
[12/21 15:55:56    743s] Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 1699.6MB
[12/21 15:55:56    743s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:03.0, mem=1699.6MB) @(0:12:21 - 0:12:24).
[12/21 15:55:56    743s] *** Finished refinePlace (0:12:24 mem=1699.6M) ***
[12/21 15:55:56    743s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.12
[12/21 15:55:56    743s] OPERPROF: Finished RefinePlace at level 1, CPU:2.240, REAL:2.243, MEM:1699.6M
[12/21 15:55:56    743s]   ClockRefiner summary
[12/21 15:55:56    743s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1598).
[12/21 15:55:56    743s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 23).
[12/21 15:55:56    743s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1575).
[12/21 15:55:56    743s] Revert refine place priority changes on 0 instances.
[12/21 15:55:56    743s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/21 15:55:56    743s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:05.6 real=0:00:05.6)
[12/21 15:55:56    743s]   CCOpt::Phase::Routing...
[12/21 15:55:56    743s]   Clock implementation routing...
[12/21 15:55:56    743s]     Leaving CCOpt scope - Routing Tools...
[12/21 15:55:56    743s] Net route status summary:
[12/21 15:55:56    743s]   Clock:        24 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:55:56    743s]   Non-clock: 15614 (unrouted=9558, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9527, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:55:56    743s]     Routing using eGR in eGR->NR Step...
[12/21 15:55:56    743s]       Early Global Route - eGR->NR step...
[12/21 15:55:56    743s] (ccopt eGR): There are 24 nets for routing of which 23 have one or more fixed wires.
[12/21 15:55:56    743s] (ccopt eGR): Start to route 24 all nets
[12/21 15:55:56    743s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Started Loading and Dumping File ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Reading DB...
[12/21 15:55:56    743s] (I)       Read data from FE... (mem=1699.6M)
[12/21 15:55:56    743s] (I)       Read nodes and places... (mem=1699.6M)
[12/21 15:55:56    743s] (I)       Done Read nodes and places (cpu=0.010s, mem=1699.6M)
[12/21 15:55:56    743s] (I)       Read nets... (mem=1699.6M)
[12/21 15:55:56    743s] (I)       Done Read nets (cpu=0.030s, mem=1699.6M)
[12/21 15:55:56    743s] (I)       Done Read data from FE (cpu=0.040s, mem=1699.6M)
[12/21 15:55:56    743s] (I)       before initializing RouteDB syMemory usage = 1699.6 MB
[12/21 15:55:56    743s] (I)       == Non-default Options ==
[12/21 15:55:56    743s] (I)       Clean congestion better                            : true
[12/21 15:55:56    743s] (I)       Estimate vias on DPT layer                         : true
[12/21 15:55:56    743s] (I)       Clean congestion layer assignment rounds           : 3
[12/21 15:55:56    743s] (I)       Layer constraints as soft constraints              : true
[12/21 15:55:56    743s] (I)       Soft top layer                                     : true
[12/21 15:55:56    743s] (I)       Skip prospective layer relax nets                  : true
[12/21 15:55:56    743s] (I)       Better NDR handling                                : true
[12/21 15:55:56    743s] (I)       Improved NDR modeling in LA                        : true
[12/21 15:55:56    743s] (I)       Routing cost fix for NDR handling                  : true
[12/21 15:55:56    743s] (I)       Update initial WL after Phase 1a                   : true
[12/21 15:55:56    743s] (I)       Block tracks for preroutes                         : true
[12/21 15:55:56    743s] (I)       Assign IRoute by net group key                     : true
[12/21 15:55:56    743s] (I)       Block unroutable channels                          : true
[12/21 15:55:56    743s] (I)       Block unroutable channel fix                       : true
[12/21 15:55:56    743s] (I)       Block unroutable channels 3D                       : true
[12/21 15:55:56    743s] (I)       Bound layer relaxed segment wl                     : true
[12/21 15:55:56    743s] (I)       Bound layer relaxed segment wl fix                 : true
[12/21 15:55:56    743s] (I)       Blocked pin reach length threshold                 : 2
[12/21 15:55:56    743s] (I)       Check blockage within NDR space in TA              : true
[12/21 15:55:56    743s] (I)       Handle EOL spacing                                 : true
[12/21 15:55:56    743s] (I)       Merge PG vias by gap                               : true
[12/21 15:55:56    743s] (I)       Maximum routing layer                              : 8
[12/21 15:55:56    743s] (I)       Route selected nets only                           : true
[12/21 15:55:56    743s] (I)       Refine MST                                         : true
[12/21 15:55:56    743s] (I)       Honor PRL                                          : true
[12/21 15:55:56    743s] (I)       Strong congestion aware                            : true
[12/21 15:55:56    743s] (I)       Improved initial location for IRoutes              : true
[12/21 15:55:56    743s] (I)       Multi panel TA                                     : true
[12/21 15:55:56    743s] (I)       Penalize wire overlap                              : true
[12/21 15:55:56    743s] (I)       Expand small instance blockage                     : true
[12/21 15:55:56    743s] (I)       Reduce via in TA                                   : true
[12/21 15:55:56    743s] (I)       SS-aware routing                                   : true
[12/21 15:55:56    743s] (I)       Improve tree edge sharing                          : true
[12/21 15:55:56    743s] (I)       Improve 2D via estimation                          : true
[12/21 15:55:56    743s] (I)       Refine Steiner tree                                : true
[12/21 15:55:56    743s] (I)       Build spine tree                                   : true
[12/21 15:55:56    743s] (I)       Model pass through capacity                        : true
[12/21 15:55:56    743s] (I)       Extend blockages by a half GCell                   : true
[12/21 15:55:56    743s] (I)       Consider pin shapes                                : true
[12/21 15:55:56    743s] (I)       Consider pin shapes for all nodes                  : true
[12/21 15:55:56    743s] (I)       Consider NR APA                                    : true
[12/21 15:55:56    743s] (I)       Consider IO pin shape                              : true
[12/21 15:55:56    743s] (I)       Fix pin connection bug                             : true
[12/21 15:55:56    743s] (I)       Consider layer RC for local wires                  : true
[12/21 15:55:56    743s] (I)       LA-aware pin escape length                         : 2
[12/21 15:55:56    743s] (I)       Split for must join                                : true
[12/21 15:55:56    743s] (I)       Route guide main branches file                     : /tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.rgf3o0zNI.trunk.1
[12/21 15:55:56    743s] (I)       Route guide min downstream WL type                 : subtree
[12/21 15:55:56    743s] (I)       Routing effort level                               : 10000
[12/21 15:55:56    743s] (I)       Special modeling for N7                            : 0
[12/21 15:55:56    743s] (I)       Special modeling for N6                            : 0
[12/21 15:55:56    743s] (I)       Special modeling for N3                            : 0
[12/21 15:55:56    743s] (I)       Special modeling for N5 v6                         : 0
[12/21 15:55:56    743s] (I)       Special settings for S3                            : 0
[12/21 15:55:56    743s] (I)       Special settings for S4                            : 0
[12/21 15:55:56    743s] (I)       Special settings for S5 v2                         : 0
[12/21 15:55:56    743s] (I)       Special settings for S7                            : 0
[12/21 15:55:56    743s] (I)       Special settings for S8                            : 0
[12/21 15:55:56    743s] (I)       Prefer layer length threshold                      : 8
[12/21 15:55:56    743s] (I)       Overflow penalty cost                              : 10
[12/21 15:55:56    743s] (I)       A-star cost                                        : 0.300000
[12/21 15:55:56    743s] (I)       Misalignment cost                                  : 10.000000
[12/21 15:55:56    743s] (I)       Threshold for short IRoute                         : 6
[12/21 15:55:56    743s] (I)       Via cost during post routing                       : 1.000000
[12/21 15:55:56    743s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/21 15:55:56    743s] (I)       Source-to-sink ratio                               : 0.300000
[12/21 15:55:56    743s] (I)       Scenic ratio bound                                 : 3.000000
[12/21 15:55:56    743s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/21 15:55:56    743s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/21 15:55:56    743s] (I)       PG-aware similar topology routing                  : true
[12/21 15:55:56    743s] (I)       Maze routing via cost fix                          : true
[12/21 15:55:56    743s] (I)       Apply PRL on PG terms                              : true
[12/21 15:55:56    743s] (I)       Apply PRL on obs objects                           : true
[12/21 15:55:56    743s] (I)       Handle range-type spacing rules                    : true
[12/21 15:55:56    743s] (I)       PG gap threshold multiplier                        : 10.000000
[12/21 15:55:56    743s] (I)       Parallel spacing query fix                         : true
[12/21 15:55:56    743s] (I)       Force source to root IR                            : true
[12/21 15:55:56    743s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/21 15:55:56    743s] (I)       Do not relax to DPT layer                          : true
[12/21 15:55:56    743s] (I)       No DPT in post routing                             : true
[12/21 15:55:56    743s] (I)       Modeling PG via merging fix                        : true
[12/21 15:55:56    743s] (I)       Shield aware TA                                    : true
[12/21 15:55:56    743s] (I)       Strong shield aware TA                             : true
[12/21 15:55:56    743s] (I)       Overflow calculation fix in LA                     : true
[12/21 15:55:56    743s] (I)       Post routing fix                                   : true
[12/21 15:55:56    743s] (I)       Strong post routing                                : true
[12/21 15:55:56    743s] (I)       NDR via pillar fix                                 : true
[12/21 15:55:56    743s] (I)       Violation on path threshold                        : 1
[12/21 15:55:56    743s] (I)       Pass through capacity modeling                     : true
[12/21 15:55:56    743s] (I)       Select the non-relaxed segments in post routing stage : true
[12/21 15:55:56    743s] (I)       Avoid high resistance layers                       : true
[12/21 15:55:56    743s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:55:56    743s] (I)       Use row-based GCell size
[12/21 15:55:56    743s] (I)       GCell unit size  : 7380
[12/21 15:55:56    743s] (I)       GCell multiplier : 1
[12/21 15:55:56    743s] (I)       build grid graph
[12/21 15:55:56    743s] (I)       build grid graph start
[12/21 15:55:56    743s] [NR-eGR] Track table information for default rule: 
[12/21 15:55:56    743s] [NR-eGR] METAL1 has no routable track
[12/21 15:55:56    743s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:55:56    743s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:55:56    743s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:55:56    743s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:55:56    743s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:55:56    743s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:55:56    743s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:55:56    743s] (I)       build grid graph end
[12/21 15:55:56    743s] (I)       ===========================================================================
[12/21 15:55:56    743s] (I)       == Report All Rule Vias ==
[12/21 15:55:56    743s] (I)       ===========================================================================
[12/21 15:55:56    743s] (I)        Via Rule : (Default)
[12/21 15:55:56    743s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:55:56    743s] (I)       ---------------------------------------------------------------------------
[12/21 15:55:56    743s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[12/21 15:55:56    743s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:55:56    743s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:55:56    743s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:55:56    743s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:55:56    743s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[12/21 15:55:56    743s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[12/21 15:55:56    743s] (I)       ===========================================================================
[12/21 15:55:56    743s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Num PG vias on layer 2 : 1831
[12/21 15:55:56    743s] (I)       Num PG vias on layer 3 : 1256
[12/21 15:55:56    743s] (I)       Num PG vias on layer 4 : 709
[12/21 15:55:56    743s] (I)       Num PG vias on layer 5 : 132
[12/21 15:55:56    743s] (I)       Num PG vias on layer 6 : 0
[12/21 15:55:56    743s] (I)       Num PG vias on layer 7 : 0
[12/21 15:55:56    743s] (I)       Num PG vias on layer 8 : 0
[12/21 15:55:56    743s] [NR-eGR] Read 4004 PG shapes
[12/21 15:55:56    743s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:55:56    743s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:55:56    743s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:55:56    743s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:55:56    743s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:55:56    743s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:55:56    743s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 15:55:56    743s] (I)       readDataFromPlaceDB
[12/21 15:55:56    743s] (I)       Read net information..
[12/21 15:55:56    743s] [NR-eGR] Read numTotalNets=6111  numIgnoredNets=6087
[12/21 15:55:56    743s] (I)       Read testcase time = 0.000 seconds
[12/21 15:55:56    743s] 
[12/21 15:55:56    743s] [NR-eGR] Connected 0 must-join pins/ports
[12/21 15:55:56    743s] (I)       early_global_route_priority property id does not exist.
[12/21 15:55:56    743s] (I)       Start initializing grid graph
[12/21 15:55:56    743s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:55:56    743s] (I)       End initializing grid graph
[12/21 15:55:56    743s] (I)       Model blockages into capacity
[12/21 15:55:56    743s] (I)       Read Num Blocks=8543  Num Prerouted Wires=0  Num CS=0
[12/21 15:55:56    743s] (I)       Started Modeling ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Layer 1 (V) : #blockages 1578 : #preroutes 0
[12/21 15:55:56    743s] (I)       Layer 2 (H) : #blockages 2008 : #preroutes 0
[12/21 15:55:56    743s] (I)       Layer 3 (V) : #blockages 1111 : #preroutes 0
[12/21 15:55:56    743s] (I)       Layer 4 (H) : #blockages 1068 : #preroutes 0
[12/21 15:55:56    743s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 15:55:56    743s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:55:56    743s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:55:56    743s] (I)       Finished Modeling ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       -- layer congestion ratio --
[12/21 15:55:56    743s] (I)       Layer 1 : 0.100000
[12/21 15:55:56    743s] (I)       Layer 2 : 0.700000
[12/21 15:55:56    743s] (I)       Layer 3 : 0.700000
[12/21 15:55:56    743s] (I)       Layer 4 : 1.000000
[12/21 15:55:56    743s] (I)       Layer 5 : 1.000000
[12/21 15:55:56    743s] (I)       Layer 6 : 1.000000
[12/21 15:55:56    743s] (I)       Layer 7 : 1.000000
[12/21 15:55:56    743s] (I)       Layer 8 : 1.000000
[12/21 15:55:56    743s] (I)       ----------------------------
[12/21 15:55:56    743s] (I)       Moved 2 terms for better access 
[12/21 15:55:56    743s] (I)       Number of ignored nets = 0
[12/21 15:55:56    743s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 15:55:56    743s] (I)       Number of clock nets = 24.  Ignored: No
[12/21 15:55:56    743s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:55:56    743s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:55:56    743s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:55:56    743s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:55:56    743s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:55:56    743s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:55:56    743s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:55:56    743s] [NR-eGR] There are 23 clock nets ( 23 with NDR ).
[12/21 15:55:56    743s] (I)       Before initializing Early Global Route syMemory usage = 1699.6 MB
[12/21 15:55:56    743s] (I)       Ndr track 0 does not exist
[12/21 15:55:56    743s] (I)       Ndr track 0 does not exist
[12/21 15:55:56    743s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:55:56    743s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:55:56    743s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:55:56    743s] (I)       Site width          :   920  (dbu)
[12/21 15:55:56    743s] (I)       Row height          :  7380  (dbu)
[12/21 15:55:56    743s] (I)       GCell width         :  7380  (dbu)
[12/21 15:55:56    743s] (I)       GCell height        :  7380  (dbu)
[12/21 15:55:56    743s] (I)       Grid                :   287   287     8
[12/21 15:55:56    743s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:55:56    743s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:55:56    743s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:55:56    743s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:55:56    743s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:55:56    743s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:55:56    743s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:55:56    743s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:55:56    743s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:55:56    743s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:55:56    743s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:55:56    743s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:55:56    743s] (I)       --------------------------------------------------------
[12/21 15:55:56    743s] 
[12/21 15:55:56    743s] [NR-eGR] ============ Routing rule table ============
[12/21 15:55:56    743s] [NR-eGR] Rule id: 0  Nets: 23 
[12/21 15:55:56    743s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 15:55:56    743s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 15:55:56    743s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 15:55:56    743s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:56    743s] [NR-eGR] Rule id: 1  Nets: 0 
[12/21 15:55:56    743s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:55:56    743s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:55:56    743s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:56    743s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:55:56    743s] [NR-eGR] ========================================
[12/21 15:55:56    743s] [NR-eGR] 
[12/21 15:55:56    743s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:55:56    743s] (I)       blocked tracks on layer2 : = 538491 / 660674 (81.51%)
[12/21 15:55:56    743s] (I)       blocked tracks on layer3 : = 600399 / 741034 (81.02%)
[12/21 15:55:56    743s] (I)       blocked tracks on layer4 : = 484818 / 660674 (73.38%)
[12/21 15:55:56    743s] (I)       blocked tracks on layer5 : = 547999 / 741034 (73.95%)
[12/21 15:55:56    743s] (I)       blocked tracks on layer6 : = 473866 / 660674 (71.72%)
[12/21 15:55:56    743s] (I)       blocked tracks on layer7 : = 531578 / 741034 (71.73%)
[12/21 15:55:56    743s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:55:56    743s] (I)       After initializing Early Global Route syMemory usage = 1699.6 MB
[12/21 15:55:56    743s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Reset routing kernel
[12/21 15:55:56    743s] (I)       Started Global Routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       ============= Initialization =============
[12/21 15:55:56    743s] (I)       totalPins=1621  totalGlobalPin=1621 (100.00%)
[12/21 15:55:56    743s] (I)       Started Net group 1 ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Started Build MST ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Generate topology with single threads
[12/21 15:55:56    743s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       total 2D Cap : 321610 = (143565 H, 178045 V)
[12/21 15:55:56    743s] [NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[12/21 15:55:56    743s] (I)       
[12/21 15:55:56    743s] (I)       ============  Phase 1a Route ============
[12/21 15:55:56    743s] (I)       Started Phase 1a ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Started Pattern routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[12/21 15:55:56    743s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Usage: 3327 = (1457 H, 1870 V) = (1.01% H, 1.05% V) = (5.376e+03um H, 6.900e+03um V)
[12/21 15:55:56    743s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       
[12/21 15:55:56    743s] (I)       ============  Phase 1b Route ============
[12/21 15:55:56    743s] (I)       Started Phase 1b ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Started Monotonic routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Usage: 3327 = (1457 H, 1870 V) = (1.01% H, 1.05% V) = (5.376e+03um H, 6.900e+03um V)
[12/21 15:55:56    743s] (I)       Overflow of layer group 1: 0.00% H + 0.13% V. EstWL: 1.227663e+04um
[12/21 15:55:56    743s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       
[12/21 15:55:56    743s] (I)       ============  Phase 1c Route ============
[12/21 15:55:56    743s] (I)       Started Phase 1c ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Started Two level routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Level2 Grid: 58 x 58
[12/21 15:55:56    743s] (I)       Started Two Level Routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Usage: 3327 = (1457 H, 1870 V) = (1.01% H, 1.05% V) = (5.376e+03um H, 6.900e+03um V)
[12/21 15:55:56    743s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       
[12/21 15:55:56    743s] (I)       ============  Phase 1d Route ============
[12/21 15:55:56    743s] (I)       Started Phase 1d ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    743s] (I)       Started Detoured routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3350 = (1478 H, 1872 V) = (1.03% H, 1.05% V) = (5.454e+03um H, 6.908e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1e Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1e ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Route legalization ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3350 = (1478 H, 1872 V) = (1.03% H, 1.05% V) = (5.454e+03um H, 6.908e+03um V)
[12/21 15:55:56    744s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.236150e+04um
[12/21 15:55:56    744s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1f Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1f ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Congestion clean ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3348 = (1477 H, 1871 V) = (1.03% H, 1.05% V) = (5.450e+03um H, 6.904e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1g Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1g ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Post Routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 1667 = (702 H, 965 V) = (0.49% H, 0.54% V) = (2.590e+03um H, 3.561e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       numNets=23  numFullyRipUpNets=12  numPartialRipUpNets=12 routedWL=1122
[12/21 15:55:56    744s] [NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1h Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1h ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Post Routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 1122 = (476 H, 646 V) = (0.33% H, 0.36% V) = (1.756e+03um H, 2.384e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Layer assignment ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Running layer assignment with 1 threads
[12/21 15:55:56    744s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Net group 2 ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Build MST ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Generate topology with single threads
[12/21 15:55:56    744s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       total 2D Cap : 707613 = (339190 H, 368423 V)
[12/21 15:55:56    744s] [NR-eGR] Layer group 2: route 12 net(s) in layer range [3, 6]
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1a Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1a ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Pattern routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1b Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1b ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:56    744s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.223973e+04um
[12/21 15:55:56    744s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1c Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1c ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1d Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1d ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1e Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1e ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Route legalization ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:56    744s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.223973e+04um
[12/21 15:55:56    744s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1f Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1f ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3317 = (1457 H, 1860 V) = (0.43% H, 0.50% V) = (5.376e+03um H, 6.863e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1g Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1g ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Post Routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 2766 = (1218 H, 1548 V) = (0.36% H, 0.42% V) = (4.494e+03um H, 5.712e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       numNets=12  numFullyRipUpNets=7  numPartialRipUpNets=7 routedWL=913
[12/21 15:55:56    744s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 8]
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1h Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1h ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Post Routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 2039 = (920 H, 1119 V) = (0.27% H, 0.30% V) = (3.395e+03um H, 4.129e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Layer assignment ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Running layer assignment with 1 threads
[12/21 15:55:56    744s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Net group 2 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Net group 3 ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Build MST ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Generate topology with single threads
[12/21 15:55:56    744s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       total 2D Cap : 995933 = (551657 H, 444276 V)
[12/21 15:55:56    744s] [NR-eGR] Layer group 3: route 7 net(s) in layer range [3, 8]
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1a Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1a ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Pattern routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1b Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1b ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:56    744s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.223604e+04um
[12/21 15:55:56    744s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1c Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1c ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1d Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1d ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1e Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1e ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Route legalization ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:56    744s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.223604e+04um
[12/21 15:55:56    744s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1f Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1f ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3316 = (1463 H, 1853 V) = (0.27% H, 0.42% V) = (5.398e+03um H, 6.838e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1g Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1g ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Post Routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 2770 = (1223 H, 1547 V) = (0.22% H, 0.35% V) = (4.513e+03um H, 5.708e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       numNets=7  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=731
[12/21 15:55:56    744s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 8]
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1h Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1h ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Post Routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 2775 = (1230 H, 1545 V) = (0.22% H, 0.35% V) = (4.539e+03um H, 5.701e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Layer assignment ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Running layer assignment with 1 threads
[12/21 15:55:56    744s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Net group 4 ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Build MST ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Generate topology with single threads
[12/21 15:55:56    744s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       total 2D Cap : 1120696 = (551657 H, 569039 V)
[12/21 15:55:56    744s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [2, 8]
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1a Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1a ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Pattern routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[12/21 15:55:56    744s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1b Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1b ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Monotonic routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:56    744s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.420281e+04um
[12/21 15:55:56    744s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1c Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1c ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Two level routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Level2 Grid: 58 x 58
[12/21 15:55:56    744s] (I)       Started Two Level Routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1d Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1d ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Detoured routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1e Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1e ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Route legalization ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:56    744s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.420281e+04um
[12/21 15:55:56    744s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1f Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1f ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Congestion clean ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1g Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1g ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Post Routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3849 = (1699 H, 2150 V) = (0.31% H, 0.38% V) = (6.269e+03um H, 7.934e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] (I)       ============  Phase 1h Route ============
[12/21 15:55:56    744s] (I)       Started Phase 1h ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Post Routing ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Usage: 3849 = (1700 H, 2149 V) = (0.31% H, 0.38% V) = (6.273e+03um H, 7.930e+03um V)
[12/21 15:55:56    744s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Layer assignment ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Running layer assignment with 1 threads
[12/21 15:55:56    744s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Net group 4 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       
[12/21 15:55:56    744s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:55:56    744s] [NR-eGR]                        OverCon            
[12/21 15:55:56    744s] [NR-eGR]                         #Gcell     %Gcell
[12/21 15:55:56    744s] [NR-eGR]       Layer                (2)    OverCon 
[12/21 15:55:56    744s] [NR-eGR] ----------------------------------------------
[12/21 15:55:56    744s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:56    744s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:56    744s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:56    744s] [NR-eGR]  METAL4  (4)        11( 0.05%)   ( 0.05%) 
[12/21 15:55:56    744s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:56    744s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:56    744s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:56    744s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/21 15:55:56    744s] [NR-eGR] ----------------------------------------------
[12/21 15:55:56    744s] [NR-eGR] Total               11( 0.01%)   ( 0.01%) 
[12/21 15:55:56    744s] [NR-eGR] 
[12/21 15:55:56    744s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       total 2D Cap : 1122792 = (552822 H, 569970 V)
[12/21 15:55:56    744s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/21 15:55:56    744s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/21 15:55:56    744s] (I)       ============= track Assignment ============
[12/21 15:55:56    744s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Started Track Assignment ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 15:55:56    744s] (I)       Running track assignment with 1 threads
[12/21 15:55:56    744s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] (I)       Run Multi-thread track assignment
[12/21 15:55:56    744s] (I)       Finished Track Assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] [NR-eGR] Started Export DB wires ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] [NR-eGR] Started Export route guide file ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] [NR-eGR] Finished Export route guide file ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] [NR-eGR] Started Export all nets ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] [NR-eGR] Started Set wire vias ( Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] [NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1699.56 MB )
[12/21 15:55:56    744s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:56    744s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20984
[12/21 15:55:56    744s] [NR-eGR] METAL2  (2V) length: 7.020006e+04um, number of vias: 29959
[12/21 15:55:56    744s] [NR-eGR] METAL3  (3H) length: 8.195351e+04um, number of vias: 3096
[12/21 15:55:56    744s] [NR-eGR] METAL4  (4V) length: 3.454440e+04um, number of vias: 572
[12/21 15:55:56    744s] [NR-eGR] METAL5  (5H) length: 1.312484e+04um, number of vias: 139
[12/21 15:55:56    744s] [NR-eGR] METAL6  (6V) length: 4.164505e+03um, number of vias: 43
[12/21 15:55:56    744s] [NR-eGR] METAL7  (7H) length: 2.338255e+03um, number of vias: 43
[12/21 15:55:56    744s] [NR-eGR] METAL8  (8V) length: 9.266200e+02um, number of vias: 0
[12/21 15:55:56    744s] [NR-eGR] Total length: 2.072522e+05um, number of vias: 54836
[12/21 15:55:56    744s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:56    744s] [NR-eGR] Total eGR-routed clock nets wire length: 1.278614e+04um 
[12/21 15:55:56    744s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:56    744s] [NR-eGR] Report for selected net(s) only.
[12/21 15:55:56    744s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 1620
[12/21 15:55:56    744s] [NR-eGR] METAL2  (2V) length: 3.433290e+03um, number of vias: 1991
[12/21 15:55:56    744s] [NR-eGR] METAL3  (3H) length: 5.646345e+03um, number of vias: 769
[12/21 15:55:56    744s] [NR-eGR] METAL4  (4V) length: 3.452630e+03um, number of vias: 33
[12/21 15:55:56    744s] [NR-eGR] METAL5  (5H) length: 1.737200e+02um, number of vias: 24
[12/21 15:55:56    744s] [NR-eGR] METAL6  (6V) length: 8.015500e+01um, number of vias: 0
[12/21 15:55:56    744s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[12/21 15:55:56    744s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/21 15:55:56    744s] [NR-eGR] Total length: 1.278614e+04um, number of vias: 4437
[12/21 15:55:56    744s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:56    744s] [NR-eGR] Total routed clock nets wire length: 1.278614e+04um, number of vias: 4437
[12/21 15:55:56    744s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:55:56    744s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 1661.56 MB )
[12/21 15:55:56    744s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.rgf3o0zNI
[12/21 15:55:56    744s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/21 15:55:56    744s]     Routing using eGR in eGR->NR Step done.
[12/21 15:55:56    744s]     Routing using NR in eGR->NR Step...
[12/21 15:55:56    744s] 
[12/21 15:55:56    744s] CCOPT: Preparing to route 24 clock nets with NanoRoute.
[12/21 15:55:56    744s]   All net are default rule.
[12/21 15:55:56    744s]   Removed pre-existing routes for 23 nets.
[12/21 15:55:56    744s]   Preferred NanoRoute mode settings: Current
[12/21 15:55:56    744s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 15:55:56    744s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/21 15:55:56    744s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/21 15:55:56    744s]       Clock detailed routing...
[12/21 15:55:56    744s]         NanoRoute...
[12/21 15:55:56    744s] % Begin globalDetailRoute (date=12/21 15:55:56, mem=1141.0M)
[12/21 15:55:56    744s] 
[12/21 15:55:56    744s] globalDetailRoute
[12/21 15:55:56    744s] 
[12/21 15:55:56    744s] ### Time Record (globalDetailRoute) is installed.
[12/21 15:55:56    744s] #Start globalDetailRoute on Tue Dec 21 15:55:56 2021
[12/21 15:55:56    744s] #
[12/21 15:55:56    744s] ### Time Record (Pre Callback) is installed.
[12/21 15:55:56    744s] ### Time Record (Pre Callback) is uninstalled.
[12/21 15:55:56    744s] ### Time Record (DB Import) is installed.
[12/21 15:55:56    744s] ### Time Record (Timing Data Generation) is installed.
[12/21 15:55:56    744s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 15:55:56    744s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 15:55:56    744s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 15:55:56    744s] #To increase the message display limit, refer to the product command reference manual.
[12/21 15:55:57    744s] ### Net info: total nets: 15638
[12/21 15:55:57    744s] ### Net info: dirty nets: 24
[12/21 15:55:57    744s] ### Net info: marked as disconnected nets: 0
[12/21 15:55:57    744s] #num needed restored net=0
[12/21 15:55:57    744s] #need_extraction net=0 (total=15638)
[12/21 15:55:57    744s] ### Net info: fully routed nets: 0
[12/21 15:55:57    744s] ### Net info: trivial (< 2 pins) nets: 9559
[12/21 15:55:57    744s] ### Net info: unrouted nets: 6079
[12/21 15:55:57    744s] ### Net info: re-extraction nets: 0
[12/21 15:55:57    744s] ### Net info: selected nets: 24
[12/21 15:55:57    744s] ### Net info: ignored nets: 0
[12/21 15:55:57    744s] ### Net info: skip routing nets: 0
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 15:55:57    744s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 15:55:57    744s] #To increase the message display limit, refer to the product command reference manual.
[12/21 15:55:57    744s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 15:55:57    744s] ### import design signature (6): route=1692040335 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1947311222 dirty_area=2028873360, del_dirty_area=0 cell=797256106 placement=1833009817 pin_access=1
[12/21 15:55:57    744s] ### Time Record (DB Import) is uninstalled.
[12/21 15:55:57    744s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 15:55:57    744s] #RTESIG:78da85933f6bc33010c53bf7531c4a06179a58ff6c596ba14309a425b4a19b506bc5041c
[12/21 15:55:57    744s] #       c9c87220fdf455d3a18b2b6912dc8f77efdd718be5fe710788e235c1ab0163ae086c7734
[12/21 15:55:57    744s] #       7e085b61ca7849b18aa5b70774bb583ebfbc12c6e1a0fbd140f1e15c7f0fd3683c8c2684
[12/21 15:55:57    744s] #       a3edee7e194a19500cc5d106d3193fcfc81a829f52325c3240c10dae77dd054131061f8b
[12/21 15:55:57    744s] #       b3684d1b407a0a2e62c178abfd65966b2a9a752faf6da3b5a865ec749a8508e622e79f30
[12/21 15:55:57    744s] #       468055eb38cdf8a038f44e877f4881b3be08934d1ee271f67988c58865380de5d15a779e
[12/21 15:55:57    744s] #       4615cc69500de654a84fdd52a95a8231616ab3ef36dbf772edbb0373f86bfb94de03a970
[12/21 15:55:57    744s] #       0de8da3f39bd2ae645679613fbd9c418b46db56fd37a9203b2cea6bb8a86677726a4f80b
[12/21 15:55:57    744s] #       9032d7709a156b789567aafc414548a4a09b6f174226bf
[12/21 15:55:57    744s] #
[12/21 15:55:57    744s] #Skip comparing routing design signature in db-snapshot flow
[12/21 15:55:57    744s] ### Time Record (Data Preparation) is installed.
[12/21 15:55:57    744s] #RTESIG:78da8d934f4b033110c53dfb2986b487156c37ffb6d95c050f52a8526cf116a29b2e856d
[12/21 15:55:57    744s] #       b264b385fae98d156f6b624e81f9f1de9b996436df3f6e0151bc2478d163cc1581cd96c6
[12/21 15:55:57    744s] #       0b610b4c192f2956b1b47b40b7b3f9f3cb2b611c0eba1b0c14efce75f7300ec6c3604238
[12/21 15:55:57    744s] #       daf6ee87a19401c5501c6d30adf1d38c5c41f0634a864b0628b8de75aebd202886e06371
[12/21 15:55:57    744s] #       125dd11a901e838b5830de6a7f99e4ea8a66d3cbab6d8c16b58c1d4f9310c15ce4f213c6
[12/21 15:55:57    744s] #       08b06a19a7190f1487cee9f0072970361761b2ce433cce3e0fb1d862194e7d79b4d69dc7
[12/21 15:55:57    744s] #       410573ea558d3915ea433754aa86604c985aefdbf5e6ad5cfaf6c01cfedc3ca5f7402abc
[12/21 15:55:57    744s] #       0274f54f4eaf8afda233cb897d6f6208da36da37693dc9015967d3aed757f21b2e652c6a
[12/21 15:55:57    744s] #       9e5dae90e27f6235a759b19a5779a6caffbc08891474f30540903374
[12/21 15:55:57    744s] #
[12/21 15:55:57    744s] ### Time Record (Data Preparation) is uninstalled.
[12/21 15:55:57    744s] ### Time Record (Data Preparation) is installed.
[12/21 15:55:57    744s] #Start routing data preparation on Tue Dec 21 15:55:57 2021
[12/21 15:55:57    744s] #
[12/21 15:55:57    744s] #Minimum voltage of a net in the design = 0.000.
[12/21 15:55:57    744s] #Maximum voltage of a net in the design = 1.320.
[12/21 15:55:57    744s] #Voltage range [0.000 - 1.320] has 15636 nets.
[12/21 15:55:57    744s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 15:55:57    744s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 15:55:57    744s] ### Time Record (Cell Pin Access) is installed.
[12/21 15:56:01    749s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 15:56:02    749s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 15:56:02    749s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 15:56:02    749s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 15:56:02    749s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 15:56:02    749s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 15:56:02    749s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 15:56:02    749s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 15:56:02    749s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 15:56:02    749s] #Monitoring time of adding inner blkg by smac
[12/21 15:56:02    749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1155.95 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] #Regenerating Ggrids automatically.
[12/21 15:56:02    749s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 15:56:02    749s] #Using automatically generated G-grids.
[12/21 15:56:02    749s] #Done routing data preparation.
[12/21 15:56:02    749s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1159.61 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] #reading routing guides ......
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #Finished routing data preparation on Tue Dec 21 15:56:02 2021
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #Cpu time = 00:00:05
[12/21 15:56:02    749s] #Elapsed time = 00:00:05
[12/21 15:56:02    749s] #Increased memory = 16.51 (MB)
[12/21 15:56:02    749s] #Total memory = 1159.82 (MB)
[12/21 15:56:02    749s] #Peak memory = 1260.39 (MB)
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] ### Time Record (Data Preparation) is uninstalled.
[12/21 15:56:02    749s] ### Time Record (Global Routing) is installed.
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #Start global routing on Tue Dec 21 15:56:02 2021
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #Start global routing initialization on Tue Dec 21 15:56:02 2021
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #Number of eco nets is 0
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #Start global routing data preparation on Tue Dec 21 15:56:02 2021
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 21 15:56:02 2021 with memory = 1160.26 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] #Start routing resource analysis on Tue Dec 21 15:56:02 2021
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] ### init_is_bin_blocked starts on Tue Dec 21 15:56:02 2021 with memory = 1160.43 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 21 15:56:02 2021 with memory = 1164.15 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### adjust_flow_cap starts on Tue Dec 21 15:56:02 2021 with memory = 1164.61 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### adjust_partial_route_blockage starts on Tue Dec 21 15:56:02 2021 with memory = 1164.61 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### set_via_blocked starts on Tue Dec 21 15:56:02 2021 with memory = 1164.61 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### copy_flow starts on Tue Dec 21 15:56:02 2021 with memory = 1164.61 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] #Routing resource analysis is done on Tue Dec 21 15:56:02 2021
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] ### report_flow_cap starts on Tue Dec 21 15:56:02 2021 with memory = 1164.61 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] #  Resource Analysis:
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/21 15:56:02    749s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/21 15:56:02    749s] #  --------------------------------------------------------------
[12/21 15:56:02    749s] #  METAL1         H         851        1731       29584    83.36%
[12/21 15:56:02    749s] #  METAL2         V         588        1714       29584    79.11%
[12/21 15:56:02    749s] #  METAL3         H         664        1918       29584    78.93%
[12/21 15:56:02    749s] #  METAL4         V         765        1537       29584    71.59%
[12/21 15:56:02    749s] #  METAL5         H         831        1751       29584    71.27%
[12/21 15:56:02    749s] #  METAL6         V         792        1510       29584    71.28%
[12/21 15:56:02    749s] #  METAL7         H         888        1694       29584    71.27%
[12/21 15:56:02    749s] #  METAL8         V         329         591       29584    71.39%
[12/21 15:56:02    749s] #  --------------------------------------------------------------
[12/21 15:56:02    749s] #  Total                   5709      68.21%      236672    74.78%
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #  24 nets (0.15%) with 1 preferred extra spacing.
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### analyze_m2_tracks starts on Tue Dec 21 15:56:02 2021 with memory = 1164.61 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### report_initial_resource starts on Tue Dec 21 15:56:02 2021 with memory = 1164.62 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### mark_pg_pins_accessibility starts on Tue Dec 21 15:56:02 2021 with memory = 1164.62 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### set_net_region starts on Tue Dec 21 15:56:02 2021 with memory = 1164.62 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #Global routing data preparation is done on Tue Dec 21 15:56:02 2021
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.63 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] ### prepare_level starts on Tue Dec 21 15:56:02 2021 with memory = 1164.64 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] #Routing guide is on.
[12/21 15:56:02    749s] ### init level 1 starts on Tue Dec 21 15:56:02 2021 with memory = 1164.65 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### Level 1 hgrid = 172 X 172
[12/21 15:56:02    749s] ### prepare_level_flow starts on Tue Dec 21 15:56:02 2021 with memory = 1164.91 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #Global routing initialization is done on Tue Dec 21 15:56:02 2021
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.91 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] #
[12/21 15:56:02    749s] #start global routing iteration 1...
[12/21 15:56:02    749s] ### init_flow_edge starts on Tue Dec 21 15:56:02 2021 with memory = 1164.97 (MB), peak = 1260.39 (MB)
[12/21 15:56:02    749s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:02    749s] ### routing at level 1 (topmost level) iter 0
[12/21 15:56:03    750s] ### measure_qor starts on Tue Dec 21 15:56:03 2021 with memory = 1168.39 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    750s] ### measure_congestion starts on Tue Dec 21 15:56:03 2021 with memory = 1168.39 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    750s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    750s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    750s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1168.36 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    750s] #
[12/21 15:56:03    750s] #start global routing iteration 2...
[12/21 15:56:03    750s] ### routing at level 1 (topmost level) iter 1
[12/21 15:56:03    751s] ### measure_qor starts on Tue Dec 21 15:56:03 2021 with memory = 1168.46 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### measure_congestion starts on Tue Dec 21 15:56:03 2021 with memory = 1168.46 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1168.46 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] #
[12/21 15:56:03    751s] ### route_end starts on Tue Dec 21 15:56:03 2021 with memory = 1168.46 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] #
[12/21 15:56:03    751s] #Total number of trivial nets (e.g. < 2 pins) = 9559 (skipped).
[12/21 15:56:03    751s] #Total number of selected nets for routing = 23.
[12/21 15:56:03    751s] #Total number of unselected nets (but routable) for routing = 6056 (skipped).
[12/21 15:56:03    751s] #Total number of nets in the design = 15638.
[12/21 15:56:03    751s] #
[12/21 15:56:03    751s] #6056 skipped nets do not have any wires.
[12/21 15:56:03    751s] #23 routable nets have only global wires.
[12/21 15:56:03    751s] #23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/21 15:56:03    751s] #
[12/21 15:56:03    751s] #Routed net constraints summary:
[12/21 15:56:03    751s] #------------------------------------------------
[12/21 15:56:03    751s] #        Rules   Pref Extra Space   Unconstrained  
[12/21 15:56:03    751s] #------------------------------------------------
[12/21 15:56:03    751s] #      Default                 23               0  
[12/21 15:56:03    751s] #------------------------------------------------
[12/21 15:56:03    751s] #        Total                 23               0  
[12/21 15:56:03    751s] #------------------------------------------------
[12/21 15:56:03    751s] #
[12/21 15:56:03    751s] #Routing constraints summary of the whole design:
[12/21 15:56:03    751s] #------------------------------------------------
[12/21 15:56:03    751s] #        Rules   Pref Extra Space   Unconstrained  
[12/21 15:56:03    751s] #------------------------------------------------
[12/21 15:56:03    751s] #      Default                 23            6056  
[12/21 15:56:03    751s] #------------------------------------------------
[12/21 15:56:03    751s] #        Total                 23            6056  
[12/21 15:56:03    751s] #------------------------------------------------
[12/21 15:56:03    751s] #
[12/21 15:56:03    751s] ### cal_base_flow starts on Tue Dec 21 15:56:03 2021 with memory = 1168.47 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### init_flow_edge starts on Tue Dec 21 15:56:03 2021 with memory = 1168.47 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### cal_flow starts on Tue Dec 21 15:56:03 2021 with memory = 1168.62 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### report_overcon starts on Tue Dec 21 15:56:03 2021 with memory = 1168.64 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] #
[12/21 15:56:03    751s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/21 15:56:03    751s] #
[12/21 15:56:03    751s] #                 OverCon          
[12/21 15:56:03    751s] #                  #Gcell    %Gcell
[12/21 15:56:03    751s] #     Layer           (1)   OverCon  Flow/Cap
[12/21 15:56:03    751s] #  ----------------------------------------------
[12/21 15:56:03    751s] #  METAL1        0(0.00%)   (0.00%)     0.24  
[12/21 15:56:03    751s] #  METAL2        0(0.00%)   (0.00%)     0.06  
[12/21 15:56:03    751s] #  METAL3        0(0.00%)   (0.00%)     0.06  
[12/21 15:56:03    751s] #  METAL4        0(0.00%)   (0.00%)     0.03  
[12/21 15:56:03    751s] #  METAL5        0(0.00%)   (0.00%)     0.00  
[12/21 15:56:03    751s] #  METAL6        0(0.00%)   (0.00%)     0.00  
[12/21 15:56:03    751s] #  METAL7        0(0.00%)   (0.00%)     0.00  
[12/21 15:56:03    751s] #  METAL8        0(0.00%)   (0.00%)     0.00  
[12/21 15:56:03    751s] #  ----------------------------------------------
[12/21 15:56:03    751s] #     Total      0(0.00%)   (0.00%)
[12/21 15:56:03    751s] #
[12/21 15:56:03    751s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/21 15:56:03    751s] #  Overflow after GR: 0.00% H + 0.00% V
[12/21 15:56:03    751s] #
[12/21 15:56:03    751s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### cal_base_flow starts on Tue Dec 21 15:56:03 2021 with memory = 1168.65 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### init_flow_edge starts on Tue Dec 21 15:56:03 2021 with memory = 1168.65 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### cal_flow starts on Tue Dec 21 15:56:03 2021 with memory = 1168.65 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### export_cong_map starts on Tue Dec 21 15:56:03 2021 with memory = 1168.65 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### PDZT_Export::export_cong_map starts on Tue Dec 21 15:56:03 2021 with memory = 1169.17 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### import_cong_map starts on Tue Dec 21 15:56:03 2021 with memory = 1169.17 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### update starts on Tue Dec 21 15:56:03 2021 with memory = 1169.17 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] #Complete Global Routing.
[12/21 15:56:03    751s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 15:56:03    751s] #Total wire length = 12401 um.
[12/21 15:56:03    751s] #Total half perimeter of net bounding box = 4519 um.
[12/21 15:56:03    751s] #Total wire length on LAYER METAL1 = 0 um.
[12/21 15:56:03    751s] #Total wire length on LAYER METAL2 = 3109 um.
[12/21 15:56:03    751s] #Total wire length on LAYER METAL3 = 5599 um.
[12/21 15:56:03    751s] #Total wire length on LAYER METAL4 = 3447 um.
[12/21 15:56:03    751s] #Total wire length on LAYER METAL5 = 172 um.
[12/21 15:56:03    751s] #Total wire length on LAYER METAL6 = 74 um.
[12/21 15:56:03    751s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 15:56:03    751s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 15:56:03    751s] #Total number of vias = 3312
[12/21 15:56:03    751s] #Up-Via Summary (total 3312):
[12/21 15:56:03    751s] #           
[12/21 15:56:03    751s] #-----------------------
[12/21 15:56:03    751s] # METAL1           1618
[12/21 15:56:03    751s] # METAL2           1102
[12/21 15:56:03    751s] # METAL3            544
[12/21 15:56:03    751s] # METAL4             28
[12/21 15:56:03    751s] # METAL5             20
[12/21 15:56:03    751s] #-----------------------
[12/21 15:56:03    751s] #                  3312 
[12/21 15:56:03    751s] #
[12/21 15:56:03    751s] #Total number of involved priority nets 23
[12/21 15:56:03    751s] #Maximum src to sink distance for priority net 316.1
[12/21 15:56:03    751s] #Average of max src_to_sink distance for priority net 172.7
[12/21 15:56:03    751s] #Average of ave src_to_sink distance for priority net 107.7
[12/21 15:56:03    751s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### report_overcon starts on Tue Dec 21 15:56:03 2021 with memory = 1169.19 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### report_overcon starts on Tue Dec 21 15:56:03 2021 with memory = 1169.19 (MB), peak = 1260.39 (MB)
[12/21 15:56:03    751s] #Max overcon = 0 track.
[12/21 15:56:03    751s] #Total overcon = 0.00%.
[12/21 15:56:03    751s] #Worst layer Gcell overcon rate = 0.00%.
[12/21 15:56:03    751s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:03    751s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:04    751s] ### global_route design signature (9): route=1747374879 net_attr=502387182
[12/21 15:56:04    751s] #
[12/21 15:56:04    751s] #Global routing statistics:
[12/21 15:56:04    751s] #Cpu time = 00:00:02
[12/21 15:56:04    751s] #Elapsed time = 00:00:02
[12/21 15:56:04    751s] #Increased memory = 7.45 (MB)
[12/21 15:56:04    751s] #Total memory = 1167.28 (MB)
[12/21 15:56:04    751s] #Peak memory = 1260.39 (MB)
[12/21 15:56:04    751s] #
[12/21 15:56:04    751s] #Finished global routing on Tue Dec 21 15:56:04 2021
[12/21 15:56:04    751s] #
[12/21 15:56:04    751s] #
[12/21 15:56:04    751s] ### Time Record (Global Routing) is uninstalled.
[12/21 15:56:04    751s] ### Time Record (Data Preparation) is installed.
[12/21 15:56:04    751s] ### Time Record (Data Preparation) is uninstalled.
[12/21 15:56:04    751s] ### track-assign external-init starts on Tue Dec 21 15:56:04 2021 with memory = 1163.63 (MB), peak = 1260.39 (MB)
[12/21 15:56:04    751s] ### Time Record (Track Assignment) is installed.
[12/21 15:56:04    751s] #reading routing guides ......
[12/21 15:56:04    751s] ### Time Record (Track Assignment) is uninstalled.
[12/21 15:56:04    751s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:04    751s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.64 (MB), peak = 1260.39 (MB)
[12/21 15:56:04    751s] ### track-assign engine-init starts on Tue Dec 21 15:56:04 2021 with memory = 1163.65 (MB), peak = 1260.39 (MB)
[12/21 15:56:04    751s] ### Time Record (Track Assignment) is installed.
[12/21 15:56:04    751s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:04    751s] ### track-assign core-engine starts on Tue Dec 21 15:56:04 2021 with memory = 1163.70 (MB), peak = 1260.39 (MB)
[12/21 15:56:04    751s] #Start Track Assignment.
[12/21 15:56:04    751s] #Done with 744 horizontal wires in 6 hboxes and 948 vertical wires in 6 hboxes.
[12/21 15:56:04    751s] #Done with 751 horizontal wires in 6 hboxes and 942 vertical wires in 6 hboxes.
[12/21 15:56:04    751s] #Complete Track Assignment.
[12/21 15:56:04    751s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 15:56:04    751s] #Total wire length = 13304 um.
[12/21 15:56:04    751s] #Total half perimeter of net bounding box = 4519 um.
[12/21 15:56:04    751s] #Total wire length on LAYER METAL1 = 1040 um.
[12/21 15:56:04    751s] #Total wire length on LAYER METAL2 = 3026 um.
[12/21 15:56:04    751s] #Total wire length on LAYER METAL3 = 5382 um.
[12/21 15:56:04    751s] #Total wire length on LAYER METAL4 = 3595 um.
[12/21 15:56:04    751s] #Total wire length on LAYER METAL5 = 170 um.
[12/21 15:56:04    751s] #Total wire length on LAYER METAL6 = 90 um.
[12/21 15:56:04    751s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 15:56:04    751s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 15:56:04    751s] #Total number of vias = 3312
[12/21 15:56:04    751s] #Up-Via Summary (total 3312):
[12/21 15:56:04    751s] #           
[12/21 15:56:04    751s] #-----------------------
[12/21 15:56:04    751s] # METAL1           1618
[12/21 15:56:04    751s] # METAL2           1102
[12/21 15:56:04    751s] # METAL3            544
[12/21 15:56:04    751s] # METAL4             28
[12/21 15:56:04    751s] # METAL5             20
[12/21 15:56:04    751s] #-----------------------
[12/21 15:56:04    751s] #                  3312 
[12/21 15:56:04    751s] #
[12/21 15:56:04    751s] ### track_assign design signature (12): route=1994788025
[12/21 15:56:04    751s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[12/21 15:56:04    751s] ### Time Record (Track Assignment) is uninstalled.
[12/21 15:56:04    751s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.11 (MB), peak = 1260.39 (MB)
[12/21 15:56:04    751s] #
[12/21 15:56:04    751s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/21 15:56:04    751s] #Cpu time = 00:00:07
[12/21 15:56:04    751s] #Elapsed time = 00:00:07
[12/21 15:56:04    751s] #Increased memory = 20.87 (MB)
[12/21 15:56:04    751s] #Total memory = 1164.11 (MB)
[12/21 15:56:04    751s] #Peak memory = 1260.39 (MB)
[12/21 15:56:04    751s] ### Time Record (Detail Routing) is installed.
[12/21 15:56:04    751s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 15:56:04    751s] #
[12/21 15:56:04    751s] #Start Detail Routing..
[12/21 15:56:04    751s] #start initial detail routing ...
[12/21 15:56:04    751s] ### Design has 2 dirty nets
[12/21 15:56:15    762s] # ECO: 1.1% of the total area was rechecked for DRC, and 13.2% required routing.
[12/21 15:56:15    762s] #   number of violations = 2
[12/21 15:56:15    762s] #
[12/21 15:56:15    762s] #    By Layer and Type :
[12/21 15:56:15    762s] #	         CShort   Totals
[12/21 15:56:15    762s] #	METAL1        0        0
[12/21 15:56:15    762s] #	METAL2        0        0
[12/21 15:56:15    762s] #	METAL3        2        2
[12/21 15:56:15    762s] #	Totals        2        2
[12/21 15:56:15    762s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1174.50 (MB), peak = 1260.39 (MB)
[12/21 15:56:15    762s] #start 1st optimization iteration ...
[12/21 15:56:15    762s] #   number of violations = 3
[12/21 15:56:15    762s] #
[12/21 15:56:15    762s] #    By Layer and Type :
[12/21 15:56:15    762s] #	          Short   CShort   Totals
[12/21 15:56:15    762s] #	METAL1        0        0        0
[12/21 15:56:15    762s] #	METAL2        0        0        0
[12/21 15:56:15    762s] #	METAL3        1        2        3
[12/21 15:56:15    762s] #	Totals        1        2        3
[12/21 15:56:15    762s] #    number of process antenna violations = 4
[12/21 15:56:15    762s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.77 (MB), peak = 1260.39 (MB)
[12/21 15:56:15    762s] #start 2nd optimization iteration ...
[12/21 15:56:15    762s] #   number of violations = 3
[12/21 15:56:15    762s] #
[12/21 15:56:15    762s] #    By Layer and Type :
[12/21 15:56:15    762s] #	          Short   CShort   Totals
[12/21 15:56:15    762s] #	METAL1        0        0        0
[12/21 15:56:15    762s] #	METAL2        0        0        0
[12/21 15:56:15    762s] #	METAL3        1        2        3
[12/21 15:56:15    762s] #	Totals        1        2        3
[12/21 15:56:15    762s] #    number of process antenna violations = 4
[12/21 15:56:15    762s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.34 (MB), peak = 1260.39 (MB)
[12/21 15:56:15    762s] #start 3rd optimization iteration ...
[12/21 15:56:15    763s] #   number of violations = 3
[12/21 15:56:15    763s] #
[12/21 15:56:15    763s] #    By Layer and Type :
[12/21 15:56:15    763s] #	          Short   CShort   Totals
[12/21 15:56:15    763s] #	METAL1        0        0        0
[12/21 15:56:15    763s] #	METAL2        0        0        0
[12/21 15:56:15    763s] #	METAL3        1        2        3
[12/21 15:56:15    763s] #	Totals        1        2        3
[12/21 15:56:15    763s] #    number of process antenna violations = 4
[12/21 15:56:15    763s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.38 (MB), peak = 1260.39 (MB)
[12/21 15:56:15    763s] #start 4th optimization iteration ...
[12/21 15:56:15    763s] #   number of violations = 3
[12/21 15:56:15    763s] #
[12/21 15:56:15    763s] #    By Layer and Type :
[12/21 15:56:15    763s] #	          Short   CShort   Totals
[12/21 15:56:15    763s] #	METAL1        0        0        0
[12/21 15:56:15    763s] #	METAL2        0        0        0
[12/21 15:56:15    763s] #	METAL3        1        2        3
[12/21 15:56:15    763s] #	Totals        1        2        3
[12/21 15:56:15    763s] #    number of process antenna violations = 4
[12/21 15:56:15    763s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.18 (MB), peak = 1260.39 (MB)
[12/21 15:56:15    763s] #start 5th optimization iteration ...
[12/21 15:56:15    763s] #   number of violations = 3
[12/21 15:56:15    763s] #
[12/21 15:56:15    763s] #    By Layer and Type :
[12/21 15:56:15    763s] #	          Short   CShort   Totals
[12/21 15:56:15    763s] #	METAL1        0        0        0
[12/21 15:56:15    763s] #	METAL2        0        0        0
[12/21 15:56:15    763s] #	METAL3        1        2        3
[12/21 15:56:15    763s] #	Totals        1        2        3
[12/21 15:56:15    763s] #    number of process antenna violations = 4
[12/21 15:56:15    763s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.19 (MB), peak = 1260.39 (MB)
[12/21 15:56:15    763s] #start 6th optimization iteration ...
[12/21 15:56:17    764s] #   number of violations = 1
[12/21 15:56:17    764s] #
[12/21 15:56:17    764s] #    By Layer and Type :
[12/21 15:56:17    764s] #	         CShort   Totals
[12/21 15:56:17    764s] #	METAL1        0        0
[12/21 15:56:17    764s] #	METAL2        0        0
[12/21 15:56:17    764s] #	METAL3        1        1
[12/21 15:56:17    764s] #	Totals        1        1
[12/21 15:56:17    764s] #    number of process antenna violations = 4
[12/21 15:56:17    764s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1179.14 (MB), peak = 1260.39 (MB)
[12/21 15:56:17    764s] #start 7th optimization iteration ...
[12/21 15:56:17    764s] #   number of violations = 1
[12/21 15:56:17    764s] #
[12/21 15:56:17    764s] #    By Layer and Type :
[12/21 15:56:17    764s] #	         CShort   Totals
[12/21 15:56:17    764s] #	METAL1        0        0
[12/21 15:56:17    764s] #	METAL2        0        0
[12/21 15:56:17    764s] #	METAL3        1        1
[12/21 15:56:17    764s] #	Totals        1        1
[12/21 15:56:17    764s] #    number of process antenna violations = 4
[12/21 15:56:17    764s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.30 (MB), peak = 1260.39 (MB)
[12/21 15:56:17    764s] #start 8th optimization iteration ...
[12/21 15:56:17    764s] #   number of violations = 1
[12/21 15:56:17    764s] #
[12/21 15:56:17    764s] #    By Layer and Type :
[12/21 15:56:17    764s] #	         CShort   Totals
[12/21 15:56:17    764s] #	METAL1        0        0
[12/21 15:56:17    764s] #	METAL2        0        0
[12/21 15:56:17    764s] #	METAL3        1        1
[12/21 15:56:17    764s] #	Totals        1        1
[12/21 15:56:17    764s] #    number of process antenna violations = 4
[12/21 15:56:17    764s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.34 (MB), peak = 1260.39 (MB)
[12/21 15:56:17    765s] #start 9th optimization iteration ...
[12/21 15:56:17    765s] #   number of violations = 1
[12/21 15:56:17    765s] #
[12/21 15:56:17    765s] #    By Layer and Type :
[12/21 15:56:17    765s] #	         CShort   Totals
[12/21 15:56:17    765s] #	METAL1        0        0
[12/21 15:56:17    765s] #	METAL2        0        0
[12/21 15:56:17    765s] #	METAL3        1        1
[12/21 15:56:17    765s] #	Totals        1        1
[12/21 15:56:17    765s] #    number of process antenna violations = 4
[12/21 15:56:17    765s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.89 (MB), peak = 1260.39 (MB)
[12/21 15:56:17    765s] #start 10th optimization iteration ...
[12/21 15:56:17    765s] #   number of violations = 1
[12/21 15:56:17    765s] #
[12/21 15:56:17    765s] #    By Layer and Type :
[12/21 15:56:17    765s] #	         CShort   Totals
[12/21 15:56:17    765s] #	METAL1        0        0
[12/21 15:56:17    765s] #	METAL2        0        0
[12/21 15:56:17    765s] #	METAL3        1        1
[12/21 15:56:17    765s] #	Totals        1        1
[12/21 15:56:17    765s] #    number of process antenna violations = 4
[12/21 15:56:17    765s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.89 (MB), peak = 1260.39 (MB)
[12/21 15:56:17    765s] #start 11th optimization iteration ...
[12/21 15:56:19    766s] #   number of violations = 1
[12/21 15:56:19    766s] #
[12/21 15:56:19    766s] #    By Layer and Type :
[12/21 15:56:19    766s] #	         CShort   Totals
[12/21 15:56:19    766s] #	METAL1        0        0
[12/21 15:56:19    766s] #	METAL2        0        0
[12/21 15:56:19    766s] #	METAL3        1        1
[12/21 15:56:19    766s] #	Totals        1        1
[12/21 15:56:19    766s] #    number of process antenna violations = 4
[12/21 15:56:19    766s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1180.30 (MB), peak = 1260.39 (MB)
[12/21 15:56:19    766s] #start 12th optimization iteration ...
[12/21 15:56:19    766s] #   number of violations = 1
[12/21 15:56:19    766s] #
[12/21 15:56:19    766s] #    By Layer and Type :
[12/21 15:56:19    766s] #	         CShort   Totals
[12/21 15:56:19    766s] #	METAL1        0        0
[12/21 15:56:19    766s] #	METAL2        0        0
[12/21 15:56:19    766s] #	METAL3        1        1
[12/21 15:56:19    766s] #	Totals        1        1
[12/21 15:56:19    766s] #    number of process antenna violations = 4
[12/21 15:56:19    766s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.30 (MB), peak = 1260.39 (MB)
[12/21 15:56:19    766s] #start 13th optimization iteration ...
[12/21 15:56:19    766s] #   number of violations = 1
[12/21 15:56:19    766s] #
[12/21 15:56:19    766s] #    By Layer and Type :
[12/21 15:56:19    766s] #	         CShort   Totals
[12/21 15:56:19    766s] #	METAL1        0        0
[12/21 15:56:19    766s] #	METAL2        0        0
[12/21 15:56:19    766s] #	METAL3        1        1
[12/21 15:56:19    766s] #	Totals        1        1
[12/21 15:56:19    766s] #    number of process antenna violations = 4
[12/21 15:56:19    766s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.30 (MB), peak = 1260.39 (MB)
[12/21 15:56:19    766s] #start 14th optimization iteration ...
[12/21 15:56:19    766s] #   number of violations = 1
[12/21 15:56:19    766s] #
[12/21 15:56:19    766s] #    By Layer and Type :
[12/21 15:56:19    766s] #	         CShort   Totals
[12/21 15:56:19    766s] #	METAL1        0        0
[12/21 15:56:19    766s] #	METAL2        0        0
[12/21 15:56:19    766s] #	METAL3        1        1
[12/21 15:56:19    766s] #	Totals        1        1
[12/21 15:56:19    766s] #    number of process antenna violations = 4
[12/21 15:56:19    766s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.30 (MB), peak = 1260.39 (MB)
[12/21 15:56:19    766s] #start 15th optimization iteration ...
[12/21 15:56:19    766s] #   number of violations = 1
[12/21 15:56:19    766s] #
[12/21 15:56:19    766s] #    By Layer and Type :
[12/21 15:56:19    766s] #	         CShort   Totals
[12/21 15:56:19    766s] #	METAL1        0        0
[12/21 15:56:19    766s] #	METAL2        0        0
[12/21 15:56:19    766s] #	METAL3        1        1
[12/21 15:56:19    766s] #	Totals        1        1
[12/21 15:56:19    766s] #    number of process antenna violations = 4
[12/21 15:56:19    766s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.30 (MB), peak = 1260.39 (MB)
[12/21 15:56:19    766s] #start 16th optimization iteration ...
[12/21 15:56:21    768s] #   number of violations = 1
[12/21 15:56:21    768s] #
[12/21 15:56:21    768s] #    By Layer and Type :
[12/21 15:56:21    768s] #	         CShort   Totals
[12/21 15:56:21    768s] #	METAL1        0        0
[12/21 15:56:21    768s] #	METAL2        0        0
[12/21 15:56:21    768s] #	METAL3        1        1
[12/21 15:56:21    768s] #	Totals        1        1
[12/21 15:56:21    768s] #    number of process antenna violations = 4
[12/21 15:56:21    768s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1181.20 (MB), peak = 1260.39 (MB)
[12/21 15:56:21    768s] #start 17th optimization iteration ...
[12/21 15:56:21    769s] #   number of violations = 1
[12/21 15:56:21    769s] #
[12/21 15:56:21    769s] #    By Layer and Type :
[12/21 15:56:21    769s] #	         CShort   Totals
[12/21 15:56:21    769s] #	METAL1        0        0
[12/21 15:56:21    769s] #	METAL2        0        0
[12/21 15:56:21    769s] #	METAL3        1        1
[12/21 15:56:21    769s] #	Totals        1        1
[12/21 15:56:21    769s] #    number of process antenna violations = 4
[12/21 15:56:21    769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.20 (MB), peak = 1260.39 (MB)
[12/21 15:56:21    769s] #start 18th optimization iteration ...
[12/21 15:56:21    769s] #   number of violations = 1
[12/21 15:56:21    769s] #
[12/21 15:56:21    769s] #    By Layer and Type :
[12/21 15:56:21    769s] #	         CShort   Totals
[12/21 15:56:21    769s] #	METAL1        0        0
[12/21 15:56:21    769s] #	METAL2        0        0
[12/21 15:56:21    769s] #	METAL3        1        1
[12/21 15:56:21    769s] #	Totals        1        1
[12/21 15:56:21    769s] #    number of process antenna violations = 4
[12/21 15:56:21    769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.20 (MB), peak = 1260.39 (MB)
[12/21 15:56:21    769s] #start 19th optimization iteration ...
[12/21 15:56:21    769s] #   number of violations = 1
[12/21 15:56:21    769s] #
[12/21 15:56:21    769s] #    By Layer and Type :
[12/21 15:56:21    769s] #	         CShort   Totals
[12/21 15:56:21    769s] #	METAL1        0        0
[12/21 15:56:21    769s] #	METAL2        0        0
[12/21 15:56:21    769s] #	METAL3        1        1
[12/21 15:56:21    769s] #	Totals        1        1
[12/21 15:56:21    769s] #    number of process antenna violations = 4
[12/21 15:56:21    769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.20 (MB), peak = 1260.39 (MB)
[12/21 15:56:21    769s] #start 20th optimization iteration ...
[12/21 15:56:21    769s] #   number of violations = 1
[12/21 15:56:21    769s] #
[12/21 15:56:21    769s] #    By Layer and Type :
[12/21 15:56:21    769s] #	         CShort   Totals
[12/21 15:56:21    769s] #	METAL1        0        0
[12/21 15:56:21    769s] #	METAL2        0        0
[12/21 15:56:21    769s] #	METAL3        1        1
[12/21 15:56:21    769s] #	Totals        1        1
[12/21 15:56:21    769s] #    number of process antenna violations = 4
[12/21 15:56:21    769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1181.21 (MB), peak = 1260.39 (MB)
[12/21 15:56:21    769s] #Complete Detail Routing.
[12/21 15:56:21    769s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 15:56:21    769s] #Total wire length = 14210 um.
[12/21 15:56:21    769s] #Total half perimeter of net bounding box = 4519 um.
[12/21 15:56:21    769s] #Total wire length on LAYER METAL1 = 0 um.
[12/21 15:56:21    769s] #Total wire length on LAYER METAL2 = 971 um.
[12/21 15:56:21    769s] #Total wire length on LAYER METAL3 = 7952 um.
[12/21 15:56:21    769s] #Total wire length on LAYER METAL4 = 5092 um.
[12/21 15:56:21    769s] #Total wire length on LAYER METAL5 = 162 um.
[12/21 15:56:21    769s] #Total wire length on LAYER METAL6 = 33 um.
[12/21 15:56:21    769s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 15:56:21    769s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 15:56:21    769s] #Total number of vias = 4259
[12/21 15:56:21    769s] #Up-Via Summary (total 4259):
[12/21 15:56:21    769s] #           
[12/21 15:56:21    769s] #-----------------------
[12/21 15:56:21    769s] # METAL1           1618
[12/21 15:56:21    769s] # METAL2           1498
[12/21 15:56:21    769s] # METAL3           1125
[12/21 15:56:21    769s] # METAL4             14
[12/21 15:56:21    769s] # METAL5              4
[12/21 15:56:21    769s] #-----------------------
[12/21 15:56:21    769s] #                  4259 
[12/21 15:56:21    769s] #
[12/21 15:56:21    769s] #Total number of DRC violations = 1
[12/21 15:56:21    769s] #Total number of violations on LAYER METAL1 = 0
[12/21 15:56:21    769s] #Total number of violations on LAYER METAL2 = 0
[12/21 15:56:21    769s] #Total number of violations on LAYER METAL3 = 1
[12/21 15:56:21    769s] #Total number of violations on LAYER METAL4 = 0
[12/21 15:56:21    769s] #Total number of violations on LAYER METAL5 = 0
[12/21 15:56:21    769s] #Total number of violations on LAYER METAL6 = 0
[12/21 15:56:21    769s] #Total number of violations on LAYER METAL7 = 0
[12/21 15:56:21    769s] #Total number of violations on LAYER METAL8 = 0
[12/21 15:56:21    769s] ### Time Record (Detail Routing) is uninstalled.
[12/21 15:56:21    769s] #Cpu time = 00:00:18
[12/21 15:56:21    769s] #Elapsed time = 00:00:18
[12/21 15:56:21    769s] #Increased memory = 15.37 (MB)
[12/21 15:56:21    769s] #Total memory = 1179.48 (MB)
[12/21 15:56:21    769s] #Peak memory = 1260.39 (MB)
[12/21 15:56:21    769s] #detailRoute Statistics:
[12/21 15:56:21    769s] #Cpu time = 00:00:18
[12/21 15:56:21    769s] #Elapsed time = 00:00:18
[12/21 15:56:21    769s] #Increased memory = 15.39 (MB)
[12/21 15:56:21    769s] #Total memory = 1179.50 (MB)
[12/21 15:56:21    769s] #Peak memory = 1260.39 (MB)
[12/21 15:56:21    769s] #Skip updating routing design signature in db-snapshot flow
[12/21 15:56:21    769s] ### global_detail_route design signature (58): route=1258266220 flt_obj=0 vio=426791322 shield_wire=1
[12/21 15:56:21    769s] ### Time Record (DB Export) is installed.
[12/21 15:56:21    769s] ### export design design signature (59): route=1258266220 flt_obj=0 vio=426791322 swire=282492057 shield_wire=1 net_attr=1654718823 dirty_area=0, del_dirty_area=0 cell=797256106 placement=1833009817 pin_access=533628933
[12/21 15:56:21    769s] ### Time Record (DB Export) is uninstalled.
[12/21 15:56:21    769s] ### Time Record (Post Callback) is installed.
[12/21 15:56:21    769s] ### Time Record (Post Callback) is uninstalled.
[12/21 15:56:21    769s] #
[12/21 15:56:21    769s] #globalDetailRoute statistics:
[12/21 15:56:21    769s] #Cpu time = 00:00:25
[12/21 15:56:21    769s] #Elapsed time = 00:00:25
[12/21 15:56:21    769s] #Increased memory = 46.67 (MB)
[12/21 15:56:21    769s] #Total memory = 1187.71 (MB)
[12/21 15:56:21    769s] #Peak memory = 1260.39 (MB)
[12/21 15:56:21    769s] #Number of warnings = 44
[12/21 15:56:21    769s] #Total number of warnings = 68
[12/21 15:56:21    769s] #Number of fails = 0
[12/21 15:56:21    769s] #Total number of fails = 0
[12/21 15:56:21    769s] #Complete globalDetailRoute on Tue Dec 21 15:56:21 2021
[12/21 15:56:21    769s] #
[12/21 15:56:21    769s] ### import design signature (60): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=533628933
[12/21 15:56:21    769s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 15:56:21    769s] ### 
[12/21 15:56:21    769s] ###   Scalability Statistics
[12/21 15:56:21    769s] ### 
[12/21 15:56:21    769s] ### --------------------------------+----------------+----------------+----------------+
[12/21 15:56:21    769s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/21 15:56:21    769s] ### --------------------------------+----------------+----------------+----------------+
[12/21 15:56:21    769s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 15:56:21    769s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 15:56:21    769s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/21 15:56:21    769s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/21 15:56:21    769s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/21 15:56:21    769s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[12/21 15:56:21    769s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/21 15:56:21    769s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[12/21 15:56:21    769s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/21 15:56:21    769s] ###   Detail Routing                |        00:00:18|        00:00:18|             1.0|
[12/21 15:56:21    769s] ###   Entire Command                |        00:00:25|        00:00:25|             1.0|
[12/21 15:56:21    769s] ### --------------------------------+----------------+----------------+----------------+
[12/21 15:56:21    769s] ### 
[12/21 15:56:21    769s] % End globalDetailRoute (date=12/21 15:56:21, total cpu=0:00:25.0, real=0:00:25.0, peak res=1187.6M, current mem=1187.6M)
[12/21 15:56:21    769s]         NanoRoute done. (took cpu=0:00:25.1 real=0:00:25.1)
[12/21 15:56:21    769s]       Clock detailed routing done.
[12/21 15:56:21    769s] Checking guided vs. routed lengths for 24 nets...
[12/21 15:56:21    769s] 
[12/21 15:56:21    769s]       
[12/21 15:56:21    769s]       Guided max path lengths
[12/21 15:56:21    769s]       =======================
[12/21 15:56:21    769s]       
[12/21 15:56:21    769s]       ---------------------------------------
[12/21 15:56:21    769s]       From (um)    To (um)    Number of paths
[12/21 15:56:21    769s]       ---------------------------------------
[12/21 15:56:21    769s]       below          0.000           1
[12/21 15:56:21    769s]          0.000      50.000           1
[12/21 15:56:21    769s]         50.000     100.000           3
[12/21 15:56:21    769s]        100.000     150.000           3
[12/21 15:56:21    769s]        150.000     200.000          10
[12/21 15:56:21    769s]        200.000     250.000           5
[12/21 15:56:21    769s]        250.000     300.000           0
[12/21 15:56:21    769s]        300.000     350.000           1
[12/21 15:56:21    769s]       ---------------------------------------
[12/21 15:56:21    769s]       
[12/21 15:56:21    769s]       Deviation of routing from guided max path lengths
[12/21 15:56:21    769s]       =================================================
[12/21 15:56:21    769s]       
[12/21 15:56:21    769s]       -------------------------------------
[12/21 15:56:21    769s]       From (%)    To (%)    Number of paths
[12/21 15:56:21    769s]       -------------------------------------
[12/21 15:56:21    769s]       below       0.000           12
[12/21 15:56:21    769s]        0.000      1.000            1
[12/21 15:56:22    769s]        1.000      2.000            4
[12/21 15:56:22    769s]        2.000      3.000            1
[12/21 15:56:22    769s]        3.000      4.000            2
[12/21 15:56:22    769s]        4.000      5.000            1
[12/21 15:56:22    769s]        5.000      6.000            0
[12/21 15:56:22    769s]        6.000      7.000            1
[12/21 15:56:22    769s]        7.000      8.000            0
[12/21 15:56:22    769s]        8.000      9.000            2
[12/21 15:56:22    769s]       -------------------------------------
[12/21 15:56:22    769s]       
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Top 10 notable deviations of routed length from guided length
[12/21 15:56:22    769s]     =============================================================
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Net DCT/acf/CTS_1 (101 terminals)
[12/21 15:56:22    769s]     Guided length:  max path =   167.860um, total =   716.560um
[12/21 15:56:22    769s]     Routed length:  max path =   170.770um, total =   908.495um
[12/21 15:56:22    769s]     Deviation:      max path =     1.734%,  total =    26.786%
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Net DCT/CTS_7 (101 terminals)
[12/21 15:56:22    769s]     Guided length:  max path =   156.970um, total =   703.889um
[12/21 15:56:22    769s]     Routed length:  max path =   170.490um, total =   890.475um
[12/21 15:56:22    769s]     Deviation:      max path =     8.613%,  total =    26.508%
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Net DCT/CTS_6 (99 terminals)
[12/21 15:56:22    769s]     Guided length:  max path =   172.200um, total =   633.800um
[12/21 15:56:22    769s]     Routed length:  max path =   165.600um, total =   798.035um
[12/21 15:56:22    769s]     Deviation:      max path =    -3.833%,  total =    25.913%
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Net DCT/CTS_2 (99 terminals)
[12/21 15:56:22    769s]     Guided length:  max path =   197.710um, total =   709.524um
[12/21 15:56:22    769s]     Routed length:  max path =   190.840um, total =   887.520um
[12/21 15:56:22    769s]     Deviation:      max path =    -3.475%,  total =    25.087%
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Net DCT/CTS_1 (100 terminals)
[12/21 15:56:22    769s]     Guided length:  max path =   169.060um, total =   725.490um
[12/21 15:56:22    769s]     Routed length:  max path =   175.620um, total =   895.370um
[12/21 15:56:22    769s]     Deviation:      max path =     3.880%,  total =    23.416%
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Net DCT/CTS_10 (100 terminals)
[12/21 15:56:22    769s]     Guided length:  max path =   154.840um, total =   710.059um
[12/21 15:56:22    769s]     Routed length:  max path =   167.920um, total =   871.020um
[12/21 15:56:22    769s]     Deviation:      max path =     8.447%,  total =    22.669%
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Net DCT/CTS_3 (97 terminals)
[12/21 15:56:22    769s]     Guided length:  max path =   215.550um, total =   648.195um
[12/21 15:56:22    769s]     Routed length:  max path =   199.220um, total =   788.600um
[12/21 15:56:22    769s]     Deviation:      max path =    -7.576%,  total =    21.661%
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Net DCT/bdeg/CTS_4 (100 terminals)
[12/21 15:56:22    769s]     Guided length:  max path =   208.120um, total =   704.039um
[12/21 15:56:22    769s]     Routed length:  max path =   199.630um, total =   849.465um
[12/21 15:56:22    769s]     Deviation:      max path =    -4.079%,  total =    20.656%
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Net DCT/bdeg/CTS_1 (101 terminals)
[12/21 15:56:22    769s]     Guided length:  max path =   143.080um, total =   693.379um
[12/21 15:56:22    769s]     Routed length:  max path =   133.570um, total =   831.130um
[12/21 15:56:22    769s]     Deviation:      max path =    -6.647%,  total =    19.867%
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Net DCT/acf/CTS_5 (100 terminals)
[12/21 15:56:22    769s]     Guided length:  max path =   133.380um, total =   714.834um
[12/21 15:56:22    769s]     Routed length:  max path =   129.680um, total =   855.350um
[12/21 15:56:22    769s]     Deviation:      max path =    -2.774%,  total =    19.657%
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s] Set FIXED routing status on 23 net(s)
[12/21 15:56:22    769s] Set FIXED placed status on 22 instance(s)
[12/21 15:56:22    769s]       Route Remaining Unrouted Nets...
[12/21 15:56:22    769s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/21 15:56:22    769s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:56:22    769s] All LLGs are deleted
[12/21 15:56:22    769s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1702.6M
[12/21 15:56:22    769s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1702.6M
[12/21 15:56:22    769s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:56:22    769s] ### Creating LA Mngr. totSessionCpu=0:12:49 mem=1702.6M
[12/21 15:56:22    769s] LayerId::1 widthSet size::4
[12/21 15:56:22    769s] LayerId::2 widthSet size::4
[12/21 15:56:22    769s] LayerId::3 widthSet size::4
[12/21 15:56:22    769s] LayerId::4 widthSet size::4
[12/21 15:56:22    769s] LayerId::5 widthSet size::4
[12/21 15:56:22    769s] LayerId::6 widthSet size::4
[12/21 15:56:22    769s] LayerId::7 widthSet size::5
[12/21 15:56:22    769s] LayerId::8 widthSet size::3
[12/21 15:56:22    769s] Updating RC grid for preRoute extraction ...
[12/21 15:56:22    769s] Initializing multi-corner capacitance tables ... 
[12/21 15:56:22    769s] Initializing multi-corner resistance tables ...
[12/21 15:56:22    769s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:56:22    769s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:56:22    769s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.829300 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:56:22    769s] ### Creating LA Mngr, finished. totSessionCpu=0:12:49 mem=1702.6M
[12/21 15:56:22    769s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1702.59 MB )
[12/21 15:56:22    769s] (I)       Started Loading and Dumping File ( Curr Mem: 1702.59 MB )
[12/21 15:56:22    769s] (I)       Reading DB...
[12/21 15:56:22    769s] (I)       Read data from FE... (mem=1702.6M)
[12/21 15:56:22    769s] (I)       Read nodes and places... (mem=1702.6M)
[12/21 15:56:22    769s] (I)       Done Read nodes and places (cpu=0.000s, mem=1702.6M)
[12/21 15:56:22    769s] (I)       Read nets... (mem=1702.6M)
[12/21 15:56:22    769s] (I)       Done Read nets (cpu=0.020s, mem=1702.6M)
[12/21 15:56:22    769s] (I)       Done Read data from FE (cpu=0.020s, mem=1702.6M)
[12/21 15:56:22    769s] (I)       before initializing RouteDB syMemory usage = 1702.6 MB
[12/21 15:56:22    769s] (I)       == Non-default Options ==
[12/21 15:56:22    769s] (I)       Maximum routing layer                              : 8
[12/21 15:56:22    769s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 15:56:22    769s] (I)       Use row-based GCell size
[12/21 15:56:22    769s] (I)       GCell unit size  : 7380
[12/21 15:56:22    769s] (I)       GCell multiplier : 1
[12/21 15:56:22    769s] (I)       build grid graph
[12/21 15:56:22    769s] (I)       build grid graph start
[12/21 15:56:22    769s] [NR-eGR] Track table information for default rule: 
[12/21 15:56:22    769s] [NR-eGR] METAL1 has no routable track
[12/21 15:56:22    769s] [NR-eGR] METAL2 has single uniform track structure
[12/21 15:56:22    769s] [NR-eGR] METAL3 has single uniform track structure
[12/21 15:56:22    769s] [NR-eGR] METAL4 has single uniform track structure
[12/21 15:56:22    769s] [NR-eGR] METAL5 has single uniform track structure
[12/21 15:56:22    769s] [NR-eGR] METAL6 has single uniform track structure
[12/21 15:56:22    769s] [NR-eGR] METAL7 has single uniform track structure
[12/21 15:56:22    769s] [NR-eGR] METAL8 has single uniform track structure
[12/21 15:56:22    769s] (I)       build grid graph end
[12/21 15:56:22    769s] (I)       ===========================================================================
[12/21 15:56:22    769s] (I)       == Report All Rule Vias ==
[12/21 15:56:22    769s] (I)       ===========================================================================
[12/21 15:56:22    769s] (I)        Via Rule : (Default)
[12/21 15:56:22    769s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 15:56:22    769s] (I)       ---------------------------------------------------------------------------
[12/21 15:56:22    769s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[12/21 15:56:22    769s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 15:56:22    769s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 15:56:22    769s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 15:56:22    769s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 15:56:22    769s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[12/21 15:56:22    769s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[12/21 15:56:22    769s] (I)       ===========================================================================
[12/21 15:56:22    769s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1702.59 MB )
[12/21 15:56:22    769s] (I)       Num PG vias on layer 2 : 0
[12/21 15:56:22    769s] (I)       Num PG vias on layer 3 : 0
[12/21 15:56:22    769s] (I)       Num PG vias on layer 4 : 0
[12/21 15:56:22    769s] (I)       Num PG vias on layer 5 : 0
[12/21 15:56:22    769s] (I)       Num PG vias on layer 6 : 0
[12/21 15:56:22    769s] (I)       Num PG vias on layer 7 : 0
[12/21 15:56:22    769s] (I)       Num PG vias on layer 8 : 0
[12/21 15:56:22    769s] [NR-eGR] Read 4004 PG shapes
[12/21 15:56:22    769s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1702.59 MB )
[12/21 15:56:22    769s] [NR-eGR] #Routing Blockages  : 0
[12/21 15:56:22    769s] [NR-eGR] #Instance Blockages : 6478
[12/21 15:56:22    769s] [NR-eGR] #PG Blockages       : 4004
[12/21 15:56:22    769s] [NR-eGR] #Halo Blockages     : 0
[12/21 15:56:22    769s] [NR-eGR] #Boundary Blockages : 0
[12/21 15:56:22    769s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 15:56:22    769s] [NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 4300
[12/21 15:56:22    769s] (I)       readDataFromPlaceDB
[12/21 15:56:22    769s] (I)       Read net information..
[12/21 15:56:22    769s] [NR-eGR] Read numTotalNets=6111  numIgnoredNets=23
[12/21 15:56:22    769s] (I)       Read testcase time = 0.000 seconds
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s] (I)       early_global_route_priority property id does not exist.
[12/21 15:56:22    769s] (I)       Start initializing grid graph
[12/21 15:56:22    769s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 15:56:22    769s] (I)       End initializing grid graph
[12/21 15:56:22    769s] (I)       Model blockages into capacity
[12/21 15:56:22    769s] (I)       Read Num Blocks=11250  Num Prerouted Wires=4300  Num CS=0
[12/21 15:56:22    769s] (I)       Started Modeling ( Curr Mem: 1702.59 MB )
[12/21 15:56:22    769s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 1955
[12/21 15:56:22    769s] (I)       Layer 2 (H) : #blockages 2552 : #preroutes 2097
[12/21 15:56:22    769s] (I)       Layer 3 (V) : #blockages 1646 : #preroutes 235
[12/21 15:56:22    769s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 11
[12/21 15:56:22    769s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 2
[12/21 15:56:22    769s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 15:56:22    769s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 15:56:22    769s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1702.59 MB )
[12/21 15:56:22    769s] (I)       -- layer congestion ratio --
[12/21 15:56:22    769s] (I)       Layer 1 : 0.100000
[12/21 15:56:22    769s] (I)       Layer 2 : 0.700000
[12/21 15:56:22    769s] (I)       Layer 3 : 0.700000
[12/21 15:56:22    769s] (I)       Layer 4 : 0.700000
[12/21 15:56:22    769s] (I)       Layer 5 : 0.700000
[12/21 15:56:22    769s] (I)       Layer 6 : 0.700000
[12/21 15:56:22    769s] (I)       Layer 7 : 0.700000
[12/21 15:56:22    769s] (I)       Layer 8 : 0.700000
[12/21 15:56:22    769s] (I)       ----------------------------
[12/21 15:56:22    769s] (I)       Number of ignored nets = 23
[12/21 15:56:22    769s] (I)       Number of fixed nets = 23.  Ignored: Yes
[12/21 15:56:22    769s] (I)       Number of clock nets = 24.  Ignored: No
[12/21 15:56:22    769s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 15:56:22    769s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 15:56:22    769s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 15:56:22    769s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 15:56:22    769s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 15:56:22    769s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 15:56:22    769s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 15:56:22    769s] (I)       Before initializing Early Global Route syMemory usage = 1702.6 MB
[12/21 15:56:22    769s] (I)       Ndr track 0 does not exist
[12/21 15:56:22    769s] (I)       Ndr track 0 does not exist
[12/21 15:56:22    769s] (I)       ---------------------Grid Graph Info--------------------
[12/21 15:56:22    769s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 15:56:22    769s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 15:56:22    769s] (I)       Site width          :   920  (dbu)
[12/21 15:56:22    769s] (I)       Row height          :  7380  (dbu)
[12/21 15:56:22    769s] (I)       GCell width         :  7380  (dbu)
[12/21 15:56:22    769s] (I)       GCell height        :  7380  (dbu)
[12/21 15:56:22    769s] (I)       Grid                :   287   287     8
[12/21 15:56:22    769s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 15:56:22    769s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 15:56:22    769s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 15:56:22    769s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 15:56:22    769s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 15:56:22    769s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 15:56:22    769s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 15:56:22    769s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 15:56:22    769s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 15:56:22    769s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 15:56:22    769s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 15:56:22    769s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 15:56:22    769s] (I)       --------------------------------------------------------
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s] [NR-eGR] ============ Routing rule table ============
[12/21 15:56:22    769s] [NR-eGR] Rule id: 0  Nets: 0 
[12/21 15:56:22    769s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 15:56:22    769s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 15:56:22    769s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 15:56:22    769s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:56:22    769s] [NR-eGR] Rule id: 1  Nets: 6056 
[12/21 15:56:22    769s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 15:56:22    769s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 15:56:22    769s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:56:22    769s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 15:56:22    769s] [NR-eGR] ========================================
[12/21 15:56:22    769s] [NR-eGR] 
[12/21 15:56:22    769s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 15:56:22    769s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 15:56:22    769s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 15:56:22    769s] (I)       blocked tracks on layer4 : = 484202 / 660674 (73.29%)
[12/21 15:56:22    769s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 15:56:22    769s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 15:56:22    769s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 15:56:22    769s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 15:56:22    769s] (I)       After initializing Early Global Route syMemory usage = 1705.9 MB
[12/21 15:56:22    769s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Reset routing kernel
[12/21 15:56:22    769s] (I)       Started Global Routing ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       ============= Initialization =============
[12/21 15:56:22    769s] (I)       totalPins=19441  totalGlobalPin=18954 (97.49%)
[12/21 15:56:22    769s] (I)       Started Net group 1 ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Started Build MST ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Generate topology with single threads
[12/21 15:56:22    769s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       total 2D Cap : 1118296 = (549170 H, 569126 V)
[12/21 15:56:22    769s] [NR-eGR] Layer group 1: route 6056 net(s) in layer range [2, 8]
[12/21 15:56:22    769s] (I)       
[12/21 15:56:22    769s] (I)       ============  Phase 1a Route ============
[12/21 15:56:22    769s] (I)       Started Phase 1a ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Started Pattern routing ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Usage: 51052 = (24163 H, 26889 V) = (4.40% H, 4.72% V) = (8.916e+04um H, 9.922e+04um V)
[12/21 15:56:22    769s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       
[12/21 15:56:22    769s] (I)       ============  Phase 1b Route ============
[12/21 15:56:22    769s] (I)       Started Phase 1b ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Usage: 51052 = (24163 H, 26889 V) = (4.40% H, 4.72% V) = (8.916e+04um H, 9.922e+04um V)
[12/21 15:56:22    769s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.883819e+05um
[12/21 15:56:22    769s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       
[12/21 15:56:22    769s] (I)       ============  Phase 1c Route ============
[12/21 15:56:22    769s] (I)       Started Phase 1c ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Usage: 51052 = (24163 H, 26889 V) = (4.40% H, 4.72% V) = (8.916e+04um H, 9.922e+04um V)
[12/21 15:56:22    769s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       
[12/21 15:56:22    769s] (I)       ============  Phase 1d Route ============
[12/21 15:56:22    769s] (I)       Started Phase 1d ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Usage: 51052 = (24163 H, 26889 V) = (4.40% H, 4.72% V) = (8.916e+04um H, 9.922e+04um V)
[12/21 15:56:22    769s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       
[12/21 15:56:22    769s] (I)       ============  Phase 1e Route ============
[12/21 15:56:22    769s] (I)       Started Phase 1e ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Started Route legalization ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Usage: 51052 = (24163 H, 26889 V) = (4.40% H, 4.72% V) = (8.916e+04um H, 9.922e+04um V)
[12/21 15:56:22    769s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.883819e+05um
[12/21 15:56:22    769s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Started Layer assignment ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Running layer assignment with 1 threads
[12/21 15:56:22    769s] (I)       Finished Layer assignment ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Finished Net group 1 ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       
[12/21 15:56:22    769s] (I)       ============  Phase 1l Route ============
[12/21 15:56:22    769s] (I)       Started Phase 1l ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       
[12/21 15:56:22    769s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 15:56:22    769s] [NR-eGR]                        OverCon           OverCon            
[12/21 15:56:22    769s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 15:56:22    769s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/21 15:56:22    769s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:56:22    769s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:56:22    769s] [NR-eGR]  METAL2  (2)         4( 0.02%)         1( 0.01%)   ( 0.03%) 
[12/21 15:56:22    769s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:56:22    769s] [NR-eGR]  METAL4  (4)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/21 15:56:22    769s] [NR-eGR]  METAL5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:56:22    769s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:56:22    769s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 15:56:22    769s] [NR-eGR]  METAL8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 15:56:22    769s] [NR-eGR] ---------------------------------------------------------------
[12/21 15:56:22    769s] [NR-eGR] Total               22( 0.01%)         2( 0.00%)   ( 0.02%) 
[12/21 15:56:22    769s] [NR-eGR] 
[12/21 15:56:22    769s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       total 2D Cap : 1120225 = (550110 H, 570115 V)
[12/21 15:56:22    769s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 15:56:22    769s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 15:56:22    769s] (I)       ============= track Assignment ============
[12/21 15:56:22    769s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Started Track Assignment ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 15:56:22    769s] (I)       Running track assignment with 1 threads
[12/21 15:56:22    769s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] (I)       Run Multi-thread track assignment
[12/21 15:56:22    769s] (I)       Finished Track Assignment ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] [NR-eGR] Started Export DB wires ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] [NR-eGR] Started Export all nets ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] [NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] [NR-eGR] Started Set wire vias ( Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] [NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1705.89 MB )
[12/21 15:56:22    769s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:56:22    769s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20982
[12/21 15:56:22    769s] [NR-eGR] METAL2  (2V) length: 6.999194e+04um, number of vias: 29704
[12/21 15:56:22    769s] [NR-eGR] METAL3  (3H) length: 8.350898e+04um, number of vias: 3272
[12/21 15:56:22    769s] [NR-eGR] METAL4  (4V) length: 3.383559e+04um, number of vias: 632
[12/21 15:56:22    769s] [NR-eGR] METAL5  (5H) length: 1.367031e+04um, number of vias: 111
[12/21 15:56:22    769s] [NR-eGR] METAL6  (6V) length: 4.259010e+03um, number of vias: 43
[12/21 15:56:22    769s] [NR-eGR] METAL7  (7H) length: 2.555385e+03um, number of vias: 43
[12/21 15:56:22    769s] [NR-eGR] METAL8  (8V) length: 9.266200e+02um, number of vias: 0
[12/21 15:56:22    769s] [NR-eGR] Total length: 2.087478e+05um, number of vias: 54787
[12/21 15:56:22    769s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:56:22    769s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/21 15:56:22    769s] [NR-eGR] --------------------------------------------------------------------------
[12/21 15:56:22    769s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.35 sec, Curr Mem: 1702.89 MB )
[12/21 15:56:22    769s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/21 15:56:22    769s]     Routing using NR in eGR->NR Step done.
[12/21 15:56:22    769s] Net route status summary:
[12/21 15:56:22    769s]   Clock:        24 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:56:22    769s]   Non-clock: 15614 (unrouted=9558, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9527, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s] CCOPT: Done with clock implementation routing.
[12/21 15:56:22    769s] 
[12/21 15:56:22    769s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:26.3 real=0:00:26.3)
[12/21 15:56:22    769s]   Clock implementation routing done.
[12/21 15:56:22    769s]   Leaving CCOpt scope - extractRC...
[12/21 15:56:22    769s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/21 15:56:22    769s] Extraction called for design 'CHIP' of instances=5451 and nets=15638 using extraction engine 'preRoute' .
[12/21 15:56:22    769s] PreRoute RC Extraction called for design CHIP.
[12/21 15:56:22    769s] RC Extraction called in multi-corner(1) mode.
[12/21 15:56:22    769s] RCMode: PreRoute
[12/21 15:56:22    769s]       RC Corner Indexes            0   
[12/21 15:56:22    769s] Capacitance Scaling Factor   : 1.00000 
[12/21 15:56:22    769s] Resistance Scaling Factor    : 1.00000 
[12/21 15:56:22    769s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 15:56:22    769s] Clock Res. Scaling Factor    : 1.00000 
[12/21 15:56:22    769s] Shrink Factor                : 1.00000
[12/21 15:56:22    769s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 15:56:22    769s] Using capacitance table file ...
[12/21 15:56:22    769s] LayerId::1 widthSet size::4
[12/21 15:56:22    769s] LayerId::2 widthSet size::4
[12/21 15:56:22    769s] LayerId::3 widthSet size::4
[12/21 15:56:22    769s] LayerId::4 widthSet size::4
[12/21 15:56:22    769s] LayerId::5 widthSet size::4
[12/21 15:56:22    769s] LayerId::6 widthSet size::4
[12/21 15:56:22    769s] LayerId::7 widthSet size::5
[12/21 15:56:22    769s] LayerId::8 widthSet size::3
[12/21 15:56:22    769s] Updating RC grid for preRoute extraction ...
[12/21 15:56:22    769s] Initializing multi-corner capacitance tables ... 
[12/21 15:56:22    769s] Initializing multi-corner resistance tables ...
[12/21 15:56:22    769s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 15:56:22    769s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 15:56:22    769s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289776 ; uaWl: 1.000000 ; uaWlH: 0.256823 ; aWlH: 0.000000 ; Pmax: 0.828100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 15:56:22    769s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1702.895M)
[12/21 15:56:22    769s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/21 15:56:22    769s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:56:22    769s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 15:56:22    769s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 15:56:22    769s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 15:56:22    769s] End AAE Lib Interpolated Model. (MEM=1702.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:56:22    770s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:56:22    770s]   Clock DAG stats after routing clock trees:
[12/21 15:56:22    770s]     cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:56:22    770s]     cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:56:22    770s]     cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 15:56:22    770s]     sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:56:22    770s]     wire capacitance : top=0.000pF, trunk=0.259pF, leaf=2.133pF, total=2.392pF
[12/21 15:56:22    770s]     wire lengths     : top=0.000um, trunk=1649.250um, leaf=12560.355um, total=14209.605um
[12/21 15:56:22    770s]     hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:56:22    770s]   Clock DAG net violations after routing clock trees:
[12/21 15:56:22    770s]     Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:56:22    770s]     Remaining Transition : {count=2, worst=[0.003ns, 0.003ns]} avg=0.003ns sd=0.000ns sum=0.006ns
[12/21 15:56:22    770s]     Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:56:22    770s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/21 15:56:22    770s]     Trunk : target=0.234ns count=8 avg=0.205ns sd=0.086ns min=0.094ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {2 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:56:22    770s]     Leaf  : target=0.234ns count=16 avg=0.191ns sd=0.006ns min=0.180ns max=0.204ns {0 <= 0.140ns, 4 <= 0.187ns, 12 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:56:22    770s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/21 15:56:22    770s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 15:56:22    770s]    Logics: PDIDGZ: 1 
[12/21 15:56:22    770s]   Primary reporting skew groups after routing clock trees:
[12/21 15:56:22    770s]     skew_group CLK1/func_mode: insertion delay [min=1.922, max=1.948, avg=1.940, sd=0.006], skew [0.026 vs 0.143], 100% {1.922, 1.948} (wid=-0.008 ws=0.016) (gid=1.962 gs=0.024)
[12/21 15:56:22    770s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:56:22    770s]       max path sink: DCT/bdeg/ACC1/adder2/APreS2_reg_8_/CK
[12/21 15:56:22    770s]   Skew group summary after routing clock trees:
[12/21 15:56:22    770s]     skew_group CLK1/func_mode: insertion delay [min=1.922, max=1.948, avg=1.940, sd=0.006], skew [0.026 vs 0.143], 100% {1.922, 1.948} (wid=-0.008 ws=0.016) (gid=1.962 gs=0.024)
[12/21 15:56:22    770s]     skew_group CLK1/scan_mode: insertion delay [min=1.922, max=1.948, avg=1.940, sd=0.006], skew [0.026 vs 0.143], 100% {1.922, 1.948} (wid=-0.008 ws=0.016) (gid=1.962 gs=0.024)
[12/21 15:56:22    770s]   CCOpt::Phase::Routing done. (took cpu=0:00:26.6 real=0:00:26.6)
[12/21 15:56:22    770s]   CCOpt::Phase::PostConditioning...
[12/21 15:56:22    770s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[12/21 15:56:22    770s] OPERPROF: Starting DPlace-Init at level 1, MEM:1750.6M
[12/21 15:56:22    770s] #spOpts: N=130 mergeVia=F 
[12/21 15:56:22    770s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1750.6M
[12/21 15:56:22    770s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1750.6M
[12/21 15:56:22    770s] Core basic site is TSM13SITE
[12/21 15:56:22    770s] Fast DP-INIT is on for default
[12/21 15:56:22    770s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 15:56:22    770s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.023, MEM:1750.6M
[12/21 15:56:22    770s] OPERPROF:     Starting CMU at level 3, MEM:1750.6M
[12/21 15:56:22    770s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1750.6M
[12/21 15:56:22    770s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1750.6M
[12/21 15:56:22    770s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1750.6MB).
[12/21 15:56:22    770s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1750.6M
[12/21 15:56:22    770s]   Removing CTS place status from clock tree and sinks.
[12/21 15:56:22    770s] Removed CTS place status from 22 clock cells (out of 25 ) and 0 clock sinks (out of 0 ).
[12/21 15:56:22    770s]   Switching to inst based legalization.
[12/21 15:56:22    770s]   PostConditioning...
[12/21 15:56:22    770s]     PostConditioning active optimizations:
[12/21 15:56:22    770s]      - DRV fixing with cell sizing and buffering
[12/21 15:56:22    770s]      - Skew fixing with cell sizing
[12/21 15:56:22    770s]     
[12/21 15:56:22    770s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'CLK' is not routed.
[12/21 15:56:22    770s]     Currently running CTS, using active skew data
[12/21 15:56:22    770s]     Reset bufferability constraints...
[12/21 15:56:22    770s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/21 15:56:22    770s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:56:22    770s]     PostConditioning Upsizing To Fix DRVs...
[12/21 15:56:22    770s]       Fixing clock tree DRVs with upsizing: ..**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 15:56:22    770s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 15:56:22    770s] .20% ...40% ...60% ...80% ...100% 
[12/21 15:56:22    770s]       CCOpt-PostConditioning: considered: 24, tested: 24, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 1, attempted: 2, unsuccessful: 0, sized: 2
[12/21 15:56:22    770s]       
[12/21 15:56:22    770s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/21 15:56:22    770s]       ============================================
[12/21 15:56:22    770s]       
[12/21 15:56:22    770s]       Cell changes by Net Type:
[12/21 15:56:22    770s]       
[12/21 15:56:22    770s]       -------------------------------------------------------------------------------------------------------------------
[12/21 15:56:22    770s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed        Not Sized
[12/21 15:56:22    770s]       -------------------------------------------------------------------------------------------------------------------
[12/21 15:56:22    770s]       top                0                    0           0            0                    0                    0
[12/21 15:56:22    770s]       trunk              2 [100.0%]           0           0            2 (100.0%)           2 (100.0%)           0 (0.0%)
[12/21 15:56:22    770s]       leaf               0                    0           0            0                    0                    0
[12/21 15:56:22    770s]       -------------------------------------------------------------------------------------------------------------------
[12/21 15:56:22    770s]       Total              2 [100.0%]           0           0            2 (100.0%)           2 (100.0%)           0 (0.0%)
[12/21 15:56:22    770s]       -------------------------------------------------------------------------------------------------------------------
[12/21 15:56:22    770s]       
[12/21 15:56:22    770s]       Upsized: 0, Downsized: 0, Sized but same area: 2, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/21 15:56:22    770s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/21 15:56:22    770s]       
[12/21 15:56:22    770s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/21 15:56:22    770s]         cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:56:22    770s]         cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:56:22    770s]         cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.983pF
[12/21 15:56:22    770s]         sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:56:22    770s]         wire capacitance : top=0.000pF, trunk=0.259pF, leaf=2.133pF, total=2.392pF
[12/21 15:56:22    770s]         wire lengths     : top=0.000um, trunk=1649.250um, leaf=12560.355um, total=14209.605um
[12/21 15:56:22    770s]         hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:56:22    770s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/21 15:56:22    770s]         Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:56:22    770s]         Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:56:22    770s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/21 15:56:22    770s]         Trunk : target=0.234ns count=8 avg=0.189ns sd=0.084ns min=0.095ns max=0.375ns {2 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:56:22    770s]         Leaf  : target=0.234ns count=16 avg=0.191ns sd=0.006ns min=0.180ns max=0.204ns {0 <= 0.140ns, 4 <= 0.187ns, 12 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:56:22    770s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/21 15:56:22    770s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX3: 2 CLKBUFX2: 3 
[12/21 15:56:22    770s]        Logics: PDIDGZ: 1 
[12/21 15:56:22    770s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/21 15:56:22    770s]         skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:22    770s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:56:22    770s]       max path sink: DCT/bdeg/ACC1/adder2/APreS2_reg_8_/CK
[12/21 15:56:22    770s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/21 15:56:22    770s]         skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:22    770s]         skew_group CLK1/scan_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:22    770s]       Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:56:22    770s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:56:22    770s]     Recomputing CTS skew targets...
[12/21 15:56:22    770s]     Resolving skew group constraints...
[12/21 15:56:22    770s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[12/21 15:56:22    770s]     Resolving skew group constraints done.
[12/21 15:56:22    770s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:56:22    770s]     PostConditioning Fixing DRVs...
[12/21 15:56:22    770s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/21 15:56:22    770s]       CCOpt-PostConditioning: considered: 24, tested: 24, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/21 15:56:22    770s]       
[12/21 15:56:22    770s]       PRO Statistics: Fix DRVs (cell sizing):
[12/21 15:56:22    770s]       =======================================
[12/21 15:56:22    770s]       
[12/21 15:56:22    770s]       Cell changes by Net Type:
[12/21 15:56:22    770s]       
[12/21 15:56:22    770s]       -------------------------------------------------------------------------------------------------
[12/21 15:56:22    770s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/21 15:56:22    770s]       -------------------------------------------------------------------------------------------------
[12/21 15:56:22    770s]       top                0            0           0            0                    0                0
[12/21 15:56:22    770s]       trunk              0            0           0            0                    0                0
[12/21 15:56:22    770s]       leaf               0            0           0            0                    0                0
[12/21 15:56:22    770s]       -------------------------------------------------------------------------------------------------
[12/21 15:56:22    770s]       Total              0            0           0            0                    0                0
[12/21 15:56:22    770s]       -------------------------------------------------------------------------------------------------
[12/21 15:56:22    770s]       
[12/21 15:56:22    770s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/21 15:56:22    770s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/21 15:56:22    770s]       
[12/21 15:56:22    770s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/21 15:56:22    770s]         cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:56:22    770s]         cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:56:22    770s]         cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.983pF
[12/21 15:56:22    770s]         sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:56:22    770s]         wire capacitance : top=0.000pF, trunk=0.259pF, leaf=2.133pF, total=2.392pF
[12/21 15:56:22    770s]         wire lengths     : top=0.000um, trunk=1649.250um, leaf=12560.355um, total=14209.605um
[12/21 15:56:22    770s]         hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:56:22    770s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/21 15:56:22    770s]         Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:56:22    770s]         Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:56:22    770s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/21 15:56:22    770s]         Trunk : target=0.234ns count=8 avg=0.189ns sd=0.084ns min=0.095ns max=0.375ns {2 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:56:22    770s]         Leaf  : target=0.234ns count=16 avg=0.191ns sd=0.006ns min=0.180ns max=0.204ns {0 <= 0.140ns, 4 <= 0.187ns, 12 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:56:22    770s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/21 15:56:22    770s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX3: 2 CLKBUFX2: 3 
[12/21 15:56:22    770s]        Logics: PDIDGZ: 1 
[12/21 15:56:23    770s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/21 15:56:23    770s]         skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    770s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:56:23    770s]       max path sink: DCT/bdeg/ACC1/adder2/APreS2_reg_8_/CK
[12/21 15:56:23    770s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/21 15:56:23    770s]         skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    770s]         skew_group CLK1/scan_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    770s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:56:23    770s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:56:23    770s]     Buffering to fix DRVs...
[12/21 15:56:23    770s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/21 15:56:23    770s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/21 15:56:23    770s]     Inserted 0 buffers and inverters.
[12/21 15:56:23    770s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/21 15:56:23    770s]     CCOpt-PostConditioning: nets considered: 24, nets tested: 24, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[12/21 15:56:23    770s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/21 15:56:23    770s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:56:23    770s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:56:23    770s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.983pF
[12/21 15:56:23    770s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:56:23    770s]       wire capacitance : top=0.000pF, trunk=0.259pF, leaf=2.133pF, total=2.392pF
[12/21 15:56:23    770s]       wire lengths     : top=0.000um, trunk=1649.250um, leaf=12560.355um, total=14209.605um
[12/21 15:56:23    770s]       hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:56:23    770s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/21 15:56:23    770s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:56:23    770s]       Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:56:23    770s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/21 15:56:23    770s]       Trunk : target=0.234ns count=8 avg=0.189ns sd=0.084ns min=0.095ns max=0.375ns {2 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:56:23    770s]       Leaf  : target=0.234ns count=16 avg=0.191ns sd=0.006ns min=0.180ns max=0.204ns {0 <= 0.140ns, 4 <= 0.187ns, 12 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:56:23    770s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/21 15:56:23    770s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX3: 2 CLKBUFX2: 3 
[12/21 15:56:23    770s]      Logics: PDIDGZ: 1 
[12/21 15:56:23    770s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/21 15:56:23    770s]       skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    770s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:56:23    770s]       max path sink: DCT/bdeg/ACC1/adder2/APreS2_reg_8_/CK
[12/21 15:56:23    770s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/21 15:56:23    770s]       skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    770s]       skew_group CLK1/scan_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    770s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:56:23    770s] 
[12/21 15:56:23    770s] Slew Diagnostics: After DRV fixing
[12/21 15:56:23    770s] ==================================
[12/21 15:56:23    770s] 
[12/21 15:56:23    770s] Global Causes:
[12/21 15:56:23    770s] 
[12/21 15:56:23    770s] -----
[12/21 15:56:23    770s] Cause
[12/21 15:56:23    770s] -----
[12/21 15:56:23    770s]   (empty table)
[12/21 15:56:23    770s] -----
[12/21 15:56:23    770s] 
[12/21 15:56:23    770s] Top 5 overslews:
[12/21 15:56:23    770s] 
[12/21 15:56:23    770s] ----------------------------------------------------------------
[12/21 15:56:23    770s] Overslew    Causes                                   Driving Pin
[12/21 15:56:23    770s] ----------------------------------------------------------------
[12/21 15:56:23    770s] 0.141ns     1. Sizing not permitted                  CLK
[12/21 15:56:23    770s]    -        2. Cannot buffer as net is dont touch         -
[12/21 15:56:23    770s] ----------------------------------------------------------------
[12/21 15:56:23    770s] 
[12/21 15:56:23    770s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/21 15:56:23    770s] 
[12/21 15:56:23    770s] ------------------------------------------------
[12/21 15:56:23    770s] Cause                                 Occurences
[12/21 15:56:23    770s] ------------------------------------------------
[12/21 15:56:23    770s] Sizing not permitted                      1
[12/21 15:56:23    770s] Cannot buffer as net is dont touch        1
[12/21 15:56:23    770s] ------------------------------------------------
[12/21 15:56:23    770s] 
[12/21 15:56:23    770s] Violation diagnostics counts from the 1 nodes that have violations:
[12/21 15:56:23    770s] 
[12/21 15:56:23    770s] ------------------------------------------------
[12/21 15:56:23    770s] Cause                                 Occurences
[12/21 15:56:23    770s] ------------------------------------------------
[12/21 15:56:23    770s] Sizing not permitted                      1
[12/21 15:56:23    770s] Cannot buffer as net is dont touch        1
[12/21 15:56:23    770s] ------------------------------------------------
[12/21 15:56:23    770s] 
[12/21 15:56:23    770s]     PostConditioning Fixing Skew by cell sizing...
[12/21 15:56:23    770s] Path optimization required 0 stage delay updates 
[12/21 15:56:23    770s]       Resized 0 clock insts to decrease delay.
[12/21 15:56:23    770s] Fixing short paths with downsize only
[12/21 15:56:23    770s] Path optimization required 0 stage delay updates 
[12/21 15:56:23    770s]       Resized 0 clock insts to increase delay.
[12/21 15:56:23    770s]       
[12/21 15:56:23    770s]       PRO Statistics: Fix Skew (cell sizing):
[12/21 15:56:23    770s]       =======================================
[12/21 15:56:23    770s]       
[12/21 15:56:23    770s]       Cell changes by Net Type:
[12/21 15:56:23    770s]       
[12/21 15:56:23    770s]       -------------------------------------------------------------------------------------------------
[12/21 15:56:23    770s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/21 15:56:23    770s]       -------------------------------------------------------------------------------------------------
[12/21 15:56:23    770s]       top                0            0           0            0                    0                0
[12/21 15:56:23    770s]       trunk              0            0           0            0                    0                0
[12/21 15:56:23    770s]       leaf               0            0           0            0                    0                0
[12/21 15:56:23    770s]       -------------------------------------------------------------------------------------------------
[12/21 15:56:23    770s]       Total              0            0           0            0                    0                0
[12/21 15:56:23    770s]       -------------------------------------------------------------------------------------------------
[12/21 15:56:23    770s]       
[12/21 15:56:23    770s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/21 15:56:23    770s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/21 15:56:23    770s]       
[12/21 15:56:23    770s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/21 15:56:23    770s]         cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:56:23    770s]         cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:56:23    770s]         cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.983pF
[12/21 15:56:23    770s]         sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:56:23    770s]         wire capacitance : top=0.000pF, trunk=0.259pF, leaf=2.133pF, total=2.392pF
[12/21 15:56:23    770s]         wire lengths     : top=0.000um, trunk=1649.250um, leaf=12560.355um, total=14209.605um
[12/21 15:56:23    770s]         hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:56:23    770s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/21 15:56:23    770s]         Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:56:23    770s]         Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:56:23    770s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/21 15:56:23    770s]         Trunk : target=0.234ns count=8 avg=0.189ns sd=0.084ns min=0.095ns max=0.375ns {2 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:56:23    770s]         Leaf  : target=0.234ns count=16 avg=0.191ns sd=0.006ns min=0.180ns max=0.204ns {0 <= 0.140ns, 4 <= 0.187ns, 12 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:56:23    770s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/21 15:56:23    770s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX3: 2 CLKBUFX2: 3 
[12/21 15:56:23    770s]        Logics: PDIDGZ: 1 
[12/21 15:56:23    770s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/21 15:56:23    770s]         skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    770s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:56:23    770s]       max path sink: DCT/bdeg/ACC1/adder2/APreS2_reg_8_/CK
[12/21 15:56:23    770s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/21 15:56:23    770s]         skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    770s]         skew_group CLK1/scan_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    770s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 15:56:23    770s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:56:23    770s]     Reconnecting optimized routes...
[12/21 15:56:23    770s]     Reset timing graph...
[12/21 15:56:23    770s] Ignoring AAE DB Resetting ...
[12/21 15:56:23    770s]     Reset timing graph done.
[12/21 15:56:23    770s] **WARN: (IMPCCOPT-1304):	Net CLK unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/21 15:56:23    770s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:56:23    770s]     Leaving CCOpt scope - ClockRefiner...
[12/21 15:56:23    770s] Assigned high priority to 0 instances.
[12/21 15:56:23    770s]     Performing Single Pass Refine Place.
[12/21 15:56:23    770s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/21 15:56:23    770s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1741.1M
[12/21 15:56:23    770s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1741.1M
[12/21 15:56:23    770s] #spOpts: N=130 mergeVia=F 
[12/21 15:56:23    770s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1741.1M
[12/21 15:56:23    770s] Info: 22 insts are soft-fixed.
[12/21 15:56:23    770s] OPERPROF:       Starting CMU at level 4, MEM:1741.1M
[12/21 15:56:23    770s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1741.1M
[12/21 15:56:23    770s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:1741.1M
[12/21 15:56:23    770s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1741.1MB).
[12/21 15:56:23    770s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.037, MEM:1741.1M
[12/21 15:56:23    770s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.038, MEM:1741.1M
[12/21 15:56:23    770s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.13
[12/21 15:56:23    770s] OPERPROF: Starting RefinePlace at level 1, MEM:1741.1M
[12/21 15:56:23    770s] *** Starting refinePlace (0:12:51 mem=1741.1M) ***
[12/21 15:56:23    770s] Total net bbox length = 1.772e+05 (8.369e+04 9.356e+04) (ext = 5.181e+03)
[12/21 15:56:23    770s] Info: 22 insts are soft-fixed.
[12/21 15:56:23    770s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:56:23    770s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:56:23    770s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1741.1M
[12/21 15:56:23    770s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1741.1M
[12/21 15:56:23    770s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1741.1M
[12/21 15:56:23    770s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1741.1M
[12/21 15:56:23    770s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1741.1M
[12/21 15:56:23    770s] Starting refinePlace ...
[12/21 15:56:23    770s]   Spread Effort: high, standalone mode, useDDP on.
[12/21 15:56:23    770s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1741.1MB) @(0:12:51 - 0:12:51).
[12/21 15:56:23    770s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:56:23    770s] wireLenOptFixPriorityInst 1574 inst fixed
[12/21 15:56:23    770s] 
[12/21 15:56:23    770s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 15:56:23    770s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:56:23    770s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1741.1MB) @(0:12:51 - 0:12:51).
[12/21 15:56:23    770s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 15:56:23    770s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1741.1MB
[12/21 15:56:23    770s] Statistics of distance of Instance movement in refine placement:
[12/21 15:56:23    770s]   maximum (X+Y) =         0.00 um
[12/21 15:56:23    770s]   mean    (X+Y) =         0.00 um
[12/21 15:56:23    770s] Summary Report:
[12/21 15:56:23    770s] Instances move: 0 (out of 4620 movable)
[12/21 15:56:23    770s] Instances flipped: 0
[12/21 15:56:23    770s] Mean displacement: 0.00 um
[12/21 15:56:23    770s] Max displacement: 0.00 um 
[12/21 15:56:23    770s] Total instances moved : 0
[12/21 15:56:23    770s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.130, REAL:0.132, MEM:1741.1M
[12/21 15:56:23    770s] Total net bbox length = 1.772e+05 (8.369e+04 9.356e+04) (ext = 5.181e+03)
[12/21 15:56:23    770s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1741.1MB
[12/21 15:56:23    770s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1741.1MB) @(0:12:51 - 0:12:51).
[12/21 15:56:23    770s] *** Finished refinePlace (0:12:51 mem=1741.1M) ***
[12/21 15:56:23    770s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.13
[12/21 15:56:23    770s] OPERPROF: Finished RefinePlace at level 1, CPU:0.150, REAL:0.155, MEM:1741.1M
[12/21 15:56:23    770s]     ClockRefiner summary
[12/21 15:56:23    770s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1598).
[12/21 15:56:23    770s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 23).
[12/21 15:56:23    770s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1575).
[12/21 15:56:23    770s] Revert refine place priority changes on 0 instances.
[12/21 15:56:23    770s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/21 15:56:23    770s]     Set dirty flag on 2 instances, 4 nets
[12/21 15:56:23    770s]   PostConditioning done.
[12/21 15:56:23    770s] Net route status summary:
[12/21 15:56:23    770s]   Clock:        24 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:56:23    770s]   Non-clock: 15614 (unrouted=9558, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9527, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 15:56:23    770s]   Update timing and DAG stats after post-conditioning...
[12/21 15:56:23    770s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 15:56:23    770s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 15:56:23    770s] End AAE Lib Interpolated Model. (MEM=1741.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:56:23    770s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:56:23    770s]   Clock DAG stats after post-conditioning:
[12/21 15:56:23    770s]     cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:56:23    770s]     cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:56:23    770s]     cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.983pF
[12/21 15:56:23    770s]     sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:56:23    770s]     wire capacitance : top=0.000pF, trunk=0.259pF, leaf=2.133pF, total=2.392pF
[12/21 15:56:23    770s]     wire lengths     : top=0.000um, trunk=1649.250um, leaf=12560.355um, total=14209.605um
[12/21 15:56:23    770s]     hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:56:23    770s]   Clock DAG net violations after post-conditioning:
[12/21 15:56:23    770s]     Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:56:23    770s]     Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:56:23    770s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/21 15:56:23    770s]     Trunk : target=0.234ns count=8 avg=0.189ns sd=0.084ns min=0.095ns max=0.375ns {2 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:56:23    770s]     Leaf  : target=0.234ns count=16 avg=0.191ns sd=0.006ns min=0.180ns max=0.204ns {0 <= 0.140ns, 4 <= 0.187ns, 12 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:56:23    770s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/21 15:56:23    770s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX3: 2 CLKBUFX2: 3 
[12/21 15:56:23    770s]    Logics: PDIDGZ: 1 
[12/21 15:56:23    770s]   Primary reporting skew groups after post-conditioning:
[12/21 15:56:23    770s]     skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    771s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:56:23    771s]       max path sink: DCT/bdeg/ACC1/adder2/APreS2_reg_8_/CK
[12/21 15:56:23    771s]   Skew group summary after post-conditioning:
[12/21 15:56:23    771s]     skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    771s]     skew_group CLK1/scan_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:23    771s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/21 15:56:23    771s]   Setting CTS place status to fixed for clock tree and sinks.
[12/21 15:56:23    771s] numClockCells = 25, numClockCellsFixed = 25, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/21 15:56:23    771s]   Post-balance tidy up or trial balance steps...
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Clock DAG stats at end of CTS:
[12/21 15:56:23    771s]   ==============================
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   --------------------------------------------------------------
[12/21 15:56:23    771s]   Cell type                     Count    Area        Capacitance
[12/21 15:56:23    771s]   --------------------------------------------------------------
[12/21 15:56:23    771s]   Buffers                        22       507.523       0.231
[12/21 15:56:23    771s]   Inverters                       0         0.000       0.000
[12/21 15:56:23    771s]   Integrated Clock Gates          0         0.000       0.000
[12/21 15:56:23    771s]   Non-Integrated Clock Gates      0         0.000       0.000
[12/21 15:56:23    771s]   Clock Logic                     1      8610.000       3.752
[12/21 15:56:23    771s]   All                            23      9117.523       3.983
[12/21 15:56:23    771s]   --------------------------------------------------------------
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Clock DAG wire lengths at end of CTS:
[12/21 15:56:23    771s]   =====================================
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   --------------------
[12/21 15:56:23    771s]   Type     Wire Length
[12/21 15:56:23    771s]   --------------------
[12/21 15:56:23    771s]   Top           0.000
[12/21 15:56:23    771s]   Trunk      1649.250
[12/21 15:56:23    771s]   Leaf      12560.355
[12/21 15:56:23    771s]   Total     14209.605
[12/21 15:56:23    771s]   --------------------
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Clock DAG hp wire lengths at end of CTS:
[12/21 15:56:23    771s]   ========================================
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   -----------------------
[12/21 15:56:23    771s]   Type     hp Wire Length
[12/21 15:56:23    771s]   -----------------------
[12/21 15:56:23    771s]   Top            0.000
[12/21 15:56:23    771s]   Trunk       1380.775
[12/21 15:56:23    771s]   Leaf        3077.095
[12/21 15:56:23    771s]   Total       4457.870
[12/21 15:56:23    771s]   -----------------------
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Clock DAG capacitances at end of CTS:
[12/21 15:56:23    771s]   =====================================
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   --------------------------------
[12/21 15:56:23    771s]   Type     Gate     Wire     Total
[12/21 15:56:23    771s]   --------------------------------
[12/21 15:56:23    771s]   Top      0.000    0.000    0.000
[12/21 15:56:23    771s]   Trunk    3.983    0.259    4.242
[12/21 15:56:23    771s]   Leaf     2.001    2.133    4.135
[12/21 15:56:23    771s]   Total    5.984    2.392    8.376
[12/21 15:56:23    771s]   --------------------------------
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Clock DAG sink capacitances at end of CTS:
[12/21 15:56:23    771s]   ==========================================
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   --------------------------------------------------------
[12/21 15:56:23    771s]   Count    Total    Average    Std. Dev.    Min      Max
[12/21 15:56:23    771s]   --------------------------------------------------------
[12/21 15:56:23    771s]   1576     2.001     0.001       0.001      0.001    0.036
[12/21 15:56:23    771s]   --------------------------------------------------------
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Clock DAG net violations at end of CTS:
[12/21 15:56:23    771s]   =======================================
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   --------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/21 15:56:23    771s]   --------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   Unfixable Transition    ns         1       0.141       0.000      0.141    [0.141]
[12/21 15:56:23    771s]   Capacitance             pF         1       3.752       0.000      3.752    [3.752]
[12/21 15:56:23    771s]   --------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/21 15:56:23    771s]   ====================================================================
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[12/21 15:56:23    771s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   Trunk       0.234       8       0.189       0.084      0.095    0.375    {2 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns}     {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:56:23    771s]   Leaf        0.234      16       0.191       0.006      0.180    0.204    {0 <= 0.140ns, 4 <= 0.187ns, 12 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}                                      -
[12/21 15:56:23    771s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Clock DAG library cell distribution at end of CTS:
[12/21 15:56:23    771s]   ==================================================
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   ------------------------------------------
[12/21 15:56:23    771s]   Name         Type      Inst     Inst Area 
[12/21 15:56:23    771s]                          Count    (um^2)
[12/21 15:56:23    771s]   ------------------------------------------
[12/21 15:56:23    771s]   CLKBUFX16    buffer      3        117.121
[12/21 15:56:23    771s]   CLKBUFX12    buffer     14        356.454
[12/21 15:56:23    771s]   CLKBUFX3     buffer      2         13.579
[12/21 15:56:23    771s]   CLKBUFX2     buffer      3         20.369
[12/21 15:56:23    771s]   PDIDGZ       logic       1       8610.000
[12/21 15:56:23    771s]   ------------------------------------------
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Primary reporting skew groups summary at end of CTS:
[12/21 15:56:23    771s]   ====================================================
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   Half-corner                    Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/21 15:56:23    771s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   Delay_Corner_max:setup.late    CLK1/func_mode    1.814     1.841     0.026       0.143         0.016           0.008           1.832        0.006     100% {1.814, 1.841}
[12/21 15:56:23    771s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Skew group summary at end of CTS:
[12/21 15:56:23    771s]   =================================
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   Half-corner                    Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/21 15:56:23    771s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   Delay_Corner_max:setup.late    CLK1/func_mode    1.814     1.841     0.026       0.143         0.016           0.008           1.832        0.006     100% {1.814, 1.841}
[12/21 15:56:23    771s]   Delay_Corner_max:setup.late    CLK1/scan_mode    1.814     1.841     0.026       0.143         0.016           0.008           1.832        0.006     100% {1.814, 1.841}
[12/21 15:56:23    771s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Found a total of 1 clock tree pin with a slew violation.
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Slew violation summary across all clock trees - Top 1 violating pin:
[12/21 15:56:23    771s]   ====================================================================
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Target and measured clock slews (in ns):
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   ---------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   Half corner                  Violation  Slew    Slew      Dont   Ideal  Target         Pin
[12/21 15:56:23    771s]                                amount     target  achieved  touch  net?   source         
[12/21 15:56:23    771s]                                                             net?                         
[12/21 15:56:23    771s]   ---------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   Delay_Corner_max:setup.late    0.141    0.234    0.375    Y      N      auto computed  ipad_CLK/PAD
[12/21 15:56:23    771s]   ---------------------------------------------------------------------------------------------------
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Target sources:
[12/21 15:56:23    771s]   auto extracted - target was extracted from SDC.
[12/21 15:56:23    771s]   auto computed - target was computed when balancing trees.
[12/21 15:56:23    771s]   explicit - target is explicitly set via target_max_trans property.
[12/21 15:56:23    771s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/21 15:56:23    771s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Found 1 pins on nets marked dont_touch that have slew violations.
[12/21 15:56:23    771s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/21 15:56:23    771s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/21 15:56:23    771s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   
[12/21 15:56:23    771s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 15:56:23    771s] Synthesizing clock trees done.
[12/21 15:56:23    771s] Tidy Up And Update Timing...
[12/21 15:56:23    771s] External - Set all clocks to propagated mode...
[12/21 15:56:23    771s] Innovus updating I/O latencies
[12/21 15:56:24    772s] #################################################################################
[12/21 15:56:24    772s] # Design Stage: PreRoute
[12/21 15:56:24    772s] # Design Name: CHIP
[12/21 15:56:24    772s] # Design Mode: 130nm
[12/21 15:56:24    772s] # Analysis Mode: MMMC Non-OCV 
[12/21 15:56:24    772s] # Parasitics Mode: No SPEF/RCDB
[12/21 15:56:24    772s] # Signoff Settings: SI Off 
[12/21 15:56:24    772s] #################################################################################
[12/21 15:56:25    772s] Topological Sorting (REAL = 0:00:00.0, MEM = 1758.6M, InitMEM = 1758.6M)
[12/21 15:56:25    772s] Start delay calculation (fullDC) (1 T). (MEM=1758.62)
[12/21 15:56:25    772s] End AAE Lib Interpolated Model. (MEM=1775.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:56:26    773s] Total number of fetched objects 6111
[12/21 15:56:26    773s] Total number of fetched objects 6111
[12/21 15:56:26    773s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/21 15:56:26    774s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[12/21 15:56:26    774s] End delay calculation. (MEM=1795.38 CPU=0:00:00.7 REAL=0:00:01.0)
[12/21 15:56:26    774s] End delay calculation (fullDC). (MEM=1795.38 CPU=0:00:01.4 REAL=0:00:01.0)
[12/21 15:56:26    774s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1795.4M) ***
[12/21 15:56:26    774s] Setting all clocks to propagated mode.
[12/21 15:56:26    774s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.9 real=0:00:02.9)
[12/21 15:56:26    774s] Clock DAG stats after update timingGraph:
[12/21 15:56:26    774s]   cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 15:56:26    774s]   cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 15:56:26    774s]   cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.983pF
[12/21 15:56:26    774s]   sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 15:56:26    774s]   wire capacitance : top=0.000pF, trunk=0.259pF, leaf=2.133pF, total=2.392pF
[12/21 15:56:26    774s]   wire lengths     : top=0.000um, trunk=1649.250um, leaf=12560.355um, total=14209.605um
[12/21 15:56:26    774s]   hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 15:56:26    774s] Clock DAG net violations after update timingGraph:
[12/21 15:56:26    774s]   Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 15:56:26    774s]   Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 15:56:26    774s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/21 15:56:26    774s]   Trunk : target=0.234ns count=8 avg=0.189ns sd=0.084ns min=0.095ns max=0.375ns {2 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 15:56:26    774s]   Leaf  : target=0.234ns count=16 avg=0.191ns sd=0.006ns min=0.180ns max=0.204ns {0 <= 0.140ns, 4 <= 0.187ns, 12 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 15:56:26    774s] Clock DAG library cell distribution after update timingGraph {count}:
[12/21 15:56:26    774s]    Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX3: 2 CLKBUFX2: 3 
[12/21 15:56:26    774s]  Logics: PDIDGZ: 1 
[12/21 15:56:26    774s] Primary reporting skew groups after update timingGraph:
[12/21 15:56:26    774s]   skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:26    774s]       min path sink: DCT/bdeg/ACC1/Z1_reg_0_/CK
[12/21 15:56:26    774s]       max path sink: DCT/bdeg/ACC1/adder2/APreS2_reg_8_/CK
[12/21 15:56:26    774s] Skew group summary after update timingGraph:
[12/21 15:56:26    774s]   skew_group CLK1/func_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:26    774s]   skew_group CLK1/scan_mode: insertion delay [min=1.814, max=1.841, avg=1.832, sd=0.006], skew [0.026 vs 0.143], 100% {1.814, 1.841} (wid=-0.008 ws=0.016) (gid=1.854 gs=0.024)
[12/21 15:56:26    774s] Logging CTS constraint violations...
[12/21 15:56:26    774s]   Clock tree CLK1 has 1 max_capacitance violation and 1 slew violation.
[12/21 15:56:26    774s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree CLK1 at (611.475,1058.370), in power domain auto-default. Achieved capacitance of 3.752pF.
[12/21 15:56:26    774s] Type 'man IMPCCOPT-1033' for more detail.
[12/21 15:56:26    774s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 1 slew violation below the root driver for clock_tree CLK1 at (611.475,1058.370), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin ipad_CLK/PAD with a slew time target of 0.234ns. Achieved a slew time of 0.375ns.
[12/21 15:56:26    774s] 
[12/21 15:56:26    774s] Type 'man IMPCCOPT-1007' for more detail.
[12/21 15:56:26    774s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 2.000ns (+/- 0.071ns) for skew group CLK1/scan_mode. Achieved shortest insertion delay of 1.814ns.
[12/21 15:56:26    774s] Type 'man IMPCCOPT-1026' for more detail.
[12/21 15:56:26    774s] Logging CTS constraint violations done.
[12/21 15:56:26    774s] Tidy Up And Update Timing done. (took cpu=0:00:03.2 real=0:00:03.2)
[12/21 15:56:26    774s] Runtime done. (took cpu=0:01:01 real=0:01:01)
[12/21 15:56:26    774s] Runtime Report Coverage % = 99.9
[12/21 15:56:26    774s] Runtime Summary
[12/21 15:56:26    774s] ===============
[12/21 15:56:26    774s] Clock Runtime:  (42%) Core CTS          25.71 (Init 2.45, Construction 6.93, Implementation 11.76, eGRPC 3.21, PostConditioning 0.70, Other 0.67)
[12/21 15:56:26    774s] Clock Runtime:  (48%) CTS services      29.64 (RefinePlace 2.96, EarlyGlobalClock 1.31, NanoRoute 25.07, ExtractRC 0.29, TimingAnalysis 0.00)
[12/21 15:56:26    774s] Clock Runtime:   (9%) Other CTS          5.81 (Init 1.97, CongRepair/EGR-DP 0.93, TimingUpdate 2.90, Other 0.00)
[12/21 15:56:26    774s] Clock Runtime: (100%) Total             61.16
[12/21 15:56:26    774s] 
[12/21 15:56:26    774s] 
[12/21 15:56:26    774s] Runtime Summary:
[12/21 15:56:26    774s] ================
[12/21 15:56:26    774s] 
[12/21 15:56:26    774s] ---------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:26    774s] wall   % time  children  called  name
[12/21 15:56:26    774s] ---------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:26    774s] 61.19  100.00   61.19      0       
[12/21 15:56:26    774s] 61.19  100.00   61.16      1     Runtime
[12/21 15:56:26    774s]  1.48    2.42    1.48      1     CCOpt::Phase::Initialization
[12/21 15:56:26    774s]  1.48    2.42    1.48      1       Check Prerequisites
[12/21 15:56:26    774s]  1.48    2.41    0.00      1         Leaving CCOpt scope - CheckPlace
[12/21 15:56:26    774s]  2.82    4.61    2.44      1     CCOpt::Phase::PreparingToBalance
[12/21 15:56:26    774s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/21 15:56:26    774s]  0.50    0.81    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/21 15:56:26    774s]  0.07    0.11    0.00      1       Legalization setup
[12/21 15:56:26    774s]  1.88    3.07    0.02      1       Validating CTS configuration
[12/21 15:56:26    774s]  0.00    0.00    0.00      1         Checking module port directions
[12/21 15:56:26    774s]  0.02    0.03    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 15:56:26    774s]  0.12    0.20    0.00      1     Preparing To Balance
[12/21 15:56:26    774s]  8.52   13.92    8.52      1     CCOpt::Phase::Construction
[12/21 15:56:26    774s]  2.99    4.88    2.98      1       Stage::Clustering
[12/21 15:56:26    774s]  1.55    2.53    1.43      1         Clustering
[12/21 15:56:26    774s]  0.00    0.00    0.00      1           Initialize for clustering
[12/21 15:56:26    774s]  0.78    1.27    0.00      1           Bottom-up phase
[12/21 15:56:26    774s]  0.65    1.06    0.41      1           Legalizing clock trees
[12/21 15:56:26    774s]  0.35    0.58    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/21 15:56:26    774s]  0.06    0.09    0.00      1             Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 15:56:26    774s]  1.43    2.34    1.30      1         CongRepair After Initial Clustering
[12/21 15:56:26    774s]  1.14    1.86    0.99      1           Leaving CCOpt scope - Early Global Route
[12/21 15:56:26    774s]  0.50    0.81    0.00      1             Early Global Route - eGR only step
[12/21 15:56:26    774s]  0.49    0.80    0.00      1             Congestion Repair
[12/21 15:56:26    774s]  0.10    0.16    0.00      1           Leaving CCOpt scope - extractRC
[12/21 15:56:26    774s]  0.06    0.09    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 15:56:26    774s]  0.11    0.17    0.11      1       Stage::DRV Fixing
[12/21 15:56:26    774s]  0.04    0.06    0.00      1         Fixing clock tree slew time and max cap violations
[12/21 15:56:26    774s]  0.07    0.11    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/21 15:56:26    774s]  5.42    8.86    5.42      1       Stage::Insertion Delay Reduction
[12/21 15:56:26    774s]  0.02    0.03    0.00      1         Removing unnecessary root buffering
[12/21 15:56:26    774s]  0.02    0.03    0.00      1         Removing unconstrained drivers
[12/21 15:56:26    774s]  0.08    0.13    0.00      1         Reducing insertion delay 1
[12/21 15:56:26    774s]  1.69    2.77    0.00      1         Removing longest path buffering
[12/21 15:56:26    774s]  3.61    5.89    0.00      1         Reducing insertion delay 2
[12/21 15:56:26    774s] 11.84   19.34   11.83      1     CCOpt::Phase::Implementation
[12/21 15:56:26    774s]  2.11    3.45    2.10      1       Stage::Reducing Power
[12/21 15:56:26    774s]  0.02    0.04    0.00      1         Improving clock tree routing
[12/21 15:56:26    774s]  2.02    3.30    0.00      1         Reducing clock tree power 1
[12/21 15:56:26    774s]  0.00    0.01    0.00      3           Legalizing clock trees
[12/21 15:56:26    774s]  0.06    0.10    0.00      1         Reducing clock tree power 2
[12/21 15:56:26    774s]  1.64    2.68    1.58      1       Stage::Balancing
[12/21 15:56:26    774s]  1.26    2.06    1.24      1         Approximately balancing fragments step
[12/21 15:56:26    774s]  0.18    0.29    0.00      1           Resolve constraints - Approximately balancing fragments
[12/21 15:56:26    774s]  0.05    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/21 15:56:26    774s]  0.03    0.05    0.00      1           Moving gates to improve sub-tree skew
[12/21 15:56:26    774s]  0.13    0.21    0.00      1           Approximately balancing fragments bottom up
[12/21 15:56:26    774s]  0.85    1.38    0.00      1           Approximately balancing fragments, wire and cell delays
[12/21 15:56:26    774s]  0.07    0.11    0.00      1         Improving fragments clock skew
[12/21 15:56:26    774s]  0.17    0.28    0.15      1         Approximately balancing step
[12/21 15:56:26    774s]  0.10    0.16    0.00      1           Resolve constraints - Approximately balancing
[12/21 15:56:26    774s]  0.05    0.09    0.00      1           Approximately balancing, wire and cell delays
[12/21 15:56:26    774s]  0.02    0.04    0.00      1         Fixing clock tree overload
[12/21 15:56:26    774s]  0.06    0.10    0.00      1         Approximately balancing paths
[12/21 15:56:26    774s]  7.97   13.03    7.97      1       Stage::Polishing
[12/21 15:56:26    774s]  0.11    0.18    0.06      1         Merging balancing drivers for power
[12/21 15:56:26    774s]  0.06    0.09    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 15:56:26    774s]  0.07    0.12    0.00      1         Improving clock skew
[12/21 15:56:26    774s]  4.56    7.45    4.45      1         Moving gates to reduce wire capacitance
[12/21 15:56:26    774s]  0.08    0.13    0.00      2           Artificially removing short and long paths
[12/21 15:56:26    774s]  0.23    0.38    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/21 15:56:26    774s]  1.98    3.23    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/21 15:56:26    774s]  0.32    0.52    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/21 15:56:26    774s]  1.84    3.01    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/21 15:56:26    774s]  0.43    0.71    0.05      1         Reducing clock tree power 3
[12/21 15:56:26    774s]  0.04    0.07    0.00      1           Artificially removing short and long paths
[12/21 15:56:26    774s]  0.00    0.00    0.00      1           Legalizing clock trees
[12/21 15:56:26    774s]  0.17    0.28    0.00      1         Improving insertion delay
[12/21 15:56:26    774s]  2.62    4.28    2.45      1         Wire Opt OverFix
[12/21 15:56:26    774s]  2.36    3.86    2.27      1           Wire Reduction extra effort
[12/21 15:56:26    774s]  0.05    0.07    0.00      1             Artificially removing short and long paths
[12/21 15:56:26    774s]  0.01    0.01    0.00      1             Global shorten wires A0
[12/21 15:56:26    774s]  1.76    2.88    0.00      2             Move For Wirelength - core
[12/21 15:56:26    774s]  0.00    0.00    0.00      1             Global shorten wires A1
[12/21 15:56:26    774s]  0.14    0.23    0.00      1             Global shorten wires B
[12/21 15:56:26    774s]  0.31    0.51    0.00      1             Move For Wirelength - branch
[12/21 15:56:26    774s]  0.09    0.15    0.09      1           Optimizing orientation
[12/21 15:56:26    774s]  0.09    0.15    0.00      1             FlipOpt
[12/21 15:56:26    774s]  0.11    0.18    0.08      1       Stage::Updating netlist
[12/21 15:56:26    774s]  0.08    0.13    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/21 15:56:26    774s]  5.63    9.20    5.31      1     CCOpt::Phase::eGRPC
[12/21 15:56:26    774s]  0.54    0.88    0.49      1       Leaving CCOpt scope - Routing Tools
[12/21 15:56:26    774s]  0.49    0.80    0.00      1         Early Global Route - eGR only step
[12/21 15:56:26    774s]  0.10    0.16    0.00      1       Leaving CCOpt scope - extractRC
[12/21 15:56:26    774s]  1.93    3.15    1.93      1       Reset bufferability constraints
[12/21 15:56:26    774s]  1.93    3.15    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 15:56:26    774s]  0.13    0.21    0.02      1       eGRPC Moving buffers
[12/21 15:56:26    774s]  0.02    0.03    0.00      1         Violation analysis
[12/21 15:56:26    774s]  0.19    0.31    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/21 15:56:26    774s]  0.02    0.03    0.00      1         Artificially removing long paths
[12/21 15:56:26    774s]  0.09    0.14    0.00      1       eGRPC Fixing DRVs
[12/21 15:56:26    774s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[12/21 15:56:26    774s]  0.01    0.02    0.00      1       Violation analysis
[12/21 15:56:26    774s]  2.31    3.78    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/21 15:56:26    774s] 26.57   43.42   26.45      1     CCOpt::Phase::Routing
[12/21 15:56:26    774s] 26.30   42.98   26.18      1       Leaving CCOpt scope - Routing Tools
[12/21 15:56:26    774s]  0.66    1.08    0.00      1         Early Global Route - eGR->NR step
[12/21 15:56:26    774s] 25.07   40.97    0.00      1         NanoRoute
[12/21 15:56:26    774s]  0.44    0.72    0.00      1         Route Remaining Unrouted Nets
[12/21 15:56:26    774s]  0.09    0.15    0.00      1       Leaving CCOpt scope - extractRC
[12/21 15:56:26    774s]  0.06    0.10    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 15:56:26    774s]  0.91    1.49    0.71      1     CCOpt::Phase::PostConditioning
[12/21 15:56:26    774s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/21 15:56:26    774s]  0.12    0.20    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/21 15:56:26    774s]  0.10    0.16    0.00      1       Recomputing CTS skew targets
[12/21 15:56:26    774s]  0.07    0.11    0.00      1       PostConditioning Fixing DRVs
[12/21 15:56:26    774s]  0.07    0.11    0.00      1       Buffering to fix DRVs
[12/21 15:56:26    774s]  0.06    0.10    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/21 15:56:26    774s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[12/21 15:56:26    774s]  0.21    0.35    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/21 15:56:26    774s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/21 15:56:26    774s]  0.06    0.10    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 15:56:26    774s]  0.10    0.17    0.00      1     Post-balance tidy up or trial balance steps
[12/21 15:56:26    774s]  3.17    5.18    2.90      1     Tidy Up And Update Timing
[12/21 15:56:26    774s]  2.90    4.74    0.00      1       External - Set all clocks to propagated mode
[12/21 15:56:26    774s] ---------------------------------------------------------------------------------------------------------------------------
[12/21 15:56:26    774s] 
[12/21 15:56:26    774s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/21 15:56:26    774s] Synthesizing clock trees with CCOpt done.
[12/21 15:56:26    774s] INFO: Running scanReorder auto flow in postCTS: using -clkAware and -holdAware
[12/21 15:56:26    774s] DBG: sciUnitLenDelay = 0.123450
[12/21 15:56:26    774s] Set analysis mode to hold.
[12/21 15:56:26    774s] #################################################################################
[12/21 15:56:26    774s] # Design Stage: PreRoute
[12/21 15:56:26    774s] # Design Name: CHIP
[12/21 15:56:26    774s] # Design Mode: 130nm
[12/21 15:56:26    774s] # Analysis Mode: MMMC Non-OCV 
[12/21 15:56:26    774s] # Parasitics Mode: No SPEF/RCDB
[12/21 15:56:26    774s] # Signoff Settings: SI Off 
[12/21 15:56:26    774s] #################################################################################
[12/21 15:56:27    774s] Calculate delays in BcWc mode...
[12/21 15:56:27    774s] Calculate delays in BcWc mode...
[12/21 15:56:27    774s] Topological Sorting (REAL = 0:00:00.0, MEM = 1769.3M, InitMEM = 1769.3M)
[12/21 15:56:27    774s] Start delay calculation (fullDC) (1 T). (MEM=1769.29)
[12/21 15:56:27    774s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[12/21 15:56:27    774s] End AAE Lib Interpolated Model. (MEM=1785.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:56:29    776s] Total number of fetched objects 6111
[12/21 15:56:29    776s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 15:56:29    776s] End delay calculation. (MEM=1785.66 CPU=0:00:01.5 REAL=0:00:02.0)
[12/21 15:56:29    776s] End delay calculation (fullDC). (MEM=1785.66 CPU=0:00:02.0 REAL=0:00:02.0)
[12/21 15:56:29    776s] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1785.7M) ***
[12/21 15:56:29    777s] DBG: scgNrActiveHoldView = 2
[12/21 15:56:29    777s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[12/21 15:56:29    777s] Successfully traced 1 scan chain  (total 1574 scan bits).
[12/21 15:56:29    777s] *** Scan Sanity Check Summary:
[12/21 15:56:29    777s] *** 1 scan chain  passed sanity check.
[12/21 15:56:29    777s] INFO: Auto effort scan reorder.
[12/21 15:56:29    777s] chain scan1 has no hold violation, so skip this chain.
[12/21 15:56:29    777s] *** Summary: Scan Reorder within scan chain
[12/21 15:56:29    777s]         Total scan reorder time: cpu: 0:00:00.1 , real: 0:00:00.0
[12/21 15:56:29    777s] Successfully reordered 1 scan chain .
[12/21 15:56:29    777s] Initial total scan wire length:    17535.895 (floating:    15257.325)
[12/21 15:56:29    777s] Final   total scan wire length:    17535.895 (floating:    15257.325)
[12/21 15:56:29    777s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[12/21 15:56:29    777s] Current max long connection 153.705
[12/21 15:56:29    777s] Restore timing analysis mode.
[12/21 15:56:29    777s] #################################################################################
[12/21 15:56:29    777s] # Design Stage: PreRoute
[12/21 15:56:29    777s] # Design Name: CHIP
[12/21 15:56:29    777s] # Design Mode: 130nm
[12/21 15:56:29    777s] # Analysis Mode: MMMC Non-OCV 
[12/21 15:56:29    777s] # Parasitics Mode: No SPEF/RCDB
[12/21 15:56:29    777s] # Signoff Settings: SI Off 
[12/21 15:56:29    777s] #################################################################################
[12/21 15:56:30    777s] Calculate delays in BcWc mode...
[12/21 15:56:30    777s] Topological Sorting (REAL = 0:00:00.0, MEM = 1961.3M, InitMEM = 1961.3M)
[12/21 15:56:30    777s] Start delay calculation (fullDC) (1 T). (MEM=1961.29)
[12/21 15:56:30    777s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[12/21 15:56:30    777s] End AAE Lib Interpolated Model. (MEM=1977.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 15:56:31    778s] Total number of fetched objects 6111
[12/21 15:56:31    779s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 15:56:31    779s] End delay calculation. (MEM=1977.66 CPU=0:00:01.3 REAL=0:00:01.0)
[12/21 15:56:31    779s] End delay calculation (fullDC). (MEM=1977.66 CPU=0:00:01.5 REAL=0:00:01.0)
[12/21 15:56:31    779s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1977.7M) ***
[12/21 15:56:31    779s] *** End of ScanReorder (cpu=0:00:04.9, real=0:00:05.0, mem=1977.7M) ***
[12/21 15:56:31    779s] *** Summary: Scan Reorder within scan chain
[12/21 15:56:31    779s] Initial total scan wire length:    17535.895 (floating:    15257.325)
[12/21 15:56:31    779s] Final   total scan wire length:    17535.895 (floating:    15257.325)
[12/21 15:56:31    779s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[12/21 15:56:31    779s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[12/21 15:56:31    779s] Final   scan reorder max long connection:      153.705
[12/21 15:56:31    779s] Total net length = 1.834e+05 (8.599e+04 9.742e+04) (ext = 5.000e-04)
[12/21 15:56:31    779s] *** End of ScanReorder (cpu=0:00:04.9, real=0:00:05.0, mem=1977.7M) ***
[12/21 15:56:31    779s] Set place::cacheFPlanSiteMark to 0
[12/21 15:56:31    779s] All LLGs are deleted
[12/21 15:56:31    779s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1977.7M
[12/21 15:56:31    779s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1977.7M
[12/21 15:56:31    779s] 
[12/21 15:56:31    779s] *** Summary of all messages that are not suppressed in this session:
[12/21 15:56:31    779s] Severity  ID               Count  Summary                                  
[12/21 15:56:31    779s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[12/21 15:56:31    779s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[12/21 15:56:31    779s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/21 15:56:31    779s] WARNING   IMPCCOPT-2348        1  Unfixable transition violation found at ...
[12/21 15:56:31    779s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[12/21 15:56:31    779s] WARNING   IMPCCOPT-2171        9  Unable to get/extract RC parasitics for ...
[12/21 15:56:31    779s] WARNING   IMPCCOPT-2169        9  Cannot extract parasitics for %s net '%s...
[12/21 15:56:31    779s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[12/21 15:56:31    779s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/21 15:56:31    779s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[12/21 15:56:31    779s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/21 15:56:31    779s] *** Message Summary: 30 warning(s), 0 error(s)
[12/21 15:56:31    779s] 
[12/21 15:56:31    779s] 
[12/21 15:56:31    779s] =============================================================================================
[12/21 15:56:31    779s]  Final TAT Report for ccopt_design
[12/21 15:56:31    779s] =============================================================================================
[12/21 15:56:31    779s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 15:56:31    779s] ---------------------------------------------------------------------------------------------
[12/21 15:56:31    779s] [ IncrReplace            ]      1   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/21 15:56:31    779s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 15:56:31    779s] [ GlobalRoute            ]      1   0:00:01.9  (   2.8 % )     0:00:01.9 /  0:00:01.9    1.0
[12/21 15:56:31    779s] [ DetailRoute            ]      1   0:00:17.6  (  26.7 % )     0:00:17.6 /  0:00:17.6    1.0
[12/21 15:56:31    779s] [ MISC                   ]          0:00:46.1  (  69.7 % )     0:00:46.1 /  0:00:46.2    1.0
[12/21 15:56:31    779s] ---------------------------------------------------------------------------------------------
[12/21 15:56:31    779s]  ccopt_design TOTAL                 0:01:06.1  ( 100.0 % )     0:01:06.1 /  0:01:06.1    1.0
[12/21 15:56:31    779s] ---------------------------------------------------------------------------------------------
[12/21 15:56:31    779s] 
[12/21 15:56:31    779s] % End ccopt_design (date=12/21 15:56:31, total cpu=0:01:06, real=0:01:06, peak res=1257.2M, current mem=1229.7M)
[12/21 15:56:49    780s] <CMD> zoomBox 406.63750 360.12700 441.97600 326.47150
[12/21 15:56:51    781s] <CMD> zoomBox 389.15100 324.62000 461.14150 364.21500
[12/21 15:56:51    781s] <CMD> zoomBox 383.78650 322.44200 468.48200 369.02450
[12/21 15:56:52    781s] <CMD> zoomBox 393.99000 328.72800 455.18250 362.38400
[12/21 15:56:53    781s] <CMD> zoomBox 401.36150 333.26950 445.57350 357.58600
[12/21 15:56:54    781s] <CMD> zoomBox 406.64800 336.55050 438.59250 354.12000
[12/21 15:56:55    781s] <CMD> zoomBox 408.71300 337.83200 435.86600 352.76600
[12/21 15:56:56    781s] <CMD> zoomBox 401.34600 333.26800 445.56150 357.58650
[12/21 15:56:56    781s] <CMD> zoomBox 383.80150 322.43900 468.50500 369.02600
[12/21 15:57:00    781s] <CMD> zoomBox 360.56900 310.13500 498.49550 385.99450
[12/21 15:57:36    785s] <CMD> uiSetTool layerBlk
[12/21 15:58:42    792s] <CMD> zoomBox 377.45850 319.79450 477.11050 374.60300
[12/21 15:58:42    792s] <CMD> zoomBox 384.03050 323.56650 468.73500 370.15400
[12/21 15:58:43    792s] <CMD> zoomBox 394.12250 329.57350 455.32200 363.23300
[12/21 15:58:43    792s] <CMD> zoomBox 361.36000 309.96450 499.28900 385.82550
[12/21 15:58:44    792s] <CMD> zoomBox 324.35450 287.81600 548.95000 411.34350
[12/21 15:58:45    792s] <CMD> zoomBox 264.09750 251.75150 629.81400 452.89550
[12/21 15:58:46    792s] <CMD> zoomBox 236.54050 235.25800 666.79550 471.89850
[12/21 15:58:49    792s] <CMD> zoomBox 307.42950 277.68650 571.66050 423.01350
[12/21 15:58:55    793s] <CMD> zoomBox 361.75850 309.06050 499.68950 384.92250
[12/21 15:58:56    793s] <CMD> zoomBox 390.11850 325.43800 462.12000 365.03900
[12/21 15:59:04    794s] <CMD> createRouteBlk -box 418.80450 343.32400 422.46150 348.12450
[12/21 15:59:10    794s] **ERROR: (IMPSYT-6000):	No Object Selected.
[12/21 15:59:14    795s] <CMD> uiSetTool layerBlk
[12/21 15:59:19    795s] <CMD> uiSetTool select
[12/21 15:59:20    795s] <CMD> selectRouteBlk -box 418.805 343.325 422.46 348.125 defLayerBlkName -layer METAL3
[12/21 16:03:30    820s] <CMD> setSelectedRouteBlk 416.925 341.37 426.035 351.995 defLayerBlkName {{3 } {4 } {V4 }} {Undefined ALLNET} {} {}
[12/21 16:03:37    821s] <CMD> ccopt_design -cts
[12/21 16:03:37    821s] % Begin ccopt_design (date=12/21 16:03:37, mem=1229.9M)
[12/21 16:03:37    821s] Runtime...
[12/21 16:03:37    821s] **INFO: User's settings:
[12/21 16:03:37    821s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/21 16:03:37    821s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/21 16:03:37    821s] setNanoRouteMode -grouteExpTdStdDelay               35.2
[12/21 16:03:37    821s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/21 16:03:37    821s] setDesignMode -process                              130
[12/21 16:03:37    821s] setExtractRCMode -coupling_c_th                     0.4
[12/21 16:03:37    821s] setExtractRCMode -engine                            preRoute
[12/21 16:03:37    821s] setExtractRCMode -relative_c_th                     1
[12/21 16:03:37    821s] setExtractRCMode -total_c_th                        0
[12/21 16:03:37    821s] setDelayCalMode -enable_high_fanout                 true
[12/21 16:03:37    821s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/21 16:03:37    821s] setDelayCalMode -engine                             aae
[12/21 16:03:37    821s] setDelayCalMode -ignoreNetLoad                      false
[12/21 16:03:37    821s] setPlaceMode -MXPBoundaryLevel                      7
[12/21 16:03:37    821s] setPlaceMode -MXPConstraintFile                     {}
[12/21 16:03:37    821s] setPlaceMode -MXPControlSetting                     0
[12/21 16:03:37    821s] setPlaceMode -MXPLogicHierAware                     0
[12/21 16:03:37    821s] setPlaceMode -MXPPreplaceSetting                    5
[12/21 16:03:37    821s] setPlaceMode -MXPRefineSetting                      17
[12/21 16:03:37    821s] setPlaceMode -place_global_place_io_pins            false
[12/21 16:03:37    821s] setPlaceMode -timingDriven                          true
[12/21 16:03:37    821s] 
[12/21 16:03:37    821s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/21 16:03:37    821s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[12/21 16:03:37    821s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[12/21 16:03:37    821s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/21 16:03:37    821s] Set place::cacheFPlanSiteMark to 1
[12/21 16:03:37    821s] CCOpt::Phase::Initialization...
[12/21 16:03:37    821s] Check Prerequisites...
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'i_CLK' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_15' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_14' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_13' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_12' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_11' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_8' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/acf/CTS_4' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/acf/CTS_5' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/acf/CTS_1' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_9' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_10' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_1' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/bdeg/CTS_3' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_2' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_3' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/acf/CTS_2' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/CTS_4' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/bdeg/CTS_4' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5046):	Net 'DCT/bdeg/CTS_1' in clock tree 'CLK1' has existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5046' for more detail.
[12/21 16:03:37    821s] **WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
[12/21 16:03:37    821s] To increase the message display limit, refer to the product command reference manual.
[12/21 16:03:37    821s] **WARN: (IMPCCOPT-5047):	Found 23 clock net(s) with existing routing that will be removed by CCOpt.
[12/21 16:03:37    821s] Type 'man IMPCCOPT-5047' for more detail.
[12/21 16:03:37    821s] Leaving CCOpt scope - CheckPlace...
[12/21 16:03:37    821s] OPERPROF: Starting checkPlace at level 1, MEM:1695.7M
[12/21 16:03:37    821s] #spOpts: N=130 
[12/21 16:03:37    821s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1695.7M
[12/21 16:03:37    821s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1695.7M
[12/21 16:03:37    821s] Core basic site is TSM13SITE
[12/21 16:03:37    821s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 16:03:37    821s] SiteArray: use 450,560 bytes
[12/21 16:03:37    821s] SiteArray: current memory after site array memory allocation 1727.7M
[12/21 16:03:37    821s] SiteArray: FP blocked sites are writable
[12/21 16:03:37    821s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.064, MEM:1727.7M
[12/21 16:03:37    821s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.068, MEM:1727.7M
[12/21 16:03:37    821s] Begin checking placement ... (start mem=1695.7M, init mem=1727.7M)
[12/21 16:03:37    821s] 
[12/21 16:03:37    821s] Running CheckPlace using 1 thread in normal mode...
[12/21 16:03:38    821s] 
[12/21 16:03:38    821s] ...checkPlace normal is done!
[12/21 16:03:38    821s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1727.7M
[12/21 16:03:38    821s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:1727.7M
[12/21 16:03:38    821s] *info: Placed = 4621           (Fixed = 23)
[12/21 16:03:38    821s] *info: Unplaced = 0           
[12/21 16:03:38    821s] Placement Density:75.69%(102321/135189)
[12/21 16:03:38    821s] Placement Density (including fixed std cells):75.69%(102321/135189)
[12/21 16:03:38    821s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1727.7M
[12/21 16:03:38    821s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1727.7M
[12/21 16:03:38    821s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1727.7M)
[12/21 16:03:38    821s] OPERPROF: Finished checkPlace at level 1, CPU:0.150, REAL:0.139, MEM:1727.7M
[12/21 16:03:38    821s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/21 16:03:38    821s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/21 16:03:38    821s]  * There are 4 clocks in propagated mode.
[12/21 16:03:38    821s] 
[12/21 16:03:38    821s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/21 16:03:38    821s] 
[12/21 16:03:38    821s] 
[12/21 16:03:38    821s] 
[12/21 16:03:38    821s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/21 16:03:38    821s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/21 16:03:38    821s] Executing ccopt post-processing.
[12/21 16:03:38    821s] Synthesizing clock trees with CCOpt...
[12/21 16:03:38    821s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/21 16:03:38    821s] CCOpt::Phase::PreparingToBalance...
[12/21 16:03:38    821s] Leaving CCOpt scope - Initializing power interface...
[12/21 16:03:38    821s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:38    821s] 
[12/21 16:03:38    821s] Positive (advancing) pin insertion delays
[12/21 16:03:38    821s] =========================================
[12/21 16:03:38    821s] 
[12/21 16:03:38    821s] Found 0 advancing pin insertion delay (0.000% of 1576 clock tree sinks)
[12/21 16:03:38    821s] 
[12/21 16:03:38    821s] Negative (delaying) pin insertion delays
[12/21 16:03:38    821s] ========================================
[12/21 16:03:38    821s] 
[12/21 16:03:38    821s] Found 0 delaying pin insertion delay (0.000% of 1576 clock tree sinks)
[12/21 16:03:38    821s] Notify start of optimization...
[12/21 16:03:38    821s] Notify start of optimization done.
[12/21 16:03:38    821s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/21 16:03:38    821s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:03:38    821s] All LLGs are deleted
[12/21 16:03:38    821s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1727.7M
[12/21 16:03:38    821s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1727.7M
[12/21 16:03:38    821s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:03:38    821s] ### Creating LA Mngr. totSessionCpu=0:13:41 mem=1727.7M
[12/21 16:03:38    821s] ### Creating LA Mngr, finished. totSessionCpu=0:13:41 mem=1727.7M
[12/21 16:03:38    821s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1727.67 MB )
[12/21 16:03:38    821s] (I)       Started Loading and Dumping File ( Curr Mem: 1727.67 MB )
[12/21 16:03:38    821s] (I)       Reading DB...
[12/21 16:03:38    821s] (I)       Read data from FE... (mem=1727.7M)
[12/21 16:03:38    821s] (I)       Read nodes and places... (mem=1727.7M)
[12/21 16:03:38    821s] (I)       Done Read nodes and places (cpu=0.010s, mem=1727.7M)
[12/21 16:03:38    821s] (I)       Read nets... (mem=1727.7M)
[12/21 16:03:38    821s] (I)       Done Read nets (cpu=0.010s, mem=1727.7M)
[12/21 16:03:38    821s] (I)       Done Read data from FE (cpu=0.020s, mem=1727.7M)
[12/21 16:03:38    821s] (I)       before initializing RouteDB syMemory usage = 1727.7 MB
[12/21 16:03:38    821s] (I)       == Non-default Options ==
[12/21 16:03:38    821s] (I)       Maximum routing layer                              : 8
[12/21 16:03:38    821s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 16:03:38    821s] (I)       Use row-based GCell size
[12/21 16:03:38    821s] (I)       GCell unit size  : 7380
[12/21 16:03:38    821s] (I)       GCell multiplier : 1
[12/21 16:03:38    821s] (I)       build grid graph
[12/21 16:03:38    821s] (I)       build grid graph start
[12/21 16:03:38    821s] [NR-eGR] Track table information for default rule: 
[12/21 16:03:38    821s] [NR-eGR] METAL1 has no routable track
[12/21 16:03:38    821s] [NR-eGR] METAL2 has single uniform track structure
[12/21 16:03:38    821s] [NR-eGR] METAL3 has single uniform track structure
[12/21 16:03:38    821s] [NR-eGR] METAL4 has single uniform track structure
[12/21 16:03:38    821s] [NR-eGR] METAL5 has single uniform track structure
[12/21 16:03:38    821s] [NR-eGR] METAL6 has single uniform track structure
[12/21 16:03:38    821s] [NR-eGR] METAL7 has single uniform track structure
[12/21 16:03:38    821s] [NR-eGR] METAL8 has single uniform track structure
[12/21 16:03:38    821s] (I)       build grid graph end
[12/21 16:03:38    821s] (I)       ===========================================================================
[12/21 16:03:38    821s] (I)       == Report All Rule Vias ==
[12/21 16:03:38    821s] (I)       ===========================================================================
[12/21 16:03:38    821s] (I)        Via Rule : (Default)
[12/21 16:03:38    821s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 16:03:38    821s] (I)       ---------------------------------------------------------------------------
[12/21 16:03:38    821s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[12/21 16:03:38    821s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 16:03:38    821s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 16:03:38    821s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 16:03:38    821s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 16:03:38    821s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[12/21 16:03:38    821s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[12/21 16:03:38    821s] (I)       ===========================================================================
[12/21 16:03:38    821s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1727.67 MB )
[12/21 16:03:38    821s] (I)       Num PG vias on layer 2 : 0
[12/21 16:03:38    821s] (I)       Num PG vias on layer 3 : 0
[12/21 16:03:38    821s] (I)       Num PG vias on layer 4 : 0
[12/21 16:03:38    821s] (I)       Num PG vias on layer 5 : 0
[12/21 16:03:38    821s] (I)       Num PG vias on layer 6 : 0
[12/21 16:03:38    821s] (I)       Num PG vias on layer 7 : 0
[12/21 16:03:38    821s] (I)       Num PG vias on layer 8 : 0
[12/21 16:03:38    821s] [NR-eGR] Read 4004 PG shapes
[12/21 16:03:38    821s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1727.67 MB )
[12/21 16:03:38    821s] [NR-eGR] #Routing Blockages  : 2
[12/21 16:03:38    821s] [NR-eGR] #Instance Blockages : 6478
[12/21 16:03:38    821s] [NR-eGR] #PG Blockages       : 4004
[12/21 16:03:38    821s] [NR-eGR] #Halo Blockages     : 0
[12/21 16:03:38    821s] [NR-eGR] #Boundary Blockages : 0
[12/21 16:03:38    821s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 16:03:38    821s] [NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 4305
[12/21 16:03:38    821s] (I)       readDataFromPlaceDB
[12/21 16:03:38    821s] (I)       Read net information..
[12/21 16:03:38    821s] [NR-eGR] Read numTotalNets=6111  numIgnoredNets=23
[12/21 16:03:38    821s] (I)       Read testcase time = 0.010 seconds
[12/21 16:03:38    821s] 
[12/21 16:03:38    821s] (I)       early_global_route_priority property id does not exist.
[12/21 16:03:38    821s] (I)       Start initializing grid graph
[12/21 16:03:38    821s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 16:03:38    821s] (I)       End initializing grid graph
[12/21 16:03:38    821s] (I)       Model blockages into capacity
[12/21 16:03:38    821s] (I)       Read Num Blocks=11252  Num Prerouted Wires=4305  Num CS=0
[12/21 16:03:38    821s] (I)       Started Modeling ( Curr Mem: 1727.67 MB )
[12/21 16:03:38    821s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 1957
[12/21 16:03:38    821s] (I)       Layer 2 (H) : #blockages 2553 : #preroutes 2100
[12/21 16:03:38    821s] (I)       Layer 3 (V) : #blockages 1647 : #preroutes 235
[12/21 16:03:38    821s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 11
[12/21 16:03:38    821s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 2
[12/21 16:03:38    821s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 16:03:38    821s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 16:03:38    821s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1727.67 MB )
[12/21 16:03:38    821s] (I)       -- layer congestion ratio --
[12/21 16:03:38    821s] (I)       Layer 1 : 0.100000
[12/21 16:03:38    821s] (I)       Layer 2 : 0.700000
[12/21 16:03:38    821s] (I)       Layer 3 : 0.700000
[12/21 16:03:38    821s] (I)       Layer 4 : 0.700000
[12/21 16:03:38    821s] (I)       Layer 5 : 0.700000
[12/21 16:03:38    821s] (I)       Layer 6 : 0.700000
[12/21 16:03:38    821s] (I)       Layer 7 : 0.700000
[12/21 16:03:38    821s] (I)       Layer 8 : 0.700000
[12/21 16:03:38    821s] (I)       ----------------------------
[12/21 16:03:38    821s] (I)       Number of ignored nets = 23
[12/21 16:03:38    821s] (I)       Number of fixed nets = 23.  Ignored: Yes
[12/21 16:03:38    821s] (I)       Number of clock nets = 24.  Ignored: No
[12/21 16:03:38    821s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 16:03:38    821s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 16:03:38    821s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 16:03:38    821s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 16:03:38    821s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 16:03:38    821s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 16:03:38    821s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 16:03:38    821s] (I)       Before initializing Early Global Route syMemory usage = 1727.7 MB
[12/21 16:03:38    821s] (I)       Ndr track 0 does not exist
[12/21 16:03:38    821s] (I)       Ndr track 0 does not exist
[12/21 16:03:38    821s] (I)       ---------------------Grid Graph Info--------------------
[12/21 16:03:38    821s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 16:03:38    821s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 16:03:38    821s] (I)       Site width          :   920  (dbu)
[12/21 16:03:38    821s] (I)       Row height          :  7380  (dbu)
[12/21 16:03:38    821s] (I)       GCell width         :  7380  (dbu)
[12/21 16:03:38    821s] (I)       GCell height        :  7380  (dbu)
[12/21 16:03:38    821s] (I)       Grid                :   287   287     8
[12/21 16:03:38    821s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 16:03:38    821s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 16:03:38    821s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 16:03:38    821s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 16:03:38    821s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 16:03:38    821s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 16:03:38    821s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 16:03:38    821s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 16:03:38    821s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 16:03:38    821s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 16:03:38    821s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 16:03:38    821s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 16:03:38    821s] (I)       --------------------------------------------------------
[12/21 16:03:38    821s] 
[12/21 16:03:38    821s] [NR-eGR] ============ Routing rule table ============
[12/21 16:03:38    821s] [NR-eGR] Rule id: 0  Nets: 0 
[12/21 16:03:38    821s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 16:03:38    821s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 16:03:38    821s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 16:03:38    821s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:03:38    821s] [NR-eGR] Rule id: 1  Nets: 6056 
[12/21 16:03:38    821s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 16:03:38    821s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 16:03:38    821s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:03:38    821s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:03:38    821s] [NR-eGR] ========================================
[12/21 16:03:38    821s] [NR-eGR] 
[12/21 16:03:38    821s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 16:03:38    821s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 16:03:38    821s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 16:03:38    821s] (I)       blocked tracks on layer4 : = 484262 / 660674 (73.30%)
[12/21 16:03:38    821s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 16:03:38    821s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 16:03:38    821s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 16:03:38    821s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 16:03:38    821s] (I)       After initializing Early Global Route syMemory usage = 1731.0 MB
[12/21 16:03:38    821s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Reset routing kernel
[12/21 16:03:38    821s] (I)       Started Global Routing ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       ============= Initialization =============
[12/21 16:03:38    821s] (I)       totalPins=19441  totalGlobalPin=18954 (97.49%)
[12/21 16:03:38    821s] (I)       Started Net group 1 ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Started Build MST ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Generate topology with single threads
[12/21 16:03:38    821s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       total 2D Cap : 1118237 = (549170 H, 569067 V)
[12/21 16:03:38    821s] [NR-eGR] Layer group 1: route 6056 net(s) in layer range [2, 8]
[12/21 16:03:38    821s] (I)       
[12/21 16:03:38    821s] (I)       ============  Phase 1a Route ============
[12/21 16:03:38    821s] (I)       Started Phase 1a ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Started Pattern routing ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Usage: 51052 = (24163 H, 26889 V) = (4.40% H, 4.73% V) = (8.916e+04um H, 9.922e+04um V)
[12/21 16:03:38    821s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       
[12/21 16:03:38    821s] (I)       ============  Phase 1b Route ============
[12/21 16:03:38    821s] (I)       Started Phase 1b ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Usage: 51052 = (24163 H, 26889 V) = (4.40% H, 4.73% V) = (8.916e+04um H, 9.922e+04um V)
[12/21 16:03:38    821s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.883819e+05um
[12/21 16:03:38    821s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       
[12/21 16:03:38    821s] (I)       ============  Phase 1c Route ============
[12/21 16:03:38    821s] (I)       Started Phase 1c ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Usage: 51052 = (24163 H, 26889 V) = (4.40% H, 4.73% V) = (8.916e+04um H, 9.922e+04um V)
[12/21 16:03:38    821s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       
[12/21 16:03:38    821s] (I)       ============  Phase 1d Route ============
[12/21 16:03:38    821s] (I)       Started Phase 1d ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Usage: 51052 = (24163 H, 26889 V) = (4.40% H, 4.73% V) = (8.916e+04um H, 9.922e+04um V)
[12/21 16:03:38    821s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       
[12/21 16:03:38    821s] (I)       ============  Phase 1e Route ============
[12/21 16:03:38    821s] (I)       Started Phase 1e ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Started Route legalization ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Usage: 51052 = (24163 H, 26889 V) = (4.40% H, 4.73% V) = (8.916e+04um H, 9.922e+04um V)
[12/21 16:03:38    821s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.883819e+05um
[12/21 16:03:38    821s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Started Layer assignment ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Running layer assignment with 1 threads
[12/21 16:03:38    821s] (I)       Finished Layer assignment ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       
[12/21 16:03:38    821s] (I)       ============  Phase 1l Route ============
[12/21 16:03:38    821s] (I)       Started Phase 1l ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       
[12/21 16:03:38    821s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 16:03:38    821s] [NR-eGR]                        OverCon           OverCon            
[12/21 16:03:38    821s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 16:03:38    821s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/21 16:03:38    821s] [NR-eGR] ---------------------------------------------------------------
[12/21 16:03:38    821s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:38    821s] [NR-eGR]  METAL2  (2)         4( 0.02%)         1( 0.01%)   ( 0.03%) 
[12/21 16:03:38    821s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:38    821s] [NR-eGR]  METAL4  (4)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/21 16:03:38    821s] [NR-eGR]  METAL5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:38    821s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:38    821s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 16:03:38    821s] [NR-eGR]  METAL8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:38    821s] [NR-eGR] ---------------------------------------------------------------
[12/21 16:03:38    821s] [NR-eGR] Total               22( 0.01%)         2( 0.00%)   ( 0.02%) 
[12/21 16:03:38    821s] [NR-eGR] 
[12/21 16:03:38    821s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       total 2D Cap : 1120165 = (550110 H, 570055 V)
[12/21 16:03:38    821s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 16:03:38    821s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 16:03:38    821s] (I)       ============= track Assignment ============
[12/21 16:03:38    821s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Started Track Assignment ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 16:03:38    821s] (I)       Running track assignment with 1 threads
[12/21 16:03:38    821s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] (I)       Run Multi-thread track assignment
[12/21 16:03:38    821s] (I)       Finished Track Assignment ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] [NR-eGR] Started Export DB wires ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] [NR-eGR] Started Export all nets ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] [NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] [NR-eGR] Started Set wire vias ( Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] [NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1730.98 MB )
[12/21 16:03:38    821s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:03:38    821s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20982
[12/21 16:03:38    821s] [NR-eGR] METAL2  (2V) length: 6.999194e+04um, number of vias: 29704
[12/21 16:03:38    821s] [NR-eGR] METAL3  (3H) length: 8.350715e+04um, number of vias: 3272
[12/21 16:03:38    821s] [NR-eGR] METAL4  (4V) length: 3.368676e+04um, number of vias: 634
[12/21 16:03:38    821s] [NR-eGR] METAL5  (5H) length: 1.367178e+04um, number of vias: 113
[12/21 16:03:38    821s] [NR-eGR] METAL6  (6V) length: 4.407840e+03um, number of vias: 43
[12/21 16:03:38    821s] [NR-eGR] METAL7  (7H) length: 2.555385e+03um, number of vias: 43
[12/21 16:03:38    821s] [NR-eGR] METAL8  (8V) length: 9.266200e+02um, number of vias: 0
[12/21 16:03:38    821s] [NR-eGR] Total length: 2.087475e+05um, number of vias: 54791
[12/21 16:03:38    821s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:03:38    821s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/21 16:03:38    821s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:03:38    821s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 1702.61 MB )
[12/21 16:03:38    821s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/21 16:03:38    821s] Rebuilding timing graph...
[12/21 16:03:38    822s] Rebuilding timing graph done.
[12/21 16:03:38    822s] Legalization setup...
[12/21 16:03:38    822s] Using cell based legalization.
[12/21 16:03:38    822s] OPERPROF: Starting DPlace-Init at level 1, MEM:1710.6M
[12/21 16:03:38    822s] #spOpts: N=130 
[12/21 16:03:38    822s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1710.6M
[12/21 16:03:38    822s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1710.6M
[12/21 16:03:38    822s] Core basic site is TSM13SITE
[12/21 16:03:38    822s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 16:03:38    822s] SiteArray: use 450,560 bytes
[12/21 16:03:38    822s] SiteArray: current memory after site array memory allocation 1710.6M
[12/21 16:03:38    822s] SiteArray: FP blocked sites are writable
[12/21 16:03:38    822s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 16:03:38    822s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1710.6M
[12/21 16:03:38    822s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1710.6M
[12/21 16:03:38    822s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.027, MEM:1710.6M
[12/21 16:03:38    822s] OPERPROF:     Starting CMU at level 3, MEM:1710.6M
[12/21 16:03:38    822s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1710.6M
[12/21 16:03:38    822s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1710.6M
[12/21 16:03:38    822s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1710.6MB).
[12/21 16:03:38    822s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:1710.6M
[12/21 16:03:38    822s] (I)       Load db... (mem=1710.6M)
[12/21 16:03:38    822s] (I)       Read data from FE... (mem=1710.6M)
[12/21 16:03:38    822s] (I)       Read nodes and places... (mem=1710.6M)
[12/21 16:03:39    822s] (I)       Number of ignored instance 0
[12/21 16:03:39    822s] (I)       Number of inbound cells 0
[12/21 16:03:39    822s] (I)       numMoveCells=4620, numMacros=831  numPads=32  numMultiRowHeightInsts=0
[12/21 16:03:39    822s] (I)       cell height: 7380, count: 4620
[12/21 16:03:39    822s] (I)       Done Read nodes and places (cpu=0.000s, mem=1710.6M)
[12/21 16:03:39    822s] (I)       Read rows... (mem=1710.6M)
[12/21 16:03:39    822s] (I)       Done Read rows (cpu=0.000s, mem=1710.6M)
[12/21 16:03:39    822s] (I)       Done Read data from FE (cpu=0.000s, mem=1710.6M)
[12/21 16:03:39    822s] (I)       Done Load db (cpu=0.000s, mem=1710.6M)
[12/21 16:03:39    822s] (I)       Constructing placeable region... (mem=1710.6M)
[12/21 16:03:39    822s] (I)       Constructing bin map
[12/21 16:03:39    822s] (I)       Initialize bin information with width=73800 height=73800
[12/21 16:03:39    822s] (I)       Done constructing bin map
[12/21 16:03:39    822s] (I)       Removing 27 blocked bin with high fixed inst density
[12/21 16:03:39    822s] (I)       Compute region effective width... (mem=1710.6M)
[12/21 16:03:39    822s] (I)       Done Compute region effective width (cpu=0.000s, mem=1710.6M)
[12/21 16:03:39    822s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1710.6M)
[12/21 16:03:39    822s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:39    822s] Validating CTS configuration...
[12/21 16:03:39    822s] Checking module port directions...
[12/21 16:03:39    822s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:39    822s] Non-default CCOpt properties:
[12/21 16:03:39    822s] cannot_merge_reason is set for at least one object
[12/21 16:03:39    822s] clock_nets_detailed_routed: 1 (default: false)
[12/21 16:03:39    822s] route_type is set for at least one object
[12/21 16:03:39    822s] target_insertion_delay is set for at least one object
[12/21 16:03:39    822s] target_skew is set for at least one object
[12/21 16:03:39    822s] target_skew_wire is set for at least one object
[12/21 16:03:39    822s] Route type trimming info:
[12/21 16:03:39    822s]   No route type modifications were made.
[12/21 16:03:39    822s] Accumulated time to calculate placeable region: 0
[12/21 16:03:39    822s] (I)       Initializing Steiner engine. 
[12/21 16:03:39    822s] LayerId::1 widthSet size::4
[12/21 16:03:39    822s] LayerId::2 widthSet size::4
[12/21 16:03:39    822s] LayerId::3 widthSet size::4
[12/21 16:03:39    822s] LayerId::4 widthSet size::4
[12/21 16:03:39    822s] LayerId::5 widthSet size::4
[12/21 16:03:39    822s] LayerId::6 widthSet size::4
[12/21 16:03:39    822s] LayerId::7 widthSet size::5
[12/21 16:03:39    822s] LayerId::8 widthSet size::3
[12/21 16:03:39    822s] Updating RC grid for preRoute extraction ...
[12/21 16:03:39    822s] Initializing multi-corner capacitance tables ... 
[12/21 16:03:39    822s] Initializing multi-corner resistance tables ...
[12/21 16:03:39    822s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:03:39    822s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:03:39    822s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289776 ; uaWl: 1.000000 ; uaWlH: 0.256831 ; aWlH: 0.000000 ; Pmax: 0.828100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 16:03:39    822s] End AAE Lib Interpolated Model. (MEM=1717.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:03:39    822s] Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 8 cells
[12/21 16:03:39    822s] Original list had 8 cells:
[12/21 16:03:39    822s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/21 16:03:39    822s] Library trimming was not able to trim any cells:
[12/21 16:03:39    822s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/21 16:03:39    822s] Accumulated time to calculate placeable region: 0
[12/21 16:03:39    822s] Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 1 of 8 cells
[12/21 16:03:39    822s] Original list had 8 cells:
[12/21 16:03:39    822s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX2 CLKINVX1 
[12/21 16:03:39    822s] New trimmed list has 7 cells:
[12/21 16:03:39    822s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1 
[12/21 16:03:39    822s] Accumulated time to calculate placeable region: 0
[12/21 16:03:39    822s] Accumulated time to calculate placeable region: 0
[12/21 16:03:39    822s] Accumulated time to calculate placeable region: 0
[12/21 16:03:40    824s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of CLK, which drives the root of clock_tree CLK1. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[12/21 16:03:40    824s] Clock tree balancer configuration for clock_tree CLK1:
[12/21 16:03:40    824s] Non-default CCOpt properties:
[12/21 16:03:40    824s]   route_type (leaf): default_route_type_leaf (default: default)
[12/21 16:03:40    824s]   route_type (trunk): default_route_type_nonleaf (default: default)
[12/21 16:03:40    824s]   route_type (top): default_route_type_nonleaf (default: default)
[12/21 16:03:40    824s] For power domain auto-default:
[12/21 16:03:40    824s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/21 16:03:40    824s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1}
[12/21 16:03:40    824s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[12/21 16:03:40    824s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[12/21 16:03:40    824s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 134889.057um^2
[12/21 16:03:40    824s] Top Routing info:
[12/21 16:03:40    824s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 16:03:40    824s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/21 16:03:40    824s] Trunk Routing info:
[12/21 16:03:40    824s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 16:03:40    824s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/21 16:03:40    824s] Leaf Routing info:
[12/21 16:03:40    824s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 16:03:40    824s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/21 16:03:40    824s] For timing_corner Delay_Corner_max:setup, late and power domain auto-default:
[12/21 16:03:40    824s]   Slew time target (leaf):    0.234ns
[12/21 16:03:40    824s]   Slew time target (trunk):   0.234ns
[12/21 16:03:40    824s]   Slew time target (top):     0.234ns (Note: no nets are considered top nets in this clock tree)
[12/21 16:03:40    824s]   Buffer unit delay: 0.143ns
[12/21 16:03:40    824s]   Buffer max distance: 1688.116um
[12/21 16:03:40    824s] Fastest wire driving cells and distances:
[12/21 16:03:40    824s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1688.116um, saturatedSlew=0.207ns, speed=6413.815um per ns, cellArea=29.159um^2 per 1000um}
[12/21 16:03:40    824s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1492.500um, saturatedSlew=0.209ns, speed=8243.579um per ns, cellArea=21.608um^2 per 1000um}
[12/21 16:03:40    824s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1724.507um, saturatedSlew=0.206ns, speed=3453.158um per ns, cellArea=43.308um^2 per 1000um}
[12/21 16:03:40    824s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1688.000um, saturatedSlew=0.206ns, speed=3390.239um per ns, cellArea=40.223um^2 per 1000um}
[12/21 16:03:40    824s] 
[12/21 16:03:40    824s] 
[12/21 16:03:40    824s] Logic Sizing Table:
[12/21 16:03:40    824s] 
[12/21 16:03:40    824s] -----------------------------------------------------------------
[12/21 16:03:40    824s] Cell      Instance count    Source         Eligible library cells
[12/21 16:03:40    824s] -----------------------------------------------------------------
[12/21 16:03:40    824s] PDIDGZ          1           library set    {PDIDGZ}
[12/21 16:03:40    824s] -----------------------------------------------------------------
[12/21 16:03:40    824s] 
[12/21 16:03:40    824s] 
[12/21 16:03:40    824s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 16:03:40    824s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 16:03:40    824s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 16:03:41    825s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/21 16:03:41    825s] Clock tree CLK1 has 1 max_capacitance violation and 1 slew violation.
[12/21 16:03:41    825s] Clock tree balancer configuration for skew_group CLK1/func_mode:
[12/21 16:03:41    825s]   Sources:                     pin CLK
[12/21 16:03:41    825s]   Total number of sinks:       1576
[12/21 16:03:41    825s]   Delay constrained sinks:     1576
[12/21 16:03:41    825s]   Non-leaf sinks:              0
[12/21 16:03:41    825s]   Ignore pins:                 0
[12/21 16:03:41    825s]  Timing corner Delay_Corner_max:setup.late:
[12/21 16:03:41    825s]   Skew target:                 0.143ns
[12/21 16:03:41    825s] Clock tree balancer configuration for skew_group CLK1/scan_mode:
[12/21 16:03:41    825s]   Sources:                     pin CLK
[12/21 16:03:41    825s]   Total number of sinks:       1576
[12/21 16:03:41    825s]   Delay constrained sinks:     1576
[12/21 16:03:41    825s]   Non-leaf sinks:              0
[12/21 16:03:41    825s]   Ignore pins:                 0
[12/21 16:03:41    825s]  Timing corner Delay_Corner_max:setup.late:
[12/21 16:03:41    825s]   Skew target:                 0.143ns
[12/21 16:03:41    825s]   Insertion delay target:      2.000ns
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Clock Tree Violations Report
[12/21 16:03:41    825s] ============================
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[12/21 16:03:41    825s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[12/21 16:03:41    825s] Consider reviewing your design and relaunching CCOpt.
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Max Capacitance Violations
[12/21 16:03:41    825s] --------------------------
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree CLK1 at (611.475,1058.370), in power domain auto-default, which drives a net CLK which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 3.752pF.
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Max Slew Violations
[12/21 16:03:41    825s] -------------------
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Found 1 slew violation below the root driver for clock_tree CLK1 at (611.475,1058.370), in power domain auto-default, which drives a net CLK which has internal don't touch reasons: {is_pad_net} with half corner Delay_Corner_max:setup.late. The worst violation was at the pin ipad_CLK/PAD with a slew time target of 0.234ns. Achieved a slew time of 0.375ns.
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree CLK1: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/21 16:03:41    825s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK1: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/21 16:03:41    825s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK1: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/21 16:03:41    825s] Primary reporting skew groups are:
[12/21 16:03:41    825s] skew_group CLK1/func_mode with 1576 clock sinks
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Clock DAG stats initial state:
[12/21 16:03:41    825s]   cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:41    825s]   cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:41    825s]   hp wire lengths  : top=0.000um, trunk=1380.775um, leaf=3077.095um, total=4457.870um
[12/21 16:03:41    825s] Clock DAG library cell distribution initial state {count}:
[12/21 16:03:41    825s]    Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX3: 2 CLKBUFX2: 3 
[12/21 16:03:41    825s]  Logics: PDIDGZ: 1 
[12/21 16:03:41    825s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 16:03:41    825s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Layer information for route type default_route_type_leaf:
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] ---------------------------------------------------------------------
[12/21 16:03:41    825s] Layer     Preferred    Route    Res.          Cap.          RC
[12/21 16:03:41    825s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/21 16:03:41    825s] ---------------------------------------------------------------------
[12/21 16:03:41    825s] METAL1    N            H          0.544         0.167         0.091
[12/21 16:03:41    825s] METAL2    N            V          0.285         0.197         0.056
[12/21 16:03:41    825s] METAL3    Y            H          0.285         0.204         0.058
[12/21 16:03:41    825s] METAL4    Y            V          0.285         0.196         0.056
[12/21 16:03:41    825s] METAL5    N            H          0.285         0.204         0.058
[12/21 16:03:41    825s] METAL6    N            V          0.285         0.176         0.050
[12/21 16:03:41    825s] METAL7    N            H          0.100         0.258         0.026
[12/21 16:03:41    825s] METAL8    N            V          0.045         0.177         0.008
[12/21 16:03:41    825s] ---------------------------------------------------------------------
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 16:03:41    825s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Layer information for route type default_route_type_nonleaf:
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] ---------------------------------------------------------------------
[12/21 16:03:41    825s] Layer     Preferred    Route    Res.          Cap.          RC
[12/21 16:03:41    825s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/21 16:03:41    825s] ---------------------------------------------------------------------
[12/21 16:03:41    825s] METAL1    N            H          0.544         0.234         0.127
[12/21 16:03:41    825s] METAL2    N            V          0.285         0.270         0.077
[12/21 16:03:41    825s] METAL3    Y            H          0.285         0.288         0.082
[12/21 16:03:41    825s] METAL4    Y            V          0.285         0.270         0.077
[12/21 16:03:41    825s] METAL5    N            H          0.285         0.288         0.082
[12/21 16:03:41    825s] METAL6    N            V          0.285         0.252         0.072
[12/21 16:03:41    825s] METAL7    N            H          0.100         0.480         0.048
[12/21 16:03:41    825s] METAL8    N            V          0.045         0.259         0.012
[12/21 16:03:41    825s] ---------------------------------------------------------------------
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 16:03:41    825s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Layer information for route type default_route_type_nonleaf:
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] ---------------------------------------------------------------------
[12/21 16:03:41    825s] Layer     Preferred    Route    Res.          Cap.          RC
[12/21 16:03:41    825s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/21 16:03:41    825s] ---------------------------------------------------------------------
[12/21 16:03:41    825s] METAL1    N            H          0.544         0.167         0.091
[12/21 16:03:41    825s] METAL2    N            V          0.285         0.197         0.056
[12/21 16:03:41    825s] METAL3    Y            H          0.285         0.204         0.058
[12/21 16:03:41    825s] METAL4    Y            V          0.285         0.196         0.056
[12/21 16:03:41    825s] METAL5    N            H          0.285         0.204         0.058
[12/21 16:03:41    825s] METAL6    N            V          0.285         0.176         0.050
[12/21 16:03:41    825s] METAL7    N            H          0.100         0.258         0.026
[12/21 16:03:41    825s] METAL8    N            V          0.045         0.177         0.008
[12/21 16:03:41    825s] ---------------------------------------------------------------------
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Via selection for estimated routes (rule default):
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] -----------------------------------------------------------------------
[12/21 16:03:41    825s] Layer            Via Cell       Res.     Cap.     RC       Top of Stack
[12/21 16:03:41    825s] Range                           (Ohm)    (fF)     (fs)     Only
[12/21 16:03:41    825s] -----------------------------------------------------------------------
[12/21 16:03:41    825s] METAL1-METAL2    VIA12_XR       0.680    0.034    0.023    false
[12/21 16:03:41    825s] METAL2-METAL3    VIA23_V        0.680    0.027    0.018    false
[12/21 16:03:41    825s] METAL2-METAL3    VIA23_TOS      0.680    0.041    0.028    true
[12/21 16:03:41    825s] METAL3-METAL4    VIA34_H        0.680    0.027    0.018    false
[12/21 16:03:41    825s] METAL3-METAL4    VIA34_TOS_E    0.680    0.058    0.039    true
[12/21 16:03:41    825s] METAL4-METAL5    VIA45_V        0.680    0.027    0.018    false
[12/21 16:03:41    825s] METAL4-METAL5    VIA45_TOS      0.680    0.041    0.028    true
[12/21 16:03:41    825s] METAL5-METAL6    VIA56_H        0.680    0.026    0.018    false
[12/21 16:03:41    825s] METAL5-METAL6    VIA56_TOS_E    0.680    0.057    0.039    true
[12/21 16:03:41    825s] METAL6-METAL7    VIA67_V        0.420    0.032    0.014    false
[12/21 16:03:41    825s] METAL6-METAL7    VIA67_TOS      0.420    0.046    0.019    true
[12/21 16:03:41    825s] METAL7-METAL8    VIA78_V        0.420    0.085    0.036    false
[12/21 16:03:41    825s] -----------------------------------------------------------------------
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] No ideal or dont_touch nets found in the clock tree
[12/21 16:03:41    825s] No dont_touch hnets found in the clock tree
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Filtering reasons for cell type: buffer
[12/21 16:03:41    825s] =======================================
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] --------------------------------------------------------------------------------------------------------------------
[12/21 16:03:41    825s] Clock trees    Power domain    Reason                         Library cells
[12/21 16:03:41    825s] --------------------------------------------------------------------------------------------------------------------
[12/21 16:03:41    825s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[12/21 16:03:41    825s] --------------------------------------------------------------------------------------------------------------------
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Filtering reasons for cell type: inverter
[12/21 16:03:41    825s] =========================================
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:03:41    825s] Clock trees    Power domain    Reason                         Library cells
[12/21 16:03:41    825s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:03:41    825s] all            auto-default    Library trimming               { CLKINVX2 }
[12/21 16:03:41    825s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX4 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL }
[12/21 16:03:41    825s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Filtering reasons for cell type: logic cell
[12/21 16:03:41    825s] ===========================================
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] -------------------------------------------------------------------
[12/21 16:03:41    825s] Clock trees    Power domain    Reason                 Library cells
[12/21 16:03:41    825s] -------------------------------------------------------------------
[12/21 16:03:41    825s] all            auto-default    Cannot be legalized    { PDIDGZ }
[12/21 16:03:41    825s] -------------------------------------------------------------------
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] 
[12/21 16:03:41    825s] Validating CTS configuration done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/21 16:03:41    825s] CCOpt configuration status: all checks passed.
[12/21 16:03:41    825s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/21 16:03:41    825s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/21 16:03:41    825s]   No exclusion drivers are needed.
[12/21 16:03:41    825s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/21 16:03:41    825s] Antenna diode management...
[12/21 16:03:41    825s]   Found 0 antenna diodes in the clock trees.
[12/21 16:03:41    825s]   
[12/21 16:03:41    825s] Antenna diode management done.
[12/21 16:03:41    825s] Adding driver cells for primary IOs...
[12/21 16:03:41    825s]   
[12/21 16:03:41    825s]   ----------------------------------------------------------------------------------------------
[12/21 16:03:41    825s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/21 16:03:41    825s]   ----------------------------------------------------------------------------------------------
[12/21 16:03:41    825s]     (empty table)
[12/21 16:03:41    825s]   ----------------------------------------------------------------------------------------------
[12/21 16:03:41    825s]   
[12/21 16:03:41    825s]   
[12/21 16:03:41    825s] Adding driver cells for primary IOs done.
[12/21 16:03:41    825s] Adding driver cell for primary IO roots...
[12/21 16:03:41    825s] Adding driver cell for primary IO roots done.
[12/21 16:03:41    825s] Maximizing clock DAG abstraction...
[12/21 16:03:41    825s] Maximizing clock DAG abstraction done.
[12/21 16:03:41    825s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.7 real=0:00:03.7)
[12/21 16:03:41    825s] Synthesizing clock trees...
[12/21 16:03:41    825s]   Preparing To Balance...
[12/21 16:03:41    825s] OPERPROF: Starting DPlace-Init at level 1, MEM:1765.4M
[12/21 16:03:41    825s] #spOpts: N=130 mergeVia=F 
[12/21 16:03:41    825s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1765.4M
[12/21 16:03:41    825s] OPERPROF:     Starting CMU at level 3, MEM:1765.4M
[12/21 16:03:41    825s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1765.4M
[12/21 16:03:41    825s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1765.4M
[12/21 16:03:41    825s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1765.4MB).
[12/21 16:03:41    825s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1765.4M
[12/21 16:03:41    825s]   Merging duplicate siblings in DAG...
[12/21 16:03:41    825s]     Clock DAG stats before merging:
[12/21 16:03:41    825s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/21 16:03:41    825s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=8610.000um^2
[12/21 16:03:41    825s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=877.295um, total=877.295um
[12/21 16:03:41    825s]     Clock DAG library cell distribution before merging {count}:
[12/21 16:03:41    825s]      Logics: PDIDGZ: 1 
[12/21 16:03:41    825s]     Resynthesising clock tree into netlist...
[12/21 16:03:42    825s]       Reset timing graph...
[12/21 16:03:42    825s] Ignoring AAE DB Resetting ...
[12/21 16:03:42    825s]       Reset timing graph done.
[12/21 16:03:42    825s]     Resynthesising clock tree into netlist done.
[12/21 16:03:42    825s]     
[12/21 16:03:42    825s]     Clock logic merging summary:
[12/21 16:03:42    825s]     
[12/21 16:03:42    825s]     -----------------------------------------------------------
[12/21 16:03:42    825s]     Description                           Number of occurrences
[12/21 16:03:42    825s]     -----------------------------------------------------------
[12/21 16:03:42    825s]     Total clock logics                              1
[12/21 16:03:42    825s]     Globally unique logic expressions               1
[12/21 16:03:42    825s]     Potentially mergeable clock logics              0
[12/21 16:03:42    825s]     Actually merged clock logics                    0
[12/21 16:03:42    825s]     -----------------------------------------------------------
[12/21 16:03:42    825s]     
[12/21 16:03:42    825s]     --------------------------------------------
[12/21 16:03:42    825s]     Cannot merge reason    Number of occurrences
[12/21 16:03:42    825s]     --------------------------------------------
[12/21 16:03:42    825s]     GloballyUnique                   1
[12/21 16:03:42    825s]     --------------------------------------------
[12/21 16:03:42    825s]     
[12/21 16:03:42    825s]     Disconnecting clock tree from netlist...
[12/21 16:03:42    825s]     Disconnecting clock tree from netlist done.
[12/21 16:03:42    825s]   Merging duplicate siblings in DAG done.
[12/21 16:03:42    825s]   Preparing To Balance done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/21 16:03:42    825s]   CCOpt::Phase::Construction...
[12/21 16:03:42    825s]   Stage::Clustering...
[12/21 16:03:42    825s]   Clustering...
[12/21 16:03:42    825s]     Initialize for clustering...
[12/21 16:03:42    825s]     Clock DAG stats before clustering:
[12/21 16:03:42    825s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/21 16:03:42    825s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=8610.000um^2
[12/21 16:03:42    825s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=877.295um, total=877.295um
[12/21 16:03:42    825s]     Clock DAG library cell distribution before clustering {count}:
[12/21 16:03:42    825s]      Logics: PDIDGZ: 1 
[12/21 16:03:42    825s]     Computing max distances from locked parents...
[12/21 16:03:42    825s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/21 16:03:42    825s]     Computing max distances from locked parents done.
[12/21 16:03:42    825s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:42    825s]     Bottom-up phase...
[12/21 16:03:42    825s]     Clustering clock_tree CLK1...
[12/21 16:03:42    825s] End AAE Lib Interpolated Model. (MEM=1755.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:03:42    826s] Accumulated time to calculate placeable region: 0
[12/21 16:03:42    826s] Accumulated time to calculate placeable region: 0
[12/21 16:03:42    826s]     Clustering clock_tree CLK1 done.
[12/21 16:03:42    826s]     Clock DAG stats after bottom-up phase:
[12/21 16:03:42    826s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:42    826s]       cell areas       : b=836.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9446.818um^2
[12/21 16:03:42    826s]       hp wire lengths  : top=0.000um, trunk=643.395um, leaf=3030.850um, total=3674.245um
[12/21 16:03:42    826s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/21 16:03:42    826s]        Bufs: CLKBUFX20: 17 
[12/21 16:03:42    826s]      Logics: PDIDGZ: 1 
[12/21 16:03:42    826s]     Bottom-up phase done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/21 16:03:42    826s]     Legalizing clock trees...
[12/21 16:03:42    826s]     Resynthesising clock tree into netlist...
[12/21 16:03:42    826s]       Reset timing graph...
[12/21 16:03:42    826s] Ignoring AAE DB Resetting ...
[12/21 16:03:42    826s]       Reset timing graph done.
[12/21 16:03:42    826s]     Resynthesising clock tree into netlist done.
[12/21 16:03:42    826s]     Commiting net attributes....
[12/21 16:03:42    826s]     Commiting net attributes. done.
[12/21 16:03:42    826s]     Leaving CCOpt scope - ClockRefiner...
[12/21 16:03:42    826s] Assigned high priority to 17 instances.
[12/21 16:03:42    826s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/21 16:03:42    826s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/21 16:03:42    826s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1755.9M
[12/21 16:03:42    826s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1755.9M
[12/21 16:03:42    826s] #spOpts: N=130 mergeVia=F 
[12/21 16:03:42    826s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1755.9M
[12/21 16:03:43    826s] OPERPROF:       Starting CMU at level 4, MEM:1755.9M
[12/21 16:03:43    826s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1755.9M
[12/21 16:03:43    826s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:1755.9M
[12/21 16:03:43    826s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1755.9MB).
[12/21 16:03:43    826s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.033, MEM:1755.9M
[12/21 16:03:43    826s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.034, MEM:1755.9M
[12/21 16:03:43    826s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.14
[12/21 16:03:43    826s] OPERPROF: Starting RefinePlace at level 1, MEM:1755.9M
[12/21 16:03:43    826s] *** Starting refinePlace (0:13:46 mem=1755.9M) ***
[12/21 16:03:43    826s] Total net bbox length = 1.765e+05 (8.314e+04 9.338e+04) (ext = 5.132e+03)
[12/21 16:03:43    826s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 16:03:43    826s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1755.9M
[12/21 16:03:43    826s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1755.9M
[12/21 16:03:43    826s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1755.9M
[12/21 16:03:43    826s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1755.9M
[12/21 16:03:43    826s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1755.9M
[12/21 16:03:43    826s] Starting refinePlace ...
[12/21 16:03:43    827s] ** Cut row section cpu time 0:00:00.0.
[12/21 16:03:43    827s]    Spread Effort: high, standalone mode, useDDP on.
[12/21 16:03:44    827s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1755.9MB) @(0:13:47 - 0:13:47).
[12/21 16:03:44    827s] Move report: preRPlace moves 170 insts, mean move: 2.76 um, max move: 10.60 um
[12/21 16:03:44    827s] 	Max move on inst (DCT/acf/ACC2/adder2/APreS2_reg_0_): (625.60, 640.01) --> (628.82, 632.63)
[12/21 16:03:44    827s] 	Length: 19 sites, height: 1 rows, site name: TSM13SITE, cell type: SDFFQXL
[12/21 16:03:44    827s] wireLenOptFixPriorityInst 1574 inst fixed
[12/21 16:03:44    827s] 
[12/21 16:03:44    827s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 16:03:44    827s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 16:03:44    827s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1755.9MB) @(0:13:47 - 0:13:48).
[12/21 16:03:44    827s] Move report: Detail placement moves 170 insts, mean move: 2.76 um, max move: 10.60 um
[12/21 16:03:44    827s] 	Max move on inst (DCT/acf/ACC2/adder2/APreS2_reg_0_): (625.60, 640.01) --> (628.82, 632.63)
[12/21 16:03:44    827s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1755.9MB
[12/21 16:03:44    827s] Statistics of distance of Instance movement in refine placement:
[12/21 16:03:44    827s]   maximum (X+Y) =        10.60 um
[12/21 16:03:44    827s]   inst (DCT/acf/ACC2/adder2/APreS2_reg_0_) with max move: (625.6, 640.01) -> (628.82, 632.63)
[12/21 16:03:44    827s]   mean    (X+Y) =         2.76 um
[12/21 16:03:44    827s] Summary Report:
[12/21 16:03:44    827s] Instances move: 170 (out of 4615 movable)
[12/21 16:03:44    827s] Instances flipped: 0
[12/21 16:03:44    827s] Mean displacement: 2.76 um
[12/21 16:03:44    827s] Max displacement: 10.60 um (Instance: DCT/acf/ACC2/adder2/APreS2_reg_0_) (625.6, 640.01) -> (628.82, 632.63)
[12/21 16:03:44    827s] 	Length: 19 sites, height: 1 rows, site name: TSM13SITE, cell type: SDFFQXL
[12/21 16:03:44    827s] Total instances moved : 170
[12/21 16:03:44    827s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.110, REAL:1.105, MEM:1755.9M
[12/21 16:03:44    827s] Total net bbox length = 1.769e+05 (8.339e+04 9.347e+04) (ext = 5.132e+03)
[12/21 16:03:44    827s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1755.9MB
[12/21 16:03:44    827s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1755.9MB) @(0:13:46 - 0:13:48).
[12/21 16:03:44    827s] *** Finished refinePlace (0:13:48 mem=1755.9M) ***
[12/21 16:03:44    827s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.14
[12/21 16:03:44    827s] OPERPROF: Finished RefinePlace at level 1, CPU:1.120, REAL:1.125, MEM:1755.9M
[12/21 16:03:44    827s]     ClockRefiner summary
[12/21 16:03:44    827s]     All clock instances: Moved 84, flipped 31 and cell swapped 0 (out of a total of 1593).
[12/21 16:03:44    827s]     The largest move was 10.6 um for DCT/acf/ACC2/adder2/APreS2_reg_0_.
[12/21 16:03:44    827s] Non-sink clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 18).
[12/21 16:03:44    827s] The largest move was 7.38 um for DCT/bdeg/CTS_ccl_a_buf_00086.
[12/21 16:03:44    827s] Clock sinks: Moved 83, flipped 31 and cell swapped 0 (out of a total of 1575).
[12/21 16:03:44    827s] The largest move was 10.6 um for DCT/acf/ACC2/adder2/APreS2_reg_0_.
[12/21 16:03:44    827s] Revert refine place priority changes on 0 instances.
[12/21 16:03:44    827s] OPERPROF: Starting DPlace-Init at level 1, MEM:1755.9M
[12/21 16:03:44    827s] #spOpts: N=130 mergeVia=F 
[12/21 16:03:44    827s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1755.9M
[12/21 16:03:44    827s] OPERPROF:     Starting CMU at level 3, MEM:1755.9M
[12/21 16:03:44    827s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1755.9M
[12/21 16:03:44    827s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1755.9M
[12/21 16:03:44    827s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1755.9MB).
[12/21 16:03:44    827s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1755.9M
[12/21 16:03:44    827s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/21 16:03:44    827s]     Disconnecting clock tree from netlist...
[12/21 16:03:44    827s]     Disconnecting clock tree from netlist done.
[12/21 16:03:44    827s] OPERPROF: Starting DPlace-Init at level 1, MEM:1755.9M
[12/21 16:03:44    827s] #spOpts: N=130 mergeVia=F 
[12/21 16:03:44    827s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1755.9M
[12/21 16:03:44    827s] OPERPROF:     Starting CMU at level 3, MEM:1755.9M
[12/21 16:03:44    827s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1755.9M
[12/21 16:03:44    827s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1755.9M
[12/21 16:03:44    827s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1755.9MB).
[12/21 16:03:44    827s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:1755.9M
[12/21 16:03:44    827s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 16:03:44    827s] End AAE Lib Interpolated Model. (MEM=1755.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:03:44    827s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 16:03:44    827s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 16:03:44    827s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:44    827s]     
[12/21 16:03:44    827s]     Clock tree legalization - Histogram:
[12/21 16:03:44    827s]     ====================================
[12/21 16:03:44    827s]     
[12/21 16:03:44    827s]     ----------------------------------
[12/21 16:03:44    827s]     Movement (um)      Number of cells
[12/21 16:03:44    827s]     ----------------------------------
[12/21 16:03:44    827s]     [7.38,7.4538)             1
[12/21 16:03:44    827s]     [7.4538,7.5276)           0
[12/21 16:03:44    827s]     [7.5276,7.6014)           0
[12/21 16:03:44    827s]     [7.6014,7.6752)           0
[12/21 16:03:44    827s]     [7.6752,7.749)            0
[12/21 16:03:44    827s]     [7.749,7.8228)            0
[12/21 16:03:44    827s]     [7.8228,7.8966)           0
[12/21 16:03:44    827s]     [7.8966,7.9704)           0
[12/21 16:03:44    827s]     [7.9704,8.0442)           0
[12/21 16:03:44    827s]     [8.0442,8.118)            0
[12/21 16:03:44    827s]     ----------------------------------
[12/21 16:03:44    827s]     
[12/21 16:03:44    827s]     
[12/21 16:03:44    827s]     Clock tree legalization - Top 10 Movements:
[12/21 16:03:44    827s]     ===========================================
[12/21 16:03:44    827s]     
[12/21 16:03:44    827s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:03:44    827s]     Movement (um)    Desired              Achieved             Node
[12/21 16:03:44    827s]                      location             location             
[12/21 16:03:44    827s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:03:44    827s]         7.38         (655.040,636.320)    (655.040,628.940)    ccl_a clock buffer, uid:A9224 (a lib_cell CLKBUFX20) at (655.040,628.940), in power domain auto-default
[12/21 16:03:44    827s]         0            (629.765,550.240)    (629.765,550.240)    ccl_a clock buffer, uid:A9226 (a lib_cell CLKBUFX20) at (624.220,547.760), in power domain auto-default
[12/21 16:03:44    827s]         0            (651.845,557.620)    (651.845,557.620)    ccl_a clock buffer, uid:A9222 (a lib_cell CLKBUFX20) at (646.300,555.140), in power domain auto-default
[12/21 16:03:44    827s]         0            (621.945,446.920)    (621.945,446.920)    ccl_a clock buffer, uid:A9228 (a lib_cell CLKBUFX20) at (616.400,444.440), in power domain auto-default
[12/21 16:03:44    827s]         0            (451.285,631.420)    (451.285,631.420)    ccl_a clock buffer, uid:A922b (a lib_cell CLKBUFX20) at (445.740,628.940), in power domain auto-default
[12/21 16:03:44    827s]         0            (644.485,461.680)    (644.485,461.680)    ccl_a clock buffer, uid:A922c (a lib_cell CLKBUFX20) at (638.940,459.200), in power domain auto-default
[12/21 16:03:44    827s]         0            (452.665,609.280)    (452.665,609.280)    ccl_a clock buffer, uid:A922a (a lib_cell CLKBUFX20) at (447.120,606.800), in power domain auto-default
[12/21 16:03:44    827s]         0            (569.965,439.540)    (569.965,439.540)    ccl_a clock buffer, uid:A9225 (a lib_cell CLKBUFX20) at (564.420,437.060), in power domain auto-default
[12/21 16:03:44    827s]         0            (626.545,638.800)    (626.545,638.800)    ccl_a clock buffer, uid:A9233 (a lib_cell CLKBUFX20) at (621.000,636.320), in power domain auto-default
[12/21 16:03:44    827s]         0            (621.800,813.620)    (621.800,813.620)    cell ipad_CLK (a lib_cell PDIDGZ) at (593.975,812.620), in power domain auto-default
[12/21 16:03:44    827s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:03:44    827s]     
[12/21 16:03:44    827s]     Legalizing clock trees done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/21 16:03:44    827s]     Clock DAG stats after 'Clustering':
[12/21 16:03:44    827s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:44    827s]       cell areas       : b=836.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9446.818um^2
[12/21 16:03:44    827s]       cell capacitance : b=0.351pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.102pF
[12/21 16:03:44    827s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:44    827s]       wire capacitance : top=0.000pF, trunk=0.139pF, leaf=2.057pF, total=2.196pF
[12/21 16:03:44    827s]       wire lengths     : top=0.000um, trunk=878.175um, leaf=11436.086um, total=12314.261um
[12/21 16:03:44    827s]       hp wire lengths  : top=0.000um, trunk=677.685um, leaf=3046.250um, total=3723.935um
[12/21 16:03:44    827s]     Clock DAG net violations after 'Clustering':
[12/21 16:03:44    827s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:44    827s]       Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:03:44    827s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/21 16:03:44    827s]       Trunk : target=0.234ns count=3 avg=0.223ns sd=0.139ns min=0.104ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:44    827s]       Leaf  : target=0.234ns count=16 avg=0.126ns sd=0.013ns min=0.116ns max=0.163ns {14 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:44    827s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/21 16:03:44    827s]        Bufs: CLKBUFX20: 17 
[12/21 16:03:44    827s]      Logics: PDIDGZ: 1 
[12/21 16:03:44    827s]     Primary reporting skew groups after 'Clustering':
[12/21 16:03:44    827s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.752, avg=0.739, sd=0.004], skew [0.020 vs 0.143], 100% {0.732, 0.752} (wid=-0.014 ws=0.016) (gid=0.765 gs=0.006)
[12/21 16:03:44    827s]       min path sink: DCT/bdeg/ACC2/accout_reg_16_/CK
[12/21 16:03:44    827s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKB
[12/21 16:03:44    827s]     Skew group summary after 'Clustering':
[12/21 16:03:44    827s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.752, avg=0.739, sd=0.004], skew [0.020 vs 0.143], 100% {0.732, 0.752} (wid=-0.014 ws=0.016) (gid=0.765 gs=0.006)
[12/21 16:03:44    827s]       skew_group CLK1/scan_mode: insertion delay [min=0.732, max=0.752, avg=0.739, sd=0.004], skew [0.020 vs 0.143], 100% {0.732, 0.752} (wid=-0.014 ws=0.016) (gid=0.765 gs=0.006)
[12/21 16:03:44    827s]     Legalizer API calls during this step: 199 succeeded with high effort: 199 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:44    827s]   Clustering done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/21 16:03:44    827s] 
[12/21 16:03:44    827s] Post-Clustering Statistics Report
[12/21 16:03:44    827s] =================================
[12/21 16:03:44    827s] 
[12/21 16:03:44    827s] Fanout Statistics:
[12/21 16:03:44    827s] 
[12/21 16:03:44    827s] ---------------------------------------------------------------------------------------------
[12/21 16:03:44    827s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/21 16:03:44    827s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[12/21 16:03:44    827s] ---------------------------------------------------------------------------------------------
[12/21 16:03:44    827s] Trunk         4       4.750       1        16        7.500      {3 <= 4, 1 <= 16}
[12/21 16:03:44    827s] Leaf         16      98.500      83       100        4.487      {1 <= 86, 1 <= 94, 14 <= 102}
[12/21 16:03:44    827s] ---------------------------------------------------------------------------------------------
[12/21 16:03:44    827s] 
[12/21 16:03:44    827s] Clustering Failure Statistics:
[12/21 16:03:44    827s] 
[12/21 16:03:44    827s] --------------------------------
[12/21 16:03:44    827s] Net Type    Clusters    Clusters
[12/21 16:03:44    827s]             Tried       Failed
[12/21 16:03:44    827s] --------------------------------
[12/21 16:03:44    827s] Trunk           1          0
[12/21 16:03:44    827s] Leaf           16          0
[12/21 16:03:44    827s] --------------------------------
[12/21 16:03:44    827s] 
[12/21 16:03:44    827s] Clustering Partition Statistics:
[12/21 16:03:44    827s] 
[12/21 16:03:44    827s] --------------------------------------------------------------------------------------
[12/21 16:03:44    827s] Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/21 16:03:44    827s]             Fraction    Fraction    Count        Size        Size    Size    Size
[12/21 16:03:44    827s] --------------------------------------------------------------------------------------
[12/21 16:03:44    827s] Trunk        0.000       1.000          1          16.000      16      16      0.000
[12/21 16:03:44    827s] Leaf         0.000       1.000          1        1576.000    1576    1576      0.000
[12/21 16:03:44    827s] --------------------------------------------------------------------------------------
[12/21 16:03:44    827s] 
[12/21 16:03:44    827s] 
[12/21 16:03:44    827s]   Looking for fanout violations...
[12/21 16:03:44    827s]   Looking for fanout violations done.
[12/21 16:03:44    827s]   CongRepair After Initial Clustering...
[12/21 16:03:44    828s]   Reset timing graph...
[12/21 16:03:44    828s] Ignoring AAE DB Resetting ...
[12/21 16:03:44    828s]   Reset timing graph done.
[12/21 16:03:44    828s]   Leaving CCOpt scope - Early Global Route...
[12/21 16:03:44    828s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1755.9M
[12/21 16:03:44    828s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1755.9M
[12/21 16:03:44    828s] All LLGs are deleted
[12/21 16:03:44    828s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1755.9M
[12/21 16:03:44    828s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1755.9M
[12/21 16:03:44    828s]   Clock implementation routing...
[12/21 16:03:44    828s] Net route status summary:
[12/21 16:03:44    828s]   Clock:        19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:03:44    828s]   Non-clock: 15297 (unrouted=9241, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9210, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:03:44    828s]     Routing using eGR only...
[12/21 16:03:44    828s]       Early Global Route - eGR only step...
[12/21 16:03:44    828s] (ccopt eGR): There are 19 nets for routing of which 18 have one or more fixed wires.
[12/21 16:03:44    828s] (ccopt eGR): Start to route 19 all nets
[12/21 16:03:44    828s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Loading and Dumping File ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Reading DB...
[12/21 16:03:44    828s] (I)       Read data from FE... (mem=1755.9M)
[12/21 16:03:44    828s] (I)       Read nodes and places... (mem=1755.9M)
[12/21 16:03:44    828s] (I)       Done Read nodes and places (cpu=0.010s, mem=1755.9M)
[12/21 16:03:44    828s] (I)       Read nets... (mem=1755.9M)
[12/21 16:03:44    828s] (I)       Done Read nets (cpu=0.030s, mem=1755.9M)
[12/21 16:03:44    828s] (I)       Done Read data from FE (cpu=0.040s, mem=1755.9M)
[12/21 16:03:44    828s] (I)       before initializing RouteDB syMemory usage = 1755.9 MB
[12/21 16:03:44    828s] (I)       == Non-default Options ==
[12/21 16:03:44    828s] (I)       Clean congestion better                            : true
[12/21 16:03:44    828s] (I)       Estimate vias on DPT layer                         : true
[12/21 16:03:44    828s] (I)       Clean congestion layer assignment rounds           : 3
[12/21 16:03:44    828s] (I)       Layer constraints as soft constraints              : true
[12/21 16:03:44    828s] (I)       Soft top layer                                     : true
[12/21 16:03:44    828s] (I)       Skip prospective layer relax nets                  : true
[12/21 16:03:44    828s] (I)       Better NDR handling                                : true
[12/21 16:03:44    828s] (I)       Improved NDR modeling in LA                        : true
[12/21 16:03:44    828s] (I)       Routing cost fix for NDR handling                  : true
[12/21 16:03:44    828s] (I)       Update initial WL after Phase 1a                   : true
[12/21 16:03:44    828s] (I)       Block tracks for preroutes                         : true
[12/21 16:03:44    828s] (I)       Assign IRoute by net group key                     : true
[12/21 16:03:44    828s] (I)       Block unroutable channels                          : true
[12/21 16:03:44    828s] (I)       Block unroutable channel fix                       : true
[12/21 16:03:44    828s] (I)       Block unroutable channels 3D                       : true
[12/21 16:03:44    828s] (I)       Bound layer relaxed segment wl                     : true
[12/21 16:03:44    828s] (I)       Bound layer relaxed segment wl fix                 : true
[12/21 16:03:44    828s] (I)       Blocked pin reach length threshold                 : 2
[12/21 16:03:44    828s] (I)       Check blockage within NDR space in TA              : true
[12/21 16:03:44    828s] (I)       Handle EOL spacing                                 : true
[12/21 16:03:44    828s] (I)       Merge PG vias by gap                               : true
[12/21 16:03:44    828s] (I)       Maximum routing layer                              : 8
[12/21 16:03:44    828s] (I)       Route selected nets only                           : true
[12/21 16:03:44    828s] (I)       Refine MST                                         : true
[12/21 16:03:44    828s] (I)       Honor PRL                                          : true
[12/21 16:03:44    828s] (I)       Strong congestion aware                            : true
[12/21 16:03:44    828s] (I)       Improved initial location for IRoutes              : true
[12/21 16:03:44    828s] (I)       Multi panel TA                                     : true
[12/21 16:03:44    828s] (I)       Penalize wire overlap                              : true
[12/21 16:03:44    828s] (I)       Expand small instance blockage                     : true
[12/21 16:03:44    828s] (I)       Reduce via in TA                                   : true
[12/21 16:03:44    828s] (I)       SS-aware routing                                   : true
[12/21 16:03:44    828s] (I)       Improve tree edge sharing                          : true
[12/21 16:03:44    828s] (I)       Improve 2D via estimation                          : true
[12/21 16:03:44    828s] (I)       Refine Steiner tree                                : true
[12/21 16:03:44    828s] (I)       Build spine tree                                   : true
[12/21 16:03:44    828s] (I)       Model pass through capacity                        : true
[12/21 16:03:44    828s] (I)       Extend blockages by a half GCell                   : true
[12/21 16:03:44    828s] (I)       Consider pin shapes                                : true
[12/21 16:03:44    828s] (I)       Consider pin shapes for all nodes                  : true
[12/21 16:03:44    828s] (I)       Consider NR APA                                    : true
[12/21 16:03:44    828s] (I)       Consider IO pin shape                              : true
[12/21 16:03:44    828s] (I)       Fix pin connection bug                             : true
[12/21 16:03:44    828s] (I)       Consider layer RC for local wires                  : true
[12/21 16:03:44    828s] (I)       LA-aware pin escape length                         : 2
[12/21 16:03:44    828s] (I)       Split for must join                                : true
[12/21 16:03:44    828s] (I)       Routing effort level                               : 10000
[12/21 16:03:44    828s] (I)       Special modeling for N7                            : 0
[12/21 16:03:44    828s] (I)       Special modeling for N6                            : 0
[12/21 16:03:44    828s] (I)       Special modeling for N3                            : 0
[12/21 16:03:44    828s] (I)       Special modeling for N5 v6                         : 0
[12/21 16:03:44    828s] (I)       Special settings for S3                            : 0
[12/21 16:03:44    828s] (I)       Special settings for S4                            : 0
[12/21 16:03:44    828s] (I)       Special settings for S5 v2                         : 0
[12/21 16:03:44    828s] (I)       Special settings for S7                            : 0
[12/21 16:03:44    828s] (I)       Special settings for S8                            : 0
[12/21 16:03:44    828s] (I)       Prefer layer length threshold                      : 8
[12/21 16:03:44    828s] (I)       Overflow penalty cost                              : 10
[12/21 16:03:44    828s] (I)       A-star cost                                        : 0.300000
[12/21 16:03:44    828s] (I)       Misalignment cost                                  : 10.000000
[12/21 16:03:44    828s] (I)       Threshold for short IRoute                         : 6
[12/21 16:03:44    828s] (I)       Via cost during post routing                       : 1.000000
[12/21 16:03:44    828s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/21 16:03:44    828s] (I)       Source-to-sink ratio                               : 0.300000
[12/21 16:03:44    828s] (I)       Scenic ratio bound                                 : 3.000000
[12/21 16:03:44    828s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/21 16:03:44    828s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/21 16:03:44    828s] (I)       PG-aware similar topology routing                  : true
[12/21 16:03:44    828s] (I)       Maze routing via cost fix                          : true
[12/21 16:03:44    828s] (I)       Apply PRL on PG terms                              : true
[12/21 16:03:44    828s] (I)       Apply PRL on obs objects                           : true
[12/21 16:03:44    828s] (I)       Handle range-type spacing rules                    : true
[12/21 16:03:44    828s] (I)       PG gap threshold multiplier                        : 10.000000
[12/21 16:03:44    828s] (I)       Parallel spacing query fix                         : true
[12/21 16:03:44    828s] (I)       Force source to root IR                            : true
[12/21 16:03:44    828s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/21 16:03:44    828s] (I)       Do not relax to DPT layer                          : true
[12/21 16:03:44    828s] (I)       No DPT in post routing                             : true
[12/21 16:03:44    828s] (I)       Modeling PG via merging fix                        : true
[12/21 16:03:44    828s] (I)       Shield aware TA                                    : true
[12/21 16:03:44    828s] (I)       Strong shield aware TA                             : true
[12/21 16:03:44    828s] (I)       Overflow calculation fix in LA                     : true
[12/21 16:03:44    828s] (I)       Post routing fix                                   : true
[12/21 16:03:44    828s] (I)       Strong post routing                                : true
[12/21 16:03:44    828s] (I)       NDR via pillar fix                                 : true
[12/21 16:03:44    828s] (I)       Violation on path threshold                        : 1
[12/21 16:03:44    828s] (I)       Pass through capacity modeling                     : true
[12/21 16:03:44    828s] (I)       Select the non-relaxed segments in post routing stage : true
[12/21 16:03:44    828s] (I)       Avoid high resistance layers                       : true
[12/21 16:03:44    828s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 16:03:44    828s] (I)       Use row-based GCell size
[12/21 16:03:44    828s] (I)       GCell unit size  : 7380
[12/21 16:03:44    828s] (I)       GCell multiplier : 1
[12/21 16:03:44    828s] (I)       build grid graph
[12/21 16:03:44    828s] (I)       build grid graph start
[12/21 16:03:44    828s] [NR-eGR] Track table information for default rule: 
[12/21 16:03:44    828s] [NR-eGR] METAL1 has no routable track
[12/21 16:03:44    828s] [NR-eGR] METAL2 has single uniform track structure
[12/21 16:03:44    828s] [NR-eGR] METAL3 has single uniform track structure
[12/21 16:03:44    828s] [NR-eGR] METAL4 has single uniform track structure
[12/21 16:03:44    828s] [NR-eGR] METAL5 has single uniform track structure
[12/21 16:03:44    828s] [NR-eGR] METAL6 has single uniform track structure
[12/21 16:03:44    828s] [NR-eGR] METAL7 has single uniform track structure
[12/21 16:03:44    828s] [NR-eGR] METAL8 has single uniform track structure
[12/21 16:03:44    828s] (I)       build grid graph end
[12/21 16:03:44    828s] (I)       ===========================================================================
[12/21 16:03:44    828s] (I)       == Report All Rule Vias ==
[12/21 16:03:44    828s] (I)       ===========================================================================
[12/21 16:03:44    828s] (I)        Via Rule : (Default)
[12/21 16:03:44    828s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 16:03:44    828s] (I)       ---------------------------------------------------------------------------
[12/21 16:03:44    828s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[12/21 16:03:44    828s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 16:03:44    828s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 16:03:44    828s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 16:03:44    828s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 16:03:44    828s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[12/21 16:03:44    828s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[12/21 16:03:44    828s] (I)       ===========================================================================
[12/21 16:03:44    828s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Num PG vias on layer 2 : 1831
[12/21 16:03:44    828s] (I)       Num PG vias on layer 3 : 1256
[12/21 16:03:44    828s] (I)       Num PG vias on layer 4 : 709
[12/21 16:03:44    828s] (I)       Num PG vias on layer 5 : 132
[12/21 16:03:44    828s] (I)       Num PG vias on layer 6 : 0
[12/21 16:03:44    828s] (I)       Num PG vias on layer 7 : 0
[12/21 16:03:44    828s] (I)       Num PG vias on layer 8 : 0
[12/21 16:03:44    828s] [NR-eGR] Read 4004 PG shapes
[12/21 16:03:44    828s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] [NR-eGR] #Routing Blockages  : 2
[12/21 16:03:44    828s] [NR-eGR] #Instance Blockages : 6478
[12/21 16:03:44    828s] [NR-eGR] #PG Blockages       : 4004
[12/21 16:03:44    828s] [NR-eGR] #Halo Blockages     : 0
[12/21 16:03:44    828s] [NR-eGR] #Boundary Blockages : 0
[12/21 16:03:44    828s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 16:03:44    828s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 16:03:44    828s] (I)       readDataFromPlaceDB
[12/21 16:03:44    828s] (I)       Read net information..
[12/21 16:03:44    828s] [NR-eGR] Read numTotalNets=6106  numIgnoredNets=6087
[12/21 16:03:44    828s] (I)       Read testcase time = 0.000 seconds
[12/21 16:03:44    828s] 
[12/21 16:03:44    828s] [NR-eGR] Connected 0 must-join pins/ports
[12/21 16:03:44    828s] (I)       early_global_route_priority property id does not exist.
[12/21 16:03:44    828s] (I)       Start initializing grid graph
[12/21 16:03:44    828s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 16:03:44    828s] (I)       End initializing grid graph
[12/21 16:03:44    828s] (I)       Model blockages into capacity
[12/21 16:03:44    828s] (I)       Read Num Blocks=8545  Num Prerouted Wires=0  Num CS=0
[12/21 16:03:44    828s] (I)       Started Modeling ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Layer 1 (V) : #blockages 1578 : #preroutes 0
[12/21 16:03:44    828s] (I)       Layer 2 (H) : #blockages 2009 : #preroutes 0
[12/21 16:03:44    828s] (I)       Layer 3 (V) : #blockages 1112 : #preroutes 0
[12/21 16:03:44    828s] (I)       Layer 4 (H) : #blockages 1068 : #preroutes 0
[12/21 16:03:44    828s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 16:03:44    828s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 16:03:44    828s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 16:03:44    828s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       -- layer congestion ratio --
[12/21 16:03:44    828s] (I)       Layer 1 : 0.100000
[12/21 16:03:44    828s] (I)       Layer 2 : 0.700000
[12/21 16:03:44    828s] (I)       Layer 3 : 0.700000
[12/21 16:03:44    828s] (I)       Layer 4 : 1.000000
[12/21 16:03:44    828s] (I)       Layer 5 : 1.000000
[12/21 16:03:44    828s] (I)       Layer 6 : 1.000000
[12/21 16:03:44    828s] (I)       Layer 7 : 1.000000
[12/21 16:03:44    828s] (I)       Layer 8 : 1.000000
[12/21 16:03:44    828s] (I)       ----------------------------
[12/21 16:03:44    828s] (I)       Moved 2 terms for better access 
[12/21 16:03:44    828s] (I)       Number of ignored nets = 0
[12/21 16:03:44    828s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 16:03:44    828s] (I)       Number of clock nets = 19.  Ignored: No
[12/21 16:03:44    828s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 16:03:44    828s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 16:03:44    828s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 16:03:44    828s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 16:03:44    828s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 16:03:44    828s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 16:03:44    828s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 16:03:44    828s] [NR-eGR] There are 18 clock nets ( 18 with NDR ).
[12/21 16:03:44    828s] (I)       Before initializing Early Global Route syMemory usage = 1755.9 MB
[12/21 16:03:44    828s] (I)       Ndr track 0 does not exist
[12/21 16:03:44    828s] (I)       Ndr track 0 does not exist
[12/21 16:03:44    828s] (I)       ---------------------Grid Graph Info--------------------
[12/21 16:03:44    828s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 16:03:44    828s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 16:03:44    828s] (I)       Site width          :   920  (dbu)
[12/21 16:03:44    828s] (I)       Row height          :  7380  (dbu)
[12/21 16:03:44    828s] (I)       GCell width         :  7380  (dbu)
[12/21 16:03:44    828s] (I)       GCell height        :  7380  (dbu)
[12/21 16:03:44    828s] (I)       Grid                :   287   287     8
[12/21 16:03:44    828s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 16:03:44    828s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 16:03:44    828s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 16:03:44    828s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 16:03:44    828s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 16:03:44    828s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 16:03:44    828s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 16:03:44    828s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 16:03:44    828s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 16:03:44    828s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 16:03:44    828s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 16:03:44    828s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 16:03:44    828s] (I)       --------------------------------------------------------
[12/21 16:03:44    828s] 
[12/21 16:03:44    828s] [NR-eGR] ============ Routing rule table ============
[12/21 16:03:44    828s] [NR-eGR] Rule id: 0  Nets: 18 
[12/21 16:03:44    828s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 16:03:44    828s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 16:03:44    828s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 16:03:44    828s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:03:44    828s] [NR-eGR] Rule id: 1  Nets: 0 
[12/21 16:03:44    828s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 16:03:44    828s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 16:03:44    828s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:03:44    828s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:03:44    828s] [NR-eGR] ========================================
[12/21 16:03:44    828s] [NR-eGR] 
[12/21 16:03:44    828s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 16:03:44    828s] (I)       blocked tracks on layer2 : = 538491 / 660674 (81.51%)
[12/21 16:03:44    828s] (I)       blocked tracks on layer3 : = 600399 / 741034 (81.02%)
[12/21 16:03:44    828s] (I)       blocked tracks on layer4 : = 484878 / 660674 (73.39%)
[12/21 16:03:44    828s] (I)       blocked tracks on layer5 : = 547999 / 741034 (73.95%)
[12/21 16:03:44    828s] (I)       blocked tracks on layer6 : = 473866 / 660674 (71.72%)
[12/21 16:03:44    828s] (I)       blocked tracks on layer7 : = 531578 / 741034 (71.73%)
[12/21 16:03:44    828s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 16:03:44    828s] (I)       After initializing Early Global Route syMemory usage = 1755.9 MB
[12/21 16:03:44    828s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Reset routing kernel
[12/21 16:03:44    828s] (I)       Started Global Routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       ============= Initialization =============
[12/21 16:03:44    828s] (I)       totalPins=1611  totalGlobalPin=1611 (100.00%)
[12/21 16:03:44    828s] (I)       Started Net group 1 ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Build MST ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Generate topology with single threads
[12/21 16:03:44    828s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       total 2D Cap : 321534 = (143565 H, 177969 V)
[12/21 16:03:44    828s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1a Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1a ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Pattern routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[12/21 16:03:44    828s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3198 = (1351 H, 1847 V) = (0.94% H, 1.04% V) = (4.985e+03um H, 6.815e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1b Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1b ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Monotonic routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3198 = (1349 H, 1849 V) = (0.94% H, 1.04% V) = (4.978e+03um H, 6.823e+03um V)
[12/21 16:03:44    828s] (I)       Overflow of layer group 1: 0.00% H + 0.15% V. EstWL: 1.180062e+04um
[12/21 16:03:44    828s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1c Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1c ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Two level routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Level2 Grid: 58 x 58
[12/21 16:03:44    828s] (I)       Started Two Level Routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3198 = (1349 H, 1849 V) = (0.94% H, 1.04% V) = (4.978e+03um H, 6.823e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1d Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1d ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Detoured routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3227 = (1371 H, 1856 V) = (0.95% H, 1.04% V) = (5.059e+03um H, 6.849e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1e Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1e ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Route legalization ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3227 = (1371 H, 1856 V) = (0.95% H, 1.04% V) = (5.059e+03um H, 6.849e+03um V)
[12/21 16:03:44    828s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.190763e+04um
[12/21 16:03:44    828s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1f Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1f ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Congestion clean ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3226 = (1371 H, 1855 V) = (0.95% H, 1.04% V) = (5.059e+03um H, 6.845e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1g Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1g ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Post Routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 1691 = (724 H, 967 V) = (0.50% H, 0.54% V) = (2.672e+03um H, 3.568e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       numNets=18  numFullyRipUpNets=11  numPartialRipUpNets=11 routedWL=1121
[12/21 16:03:44    828s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1h Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1h ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Post Routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 1123 = (473 H, 650 V) = (0.33% H, 0.37% V) = (1.745e+03um H, 2.398e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Layer assignment ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Running layer assignment with 1 threads
[12/21 16:03:44    828s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Net group 1 ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Net group 2 ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Build MST ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Generate topology with single threads
[12/21 16:03:44    828s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       total 2D Cap : 707553 = (339190 H, 368363 V)
[12/21 16:03:44    828s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1a Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1a ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Pattern routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3187 = (1349 H, 1838 V) = (0.40% H, 0.50% V) = (4.978e+03um H, 6.782e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1b Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1b ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3187 = (1349 H, 1838 V) = (0.40% H, 0.50% V) = (4.978e+03um H, 6.782e+03um V)
[12/21 16:03:44    828s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.176003e+04um
[12/21 16:03:44    828s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1c Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1c ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3187 = (1349 H, 1838 V) = (0.40% H, 0.50% V) = (4.978e+03um H, 6.782e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1d Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1d ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3187 = (1349 H, 1838 V) = (0.40% H, 0.50% V) = (4.978e+03um H, 6.782e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1e Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1e ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Route legalization ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3187 = (1349 H, 1838 V) = (0.40% H, 0.50% V) = (4.978e+03um H, 6.782e+03um V)
[12/21 16:03:44    828s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.176003e+04um
[12/21 16:03:44    828s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1f Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1f ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 3187 = (1349 H, 1838 V) = (0.40% H, 0.50% V) = (4.978e+03um H, 6.782e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1g Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1g ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Post Routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 2449 = (1046 H, 1403 V) = (0.31% H, 0.38% V) = (3.860e+03um H, 5.177e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       numNets=11  numFullyRipUpNets=8  numPartialRipUpNets=8 routedWL=565
[12/21 16:03:44    828s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[12/21 16:03:44    828s] (I)       
[12/21 16:03:44    828s] (I)       ============  Phase 1h Route ============
[12/21 16:03:44    828s] (I)       Started Phase 1h ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Post Routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Usage: 1692 = (723 H, 969 V) = (0.21% H, 0.26% V) = (2.668e+03um H, 3.576e+03um V)
[12/21 16:03:44    828s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Started Layer assignment ( Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:44    828s] (I)       Running layer assignment with 1 threads
[12/21 16:03:44    828s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Net group 2 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Net group 3 ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Build MST ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Generate topology with single threads
[12/21 16:03:45    828s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       total 2D Cap : 995873 = (551657 H, 444216 V)
[12/21 16:03:45    828s] [NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1a Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1a ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Pattern routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3191 = (1360 H, 1831 V) = (0.25% H, 0.41% V) = (5.018e+03um H, 6.756e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1b Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1b ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3191 = (1360 H, 1831 V) = (0.25% H, 0.41% V) = (5.018e+03um H, 6.756e+03um V)
[12/21 16:03:45    828s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.177479e+04um
[12/21 16:03:45    828s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1c Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1c ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3191 = (1360 H, 1831 V) = (0.25% H, 0.41% V) = (5.018e+03um H, 6.756e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1d Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1d ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3191 = (1360 H, 1831 V) = (0.25% H, 0.41% V) = (5.018e+03um H, 6.756e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1e Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1e ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Route legalization ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3191 = (1360 H, 1831 V) = (0.25% H, 0.41% V) = (5.018e+03um H, 6.756e+03um V)
[12/21 16:03:45    828s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.177479e+04um
[12/21 16:03:45    828s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1f Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1f ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3191 = (1360 H, 1831 V) = (0.25% H, 0.41% V) = (5.018e+03um H, 6.756e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1g Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1g ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Post Routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 2453 = (1055 H, 1398 V) = (0.19% H, 0.31% V) = (3.893e+03um H, 5.159e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       numNets=8  numFullyRipUpNets=0  numPartialRipUpNets=4 routedWL=761
[12/21 16:03:45    828s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 8]
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1h Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1h ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Post Routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 2454 = (1056 H, 1398 V) = (0.19% H, 0.31% V) = (3.897e+03um H, 5.159e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Layer assignment ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Running layer assignment with 1 threads
[12/21 16:03:45    828s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Net group 3 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Net group 4 ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Build MST ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Generate topology with single threads
[12/21 16:03:45    828s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       total 2D Cap : 1120637 = (551657 H, 568980 V)
[12/21 16:03:45    828s] [NR-eGR] Layer group 4: route 4 net(s) in layer range [2, 8]
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1a Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1a ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Pattern routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 4
[12/21 16:03:45    828s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3912 = (1661 H, 2251 V) = (0.30% H, 0.40% V) = (6.129e+03um H, 8.306e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1b Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1b ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Monotonic routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3912 = (1661 H, 2251 V) = (0.30% H, 0.40% V) = (6.129e+03um H, 8.306e+03um V)
[12/21 16:03:45    828s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.443528e+04um
[12/21 16:03:45    828s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1c Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1c ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Two level routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Level2 Grid: 58 x 58
[12/21 16:03:45    828s] (I)       Started Two Level Routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3912 = (1661 H, 2251 V) = (0.30% H, 0.40% V) = (6.129e+03um H, 8.306e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1d Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1d ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Detoured routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3912 = (1661 H, 2251 V) = (0.30% H, 0.40% V) = (6.129e+03um H, 8.306e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1e Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1e ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Route legalization ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3912 = (1661 H, 2251 V) = (0.30% H, 0.40% V) = (6.129e+03um H, 8.306e+03um V)
[12/21 16:03:45    828s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.443528e+04um
[12/21 16:03:45    828s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1f Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1f ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Congestion clean ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3912 = (1661 H, 2251 V) = (0.30% H, 0.40% V) = (6.129e+03um H, 8.306e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1g Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1g ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Post Routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3911 = (1661 H, 2250 V) = (0.30% H, 0.40% V) = (6.129e+03um H, 8.302e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1h Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1h ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Post Routing ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Usage: 3911 = (1661 H, 2250 V) = (0.30% H, 0.40% V) = (6.129e+03um H, 8.302e+03um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Layer assignment ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Running layer assignment with 1 threads
[12/21 16:03:45    828s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Net group 4 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 16:03:45    828s] [NR-eGR]                        OverCon            
[12/21 16:03:45    828s] [NR-eGR]                         #Gcell     %Gcell
[12/21 16:03:45    828s] [NR-eGR]       Layer                (1)    OverCon 
[12/21 16:03:45    828s] [NR-eGR] ----------------------------------------------
[12/21 16:03:45    828s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL2  (2)         1( 0.01%)   ( 0.01%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL4  (4)        12( 0.05%)   ( 0.05%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:45    828s] [NR-eGR] ----------------------------------------------
[12/21 16:03:45    828s] [NR-eGR] Total               13( 0.01%)   ( 0.01%) 
[12/21 16:03:45    828s] [NR-eGR] 
[12/21 16:03:45    828s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       total 2D Cap : 1122733 = (552822 H, 569911 V)
[12/21 16:03:45    828s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/21 16:03:45    828s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/21 16:03:45    828s] (I)       ============= track Assignment ============
[12/21 16:03:45    828s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Started Track Assignment ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 16:03:45    828s] (I)       Running track assignment with 1 threads
[12/21 16:03:45    828s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] (I)       Run Multi-thread track assignment
[12/21 16:03:45    828s] (I)       Finished Track Assignment ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] [NR-eGR] Started Export DB wires ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] [NR-eGR] Started Export all nets ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] [NR-eGR] Started Set wire vias ( Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1755.88 MB )
[12/21 16:03:45    828s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:03:45    828s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20974
[12/21 16:03:45    828s] [NR-eGR] METAL2  (2V) length: 7.266612e+04um, number of vias: 30216
[12/21 16:03:45    828s] [NR-eGR] METAL3  (3H) length: 8.073713e+04um, number of vias: 2897
[12/21 16:03:45    828s] [NR-eGR] METAL4  (4V) length: 3.176941e+04um, number of vias: 667
[12/21 16:03:45    828s] [NR-eGR] METAL5  (5H) length: 1.373061e+04um, number of vias: 140
[12/21 16:03:45    828s] [NR-eGR] METAL6  (6V) length: 4.471185e+03um, number of vias: 43
[12/21 16:03:45    828s] [NR-eGR] METAL7  (7H) length: 2.555385e+03um, number of vias: 43
[12/21 16:03:45    828s] [NR-eGR] METAL8  (8V) length: 9.266200e+02um, number of vias: 0
[12/21 16:03:45    828s] [NR-eGR] Total length: 2.068565e+05um, number of vias: 54980
[12/21 16:03:45    828s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:03:45    828s] [NR-eGR] Total eGR-routed clock nets wire length: 1.232360e+04um 
[12/21 16:03:45    828s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:03:45    828s] [NR-eGR] Report for selected net(s) only.
[12/21 16:03:45    828s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 1610
[12/21 16:03:45    828s] [NR-eGR] METAL2  (2V) length: 3.650055e+03um, number of vias: 2010
[12/21 16:03:45    828s] [NR-eGR] METAL3  (3H) length: 5.182425e+03um, number of vias: 750
[12/21 16:03:45    828s] [NR-eGR] METAL4  (4V) length: 3.174220e+03um, number of vias: 47
[12/21 16:03:45    828s] [NR-eGR] METAL5  (5H) length: 2.207500e+02um, number of vias: 31
[12/21 16:03:45    828s] [NR-eGR] METAL6  (6V) length: 9.614500e+01um, number of vias: 0
[12/21 16:03:45    828s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[12/21 16:03:45    828s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/21 16:03:45    828s] [NR-eGR] Total length: 1.232360e+04um, number of vias: 4448
[12/21 16:03:45    828s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:03:45    828s] [NR-eGR] Total routed clock nets wire length: 1.232360e+04um, number of vias: 4448
[12/21 16:03:45    828s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:03:45    828s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 1709.88 MB )
[12/21 16:03:45    828s] **WARN: (IMPDBTCL-200):	The command dbSelectObj will be obsoleted in a future release. Please use select_obj instead.
[12/21 16:03:45    828s]       Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/21 16:03:45    828s]     Routing using eGR only done.
[12/21 16:03:45    828s] Net route status summary:
[12/21 16:03:45    828s]   Clock:        19 (unrouted=1, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:03:45    828s]   Non-clock: 15297 (unrouted=9241, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9210, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:03:45    828s] 
[12/21 16:03:45    828s] CCOPT: Done with clock implementation routing.
[12/21 16:03:45    828s] 
[12/21 16:03:45    828s]   Clock implementation routing done.
[12/21 16:03:45    828s] Fixed 18 wires.
[12/21 16:03:45    828s]   CCOpt: Starting congestion repair using flow wrapper...
[12/21 16:03:45    828s]     Congestion Repair...
[12/21 16:03:45    828s] Info: Disable timing driven in postCTS congRepair.
[12/21 16:03:45    828s] 
[12/21 16:03:45    828s] Starting congRepair ...
[12/21 16:03:45    828s] User Input Parameters:
[12/21 16:03:45    828s] - Congestion Driven    : On
[12/21 16:03:45    828s] - Timing Driven        : Off
[12/21 16:03:45    828s] - Area-Violation Based : On
[12/21 16:03:45    828s] - Start Rollback Level : -5
[12/21 16:03:45    828s] - Legalized            : On
[12/21 16:03:45    828s] - Window Based         : Off
[12/21 16:03:45    828s] - eDen incr mode       : Off
[12/21 16:03:45    828s] - Small incr mode      : Off
[12/21 16:03:45    828s] 
[12/21 16:03:45    828s] Collecting buffer chain nets ...
[12/21 16:03:45    828s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1709.9M
[12/21 16:03:45    828s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.050, REAL:0.045, MEM:1709.9M
[12/21 16:03:45    828s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1709.9M
[12/21 16:03:45    828s] Starting Early Global Route congestion estimation: mem = 1709.9M
[12/21 16:03:45    828s] (I)       Started Loading and Dumping File ( Curr Mem: 1709.88 MB )
[12/21 16:03:45    828s] (I)       Reading DB...
[12/21 16:03:45    828s] (I)       Read data from FE... (mem=1709.9M)
[12/21 16:03:45    828s] (I)       Read nodes and places... (mem=1709.9M)
[12/21 16:03:45    828s] (I)       Done Read nodes and places (cpu=0.000s, mem=1709.9M)
[12/21 16:03:45    828s] (I)       Read nets... (mem=1709.9M)
[12/21 16:03:45    828s] (I)       Done Read nets (cpu=0.030s, mem=1709.9M)
[12/21 16:03:45    828s] (I)       Done Read data from FE (cpu=0.030s, mem=1709.9M)
[12/21 16:03:45    828s] (I)       before initializing RouteDB syMemory usage = 1709.9 MB
[12/21 16:03:45    828s] (I)       == Non-default Options ==
[12/21 16:03:45    828s] (I)       Maximum routing layer                              : 8
[12/21 16:03:45    828s] (I)       Use non-blocking free Dbs wires                    : false
[12/21 16:03:45    828s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 16:03:45    828s] (I)       Use row-based GCell size
[12/21 16:03:45    828s] (I)       GCell unit size  : 7380
[12/21 16:03:45    828s] (I)       GCell multiplier : 1
[12/21 16:03:45    828s] (I)       build grid graph
[12/21 16:03:45    828s] (I)       build grid graph start
[12/21 16:03:45    828s] [NR-eGR] Track table information for default rule: 
[12/21 16:03:45    828s] [NR-eGR] METAL1 has no routable track
[12/21 16:03:45    828s] [NR-eGR] METAL2 has single uniform track structure
[12/21 16:03:45    828s] [NR-eGR] METAL3 has single uniform track structure
[12/21 16:03:45    828s] [NR-eGR] METAL4 has single uniform track structure
[12/21 16:03:45    828s] [NR-eGR] METAL5 has single uniform track structure
[12/21 16:03:45    828s] [NR-eGR] METAL6 has single uniform track structure
[12/21 16:03:45    828s] [NR-eGR] METAL7 has single uniform track structure
[12/21 16:03:45    828s] [NR-eGR] METAL8 has single uniform track structure
[12/21 16:03:45    828s] (I)       build grid graph end
[12/21 16:03:45    828s] (I)       ===========================================================================
[12/21 16:03:45    828s] (I)       == Report All Rule Vias ==
[12/21 16:03:45    828s] (I)       ===========================================================================
[12/21 16:03:45    828s] (I)        Via Rule : (Default)
[12/21 16:03:45    828s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 16:03:45    828s] (I)       ---------------------------------------------------------------------------
[12/21 16:03:45    828s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[12/21 16:03:45    828s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 16:03:45    828s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 16:03:45    828s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 16:03:45    828s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 16:03:45    828s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[12/21 16:03:45    828s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[12/21 16:03:45    828s] (I)       ===========================================================================
[12/21 16:03:45    828s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1709.88 MB )
[12/21 16:03:45    828s] (I)       Num PG vias on layer 2 : 0
[12/21 16:03:45    828s] (I)       Num PG vias on layer 3 : 0
[12/21 16:03:45    828s] (I)       Num PG vias on layer 4 : 0
[12/21 16:03:45    828s] (I)       Num PG vias on layer 5 : 0
[12/21 16:03:45    828s] (I)       Num PG vias on layer 6 : 0
[12/21 16:03:45    828s] (I)       Num PG vias on layer 7 : 0
[12/21 16:03:45    828s] (I)       Num PG vias on layer 8 : 0
[12/21 16:03:45    828s] [NR-eGR] Read 4004 PG shapes
[12/21 16:03:45    828s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.88 MB )
[12/21 16:03:45    828s] [NR-eGR] #Routing Blockages  : 2
[12/21 16:03:45    828s] [NR-eGR] #Instance Blockages : 6478
[12/21 16:03:45    828s] [NR-eGR] #PG Blockages       : 4004
[12/21 16:03:45    828s] [NR-eGR] #Halo Blockages     : 0
[12/21 16:03:45    828s] [NR-eGR] #Boundary Blockages : 0
[12/21 16:03:45    828s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 16:03:45    828s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 4437
[12/21 16:03:45    828s] (I)       readDataFromPlaceDB
[12/21 16:03:45    828s] (I)       Read net information..
[12/21 16:03:45    828s] [NR-eGR] Read numTotalNets=6106  numIgnoredNets=18
[12/21 16:03:45    828s] (I)       Read testcase time = 0.000 seconds
[12/21 16:03:45    828s] 
[12/21 16:03:45    828s] (I)       early_global_route_priority property id does not exist.
[12/21 16:03:45    828s] (I)       Start initializing grid graph
[12/21 16:03:45    828s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 16:03:45    828s] (I)       End initializing grid graph
[12/21 16:03:45    828s] (I)       Model blockages into capacity
[12/21 16:03:45    828s] (I)       Read Num Blocks=11252  Num Prerouted Wires=4437  Num CS=0
[12/21 16:03:45    828s] (I)       Started Modeling ( Curr Mem: 1709.88 MB )
[12/21 16:03:45    828s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 2393
[12/21 16:03:45    828s] (I)       Layer 2 (H) : #blockages 2553 : #preroutes 1749
[12/21 16:03:45    828s] (I)       Layer 3 (V) : #blockages 1647 : #preroutes 227
[12/21 16:03:45    828s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 56
[12/21 16:03:45    828s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 12
[12/21 16:03:45    828s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 16:03:45    828s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 16:03:45    828s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1709.88 MB )
[12/21 16:03:45    828s] (I)       -- layer congestion ratio --
[12/21 16:03:45    828s] (I)       Layer 1 : 0.100000
[12/21 16:03:45    828s] (I)       Layer 2 : 0.700000
[12/21 16:03:45    828s] (I)       Layer 3 : 0.700000
[12/21 16:03:45    828s] (I)       Layer 4 : 0.700000
[12/21 16:03:45    828s] (I)       Layer 5 : 0.700000
[12/21 16:03:45    828s] (I)       Layer 6 : 0.700000
[12/21 16:03:45    828s] (I)       Layer 7 : 0.700000
[12/21 16:03:45    828s] (I)       Layer 8 : 0.700000
[12/21 16:03:45    828s] (I)       ----------------------------
[12/21 16:03:45    828s] (I)       Number of ignored nets = 18
[12/21 16:03:45    828s] (I)       Number of fixed nets = 18.  Ignored: Yes
[12/21 16:03:45    828s] (I)       Number of clock nets = 19.  Ignored: No
[12/21 16:03:45    828s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 16:03:45    828s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 16:03:45    828s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 16:03:45    828s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 16:03:45    828s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 16:03:45    828s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 16:03:45    828s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 16:03:45    828s] (I)       Before initializing Early Global Route syMemory usage = 1709.9 MB
[12/21 16:03:45    828s] (I)       Ndr track 0 does not exist
[12/21 16:03:45    828s] (I)       Ndr track 0 does not exist
[12/21 16:03:45    828s] (I)       ---------------------Grid Graph Info--------------------
[12/21 16:03:45    828s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 16:03:45    828s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 16:03:45    828s] (I)       Site width          :   920  (dbu)
[12/21 16:03:45    828s] (I)       Row height          :  7380  (dbu)
[12/21 16:03:45    828s] (I)       GCell width         :  7380  (dbu)
[12/21 16:03:45    828s] (I)       GCell height        :  7380  (dbu)
[12/21 16:03:45    828s] (I)       Grid                :   287   287     8
[12/21 16:03:45    828s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 16:03:45    828s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 16:03:45    828s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 16:03:45    828s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 16:03:45    828s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 16:03:45    828s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 16:03:45    828s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 16:03:45    828s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 16:03:45    828s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 16:03:45    828s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 16:03:45    828s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 16:03:45    828s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 16:03:45    828s] (I)       --------------------------------------------------------
[12/21 16:03:45    828s] 
[12/21 16:03:45    828s] [NR-eGR] ============ Routing rule table ============
[12/21 16:03:45    828s] [NR-eGR] Rule id: 0  Nets: 0 
[12/21 16:03:45    828s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 16:03:45    828s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 16:03:45    828s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 16:03:45    828s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:03:45    828s] [NR-eGR] Rule id: 1  Nets: 6056 
[12/21 16:03:45    828s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 16:03:45    828s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 16:03:45    828s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:03:45    828s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:03:45    828s] [NR-eGR] ========================================
[12/21 16:03:45    828s] [NR-eGR] 
[12/21 16:03:45    828s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 16:03:45    828s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 16:03:45    828s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 16:03:45    828s] (I)       blocked tracks on layer4 : = 484262 / 660674 (73.30%)
[12/21 16:03:45    828s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 16:03:45    828s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 16:03:45    828s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 16:03:45    828s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 16:03:45    828s] (I)       After initializing Early Global Route syMemory usage = 1713.2 MB
[12/21 16:03:45    828s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Reset routing kernel
[12/21 16:03:45    828s] (I)       Started Global Routing ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       ============= Initialization =============
[12/21 16:03:45    828s] (I)       totalPins=19441  totalGlobalPin=18941 (97.43%)
[12/21 16:03:45    828s] (I)       Started Net group 1 ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Started Build MST ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Generate topology with single threads
[12/21 16:03:45    828s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       total 2D Cap : 1118237 = (549170 H, 569067 V)
[12/21 16:03:45    828s] [NR-eGR] Layer group 1: route 6056 net(s) in layer range [2, 8]
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1a Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1a ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Started Pattern routing ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Usage: 51134 = (24219 H, 26915 V) = (4.41% H, 4.73% V) = (8.937e+04um H, 9.932e+04um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1b Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1b ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Usage: 51134 = (24219 H, 26915 V) = (4.41% H, 4.73% V) = (8.937e+04um H, 9.932e+04um V)
[12/21 16:03:45    828s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.886845e+05um
[12/21 16:03:45    828s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1c Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1c ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Usage: 51134 = (24219 H, 26915 V) = (4.41% H, 4.73% V) = (8.937e+04um H, 9.932e+04um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1d Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1d ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Usage: 51134 = (24219 H, 26915 V) = (4.41% H, 4.73% V) = (8.937e+04um H, 9.932e+04um V)
[12/21 16:03:45    828s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1e Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1e ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Started Route legalization ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Usage: 51134 = (24219 H, 26915 V) = (4.41% H, 4.73% V) = (8.937e+04um H, 9.932e+04um V)
[12/21 16:03:45    828s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.886845e+05um
[12/21 16:03:45    828s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Started Layer assignment ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Running layer assignment with 1 threads
[12/21 16:03:45    828s] (I)       Finished Layer assignment ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] (I)       ============  Phase 1l Route ============
[12/21 16:03:45    828s] (I)       Started Phase 1l ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       
[12/21 16:03:45    828s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 16:03:45    828s] [NR-eGR]                        OverCon           OverCon            
[12/21 16:03:45    828s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 16:03:45    828s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/21 16:03:45    828s] [NR-eGR] ---------------------------------------------------------------
[12/21 16:03:45    828s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL2  (2)         6( 0.04%)         1( 0.01%)   ( 0.04%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL4  (4)         5( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 16:03:45    828s] [NR-eGR]  METAL8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:03:45    828s] [NR-eGR] ---------------------------------------------------------------
[12/21 16:03:45    828s] [NR-eGR] Total               23( 0.02%)         2( 0.00%)   ( 0.02%) 
[12/21 16:03:45    828s] [NR-eGR] 
[12/21 16:03:45    828s] (I)       Finished Global Routing ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       total 2D Cap : 1120165 = (550110 H, 570055 V)
[12/21 16:03:45    828s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 16:03:45    828s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 16:03:45    828s] Early Global Route congestion estimation runtime: 0.22 seconds, mem = 1713.2M
[12/21 16:03:45    828s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.220, REAL:0.220, MEM:1713.2M
[12/21 16:03:45    828s] OPERPROF: Starting HotSpotCal at level 1, MEM:1713.2M
[12/21 16:03:45    828s] [hotspot] +------------+---------------+---------------+
[12/21 16:03:45    828s] [hotspot] |            |   max hotspot | total hotspot |
[12/21 16:03:45    828s] [hotspot] +------------+---------------+---------------+
[12/21 16:03:45    828s] [hotspot] | normalized |          0.00 |          0.00 |
[12/21 16:03:45    828s] [hotspot] +------------+---------------+---------------+
[12/21 16:03:45    828s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/21 16:03:45    828s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/21 16:03:45    828s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1713.2M
[12/21 16:03:45    828s] Skipped repairing congestion.
[12/21 16:03:45    828s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1713.2M
[12/21 16:03:45    828s] Starting Early Global Route wiring: mem = 1713.2M
[12/21 16:03:45    828s] (I)       ============= track Assignment ============
[12/21 16:03:45    828s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Started Track Assignment ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 16:03:45    828s] (I)       Running track assignment with 1 threads
[12/21 16:03:45    828s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    828s] (I)       Run Multi-thread track assignment
[12/21 16:03:45    829s] (I)       Finished Track Assignment ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    829s] [NR-eGR] Started Export DB wires ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    829s] [NR-eGR] Started Export all nets ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    829s] [NR-eGR] Finished Export all nets ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    829s] [NR-eGR] Started Set wire vias ( Curr Mem: 1713.18 MB )
[12/21 16:03:45    829s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    829s] [NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1713.18 MB )
[12/21 16:03:45    829s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:03:45    829s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20974
[12/21 16:03:45    829s] [NR-eGR] METAL2  (2V) length: 7.033070e+04um, number of vias: 30083
[12/21 16:03:45    829s] [NR-eGR] METAL3  (3H) length: 8.215812e+04um, number of vias: 3053
[12/21 16:03:45    829s] [NR-eGR] METAL4  (4V) length: 3.423098e+04um, number of vias: 596
[12/21 16:03:45    829s] [NR-eGR] METAL5  (5H) length: 1.255608e+04um, number of vias: 143
[12/21 16:03:45    829s] [NR-eGR] METAL6  (6V) length: 4.451300e+03um, number of vias: 45
[12/21 16:03:45    829s] [NR-eGR] METAL7  (7H) length: 2.562735e+03um, number of vias: 43
[12/21 16:03:45    829s] [NR-eGR] METAL8  (8V) length: 9.266200e+02um, number of vias: 0
[12/21 16:03:45    829s] [NR-eGR] Total length: 2.072165e+05um, number of vias: 54937
[12/21 16:03:45    829s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:03:45    829s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/21 16:03:45    829s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:03:45    829s] Early Global Route wiring runtime: 0.21 seconds, mem = 1710.2M
[12/21 16:03:45    829s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.210, REAL:0.208, MEM:1710.2M
[12/21 16:03:45    829s] Tdgp not successfully inited but do clear! skip clearing
[12/21 16:03:45    829s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[12/21 16:03:45    829s]     Congestion Repair done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/21 16:03:45    829s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/21 16:03:45    829s] OPERPROF: Starting DPlace-Init at level 1, MEM:1710.2M
[12/21 16:03:45    829s] #spOpts: N=130 
[12/21 16:03:45    829s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1710.2M
[12/21 16:03:45    829s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1710.2M
[12/21 16:03:45    829s] Core basic site is TSM13SITE
[12/21 16:03:46    829s] Fast DP-INIT is on for default
[12/21 16:03:46    829s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 16:03:46    829s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.710, REAL:0.694, MEM:1710.2M
[12/21 16:03:46    829s] OPERPROF:     Starting CMU at level 3, MEM:1710.2M
[12/21 16:03:46    829s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1710.2M
[12/21 16:03:46    829s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.720, REAL:0.707, MEM:1710.2M
[12/21 16:03:46    829s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:01.0, mem=1710.2MB).
[12/21 16:03:46    829s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.730, REAL:0.721, MEM:1710.2M
[12/21 16:03:46    829s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/21 16:03:46    829s]   Leaving CCOpt scope - extractRC...
[12/21 16:03:46    829s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/21 16:03:46    829s] Extraction called for design 'CHIP' of instances=5446 and nets=15316 using extraction engine 'preRoute' .
[12/21 16:03:46    829s] PreRoute RC Extraction called for design CHIP.
[12/21 16:03:46    829s] RC Extraction called in multi-corner(1) mode.
[12/21 16:03:46    829s] RCMode: PreRoute
[12/21 16:03:46    829s]       RC Corner Indexes            0   
[12/21 16:03:46    829s] Capacitance Scaling Factor   : 1.00000 
[12/21 16:03:46    829s] Resistance Scaling Factor    : 1.00000 
[12/21 16:03:46    829s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 16:03:46    829s] Clock Res. Scaling Factor    : 1.00000 
[12/21 16:03:46    829s] Shrink Factor                : 1.00000
[12/21 16:03:46    829s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 16:03:46    829s] Using capacitance table file ...
[12/21 16:03:46    829s] LayerId::1 widthSet size::4
[12/21 16:03:46    829s] LayerId::2 widthSet size::4
[12/21 16:03:46    829s] LayerId::3 widthSet size::4
[12/21 16:03:46    829s] LayerId::4 widthSet size::4
[12/21 16:03:46    829s] LayerId::5 widthSet size::4
[12/21 16:03:46    829s] LayerId::6 widthSet size::4
[12/21 16:03:46    829s] LayerId::7 widthSet size::5
[12/21 16:03:46    829s] LayerId::8 widthSet size::3
[12/21 16:03:46    829s] Updating RC grid for preRoute extraction ...
[12/21 16:03:46    829s] Initializing multi-corner capacitance tables ... 
[12/21 16:03:46    829s] Initializing multi-corner resistance tables ...
[12/21 16:03:46    829s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:03:46    829s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:03:46    829s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290035 ; uaWl: 1.000000 ; uaWlH: 0.262896 ; aWlH: 0.000000 ; Pmax: 0.829100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 16:03:46    830s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1710.184M)
[12/21 16:03:46    830s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/21 16:03:46    830s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:46    830s] Not writing Steiner routes to the DB after clustering cong repair call.
[12/21 16:03:46    830s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 16:03:46    830s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 16:03:46    830s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 16:03:46    830s] End AAE Lib Interpolated Model. (MEM=1710.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:03:46    830s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:46    830s]   Clock DAG stats after clustering cong repair call:
[12/21 16:03:46    830s]     cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:46    830s]     cell areas       : b=836.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9446.818um^2
[12/21 16:03:46    830s]     cell capacitance : b=0.351pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.102pF
[12/21 16:03:46    830s]     sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:46    830s]     wire capacitance : top=0.000pF, trunk=0.140pF, leaf=2.056pF, total=2.196pF
[12/21 16:03:46    830s]     wire lengths     : top=0.000um, trunk=878.175um, leaf=11436.086um, total=12314.261um
[12/21 16:03:46    830s]     hp wire lengths  : top=0.000um, trunk=677.685um, leaf=3046.250um, total=3723.935um
[12/21 16:03:46    830s]   Clock DAG net violations after clustering cong repair call:
[12/21 16:03:46    830s]     Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:46    830s]     Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:03:46    830s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/21 16:03:46    830s]     Trunk : target=0.234ns count=3 avg=0.223ns sd=0.139ns min=0.104ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:46    830s]     Leaf  : target=0.234ns count=16 avg=0.126ns sd=0.013ns min=0.116ns max=0.162ns {14 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:46    830s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/21 16:03:46    830s]      Bufs: CLKBUFX20: 17 
[12/21 16:03:46    830s]    Logics: PDIDGZ: 1 
[12/21 16:03:46    830s]   Primary reporting skew groups after clustering cong repair call:
[12/21 16:03:46    830s]     skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751, avg=0.739, sd=0.004], skew [0.019 vs 0.143], 100% {0.732, 0.751} (wid=-0.014 ws=0.016) (gid=0.764 gs=0.006)
[12/21 16:03:46    830s]       min path sink: DCT/bdeg/ACC2/accout_reg_15_/CK
[12/21 16:03:46    830s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKB
[12/21 16:03:46    830s]   Skew group summary after clustering cong repair call:
[12/21 16:03:46    830s]     skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751, avg=0.739, sd=0.004], skew [0.019 vs 0.143], 100% {0.732, 0.751} (wid=-0.014 ws=0.016) (gid=0.764 gs=0.006)
[12/21 16:03:46    830s]     skew_group CLK1/scan_mode: insertion delay [min=0.732, max=0.751, avg=0.739, sd=0.004], skew [0.019 vs 0.143], 100% {0.732, 0.751} (wid=-0.014 ws=0.016) (gid=0.764 gs=0.006)
[12/21 16:03:46    830s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/21 16:03:46    830s]   Stage::Clustering done. (took cpu=0:00:04.5 real=0:00:04.5)
[12/21 16:03:46    830s]   Stage::DRV Fixing...
[12/21 16:03:46    830s]   Fixing clock tree slew time and max cap violations...
[12/21 16:03:46    830s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/21 16:03:46    830s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/21 16:03:46    830s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:46    830s]       cell areas       : b=836.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9446.818um^2
[12/21 16:03:46    830s]       cell capacitance : b=0.351pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.102pF
[12/21 16:03:46    830s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:46    830s]       wire capacitance : top=0.000pF, trunk=0.140pF, leaf=2.056pF, total=2.196pF
[12/21 16:03:46    830s]       wire lengths     : top=0.000um, trunk=878.175um, leaf=11436.086um, total=12314.261um
[12/21 16:03:46    830s]       hp wire lengths  : top=0.000um, trunk=677.685um, leaf=3046.250um, total=3723.935um
[12/21 16:03:46    830s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[12/21 16:03:46    830s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:46    830s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/21 16:03:46    830s]       Trunk : target=0.234ns count=3 avg=0.223ns sd=0.139ns min=0.104ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:46    830s]       Leaf  : target=0.234ns count=16 avg=0.126ns sd=0.013ns min=0.116ns max=0.162ns {14 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:46    830s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/21 16:03:46    830s]        Bufs: CLKBUFX20: 17 
[12/21 16:03:46    830s]      Logics: PDIDGZ: 1 
[12/21 16:03:46    830s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/21 16:03:46    830s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]       min path sink: DCT/bdeg/ACC2/accout_reg_15_/CK
[12/21 16:03:46    830s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKB
[12/21 16:03:46    830s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/21 16:03:46    830s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]       skew_group CLK1/scan_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:46    830s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:46    830s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/21 16:03:46    830s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/21 16:03:46    830s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/21 16:03:46    830s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:46    830s]       cell areas       : b=836.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9446.818um^2
[12/21 16:03:46    830s]       cell capacitance : b=0.351pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.102pF
[12/21 16:03:46    830s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:46    830s]       wire capacitance : top=0.000pF, trunk=0.140pF, leaf=2.056pF, total=2.196pF
[12/21 16:03:46    830s]       wire lengths     : top=0.000um, trunk=878.175um, leaf=11436.086um, total=12314.261um
[12/21 16:03:46    830s]       hp wire lengths  : top=0.000um, trunk=677.685um, leaf=3046.250um, total=3723.935um
[12/21 16:03:46    830s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/21 16:03:46    830s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:46    830s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/21 16:03:46    830s]       Trunk : target=0.234ns count=3 avg=0.223ns sd=0.139ns min=0.104ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:46    830s]       Leaf  : target=0.234ns count=16 avg=0.126ns sd=0.013ns min=0.116ns max=0.162ns {14 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:46    830s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/21 16:03:46    830s]        Bufs: CLKBUFX20: 17 
[12/21 16:03:46    830s]      Logics: PDIDGZ: 1 
[12/21 16:03:46    830s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/21 16:03:46    830s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751, avg=0.739, sd=0.004], skew [0.019 vs 0.143], 100% {0.732, 0.751} (wid=-0.014 ws=0.016) (gid=0.764 gs=0.006)
[12/21 16:03:46    830s]       min path sink: DCT/bdeg/ACC2/accout_reg_15_/CK
[12/21 16:03:46    830s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKB
[12/21 16:03:46    830s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/21 16:03:46    830s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751, avg=0.739, sd=0.004], skew [0.019 vs 0.143], 100% {0.732, 0.751} (wid=-0.014 ws=0.016) (gid=0.764 gs=0.006)
[12/21 16:03:46    830s]       skew_group CLK1/scan_mode: insertion delay [min=0.732, max=0.751, avg=0.739, sd=0.004], skew [0.019 vs 0.143], 100% {0.732, 0.751} (wid=-0.014 ws=0.016) (gid=0.764 gs=0.006)
[12/21 16:03:46    830s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:46    830s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:46    830s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:46    830s]   Stage::Insertion Delay Reduction...
[12/21 16:03:46    830s]   Removing unnecessary root buffering...
[12/21 16:03:46    830s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/21 16:03:46    830s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:46    830s]       cell areas       : b=836.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9446.818um^2
[12/21 16:03:46    830s]       cell capacitance : b=0.351pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.102pF
[12/21 16:03:46    830s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:46    830s]       wire capacitance : top=0.000pF, trunk=0.140pF, leaf=2.056pF, total=2.196pF
[12/21 16:03:46    830s]       wire lengths     : top=0.000um, trunk=878.175um, leaf=11436.086um, total=12314.261um
[12/21 16:03:46    830s]       hp wire lengths  : top=0.000um, trunk=677.685um, leaf=3046.250um, total=3723.935um
[12/21 16:03:46    830s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[12/21 16:03:46    830s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:46    830s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/21 16:03:46    830s]       Trunk : target=0.234ns count=3 avg=0.223ns sd=0.139ns min=0.104ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:46    830s]       Leaf  : target=0.234ns count=16 avg=0.126ns sd=0.013ns min=0.116ns max=0.162ns {14 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:46    830s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/21 16:03:46    830s]        Bufs: CLKBUFX20: 17 
[12/21 16:03:46    830s]      Logics: PDIDGZ: 1 
[12/21 16:03:46    830s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/21 16:03:46    830s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]       min path sink: DCT/bdeg/ACC2/accout_reg_15_/CK
[12/21 16:03:46    830s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKB
[12/21 16:03:46    830s]     Skew group summary after 'Removing unnecessary root buffering':
[12/21 16:03:46    830s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]       skew_group CLK1/scan_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:46    830s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:46    830s]   Removing unconstrained drivers...
[12/21 16:03:46    830s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/21 16:03:46    830s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:46    830s]       cell areas       : b=836.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9446.818um^2
[12/21 16:03:46    830s]       cell capacitance : b=0.351pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.102pF
[12/21 16:03:46    830s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:46    830s]       wire capacitance : top=0.000pF, trunk=0.140pF, leaf=2.056pF, total=2.196pF
[12/21 16:03:46    830s]       wire lengths     : top=0.000um, trunk=878.175um, leaf=11436.086um, total=12314.261um
[12/21 16:03:46    830s]       hp wire lengths  : top=0.000um, trunk=677.685um, leaf=3046.250um, total=3723.935um
[12/21 16:03:46    830s]     Clock DAG net violations after 'Removing unconstrained drivers':
[12/21 16:03:46    830s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:46    830s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/21 16:03:46    830s]       Trunk : target=0.234ns count=3 avg=0.223ns sd=0.139ns min=0.104ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:46    830s]       Leaf  : target=0.234ns count=16 avg=0.126ns sd=0.013ns min=0.116ns max=0.162ns {14 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:46    830s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/21 16:03:46    830s]        Bufs: CLKBUFX20: 17 
[12/21 16:03:46    830s]      Logics: PDIDGZ: 1 
[12/21 16:03:46    830s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/21 16:03:46    830s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]       min path sink: DCT/bdeg/ACC2/accout_reg_15_/CK
[12/21 16:03:46    830s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKB
[12/21 16:03:46    830s]     Skew group summary after 'Removing unconstrained drivers':
[12/21 16:03:46    830s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]       skew_group CLK1/scan_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:46    830s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:46    830s]   
[12/21 16:03:46    830s]   Slew violating nets across all clock trees:
[12/21 16:03:46    830s]   ===========================================
[12/21 16:03:46    830s]   
[12/21 16:03:46    830s]   Target and measured clock slews (in ns):
[12/21 16:03:46    830s]   
[12/21 16:03:46    830s]   ---------------------------------------------------------------------------------------------------
[12/21 16:03:46    830s]   Half corner                    Slew target    Slew achieved    Net    Comment
[12/21 16:03:46    830s]   ---------------------------------------------------------------------------------------------------
[12/21 16:03:46    830s]   Delay_Corner_max:setup.late       0.234           0.375        CLK    Marked as don't touch by user
[12/21 16:03:46    830s]   ---------------------------------------------------------------------------------------------------
[12/21 16:03:46    830s]   
[12/21 16:03:46    830s]   Found a net with slew violations that have been marked as don't touch. 
[12/21 16:03:46    830s]   CCOpt will not be able to fix these violations directly.
[12/21 16:03:46    830s]   Consider removing the don't touch flag: {dbSet [dbGetNetByName net].isDontTouch 0}.
[12/21 16:03:46    830s]   
[12/21 16:03:46    830s]   
[12/21 16:03:46    830s]   Reducing insertion delay 1...
[12/21 16:03:46    830s] Accumulated time to calculate placeable region: 0
[12/21 16:03:46    830s] Accumulated time to calculate placeable region: 0
[12/21 16:03:46    830s] Accumulated time to calculate placeable region: 0
[12/21 16:03:46    830s] Accumulated time to calculate placeable region: 0
[12/21 16:03:46    830s] Accumulated time to calculate placeable region: 0
[12/21 16:03:46    830s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/21 16:03:46    830s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:46    830s]       cell areas       : b=836.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9446.818um^2
[12/21 16:03:46    830s]       cell capacitance : b=0.351pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.102pF
[12/21 16:03:46    830s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:46    830s]       wire capacitance : top=0.000pF, trunk=0.140pF, leaf=2.056pF, total=2.196pF
[12/21 16:03:46    830s]       wire lengths     : top=0.000um, trunk=878.175um, leaf=11436.086um, total=12314.261um
[12/21 16:03:46    830s]       hp wire lengths  : top=0.000um, trunk=677.685um, leaf=3046.250um, total=3723.935um
[12/21 16:03:46    830s]     Clock DAG net violations after 'Reducing insertion delay 1':
[12/21 16:03:46    830s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:46    830s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/21 16:03:46    830s]       Trunk : target=0.234ns count=3 avg=0.223ns sd=0.139ns min=0.104ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:46    830s]       Leaf  : target=0.234ns count=16 avg=0.126ns sd=0.013ns min=0.116ns max=0.162ns {14 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:46    830s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/21 16:03:46    830s]        Bufs: CLKBUFX20: 17 
[12/21 16:03:46    830s]      Logics: PDIDGZ: 1 
[12/21 16:03:46    830s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/21 16:03:46    830s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]       min path sink: DCT/bdeg/ACC2/accout_reg_15_/CK
[12/21 16:03:46    830s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKB
[12/21 16:03:46    830s]     Skew group summary after 'Reducing insertion delay 1':
[12/21 16:03:46    830s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]       skew_group CLK1/scan_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:46    830s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:46    830s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:46    830s]   Removing longest path buffering...
[12/21 16:03:49    832s]     Clock DAG stats after 'Removing longest path buffering':
[12/21 16:03:49    832s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:49    832s]       cell areas       : b=836.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9446.818um^2
[12/21 16:03:49    832s]       cell capacitance : b=0.351pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.102pF
[12/21 16:03:49    832s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:49    832s]       wire capacitance : top=0.000pF, trunk=0.140pF, leaf=2.056pF, total=2.196pF
[12/21 16:03:49    832s]       wire lengths     : top=0.000um, trunk=878.175um, leaf=11436.086um, total=12314.261um
[12/21 16:03:49    832s]       hp wire lengths  : top=0.000um, trunk=677.685um, leaf=3046.250um, total=3723.935um
[12/21 16:03:49    832s]     Clock DAG net violations after 'Removing longest path buffering':
[12/21 16:03:49    832s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:49    832s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/21 16:03:49    832s]       Trunk : target=0.234ns count=3 avg=0.223ns sd=0.139ns min=0.104ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:49    832s]       Leaf  : target=0.234ns count=16 avg=0.126ns sd=0.013ns min=0.116ns max=0.162ns {14 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:49    832s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/21 16:03:49    832s]        Bufs: CLKBUFX20: 17 
[12/21 16:03:49    832s]      Logics: PDIDGZ: 1 
[12/21 16:03:49    832s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/21 16:03:49    832s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:49    832s]       min path sink: DCT/bdeg/ACC2/accout_reg_15_/CK
[12/21 16:03:49    832s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKB
[12/21 16:03:49    832s]     Skew group summary after 'Removing longest path buffering':
[12/21 16:03:49    832s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:49    832s]       skew_group CLK1/scan_mode: insertion delay [min=0.732, max=0.751], skew [0.019 vs 0.143]
[12/21 16:03:49    832s]     Legalizer API calls during this step: 132 succeeded with high effort: 117 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 15
[12/21 16:03:49    832s]   Removing longest path buffering done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/21 16:03:49    832s]   Reducing insertion delay 2...
[12/21 16:03:51    834s] Path optimization required 132 stage delay updates 
[12/21 16:03:51    834s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/21 16:03:51    834s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:51    834s]       cell areas       : b=836.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9446.818um^2
[12/21 16:03:51    834s]       cell capacitance : b=0.351pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.102pF
[12/21 16:03:51    834s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:51    834s]       wire capacitance : top=0.000pF, trunk=0.141pF, leaf=2.056pF, total=2.197pF
[12/21 16:03:51    834s]       wire lengths     : top=0.000um, trunk=885.075um, leaf=11431.486um, total=12316.561um
[12/21 16:03:51    834s]       hp wire lengths  : top=0.000um, trunk=677.685um, leaf=3045.100um, total=3722.785um
[12/21 16:03:51    834s]     Clock DAG net violations after 'Reducing insertion delay 2':
[12/21 16:03:51    834s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:51    834s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/21 16:03:51    834s]       Trunk : target=0.234ns count=3 avg=0.224ns sd=0.138ns min=0.104ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:51    834s]       Leaf  : target=0.234ns count=16 avg=0.126ns sd=0.013ns min=0.116ns max=0.161ns {14 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:51    834s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/21 16:03:51    834s]        Bufs: CLKBUFX20: 17 
[12/21 16:03:51    834s]      Logics: PDIDGZ: 1 
[12/21 16:03:51    834s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/21 16:03:51    834s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.750, avg=0.739, sd=0.004], skew [0.018 vs 0.143], 100% {0.732, 0.750} (wid=-0.014 ws=0.015) (gid=0.765 gs=0.006)
[12/21 16:03:51    834s]       min path sink: DCT/bdeg/ACC2/accout_reg_15_/CK
[12/21 16:03:51    834s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKB
[12/21 16:03:51    834s]     Skew group summary after 'Reducing insertion delay 2':
[12/21 16:03:51    834s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.750, avg=0.739, sd=0.004], skew [0.018 vs 0.143], 100% {0.732, 0.750} (wid=-0.014 ws=0.015) (gid=0.765 gs=0.006)
[12/21 16:03:51    834s]       skew_group CLK1/scan_mode: insertion delay [min=0.732, max=0.750, avg=0.739, sd=0.004], skew [0.018 vs 0.143], 100% {0.732, 0.750} (wid=-0.014 ws=0.015) (gid=0.765 gs=0.006)
[12/21 16:03:51    834s]     Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:51    834s]   Reducing insertion delay 2 done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/21 16:03:51    834s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:04.3 real=0:00:04.3)
[12/21 16:03:51    834s]   CCOpt::Phase::Construction done. (took cpu=0:00:08.9 real=0:00:08.9)
[12/21 16:03:51    834s]   CCOpt::Phase::Implementation...
[12/21 16:03:51    834s]   Stage::Reducing Power...
[12/21 16:03:51    834s]   Improving clock tree routing...
[12/21 16:03:51    834s]     Iteration 1...
[12/21 16:03:51    834s]     Iteration 1 done.
[12/21 16:03:51    834s]     Clock DAG stats after 'Improving clock tree routing':
[12/21 16:03:51    834s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:51    834s]       cell areas       : b=836.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9446.818um^2
[12/21 16:03:51    834s]       cell capacitance : b=0.351pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.102pF
[12/21 16:03:51    834s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:51    834s]       wire capacitance : top=0.000pF, trunk=0.139pF, leaf=2.056pF, total=2.195pF
[12/21 16:03:51    834s]       wire lengths     : top=0.000um, trunk=876.870um, leaf=11431.486um, total=12308.356um
[12/21 16:03:51    834s]       hp wire lengths  : top=0.000um, trunk=672.625um, leaf=3045.100um, total=3717.725um
[12/21 16:03:51    834s]     Clock DAG net violations after 'Improving clock tree routing':
[12/21 16:03:51    834s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:51    834s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/21 16:03:51    834s]       Trunk : target=0.234ns count=3 avg=0.223ns sd=0.139ns min=0.103ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:51    834s]       Leaf  : target=0.234ns count=16 avg=0.126ns sd=0.013ns min=0.116ns max=0.161ns {14 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:51    834s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/21 16:03:51    834s]        Bufs: CLKBUFX20: 17 
[12/21 16:03:51    834s]      Logics: PDIDGZ: 1 
[12/21 16:03:51    834s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/21 16:03:51    834s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.753], skew [0.020 vs 0.143]
[12/21 16:03:51    834s]       min path sink: DCT/acf/ACC2/Z2_reg_11_/CK
[12/21 16:03:51    834s]       max path sink: DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/CLKB
[12/21 16:03:51    834s]     Skew group summary after 'Improving clock tree routing':
[12/21 16:03:51    834s]       skew_group CLK1/func_mode: insertion delay [min=0.732, max=0.753], skew [0.020 vs 0.143]
[12/21 16:03:51    834s]       skew_group CLK1/scan_mode: insertion delay [min=0.732, max=0.753], skew [0.020 vs 0.143]
[12/21 16:03:51    834s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:51    834s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/21 16:03:51    834s]   Reducing clock tree power 1...
[12/21 16:03:51    834s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/21 16:03:52    835s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:52    835s]     100% 
[12/21 16:03:52    835s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/21 16:03:52    835s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:52    835s]       cell areas       : b=605.972um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9215.972um^2
[12/21 16:03:52    835s]       cell capacitance : b=0.268pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=4.019pF
[12/21 16:03:52    835s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:52    835s]       wire capacitance : top=0.000pF, trunk=0.138pF, leaf=2.052pF, total=2.190pF
[12/21 16:03:52    835s]       wire lengths     : top=0.000um, trunk=872.159um, leaf=11404.367um, total=12276.526um
[12/21 16:03:52    835s]       hp wire lengths  : top=0.000um, trunk=672.625um, leaf=3045.100um, total=3717.725um
[12/21 16:03:52    835s]     Clock DAG net violations after reducing clock tree power 1 iteration 1:
[12/21 16:03:52    835s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:52    835s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/21 16:03:52    835s]       Trunk : target=0.234ns count=3 avg=0.223ns sd=0.140ns min=0.100ns max=0.375ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:52    835s]       Leaf  : target=0.234ns count=16 avg=0.160ns sd=0.023ns min=0.137ns max=0.195ns {4 <= 0.140ns, 8 <= 0.187ns, 4 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:52    835s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/21 16:03:52    835s]        Bufs: CLKBUFX20: 1 CLKBUFX16: 11 CLKBUFX12: 5 
[12/21 16:03:52    835s]      Logics: PDIDGZ: 1 
[12/21 16:03:52    835s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/21 16:03:52    835s]       skew_group CLK1/func_mode: insertion delay [min=0.745, max=0.777], skew [0.032 vs 0.143]
[12/21 16:03:52    835s]       min path sink: DCT/bdeg/ACC2/accout_reg_11_/CK
[12/21 16:03:52    835s]       max path sink: DCT/IDRU8/Z_reg_2_/CK
[12/21 16:03:52    835s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/21 16:03:52    835s]       skew_group CLK1/func_mode: insertion delay [min=0.745, max=0.777], skew [0.032 vs 0.143]
[12/21 16:03:52    835s]       skew_group CLK1/scan_mode: insertion delay [min=0.745, max=0.777], skew [0.032 vs 0.143]
[12/21 16:03:52    835s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/21 16:03:53    836s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:53    836s]     100% 
[12/21 16:03:53    836s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/21 16:03:53    836s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:53    836s]       cell areas       : b=473.575um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9083.575um^2
[12/21 16:03:53    836s]       cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.974pF
[12/21 16:03:53    836s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:53    836s]       wire capacitance : top=0.000pF, trunk=0.138pF, leaf=2.054pF, total=2.192pF
[12/21 16:03:53    836s]       wire lengths     : top=0.000um, trunk=871.275um, leaf=11427.550um, total=12298.825um
[12/21 16:03:53    836s]       hp wire lengths  : top=0.000um, trunk=672.625um, leaf=3045.100um, total=3717.725um
[12/21 16:03:53    836s]     Clock DAG net violations after reducing clock tree power 1 iteration 2:
[12/21 16:03:53    836s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:53    836s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/21 16:03:53    836s]       Trunk : target=0.234ns count=3 avg=0.216ns sd=0.143ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:53    836s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:53    836s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/21 16:03:53    836s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 
[12/21 16:03:53    836s]      Logics: PDIDGZ: 1 
[12/21 16:03:53    836s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/21 16:03:53    836s]       skew_group CLK1/func_mode: insertion delay [min=0.736, max=0.763], skew [0.027 vs 0.143]
[12/21 16:03:53    836s]       min path sink: DCT/acf/ACC1/adder1/BPreS2_reg_0_/CK
[12/21 16:03:53    836s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:53    836s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/21 16:03:53    836s]       skew_group CLK1/func_mode: insertion delay [min=0.736, max=0.763], skew [0.027 vs 0.143]
[12/21 16:03:53    836s]       skew_group CLK1/scan_mode: insertion delay [min=0.736, max=0.763], skew [0.027 vs 0.143]
[12/21 16:03:53    836s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/21 16:03:53    837s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:53    837s]     100% 
[12/21 16:03:53    837s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/21 16:03:53    837s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:53    837s]       cell areas       : b=473.575um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9083.575um^2
[12/21 16:03:53    837s]       cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.974pF
[12/21 16:03:53    837s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:53    837s]       wire capacitance : top=0.000pF, trunk=0.138pF, leaf=2.054pF, total=2.192pF
[12/21 16:03:53    837s]       wire lengths     : top=0.000um, trunk=871.275um, leaf=11427.550um, total=12298.825um
[12/21 16:03:53    837s]       hp wire lengths  : top=0.000um, trunk=672.625um, leaf=3045.100um, total=3717.725um
[12/21 16:03:53    837s]     Clock DAG net violations after 'Reducing clock tree power 1':
[12/21 16:03:53    837s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:53    837s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/21 16:03:53    837s]       Trunk : target=0.234ns count=3 avg=0.216ns sd=0.143ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:53    837s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:53    837s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/21 16:03:53    837s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 
[12/21 16:03:53    837s]      Logics: PDIDGZ: 1 
[12/21 16:03:53    837s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/21 16:03:53    837s]       skew_group CLK1/func_mode: insertion delay [min=0.736, max=0.763], skew [0.027 vs 0.143]
[12/21 16:03:53    837s]       min path sink: DCT/acf/ACC1/adder1/BPreS2_reg_0_/CK
[12/21 16:03:53    837s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:53    837s]     Skew group summary after 'Reducing clock tree power 1':
[12/21 16:03:53    837s]       skew_group CLK1/func_mode: insertion delay [min=0.736, max=0.763], skew [0.027 vs 0.143]
[12/21 16:03:53    837s]       skew_group CLK1/scan_mode: insertion delay [min=0.736, max=0.763], skew [0.027 vs 0.143]
[12/21 16:03:53    837s]     Legalizer API calls during this step: 138 succeeded with high effort: 138 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:53    837s]   Reducing clock tree power 1 done. (took cpu=0:00:02.5 real=0:00:02.5)
[12/21 16:03:53    837s]   Reducing clock tree power 2...
[12/21 16:03:53    837s] Path optimization required 0 stage delay updates 
[12/21 16:03:53    837s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/21 16:03:53    837s]       cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:53    837s]       cell areas       : b=473.575um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9083.575um^2
[12/21 16:03:53    837s]       cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.974pF
[12/21 16:03:53    837s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:53    837s]       wire capacitance : top=0.000pF, trunk=0.138pF, leaf=2.054pF, total=2.192pF
[12/21 16:03:53    837s]       wire lengths     : top=0.000um, trunk=871.275um, leaf=11427.550um, total=12298.825um
[12/21 16:03:53    837s]       hp wire lengths  : top=0.000um, trunk=672.625um, leaf=3045.100um, total=3717.725um
[12/21 16:03:53    837s]     Clock DAG net violations after 'Reducing clock tree power 2':
[12/21 16:03:53    837s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:53    837s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/21 16:03:53    837s]       Trunk : target=0.234ns count=3 avg=0.216ns sd=0.143ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:53    837s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:53    837s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/21 16:03:53    837s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 
[12/21 16:03:53    837s]      Logics: PDIDGZ: 1 
[12/21 16:03:53    837s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/21 16:03:53    837s]       skew_group CLK1/func_mode: insertion delay [min=0.736, max=0.763, avg=0.755, sd=0.006], skew [0.027 vs 0.143], 100% {0.736, 0.763} (wid=-0.015 ws=0.014) (gid=0.783 gs=0.022)
[12/21 16:03:53    837s]       min path sink: DCT/acf/ACC1/adder1/BPreS2_reg_0_/CK
[12/21 16:03:53    837s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:53    837s]     Skew group summary after 'Reducing clock tree power 2':
[12/21 16:03:53    837s]       skew_group CLK1/func_mode: insertion delay [min=0.736, max=0.763, avg=0.755, sd=0.006], skew [0.027 vs 0.143], 100% {0.736, 0.763} (wid=-0.015 ws=0.014) (gid=0.783 gs=0.022)
[12/21 16:03:53    837s]       skew_group CLK1/scan_mode: insertion delay [min=0.736, max=0.763, avg=0.755, sd=0.006], skew [0.027 vs 0.143], 100% {0.736, 0.763} (wid=-0.015 ws=0.014) (gid=0.783 gs=0.022)
[12/21 16:03:53    837s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:53    837s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:53    837s]   Stage::Reducing Power done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/21 16:03:53    837s]   Stage::Balancing...
[12/21 16:03:53    837s]   Approximately balancing fragments step...
[12/21 16:03:53    837s]     Resolve constraints - Approximately balancing fragments...
[12/21 16:03:53    837s]     Resolving skew group constraints...
[12/21 16:03:53    837s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[12/21 16:03:53    837s]     Resolving skew group constraints done.
[12/21 16:03:53    837s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/21 16:03:53    837s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/21 16:03:53    837s]     Trial balancer estimated the amount of delay to be added in balancing: 1.191ns
[12/21 16:03:53    837s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:53    837s]     Approximately balancing fragments...
[12/21 16:03:53    837s]       Moving gates to improve sub-tree skew...
[12/21 16:03:54    837s]         Tried: 20 Succeeded: 0
[12/21 16:03:54    837s]         Topology Tried: 0 Succeeded: 0
[12/21 16:03:54    837s]         0 Succeeded with SS ratio
[12/21 16:03:54    837s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/21 16:03:54    837s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/21 16:03:54    837s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/21 16:03:54    837s]           cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:54    837s]           cell areas       : b=473.575um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9083.575um^2
[12/21 16:03:54    837s]           cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.974pF
[12/21 16:03:54    837s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:54    837s]           wire capacitance : top=0.000pF, trunk=0.138pF, leaf=2.054pF, total=2.192pF
[12/21 16:03:54    837s]           wire lengths     : top=0.000um, trunk=871.275um, leaf=11427.550um, total=12298.825um
[12/21 16:03:54    837s]           hp wire lengths  : top=0.000um, trunk=672.625um, leaf=3045.100um, total=3717.725um
[12/21 16:03:54    837s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[12/21 16:03:54    837s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:54    837s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/21 16:03:54    837s]           Trunk : target=0.234ns count=3 avg=0.216ns sd=0.143ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:54    837s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:54    837s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/21 16:03:54    837s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 
[12/21 16:03:54    837s]          Logics: PDIDGZ: 1 
[12/21 16:03:54    837s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:54    837s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:54    837s]       Approximately balancing fragments bottom up...
[12/21 16:03:54    837s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/21 16:03:54    837s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/21 16:03:54    837s]           cell counts      : b=17, i=0, icg=0, nicg=0, l=1, total=18
[12/21 16:03:54    837s]           cell areas       : b=473.575um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9083.575um^2
[12/21 16:03:54    837s]           cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.974pF
[12/21 16:03:54    837s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:54    837s]           wire capacitance : top=0.000pF, trunk=0.138pF, leaf=2.054pF, total=2.192pF
[12/21 16:03:54    837s]           wire lengths     : top=0.000um, trunk=871.275um, leaf=11427.550um, total=12298.825um
[12/21 16:03:54    837s]           hp wire lengths  : top=0.000um, trunk=672.625um, leaf=3045.100um, total=3717.725um
[12/21 16:03:54    837s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[12/21 16:03:54    837s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:54    837s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/21 16:03:54    837s]           Trunk : target=0.234ns count=3 avg=0.216ns sd=0.143ns min=0.100ns max=0.375ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:54    837s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:54    837s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/21 16:03:54    837s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 
[12/21 16:03:54    837s]          Logics: PDIDGZ: 1 
[12/21 16:03:54    837s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:54    837s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:54    837s]       Approximately balancing fragments, wire and cell delays...
[12/21 16:03:54    837s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/21 16:03:55    838s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/21 16:03:55    838s]           cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:55    838s]           cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:55    838s]           cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:55    838s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:55    838s]           wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.054pF, total=2.301pF
[12/21 16:03:55    838s]           wire lengths     : top=0.000um, trunk=1552.041um, leaf=11427.550um, total=12979.591um
[12/21 16:03:55    838s]           hp wire lengths  : top=0.000um, trunk=1298.145um, leaf=3045.100um, total=4343.245um
[12/21 16:03:55    838s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/21 16:03:55    838s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:55    838s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/21 16:03:55    838s]           Trunk : target=0.234ns count=8 avg=0.199ns sd=0.084ns min=0.097ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:55    838s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:55    838s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/21 16:03:55    838s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:55    838s]          Logics: PDIDGZ: 1 
[12/21 16:03:55    838s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/21 16:03:55    838s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/21 16:03:55    838s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/21 16:03:55    838s]           cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:55    838s]           cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:55    838s]           cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:55    838s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:55    838s]           wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.054pF, total=2.301pF
[12/21 16:03:55    838s]           wire lengths     : top=0.000um, trunk=1552.041um, leaf=11427.550um, total=12979.591um
[12/21 16:03:55    838s]           hp wire lengths  : top=0.000um, trunk=1298.145um, leaf=3045.100um, total=4343.245um
[12/21 16:03:55    838s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/21 16:03:55    838s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:55    838s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/21 16:03:55    838s]           Trunk : target=0.234ns count=8 avg=0.199ns sd=0.084ns min=0.097ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:55    838s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:55    838s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/21 16:03:55    838s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:55    838s]          Logics: PDIDGZ: 1 
[12/21 16:03:55    838s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/21 16:03:55    838s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/21 16:03:55    838s]     Approximately balancing fragments done.
[12/21 16:03:55    838s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/21 16:03:55    838s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:55    838s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:55    838s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:55    838s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:55    838s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.054pF, total=2.301pF
[12/21 16:03:55    838s]       wire lengths     : top=0.000um, trunk=1552.041um, leaf=11427.550um, total=12979.591um
[12/21 16:03:55    838s]       hp wire lengths  : top=0.000um, trunk=1298.145um, leaf=3045.100um, total=4343.245um
[12/21 16:03:55    838s]     Clock DAG net violations after 'Approximately balancing fragments step':
[12/21 16:03:55    838s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:55    838s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/21 16:03:55    838s]       Trunk : target=0.234ns count=8 avg=0.199ns sd=0.084ns min=0.097ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:55    838s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:55    838s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/21 16:03:55    838s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:55    838s]      Logics: PDIDGZ: 1 
[12/21 16:03:55    838s]     Legalizer API calls during this step: 201 succeeded with high effort: 201 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:55    838s]   Approximately balancing fragments step done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/21 16:03:55    838s]   Clock DAG stats after Approximately balancing fragments:
[12/21 16:03:55    838s]     cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:55    838s]     cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:55    838s]     cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:55    838s]     sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:55    838s]     wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.054pF, total=2.301pF
[12/21 16:03:55    838s]     wire lengths     : top=0.000um, trunk=1552.041um, leaf=11427.550um, total=12979.591um
[12/21 16:03:55    838s]     hp wire lengths  : top=0.000um, trunk=1298.145um, leaf=3045.100um, total=4343.245um
[12/21 16:03:55    838s]   Clock DAG net violations after Approximately balancing fragments:
[12/21 16:03:55    838s]     Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:55    838s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/21 16:03:55    838s]     Trunk : target=0.234ns count=8 avg=0.199ns sd=0.084ns min=0.097ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:55    838s]     Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:55    838s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/21 16:03:55    838s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:55    838s]    Logics: PDIDGZ: 1 
[12/21 16:03:55    838s]   Primary reporting skew groups after Approximately balancing fragments:
[12/21 16:03:55    838s]     skew_group CLK1/func_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    838s]       min path sink: DCT/acf/ACC1/adder1/BPreS2_reg_0_/CK
[12/21 16:03:55    838s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:55    838s]   Skew group summary after Approximately balancing fragments:
[12/21 16:03:55    838s]     skew_group CLK1/func_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    838s]     skew_group CLK1/scan_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    838s]   Improving fragments clock skew...
[12/21 16:03:55    838s]     Clock DAG stats after 'Improving fragments clock skew':
[12/21 16:03:55    838s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:55    838s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:55    838s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:55    838s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:55    838s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.054pF, total=2.301pF
[12/21 16:03:55    838s]       wire lengths     : top=0.000um, trunk=1552.041um, leaf=11427.550um, total=12979.591um
[12/21 16:03:55    838s]       hp wire lengths  : top=0.000um, trunk=1298.145um, leaf=3045.100um, total=4343.245um
[12/21 16:03:55    838s]     Clock DAG net violations after 'Improving fragments clock skew':
[12/21 16:03:55    838s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:55    838s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/21 16:03:55    838s]       Trunk : target=0.234ns count=8 avg=0.199ns sd=0.084ns min=0.097ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:55    838s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:55    838s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/21 16:03:55    838s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:55    838s]      Logics: PDIDGZ: 1 
[12/21 16:03:55    838s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/21 16:03:55    838s]       skew_group CLK1/func_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    839s]       min path sink: DCT/acf/ACC1/adder1/BPreS2_reg_0_/CK
[12/21 16:03:55    839s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:55    839s]     Skew group summary after 'Improving fragments clock skew':
[12/21 16:03:55    839s]       skew_group CLK1/func_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    839s]       skew_group CLK1/scan_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    839s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:55    839s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:55    839s]   Approximately balancing step...
[12/21 16:03:55    839s]     Resolve constraints - Approximately balancing...
[12/21 16:03:55    839s]     Resolving skew group constraints...
[12/21 16:03:55    839s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[12/21 16:03:55    839s]     Resolving skew group constraints done.
[12/21 16:03:55    839s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:55    839s]     Approximately balancing...
[12/21 16:03:55    839s]       Approximately balancing, wire and cell delays...
[12/21 16:03:55    839s]       Approximately balancing, wire and cell delays, iteration 1...
[12/21 16:03:55    839s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/21 16:03:55    839s]           cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:55    839s]           cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:55    839s]           cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:55    839s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:55    839s]           wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.054pF, total=2.301pF
[12/21 16:03:55    839s]           wire lengths     : top=0.000um, trunk=1552.041um, leaf=11427.550um, total=12979.591um
[12/21 16:03:55    839s]           hp wire lengths  : top=0.000um, trunk=1298.145um, leaf=3045.100um, total=4343.245um
[12/21 16:03:55    839s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[12/21 16:03:55    839s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:55    839s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/21 16:03:55    839s]           Trunk : target=0.234ns count=8 avg=0.199ns sd=0.084ns min=0.097ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:55    839s]           Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:55    839s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/21 16:03:55    839s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:55    839s]          Logics: PDIDGZ: 1 
[12/21 16:03:55    839s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/21 16:03:55    839s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:55    839s]     Approximately balancing done.
[12/21 16:03:55    839s]     Clock DAG stats after 'Approximately balancing step':
[12/21 16:03:55    839s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:55    839s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:55    839s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:55    839s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:55    839s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.054pF, total=2.301pF
[12/21 16:03:55    839s]       wire lengths     : top=0.000um, trunk=1552.041um, leaf=11427.550um, total=12979.591um
[12/21 16:03:55    839s]       hp wire lengths  : top=0.000um, trunk=1298.145um, leaf=3045.100um, total=4343.245um
[12/21 16:03:55    839s]     Clock DAG net violations after 'Approximately balancing step':
[12/21 16:03:55    839s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:55    839s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/21 16:03:55    839s]       Trunk : target=0.234ns count=8 avg=0.199ns sd=0.084ns min=0.097ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:55    839s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:55    839s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/21 16:03:55    839s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:55    839s]      Logics: PDIDGZ: 1 
[12/21 16:03:55    839s]     Primary reporting skew groups after 'Approximately balancing step':
[12/21 16:03:55    839s]       skew_group CLK1/func_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    839s]       min path sink: DCT/acf/ACC1/adder1/BPreS2_reg_0_/CK
[12/21 16:03:55    839s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:55    839s]     Skew group summary after 'Approximately balancing step':
[12/21 16:03:55    839s]       skew_group CLK1/func_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    839s]       skew_group CLK1/scan_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    839s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:55    839s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/21 16:03:55    839s]   Fixing clock tree overload...
[12/21 16:03:55    839s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/21 16:03:55    839s]     Clock DAG stats after 'Fixing clock tree overload':
[12/21 16:03:55    839s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:55    839s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:55    839s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:55    839s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:55    839s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.054pF, total=2.301pF
[12/21 16:03:55    839s]       wire lengths     : top=0.000um, trunk=1552.041um, leaf=11427.550um, total=12979.591um
[12/21 16:03:55    839s]       hp wire lengths  : top=0.000um, trunk=1298.145um, leaf=3045.100um, total=4343.245um
[12/21 16:03:55    839s]     Clock DAG net violations after 'Fixing clock tree overload':
[12/21 16:03:55    839s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:55    839s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/21 16:03:55    839s]       Trunk : target=0.234ns count=8 avg=0.199ns sd=0.084ns min=0.097ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:55    839s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:55    839s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/21 16:03:55    839s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:55    839s]      Logics: PDIDGZ: 1 
[12/21 16:03:55    839s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/21 16:03:55    839s]       skew_group CLK1/func_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    839s]       min path sink: DCT/acf/ACC1/adder1/BPreS2_reg_0_/CK
[12/21 16:03:55    839s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:55    839s]     Skew group summary after 'Fixing clock tree overload':
[12/21 16:03:55    839s]       skew_group CLK1/func_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    839s]       skew_group CLK1/scan_mode: insertion delay [min=1.889, max=1.916], skew [0.026 vs 0.143]
[12/21 16:03:55    839s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:55    839s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:55    839s]   Approximately balancing paths...
[12/21 16:03:55    839s]     Added 0 buffers.
[12/21 16:03:55    839s]     Clock DAG stats after 'Approximately balancing paths':
[12/21 16:03:55    839s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:55    839s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:55    839s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:55    839s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:55    839s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.054pF, total=2.301pF
[12/21 16:03:55    839s]       wire lengths     : top=0.000um, trunk=1552.041um, leaf=11427.550um, total=12979.591um
[12/21 16:03:55    839s]       hp wire lengths  : top=0.000um, trunk=1298.145um, leaf=3045.100um, total=4343.245um
[12/21 16:03:55    839s]     Clock DAG net violations after 'Approximately balancing paths':
[12/21 16:03:55    839s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:55    839s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/21 16:03:55    839s]       Trunk : target=0.234ns count=8 avg=0.199ns sd=0.084ns min=0.097ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:55    839s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:55    839s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/21 16:03:55    839s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:55    839s]      Logics: PDIDGZ: 1 
[12/21 16:03:55    839s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/21 16:03:55    839s]       skew_group CLK1/func_mode: insertion delay [min=1.889, max=1.916, avg=1.907, sd=0.006], skew [0.026 vs 0.143], 100% {1.889, 1.916} (wid=-0.009 ws=0.013) (gid=1.930 gs=0.022)
[12/21 16:03:55    839s]       min path sink: DCT/acf/ACC1/adder1/BPreS2_reg_0_/CK
[12/21 16:03:55    839s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:55    839s]     Skew group summary after 'Approximately balancing paths':
[12/21 16:03:55    839s]       skew_group CLK1/func_mode: insertion delay [min=1.889, max=1.916, avg=1.907, sd=0.006], skew [0.026 vs 0.143], 100% {1.889, 1.916} (wid=-0.009 ws=0.013) (gid=1.930 gs=0.022)
[12/21 16:03:55    839s]       skew_group CLK1/scan_mode: insertion delay [min=1.889, max=1.916, avg=1.907, sd=0.006], skew [0.026 vs 0.143], 100% {1.889, 1.916} (wid=-0.009 ws=0.013) (gid=1.930 gs=0.022)
[12/21 16:03:55    839s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:55    839s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:55    839s]   Stage::Balancing done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/21 16:03:55    839s]   Stage::Polishing...
[12/21 16:03:55    839s]   Merging balancing drivers for power...
[12/21 16:03:55    839s]     Tried: 25 Succeeded: 0
[12/21 16:03:55    839s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 16:03:55    839s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 16:03:55    839s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 16:03:55    839s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:56    839s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/21 16:03:56    839s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:56    839s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:56    839s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:56    839s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:56    839s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.054pF, total=2.301pF
[12/21 16:03:56    839s]       wire lengths     : top=0.000um, trunk=1552.041um, leaf=11427.550um, total=12979.591um
[12/21 16:03:56    839s]       hp wire lengths  : top=0.000um, trunk=1298.145um, leaf=3045.100um, total=4343.245um
[12/21 16:03:56    839s]     Clock DAG net violations after 'Merging balancing drivers for power':
[12/21 16:03:56    839s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:56    839s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/21 16:03:56    839s]       Trunk : target=0.234ns count=8 avg=0.199ns sd=0.084ns min=0.097ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:56    839s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:56    839s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/21 16:03:56    839s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:56    839s]      Logics: PDIDGZ: 1 
[12/21 16:03:56    839s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/21 16:03:56    839s]       skew_group CLK1/func_mode: insertion delay [min=1.888, max=1.914], skew [0.026 vs 0.143]
[12/21 16:03:56    839s]       min path sink: DCT/acf/toACC1_reg_11_/CK
[12/21 16:03:56    839s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:56    839s]     Skew group summary after 'Merging balancing drivers for power':
[12/21 16:03:56    839s]       skew_group CLK1/func_mode: insertion delay [min=1.888, max=1.914], skew [0.026 vs 0.143]
[12/21 16:03:56    839s]       skew_group CLK1/scan_mode: insertion delay [min=1.888, max=1.914], skew [0.026 vs 0.143]
[12/21 16:03:56    839s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:56    839s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:56    839s]   Improving clock skew...
[12/21 16:03:56    839s]     Clock DAG stats after 'Improving clock skew':
[12/21 16:03:56    839s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:56    839s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:56    839s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:56    839s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:56    839s]       wire capacitance : top=0.000pF, trunk=0.247pF, leaf=2.054pF, total=2.301pF
[12/21 16:03:56    839s]       wire lengths     : top=0.000um, trunk=1552.041um, leaf=11427.550um, total=12979.591um
[12/21 16:03:56    839s]       hp wire lengths  : top=0.000um, trunk=1298.145um, leaf=3045.100um, total=4343.245um
[12/21 16:03:56    839s]     Clock DAG net violations after 'Improving clock skew':
[12/21 16:03:56    839s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:56    839s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/21 16:03:56    839s]       Trunk : target=0.234ns count=8 avg=0.199ns sd=0.084ns min=0.097ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:56    839s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:56    839s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/21 16:03:56    839s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:56    839s]      Logics: PDIDGZ: 1 
[12/21 16:03:56    839s]     Primary reporting skew groups after 'Improving clock skew':
[12/21 16:03:56    839s]       skew_group CLK1/func_mode: insertion delay [min=1.888, max=1.914, avg=1.906, sd=0.006], skew [0.026 vs 0.143], 100% {1.888, 1.914} (wid=-0.010 ws=0.013) (gid=1.929 gs=0.022)
[12/21 16:03:56    839s]       min path sink: DCT/acf/toACC1_reg_11_/CK
[12/21 16:03:56    839s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:56    839s]     Skew group summary after 'Improving clock skew':
[12/21 16:03:56    839s]       skew_group CLK1/func_mode: insertion delay [min=1.888, max=1.914, avg=1.906, sd=0.006], skew [0.026 vs 0.143], 100% {1.888, 1.914} (wid=-0.010 ws=0.013) (gid=1.929 gs=0.022)
[12/21 16:03:56    839s]       skew_group CLK1/scan_mode: insertion delay [min=1.888, max=1.914, avg=1.906, sd=0.006], skew [0.026 vs 0.143], 100% {1.888, 1.914} (wid=-0.010 ws=0.013) (gid=1.929 gs=0.022)
[12/21 16:03:56    839s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:56    839s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:56    839s]   Moving gates to reduce wire capacitance...
[12/21 16:03:56    839s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/21 16:03:56    839s]     Iteration 1...
[12/21 16:03:56    839s]       Artificially removing short and long paths...
[12/21 16:03:56    839s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:56    839s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:03:56    839s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/21 16:03:56    840s]         Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:56    840s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/21 16:03:56    840s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/21 16:03:56    840s]         Moving gates: ...20% ...40% ...60% ...80% ...100% 
[12/21 16:03:58    841s]         Legalizer API calls during this step: 264 succeeded with high effort: 264 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:58    841s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/21 16:03:58    841s]     Iteration 1 done.
[12/21 16:03:58    841s]     Iteration 2...
[12/21 16:03:58    841s]       Artificially removing short and long paths...
[12/21 16:03:58    841s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:58    841s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:58    841s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/21 16:03:58    842s]         Legalizer API calls during this step: 59 succeeded with high effort: 59 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:58    842s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/21 16:03:58    842s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/21 16:03:58    842s]         Moving gates: ...20% ...40% ...60% ...80% ...100% 
[12/21 16:03:59    842s]         Legalizer API calls during this step: 264 succeeded with high effort: 264 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:59    842s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/21 16:03:59    842s]     Iteration 2 done.
[12/21 16:03:59    842s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/21 16:03:59    842s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/21 16:03:59    842s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:59    842s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:59    842s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:59    842s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:59    842s]       wire capacitance : top=0.000pF, trunk=0.248pF, leaf=2.038pF, total=2.286pF
[12/21 16:03:59    842s]       wire lengths     : top=0.000um, trunk=1558.695um, leaf=11320.363um, total=12879.057um
[12/21 16:03:59    842s]       hp wire lengths  : top=0.000um, trunk=1296.305um, leaf=3051.855um, total=4348.160um
[12/21 16:03:59    842s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[12/21 16:03:59    842s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:59    842s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/21 16:03:59    842s]       Trunk : target=0.234ns count=8 avg=0.201ns sd=0.085ns min=0.097ns max=0.375ns {2 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:59    842s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:59    842s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/21 16:03:59    842s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:59    842s]      Logics: PDIDGZ: 1 
[12/21 16:03:59    842s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/21 16:03:59    842s]       skew_group CLK1/func_mode: insertion delay [min=1.903, max=1.930, avg=1.921, sd=0.006], skew [0.027 vs 0.143], 100% {1.903, 1.930} (wid=-0.008 ws=0.014) (gid=1.942 gs=0.022)
[12/21 16:03:59    843s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 16:03:59    843s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:59    843s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/21 16:03:59    843s]       skew_group CLK1/func_mode: insertion delay [min=1.903, max=1.930, avg=1.921, sd=0.006], skew [0.027 vs 0.143], 100% {1.903, 1.930} (wid=-0.008 ws=0.014) (gid=1.942 gs=0.022)
[12/21 16:03:59    843s]       skew_group CLK1/scan_mode: insertion delay [min=1.903, max=1.930, avg=1.921, sd=0.006], skew [0.027 vs 0.143], 100% {1.903, 1.930} (wid=-0.008 ws=0.014) (gid=1.942 gs=0.022)
[12/21 16:03:59    843s]     Legalizer API calls during this step: 665 succeeded with high effort: 665 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:59    843s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:03.5 real=0:00:03.5)
[12/21 16:03:59    843s]   Reducing clock tree power 3...
[12/21 16:03:59    843s]     Artificially removing short and long paths...
[12/21 16:03:59    843s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:59    843s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:59    843s]     Initial gate capacitance is (rise=5.983pF fall=5.983pF).
[12/21 16:03:59    843s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/21 16:03:59    843s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:03:59    843s]     100% 
[12/21 16:03:59    843s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/21 16:03:59    843s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:03:59    843s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:03:59    843s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:03:59    843s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:03:59    843s]       wire capacitance : top=0.000pF, trunk=0.248pF, leaf=2.038pF, total=2.286pF
[12/21 16:03:59    843s]       wire lengths     : top=0.000um, trunk=1558.695um, leaf=11320.363um, total=12879.057um
[12/21 16:03:59    843s]       hp wire lengths  : top=0.000um, trunk=1296.305um, leaf=3051.855um, total=4348.160um
[12/21 16:03:59    843s]     Clock DAG net violations after 'Reducing clock tree power 3':
[12/21 16:03:59    843s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:03:59    843s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/21 16:03:59    843s]       Trunk : target=0.234ns count=8 avg=0.201ns sd=0.085ns min=0.097ns max=0.375ns {2 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 3 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:03:59    843s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:03:59    843s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/21 16:03:59    843s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:03:59    843s]      Logics: PDIDGZ: 1 
[12/21 16:03:59    843s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/21 16:03:59    843s]       skew_group CLK1/func_mode: insertion delay [min=1.903, max=1.930, avg=1.921, sd=0.006], skew [0.027 vs 0.143], 100% {1.903, 1.930} (wid=-0.008 ws=0.014) (gid=1.942 gs=0.022)
[12/21 16:03:59    843s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 16:03:59    843s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:03:59    843s]     Skew group summary after 'Reducing clock tree power 3':
[12/21 16:03:59    843s]       skew_group CLK1/func_mode: insertion delay [min=1.903, max=1.930, avg=1.921, sd=0.006], skew [0.027 vs 0.143], 100% {1.903, 1.930} (wid=-0.008 ws=0.014) (gid=1.942 gs=0.022)
[12/21 16:03:59    843s]       skew_group CLK1/scan_mode: insertion delay [min=1.903, max=1.930, avg=1.921, sd=0.006], skew [0.027 vs 0.143], 100% {1.903, 1.930} (wid=-0.008 ws=0.014) (gid=1.942 gs=0.022)
[12/21 16:03:59    843s]     Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:03:59    843s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/21 16:03:59    843s]   Improving insertion delay...
[12/21 16:04:02    845s]     Clock DAG stats after 'Improving insertion delay':
[12/21 16:04:02    845s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:02    845s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:02    845s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:02    845s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:02    845s]       wire capacitance : top=0.000pF, trunk=0.254pF, leaf=2.038pF, total=2.292pF
[12/21 16:04:02    845s]       wire lengths     : top=0.000um, trunk=1596.455um, leaf=11320.363um, total=12916.817um
[12/21 16:04:02    845s]       hp wire lengths  : top=0.000um, trunk=1334.065um, leaf=3051.855um, total=4385.920um
[12/21 16:04:02    845s]     Clock DAG net violations after 'Improving insertion delay':
[12/21 16:04:02    845s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:02    845s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/21 16:04:02    845s]       Trunk : target=0.234ns count=8 avg=0.206ns sd=0.091ns min=0.085ns max=0.375ns {2 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 1 <= 0.222ns, 3 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:02    845s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:02    845s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/21 16:04:02    845s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:02    845s]      Logics: PDIDGZ: 1 
[12/21 16:04:02    845s]     Primary reporting skew groups after 'Improving insertion delay':
[12/21 16:04:02    845s]       skew_group CLK1/func_mode: insertion delay [min=1.927, max=1.954, avg=1.945, sd=0.006], skew [0.027 vs 0.143], 100% {1.927, 1.954} (wid=-0.009 ws=0.014) (gid=1.967 gs=0.022)
[12/21 16:04:02    845s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 16:04:02    845s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:04:02    845s]     Skew group summary after 'Improving insertion delay':
[12/21 16:04:02    845s]       skew_group CLK1/func_mode: insertion delay [min=1.927, max=1.954, avg=1.945, sd=0.006], skew [0.027 vs 0.143], 100% {1.927, 1.954} (wid=-0.009 ws=0.014) (gid=1.967 gs=0.022)
[12/21 16:04:02    845s]       skew_group CLK1/scan_mode: insertion delay [min=1.927, max=1.954, avg=1.945, sd=0.006], skew [0.027 vs 0.143], 100% {1.927, 1.954} (wid=-0.009 ws=0.014) (gid=1.967 gs=0.022)
[12/21 16:04:02    845s]     Legalizer API calls during this step: 322 succeeded with high effort: 322 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:02    845s]   Improving insertion delay done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/21 16:04:02    845s]   Wire Opt OverFix...
[12/21 16:04:02    845s]     Wire Reduction extra effort...
[12/21 16:04:02    845s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/21 16:04:02    845s]       Artificially removing short and long paths...
[12/21 16:04:02    845s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:02    845s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:04:02    845s]       Global shorten wires A0...
[12/21 16:04:02    845s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:02    845s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:04:02    845s]       Move For Wirelength - core...
[12/21 16:04:02    846s]         Move for wirelength. considered=24, filtered=24, permitted=22, cannotCompute=0, computed=22, moveTooSmall=17, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=13, ignoredLeafDriver=0, worse=77, accepted=1
[12/21 16:04:02    846s]         Max accepted move=13.820um, total accepted move=13.820um, average move=13.820um
[12/21 16:04:03    846s]         Move for wirelength. considered=24, filtered=24, permitted=22, cannotCompute=0, computed=22, moveTooSmall=16, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=76, accepted=0
[12/21 16:04:03    846s]         Max accepted move=0.000um, total accepted move=0.000um
[12/21 16:04:03    846s]         Legalizer API calls during this step: 194 succeeded with high effort: 194 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:03    846s]       Move For Wirelength - core done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/21 16:04:03    846s]       Global shorten wires A1...
[12/21 16:04:03    846s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:03    846s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:03    846s]       Move For Wirelength - core...
[12/21 16:04:03    846s]         Move for wirelength. considered=24, filtered=24, permitted=22, cannotCompute=17, computed=5, moveTooSmall=31, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=8, accepted=0
[12/21 16:04:03    846s]         Max accepted move=0.000um, total accepted move=0.000um
[12/21 16:04:03    846s]         Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:03    846s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:03    846s]       Global shorten wires B...
[12/21 16:04:03    847s]         Legalizer API calls during this step: 71 succeeded with high effort: 71 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:03    847s]       Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/21 16:04:03    847s]       Move For Wirelength - branch...
[12/21 16:04:03    847s]         Move for wirelength. considered=24, filtered=24, permitted=22, cannotCompute=0, computed=22, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=30, accepted=0
[12/21 16:04:03    847s]         Max accepted move=0.000um, total accepted move=0.000um
[12/21 16:04:03    847s]         Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:03    847s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:03    847s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/21 16:04:03    847s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/21 16:04:03    847s]         cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:03    847s]         cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:03    847s]         cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:03    847s]         sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:03    847s]         wire capacitance : top=0.000pF, trunk=0.253pF, leaf=2.038pF, total=2.291pF
[12/21 16:04:03    847s]         wire lengths     : top=0.000um, trunk=1589.075um, leaf=11319.048um, total=12908.123um
[12/21 16:04:03    847s]         hp wire lengths  : top=0.000um, trunk=1334.065um, leaf=3057.800um, total=4391.865um
[12/21 16:04:03    847s]       Clock DAG net violations after 'Wire Reduction extra effort':
[12/21 16:04:03    847s]         Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:03    847s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/21 16:04:03    847s]         Trunk : target=0.234ns count=8 avg=0.206ns sd=0.091ns min=0.085ns max=0.375ns {2 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 1 <= 0.222ns, 3 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:03    847s]         Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:03    847s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/21 16:04:03    847s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:03    847s]        Logics: PDIDGZ: 1 
[12/21 16:04:03    847s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/21 16:04:03    847s]         skew_group CLK1/func_mode: insertion delay [min=1.927, max=1.954, avg=1.945, sd=0.006], skew [0.027 vs 0.143], 100% {1.927, 1.954} (wid=-0.009 ws=0.014) (gid=1.967 gs=0.022)
[12/21 16:04:03    847s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 16:04:03    847s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:04:03    847s]       Skew group summary after 'Wire Reduction extra effort':
[12/21 16:04:03    847s]         skew_group CLK1/func_mode: insertion delay [min=1.927, max=1.954, avg=1.945, sd=0.006], skew [0.027 vs 0.143], 100% {1.927, 1.954} (wid=-0.009 ws=0.014) (gid=1.967 gs=0.022)
[12/21 16:04:04    847s]         skew_group CLK1/scan_mode: insertion delay [min=1.927, max=1.954, avg=1.945, sd=0.006], skew [0.027 vs 0.143], 100% {1.927, 1.954} (wid=-0.009 ws=0.014) (gid=1.967 gs=0.022)
[12/21 16:04:04    847s]       Legalizer API calls during this step: 316 succeeded with high effort: 316 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:04    847s]     Wire Reduction extra effort done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/21 16:04:04    847s]     Optimizing orientation...
[12/21 16:04:04    847s]     FlipOpt...
[12/21 16:04:04    847s]     Disconnecting clock tree from netlist...
[12/21 16:04:04    847s]     Disconnecting clock tree from netlist done.
[12/21 16:04:04    847s]     Performing Single Threaded FlipOpt
[12/21 16:04:04    847s]     Optimizing orientation on clock cells...
[12/21 16:04:04    847s]       Orientation Wirelength Optimization: Attempted = 25 , Succeeded = 2 , Constraints Broken = 20 , CannotMove = 3 , Illegal = 0 , Other = 0
[12/21 16:04:04    847s]     Optimizing orientation on clock cells done.
[12/21 16:04:04    847s]     Resynthesising clock tree into netlist...
[12/21 16:04:04    847s]       Reset timing graph...
[12/21 16:04:04    847s] Ignoring AAE DB Resetting ...
[12/21 16:04:04    847s]       Reset timing graph done.
[12/21 16:04:04    847s]     Resynthesising clock tree into netlist done.
[12/21 16:04:04    847s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:04    847s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:04    847s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 16:04:04    847s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 16:04:04    847s] End AAE Lib Interpolated Model. (MEM=1751.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:04:04    847s]     Clock DAG stats after 'Wire Opt OverFix':
[12/21 16:04:04    847s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:04    847s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:04    847s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:04    847s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:04    847s]       wire capacitance : top=0.000pF, trunk=0.251pF, leaf=2.038pF, total=2.290pF
[12/21 16:04:04    847s]       wire lengths     : top=0.000um, trunk=1582.110um, leaf=11319.463um, total=12901.573um
[12/21 16:04:04    847s]       hp wire lengths  : top=0.000um, trunk=1334.065um, leaf=3057.800um, total=4391.865um
[12/21 16:04:04    847s]     Clock DAG net violations after 'Wire Opt OverFix':
[12/21 16:04:04    847s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:04    847s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/21 16:04:04    847s]       Trunk : target=0.234ns count=8 avg=0.205ns sd=0.091ns min=0.085ns max=0.375ns {2 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 1 <= 0.222ns, 3 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:04    847s]       Leaf  : target=0.234ns count=16 avg=0.188ns sd=0.004ns min=0.182ns max=0.195ns {0 <= 0.140ns, 6 <= 0.187ns, 10 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:04    847s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/21 16:04:04    847s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:04    847s]      Logics: PDIDGZ: 1 
[12/21 16:04:04    847s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/21 16:04:04    847s]       skew_group CLK1/func_mode: insertion delay [min=1.925, max=1.952, avg=1.943, sd=0.006], skew [0.027 vs 0.143], 100% {1.925, 1.952} (wid=-0.009 ws=0.014) (gid=1.965 gs=0.021)
[12/21 16:04:04    847s]       min path sink: DCT/acf/toACC1_reg_11_/CK
[12/21 16:04:04    847s]       max path sink: DCT/bdeg/mult_d/mult_98/CLK1_r_REG1_S2/CK
[12/21 16:04:04    847s]     Skew group summary after 'Wire Opt OverFix':
[12/21 16:04:04    847s]       skew_group CLK1/func_mode: insertion delay [min=1.925, max=1.952, avg=1.943, sd=0.006], skew [0.027 vs 0.143], 100% {1.925, 1.952} (wid=-0.009 ws=0.014) (gid=1.965 gs=0.021)
[12/21 16:04:04    847s]       skew_group CLK1/scan_mode: insertion delay [min=1.925, max=1.952, avg=1.943, sd=0.006], skew [0.027 vs 0.143], 100% {1.925, 1.952} (wid=-0.009 ws=0.014) (gid=1.965 gs=0.021)
[12/21 16:04:04    847s]     Legalizer API calls during this step: 316 succeeded with high effort: 316 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:04    847s]   Wire Opt OverFix done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/21 16:04:04    847s]   Total capacitance is (rise=8.273pF fall=8.273pF), of which (rise=2.290pF fall=2.290pF) is wire, and (rise=5.983pF fall=5.983pF) is gate.
[12/21 16:04:04    847s]   Stage::Polishing done. (took cpu=0:00:08.4 real=0:00:08.4)
[12/21 16:04:04    847s]   Stage::Updating netlist...
[12/21 16:04:04    847s]   Reset timing graph...
[12/21 16:04:04    847s] Ignoring AAE DB Resetting ...
[12/21 16:04:04    847s]   Reset timing graph done.
[12/21 16:04:04    847s]   Setting non-default rules before calling refine place.
[12/21 16:04:04    847s]   Leaving CCOpt scope - ClockRefiner...
[12/21 16:04:04    847s] Assigned high priority to 22 instances.
[12/21 16:04:04    847s]   Performing Clock Only Refine Place.
[12/21 16:04:04    847s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/21 16:04:04    847s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1751.4M
[12/21 16:04:04    847s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1751.4M
[12/21 16:04:04    847s] #spOpts: N=130 mergeVia=F 
[12/21 16:04:04    847s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1751.4M
[12/21 16:04:04    847s] Info: 22 insts are soft-fixed.
[12/21 16:04:04    847s] OPERPROF:       Starting CMU at level 4, MEM:1751.4M
[12/21 16:04:04    847s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1751.4M
[12/21 16:04:04    847s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.029, MEM:1751.4M
[12/21 16:04:04    847s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1751.4MB).
[12/21 16:04:04    847s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.044, MEM:1751.4M
[12/21 16:04:04    847s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.044, MEM:1751.4M
[12/21 16:04:04    847s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.15
[12/21 16:04:04    847s] OPERPROF: Starting RefinePlace at level 1, MEM:1751.4M
[12/21 16:04:04    847s] *** Starting refinePlace (0:14:08 mem=1751.4M) ***
[12/21 16:04:04    847s] Total net bbox length = 1.775e+05 (8.363e+04 9.389e+04) (ext = 5.205e+03)
[12/21 16:04:04    847s] Info: 22 insts are soft-fixed.
[12/21 16:04:04    847s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 16:04:04    847s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 16:04:04    847s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1751.4M
[12/21 16:04:04    847s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1751.4M
[12/21 16:04:04    847s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1751.4M
[12/21 16:04:04    847s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1751.4M
[12/21 16:04:04    847s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1751.4M
[12/21 16:04:04    847s] Starting refinePlace ...
[12/21 16:04:04    847s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 16:04:04    847s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1751.4MB
[12/21 16:04:04    847s] Statistics of distance of Instance movement in refine placement:
[12/21 16:04:04    847s]   maximum (X+Y) =         0.00 um
[12/21 16:04:04    847s]   mean    (X+Y) =         0.00 um
[12/21 16:04:04    847s] Summary Report:
[12/21 16:04:04    847s] Instances move: 0 (out of 4620 movable)
[12/21 16:04:04    847s] Instances flipped: 0
[12/21 16:04:04    847s] Mean displacement: 0.00 um
[12/21 16:04:04    847s] Max displacement: 0.00 um 
[12/21 16:04:04    847s] Total instances moved : 0
[12/21 16:04:04    847s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.006, MEM:1751.4M
[12/21 16:04:04    847s] Total net bbox length = 1.775e+05 (8.363e+04 9.389e+04) (ext = 5.205e+03)
[12/21 16:04:04    847s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1751.4MB
[12/21 16:04:04    847s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1751.4MB) @(0:14:08 - 0:14:08).
[12/21 16:04:04    847s] *** Finished refinePlace (0:14:08 mem=1751.4M) ***
[12/21 16:04:04    847s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.15
[12/21 16:04:04    847s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.036, MEM:1751.4M
[12/21 16:04:04    847s]   ClockRefiner summary
[12/21 16:04:04    847s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1598).
[12/21 16:04:04    847s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 23).
[12/21 16:04:04    847s] Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1575).
[12/21 16:04:04    847s] Revert refine place priority changes on 0 instances.
[12/21 16:04:04    847s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:04    847s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:04    847s]   CCOpt::Phase::Implementation done. (took cpu=0:00:13.3 real=0:00:13.3)
[12/21 16:04:04    847s]   CCOpt::Phase::eGRPC...
[12/21 16:04:04    847s]   eGR Post Conditioning loop iteration 0...
[12/21 16:04:04    847s]     Clock implementation routing...
[12/21 16:04:04    847s]       Leaving CCOpt scope - Routing Tools...
[12/21 16:04:04    847s] Net route status summary:
[12/21 16:04:04    847s]   Clock:        24 (unrouted=24, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:04:04    847s]   Non-clock: 15297 (unrouted=9241, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9210, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:04:04    847s]       Routing using eGR only...
[12/21 16:04:04    847s]         Early Global Route - eGR only step...
[12/21 16:04:04    847s] (ccopt eGR): There are 24 nets for routing of which 23 have one or more fixed wires.
[12/21 16:04:04    847s] (ccopt eGR): Start to route 24 all nets
[12/21 16:04:04    848s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1751.39 MB )
[12/21 16:04:04    848s] (I)       Started Loading and Dumping File ( Curr Mem: 1751.39 MB )
[12/21 16:04:04    848s] (I)       Reading DB...
[12/21 16:04:04    848s] (I)       Read data from FE... (mem=1751.4M)
[12/21 16:04:04    848s] (I)       Read nodes and places... (mem=1751.4M)
[12/21 16:04:04    848s] (I)       Done Read nodes and places (cpu=0.000s, mem=1751.4M)
[12/21 16:04:04    848s] (I)       Read nets... (mem=1751.4M)
[12/21 16:04:04    848s] (I)       Done Read nets (cpu=0.020s, mem=1751.4M)
[12/21 16:04:04    848s] (I)       Done Read data from FE (cpu=0.020s, mem=1751.4M)
[12/21 16:04:04    848s] (I)       before initializing RouteDB syMemory usage = 1751.4 MB
[12/21 16:04:04    848s] (I)       == Non-default Options ==
[12/21 16:04:04    848s] (I)       Clean congestion better                            : true
[12/21 16:04:04    848s] (I)       Estimate vias on DPT layer                         : true
[12/21 16:04:04    848s] (I)       Clean congestion layer assignment rounds           : 3
[12/21 16:04:04    848s] (I)       Layer constraints as soft constraints              : true
[12/21 16:04:04    848s] (I)       Soft top layer                                     : true
[12/21 16:04:04    848s] (I)       Skip prospective layer relax nets                  : true
[12/21 16:04:04    848s] (I)       Better NDR handling                                : true
[12/21 16:04:04    848s] (I)       Improved NDR modeling in LA                        : true
[12/21 16:04:04    848s] (I)       Routing cost fix for NDR handling                  : true
[12/21 16:04:04    848s] (I)       Update initial WL after Phase 1a                   : true
[12/21 16:04:04    848s] (I)       Block tracks for preroutes                         : true
[12/21 16:04:04    848s] (I)       Assign IRoute by net group key                     : true
[12/21 16:04:04    848s] (I)       Block unroutable channels                          : true
[12/21 16:04:04    848s] (I)       Block unroutable channel fix                       : true
[12/21 16:04:04    848s] (I)       Block unroutable channels 3D                       : true
[12/21 16:04:04    848s] (I)       Bound layer relaxed segment wl                     : true
[12/21 16:04:04    848s] (I)       Bound layer relaxed segment wl fix                 : true
[12/21 16:04:04    848s] (I)       Blocked pin reach length threshold                 : 2
[12/21 16:04:04    848s] (I)       Check blockage within NDR space in TA              : true
[12/21 16:04:04    848s] (I)       Handle EOL spacing                                 : true
[12/21 16:04:04    848s] (I)       Merge PG vias by gap                               : true
[12/21 16:04:04    848s] (I)       Maximum routing layer                              : 8
[12/21 16:04:04    848s] (I)       Route selected nets only                           : true
[12/21 16:04:04    848s] (I)       Refine MST                                         : true
[12/21 16:04:04    848s] (I)       Honor PRL                                          : true
[12/21 16:04:04    848s] (I)       Strong congestion aware                            : true
[12/21 16:04:04    848s] (I)       Improved initial location for IRoutes              : true
[12/21 16:04:04    848s] (I)       Multi panel TA                                     : true
[12/21 16:04:04    848s] (I)       Penalize wire overlap                              : true
[12/21 16:04:04    848s] (I)       Expand small instance blockage                     : true
[12/21 16:04:04    848s] (I)       Reduce via in TA                                   : true
[12/21 16:04:04    848s] (I)       SS-aware routing                                   : true
[12/21 16:04:04    848s] (I)       Improve tree edge sharing                          : true
[12/21 16:04:04    848s] (I)       Improve 2D via estimation                          : true
[12/21 16:04:04    848s] (I)       Refine Steiner tree                                : true
[12/21 16:04:04    848s] (I)       Build spine tree                                   : true
[12/21 16:04:04    848s] (I)       Model pass through capacity                        : true
[12/21 16:04:04    848s] (I)       Extend blockages by a half GCell                   : true
[12/21 16:04:04    848s] (I)       Consider pin shapes                                : true
[12/21 16:04:04    848s] (I)       Consider pin shapes for all nodes                  : true
[12/21 16:04:04    848s] (I)       Consider NR APA                                    : true
[12/21 16:04:04    848s] (I)       Consider IO pin shape                              : true
[12/21 16:04:04    848s] (I)       Fix pin connection bug                             : true
[12/21 16:04:04    848s] (I)       Consider layer RC for local wires                  : true
[12/21 16:04:04    848s] (I)       LA-aware pin escape length                         : 2
[12/21 16:04:04    848s] (I)       Split for must join                                : true
[12/21 16:04:04    848s] (I)       Routing effort level                               : 10000
[12/21 16:04:04    848s] (I)       Special modeling for N7                            : 0
[12/21 16:04:04    848s] (I)       Special modeling for N6                            : 0
[12/21 16:04:04    848s] (I)       Special modeling for N3                            : 0
[12/21 16:04:04    848s] (I)       Special modeling for N5 v6                         : 0
[12/21 16:04:04    848s] (I)       Special settings for S3                            : 0
[12/21 16:04:04    848s] (I)       Special settings for S4                            : 0
[12/21 16:04:04    848s] (I)       Special settings for S5 v2                         : 0
[12/21 16:04:04    848s] (I)       Special settings for S7                            : 0
[12/21 16:04:04    848s] (I)       Special settings for S8                            : 0
[12/21 16:04:04    848s] (I)       Prefer layer length threshold                      : 8
[12/21 16:04:04    848s] (I)       Overflow penalty cost                              : 10
[12/21 16:04:04    848s] (I)       A-star cost                                        : 0.300000
[12/21 16:04:04    848s] (I)       Misalignment cost                                  : 10.000000
[12/21 16:04:04    848s] (I)       Threshold for short IRoute                         : 6
[12/21 16:04:04    848s] (I)       Via cost during post routing                       : 1.000000
[12/21 16:04:04    848s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/21 16:04:04    848s] (I)       Source-to-sink ratio                               : 0.300000
[12/21 16:04:04    848s] (I)       Scenic ratio bound                                 : 3.000000
[12/21 16:04:04    848s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/21 16:04:04    848s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/21 16:04:04    848s] (I)       PG-aware similar topology routing                  : true
[12/21 16:04:04    848s] (I)       Maze routing via cost fix                          : true
[12/21 16:04:04    848s] (I)       Apply PRL on PG terms                              : true
[12/21 16:04:04    848s] (I)       Apply PRL on obs objects                           : true
[12/21 16:04:04    848s] (I)       Handle range-type spacing rules                    : true
[12/21 16:04:04    848s] (I)       PG gap threshold multiplier                        : 10.000000
[12/21 16:04:04    848s] (I)       Parallel spacing query fix                         : true
[12/21 16:04:04    848s] (I)       Force source to root IR                            : true
[12/21 16:04:04    848s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/21 16:04:04    848s] (I)       Do not relax to DPT layer                          : true
[12/21 16:04:04    848s] (I)       No DPT in post routing                             : true
[12/21 16:04:04    848s] (I)       Modeling PG via merging fix                        : true
[12/21 16:04:04    848s] (I)       Shield aware TA                                    : true
[12/21 16:04:04    848s] (I)       Strong shield aware TA                             : true
[12/21 16:04:04    848s] (I)       Overflow calculation fix in LA                     : true
[12/21 16:04:04    848s] (I)       Post routing fix                                   : true
[12/21 16:04:04    848s] (I)       Strong post routing                                : true
[12/21 16:04:04    848s] (I)       NDR via pillar fix                                 : true
[12/21 16:04:04    848s] (I)       Violation on path threshold                        : 1
[12/21 16:04:04    848s] (I)       Pass through capacity modeling                     : true
[12/21 16:04:04    848s] (I)       Select the non-relaxed segments in post routing stage : true
[12/21 16:04:04    848s] (I)       Avoid high resistance layers                       : true
[12/21 16:04:04    848s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 16:04:04    848s] (I)       Use row-based GCell size
[12/21 16:04:04    848s] (I)       GCell unit size  : 7380
[12/21 16:04:04    848s] (I)       GCell multiplier : 1
[12/21 16:04:04    848s] (I)       build grid graph
[12/21 16:04:04    848s] (I)       build grid graph start
[12/21 16:04:04    848s] [NR-eGR] Track table information for default rule: 
[12/21 16:04:04    848s] [NR-eGR] METAL1 has no routable track
[12/21 16:04:04    848s] [NR-eGR] METAL2 has single uniform track structure
[12/21 16:04:04    848s] [NR-eGR] METAL3 has single uniform track structure
[12/21 16:04:04    848s] [NR-eGR] METAL4 has single uniform track structure
[12/21 16:04:04    848s] [NR-eGR] METAL5 has single uniform track structure
[12/21 16:04:04    848s] [NR-eGR] METAL6 has single uniform track structure
[12/21 16:04:04    848s] [NR-eGR] METAL7 has single uniform track structure
[12/21 16:04:04    848s] [NR-eGR] METAL8 has single uniform track structure
[12/21 16:04:04    848s] (I)       build grid graph end
[12/21 16:04:04    848s] (I)       ===========================================================================
[12/21 16:04:04    848s] (I)       == Report All Rule Vias ==
[12/21 16:04:04    848s] (I)       ===========================================================================
[12/21 16:04:04    848s] (I)        Via Rule : (Default)
[12/21 16:04:04    848s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 16:04:04    848s] (I)       ---------------------------------------------------------------------------
[12/21 16:04:04    848s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[12/21 16:04:04    848s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 16:04:04    848s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 16:04:04    848s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 16:04:04    848s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 16:04:04    848s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[12/21 16:04:04    848s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[12/21 16:04:04    848s] (I)       ===========================================================================
[12/21 16:04:04    848s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1751.39 MB )
[12/21 16:04:04    848s] (I)       Num PG vias on layer 2 : 1831
[12/21 16:04:04    848s] (I)       Num PG vias on layer 3 : 1256
[12/21 16:04:04    848s] (I)       Num PG vias on layer 4 : 709
[12/21 16:04:04    848s] (I)       Num PG vias on layer 5 : 132
[12/21 16:04:04    848s] (I)       Num PG vias on layer 6 : 0
[12/21 16:04:04    848s] (I)       Num PG vias on layer 7 : 0
[12/21 16:04:04    848s] (I)       Num PG vias on layer 8 : 0
[12/21 16:04:04    848s] [NR-eGR] Read 4004 PG shapes
[12/21 16:04:04    848s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:04    848s] [NR-eGR] #Routing Blockages  : 2
[12/21 16:04:04    848s] [NR-eGR] #Instance Blockages : 6478
[12/21 16:04:04    848s] [NR-eGR] #PG Blockages       : 4004
[12/21 16:04:04    848s] [NR-eGR] #Halo Blockages     : 0
[12/21 16:04:04    848s] [NR-eGR] #Boundary Blockages : 0
[12/21 16:04:04    848s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 16:04:04    848s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 16:04:04    848s] (I)       readDataFromPlaceDB
[12/21 16:04:04    848s] (I)       Read net information..
[12/21 16:04:04    848s] [NR-eGR] Read numTotalNets=6111  numIgnoredNets=6087
[12/21 16:04:04    848s] (I)       Read testcase time = 0.000 seconds
[12/21 16:04:04    848s] 
[12/21 16:04:04    848s] [NR-eGR] Connected 0 must-join pins/ports
[12/21 16:04:04    848s] (I)       early_global_route_priority property id does not exist.
[12/21 16:04:04    848s] (I)       Start initializing grid graph
[12/21 16:04:04    848s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 16:04:04    848s] (I)       End initializing grid graph
[12/21 16:04:04    848s] (I)       Model blockages into capacity
[12/21 16:04:04    848s] (I)       Read Num Blocks=8545  Num Prerouted Wires=0  Num CS=0
[12/21 16:04:04    848s] (I)       Started Modeling ( Curr Mem: 1751.39 MB )
[12/21 16:04:04    848s] (I)       Layer 1 (V) : #blockages 1578 : #preroutes 0
[12/21 16:04:04    848s] (I)       Layer 2 (H) : #blockages 2009 : #preroutes 0
[12/21 16:04:04    848s] (I)       Layer 3 (V) : #blockages 1112 : #preroutes 0
[12/21 16:04:04    848s] (I)       Layer 4 (H) : #blockages 1068 : #preroutes 0
[12/21 16:04:04    848s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 16:04:04    848s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 16:04:04    848s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 16:04:04    848s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:04    848s] (I)       -- layer congestion ratio --
[12/21 16:04:04    848s] (I)       Layer 1 : 0.100000
[12/21 16:04:04    848s] (I)       Layer 2 : 0.700000
[12/21 16:04:04    848s] (I)       Layer 3 : 0.700000
[12/21 16:04:04    848s] (I)       Layer 4 : 1.000000
[12/21 16:04:04    848s] (I)       Layer 5 : 1.000000
[12/21 16:04:04    848s] (I)       Layer 6 : 1.000000
[12/21 16:04:04    848s] (I)       Layer 7 : 1.000000
[12/21 16:04:04    848s] (I)       Layer 8 : 1.000000
[12/21 16:04:04    848s] (I)       ----------------------------
[12/21 16:04:04    848s] (I)       Moved 2 terms for better access 
[12/21 16:04:04    848s] (I)       Number of ignored nets = 0
[12/21 16:04:04    848s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 16:04:04    848s] (I)       Number of clock nets = 24.  Ignored: No
[12/21 16:04:04    848s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 16:04:04    848s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 16:04:04    848s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 16:04:04    848s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 16:04:04    848s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 16:04:04    848s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 16:04:04    848s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 16:04:04    848s] [NR-eGR] There are 23 clock nets ( 23 with NDR ).
[12/21 16:04:04    848s] (I)       Before initializing Early Global Route syMemory usage = 1751.4 MB
[12/21 16:04:04    848s] (I)       Ndr track 0 does not exist
[12/21 16:04:04    848s] (I)       Ndr track 0 does not exist
[12/21 16:04:06    850s] (I)       ---------------------Grid Graph Info--------------------
[12/21 16:04:06    850s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 16:04:06    850s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 16:04:06    850s] (I)       Site width          :   920  (dbu)
[12/21 16:04:06    850s] (I)       Row height          :  7380  (dbu)
[12/21 16:04:06    850s] (I)       GCell width         :  7380  (dbu)
[12/21 16:04:06    850s] (I)       GCell height        :  7380  (dbu)
[12/21 16:04:06    850s] (I)       Grid                :   287   287     8
[12/21 16:04:06    850s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 16:04:06    850s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 16:04:06    850s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 16:04:06    850s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 16:04:06    850s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 16:04:06    850s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 16:04:06    850s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 16:04:06    850s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 16:04:06    850s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 16:04:06    850s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 16:04:06    850s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 16:04:06    850s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 16:04:06    850s] (I)       --------------------------------------------------------
[12/21 16:04:06    850s] 
[12/21 16:04:06    850s] [NR-eGR] ============ Routing rule table ============
[12/21 16:04:06    850s] [NR-eGR] Rule id: 0  Nets: 23 
[12/21 16:04:06    850s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 16:04:06    850s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 16:04:06    850s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 16:04:06    850s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:04:06    850s] [NR-eGR] Rule id: 1  Nets: 0 
[12/21 16:04:06    850s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 16:04:06    850s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 16:04:06    850s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:04:06    850s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:04:06    850s] [NR-eGR] ========================================
[12/21 16:04:06    850s] [NR-eGR] 
[12/21 16:04:06    850s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 16:04:06    850s] (I)       blocked tracks on layer2 : = 538491 / 660674 (81.51%)
[12/21 16:04:06    850s] (I)       blocked tracks on layer3 : = 600399 / 741034 (81.02%)
[12/21 16:04:06    850s] (I)       blocked tracks on layer4 : = 484878 / 660674 (73.39%)
[12/21 16:04:06    850s] (I)       blocked tracks on layer5 : = 547999 / 741034 (73.95%)
[12/21 16:04:06    850s] (I)       blocked tracks on layer6 : = 473866 / 660674 (71.72%)
[12/21 16:04:06    850s] (I)       blocked tracks on layer7 : = 531578 / 741034 (71.73%)
[12/21 16:04:06    850s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 16:04:06    850s] (I)       After initializing Early Global Route syMemory usage = 1751.4 MB
[12/21 16:04:06    850s] (I)       Finished Loading and Dumping File ( CPU: 2.11 sec, Real: 2.11 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Reset routing kernel
[12/21 16:04:06    850s] (I)       Started Global Routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       ============= Initialization =============
[12/21 16:04:06    850s] (I)       totalPins=1621  totalGlobalPin=1621 (100.00%)
[12/21 16:04:06    850s] (I)       Started Net group 1 ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Build MST ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Generate topology with single threads
[12/21 16:04:06    850s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       total 2D Cap : 321534 = (143565 H, 177969 V)
[12/21 16:04:06    850s] [NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1a Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1a ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Pattern routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[12/21 16:04:06    850s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3372 = (1398 H, 1974 V) = (0.97% H, 1.11% V) = (5.159e+03um H, 7.284e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1b Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1b ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Monotonic routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3372 = (1397 H, 1975 V) = (0.97% H, 1.11% V) = (5.155e+03um H, 7.288e+03um V)
[12/21 16:04:06    850s] (I)       Overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 1.244268e+04um
[12/21 16:04:06    850s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1c Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1c ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Two level routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Level2 Grid: 58 x 58
[12/21 16:04:06    850s] (I)       Started Two Level Routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3372 = (1397 H, 1975 V) = (0.97% H, 1.11% V) = (5.155e+03um H, 7.288e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1d Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1d ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Detoured routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3395 = (1419 H, 1976 V) = (0.99% H, 1.11% V) = (5.236e+03um H, 7.291e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1e Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1e ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Route legalization ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3395 = (1419 H, 1976 V) = (0.99% H, 1.11% V) = (5.236e+03um H, 7.291e+03um V)
[12/21 16:04:06    850s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.252755e+04um
[12/21 16:04:06    850s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1f Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1f ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Congestion clean ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3395 = (1418 H, 1977 V) = (0.99% H, 1.11% V) = (5.232e+03um H, 7.295e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1g Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1g ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Post Routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 2237 = (935 H, 1302 V) = (0.65% H, 0.73% V) = (3.450e+03um H, 4.804e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       numNets=23  numFullyRipUpNets=13  numPartialRipUpNets=13 routedWL=956
[12/21 16:04:06    850s] [NR-eGR] Create a new net group with 13 nets and layer range [3, 6]
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1h Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1h ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Post Routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 961 = (351 H, 610 V) = (0.24% H, 0.34% V) = (1.295e+03um H, 2.251e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Layer assignment ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Running layer assignment with 1 threads
[12/21 16:04:06    850s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Net group 2 ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Build MST ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Generate topology with single threads
[12/21 16:04:06    850s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       total 2D Cap : 707553 = (339190 H, 368363 V)
[12/21 16:04:06    850s] [NR-eGR] Layer group 2: route 13 net(s) in layer range [3, 6]
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1a Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1a ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Pattern routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3368 = (1401 H, 1967 V) = (0.41% H, 0.53% V) = (5.170e+03um H, 7.258e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1b Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1b ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3368 = (1401 H, 1967 V) = (0.41% H, 0.53% V) = (5.170e+03um H, 7.258e+03um V)
[12/21 16:04:06    850s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.242792e+04um
[12/21 16:04:06    850s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1c Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1c ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3368 = (1401 H, 1967 V) = (0.41% H, 0.53% V) = (5.170e+03um H, 7.258e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1d Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1d ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3368 = (1401 H, 1967 V) = (0.41% H, 0.53% V) = (5.170e+03um H, 7.258e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1e Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1e ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Route legalization ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3368 = (1401 H, 1967 V) = (0.41% H, 0.53% V) = (5.170e+03um H, 7.258e+03um V)
[12/21 16:04:06    850s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.242792e+04um
[12/21 16:04:06    850s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1f Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1f ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3368 = (1401 H, 1967 V) = (0.41% H, 0.53% V) = (5.170e+03um H, 7.258e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1g Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1g ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Post Routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 2993 = (1254 H, 1739 V) = (0.37% H, 0.47% V) = (4.627e+03um H, 6.417e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       numNets=13  numFullyRipUpNets=11  numPartialRipUpNets=11 routedWL=384
[12/21 16:04:06    850s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 8]
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1h Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1h ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Post Routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 1347 = (516 H, 831 V) = (0.15% H, 0.23% V) = (1.904e+03um H, 3.066e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Layer assignment ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Running layer assignment with 1 threads
[12/21 16:04:06    850s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Net group 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Net group 3 ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Build MST ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Generate topology with single threads
[12/21 16:04:06    850s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       total 2D Cap : 995873 = (551657 H, 444216 V)
[12/21 16:04:06    850s] [NR-eGR] Layer group 3: route 11 net(s) in layer range [3, 8]
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1a Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1a ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Pattern routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3370 = (1405 H, 1965 V) = (0.25% H, 0.44% V) = (5.184e+03um H, 7.251e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1b Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1b ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3370 = (1405 H, 1965 V) = (0.25% H, 0.44% V) = (5.184e+03um H, 7.251e+03um V)
[12/21 16:04:06    850s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.243530e+04um
[12/21 16:04:06    850s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1c Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1c ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3370 = (1405 H, 1965 V) = (0.25% H, 0.44% V) = (5.184e+03um H, 7.251e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1d Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1d ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3370 = (1405 H, 1965 V) = (0.25% H, 0.44% V) = (5.184e+03um H, 7.251e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1e Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1e ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Route legalization ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3370 = (1405 H, 1965 V) = (0.25% H, 0.44% V) = (5.184e+03um H, 7.251e+03um V)
[12/21 16:04:06    850s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.243530e+04um
[12/21 16:04:06    850s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1f Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1f ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3370 = (1405 H, 1965 V) = (0.25% H, 0.44% V) = (5.184e+03um H, 7.251e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1g Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1g ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Post Routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 2996 = (1257 H, 1739 V) = (0.23% H, 0.39% V) = (4.638e+03um H, 6.417e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       numNets=11  numFullyRipUpNets=0  numPartialRipUpNets=2 routedWL=1649
[12/21 16:04:06    850s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 8]
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1h Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1h ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Post Routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 2998 = (1260 H, 1738 V) = (0.23% H, 0.39% V) = (4.649e+03um H, 6.413e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Layer assignment ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Running layer assignment with 1 threads
[12/21 16:04:06    850s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Net group 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Net group 4 ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Build MST ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Generate topology with single threads
[12/21 16:04:06    850s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       total 2D Cap : 1120637 = (551657 H, 568980 V)
[12/21 16:04:06    850s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [2, 8]
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1a Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1a ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Pattern routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[12/21 16:04:06    850s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3730 = (1569 H, 2161 V) = (0.28% H, 0.38% V) = (5.790e+03um H, 7.974e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1b Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1b ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Monotonic routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3730 = (1569 H, 2161 V) = (0.28% H, 0.38% V) = (5.790e+03um H, 7.974e+03um V)
[12/21 16:04:06    850s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.376370e+04um
[12/21 16:04:06    850s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1c Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1c ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Two level routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Level2 Grid: 58 x 58
[12/21 16:04:06    850s] (I)       Started Two Level Routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3730 = (1569 H, 2161 V) = (0.28% H, 0.38% V) = (5.790e+03um H, 7.974e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1d Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1d ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Detoured routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3730 = (1569 H, 2161 V) = (0.28% H, 0.38% V) = (5.790e+03um H, 7.974e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1e Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1e ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Route legalization ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3730 = (1569 H, 2161 V) = (0.28% H, 0.38% V) = (5.790e+03um H, 7.974e+03um V)
[12/21 16:04:06    850s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.376370e+04um
[12/21 16:04:06    850s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1f Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1f ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Congestion clean ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3730 = (1569 H, 2161 V) = (0.28% H, 0.38% V) = (5.790e+03um H, 7.974e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1g Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1g ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Post Routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3730 = (1569 H, 2161 V) = (0.28% H, 0.38% V) = (5.790e+03um H, 7.974e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] (I)       ============  Phase 1h Route ============
[12/21 16:04:06    850s] (I)       Started Phase 1h ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Post Routing ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Usage: 3730 = (1569 H, 2161 V) = (0.28% H, 0.38% V) = (5.790e+03um H, 7.974e+03um V)
[12/21 16:04:06    850s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Layer assignment ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Running layer assignment with 1 threads
[12/21 16:04:06    850s] (I)       Finished Layer assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Net group 4 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       
[12/21 16:04:06    850s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 16:04:06    850s] [NR-eGR]                        OverCon            
[12/21 16:04:06    850s] [NR-eGR]                         #Gcell     %Gcell
[12/21 16:04:06    850s] [NR-eGR]       Layer                (1)    OverCon 
[12/21 16:04:06    850s] [NR-eGR] ----------------------------------------------
[12/21 16:04:06    850s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:06    850s] [NR-eGR]  METAL2  (2)         3( 0.02%)   ( 0.02%) 
[12/21 16:04:06    850s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:06    850s] [NR-eGR]  METAL4  (4)        16( 0.07%)   ( 0.07%) 
[12/21 16:04:06    850s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:06    850s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:06    850s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:06    850s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:06    850s] [NR-eGR] ----------------------------------------------
[12/21 16:04:06    850s] [NR-eGR] Total               19( 0.01%)   ( 0.01%) 
[12/21 16:04:06    850s] [NR-eGR] 
[12/21 16:04:06    850s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       total 2D Cap : 1122733 = (552822 H, 569911 V)
[12/21 16:04:06    850s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/21 16:04:06    850s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/21 16:04:06    850s] (I)       ============= track Assignment ============
[12/21 16:04:06    850s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Started Track Assignment ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 16:04:06    850s] (I)       Running track assignment with 1 threads
[12/21 16:04:06    850s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] (I)       Run Multi-thread track assignment
[12/21 16:04:06    850s] (I)       Finished Track Assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] [NR-eGR] Started Export DB wires ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] [NR-eGR] Started Export all nets ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] [NR-eGR] Started Set wire vias ( Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.39 MB )
[12/21 16:04:06    850s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:06    850s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20984
[12/21 16:04:06    850s] [NR-eGR] METAL2  (2V) length: 7.035217e+04um, number of vias: 30101
[12/21 16:04:06    850s] [NR-eGR] METAL3  (3H) length: 8.215643e+04um, number of vias: 3067
[12/21 16:04:06    850s] [NR-eGR] METAL4  (4V) length: 3.471335e+04um, number of vias: 594
[12/21 16:04:06    850s] [NR-eGR] METAL5  (5H) length: 1.274765e+04um, number of vias: 134
[12/21 16:04:06    850s] [NR-eGR] METAL6  (6V) length: 4.426700e+03um, number of vias: 45
[12/21 16:04:06    850s] [NR-eGR] METAL7  (7H) length: 2.562735e+03um, number of vias: 43
[12/21 16:04:06    850s] [NR-eGR] METAL8  (8V) length: 9.266200e+02um, number of vias: 0
[12/21 16:04:06    850s] [NR-eGR] Total length: 2.078856e+05um, number of vias: 54968
[12/21 16:04:06    850s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:06    850s] [NR-eGR] Total eGR-routed clock nets wire length: 1.299270e+04um 
[12/21 16:04:06    850s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:06    850s] [NR-eGR] Report for selected net(s) only.
[12/21 16:04:06    850s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 1620
[12/21 16:04:06    850s] [NR-eGR] METAL2  (2V) length: 3.671520e+03um, number of vias: 2028
[12/21 16:04:06    850s] [NR-eGR] METAL3  (3H) length: 5.180735e+03um, number of vias: 764
[12/21 16:04:06    850s] [NR-eGR] METAL4  (4V) length: 3.656585e+03um, number of vias: 45
[12/21 16:04:06    850s] [NR-eGR] METAL5  (5H) length: 4.123200e+02um, number of vias: 22
[12/21 16:04:06    850s] [NR-eGR] METAL6  (6V) length: 7.154500e+01um, number of vias: 0
[12/21 16:04:06    850s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[12/21 16:04:06    850s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/21 16:04:06    850s] [NR-eGR] Total length: 1.299270e+04um, number of vias: 4479
[12/21 16:04:06    850s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:06    850s] [NR-eGR] Total routed clock nets wire length: 1.299270e+04um, number of vias: 4479
[12/21 16:04:06    850s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:06    850s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.36 sec, Real: 2.36 sec, Curr Mem: 1710.39 MB )
[12/21 16:04:06    850s]         Early Global Route - eGR only step done. (took cpu=0:00:02.5 real=0:00:02.5)
[12/21 16:04:06    850s] Set FIXED routing status on 23 net(s)
[12/21 16:04:06    850s]       Routing using eGR only done.
[12/21 16:04:07    850s] Net route status summary:
[12/21 16:04:07    850s]   Clock:        24 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:04:07    850s]   Non-clock: 15297 (unrouted=9241, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9210, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:04:07    850s] 
[12/21 16:04:07    850s] CCOPT: Done with clock implementation routing.
[12/21 16:04:07    850s] 
[12/21 16:04:07    850s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.5 real=0:00:02.5)
[12/21 16:04:07    850s]     Clock implementation routing done.
[12/21 16:04:07    850s]     Leaving CCOpt scope - extractRC...
[12/21 16:04:07    850s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/21 16:04:07    850s] Extraction called for design 'CHIP' of instances=5451 and nets=15321 using extraction engine 'preRoute' .
[12/21 16:04:07    850s] PreRoute RC Extraction called for design CHIP.
[12/21 16:04:07    850s] RC Extraction called in multi-corner(1) mode.
[12/21 16:04:07    850s] RCMode: PreRoute
[12/21 16:04:07    850s]       RC Corner Indexes            0   
[12/21 16:04:07    850s] Capacitance Scaling Factor   : 1.00000 
[12/21 16:04:07    850s] Resistance Scaling Factor    : 1.00000 
[12/21 16:04:07    850s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 16:04:07    850s] Clock Res. Scaling Factor    : 1.00000 
[12/21 16:04:07    850s] Shrink Factor                : 1.00000
[12/21 16:04:07    850s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 16:04:07    850s] Using capacitance table file ...
[12/21 16:04:07    850s] LayerId::1 widthSet size::4
[12/21 16:04:07    850s] LayerId::2 widthSet size::4
[12/21 16:04:07    850s] LayerId::3 widthSet size::4
[12/21 16:04:07    850s] LayerId::4 widthSet size::4
[12/21 16:04:07    850s] LayerId::5 widthSet size::4
[12/21 16:04:07    850s] LayerId::6 widthSet size::4
[12/21 16:04:07    850s] LayerId::7 widthSet size::5
[12/21 16:04:07    850s] LayerId::8 widthSet size::3
[12/21 16:04:07    850s] Updating RC grid for preRoute extraction ...
[12/21 16:04:07    850s] Initializing multi-corner capacitance tables ... 
[12/21 16:04:07    850s] Initializing multi-corner resistance tables ...
[12/21 16:04:07    850s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:04:07    850s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:04:07    850s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290487 ; uaWl: 1.000000 ; uaWlH: 0.262896 ; aWlH: 0.000000 ; Pmax: 0.829100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 16:04:07    850s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1710.395M)
[12/21 16:04:07    850s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/21 16:04:07    850s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:07    850s] OPERPROF: Starting DPlace-Init at level 1, MEM:1710.4M
[12/21 16:04:07    850s] #spOpts: N=130 mergeVia=F 
[12/21 16:04:07    850s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1710.4M
[12/21 16:04:07    850s] OPERPROF:     Starting CMU at level 3, MEM:1710.4M
[12/21 16:04:07    850s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1710.4M
[12/21 16:04:07    850s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1710.4M
[12/21 16:04:07    850s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1710.4MB).
[12/21 16:04:07    850s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1710.4M
[12/21 16:04:07    850s]     Calling post conditioning for eGRPC...
[12/21 16:04:07    850s]       eGRPC...
[12/21 16:04:07    850s]         eGRPC active optimizations:
[12/21 16:04:07    850s]          - Move Down
[12/21 16:04:07    850s]          - Downsizing before DRV sizing
[12/21 16:04:07    850s]          - DRV fixing with cell sizing
[12/21 16:04:07    850s]          - Move to fanout
[12/21 16:04:07    850s]          - Cloning
[12/21 16:04:07    850s]         
[12/21 16:04:07    850s]         Currently running CTS, using active skew data
[12/21 16:04:07    850s]         Reset bufferability constraints...
[12/21 16:04:07    850s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/21 16:04:07    850s]         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 16:04:07    850s] End AAE Lib Interpolated Model. (MEM=1710.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:04:07    850s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 16:04:07    850s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 16:04:07    850s]         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:07    850s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:07    850s]         Clock DAG stats eGRPC initial state:
[12/21 16:04:07    850s]           cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:07    850s]           cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:07    850s]           cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:07    850s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:07    850s]           wire capacitance : top=0.000pF, trunk=0.251pF, leaf=2.093pF, total=2.344pF
[12/21 16:04:07    850s]           wire lengths     : top=0.000um, trunk=1594.255um, leaf=11398.450um, total=12992.705um
[12/21 16:04:07    850s]           hp wire lengths  : top=0.000um, trunk=1334.065um, leaf=3057.800um, total=4391.865um
[12/21 16:04:07    850s]         Clock DAG net violations eGRPC initial state:
[12/21 16:04:07    850s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:07    850s]           Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[12/21 16:04:07    850s]           Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:07    850s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/21 16:04:07    850s]           Trunk : target=0.234ns count=8 avg=0.206ns sd=0.091ns min=0.085ns max=0.375ns {2 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 1 <= 0.222ns, 2 <= 0.234ns} {1 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:07    850s]           Leaf  : target=0.234ns count=16 avg=0.190ns sd=0.003ns min=0.184ns max=0.196ns {0 <= 0.140ns, 3 <= 0.187ns, 13 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:07    850s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/21 16:04:07    850s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:07    850s]          Logics: PDIDGZ: 1 
[12/21 16:04:07    850s]         Primary reporting skew groups eGRPC initial state:
[12/21 16:04:07    850s]           skew_group CLK1/func_mode: insertion delay [min=1.927, max=1.954, avg=1.946, sd=0.006], skew [0.027 vs 0.143], 100% {1.927, 1.954} (wid=-0.009 ws=0.014) (gid=1.968 gs=0.022)
[12/21 16:04:07    850s]       min path sink: DCT/acf/toACC1_reg_11_/CK
[12/21 16:04:07    850s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:07    850s]         Skew group summary eGRPC initial state:
[12/21 16:04:07    850s]           skew_group CLK1/func_mode: insertion delay [min=1.927, max=1.954, avg=1.946, sd=0.006], skew [0.027 vs 0.143], 100% {1.927, 1.954} (wid=-0.009 ws=0.014) (gid=1.968 gs=0.022)
[12/21 16:04:07    850s]           skew_group CLK1/scan_mode: insertion delay [min=1.927, max=1.954, avg=1.946, sd=0.006], skew [0.027 vs 0.143], 100% {1.927, 1.954} (wid=-0.009 ws=0.014) (gid=1.968 gs=0.022)
[12/21 16:04:07    850s]         eGRPC Moving buffers...
[12/21 16:04:07    850s]           Violation analysis...
[12/21 16:04:07    850s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:04:07    850s]           Moving buffers down: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 16:04:07    850s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 16:04:07    850s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 16:04:07    850s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 16:04:07    850s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 16:04:07    850s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 16:04:07    850s] 100% 
[12/21 16:04:07    850s]           
[12/21 16:04:07    850s]             Nodes to move:         1
[12/21 16:04:07    850s]             Processed:             1
[12/21 16:04:07    850s]             Moved (slew improved): 0
[12/21 16:04:07    850s]             Moved (slew fixed):    1
[12/21 16:04:07    850s]             Not moved:             0
[12/21 16:04:07    850s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 16:04:07    850s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 16:04:07    850s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/21 16:04:07    850s]             cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:07    850s]             cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:07    850s]             cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:07    850s]             sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:07    850s]             wire capacitance : top=0.000pF, trunk=0.252pF, leaf=2.093pF, total=2.344pF
[12/21 16:04:07    850s]             wire lengths     : top=0.000um, trunk=1594.255um, leaf=11398.450um, total=12992.705um
[12/21 16:04:07    850s]             hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3057.800um, total=4388.185um
[12/21 16:04:07    850s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/21 16:04:07    850s]             Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:07    850s]             Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:07    850s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/21 16:04:07    850s]             Trunk : target=0.234ns count=8 avg=0.199ns sd=0.090ns min=0.085ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 1 <= 0.222ns, 2 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:07    850s]             Leaf  : target=0.234ns count=16 avg=0.190ns sd=0.003ns min=0.184ns max=0.196ns {0 <= 0.140ns, 3 <= 0.187ns, 13 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:07    850s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/21 16:04:07    850s]              Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:07    850s]            Logics: PDIDGZ: 1 
[12/21 16:04:07    850s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/21 16:04:07    850s]             skew_group CLK1/func_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    850s]       min path sink: DCT/acf/toACC1_reg_11_/CK
[12/21 16:04:07    850s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:07    850s]           Skew group summary after 'eGRPC Moving buffers':
[12/21 16:04:07    850s]             skew_group CLK1/func_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    850s]             skew_group CLK1/scan_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    850s]           Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:07    850s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:07    850s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/21 16:04:07    850s]           Artificially removing long paths...
[12/21 16:04:07    850s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:07    850s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:04:07    850s]           Modifying slew-target multiplier from 1 to 0.9
[12/21 16:04:07    850s]           Downsizing prefiltering...
[12/21 16:04:07    850s]           Downsizing prefiltering done.
[12/21 16:04:07    850s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/21 16:04:07    851s]           DoDownSizing Summary : numSized = 0, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 13, numSkippedDueToCloseToSkewTarget = 4
[12/21 16:04:07    851s]           CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
[12/21 16:04:07    851s]           Reverting slew-target multiplier from 0.9 to 1
[12/21 16:04:07    851s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/21 16:04:07    851s]             cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:07    851s]             cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:07    851s]             cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:07    851s]             sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:07    851s]             wire capacitance : top=0.000pF, trunk=0.252pF, leaf=2.093pF, total=2.344pF
[12/21 16:04:07    851s]             wire lengths     : top=0.000um, trunk=1594.255um, leaf=11398.450um, total=12992.705um
[12/21 16:04:07    851s]             hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3057.800um, total=4388.185um
[12/21 16:04:07    851s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/21 16:04:07    851s]             Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:07    851s]             Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:07    851s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/21 16:04:07    851s]             Trunk : target=0.234ns count=8 avg=0.199ns sd=0.090ns min=0.085ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 1 <= 0.222ns, 2 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:07    851s]             Leaf  : target=0.234ns count=16 avg=0.190ns sd=0.003ns min=0.184ns max=0.196ns {0 <= 0.140ns, 3 <= 0.187ns, 13 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:07    851s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/21 16:04:07    851s]              Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:07    851s]            Logics: PDIDGZ: 1 
[12/21 16:04:07    851s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/21 16:04:07    851s]             skew_group CLK1/func_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    851s]       min path sink: DCT/acf/toACC1_reg_11_/CK
[12/21 16:04:07    851s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:07    851s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/21 16:04:07    851s]             skew_group CLK1/func_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    851s]             skew_group CLK1/scan_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    851s]           Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:07    851s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/21 16:04:07    851s]         eGRPC Fixing DRVs...
[12/21 16:04:07    851s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/21 16:04:07    851s]           CCOpt-eGRPC: considered: 24, tested: 24, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/21 16:04:07    851s]           
[12/21 16:04:07    851s]           PRO Statistics: Fix DRVs (cell sizing):
[12/21 16:04:07    851s]           =======================================
[12/21 16:04:07    851s]           
[12/21 16:04:07    851s]           Cell changes by Net Type:
[12/21 16:04:07    851s]           
[12/21 16:04:07    851s]           -------------------------------------------------------------------------------------------------
[12/21 16:04:07    851s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/21 16:04:07    851s]           -------------------------------------------------------------------------------------------------
[12/21 16:04:07    851s]           top                0            0           0            0                    0                0
[12/21 16:04:07    851s]           trunk              0            0           0            0                    0                0
[12/21 16:04:07    851s]           leaf               0            0           0            0                    0                0
[12/21 16:04:07    851s]           -------------------------------------------------------------------------------------------------
[12/21 16:04:07    851s]           Total              0            0           0            0                    0                0
[12/21 16:04:07    851s]           -------------------------------------------------------------------------------------------------
[12/21 16:04:07    851s]           
[12/21 16:04:07    851s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/21 16:04:07    851s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/21 16:04:07    851s]           
[12/21 16:04:07    851s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/21 16:04:07    851s]             cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:07    851s]             cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:07    851s]             cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:07    851s]             sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:07    851s]             wire capacitance : top=0.000pF, trunk=0.252pF, leaf=2.093pF, total=2.344pF
[12/21 16:04:07    851s]             wire lengths     : top=0.000um, trunk=1594.255um, leaf=11398.450um, total=12992.705um
[12/21 16:04:07    851s]             hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3057.800um, total=4388.185um
[12/21 16:04:07    851s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/21 16:04:07    851s]             Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:07    851s]             Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:07    851s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/21 16:04:07    851s]             Trunk : target=0.234ns count=8 avg=0.199ns sd=0.090ns min=0.085ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 1 <= 0.222ns, 2 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:07    851s]             Leaf  : target=0.234ns count=16 avg=0.190ns sd=0.003ns min=0.184ns max=0.196ns {0 <= 0.140ns, 3 <= 0.187ns, 13 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:07    851s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/21 16:04:07    851s]              Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:07    851s]            Logics: PDIDGZ: 1 
[12/21 16:04:07    851s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/21 16:04:07    851s]             skew_group CLK1/func_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    851s]       min path sink: DCT/acf/toACC1_reg_11_/CK
[12/21 16:04:07    851s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:07    851s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/21 16:04:07    851s]             skew_group CLK1/func_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    851s]             skew_group CLK1/scan_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    851s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:07    851s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:07    851s] 
[12/21 16:04:07    851s] Slew Diagnostics: After DRV fixing
[12/21 16:04:07    851s] ==================================
[12/21 16:04:07    851s] 
[12/21 16:04:07    851s] Global Causes:
[12/21 16:04:07    851s] 
[12/21 16:04:07    851s] -------------------------------------
[12/21 16:04:07    851s] Cause
[12/21 16:04:07    851s] -------------------------------------
[12/21 16:04:07    851s] DRV fixing with buffering is disabled
[12/21 16:04:07    851s] -------------------------------------
[12/21 16:04:07    851s] 
[12/21 16:04:07    851s] Top 5 overslews:
[12/21 16:04:07    851s] 
[12/21 16:04:07    851s] -----------------------------------------------
[12/21 16:04:07    851s] Overslew    Causes                  Driving Pin
[12/21 16:04:07    851s] -----------------------------------------------
[12/21 16:04:07    851s] 0.141ns     Sizing not permitted    CLK
[12/21 16:04:07    851s] -----------------------------------------------
[12/21 16:04:07    851s] 
[12/21 16:04:07    851s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/21 16:04:07    851s] 
[12/21 16:04:07    851s] ----------------------------------
[12/21 16:04:07    851s] Cause                   Occurences
[12/21 16:04:07    851s] ----------------------------------
[12/21 16:04:07    851s] Sizing not permitted        1
[12/21 16:04:07    851s] ----------------------------------
[12/21 16:04:07    851s] 
[12/21 16:04:07    851s] Violation diagnostics counts from the 1 nodes that have violations:
[12/21 16:04:07    851s] 
[12/21 16:04:07    851s] ----------------------------------
[12/21 16:04:07    851s] Cause                   Occurences
[12/21 16:04:07    851s] ----------------------------------
[12/21 16:04:07    851s] Sizing not permitted        1
[12/21 16:04:07    851s] ----------------------------------
[12/21 16:04:07    851s] 
[12/21 16:04:07    851s]         Reconnecting optimized routes...
[12/21 16:04:07    851s]         Reset timing graph...
[12/21 16:04:07    851s] Ignoring AAE DB Resetting ...
[12/21 16:04:07    851s]         Reset timing graph done.
[12/21 16:04:07    851s] **WARN: (IMPCCOPT-1304):	Net CLK unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/21 16:04:07    851s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:04:07    851s]         Violation analysis...
[12/21 16:04:07    851s] End AAE Lib Interpolated Model. (MEM=1748.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:04:07    851s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:04:07    851s] Clock instances to consider for cloning: 0
[12/21 16:04:07    851s]         Reset timing graph...
[12/21 16:04:07    851s] Ignoring AAE DB Resetting ...
[12/21 16:04:07    851s]         Reset timing graph done.
[12/21 16:04:07    851s]         Set dirty flag on 1 instances, 2 nets
[12/21 16:04:07    851s]         Clock DAG stats before routing clock trees:
[12/21 16:04:07    851s]           cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:07    851s]           cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:07    851s]           cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:07    851s]           sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:07    851s]           wire capacitance : top=0.000pF, trunk=0.252pF, leaf=2.093pF, total=2.344pF
[12/21 16:04:07    851s]           wire lengths     : top=0.000um, trunk=1597.330um, leaf=11398.450um, total=12995.780um
[12/21 16:04:07    851s]           hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3057.800um, total=4388.185um
[12/21 16:04:07    851s]         Clock DAG net violations before routing clock trees:
[12/21 16:04:07    851s]           Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:07    851s]           Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:07    851s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/21 16:04:07    851s]           Trunk : target=0.234ns count=8 avg=0.199ns sd=0.090ns min=0.085ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 1 <= 0.222ns, 2 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:07    851s]           Leaf  : target=0.234ns count=16 avg=0.190ns sd=0.003ns min=0.184ns max=0.196ns {0 <= 0.140ns, 3 <= 0.187ns, 13 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:07    851s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/21 16:04:07    851s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:07    851s]          Logics: PDIDGZ: 1 
[12/21 16:04:07    851s]         Primary reporting skew groups before routing clock trees:
[12/21 16:04:07    851s]           skew_group CLK1/func_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    851s]       min path sink: DCT/acf/toACC1_reg_11_/CK
[12/21 16:04:07    851s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:07    851s]         Skew group summary before routing clock trees:
[12/21 16:04:07    851s]           skew_group CLK1/func_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    851s]           skew_group CLK1/scan_mode: insertion delay [min=1.882, max=1.909, avg=1.901, sd=0.006], skew [0.027 vs 0.143], 100% {1.882, 1.909} (wid=-0.011 ws=0.014) (gid=1.925 gs=0.022)
[12/21 16:04:07    851s]       eGRPC done.
[12/21 16:04:07    851s]     Calling post conditioning for eGRPC done.
[12/21 16:04:07    851s]   eGR Post Conditioning loop iteration 0 done.
[12/21 16:04:07    851s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/21 16:04:07    851s]   Leaving CCOpt scope - ClockRefiner...
[12/21 16:04:07    851s] Assigned high priority to 0 instances.
[12/21 16:04:07    851s]   Performing Single Pass Refine Place.
[12/21 16:04:07    851s] Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/21 16:04:07    851s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1748.6M
[12/21 16:04:07    851s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1748.6M
[12/21 16:04:07    851s] #spOpts: N=130 mergeVia=F 
[12/21 16:04:07    851s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1748.6M
[12/21 16:04:07    851s] Info: 22 insts are soft-fixed.
[12/21 16:04:07    851s] OPERPROF:       Starting CMU at level 4, MEM:1748.6M
[12/21 16:04:07    851s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1748.6M
[12/21 16:04:07    851s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.025, MEM:1748.6M
[12/21 16:04:07    851s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1748.6MB).
[12/21 16:04:07    851s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.039, MEM:1748.6M
[12/21 16:04:07    851s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:1748.6M
[12/21 16:04:07    851s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.16
[12/21 16:04:07    851s] OPERPROF: Starting RefinePlace at level 1, MEM:1748.6M
[12/21 16:04:07    851s] *** Starting refinePlace (0:14:11 mem=1748.6M) ***
[12/21 16:04:07    851s] Total net bbox length = 1.775e+05 (8.363e+04 9.389e+04) (ext = 5.265e+03)
[12/21 16:04:07    851s] Info: 22 insts are soft-fixed.
[12/21 16:04:07    851s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 16:04:07    851s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 16:04:07    851s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1748.6M
[12/21 16:04:07    851s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1748.6M
[12/21 16:04:07    851s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1748.6M
[12/21 16:04:07    851s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1748.6M
[12/21 16:04:07    851s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1748.6M
[12/21 16:04:07    851s] Starting refinePlace ...
[12/21 16:04:07    851s]   Spread Effort: high, standalone mode, useDDP on.
[12/21 16:04:07    851s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1748.6MB) @(0:14:11 - 0:14:11).
[12/21 16:04:07    851s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 16:04:07    851s] wireLenOptFixPriorityInst 1574 inst fixed
[12/21 16:04:07    851s] 
[12/21 16:04:07    851s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 16:04:09    852s] Move report: legalization moves 31 insts, mean move: 6.39 um, max move: 14.28 um
[12/21 16:04:09    852s] 	Max move on inst (DCT/acf/ACC2/adder2/add_60/U1_9): (611.80, 621.56) --> (618.70, 628.94)
[12/21 16:04:09    852s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:02.0, mem=1748.6MB) @(0:14:11 - 0:14:13).
[12/21 16:04:09    852s] Move report: Detail placement moves 31 insts, mean move: 6.39 um, max move: 14.28 um
[12/21 16:04:09    852s] 	Max move on inst (DCT/acf/ACC2/adder2/add_60/U1_9): (611.80, 621.56) --> (618.70, 628.94)
[12/21 16:04:09    852s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1748.6MB
[12/21 16:04:09    852s] Statistics of distance of Instance movement in refine placement:
[12/21 16:04:09    852s]   maximum (X+Y) =        14.28 um
[12/21 16:04:09    852s]   inst (DCT/acf/ACC2/adder2/add_60/U1_9) with max move: (611.8, 621.56) -> (618.7, 628.94)
[12/21 16:04:09    852s]   mean    (X+Y) =         6.39 um
[12/21 16:04:09    852s] Summary Report:
[12/21 16:04:09    852s] Instances move: 31 (out of 4620 movable)
[12/21 16:04:09    852s] Instances flipped: 0
[12/21 16:04:09    852s] Mean displacement: 6.39 um
[12/21 16:04:09    852s] Max displacement: 14.28 um (Instance: DCT/acf/ACC2/adder2/add_60/U1_9) (611.8, 621.56) -> (618.7, 628.94)
[12/21 16:04:09    852s] 	Length: 20 sites, height: 1 rows, site name: TSM13SITE, cell type: ADDFXL
[12/21 16:04:09    852s] 	Violation at original loc: Placement Blockage Violation
[12/21 16:04:09    852s] Total instances moved : 31
[12/21 16:04:09    852s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.520, REAL:1.524, MEM:1748.6M
[12/21 16:04:09    852s] Total net bbox length = 1.777e+05 (8.372e+04 9.396e+04) (ext = 5.265e+03)
[12/21 16:04:09    852s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1748.6MB
[12/21 16:04:09    852s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=1748.6MB) @(0:14:11 - 0:14:13).
[12/21 16:04:09    852s] *** Finished refinePlace (0:14:13 mem=1748.6M) ***
[12/21 16:04:09    852s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.16
[12/21 16:04:09    852s] OPERPROF: Finished RefinePlace at level 1, CPU:1.550, REAL:1.551, MEM:1748.6M
[12/21 16:04:09    852s]   ClockRefiner summary
[12/21 16:04:09    852s]   All clock instances: Moved 2, flipped 2 and cell swapped 0 (out of a total of 1598).
[12/21 16:04:09    852s]   The largest move was 6.91 um for DCT/acf/ACC0/adder2/BPreS2_reg_2_.
[12/21 16:04:09    852s] Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 23).
[12/21 16:04:09    852s] Clock sinks: Moved 2, flipped 2 and cell swapped 0 (out of a total of 1575).
[12/21 16:04:09    852s] The largest move was 6.91 um for DCT/acf/ACC0/adder2/BPreS2_reg_2_.
[12/21 16:04:09    852s] Revert refine place priority changes on 0 instances.
[12/21 16:04:09    852s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/21 16:04:09    852s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:05.0 real=0:00:05.0)
[12/21 16:04:09    852s]   CCOpt::Phase::Routing...
[12/21 16:04:09    852s]   Clock implementation routing...
[12/21 16:04:09    852s]     Leaving CCOpt scope - Routing Tools...
[12/21 16:04:09    852s] Net route status summary:
[12/21 16:04:09    852s]   Clock:        24 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:04:09    852s]   Non-clock: 15297 (unrouted=9241, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9210, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:04:09    852s]     Routing using eGR in eGR->NR Step...
[12/21 16:04:09    852s]       Early Global Route - eGR->NR step...
[12/21 16:04:09    852s] (ccopt eGR): There are 24 nets for routing of which 23 have one or more fixed wires.
[12/21 16:04:09    852s] (ccopt eGR): Start to route 24 all nets
[12/21 16:04:09    853s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Loading and Dumping File ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Reading DB...
[12/21 16:04:09    853s] (I)       Read data from FE... (mem=1748.6M)
[12/21 16:04:09    853s] (I)       Read nodes and places... (mem=1748.6M)
[12/21 16:04:09    853s] (I)       Done Read nodes and places (cpu=0.000s, mem=1748.6M)
[12/21 16:04:09    853s] (I)       Read nets... (mem=1748.6M)
[12/21 16:04:09    853s] (I)       Done Read nets (cpu=0.020s, mem=1748.6M)
[12/21 16:04:09    853s] (I)       Done Read data from FE (cpu=0.020s, mem=1748.6M)
[12/21 16:04:09    853s] (I)       before initializing RouteDB syMemory usage = 1748.6 MB
[12/21 16:04:09    853s] (I)       == Non-default Options ==
[12/21 16:04:09    853s] (I)       Clean congestion better                            : true
[12/21 16:04:09    853s] (I)       Estimate vias on DPT layer                         : true
[12/21 16:04:09    853s] (I)       Clean congestion layer assignment rounds           : 3
[12/21 16:04:09    853s] (I)       Layer constraints as soft constraints              : true
[12/21 16:04:09    853s] (I)       Soft top layer                                     : true
[12/21 16:04:09    853s] (I)       Skip prospective layer relax nets                  : true
[12/21 16:04:09    853s] (I)       Better NDR handling                                : true
[12/21 16:04:09    853s] (I)       Improved NDR modeling in LA                        : true
[12/21 16:04:09    853s] (I)       Routing cost fix for NDR handling                  : true
[12/21 16:04:09    853s] (I)       Update initial WL after Phase 1a                   : true
[12/21 16:04:09    853s] (I)       Block tracks for preroutes                         : true
[12/21 16:04:09    853s] (I)       Assign IRoute by net group key                     : true
[12/21 16:04:09    853s] (I)       Block unroutable channels                          : true
[12/21 16:04:09    853s] (I)       Block unroutable channel fix                       : true
[12/21 16:04:09    853s] (I)       Block unroutable channels 3D                       : true
[12/21 16:04:09    853s] (I)       Bound layer relaxed segment wl                     : true
[12/21 16:04:09    853s] (I)       Bound layer relaxed segment wl fix                 : true
[12/21 16:04:09    853s] (I)       Blocked pin reach length threshold                 : 2
[12/21 16:04:09    853s] (I)       Check blockage within NDR space in TA              : true
[12/21 16:04:09    853s] (I)       Handle EOL spacing                                 : true
[12/21 16:04:09    853s] (I)       Merge PG vias by gap                               : true
[12/21 16:04:09    853s] (I)       Maximum routing layer                              : 8
[12/21 16:04:09    853s] (I)       Route selected nets only                           : true
[12/21 16:04:09    853s] (I)       Refine MST                                         : true
[12/21 16:04:09    853s] (I)       Honor PRL                                          : true
[12/21 16:04:09    853s] (I)       Strong congestion aware                            : true
[12/21 16:04:09    853s] (I)       Improved initial location for IRoutes              : true
[12/21 16:04:09    853s] (I)       Multi panel TA                                     : true
[12/21 16:04:09    853s] (I)       Penalize wire overlap                              : true
[12/21 16:04:09    853s] (I)       Expand small instance blockage                     : true
[12/21 16:04:09    853s] (I)       Reduce via in TA                                   : true
[12/21 16:04:09    853s] (I)       SS-aware routing                                   : true
[12/21 16:04:09    853s] (I)       Improve tree edge sharing                          : true
[12/21 16:04:09    853s] (I)       Improve 2D via estimation                          : true
[12/21 16:04:09    853s] (I)       Refine Steiner tree                                : true
[12/21 16:04:09    853s] (I)       Build spine tree                                   : true
[12/21 16:04:09    853s] (I)       Model pass through capacity                        : true
[12/21 16:04:09    853s] (I)       Extend blockages by a half GCell                   : true
[12/21 16:04:09    853s] (I)       Consider pin shapes                                : true
[12/21 16:04:09    853s] (I)       Consider pin shapes for all nodes                  : true
[12/21 16:04:09    853s] (I)       Consider NR APA                                    : true
[12/21 16:04:09    853s] (I)       Consider IO pin shape                              : true
[12/21 16:04:09    853s] (I)       Fix pin connection bug                             : true
[12/21 16:04:09    853s] (I)       Consider layer RC for local wires                  : true
[12/21 16:04:09    853s] (I)       LA-aware pin escape length                         : 2
[12/21 16:04:09    853s] (I)       Split for must join                                : true
[12/21 16:04:09    853s] (I)       Route guide main branches file                     : /tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.rgfV2vqUc.trunk.1
[12/21 16:04:09    853s] (I)       Route guide min downstream WL type                 : subtree
[12/21 16:04:09    853s] (I)       Routing effort level                               : 10000
[12/21 16:04:09    853s] (I)       Special modeling for N7                            : 0
[12/21 16:04:09    853s] (I)       Special modeling for N6                            : 0
[12/21 16:04:09    853s] (I)       Special modeling for N3                            : 0
[12/21 16:04:09    853s] (I)       Special modeling for N5 v6                         : 0
[12/21 16:04:09    853s] (I)       Special settings for S3                            : 0
[12/21 16:04:09    853s] (I)       Special settings for S4                            : 0
[12/21 16:04:09    853s] (I)       Special settings for S5 v2                         : 0
[12/21 16:04:09    853s] (I)       Special settings for S7                            : 0
[12/21 16:04:09    853s] (I)       Special settings for S8                            : 0
[12/21 16:04:09    853s] (I)       Prefer layer length threshold                      : 8
[12/21 16:04:09    853s] (I)       Overflow penalty cost                              : 10
[12/21 16:04:09    853s] (I)       A-star cost                                        : 0.300000
[12/21 16:04:09    853s] (I)       Misalignment cost                                  : 10.000000
[12/21 16:04:09    853s] (I)       Threshold for short IRoute                         : 6
[12/21 16:04:09    853s] (I)       Via cost during post routing                       : 1.000000
[12/21 16:04:09    853s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/21 16:04:09    853s] (I)       Source-to-sink ratio                               : 0.300000
[12/21 16:04:09    853s] (I)       Scenic ratio bound                                 : 3.000000
[12/21 16:04:09    853s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/21 16:04:09    853s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/21 16:04:09    853s] (I)       PG-aware similar topology routing                  : true
[12/21 16:04:09    853s] (I)       Maze routing via cost fix                          : true
[12/21 16:04:09    853s] (I)       Apply PRL on PG terms                              : true
[12/21 16:04:09    853s] (I)       Apply PRL on obs objects                           : true
[12/21 16:04:09    853s] (I)       Handle range-type spacing rules                    : true
[12/21 16:04:09    853s] (I)       PG gap threshold multiplier                        : 10.000000
[12/21 16:04:09    853s] (I)       Parallel spacing query fix                         : true
[12/21 16:04:09    853s] (I)       Force source to root IR                            : true
[12/21 16:04:09    853s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/21 16:04:09    853s] (I)       Do not relax to DPT layer                          : true
[12/21 16:04:09    853s] (I)       No DPT in post routing                             : true
[12/21 16:04:09    853s] (I)       Modeling PG via merging fix                        : true
[12/21 16:04:09    853s] (I)       Shield aware TA                                    : true
[12/21 16:04:09    853s] (I)       Strong shield aware TA                             : true
[12/21 16:04:09    853s] (I)       Overflow calculation fix in LA                     : true
[12/21 16:04:09    853s] (I)       Post routing fix                                   : true
[12/21 16:04:09    853s] (I)       Strong post routing                                : true
[12/21 16:04:09    853s] (I)       NDR via pillar fix                                 : true
[12/21 16:04:09    853s] (I)       Violation on path threshold                        : 1
[12/21 16:04:09    853s] (I)       Pass through capacity modeling                     : true
[12/21 16:04:09    853s] (I)       Select the non-relaxed segments in post routing stage : true
[12/21 16:04:09    853s] (I)       Avoid high resistance layers                       : true
[12/21 16:04:09    853s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 16:04:09    853s] (I)       Use row-based GCell size
[12/21 16:04:09    853s] (I)       GCell unit size  : 7380
[12/21 16:04:09    853s] (I)       GCell multiplier : 1
[12/21 16:04:09    853s] (I)       build grid graph
[12/21 16:04:09    853s] (I)       build grid graph start
[12/21 16:04:09    853s] [NR-eGR] Track table information for default rule: 
[12/21 16:04:09    853s] [NR-eGR] METAL1 has no routable track
[12/21 16:04:09    853s] [NR-eGR] METAL2 has single uniform track structure
[12/21 16:04:09    853s] [NR-eGR] METAL3 has single uniform track structure
[12/21 16:04:09    853s] [NR-eGR] METAL4 has single uniform track structure
[12/21 16:04:09    853s] [NR-eGR] METAL5 has single uniform track structure
[12/21 16:04:09    853s] [NR-eGR] METAL6 has single uniform track structure
[12/21 16:04:09    853s] [NR-eGR] METAL7 has single uniform track structure
[12/21 16:04:09    853s] [NR-eGR] METAL8 has single uniform track structure
[12/21 16:04:09    853s] (I)       build grid graph end
[12/21 16:04:09    853s] (I)       ===========================================================================
[12/21 16:04:09    853s] (I)       == Report All Rule Vias ==
[12/21 16:04:09    853s] (I)       ===========================================================================
[12/21 16:04:09    853s] (I)        Via Rule : (Default)
[12/21 16:04:09    853s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 16:04:09    853s] (I)       ---------------------------------------------------------------------------
[12/21 16:04:09    853s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[12/21 16:04:09    853s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 16:04:09    853s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 16:04:09    853s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 16:04:09    853s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 16:04:09    853s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[12/21 16:04:09    853s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[12/21 16:04:09    853s] (I)       ===========================================================================
[12/21 16:04:09    853s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Num PG vias on layer 2 : 1831
[12/21 16:04:09    853s] (I)       Num PG vias on layer 3 : 1256
[12/21 16:04:09    853s] (I)       Num PG vias on layer 4 : 709
[12/21 16:04:09    853s] (I)       Num PG vias on layer 5 : 132
[12/21 16:04:09    853s] (I)       Num PG vias on layer 6 : 0
[12/21 16:04:09    853s] (I)       Num PG vias on layer 7 : 0
[12/21 16:04:09    853s] (I)       Num PG vias on layer 8 : 0
[12/21 16:04:09    853s] [NR-eGR] Read 4004 PG shapes
[12/21 16:04:09    853s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] [NR-eGR] #Routing Blockages  : 2
[12/21 16:04:09    853s] [NR-eGR] #Instance Blockages : 6478
[12/21 16:04:09    853s] [NR-eGR] #PG Blockages       : 4004
[12/21 16:04:09    853s] [NR-eGR] #Halo Blockages     : 0
[12/21 16:04:09    853s] [NR-eGR] #Boundary Blockages : 0
[12/21 16:04:09    853s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 16:04:09    853s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/21 16:04:09    853s] (I)       readDataFromPlaceDB
[12/21 16:04:09    853s] (I)       Read net information..
[12/21 16:04:09    853s] [NR-eGR] Read numTotalNets=6111  numIgnoredNets=6087
[12/21 16:04:09    853s] (I)       Read testcase time = 0.000 seconds
[12/21 16:04:09    853s] 
[12/21 16:04:09    853s] [NR-eGR] Connected 0 must-join pins/ports
[12/21 16:04:09    853s] (I)       early_global_route_priority property id does not exist.
[12/21 16:04:09    853s] (I)       Start initializing grid graph
[12/21 16:04:09    853s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 16:04:09    853s] (I)       End initializing grid graph
[12/21 16:04:09    853s] (I)       Model blockages into capacity
[12/21 16:04:09    853s] (I)       Read Num Blocks=8545  Num Prerouted Wires=0  Num CS=0
[12/21 16:04:09    853s] (I)       Started Modeling ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Layer 1 (V) : #blockages 1578 : #preroutes 0
[12/21 16:04:09    853s] (I)       Layer 2 (H) : #blockages 2009 : #preroutes 0
[12/21 16:04:09    853s] (I)       Layer 3 (V) : #blockages 1112 : #preroutes 0
[12/21 16:04:09    853s] (I)       Layer 4 (H) : #blockages 1068 : #preroutes 0
[12/21 16:04:09    853s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 0
[12/21 16:04:09    853s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 16:04:09    853s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 16:04:09    853s] (I)       Finished Modeling ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       -- layer congestion ratio --
[12/21 16:04:09    853s] (I)       Layer 1 : 0.100000
[12/21 16:04:09    853s] (I)       Layer 2 : 0.700000
[12/21 16:04:09    853s] (I)       Layer 3 : 0.700000
[12/21 16:04:09    853s] (I)       Layer 4 : 1.000000
[12/21 16:04:09    853s] (I)       Layer 5 : 1.000000
[12/21 16:04:09    853s] (I)       Layer 6 : 1.000000
[12/21 16:04:09    853s] (I)       Layer 7 : 1.000000
[12/21 16:04:09    853s] (I)       Layer 8 : 1.000000
[12/21 16:04:09    853s] (I)       ----------------------------
[12/21 16:04:09    853s] (I)       Moved 2 terms for better access 
[12/21 16:04:09    853s] (I)       Number of ignored nets = 0
[12/21 16:04:09    853s] (I)       Number of fixed nets = 0.  Ignored: Yes
[12/21 16:04:09    853s] (I)       Number of clock nets = 24.  Ignored: No
[12/21 16:04:09    853s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 16:04:09    853s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 16:04:09    853s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 16:04:09    853s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 16:04:09    853s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 16:04:09    853s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 16:04:09    853s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 16:04:09    853s] [NR-eGR] There are 23 clock nets ( 23 with NDR ).
[12/21 16:04:09    853s] (I)       Before initializing Early Global Route syMemory usage = 1748.6 MB
[12/21 16:04:09    853s] (I)       Ndr track 0 does not exist
[12/21 16:04:09    853s] (I)       Ndr track 0 does not exist
[12/21 16:04:09    853s] (I)       ---------------------Grid Graph Info--------------------
[12/21 16:04:09    853s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 16:04:09    853s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 16:04:09    853s] (I)       Site width          :   920  (dbu)
[12/21 16:04:09    853s] (I)       Row height          :  7380  (dbu)
[12/21 16:04:09    853s] (I)       GCell width         :  7380  (dbu)
[12/21 16:04:09    853s] (I)       GCell height        :  7380  (dbu)
[12/21 16:04:09    853s] (I)       Grid                :   287   287     8
[12/21 16:04:09    853s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 16:04:09    853s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 16:04:09    853s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 16:04:09    853s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 16:04:09    853s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 16:04:09    853s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 16:04:09    853s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 16:04:09    853s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 16:04:09    853s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 16:04:09    853s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 16:04:09    853s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 16:04:09    853s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 16:04:09    853s] (I)       --------------------------------------------------------
[12/21 16:04:09    853s] 
[12/21 16:04:09    853s] [NR-eGR] ============ Routing rule table ============
[12/21 16:04:09    853s] [NR-eGR] Rule id: 0  Nets: 23 
[12/21 16:04:09    853s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 16:04:09    853s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 16:04:09    853s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 16:04:09    853s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:04:09    853s] [NR-eGR] Rule id: 1  Nets: 0 
[12/21 16:04:09    853s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 16:04:09    853s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 16:04:09    853s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:04:09    853s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:04:09    853s] [NR-eGR] ========================================
[12/21 16:04:09    853s] [NR-eGR] 
[12/21 16:04:09    853s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 16:04:09    853s] (I)       blocked tracks on layer2 : = 538491 / 660674 (81.51%)
[12/21 16:04:09    853s] (I)       blocked tracks on layer3 : = 600399 / 741034 (81.02%)
[12/21 16:04:09    853s] (I)       blocked tracks on layer4 : = 484878 / 660674 (73.39%)
[12/21 16:04:09    853s] (I)       blocked tracks on layer5 : = 547999 / 741034 (73.95%)
[12/21 16:04:09    853s] (I)       blocked tracks on layer6 : = 473866 / 660674 (71.72%)
[12/21 16:04:09    853s] (I)       blocked tracks on layer7 : = 531578 / 741034 (71.73%)
[12/21 16:04:09    853s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 16:04:09    853s] (I)       After initializing Early Global Route syMemory usage = 1748.6 MB
[12/21 16:04:09    853s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Reset routing kernel
[12/21 16:04:09    853s] (I)       Started Global Routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       ============= Initialization =============
[12/21 16:04:09    853s] (I)       totalPins=1621  totalGlobalPin=1621 (100.00%)
[12/21 16:04:09    853s] (I)       Started Net group 1 ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Build MST ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Generate topology with single threads
[12/21 16:04:09    853s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       total 2D Cap : 321534 = (143565 H, 177969 V)
[12/21 16:04:09    853s] [NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1a Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1a ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Pattern routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[12/21 16:04:09    853s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3373 = (1400 H, 1973 V) = (0.98% H, 1.11% V) = (5.166e+03um H, 7.280e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1b Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1b ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Monotonic routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3373 = (1400 H, 1973 V) = (0.98% H, 1.11% V) = (5.166e+03um H, 7.280e+03um V)
[12/21 16:04:09    853s] (I)       Overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 1.244637e+04um
[12/21 16:04:09    853s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1c Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1c ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Two level routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Level2 Grid: 58 x 58
[12/21 16:04:09    853s] (I)       Started Two Level Routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3373 = (1400 H, 1973 V) = (0.98% H, 1.11% V) = (5.166e+03um H, 7.280e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1d Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1d ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Detoured routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3396 = (1420 H, 1976 V) = (0.99% H, 1.11% V) = (5.240e+03um H, 7.291e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1e Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1e ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Route legalization ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3396 = (1420 H, 1976 V) = (0.99% H, 1.11% V) = (5.240e+03um H, 7.291e+03um V)
[12/21 16:04:09    853s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.253124e+04um
[12/21 16:04:09    853s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1f Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1f ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Congestion clean ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3394 = (1418 H, 1976 V) = (0.99% H, 1.11% V) = (5.232e+03um H, 7.291e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1g Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1g ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Post Routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 2236 = (932 H, 1304 V) = (0.65% H, 0.73% V) = (3.439e+03um H, 4.812e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       numNets=23  numFullyRipUpNets=13  numPartialRipUpNets=13 routedWL=955
[12/21 16:04:09    853s] [NR-eGR] Create a new net group with 13 nets and layer range [3, 6]
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1h Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1h ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Post Routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 960 = (350 H, 610 V) = (0.24% H, 0.34% V) = (1.292e+03um H, 2.251e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Layer assignment ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Running layer assignment with 1 threads
[12/21 16:04:09    853s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Net group 2 ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Build MST ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Generate topology with single threads
[12/21 16:04:09    853s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       total 2D Cap : 707553 = (339190 H, 368363 V)
[12/21 16:04:09    853s] [NR-eGR] Layer group 2: route 13 net(s) in layer range [3, 6]
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1a Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1a ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Pattern routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3369 = (1403 H, 1966 V) = (0.41% H, 0.53% V) = (5.177e+03um H, 7.255e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1b Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1b ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3369 = (1403 H, 1966 V) = (0.41% H, 0.53% V) = (5.177e+03um H, 7.255e+03um V)
[12/21 16:04:09    853s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.243161e+04um
[12/21 16:04:09    853s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1c Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1c ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3369 = (1403 H, 1966 V) = (0.41% H, 0.53% V) = (5.177e+03um H, 7.255e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1d Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1d ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3369 = (1403 H, 1966 V) = (0.41% H, 0.53% V) = (5.177e+03um H, 7.255e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1e Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1e ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Route legalization ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3369 = (1403 H, 1966 V) = (0.41% H, 0.53% V) = (5.177e+03um H, 7.255e+03um V)
[12/21 16:04:09    853s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.243161e+04um
[12/21 16:04:09    853s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1f Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1f ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3369 = (1403 H, 1966 V) = (0.41% H, 0.53% V) = (5.177e+03um H, 7.255e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1g Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1g ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Post Routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 2994 = (1253 H, 1741 V) = (0.37% H, 0.47% V) = (4.624e+03um H, 6.424e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       numNets=13  numFullyRipUpNets=11  numPartialRipUpNets=11 routedWL=384
[12/21 16:04:09    853s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 8]
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1h Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1h ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Post Routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 1346 = (515 H, 831 V) = (0.15% H, 0.23% V) = (1.900e+03um H, 3.066e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Layer assignment ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Running layer assignment with 1 threads
[12/21 16:04:09    853s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Net group 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Net group 3 ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Build MST ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Generate topology with single threads
[12/21 16:04:09    853s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       total 2D Cap : 995873 = (551657 H, 444216 V)
[12/21 16:04:09    853s] [NR-eGR] Layer group 3: route 11 net(s) in layer range [3, 8]
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1a Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1a ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Pattern routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3371 = (1407 H, 1964 V) = (0.26% H, 0.44% V) = (5.192e+03um H, 7.247e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1b Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1b ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3371 = (1407 H, 1964 V) = (0.26% H, 0.44% V) = (5.192e+03um H, 7.247e+03um V)
[12/21 16:04:09    853s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.243899e+04um
[12/21 16:04:09    853s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1c Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1c ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3371 = (1407 H, 1964 V) = (0.26% H, 0.44% V) = (5.192e+03um H, 7.247e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1d Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1d ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3371 = (1407 H, 1964 V) = (0.26% H, 0.44% V) = (5.192e+03um H, 7.247e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1e Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1e ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Route legalization ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3371 = (1407 H, 1964 V) = (0.26% H, 0.44% V) = (5.192e+03um H, 7.247e+03um V)
[12/21 16:04:09    853s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.243899e+04um
[12/21 16:04:09    853s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1f Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1f ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3371 = (1407 H, 1964 V) = (0.26% H, 0.44% V) = (5.192e+03um H, 7.247e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1g Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1g ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Post Routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 2997 = (1256 H, 1741 V) = (0.23% H, 0.39% V) = (4.635e+03um H, 6.424e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       numNets=11  numFullyRipUpNets=0  numPartialRipUpNets=2 routedWL=1651
[12/21 16:04:09    853s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 8]
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1h Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1h ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Post Routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 2997 = (1259 H, 1738 V) = (0.23% H, 0.39% V) = (4.646e+03um H, 6.413e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Layer assignment ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Running layer assignment with 1 threads
[12/21 16:04:09    853s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Net group 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Net group 4 ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Build MST ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Generate topology with single threads
[12/21 16:04:09    853s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       total 2D Cap : 1120637 = (551657 H, 568980 V)
[12/21 16:04:09    853s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [2, 8]
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1a Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1a ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Pattern routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[12/21 16:04:09    853s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3729 = (1568 H, 2161 V) = (0.28% H, 0.38% V) = (5.786e+03um H, 7.974e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1b Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1b ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Monotonic routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Monotonic routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3729 = (1568 H, 2161 V) = (0.28% H, 0.38% V) = (5.786e+03um H, 7.974e+03um V)
[12/21 16:04:09    853s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.376001e+04um
[12/21 16:04:09    853s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1c Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1c ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Two level routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Level2 Grid: 58 x 58
[12/21 16:04:09    853s] (I)       Started Two Level Routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3729 = (1568 H, 2161 V) = (0.28% H, 0.38% V) = (5.786e+03um H, 7.974e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1d Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1d ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Detoured routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3729 = (1568 H, 2161 V) = (0.28% H, 0.38% V) = (5.786e+03um H, 7.974e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1e Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1e ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Route legalization ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3729 = (1568 H, 2161 V) = (0.28% H, 0.38% V) = (5.786e+03um H, 7.974e+03um V)
[12/21 16:04:09    853s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.376001e+04um
[12/21 16:04:09    853s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1f Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1f ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Congestion clean ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3729 = (1568 H, 2161 V) = (0.28% H, 0.38% V) = (5.786e+03um H, 7.974e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1g Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1g ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Post Routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3729 = (1568 H, 2161 V) = (0.28% H, 0.38% V) = (5.786e+03um H, 7.974e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] (I)       ============  Phase 1h Route ============
[12/21 16:04:09    853s] (I)       Started Phase 1h ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Post Routing ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Usage: 3729 = (1568 H, 2161 V) = (0.28% H, 0.38% V) = (5.786e+03um H, 7.974e+03um V)
[12/21 16:04:09    853s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Layer assignment ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Current Layer assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Running layer assignment with 1 threads
[12/21 16:04:09    853s] (I)       Finished Layer assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Net group 4 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       
[12/21 16:04:09    853s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 16:04:09    853s] [NR-eGR]                        OverCon            
[12/21 16:04:09    853s] [NR-eGR]                         #Gcell     %Gcell
[12/21 16:04:09    853s] [NR-eGR]       Layer                (1)    OverCon 
[12/21 16:04:09    853s] [NR-eGR] ----------------------------------------------
[12/21 16:04:09    853s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:09    853s] [NR-eGR]  METAL2  (2)         3( 0.02%)   ( 0.02%) 
[12/21 16:04:09    853s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:09    853s] [NR-eGR]  METAL4  (4)        16( 0.07%)   ( 0.07%) 
[12/21 16:04:09    853s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:09    853s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:09    853s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:09    853s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:09    853s] [NR-eGR] ----------------------------------------------
[12/21 16:04:09    853s] [NR-eGR] Total               19( 0.01%)   ( 0.01%) 
[12/21 16:04:09    853s] [NR-eGR] 
[12/21 16:04:09    853s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       total 2D Cap : 1122733 = (552822 H, 569911 V)
[12/21 16:04:09    853s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/21 16:04:09    853s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/21 16:04:09    853s] (I)       ============= track Assignment ============
[12/21 16:04:09    853s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Started Track Assignment ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 16:04:09    853s] (I)       Running track assignment with 1 threads
[12/21 16:04:09    853s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] (I)       Run Multi-thread track assignment
[12/21 16:04:09    853s] (I)       Finished Track Assignment ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] [NR-eGR] Started Export DB wires ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] [NR-eGR] Started Export route guide file ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] [NR-eGR] Finished Export route guide file ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] [NR-eGR] Started Export all nets ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] [NR-eGR] Started Set wire vias ( Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1748.55 MB )
[12/21 16:04:09    853s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:09    853s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20984
[12/21 16:04:09    853s] [NR-eGR] METAL2  (2V) length: 7.035770e+04um, number of vias: 30102
[12/21 16:04:09    853s] [NR-eGR] METAL3  (3H) length: 8.212837e+04um, number of vias: 3066
[12/21 16:04:09    853s] [NR-eGR] METAL4  (4V) length: 3.471314e+04um, number of vias: 593
[12/21 16:04:09    853s] [NR-eGR] METAL5  (5H) length: 1.277693e+04um, number of vias: 132
[12/21 16:04:09    853s] [NR-eGR] METAL6  (6V) length: 4.419320e+03um, number of vias: 45
[12/21 16:04:09    853s] [NR-eGR] METAL7  (7H) length: 2.562735e+03um, number of vias: 43
[12/21 16:04:09    853s] [NR-eGR] METAL8  (8V) length: 9.266200e+02um, number of vias: 0
[12/21 16:04:09    853s] [NR-eGR] Total length: 2.078848e+05um, number of vias: 54965
[12/21 16:04:09    853s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:09    853s] [NR-eGR] Total eGR-routed clock nets wire length: 1.299189e+04um 
[12/21 16:04:09    853s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:09    853s] [NR-eGR] Report for selected net(s) only.
[12/21 16:04:09    853s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 1620
[12/21 16:04:09    853s] [NR-eGR] METAL2  (2V) length: 3.677055e+03um, number of vias: 2029
[12/21 16:04:09    853s] [NR-eGR] METAL3  (3H) length: 5.152675e+03um, number of vias: 763
[12/21 16:04:09    853s] [NR-eGR] METAL4  (4V) length: 3.656380e+03um, number of vias: 44
[12/21 16:04:09    853s] [NR-eGR] METAL5  (5H) length: 4.416100e+02um, number of vias: 20
[12/21 16:04:09    853s] [NR-eGR] METAL6  (6V) length: 6.416500e+01um, number of vias: 0
[12/21 16:04:09    853s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[12/21 16:04:09    853s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[12/21 16:04:09    853s] [NR-eGR] Total length: 1.299189e+04um, number of vias: 4476
[12/21 16:04:09    853s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:09    853s] [NR-eGR] Total routed clock nets wire length: 1.299189e+04um, number of vias: 4476
[12/21 16:04:09    853s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:09    853s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 1710.55 MB )
[12/21 16:04:10    853s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_80427_cad29_d10013_KVgKNX/.rgfV2vqUc
[12/21 16:04:10    853s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/21 16:04:10    853s]     Routing using eGR in eGR->NR Step done.
[12/21 16:04:10    853s]     Routing using NR in eGR->NR Step...
[12/21 16:04:10    853s] 
[12/21 16:04:10    853s] CCOPT: Preparing to route 24 clock nets with NanoRoute.
[12/21 16:04:10    853s]   All net are default rule.
[12/21 16:04:10    853s]   Removed pre-existing routes for 23 nets.
[12/21 16:04:10    853s]   Preferred NanoRoute mode settings: Current
[12/21 16:04:10    853s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 16:04:10    853s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/21 16:04:10    853s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/21 16:04:10    853s]       Clock detailed routing...
[12/21 16:04:10    853s]         NanoRoute...
[12/21 16:04:10    853s] % Begin globalDetailRoute (date=12/21 16:04:10, mem=1210.1M)
[12/21 16:04:10    853s] 
[12/21 16:04:10    853s] globalDetailRoute
[12/21 16:04:10    853s] 
[12/21 16:04:10    853s] ### Time Record (globalDetailRoute) is installed.
[12/21 16:04:10    853s] #Start globalDetailRoute on Tue Dec 21 16:04:10 2021
[12/21 16:04:10    853s] #
[12/21 16:04:10    853s] ### Time Record (Pre Callback) is installed.
[12/21 16:04:10    853s] ### Time Record (Pre Callback) is uninstalled.
[12/21 16:04:10    853s] ### Time Record (DB Import) is installed.
[12/21 16:04:10    853s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:04:10    853s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:04:10    853s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:04:10    853s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 16:04:10    853s] #To increase the message display limit, refer to the product command reference manual.
[12/21 16:04:10    853s] ### Net info: total nets: 15321
[12/21 16:04:10    853s] ### Net info: dirty nets: 24
[12/21 16:04:10    853s] ### Net info: marked as disconnected nets: 0
[12/21 16:04:10    853s] #num needed restored net=0
[12/21 16:04:10    853s] #need_extraction net=0 (total=15321)
[12/21 16:04:10    853s] ### Net info: fully routed nets: 0
[12/21 16:04:10    853s] ### Net info: trivial (< 2 pins) nets: 9242
[12/21 16:04:10    853s] ### Net info: unrouted nets: 6079
[12/21 16:04:10    853s] ### Net info: re-extraction nets: 0
[12/21 16:04:10    853s] ### Net info: selected nets: 24
[12/21 16:04:10    853s] ### Net info: ignored nets: 0
[12/21 16:04:10    853s] ### Net info: skip routing nets: 0
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 16:04:10    853s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 16:04:10    853s] #To increase the message display limit, refer to the product command reference manual.
[12/21 16:04:10    853s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 16:04:10    853s] ### import design signature (61): route=207236165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1453203858 dirty_area=23852628, del_dirty_area=0 cell=797256106 placement=1311161659 pin_access=533628933
[12/21 16:04:10    853s] ### Time Record (DB Import) is uninstalled.
[12/21 16:04:10    853s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 16:04:10    853s] #RTESIG:78da85933f6bc33010c53bf7531c4a06179a58ff1c496ba153202da109d9841a2b26e048
[12/21 16:04:10    853s] #       ae2c07f2edaba64317d7d224b81fefdebbe366f3fdeb1610c54b82171dc65c13d86c69fa
[12/21 16:04:10    853s] #       10b6c094f192629d4abb17f4389bbfbd7f10c6e164dade42f1e97dfb0c436f03f436c6b3
[12/21 16:04:10    853s] #       6b9e7e194a19500cc5d945dbd830cea815c4304cc970c50045dff9d6373704451f432a8e
[12/21 16:04:10    853s] #       a22b2a019921fa84451b9c09b7514e5634eb5edddb266b49cbbae1320a11cc45ce3f618c
[12/21 16:04:10    853s] #       00ab96699ae941716abd89ff9002677d11a6641ee269f67988a58865bc74e5d9397f1d7a
[12/21 16:04:10    853s] #       1deda5d312732af4d1d454e99a604c985eef9bf5e6502e4373dad3ebd7ee38bd0752e115
[12/21 16:04:10    853s] #       a07bffc9e955292fbab29cd8cf26fa685c6d423dada73820e7dd7457217976674289bf00
[12/21 16:04:10    853s] #       53e624a75931c9ab3c53e50f2a41620a7af80683e02703
[12/21 16:04:10    853s] #
[12/21 16:04:10    853s] #Skip comparing routing design signature in db-snapshot flow
[12/21 16:04:10    853s] ### Time Record (Data Preparation) is installed.
[12/21 16:04:10    853s] #RTESIG:78da8d93cd6ac33010847bee532c4a0e2e34b1fe1c49d7424f81b48426f426d458310147
[12/21 16:04:10    853s] #       72653990b7af9ad29b6b5527c17eccccee4ab3f9fe790b88e225c18b0e63ae096cb6345d
[12/21 16:04:10    853s] #       085b60ca7849b14ea5dd13ba9fcd5f5edf08e370346d6fa1f8f0be7d84a1b7017a1be3c9
[12/21 16:04:10    853s] #       350f3f0ca50c2886e2e4a26d6c1867d40a6218a664b86280a2ef7ceb9b2b82a28f211547
[12/21 16:04:10    853s] #       d1159580cc107dc2a20dce84eb28272b9a4daf6eb6295ad2b26e388f42047391cb4f1823
[12/21 16:04:10    853s] #       c0aa659a663a501c5b6fe21fa4c0d95c84299987789a7d1e62a9c5329ebbf2e49cbf0cbd
[12/21 16:04:10    853s] #       8ef6dc69893915fa606aaa744d30264caff7cd7af35e2e4373dcd3cbe7ee30bd0752e115
[12/21 16:04:10    853s] #       a09bffe4f4aad42fbab09cd8f726fa685c6d423dada73820e7ddb4ebed95fc869b321692
[12/21 16:04:10    853s] #       67972b94f89f98e4342b26799567aafccf4b909882eebe00b81233b8
[12/21 16:04:10    853s] #
[12/21 16:04:10    853s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:04:10    853s] ### Time Record (Data Preparation) is installed.
[12/21 16:04:10    853s] #Start routing data preparation on Tue Dec 21 16:04:10 2021
[12/21 16:04:10    853s] #
[12/21 16:04:10    853s] #Minimum voltage of a net in the design = 0.000.
[12/21 16:04:10    853s] #Maximum voltage of a net in the design = 1.320.
[12/21 16:04:10    853s] #Voltage range [0.000 - 1.320] has 15319 nets.
[12/21 16:04:10    853s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 16:04:10    853s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 16:04:11    854s] ### Time Record (Cell Pin Access) is installed.
[12/21 16:04:11    854s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 16:04:11    855s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 16:04:11    855s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:04:11    855s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:04:11    855s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:04:11    855s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:04:11    855s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:04:11    855s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:04:11    855s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 16:04:11    855s] #Monitoring time of adding inner blkg by smac
[12/21 16:04:11    855s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.75 (MB), peak = 1260.39 (MB)
[12/21 16:04:11    855s] #Regenerating Ggrids automatically.
[12/21 16:04:11    855s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 16:04:11    855s] #Using automatically generated G-grids.
[12/21 16:04:11    855s] #Done routing data preparation.
[12/21 16:04:11    855s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1214.87 (MB), peak = 1260.39 (MB)
[12/21 16:04:11    855s] #reading routing guides ......
[12/21 16:04:11    855s] #
[12/21 16:04:11    855s] #Finished routing data preparation on Tue Dec 21 16:04:11 2021
[12/21 16:04:11    855s] #
[12/21 16:04:11    855s] #Cpu time = 00:00:01
[12/21 16:04:11    855s] #Elapsed time = 00:00:01
[12/21 16:04:11    855s] #Increased memory = 4.19 (MB)
[12/21 16:04:11    855s] #Total memory = 1215.07 (MB)
[12/21 16:04:11    855s] #Peak memory = 1260.39 (MB)
[12/21 16:04:11    855s] #
[12/21 16:04:11    855s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:04:11    855s] ### Time Record (Global Routing) is installed.
[12/21 16:04:11    855s] #
[12/21 16:04:11    855s] #Start global routing on Tue Dec 21 16:04:11 2021
[12/21 16:04:11    855s] #
[12/21 16:04:11    855s] #
[12/21 16:04:11    855s] #Start global routing initialization on Tue Dec 21 16:04:11 2021
[12/21 16:04:11    855s] #
[12/21 16:04:11    855s] #Number of eco nets is 0
[12/21 16:04:11    855s] #
[12/21 16:04:11    855s] #Start global routing data preparation on Tue Dec 21 16:04:11 2021
[12/21 16:04:11    855s] #
[12/21 16:04:11    855s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 21 16:04:11 2021 with memory = 1215.31 (MB), peak = 1260.39 (MB)
[12/21 16:04:11    855s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:11    855s] #Start routing resource analysis on Tue Dec 21 16:04:11 2021
[12/21 16:04:11    855s] #
[12/21 16:04:11    855s] ### init_is_bin_blocked starts on Tue Dec 21 16:04:11 2021 with memory = 1215.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:11    855s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:11    855s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 21 16:04:11 2021 with memory = 1219.23 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] ### adjust_flow_cap starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] ### adjust_partial_route_blockage starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] ### set_via_blocked starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] ### copy_flow starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] #Routing resource analysis is done on Tue Dec 21 16:04:12 2021
[12/21 16:04:12    855s] #
[12/21 16:04:12    855s] ### report_flow_cap starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] #  Resource Analysis:
[12/21 16:04:12    855s] #
[12/21 16:04:12    855s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/21 16:04:12    855s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/21 16:04:12    855s] #  --------------------------------------------------------------
[12/21 16:04:12    855s] #  METAL1         H         851        1731       29584    83.25%
[12/21 16:04:12    855s] #  METAL2         V         588        1714       29584    79.11%
[12/21 16:04:12    855s] #  METAL3         H         664        1918       29584    78.93%
[12/21 16:04:12    855s] #  METAL4         V         765        1537       29584    71.61%
[12/21 16:04:12    855s] #  METAL5         H         831        1751       29584    71.27%
[12/21 16:04:12    855s] #  METAL6         V         792        1510       29584    71.28%
[12/21 16:04:12    855s] #  METAL7         H         888        1694       29584    71.27%
[12/21 16:04:12    855s] #  METAL8         V         329         591       29584    71.39%
[12/21 16:04:12    855s] #  --------------------------------------------------------------
[12/21 16:04:12    855s] #  Total                   5709      68.22%      236672    74.76%
[12/21 16:04:12    855s] #
[12/21 16:04:12    855s] #  24 nets (0.16%) with 1 preferred extra spacing.
[12/21 16:04:12    855s] #
[12/21 16:04:12    855s] #
[12/21 16:04:12    855s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] ### analyze_m2_tracks starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] ### report_initial_resource starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] ### mark_pg_pins_accessibility starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] ### set_net_region starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] #
[12/21 16:04:12    855s] #Global routing data preparation is done on Tue Dec 21 16:04:12 2021
[12/21 16:04:12    855s] #
[12/21 16:04:12    855s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] #
[12/21 16:04:12    855s] ### prepare_level starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] #Routing guide is on.
[12/21 16:04:12    855s] ### init level 1 starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] ### Level 1 hgrid = 172 X 172
[12/21 16:04:12    855s] ### prepare_level_flow starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] #
[12/21 16:04:12    855s] #Global routing initialization is done on Tue Dec 21 16:04:12 2021
[12/21 16:04:12    855s] #
[12/21 16:04:12    855s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] #
[12/21 16:04:12    855s] #start global routing iteration 1...
[12/21 16:04:12    855s] ### init_flow_edge starts on Tue Dec 21 16:04:12 2021 with memory = 1219.54 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    855s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    855s] ### routing at level 1 (topmost level) iter 0
[12/21 16:04:12    856s] ### measure_qor starts on Tue Dec 21 16:04:12 2021 with memory = 1222.35 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    856s] ### measure_congestion starts on Tue Dec 21 16:04:12 2021 with memory = 1222.35 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    856s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    856s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:12    856s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1222.32 (MB), peak = 1260.39 (MB)
[12/21 16:04:12    856s] #
[12/21 16:04:12    856s] #start global routing iteration 2...
[12/21 16:04:12    856s] ### routing at level 1 (topmost level) iter 1
[12/21 16:04:13    856s] ### measure_qor starts on Tue Dec 21 16:04:13 2021 with memory = 1222.32 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] ### measure_congestion starts on Tue Dec 21 16:04:13 2021 with memory = 1222.32 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1222.32 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] #
[12/21 16:04:13    856s] ### route_end starts on Tue Dec 21 16:04:13 2021 with memory = 1222.32 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] #
[12/21 16:04:13    856s] #Total number of trivial nets (e.g. < 2 pins) = 9242 (skipped).
[12/21 16:04:13    856s] #Total number of selected nets for routing = 23.
[12/21 16:04:13    856s] #Total number of unselected nets (but routable) for routing = 6056 (skipped).
[12/21 16:04:13    856s] #Total number of nets in the design = 15321.
[12/21 16:04:13    856s] #
[12/21 16:04:13    856s] #6056 skipped nets do not have any wires.
[12/21 16:04:13    856s] #23 routable nets have only global wires.
[12/21 16:04:13    856s] #23 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/21 16:04:13    856s] #
[12/21 16:04:13    856s] #Routed net constraints summary:
[12/21 16:04:13    856s] #------------------------------------------------
[12/21 16:04:13    856s] #        Rules   Pref Extra Space   Unconstrained  
[12/21 16:04:13    856s] #------------------------------------------------
[12/21 16:04:13    856s] #      Default                 23               0  
[12/21 16:04:13    856s] #------------------------------------------------
[12/21 16:04:13    856s] #        Total                 23               0  
[12/21 16:04:13    856s] #------------------------------------------------
[12/21 16:04:13    856s] #
[12/21 16:04:13    856s] #Routing constraints summary of the whole design:
[12/21 16:04:13    856s] #------------------------------------------------
[12/21 16:04:13    856s] #        Rules   Pref Extra Space   Unconstrained  
[12/21 16:04:13    856s] #------------------------------------------------
[12/21 16:04:13    856s] #      Default                 23            6056  
[12/21 16:04:13    856s] #------------------------------------------------
[12/21 16:04:13    856s] #        Total                 23            6056  
[12/21 16:04:13    856s] #------------------------------------------------
[12/21 16:04:13    856s] #
[12/21 16:04:13    856s] ### cal_base_flow starts on Tue Dec 21 16:04:13 2021 with memory = 1222.32 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] ### init_flow_edge starts on Tue Dec 21 16:04:13 2021 with memory = 1222.32 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] ### cal_flow starts on Tue Dec 21 16:04:13 2021 with memory = 1222.46 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] ### report_overcon starts on Tue Dec 21 16:04:13 2021 with memory = 1222.46 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] #
[12/21 16:04:13    856s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/21 16:04:13    856s] #
[12/21 16:04:13    856s] #                 OverCon          
[12/21 16:04:13    856s] #                  #Gcell    %Gcell
[12/21 16:04:13    856s] #     Layer           (1)   OverCon  Flow/Cap
[12/21 16:04:13    856s] #  ----------------------------------------------
[12/21 16:04:13    856s] #  METAL1        0(0.00%)   (0.00%)     0.24  
[12/21 16:04:13    856s] #  METAL2        0(0.00%)   (0.00%)     0.06  
[12/21 16:04:13    856s] #  METAL3        0(0.00%)   (0.00%)     0.06  
[12/21 16:04:13    856s] #  METAL4        0(0.00%)   (0.00%)     0.03  
[12/21 16:04:13    856s] #  METAL5        0(0.00%)   (0.00%)     0.00  
[12/21 16:04:13    856s] #  METAL6        0(0.00%)   (0.00%)     0.00  
[12/21 16:04:13    856s] #  METAL7        0(0.00%)   (0.00%)     0.00  
[12/21 16:04:13    856s] #  METAL8        0(0.00%)   (0.00%)     0.00  
[12/21 16:04:13    856s] #  ----------------------------------------------
[12/21 16:04:13    856s] #     Total      0(0.00%)   (0.00%)
[12/21 16:04:13    856s] #
[12/21 16:04:13    856s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/21 16:04:13    856s] #  Overflow after GR: 0.00% H + 0.00% V
[12/21 16:04:13    856s] #
[12/21 16:04:13    856s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] ### cal_base_flow starts on Tue Dec 21 16:04:13 2021 with memory = 1222.46 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] ### init_flow_edge starts on Tue Dec 21 16:04:13 2021 with memory = 1222.46 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] ### cal_flow starts on Tue Dec 21 16:04:13 2021 with memory = 1222.47 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] ### export_cong_map starts on Tue Dec 21 16:04:13 2021 with memory = 1222.47 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] ### PDZT_Export::export_cong_map starts on Tue Dec 21 16:04:13 2021 with memory = 1222.99 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] ### import_cong_map starts on Tue Dec 21 16:04:13 2021 with memory = 1222.99 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    856s] ### update starts on Tue Dec 21 16:04:13 2021 with memory = 1222.99 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    856s] #Complete Global Routing.
[12/21 16:04:13    857s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 16:04:13    857s] #Total wire length = 12506 um.
[12/21 16:04:13    857s] #Total half perimeter of net bounding box = 4459 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL1 = 0 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL2 = 3320 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL3 = 5088 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL4 = 3613 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL5 = 424 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL6 = 60 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 16:04:13    857s] #Total number of vias = 3305
[12/21 16:04:13    857s] #Up-Via Summary (total 3305):
[12/21 16:04:13    857s] #           
[12/21 16:04:13    857s] #-----------------------
[12/21 16:04:13    857s] # METAL1           1618
[12/21 16:04:13    857s] # METAL2           1087
[12/21 16:04:13    857s] # METAL3            554
[12/21 16:04:13    857s] # METAL4             32
[12/21 16:04:13    857s] # METAL5             14
[12/21 16:04:13    857s] #-----------------------
[12/21 16:04:13    857s] #                  3305 
[12/21 16:04:13    857s] #
[12/21 16:04:13    857s] #Total number of involved priority nets 23
[12/21 16:04:13    857s] #Maximum src to sink distance for priority net 323.1
[12/21 16:04:13    857s] #Average of max src_to_sink distance for priority net 174.8
[12/21 16:04:13    857s] #Average of ave src_to_sink distance for priority net 110.0
[12/21 16:04:13    857s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    857s] ### report_overcon starts on Tue Dec 21 16:04:13 2021 with memory = 1223.41 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    857s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    857s] ### report_overcon starts on Tue Dec 21 16:04:13 2021 with memory = 1223.41 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    857s] #Max overcon = 0 track.
[12/21 16:04:13    857s] #Total overcon = 0.00%.
[12/21 16:04:13    857s] #Worst layer Gcell overcon rate = 0.00%.
[12/21 16:04:13    857s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    857s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    857s] ### global_route design signature (64): route=475435718 net_attr=1708542423
[12/21 16:04:13    857s] #
[12/21 16:04:13    857s] #Global routing statistics:
[12/21 16:04:13    857s] #Cpu time = 00:00:02
[12/21 16:04:13    857s] #Elapsed time = 00:00:02
[12/21 16:04:13    857s] #Increased memory = 5.98 (MB)
[12/21 16:04:13    857s] #Total memory = 1221.05 (MB)
[12/21 16:04:13    857s] #Peak memory = 1260.39 (MB)
[12/21 16:04:13    857s] #
[12/21 16:04:13    857s] #Finished global routing on Tue Dec 21 16:04:13 2021
[12/21 16:04:13    857s] #
[12/21 16:04:13    857s] #
[12/21 16:04:13    857s] ### Time Record (Global Routing) is uninstalled.
[12/21 16:04:13    857s] ### Time Record (Data Preparation) is installed.
[12/21 16:04:13    857s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:04:13    857s] ### track-assign external-init starts on Tue Dec 21 16:04:13 2021 with memory = 1217.39 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    857s] ### Time Record (Track Assignment) is installed.
[12/21 16:04:13    857s] #reading routing guides ......
[12/21 16:04:13    857s] ### Time Record (Track Assignment) is uninstalled.
[12/21 16:04:13    857s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    857s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.39 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    857s] ### track-assign engine-init starts on Tue Dec 21 16:04:13 2021 with memory = 1217.39 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    857s] ### Time Record (Track Assignment) is installed.
[12/21 16:04:13    857s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    857s] ### track-assign core-engine starts on Tue Dec 21 16:04:13 2021 with memory = 1217.39 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    857s] #Start Track Assignment.
[12/21 16:04:13    857s] #Done with 724 horizontal wires in 6 hboxes and 996 vertical wires in 6 hboxes.
[12/21 16:04:13    857s] #Done with 736 horizontal wires in 6 hboxes and 975 vertical wires in 6 hboxes.
[12/21 16:04:13    857s] #Complete Track Assignment.
[12/21 16:04:13    857s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 16:04:13    857s] #Total wire length = 13434 um.
[12/21 16:04:13    857s] #Total half perimeter of net bounding box = 4459 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL1 = 1038 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL2 = 3243 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL3 = 4868 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL4 = 3788 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL5 = 424 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL6 = 72 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 16:04:13    857s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 16:04:13    857s] #Total number of vias = 3305
[12/21 16:04:13    857s] #Up-Via Summary (total 3305):
[12/21 16:04:13    857s] #           
[12/21 16:04:13    857s] #-----------------------
[12/21 16:04:13    857s] # METAL1           1618
[12/21 16:04:13    857s] # METAL2           1087
[12/21 16:04:13    857s] # METAL3            554
[12/21 16:04:13    857s] # METAL4             32
[12/21 16:04:13    857s] # METAL5             14
[12/21 16:04:13    857s] #-----------------------
[12/21 16:04:13    857s] #                  3305 
[12/21 16:04:13    857s] #
[12/21 16:04:13    857s] ### track_assign design signature (67): route=962322543
[12/21 16:04:13    857s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[12/21 16:04:13    857s] ### Time Record (Track Assignment) is uninstalled.
[12/21 16:04:13    857s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.56 (MB), peak = 1260.39 (MB)
[12/21 16:04:13    857s] #
[12/21 16:04:13    857s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/21 16:04:13    857s] #Cpu time = 00:00:03
[12/21 16:04:13    857s] #Elapsed time = 00:00:03
[12/21 16:04:13    857s] #Increased memory = 6.68 (MB)
[12/21 16:04:13    857s] #Total memory = 1217.56 (MB)
[12/21 16:04:13    857s] #Peak memory = 1260.39 (MB)
[12/21 16:04:13    857s] ### Time Record (Detail Routing) is installed.
[12/21 16:04:13    857s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 16:04:14    857s] #
[12/21 16:04:14    857s] #Start Detail Routing..
[12/21 16:04:14    857s] #start initial detail routing ...
[12/21 16:04:14    857s] ### Design has 2 dirty nets
[12/21 16:04:25    868s] # ECO: 1.1% of the total area was rechecked for DRC, and 13.2% required routing.
[12/21 16:04:25    868s] #   number of violations = 4
[12/21 16:04:25    868s] #
[12/21 16:04:25    868s] #    By Layer and Type :
[12/21 16:04:25    868s] #	          Short   CShort   Totals
[12/21 16:04:25    868s] #	METAL1        0        0        0
[12/21 16:04:25    868s] #	METAL2        0        0        0
[12/21 16:04:25    868s] #	METAL3        1        2        3
[12/21 16:04:25    868s] #	METAL4        1        0        1
[12/21 16:04:25    868s] #	Totals        2        2        4
[12/21 16:04:25    868s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1224.43 (MB), peak = 1266.95 (MB)
[12/21 16:04:25    868s] #start 1st optimization iteration ...
[12/21 16:04:25    868s] #   number of violations = 2
[12/21 16:04:25    868s] #
[12/21 16:04:25    868s] #    By Layer and Type :
[12/21 16:04:25    868s] #	          Short   CShort   Totals
[12/21 16:04:25    868s] #	METAL1        0        0        0
[12/21 16:04:25    868s] #	METAL2        0        0        0
[12/21 16:04:25    868s] #	METAL3        0        1        1
[12/21 16:04:25    868s] #	METAL4        1        0        1
[12/21 16:04:25    868s] #	Totals        1        1        2
[12/21 16:04:25    868s] #    number of process antenna violations = 4
[12/21 16:04:25    868s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.36 (MB), peak = 1266.95 (MB)
[12/21 16:04:25    868s] #start 2nd optimization iteration ...
[12/21 16:04:25    869s] #   number of violations = 2
[12/21 16:04:25    869s] #
[12/21 16:04:25    869s] #    By Layer and Type :
[12/21 16:04:25    869s] #	          Short   CShort   Totals
[12/21 16:04:25    869s] #	METAL1        0        0        0
[12/21 16:04:25    869s] #	METAL2        0        0        0
[12/21 16:04:25    869s] #	METAL3        0        1        1
[12/21 16:04:25    869s] #	METAL4        1        0        1
[12/21 16:04:25    869s] #	Totals        1        1        2
[12/21 16:04:25    869s] #    number of process antenna violations = 4
[12/21 16:04:25    869s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.37 (MB), peak = 1266.95 (MB)
[12/21 16:04:25    869s] #start 3rd optimization iteration ...
[12/21 16:04:25    869s] #   number of violations = 2
[12/21 16:04:25    869s] #
[12/21 16:04:25    869s] #    By Layer and Type :
[12/21 16:04:25    869s] #	          Short   CShort   Totals
[12/21 16:04:25    869s] #	METAL1        0        0        0
[12/21 16:04:25    869s] #	METAL2        0        0        0
[12/21 16:04:25    869s] #	METAL3        0        1        1
[12/21 16:04:25    869s] #	METAL4        1        0        1
[12/21 16:04:25    869s] #	Totals        1        1        2
[12/21 16:04:25    869s] #    number of process antenna violations = 4
[12/21 16:04:25    869s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.37 (MB), peak = 1266.95 (MB)
[12/21 16:04:25    869s] #start 4th optimization iteration ...
[12/21 16:04:25    869s] #   number of violations = 2
[12/21 16:04:25    869s] #
[12/21 16:04:25    869s] #    By Layer and Type :
[12/21 16:04:25    869s] #	          Short   CShort   Totals
[12/21 16:04:25    869s] #	METAL1        0        0        0
[12/21 16:04:25    869s] #	METAL2        0        0        0
[12/21 16:04:25    869s] #	METAL3        0        1        1
[12/21 16:04:25    869s] #	METAL4        1        0        1
[12/21 16:04:25    869s] #	Totals        1        1        2
[12/21 16:04:25    869s] #    number of process antenna violations = 4
[12/21 16:04:25    869s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1225.46 (MB), peak = 1266.95 (MB)
[12/21 16:04:25    869s] #start 5th optimization iteration ...
[12/21 16:04:25    869s] #   number of violations = 2
[12/21 16:04:25    869s] #
[12/21 16:04:25    869s] #    By Layer and Type :
[12/21 16:04:25    869s] #	          Short   CShort   Totals
[12/21 16:04:25    869s] #	METAL1        0        0        0
[12/21 16:04:25    869s] #	METAL2        0        0        0
[12/21 16:04:25    869s] #	METAL3        0        1        1
[12/21 16:04:25    869s] #	METAL4        1        0        1
[12/21 16:04:25    869s] #	Totals        1        1        2
[12/21 16:04:25    869s] #    number of process antenna violations = 4
[12/21 16:04:25    869s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1225.46 (MB), peak = 1266.95 (MB)
[12/21 16:04:25    869s] #start 6th optimization iteration ...
[12/21 16:04:26    869s] #   number of violations = 2
[12/21 16:04:26    869s] #
[12/21 16:04:26    869s] #    By Layer and Type :
[12/21 16:04:26    869s] #	          Short   CShort   Totals
[12/21 16:04:26    869s] #	METAL1        0        0        0
[12/21 16:04:26    869s] #	METAL2        0        0        0
[12/21 16:04:26    869s] #	METAL3        0        1        1
[12/21 16:04:26    869s] #	METAL4        1        0        1
[12/21 16:04:26    869s] #	Totals        1        1        2
[12/21 16:04:26    869s] #    number of process antenna violations = 4
[12/21 16:04:26    869s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.68 (MB), peak = 1266.95 (MB)
[12/21 16:04:26    869s] #start 7th optimization iteration ...
[12/21 16:04:26    869s] #   number of violations = 2
[12/21 16:04:26    869s] #
[12/21 16:04:26    869s] #    By Layer and Type :
[12/21 16:04:26    869s] #	          Short   CShort   Totals
[12/21 16:04:26    869s] #	METAL1        0        0        0
[12/21 16:04:26    869s] #	METAL2        0        0        0
[12/21 16:04:26    869s] #	METAL3        0        1        1
[12/21 16:04:26    869s] #	METAL4        1        0        1
[12/21 16:04:26    869s] #	Totals        1        1        2
[12/21 16:04:26    869s] #    number of process antenna violations = 4
[12/21 16:04:26    869s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.69 (MB), peak = 1266.95 (MB)
[12/21 16:04:26    869s] #start 8th optimization iteration ...
[12/21 16:04:28    871s] #   number of violations = 2
[12/21 16:04:28    871s] #
[12/21 16:04:28    871s] #    By Layer and Type :
[12/21 16:04:28    871s] #	          Short   CShort   Totals
[12/21 16:04:28    871s] #	METAL1        0        0        0
[12/21 16:04:28    871s] #	METAL2        0        0        0
[12/21 16:04:28    871s] #	METAL3        0        1        1
[12/21 16:04:28    871s] #	METAL4        1        0        1
[12/21 16:04:28    871s] #	Totals        1        1        2
[12/21 16:04:28    871s] #    number of process antenna violations = 4
[12/21 16:04:28    871s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1226.69 (MB), peak = 1266.95 (MB)
[12/21 16:04:28    871s] #start 9th optimization iteration ...
[12/21 16:04:28    871s] #   number of violations = 2
[12/21 16:04:28    871s] #
[12/21 16:04:28    871s] #    By Layer and Type :
[12/21 16:04:28    871s] #	          Short   CShort   Totals
[12/21 16:04:28    871s] #	METAL1        0        0        0
[12/21 16:04:28    871s] #	METAL2        0        0        0
[12/21 16:04:28    871s] #	METAL3        0        1        1
[12/21 16:04:28    871s] #	METAL4        1        0        1
[12/21 16:04:28    871s] #	Totals        1        1        2
[12/21 16:04:28    871s] #    number of process antenna violations = 4
[12/21 16:04:28    871s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.70 (MB), peak = 1266.95 (MB)
[12/21 16:04:28    871s] #start 10th optimization iteration ...
[12/21 16:04:28    871s] #   number of violations = 2
[12/21 16:04:28    871s] #
[12/21 16:04:28    871s] #    By Layer and Type :
[12/21 16:04:28    871s] #	          Short   CShort   Totals
[12/21 16:04:28    871s] #	METAL1        0        0        0
[12/21 16:04:28    871s] #	METAL2        0        0        0
[12/21 16:04:28    871s] #	METAL3        0        1        1
[12/21 16:04:28    871s] #	METAL4        1        0        1
[12/21 16:04:28    871s] #	Totals        1        1        2
[12/21 16:04:28    871s] #    number of process antenna violations = 4
[12/21 16:04:28    871s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1226.70 (MB), peak = 1266.95 (MB)
[12/21 16:04:28    871s] #start 11th optimization iteration ...
[12/21 16:04:30    873s] #   number of violations = 2
[12/21 16:04:30    873s] #
[12/21 16:04:30    873s] #    By Layer and Type :
[12/21 16:04:30    873s] #	          Short   CShort   Totals
[12/21 16:04:30    873s] #	METAL1        0        0        0
[12/21 16:04:30    873s] #	METAL2        0        0        0
[12/21 16:04:30    873s] #	METAL3        0        1        1
[12/21 16:04:30    873s] #	METAL4        1        0        1
[12/21 16:04:30    873s] #	Totals        1        1        2
[12/21 16:04:30    873s] #    number of process antenna violations = 4
[12/21 16:04:30    873s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1227.04 (MB), peak = 1266.95 (MB)
[12/21 16:04:30    873s] #start 12th optimization iteration ...
[12/21 16:04:30    874s] #   number of violations = 2
[12/21 16:04:30    874s] #
[12/21 16:04:30    874s] #    By Layer and Type :
[12/21 16:04:30    874s] #	          Short   CShort   Totals
[12/21 16:04:30    874s] #	METAL1        0        0        0
[12/21 16:04:30    874s] #	METAL2        0        0        0
[12/21 16:04:30    874s] #	METAL3        0        1        1
[12/21 16:04:30    874s] #	METAL4        1        0        1
[12/21 16:04:30    874s] #	Totals        1        1        2
[12/21 16:04:30    874s] #    number of process antenna violations = 4
[12/21 16:04:30    874s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.04 (MB), peak = 1266.95 (MB)
[12/21 16:04:30    874s] #start 13th optimization iteration ...
[12/21 16:04:30    874s] #   number of violations = 2
[12/21 16:04:30    874s] #
[12/21 16:04:30    874s] #    By Layer and Type :
[12/21 16:04:30    874s] #	          Short   CShort   Totals
[12/21 16:04:30    874s] #	METAL1        0        0        0
[12/21 16:04:30    874s] #	METAL2        0        0        0
[12/21 16:04:30    874s] #	METAL3        0        1        1
[12/21 16:04:30    874s] #	METAL4        1        0        1
[12/21 16:04:30    874s] #	Totals        1        1        2
[12/21 16:04:30    874s] #    number of process antenna violations = 4
[12/21 16:04:30    874s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.04 (MB), peak = 1266.95 (MB)
[12/21 16:04:30    874s] #start 14th optimization iteration ...
[12/21 16:04:30    874s] #   number of violations = 2
[12/21 16:04:30    874s] #
[12/21 16:04:30    874s] #    By Layer and Type :
[12/21 16:04:30    874s] #	          Short   CShort   Totals
[12/21 16:04:30    874s] #	METAL1        0        0        0
[12/21 16:04:30    874s] #	METAL2        0        0        0
[12/21 16:04:30    874s] #	METAL3        0        1        1
[12/21 16:04:30    874s] #	METAL4        1        0        1
[12/21 16:04:30    874s] #	Totals        1        1        2
[12/21 16:04:30    874s] #    number of process antenna violations = 4
[12/21 16:04:30    874s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.04 (MB), peak = 1266.95 (MB)
[12/21 16:04:30    874s] #start 15th optimization iteration ...
[12/21 16:04:31    874s] #   number of violations = 2
[12/21 16:04:31    874s] #
[12/21 16:04:31    874s] #    By Layer and Type :
[12/21 16:04:31    874s] #	          Short   CShort   Totals
[12/21 16:04:31    874s] #	METAL1        0        0        0
[12/21 16:04:31    874s] #	METAL2        0        0        0
[12/21 16:04:31    874s] #	METAL3        0        1        1
[12/21 16:04:31    874s] #	METAL4        1        0        1
[12/21 16:04:31    874s] #	Totals        1        1        2
[12/21 16:04:31    874s] #    number of process antenna violations = 4
[12/21 16:04:31    874s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1227.04 (MB), peak = 1266.95 (MB)
[12/21 16:04:31    874s] #start 16th optimization iteration ...
[12/21 16:04:34    878s] #   number of violations = 0
[12/21 16:04:34    878s] #    number of process antenna violations = 4
[12/21 16:04:34    878s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1227.33 (MB), peak = 1276.31 (MB)
[12/21 16:04:34    878s] #Complete Detail Routing.
[12/21 16:04:34    878s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 16:04:34    878s] #Total wire length = 14623 um.
[12/21 16:04:34    878s] #Total half perimeter of net bounding box = 4459 um.
[12/21 16:04:34    878s] #Total wire length on LAYER METAL1 = 0 um.
[12/21 16:04:34    878s] #Total wire length on LAYER METAL2 = 879 um.
[12/21 16:04:34    878s] #Total wire length on LAYER METAL3 = 7990 um.
[12/21 16:04:34    878s] #Total wire length on LAYER METAL4 = 5334 um.
[12/21 16:04:34    878s] #Total wire length on LAYER METAL5 = 401 um.
[12/21 16:04:34    878s] #Total wire length on LAYER METAL6 = 19 um.
[12/21 16:04:34    878s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 16:04:34    878s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 16:04:34    878s] #Total number of vias = 4294
[12/21 16:04:34    878s] #Up-Via Summary (total 4294):
[12/21 16:04:34    878s] #           
[12/21 16:04:34    878s] #-----------------------
[12/21 16:04:34    878s] # METAL1           1618
[12/21 16:04:34    878s] # METAL2           1512
[12/21 16:04:34    878s] # METAL3           1145
[12/21 16:04:34    878s] # METAL4             17
[12/21 16:04:34    878s] # METAL5              2
[12/21 16:04:34    878s] #-----------------------
[12/21 16:04:34    878s] #                  4294 
[12/21 16:04:34    878s] #
[12/21 16:04:34    878s] #Total number of DRC violations = 0
[12/21 16:04:34    878s] ### Time Record (Detail Routing) is uninstalled.
[12/21 16:04:34    878s] #Cpu time = 00:00:21
[12/21 16:04:34    878s] #Elapsed time = 00:00:21
[12/21 16:04:34    878s] #Increased memory = 8.03 (MB)
[12/21 16:04:34    878s] #Total memory = 1225.59 (MB)
[12/21 16:04:34    878s] #Peak memory = 1276.31 (MB)
[12/21 16:04:34    878s] #detailRoute Statistics:
[12/21 16:04:34    878s] #Cpu time = 00:00:21
[12/21 16:04:34    878s] #Elapsed time = 00:00:21
[12/21 16:04:34    878s] #Increased memory = 8.03 (MB)
[12/21 16:04:34    878s] #Total memory = 1225.59 (MB)
[12/21 16:04:34    878s] #Peak memory = 1276.31 (MB)
[12/21 16:04:34    878s] #Skip updating routing design signature in db-snapshot flow
[12/21 16:04:34    878s] ### global_detail_route design signature (105): route=1193749121 flt_obj=0 vio=1905142130 shield_wire=1
[12/21 16:04:34    878s] ### Time Record (DB Export) is installed.
[12/21 16:04:34    878s] ### export design design signature (106): route=1193749121 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1304819838 dirty_area=0, del_dirty_area=0 cell=797256106 placement=1311161659 pin_access=533628933
[12/21 16:04:35    878s] ### Time Record (DB Export) is uninstalled.
[12/21 16:04:35    878s] ### Time Record (Post Callback) is installed.
[12/21 16:04:35    878s] ### Time Record (Post Callback) is uninstalled.
[12/21 16:04:35    878s] #
[12/21 16:04:35    878s] #globalDetailRoute statistics:
[12/21 16:04:35    878s] #Cpu time = 00:00:25
[12/21 16:04:35    878s] #Elapsed time = 00:00:25
[12/21 16:04:35    878s] #Increased memory = 9.99 (MB)
[12/21 16:04:35    878s] #Total memory = 1220.13 (MB)
[12/21 16:04:35    878s] #Peak memory = 1276.31 (MB)
[12/21 16:04:35    878s] #Number of warnings = 44
[12/21 16:04:35    878s] #Total number of warnings = 116
[12/21 16:04:35    878s] #Number of fails = 0
[12/21 16:04:35    878s] #Total number of fails = 0
[12/21 16:04:35    878s] #Complete globalDetailRoute on Tue Dec 21 16:04:35 2021
[12/21 16:04:35    878s] #
[12/21 16:04:35    878s] ### import design signature (107): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=533628933
[12/21 16:04:35    878s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 16:04:35    878s] ### 
[12/21 16:04:35    878s] ###   Scalability Statistics
[12/21 16:04:35    878s] ### 
[12/21 16:04:35    878s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:04:35    878s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/21 16:04:35    878s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:04:35    878s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 16:04:35    878s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 16:04:35    878s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/21 16:04:35    878s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/21 16:04:35    878s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/21 16:04:35    878s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/21 16:04:35    878s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/21 16:04:35    878s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[12/21 16:04:35    878s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/21 16:04:35    878s] ###   Detail Routing                |        00:00:21|        00:00:21|             1.0|
[12/21 16:04:35    878s] ###   Entire Command                |        00:00:25|        00:00:25|             1.0|
[12/21 16:04:35    878s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:04:35    878s] ### 
[12/21 16:04:35    878s] % End globalDetailRoute (date=12/21 16:04:35, total cpu=0:00:25.1, real=0:00:25.0, peak res=1276.3M, current mem=1220.1M)
[12/21 16:04:35    878s]         NanoRoute done. (took cpu=0:00:25.2 real=0:00:25.2)
[12/21 16:04:35    878s]       Clock detailed routing done.
[12/21 16:04:35    878s] Checking guided vs. routed lengths for 24 nets...
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]       
[12/21 16:04:35    878s]       Guided max path lengths
[12/21 16:04:35    878s]       =======================
[12/21 16:04:35    878s]       
[12/21 16:04:35    878s]       ---------------------------------------
[12/21 16:04:35    878s]       From (um)    To (um)    Number of paths
[12/21 16:04:35    878s]       ---------------------------------------
[12/21 16:04:35    878s]       below          0.000           1
[12/21 16:04:35    878s]          0.000      50.000           1
[12/21 16:04:35    878s]         50.000     100.000           1
[12/21 16:04:35    878s]        100.000     150.000           7
[12/21 16:04:35    878s]        150.000     200.000           8
[12/21 16:04:35    878s]        200.000     250.000           4
[12/21 16:04:35    878s]        250.000     300.000           1
[12/21 16:04:35    878s]        300.000     350.000           1
[12/21 16:04:35    878s]       ---------------------------------------
[12/21 16:04:35    878s]       
[12/21 16:04:35    878s]       Deviation of routing from guided max path lengths
[12/21 16:04:35    878s]       =================================================
[12/21 16:04:35    878s]       
[12/21 16:04:35    878s]       -------------------------------------
[12/21 16:04:35    878s]       From (%)    To (%)    Number of paths
[12/21 16:04:35    878s]       -------------------------------------
[12/21 16:04:35    878s]       below        0.000          14
[12/21 16:04:35    878s]         0.000      2.000           4
[12/21 16:04:35    878s]         2.000      4.000           2
[12/21 16:04:35    878s]         4.000      6.000           2
[12/21 16:04:35    878s]         6.000      8.000           0
[12/21 16:04:35    878s]         8.000     10.000           1
[12/21 16:04:35    878s]        10.000     12.000           0
[12/21 16:04:35    878s]        12.000     14.000           1
[12/21 16:04:35    878s]       -------------------------------------
[12/21 16:04:35    878s]       
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]     Top 10 notable deviations of routed length from guided length
[12/21 16:04:35    878s]     =============================================================
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]     Net DCT/bdeg/CTS_6 (101 terminals)
[12/21 16:04:35    878s]     Guided length:  max path =   130.760um, total =   664.369um
[12/21 16:04:35    878s]     Routed length:  max path =   131.680um, total =   900.460um
[12/21 16:04:35    878s]     Deviation:      max path =     0.704%,  total =    35.536%
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]     Net DCT/CTS_8 (94 terminals)
[12/21 16:04:35    878s]     Guided length:  max path =   248.870um, total =   758.480um
[12/21 16:04:35    878s]     Routed length:  max path =   280.515um, total =   969.445um
[12/21 16:04:35    878s]     Deviation:      max path =    12.715%,  total =    27.814%
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]     Net DCT/acf/CTS_1 (101 terminals)
[12/21 16:04:35    878s]     Guided length:  max path =   146.841um, total =   712.330um
[12/21 16:04:35    878s]     Routed length:  max path =   132.300um, total =   905.905um
[12/21 16:04:35    878s]     Deviation:      max path =    -9.903%,  total =    27.175%
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]     Net DCT/bdeg/CTS_1 (101 terminals)
[12/21 16:04:35    878s]     Guided length:  max path =   148.989um, total =   720.815um
[12/21 16:04:35    878s]     Routed length:  max path =   144.790um, total =   912.590um
[12/21 16:04:35    878s]     Deviation:      max path =    -2.818%,  total =    26.605%
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]     Net DCT/bdeg/CTS_5 (101 terminals)
[12/21 16:04:35    878s]     Guided length:  max path =   138.030um, total =   740.095um
[12/21 16:04:35    878s]     Routed length:  max path =   142.640um, total =   929.130um
[12/21 16:04:35    878s]     Deviation:      max path =     3.340%,  total =    25.542%
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]     Net DCT/acf/CTS_5 (101 terminals)
[12/21 16:04:35    878s]     Guided length:  max path =   156.240um, total =   669.410um
[12/21 16:04:35    878s]     Routed length:  max path =   147.810um, total =   838.725um
[12/21 16:04:35    878s]     Deviation:      max path =    -5.396%,  total =    25.293%
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]     Net DCT/bdeg/CTS_2 (101 terminals)
[12/21 16:04:35    878s]     Guided length:  max path =   152.350um, total =   664.530um
[12/21 16:04:35    878s]     Routed length:  max path =   141.100um, total =   831.740um
[12/21 16:04:35    878s]     Deviation:      max path =    -7.384%,  total =    25.162%
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]     Net DCT/CTS_7 (101 terminals)
[12/21 16:04:35    878s]     Guided length:  max path =   162.890um, total =   723.014um
[12/21 16:04:35    878s]     Routed length:  max path =   162.120um, total =   902.670um
[12/21 16:04:35    878s]     Deviation:      max path =    -0.473%,  total =    24.848%
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]     Net DCT/CTS_4 (101 terminals)
[12/21 16:04:35    878s]     Guided length:  max path =   169.751um, total =   699.674um
[12/21 16:04:35    878s]     Routed length:  max path =   172.760um, total =   859.150um
[12/21 16:04:35    878s]     Deviation:      max path =     1.773%,  total =    22.793%
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s]     Net DCT/CTS_2 (101 terminals)
[12/21 16:04:35    878s]     Guided length:  max path =   187.040um, total =   687.805um
[12/21 16:04:35    878s]     Routed length:  max path =   182.590um, total =   842.995um
[12/21 16:04:35    878s]     Deviation:      max path =    -2.379%,  total =    22.563%
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s] Set FIXED routing status on 23 net(s)
[12/21 16:04:35    878s] Set FIXED placed status on 22 instance(s)
[12/21 16:04:35    878s]       Route Remaining Unrouted Nets...
[12/21 16:04:35    878s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/21 16:04:35    878s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:04:35    878s] All LLGs are deleted
[12/21 16:04:35    878s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1731.3M
[12/21 16:04:35    878s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.002, MEM:1731.3M
[12/21 16:04:35    878s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:04:35    878s] ### Creating LA Mngr. totSessionCpu=0:14:39 mem=1731.3M
[12/21 16:04:35    878s] LayerId::1 widthSet size::4
[12/21 16:04:35    878s] LayerId::2 widthSet size::4
[12/21 16:04:35    878s] LayerId::3 widthSet size::4
[12/21 16:04:35    878s] LayerId::4 widthSet size::4
[12/21 16:04:35    878s] LayerId::5 widthSet size::4
[12/21 16:04:35    878s] LayerId::6 widthSet size::4
[12/21 16:04:35    878s] LayerId::7 widthSet size::5
[12/21 16:04:35    878s] LayerId::8 widthSet size::3
[12/21 16:04:35    878s] Updating RC grid for preRoute extraction ...
[12/21 16:04:35    878s] Initializing multi-corner capacitance tables ... 
[12/21 16:04:35    878s] Initializing multi-corner resistance tables ...
[12/21 16:04:35    878s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:04:35    878s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:04:35    878s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.829100 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 16:04:35    878s] ### Creating LA Mngr, finished. totSessionCpu=0:14:39 mem=1731.3M
[12/21 16:04:35    878s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1731.32 MB )
[12/21 16:04:35    878s] (I)       Started Loading and Dumping File ( Curr Mem: 1731.32 MB )
[12/21 16:04:35    878s] (I)       Reading DB...
[12/21 16:04:35    878s] (I)       Read data from FE... (mem=1731.3M)
[12/21 16:04:35    878s] (I)       Read nodes and places... (mem=1731.3M)
[12/21 16:04:35    878s] (I)       Done Read nodes and places (cpu=0.010s, mem=1731.3M)
[12/21 16:04:35    878s] (I)       Read nets... (mem=1731.3M)
[12/21 16:04:35    878s] (I)       Done Read nets (cpu=0.030s, mem=1731.3M)
[12/21 16:04:35    878s] (I)       Done Read data from FE (cpu=0.040s, mem=1731.3M)
[12/21 16:04:35    878s] (I)       before initializing RouteDB syMemory usage = 1731.3 MB
[12/21 16:04:35    878s] (I)       == Non-default Options ==
[12/21 16:04:35    878s] (I)       Maximum routing layer                              : 8
[12/21 16:04:35    878s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 16:04:35    878s] (I)       Use row-based GCell size
[12/21 16:04:35    878s] (I)       GCell unit size  : 7380
[12/21 16:04:35    878s] (I)       GCell multiplier : 1
[12/21 16:04:35    878s] (I)       build grid graph
[12/21 16:04:35    878s] (I)       build grid graph start
[12/21 16:04:35    878s] [NR-eGR] Track table information for default rule: 
[12/21 16:04:35    878s] [NR-eGR] METAL1 has no routable track
[12/21 16:04:35    878s] [NR-eGR] METAL2 has single uniform track structure
[12/21 16:04:35    878s] [NR-eGR] METAL3 has single uniform track structure
[12/21 16:04:35    878s] [NR-eGR] METAL4 has single uniform track structure
[12/21 16:04:35    878s] [NR-eGR] METAL5 has single uniform track structure
[12/21 16:04:35    878s] [NR-eGR] METAL6 has single uniform track structure
[12/21 16:04:35    878s] [NR-eGR] METAL7 has single uniform track structure
[12/21 16:04:35    878s] [NR-eGR] METAL8 has single uniform track structure
[12/21 16:04:35    878s] (I)       build grid graph end
[12/21 16:04:35    878s] (I)       ===========================================================================
[12/21 16:04:35    878s] (I)       == Report All Rule Vias ==
[12/21 16:04:35    878s] (I)       ===========================================================================
[12/21 16:04:35    878s] (I)        Via Rule : (Default)
[12/21 16:04:35    878s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 16:04:35    878s] (I)       ---------------------------------------------------------------------------
[12/21 16:04:35    878s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[12/21 16:04:35    878s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 16:04:35    878s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 16:04:35    878s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 16:04:35    878s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 16:04:35    878s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[12/21 16:04:35    878s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[12/21 16:04:35    878s] (I)       ===========================================================================
[12/21 16:04:35    878s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1731.32 MB )
[12/21 16:04:35    878s] (I)       Num PG vias on layer 2 : 0
[12/21 16:04:35    878s] (I)       Num PG vias on layer 3 : 0
[12/21 16:04:35    878s] (I)       Num PG vias on layer 4 : 0
[12/21 16:04:35    878s] (I)       Num PG vias on layer 5 : 0
[12/21 16:04:35    878s] (I)       Num PG vias on layer 6 : 0
[12/21 16:04:35    878s] (I)       Num PG vias on layer 7 : 0
[12/21 16:04:35    878s] (I)       Num PG vias on layer 8 : 0
[12/21 16:04:35    878s] [NR-eGR] Read 4004 PG shapes
[12/21 16:04:35    878s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.32 MB )
[12/21 16:04:35    878s] [NR-eGR] #Routing Blockages  : 2
[12/21 16:04:35    878s] [NR-eGR] #Instance Blockages : 6478
[12/21 16:04:35    878s] [NR-eGR] #PG Blockages       : 4004
[12/21 16:04:35    878s] [NR-eGR] #Halo Blockages     : 0
[12/21 16:04:35    878s] [NR-eGR] #Boundary Blockages : 0
[12/21 16:04:35    878s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 16:04:35    878s] [NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 4292
[12/21 16:04:35    878s] (I)       readDataFromPlaceDB
[12/21 16:04:35    878s] (I)       Read net information..
[12/21 16:04:35    878s] [NR-eGR] Read numTotalNets=6111  numIgnoredNets=23
[12/21 16:04:35    878s] (I)       Read testcase time = 0.010 seconds
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s] (I)       early_global_route_priority property id does not exist.
[12/21 16:04:35    878s] (I)       Start initializing grid graph
[12/21 16:04:35    878s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 16:04:35    878s] (I)       End initializing grid graph
[12/21 16:04:35    878s] (I)       Model blockages into capacity
[12/21 16:04:35    878s] (I)       Read Num Blocks=11252  Num Prerouted Wires=4292  Num CS=0
[12/21 16:04:35    878s] (I)       Started Modeling ( Curr Mem: 1731.32 MB )
[12/21 16:04:35    878s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 1913
[12/21 16:04:35    878s] (I)       Layer 2 (H) : #blockages 2553 : #preroutes 2135
[12/21 16:04:35    878s] (I)       Layer 3 (V) : #blockages 1647 : #preroutes 235
[12/21 16:04:35    878s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 8
[12/21 16:04:35    878s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 1
[12/21 16:04:35    878s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 16:04:35    878s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 16:04:35    878s] (I)       Finished Modeling ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1731.32 MB )
[12/21 16:04:35    878s] (I)       -- layer congestion ratio --
[12/21 16:04:35    878s] (I)       Layer 1 : 0.100000
[12/21 16:04:35    878s] (I)       Layer 2 : 0.700000
[12/21 16:04:35    878s] (I)       Layer 3 : 0.700000
[12/21 16:04:35    878s] (I)       Layer 4 : 0.700000
[12/21 16:04:35    878s] (I)       Layer 5 : 0.700000
[12/21 16:04:35    878s] (I)       Layer 6 : 0.700000
[12/21 16:04:35    878s] (I)       Layer 7 : 0.700000
[12/21 16:04:35    878s] (I)       Layer 8 : 0.700000
[12/21 16:04:35    878s] (I)       ----------------------------
[12/21 16:04:35    878s] (I)       Number of ignored nets = 23
[12/21 16:04:35    878s] (I)       Number of fixed nets = 23.  Ignored: Yes
[12/21 16:04:35    878s] (I)       Number of clock nets = 24.  Ignored: No
[12/21 16:04:35    878s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 16:04:35    878s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 16:04:35    878s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 16:04:35    878s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 16:04:35    878s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 16:04:35    878s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 16:04:35    878s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 16:04:35    878s] (I)       Before initializing Early Global Route syMemory usage = 1731.3 MB
[12/21 16:04:35    878s] (I)       Ndr track 0 does not exist
[12/21 16:04:35    878s] (I)       Ndr track 0 does not exist
[12/21 16:04:35    878s] (I)       ---------------------Grid Graph Info--------------------
[12/21 16:04:35    878s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 16:04:35    878s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 16:04:35    878s] (I)       Site width          :   920  (dbu)
[12/21 16:04:35    878s] (I)       Row height          :  7380  (dbu)
[12/21 16:04:35    878s] (I)       GCell width         :  7380  (dbu)
[12/21 16:04:35    878s] (I)       GCell height        :  7380  (dbu)
[12/21 16:04:35    878s] (I)       Grid                :   287   287     8
[12/21 16:04:35    878s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 16:04:35    878s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 16:04:35    878s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 16:04:35    878s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 16:04:35    878s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 16:04:35    878s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 16:04:35    878s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 16:04:35    878s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 16:04:35    878s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 16:04:35    878s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 16:04:35    878s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 16:04:35    878s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 16:04:35    878s] (I)       --------------------------------------------------------
[12/21 16:04:35    878s] 
[12/21 16:04:35    878s] [NR-eGR] ============ Routing rule table ============
[12/21 16:04:35    878s] [NR-eGR] Rule id: 0  Nets: 0 
[12/21 16:04:35    878s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 16:04:35    878s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 16:04:35    878s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 16:04:35    878s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:04:35    878s] [NR-eGR] Rule id: 1  Nets: 6056 
[12/21 16:04:35    878s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 16:04:35    878s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 16:04:35    878s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:04:35    878s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:04:35    878s] [NR-eGR] ========================================
[12/21 16:04:35    878s] [NR-eGR] 
[12/21 16:04:35    878s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 16:04:35    878s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 16:04:35    878s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 16:04:35    878s] (I)       blocked tracks on layer4 : = 484262 / 660674 (73.30%)
[12/21 16:04:35    878s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 16:04:35    878s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 16:04:35    878s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 16:04:35    878s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 16:04:35    878s] (I)       After initializing Early Global Route syMemory usage = 1734.6 MB
[12/21 16:04:35    878s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    878s] (I)       Reset routing kernel
[12/21 16:04:35    878s] (I)       Started Global Routing ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    878s] (I)       ============= Initialization =============
[12/21 16:04:35    878s] (I)       totalPins=19441  totalGlobalPin=18940 (97.42%)
[12/21 16:04:35    878s] (I)       Started Net group 1 ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    878s] (I)       Started Build MST ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    878s] (I)       Generate topology with single threads
[12/21 16:04:35    878s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    878s] (I)       total 2D Cap : 1118237 = (549170 H, 569067 V)
[12/21 16:04:35    878s] [NR-eGR] Layer group 1: route 6056 net(s) in layer range [2, 8]
[12/21 16:04:35    878s] (I)       
[12/21 16:04:35    878s] (I)       ============  Phase 1a Route ============
[12/21 16:04:35    878s] (I)       Started Phase 1a ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    878s] (I)       Started Pattern routing ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    878s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    878s] (I)       Usage: 51168 = (24234 H, 26934 V) = (4.41% H, 4.73% V) = (8.942e+04um H, 9.939e+04um V)
[12/21 16:04:35    879s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       
[12/21 16:04:35    879s] (I)       ============  Phase 1b Route ============
[12/21 16:04:35    879s] (I)       Started Phase 1b ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Usage: 51168 = (24234 H, 26934 V) = (4.41% H, 4.73% V) = (8.942e+04um H, 9.939e+04um V)
[12/21 16:04:35    879s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.888099e+05um
[12/21 16:04:35    879s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       
[12/21 16:04:35    879s] (I)       ============  Phase 1c Route ============
[12/21 16:04:35    879s] (I)       Started Phase 1c ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Usage: 51168 = (24234 H, 26934 V) = (4.41% H, 4.73% V) = (8.942e+04um H, 9.939e+04um V)
[12/21 16:04:35    879s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       
[12/21 16:04:35    879s] (I)       ============  Phase 1d Route ============
[12/21 16:04:35    879s] (I)       Started Phase 1d ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Usage: 51168 = (24234 H, 26934 V) = (4.41% H, 4.73% V) = (8.942e+04um H, 9.939e+04um V)
[12/21 16:04:35    879s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       
[12/21 16:04:35    879s] (I)       ============  Phase 1e Route ============
[12/21 16:04:35    879s] (I)       Started Phase 1e ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Started Route legalization ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Usage: 51168 = (24234 H, 26934 V) = (4.41% H, 4.73% V) = (8.942e+04um H, 9.939e+04um V)
[12/21 16:04:35    879s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.888099e+05um
[12/21 16:04:35    879s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Started Layer assignment ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Running layer assignment with 1 threads
[12/21 16:04:35    879s] (I)       Finished Layer assignment ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Finished Net group 1 ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       
[12/21 16:04:35    879s] (I)       ============  Phase 1l Route ============
[12/21 16:04:35    879s] (I)       Started Phase 1l ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       
[12/21 16:04:35    879s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 16:04:35    879s] [NR-eGR]                        OverCon           OverCon            
[12/21 16:04:35    879s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 16:04:35    879s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/21 16:04:35    879s] [NR-eGR] ---------------------------------------------------------------
[12/21 16:04:35    879s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:35    879s] [NR-eGR]  METAL2  (2)         4( 0.02%)         1( 0.01%)   ( 0.03%) 
[12/21 16:04:35    879s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:35    879s] [NR-eGR]  METAL4  (4)        21( 0.09%)         0( 0.00%)   ( 0.09%) 
[12/21 16:04:35    879s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:35    879s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:35    879s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 16:04:35    879s] [NR-eGR]  METAL8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:04:35    879s] [NR-eGR] ---------------------------------------------------------------
[12/21 16:04:35    879s] [NR-eGR] Total               36( 0.02%)         2( 0.00%)   ( 0.03%) 
[12/21 16:04:35    879s] [NR-eGR] 
[12/21 16:04:35    879s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       total 2D Cap : 1120165 = (550110 H, 570055 V)
[12/21 16:04:35    879s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 16:04:35    879s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 16:04:35    879s] (I)       ============= track Assignment ============
[12/21 16:04:35    879s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Started Track Assignment ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 16:04:35    879s] (I)       Running track assignment with 1 threads
[12/21 16:04:35    879s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] (I)       Run Multi-thread track assignment
[12/21 16:04:35    879s] (I)       Finished Track Assignment ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] [NR-eGR] Started Export DB wires ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] [NR-eGR] Started Export all nets ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] [NR-eGR] Finished Export all nets ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] [NR-eGR] Started Set wire vias ( Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] [NR-eGR] Finished Export DB wires ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1734.62 MB )
[12/21 16:04:35    879s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:35    879s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20982
[12/21 16:04:35    879s] [NR-eGR] METAL2  (2V) length: 6.921070e+04um, number of vias: 29755
[12/21 16:04:35    879s] [NR-eGR] METAL3  (3H) length: 8.327517e+04um, number of vias: 3304
[12/21 16:04:35    879s] [NR-eGR] METAL4  (4V) length: 3.428064e+04um, number of vias: 619
[12/21 16:04:35    879s] [NR-eGR] METAL5  (5H) length: 1.457614e+04um, number of vias: 123
[12/21 16:04:35    879s] [NR-eGR] METAL6  (6V) length: 4.877905e+03um, number of vias: 48
[12/21 16:04:35    879s] [NR-eGR] METAL7  (7H) length: 2.555265e+03um, number of vias: 43
[12/21 16:04:35    879s] [NR-eGR] METAL8  (8V) length: 9.245700e+02um, number of vias: 0
[12/21 16:04:35    879s] [NR-eGR] Total length: 2.097004e+05um, number of vias: 54874
[12/21 16:04:35    879s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:35    879s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/21 16:04:35    879s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:04:35    879s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 1731.62 MB )
[12/21 16:04:35    879s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/21 16:04:35    879s]     Routing using NR in eGR->NR Step done.
[12/21 16:04:35    879s] Net route status summary:
[12/21 16:04:35    879s]   Clock:        24 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:04:35    879s]   Non-clock: 15297 (unrouted=9241, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9210, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:04:35    879s] 
[12/21 16:04:35    879s] CCOPT: Done with clock implementation routing.
[12/21 16:04:35    879s] 
[12/21 16:04:35    879s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:26.4 real=0:00:26.5)
[12/21 16:04:35    879s]   Clock implementation routing done.
[12/21 16:04:35    879s]   Leaving CCOpt scope - extractRC...
[12/21 16:04:35    879s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/21 16:04:35    879s] Extraction called for design 'CHIP' of instances=5451 and nets=15321 using extraction engine 'preRoute' .
[12/21 16:04:35    879s] PreRoute RC Extraction called for design CHIP.
[12/21 16:04:35    879s] RC Extraction called in multi-corner(1) mode.
[12/21 16:04:35    879s] RCMode: PreRoute
[12/21 16:04:35    879s]       RC Corner Indexes            0   
[12/21 16:04:35    879s] Capacitance Scaling Factor   : 1.00000 
[12/21 16:04:35    879s] Resistance Scaling Factor    : 1.00000 
[12/21 16:04:35    879s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 16:04:35    879s] Clock Res. Scaling Factor    : 1.00000 
[12/21 16:04:35    879s] Shrink Factor                : 1.00000
[12/21 16:04:35    879s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 16:04:35    879s] Using capacitance table file ...
[12/21 16:04:35    879s] LayerId::1 widthSet size::4
[12/21 16:04:35    879s] LayerId::2 widthSet size::4
[12/21 16:04:35    879s] LayerId::3 widthSet size::4
[12/21 16:04:35    879s] LayerId::4 widthSet size::4
[12/21 16:04:35    879s] LayerId::5 widthSet size::4
[12/21 16:04:35    879s] LayerId::6 widthSet size::4
[12/21 16:04:35    879s] LayerId::7 widthSet size::5
[12/21 16:04:35    879s] LayerId::8 widthSet size::3
[12/21 16:04:35    879s] Updating RC grid for preRoute extraction ...
[12/21 16:04:35    879s] Initializing multi-corner capacitance tables ... 
[12/21 16:04:35    879s] Initializing multi-corner resistance tables ...
[12/21 16:04:36    879s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:04:36    879s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:04:36    879s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289054 ; uaWl: 1.000000 ; uaWlH: 0.263798 ; aWlH: 0.000000 ; Pmax: 0.829300 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 16:04:36    879s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1729.621M)
[12/21 16:04:36    879s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/21 16:04:36    879s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:36    879s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'CLK' in RC corner RC_corner.
[12/21 16:04:36    879s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'CLK'. Using estimated values, based on estimated route, as a fallback.
[12/21 16:04:36    879s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 16:04:36    879s] End AAE Lib Interpolated Model. (MEM=1729.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:04:36    879s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:36    879s]   Clock DAG stats after routing clock trees:
[12/21 16:04:36    879s]     cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:36    879s]     cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:36    879s]     cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:36    879s]     sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:36    879s]     wire capacitance : top=0.000pF, trunk=0.249pF, leaf=2.203pF, total=2.452pF
[12/21 16:04:36    879s]     wire lengths     : top=0.000um, trunk=1616.770um, leaf=13006.145um, total=14622.915um
[12/21 16:04:36    879s]     hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3060.670um, total=4391.055um
[12/21 16:04:36    879s]   Clock DAG net violations after routing clock trees:
[12/21 16:04:36    879s]     Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:36    879s]     Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:36    879s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/21 16:04:36    879s]     Trunk : target=0.234ns count=8 avg=0.198ns sd=0.090ns min=0.083ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 2 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:36    879s]     Leaf  : target=0.234ns count=16 avg=0.194ns sd=0.005ns min=0.184ns max=0.200ns {0 <= 0.140ns, 2 <= 0.187ns, 14 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:36    879s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/21 16:04:36    879s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:36    879s]    Logics: PDIDGZ: 1 
[12/21 16:04:36    879s]   Primary reporting skew groups after routing clock trees:
[12/21 16:04:36    879s]     skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:36    879s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 16:04:36    879s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:36    879s]   Skew group summary after routing clock trees:
[12/21 16:04:36    879s]     skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:36    879s]     skew_group CLK1/scan_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:36    879s]   CCOpt::Phase::Routing done. (took cpu=0:00:26.8 real=0:00:26.8)
[12/21 16:04:36    879s]   CCOpt::Phase::PostConditioning...
[12/21 16:04:36    879s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[12/21 16:04:36    879s] OPERPROF: Starting DPlace-Init at level 1, MEM:1777.3M
[12/21 16:04:36    879s] #spOpts: N=130 mergeVia=F 
[12/21 16:04:36    879s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1777.3M
[12/21 16:04:36    879s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1777.3M
[12/21 16:04:36    879s] Core basic site is TSM13SITE
[12/21 16:04:38    881s] Fast DP-INIT is on for default
[12/21 16:04:38    881s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 16:04:38    881s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:2.240, REAL:2.242, MEM:1777.3M
[12/21 16:04:38    881s] OPERPROF:     Starting CMU at level 3, MEM:1777.3M
[12/21 16:04:38    881s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1777.3M
[12/21 16:04:38    881s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:2.260, REAL:2.255, MEM:1777.3M
[12/21 16:04:38    881s] [CPU] DPlace-Init (cpu=0:00:02.3, real=0:00:02.0, mem=1777.3MB).
[12/21 16:04:38    881s] OPERPROF: Finished DPlace-Init at level 1, CPU:2.280, REAL:2.270, MEM:1777.3M
[12/21 16:04:38    881s]   Removing CTS place status from clock tree and sinks.
[12/21 16:04:38    881s] Removed CTS place status from 22 clock cells (out of 25 ) and 0 clock sinks (out of 0 ).
[12/21 16:04:38    881s]   Switching to inst based legalization.
[12/21 16:04:38    881s]   PostConditioning...
[12/21 16:04:38    881s]     PostConditioning active optimizations:
[12/21 16:04:38    881s]      - DRV fixing with cell sizing and buffering
[12/21 16:04:38    881s]      - Skew fixing with cell sizing
[12/21 16:04:38    881s]     
[12/21 16:04:38    881s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'CLK' is not routed.
[12/21 16:04:38    881s]     Currently running CTS, using active skew data
[12/21 16:04:38    881s]     Reset bufferability constraints...
[12/21 16:04:38    881s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/21 16:04:38    881s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:04:38    881s]     PostConditioning Upsizing To Fix DRVs...
[12/21 16:04:38    882s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/21 16:04:38    882s]       CCOpt-PostConditioning: considered: 24, tested: 24, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/21 16:04:38    882s]       ============================================
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       Cell changes by Net Type:
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       top                0            0           0            0                    0                0
[12/21 16:04:38    882s]       trunk              0            0           0            0                    0                0
[12/21 16:04:38    882s]       leaf               0            0           0            0                    0                0
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       Total              0            0           0            0                    0                0
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/21 16:04:38    882s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/21 16:04:38    882s]         cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:38    882s]         cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:38    882s]         cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:38    882s]         sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:38    882s]         wire capacitance : top=0.000pF, trunk=0.249pF, leaf=2.203pF, total=2.452pF
[12/21 16:04:38    882s]         wire lengths     : top=0.000um, trunk=1616.770um, leaf=13006.145um, total=14622.915um
[12/21 16:04:38    882s]         hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3060.670um, total=4391.055um
[12/21 16:04:38    882s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/21 16:04:38    882s]         Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:38    882s]         Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:38    882s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/21 16:04:38    882s]         Trunk : target=0.234ns count=8 avg=0.198ns sd=0.090ns min=0.083ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 2 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:38    882s]         Leaf  : target=0.234ns count=16 avg=0.194ns sd=0.005ns min=0.184ns max=0.200ns {0 <= 0.140ns, 2 <= 0.187ns, 14 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:38    882s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/21 16:04:38    882s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:38    882s]        Logics: PDIDGZ: 1 
[12/21 16:04:38    882s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/21 16:04:38    882s]         skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:38    882s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 16:04:38    882s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:38    882s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/21 16:04:38    882s]         skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:38    882s]         skew_group CLK1/scan_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:38    882s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:38    882s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:38    882s]     Recomputing CTS skew targets...
[12/21 16:04:38    882s]     Resolving skew group constraints...
[12/21 16:04:38    882s]       Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[12/21 16:04:38    882s]     Resolving skew group constraints done.
[12/21 16:04:38    882s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:38    882s]     PostConditioning Fixing DRVs...
[12/21 16:04:38    882s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/21 16:04:38    882s]       CCOpt-PostConditioning: considered: 24, tested: 24, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       PRO Statistics: Fix DRVs (cell sizing):
[12/21 16:04:38    882s]       =======================================
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       Cell changes by Net Type:
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       top                0            0           0            0                    0                0
[12/21 16:04:38    882s]       trunk              0            0           0            0                    0                0
[12/21 16:04:38    882s]       leaf               0            0           0            0                    0                0
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       Total              0            0           0            0                    0                0
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/21 16:04:38    882s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/21 16:04:38    882s]         cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:38    882s]         cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:38    882s]         cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:38    882s]         sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:38    882s]         wire capacitance : top=0.000pF, trunk=0.249pF, leaf=2.203pF, total=2.452pF
[12/21 16:04:38    882s]         wire lengths     : top=0.000um, trunk=1616.770um, leaf=13006.145um, total=14622.915um
[12/21 16:04:38    882s]         hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3060.670um, total=4391.055um
[12/21 16:04:38    882s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/21 16:04:38    882s]         Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:38    882s]         Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:38    882s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/21 16:04:38    882s]         Trunk : target=0.234ns count=8 avg=0.198ns sd=0.090ns min=0.083ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 2 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:38    882s]         Leaf  : target=0.234ns count=16 avg=0.194ns sd=0.005ns min=0.184ns max=0.200ns {0 <= 0.140ns, 2 <= 0.187ns, 14 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:38    882s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/21 16:04:38    882s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:38    882s]        Logics: PDIDGZ: 1 
[12/21 16:04:38    882s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/21 16:04:38    882s]         skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:38    882s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 16:04:38    882s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:38    882s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/21 16:04:38    882s]         skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:38    882s]         skew_group CLK1/scan_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:38    882s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:38    882s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:38    882s]     Buffering to fix DRVs...
[12/21 16:04:38    882s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/21 16:04:38    882s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/21 16:04:38    882s]     Inserted 0 buffers and inverters.
[12/21 16:04:38    882s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/21 16:04:38    882s]     CCOpt-PostConditioning: nets considered: 24, nets tested: 24, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[12/21 16:04:38    882s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/21 16:04:38    882s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:38    882s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:38    882s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:38    882s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:38    882s]       wire capacitance : top=0.000pF, trunk=0.249pF, leaf=2.203pF, total=2.452pF
[12/21 16:04:38    882s]       wire lengths     : top=0.000um, trunk=1616.770um, leaf=13006.145um, total=14622.915um
[12/21 16:04:38    882s]       hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3060.670um, total=4391.055um
[12/21 16:04:38    882s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/21 16:04:38    882s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:38    882s]       Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:38    882s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/21 16:04:38    882s]       Trunk : target=0.234ns count=8 avg=0.198ns sd=0.090ns min=0.083ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 2 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:38    882s]       Leaf  : target=0.234ns count=16 avg=0.194ns sd=0.005ns min=0.184ns max=0.200ns {0 <= 0.140ns, 2 <= 0.187ns, 14 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:38    882s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/21 16:04:38    882s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:38    882s]      Logics: PDIDGZ: 1 
[12/21 16:04:38    882s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/21 16:04:38    882s]       skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:38    882s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 16:04:38    882s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:38    882s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/21 16:04:38    882s]       skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:38    882s]       skew_group CLK1/scan_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:38    882s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:38    882s] 
[12/21 16:04:38    882s] Slew Diagnostics: After DRV fixing
[12/21 16:04:38    882s] ==================================
[12/21 16:04:38    882s] 
[12/21 16:04:38    882s] Global Causes:
[12/21 16:04:38    882s] 
[12/21 16:04:38    882s] -----
[12/21 16:04:38    882s] Cause
[12/21 16:04:38    882s] -----
[12/21 16:04:38    882s]   (empty table)
[12/21 16:04:38    882s] -----
[12/21 16:04:38    882s] 
[12/21 16:04:38    882s] Top 5 overslews:
[12/21 16:04:38    882s] 
[12/21 16:04:38    882s] ----------------------------------------------------------------
[12/21 16:04:38    882s] Overslew    Causes                                   Driving Pin
[12/21 16:04:38    882s] ----------------------------------------------------------------
[12/21 16:04:38    882s] 0.141ns     1. Sizing not permitted                  CLK
[12/21 16:04:38    882s]    -        2. Cannot buffer as net is dont touch         -
[12/21 16:04:38    882s] ----------------------------------------------------------------
[12/21 16:04:38    882s] 
[12/21 16:04:38    882s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/21 16:04:38    882s] 
[12/21 16:04:38    882s] ------------------------------------------------
[12/21 16:04:38    882s] Cause                                 Occurences
[12/21 16:04:38    882s] ------------------------------------------------
[12/21 16:04:38    882s] Sizing not permitted                      1
[12/21 16:04:38    882s] Cannot buffer as net is dont touch        1
[12/21 16:04:38    882s] ------------------------------------------------
[12/21 16:04:38    882s] 
[12/21 16:04:38    882s] Violation diagnostics counts from the 1 nodes that have violations:
[12/21 16:04:38    882s] 
[12/21 16:04:38    882s] ------------------------------------------------
[12/21 16:04:38    882s] Cause                                 Occurences
[12/21 16:04:38    882s] ------------------------------------------------
[12/21 16:04:38    882s] Sizing not permitted                      1
[12/21 16:04:38    882s] Cannot buffer as net is dont touch        1
[12/21 16:04:38    882s] ------------------------------------------------
[12/21 16:04:38    882s] 
[12/21 16:04:38    882s]     PostConditioning Fixing Skew by cell sizing...
[12/21 16:04:38    882s] Path optimization required 0 stage delay updates 
[12/21 16:04:38    882s]       Resized 0 clock insts to decrease delay.
[12/21 16:04:38    882s] Fixing short paths with downsize only
[12/21 16:04:38    882s] Path optimization required 0 stage delay updates 
[12/21 16:04:38    882s]       Resized 0 clock insts to increase delay.
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       PRO Statistics: Fix Skew (cell sizing):
[12/21 16:04:38    882s]       =======================================
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       Cell changes by Net Type:
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       top                0            0           0            0                    0                0
[12/21 16:04:38    882s]       trunk              0            0           0            0                    0                0
[12/21 16:04:38    882s]       leaf               0            0           0            0                    0                0
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       Total              0            0           0            0                    0                0
[12/21 16:04:38    882s]       -------------------------------------------------------------------------------------------------
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/21 16:04:38    882s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/21 16:04:38    882s]       
[12/21 16:04:38    882s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/21 16:04:38    882s]         cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:38    882s]         cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:38    882s]         cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:38    882s]         sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:38    882s]         wire capacitance : top=0.000pF, trunk=0.249pF, leaf=2.203pF, total=2.452pF
[12/21 16:04:38    882s]         wire lengths     : top=0.000um, trunk=1616.770um, leaf=13006.145um, total=14622.915um
[12/21 16:04:38    882s]         hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3060.670um, total=4391.055um
[12/21 16:04:38    882s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/21 16:04:38    882s]         Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:38    882s]         Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:38    882s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/21 16:04:38    882s]         Trunk : target=0.234ns count=8 avg=0.198ns sd=0.090ns min=0.083ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 2 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:38    882s]         Leaf  : target=0.234ns count=16 avg=0.194ns sd=0.005ns min=0.184ns max=0.200ns {0 <= 0.140ns, 2 <= 0.187ns, 14 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:38    882s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/21 16:04:38    882s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:38    882s]        Logics: PDIDGZ: 1 
[12/21 16:04:38    882s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/21 16:04:38    882s]         skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:38    882s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 16:04:38    882s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:39    882s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/21 16:04:39    882s]         skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:39    882s]         skew_group CLK1/scan_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:39    882s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 16:04:39    882s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:39    882s]     Reconnecting optimized routes...
[12/21 16:04:39    882s]     Reset timing graph...
[12/21 16:04:39    882s] Ignoring AAE DB Resetting ...
[12/21 16:04:39    882s]     Reset timing graph done.
[12/21 16:04:39    882s] **WARN: (IMPCCOPT-1304):	Net CLK unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/21 16:04:39    882s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:04:39    882s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/21 16:04:39    882s]     Set dirty flag on 0 instances, 0 nets
[12/21 16:04:39    882s]   PostConditioning done.
[12/21 16:04:39    882s] Net route status summary:
[12/21 16:04:39    882s]   Clock:        24 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=23, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:04:39    882s]   Non-clock: 15297 (unrouted=9241, trialRouted=6056, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9210, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 16:04:39    882s]   Update timing and DAG stats after post-conditioning...
[12/21 16:04:39    882s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 16:04:39    882s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 16:04:39    882s] End AAE Lib Interpolated Model. (MEM=1767.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:04:39    882s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:39    882s]   Clock DAG stats after post-conditioning:
[12/21 16:04:39    882s]     cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:39    882s]     cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:39    882s]     cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:39    882s]     sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:39    882s]     wire capacitance : top=0.000pF, trunk=0.249pF, leaf=2.203pF, total=2.452pF
[12/21 16:04:39    882s]     wire lengths     : top=0.000um, trunk=1616.770um, leaf=13006.145um, total=14622.915um
[12/21 16:04:39    882s]     hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3060.670um, total=4391.055um
[12/21 16:04:39    882s]   Clock DAG net violations after post-conditioning:
[12/21 16:04:39    882s]     Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:39    882s]     Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:39    882s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/21 16:04:39    882s]     Trunk : target=0.234ns count=8 avg=0.198ns sd=0.090ns min=0.083ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 2 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:39    882s]     Leaf  : target=0.234ns count=16 avg=0.194ns sd=0.005ns min=0.184ns max=0.200ns {0 <= 0.140ns, 2 <= 0.187ns, 14 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:39    882s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/21 16:04:39    882s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:39    882s]    Logics: PDIDGZ: 1 
[12/21 16:04:39    882s]   Primary reporting skew groups after post-conditioning:
[12/21 16:04:39    882s]     skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:39    882s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 16:04:39    882s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:39    882s]   Skew group summary after post-conditioning:
[12/21 16:04:39    882s]     skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:39    882s]     skew_group CLK1/scan_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:39    882s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.9 real=0:00:02.9)
[12/21 16:04:39    882s]   Setting CTS place status to fixed for clock tree and sinks.
[12/21 16:04:39    882s] numClockCells = 25, numClockCellsFixed = 25, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/21 16:04:39    882s]   Post-balance tidy up or trial balance steps...
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Clock DAG stats at end of CTS:
[12/21 16:04:39    882s]   ==============================
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   --------------------------------------------------------------
[12/21 16:04:39    882s]   Cell type                     Count    Area        Capacitance
[12/21 16:04:39    882s]   --------------------------------------------------------------
[12/21 16:04:39    882s]   Buffers                        22       507.523       0.231
[12/21 16:04:39    882s]   Inverters                       0         0.000       0.000
[12/21 16:04:39    882s]   Integrated Clock Gates          0         0.000       0.000
[12/21 16:04:39    882s]   Non-Integrated Clock Gates      0         0.000       0.000
[12/21 16:04:39    882s]   Clock Logic                     1      8610.000       3.752
[12/21 16:04:39    882s]   All                            23      9117.523       3.982
[12/21 16:04:39    882s]   --------------------------------------------------------------
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Clock DAG wire lengths at end of CTS:
[12/21 16:04:39    882s]   =====================================
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   --------------------
[12/21 16:04:39    882s]   Type     Wire Length
[12/21 16:04:39    882s]   --------------------
[12/21 16:04:39    882s]   Top           0.000
[12/21 16:04:39    882s]   Trunk      1616.770
[12/21 16:04:39    882s]   Leaf      13006.145
[12/21 16:04:39    882s]   Total     14622.915
[12/21 16:04:39    882s]   --------------------
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Clock DAG hp wire lengths at end of CTS:
[12/21 16:04:39    882s]   ========================================
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   -----------------------
[12/21 16:04:39    882s]   Type     hp Wire Length
[12/21 16:04:39    882s]   -----------------------
[12/21 16:04:39    882s]   Top            0.000
[12/21 16:04:39    882s]   Trunk       1330.385
[12/21 16:04:39    882s]   Leaf        3060.670
[12/21 16:04:39    882s]   Total       4391.055
[12/21 16:04:39    882s]   -----------------------
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Clock DAG capacitances at end of CTS:
[12/21 16:04:39    882s]   =====================================
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   --------------------------------
[12/21 16:04:39    882s]   Type     Gate     Wire     Total
[12/21 16:04:39    882s]   --------------------------------
[12/21 16:04:39    882s]   Top      0.000    0.000    0.000
[12/21 16:04:39    882s]   Trunk    3.982    0.249    4.231
[12/21 16:04:39    882s]   Leaf     2.001    2.203    4.204
[12/21 16:04:39    882s]   Total    5.983    2.452    8.435
[12/21 16:04:39    882s]   --------------------------------
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Clock DAG sink capacitances at end of CTS:
[12/21 16:04:39    882s]   ==========================================
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   --------------------------------------------------------
[12/21 16:04:39    882s]   Count    Total    Average    Std. Dev.    Min      Max
[12/21 16:04:39    882s]   --------------------------------------------------------
[12/21 16:04:39    882s]   1576     2.001     0.001       0.001      0.001    0.036
[12/21 16:04:39    882s]   --------------------------------------------------------
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Clock DAG net violations at end of CTS:
[12/21 16:04:39    882s]   =======================================
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   --------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/21 16:04:39    882s]   --------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   Unfixable Transition    ns         1       0.141       0.000      0.141    [0.141]
[12/21 16:04:39    882s]   Capacitance             pF         1       3.752       0.000      3.752    [3.752]
[12/21 16:04:39    882s]   --------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/21 16:04:39    882s]   ====================================================================
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[12/21 16:04:39    882s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   Trunk       0.234       8       0.198       0.090      0.083    0.375    {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 2 <= 0.222ns, 1 <= 0.234ns}     {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:39    882s]   Leaf        0.234      16       0.194       0.005      0.184    0.200    {0 <= 0.140ns, 2 <= 0.187ns, 14 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}                                      -
[12/21 16:04:39    882s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Clock DAG library cell distribution at end of CTS:
[12/21 16:04:39    882s]   ==================================================
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   ------------------------------------------
[12/21 16:04:39    882s]   Name         Type      Inst     Inst Area 
[12/21 16:04:39    882s]                          Count    (um^2)
[12/21 16:04:39    882s]   ------------------------------------------
[12/21 16:04:39    882s]   CLKBUFX16    buffer      3        117.121
[12/21 16:04:39    882s]   CLKBUFX12    buffer     14        356.454
[12/21 16:04:39    882s]   CLKBUFX2     buffer      5         33.948
[12/21 16:04:39    882s]   PDIDGZ       logic       1       8610.000
[12/21 16:04:39    882s]   ------------------------------------------
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Primary reporting skew groups summary at end of CTS:
[12/21 16:04:39    882s]   ====================================================
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   Half-corner                    Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/21 16:04:39    882s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   Delay_Corner_max:setup.late    CLK1/func_mode    1.876     1.903     0.027       0.143         0.013           0.009           1.896        0.006     100% {1.876, 1.903}
[12/21 16:04:39    882s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Skew group summary at end of CTS:
[12/21 16:04:39    882s]   =================================
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   Half-corner                    Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/21 16:04:39    882s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   Delay_Corner_max:setup.late    CLK1/func_mode    1.876     1.903     0.027       0.143         0.013           0.009           1.896        0.006     100% {1.876, 1.903}
[12/21 16:04:39    882s]   Delay_Corner_max:setup.late    CLK1/scan_mode    1.876     1.903     0.027       0.143         0.013           0.009           1.896        0.006     100% {1.876, 1.903}
[12/21 16:04:39    882s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Found a total of 1 clock tree pin with a slew violation.
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Slew violation summary across all clock trees - Top 1 violating pin:
[12/21 16:04:39    882s]   ====================================================================
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Target and measured clock slews (in ns):
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   ---------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   Half corner                  Violation  Slew    Slew      Dont   Ideal  Target         Pin
[12/21 16:04:39    882s]                                amount     target  achieved  touch  net?   source         
[12/21 16:04:39    882s]                                                             net?                         
[12/21 16:04:39    882s]   ---------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   Delay_Corner_max:setup.late    0.141    0.234    0.375    Y      N      auto computed  ipad_CLK/PAD
[12/21 16:04:39    882s]   ---------------------------------------------------------------------------------------------------
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Target sources:
[12/21 16:04:39    882s]   auto extracted - target was extracted from SDC.
[12/21 16:04:39    882s]   auto computed - target was computed when balancing trees.
[12/21 16:04:39    882s]   explicit - target is explicitly set via target_max_trans property.
[12/21 16:04:39    882s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/21 16:04:39    882s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Found 1 pins on nets marked dont_touch that have slew violations.
[12/21 16:04:39    882s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/21 16:04:39    882s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/21 16:04:39    882s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   
[12/21 16:04:39    882s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 16:04:39    882s] Synthesizing clock trees done.
[12/21 16:04:39    882s] Tidy Up And Update Timing...
[12/21 16:04:39    882s] External - Set all clocks to propagated mode...
[12/21 16:04:39    882s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/21 16:04:39    882s]  * The following are in propagated mode:
[12/21 16:04:39    882s]    - Root pin CLK of SDC clock CLK1 in view av_func_mode_max
[12/21 16:04:39    882s]    - Root pin CLK of SDC clock CLK1 in view av_scan_mode_max
[12/21 16:04:39    882s]    - Root pin CLK of SDC clock CLK1 in view av_func_mode_min
[12/21 16:04:39    882s]    - Root pin CLK of SDC clock CLK1 in view av_scan_mode_min
[12/21 16:04:39    882s] 
[12/21 16:04:39    882s] Setting all clocks to propagated mode.
[12/21 16:04:39    883s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/21 16:04:39    883s] Clock DAG stats after update timingGraph:
[12/21 16:04:39    883s]   cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 16:04:39    883s]   cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 16:04:39    883s]   cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 16:04:39    883s]   sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 16:04:39    883s]   wire capacitance : top=0.000pF, trunk=0.249pF, leaf=2.203pF, total=2.452pF
[12/21 16:04:39    883s]   wire lengths     : top=0.000um, trunk=1616.770um, leaf=13006.145um, total=14622.915um
[12/21 16:04:39    883s]   hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3060.670um, total=4391.055um
[12/21 16:04:39    883s] Clock DAG net violations after update timingGraph:
[12/21 16:04:39    883s]   Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 16:04:39    883s]   Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 16:04:39    883s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/21 16:04:39    883s]   Trunk : target=0.234ns count=8 avg=0.198ns sd=0.090ns min=0.083ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 0 <= 0.211ns, 2 <= 0.222ns, 1 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 16:04:39    883s]   Leaf  : target=0.234ns count=16 avg=0.194ns sd=0.005ns min=0.184ns max=0.200ns {0 <= 0.140ns, 2 <= 0.187ns, 14 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 16:04:39    883s] Clock DAG library cell distribution after update timingGraph {count}:
[12/21 16:04:39    883s]    Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 16:04:39    883s]  Logics: PDIDGZ: 1 
[12/21 16:04:39    883s] Primary reporting skew groups after update timingGraph:
[12/21 16:04:39    883s]   skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:39    883s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 16:04:39    883s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 16:04:39    883s] Skew group summary after update timingGraph:
[12/21 16:04:39    883s]   skew_group CLK1/func_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:39    883s]   skew_group CLK1/scan_mode: insertion delay [min=1.876, max=1.903, avg=1.896, sd=0.006], skew [0.027 vs 0.143], 100% {1.876, 1.903} (wid=-0.012 ws=0.013) (gid=1.921 gs=0.024)
[12/21 16:04:39    883s] Logging CTS constraint violations...
[12/21 16:04:39    883s]   Clock tree CLK1 has 1 max_capacitance violation and 1 slew violation.
[12/21 16:04:39    883s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree CLK1 at (611.475,1058.370), in power domain auto-default. Achieved capacitance of 3.752pF.
[12/21 16:04:39    883s] Type 'man IMPCCOPT-1033' for more detail.
[12/21 16:04:39    883s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 1 slew violation below the root driver for clock_tree CLK1 at (611.475,1058.370), in power domain auto-default with half corner Delay_Corner_max:setup.late. The worst violation was at the pin ipad_CLK/PAD with a slew time target of 0.234ns. Achieved a slew time of 0.375ns.
[12/21 16:04:39    883s] 
[12/21 16:04:39    883s] Type 'man IMPCCOPT-1007' for more detail.
[12/21 16:04:39    883s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 2.000ns (+/- 0.071ns) for skew group CLK1/scan_mode. Achieved shortest insertion delay of 1.876ns.
[12/21 16:04:39    883s] Type 'man IMPCCOPT-1026' for more detail.
[12/21 16:04:39    883s] Logging CTS constraint violations done.
[12/21 16:04:39    883s] Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/21 16:04:39    883s] Runtime done. (took cpu=0:01:02 real=0:01:02)
[12/21 16:04:39    883s] Runtime Report Coverage % = 100
[12/21 16:04:39    883s] Runtime Summary
[12/21 16:04:39    883s] ===============
[12/21 16:04:39    883s] Clock Runtime:  (47%) Core CTS          29.42 (Init 3.65, Construction 5.64, Implementation 13.22, eGRPC 3.32, PostConditioning 2.92, Other 0.67)
[12/21 16:04:39    883s] Clock Runtime:  (48%) CTS services      30.37 (RefinePlace 2.98, EarlyGlobalClock 1.86, NanoRoute 25.15, ExtractRC 0.37, TimingAnalysis 0.00)
[12/21 16:04:39    883s] Clock Runtime:   (3%) Other CTS          2.25 (Init 0.67, CongRepair/EGR-DP 1.19, TimingUpdate 0.39, Other 0.00)
[12/21 16:04:39    883s] Clock Runtime: (100%) Total             62.03
[12/21 16:04:39    883s] 
[12/21 16:04:39    883s] 
[12/21 16:04:39    883s] Runtime Summary:
[12/21 16:04:39    883s] ================
[12/21 16:04:39    883s] 
[12/21 16:04:39    883s] ---------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    883s] wall   % time  children  called  name
[12/21 16:04:39    883s] ---------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    883s] 62.06  100.00   62.06      0       
[12/21 16:04:39    883s] 62.06  100.00   62.03      1     Runtime
[12/21 16:04:39    883s]  0.15    0.24    0.15      1     CCOpt::Phase::Initialization
[12/21 16:04:39    883s]  0.15    0.24    0.14      1       Check Prerequisites
[12/21 16:04:39    883s]  0.14    0.23    0.00      1         Leaving CCOpt scope - CheckPlace
[12/21 16:04:39    883s]  3.69    5.95    3.28      1     CCOpt::Phase::PreparingToBalance
[12/21 16:04:39    883s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/21 16:04:39    883s]  0.53    0.85    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/21 16:04:39    883s]  0.07    0.11    0.00      1       Legalization setup
[12/21 16:04:39    883s]  2.69    4.33    0.82      1       Validating CTS configuration
[12/21 16:04:39    883s]  0.00    0.00    0.00      1         Checking module port directions
[12/21 16:04:39    883s]  0.82    1.31    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 16:04:39    883s]  0.48    0.78    0.00      1     Preparing To Balance
[12/21 16:04:39    883s]  8.90   14.34    8.90      1     CCOpt::Phase::Construction
[12/21 16:04:39    883s]  4.51    7.27    4.50      1       Stage::Clustering
[12/21 16:04:39    883s]  2.31    3.72    2.19      1         Clustering
[12/21 16:04:39    883s]  0.00    0.00    0.00      1           Initialize for clustering
[12/21 16:04:39    883s]  0.69    1.11    0.00      1           Bottom-up phase
[12/21 16:04:39    883s]  1.50    2.41    1.35      1           Legalizing clock trees
[12/21 16:04:39    883s]  1.26    2.04    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/21 16:04:39    883s]  0.08    0.14    0.00      1             Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 16:04:39    883s]  2.19    3.53    2.05      1         CongRepair After Initial Clustering
[12/21 16:04:39    883s]  1.88    3.02    1.05      1           Leaving CCOpt scope - Early Global Route
[12/21 16:04:39    883s]  0.56    0.90    0.00      1             Early Global Route - eGR only step
[12/21 16:04:39    883s]  0.49    0.80    0.00      1             Congestion Repair
[12/21 16:04:39    883s]  0.12    0.19    0.00      1           Leaving CCOpt scope - extractRC
[12/21 16:04:39    883s]  0.06    0.09    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 16:04:39    883s]  0.10    0.16    0.10      1       Stage::DRV Fixing
[12/21 16:04:39    883s]  0.04    0.06    0.00      1         Fixing clock tree slew time and max cap violations
[12/21 16:04:39    883s]  0.06    0.10    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/21 16:04:39    883s]  4.28    6.90    4.28      1       Stage::Insertion Delay Reduction
[12/21 16:04:39    883s]  0.02    0.03    0.00      1         Removing unnecessary root buffering
[12/21 16:04:39    883s]  0.02    0.03    0.00      1         Removing unconstrained drivers
[12/21 16:04:39    883s]  0.06    0.10    0.00      1         Reducing insertion delay 1
[12/21 16:04:39    883s]  2.15    3.46    0.00      1         Removing longest path buffering
[12/21 16:04:39    883s]  2.03    3.27    0.00      1         Reducing insertion delay 2
[12/21 16:04:39    883s] 13.33   21.48   13.32      1     CCOpt::Phase::Implementation
[12/21 16:04:39    883s]  2.59    4.17    2.58      1       Stage::Reducing Power
[12/21 16:04:39    883s]  0.05    0.08    0.00      1         Improving clock tree routing
[12/21 16:04:39    883s]  2.46    3.96    0.00      1         Reducing clock tree power 1
[12/21 16:04:39    883s]  0.00    0.01    0.00      3           Legalizing clock trees
[12/21 16:04:39    883s]  0.07    0.12    0.00      1         Reducing clock tree power 2
[12/21 16:04:39    883s]  2.19    3.53    2.12      1       Stage::Balancing
[12/21 16:04:39    883s]  1.74    2.81    1.72      1         Approximately balancing fragments step
[12/21 16:04:39    883s]  0.22    0.35    0.00      1           Resolve constraints - Approximately balancing fragments
[12/21 16:04:39    883s]  0.06    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/21 16:04:39    883s]  0.04    0.06    0.00      1           Moving gates to improve sub-tree skew
[12/21 16:04:39    883s]  0.14    0.23    0.00      1           Approximately balancing fragments bottom up
[12/21 16:04:39    883s]  1.27    2.05    0.00      1           Approximately balancing fragments, wire and cell delays
[12/21 16:04:39    883s]  0.08    0.13    0.00      1         Improving fragments clock skew
[12/21 16:04:39    883s]  0.20    0.32    0.17      1         Approximately balancing step
[12/21 16:04:39    883s]  0.11    0.18    0.00      1           Resolve constraints - Approximately balancing
[12/21 16:04:39    883s]  0.06    0.10    0.00      1           Approximately balancing, wire and cell delays
[12/21 16:04:39    883s]  0.02    0.04    0.00      1         Fixing clock tree overload
[12/21 16:04:39    883s]  0.08    0.13    0.00      1         Approximately balancing paths
[12/21 16:04:39    883s]  8.39   13.53    8.39      1       Stage::Polishing
[12/21 16:04:39    883s]  0.13    0.22    0.07      1         Merging balancing drivers for power
[12/21 16:04:39    883s]  0.07    0.12    0.00      1           Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 16:04:39    883s]  0.09    0.14    0.00      1         Improving clock skew
[12/21 16:04:39    883s]  3.50    5.64    3.36      1         Moving gates to reduce wire capacitance
[12/21 16:04:39    883s]  0.09    0.15    0.00      2           Artificially removing short and long paths
[12/21 16:04:39    883s]  0.74    1.19    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/21 16:04:39    883s]  1.41    2.27    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/21 16:04:39    883s]  0.24    0.38    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/21 16:04:39    883s]  0.89    1.43    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/21 16:04:39    883s]  0.25    0.40    0.04      1         Reducing clock tree power 3
[12/21 16:04:39    883s]  0.04    0.06    0.00      1           Artificially removing short and long paths
[12/21 16:04:39    883s]  0.00    0.00    0.00      1           Legalizing clock trees
[12/21 16:04:39    883s]  2.28    3.67    0.00      1         Improving insertion delay
[12/21 16:04:39    883s]  2.14    3.45    1.95      1         Wire Opt OverFix
[12/21 16:04:39    883s]  1.85    2.97    1.75      1           Wire Reduction extra effort
[12/21 16:04:39    883s]  0.04    0.06    0.00      1             Artificially removing short and long paths
[12/21 16:04:39    883s]  0.01    0.01    0.00      1             Global shorten wires A0
[12/21 16:04:39    883s]  1.17    1.89    0.00      2             Move For Wirelength - core
[12/21 16:04:39    883s]  0.09    0.15    0.00      1             Global shorten wires A1
[12/21 16:04:39    883s]  0.33    0.52    0.00      1             Global shorten wires B
[12/21 16:04:39    883s]  0.11    0.17    0.00      1             Move For Wirelength - branch
[12/21 16:04:39    883s]  0.11    0.18    0.11      1           Optimizing orientation
[12/21 16:04:39    883s]  0.11    0.17    0.00      1             FlipOpt
[12/21 16:04:39    883s]  0.15    0.24    0.10      1       Stage::Updating netlist
[12/21 16:04:39    883s]  0.10    0.17    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/21 16:04:39    883s]  5.03    8.10    4.74      1     CCOpt::Phase::eGRPC
[12/21 16:04:39    883s]  2.54    4.09    2.48      1       Leaving CCOpt scope - Routing Tools
[12/21 16:04:39    883s]  2.48    4.00    0.00      1         Early Global Route - eGR only step
[12/21 16:04:39    883s]  0.10    0.16    0.00      1       Leaving CCOpt scope - extractRC
[12/21 16:04:39    883s]  0.07    0.11    0.07      1       Reset bufferability constraints
[12/21 16:04:39    883s]  0.07    0.11    0.00      1         Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 16:04:39    883s]  0.12    0.20    0.02      1       eGRPC Moving buffers
[12/21 16:04:39    883s]  0.02    0.03    0.00      1         Violation analysis
[12/21 16:04:39    883s]  0.18    0.30    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/21 16:04:39    883s]  0.02    0.03    0.00      1         Artificially removing long paths
[12/21 16:04:39    883s]  0.08    0.13    0.00      1       eGRPC Fixing DRVs
[12/21 16:04:39    883s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[12/21 16:04:39    883s]  0.02    0.02    0.00      1       Violation analysis
[12/21 16:04:39    883s]  1.61    2.60    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/21 16:04:39    883s] 26.81   43.19   26.67      1     CCOpt::Phase::Routing
[12/21 16:04:39    883s] 26.45   42.62   26.33      1       Leaving CCOpt scope - Routing Tools
[12/21 16:04:39    883s]  0.48    0.78    0.00      1         Early Global Route - eGR->NR step
[12/21 16:04:39    883s] 25.15   40.53    0.00      1         NanoRoute
[12/21 16:04:39    883s]  0.69    1.11    0.00      1         Route Remaining Unrouted Nets
[12/21 16:04:39    883s]  0.15    0.24    0.00      1       Leaving CCOpt scope - extractRC
[12/21 16:04:39    883s]  0.07    0.12    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 16:04:39    883s]  2.92    4.70    0.52      1     CCOpt::Phase::PostConditioning
[12/21 16:04:39    883s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/21 16:04:39    883s]  0.10    0.17    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/21 16:04:39    883s]  0.12    0.20    0.00      1       Recomputing CTS skew targets
[12/21 16:04:39    883s]  0.08    0.13    0.00      1       PostConditioning Fixing DRVs
[12/21 16:04:39    883s]  0.06    0.10    0.00      1       Buffering to fix DRVs
[12/21 16:04:39    883s]  0.08    0.13    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/21 16:04:39    883s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[12/21 16:04:39    883s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/21 16:04:39    883s]  0.06    0.09    0.00      1       Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late
[12/21 16:04:39    883s]  0.09    0.14    0.00      1     Post-balance tidy up or trial balance steps
[12/21 16:04:39    883s]  0.64    1.03    0.39      1     Tidy Up And Update Timing
[12/21 16:04:39    883s]  0.39    0.63    0.00      1       External - Set all clocks to propagated mode
[12/21 16:04:39    883s] ---------------------------------------------------------------------------------------------------------------------------
[12/21 16:04:39    883s] 
[12/21 16:04:39    883s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/21 16:04:39    883s] Synthesizing clock trees with CCOpt done.
[12/21 16:04:39    883s] INFO: Running scanReorder auto flow in postCTS: using -clkAware and -holdAware
[12/21 16:04:39    883s] DBG: sciUnitLenDelay = 0.123450
[12/21 16:04:40    883s] Set analysis mode to hold.
[12/21 16:04:40    883s] #################################################################################
[12/21 16:04:40    883s] # Design Stage: PreRoute
[12/21 16:04:40    883s] # Design Name: CHIP
[12/21 16:04:40    883s] # Design Mode: 130nm
[12/21 16:04:40    883s] # Analysis Mode: MMMC Non-OCV 
[12/21 16:04:40    883s] # Parasitics Mode: No SPEF/RCDB
[12/21 16:04:40    883s] # Signoff Settings: SI Off 
[12/21 16:04:40    883s] #################################################################################
[12/21 16:04:40    883s] Calculate delays in BcWc mode...
[12/21 16:04:40    883s] Calculate delays in BcWc mode...
[12/21 16:04:40    883s] Topological Sorting (REAL = 0:00:00.0, MEM = 1773.8M, InitMEM = 1773.8M)
[12/21 16:04:40    883s] Start delay calculation (fullDC) (1 T). (MEM=1773.81)
[12/21 16:04:40    883s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[12/21 16:04:42    885s] End AAE Lib Interpolated Model. (MEM=1790.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:04:45    888s] Total number of fetched objects 6111
[12/21 16:04:45    888s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 16:04:45    888s] End delay calculation. (MEM=1762.69 CPU=0:00:03.1 REAL=0:00:03.0)
[12/21 16:04:45    888s] End delay calculation (fullDC). (MEM=1762.69 CPU=0:00:05.1 REAL=0:00:05.0)
[12/21 16:04:45    888s] *** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 1762.7M) ***
[12/21 16:04:45    889s] DBG: scgNrActiveHoldView = 2
[12/21 16:04:45    889s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[12/21 16:04:45    889s] Successfully traced 1 scan chain  (total 1574 scan bits).
[12/21 16:04:45    889s] *** Scan Sanity Check Summary:
[12/21 16:04:45    889s] *** 1 scan chain  passed sanity check.
[12/21 16:04:45    889s] INFO: Auto effort scan reorder.
[12/21 16:04:45    889s] chain scan1 has no hold violation, so skip this chain.
[12/21 16:04:45    889s] *** Summary: Scan Reorder within scan chain
[12/21 16:04:45    889s]         Total scan reorder time: cpu: 0:00:00.1 , real: 0:00:00.0
[12/21 16:04:45    889s] Successfully reordered 1 scan chain .
[12/21 16:04:45    889s] Initial total scan wire length:    17693.235 (floating:    15419.635)
[12/21 16:04:45    889s] Final   total scan wire length:    17693.235 (floating:    15419.635)
[12/21 16:04:45    889s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[12/21 16:04:45    889s] Current max long connection 153.705
[12/21 16:04:45    889s] Restore timing analysis mode.
[12/21 16:04:46    889s] #################################################################################
[12/21 16:04:46    889s] # Design Stage: PreRoute
[12/21 16:04:46    889s] # Design Name: CHIP
[12/21 16:04:46    889s] # Design Mode: 130nm
[12/21 16:04:46    889s] # Analysis Mode: MMMC Non-OCV 
[12/21 16:04:46    889s] # Parasitics Mode: No SPEF/RCDB
[12/21 16:04:46    889s] # Signoff Settings: SI Off 
[12/21 16:04:46    889s] #################################################################################
[12/21 16:04:46    889s] Calculate delays in BcWc mode...
[12/21 16:04:46    889s] Topological Sorting (REAL = 0:00:00.0, MEM = 1938.3M, InitMEM = 1938.3M)
[12/21 16:04:46    889s] Start delay calculation (fullDC) (1 T). (MEM=1938.32)
[12/21 16:04:46    889s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[12/21 16:04:47    891s] End AAE Lib Interpolated Model. (MEM=1954.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:04:52    895s] Total number of fetched objects 6111
[12/21 16:04:52    895s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 16:04:52    895s] End delay calculation. (MEM=1954.69 CPU=0:00:02.7 REAL=0:00:03.0)
[12/21 16:04:52    895s] End delay calculation (fullDC). (MEM=1954.69 CPU=0:00:05.7 REAL=0:00:06.0)
[12/21 16:04:52    895s] *** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 1954.7M) ***
[12/21 16:04:52    895s] *** End of ScanReorder (cpu=0:00:12.4, real=0:00:13.0, mem=1954.7M) ***
[12/21 16:04:52    895s] *** Summary: Scan Reorder within scan chain
[12/21 16:04:52    895s] Initial total scan wire length:    17693.235 (floating:    15419.635)
[12/21 16:04:52    895s] Final   total scan wire length:    17693.235 (floating:    15419.635)
[12/21 16:04:52    895s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[12/21 16:04:52    895s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[12/21 16:04:52    895s] Final   scan reorder max long connection:      153.705
[12/21 16:04:52    895s] Total net length = 1.838e+05 (8.603e+04 9.781e+04) (ext = 5.000e-04)
[12/21 16:04:52    895s] *** End of ScanReorder (cpu=0:00:12.4, real=0:00:13.0, mem=1954.7M) ***
[12/21 16:04:52    895s] Set place::cacheFPlanSiteMark to 0
[12/21 16:04:52    895s] All LLGs are deleted
[12/21 16:04:52    895s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1954.7M
[12/21 16:04:52    895s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1954.7M
[12/21 16:04:52    895s] 
[12/21 16:04:52    895s] *** Summary of all messages that are not suppressed in this session:
[12/21 16:04:52    895s] Severity  ID               Count  Summary                                  
[12/21 16:04:52    895s] WARNING   IMPDBTCL-200         1  %s                                       
[12/21 16:04:52    895s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[12/21 16:04:52    895s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[12/21 16:04:52    895s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/21 16:04:52    895s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[12/21 16:04:52    895s] WARNING   IMPCCOPT-2171       11  Unable to get/extract RC parasitics for ...
[12/21 16:04:52    895s] WARNING   IMPCCOPT-2169       11  Cannot extract parasitics for %s net '%s...
[12/21 16:04:52    895s] WARNING   IMPCCOPT-5046       23  Net '%s' in clock tree '%s' has existing...
[12/21 16:04:52    895s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[12/21 16:04:52    895s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[12/21 16:04:52    895s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/21 16:04:52    895s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/21 16:04:52    895s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[12/21 16:04:52    895s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/21 16:04:52    895s] *** Message Summary: 60 warning(s), 0 error(s)
[12/21 16:04:52    895s] 
[12/21 16:04:52    895s] 
[12/21 16:04:52    895s] =============================================================================================
[12/21 16:04:52    895s]  Final TAT Report for ccopt_design
[12/21 16:04:52    895s] =============================================================================================
[12/21 16:04:52    895s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 16:04:52    895s] ---------------------------------------------------------------------------------------------
[12/21 16:04:52    895s] [ IncrReplace            ]      1   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/21 16:04:52    895s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:04:52    895s] [ GlobalRoute            ]      1   0:00:01.9  (   2.5 % )     0:00:01.9 /  0:00:01.9    1.0
[12/21 16:04:52    895s] [ DetailRoute            ]      1   0:00:21.2  (  28.5 % )     0:00:21.2 /  0:00:21.2    1.0
[12/21 16:04:52    895s] [ MISC                   ]          0:00:50.9  (  68.4 % )     0:00:50.9 /  0:00:50.9    1.0
[12/21 16:04:52    895s] ---------------------------------------------------------------------------------------------
[12/21 16:04:52    895s]  ccopt_design TOTAL                 0:01:14.5  ( 100.0 % )     0:01:14.5 /  0:01:14.5    1.0
[12/21 16:04:52    895s] ---------------------------------------------------------------------------------------------
[12/21 16:04:52    895s] 
[12/21 16:04:52    895s] % End ccopt_design (date=12/21 16:04:52, total cpu=0:01:15, real=0:01:15, peak res=1276.3M, current mem=1251.3M)
[12/21 16:04:55    898s] <CMD> zoomBox 341.32700 311.43400 503.60250 400.68550
[12/21 16:04:58    898s] <CMD> zoomBox 267.97300 284.89900 578.84300 455.87750
[12/21 16:04:59    898s] <CMD> zoomBox -70.86500 163.06400 898.85600 696.41050
[12/21 16:04:59    898s] <CMD> zoomBox -929.69150 -155.66250 1641.49400 1258.48950
[12/21 16:05:01    898s] <CMD> zoomBox -681.75600 -61.99800 1503.75200 1140.03150
[12/21 16:05:01    898s] <CMD> zoomBox -480.37700 17.61700 1377.30500 1039.34200
[12/21 16:05:03    899s] <CMD> zoomBox -321.14750 74.89550 1257.88250 943.36200
[12/21 16:05:03    899s] <CMD> zoomBox -185.80200 123.58250 1156.37350 861.77900
[12/21 16:05:07    899s] <CMD> setDrawView place
[12/21 16:05:09    899s] <CMD> zoomBox 57.12350 209.49000 881.38700 662.83500
[12/21 16:05:10    899s] <CMD> zoomBox 111.68150 227.83950 812.30600 613.18300
[12/21 16:05:11    899s] <CMD> zoomBox 197.47400 256.69400 703.67600 535.10500
[12/21 16:05:12    900s] <CMD> zoomBox 284.13250 283.51250 595.00450 454.49200
[12/21 16:07:23    913s] <CMD> setDrawView fplan
[12/21 16:07:34    914s] <CMD> zoomBox 156.71250 246.46150 752.24550 574.00450
[12/21 16:07:35    914s] <CMD> zoomBox -25.63300 195.97500 944.09350 729.32450
[12/21 16:07:36    914s] <CMD> zoomBox -240.39850 133.30750 1101.78400 871.50800
[12/21 16:07:37    914s] <CMD> zoomBox -540.92450 47.79850 1316.76750 1069.52900
[12/21 16:07:39    914s] <CMD> zoomBox -1233.86300 -134.03400 1791.07850 1529.68400
[12/21 16:07:39    914s] <CMD> zoomBox -923.44700 -78.93700 1647.75400 1335.22350
[12/21 16:07:40    914s] <CMD> zoomBox -658.98050 -33.02250 1526.54050 1169.01400
[12/21 16:08:11    917s] <CMD> saveDesign DBS/cts
[12/21 16:08:11    918s] % Begin save design ... (date=12/21 16:08:11, mem=1254.5M)
[12/21 16:08:11    918s] % Begin Save ccopt configuration ... (date=12/21 16:08:11, mem=1254.5M)
[12/21 16:08:11    918s] % End Save ccopt configuration ... (date=12/21 16:08:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1255.2M, current mem=1255.2M)
[12/21 16:08:11    918s] % Begin Save netlist data ... (date=12/21 16:08:11, mem=1255.2M)
[12/21 16:08:11    918s] Writing Binary DB to DBS/cts.dat/CHIP.v.bin in single-threaded mode...
[12/21 16:08:11    918s] % End Save netlist data ... (date=12/21 16:08:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1255.2M, current mem=1255.2M)
[12/21 16:08:11    918s] Saving symbol-table file ...
[12/21 16:08:11    918s] Saving congestion map file DBS/cts.dat/CHIP.route.congmap.gz ...
[12/21 16:08:12    918s] % Begin Save AAE data ... (date=12/21 16:08:11, mem=1255.2M)
[12/21 16:08:12    918s] Saving AAE Data ...
[12/21 16:08:12    918s] % End Save AAE data ... (date=12/21 16:08:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1255.2M, current mem=1255.2M)
[12/21 16:08:12    918s] Saving preference file DBS/cts.dat/gui.pref.tcl ...
[12/21 16:08:12    918s] Saving mode setting ...
[12/21 16:08:12    918s] Saving global file ...
[12/21 16:08:12    918s] % Begin Save floorplan data ... (date=12/21 16:08:12, mem=1255.6M)
[12/21 16:08:12    918s] Saving floorplan file ...
[12/21 16:08:12    918s] % End Save floorplan data ... (date=12/21 16:08:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1255.6M, current mem=1255.6M)
[12/21 16:08:12    918s] Saving PG file DBS/cts.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 16:08:12 2021)
[12/21 16:08:13    918s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1720.2M) ***
[12/21 16:08:13    918s] Saving Drc markers ...
[12/21 16:08:13    918s] ... 1 markers are saved ...
[12/21 16:08:13    918s] ... 0 geometry drc markers are saved ...
[12/21 16:08:13    918s] ... 0 antenna drc markers are saved ...
[12/21 16:08:13    918s] % Begin Save placement data ... (date=12/21 16:08:13, mem=1255.7M)
[12/21 16:08:13    918s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 16:08:13    918s] Save Adaptive View Pruning View Names to Binary file
[12/21 16:08:13    918s] av_func_mode_max
[12/21 16:08:13    918s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1723.2M) ***
[12/21 16:08:13    918s] % End Save placement data ... (date=12/21 16:08:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1255.7M, current mem=1255.7M)
[12/21 16:08:13    918s] % Begin Save routing data ... (date=12/21 16:08:13, mem=1255.7M)
[12/21 16:08:13    918s] Saving route file ...
[12/21 16:08:15    918s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:02.0 mem=1720.2M) ***
[12/21 16:08:15    918s] % End Save routing data ... (date=12/21 16:08:15, total cpu=0:00:00.1, real=0:00:02.0, peak res=1255.7M, current mem=1255.7M)
[12/21 16:08:15    918s] Saving property file DBS/cts.dat/CHIP.prop
[12/21 16:08:15    918s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1723.2M) ***
[12/21 16:08:15    918s] #Saving pin access data to file DBS/cts.dat/CHIP.apa ...
[12/21 16:08:15    919s] #
[12/21 16:08:15    919s] % Begin Save power constraints data ... (date=12/21 16:08:15, mem=1255.7M)
[12/21 16:08:15    919s] % End Save power constraints data ... (date=12/21 16:08:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1255.7M, current mem=1255.7M)
[12/21 16:08:23    925s] Generated self-contained design cts.dat
[12/21 16:08:23    925s] % End save design ... (date=12/21 16:08:23, total cpu=0:00:07.1, real=0:00:12.0, peak res=1286.1M, current mem=1256.2M)
[12/21 16:08:23    925s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 16:08:23    925s] 
[12/21 16:14:12    960s] <CMD> ctd_win -side none -id ctd_window
[12/21 16:14:12    960s] Deleting Cell Server ...
[12/21 16:14:12    960s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 16:14:12    960s] Summary for sequential cells identification: 
[12/21 16:14:12    960s]   Identified SBFF number: 112
[12/21 16:14:12    960s]   Identified MBFF number: 0
[12/21 16:14:12    960s]   Identified SB Latch number: 0
[12/21 16:14:12    960s]   Identified MB Latch number: 0
[12/21 16:14:12    960s]   Not identified SBFF number: 8
[12/21 16:14:12    960s]   Not identified MBFF number: 0
[12/21 16:14:12    960s]   Not identified SB Latch number: 0
[12/21 16:14:12    960s]   Not identified MB Latch number: 0
[12/21 16:14:12    960s]   Number of sequential cells which are not FFs: 34
[12/21 16:14:12    960s]  Visiting view : av_func_mode_max
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 16:14:12    960s]  Visiting view : av_func_mode_min
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 16:14:12    960s]  Visiting view : av_scan_mode_min
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 16:14:12    960s]  Setting StdDelay to 35.20
[12/21 16:14:12    960s] Creating Cell Server, finished. 
[12/21 16:14:12    960s] 
[12/21 16:14:12    960s] Deleting Cell Server ...
[12/21 16:14:12    960s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 16:14:12    960s] Summary for sequential cells identification: 
[12/21 16:14:12    960s]   Identified SBFF number: 112
[12/21 16:14:12    960s]   Identified MBFF number: 0
[12/21 16:14:12    960s]   Identified SB Latch number: 0
[12/21 16:14:12    960s]   Identified MB Latch number: 0
[12/21 16:14:12    960s]   Not identified SBFF number: 8
[12/21 16:14:12    960s]   Not identified MBFF number: 0
[12/21 16:14:12    960s]   Not identified SB Latch number: 0
[12/21 16:14:12    960s]   Not identified MB Latch number: 0
[12/21 16:14:12    960s]   Number of sequential cells which are not FFs: 34
[12/21 16:14:12    960s]  Visiting view : av_func_mode_max
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 16:14:12    960s]  Visiting view : av_func_mode_min
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 16:14:12    960s]  Visiting view : av_scan_mode_min
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 16:14:12    960s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 16:14:12    960s]  Setting StdDelay to 35.20
[12/21 16:14:12    960s] Creating Cell Server, finished. 
[12/21 16:14:12    960s] 
[12/21 16:14:12    960s] Deleting Cell Server ...
[12/21 16:14:12    960s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 16:14:12    960s] End AAE Lib Interpolated Model. (MEM=1732.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:14:13    961s] Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/21 16:14:19    963s] <CMD> selectInst DCT/CTS_cdb_buf_00126
[12/21 16:14:19    963s] <CMD> zoomSelected
[12/21 16:14:23    964s] <CMD> deselectInst DCT/CTS_cdb_buf_00126
[12/21 16:14:23    964s] <CMD> selectInst DCT/CTS_cdb_buf_00127
[12/21 16:14:23    964s] <CMD> zoomSelected
[12/21 16:14:26    964s] <CMD> deselectInst DCT/CTS_cdb_buf_00127
[12/21 16:14:28    965s] <CMD> selectInst DCT/CTS_cdb_buf_00124
[12/21 16:14:28    965s] <CMD> zoomSelected
[12/21 16:14:30    965s] <CMD> zoomBox 529.42250 565.37850 553.10200 578.40200
[12/21 16:14:31    965s] <CMD> zoomBox 526.60000 564.38000 554.45850 579.70200
[12/21 16:14:34    966s] <CMD> zoomBox 535.40600 568.47500 547.76800 575.27400
[12/21 16:14:39    966s] <CMD> setDrawView place
[12/21 16:14:53    968s] <CMD> setDrawView fplan
[12/21 16:14:54    968s] <CMD> zoomBox 530.01150 565.77500 550.14100 576.84600
[12/21 16:15:17    970s] <CMD> zoomBox 484.37500 544.52450 571.28500 592.32500
[12/21 16:15:18    970s] <CMD> zoomBox 326.55100 469.85300 645.50000 645.27500
[12/21 16:15:19    970s] <CMD> zoomBox -420.80150 136.51600 956.25300 893.89600
[12/21 16:15:20    970s] <CMD> zoomBox -811.28500 -31.39000 1094.67350 1016.88700
[12/21 16:15:45    973s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/21 16:15:45    973s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[12/21 16:15:45    973s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:15:45    973s] All LLGs are deleted
[12/21 16:15:45    973s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1725.8M
[12/21 16:15:45    973s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1725.8M
[12/21 16:15:45    973s] Start to check current routing status for nets...
[12/21 16:15:45    973s] All nets are already routed correctly.
[12/21 16:15:45    973s] End to check current routing status for nets (mem=1725.8M)
[12/21 16:15:45    973s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1726.8M
[12/21 16:15:45    973s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1726.8M
[12/21 16:15:45    973s] Fast DP-INIT is on for default
[12/21 16:15:45    973s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.036, MEM:1758.8M
[12/21 16:15:45    973s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.044, MEM:1758.8M
[12/21 16:15:45    973s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1758.8M
[12/21 16:15:45    973s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1758.8M
[12/21 16:15:52    974s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.030  | -0.030  |  3.478  |  0.050  |   N/A   |  0.000  |
|           TNS (ns):| -0.030  | -0.030  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.687%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[12/21 16:15:52    974s] Total CPU time: 1.18 sec
[12/21 16:15:52    974s] Total Real time: 7.0 sec
[12/21 16:15:52    974s] Total Memory Usage: 1757.835938 Mbytes
[12/21 16:15:52    974s] 
[12/21 16:15:52    974s] =============================================================================================
[12/21 16:15:52    974s]  Final TAT Report for timeDesign
[12/21 16:15:52    974s] =============================================================================================
[12/21 16:15:52    974s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 16:15:52    974s] ---------------------------------------------------------------------------------------------
[12/21 16:15:52    974s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:15:52    974s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    6.8
[12/21 16:15:52    974s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:06.8 /  0:00:01.1    0.2
[12/21 16:15:52    974s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 16:15:52    974s] [ DrvReport              ]      1   0:00:05.6  (  78.8 % )     0:00:06.0 /  0:00:00.4    0.1
[12/21 16:15:52    974s] [ GenerateReports        ]      1   0:00:00.6  (   8.4 % )     0:00:00.6 /  0:00:00.5    0.9
[12/21 16:15:52    974s] [ ReportTranViolation    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 16:15:52    974s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 16:15:52    974s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/21 16:15:52    974s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:15:52    974s] [ GenerateDrvReportData  ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/21 16:15:52    974s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 16:15:52    974s] [ MISC                   ]          0:00:00.4  (   5.1 % )     0:00:00.4 /  0:00:00.1    0.2
[12/21 16:15:52    974s] ---------------------------------------------------------------------------------------------
[12/21 16:15:52    974s]  timeDesign TOTAL                   0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:01.2    0.2
[12/21 16:15:52    974s] ---------------------------------------------------------------------------------------------
[12/21 16:15:52    974s] 
[12/21 16:17:48    987s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/21 16:17:48    987s] <CMD> optDesign -postCTS
[12/21 16:17:48    987s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1260.2M, totSessionCpu=0:16:27 **
[12/21 16:17:48    987s] **INFO: User settings:
[12/21 16:17:48    987s] setDesignMode -process                    130
[12/21 16:17:48    987s] setExtractRCMode -coupling_c_th           0.4
[12/21 16:17:48    987s] setExtractRCMode -engine                  preRoute
[12/21 16:17:48    987s] setExtractRCMode -relative_c_th           1
[12/21 16:17:48    987s] setExtractRCMode -total_c_th              0
[12/21 16:17:48    987s] setDelayCalMode -enable_high_fanout       true
[12/21 16:17:48    987s] setDelayCalMode -eng_copyNetPropToNewNet  true
[12/21 16:17:48    987s] setDelayCalMode -engine                   aae
[12/21 16:17:48    987s] setDelayCalMode -ignoreNetLoad            false
[12/21 16:17:48    987s] setOptMode -activeHoldViews               { av_func_mode_min av_scan_mode_min }
[12/21 16:17:48    987s] setOptMode -activeSetupViews              { av_func_mode_max av_scan_mode_max }
[12/21 16:17:48    987s] setOptMode -autoSetupViews                { av_func_mode_max}
[12/21 16:17:48    987s] setOptMode -autoTDGRSetupViews            { av_func_mode_max}
[12/21 16:17:48    987s] setOptMode -drcMargin                     0
[12/21 16:17:48    987s] setOptMode -fixCap                        true
[12/21 16:17:48    987s] setOptMode -fixDrc                        true
[12/21 16:17:48    987s] setOptMode -fixFanoutLoad                 true
[12/21 16:17:48    987s] setOptMode -fixTran                       true
[12/21 16:17:48    987s] setOptMode -optimizeFF                    true
[12/21 16:17:48    987s] setOptMode -placementSetupViews           { av_func_mode_max  }
[12/21 16:17:48    987s] setOptMode -preserveAllSequential         false
[12/21 16:17:48    987s] setOptMode -setupTargetSlack              0
[12/21 16:17:48    987s] setPlaceMode -MXPBoundaryLevel            7
[12/21 16:17:48    987s] setPlaceMode -MXPConstraintFile           {}
[12/21 16:17:48    987s] setPlaceMode -MXPControlSetting           0
[12/21 16:17:48    987s] setPlaceMode -MXPLogicHierAware           0
[12/21 16:17:48    987s] setPlaceMode -MXPPreplaceSetting          5
[12/21 16:17:48    987s] setPlaceMode -MXPRefineSetting            17
[12/21 16:17:48    987s] setPlaceMode -place_global_place_io_pins  false
[12/21 16:17:48    987s] setPlaceMode -timingDriven                true
[12/21 16:17:48    987s] setAnalysisMode -analysisType             bcwc
[12/21 16:17:48    987s] setAnalysisMode -checkType                setup
[12/21 16:17:48    987s] setAnalysisMode -clkSrcPath               true
[12/21 16:17:48    987s] setAnalysisMode -clockPropagation         sdcControl
[12/21 16:17:48    987s] setAnalysisMode -skew                     true
[12/21 16:17:48    987s] setAnalysisMode -usefulSkew               true
[12/21 16:17:48    987s] setAnalysisMode -virtualIPO               false
[12/21 16:17:48    987s] 
[12/21 16:17:48    987s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/21 16:17:48    987s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 16:17:48    987s] Summary for sequential cells identification: 
[12/21 16:17:48    987s]   Identified SBFF number: 112
[12/21 16:17:48    987s]   Identified MBFF number: 0
[12/21 16:17:48    987s]   Identified SB Latch number: 0
[12/21 16:17:48    987s]   Identified MB Latch number: 0
[12/21 16:17:48    987s]   Not identified SBFF number: 8
[12/21 16:17:48    987s]   Not identified MBFF number: 0
[12/21 16:17:48    987s]   Not identified SB Latch number: 0
[12/21 16:17:48    987s]   Not identified MB Latch number: 0
[12/21 16:17:48    987s]   Number of sequential cells which are not FFs: 34
[12/21 16:17:48    987s]  Visiting view : av_func_mode_max
[12/21 16:17:48    987s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 16:17:48    987s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 16:17:48    987s]  Visiting view : av_func_mode_min
[12/21 16:17:48    987s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 16:17:48    987s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 16:17:48    987s]  Visiting view : av_scan_mode_min
[12/21 16:17:48    987s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 16:17:48    987s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 16:17:48    987s]  Setting StdDelay to 35.20
[12/21 16:17:48    987s] Creating Cell Server, finished. 
[12/21 16:17:48    987s] 
[12/21 16:17:48    987s] Need call spDPlaceInit before registerPrioInstLoc.
[12/21 16:17:48    987s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:17:48    987s] OPERPROF: Starting DPlace-Init at level 1, MEM:1761.5M
[12/21 16:17:48    987s] #spOpts: N=130 mergeVia=F 
[12/21 16:17:48    987s] All LLGs are deleted
[12/21 16:17:48    987s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1761.5M
[12/21 16:17:48    987s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1761.5M
[12/21 16:17:48    987s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1761.5M
[12/21 16:17:48    987s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1761.5M
[12/21 16:17:48    987s] Core basic site is TSM13SITE
[12/21 16:17:48    987s] Fast DP-INIT is on for default
[12/21 16:17:48    987s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 16:17:48    987s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.042, MEM:1761.5M
[12/21 16:17:48    987s] OPERPROF:     Starting CMU at level 3, MEM:1761.5M
[12/21 16:17:48    987s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1761.5M
[12/21 16:17:48    987s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.051, MEM:1761.5M
[12/21 16:17:48    987s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1761.5MB).
[12/21 16:17:48    987s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:1761.5M
[12/21 16:17:48    987s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:17:48    987s] 
[12/21 16:17:48    987s] Creating Lib Analyzer ...
[12/21 16:17:48    987s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:17:48    987s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 16:17:48    987s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 16:17:48    987s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 16:17:48    987s] 
[12/21 16:17:48    987s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:17:50    989s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:30 mem=1765.5M
[12/21 16:17:50    989s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:30 mem=1765.5M
[12/21 16:17:50    989s] Creating Lib Analyzer, finished. 
[12/21 16:17:51    990s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1265.3M, totSessionCpu=0:16:30 **
[12/21 16:17:51    990s] *** optDesign -postCTS ***
[12/21 16:17:51    990s] DRC Margin: user margin 0.0; extra margin 0.2
[12/21 16:17:51    990s] Hold Target Slack: user slack 0
[12/21 16:17:51    990s] Setup Target Slack: user slack 0; extra slack 0.0
[12/21 16:17:51    990s] setUsefulSkewMode -ecoRoute false
[12/21 16:17:51    990s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1763.5M
[12/21 16:17:51    990s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:1763.5M
[12/21 16:17:51    990s] Deleting Cell Server ...
[12/21 16:17:51    990s] Deleting Lib Analyzer.
[12/21 16:17:51    990s] Multi-VT timing optimization disabled based on library information.
[12/21 16:17:51    990s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/21 16:17:51    990s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 16:17:51    990s] Summary for sequential cells identification: 
[12/21 16:17:51    990s]   Identified SBFF number: 112
[12/21 16:17:51    990s]   Identified MBFF number: 0
[12/21 16:17:51    990s]   Identified SB Latch number: 0
[12/21 16:17:51    990s]   Identified MB Latch number: 0
[12/21 16:17:51    990s]   Not identified SBFF number: 8
[12/21 16:17:51    990s]   Not identified MBFF number: 0
[12/21 16:17:51    990s]   Not identified SB Latch number: 0
[12/21 16:17:51    990s]   Not identified MB Latch number: 0
[12/21 16:17:51    990s]   Number of sequential cells which are not FFs: 34
[12/21 16:17:51    990s]  Visiting view : av_func_mode_max
[12/21 16:17:51    990s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 16:17:51    990s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 16:17:51    990s]  Visiting view : av_func_mode_min
[12/21 16:17:51    990s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 16:17:51    990s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 16:17:51    990s]  Visiting view : av_scan_mode_min
[12/21 16:17:51    990s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 16:17:51    990s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 16:17:51    990s]  Setting StdDelay to 35.20
[12/21 16:17:51    990s] Creating Cell Server, finished. 
[12/21 16:17:51    990s] 
[12/21 16:17:51    990s] Deleting Cell Server ...
[12/21 16:17:51    990s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:17:51    990s] All LLGs are deleted
[12/21 16:17:51    990s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1763.5M
[12/21 16:17:51    990s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1763.5M
[12/21 16:17:51    990s] Start to check current routing status for nets...
[12/21 16:17:51    990s] All nets are already routed correctly.
[12/21 16:17:51    990s] End to check current routing status for nets (mem=1763.5M)
[12/21 16:17:51    990s] *** Enable all active views. ***
[12/21 16:17:51    990s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1749.2M
[12/21 16:17:51    990s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1749.2M
[12/21 16:17:52    991s] Fast DP-INIT is on for default
[12/21 16:17:52    991s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.860, REAL:0.858, MEM:1749.2M
[12/21 16:17:52    991s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.870, REAL:0.864, MEM:1749.2M
[12/21 16:17:52    991s] Starting delay calculation for Setup views
[12/21 16:17:52    991s] #################################################################################
[12/21 16:17:52    991s] # Design Stage: PreRoute
[12/21 16:17:52    991s] # Design Name: CHIP
[12/21 16:17:52    991s] # Design Mode: 130nm
[12/21 16:17:52    991s] # Analysis Mode: MMMC Non-OCV 
[12/21 16:17:52    991s] # Parasitics Mode: No SPEF/RCDB
[12/21 16:17:52    991s] # Signoff Settings: SI Off 
[12/21 16:17:52    991s] #################################################################################
[12/21 16:17:53    992s] Calculate delays in BcWc mode...
[12/21 16:17:53    992s] Calculate delays in BcWc mode...
[12/21 16:17:53    992s] Topological Sorting (REAL = 0:00:00.0, MEM = 1747.2M, InitMEM = 1747.2M)
[12/21 16:17:53    992s] Start delay calculation (fullDC) (1 T). (MEM=1747.16)
[12/21 16:17:54    993s] End AAE Lib Interpolated Model. (MEM=1763.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:18:00    999s] Total number of fetched objects 6111
[12/21 16:18:02   1001s] End Timing Check Calculation. (CPU Time=0:00:02.4, Real Time=0:00:02.0)
[12/21 16:18:02   1001s] End delay calculation. (MEM=1779.21 CPU=0:00:04.1 REAL=0:00:04.0)
[12/21 16:18:02   1001s] End delay calculation (fullDC). (MEM=1779.21 CPU=0:00:09.2 REAL=0:00:09.0)
[12/21 16:18:02   1001s] *** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1779.2M) ***
[12/21 16:18:03   1002s] *** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=0:16:42 mem=1779.2M)
[12/21 16:18:03   1002s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.030  |
|           TNS (ns):| -0.030  |
|    Violating Paths:|    1    |
|          All Paths:|  5438   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.687%
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1261.9M, totSessionCpu=0:16:43 **
[12/21 16:18:03   1002s] ** INFO : this run is activating low effort ccoptDesign flow
[12/21 16:18:03   1002s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 16:18:03   1002s] ### Creating PhyDesignMc. totSessionCpu=0:16:43 mem=1740.5M
[12/21 16:18:03   1002s] OPERPROF: Starting DPlace-Init at level 1, MEM:1740.5M
[12/21 16:18:03   1002s] #spOpts: N=130 mergeVia=F 
[12/21 16:18:03   1002s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1740.5M
[12/21 16:18:03   1002s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1740.5M
[12/21 16:18:03   1002s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1740.5MB).
[12/21 16:18:03   1002s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1740.5M
[12/21 16:18:03   1002s] TotalInstCnt at PhyDesignMc Initialization: 4,620
[12/21 16:18:03   1002s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:43 mem=1740.5M
[12/21 16:18:03   1002s] TotalInstCnt at PhyDesignMc Destruction: 4,620
[12/21 16:18:03   1002s] #optDebug: fT-E <X 2 0 0 1>
[12/21 16:18:04   1003s] *** Starting optimizing excluded clock nets MEM= 1740.5M) ***
[12/21 16:18:04   1003s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1740.5M) ***
[12/21 16:18:04   1003s] *** Starting optimizing excluded clock nets MEM= 1740.5M) ***
[12/21 16:18:04   1003s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1740.5M) ***
[12/21 16:18:04   1003s] Info: Done creating the CCOpt slew target map.
[12/21 16:18:04   1003s] Begin: GigaOpt high fanout net optimization
[12/21 16:18:04   1003s] GigaOpt HFN: use maxLocalDensity 1.2
[12/21 16:18:04   1003s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/21 16:18:04   1003s] Info: 32 io nets excluded
[12/21 16:18:04   1003s] Info: 23 nets with fixed/cover wires excluded.
[12/21 16:18:04   1003s] Info: 24 clock nets excluded from IPO operation.
[12/21 16:18:04   1003s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:43.2/1:23:59.7 (0.2), mem = 1740.5M
[12/21 16:18:04   1003s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.18
[12/21 16:18:04   1003s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 16:18:04   1003s] ### Creating PhyDesignMc. totSessionCpu=0:16:43 mem=1748.5M
[12/21 16:18:04   1003s] OPERPROF: Starting DPlace-Init at level 1, MEM:1748.5M
[12/21 16:18:04   1003s] #spOpts: N=130 mergeVia=F 
[12/21 16:18:04   1003s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1748.5M
[12/21 16:18:04   1003s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.045, MEM:1748.5M
[12/21 16:18:04   1003s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1748.5MB).
[12/21 16:18:04   1003s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.073, MEM:1748.5M
[12/21 16:18:04   1003s] TotalInstCnt at PhyDesignMc Initialization: 4,620
[12/21 16:18:04   1003s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:43 mem=1748.5M
[12/21 16:18:04   1003s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:04   1003s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:04   1003s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:04   1003s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:08   1007s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:08   1007s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:08   1007s] ### Creating LA Mngr. totSessionCpu=0:16:48 mem=1879.7M
[12/21 16:18:08   1007s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:18:12   1011s] ### Creating LA Mngr, finished. totSessionCpu=0:16:51 mem=1895.7M
[12/21 16:18:12   1011s] 
[12/21 16:18:12   1011s] Creating Lib Analyzer ...
[12/21 16:18:12   1011s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:12   1011s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 16:18:12   1011s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 16:18:12   1011s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 16:18:12   1011s] 
[12/21 16:18:12   1011s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:18:15   1014s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:55 mem=1895.7M
[12/21 16:18:15   1014s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:55 mem=1895.7M
[12/21 16:18:15   1014s] Creating Lib Analyzer, finished. 
[12/21 16:18:15   1014s] 
[12/21 16:18:15   1014s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/21 16:18:15   1014s] ### Creating LA Mngr. totSessionCpu=0:16:55 mem=1895.7M
[12/21 16:18:15   1014s] ### Creating LA Mngr, finished. totSessionCpu=0:16:55 mem=1895.7M
[12/21 16:18:19   1018s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 16:18:19   1018s] TotalInstCnt at PhyDesignMc Destruction: 4,620
[12/21 16:18:19   1018s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.18
[12/21 16:18:19   1018s] *** DrvOpt [finish] : cpu/real = 0:00:15.3/0:00:15.4 (1.0), totSession cpu/real = 0:16:58.5/1:24:15.1 (0.2), mem = 1895.7M
[12/21 16:18:19   1018s] 
[12/21 16:18:19   1018s] =============================================================================================
[12/21 16:18:19   1018s]  Step TAT Report for DrvOpt #8
[12/21 16:18:19   1018s] =============================================================================================
[12/21 16:18:19   1018s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 16:18:19   1018s] ---------------------------------------------------------------------------------------------
[12/21 16:18:19   1018s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/21 16:18:19   1018s] [ LibAnalyzerInit        ]      2   0:00:06.9  (  44.8 % )     0:00:06.9 /  0:00:06.8    1.0
[12/21 16:18:19   1018s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:19   1018s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.3
[12/21 16:18:19   1018s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:07.0 /  0:00:07.0    1.0
[12/21 16:18:19   1018s] [ SteinerInterfaceInit   ]      1   0:00:04.4  (  28.5 % )     0:00:04.4 /  0:00:04.4    1.0
[12/21 16:18:19   1018s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:19   1018s] [ MISC                   ]          0:00:03.9  (  25.0 % )     0:00:03.9 /  0:00:03.8    1.0
[12/21 16:18:19   1018s] ---------------------------------------------------------------------------------------------
[12/21 16:18:19   1018s]  DrvOpt #8 TOTAL                    0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:15.3    1.0
[12/21 16:18:19   1018s] ---------------------------------------------------------------------------------------------
[12/21 16:18:19   1018s] 
[12/21 16:18:19   1018s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/21 16:18:19   1018s] End: GigaOpt high fanout net optimization
[12/21 16:18:20   1019s] Deleting Lib Analyzer.
[12/21 16:18:20   1019s] 
[12/21 16:18:20   1019s] Optimization is working on the following views:
[12/21 16:18:20   1019s]   Setup views: av_func_mode_max 
[12/21 16:18:20   1019s]   Hold  views: av_func_mode_min av_scan_mode_min 
[12/21 16:18:20   1019s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/21 16:18:20   1019s] Begin: GigaOpt Global Optimization
[12/21 16:18:20   1019s] *info: use new DP (enabled)
[12/21 16:18:20   1019s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/21 16:18:20   1019s] Info: 32 io nets excluded
[12/21 16:18:20   1019s] Info: 23 nets with fixed/cover wires excluded.
[12/21 16:18:20   1019s] Info: 24 clock nets excluded from IPO operation.
[12/21 16:18:20   1019s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:59.6/1:24:16.2 (0.2), mem = 1895.7M
[12/21 16:18:20   1019s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.19
[12/21 16:18:20   1019s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 16:18:20   1019s] ### Creating PhyDesignMc. totSessionCpu=0:17:00 mem=1895.7M
[12/21 16:18:20   1019s] OPERPROF: Starting DPlace-Init at level 1, MEM:1895.7M
[12/21 16:18:20   1019s] #spOpts: N=130 mergeVia=F 
[12/21 16:18:20   1019s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1895.7M
[12/21 16:18:20   1019s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1895.7M
[12/21 16:18:20   1019s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1895.7MB).
[12/21 16:18:20   1019s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:1895.7M
[12/21 16:18:20   1019s] TotalInstCnt at PhyDesignMc Initialization: 4,620
[12/21 16:18:20   1019s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:00 mem=1895.7M
[12/21 16:18:20   1019s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:20   1019s] 
[12/21 16:18:20   1019s] Creating Lib Analyzer ...
[12/21 16:18:20   1019s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:21   1019s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 16:18:21   1019s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 16:18:21   1019s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 16:18:21   1019s] 
[12/21 16:18:21   1019s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:18:23   1022s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:02 mem=1895.7M
[12/21 16:18:23   1022s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:02 mem=1895.7M
[12/21 16:18:23   1022s] Creating Lib Analyzer, finished. 
[12/21 16:18:23   1022s] 
[12/21 16:18:23   1022s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/21 16:18:23   1022s] ### Creating LA Mngr. totSessionCpu=0:17:02 mem=1895.7M
[12/21 16:18:23   1022s] ### Creating LA Mngr, finished. totSessionCpu=0:17:02 mem=1895.7M
[12/21 16:18:31   1030s] *info: 32 io nets excluded
[12/21 16:18:31   1030s] *info: 24 clock nets excluded
[12/21 16:18:31   1030s] *info: 2 special nets excluded.
[12/21 16:18:31   1030s] *info: 17 no-driver nets excluded.
[12/21 16:18:31   1030s] *info: 23 nets with fixed/cover wires excluded.
[12/21 16:18:33   1032s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1914.8M
[12/21 16:18:33   1032s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1914.8M
[12/21 16:18:33   1032s] ** GigaOpt Global Opt WNS Slack -0.030  TNS Slack -0.030 
[12/21 16:18:33   1032s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 16:18:33   1032s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[12/21 16:18:33   1032s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 16:18:33   1032s] |  -0.030|  -0.030|    75.69%|   0:00:00.0| 1914.8M|av_func_mode_max|  default| DCT/acf/toACC2_reg_19_/D                           |
[12/21 16:18:33   1032s] |   0.000|   0.000|    75.69%|   0:00:00.0| 1914.8M|              NA|       NA| NA                                                 |
[12/21 16:18:33   1032s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[12/21 16:18:33   1032s] 
[12/21 16:18:33   1032s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1914.8M) ***
[12/21 16:18:33   1032s] 
[12/21 16:18:33   1032s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1914.8M) ***
[12/21 16:18:33   1032s] Bottom Preferred Layer:
[12/21 16:18:33   1032s] +---------------+------------+----------+
[12/21 16:18:33   1032s] |     Layer     |    CLK     |   Rule   |
[12/21 16:18:33   1032s] +---------------+------------+----------+
[12/21 16:18:33   1032s] | METAL3 (z=3)  |         24 | default  |
[12/21 16:18:33   1032s] +---------------+------------+----------+
[12/21 16:18:33   1032s] Via Pillar Rule:
[12/21 16:18:33   1032s]     None
[12/21 16:18:33   1032s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/21 16:18:33   1032s] TotalInstCnt at PhyDesignMc Destruction: 4,620
[12/21 16:18:33   1032s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.19
[12/21 16:18:33   1032s] *** SetupOpt [finish] : cpu/real = 0:00:13.1/0:00:13.1 (1.0), totSession cpu/real = 0:17:12.7/1:24:29.3 (0.2), mem = 1895.7M
[12/21 16:18:33   1032s] 
[12/21 16:18:33   1032s] =============================================================================================
[12/21 16:18:33   1032s]  Step TAT Report for GlobalOpt #3
[12/21 16:18:33   1032s] =============================================================================================
[12/21 16:18:33   1032s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 16:18:33   1032s] ---------------------------------------------------------------------------------------------
[12/21 16:18:33   1032s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 16:18:33   1032s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  19.7 % )     0:00:02.6 /  0:00:02.6    1.0
[12/21 16:18:33   1032s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:33   1032s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 16:18:33   1032s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:02.7 /  0:00:02.6    1.0
[12/21 16:18:33   1032s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:33   1032s] [ TransformInit          ]      1   0:00:09.9  (  75.3 % )     0:00:09.9 /  0:00:09.9    1.0
[12/21 16:18:33   1032s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 16:18:33   1032s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[12/21 16:18:33   1032s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/21 16:18:33   1032s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:33   1032s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/21 16:18:33   1032s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[12/21 16:18:33   1032s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:33   1032s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:33   1032s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:33   1032s] [ MISC                   ]          0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 16:18:33   1032s] ---------------------------------------------------------------------------------------------
[12/21 16:18:33   1032s]  GlobalOpt #3 TOTAL                 0:00:13.1  ( 100.0 % )     0:00:13.1 /  0:00:13.1    1.0
[12/21 16:18:33   1032s] ---------------------------------------------------------------------------------------------
[12/21 16:18:33   1032s] 
[12/21 16:18:33   1032s] End: GigaOpt Global Optimization
[12/21 16:18:33   1032s] *** Timing Is met
[12/21 16:18:33   1032s] *** Check timing (0:00:00.0)
[12/21 16:18:33   1032s] Deleting Lib Analyzer.
[12/21 16:18:33   1032s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/21 16:18:33   1032s] Info: 32 io nets excluded
[12/21 16:18:33   1032s] Info: 23 nets with fixed/cover wires excluded.
[12/21 16:18:33   1032s] Info: 24 clock nets excluded from IPO operation.
[12/21 16:18:33   1032s] ### Creating LA Mngr. totSessionCpu=0:17:13 mem=1827.7M
[12/21 16:18:33   1032s] ### Creating LA Mngr, finished. totSessionCpu=0:17:13 mem=1827.7M
[12/21 16:18:33   1032s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/21 16:18:33   1032s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1827.7M
[12/21 16:18:33   1032s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:1827.7M
[12/21 16:18:34   1033s] 
[12/21 16:18:34   1033s] Active setup views:
[12/21 16:18:34   1033s]  av_func_mode_max
[12/21 16:18:34   1033s]   Dominating endpoints: 0
[12/21 16:18:34   1033s]   Dominating TNS: -0.000
[12/21 16:18:34   1033s] 
[12/21 16:18:34   1033s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:34   1033s] **INFO: Flow update: Design timing is met.
[12/21 16:18:34   1033s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:34   1033s] **INFO: Flow update: Design timing is met.
[12/21 16:18:34   1033s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/21 16:18:34   1033s] Info: 32 io nets excluded
[12/21 16:18:34   1033s] Info: 23 nets with fixed/cover wires excluded.
[12/21 16:18:34   1033s] Info: 24 clock nets excluded from IPO operation.
[12/21 16:18:34   1033s] ### Creating LA Mngr. totSessionCpu=0:17:13 mem=1825.7M
[12/21 16:18:34   1033s] ### Creating LA Mngr, finished. totSessionCpu=0:17:13 mem=1825.7M
[12/21 16:18:34   1033s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 16:18:34   1033s] ### Creating PhyDesignMc. totSessionCpu=0:17:13 mem=1844.8M
[12/21 16:18:34   1033s] OPERPROF: Starting DPlace-Init at level 1, MEM:1844.8M
[12/21 16:18:34   1033s] #spOpts: N=130 mergeVia=F 
[12/21 16:18:34   1033s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1844.8M
[12/21 16:18:34   1033s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1844.8M
[12/21 16:18:34   1033s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1844.8MB).
[12/21 16:18:34   1033s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:1844.8M
[12/21 16:18:34   1033s] TotalInstCnt at PhyDesignMc Initialization: 4,620
[12/21 16:18:34   1033s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:13 mem=1844.8M
[12/21 16:18:34   1033s] Begin: Area Reclaim Optimization
[12/21 16:18:34   1033s] 
[12/21 16:18:34   1033s] Creating Lib Analyzer ...
[12/21 16:18:34   1033s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:18:34   1033s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 16:18:34   1033s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 16:18:34   1033s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 16:18:34   1033s] 
[12/21 16:18:34   1033s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:18:37   1035s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:16 mem=1848.8M
[12/21 16:18:37   1035s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:16 mem=1848.8M
[12/21 16:18:37   1035s] Creating Lib Analyzer, finished. 
[12/21 16:18:37   1035s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:15.9/1:24:32.5 (0.2), mem = 1848.8M
[12/21 16:18:37   1035s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.20
[12/21 16:18:37   1035s] 
[12/21 16:18:37   1035s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[12/21 16:18:37   1035s] ### Creating LA Mngr. totSessionCpu=0:17:16 mem=1848.8M
[12/21 16:18:37   1035s] ### Creating LA Mngr, finished. totSessionCpu=0:17:16 mem=1848.8M
[12/21 16:18:37   1036s] Usable buffer cells for single buffer setup transform:
[12/21 16:18:37   1036s] CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
[12/21 16:18:37   1036s] Number of usable buffer cells above: 16
[12/21 16:18:37   1036s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1848.8M
[12/21 16:18:37   1036s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1848.8M
[12/21 16:18:38   1036s] Reclaim Optimization WNS Slack 0.008  TNS Slack 0.000 Density 75.69
[12/21 16:18:38   1036s] +----------+---------+--------+--------+------------+--------+
[12/21 16:18:38   1036s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/21 16:18:38   1036s] +----------+---------+--------+--------+------------+--------+
[12/21 16:18:38   1036s] |    75.69%|        -|   0.008|   0.000|   0:00:00.0| 1848.8M|
[12/21 16:18:38   1037s] |    75.69%|        0|   0.008|   0.000|   0:00:00.0| 1870.9M|
[12/21 16:18:38   1037s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/21 16:18:38   1037s] |    75.69%|        0|   0.008|   0.000|   0:00:00.0| 1870.9M|
[12/21 16:18:39   1038s] |    75.67%|        4|   0.008|   0.000|   0:00:01.0| 1894.5M|
[12/21 16:18:39   1038s] |    75.66%|        1|   0.008|   0.000|   0:00:00.0| 1894.5M|
[12/21 16:18:39   1038s] |    75.66%|        0|   0.008|   0.000|   0:00:00.0| 1894.5M|
[12/21 16:18:39   1038s] #optDebug: <stH: 3.6900 MiSeL: 74.7560>
[12/21 16:18:39   1038s] |    75.66%|        0|   0.008|   0.000|   0:00:00.0| 1894.5M|
[12/21 16:18:39   1038s] +----------+---------+--------+--------+------------+--------+
[12/21 16:18:39   1038s] Reclaim Optimization End WNS Slack 0.008  TNS Slack 0.000 Density 75.66
[12/21 16:18:39   1038s] 
[12/21 16:18:39   1038s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 0 Resize = 1 **
[12/21 16:18:39   1038s] --------------------------------------------------------------
[12/21 16:18:39   1038s] |                                   | Total     | Sequential |
[12/21 16:18:39   1038s] --------------------------------------------------------------
[12/21 16:18:39   1038s] | Num insts resized                 |       1  |       0    |
[12/21 16:18:39   1038s] | Num insts undone                  |       0  |       0    |
[12/21 16:18:39   1038s] | Num insts Downsized               |       1  |       0    |
[12/21 16:18:39   1038s] | Num insts Samesized               |       0  |       0    |
[12/21 16:18:39   1038s] | Num insts Upsized                 |       0  |       0    |
[12/21 16:18:39   1038s] | Num multiple commits+uncommits    |       0  |       -    |
[12/21 16:18:39   1038s] --------------------------------------------------------------
[12/21 16:18:39   1038s] Bottom Preferred Layer:
[12/21 16:18:39   1038s] +---------------+------------+----------+
[12/21 16:18:39   1038s] |     Layer     |    CLK     |   Rule   |
[12/21 16:18:39   1038s] +---------------+------------+----------+
[12/21 16:18:39   1038s] | METAL3 (z=3)  |         24 | default  |
[12/21 16:18:39   1038s] +---------------+------------+----------+
[12/21 16:18:39   1038s] Via Pillar Rule:
[12/21 16:18:39   1038s]     None
[12/21 16:18:39   1038s] End: Core Area Reclaim Optimization (cpu = 0:00:05.2) (real = 0:00:05.0) **
[12/21 16:18:39   1038s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1894.5M
[12/21 16:18:39   1038s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1894.5M
[12/21 16:18:39   1038s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1894.5M
[12/21 16:18:39   1038s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1894.5M
[12/21 16:18:39   1038s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1894.5M
[12/21 16:18:39   1038s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1894.5M
[12/21 16:18:39   1038s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.044, MEM:1894.5M
[12/21 16:18:39   1038s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.045, MEM:1894.5M
[12/21 16:18:39   1038s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.17
[12/21 16:18:39   1038s] OPERPROF: Starting RefinePlace at level 1, MEM:1894.5M
[12/21 16:18:39   1038s] *** Starting refinePlace (0:17:19 mem=1894.5M) ***
[12/21 16:18:39   1038s] Total net bbox length = 1.777e+05 (8.372e+04 9.396e+04) (ext = 5.265e+03)
[12/21 16:18:39   1038s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 16:18:39   1038s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1894.5M
[12/21 16:18:39   1038s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1894.5M
[12/21 16:18:39   1038s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1894.5M
[12/21 16:18:39   1038s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1894.5M
[12/21 16:18:39   1038s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1894.5M
[12/21 16:18:39   1038s] Starting refinePlace ...
[12/21 16:18:39   1038s] 
[12/21 16:18:39   1038s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 16:18:39   1038s] Move report: legalization moves 2 insts, mean move: 2.54 um, max move: 3.69 um
[12/21 16:18:39   1038s] 	Max move on inst (DCT/acf/FE_OFC468_multfout_29): (384.56, 658.46) --> (384.56, 654.77)
[12/21 16:18:39   1038s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1897.6MB) @(0:17:19 - 0:17:19).
[12/21 16:18:39   1038s] Move report: Detail placement moves 2 insts, mean move: 2.54 um, max move: 3.69 um
[12/21 16:18:39   1038s] 	Max move on inst (DCT/acf/FE_OFC468_multfout_29): (384.56, 658.46) --> (384.56, 654.77)
[12/21 16:18:39   1038s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1897.6MB
[12/21 16:18:39   1038s] Statistics of distance of Instance movement in refine placement:
[12/21 16:18:39   1038s]   maximum (X+Y) =         3.69 um
[12/21 16:18:39   1038s]   inst (DCT/acf/FE_OFC468_multfout_29) with max move: (384.56, 658.46) -> (384.56, 654.77)
[12/21 16:18:39   1038s]   mean    (X+Y) =         2.54 um
[12/21 16:18:39   1038s] Summary Report:
[12/21 16:18:39   1038s] Instances move: 2 (out of 4594 movable)
[12/21 16:18:39   1038s] Instances flipped: 0
[12/21 16:18:39   1038s] Mean displacement: 2.54 um
[12/21 16:18:39   1038s] Max displacement: 3.69 um (Instance: DCT/acf/FE_OFC468_multfout_29) (384.56, 658.46) -> (384.56, 654.77)
[12/21 16:18:39   1038s] 	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: INVX3
[12/21 16:18:39   1038s] Total instances moved : 2
[12/21 16:18:39   1038s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.128, MEM:1897.6M
[12/21 16:18:39   1038s] Total net bbox length = 1.777e+05 (8.372e+04 9.396e+04) (ext = 5.265e+03)
[12/21 16:18:39   1038s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1897.6MB
[12/21 16:18:39   1038s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1897.6MB) @(0:17:19 - 0:17:19).
[12/21 16:18:39   1038s] *** Finished refinePlace (0:17:19 mem=1897.6M) ***
[12/21 16:18:39   1038s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.17
[12/21 16:18:39   1038s] OPERPROF: Finished RefinePlace at level 1, CPU:0.160, REAL:0.158, MEM:1897.6M
[12/21 16:18:40   1038s] *** maximum move = 3.69 um ***
[12/21 16:18:40   1038s] *** Finished re-routing un-routed nets (1897.6M) ***
[12/21 16:18:40   1038s] OPERPROF: Starting DPlace-Init at level 1, MEM:1897.6M
[12/21 16:18:40   1038s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1897.6M
[12/21 16:18:40   1038s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.029, MEM:1897.6M
[12/21 16:18:40   1038s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1897.6M
[12/21 16:18:40   1038s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1897.6M
[12/21 16:18:40   1038s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:1897.6M
[12/21 16:18:40   1038s] 
[12/21 16:18:40   1038s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1897.6M) ***
[12/21 16:18:40   1038s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.20
[12/21 16:18:40   1038s] *** AreaOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:17:19.0/1:24:35.6 (0.2), mem = 1897.6M
[12/21 16:18:40   1038s] 
[12/21 16:18:40   1038s] =============================================================================================
[12/21 16:18:40   1038s]  Step TAT Report for AreaOpt #5
[12/21 16:18:40   1038s] =============================================================================================
[12/21 16:18:40   1038s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 16:18:40   1038s] ---------------------------------------------------------------------------------------------
[12/21 16:18:40   1038s] [ RefinePlace            ]      1   0:00:00.4  (   7.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 16:18:40   1038s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.1
[12/21 16:18:40   1038s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  44.7 % )     0:00:02.5 /  0:00:02.5    1.0
[12/21 16:18:40   1038s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:40   1038s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 16:18:40   1038s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:40   1038s] [ OptSingleIteration     ]      6   0:00:00.1  (   1.3 % )     0:00:01.5 /  0:00:01.5    1.0
[12/21 16:18:40   1038s] [ OptGetWeight           ]    165   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:40   1038s] [ OptEval                ]    165   0:00:01.4  (  24.2 % )     0:00:01.4 /  0:00:01.4    1.0
[12/21 16:18:40   1038s] [ OptCommit              ]    165   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/21 16:18:40   1038s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[12/21 16:18:40   1038s] [ PostCommitDelayCalc    ]    166   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/21 16:18:40   1038s] [ MISC                   ]          0:00:01.1  (  20.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/21 16:18:40   1038s] ---------------------------------------------------------------------------------------------
[12/21 16:18:40   1038s]  AreaOpt #5 TOTAL                   0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:05.6    1.0
[12/21 16:18:40   1038s] ---------------------------------------------------------------------------------------------
[12/21 16:18:40   1038s] 
[12/21 16:18:40   1038s] TotalInstCnt at PhyDesignMc Destruction: 4,616
[12/21 16:18:40   1038s] End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1833.51M, totSessionCpu=0:17:19).
[12/21 16:18:40   1039s] All LLGs are deleted
[12/21 16:18:40   1039s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1833.5M
[12/21 16:18:40   1039s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1833.5M
[12/21 16:18:40   1039s] ### Creating LA Mngr. totSessionCpu=0:17:19 mem=1833.5M
[12/21 16:18:40   1039s] ### Creating LA Mngr, finished. totSessionCpu=0:17:19 mem=1833.5M
[12/21 16:18:40   1039s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1833.51 MB )
[12/21 16:18:40   1039s] (I)       Started Loading and Dumping File ( Curr Mem: 1833.51 MB )
[12/21 16:18:40   1039s] (I)       Reading DB...
[12/21 16:18:40   1039s] (I)       Read data from FE... (mem=1833.5M)
[12/21 16:18:40   1039s] (I)       Read nodes and places... (mem=1833.5M)
[12/21 16:18:40   1039s] (I)       Done Read nodes and places (cpu=0.010s, mem=1833.5M)
[12/21 16:18:40   1039s] (I)       Read nets... (mem=1833.5M)
[12/21 16:18:40   1039s] (I)       Done Read nets (cpu=0.020s, mem=1833.5M)
[12/21 16:18:40   1039s] (I)       Done Read data from FE (cpu=0.030s, mem=1833.5M)
[12/21 16:18:40   1039s] (I)       before initializing RouteDB syMemory usage = 1833.5 MB
[12/21 16:18:40   1039s] (I)       == Non-default Options ==
[12/21 16:18:40   1039s] (I)       Maximum routing layer                              : 8
[12/21 16:18:40   1039s] (I)       Counted 2949 PG shapes. We will not process PG shapes layer by layer.
[12/21 16:18:40   1039s] (I)       Use row-based GCell size
[12/21 16:18:40   1039s] (I)       GCell unit size  : 7380
[12/21 16:18:40   1039s] (I)       GCell multiplier : 1
[12/21 16:18:40   1039s] (I)       build grid graph
[12/21 16:18:40   1039s] (I)       build grid graph start
[12/21 16:18:40   1039s] [NR-eGR] Track table information for default rule: 
[12/21 16:18:40   1039s] [NR-eGR] METAL1 has no routable track
[12/21 16:18:40   1039s] [NR-eGR] METAL2 has single uniform track structure
[12/21 16:18:40   1039s] [NR-eGR] METAL3 has single uniform track structure
[12/21 16:18:40   1039s] [NR-eGR] METAL4 has single uniform track structure
[12/21 16:18:40   1039s] [NR-eGR] METAL5 has single uniform track structure
[12/21 16:18:40   1039s] [NR-eGR] METAL6 has single uniform track structure
[12/21 16:18:40   1039s] [NR-eGR] METAL7 has single uniform track structure
[12/21 16:18:40   1039s] [NR-eGR] METAL8 has single uniform track structure
[12/21 16:18:40   1039s] (I)       build grid graph end
[12/21 16:18:40   1039s] (I)       ===========================================================================
[12/21 16:18:40   1039s] (I)       == Report All Rule Vias ==
[12/21 16:18:40   1039s] (I)       ===========================================================================
[12/21 16:18:40   1039s] (I)        Via Rule : (Default)
[12/21 16:18:40   1039s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[12/21 16:18:40   1039s] (I)       ---------------------------------------------------------------------------
[12/21 16:18:40   1039s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[12/21 16:18:40   1039s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[12/21 16:18:40   1039s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[12/21 16:18:40   1039s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[12/21 16:18:40   1039s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[12/21 16:18:40   1039s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[12/21 16:18:40   1039s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[12/21 16:18:40   1039s] (I)       ===========================================================================
[12/21 16:18:40   1039s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1833.51 MB )
[12/21 16:18:40   1039s] (I)       Num PG vias on layer 2 : 0
[12/21 16:18:40   1039s] (I)       Num PG vias on layer 3 : 0
[12/21 16:18:40   1039s] (I)       Num PG vias on layer 4 : 0
[12/21 16:18:40   1039s] (I)       Num PG vias on layer 5 : 0
[12/21 16:18:40   1039s] (I)       Num PG vias on layer 6 : 0
[12/21 16:18:40   1039s] (I)       Num PG vias on layer 7 : 0
[12/21 16:18:40   1039s] (I)       Num PG vias on layer 8 : 0
[12/21 16:18:40   1039s] [NR-eGR] Read 4004 PG shapes
[12/21 16:18:40   1039s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.51 MB )
[12/21 16:18:40   1039s] [NR-eGR] #Routing Blockages  : 2
[12/21 16:18:40   1039s] [NR-eGR] #Instance Blockages : 6478
[12/21 16:18:40   1039s] [NR-eGR] #PG Blockages       : 4004
[12/21 16:18:40   1039s] [NR-eGR] #Halo Blockages     : 0
[12/21 16:18:40   1039s] [NR-eGR] #Boundary Blockages : 0
[12/21 16:18:40   1039s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/21 16:18:40   1039s] [NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 4292
[12/21 16:18:40   1039s] (I)       readDataFromPlaceDB
[12/21 16:18:40   1039s] (I)       Read net information..
[12/21 16:18:40   1039s] [NR-eGR] Read numTotalNets=6107  numIgnoredNets=23
[12/21 16:18:40   1039s] (I)       Read testcase time = 0.010 seconds
[12/21 16:18:40   1039s] 
[12/21 16:18:40   1039s] (I)       early_global_route_priority property id does not exist.
[12/21 16:18:40   1039s] (I)       Start initializing grid graph
[12/21 16:18:40   1039s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[12/21 16:18:40   1039s] (I)       End initializing grid graph
[12/21 16:18:40   1039s] (I)       Model blockages into capacity
[12/21 16:18:40   1039s] (I)       Read Num Blocks=11252  Num Prerouted Wires=4292  Num CS=0
[12/21 16:18:40   1039s] (I)       Started Modeling ( Curr Mem: 1833.51 MB )
[12/21 16:18:40   1039s] (I)       Layer 1 (V) : #blockages 3204 : #preroutes 1913
[12/21 16:18:40   1039s] (I)       Layer 2 (H) : #blockages 2553 : #preroutes 2135
[12/21 16:18:40   1039s] (I)       Layer 3 (V) : #blockages 1647 : #preroutes 235
[12/21 16:18:40   1039s] (I)       Layer 4 (H) : #blockages 1070 : #preroutes 8
[12/21 16:18:40   1039s] (I)       Layer 5 (V) : #blockages 926 : #preroutes 1
[12/21 16:18:40   1039s] (I)       Layer 6 (H) : #blockages 926 : #preroutes 0
[12/21 16:18:40   1039s] (I)       Layer 7 (V) : #blockages 926 : #preroutes 0
[12/21 16:18:40   1039s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1833.51 MB )
[12/21 16:18:40   1039s] (I)       -- layer congestion ratio --
[12/21 16:18:40   1039s] (I)       Layer 1 : 0.100000
[12/21 16:18:40   1039s] (I)       Layer 2 : 0.700000
[12/21 16:18:40   1039s] (I)       Layer 3 : 0.700000
[12/21 16:18:40   1039s] (I)       Layer 4 : 0.700000
[12/21 16:18:40   1039s] (I)       Layer 5 : 0.700000
[12/21 16:18:40   1039s] (I)       Layer 6 : 0.700000
[12/21 16:18:40   1039s] (I)       Layer 7 : 0.700000
[12/21 16:18:40   1039s] (I)       Layer 8 : 0.700000
[12/21 16:18:40   1039s] (I)       ----------------------------
[12/21 16:18:40   1039s] (I)       Number of ignored nets = 23
[12/21 16:18:40   1039s] (I)       Number of fixed nets = 23.  Ignored: Yes
[12/21 16:18:40   1039s] (I)       Number of clock nets = 24.  Ignored: No
[12/21 16:18:40   1039s] (I)       Number of analog nets = 0.  Ignored: Yes
[12/21 16:18:40   1039s] (I)       Number of special nets = 0.  Ignored: Yes
[12/21 16:18:40   1039s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[12/21 16:18:40   1039s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[12/21 16:18:40   1039s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[12/21 16:18:40   1039s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[12/21 16:18:40   1039s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/21 16:18:40   1039s] (I)       Before initializing Early Global Route syMemory usage = 1833.5 MB
[12/21 16:18:40   1039s] (I)       Ndr track 0 does not exist
[12/21 16:18:40   1039s] (I)       Ndr track 0 does not exist
[12/21 16:18:40   1039s] (I)       ---------------------Grid Graph Info--------------------
[12/21 16:18:40   1039s] (I)       Routing area        : (0, 0) - (2117640, 2117240)
[12/21 16:18:40   1039s] (I)       Core area           : (652280, 652720) - (1465560, 1464520)
[12/21 16:18:40   1039s] (I)       Site width          :   920  (dbu)
[12/21 16:18:40   1039s] (I)       Row height          :  7380  (dbu)
[12/21 16:18:40   1039s] (I)       GCell width         :  7380  (dbu)
[12/21 16:18:40   1039s] (I)       GCell height        :  7380  (dbu)
[12/21 16:18:40   1039s] (I)       Grid                :   287   287     8
[12/21 16:18:40   1039s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[12/21 16:18:40   1039s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[12/21 16:18:40   1039s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[12/21 16:18:40   1039s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[12/21 16:18:40   1039s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[12/21 16:18:40   1039s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[12/21 16:18:40   1039s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[12/21 16:18:40   1039s] (I)       First track coord   :     0   460   410   460   410   460   410  1840
[12/21 16:18:40   1039s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[12/21 16:18:40   1039s] (I)       Total num of tracks :     0  2302  2582  2302  2582  2302  2582   920
[12/21 16:18:40   1039s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[12/21 16:18:40   1039s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[12/21 16:18:40   1039s] (I)       --------------------------------------------------------
[12/21 16:18:40   1039s] 
[12/21 16:18:40   1039s] [NR-eGR] ============ Routing rule table ============
[12/21 16:18:40   1039s] [NR-eGR] Rule id: 0  Nets: 0 
[12/21 16:18:40   1039s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[12/21 16:18:40   1039s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[12/21 16:18:40   1039s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[12/21 16:18:40   1039s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:18:40   1039s] [NR-eGR] Rule id: 1  Nets: 6052 
[12/21 16:18:40   1039s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/21 16:18:40   1039s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[12/21 16:18:40   1039s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:18:40   1039s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[12/21 16:18:40   1039s] [NR-eGR] ========================================
[12/21 16:18:40   1039s] [NR-eGR] 
[12/21 16:18:40   1039s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/21 16:18:40   1039s] (I)       blocked tracks on layer2 : = 537995 / 660674 (81.43%)
[12/21 16:18:40   1039s] (I)       blocked tracks on layer3 : = 600213 / 741034 (81.00%)
[12/21 16:18:40   1039s] (I)       blocked tracks on layer4 : = 484262 / 660674 (73.30%)
[12/21 16:18:40   1039s] (I)       blocked tracks on layer5 : = 547549 / 741034 (73.89%)
[12/21 16:18:40   1039s] (I)       blocked tracks on layer6 : = 473562 / 660674 (71.68%)
[12/21 16:18:40   1039s] (I)       blocked tracks on layer7 : = 531274 / 741034 (71.69%)
[12/21 16:18:40   1039s] (I)       blocked tracks on layer8 : = 189256 / 264040 (71.68%)
[12/21 16:18:40   1039s] (I)       After initializing Early Global Route syMemory usage = 1836.8 MB
[12/21 16:18:40   1039s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Reset routing kernel
[12/21 16:18:40   1039s] (I)       Started Global Routing ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       ============= Initialization =============
[12/21 16:18:40   1039s] (I)       totalPins=19433  totalGlobalPin=18931 (97.42%)
[12/21 16:18:40   1039s] (I)       Started Net group 1 ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Started Build MST ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Generate topology with single threads
[12/21 16:18:40   1039s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       total 2D Cap : 1118237 = (549170 H, 569067 V)
[12/21 16:18:40   1039s] [NR-eGR] Layer group 1: route 6052 net(s) in layer range [2, 8]
[12/21 16:18:40   1039s] (I)       
[12/21 16:18:40   1039s] (I)       ============  Phase 1a Route ============
[12/21 16:18:40   1039s] (I)       Started Phase 1a ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Started Pattern routing ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Usage: 51178 = (24236 H, 26942 V) = (4.41% H, 4.73% V) = (8.943e+04um H, 9.942e+04um V)
[12/21 16:18:40   1039s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       
[12/21 16:18:40   1039s] (I)       ============  Phase 1b Route ============
[12/21 16:18:40   1039s] (I)       Started Phase 1b ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Usage: 51178 = (24236 H, 26942 V) = (4.41% H, 4.73% V) = (8.943e+04um H, 9.942e+04um V)
[12/21 16:18:40   1039s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.888468e+05um
[12/21 16:18:40   1039s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       
[12/21 16:18:40   1039s] (I)       ============  Phase 1c Route ============
[12/21 16:18:40   1039s] (I)       Started Phase 1c ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Usage: 51178 = (24236 H, 26942 V) = (4.41% H, 4.73% V) = (8.943e+04um H, 9.942e+04um V)
[12/21 16:18:40   1039s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       
[12/21 16:18:40   1039s] (I)       ============  Phase 1d Route ============
[12/21 16:18:40   1039s] (I)       Started Phase 1d ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Usage: 51178 = (24236 H, 26942 V) = (4.41% H, 4.73% V) = (8.943e+04um H, 9.942e+04um V)
[12/21 16:18:40   1039s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       
[12/21 16:18:40   1039s] (I)       ============  Phase 1e Route ============
[12/21 16:18:40   1039s] (I)       Started Phase 1e ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Started Route legalization ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Usage: 51178 = (24236 H, 26942 V) = (4.41% H, 4.73% V) = (8.943e+04um H, 9.942e+04um V)
[12/21 16:18:40   1039s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.888468e+05um
[12/21 16:18:40   1039s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Started Layer assignment ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Current Layer assignment [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Running layer assignment with 1 threads
[12/21 16:18:40   1039s] (I)       Finished Layer assignment ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Finished Net group 1 ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       
[12/21 16:18:40   1039s] (I)       ============  Phase 1l Route ============
[12/21 16:18:40   1039s] (I)       Started Phase 1l ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       
[12/21 16:18:40   1039s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/21 16:18:40   1039s] [NR-eGR]                        OverCon           OverCon            
[12/21 16:18:40   1039s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/21 16:18:40   1039s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/21 16:18:40   1039s] [NR-eGR] ---------------------------------------------------------------
[12/21 16:18:40   1039s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:18:40   1039s] [NR-eGR]  METAL2  (2)         4( 0.02%)         1( 0.01%)   ( 0.03%) 
[12/21 16:18:40   1039s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:18:40   1039s] [NR-eGR]  METAL4  (4)        21( 0.09%)         0( 0.00%)   ( 0.09%) 
[12/21 16:18:40   1039s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:18:40   1039s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:18:40   1039s] [NR-eGR]  METAL7  (7)        10( 0.04%)         1( 0.00%)   ( 0.05%) 
[12/21 16:18:40   1039s] [NR-eGR]  METAL8  (8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/21 16:18:40   1039s] [NR-eGR] ---------------------------------------------------------------
[12/21 16:18:40   1039s] [NR-eGR] Total               36( 0.02%)         2( 0.00%)   ( 0.03%) 
[12/21 16:18:40   1039s] [NR-eGR] 
[12/21 16:18:40   1039s] (I)       Finished Global Routing ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       total 2D Cap : 1120165 = (550110 H, 570055 V)
[12/21 16:18:40   1039s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.00% V
[12/21 16:18:40   1039s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/21 16:18:40   1039s] (I)       ============= track Assignment ============
[12/21 16:18:40   1039s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Started Track Assignment ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[12/21 16:18:40   1039s] (I)       Running track assignment with 1 threads
[12/21 16:18:40   1039s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] (I)       Run Multi-thread track assignment
[12/21 16:18:40   1039s] (I)       Finished Track Assignment ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] [NR-eGR] Started Export DB wires ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] [NR-eGR] Started Export all nets ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] [NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] [NR-eGR] Started Set wire vias ( Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] [NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1836.81 MB )
[12/21 16:18:40   1039s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:18:40   1039s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 20974
[12/21 16:18:40   1039s] [NR-eGR] METAL2  (2V) length: 6.929396e+04um, number of vias: 29758
[12/21 16:18:40   1039s] [NR-eGR] METAL3  (3H) length: 8.351751e+04um, number of vias: 3300
[12/21 16:18:40   1039s] [NR-eGR] METAL4  (4V) length: 3.437925e+04um, number of vias: 608
[12/21 16:18:40   1039s] [NR-eGR] METAL5  (5H) length: 1.433078e+04um, number of vias: 119
[12/21 16:18:40   1039s] [NR-eGR] METAL6  (6V) length: 4.687665e+03um, number of vias: 48
[12/21 16:18:40   1039s] [NR-eGR] METAL7  (7H) length: 2.553425e+03um, number of vias: 43
[12/21 16:18:40   1039s] [NR-eGR] METAL8  (8V) length: 9.266200e+02um, number of vias: 0
[12/21 16:18:40   1039s] [NR-eGR] Total length: 2.096892e+05um, number of vias: 54850
[12/21 16:18:40   1039s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:18:40   1039s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/21 16:18:40   1039s] [NR-eGR] --------------------------------------------------------------------------
[12/21 16:18:40   1039s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 1809.45 MB )
[12/21 16:18:40   1039s] Extraction called for design 'CHIP' of instances=5447 and nets=6124 using extraction engine 'preRoute' .
[12/21 16:18:40   1039s] PreRoute RC Extraction called for design CHIP.
[12/21 16:18:40   1039s] RC Extraction called in multi-corner(1) mode.
[12/21 16:18:40   1039s] RCMode: PreRoute
[12/21 16:18:40   1039s]       RC Corner Indexes            0   
[12/21 16:18:40   1039s] Capacitance Scaling Factor   : 1.00000 
[12/21 16:18:40   1039s] Resistance Scaling Factor    : 1.00000 
[12/21 16:18:40   1039s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 16:18:40   1039s] Clock Res. Scaling Factor    : 1.00000 
[12/21 16:18:40   1039s] Shrink Factor                : 1.00000
[12/21 16:18:40   1039s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 16:18:40   1039s] Using capacitance table file ...
[12/21 16:18:40   1039s] LayerId::1 widthSet size::4
[12/21 16:18:40   1039s] LayerId::2 widthSet size::4
[12/21 16:18:40   1039s] LayerId::3 widthSet size::4
[12/21 16:18:40   1039s] LayerId::4 widthSet size::4
[12/21 16:18:40   1039s] LayerId::5 widthSet size::4
[12/21 16:18:40   1039s] LayerId::6 widthSet size::4
[12/21 16:18:40   1039s] LayerId::7 widthSet size::5
[12/21 16:18:40   1039s] LayerId::8 widthSet size::3
[12/21 16:18:40   1039s] Updating RC grid for preRoute extraction ...
[12/21 16:18:40   1039s] Initializing multi-corner capacitance tables ... 
[12/21 16:18:40   1039s] Initializing multi-corner resistance tables ...
[12/21 16:18:40   1039s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:18:40   1039s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.282716 ; uaWl: 1.000000 ; uaWlH: 0.262087 ; aWlH: 0.000000 ; Pmax: 0.829000 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 16:18:40   1039s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1809.449M)
[12/21 16:18:41   1040s] Compute RC Scale Done ...
[12/21 16:18:41   1040s] OPERPROF: Starting HotSpotCal at level 1, MEM:1809.4M
[12/21 16:18:41   1040s] [hotspot] +------------+---------------+---------------+
[12/21 16:18:41   1040s] [hotspot] |            |   max hotspot | total hotspot |
[12/21 16:18:41   1040s] [hotspot] +------------+---------------+---------------+
[12/21 16:18:41   1040s] [hotspot] | normalized |          0.00 |          0.00 |
[12/21 16:18:41   1040s] [hotspot] +------------+---------------+---------------+
[12/21 16:18:41   1040s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/21 16:18:41   1040s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/21 16:18:41   1040s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:1809.4M
[12/21 16:18:41   1040s] #################################################################################
[12/21 16:18:41   1040s] # Design Stage: PreRoute
[12/21 16:18:41   1040s] # Design Name: CHIP
[12/21 16:18:41   1040s] # Design Mode: 130nm
[12/21 16:18:41   1040s] # Analysis Mode: MMMC Non-OCV 
[12/21 16:18:41   1040s] # Parasitics Mode: No SPEF/RCDB
[12/21 16:18:41   1040s] # Signoff Settings: SI Off 
[12/21 16:18:41   1040s] #################################################################################
[12/21 16:18:41   1040s] Calculate delays in BcWc mode...
[12/21 16:18:41   1040s] Topological Sorting (REAL = 0:00:00.0, MEM = 1815.5M, InitMEM = 1815.5M)
[12/21 16:18:41   1040s] Start delay calculation (fullDC) (1 T). (MEM=1815.48)
[12/21 16:18:44   1043s] End AAE Lib Interpolated Model. (MEM=1831.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:18:48   1047s] Total number of fetched objects 6107
[12/21 16:18:48   1047s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 16:18:48   1047s] End delay calculation. (MEM=1848.27 CPU=0:00:03.2 REAL=0:00:03.0)
[12/21 16:18:48   1047s] End delay calculation (fullDC). (MEM=1848.27 CPU=0:00:06.9 REAL=0:00:07.0)
[12/21 16:18:48   1047s] *** CDM Built up (cpu=0:00:07.4  real=0:00:07.0  mem= 1848.3M) ***
[12/21 16:18:48   1047s] Begin: GigaOpt postEco DRV Optimization
[12/21 16:18:48   1047s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/21 16:18:48   1047s] Info: 32 io nets excluded
[12/21 16:18:48   1047s] Info: 23 nets with fixed/cover wires excluded.
[12/21 16:18:48   1047s] Info: 24 clock nets excluded from IPO operation.
[12/21 16:18:48   1047s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:27.7/1:24:44.3 (0.2), mem = 1848.3M
[12/21 16:18:48   1047s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.21
[12/21 16:18:48   1047s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 16:18:48   1047s] ### Creating PhyDesignMc. totSessionCpu=0:17:28 mem=1848.3M
[12/21 16:18:48   1047s] OPERPROF: Starting DPlace-Init at level 1, MEM:1848.3M
[12/21 16:18:48   1047s] #spOpts: N=130 mergeVia=F 
[12/21 16:18:48   1047s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1848.3M
[12/21 16:18:48   1047s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1848.3M
[12/21 16:18:48   1047s] Core basic site is TSM13SITE
[12/21 16:18:49   1048s] Fast DP-INIT is on for default
[12/21 16:18:49   1048s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 16:18:49   1048s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.320, REAL:0.304, MEM:1880.3M
[12/21 16:18:49   1048s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.320, REAL:0.310, MEM:1880.3M
[12/21 16:18:49   1048s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1880.3MB).
[12/21 16:18:49   1048s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.330, REAL:0.327, MEM:1880.3M
[12/21 16:18:49   1048s] TotalInstCnt at PhyDesignMc Initialization: 4,616
[12/21 16:18:49   1048s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:28 mem=1880.3M
[12/21 16:18:49   1048s] 
[12/21 16:18:49   1048s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[12/21 16:18:49   1048s] ### Creating LA Mngr. totSessionCpu=0:17:28 mem=1880.3M
[12/21 16:18:49   1048s] ### Creating LA Mngr, finished. totSessionCpu=0:17:28 mem=1880.3M
[12/21 16:18:52   1051s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1899.4M
[12/21 16:18:52   1051s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1899.4M
[12/21 16:18:52   1051s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 16:18:52   1051s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/21 16:18:52   1051s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 16:18:52   1051s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/21 16:18:52   1051s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 16:18:52   1051s] Info: violation cost 0.072213 (cap = 0.072213, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 16:18:52   1051s] |     0|     0|     0.00|     6|     6|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  75.66|          |         |
[12/21 16:18:53   1052s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 16:18:53   1052s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       6|       0|       0|  75.69| 0:00:01.0|  1899.4M|
[12/21 16:18:53   1052s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 16:18:53   1052s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  75.69| 0:00:00.0|  1899.4M|
[12/21 16:18:53   1052s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 16:18:53   1052s] Bottom Preferred Layer:
[12/21 16:18:53   1052s] +---------------+------------+----------+
[12/21 16:18:53   1052s] |     Layer     |    CLK     |   Rule   |
[12/21 16:18:53   1052s] +---------------+------------+----------+
[12/21 16:18:53   1052s] | METAL3 (z=3)  |         24 | default  |
[12/21 16:18:53   1052s] +---------------+------------+----------+
[12/21 16:18:53   1052s] Via Pillar Rule:
[12/21 16:18:53   1052s]     None
[12/21 16:18:53   1052s] 
[12/21 16:18:53   1052s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1899.4M) ***
[12/21 16:18:53   1052s] 
[12/21 16:18:53   1052s] TotalInstCnt at PhyDesignMc Destruction: 4,622
[12/21 16:18:53   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.21
[12/21 16:18:53   1052s] *** DrvOpt [finish] : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:17:32.8/1:24:49.4 (0.2), mem = 1880.3M
[12/21 16:18:53   1052s] 
[12/21 16:18:53   1052s] =============================================================================================
[12/21 16:18:53   1052s]  Step TAT Report for DrvOpt #9
[12/21 16:18:53   1052s] =============================================================================================
[12/21 16:18:53   1052s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 16:18:53   1052s] ---------------------------------------------------------------------------------------------
[12/21 16:18:53   1052s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 16:18:53   1052s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:53   1052s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   7.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 16:18:53   1052s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 16:18:53   1052s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:53   1052s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/21 16:18:53   1052s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:53   1052s] [ OptEval                ]      1   0:00:01.0  (  19.7 % )     0:00:01.0 /  0:00:01.0    1.0
[12/21 16:18:53   1052s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:18:53   1052s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/21 16:18:53   1052s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/21 16:18:53   1052s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 16:18:53   1052s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/21 16:18:53   1052s] [ MISC                   ]          0:00:03.5  (  67.4 % )     0:00:03.5 /  0:00:03.5    1.0
[12/21 16:18:53   1052s] ---------------------------------------------------------------------------------------------
[12/21 16:18:53   1052s]  DrvOpt #9 TOTAL                    0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:05.1    1.0
[12/21 16:18:53   1052s] ---------------------------------------------------------------------------------------------
[12/21 16:18:53   1052s] 
[12/21 16:18:53   1052s] End: GigaOpt postEco DRV Optimization
[12/21 16:18:53   1052s] **INFO: Flow update: Design timing is met.
[12/21 16:18:53   1052s] Running refinePlace -preserveRouting true -hardFence false
[12/21 16:18:53   1052s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1880.3M
[12/21 16:18:53   1052s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1880.3M
[12/21 16:18:53   1052s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1880.3M
[12/21 16:18:53   1052s] #spOpts: N=130 
[12/21 16:18:53   1052s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1880.3M
[12/21 16:18:54   1052s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.044, MEM:1880.3M
[12/21 16:18:54   1052s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1880.3MB).
[12/21 16:18:54   1052s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.069, MEM:1880.3M
[12/21 16:18:54   1052s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.069, MEM:1880.3M
[12/21 16:18:54   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.18
[12/21 16:18:54   1052s] OPERPROF:   Starting RefinePlace at level 2, MEM:1880.3M
[12/21 16:18:54   1052s] *** Starting refinePlace (0:17:33 mem=1880.3M) ***
[12/21 16:18:54   1052s] Total net bbox length = 1.777e+05 (8.372e+04 9.397e+04) (ext = 5.265e+03)
[12/21 16:18:54   1052s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1880.3M
[12/21 16:18:54   1052s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:1880.3M
[12/21 16:18:54   1053s] OPERPROF:     Starting RefinePlace/incrNP at level 3, MEM:1880.3M
[12/21 16:18:54   1053s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1880.3M
[12/21 16:18:54   1053s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.006, MEM:1880.3M
[12/21 16:18:54   1053s] default core: bins with density > 0.750 = 55.30 % ( 73 / 132 )
[12/21 16:18:54   1053s] Density distribution unevenness ratio = 3.408%
[12/21 16:18:54   1053s] RPlace IncrNP Skipped
[12/21 16:18:54   1053s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1880.3MB) @(0:17:34 - 0:17:34).
[12/21 16:18:54   1053s] OPERPROF:     Finished RefinePlace/incrNP at level 3, CPU:0.010, REAL:0.007, MEM:1880.3M
[12/21 16:18:54   1053s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1880.3M
[12/21 16:18:54   1053s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:1880.3M
[12/21 16:18:54   1053s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1880.3M
[12/21 16:18:54   1053s] Starting refinePlace ...
[12/21 16:18:54   1053s]   Spread Effort: high, pre-route mode, useDDP on.
[12/21 16:18:54   1053s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1880.3MB) @(0:17:34 - 0:17:34).
[12/21 16:18:54   1053s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/21 16:18:54   1053s] wireLenOptFixPriorityInst 1574 inst fixed
[12/21 16:18:54   1053s] 
[12/21 16:18:54   1053s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/21 16:18:54   1053s] Move report: legalization moves 6 insts, mean move: 2.76 um, max move: 4.15 um
[12/21 16:18:54   1053s] 	Max move on inst (DCT/IDRU8/FE_OFC474_ACC5_8): (562.58, 433.37) --> (563.04, 437.06)
[12/21 16:18:54   1053s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1880.3MB) @(0:17:34 - 0:17:34).
[12/21 16:18:55   1053s] Move report: Detail placement moves 6 insts, mean move: 2.76 um, max move: 4.15 um
[12/21 16:18:55   1053s] 	Max move on inst (DCT/IDRU8/FE_OFC474_ACC5_8): (562.58, 433.37) --> (563.04, 437.06)
[12/21 16:18:55   1053s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1880.3MB
[12/21 16:18:55   1053s] Statistics of distance of Instance movement in refine placement:
[12/21 16:18:55   1053s]   maximum (X+Y) =         4.15 um
[12/21 16:18:55   1053s]   inst (DCT/IDRU8/FE_OFC474_ACC5_8) with max move: (562.58, 433.37) -> (563.04, 437.06)
[12/21 16:18:55   1053s]   mean    (X+Y) =         2.76 um
[12/21 16:18:55   1053s] Summary Report:
[12/21 16:18:55   1053s] Instances move: 6 (out of 4600 movable)
[12/21 16:18:55   1053s] Instances flipped: 0
[12/21 16:18:55   1053s] Mean displacement: 2.76 um
[12/21 16:18:55   1053s] Max displacement: 4.15 um (Instance: DCT/IDRU8/FE_OFC474_ACC5_8) (562.58, 433.37) -> (563.04, 437.06)
[12/21 16:18:55   1053s] 	Length: 4 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKBUFX2
[12/21 16:18:55   1053s] Total instances moved : 6
[12/21 16:18:55   1053s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.230, REAL:0.218, MEM:1880.3M
[12/21 16:18:55   1053s] Total net bbox length = 1.777e+05 (8.372e+04 9.397e+04) (ext = 5.265e+03)
[12/21 16:18:55   1053s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1880.3MB
[12/21 16:18:55   1053s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1880.3MB) @(0:17:33 - 0:17:34).
[12/21 16:18:55   1053s] *** Finished refinePlace (0:17:34 mem=1880.3M) ***
[12/21 16:18:55   1053s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.18
[12/21 16:18:55   1053s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.980, REAL:0.976, MEM:1880.3M
[12/21 16:18:55   1053s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.080, REAL:1.077, MEM:1880.3M
[12/21 16:18:55   1053s] **INFO: Flow update: Design timing is met.
[12/21 16:18:55   1053s] **INFO: Flow update: Design timing is met.
[12/21 16:18:55   1053s] #optDebug: fT-D <X 1 0 0 0>
[12/21 16:18:55   1054s] 
[12/21 16:18:55   1054s] Active setup views:
[12/21 16:18:55   1054s]  av_func_mode_max
[12/21 16:18:55   1054s]   Dominating endpoints: 0
[12/21 16:18:55   1054s]   Dominating TNS: -0.000
[12/21 16:18:55   1054s] 
[12/21 16:18:55   1054s] Extraction called for design 'CHIP' of instances=5453 and nets=6130 using extraction engine 'preRoute' .
[12/21 16:18:55   1054s] PreRoute RC Extraction called for design CHIP.
[12/21 16:18:55   1054s] RC Extraction called in multi-corner(1) mode.
[12/21 16:18:55   1054s] RCMode: PreRoute
[12/21 16:18:55   1054s]       RC Corner Indexes            0   
[12/21 16:18:55   1054s] Capacitance Scaling Factor   : 1.00000 
[12/21 16:18:55   1054s] Resistance Scaling Factor    : 1.00000 
[12/21 16:18:55   1054s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 16:18:55   1054s] Clock Res. Scaling Factor    : 1.00000 
[12/21 16:18:55   1054s] Shrink Factor                : 1.00000
[12/21 16:18:55   1054s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/21 16:18:55   1054s] Using capacitance table file ...
[12/21 16:18:55   1054s] LayerId::1 widthSet size::4
[12/21 16:18:55   1054s] LayerId::2 widthSet size::4
[12/21 16:18:55   1054s] LayerId::3 widthSet size::4
[12/21 16:18:55   1054s] LayerId::4 widthSet size::4
[12/21 16:18:55   1054s] LayerId::5 widthSet size::4
[12/21 16:18:55   1054s] LayerId::6 widthSet size::4
[12/21 16:18:55   1054s] LayerId::7 widthSet size::5
[12/21 16:18:55   1054s] LayerId::8 widthSet size::3
[12/21 16:18:55   1054s] Updating RC grid for preRoute extraction ...
[12/21 16:18:55   1054s] Initializing multi-corner capacitance tables ... 
[12/21 16:18:55   1054s] Initializing multi-corner resistance tables ...
[12/21 16:18:55   1054s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:18:55   1054s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.282716 ; uaWl: 1.000000 ; uaWlH: 0.262086 ; aWlH: 0.000000 ; Pmax: 0.829000 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 16:18:55   1054s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1810.918M)
[12/21 16:18:55   1054s] Starting delay calculation for Setup views
[12/21 16:18:55   1054s] #################################################################################
[12/21 16:18:55   1054s] # Design Stage: PreRoute
[12/21 16:18:55   1054s] # Design Name: CHIP
[12/21 16:18:55   1054s] # Design Mode: 130nm
[12/21 16:18:55   1054s] # Analysis Mode: MMMC Non-OCV 
[12/21 16:18:55   1054s] # Parasitics Mode: No SPEF/RCDB
[12/21 16:18:55   1054s] # Signoff Settings: SI Off 
[12/21 16:18:55   1054s] #################################################################################
[12/21 16:18:56   1055s] Calculate delays in BcWc mode...
[12/21 16:18:56   1055s] Topological Sorting (REAL = 0:00:00.0, MEM = 1816.9M, InitMEM = 1816.9M)
[12/21 16:18:56   1055s] Start delay calculation (fullDC) (1 T). (MEM=1816.95)
[12/21 16:18:56   1055s] End AAE Lib Interpolated Model. (MEM=1833.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:18:59   1058s] Total number of fetched objects 6113
[12/21 16:18:59   1058s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 16:18:59   1058s] End delay calculation. (MEM=1849 CPU=0:00:01.5 REAL=0:00:01.0)
[12/21 16:18:59   1058s] End delay calculation (fullDC). (MEM=1849 CPU=0:00:03.5 REAL=0:00:03.0)
[12/21 16:18:59   1058s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1849.0M) ***
[12/21 16:19:00   1059s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:17:39 mem=1849.0M)
[12/21 16:19:00   1059s] Reported timing to dir ./timingReports
[12/21 16:19:00   1059s] **optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1345.8M, totSessionCpu=0:17:39 **
[12/21 16:19:00   1059s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1805.0M
[12/21 16:19:00   1059s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:1805.0M
[12/21 16:19:05   1061s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  3.478  |  0.050  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.692%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:01:17, mem = 1346.4M, totSessionCpu=0:17:42 **
[12/21 16:19:05   1061s] *** Finished optDesign ***
[12/21 16:19:05   1061s] Info: pop threads available for lower-level modules during optimization.
[12/21 16:19:05   1061s] Deleting Lib Analyzer.
[12/21 16:19:05   1061s] Info: Destroy the CCOpt slew target map.
[12/21 16:19:05   1061s] clean pInstBBox. size 0
[12/21 16:19:05   1061s] All LLGs are deleted
[12/21 16:19:05   1061s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1819.3M
[12/21 16:19:05   1061s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1819.3M
[12/21 16:19:05   1061s] 
[12/21 16:19:05   1061s] =============================================================================================
[12/21 16:19:05   1061s]  Final TAT Report for optDesign
[12/21 16:19:05   1061s] =============================================================================================
[12/21 16:19:05   1061s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 16:19:05   1061s] ---------------------------------------------------------------------------------------------
[12/21 16:19:05   1061s] [ GlobalOpt              ]      1   0:00:13.1  (  16.9 % )     0:00:13.1 /  0:00:13.1    1.0
[12/21 16:19:05   1061s] [ DrvOpt                 ]      2   0:00:20.6  (  26.5 % )     0:00:20.6 /  0:00:20.5    1.0
[12/21 16:19:05   1061s] [ AreaOpt                ]      1   0:00:05.2  (   6.7 % )     0:00:05.6 /  0:00:05.6    1.0
[12/21 16:19:05   1061s] [ ViewPruning            ]      8   0:00:01.2  (   1.6 % )     0:00:01.2 /  0:00:01.2    1.0
[12/21 16:19:05   1061s] [ RefinePlace            ]      2   0:00:01.5  (   1.9 % )     0:00:01.5 /  0:00:01.5    1.0
[12/21 16:19:05   1061s] [ TimingUpdate           ]      4   0:00:01.0  (   1.3 % )     0:00:15.2 /  0:00:14.9    1.0
[12/21 16:19:05   1061s] [ FullDelayCalc          ]      2   0:00:14.2  (  18.3 % )     0:00:14.2 /  0:00:14.0    1.0
[12/21 16:19:05   1061s] [ OptSummaryReport       ]      2   0:00:01.0  (   1.3 % )     0:00:17.1 /  0:00:14.1    0.8
[12/21 16:19:05   1061s] [ TimingReport           ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 16:19:05   1061s] [ DrvReport              ]      2   0:00:04.2  (   5.4 % )     0:00:04.2 /  0:00:01.9    0.5
[12/21 16:19:05   1061s] [ GenerateReports        ]      1   0:00:01.0  (   1.3 % )     0:00:01.0 /  0:00:00.4    0.4
[12/21 16:19:05   1061s] [ MISC                   ]          0:00:14.3  (  18.4 % )     0:00:14.3 /  0:00:14.3    1.0
[12/21 16:19:05   1061s] ---------------------------------------------------------------------------------------------
[12/21 16:19:05   1061s]  optDesign TOTAL                    0:01:17.7  ( 100.0 % )     0:01:17.7 /  0:01:14.4    1.0
[12/21 16:19:05   1061s] ---------------------------------------------------------------------------------------------
[12/21 16:19:05   1061s] 
[12/21 16:19:05   1061s] Deleting Cell Server ...
[12/21 16:20:59   1073s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/21 16:20:59   1073s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postCTS -outDir timingReports
[12/21 16:20:59   1073s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:20:59   1073s] All LLGs are deleted
[12/21 16:20:59   1073s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1727.9M
[12/21 16:20:59   1073s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1727.9M
[12/21 16:20:59   1073s] Start to check current routing status for nets...
[12/21 16:20:59   1073s] All nets are already routed correctly.
[12/21 16:20:59   1073s] End to check current routing status for nets (mem=1727.9M)
[12/21 16:20:59   1073s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1728.9M
[12/21 16:20:59   1073s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1728.9M
[12/21 16:21:01   1074s] Fast DP-INIT is on for default
[12/21 16:21:01   1074s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.390, REAL:1.382, MEM:1745.7M
[12/21 16:21:01   1074s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.390, REAL:1.386, MEM:1745.7M
[12/21 16:21:01   1074s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1745.7M
[12/21 16:21:01   1074s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1745.7M
[12/21 16:21:01   1074s] Starting delay calculation for Hold views
[12/21 16:21:01   1074s] #################################################################################
[12/21 16:21:01   1074s] # Design Stage: PreRoute
[12/21 16:21:01   1074s] # Design Name: CHIP
[12/21 16:21:01   1074s] # Design Mode: 130nm
[12/21 16:21:01   1074s] # Analysis Mode: MMMC Non-OCV 
[12/21 16:21:01   1074s] # Parasitics Mode: No SPEF/RCDB
[12/21 16:21:01   1074s] # Signoff Settings: SI Off 
[12/21 16:21:01   1074s] #################################################################################
[12/21 16:21:01   1075s] Calculate delays in BcWc mode...
[12/21 16:21:01   1075s] Calculate delays in BcWc mode...
[12/21 16:21:01   1075s] Topological Sorting (REAL = 0:00:00.0, MEM = 1751.7M, InitMEM = 1751.7M)
[12/21 16:21:01   1075s] Start delay calculation (fullDC) (1 T). (MEM=1751.68)
[12/21 16:21:01   1075s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[12/21 16:21:01   1075s] End AAE Lib Interpolated Model. (MEM=1768.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 16:21:03   1076s] Total number of fetched objects 6113
[12/21 16:21:03   1077s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 16:21:03   1077s] End delay calculation. (MEM=1783.73 CPU=0:00:01.5 REAL=0:00:02.0)
[12/21 16:21:03   1077s] End delay calculation (fullDC). (MEM=1783.73 CPU=0:00:02.0 REAL=0:00:02.0)
[12/21 16:21:03   1077s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1783.7M) ***
[12/21 16:21:03   1077s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:17:57 mem=1783.7M)
[12/21 16:21:04   1077s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.096  |  0.096  |  1.715  |  1.943  |  7.940  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  5436   |  3450   |  2636   |   13    |   12    |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 75.692%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[12/21 16:21:04   1077s] Total CPU time: 4.95 sec
[12/21 16:21:04   1077s] Total Real time: 5.0 sec
[12/21 16:21:04   1077s] Total Memory Usage: 1712.371094 Mbytes
[12/21 16:21:04   1077s] 
[12/21 16:21:04   1077s] =============================================================================================
[12/21 16:21:04   1077s]  Final TAT Report for timeDesign
[12/21 16:21:04   1077s] =============================================================================================
[12/21 16:21:04   1077s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 16:21:04   1077s] ---------------------------------------------------------------------------------------------
[12/21 16:21:04   1077s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 16:21:04   1077s] [ TimingUpdate           ]      1   0:00:00.3  (   6.0 % )     0:00:02.7 /  0:00:02.7    1.0
[12/21 16:21:04   1077s] [ FullDelayCalc          ]      1   0:00:02.4  (  48.3 % )     0:00:02.4 /  0:00:02.4    1.0
[12/21 16:21:04   1077s] [ OptSummaryReport       ]      1   0:00:01.4  (  28.6 % )     0:00:04.7 /  0:00:04.7    1.0
[12/21 16:21:04   1077s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/21 16:21:04   1077s] [ GenerateReports        ]      1   0:00:00.4  (   8.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 16:21:04   1077s] [ ReportAnalysisSummary  ]      2   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/21 16:21:04   1077s] [ MISC                   ]          0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/21 16:21:04   1077s] ---------------------------------------------------------------------------------------------
[12/21 16:21:04   1077s]  timeDesign TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:04.9    1.0
[12/21 16:21:04   1077s] ---------------------------------------------------------------------------------------------
[12/21 16:21:04   1077s] 
[12/21 16:21:18   1081s] <CMD> zoomBox -958.90350 -67.96150 1283.40100 1165.30600
[12/21 16:22:04   1085s] <CMD> saveDesign DBS/cts2
[12/21 16:22:04   1085s] % Begin save design ... (date=12/21 16:22:04, mem=1221.7M)
[12/21 16:22:04   1085s] % Begin Save ccopt configuration ... (date=12/21 16:22:04, mem=1221.7M)
[12/21 16:22:05   1086s] % End Save ccopt configuration ... (date=12/21 16:22:04, total cpu=0:00:00.1, real=0:00:01.0, peak res=1221.9M, current mem=1221.9M)
[12/21 16:22:05   1086s] % Begin Save netlist data ... (date=12/21 16:22:05, mem=1221.9M)
[12/21 16:22:05   1086s] Writing Binary DB to DBS/cts2.dat/CHIP.v.bin in single-threaded mode...
[12/21 16:22:05   1086s] % End Save netlist data ... (date=12/21 16:22:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1221.9M, current mem=1221.9M)
[12/21 16:22:05   1086s] Saving symbol-table file ...
[12/21 16:22:07   1086s] Saving congestion map file DBS/cts2.dat/CHIP.route.congmap.gz ...
[12/21 16:22:07   1086s] % Begin Save AAE data ... (date=12/21 16:22:07, mem=1222.3M)
[12/21 16:22:07   1086s] Saving AAE Data ...
[12/21 16:22:07   1086s] % End Save AAE data ... (date=12/21 16:22:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.3M, current mem=1222.3M)
[12/21 16:22:07   1086s] Saving preference file DBS/cts2.dat/gui.pref.tcl ...
[12/21 16:22:07   1086s] Saving mode setting ...
[12/21 16:22:07   1086s] Saving global file ...
[12/21 16:22:08   1086s] % Begin Save floorplan data ... (date=12/21 16:22:08, mem=1222.8M)
[12/21 16:22:08   1086s] Saving floorplan file ...
[12/21 16:22:09   1086s] % End Save floorplan data ... (date=12/21 16:22:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=1222.8M, current mem=1222.8M)
[12/21 16:22:09   1086s] Saving PG file DBS/cts2.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 16:22:09 2021)
[12/21 16:22:09   1086s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1714.6M) ***
[12/21 16:22:09   1086s] Saving Drc markers ...
[12/21 16:22:09   1086s] ... 1 markers are saved ...
[12/21 16:22:09   1086s] ... 0 geometry drc markers are saved ...
[12/21 16:22:09   1086s] ... 0 antenna drc markers are saved ...
[12/21 16:22:09   1086s] % Begin Save placement data ... (date=12/21 16:22:09, mem=1222.9M)
[12/21 16:22:09   1086s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 16:22:09   1086s] Save Adaptive View Pruning View Names to Binary file
[12/21 16:22:09   1086s] av_func_mode_max
[12/21 16:22:09   1086s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1717.6M) ***
[12/21 16:22:09   1086s] % End Save placement data ... (date=12/21 16:22:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1222.9M, current mem=1222.9M)
[12/21 16:22:09   1086s] % Begin Save routing data ... (date=12/21 16:22:09, mem=1222.9M)
[12/21 16:22:09   1086s] Saving route file ...
[12/21 16:22:11   1086s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:02.0 mem=1714.6M) ***
[12/21 16:22:11   1086s] % End Save routing data ... (date=12/21 16:22:11, total cpu=0:00:00.1, real=0:00:02.0, peak res=1223.1M, current mem=1223.1M)
[12/21 16:22:11   1086s] Saving property file DBS/cts2.dat/CHIP.prop
[12/21 16:22:11   1086s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1717.6M) ***
[12/21 16:22:11   1086s] #Saving pin access data to file DBS/cts2.dat/CHIP.apa ...
[12/21 16:22:12   1087s] #
[12/21 16:22:12   1087s] % Begin Save power constraints data ... (date=12/21 16:22:12, mem=1223.1M)
[12/21 16:22:12   1087s] % End Save power constraints data ... (date=12/21 16:22:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.1M, current mem=1223.1M)
[12/21 16:22:16   1091s] Generated self-contained design cts2.dat
[12/21 16:22:17   1091s] % End save design ... (date=12/21 16:22:17, total cpu=0:00:06.0, real=0:00:13.0, peak res=1224.3M, current mem=1224.3M)
[12/21 16:22:17   1091s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 16:22:17   1091s] 
[12/21 16:24:52   1108s] <CMD> addTieHiLo -cell {TIEHI TIELO} -prefix LTIE
[12/21 16:24:52   1108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1721.2M
[12/21 16:24:52   1108s] #spOpts: N=130 mergeVia=F 
[12/21 16:24:52   1108s] All LLGs are deleted
[12/21 16:24:52   1108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1721.2M
[12/21 16:24:52   1108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1721.2M
[12/21 16:24:52   1108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1721.2M
[12/21 16:24:52   1108s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1721.2M
[12/21 16:24:52   1108s] Core basic site is TSM13SITE
[12/21 16:24:53   1109s] Fast DP-INIT is on for default
[12/21 16:24:53   1109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 16:24:53   1109s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.850, REAL:0.835, MEM:1753.2M
[12/21 16:24:53   1109s] OPERPROF:     Starting CMU at level 3, MEM:1753.2M
[12/21 16:24:53   1109s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1753.2M
[12/21 16:24:53   1109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.850, REAL:0.843, MEM:1753.2M
[12/21 16:24:53   1109s] [CPU] DPlace-Init (cpu=0:00:00.9, real=0:00:01.0, mem=1753.2MB).
[12/21 16:24:53   1109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.870, REAL:0.866, MEM:1753.2M
[12/21 16:24:53   1109s] Options: No distance constraint, No Fan-out constraint.
[12/21 16:24:53   1109s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1753.2M
[12/21 16:24:53   1109s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1753.2M
[12/21 16:24:53   1109s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:53   1109s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:53   1109s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 16:24:57   1113s] Re-routed 3 nets
[12/21 16:24:57   1113s] INFO: Total Number of Tie Cells (TIEHI) placed: 3  
[12/21 16:24:57   1113s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1889.2M
[12/21 16:24:57   1113s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1889.2M
[12/21 16:24:57   1113s] INFO: Total Number of Tie Cells (TIELO) placed: 0  
[12/21 16:24:57   1113s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1889.2M
[12/21 16:24:57   1113s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1889.2M
[12/21 16:24:57   1113s] All LLGs are deleted
[12/21 16:24:57   1113s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1889.2M
[12/21 16:24:57   1113s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1889.2M
[12/21 16:26:59   1125s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[12/21 16:26:59   1125s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[12/21 16:26:59   1125s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/21 16:26:59   1125s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[12/21 16:26:59   1125s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[12/21 16:26:59   1125s] <CMD> setNanoRouteMode -quiet -routeTdrEffort 10
[12/21 16:26:59   1125s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/21 16:26:59   1125s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/21 16:26:59   1125s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/21 16:26:59   1125s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 16:26:59   1125s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/21 16:26:59   1125s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/21 16:26:59   1125s] Running Native NanoRoute ...
[12/21 16:26:59   1125s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/21 16:26:59   1125s] ### Time Record (routeDesign) is installed.
[12/21 16:26:59   1125s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1296.58 (MB), peak = 1359.73 (MB)
[12/21 16:26:59   1125s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/21 16:26:59   1125s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/21 16:26:59   1125s] **INFO: User settings:
[12/21 16:26:59   1126s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/21 16:26:59   1126s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/21 16:26:59   1126s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/21 16:26:59   1126s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/21 16:26:59   1126s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/21 16:26:59   1126s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/21 16:26:59   1126s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/21 16:26:59   1126s] setNanoRouteMode -routeTdrEffort                                10
[12/21 16:26:59   1126s] setNanoRouteMode -routeWithSiDriven                             true
[12/21 16:26:59   1126s] setNanoRouteMode -routeWithTimingDriven                         true
[12/21 16:26:59   1126s] setNanoRouteMode -timingEngine                                  {}
[12/21 16:26:59   1126s] setDesignMode -process                                          130
[12/21 16:26:59   1126s] setExtractRCMode -coupling_c_th                                 0.4
[12/21 16:26:59   1126s] setExtractRCMode -engine                                        preRoute
[12/21 16:26:59   1126s] setExtractRCMode -relative_c_th                                 1
[12/21 16:26:59   1126s] setExtractRCMode -total_c_th                                    0
[12/21 16:26:59   1126s] setDelayCalMode -enable_high_fanout                             true
[12/21 16:26:59   1126s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/21 16:26:59   1126s] setDelayCalMode -engine                                         aae
[12/21 16:26:59   1126s] setDelayCalMode -ignoreNetLoad                                  false
[12/21 16:26:59   1126s] setSIMode -separate_delta_delay_on_data                         true
[12/21 16:26:59   1126s] 
[12/21 16:26:59   1126s] #**INFO: setDesignMode -flowEffort standard
[12/21 16:26:59   1126s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/21 16:26:59   1126s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/21 16:26:59   1126s] OPERPROF: Starting checkPlace at level 1, MEM:1820.2M
[12/21 16:26:59   1126s] #spOpts: N=130 
[12/21 16:26:59   1126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1820.2M
[12/21 16:26:59   1126s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1820.2M
[12/21 16:26:59   1126s] Core basic site is TSM13SITE
[12/21 16:26:59   1126s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 16:26:59   1126s] SiteArray: use 450,560 bytes
[12/21 16:26:59   1126s] SiteArray: current memory after site array memory allocation 1820.2M
[12/21 16:26:59   1126s] SiteArray: FP blocked sites are writable
[12/21 16:26:59   1126s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.012, MEM:1820.2M
[12/21 16:26:59   1126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1820.2M
[12/21 16:26:59   1126s] Begin checking placement ... (start mem=1820.2M, init mem=1820.2M)
[12/21 16:26:59   1126s] 
[12/21 16:26:59   1126s] Running CheckPlace using 1 thread in normal mode...
[12/21 16:26:59   1126s] 
[12/21 16:26:59   1126s] ...checkPlace normal is done!
[12/21 16:26:59   1126s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1820.2M
[12/21 16:26:59   1126s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:1820.2M
[12/21 16:26:59   1126s] *info: Placed = 4626           (Fixed = 23)
[12/21 16:26:59   1126s] *info: Unplaced = 0           
[12/21 16:26:59   1126s] Placement Density:75.70%(102338/135189)
[12/21 16:26:59   1126s] Placement Density (including fixed std cells):75.70%(102338/135189)
[12/21 16:26:59   1126s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1820.2M
[12/21 16:26:59   1126s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1820.2M
[12/21 16:26:59   1126s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1820.2M)
[12/21 16:26:59   1126s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.106, MEM:1820.2M
[12/21 16:26:59   1126s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/21 16:26:59   1126s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/21 16:26:59   1126s] 
[12/21 16:26:59   1126s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/21 16:26:59   1126s] *** Changed status on (23) nets in Clock.
[12/21 16:26:59   1126s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1820.2M) ***
[12/21 16:26:59   1126s] 
[12/21 16:26:59   1126s] globalDetailRoute
[12/21 16:26:59   1126s] 
[12/21 16:26:59   1126s] ### Time Record (globalDetailRoute) is installed.
[12/21 16:26:59   1126s] #Start globalDetailRoute on Tue Dec 21 16:26:59 2021
[12/21 16:26:59   1126s] #
[12/21 16:26:59   1126s] ### Time Record (Pre Callback) is installed.
[12/21 16:26:59   1126s] RC Grid backup saved.
[12/21 16:26:59   1126s] ### Time Record (Pre Callback) is uninstalled.
[12/21 16:26:59   1126s] ### Time Record (DB Import) is installed.
[12/21 16:26:59   1126s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:26:59   1126s] #Generating timing data, please wait...
[12/21 16:26:59   1126s] #6117 total nets, 6084 already routed, 6084 will ignore in trialRoute
[12/21 16:26:59   1126s] ### run_trial_route starts on Tue Dec 21 16:26:59 2021 with memory = 1296.69 (MB), peak = 1359.73 (MB)
[12/21 16:27:01   1128s] ### run_trial_route cpu:00:00:02, real:00:00:02, mem:1.3 GB, peak:1.3 GB
[12/21 16:27:01   1128s] ### dump_timing_file starts on Tue Dec 21 16:27:01 2021 with memory = 1301.41 (MB), peak = 1359.73 (MB)
[12/21 16:27:01   1128s] ### extractRC starts on Tue Dec 21 16:27:01 2021 with memory = 1290.99 (MB), peak = 1359.73 (MB)
[12/21 16:27:01   1128s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:27:01   1128s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[12/21 16:27:01   1128s] ### view av_func_mode_max is currectly active
[12/21 16:27:01   1128s] ### view av_scan_mode_max is currectly active
[12/21 16:27:01   1128s] ### view av_scan_mode_max might be disabled
[12/21 16:27:01   1128s] 1 out of 2 active views are pruned
[12/21 16:27:01   1128s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1273.62 (MB), peak = 1359.73 (MB)
[12/21 16:27:01   1128s] ### generate_timing_data starts on Tue Dec 21 16:27:01 2021 with memory = 1273.62 (MB), peak = 1359.73 (MB)
[12/21 16:27:01   1128s] #Reporting timing...
[12/21 16:27:01   1128s] ### report_timing starts on Tue Dec 21 16:27:01 2021 with memory = 1273.62 (MB), peak = 1359.73 (MB)
[12/21 16:27:16   1142s] ### report_timing cpu:00:00:14, real:00:00:15, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:16   1142s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
[12/21 16:27:16   1142s] #OPT Pruned View (First enabled view): av_func_mode_max
[12/21 16:27:16   1142s] #Default setup view is reset to av_func_mode_max.
[12/21 16:27:16   1142s] #Stage 1: cpu time = 00:00:14, elapsed time = 00:00:15, memory = 1354.46 (MB), peak = 1397.63 (MB)
[12/21 16:27:16   1142s] #Library Standard Delay: 35.20ps
[12/21 16:27:16   1142s] #Slack threshold: 70.40ps
[12/21 16:27:16   1142s] ### generate_cdm_net_timing starts on Tue Dec 21 16:27:16 2021 with memory = 1354.46 (MB), peak = 1397.63 (MB)
[12/21 16:27:16   1142s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:16   1142s] #*** Analyzed 0 timing critical paths
[12/21 16:27:16   1142s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1354.49 (MB), peak = 1397.63 (MB)
[12/21 16:27:16   1142s] ### Use bna from skp: 0
[12/21 16:27:16   1142s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:27:18   1144s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1359.89 (MB), peak = 1397.63 (MB)
[12/21 16:27:18   1144s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.90 (MB), peak = 1397.63 (MB)
[12/21 16:27:18   1144s] ### generate_timing_data cpu:00:00:17, real:00:00:17, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:18   1144s] #Current view: av_func_mode_max av_scan_mode_max 
[12/21 16:27:18   1144s] #Current enabled view: av_func_mode_max 
[12/21 16:27:19   1145s] #Generating timing data took: cpu time = 00:00:17, elapsed time = 00:00:18, memory = 1359.90 (MB), peak = 1397.63 (MB)
[12/21 16:27:19   1145s] ### dump_timing_file cpu:00:00:17, real:00:00:18, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:19   1145s] #Done generating timing data.
[12/21 16:27:19   1145s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:27:19   1145s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:27:19   1145s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 16:27:19   1145s] #To increase the message display limit, refer to the product command reference manual.
[12/21 16:27:19   1145s] ### Net info: total nets: 6133
[12/21 16:27:19   1145s] ### Net info: dirty nets: 4
[12/21 16:27:19   1145s] ### Net info: marked as disconnected nets: 0
[12/21 16:27:19   1145s] #num needed restored net=0
[12/21 16:27:19   1145s] #need_extraction net=0 (total=6133)
[12/21 16:27:19   1145s] ### Net info: fully routed nets: 23
[12/21 16:27:19   1145s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 16:27:19   1145s] ### Net info: unrouted nets: 6061
[12/21 16:27:19   1145s] ### Net info: re-extraction nets: 0
[12/21 16:27:19   1145s] ### Net info: ignored nets: 0
[12/21 16:27:19   1145s] ### Net info: skip routing nets: 0
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 16:27:19   1145s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 16:27:19   1145s] #To increase the message display limit, refer to the product command reference manual.
[12/21 16:27:19   1145s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 16:27:19   1145s] ### import design signature (108): route=1140174218 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1892961504 dirty_area=1933262076, del_dirty_area=0 cell=1205772740 placement=333085452 pin_access=533628933
[12/21 16:27:19   1145s] ### Time Record (DB Import) is uninstalled.
[12/21 16:27:19   1145s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 16:27:19   1145s] #RTESIG:78da8d94c14ec3300c8639f31456b6439158719ca4498f43dab5a009b84e45cbb64a5b8b
[12/21 16:27:19   1145s] #       d2f4c0db13c195d6897288e44ff6ef5f7656eb8fdd1e04612971f385a80f129a3da58754
[12/21 16:27:19   1145s] #       1b24a59f080f29f4fe2cee57eb97d7b78a1c88768a838022fad0b7e1fb11a6d107187d8c
[12/21 16:27:19   1145s] #       5d7f7ef8e39c2138b5d7d143f1390cd77f995a4988615a4224ea1ab04483e94071ba0e6d
[12/21 16:27:19   1145s] #       9c012d81b874e74b1236c69022739ccb4b289158752425db65822c6828ba3efab30f330c
[12/21 16:27:19   1145s] #       216c92ed25222b8cb406930756204b930156049495d16678e254066332988a659434198c
[12/21 16:27:19   1145s] #       e5993489ca94c43ba074862a63f8a9501582b8f96337dd98895516d99246a66cdbe66dd7
[12/21 16:27:19   1145s] #       345b269da1bc4531b50231c6b63fb6e19858df4fb7395283e887de2f52b6e2dbb08eff11
[12/21 16:27:19   1145s] #       6c6d41fcdacb34e09227e92e2f9e339aade8ccd204ddfd00413e9334
[12/21 16:27:19   1145s] #
[12/21 16:27:19   1145s] ### Time Record (Data Preparation) is installed.
[12/21 16:27:19   1145s] #RTESIG:78da8d94c16ac3300c8677de5308b7870cd64c96edd83976d06b364ab76bc988db065a67
[12/21 16:27:19   1145s] #       38ce616f3fd35d97d8c607833ea45f3f9257ebcfdd1e1861c971f38d288f1c9a3dc50717
[12/21 16:27:19   1145s] #       1b24215f088f31f4f1ca1e57ebb7f7434506583b85814111ac77adff798669b41e461b42
[12/21 16:27:19   1145s] #       efce4f7f9c5104a7f63a5a28be86e1fa2f530b0ec14f4b0847590396a8301e284ed7a10d
[12/21 16:27:19   1145s] #       33a0266097fe7c89c2c6e063648e3379093952521d719eec32421a2414bd0bf66cfd0c43
[12/21 16:27:19   1145s] #       089b687b899814465282ca032be0a5ca002b02cacaa8333c31228351194c95640457198c
[12/21 16:27:19   1145s] #       4e337112852a29ed809019aa944a4f85a810d8cd76fd744b4cacd0982ca978ccb66d0ebb
[12/21 16:27:19   1145s] #       a6d926d229ca5b14550b6063685dd7fa2eb2d64db73952027383b38bd4fde7b8db9228ac
[12/21 16:27:19   1145s] #       ab74bfdaa4bf0e5debbc82269a17eff2861a2593158d5a1ab5875fdc2a9fe9
[12/21 16:27:19   1145s] #
[12/21 16:27:19   1145s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:27:19   1145s] ### Time Record (Data Preparation) is installed.
[12/21 16:27:19   1145s] #Start routing data preparation on Tue Dec 21 16:27:19 2021
[12/21 16:27:19   1145s] #
[12/21 16:27:19   1145s] #Minimum voltage of a net in the design = 0.000.
[12/21 16:27:19   1145s] #Maximum voltage of a net in the design = 1.320.
[12/21 16:27:19   1145s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 16:27:19   1145s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 16:27:19   1145s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 16:27:19   1145s] ### Time Record (Cell Pin Access) is installed.
[12/21 16:27:21   1147s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 16:27:21   1147s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 16:27:21   1147s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:27:21   1147s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:27:21   1147s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:27:21   1147s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:27:21   1147s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:27:21   1147s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:27:21   1147s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 16:27:21   1147s] #Monitoring time of adding inner blkg by smac
[12/21 16:27:21   1147s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1371.54 (MB), peak = 1404.69 (MB)
[12/21 16:27:21   1147s] #Regenerating Ggrids automatically.
[12/21 16:27:21   1147s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 16:27:21   1147s] #Using automatically generated G-grids.
[12/21 16:27:21   1147s] #Done routing data preparation.
[12/21 16:27:21   1147s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1373.92 (MB), peak = 1404.69 (MB)
[12/21 16:27:21   1147s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #Summary of active signal nets routing constraints set by OPT:
[12/21 16:27:21   1147s] #	preferred routing layers      : 0
[12/21 16:27:21   1147s] #	preferred routing layer effort: 0
[12/21 16:27:21   1147s] #	preferred extra space         : 0
[12/21 16:27:21   1147s] #	preferred multi-cut via       : 0
[12/21 16:27:21   1147s] #	avoid detour                  : 0
[12/21 16:27:21   1147s] #	expansion ratio               : 0
[12/21 16:27:21   1147s] #	net priority                  : 0
[12/21 16:27:21   1147s] #	s2s control                   : 0
[12/21 16:27:21   1147s] #	avoid chaining                : 0
[12/21 16:27:21   1147s] #	inst-based stacking via       : 0
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #Summary of active signal nets routing constraints set by USER:
[12/21 16:27:21   1147s] #	preferred routing layers      : 0
[12/21 16:27:21   1147s] #	preferred routing layer effort     : 0
[12/21 16:27:21   1147s] #	preferred extra space              : 0
[12/21 16:27:21   1147s] #	preferred multi-cut via            : 0
[12/21 16:27:21   1147s] #	avoid detour                       : 0
[12/21 16:27:21   1147s] #	net weight                         : 0
[12/21 16:27:21   1147s] #	avoid chaining                     : 0
[12/21 16:27:21   1147s] #	cell-based stacking via (required) : 0
[12/21 16:27:21   1147s] #	cell-based stacking via (optional) : 0
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #Start timing driven prevention iteration
[12/21 16:27:21   1147s] ### td_prevention_read_timing_data starts on Tue Dec 21 16:27:21 2021 with memory = 1373.93 (MB), peak = 1404.69 (MB)
[12/21 16:27:21   1147s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #----------------------------------------------------
[12/21 16:27:21   1147s] # Summary of active signal nets routing constraints
[12/21 16:27:21   1147s] #+--------------------------+-----------+
[12/21 16:27:21   1147s] #+--------------------------+-----------+
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #----------------------------------------------------
[12/21 16:27:21   1147s] #Done timing-driven prevention
[12/21 16:27:21   1147s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1375.39 (MB), peak = 1404.69 (MB)
[12/21 16:27:21   1147s] ### Time Record (Data Preparation) is installed.
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #Finished routing data preparation on Tue Dec 21 16:27:21 2021
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #Cpu time = 00:00:00
[12/21 16:27:21   1147s] #Elapsed time = 00:00:00
[12/21 16:27:21   1147s] #Increased memory = 0.16 (MB)
[12/21 16:27:21   1147s] #Total memory = 1375.57 (MB)
[12/21 16:27:21   1147s] #Peak memory = 1404.69 (MB)
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:27:21   1147s] ### Time Record (Global Routing) is installed.
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #Start global routing on Tue Dec 21 16:27:21 2021
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #Start global routing initialization on Tue Dec 21 16:27:21 2021
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #Number of eco nets is 0
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] #Start global routing data preparation on Tue Dec 21 16:27:21 2021
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 21 16:27:21 2021 with memory = 1375.98 (MB), peak = 1404.69 (MB)
[12/21 16:27:21   1147s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:21   1147s] #Start routing resource analysis on Tue Dec 21 16:27:21 2021
[12/21 16:27:21   1147s] #
[12/21 16:27:21   1147s] ### init_is_bin_blocked starts on Tue Dec 21 16:27:21 2021 with memory = 1376.25 (MB), peak = 1404.69 (MB)
[12/21 16:27:21   1147s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:22   1149s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 21 16:27:22 2021 with memory = 1380.31 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### adjust_flow_cap starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### adjust_partial_route_blockage starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### set_via_blocked starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### copy_flow starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] #Routing resource analysis is done on Tue Dec 21 16:27:23 2021
[12/21 16:27:23   1149s] #
[12/21 16:27:23   1149s] ### report_flow_cap starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] #  Resource Analysis:
[12/21 16:27:23   1149s] #
[12/21 16:27:23   1149s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/21 16:27:23   1149s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/21 16:27:23   1149s] #  --------------------------------------------------------------
[12/21 16:27:23   1149s] #  METAL1         H         851        1731       29584    83.25%
[12/21 16:27:23   1149s] #  METAL2         V         588        1714       29584    79.11%
[12/21 16:27:23   1149s] #  METAL3         H         664        1918       29584    78.93%
[12/21 16:27:23   1149s] #  METAL4         V         765        1537       29584    71.61%
[12/21 16:27:23   1149s] #  METAL5         H         831        1751       29584    71.27%
[12/21 16:27:23   1149s] #  METAL6         V         792        1510       29584    71.28%
[12/21 16:27:23   1149s] #  METAL7         H         888        1694       29584    71.27%
[12/21 16:27:23   1149s] #  METAL8         V         329         591       29584    71.39%
[12/21 16:27:23   1149s] #  --------------------------------------------------------------
[12/21 16:27:23   1149s] #  Total                   5709      68.22%      236672    74.77%
[12/21 16:27:23   1149s] #
[12/21 16:27:23   1149s] #  24 nets (0.39%) with 1 preferred extra spacing.
[12/21 16:27:23   1149s] #
[12/21 16:27:23   1149s] #
[12/21 16:27:23   1149s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### analyze_m2_tracks starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### report_initial_resource starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### mark_pg_pins_accessibility starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### set_net_region starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] #
[12/21 16:27:23   1149s] #Global routing data preparation is done on Tue Dec 21 16:27:23 2021
[12/21 16:27:23   1149s] #
[12/21 16:27:23   1149s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] #
[12/21 16:27:23   1149s] ### prepare_level starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### init level 1 starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### Level 1 hgrid = 172 X 172
[12/21 16:27:23   1149s] ### prepare_level_flow starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:23   1149s] #
[12/21 16:27:23   1149s] #Global routing initialization is done on Tue Dec 21 16:27:23 2021
[12/21 16:27:23   1149s] #
[12/21 16:27:23   1149s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] #
[12/21 16:27:23   1149s] #Skip 1/3 round for no nets in the round...
[12/21 16:27:23   1149s] #Skip 2/3 round for no nets in the round...
[12/21 16:27:23   1149s] #Route nets in 3/3 round...
[12/21 16:27:23   1149s] #start global routing iteration 1...
[12/21 16:27:23   1149s] ### init_flow_edge starts on Tue Dec 21 16:27:23 2021 with memory = 1380.64 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### cal_flow starts on Tue Dec 21 16:27:23 2021 with memory = 1383.65 (MB), peak = 1404.69 (MB)
[12/21 16:27:23   1149s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:23   1149s] ### routing at level 1 (topmost level) iter 0
[12/21 16:27:26   1152s] ### measure_qor starts on Tue Dec 21 16:27:26 2021 with memory = 1403.21 (MB), peak = 1404.69 (MB)
[12/21 16:27:26   1152s] ### measure_congestion starts on Tue Dec 21 16:27:26 2021 with memory = 1403.21 (MB), peak = 1404.69 (MB)
[12/21 16:27:26   1152s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:26   1152s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:26   1152s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1397.63 (MB), peak = 1404.69 (MB)
[12/21 16:27:26   1152s] #
[12/21 16:27:26   1152s] #start global routing iteration 2...
[12/21 16:27:26   1152s] ### routing at level 1 (topmost level) iter 1
[12/21 16:27:27   1154s] ### measure_qor starts on Tue Dec 21 16:27:27 2021 with memory = 1402.73 (MB), peak = 1404.69 (MB)
[12/21 16:27:27   1154s] ### measure_congestion starts on Tue Dec 21 16:27:27 2021 with memory = 1402.73 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1397.00 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] ### route_end starts on Tue Dec 21 16:27:28 2021 with memory = 1397.00 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] #Total number of trivial nets (e.g. < 2 pins) = 49 (skipped).
[12/21 16:27:28   1154s] #Total number of routable nets = 6084.
[12/21 16:27:28   1154s] #Total number of nets in the design = 6133.
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] #6061 routable nets have only global wires.
[12/21 16:27:28   1154s] #23 routable nets have only detail routed wires.
[12/21 16:27:28   1154s] #23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] #Routed nets constraints summary:
[12/21 16:27:28   1154s] #-----------------------------
[12/21 16:27:28   1154s] #        Rules   Unconstrained  
[12/21 16:27:28   1154s] #-----------------------------
[12/21 16:27:28   1154s] #      Default            6061  
[12/21 16:27:28   1154s] #-----------------------------
[12/21 16:27:28   1154s] #        Total            6061  
[12/21 16:27:28   1154s] #-----------------------------
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] #Routing constraints summary of the whole design:
[12/21 16:27:28   1154s] #------------------------------------------------
[12/21 16:27:28   1154s] #        Rules   Pref Extra Space   Unconstrained  
[12/21 16:27:28   1154s] #------------------------------------------------
[12/21 16:27:28   1154s] #      Default                 23            6061  
[12/21 16:27:28   1154s] #------------------------------------------------
[12/21 16:27:28   1154s] #        Total                 23            6061  
[12/21 16:27:28   1154s] #------------------------------------------------
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] ### cal_base_flow starts on Tue Dec 21 16:27:28 2021 with memory = 1397.01 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### init_flow_edge starts on Tue Dec 21 16:27:28 2021 with memory = 1397.01 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### cal_flow starts on Tue Dec 21 16:27:28 2021 with memory = 1397.01 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### report_overcon starts on Tue Dec 21 16:27:28 2021 with memory = 1397.01 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] #                 OverCon       OverCon       OverCon          
[12/21 16:27:28   1154s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/21 16:27:28   1154s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[12/21 16:27:28   1154s] #  --------------------------------------------------------------------------
[12/21 16:27:28   1154s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
[12/21 16:27:28   1154s] #  METAL2       31(0.50%)     10(0.16%)      2(0.03%)   (0.69%)     0.35  
[12/21 16:27:28   1154s] #  METAL3        2(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.30  
[12/21 16:27:28   1154s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.09  
[12/21 16:27:28   1154s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[12/21 16:27:28   1154s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 16:27:28   1154s] #  METAL7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 16:27:28   1154s] #  METAL8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 16:27:28   1154s] #  --------------------------------------------------------------------------
[12/21 16:27:28   1154s] #     Total     33(0.05%)     10(0.02%)      2(0.00%)   (0.07%)
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[12/21 16:27:28   1154s] #  Overflow after GR: 0.00% H + 0.07% V
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### cal_base_flow starts on Tue Dec 21 16:27:28 2021 with memory = 1397.01 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### init_flow_edge starts on Tue Dec 21 16:27:28 2021 with memory = 1397.01 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### cal_flow starts on Tue Dec 21 16:27:28 2021 with memory = 1397.01 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### export_cong_map starts on Tue Dec 21 16:27:28 2021 with memory = 1397.01 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### PDZT_Export::export_cong_map starts on Tue Dec 21 16:27:28 2021 with memory = 1397.53 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### import_cong_map starts on Tue Dec 21 16:27:28 2021 with memory = 1397.53 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] #Hotspot report including placement blocked areas
[12/21 16:27:28   1154s] OPERPROF: Starting HotSpotCal at level 1, MEM:1909.2M
[12/21 16:27:28   1154s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:27:28   1154s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/21 16:27:28   1154s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:27:28   1154s] [hotspot] |   METAL1(H)    |            483.56 |            492.33 |   324.72   339.48   723.24   723.24 |
[12/21 16:27:28   1154s] [hotspot] |   METAL2(V)    |              7.11 |             15.11 |    -0.01   236.16    29.52   265.68 |
[12/21 16:27:28   1154s] [hotspot] |   METAL3(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 16:27:28   1154s] [hotspot] |   METAL4(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 16:27:28   1154s] [hotspot] |   METAL5(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 16:27:28   1154s] [hotspot] |   METAL6(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 16:27:28   1154s] [hotspot] |   METAL7(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 16:27:28   1154s] [hotspot] |   METAL8(V)    |              7.56 |             29.33 |    -0.01   236.16    29.52   265.68 |
[12/21 16:27:28   1154s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:27:28   1154s] [hotspot] |      worst     | (METAL1)   483.56 | (METAL1)   492.33 |                                     |
[12/21 16:27:28   1154s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:27:28   1154s] [hotspot] |   all layers   |              7.56 |            220.44 |                                     |
[12/21 16:27:28   1154s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:27:28   1154s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 7.56, normalized total congestion hotspot area = 220.44 (area is in unit of 4 std-cell row bins)
[12/21 16:27:28   1154s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 7.56/220.44 (area is in unit of 4 std-cell row bins)
[12/21 16:27:28   1154s] [hotspot] max/total 7.56/220.44, big hotspot (>10) total 220.44
[12/21 16:27:28   1154s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/21 16:27:28   1154s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:27:28   1154s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/21 16:27:28   1154s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:27:28   1154s] [hotspot] |  1  |   236.16    -0.01   265.68    29.52 |        0.89   |
[12/21 16:27:28   1154s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:27:28   1154s] [hotspot] |  2  |   560.88    -0.01   590.39    29.52 |        0.89   |
[12/21 16:27:28   1154s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:27:28   1154s] [hotspot] |  3  |   619.91    -0.01   649.44    29.52 |        0.89   |
[12/21 16:27:28   1154s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:27:28   1154s] [hotspot] |  4  |   678.96    -0.01   708.48    29.52 |        0.89   |
[12/21 16:27:28   1154s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:27:28   1154s] [hotspot] |  5  |   738.00    -0.01   767.51    29.52 |        0.89   |
[12/21 16:27:28   1154s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:27:28   1154s] Top 5 hotspots total area: 4.44
[12/21 16:27:28   1154s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.055, MEM:1909.2M
[12/21 16:27:28   1154s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### update starts on Tue Dec 21 16:27:28 2021 with memory = 1397.96 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] #Complete Global Routing.
[12/21 16:27:28   1154s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 16:27:28   1154s] #Total wire length = 198095 um.
[12/21 16:27:28   1154s] #Total half perimeter of net bounding box = 188652 um.
[12/21 16:27:28   1154s] #Total wire length on LAYER METAL1 = 2999 um.
[12/21 16:27:28   1154s] #Total wire length on LAYER METAL2 = 62967 um.
[12/21 16:27:28   1154s] #Total wire length on LAYER METAL3 = 82150 um.
[12/21 16:27:28   1154s] #Total wire length on LAYER METAL4 = 37755 um.
[12/21 16:27:28   1154s] #Total wire length on LAYER METAL5 = 11309 um.
[12/21 16:27:28   1154s] #Total wire length on LAYER METAL6 = 916 um.
[12/21 16:27:28   1154s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 16:27:28   1154s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 16:27:28   1154s] #Total number of vias = 37937
[12/21 16:27:28   1154s] #Up-Via Summary (total 37937):
[12/21 16:27:28   1154s] #           
[12/21 16:27:28   1154s] #-----------------------
[12/21 16:27:28   1154s] # METAL1          20662
[12/21 16:27:28   1154s] # METAL2          13771
[12/21 16:27:28   1154s] # METAL3           3035
[12/21 16:27:28   1154s] # METAL4            425
[12/21 16:27:28   1154s] # METAL5             44
[12/21 16:27:28   1154s] #-----------------------
[12/21 16:27:28   1154s] #                 37937 
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] #Total number of involved regular nets 1422
[12/21 16:27:28   1154s] #Maximum src to sink distance  669.0
[12/21 16:27:28   1154s] #Average of max src_to_sink distance  63.8
[12/21 16:27:28   1154s] #Average of ave src_to_sink distance  45.9
[12/21 16:27:28   1154s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### report_overcon starts on Tue Dec 21 16:27:28 2021 with memory = 1398.39 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### report_overcon starts on Tue Dec 21 16:27:28 2021 with memory = 1398.39 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] #Max overcon = 5 tracks.
[12/21 16:27:28   1154s] #Total overcon = 0.07%.
[12/21 16:27:28   1154s] #Worst layer Gcell overcon rate = 0.03%.
[12/21 16:27:28   1154s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### global_route design signature (111): route=1483288310 net_attr=1653170050
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] #Global routing statistics:
[12/21 16:27:28   1154s] #Cpu time = 00:00:06
[12/21 16:27:28   1154s] #Elapsed time = 00:00:06
[12/21 16:27:28   1154s] #Increased memory = 20.51 (MB)
[12/21 16:27:28   1154s] #Total memory = 1396.08 (MB)
[12/21 16:27:28   1154s] #Peak memory = 1404.69 (MB)
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] #Finished global routing on Tue Dec 21 16:27:28 2021
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] #
[12/21 16:27:28   1154s] ### Time Record (Global Routing) is uninstalled.
[12/21 16:27:28   1154s] ### Time Record (Data Preparation) is installed.
[12/21 16:27:28   1154s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:27:28   1154s] ### track-assign external-init starts on Tue Dec 21 16:27:28 2021 with memory = 1392.43 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### Time Record (Track Assignment) is installed.
[12/21 16:27:28   1154s] ### Time Record (Track Assignment) is uninstalled.
[12/21 16:27:28   1154s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.43 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### track-assign engine-init starts on Tue Dec 21 16:27:28 2021 with memory = 1392.43 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] ### Time Record (Track Assignment) is installed.
[12/21 16:27:28   1154s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:28   1154s] ### track-assign core-engine starts on Tue Dec 21 16:27:28 2021 with memory = 1392.43 (MB), peak = 1404.69 (MB)
[12/21 16:27:28   1154s] #Start Track Assignment.
[12/21 16:27:28   1155s] #Done with 7997 horizontal wires in 6 hboxes and 8851 vertical wires in 6 hboxes.
[12/21 16:27:29   1155s] #Done with 1756 horizontal wires in 6 hboxes and 2320 vertical wires in 6 hboxes.
[12/21 16:27:29   1155s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[12/21 16:27:29   1155s] #
[12/21 16:27:29   1155s] #Track assignment summary:
[12/21 16:27:29   1155s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/21 16:27:29   1155s] #------------------------------------------------------------------------
[12/21 16:27:29   1155s] # METAL1      2874.48 	  0.36%  	  0.00% 	  0.36%
[12/21 16:27:29   1155s] # METAL2     62199.02 	  0.28%  	  0.00% 	  0.20%
[12/21 16:27:29   1155s] # METAL3     72895.07 	  0.06%  	  0.00% 	  0.02%
[12/21 16:27:29   1155s] # METAL4     32292.58 	  5.68%  	  5.64% 	  5.67%
[12/21 16:27:29   1155s] # METAL5     10897.05 	  0.00%  	  0.00% 	  0.00%
[12/21 16:27:29   1155s] # METAL6       885.95 	  0.00%  	  0.00% 	  0.00%
[12/21 16:27:29   1155s] # METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
[12/21 16:27:29   1155s] # METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
[12/21 16:27:29   1155s] #------------------------------------------------------------------------
[12/21 16:27:29   1155s] # All      182044.15  	  1.14% 	  1.00% 	  0.00%
[12/21 16:27:29   1155s] #Complete Track Assignment.
[12/21 16:27:29   1155s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 16:27:29   1155s] #Total wire length = 208129 um.
[12/21 16:27:29   1155s] #Total half perimeter of net bounding box = 188652 um.
[12/21 16:27:29   1155s] #Total wire length on LAYER METAL1 = 9996 um.
[12/21 16:27:29   1155s] #Total wire length on LAYER METAL2 = 62699 um.
[12/21 16:27:29   1155s] #Total wire length on LAYER METAL3 = 85214 um.
[12/21 16:27:29   1155s] #Total wire length on LAYER METAL4 = 37855 um.
[12/21 16:27:29   1155s] #Total wire length on LAYER METAL5 = 11442 um.
[12/21 16:27:29   1155s] #Total wire length on LAYER METAL6 = 923 um.
[12/21 16:27:29   1155s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 16:27:29   1155s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 16:27:29   1155s] #Total number of vias = 37937
[12/21 16:27:29   1155s] #Up-Via Summary (total 37937):
[12/21 16:27:29   1155s] #           
[12/21 16:27:29   1155s] #-----------------------
[12/21 16:27:29   1155s] # METAL1          20662
[12/21 16:27:29   1155s] # METAL2          13771
[12/21 16:27:29   1155s] # METAL3           3035
[12/21 16:27:29   1155s] # METAL4            425
[12/21 16:27:29   1155s] # METAL5             44
[12/21 16:27:29   1155s] #-----------------------
[12/21 16:27:29   1155s] #                 37937 
[12/21 16:27:29   1155s] #
[12/21 16:27:29   1155s] ### track_assign design signature (114): route=1725411032
[12/21 16:27:29   1155s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:29   1155s] ### Time Record (Track Assignment) is uninstalled.
[12/21 16:27:29   1156s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1392.48 (MB), peak = 1404.69 (MB)
[12/21 16:27:29   1156s] #
[12/21 16:27:29   1156s] #number of short segments in preferred routing layers
[12/21 16:27:29   1156s] #	
[12/21 16:27:29   1156s] #	
[12/21 16:27:29   1156s] #
[12/21 16:27:29   1156s] #Start post global route fixing for timing critical nets ...
[12/21 16:27:29   1156s] #
[12/21 16:27:29   1156s] ### update_timing_after_routing starts on Tue Dec 21 16:27:29 2021 with memory = 1392.49 (MB), peak = 1404.69 (MB)
[12/21 16:27:29   1156s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:27:29   1156s] #* Updating design timing data...
[12/21 16:27:29   1156s] #Extracting RC...
[12/21 16:27:29   1156s] Un-suppress "**WARN ..." messages.
[12/21 16:27:29   1156s] #
[12/21 16:27:29   1156s] #Start tQuantus RC extraction...
[12/21 16:27:29   1156s] #Extract in track assign mode
[12/21 16:27:29   1156s] #Start building rc corner(s)...
[12/21 16:27:29   1156s] #Number of RC Corner = 1
[12/21 16:27:29   1156s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/21 16:27:29   1156s] #METAL_1 -> METAL1 (1)
[12/21 16:27:29   1156s] #METAL_2 -> METAL2 (2)
[12/21 16:27:29   1156s] #METAL_3 -> METAL3 (3)
[12/21 16:27:29   1156s] #METAL_4 -> METAL4 (4)
[12/21 16:27:29   1156s] #METAL_5 -> METAL5 (5)
[12/21 16:27:29   1156s] #METAL_6 -> METAL6 (6)
[12/21 16:27:29   1156s] #METAL_7 -> METAL7 (7)
[12/21 16:27:29   1156s] #METAL_8 -> METAL8 (8)
[12/21 16:27:29   1156s] #SADV_On
[12/21 16:27:29   1156s] # Corner(s) : 
[12/21 16:27:29   1156s] #RC_corner [25.00]
[12/21 16:27:30   1156s] #ERROR (NREX-87) Failed to read tech file .
[12/21 16:27:30   1156s] Un-suppress "**WARN ..." messages.
[12/21 16:27:30   1156s] #RC Extraction Completed...
[12/21 16:27:30   1156s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:27:30   1156s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/21 16:27:30   1156s] ### run_free_timing_graph starts on Tue Dec 21 16:27:30 2021 with memory = 1396.50 (MB), peak = 1404.69 (MB)
[12/21 16:27:30   1156s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:27:30   1156s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:27:30   1156s] ### run_free_timing_graph cpu:00:00:00, real:00:00:01, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:30   1156s] ### run_build_timing_graph starts on Tue Dec 21 16:27:30 2021 with memory = 1371.86 (MB), peak = 1404.69 (MB)
[12/21 16:27:30   1156s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:27:33   1159s] Current (total cpu=0:19:20, real=1:33:41, peak res=1404.7M, current mem=1352.5M)
[12/21 16:27:33   1159s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1365.4M, current mem=1365.4M)
[12/21 16:27:33   1159s] Current (total cpu=0:19:20, real=1:33:41, peak res=1404.7M, current mem=1365.4M)
[12/21 16:27:33   1159s] Current (total cpu=0:19:20, real=1:33:41, peak res=1404.7M, current mem=1365.4M)
[12/21 16:27:33   1159s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1365.8M, current mem=1365.8M)
[12/21 16:27:33   1159s] Current (total cpu=0:19:20, real=1:33:41, peak res=1404.7M, current mem=1365.8M)
[12/21 16:27:33   1159s] Current (total cpu=0:19:20, real=1:33:41, peak res=1404.7M, current mem=1365.9M)
[12/21 16:27:34   1160s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1370.1M, current mem=1370.1M)
[12/21 16:27:34   1160s] Current (total cpu=0:19:20, real=1:33:42, peak res=1404.7M, current mem=1370.1M)
[12/21 16:27:34   1160s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:27:34   1160s] ### run_build_timing_graph cpu:00:00:03, real:00:00:03, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:34   1160s] ### track-assign external-init starts on Tue Dec 21 16:27:34 2021 with memory = 1370.06 (MB), peak = 1404.69 (MB)
[12/21 16:27:34   1160s] ### Time Record (Track Assignment) is installed.
[12/21 16:27:34   1160s] ### Time Record (Track Assignment) is uninstalled.
[12/21 16:27:34   1160s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:34   1160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1370.06 (MB), peak = 1404.69 (MB)
[12/21 16:27:34   1160s] ### update_timing_after_routing starts on Tue Dec 21 16:27:34 2021 with memory = 1370.06 (MB), peak = 1404.69 (MB)
[12/21 16:27:34   1160s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:27:34   1160s] #* Updating design timing data...
[12/21 16:27:34   1160s] #Extracting RC...
[12/21 16:27:34   1160s] Un-suppress "**WARN ..." messages.
[12/21 16:27:34   1160s] #
[12/21 16:27:34   1160s] #Start tQuantus RC extraction...
[12/21 16:27:34   1160s] #Extract in track assign mode
[12/21 16:27:34   1160s] #Start building rc corner(s)...
[12/21 16:27:34   1160s] #Number of RC Corner = 1
[12/21 16:27:34   1160s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/21 16:27:34   1160s] #METAL_1 -> METAL1 (1)
[12/21 16:27:34   1160s] #METAL_2 -> METAL2 (2)
[12/21 16:27:34   1160s] #METAL_3 -> METAL3 (3)
[12/21 16:27:34   1160s] #METAL_4 -> METAL4 (4)
[12/21 16:27:34   1160s] #METAL_5 -> METAL5 (5)
[12/21 16:27:34   1160s] #METAL_6 -> METAL6 (6)
[12/21 16:27:34   1160s] #METAL_7 -> METAL7 (7)
[12/21 16:27:34   1160s] #METAL_8 -> METAL8 (8)
[12/21 16:27:34   1160s] #SADV_On
[12/21 16:27:34   1160s] # Corner(s) : 
[12/21 16:27:34   1160s] #RC_corner [25.00]
[12/21 16:27:34   1160s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[12/21 16:27:34   1160s] #ERROR (NREX-87) Failed to read tech file .
[12/21 16:27:34   1160s] Un-suppress "**WARN ..." messages.
[12/21 16:27:34   1160s] #RC Extraction Completed...
[12/21 16:27:34   1160s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:27:34   1160s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:27:34   1160s] #Skip timing driven track assignment.
[12/21 16:27:34   1160s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1370.11 (MB), peak = 1404.69 (MB)
[12/21 16:27:34   1160s] #
[12/21 16:27:34   1160s] ### Time Record (Post Callback) is installed.
[12/21 16:27:34   1160s] ### Time Record (Post Callback) is uninstalled.
[12/21 16:27:34   1160s] #Cpu time = 00:00:34
[12/21 16:27:34   1160s] #Elapsed time = 00:00:35
[12/21 16:27:34   1160s] #Increased memory = 64.14 (MB)
[12/21 16:27:34   1160s] #Total memory = 1360.83 (MB)
[12/21 16:27:34   1160s] #Peak memory = 1404.69 (MB)
[12/21 16:27:34   1160s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Tue Dec 21 16:27:34 2021
[12/21 16:27:34   1160s] #
[12/21 16:27:34   1160s] ### import design signature (118): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1845172242
[12/21 16:27:34   1160s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 16:27:34   1160s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/21 16:27:34   1160s] #***Restoring views
[12/21 16:27:34   1160s] #Default setup view is reset to av_func_mode_max.
[12/21 16:27:34   1160s] #routeDesign: cpu time = 00:00:35, elapsed time = 00:00:36, memory = 1347.37 (MB), peak = 1404.69 (MB)
[12/21 16:27:34   1160s] 
[12/21 16:27:34   1160s] *** Summary of all messages that are not suppressed in this session:
[12/21 16:27:34   1160s] Severity  ID               Count  Summary                                  
[12/21 16:27:34   1160s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/21 16:27:34   1160s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/21 16:27:34   1160s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[12/21 16:27:34   1160s] *** Message Summary: 5 warning(s), 0 error(s)
[12/21 16:27:34   1160s] 
[12/21 16:27:34   1160s] ### Time Record (routeDesign) is uninstalled.
[12/21 16:27:34   1160s] ### 
[12/21 16:27:34   1160s] ###   Scalability Statistics
[12/21 16:27:34   1160s] ### 
[12/21 16:27:34   1160s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:27:34   1160s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/21 16:27:34   1160s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:27:34   1160s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 16:27:34   1160s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 16:27:34   1160s] ###   Timing Data Generation        |        00:00:23|        00:00:24|             1.0|
[12/21 16:27:34   1160s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/21 16:27:34   1160s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[12/21 16:27:34   1160s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/21 16:27:34   1160s] ###   Global Routing                |        00:00:06|        00:00:06|             1.0|
[12/21 16:27:34   1160s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[12/21 16:27:34   1160s] ###   Entire Command                |        00:00:35|        00:00:36|             1.0|
[12/21 16:27:34   1160s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:27:34   1160s] ### 
[12/21 16:27:34   1160s] 1
[12/21 16:28:15   1165s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/21 16:28:15   1165s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/21 16:28:15   1165s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/21 16:28:15   1165s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 16:28:15   1165s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/21 16:28:15   1166s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/21 16:28:15   1166s] Running Native NanoRoute ...
[12/21 16:28:15   1166s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/21 16:28:15   1166s] ### Time Record (routeDesign) is installed.
[12/21 16:28:15   1166s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.42 (MB), peak = 1404.69 (MB)
[12/21 16:28:15   1166s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/21 16:28:15   1166s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/21 16:28:15   1166s] **INFO: User settings:
[12/21 16:28:15   1166s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/21 16:28:15   1166s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/21 16:28:15   1166s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/21 16:28:15   1166s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/21 16:28:15   1166s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/21 16:28:15   1166s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/21 16:28:15   1166s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/21 16:28:15   1166s] setNanoRouteMode -routeTdrEffort                                10
[12/21 16:28:15   1166s] setNanoRouteMode -routeWithSiDriven                             true
[12/21 16:28:15   1166s] setNanoRouteMode -routeWithTimingDriven                         true
[12/21 16:28:15   1166s] setNanoRouteMode -timingEngine                                  {}
[12/21 16:28:15   1166s] setDesignMode -process                                          130
[12/21 16:28:15   1166s] setExtractRCMode -coupling_c_th                                 0.4
[12/21 16:28:15   1166s] setExtractRCMode -engine                                        preRoute
[12/21 16:28:15   1166s] setExtractRCMode -relative_c_th                                 1
[12/21 16:28:15   1166s] setExtractRCMode -total_c_th                                    0
[12/21 16:28:15   1166s] setDelayCalMode -enable_high_fanout                             true
[12/21 16:28:15   1166s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/21 16:28:15   1166s] setDelayCalMode -engine                                         aae
[12/21 16:28:15   1166s] setDelayCalMode -ignoreNetLoad                                  false
[12/21 16:28:15   1166s] setSIMode -separate_delta_delay_on_data                         true
[12/21 16:28:15   1166s] 
[12/21 16:28:15   1166s] #**INFO: setDesignMode -flowEffort standard
[12/21 16:28:15   1166s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/21 16:28:15   1166s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/21 16:28:15   1166s] OPERPROF: Starting checkPlace at level 1, MEM:1873.3M
[12/21 16:28:15   1166s] #spOpts: N=130 
[12/21 16:28:15   1166s] All LLGs are deleted
[12/21 16:28:15   1166s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1873.3M
[12/21 16:28:15   1166s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1873.3M
[12/21 16:28:15   1166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1873.3M
[12/21 16:28:15   1166s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1873.3M
[12/21 16:28:15   1166s] Core basic site is TSM13SITE
[12/21 16:28:17   1167s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 16:28:17   1167s] SiteArray: use 450,560 bytes
[12/21 16:28:17   1167s] SiteArray: current memory after site array memory allocation 1879.3M
[12/21 16:28:17   1167s] SiteArray: FP blocked sites are writable
[12/21 16:28:17   1167s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.400, REAL:1.387, MEM:1879.3M
[12/21 16:28:17   1167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.400, REAL:1.392, MEM:1879.3M
[12/21 16:28:17   1167s] Begin checking placement ... (start mem=1873.3M, init mem=1879.3M)
[12/21 16:28:17   1167s] 
[12/21 16:28:17   1167s] Running CheckPlace using 1 thread in normal mode...
[12/21 16:28:17   1167s] 
[12/21 16:28:17   1167s] ...checkPlace normal is done!
[12/21 16:28:17   1167s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1879.3M
[12/21 16:28:17   1167s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:1879.3M
[12/21 16:28:17   1167s] *info: Placed = 4626           (Fixed = 23)
[12/21 16:28:17   1167s] *info: Unplaced = 0           
[12/21 16:28:17   1167s] Placement Density:75.70%(102338/135189)
[12/21 16:28:17   1167s] Placement Density (including fixed std cells):75.70%(102338/135189)
[12/21 16:28:17   1167s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1879.3M
[12/21 16:28:17   1167s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1879.3M
[12/21 16:28:17   1167s] Finished checkPlace (total: cpu=0:00:01.5, real=0:00:02.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1879.3M)
[12/21 16:28:17   1167s] OPERPROF: Finished checkPlace at level 1, CPU:1.480, REAL:1.472, MEM:1879.3M
[12/21 16:28:17   1167s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/21 16:28:17   1167s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/21 16:28:17   1167s] 
[12/21 16:28:17   1167s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/21 16:28:17   1167s] *** Changed status on (0) nets in Clock.
[12/21 16:28:17   1167s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1879.3M) ***
[12/21 16:28:17   1167s] 
[12/21 16:28:17   1167s] globalDetailRoute
[12/21 16:28:17   1167s] 
[12/21 16:28:17   1167s] ### Time Record (globalDetailRoute) is installed.
[12/21 16:28:17   1167s] #Start globalDetailRoute on Tue Dec 21 16:28:17 2021
[12/21 16:28:17   1167s] #
[12/21 16:28:17   1167s] ### Time Record (Pre Callback) is installed.
[12/21 16:28:17   1167s] ### Time Record (Pre Callback) is uninstalled.
[12/21 16:28:17   1167s] ### Time Record (DB Import) is installed.
[12/21 16:28:17   1167s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:28:17   1167s] #Generating timing data, please wait...
[12/21 16:28:17   1167s] #6117 total nets, 5394 already routed, 5394 will ignore in trialRoute
[12/21 16:28:17   1167s] ### run_trial_route starts on Tue Dec 21 16:28:17 2021 with memory = 1346.47 (MB), peak = 1404.69 (MB)
[12/21 16:28:19   1169s] ### run_trial_route cpu:00:00:02, real:00:00:02, mem:1.3 GB, peak:1.4 GB
[12/21 16:28:19   1169s] ### dump_timing_file starts on Tue Dec 21 16:28:19 2021 with memory = 1345.55 (MB), peak = 1404.69 (MB)
[12/21 16:28:19   1169s] ### extractRC starts on Tue Dec 21 16:28:19 2021 with memory = 1345.55 (MB), peak = 1404.69 (MB)
[12/21 16:28:19   1169s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:28:19   1169s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[12/21 16:28:19   1169s] ### view av_func_mode_max is currectly active
[12/21 16:28:19   1169s] ### view av_scan_mode_max is currectly active
[12/21 16:28:19   1169s] ### view av_scan_mode_max might be disabled
[12/21 16:28:19   1169s] 1 out of 2 active views are pruned
[12/21 16:28:19   1169s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1345.56 (MB), peak = 1404.69 (MB)
[12/21 16:28:19   1169s] ### generate_timing_data starts on Tue Dec 21 16:28:19 2021 with memory = 1345.56 (MB), peak = 1404.69 (MB)
[12/21 16:28:19   1169s] #Reporting timing...
[12/21 16:28:19   1169s] ### report_timing starts on Tue Dec 21 16:28:19 2021 with memory = 1345.56 (MB), peak = 1404.69 (MB)
[12/21 16:28:27   1176s] ### report_timing cpu:00:00:07, real:00:00:08, mem:1.5 GB, peak:1.5 GB
[12/21 16:28:27   1176s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
[12/21 16:28:27   1176s] #OPT Pruned View (First enabled view): av_func_mode_max
[12/21 16:28:27   1176s] #Stage 1: cpu time = 00:00:07, elapsed time = 00:00:08, memory = 1381.32 (MB), peak = 1503.27 (MB)
[12/21 16:28:27   1176s] #Library Standard Delay: 35.20ps
[12/21 16:28:27   1176s] #Slack threshold: 70.40ps
[12/21 16:28:27   1176s] ### generate_cdm_net_timing starts on Tue Dec 21 16:28:27 2021 with memory = 1381.32 (MB), peak = 1503.27 (MB)
[12/21 16:28:27   1177s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/21 16:28:27   1177s] #*** Analyzed 0 timing critical paths
[12/21 16:28:27   1177s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1381.32 (MB), peak = 1503.27 (MB)
[12/21 16:28:27   1177s] ### Use bna from skp: 0
[12/21 16:28:27   1177s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1381.32 (MB), peak = 1503.27 (MB)
[12/21 16:28:27   1177s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1381.32 (MB), peak = 1503.27 (MB)
[12/21 16:28:27   1177s] ### generate_timing_data cpu:00:00:08, real:00:00:08, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:27   1177s] #Current view: av_func_mode_max av_scan_mode_max 
[12/21 16:28:27   1177s] #Current enabled view: av_func_mode_max 
[12/21 16:28:27   1177s] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:09, memory = 1381.31 (MB), peak = 1503.27 (MB)
[12/21 16:28:27   1177s] ### dump_timing_file cpu:00:00:08, real:00:00:09, mem:1.3 GB, peak:1.5 GB
[12/21 16:28:27   1177s] #Done generating timing data.
[12/21 16:28:27   1177s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:28:27   1177s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:28:27   1177s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 16:28:27   1177s] #To increase the message display limit, refer to the product command reference manual.
[12/21 16:28:27   1177s] ### Net info: total nets: 6133
[12/21 16:28:27   1177s] ### Net info: dirty nets: 0
[12/21 16:28:27   1177s] ### Net info: marked as disconnected nets: 0
[12/21 16:28:28   1177s] #num needed restored net=0
[12/21 16:28:28   1177s] #need_extraction net=0 (total=6133)
[12/21 16:28:28   1177s] ### Net info: fully routed nets: 5394
[12/21 16:28:28   1177s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 16:28:28   1177s] ### Net info: unrouted nets: 690
[12/21 16:28:28   1177s] ### Net info: re-extraction nets: 0
[12/21 16:28:28   1177s] ### Net info: ignored nets: 0
[12/21 16:28:28   1177s] ### Net info: skip routing nets: 0
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 16:28:28   1177s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 16:28:28   1177s] #To increase the message display limit, refer to the product command reference manual.
[12/21 16:28:28   1177s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 16:28:28   1177s] ### import design signature (119): route=148270747 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=484715989 dirty_area=1933262076, del_dirty_area=0 cell=1205772740 placement=333085452 pin_access=1845172242
[12/21 16:28:28   1177s] ### Time Record (DB Import) is uninstalled.
[12/21 16:28:28   1177s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 16:28:28   1177s] #RTESIG:78da8d94c14ec3300c8639f31456b6439158719ca4498f43dab5a009b84e45cbb64a5b8b
[12/21 16:28:28   1177s] #       d2f4c0db13c195d6897288e44ff6ef5f7656eb8fdd1e04612971f385a80f129a3da58754
[12/21 16:28:28   1177s] #       1b24a59f080f29f4fe2cee57eb97d7b78a1c88768a838022fad0b7e1fb11a6d107187d8c
[12/21 16:28:28   1177s] #       5d7f7ef8e39c2138b5d7d143f1390cd77f995a4988615a4224ea1ab04483e94071ba0e6d
[12/21 16:28:28   1177s] #       9c012d81b874e74b1236c69022739ccb4b289158752425db65822c6828ba3efab30f330c
[12/21 16:28:28   1177s] #       216c92ed25222b8cb406930756204b930156049495d16678e254066332988a659434198c
[12/21 16:28:28   1177s] #       e5993489ca94c43ba074862a63f8a9501582b8f96337dd98895516d99246a66cdbe66dd7
[12/21 16:28:28   1177s] #       345b269da1bc4531b50231c6b63fb6e19858df4fb7395283e887de2f52b6e2dbb08eff11
[12/21 16:28:28   1177s] #       6c6d41fcdacb34e09227e92e2f9e339aade8ccd204ddfd00413e9334
[12/21 16:28:28   1177s] #
[12/21 16:28:28   1177s] ### Time Record (Data Preparation) is installed.
[12/21 16:28:28   1177s] #RTESIG:78da8d94c16ac3300c8677de5308b7870cd64c96edd83976d06b364ab76bc988db065a67
[12/21 16:28:28   1177s] #       38ce616f3fd35d97d8c607833ea45f3f9257ebcfdd1e1861c971f38d288f1c9a3dc50717
[12/21 16:28:28   1177s] #       1b24215f088f31f4f1ca1e57ebb7f7434506583b85814111ac77adff798669b41e461b42
[12/21 16:28:28   1177s] #       efce4f7f9c5104a7f63a5a28be86e1fa2f530b0ec14f4b0847590396a8301e284ed7a10d
[12/21 16:28:28   1177s] #       33a0266097fe7c89c2c6e063648e3379093952521d719eec32421a2414bd0bf66cfd0c43
[12/21 16:28:28   1177s] #       089b687b899814465282ca032be0a5ca002b02cacaa8333c31228351194c95640457198c
[12/21 16:28:28   1177s] #       4e337112852a29ed809019aa944a4f85a810d8cd76fd744b4cacd0982ca978ccb66d0ebb
[12/21 16:28:28   1177s] #       a6d926d229ca5b14550b6063685dd7fa2eb2d64db73952027383b38bd4fde7b8db9228ac
[12/21 16:28:28   1177s] #       ab74bfdaa4bf0e5debbc82269a17eff2861a2593158d5a1ab5875fdc2a9fe9
[12/21 16:28:28   1177s] #
[12/21 16:28:28   1177s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:28:28   1177s] ### Time Record (Data Preparation) is installed.
[12/21 16:28:28   1177s] #Start routing data preparation on Tue Dec 21 16:28:28 2021
[12/21 16:28:28   1177s] #
[12/21 16:28:28   1177s] #Minimum voltage of a net in the design = 0.000.
[12/21 16:28:28   1177s] #Maximum voltage of a net in the design = 1.320.
[12/21 16:28:28   1177s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 16:28:28   1177s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 16:28:28   1177s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 16:28:28   1177s] ### Time Record (Cell Pin Access) is installed.
[12/21 16:28:28   1177s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 16:28:28   1177s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 16:28:28   1177s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:28:28   1177s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:28:28   1177s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:28:28   1177s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:28:28   1177s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:28:28   1177s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:28:28   1177s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 16:28:28   1177s] #Monitoring time of adding inner blkg by smac
[12/21 16:28:28   1177s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1386.42 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] #WARNING (NRGR-149) There is global wire in the design, but the Ggrids in congestion map do not match with the Ggrids saved in FE DB. NanoRoute deletes the preroute net global wires.
[12/21 16:28:28   1178s] #Regenerating Ggrids automatically.
[12/21 16:28:28   1178s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 16:28:28   1178s] #Using automatically generated G-grids.
[12/21 16:28:28   1178s] #Done routing data preparation.
[12/21 16:28:28   1178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1386.95 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Summary of active signal nets routing constraints set by OPT:
[12/21 16:28:28   1178s] #	preferred routing layers      : 0
[12/21 16:28:28   1178s] #	preferred routing layer effort: 0
[12/21 16:28:28   1178s] #	preferred extra space         : 0
[12/21 16:28:28   1178s] #	preferred multi-cut via       : 0
[12/21 16:28:28   1178s] #	avoid detour                  : 0
[12/21 16:28:28   1178s] #	expansion ratio               : 0
[12/21 16:28:28   1178s] #	net priority                  : 0
[12/21 16:28:28   1178s] #	s2s control                   : 0
[12/21 16:28:28   1178s] #	avoid chaining                : 0
[12/21 16:28:28   1178s] #	inst-based stacking via       : 0
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Summary of active signal nets routing constraints set by USER:
[12/21 16:28:28   1178s] #	preferred routing layers      : 0
[12/21 16:28:28   1178s] #	preferred routing layer effort     : 0
[12/21 16:28:28   1178s] #	preferred extra space              : 0
[12/21 16:28:28   1178s] #	preferred multi-cut via            : 0
[12/21 16:28:28   1178s] #	avoid detour                       : 0
[12/21 16:28:28   1178s] #	net weight                         : 0
[12/21 16:28:28   1178s] #	avoid chaining                     : 0
[12/21 16:28:28   1178s] #	cell-based stacking via (required) : 0
[12/21 16:28:28   1178s] #	cell-based stacking via (optional) : 0
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Start timing driven prevention iteration
[12/21 16:28:28   1178s] ### td_prevention_read_timing_data starts on Tue Dec 21 16:28:28 2021 with memory = 1386.95 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #----------------------------------------------------
[12/21 16:28:28   1178s] # Summary of active signal nets routing constraints
[12/21 16:28:28   1178s] #+--------------------------+-----------+
[12/21 16:28:28   1178s] #+--------------------------+-----------+
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #----------------------------------------------------
[12/21 16:28:28   1178s] #Done timing-driven prevention
[12/21 16:28:28   1178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.39 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### Time Record (Data Preparation) is installed.
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Finished routing data preparation on Tue Dec 21 16:28:28 2021
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Cpu time = 00:00:00
[12/21 16:28:28   1178s] #Elapsed time = 00:00:00
[12/21 16:28:28   1178s] #Increased memory = 0.15 (MB)
[12/21 16:28:28   1178s] #Total memory = 1388.55 (MB)
[12/21 16:28:28   1178s] #Peak memory = 1503.27 (MB)
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:28:28   1178s] ### Time Record (Global Routing) is installed.
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Start global routing on Tue Dec 21 16:28:28 2021
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Start global routing initialization on Tue Dec 21 16:28:28 2021
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Number of eco nets is 0
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Start global routing data preparation on Tue Dec 21 16:28:28 2021
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 21 16:28:28 2021 with memory = 1388.71 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] #Start routing resource analysis on Tue Dec 21 16:28:28 2021
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] ### init_is_bin_blocked starts on Tue Dec 21 16:28:28 2021 with memory = 1388.98 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 21 16:28:28 2021 with memory = 1393.04 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### adjust_flow_cap starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### adjust_partial_route_blockage starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### set_via_blocked starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### copy_flow starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] #Routing resource analysis is done on Tue Dec 21 16:28:28 2021
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] ### report_flow_cap starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] #  Resource Analysis:
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/21 16:28:28   1178s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/21 16:28:28   1178s] #  --------------------------------------------------------------
[12/21 16:28:28   1178s] #  METAL1         H         851        1731       29584    83.25%
[12/21 16:28:28   1178s] #  METAL2         V         588        1714       29584    79.11%
[12/21 16:28:28   1178s] #  METAL3         H         664        1918       29584    78.93%
[12/21 16:28:28   1178s] #  METAL4         V         765        1537       29584    71.61%
[12/21 16:28:28   1178s] #  METAL5         H         831        1751       29584    71.27%
[12/21 16:28:28   1178s] #  METAL6         V         792        1510       29584    71.28%
[12/21 16:28:28   1178s] #  METAL7         H         888        1694       29584    71.27%
[12/21 16:28:28   1178s] #  METAL8         V         329         591       29584    71.39%
[12/21 16:28:28   1178s] #  --------------------------------------------------------------
[12/21 16:28:28   1178s] #  Total                   5709      68.22%      236672    74.77%
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #  24 nets (0.39%) with 1 preferred extra spacing.
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### analyze_m2_tracks starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### report_initial_resource starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### mark_pg_pins_accessibility starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### set_net_region starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Global routing data preparation is done on Tue Dec 21 16:28:28 2021
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] ### prepare_level starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### init level 1 starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### Level 1 hgrid = 172 X 172
[12/21 16:28:28   1178s] ### prepare_level_flow starts on Tue Dec 21 16:28:28 2021 with memory = 1393.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Global routing initialization is done on Tue Dec 21 16:28:28 2021
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.28 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] #
[12/21 16:28:28   1178s] #Skip 1/3 round for no nets in the round...
[12/21 16:28:28   1178s] #Skip 2/3 round for no nets in the round...
[12/21 16:28:28   1178s] #Route nets in 3/3 round...
[12/21 16:28:28   1178s] #start global routing iteration 1...
[12/21 16:28:28   1178s] ### init_flow_edge starts on Tue Dec 21 16:28:28 2021 with memory = 1393.28 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### cal_flow starts on Tue Dec 21 16:28:28 2021 with memory = 1396.27 (MB), peak = 1503.27 (MB)
[12/21 16:28:28   1178s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:28   1178s] ### routing at level 1 (topmost level) iter 0
[12/21 16:28:32   1181s] ### measure_qor starts on Tue Dec 21 16:28:32 2021 with memory = 1415.21 (MB), peak = 1503.27 (MB)
[12/21 16:28:32   1181s] ### measure_congestion starts on Tue Dec 21 16:28:32 2021 with memory = 1415.21 (MB), peak = 1503.27 (MB)
[12/21 16:28:32   1181s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:32   1181s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:32   1181s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1408.88 (MB), peak = 1503.27 (MB)
[12/21 16:28:32   1181s] #
[12/21 16:28:32   1181s] #start global routing iteration 2...
[12/21 16:28:32   1181s] ### routing at level 1 (topmost level) iter 1
[12/21 16:28:33   1183s] ### measure_qor starts on Tue Dec 21 16:28:33 2021 with memory = 1413.97 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### measure_congestion starts on Tue Dec 21 16:28:33 2021 with memory = 1413.97 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1407.46 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] ### route_end starts on Tue Dec 21 16:28:33 2021 with memory = 1407.46 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] #Total number of trivial nets (e.g. < 2 pins) = 49 (skipped).
[12/21 16:28:33   1183s] #Total number of routable nets = 6084.
[12/21 16:28:33   1183s] #Total number of nets in the design = 6133.
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] #6061 routable nets have only global wires.
[12/21 16:28:33   1183s] #23 routable nets have only detail routed wires.
[12/21 16:28:33   1183s] #23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] #Routed nets constraints summary:
[12/21 16:28:33   1183s] #-----------------------------
[12/21 16:28:33   1183s] #        Rules   Unconstrained  
[12/21 16:28:33   1183s] #-----------------------------
[12/21 16:28:33   1183s] #      Default            6061  
[12/21 16:28:33   1183s] #-----------------------------
[12/21 16:28:33   1183s] #        Total            6061  
[12/21 16:28:33   1183s] #-----------------------------
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] #Routing constraints summary of the whole design:
[12/21 16:28:33   1183s] #------------------------------------------------
[12/21 16:28:33   1183s] #        Rules   Pref Extra Space   Unconstrained  
[12/21 16:28:33   1183s] #------------------------------------------------
[12/21 16:28:33   1183s] #      Default                 23            6061  
[12/21 16:28:33   1183s] #------------------------------------------------
[12/21 16:28:33   1183s] #        Total                 23            6061  
[12/21 16:28:33   1183s] #------------------------------------------------
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] ### cal_base_flow starts on Tue Dec 21 16:28:33 2021 with memory = 1407.46 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### init_flow_edge starts on Tue Dec 21 16:28:33 2021 with memory = 1407.46 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### cal_flow starts on Tue Dec 21 16:28:33 2021 with memory = 1407.46 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### report_overcon starts on Tue Dec 21 16:28:33 2021 with memory = 1407.46 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] #                 OverCon       OverCon       OverCon          
[12/21 16:28:33   1183s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/21 16:28:33   1183s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[12/21 16:28:33   1183s] #  --------------------------------------------------------------------------
[12/21 16:28:33   1183s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
[12/21 16:28:33   1183s] #  METAL2       31(0.50%)     10(0.16%)      2(0.03%)   (0.69%)     0.35  
[12/21 16:28:33   1183s] #  METAL3        2(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.30  
[12/21 16:28:33   1183s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.09  
[12/21 16:28:33   1183s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[12/21 16:28:33   1183s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 16:28:33   1183s] #  METAL7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 16:28:33   1183s] #  METAL8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 16:28:33   1183s] #  --------------------------------------------------------------------------
[12/21 16:28:33   1183s] #     Total     33(0.05%)     10(0.02%)      2(0.00%)   (0.07%)
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[12/21 16:28:33   1183s] #  Overflow after GR: 0.00% H + 0.07% V
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### cal_base_flow starts on Tue Dec 21 16:28:33 2021 with memory = 1407.46 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### init_flow_edge starts on Tue Dec 21 16:28:33 2021 with memory = 1407.46 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### cal_flow starts on Tue Dec 21 16:28:33 2021 with memory = 1407.46 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### export_cong_map starts on Tue Dec 21 16:28:33 2021 with memory = 1407.46 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### PDZT_Export::export_cong_map starts on Tue Dec 21 16:28:33 2021 with memory = 1407.97 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### import_cong_map starts on Tue Dec 21 16:28:33 2021 with memory = 1407.97 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] #Hotspot report including placement blocked areas
[12/21 16:28:33   1183s] OPERPROF: Starting HotSpotCal at level 1, MEM:1913.7M
[12/21 16:28:33   1183s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:28:33   1183s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/21 16:28:33   1183s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:28:33   1183s] [hotspot] |   METAL1(H)    |            483.56 |            492.33 |   324.72   339.48   723.24   723.24 |
[12/21 16:28:33   1183s] [hotspot] |   METAL2(V)    |              7.11 |             15.11 |    -0.01   236.16    29.52   265.68 |
[12/21 16:28:33   1183s] [hotspot] |   METAL3(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 16:28:33   1183s] [hotspot] |   METAL4(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 16:28:33   1183s] [hotspot] |   METAL5(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 16:28:33   1183s] [hotspot] |   METAL6(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 16:28:33   1183s] [hotspot] |   METAL7(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 16:28:33   1183s] [hotspot] |   METAL8(V)    |              7.56 |             29.33 |    -0.01   236.16    29.52   265.68 |
[12/21 16:28:33   1183s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:28:33   1183s] [hotspot] |      worst     | (METAL1)   483.56 | (METAL1)   492.33 |                                     |
[12/21 16:28:33   1183s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:28:33   1183s] [hotspot] |   all layers   |              7.56 |            220.44 |                                     |
[12/21 16:28:33   1183s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:28:33   1183s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 7.56, normalized total congestion hotspot area = 220.44 (area is in unit of 4 std-cell row bins)
[12/21 16:28:33   1183s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 7.56/220.44 (area is in unit of 4 std-cell row bins)
[12/21 16:28:33   1183s] [hotspot] max/total 7.56/220.44, big hotspot (>10) total 220.44
[12/21 16:28:33   1183s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/21 16:28:33   1183s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:28:33   1183s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/21 16:28:33   1183s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:28:33   1183s] [hotspot] |  1  |   236.16    -0.01   265.68    29.52 |        0.89   |
[12/21 16:28:33   1183s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:28:33   1183s] [hotspot] |  2  |   560.88    -0.01   590.39    29.52 |        0.89   |
[12/21 16:28:33   1183s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:28:33   1183s] [hotspot] |  3  |   619.91    -0.01   649.44    29.52 |        0.89   |
[12/21 16:28:33   1183s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:28:33   1183s] [hotspot] |  4  |   678.96    -0.01   708.48    29.52 |        0.89   |
[12/21 16:28:33   1183s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:28:33   1183s] [hotspot] |  5  |   738.00    -0.01   767.51    29.52 |        0.89   |
[12/21 16:28:33   1183s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:28:33   1183s] Top 5 hotspots total area: 4.44
[12/21 16:28:33   1183s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.060, REAL:0.058, MEM:1913.7M
[12/21 16:28:33   1183s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### update starts on Tue Dec 21 16:28:33 2021 with memory = 1408.43 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] #Complete Global Routing.
[12/21 16:28:33   1183s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 16:28:33   1183s] #Total wire length = 198095 um.
[12/21 16:28:33   1183s] #Total half perimeter of net bounding box = 188652 um.
[12/21 16:28:33   1183s] #Total wire length on LAYER METAL1 = 2999 um.
[12/21 16:28:33   1183s] #Total wire length on LAYER METAL2 = 62967 um.
[12/21 16:28:33   1183s] #Total wire length on LAYER METAL3 = 82150 um.
[12/21 16:28:33   1183s] #Total wire length on LAYER METAL4 = 37755 um.
[12/21 16:28:33   1183s] #Total wire length on LAYER METAL5 = 11309 um.
[12/21 16:28:33   1183s] #Total wire length on LAYER METAL6 = 916 um.
[12/21 16:28:33   1183s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 16:28:33   1183s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 16:28:33   1183s] #Total number of vias = 37937
[12/21 16:28:33   1183s] #Up-Via Summary (total 37937):
[12/21 16:28:33   1183s] #           
[12/21 16:28:33   1183s] #-----------------------
[12/21 16:28:33   1183s] # METAL1          20662
[12/21 16:28:33   1183s] # METAL2          13771
[12/21 16:28:33   1183s] # METAL3           3035
[12/21 16:28:33   1183s] # METAL4            425
[12/21 16:28:33   1183s] # METAL5             44
[12/21 16:28:33   1183s] #-----------------------
[12/21 16:28:33   1183s] #                 37937 
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] #Total number of involved regular nets 1422
[12/21 16:28:33   1183s] #Maximum src to sink distance  669.0
[12/21 16:28:33   1183s] #Average of max src_to_sink distance  63.8
[12/21 16:28:33   1183s] #Average of ave src_to_sink distance  45.9
[12/21 16:28:33   1183s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### report_overcon starts on Tue Dec 21 16:28:33 2021 with memory = 1408.85 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### report_overcon starts on Tue Dec 21 16:28:33 2021 with memory = 1408.85 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] #Max overcon = 5 tracks.
[12/21 16:28:33   1183s] #Total overcon = 0.07%.
[12/21 16:28:33   1183s] #Worst layer Gcell overcon rate = 0.03%.
[12/21 16:28:33   1183s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### global_route design signature (122): route=1545625158 net_attr=2012027635
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] #Global routing statistics:
[12/21 16:28:33   1183s] #Cpu time = 00:00:05
[12/21 16:28:33   1183s] #Elapsed time = 00:00:05
[12/21 16:28:33   1183s] #Increased memory = 17.98 (MB)
[12/21 16:28:33   1183s] #Total memory = 1406.54 (MB)
[12/21 16:28:33   1183s] #Peak memory = 1503.27 (MB)
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] #Finished global routing on Tue Dec 21 16:28:33 2021
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] #
[12/21 16:28:33   1183s] ### Time Record (Global Routing) is uninstalled.
[12/21 16:28:33   1183s] ### Time Record (Data Preparation) is installed.
[12/21 16:28:33   1183s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:28:33   1183s] ### track-assign external-init starts on Tue Dec 21 16:28:33 2021 with memory = 1402.89 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### Time Record (Track Assignment) is installed.
[12/21 16:28:33   1183s] ### Time Record (Track Assignment) is uninstalled.
[12/21 16:28:33   1183s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.89 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### track-assign engine-init starts on Tue Dec 21 16:28:33 2021 with memory = 1402.89 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] ### Time Record (Track Assignment) is installed.
[12/21 16:28:33   1183s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:33   1183s] ### track-assign core-engine starts on Tue Dec 21 16:28:33 2021 with memory = 1402.89 (MB), peak = 1503.27 (MB)
[12/21 16:28:33   1183s] #Start Track Assignment.
[12/21 16:28:34   1184s] #Done with 7997 horizontal wires in 6 hboxes and 8851 vertical wires in 6 hboxes.
[12/21 16:28:35   1184s] #Done with 1756 horizontal wires in 6 hboxes and 2320 vertical wires in 6 hboxes.
[12/21 16:28:35   1185s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[12/21 16:28:35   1185s] #
[12/21 16:28:35   1185s] #Track assignment summary:
[12/21 16:28:35   1185s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/21 16:28:35   1185s] #------------------------------------------------------------------------
[12/21 16:28:35   1185s] # METAL1      2874.48 	  0.36%  	  0.00% 	  0.36%
[12/21 16:28:35   1185s] # METAL2     62199.02 	  0.28%  	  0.00% 	  0.20%
[12/21 16:28:35   1185s] # METAL3     72895.07 	  0.06%  	  0.00% 	  0.02%
[12/21 16:28:35   1185s] # METAL4     32292.58 	  5.68%  	  5.64% 	  5.67%
[12/21 16:28:35   1185s] # METAL5     10897.05 	  0.00%  	  0.00% 	  0.00%
[12/21 16:28:35   1185s] # METAL6       885.95 	  0.00%  	  0.00% 	  0.00%
[12/21 16:28:35   1185s] # METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
[12/21 16:28:35   1185s] # METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
[12/21 16:28:35   1185s] #------------------------------------------------------------------------
[12/21 16:28:35   1185s] # All      182044.15  	  1.14% 	  1.00% 	  0.00%
[12/21 16:28:35   1185s] #Complete Track Assignment.
[12/21 16:28:35   1185s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 16:28:35   1185s] #Total wire length = 208129 um.
[12/21 16:28:35   1185s] #Total half perimeter of net bounding box = 188652 um.
[12/21 16:28:35   1185s] #Total wire length on LAYER METAL1 = 9996 um.
[12/21 16:28:35   1185s] #Total wire length on LAYER METAL2 = 62699 um.
[12/21 16:28:35   1185s] #Total wire length on LAYER METAL3 = 85214 um.
[12/21 16:28:35   1185s] #Total wire length on LAYER METAL4 = 37855 um.
[12/21 16:28:35   1185s] #Total wire length on LAYER METAL5 = 11442 um.
[12/21 16:28:35   1185s] #Total wire length on LAYER METAL6 = 923 um.
[12/21 16:28:35   1185s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 16:28:35   1185s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 16:28:35   1185s] #Total number of vias = 37937
[12/21 16:28:35   1185s] #Up-Via Summary (total 37937):
[12/21 16:28:35   1185s] #           
[12/21 16:28:35   1185s] #-----------------------
[12/21 16:28:35   1185s] # METAL1          20662
[12/21 16:28:35   1185s] # METAL2          13771
[12/21 16:28:35   1185s] # METAL3           3035
[12/21 16:28:35   1185s] # METAL4            425
[12/21 16:28:35   1185s] # METAL5             44
[12/21 16:28:35   1185s] #-----------------------
[12/21 16:28:35   1185s] #                 37937 
[12/21 16:28:35   1185s] #
[12/21 16:28:35   1185s] ### track_assign design signature (125): route=1725411032
[12/21 16:28:35   1185s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:35   1185s] ### Time Record (Track Assignment) is uninstalled.
[12/21 16:28:35   1185s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1402.93 (MB), peak = 1503.27 (MB)
[12/21 16:28:35   1185s] #
[12/21 16:28:35   1185s] #number of short segments in preferred routing layers
[12/21 16:28:35   1185s] #	
[12/21 16:28:35   1185s] #	
[12/21 16:28:35   1185s] #
[12/21 16:28:35   1185s] #Start post global route fixing for timing critical nets ...
[12/21 16:28:35   1185s] #
[12/21 16:28:35   1185s] ### update_timing_after_routing starts on Tue Dec 21 16:28:35 2021 with memory = 1402.93 (MB), peak = 1503.27 (MB)
[12/21 16:28:35   1185s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:28:35   1185s] #* Updating design timing data...
[12/21 16:28:35   1185s] #Extracting RC...
[12/21 16:28:35   1185s] Un-suppress "**WARN ..." messages.
[12/21 16:28:35   1185s] #
[12/21 16:28:35   1185s] #Start tQuantus RC extraction...
[12/21 16:28:35   1185s] #Extract in track assign mode
[12/21 16:28:35   1185s] #Start building rc corner(s)...
[12/21 16:28:35   1185s] #Number of RC Corner = 1
[12/21 16:28:35   1185s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/21 16:28:35   1185s] #METAL_1 -> METAL1 (1)
[12/21 16:28:35   1185s] #METAL_2 -> METAL2 (2)
[12/21 16:28:35   1185s] #METAL_3 -> METAL3 (3)
[12/21 16:28:35   1185s] #METAL_4 -> METAL4 (4)
[12/21 16:28:35   1185s] #METAL_5 -> METAL5 (5)
[12/21 16:28:35   1185s] #METAL_6 -> METAL6 (6)
[12/21 16:28:35   1185s] #METAL_7 -> METAL7 (7)
[12/21 16:28:35   1185s] #METAL_8 -> METAL8 (8)
[12/21 16:28:35   1185s] #SADV_On
[12/21 16:28:35   1185s] # Corner(s) : 
[12/21 16:28:35   1185s] #RC_corner [25.00]
[12/21 16:28:35   1185s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[12/21 16:28:35   1185s] #ERROR (NREX-87) Failed to read tech file .
[12/21 16:28:35   1185s] Un-suppress "**WARN ..." messages.
[12/21 16:28:35   1185s] #RC Extraction Completed...
[12/21 16:28:35   1185s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:28:35   1185s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:28:35   1185s] ### run_free_timing_graph starts on Tue Dec 21 16:28:35 2021 with memory = 1403.18 (MB), peak = 1503.27 (MB)
[12/21 16:28:35   1185s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:28:36   1185s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:28:36   1185s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/21 16:28:36   1185s] ### run_build_timing_graph starts on Tue Dec 21 16:28:36 2021 with memory = 1377.23 (MB), peak = 1503.27 (MB)
[12/21 16:28:36   1185s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:28:36   1185s] Current (total cpu=0:19:46, real=1:34:44, peak res=1503.3M, current mem=1360.9M)
[12/21 16:28:36   1185s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1373.9M, current mem=1373.9M)
[12/21 16:28:36   1185s] Current (total cpu=0:19:46, real=1:34:44, peak res=1503.3M, current mem=1373.9M)
[12/21 16:28:36   1185s] Current (total cpu=0:19:46, real=1:34:44, peak res=1503.3M, current mem=1373.9M)
[12/21 16:28:36   1186s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1374.3M, current mem=1374.3M)
[12/21 16:28:36   1186s] Current (total cpu=0:19:46, real=1:34:44, peak res=1503.3M, current mem=1374.3M)
[12/21 16:28:36   1186s] Current (total cpu=0:19:46, real=1:34:44, peak res=1503.3M, current mem=1374.4M)
[12/21 16:28:36   1186s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1378.6M, current mem=1378.6M)
[12/21 16:28:36   1186s] Current (total cpu=0:19:46, real=1:34:44, peak res=1503.3M, current mem=1378.6M)
[12/21 16:28:36   1186s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:28:36   1186s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.5 GB
[12/21 16:28:36   1186s] ### track-assign external-init starts on Tue Dec 21 16:28:36 2021 with memory = 1378.58 (MB), peak = 1503.27 (MB)
[12/21 16:28:36   1186s] ### Time Record (Track Assignment) is installed.
[12/21 16:28:36   1186s] ### Time Record (Track Assignment) is uninstalled.
[12/21 16:28:36   1186s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/21 16:28:36   1186s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1378.58 (MB), peak = 1503.27 (MB)
[12/21 16:28:36   1186s] ### update_timing_after_routing starts on Tue Dec 21 16:28:36 2021 with memory = 1378.58 (MB), peak = 1503.27 (MB)
[12/21 16:28:36   1186s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:28:36   1186s] #* Updating design timing data...
[12/21 16:28:36   1186s] #Extracting RC...
[12/21 16:28:36   1186s] Un-suppress "**WARN ..." messages.
[12/21 16:28:36   1186s] #
[12/21 16:28:36   1186s] #Start tQuantus RC extraction...
[12/21 16:28:36   1186s] #Extract in track assign mode
[12/21 16:28:36   1186s] #Start building rc corner(s)...
[12/21 16:28:36   1186s] #Number of RC Corner = 1
[12/21 16:28:36   1186s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/21 16:28:36   1186s] #METAL_1 -> METAL1 (1)
[12/21 16:28:36   1186s] #METAL_2 -> METAL2 (2)
[12/21 16:28:36   1186s] #METAL_3 -> METAL3 (3)
[12/21 16:28:36   1186s] #METAL_4 -> METAL4 (4)
[12/21 16:28:36   1186s] #METAL_5 -> METAL5 (5)
[12/21 16:28:36   1186s] #METAL_6 -> METAL6 (6)
[12/21 16:28:36   1186s] #METAL_7 -> METAL7 (7)
[12/21 16:28:36   1186s] #METAL_8 -> METAL8 (8)
[12/21 16:28:37   1186s] #SADV_On
[12/21 16:28:37   1186s] # Corner(s) : 
[12/21 16:28:37   1186s] #RC_corner [25.00]
[12/21 16:28:37   1186s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[12/21 16:28:37   1186s] #ERROR (NREX-87) Failed to read tech file .
[12/21 16:28:37   1186s] Un-suppress "**WARN ..." messages.
[12/21 16:28:37   1186s] #RC Extraction Completed...
[12/21 16:28:37   1186s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:28:37   1186s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/21 16:28:37   1186s] #Skip timing driven track assignment.
[12/21 16:28:37   1186s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1378.62 (MB), peak = 1503.27 (MB)
[12/21 16:28:37   1186s] #
[12/21 16:28:37   1186s] ### Time Record (Post Callback) is installed.
[12/21 16:28:37   1186s] ### Time Record (Post Callback) is uninstalled.
[12/21 16:28:37   1186s] #Cpu time = 00:00:19
[12/21 16:28:37   1186s] #Elapsed time = 00:00:20
[12/21 16:28:37   1186s] #Increased memory = 25.02 (MB)
[12/21 16:28:37   1186s] #Total memory = 1371.49 (MB)
[12/21 16:28:37   1186s] #Peak memory = 1503.27 (MB)
[12/21 16:28:37   1186s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Tue Dec 21 16:28:37 2021
[12/21 16:28:37   1186s] #
[12/21 16:28:37   1186s] ### import design signature (129): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1845172242
[12/21 16:28:37   1186s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 16:28:37   1186s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/21 16:28:37   1186s] #***Restoring views
[12/21 16:28:37   1186s] #Default setup view is reset to av_func_mode_max.
[12/21 16:28:37   1186s] #routeDesign: cpu time = 00:00:21, elapsed time = 00:00:22, memory = 1362.30 (MB), peak = 1503.27 (MB)
[12/21 16:28:37   1186s] 
[12/21 16:28:37   1186s] *** Summary of all messages that are not suppressed in this session:
[12/21 16:28:37   1186s] Severity  ID               Count  Summary                                  
[12/21 16:28:37   1186s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/21 16:28:37   1186s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/21 16:28:37   1186s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[12/21 16:28:37   1186s] *** Message Summary: 5 warning(s), 0 error(s)
[12/21 16:28:37   1186s] 
[12/21 16:28:37   1186s] ### Time Record (routeDesign) is uninstalled.
[12/21 16:28:37   1186s] ### 
[12/21 16:28:37   1186s] ###   Scalability Statistics
[12/21 16:28:37   1186s] ### 
[12/21 16:28:37   1186s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:28:37   1186s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/21 16:28:37   1186s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:28:37   1186s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 16:28:37   1186s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 16:28:37   1186s] ###   Timing Data Generation        |        00:00:11|        00:00:12|             0.9|
[12/21 16:28:37   1186s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/21 16:28:37   1186s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/21 16:28:37   1186s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/21 16:28:37   1186s] ###   Global Routing                |        00:00:05|        00:00:05|             1.0|
[12/21 16:28:37   1186s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[12/21 16:28:37   1186s] ###   Entire Command                |        00:00:21|        00:00:22|             1.0|
[12/21 16:28:37   1186s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:28:37   1186s] ### 
[12/21 16:28:37   1186s] 1
[12/21 16:32:42   1210s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/21 16:32:42   1210s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/21 16:32:42   1210s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/21 16:32:42   1210s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 16:32:42   1210s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/21 16:32:42   1210s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/21 16:32:42   1210s] Running Native NanoRoute ...
[12/21 16:32:42   1210s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/21 16:32:42   1210s] ### Time Record (routeDesign) is installed.
[12/21 16:32:42   1210s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.36 (MB), peak = 1503.27 (MB)
[12/21 16:32:42   1210s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/21 16:32:42   1210s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/21 16:32:42   1210s] **INFO: User settings:
[12/21 16:32:42   1210s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/21 16:32:42   1210s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/21 16:32:42   1210s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/21 16:32:42   1210s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/21 16:32:42   1210s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/21 16:32:42   1210s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/21 16:32:42   1210s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/21 16:32:42   1210s] setNanoRouteMode -routeTdrEffort                                10
[12/21 16:32:42   1210s] setNanoRouteMode -routeWithSiDriven                             true
[12/21 16:32:42   1210s] setNanoRouteMode -routeWithTimingDriven                         true
[12/21 16:32:42   1210s] setNanoRouteMode -timingEngine                                  {}
[12/21 16:32:42   1210s] setDesignMode -process                                          130
[12/21 16:32:42   1210s] setExtractRCMode -coupling_c_th                                 0.4
[12/21 16:32:42   1210s] setExtractRCMode -engine                                        preRoute
[12/21 16:32:42   1210s] setExtractRCMode -relative_c_th                                 1
[12/21 16:32:42   1210s] setExtractRCMode -total_c_th                                    0
[12/21 16:32:42   1210s] setDelayCalMode -enable_high_fanout                             true
[12/21 16:32:42   1210s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/21 16:32:42   1210s] setDelayCalMode -engine                                         aae
[12/21 16:32:42   1210s] setDelayCalMode -ignoreNetLoad                                  false
[12/21 16:32:42   1210s] setSIMode -separate_delta_delay_on_data                         true
[12/21 16:32:42   1210s] 
[12/21 16:32:43   1210s] #**INFO: setDesignMode -flowEffort standard
[12/21 16:32:43   1210s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/21 16:32:43   1210s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/21 16:32:43   1210s] OPERPROF: Starting checkPlace at level 1, MEM:1886.3M
[12/21 16:32:43   1210s] #spOpts: N=130 
[12/21 16:32:43   1210s] All LLGs are deleted
[12/21 16:32:43   1210s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1886.3M
[12/21 16:32:43   1210s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1886.3M
[12/21 16:32:43   1210s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1886.3M
[12/21 16:32:43   1210s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1886.3M
[12/21 16:32:43   1210s] Core basic site is TSM13SITE
[12/21 16:32:44   1212s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 16:32:44   1212s] SiteArray: use 450,560 bytes
[12/21 16:32:44   1212s] SiteArray: current memory after site array memory allocation 1898.3M
[12/21 16:32:44   1212s] SiteArray: FP blocked sites are writable
[12/21 16:32:44   1212s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.800, REAL:1.783, MEM:1898.3M
[12/21 16:32:44   1212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.800, REAL:1.789, MEM:1898.3M
[12/21 16:32:44   1212s] Begin checking placement ... (start mem=1886.3M, init mem=1898.3M)
[12/21 16:32:45   1212s] 
[12/21 16:32:45   1212s] Running CheckPlace using 1 thread in normal mode...
[12/21 16:32:45   1212s] 
[12/21 16:32:45   1212s] ...checkPlace normal is done!
[12/21 16:32:45   1212s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1898.3M
[12/21 16:32:45   1212s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:1898.3M
[12/21 16:32:45   1212s] *info: Placed = 4626           (Fixed = 23)
[12/21 16:32:45   1212s] *info: Unplaced = 0           
[12/21 16:32:45   1212s] Placement Density:75.70%(102338/135189)
[12/21 16:32:45   1212s] Placement Density (including fixed std cells):75.70%(102338/135189)
[12/21 16:32:45   1212s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1898.3M
[12/21 16:32:45   1212s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1898.3M
[12/21 16:32:45   1212s] Finished checkPlace (total: cpu=0:00:01.9, real=0:00:02.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1898.3M)
[12/21 16:32:45   1212s] OPERPROF: Finished checkPlace at level 1, CPU:1.890, REAL:1.874, MEM:1898.3M
[12/21 16:32:45   1212s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/21 16:32:45   1212s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/21 16:32:45   1212s] 
[12/21 16:32:45   1212s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/21 16:32:45   1212s] *** Changed status on (0) nets in Clock.
[12/21 16:32:45   1212s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1898.3M) ***
[12/21 16:32:45   1212s] 
[12/21 16:32:45   1212s] globalDetailRoute
[12/21 16:32:45   1212s] 
[12/21 16:32:45   1212s] ### Time Record (globalDetailRoute) is installed.
[12/21 16:32:45   1212s] #Start globalDetailRoute on Tue Dec 21 16:32:45 2021
[12/21 16:32:45   1212s] #
[12/21 16:32:45   1212s] ### Time Record (Pre Callback) is installed.
[12/21 16:32:45   1212s] ### Time Record (Pre Callback) is uninstalled.
[12/21 16:32:45   1212s] ### Time Record (DB Import) is installed.
[12/21 16:32:45   1212s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:32:45   1212s] #Generating timing data, please wait...
[12/21 16:32:45   1212s] #6117 total nets, 5394 already routed, 5394 will ignore in trialRoute
[12/21 16:32:45   1212s] ### run_trial_route starts on Tue Dec 21 16:32:45 2021 with memory = 1362.36 (MB), peak = 1503.27 (MB)
[12/21 16:32:46   1213s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.5 GB
[12/21 16:32:46   1213s] ### dump_timing_file starts on Tue Dec 21 16:32:46 2021 with memory = 1360.88 (MB), peak = 1503.27 (MB)
[12/21 16:32:46   1213s] ### extractRC starts on Tue Dec 21 16:32:46 2021 with memory = 1360.88 (MB), peak = 1503.27 (MB)
[12/21 16:32:46   1214s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 16:32:46   1214s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/21 16:32:46   1214s] ### view av_func_mode_max is currectly active
[12/21 16:32:46   1214s] ### view av_scan_mode_max is currectly active
[12/21 16:32:46   1214s] ### view av_scan_mode_max might be disabled
[12/21 16:32:46   1214s] 1 out of 2 active views are pruned
[12/21 16:32:46   1214s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1360.89 (MB), peak = 1503.27 (MB)
[12/21 16:32:46   1214s] ### generate_timing_data starts on Tue Dec 21 16:32:46 2021 with memory = 1360.89 (MB), peak = 1503.27 (MB)
[12/21 16:32:46   1214s] #Reporting timing...
[12/21 16:32:46   1214s] ### report_timing starts on Tue Dec 21 16:32:46 2021 with memory = 1360.89 (MB), peak = 1503.27 (MB)
[12/21 16:33:01   1227s] ### report_timing cpu:00:00:14, real:00:00:15, mem:1.5 GB, peak:1.5 GB
[12/21 16:33:01   1227s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
[12/21 16:33:01   1227s] #OPT Pruned View (First enabled view): av_func_mode_max
[12/21 16:33:01   1227s] #Stage 1: cpu time = 00:00:14, elapsed time = 00:00:15, memory = 1399.11 (MB), peak = 1503.27 (MB)
[12/21 16:33:01   1227s] #Library Standard Delay: 35.20ps
[12/21 16:33:01   1227s] #Slack threshold: 70.40ps
[12/21 16:33:01   1227s] ### generate_cdm_net_timing starts on Tue Dec 21 16:33:01 2021 with memory = 1399.11 (MB), peak = 1503.27 (MB)
[12/21 16:33:01   1227s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:01   1227s] #*** Analyzed 0 timing critical paths
[12/21 16:33:01   1227s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.11 (MB), peak = 1503.27 (MB)
[12/21 16:33:01   1227s] ### Use bna from skp: 0
[12/21 16:33:01   1227s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.11 (MB), peak = 1503.27 (MB)
[12/21 16:33:01   1227s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.11 (MB), peak = 1503.27 (MB)
[12/21 16:33:01   1227s] ### generate_timing_data cpu:00:00:14, real:00:00:15, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:01   1227s] #Current view: av_func_mode_max av_scan_mode_max 
[12/21 16:33:01   1227s] #Current enabled view: av_func_mode_max 
[12/21 16:33:01   1228s] #Generating timing data took: cpu time = 00:00:14, elapsed time = 00:00:16, memory = 1399.11 (MB), peak = 1503.27 (MB)
[12/21 16:33:01   1228s] ### dump_timing_file cpu:00:00:14, real:00:00:16, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:01   1228s] #Done generating timing data.
[12/21 16:33:01   1228s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:33:01   1228s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 16:33:01   1228s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 16:33:01   1228s] #To increase the message display limit, refer to the product command reference manual.
[12/21 16:33:01   1228s] ### Net info: total nets: 6133
[12/21 16:33:01   1228s] ### Net info: dirty nets: 0
[12/21 16:33:01   1228s] ### Net info: marked as disconnected nets: 0
[12/21 16:33:02   1228s] #num needed restored net=0
[12/21 16:33:02   1228s] #need_extraction net=0 (total=6133)
[12/21 16:33:02   1228s] ### Net info: fully routed nets: 5394
[12/21 16:33:02   1228s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 16:33:02   1228s] ### Net info: unrouted nets: 690
[12/21 16:33:02   1228s] ### Net info: re-extraction nets: 0
[12/21 16:33:02   1228s] ### Net info: ignored nets: 0
[12/21 16:33:02   1228s] ### Net info: skip routing nets: 0
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 16:33:02   1228s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 16:33:02   1228s] #To increase the message display limit, refer to the product command reference manual.
[12/21 16:33:02   1228s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 16:33:02   1228s] ### import design signature (130): route=148270747 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=484715989 dirty_area=1933262076, del_dirty_area=0 cell=1205772740 placement=333085452 pin_access=1845172242
[12/21 16:33:02   1228s] ### Time Record (DB Import) is uninstalled.
[12/21 16:33:02   1228s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 16:33:02   1228s] #RTESIG:78da8d94c14ec3300c8639f31456b6439158719ca4498f43dab5a009b84e45cbb64a5b8b
[12/21 16:33:02   1228s] #       d2f4c0db13c195d6897288e44ff6ef5f7656eb8fdd1e04612971f385a80f129a3da58754
[12/21 16:33:02   1228s] #       1b24a59f080f29f4fe2cee57eb97d7b78a1c88768a838022fad0b7e1fb11a6d107187d8c
[12/21 16:33:02   1228s] #       5d7f7ef8e39c2138b5d7d143f1390cd77f995a4988615a4224ea1ab04483e94071ba0e6d
[12/21 16:33:02   1228s] #       9c012d81b874e74b1236c69022739ccb4b289158752425db65822c6828ba3efab30f330c
[12/21 16:33:02   1228s] #       216c92ed25222b8cb406930756204b930156049495d16678e254066332988a659434198c
[12/21 16:33:02   1228s] #       e5993489ca94c43ba074862a63f8a9501582b8f96337dd98895516d99246a66cdbe66dd7
[12/21 16:33:02   1228s] #       345b269da1bc4531b50231c6b63fb6e19858df4fb7395283e887de2f52b6e2dbb08eff11
[12/21 16:33:02   1228s] #       6c6d41fcdacb34e09227e92e2f9e339aade8ccd204ddfd00413e9334
[12/21 16:33:02   1228s] #
[12/21 16:33:02   1228s] ### Time Record (Data Preparation) is installed.
[12/21 16:33:02   1228s] #RTESIG:78da8d94c16ac3300c8677de5308b7870cd64c96edd83976d06b364ab76bc988db065a67
[12/21 16:33:02   1228s] #       38ce616f3fd35d97d8c607833ea45f3f9257ebcfdd1e1861c971f38d288f1c9a3dc50717
[12/21 16:33:02   1228s] #       1b24215f088f31f4f1ca1e57ebb7f7434506583b85814111ac77adff798669b41e461b42
[12/21 16:33:02   1228s] #       efce4f7f9c5104a7f63a5a28be86e1fa2f530b0ec14f4b0847590396a8301e284ed7a10d
[12/21 16:33:02   1228s] #       33a0266097fe7c89c2c6e063648e3379093952521d719eec32421a2414bd0bf66cfd0c43
[12/21 16:33:02   1228s] #       089b687b899814465282ca032be0a5ca002b02cacaa8333c31228351194c95640457198c
[12/21 16:33:02   1228s] #       4e337112852a29ed809019aa944a4f85a810d8cd76fd744b4cacd0982ca978ccb66d0ebb
[12/21 16:33:02   1228s] #       a6d926d229ca5b14550b6063685dd7fa2eb2d64db73952027383b38bd4fde7b8db9228ac
[12/21 16:33:02   1228s] #       ab74bfdaa4bf0e5debbc82269a17eff2861a2593158d5a1ab5875fdc2a9fe9
[12/21 16:33:02   1228s] #
[12/21 16:33:02   1228s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:33:02   1228s] ### Time Record (Data Preparation) is installed.
[12/21 16:33:02   1228s] #Start routing data preparation on Tue Dec 21 16:33:02 2021
[12/21 16:33:02   1228s] #
[12/21 16:33:02   1228s] #Minimum voltage of a net in the design = 0.000.
[12/21 16:33:02   1228s] #Maximum voltage of a net in the design = 1.320.
[12/21 16:33:02   1228s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 16:33:02   1228s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 16:33:02   1228s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 16:33:02   1228s] ### Time Record (Cell Pin Access) is installed.
[12/21 16:33:02   1228s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 16:33:02   1228s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 16:33:02   1228s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:33:02   1228s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:33:02   1228s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:33:02   1228s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:33:02   1228s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 16:33:02   1228s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 16:33:02   1228s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 16:33:02   1228s] #Monitoring time of adding inner blkg by smac
[12/21 16:33:02   1228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.20 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] #WARNING (NRGR-149) There is global wire in the design, but the Ggrids in congestion map do not match with the Ggrids saved in FE DB. NanoRoute deletes the preroute net global wires.
[12/21 16:33:02   1229s] #Regenerating Ggrids automatically.
[12/21 16:33:02   1229s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 16:33:02   1229s] #Using automatically generated G-grids.
[12/21 16:33:02   1229s] #Done routing data preparation.
[12/21 16:33:02   1229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.20 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Summary of active signal nets routing constraints set by OPT:
[12/21 16:33:02   1229s] #	preferred routing layers      : 0
[12/21 16:33:02   1229s] #	preferred routing layer effort: 0
[12/21 16:33:02   1229s] #	preferred extra space         : 0
[12/21 16:33:02   1229s] #	preferred multi-cut via       : 0
[12/21 16:33:02   1229s] #	avoid detour                  : 0
[12/21 16:33:02   1229s] #	expansion ratio               : 0
[12/21 16:33:02   1229s] #	net priority                  : 0
[12/21 16:33:02   1229s] #	s2s control                   : 0
[12/21 16:33:02   1229s] #	avoid chaining                : 0
[12/21 16:33:02   1229s] #	inst-based stacking via       : 0
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Summary of active signal nets routing constraints set by USER:
[12/21 16:33:02   1229s] #	preferred routing layers      : 0
[12/21 16:33:02   1229s] #	preferred routing layer effort     : 0
[12/21 16:33:02   1229s] #	preferred extra space              : 0
[12/21 16:33:02   1229s] #	preferred multi-cut via            : 0
[12/21 16:33:02   1229s] #	avoid detour                       : 0
[12/21 16:33:02   1229s] #	net weight                         : 0
[12/21 16:33:02   1229s] #	avoid chaining                     : 0
[12/21 16:33:02   1229s] #	cell-based stacking via (required) : 0
[12/21 16:33:02   1229s] #	cell-based stacking via (optional) : 0
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Start timing driven prevention iteration
[12/21 16:33:02   1229s] ### td_prevention_read_timing_data starts on Tue Dec 21 16:33:02 2021 with memory = 1404.20 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #----------------------------------------------------
[12/21 16:33:02   1229s] # Summary of active signal nets routing constraints
[12/21 16:33:02   1229s] #+--------------------------+-----------+
[12/21 16:33:02   1229s] #+--------------------------+-----------+
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #----------------------------------------------------
[12/21 16:33:02   1229s] #Done timing-driven prevention
[12/21 16:33:02   1229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.20 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### Time Record (Data Preparation) is installed.
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Finished routing data preparation on Tue Dec 21 16:33:02 2021
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Cpu time = 00:00:00
[12/21 16:33:02   1229s] #Elapsed time = 00:00:00
[12/21 16:33:02   1229s] #Increased memory = 0.00 (MB)
[12/21 16:33:02   1229s] #Total memory = 1404.20 (MB)
[12/21 16:33:02   1229s] #Peak memory = 1503.27 (MB)
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:33:02   1229s] ### Time Record (Global Routing) is installed.
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Start global routing on Tue Dec 21 16:33:02 2021
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Start global routing initialization on Tue Dec 21 16:33:02 2021
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Number of eco nets is 0
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Start global routing data preparation on Tue Dec 21 16:33:02 2021
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 21 16:33:02 2021 with memory = 1404.22 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] #Start routing resource analysis on Tue Dec 21 16:33:02 2021
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] ### init_is_bin_blocked starts on Tue Dec 21 16:33:02 2021 with memory = 1404.36 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 21 16:33:02 2021 with memory = 1408.43 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] ### adjust_flow_cap starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] ### adjust_partial_route_blockage starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] ### set_via_blocked starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] ### copy_flow starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] #Routing resource analysis is done on Tue Dec 21 16:33:02 2021
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] ### report_flow_cap starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] #  Resource Analysis:
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/21 16:33:02   1229s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/21 16:33:02   1229s] #  --------------------------------------------------------------
[12/21 16:33:02   1229s] #  METAL1         H         851        1731       29584    83.25%
[12/21 16:33:02   1229s] #  METAL2         V         588        1714       29584    79.11%
[12/21 16:33:02   1229s] #  METAL3         H         664        1918       29584    78.93%
[12/21 16:33:02   1229s] #  METAL4         V         765        1537       29584    71.61%
[12/21 16:33:02   1229s] #  METAL5         H         831        1751       29584    71.27%
[12/21 16:33:02   1229s] #  METAL6         V         792        1510       29584    71.28%
[12/21 16:33:02   1229s] #  METAL7         H         888        1694       29584    71.27%
[12/21 16:33:02   1229s] #  METAL8         V         329         591       29584    71.39%
[12/21 16:33:02   1229s] #  --------------------------------------------------------------
[12/21 16:33:02   1229s] #  Total                   5709      68.22%      236672    74.77%
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #  24 nets (0.39%) with 1 preferred extra spacing.
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] ### analyze_m2_tracks starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] ### report_initial_resource starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] ### mark_pg_pins_accessibility starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] ### set_net_region starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Global routing data preparation is done on Tue Dec 21 16:33:02 2021
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] ### prepare_level starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### init level 1 starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] ### Level 1 hgrid = 172 X 172
[12/21 16:33:02   1229s] ### prepare_level_flow starts on Tue Dec 21 16:33:02 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Global routing initialization is done on Tue Dec 21 16:33:02 2021
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:02   1229s] #
[12/21 16:33:02   1229s] #Skip 1/3 round for no nets in the round...
[12/21 16:33:02   1229s] #Skip 2/3 round for no nets in the round...
[12/21 16:33:03   1229s] #Route nets in 3/3 round...
[12/21 16:33:03   1229s] #start global routing iteration 1...
[12/21 16:33:03   1229s] ### init_flow_edge starts on Tue Dec 21 16:33:03 2021 with memory = 1408.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:03   1229s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:03   1229s] ### cal_flow starts on Tue Dec 21 16:33:03 2021 with memory = 1411.66 (MB), peak = 1503.27 (MB)
[12/21 16:33:03   1229s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:03   1229s] ### routing at level 1 (topmost level) iter 0
[12/21 16:33:06   1233s] ### measure_qor starts on Tue Dec 21 16:33:06 2021 with memory = 1430.72 (MB), peak = 1503.27 (MB)
[12/21 16:33:06   1233s] ### measure_congestion starts on Tue Dec 21 16:33:06 2021 with memory = 1430.72 (MB), peak = 1503.27 (MB)
[12/21 16:33:06   1233s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:06   1233s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:06   1233s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1424.52 (MB), peak = 1503.27 (MB)
[12/21 16:33:06   1233s] #
[12/21 16:33:06   1233s] #start global routing iteration 2...
[12/21 16:33:06   1233s] ### routing at level 1 (topmost level) iter 1
[12/21 16:33:08   1234s] ### measure_qor starts on Tue Dec 21 16:33:08 2021 with memory = 1429.60 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### measure_congestion starts on Tue Dec 21 16:33:08 2021 with memory = 1429.60 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1423.43 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] ### route_end starts on Tue Dec 21 16:33:08 2021 with memory = 1423.43 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] #Total number of trivial nets (e.g. < 2 pins) = 49 (skipped).
[12/21 16:33:08   1234s] #Total number of routable nets = 6084.
[12/21 16:33:08   1234s] #Total number of nets in the design = 6133.
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] #6061 routable nets have only global wires.
[12/21 16:33:08   1234s] #23 routable nets have only detail routed wires.
[12/21 16:33:08   1234s] #23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] #Routed nets constraints summary:
[12/21 16:33:08   1234s] #-----------------------------
[12/21 16:33:08   1234s] #        Rules   Unconstrained  
[12/21 16:33:08   1234s] #-----------------------------
[12/21 16:33:08   1234s] #      Default            6061  
[12/21 16:33:08   1234s] #-----------------------------
[12/21 16:33:08   1234s] #        Total            6061  
[12/21 16:33:08   1234s] #-----------------------------
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] #Routing constraints summary of the whole design:
[12/21 16:33:08   1234s] #------------------------------------------------
[12/21 16:33:08   1234s] #        Rules   Pref Extra Space   Unconstrained  
[12/21 16:33:08   1234s] #------------------------------------------------
[12/21 16:33:08   1234s] #      Default                 23            6061  
[12/21 16:33:08   1234s] #------------------------------------------------
[12/21 16:33:08   1234s] #        Total                 23            6061  
[12/21 16:33:08   1234s] #------------------------------------------------
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] ### cal_base_flow starts on Tue Dec 21 16:33:08 2021 with memory = 1423.43 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### init_flow_edge starts on Tue Dec 21 16:33:08 2021 with memory = 1423.43 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### cal_flow starts on Tue Dec 21 16:33:08 2021 with memory = 1423.43 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### report_overcon starts on Tue Dec 21 16:33:08 2021 with memory = 1423.43 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] #                 OverCon       OverCon       OverCon          
[12/21 16:33:08   1234s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/21 16:33:08   1234s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[12/21 16:33:08   1234s] #  --------------------------------------------------------------------------
[12/21 16:33:08   1234s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
[12/21 16:33:08   1234s] #  METAL2       31(0.50%)     10(0.16%)      2(0.03%)   (0.69%)     0.35  
[12/21 16:33:08   1234s] #  METAL3        2(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.30  
[12/21 16:33:08   1234s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.09  
[12/21 16:33:08   1234s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[12/21 16:33:08   1234s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 16:33:08   1234s] #  METAL7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 16:33:08   1234s] #  METAL8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 16:33:08   1234s] #  --------------------------------------------------------------------------
[12/21 16:33:08   1234s] #     Total     33(0.05%)     10(0.02%)      2(0.00%)   (0.07%)
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[12/21 16:33:08   1234s] #  Overflow after GR: 0.00% H + 0.07% V
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### cal_base_flow starts on Tue Dec 21 16:33:08 2021 with memory = 1423.43 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### init_flow_edge starts on Tue Dec 21 16:33:08 2021 with memory = 1423.43 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### cal_flow starts on Tue Dec 21 16:33:08 2021 with memory = 1423.43 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### export_cong_map starts on Tue Dec 21 16:33:08 2021 with memory = 1423.43 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### PDZT_Export::export_cong_map starts on Tue Dec 21 16:33:08 2021 with memory = 1423.94 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### import_cong_map starts on Tue Dec 21 16:33:08 2021 with memory = 1423.94 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] #Hotspot report including placement blocked areas
[12/21 16:33:08   1234s] OPERPROF: Starting HotSpotCal at level 1, MEM:1931.4M
[12/21 16:33:08   1234s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:33:08   1234s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/21 16:33:08   1234s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:33:08   1234s] [hotspot] |   METAL1(H)    |            483.56 |            492.33 |   324.72   339.48   723.24   723.24 |
[12/21 16:33:08   1234s] [hotspot] |   METAL2(V)    |              7.11 |             15.11 |    -0.01   236.16    29.52   265.68 |
[12/21 16:33:08   1234s] [hotspot] |   METAL3(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 16:33:08   1234s] [hotspot] |   METAL4(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 16:33:08   1234s] [hotspot] |   METAL5(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 16:33:08   1234s] [hotspot] |   METAL6(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 16:33:08   1234s] [hotspot] |   METAL7(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 16:33:08   1234s] [hotspot] |   METAL8(V)    |              7.56 |             29.33 |    -0.01   236.16    29.52   265.68 |
[12/21 16:33:08   1234s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:33:08   1234s] [hotspot] |      worst     | (METAL1)   483.56 | (METAL1)   492.33 |                                     |
[12/21 16:33:08   1234s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:33:08   1234s] [hotspot] |   all layers   |              7.56 |            220.44 |                                     |
[12/21 16:33:08   1234s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 16:33:08   1234s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 7.56, normalized total congestion hotspot area = 220.44 (area is in unit of 4 std-cell row bins)
[12/21 16:33:08   1234s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 7.56/220.44 (area is in unit of 4 std-cell row bins)
[12/21 16:33:08   1234s] [hotspot] max/total 7.56/220.44, big hotspot (>10) total 220.44
[12/21 16:33:08   1234s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/21 16:33:08   1234s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:33:08   1234s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/21 16:33:08   1234s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:33:08   1234s] [hotspot] |  1  |   236.16    -0.01   265.68    29.52 |        0.89   |
[12/21 16:33:08   1234s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:33:08   1234s] [hotspot] |  2  |   560.88    -0.01   590.39    29.52 |        0.89   |
[12/21 16:33:08   1234s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:33:08   1234s] [hotspot] |  3  |   619.91    -0.01   649.44    29.52 |        0.89   |
[12/21 16:33:08   1234s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:33:08   1234s] [hotspot] |  4  |   678.96    -0.01   708.48    29.52 |        0.89   |
[12/21 16:33:08   1234s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:33:08   1234s] [hotspot] |  5  |   738.00    -0.01   767.51    29.52 |        0.89   |
[12/21 16:33:08   1234s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 16:33:08   1234s] Top 5 hotspots total area: 4.44
[12/21 16:33:08   1234s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.050, MEM:1931.4M
[12/21 16:33:08   1234s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### update starts on Tue Dec 21 16:33:08 2021 with memory = 1424.41 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] #Complete Global Routing.
[12/21 16:33:08   1234s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 16:33:08   1234s] #Total wire length = 198095 um.
[12/21 16:33:08   1234s] #Total half perimeter of net bounding box = 188652 um.
[12/21 16:33:08   1234s] #Total wire length on LAYER METAL1 = 2999 um.
[12/21 16:33:08   1234s] #Total wire length on LAYER METAL2 = 62967 um.
[12/21 16:33:08   1234s] #Total wire length on LAYER METAL3 = 82150 um.
[12/21 16:33:08   1234s] #Total wire length on LAYER METAL4 = 37755 um.
[12/21 16:33:08   1234s] #Total wire length on LAYER METAL5 = 11309 um.
[12/21 16:33:08   1234s] #Total wire length on LAYER METAL6 = 916 um.
[12/21 16:33:08   1234s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 16:33:08   1234s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 16:33:08   1234s] #Total number of vias = 37937
[12/21 16:33:08   1234s] #Up-Via Summary (total 37937):
[12/21 16:33:08   1234s] #           
[12/21 16:33:08   1234s] #-----------------------
[12/21 16:33:08   1234s] # METAL1          20662
[12/21 16:33:08   1234s] # METAL2          13771
[12/21 16:33:08   1234s] # METAL3           3035
[12/21 16:33:08   1234s] # METAL4            425
[12/21 16:33:08   1234s] # METAL5             44
[12/21 16:33:08   1234s] #-----------------------
[12/21 16:33:08   1234s] #                 37937 
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] #Total number of involved regular nets 1422
[12/21 16:33:08   1234s] #Maximum src to sink distance  669.0
[12/21 16:33:08   1234s] #Average of max src_to_sink distance  63.8
[12/21 16:33:08   1234s] #Average of ave src_to_sink distance  45.9
[12/21 16:33:08   1234s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### report_overcon starts on Tue Dec 21 16:33:08 2021 with memory = 1424.41 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### report_overcon starts on Tue Dec 21 16:33:08 2021 with memory = 1424.41 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] #Max overcon = 5 tracks.
[12/21 16:33:08   1234s] #Total overcon = 0.07%.
[12/21 16:33:08   1234s] #Worst layer Gcell overcon rate = 0.03%.
[12/21 16:33:08   1234s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### global_route design signature (133): route=1545625158 net_attr=2012027635
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] #Global routing statistics:
[12/21 16:33:08   1234s] #Cpu time = 00:00:06
[12/21 16:33:08   1234s] #Elapsed time = 00:00:06
[12/21 16:33:08   1234s] #Increased memory = 18.32 (MB)
[12/21 16:33:08   1234s] #Total memory = 1422.52 (MB)
[12/21 16:33:08   1234s] #Peak memory = 1503.27 (MB)
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] #Finished global routing on Tue Dec 21 16:33:08 2021
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] #
[12/21 16:33:08   1234s] ### Time Record (Global Routing) is uninstalled.
[12/21 16:33:08   1234s] ### Time Record (Data Preparation) is installed.
[12/21 16:33:08   1234s] ### Time Record (Data Preparation) is uninstalled.
[12/21 16:33:08   1234s] ### track-assign external-init starts on Tue Dec 21 16:33:08 2021 with memory = 1418.86 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### Time Record (Track Assignment) is installed.
[12/21 16:33:08   1234s] ### Time Record (Track Assignment) is uninstalled.
[12/21 16:33:08   1234s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1418.86 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### track-assign engine-init starts on Tue Dec 21 16:33:08 2021 with memory = 1418.86 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] ### Time Record (Track Assignment) is installed.
[12/21 16:33:08   1234s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:08   1234s] ### track-assign core-engine starts on Tue Dec 21 16:33:08 2021 with memory = 1418.86 (MB), peak = 1503.27 (MB)
[12/21 16:33:08   1234s] #Start Track Assignment.
[12/21 16:33:09   1235s] #Done with 7997 horizontal wires in 6 hboxes and 8851 vertical wires in 6 hboxes.
[12/21 16:33:09   1236s] #Done with 1756 horizontal wires in 6 hboxes and 2320 vertical wires in 6 hboxes.
[12/21 16:33:10   1236s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[12/21 16:33:10   1236s] #
[12/21 16:33:10   1236s] #Track assignment summary:
[12/21 16:33:10   1236s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/21 16:33:10   1236s] #------------------------------------------------------------------------
[12/21 16:33:10   1236s] # METAL1      2874.48 	  0.36%  	  0.00% 	  0.36%
[12/21 16:33:10   1236s] # METAL2     62199.02 	  0.28%  	  0.00% 	  0.20%
[12/21 16:33:10   1236s] # METAL3     72895.07 	  0.06%  	  0.00% 	  0.02%
[12/21 16:33:10   1236s] # METAL4     32292.58 	  5.68%  	  5.64% 	  5.67%
[12/21 16:33:10   1236s] # METAL5     10897.05 	  0.00%  	  0.00% 	  0.00%
[12/21 16:33:10   1236s] # METAL6       885.95 	  0.00%  	  0.00% 	  0.00%
[12/21 16:33:10   1236s] # METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
[12/21 16:33:10   1236s] # METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
[12/21 16:33:10   1236s] #------------------------------------------------------------------------
[12/21 16:33:10   1236s] # All      182044.15  	  1.14% 	  1.00% 	  0.00%
[12/21 16:33:10   1236s] #Complete Track Assignment.
[12/21 16:33:10   1236s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 16:33:10   1236s] #Total wire length = 208129 um.
[12/21 16:33:10   1236s] #Total half perimeter of net bounding box = 188652 um.
[12/21 16:33:10   1236s] #Total wire length on LAYER METAL1 = 9996 um.
[12/21 16:33:10   1236s] #Total wire length on LAYER METAL2 = 62699 um.
[12/21 16:33:10   1236s] #Total wire length on LAYER METAL3 = 85214 um.
[12/21 16:33:10   1236s] #Total wire length on LAYER METAL4 = 37855 um.
[12/21 16:33:10   1236s] #Total wire length on LAYER METAL5 = 11442 um.
[12/21 16:33:10   1236s] #Total wire length on LAYER METAL6 = 923 um.
[12/21 16:33:10   1236s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 16:33:10   1236s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 16:33:10   1236s] #Total number of vias = 37937
[12/21 16:33:10   1236s] #Up-Via Summary (total 37937):
[12/21 16:33:10   1236s] #           
[12/21 16:33:10   1236s] #-----------------------
[12/21 16:33:10   1236s] # METAL1          20662
[12/21 16:33:10   1236s] # METAL2          13771
[12/21 16:33:10   1236s] # METAL3           3035
[12/21 16:33:10   1236s] # METAL4            425
[12/21 16:33:10   1236s] # METAL5             44
[12/21 16:33:10   1236s] #-----------------------
[12/21 16:33:10   1236s] #                 37937 
[12/21 16:33:10   1236s] #
[12/21 16:33:10   1236s] ### track_assign design signature (136): route=1725411032
[12/21 16:33:10   1236s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:10   1236s] ### Time Record (Track Assignment) is uninstalled.
[12/21 16:33:10   1236s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1418.90 (MB), peak = 1503.27 (MB)
[12/21 16:33:10   1236s] #
[12/21 16:33:10   1236s] #number of short segments in preferred routing layers
[12/21 16:33:10   1236s] #	
[12/21 16:33:10   1236s] #	
[12/21 16:33:10   1236s] #
[12/21 16:33:10   1236s] #Start post global route fixing for timing critical nets ...
[12/21 16:33:10   1236s] #
[12/21 16:33:10   1236s] ### update_timing_after_routing starts on Tue Dec 21 16:33:10 2021 with memory = 1418.90 (MB), peak = 1503.27 (MB)
[12/21 16:33:10   1236s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:33:10   1236s] #* Updating design timing data...
[12/21 16:33:10   1236s] #Extracting RC...
[12/21 16:33:10   1236s] Un-suppress "**WARN ..." messages.
[12/21 16:33:10   1236s] #
[12/21 16:33:10   1236s] #Start tQuantus RC extraction...
[12/21 16:33:10   1236s] #Extract in track assign mode
[12/21 16:33:10   1236s] #Start building rc corner(s)...
[12/21 16:33:10   1236s] #Number of RC Corner = 1
[12/21 16:33:10   1236s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/21 16:33:10   1236s] #METAL_1 -> METAL1 (1)
[12/21 16:33:10   1236s] #METAL_2 -> METAL2 (2)
[12/21 16:33:10   1236s] #METAL_3 -> METAL3 (3)
[12/21 16:33:10   1236s] #METAL_4 -> METAL4 (4)
[12/21 16:33:10   1236s] #METAL_5 -> METAL5 (5)
[12/21 16:33:10   1236s] #METAL_6 -> METAL6 (6)
[12/21 16:33:10   1236s] #METAL_7 -> METAL7 (7)
[12/21 16:33:10   1236s] #METAL_8 -> METAL8 (8)
[12/21 16:33:10   1236s] #SADV_On
[12/21 16:33:10   1236s] # Corner(s) : 
[12/21 16:33:10   1236s] #RC_corner [25.00]
[12/21 16:33:10   1236s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[12/21 16:33:10   1236s] #ERROR (NREX-87) Failed to read tech file .
[12/21 16:33:10   1236s] Un-suppress "**WARN ..." messages.
[12/21 16:33:10   1236s] #RC Extraction Completed...
[12/21 16:33:10   1236s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:33:10   1236s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:10   1236s] ### run_free_timing_graph starts on Tue Dec 21 16:33:10 2021 with memory = 1419.15 (MB), peak = 1503.27 (MB)
[12/21 16:33:10   1236s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:33:10   1237s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:33:10   1237s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:10   1237s] ### run_build_timing_graph starts on Tue Dec 21 16:33:10 2021 with memory = 1393.89 (MB), peak = 1503.27 (MB)
[12/21 16:33:10   1237s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:33:11   1237s] Current (total cpu=0:20:37, real=1:39:19, peak res=1503.3M, current mem=1376.9M)
[12/21 16:33:11   1237s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1389.9M, current mem=1389.9M)
[12/21 16:33:11   1237s] Current (total cpu=0:20:38, real=1:39:19, peak res=1503.3M, current mem=1389.9M)
[12/21 16:33:11   1237s] Current (total cpu=0:20:38, real=1:39:19, peak res=1503.3M, current mem=1389.9M)
[12/21 16:33:11   1237s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1390.3M, current mem=1390.3M)
[12/21 16:33:11   1237s] Current (total cpu=0:20:38, real=1:39:19, peak res=1503.3M, current mem=1390.3M)
[12/21 16:33:11   1237s] Current (total cpu=0:20:38, real=1:39:19, peak res=1503.3M, current mem=1390.4M)
[12/21 16:33:11   1237s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1394.5M, current mem=1394.5M)
[12/21 16:33:11   1237s] Current (total cpu=0:20:38, real=1:39:19, peak res=1503.3M, current mem=1394.5M)
[12/21 16:33:11   1237s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:33:11   1237s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:11   1237s] ### track-assign external-init starts on Tue Dec 21 16:33:11 2021 with memory = 1394.54 (MB), peak = 1503.27 (MB)
[12/21 16:33:11   1237s] ### Time Record (Track Assignment) is installed.
[12/21 16:33:11   1237s] ### Time Record (Track Assignment) is uninstalled.
[12/21 16:33:11   1237s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:11   1237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.54 (MB), peak = 1503.27 (MB)
[12/21 16:33:11   1237s] ### update_timing_after_routing starts on Tue Dec 21 16:33:11 2021 with memory = 1394.54 (MB), peak = 1503.27 (MB)
[12/21 16:33:11   1237s] ### Time Record (Timing Data Generation) is installed.
[12/21 16:33:11   1237s] #* Updating design timing data...
[12/21 16:33:11   1237s] #Extracting RC...
[12/21 16:33:11   1237s] Un-suppress "**WARN ..." messages.
[12/21 16:33:11   1237s] #
[12/21 16:33:11   1237s] #Start tQuantus RC extraction...
[12/21 16:33:11   1237s] #Extract in track assign mode
[12/21 16:33:11   1237s] #Start building rc corner(s)...
[12/21 16:33:11   1237s] #Number of RC Corner = 1
[12/21 16:33:11   1237s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/21 16:33:11   1237s] #METAL_1 -> METAL1 (1)
[12/21 16:33:11   1237s] #METAL_2 -> METAL2 (2)
[12/21 16:33:11   1237s] #METAL_3 -> METAL3 (3)
[12/21 16:33:11   1237s] #METAL_4 -> METAL4 (4)
[12/21 16:33:11   1237s] #METAL_5 -> METAL5 (5)
[12/21 16:33:11   1237s] #METAL_6 -> METAL6 (6)
[12/21 16:33:11   1237s] #METAL_7 -> METAL7 (7)
[12/21 16:33:11   1237s] #METAL_8 -> METAL8 (8)
[12/21 16:33:11   1237s] #SADV_On
[12/21 16:33:11   1237s] # Corner(s) : 
[12/21 16:33:11   1237s] #RC_corner [25.00]
[12/21 16:33:11   1237s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[12/21 16:33:11   1237s] #ERROR (NREX-87) Failed to read tech file .
[12/21 16:33:11   1237s] Un-suppress "**WARN ..." messages.
[12/21 16:33:11   1237s] #RC Extraction Completed...
[12/21 16:33:11   1237s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 16:33:11   1237s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 16:33:11   1237s] #Skip timing driven track assignment.
[12/21 16:33:11   1237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.58 (MB), peak = 1503.27 (MB)
[12/21 16:33:11   1237s] #
[12/21 16:33:11   1238s] ### Time Record (Post Callback) is installed.
[12/21 16:33:11   1238s] ### Time Record (Post Callback) is uninstalled.
[12/21 16:33:11   1238s] #Cpu time = 00:00:25
[12/21 16:33:11   1238s] #Elapsed time = 00:00:27
[12/21 16:33:11   1238s] #Increased memory = 24.79 (MB)
[12/21 16:33:11   1238s] #Total memory = 1387.15 (MB)
[12/21 16:33:11   1238s] #Peak memory = 1503.27 (MB)
[12/21 16:33:11   1238s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Tue Dec 21 16:33:11 2021
[12/21 16:33:11   1238s] #
[12/21 16:33:12   1238s] ### import design signature (140): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1845172242
[12/21 16:33:12   1238s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 16:33:12   1238s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/21 16:33:12   1238s] #***Restoring views
[12/21 16:33:12   1238s] #Default setup view is reset to av_func_mode_max.
[12/21 16:33:12   1238s] #routeDesign: cpu time = 00:00:27, elapsed time = 00:00:30, memory = 1376.36 (MB), peak = 1503.27 (MB)
[12/21 16:33:12   1238s] 
[12/21 16:33:12   1238s] *** Summary of all messages that are not suppressed in this session:
[12/21 16:33:12   1238s] Severity  ID               Count  Summary                                  
[12/21 16:33:12   1238s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/21 16:33:12   1238s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/21 16:33:12   1238s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[12/21 16:33:12   1238s] *** Message Summary: 5 warning(s), 0 error(s)
[12/21 16:33:12   1238s] 
[12/21 16:33:12   1238s] ### Time Record (routeDesign) is uninstalled.
[12/21 16:33:12   1238s] ### 
[12/21 16:33:12   1238s] ###   Scalability Statistics
[12/21 16:33:12   1238s] ### 
[12/21 16:33:12   1238s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:33:12   1238s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/21 16:33:12   1238s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:33:12   1238s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 16:33:12   1238s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 16:33:12   1238s] ###   Timing Data Generation        |        00:00:17|        00:00:18|             0.9|
[12/21 16:33:12   1238s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/21 16:33:12   1238s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/21 16:33:12   1238s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/21 16:33:12   1238s] ###   Global Routing                |        00:00:06|        00:00:06|             1.0|
[12/21 16:33:12   1238s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[12/21 16:33:12   1238s] ###   Entire Command                |        00:00:27|        00:00:30|             0.9|
[12/21 16:33:12   1238s] ### --------------------------------+----------------+----------------+----------------+
[12/21 16:33:12   1238s] ### 
[12/21 16:33:12   1238s] 1
[12/21 17:33:10   1566s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/21 17:33:10   1566s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/21 17:33:10   1566s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/21 17:33:10   1566s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 17:33:10   1566s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/21 17:33:10   1566s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/21 17:33:10   1566s] Running Native NanoRoute ...
[12/21 17:33:10   1566s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/21 17:33:10   1566s] ### Time Record (routeDesign) is installed.
[12/21 17:33:10   1566s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1376.54 (MB), peak = 1503.27 (MB)
[12/21 17:33:10   1566s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/21 17:33:10   1566s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/21 17:33:10   1566s] **INFO: User settings:
[12/21 17:33:10   1566s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/21 17:33:10   1566s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/21 17:33:10   1566s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/21 17:33:10   1566s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/21 17:33:10   1566s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/21 17:33:10   1566s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/21 17:33:10   1566s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/21 17:33:10   1566s] setNanoRouteMode -routeTdrEffort                                10
[12/21 17:33:10   1566s] setNanoRouteMode -routeWithSiDriven                             true
[12/21 17:33:10   1566s] setNanoRouteMode -routeWithTimingDriven                         true
[12/21 17:33:10   1566s] setNanoRouteMode -timingEngine                                  {}
[12/21 17:33:10   1566s] setDesignMode -process                                          130
[12/21 17:33:10   1566s] setExtractRCMode -coupling_c_th                                 0.4
[12/21 17:33:10   1566s] setExtractRCMode -engine                                        preRoute
[12/21 17:33:10   1566s] setExtractRCMode -relative_c_th                                 1
[12/21 17:33:10   1566s] setExtractRCMode -total_c_th                                    0
[12/21 17:33:10   1566s] setDelayCalMode -enable_high_fanout                             true
[12/21 17:33:10   1566s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/21 17:33:10   1566s] setDelayCalMode -engine                                         aae
[12/21 17:33:10   1566s] setDelayCalMode -ignoreNetLoad                                  false
[12/21 17:33:10   1566s] setSIMode -separate_delta_delay_on_data                         true
[12/21 17:33:10   1566s] 
[12/21 17:33:10   1566s] #**INFO: setDesignMode -flowEffort standard
[12/21 17:33:10   1566s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/21 17:33:10   1566s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/21 17:33:10   1566s] OPERPROF: Starting checkPlace at level 1, MEM:1906.2M
[12/21 17:33:10   1566s] #spOpts: N=130 
[12/21 17:33:10   1566s] All LLGs are deleted
[12/21 17:33:10   1566s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1906.2M
[12/21 17:33:10   1566s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1906.2M
[12/21 17:33:10   1566s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1906.2M
[12/21 17:33:10   1566s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1906.2M
[12/21 17:33:10   1566s] Core basic site is TSM13SITE
[12/21 17:33:10   1566s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 17:33:10   1566s] SiteArray: use 450,560 bytes
[12/21 17:33:10   1566s] SiteArray: current memory after site array memory allocation 1918.2M
[12/21 17:33:10   1566s] SiteArray: FP blocked sites are writable
[12/21 17:33:10   1566s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1918.2M
[12/21 17:33:10   1566s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:1918.2M
[12/21 17:33:10   1566s] Begin checking placement ... (start mem=1906.2M, init mem=1918.2M)
[12/21 17:33:10   1566s] 
[12/21 17:33:10   1566s] Running CheckPlace using 1 thread in normal mode...
[12/21 17:33:10   1566s] 
[12/21 17:33:10   1566s] ...checkPlace normal is done!
[12/21 17:33:10   1566s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1918.2M
[12/21 17:33:10   1566s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.002, MEM:1918.2M
[12/21 17:33:10   1566s] *info: Placed = 4626           (Fixed = 23)
[12/21 17:33:10   1566s] *info: Unplaced = 0           
[12/21 17:33:10   1566s] Placement Density:75.70%(102338/135189)
[12/21 17:33:10   1566s] Placement Density (including fixed std cells):75.70%(102338/135189)
[12/21 17:33:10   1566s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1918.2M
[12/21 17:33:10   1566s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1918.2M
[12/21 17:33:10   1566s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1918.2M)
[12/21 17:33:10   1566s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.071, MEM:1918.2M
[12/21 17:33:10   1566s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/21 17:33:10   1566s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/21 17:33:10   1566s] 
[12/21 17:33:10   1566s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/21 17:33:10   1566s] *** Changed status on (0) nets in Clock.
[12/21 17:33:10   1566s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1918.2M) ***
[12/21 17:33:10   1566s] 
[12/21 17:33:10   1566s] globalDetailRoute
[12/21 17:33:10   1566s] 
[12/21 17:33:10   1566s] ### Time Record (globalDetailRoute) is installed.
[12/21 17:33:10   1566s] #Start globalDetailRoute on Tue Dec 21 17:33:10 2021
[12/21 17:33:10   1566s] #
[12/21 17:33:10   1566s] ### Time Record (Pre Callback) is installed.
[12/21 17:33:10   1566s] ### Time Record (Pre Callback) is uninstalled.
[12/21 17:33:10   1566s] ### Time Record (DB Import) is installed.
[12/21 17:33:10   1566s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:33:10   1566s] #Generating timing data, please wait...
[12/21 17:33:10   1566s] #6117 total nets, 5394 already routed, 5394 will ignore in trialRoute
[12/21 17:33:10   1566s] ### run_trial_route starts on Tue Dec 21 17:33:10 2021 with memory = 1376.63 (MB), peak = 1503.27 (MB)
[12/21 17:33:11   1566s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/21 17:33:11   1566s] ### dump_timing_file starts on Tue Dec 21 17:33:11 2021 with memory = 1375.77 (MB), peak = 1503.27 (MB)
[12/21 17:33:11   1566s] ### extractRC starts on Tue Dec 21 17:33:11 2021 with memory = 1375.77 (MB), peak = 1503.27 (MB)
[12/21 17:33:11   1566s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 17:33:11   1566s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[12/21 17:33:11   1566s] ### view av_func_mode_max is currectly active
[12/21 17:33:11   1566s] ### view av_scan_mode_max is currectly active
[12/21 17:33:11   1566s] ### view av_scan_mode_max might be disabled
[12/21 17:33:11   1566s] 1 out of 2 active views are pruned
[12/21 17:33:11   1566s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1375.77 (MB), peak = 1503.27 (MB)
[12/21 17:33:11   1566s] ### generate_timing_data starts on Tue Dec 21 17:33:11 2021 with memory = 1375.77 (MB), peak = 1503.27 (MB)
[12/21 17:33:11   1566s] #Reporting timing...
[12/21 17:33:11   1566s] ### report_timing starts on Tue Dec 21 17:33:11 2021 with memory = 1375.77 (MB), peak = 1503.27 (MB)
[12/21 17:33:14   1569s] ### report_timing cpu:00:00:03, real:00:00:04, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:14   1569s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
[12/21 17:33:14   1569s] #OPT Pruned View (First enabled view): av_func_mode_max
[12/21 17:33:14   1569s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1414.84 (MB), peak = 1503.27 (MB)
[12/21 17:33:14   1569s] #Library Standard Delay: 35.20ps
[12/21 17:33:14   1569s] #Slack threshold: 70.40ps
[12/21 17:33:14   1569s] ### generate_cdm_net_timing starts on Tue Dec 21 17:33:14 2021 with memory = 1414.84 (MB), peak = 1503.27 (MB)
[12/21 17:33:15   1569s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:15   1569s] #*** Analyzed 0 timing critical paths
[12/21 17:33:15   1569s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1414.84 (MB), peak = 1503.27 (MB)
[12/21 17:33:15   1569s] ### Use bna from skp: 0
[12/21 17:33:15   1569s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1414.84 (MB), peak = 1503.27 (MB)
[12/21 17:33:15   1569s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1414.84 (MB), peak = 1503.27 (MB)
[12/21 17:33:15   1569s] ### generate_timing_data cpu:00:00:03, real:00:00:04, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:15   1569s] #Current view: av_func_mode_max av_scan_mode_max 
[12/21 17:33:15   1569s] #Current enabled view: av_func_mode_max 
[12/21 17:33:15   1570s] #Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1414.84 (MB), peak = 1503.27 (MB)
[12/21 17:33:15   1570s] ### dump_timing_file cpu:00:00:04, real:00:00:04, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:15   1570s] #Done generating timing data.
[12/21 17:33:15   1570s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:33:15   1570s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:33:15   1570s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 17:33:15   1570s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:33:15   1570s] ### Net info: total nets: 6133
[12/21 17:33:15   1570s] ### Net info: dirty nets: 0
[12/21 17:33:15   1570s] ### Net info: marked as disconnected nets: 0
[12/21 17:33:15   1570s] #num needed restored net=0
[12/21 17:33:15   1570s] #need_extraction net=0 (total=6133)
[12/21 17:33:15   1570s] ### Net info: fully routed nets: 5394
[12/21 17:33:15   1570s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 17:33:15   1570s] ### Net info: unrouted nets: 690
[12/21 17:33:15   1570s] ### Net info: re-extraction nets: 0
[12/21 17:33:15   1570s] ### Net info: ignored nets: 0
[12/21 17:33:15   1570s] ### Net info: skip routing nets: 0
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 17:33:15   1570s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 17:33:15   1570s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:33:15   1570s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 17:33:15   1570s] ### import design signature (141): route=148270747 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=484715989 dirty_area=1933262076, del_dirty_area=0 cell=1205772740 placement=333085452 pin_access=1845172242
[12/21 17:33:15   1570s] ### Time Record (DB Import) is uninstalled.
[12/21 17:33:15   1570s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 17:33:15   1570s] #RTESIG:78da8d94c14ec3300c8639f31456b6439158719ca4498f43dab5a009b84e45cbb64a5b8b
[12/21 17:33:15   1570s] #       d2f4c0db13c195d6897288e44ff6ef5f7656eb8fdd1e04612971f385a80f129a3da58754
[12/21 17:33:15   1570s] #       1b24a59f080f29f4fe2cee57eb97d7b78a1c88768a838022fad0b7e1fb11a6d107187d8c
[12/21 17:33:15   1570s] #       5d7f7ef8e39c2138b5d7d143f1390cd77f995a4988615a4224ea1ab04483e94071ba0e6d
[12/21 17:33:15   1570s] #       9c012d81b874e74b1236c69022739ccb4b289158752425db65822c6828ba3efab30f330c
[12/21 17:33:15   1570s] #       216c92ed25222b8cb406930756204b930156049495d16678e254066332988a659434198c
[12/21 17:33:15   1570s] #       e5993489ca94c43ba074862a63f8a9501582b8f96337dd98895516d99246a66cdbe66dd7
[12/21 17:33:15   1570s] #       345b269da1bc4531b50231c6b63fb6e19858df4fb7395283e887de2f52b6e2dbb08eff11
[12/21 17:33:15   1570s] #       6c6d41fcdacb34e09227e92e2f9e339aade8ccd204ddfd00413e9334
[12/21 17:33:15   1570s] #
[12/21 17:33:15   1570s] ### Time Record (Data Preparation) is installed.
[12/21 17:33:15   1570s] #RTESIG:78da8d94c16ac3300c8677de5308b7870cd64c96edd83976d06b364ab76bc988db065a67
[12/21 17:33:15   1570s] #       38ce616f3fd35d97d8c607833ea45f3f9257ebcfdd1e1861c971f38d288f1c9a3dc50717
[12/21 17:33:15   1570s] #       1b24215f088f31f4f1ca1e57ebb7f7434506583b85814111ac77adff798669b41e461b42
[12/21 17:33:15   1570s] #       efce4f7f9c5104a7f63a5a28be86e1fa2f530b0ec14f4b0847590396a8301e284ed7a10d
[12/21 17:33:15   1570s] #       33a0266097fe7c89c2c6e063648e3379093952521d719eec32421a2414bd0bf66cfd0c43
[12/21 17:33:15   1570s] #       089b687b899814465282ca032be0a5ca002b02cacaa8333c31228351194c95640457198c
[12/21 17:33:15   1570s] #       4e337112852a29ed809019aa944a4f85a810d8cd76fd744b4cacd0982ca978ccb66d0ebb
[12/21 17:33:15   1570s] #       a6d926d229ca5b14550b6063685dd7fa2eb2d64db73952027383b38bd4fde7b8db9228ac
[12/21 17:33:15   1570s] #       ab74bfdaa4bf0e5debbc82269a17eff2861a2593158d5a1ab5875fdc2a9fe9
[12/21 17:33:15   1570s] #
[12/21 17:33:15   1570s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:33:15   1570s] ### Time Record (Data Preparation) is installed.
[12/21 17:33:15   1570s] #Start routing data preparation on Tue Dec 21 17:33:15 2021
[12/21 17:33:15   1570s] #
[12/21 17:33:15   1570s] #Minimum voltage of a net in the design = 0.000.
[12/21 17:33:15   1570s] #Maximum voltage of a net in the design = 1.320.
[12/21 17:33:15   1570s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 17:33:15   1570s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 17:33:15   1570s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 17:33:15   1570s] ### Time Record (Cell Pin Access) is installed.
[12/21 17:33:15   1570s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 17:33:15   1570s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 17:33:15   1570s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:33:15   1570s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:33:15   1570s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:33:15   1570s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:33:15   1570s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:33:15   1570s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:33:15   1570s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 17:33:15   1570s] #Monitoring time of adding inner blkg by smac
[12/21 17:33:15   1570s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.52 (MB), peak = 1503.27 (MB)
[12/21 17:33:15   1570s] #WARNING (NRGR-149) There is global wire in the design, but the Ggrids in congestion map do not match with the Ggrids saved in FE DB. NanoRoute deletes the preroute net global wires.
[12/21 17:33:15   1570s] #Regenerating Ggrids automatically.
[12/21 17:33:15   1570s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 17:33:15   1570s] #Using automatically generated G-grids.
[12/21 17:33:15   1570s] #Done routing data preparation.
[12/21 17:33:15   1570s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.52 (MB), peak = 1503.27 (MB)
[12/21 17:33:15   1570s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:33:15   1570s] #
[12/21 17:33:15   1570s] #Summary of active signal nets routing constraints set by OPT:
[12/21 17:33:15   1570s] #	preferred routing layers      : 0
[12/21 17:33:15   1570s] #	preferred routing layer effort: 0
[12/21 17:33:15   1570s] #	preferred extra space         : 0
[12/21 17:33:15   1570s] #	preferred multi-cut via       : 0
[12/21 17:33:15   1570s] #	avoid detour                  : 0
[12/21 17:33:15   1570s] #	expansion ratio               : 0
[12/21 17:33:15   1570s] #	net priority                  : 0
[12/21 17:33:15   1570s] #	s2s control                   : 0
[12/21 17:33:15   1570s] #	avoid chaining                : 0
[12/21 17:33:15   1570s] #	inst-based stacking via       : 0
[12/21 17:33:15   1570s] #
[12/21 17:33:15   1570s] #Summary of active signal nets routing constraints set by USER:
[12/21 17:33:15   1570s] #	preferred routing layers      : 0
[12/21 17:33:15   1570s] #	preferred routing layer effort     : 0
[12/21 17:33:15   1570s] #	preferred extra space              : 0
[12/21 17:33:15   1570s] #	preferred multi-cut via            : 0
[12/21 17:33:15   1570s] #	avoid detour                       : 0
[12/21 17:33:15   1570s] #	net weight                         : 0
[12/21 17:33:15   1570s] #	avoid chaining                     : 0
[12/21 17:33:15   1570s] #	cell-based stacking via (required) : 0
[12/21 17:33:15   1570s] #	cell-based stacking via (optional) : 0
[12/21 17:33:15   1570s] #
[12/21 17:33:15   1570s] #Start timing driven prevention iteration
[12/21 17:33:15   1570s] ### td_prevention_read_timing_data starts on Tue Dec 21 17:33:15 2021 with memory = 1421.52 (MB), peak = 1503.27 (MB)
[12/21 17:33:15   1570s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:15   1570s] #
[12/21 17:33:15   1570s] #----------------------------------------------------
[12/21 17:33:15   1570s] # Summary of active signal nets routing constraints
[12/21 17:33:15   1570s] #+--------------------------+-----------+
[12/21 17:33:15   1570s] #+--------------------------+-----------+
[12/21 17:33:15   1570s] #
[12/21 17:33:15   1570s] #----------------------------------------------------
[12/21 17:33:15   1570s] #Done timing-driven prevention
[12/21 17:33:15   1570s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.52 (MB), peak = 1503.27 (MB)
[12/21 17:33:15   1570s] ### Time Record (Data Preparation) is installed.
[12/21 17:33:16   1570s] #
[12/21 17:33:16   1570s] #Finished routing data preparation on Tue Dec 21 17:33:16 2021
[12/21 17:33:16   1570s] #
[12/21 17:33:16   1570s] #Cpu time = 00:00:00
[12/21 17:33:16   1570s] #Elapsed time = 00:00:00
[12/21 17:33:16   1570s] #Increased memory = 0.00 (MB)
[12/21 17:33:16   1570s] #Total memory = 1421.52 (MB)
[12/21 17:33:16   1570s] #Peak memory = 1503.27 (MB)
[12/21 17:33:16   1570s] #
[12/21 17:33:16   1570s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:33:16   1570s] ### Time Record (Global Routing) is installed.
[12/21 17:33:16   1570s] #
[12/21 17:33:16   1570s] #Start global routing on Tue Dec 21 17:33:16 2021
[12/21 17:33:16   1570s] #
[12/21 17:33:16   1570s] #
[12/21 17:33:16   1570s] #Start global routing initialization on Tue Dec 21 17:33:16 2021
[12/21 17:33:16   1570s] #
[12/21 17:33:16   1570s] #Number of eco nets is 0
[12/21 17:33:16   1570s] #
[12/21 17:33:16   1570s] #Start global routing data preparation on Tue Dec 21 17:33:16 2021
[12/21 17:33:16   1570s] #
[12/21 17:33:16   1570s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 21 17:33:16 2021 with memory = 1421.54 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1570s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1570s] #Start routing resource analysis on Tue Dec 21 17:33:16 2021
[12/21 17:33:16   1570s] #
[12/21 17:33:16   1570s] ### init_is_bin_blocked starts on Tue Dec 21 17:33:16 2021 with memory = 1421.54 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1570s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1570s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 21 17:33:16 2021 with memory = 1425.21 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### adjust_flow_cap starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### adjust_partial_route_blockage starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### set_via_blocked starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### copy_flow starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] #Routing resource analysis is done on Tue Dec 21 17:33:16 2021
[12/21 17:33:16   1571s] #
[12/21 17:33:16   1571s] ### report_flow_cap starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] #  Resource Analysis:
[12/21 17:33:16   1571s] #
[12/21 17:33:16   1571s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/21 17:33:16   1571s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/21 17:33:16   1571s] #  --------------------------------------------------------------
[12/21 17:33:16   1571s] #  METAL1         H         851        1731       29584    83.25%
[12/21 17:33:16   1571s] #  METAL2         V         588        1714       29584    79.11%
[12/21 17:33:16   1571s] #  METAL3         H         664        1918       29584    78.93%
[12/21 17:33:16   1571s] #  METAL4         V         765        1537       29584    71.61%
[12/21 17:33:16   1571s] #  METAL5         H         831        1751       29584    71.27%
[12/21 17:33:16   1571s] #  METAL6         V         792        1510       29584    71.28%
[12/21 17:33:16   1571s] #  METAL7         H         888        1694       29584    71.27%
[12/21 17:33:16   1571s] #  METAL8         V         329         591       29584    71.39%
[12/21 17:33:16   1571s] #  --------------------------------------------------------------
[12/21 17:33:16   1571s] #  Total                   5709      68.22%      236672    74.77%
[12/21 17:33:16   1571s] #
[12/21 17:33:16   1571s] #  24 nets (0.39%) with 1 preferred extra spacing.
[12/21 17:33:16   1571s] #
[12/21 17:33:16   1571s] #
[12/21 17:33:16   1571s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### analyze_m2_tracks starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### report_initial_resource starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### mark_pg_pins_accessibility starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### set_net_region starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] #
[12/21 17:33:16   1571s] #Global routing data preparation is done on Tue Dec 21 17:33:16 2021
[12/21 17:33:16   1571s] #
[12/21 17:33:16   1571s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] #
[12/21 17:33:16   1571s] ### prepare_level starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### init level 1 starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### Level 1 hgrid = 172 X 172
[12/21 17:33:16   1571s] ### prepare_level_flow starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] #
[12/21 17:33:16   1571s] #Global routing initialization is done on Tue Dec 21 17:33:16 2021
[12/21 17:33:16   1571s] #
[12/21 17:33:16   1571s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] #
[12/21 17:33:16   1571s] #Skip 1/3 round for no nets in the round...
[12/21 17:33:16   1571s] #Skip 2/3 round for no nets in the round...
[12/21 17:33:16   1571s] #Route nets in 3/3 round...
[12/21 17:33:16   1571s] #start global routing iteration 1...
[12/21 17:33:16   1571s] ### init_flow_edge starts on Tue Dec 21 17:33:16 2021 with memory = 1425.32 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### cal_flow starts on Tue Dec 21 17:33:16 2021 with memory = 1428.27 (MB), peak = 1503.27 (MB)
[12/21 17:33:16   1571s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:16   1571s] ### routing at level 1 (topmost level) iter 0
[12/21 17:33:19   1574s] ### measure_qor starts on Tue Dec 21 17:33:19 2021 with memory = 1447.39 (MB), peak = 1503.27 (MB)
[12/21 17:33:19   1574s] ### measure_congestion starts on Tue Dec 21 17:33:19 2021 with memory = 1447.39 (MB), peak = 1503.27 (MB)
[12/21 17:33:19   1574s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:19   1574s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:19   1574s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1441.21 (MB), peak = 1503.27 (MB)
[12/21 17:33:19   1574s] #
[12/21 17:33:19   1574s] #start global routing iteration 2...
[12/21 17:33:19   1574s] ### routing at level 1 (topmost level) iter 1
[12/21 17:33:20   1575s] ### measure_qor starts on Tue Dec 21 17:33:20 2021 with memory = 1446.35 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### measure_congestion starts on Tue Dec 21 17:33:20 2021 with memory = 1446.35 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1439.96 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] ### route_end starts on Tue Dec 21 17:33:20 2021 with memory = 1439.96 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] #Total number of trivial nets (e.g. < 2 pins) = 49 (skipped).
[12/21 17:33:20   1575s] #Total number of routable nets = 6084.
[12/21 17:33:20   1575s] #Total number of nets in the design = 6133.
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] #6061 routable nets have only global wires.
[12/21 17:33:20   1575s] #23 routable nets have only detail routed wires.
[12/21 17:33:20   1575s] #23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] #Routed nets constraints summary:
[12/21 17:33:20   1575s] #-----------------------------
[12/21 17:33:20   1575s] #        Rules   Unconstrained  
[12/21 17:33:20   1575s] #-----------------------------
[12/21 17:33:20   1575s] #      Default            6061  
[12/21 17:33:20   1575s] #-----------------------------
[12/21 17:33:20   1575s] #        Total            6061  
[12/21 17:33:20   1575s] #-----------------------------
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] #Routing constraints summary of the whole design:
[12/21 17:33:20   1575s] #------------------------------------------------
[12/21 17:33:20   1575s] #        Rules   Pref Extra Space   Unconstrained  
[12/21 17:33:20   1575s] #------------------------------------------------
[12/21 17:33:20   1575s] #      Default                 23            6061  
[12/21 17:33:20   1575s] #------------------------------------------------
[12/21 17:33:20   1575s] #        Total                 23            6061  
[12/21 17:33:20   1575s] #------------------------------------------------
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] ### cal_base_flow starts on Tue Dec 21 17:33:20 2021 with memory = 1439.96 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### init_flow_edge starts on Tue Dec 21 17:33:20 2021 with memory = 1439.96 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### cal_flow starts on Tue Dec 21 17:33:20 2021 with memory = 1439.96 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### report_overcon starts on Tue Dec 21 17:33:20 2021 with memory = 1439.96 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] #                 OverCon       OverCon       OverCon          
[12/21 17:33:20   1575s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/21 17:33:20   1575s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[12/21 17:33:20   1575s] #  --------------------------------------------------------------------------
[12/21 17:33:20   1575s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
[12/21 17:33:20   1575s] #  METAL2       31(0.50%)     10(0.16%)      2(0.03%)   (0.69%)     0.35  
[12/21 17:33:20   1575s] #  METAL3        2(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.30  
[12/21 17:33:20   1575s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.09  
[12/21 17:33:20   1575s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[12/21 17:33:20   1575s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 17:33:20   1575s] #  METAL7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 17:33:20   1575s] #  METAL8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 17:33:20   1575s] #  --------------------------------------------------------------------------
[12/21 17:33:20   1575s] #     Total     33(0.05%)     10(0.02%)      2(0.00%)   (0.07%)
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[12/21 17:33:20   1575s] #  Overflow after GR: 0.00% H + 0.07% V
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### cal_base_flow starts on Tue Dec 21 17:33:20 2021 with memory = 1439.96 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### init_flow_edge starts on Tue Dec 21 17:33:20 2021 with memory = 1439.96 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### cal_flow starts on Tue Dec 21 17:33:20 2021 with memory = 1439.96 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### export_cong_map starts on Tue Dec 21 17:33:20 2021 with memory = 1439.96 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### PDZT_Export::export_cong_map starts on Tue Dec 21 17:33:20 2021 with memory = 1440.48 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### import_cong_map starts on Tue Dec 21 17:33:20 2021 with memory = 1440.48 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] #Hotspot report including placement blocked areas
[12/21 17:33:20   1575s] OPERPROF: Starting HotSpotCal at level 1, MEM:1946.0M
[12/21 17:33:20   1575s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 17:33:20   1575s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/21 17:33:20   1575s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 17:33:20   1575s] [hotspot] |   METAL1(H)    |            483.56 |            492.33 |   324.72   339.48   723.24   723.24 |
[12/21 17:33:20   1575s] [hotspot] |   METAL2(V)    |              7.11 |             15.11 |    -0.01   236.16    29.52   265.68 |
[12/21 17:33:20   1575s] [hotspot] |   METAL3(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 17:33:20   1575s] [hotspot] |   METAL4(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 17:33:20   1575s] [hotspot] |   METAL5(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 17:33:20   1575s] [hotspot] |   METAL6(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 17:33:20   1575s] [hotspot] |   METAL7(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 17:33:20   1575s] [hotspot] |   METAL8(V)    |              7.56 |             29.33 |    -0.01   236.16    29.52   265.68 |
[12/21 17:33:20   1575s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 17:33:20   1575s] [hotspot] |      worst     | (METAL1)   483.56 | (METAL1)   492.33 |                                     |
[12/21 17:33:20   1575s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 17:33:20   1575s] [hotspot] |   all layers   |              7.56 |            220.44 |                                     |
[12/21 17:33:20   1575s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 17:33:20   1575s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 7.56, normalized total congestion hotspot area = 220.44 (area is in unit of 4 std-cell row bins)
[12/21 17:33:20   1575s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 7.56/220.44 (area is in unit of 4 std-cell row bins)
[12/21 17:33:20   1575s] [hotspot] max/total 7.56/220.44, big hotspot (>10) total 220.44
[12/21 17:33:20   1575s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/21 17:33:20   1575s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:33:20   1575s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/21 17:33:20   1575s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:33:20   1575s] [hotspot] |  1  |   236.16    -0.01   265.68    29.52 |        0.89   |
[12/21 17:33:20   1575s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:33:20   1575s] [hotspot] |  2  |   560.88    -0.01   590.39    29.52 |        0.89   |
[12/21 17:33:20   1575s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:33:20   1575s] [hotspot] |  3  |   619.91    -0.01   649.44    29.52 |        0.89   |
[12/21 17:33:20   1575s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:33:20   1575s] [hotspot] |  4  |   678.96    -0.01   708.48    29.52 |        0.89   |
[12/21 17:33:20   1575s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:33:20   1575s] [hotspot] |  5  |   738.00    -0.01   767.51    29.52 |        0.89   |
[12/21 17:33:20   1575s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:33:20   1575s] Top 5 hotspots total area: 4.44
[12/21 17:33:20   1575s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.049, MEM:1946.0M
[12/21 17:33:20   1575s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### update starts on Tue Dec 21 17:33:20 2021 with memory = 1440.94 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] #Complete Global Routing.
[12/21 17:33:20   1575s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:33:20   1575s] #Total wire length = 198095 um.
[12/21 17:33:20   1575s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:33:20   1575s] #Total wire length on LAYER METAL1 = 2999 um.
[12/21 17:33:20   1575s] #Total wire length on LAYER METAL2 = 62967 um.
[12/21 17:33:20   1575s] #Total wire length on LAYER METAL3 = 82150 um.
[12/21 17:33:20   1575s] #Total wire length on LAYER METAL4 = 37755 um.
[12/21 17:33:20   1575s] #Total wire length on LAYER METAL5 = 11309 um.
[12/21 17:33:20   1575s] #Total wire length on LAYER METAL6 = 916 um.
[12/21 17:33:20   1575s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:33:20   1575s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:33:20   1575s] #Total number of vias = 37937
[12/21 17:33:20   1575s] #Up-Via Summary (total 37937):
[12/21 17:33:20   1575s] #           
[12/21 17:33:20   1575s] #-----------------------
[12/21 17:33:20   1575s] # METAL1          20662
[12/21 17:33:20   1575s] # METAL2          13771
[12/21 17:33:20   1575s] # METAL3           3035
[12/21 17:33:20   1575s] # METAL4            425
[12/21 17:33:20   1575s] # METAL5             44
[12/21 17:33:20   1575s] #-----------------------
[12/21 17:33:20   1575s] #                 37937 
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] #Total number of involved regular nets 1422
[12/21 17:33:20   1575s] #Maximum src to sink distance  669.0
[12/21 17:33:20   1575s] #Average of max src_to_sink distance  63.8
[12/21 17:33:20   1575s] #Average of ave src_to_sink distance  45.9
[12/21 17:33:20   1575s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### report_overcon starts on Tue Dec 21 17:33:20 2021 with memory = 1440.94 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### report_overcon starts on Tue Dec 21 17:33:20 2021 with memory = 1440.94 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] #Max overcon = 5 tracks.
[12/21 17:33:20   1575s] #Total overcon = 0.07%.
[12/21 17:33:20   1575s] #Worst layer Gcell overcon rate = 0.03%.
[12/21 17:33:20   1575s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### global_route design signature (144): route=1545625158 net_attr=2012027635
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] #Global routing statistics:
[12/21 17:33:20   1575s] #Cpu time = 00:00:05
[12/21 17:33:20   1575s] #Elapsed time = 00:00:05
[12/21 17:33:20   1575s] #Increased memory = 17.53 (MB)
[12/21 17:33:20   1575s] #Total memory = 1439.05 (MB)
[12/21 17:33:20   1575s] #Peak memory = 1503.27 (MB)
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] #Finished global routing on Tue Dec 21 17:33:20 2021
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] #
[12/21 17:33:20   1575s] ### Time Record (Global Routing) is uninstalled.
[12/21 17:33:20   1575s] ### Time Record (Data Preparation) is installed.
[12/21 17:33:20   1575s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:33:20   1575s] ### track-assign external-init starts on Tue Dec 21 17:33:20 2021 with memory = 1435.39 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### Time Record (Track Assignment) is installed.
[12/21 17:33:20   1575s] ### Time Record (Track Assignment) is uninstalled.
[12/21 17:33:20   1575s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.39 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### track-assign engine-init starts on Tue Dec 21 17:33:20 2021 with memory = 1435.39 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] ### Time Record (Track Assignment) is installed.
[12/21 17:33:20   1575s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:20   1575s] ### track-assign core-engine starts on Tue Dec 21 17:33:20 2021 with memory = 1435.39 (MB), peak = 1503.27 (MB)
[12/21 17:33:20   1575s] #Start Track Assignment.
[12/21 17:33:21   1576s] #Done with 7997 horizontal wires in 6 hboxes and 8851 vertical wires in 6 hboxes.
[12/21 17:33:21   1576s] #Done with 1756 horizontal wires in 6 hboxes and 2320 vertical wires in 6 hboxes.
[12/21 17:33:21   1576s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[12/21 17:33:21   1576s] #
[12/21 17:33:21   1576s] #Track assignment summary:
[12/21 17:33:21   1576s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/21 17:33:21   1576s] #------------------------------------------------------------------------
[12/21 17:33:21   1576s] # METAL1      2874.48 	  0.36%  	  0.00% 	  0.36%
[12/21 17:33:21   1576s] # METAL2     62199.02 	  0.28%  	  0.00% 	  0.20%
[12/21 17:33:21   1576s] # METAL3     72895.07 	  0.06%  	  0.00% 	  0.02%
[12/21 17:33:21   1576s] # METAL4     32292.58 	  5.68%  	  5.64% 	  5.67%
[12/21 17:33:21   1576s] # METAL5     10897.05 	  0.00%  	  0.00% 	  0.00%
[12/21 17:33:21   1576s] # METAL6       885.95 	  0.00%  	  0.00% 	  0.00%
[12/21 17:33:21   1576s] # METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
[12/21 17:33:21   1576s] # METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
[12/21 17:33:21   1576s] #------------------------------------------------------------------------
[12/21 17:33:21   1576s] # All      182044.15  	  1.14% 	  1.00% 	  0.00%
[12/21 17:33:21   1576s] #Complete Track Assignment.
[12/21 17:33:21   1576s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:33:21   1576s] #Total wire length = 208129 um.
[12/21 17:33:21   1576s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:33:21   1576s] #Total wire length on LAYER METAL1 = 9996 um.
[12/21 17:33:21   1576s] #Total wire length on LAYER METAL2 = 62699 um.
[12/21 17:33:21   1576s] #Total wire length on LAYER METAL3 = 85214 um.
[12/21 17:33:21   1576s] #Total wire length on LAYER METAL4 = 37855 um.
[12/21 17:33:21   1576s] #Total wire length on LAYER METAL5 = 11442 um.
[12/21 17:33:21   1576s] #Total wire length on LAYER METAL6 = 923 um.
[12/21 17:33:21   1576s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:33:21   1576s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:33:21   1576s] #Total number of vias = 37937
[12/21 17:33:21   1576s] #Up-Via Summary (total 37937):
[12/21 17:33:21   1576s] #           
[12/21 17:33:21   1576s] #-----------------------
[12/21 17:33:21   1576s] # METAL1          20662
[12/21 17:33:21   1576s] # METAL2          13771
[12/21 17:33:21   1576s] # METAL3           3035
[12/21 17:33:21   1576s] # METAL4            425
[12/21 17:33:21   1576s] # METAL5             44
[12/21 17:33:21   1576s] #-----------------------
[12/21 17:33:21   1576s] #                 37937 
[12/21 17:33:21   1576s] #
[12/21 17:33:21   1576s] ### track_assign design signature (147): route=1725411032
[12/21 17:33:22   1576s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:22   1576s] ### Time Record (Track Assignment) is uninstalled.
[12/21 17:33:22   1576s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1435.43 (MB), peak = 1503.27 (MB)
[12/21 17:33:22   1576s] #
[12/21 17:33:22   1576s] #number of short segments in preferred routing layers
[12/21 17:33:22   1576s] #	
[12/21 17:33:22   1576s] #	
[12/21 17:33:22   1576s] #
[12/21 17:33:22   1576s] #Start post global route fixing for timing critical nets ...
[12/21 17:33:22   1576s] #
[12/21 17:33:22   1576s] ### update_timing_after_routing starts on Tue Dec 21 17:33:22 2021 with memory = 1435.43 (MB), peak = 1503.27 (MB)
[12/21 17:33:22   1576s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:33:22   1576s] #* Updating design timing data...
[12/21 17:33:22   1576s] #Extracting RC...
[12/21 17:33:22   1576s] Un-suppress "**WARN ..." messages.
[12/21 17:33:22   1576s] #
[12/21 17:33:22   1576s] #Start tQuantus RC extraction...
[12/21 17:33:22   1576s] #Extract in track assign mode
[12/21 17:33:22   1576s] #Start building rc corner(s)...
[12/21 17:33:22   1576s] #Number of RC Corner = 1
[12/21 17:33:22   1576s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/21 17:33:22   1576s] #METAL_1 -> METAL1 (1)
[12/21 17:33:22   1576s] #METAL_2 -> METAL2 (2)
[12/21 17:33:22   1576s] #METAL_3 -> METAL3 (3)
[12/21 17:33:22   1576s] #METAL_4 -> METAL4 (4)
[12/21 17:33:22   1576s] #METAL_5 -> METAL5 (5)
[12/21 17:33:22   1576s] #METAL_6 -> METAL6 (6)
[12/21 17:33:22   1576s] #METAL_7 -> METAL7 (7)
[12/21 17:33:22   1576s] #METAL_8 -> METAL8 (8)
[12/21 17:33:22   1576s] #SADV_On
[12/21 17:33:22   1576s] # Corner(s) : 
[12/21 17:33:22   1576s] #RC_corner [25.00]
[12/21 17:33:22   1576s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[12/21 17:33:22   1576s] #ERROR (NREX-87) Failed to read tech file .
[12/21 17:33:22   1576s] Un-suppress "**WARN ..." messages.
[12/21 17:33:22   1576s] #RC Extraction Completed...
[12/21 17:33:22   1576s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:33:22   1576s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:22   1576s] ### run_free_timing_graph starts on Tue Dec 21 17:33:22 2021 with memory = 1435.68 (MB), peak = 1503.27 (MB)
[12/21 17:33:22   1576s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:33:22   1577s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:33:22   1577s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:22   1577s] ### run_build_timing_graph starts on Tue Dec 21 17:33:22 2021 with memory = 1410.95 (MB), peak = 1503.27 (MB)
[12/21 17:33:22   1577s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:33:22   1577s] Current (total cpu=0:26:17, real=2:39:30, peak res=1503.3M, current mem=1393.4M)
[12/21 17:33:22   1577s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1406.4M, current mem=1406.4M)
[12/21 17:33:22   1577s] Current (total cpu=0:26:18, real=2:39:30, peak res=1503.3M, current mem=1406.4M)
[12/21 17:33:22   1577s] Current (total cpu=0:26:18, real=2:39:30, peak res=1503.3M, current mem=1406.4M)
[12/21 17:33:22   1577s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1406.7M, current mem=1406.7M)
[12/21 17:33:22   1577s] Current (total cpu=0:26:18, real=2:39:30, peak res=1503.3M, current mem=1406.7M)
[12/21 17:33:22   1577s] Current (total cpu=0:26:18, real=2:39:30, peak res=1503.3M, current mem=1406.9M)
[12/21 17:33:23   1577s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1411.0M, current mem=1411.0M)
[12/21 17:33:23   1577s] Current (total cpu=0:26:18, real=2:39:31, peak res=1503.3M, current mem=1411.0M)
[12/21 17:33:23   1577s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:33:23   1577s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:23   1577s] ### track-assign external-init starts on Tue Dec 21 17:33:23 2021 with memory = 1411.03 (MB), peak = 1503.27 (MB)
[12/21 17:33:23   1577s] ### Time Record (Track Assignment) is installed.
[12/21 17:33:23   1577s] ### Time Record (Track Assignment) is uninstalled.
[12/21 17:33:23   1577s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:23   1577s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.03 (MB), peak = 1503.27 (MB)
[12/21 17:33:23   1577s] ### update_timing_after_routing starts on Tue Dec 21 17:33:23 2021 with memory = 1411.03 (MB), peak = 1503.27 (MB)
[12/21 17:33:23   1577s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:33:23   1577s] #* Updating design timing data...
[12/21 17:33:23   1577s] #Extracting RC...
[12/21 17:33:23   1577s] Un-suppress "**WARN ..." messages.
[12/21 17:33:23   1577s] #
[12/21 17:33:23   1577s] #Start tQuantus RC extraction...
[12/21 17:33:23   1577s] #Extract in track assign mode
[12/21 17:33:23   1577s] #Start building rc corner(s)...
[12/21 17:33:23   1577s] #Number of RC Corner = 1
[12/21 17:33:23   1577s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/21 17:33:23   1577s] #METAL_1 -> METAL1 (1)
[12/21 17:33:23   1577s] #METAL_2 -> METAL2 (2)
[12/21 17:33:23   1577s] #METAL_3 -> METAL3 (3)
[12/21 17:33:23   1577s] #METAL_4 -> METAL4 (4)
[12/21 17:33:23   1577s] #METAL_5 -> METAL5 (5)
[12/21 17:33:23   1577s] #METAL_6 -> METAL6 (6)
[12/21 17:33:23   1577s] #METAL_7 -> METAL7 (7)
[12/21 17:33:23   1577s] #METAL_8 -> METAL8 (8)
[12/21 17:33:23   1577s] #SADV_On
[12/21 17:33:23   1577s] # Corner(s) : 
[12/21 17:33:23   1577s] #RC_corner [25.00]
[12/21 17:33:23   1577s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[12/21 17:33:23   1577s] #ERROR (NREX-87) Failed to read tech file .
[12/21 17:33:23   1577s] Un-suppress "**WARN ..." messages.
[12/21 17:33:23   1577s] #RC Extraction Completed...
[12/21 17:33:23   1577s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:33:23   1577s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:33:23   1577s] #Skip timing driven track assignment.
[12/21 17:33:23   1577s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1411.07 (MB), peak = 1503.27 (MB)
[12/21 17:33:23   1577s] #
[12/21 17:33:23   1577s] ### Time Record (Post Callback) is installed.
[12/21 17:33:23   1577s] ### Time Record (Post Callback) is uninstalled.
[12/21 17:33:23   1577s] #Cpu time = 00:00:12
[12/21 17:33:23   1577s] #Elapsed time = 00:00:12
[12/21 17:33:23   1577s] #Increased memory = 28.12 (MB)
[12/21 17:33:23   1577s] #Total memory = 1404.76 (MB)
[12/21 17:33:23   1577s] #Peak memory = 1503.27 (MB)
[12/21 17:33:23   1577s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Tue Dec 21 17:33:23 2021
[12/21 17:33:23   1577s] #
[12/21 17:33:23   1577s] ### import design signature (151): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1845172242
[12/21 17:33:23   1578s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 17:33:23   1578s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/21 17:33:23   1578s] #***Restoring views
[12/21 17:33:23   1578s] #Default setup view is reset to av_func_mode_max.
[12/21 17:33:23   1578s] #routeDesign: cpu time = 00:00:12, elapsed time = 00:00:13, memory = 1391.63 (MB), peak = 1503.27 (MB)
[12/21 17:33:23   1578s] 
[12/21 17:33:23   1578s] *** Summary of all messages that are not suppressed in this session:
[12/21 17:33:23   1578s] Severity  ID               Count  Summary                                  
[12/21 17:33:23   1578s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/21 17:33:23   1578s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/21 17:33:23   1578s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[12/21 17:33:23   1578s] *** Message Summary: 5 warning(s), 0 error(s)
[12/21 17:33:23   1578s] 
[12/21 17:33:23   1578s] ### Time Record (routeDesign) is uninstalled.
[12/21 17:33:23   1578s] ### 
[12/21 17:33:23   1578s] ###   Scalability Statistics
[12/21 17:33:23   1578s] ### 
[12/21 17:33:23   1578s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:33:23   1578s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/21 17:33:23   1578s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:33:23   1578s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 17:33:23   1578s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 17:33:23   1578s] ###   Timing Data Generation        |        00:00:05|        00:00:06|             0.9|
[12/21 17:33:23   1578s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/21 17:33:23   1578s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/21 17:33:23   1578s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/21 17:33:23   1578s] ###   Global Routing                |        00:00:05|        00:00:05|             1.0|
[12/21 17:33:23   1578s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[12/21 17:33:23   1578s] ###   Entire Command                |        00:00:12|        00:00:13|             0.9|
[12/21 17:33:23   1578s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:33:23   1578s] ### 
[12/21 17:33:23   1578s] 1
[12/21 17:37:19   1598s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/21 17:37:19   1598s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/21 17:37:19   1598s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/21 17:37:19   1598s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 17:37:19   1598s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/21 17:37:19   1598s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/21 17:37:19   1598s] Running Native NanoRoute ...
[12/21 17:37:19   1598s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/21 17:37:19   1598s] ### Time Record (routeDesign) is installed.
[12/21 17:37:19   1598s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.57 (MB), peak = 1503.27 (MB)
[12/21 17:37:19   1598s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/21 17:37:19   1598s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/21 17:37:19   1598s] **INFO: User settings:
[12/21 17:37:19   1598s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/21 17:37:19   1598s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/21 17:37:19   1598s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/21 17:37:19   1598s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/21 17:37:19   1598s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/21 17:37:19   1598s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/21 17:37:19   1598s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/21 17:37:19   1598s] setNanoRouteMode -routeTdrEffort                                10
[12/21 17:37:19   1598s] setNanoRouteMode -routeWithSiDriven                             true
[12/21 17:37:19   1598s] setNanoRouteMode -routeWithTimingDriven                         true
[12/21 17:37:19   1598s] setNanoRouteMode -timingEngine                                  {}
[12/21 17:37:19   1598s] setDesignMode -process                                          130
[12/21 17:37:19   1598s] setExtractRCMode -coupling_c_th                                 0.4
[12/21 17:37:19   1598s] setExtractRCMode -engine                                        preRoute
[12/21 17:37:19   1598s] setExtractRCMode -relative_c_th                                 1
[12/21 17:37:19   1598s] setExtractRCMode -total_c_th                                    0
[12/21 17:37:19   1598s] setDelayCalMode -enable_high_fanout                             true
[12/21 17:37:19   1598s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/21 17:37:19   1598s] setDelayCalMode -engine                                         aae
[12/21 17:37:19   1598s] setDelayCalMode -ignoreNetLoad                                  false
[12/21 17:37:19   1598s] setSIMode -separate_delta_delay_on_data                         true
[12/21 17:37:19   1598s] 
[12/21 17:37:19   1598s] #**INFO: setDesignMode -flowEffort standard
[12/21 17:37:19   1598s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/21 17:37:19   1598s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/21 17:37:19   1598s] OPERPROF: Starting checkPlace at level 1, MEM:1921.5M
[12/21 17:37:19   1598s] #spOpts: N=130 
[12/21 17:37:19   1598s] All LLGs are deleted
[12/21 17:37:19   1598s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1921.5M
[12/21 17:37:19   1598s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1921.5M
[12/21 17:37:19   1598s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1921.5M
[12/21 17:37:19   1598s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1921.5M
[12/21 17:37:19   1598s] Core basic site is TSM13SITE
[12/21 17:37:19   1598s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 17:37:19   1598s] SiteArray: use 450,560 bytes
[12/21 17:37:19   1598s] SiteArray: current memory after site array memory allocation 1933.5M
[12/21 17:37:19   1598s] SiteArray: FP blocked sites are writable
[12/21 17:37:19   1598s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1933.5M
[12/21 17:37:19   1598s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1933.5M
[12/21 17:37:19   1598s] Begin checking placement ... (start mem=1921.5M, init mem=1933.5M)
[12/21 17:37:19   1598s] 
[12/21 17:37:19   1598s] Running CheckPlace using 1 thread in normal mode...
[12/21 17:37:19   1598s] 
[12/21 17:37:19   1598s] ...checkPlace normal is done!
[12/21 17:37:19   1598s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1933.5M
[12/21 17:37:19   1598s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1933.5M
[12/21 17:37:19   1598s] *info: Placed = 4626           (Fixed = 23)
[12/21 17:37:19   1598s] *info: Unplaced = 0           
[12/21 17:37:19   1598s] Placement Density:75.70%(102338/135189)
[12/21 17:37:19   1598s] Placement Density (including fixed std cells):75.70%(102338/135189)
[12/21 17:37:19   1598s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1933.5M
[12/21 17:37:19   1598s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1933.5M
[12/21 17:37:19   1598s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1933.5M)
[12/21 17:37:19   1598s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.075, MEM:1933.5M
[12/21 17:37:19   1598s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/21 17:37:19   1598s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/21 17:37:19   1598s] 
[12/21 17:37:19   1598s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/21 17:37:19   1598s] *** Changed status on (0) nets in Clock.
[12/21 17:37:19   1598s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1933.5M) ***
[12/21 17:37:19   1598s] 
[12/21 17:37:19   1598s] globalDetailRoute
[12/21 17:37:19   1598s] 
[12/21 17:37:19   1598s] ### Time Record (globalDetailRoute) is installed.
[12/21 17:37:19   1598s] #Start globalDetailRoute on Tue Dec 21 17:37:19 2021
[12/21 17:37:19   1598s] #
[12/21 17:37:19   1598s] ### Time Record (Pre Callback) is installed.
[12/21 17:37:19   1598s] ### Time Record (Pre Callback) is uninstalled.
[12/21 17:37:19   1598s] ### Time Record (DB Import) is installed.
[12/21 17:37:19   1598s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:37:19   1598s] #Generating timing data, please wait...
[12/21 17:37:19   1598s] #6117 total nets, 5394 already routed, 5394 will ignore in trialRoute
[12/21 17:37:19   1598s] ### run_trial_route starts on Tue Dec 21 17:37:19 2021 with memory = 1394.70 (MB), peak = 1503.27 (MB)
[12/21 17:37:19   1598s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:19   1598s] ### dump_timing_file starts on Tue Dec 21 17:37:19 2021 with memory = 1396.50 (MB), peak = 1503.27 (MB)
[12/21 17:37:19   1598s] ### extractRC starts on Tue Dec 21 17:37:19 2021 with memory = 1396.50 (MB), peak = 1503.27 (MB)
[12/21 17:37:19   1598s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 17:37:19   1598s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:19   1598s] ### view av_func_mode_max is currectly active
[12/21 17:37:19   1598s] ### view av_scan_mode_max is currectly active
[12/21 17:37:19   1598s] ### view av_scan_mode_max might be disabled
[12/21 17:37:19   1598s] 1 out of 2 active views are pruned
[12/21 17:37:19   1598s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.77 (MB), peak = 1503.27 (MB)
[12/21 17:37:19   1598s] ### generate_timing_data starts on Tue Dec 21 17:37:19 2021 with memory = 1394.77 (MB), peak = 1503.27 (MB)
[12/21 17:37:19   1598s] #Reporting timing...
[12/21 17:37:19   1598s] ### report_timing starts on Tue Dec 21 17:37:19 2021 with memory = 1394.77 (MB), peak = 1503.27 (MB)
[12/21 17:37:27   1606s] ### report_timing cpu:00:00:07, real:00:00:08, mem:1.5 GB, peak:1.5 GB
[12/21 17:37:27   1606s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1000.00, clk period 10.00
[12/21 17:37:27   1606s] #OPT Pruned View (First enabled view): av_func_mode_max
[12/21 17:37:27   1606s] #Stage 1: cpu time = 00:00:07, elapsed time = 00:00:08, memory = 1433.93 (MB), peak = 1540.64 (MB)
[12/21 17:37:27   1606s] #Library Standard Delay: 35.20ps
[12/21 17:37:27   1606s] #Slack threshold: 70.40ps
[12/21 17:37:27   1606s] ### generate_cdm_net_timing starts on Tue Dec 21 17:37:27 2021 with memory = 1433.93 (MB), peak = 1540.64 (MB)
[12/21 17:37:27   1606s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:27   1606s] #*** Analyzed 0 timing critical paths
[12/21 17:37:27   1606s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.93 (MB), peak = 1540.64 (MB)
[12/21 17:37:27   1606s] ### Use bna from skp: 0
[12/21 17:37:27   1606s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.93 (MB), peak = 1540.64 (MB)
[12/21 17:37:27   1606s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.93 (MB), peak = 1540.64 (MB)
[12/21 17:37:27   1606s] ### generate_timing_data cpu:00:00:08, real:00:00:08, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:27   1606s] #Current view: av_func_mode_max av_scan_mode_max 
[12/21 17:37:27   1606s] #Current enabled view: av_func_mode_max 
[12/21 17:37:27   1606s] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:09, memory = 1433.93 (MB), peak = 1540.64 (MB)
[12/21 17:37:27   1606s] ### dump_timing_file cpu:00:00:08, real:00:00:09, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:27   1606s] #Done generating timing data.
[12/21 17:37:27   1606s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:37:27   1606s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:37:28   1606s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 17:37:28   1606s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:37:28   1606s] ### Net info: total nets: 6133
[12/21 17:37:28   1606s] ### Net info: dirty nets: 0
[12/21 17:37:28   1606s] ### Net info: marked as disconnected nets: 0
[12/21 17:37:28   1606s] #num needed restored net=0
[12/21 17:37:28   1606s] #need_extraction net=0 (total=6133)
[12/21 17:37:28   1606s] ### Net info: fully routed nets: 5394
[12/21 17:37:28   1606s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 17:37:28   1606s] ### Net info: unrouted nets: 690
[12/21 17:37:28   1606s] ### Net info: re-extraction nets: 0
[12/21 17:37:28   1606s] ### Net info: ignored nets: 0
[12/21 17:37:28   1606s] ### Net info: skip routing nets: 0
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 17:37:28   1607s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 17:37:28   1607s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:37:28   1607s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 17:37:28   1607s] ### import design signature (152): route=148270747 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=484715989 dirty_area=1933262076, del_dirty_area=0 cell=1205772740 placement=333085452 pin_access=1845172242
[12/21 17:37:28   1607s] ### Time Record (DB Import) is uninstalled.
[12/21 17:37:28   1607s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 17:37:28   1607s] #RTESIG:78da8d94c14ec3300c8639f31456b6439158719ca4498f43dab5a009b84e45cbb64a5b8b
[12/21 17:37:28   1607s] #       d2f4c0db13c195d6897288e44ff6ef5f7656eb8fdd1e04612971f385a80f129a3da58754
[12/21 17:37:28   1607s] #       1b24a59f080f29f4fe2cee57eb97d7b78a1c88768a838022fad0b7e1fb11a6d107187d8c
[12/21 17:37:28   1607s] #       5d7f7ef8e39c2138b5d7d143f1390cd77f995a4988615a4224ea1ab04483e94071ba0e6d
[12/21 17:37:28   1607s] #       9c012d81b874e74b1236c69022739ccb4b289158752425db65822c6828ba3efab30f330c
[12/21 17:37:28   1607s] #       216c92ed25222b8cb406930756204b930156049495d16678e254066332988a659434198c
[12/21 17:37:28   1607s] #       e5993489ca94c43ba074862a63f8a9501582b8f96337dd98895516d99246a66cdbe66dd7
[12/21 17:37:28   1607s] #       345b269da1bc4531b50231c6b63fb6e19858df4fb7395283e887de2f52b6e2dbb08eff11
[12/21 17:37:28   1607s] #       6c6d41fcdacb34e09227e92e2f9e339aade8ccd204ddfd00413e9334
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] ### Time Record (Data Preparation) is installed.
[12/21 17:37:28   1607s] #RTESIG:78da8d94c16ac3300c8677de5308b7870cd64c96edd83976d06b364ab76bc988db065a67
[12/21 17:37:28   1607s] #       38ce616f3fd35d97d8c607833ea45f3f9257ebcfdd1e1861c971f38d288f1c9a3dc50717
[12/21 17:37:28   1607s] #       1b24215f088f31f4f1ca1e57ebb7f7434506583b85814111ac77adff798669b41e461b42
[12/21 17:37:28   1607s] #       efce4f7f9c5104a7f63a5a28be86e1fa2f530b0ec14f4b0847590396a8301e284ed7a10d
[12/21 17:37:28   1607s] #       33a0266097fe7c89c2c6e063648e3379093952521d719eec32421a2414bd0bf66cfd0c43
[12/21 17:37:28   1607s] #       089b687b899814465282ca032be0a5ca002b02cacaa8333c31228351194c95640457198c
[12/21 17:37:28   1607s] #       4e337112852a29ed809019aa944a4f85a810d8cd76fd744b4cacd0982ca978ccb66d0ebb
[12/21 17:37:28   1607s] #       a6d926d229ca5b14550b6063685dd7fa2eb2d64db73952027383b38bd4fde7b8db9228ac
[12/21 17:37:28   1607s] #       ab74bfdaa4bf0e5debbc82269a17eff2861a2593158d5a1ab5875fdc2a9fe9
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:37:28   1607s] ### Time Record (Data Preparation) is installed.
[12/21 17:37:28   1607s] #Start routing data preparation on Tue Dec 21 17:37:28 2021
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Minimum voltage of a net in the design = 0.000.
[12/21 17:37:28   1607s] #Maximum voltage of a net in the design = 1.320.
[12/21 17:37:28   1607s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 17:37:28   1607s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 17:37:28   1607s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 17:37:28   1607s] ### Time Record (Cell Pin Access) is installed.
[12/21 17:37:28   1607s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 17:37:28   1607s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 17:37:28   1607s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:37:28   1607s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:37:28   1607s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:37:28   1607s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:37:28   1607s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:37:28   1607s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:37:28   1607s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 17:37:28   1607s] #Monitoring time of adding inner blkg by smac
[12/21 17:37:28   1607s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1440.58 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] #WARNING (NRGR-149) There is global wire in the design, but the Ggrids in congestion map do not match with the Ggrids saved in FE DB. NanoRoute deletes the preroute net global wires.
[12/21 17:37:28   1607s] #Regenerating Ggrids automatically.
[12/21 17:37:28   1607s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 17:37:28   1607s] #Using automatically generated G-grids.
[12/21 17:37:28   1607s] #Done routing data preparation.
[12/21 17:37:28   1607s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1440.58 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Summary of active signal nets routing constraints set by OPT:
[12/21 17:37:28   1607s] #	preferred routing layers      : 0
[12/21 17:37:28   1607s] #	preferred routing layer effort: 0
[12/21 17:37:28   1607s] #	preferred extra space         : 0
[12/21 17:37:28   1607s] #	preferred multi-cut via       : 0
[12/21 17:37:28   1607s] #	avoid detour                  : 0
[12/21 17:37:28   1607s] #	expansion ratio               : 0
[12/21 17:37:28   1607s] #	net priority                  : 0
[12/21 17:37:28   1607s] #	s2s control                   : 0
[12/21 17:37:28   1607s] #	avoid chaining                : 0
[12/21 17:37:28   1607s] #	inst-based stacking via       : 0
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Summary of active signal nets routing constraints set by USER:
[12/21 17:37:28   1607s] #	preferred routing layers      : 0
[12/21 17:37:28   1607s] #	preferred routing layer effort     : 0
[12/21 17:37:28   1607s] #	preferred extra space              : 0
[12/21 17:37:28   1607s] #	preferred multi-cut via            : 0
[12/21 17:37:28   1607s] #	avoid detour                       : 0
[12/21 17:37:28   1607s] #	net weight                         : 0
[12/21 17:37:28   1607s] #	avoid chaining                     : 0
[12/21 17:37:28   1607s] #	cell-based stacking via (required) : 0
[12/21 17:37:28   1607s] #	cell-based stacking via (optional) : 0
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Start timing driven prevention iteration
[12/21 17:37:28   1607s] ### td_prevention_read_timing_data starts on Tue Dec 21 17:37:28 2021 with memory = 1440.58 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #----------------------------------------------------
[12/21 17:37:28   1607s] # Summary of active signal nets routing constraints
[12/21 17:37:28   1607s] #+--------------------------+-----------+
[12/21 17:37:28   1607s] #+--------------------------+-----------+
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #----------------------------------------------------
[12/21 17:37:28   1607s] #Done timing-driven prevention
[12/21 17:37:28   1607s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1440.58 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### Time Record (Data Preparation) is installed.
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Finished routing data preparation on Tue Dec 21 17:37:28 2021
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Cpu time = 00:00:00
[12/21 17:37:28   1607s] #Elapsed time = 00:00:00
[12/21 17:37:28   1607s] #Increased memory = 0.00 (MB)
[12/21 17:37:28   1607s] #Total memory = 1440.58 (MB)
[12/21 17:37:28   1607s] #Peak memory = 1540.64 (MB)
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:37:28   1607s] ### Time Record (Global Routing) is installed.
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Start global routing on Tue Dec 21 17:37:28 2021
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Start global routing initialization on Tue Dec 21 17:37:28 2021
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Number of eco nets is 0
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Start global routing data preparation on Tue Dec 21 17:37:28 2021
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] ### build_merged_routing_blockage_rect_list starts on Tue Dec 21 17:37:28 2021 with memory = 1440.60 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] #Start routing resource analysis on Tue Dec 21 17:37:28 2021
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] ### init_is_bin_blocked starts on Tue Dec 21 17:37:28 2021 with memory = 1440.60 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Dec 21 17:37:28 2021 with memory = 1444.26 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### adjust_flow_cap starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### adjust_partial_route_blockage starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### set_via_blocked starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### copy_flow starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] #Routing resource analysis is done on Tue Dec 21 17:37:28 2021
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] ### report_flow_cap starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] #  Resource Analysis:
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/21 17:37:28   1607s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/21 17:37:28   1607s] #  --------------------------------------------------------------
[12/21 17:37:28   1607s] #  METAL1         H         851        1731       29584    83.25%
[12/21 17:37:28   1607s] #  METAL2         V         588        1714       29584    79.11%
[12/21 17:37:28   1607s] #  METAL3         H         664        1918       29584    78.93%
[12/21 17:37:28   1607s] #  METAL4         V         765        1537       29584    71.61%
[12/21 17:37:28   1607s] #  METAL5         H         831        1751       29584    71.27%
[12/21 17:37:28   1607s] #  METAL6         V         792        1510       29584    71.28%
[12/21 17:37:28   1607s] #  METAL7         H         888        1694       29584    71.27%
[12/21 17:37:28   1607s] #  METAL8         V         329         591       29584    71.39%
[12/21 17:37:28   1607s] #  --------------------------------------------------------------
[12/21 17:37:28   1607s] #  Total                   5709      68.22%      236672    74.77%
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #  24 nets (0.39%) with 1 preferred extra spacing.
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### analyze_m2_tracks starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### report_initial_resource starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### mark_pg_pins_accessibility starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### set_net_region starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Global routing data preparation is done on Tue Dec 21 17:37:28 2021
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] ### prepare_level starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### init level 1 starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### Level 1 hgrid = 172 X 172
[12/21 17:37:28   1607s] ### prepare_level_flow starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Global routing initialization is done on Tue Dec 21 17:37:28 2021
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] #
[12/21 17:37:28   1607s] #Skip 1/3 round for no nets in the round...
[12/21 17:37:28   1607s] #Skip 2/3 round for no nets in the round...
[12/21 17:37:28   1607s] #Route nets in 3/3 round...
[12/21 17:37:28   1607s] #start global routing iteration 1...
[12/21 17:37:28   1607s] ### init_flow_edge starts on Tue Dec 21 17:37:28 2021 with memory = 1444.35 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### cal_flow starts on Tue Dec 21 17:37:28 2021 with memory = 1446.02 (MB), peak = 1540.64 (MB)
[12/21 17:37:28   1607s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:28   1607s] ### routing at level 1 (topmost level) iter 0
[12/21 17:37:31   1610s] ### measure_qor starts on Tue Dec 21 17:37:31 2021 with memory = 1465.16 (MB), peak = 1540.64 (MB)
[12/21 17:37:31   1610s] ### measure_congestion starts on Tue Dec 21 17:37:31 2021 with memory = 1465.16 (MB), peak = 1540.64 (MB)
[12/21 17:37:31   1610s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:31   1610s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:31   1610s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1459.07 (MB), peak = 1540.64 (MB)
[12/21 17:37:31   1610s] #
[12/21 17:37:31   1610s] #start global routing iteration 2...
[12/21 17:37:31   1610s] ### routing at level 1 (topmost level) iter 1
[12/21 17:37:32   1611s] ### measure_qor starts on Tue Dec 21 17:37:32 2021 with memory = 1464.13 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] ### measure_congestion starts on Tue Dec 21 17:37:32 2021 with memory = 1464.13 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:32   1611s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:32   1611s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1458.34 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] #
[12/21 17:37:32   1611s] ### route_end starts on Tue Dec 21 17:37:32 2021 with memory = 1458.34 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] #
[12/21 17:37:32   1611s] #Total number of trivial nets (e.g. < 2 pins) = 49 (skipped).
[12/21 17:37:32   1611s] #Total number of routable nets = 6084.
[12/21 17:37:32   1611s] #Total number of nets in the design = 6133.
[12/21 17:37:32   1611s] #
[12/21 17:37:32   1611s] #6061 routable nets have only global wires.
[12/21 17:37:32   1611s] #23 routable nets have only detail routed wires.
[12/21 17:37:32   1611s] #23 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/21 17:37:32   1611s] #
[12/21 17:37:32   1611s] #Routed nets constraints summary:
[12/21 17:37:32   1611s] #-----------------------------
[12/21 17:37:32   1611s] #        Rules   Unconstrained  
[12/21 17:37:32   1611s] #-----------------------------
[12/21 17:37:32   1611s] #      Default            6061  
[12/21 17:37:32   1611s] #-----------------------------
[12/21 17:37:32   1611s] #        Total            6061  
[12/21 17:37:32   1611s] #-----------------------------
[12/21 17:37:32   1611s] #
[12/21 17:37:32   1611s] #Routing constraints summary of the whole design:
[12/21 17:37:32   1611s] #------------------------------------------------
[12/21 17:37:32   1611s] #        Rules   Pref Extra Space   Unconstrained  
[12/21 17:37:32   1611s] #------------------------------------------------
[12/21 17:37:32   1611s] #      Default                 23            6061  
[12/21 17:37:32   1611s] #------------------------------------------------
[12/21 17:37:32   1611s] #        Total                 23            6061  
[12/21 17:37:32   1611s] #------------------------------------------------
[12/21 17:37:32   1611s] #
[12/21 17:37:32   1611s] ### cal_base_flow starts on Tue Dec 21 17:37:32 2021 with memory = 1458.34 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] ### init_flow_edge starts on Tue Dec 21 17:37:32 2021 with memory = 1458.34 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:32   1611s] ### cal_flow starts on Tue Dec 21 17:37:32 2021 with memory = 1458.34 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:32   1611s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:32   1611s] ### report_overcon starts on Tue Dec 21 17:37:32 2021 with memory = 1458.34 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] #
[12/21 17:37:32   1611s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/21 17:37:32   1611s] #
[12/21 17:37:32   1611s] #                 OverCon       OverCon       OverCon          
[12/21 17:37:32   1611s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/21 17:37:32   1611s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[12/21 17:37:32   1611s] #  --------------------------------------------------------------------------
[12/21 17:37:32   1611s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
[12/21 17:37:32   1611s] #  METAL2       31(0.50%)     10(0.16%)      2(0.03%)   (0.69%)     0.35  
[12/21 17:37:32   1611s] #  METAL3        2(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.30  
[12/21 17:37:32   1611s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.09  
[12/21 17:37:32   1611s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[12/21 17:37:32   1611s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 17:37:32   1611s] #  METAL7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 17:37:32   1611s] #  METAL8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/21 17:37:32   1611s] #  --------------------------------------------------------------------------
[12/21 17:37:32   1611s] #     Total     33(0.05%)     10(0.02%)      2(0.00%)   (0.07%)
[12/21 17:37:32   1611s] #
[12/21 17:37:32   1611s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[12/21 17:37:32   1611s] #  Overflow after GR: 0.00% H + 0.07% V
[12/21 17:37:32   1611s] #
[12/21 17:37:32   1611s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:32   1611s] ### cal_base_flow starts on Tue Dec 21 17:37:32 2021 with memory = 1458.34 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] ### init_flow_edge starts on Tue Dec 21 17:37:32 2021 with memory = 1458.34 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:32   1611s] ### cal_flow starts on Tue Dec 21 17:37:32 2021 with memory = 1458.34 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:32   1611s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:32   1611s] ### export_cong_map starts on Tue Dec 21 17:37:32 2021 with memory = 1458.34 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] ### PDZT_Export::export_cong_map starts on Tue Dec 21 17:37:32 2021 with memory = 1458.86 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:32   1611s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:32   1611s] ### import_cong_map starts on Tue Dec 21 17:37:32 2021 with memory = 1458.86 (MB), peak = 1540.64 (MB)
[12/21 17:37:32   1611s] #Hotspot report including placement blocked areas
[12/21 17:37:32   1611s] OPERPROF: Starting HotSpotCal at level 1, MEM:1965.8M
[12/21 17:37:32   1611s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 17:37:32   1611s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/21 17:37:32   1611s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 17:37:32   1611s] [hotspot] |   METAL1(H)    |            483.56 |            492.33 |   324.72   339.48   723.24   723.24 |
[12/21 17:37:32   1611s] [hotspot] |   METAL2(V)    |              7.11 |             15.11 |    -0.01   236.16    29.52   265.68 |
[12/21 17:37:32   1611s] [hotspot] |   METAL3(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 17:37:32   1611s] [hotspot] |   METAL4(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 17:37:32   1611s] [hotspot] |   METAL5(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 17:37:32   1611s] [hotspot] |   METAL6(V)    |              7.11 |             14.22 |    -0.01   236.16    29.52   265.68 |
[12/21 17:37:32   1611s] [hotspot] |   METAL7(H)    |              7.11 |             28.44 |   236.16    -0.01   265.68    29.52 |
[12/21 17:37:32   1611s] [hotspot] |   METAL8(V)    |              7.56 |             29.33 |    -0.01   236.16    29.52   265.68 |
[12/21 17:37:32   1611s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 17:37:32   1611s] [hotspot] |      worst     | (METAL1)   483.56 | (METAL1)   492.33 |                                     |
[12/21 17:37:32   1611s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 17:37:33   1611s] [hotspot] |   all layers   |              7.56 |            220.44 |                                     |
[12/21 17:37:33   1611s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/21 17:37:33   1611s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 7.56, normalized total congestion hotspot area = 220.44 (area is in unit of 4 std-cell row bins)
[12/21 17:37:33   1611s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 7.56/220.44 (area is in unit of 4 std-cell row bins)
[12/21 17:37:33   1611s] [hotspot] max/total 7.56/220.44, big hotspot (>10) total 220.44
[12/21 17:37:33   1611s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/21 17:37:33   1611s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:37:33   1611s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/21 17:37:33   1611s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:37:33   1611s] [hotspot] |  1  |   236.16    -0.01   265.68    29.52 |        0.89   |
[12/21 17:37:33   1611s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:37:33   1611s] [hotspot] |  2  |   560.88    -0.01   590.39    29.52 |        0.89   |
[12/21 17:37:33   1611s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:37:33   1611s] [hotspot] |  3  |   619.91    -0.01   649.44    29.52 |        0.89   |
[12/21 17:37:33   1611s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:37:33   1611s] [hotspot] |  4  |   678.96    -0.01   708.48    29.52 |        0.89   |
[12/21 17:37:33   1611s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:37:33   1611s] [hotspot] |  5  |   738.00    -0.01   767.51    29.52 |        0.89   |
[12/21 17:37:33   1611s] [hotspot] +-----+-------------------------------------+---------------+
[12/21 17:37:33   1611s] Top 5 hotspots total area: 4.44
[12/21 17:37:33   1611s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.048, MEM:1965.8M
[12/21 17:37:33   1611s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:33   1611s] ### update starts on Tue Dec 21 17:37:33 2021 with memory = 1459.31 (MB), peak = 1540.64 (MB)
[12/21 17:37:33   1611s] #Complete Global Routing.
[12/21 17:37:33   1611s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:37:33   1611s] #Total wire length = 198095 um.
[12/21 17:37:33   1611s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:37:33   1611s] #Total wire length on LAYER METAL1 = 2999 um.
[12/21 17:37:33   1611s] #Total wire length on LAYER METAL2 = 62967 um.
[12/21 17:37:33   1611s] #Total wire length on LAYER METAL3 = 82150 um.
[12/21 17:37:33   1611s] #Total wire length on LAYER METAL4 = 37755 um.
[12/21 17:37:33   1611s] #Total wire length on LAYER METAL5 = 11309 um.
[12/21 17:37:33   1611s] #Total wire length on LAYER METAL6 = 916 um.
[12/21 17:37:33   1611s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:37:33   1611s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:37:33   1611s] #Total number of vias = 37937
[12/21 17:37:33   1611s] #Up-Via Summary (total 37937):
[12/21 17:37:33   1611s] #           
[12/21 17:37:33   1611s] #-----------------------
[12/21 17:37:33   1611s] # METAL1          20662
[12/21 17:37:33   1611s] # METAL2          13771
[12/21 17:37:33   1611s] # METAL3           3035
[12/21 17:37:33   1611s] # METAL4            425
[12/21 17:37:33   1611s] # METAL5             44
[12/21 17:37:33   1611s] #-----------------------
[12/21 17:37:33   1611s] #                 37937 
[12/21 17:37:33   1611s] #
[12/21 17:37:33   1611s] #Total number of involved regular nets 1422
[12/21 17:37:33   1611s] #Maximum src to sink distance  669.0
[12/21 17:37:33   1611s] #Average of max src_to_sink distance  63.8
[12/21 17:37:33   1611s] #Average of ave src_to_sink distance  45.9
[12/21 17:37:33   1611s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:33   1611s] ### report_overcon starts on Tue Dec 21 17:37:33 2021 with memory = 1459.31 (MB), peak = 1540.64 (MB)
[12/21 17:37:33   1611s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:33   1611s] ### report_overcon starts on Tue Dec 21 17:37:33 2021 with memory = 1459.31 (MB), peak = 1540.64 (MB)
[12/21 17:37:33   1611s] #Max overcon = 5 tracks.
[12/21 17:37:33   1611s] #Total overcon = 0.07%.
[12/21 17:37:33   1611s] #Worst layer Gcell overcon rate = 0.03%.
[12/21 17:37:33   1611s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:33   1611s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:33   1611s] ### global_route design signature (155): route=1545625158 net_attr=2012027635
[12/21 17:37:33   1611s] #
[12/21 17:37:33   1611s] #Global routing statistics:
[12/21 17:37:33   1611s] #Cpu time = 00:00:05
[12/21 17:37:33   1611s] #Elapsed time = 00:00:05
[12/21 17:37:33   1611s] #Increased memory = 16.85 (MB)
[12/21 17:37:33   1611s] #Total memory = 1457.43 (MB)
[12/21 17:37:33   1611s] #Peak memory = 1540.64 (MB)
[12/21 17:37:33   1611s] #
[12/21 17:37:33   1611s] #Finished global routing on Tue Dec 21 17:37:33 2021
[12/21 17:37:33   1611s] #
[12/21 17:37:33   1611s] #
[12/21 17:37:33   1611s] ### Time Record (Global Routing) is uninstalled.
[12/21 17:37:33   1611s] ### Time Record (Data Preparation) is installed.
[12/21 17:37:33   1611s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:37:33   1611s] ### track-assign external-init starts on Tue Dec 21 17:37:33 2021 with memory = 1453.77 (MB), peak = 1540.64 (MB)
[12/21 17:37:33   1611s] ### Time Record (Track Assignment) is installed.
[12/21 17:37:33   1611s] ### Time Record (Track Assignment) is uninstalled.
[12/21 17:37:33   1611s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:33   1611s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1453.77 (MB), peak = 1540.64 (MB)
[12/21 17:37:33   1611s] ### track-assign engine-init starts on Tue Dec 21 17:37:33 2021 with memory = 1453.77 (MB), peak = 1540.64 (MB)
[12/21 17:37:33   1611s] ### Time Record (Track Assignment) is installed.
[12/21 17:37:33   1611s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:33   1611s] ### track-assign core-engine starts on Tue Dec 21 17:37:33 2021 with memory = 1453.77 (MB), peak = 1540.64 (MB)
[12/21 17:37:33   1611s] #Start Track Assignment.
[12/21 17:37:33   1612s] #Done with 7997 horizontal wires in 6 hboxes and 8851 vertical wires in 6 hboxes.
[12/21 17:37:34   1613s] #Done with 1756 horizontal wires in 6 hboxes and 2320 vertical wires in 6 hboxes.
[12/21 17:37:34   1613s] #Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
[12/21 17:37:34   1613s] #
[12/21 17:37:34   1613s] #Track assignment summary:
[12/21 17:37:34   1613s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/21 17:37:34   1613s] #------------------------------------------------------------------------
[12/21 17:37:34   1613s] # METAL1      2874.48 	  0.36%  	  0.00% 	  0.36%
[12/21 17:37:34   1613s] # METAL2     62199.02 	  0.28%  	  0.00% 	  0.20%
[12/21 17:37:34   1613s] # METAL3     72895.07 	  0.06%  	  0.00% 	  0.02%
[12/21 17:37:34   1613s] # METAL4     32292.58 	  5.68%  	  5.64% 	  5.67%
[12/21 17:37:34   1613s] # METAL5     10897.05 	  0.00%  	  0.00% 	  0.00%
[12/21 17:37:34   1613s] # METAL6       885.95 	  0.00%  	  0.00% 	  0.00%
[12/21 17:37:34   1613s] # METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
[12/21 17:37:34   1613s] # METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
[12/21 17:37:34   1613s] #------------------------------------------------------------------------
[12/21 17:37:34   1613s] # All      182044.15  	  1.14% 	  1.00% 	  0.00%
[12/21 17:37:34   1613s] #Complete Track Assignment.
[12/21 17:37:34   1613s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:37:34   1613s] #Total wire length = 208129 um.
[12/21 17:37:34   1613s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:37:34   1613s] #Total wire length on LAYER METAL1 = 9996 um.
[12/21 17:37:34   1613s] #Total wire length on LAYER METAL2 = 62699 um.
[12/21 17:37:34   1613s] #Total wire length on LAYER METAL3 = 85214 um.
[12/21 17:37:34   1613s] #Total wire length on LAYER METAL4 = 37855 um.
[12/21 17:37:34   1613s] #Total wire length on LAYER METAL5 = 11442 um.
[12/21 17:37:34   1613s] #Total wire length on LAYER METAL6 = 923 um.
[12/21 17:37:34   1613s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:37:34   1613s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:37:34   1613s] #Total number of vias = 37937
[12/21 17:37:34   1613s] #Up-Via Summary (total 37937):
[12/21 17:37:34   1613s] #           
[12/21 17:37:34   1613s] #-----------------------
[12/21 17:37:34   1613s] # METAL1          20662
[12/21 17:37:34   1613s] # METAL2          13771
[12/21 17:37:34   1613s] # METAL3           3035
[12/21 17:37:34   1613s] # METAL4            425
[12/21 17:37:34   1613s] # METAL5             44
[12/21 17:37:34   1613s] #-----------------------
[12/21 17:37:34   1613s] #                 37937 
[12/21 17:37:34   1613s] #
[12/21 17:37:34   1613s] ### track_assign design signature (158): route=1725411032
[12/21 17:37:34   1613s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:34   1613s] ### Time Record (Track Assignment) is uninstalled.
[12/21 17:37:34   1613s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1453.80 (MB), peak = 1540.64 (MB)
[12/21 17:37:34   1613s] #
[12/21 17:37:34   1613s] #number of short segments in preferred routing layers
[12/21 17:37:34   1613s] #	
[12/21 17:37:34   1613s] #	
[12/21 17:37:34   1613s] #
[12/21 17:37:34   1613s] #Start post global route fixing for timing critical nets ...
[12/21 17:37:34   1613s] #
[12/21 17:37:34   1613s] ### update_timing_after_routing starts on Tue Dec 21 17:37:34 2021 with memory = 1453.80 (MB), peak = 1540.64 (MB)
[12/21 17:37:34   1613s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:37:34   1613s] #* Updating design timing data...
[12/21 17:37:34   1613s] #Extracting RC...
[12/21 17:37:34   1613s] Un-suppress "**WARN ..." messages.
[12/21 17:37:34   1613s] #
[12/21 17:37:34   1613s] #Start tQuantus RC extraction...
[12/21 17:37:34   1613s] #Extract in track assign mode
[12/21 17:37:34   1613s] #Start building rc corner(s)...
[12/21 17:37:34   1613s] #Number of RC Corner = 1
[12/21 17:37:34   1613s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/21 17:37:34   1613s] #METAL_1 -> METAL1 (1)
[12/21 17:37:34   1613s] #METAL_2 -> METAL2 (2)
[12/21 17:37:34   1613s] #METAL_3 -> METAL3 (3)
[12/21 17:37:34   1613s] #METAL_4 -> METAL4 (4)
[12/21 17:37:34   1613s] #METAL_5 -> METAL5 (5)
[12/21 17:37:34   1613s] #METAL_6 -> METAL6 (6)
[12/21 17:37:34   1613s] #METAL_7 -> METAL7 (7)
[12/21 17:37:34   1613s] #METAL_8 -> METAL8 (8)
[12/21 17:37:35   1613s] #SADV_On
[12/21 17:37:35   1613s] # Corner(s) : 
[12/21 17:37:35   1613s] #RC_corner [25.00]
[12/21 17:37:35   1613s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[12/21 17:37:35   1613s] #ERROR (NREX-87) Failed to read tech file .
[12/21 17:37:35   1613s] Un-suppress "**WARN ..." messages.
[12/21 17:37:35   1613s] #RC Extraction Completed...
[12/21 17:37:35   1613s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:37:35   1613s] ### update_timing_after_routing cpu:00:00:00, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:35   1613s] ### run_free_timing_graph starts on Tue Dec 21 17:37:35 2021 with memory = 1454.05 (MB), peak = 1540.64 (MB)
[12/21 17:37:35   1613s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:37:36   1613s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:37:36   1613s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:36   1613s] ### run_build_timing_graph starts on Tue Dec 21 17:37:36 2021 with memory = 1428.77 (MB), peak = 1540.64 (MB)
[12/21 17:37:36   1613s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:37:36   1614s] Current (total cpu=0:26:54, real=2:43:44, peak res=1540.6M, current mem=1411.8M)
[12/21 17:37:36   1614s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1424.8M, current mem=1424.8M)
[12/21 17:37:36   1614s] Current (total cpu=0:26:54, real=2:43:44, peak res=1540.6M, current mem=1424.8M)
[12/21 17:37:36   1614s] Current (total cpu=0:26:54, real=2:43:44, peak res=1540.6M, current mem=1424.8M)
[12/21 17:37:36   1614s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1425.1M, current mem=1425.1M)
[12/21 17:37:36   1614s] Current (total cpu=0:26:54, real=2:43:44, peak res=1540.6M, current mem=1425.1M)
[12/21 17:37:36   1614s] Current (total cpu=0:26:54, real=2:43:44, peak res=1540.6M, current mem=1425.2M)
[12/21 17:37:36   1614s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1429.4M, current mem=1429.4M)
[12/21 17:37:36   1614s] Current (total cpu=0:26:54, real=2:43:44, peak res=1540.6M, current mem=1429.4M)
[12/21 17:37:36   1614s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:37:36   1614s] ### run_build_timing_graph cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:36   1614s] ### track-assign external-init starts on Tue Dec 21 17:37:36 2021 with memory = 1429.41 (MB), peak = 1540.64 (MB)
[12/21 17:37:36   1614s] ### Time Record (Track Assignment) is installed.
[12/21 17:37:36   1614s] ### Time Record (Track Assignment) is uninstalled.
[12/21 17:37:36   1614s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:36   1614s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.41 (MB), peak = 1540.64 (MB)
[12/21 17:37:36   1614s] ### update_timing_after_routing starts on Tue Dec 21 17:37:36 2021 with memory = 1429.41 (MB), peak = 1540.64 (MB)
[12/21 17:37:36   1614s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:37:36   1614s] #* Updating design timing data...
[12/21 17:37:36   1614s] #Extracting RC...
[12/21 17:37:36   1614s] Un-suppress "**WARN ..." messages.
[12/21 17:37:36   1614s] #
[12/21 17:37:36   1614s] #Start tQuantus RC extraction...
[12/21 17:37:36   1614s] #Extract in track assign mode
[12/21 17:37:36   1614s] #Start building rc corner(s)...
[12/21 17:37:36   1614s] #Number of RC Corner = 1
[12/21 17:37:36   1614s] #Corner RC_corner /home/raid7_1/userd/d10013/CVSD/lab6/Lab6/library/tsmc13_8lm.cl/icecaps_8lm.tch 25.000000 (real) 
[12/21 17:37:36   1614s] #METAL_1 -> METAL1 (1)
[12/21 17:37:36   1614s] #METAL_2 -> METAL2 (2)
[12/21 17:37:36   1614s] #METAL_3 -> METAL3 (3)
[12/21 17:37:36   1614s] #METAL_4 -> METAL4 (4)
[12/21 17:37:36   1614s] #METAL_5 -> METAL5 (5)
[12/21 17:37:36   1614s] #METAL_6 -> METAL6 (6)
[12/21 17:37:36   1614s] #METAL_7 -> METAL7 (7)
[12/21 17:37:36   1614s] #METAL_8 -> METAL8 (8)
[12/21 17:37:36   1614s] #SADV_On
[12/21 17:37:36   1614s] # Corner(s) : 
[12/21 17:37:36   1614s] #RC_corner [25.00]
[12/21 17:37:36   1614s] #ERROR: Inconsistent techfiles provided for Multi-Corner run.
[12/21 17:37:36   1614s] #ERROR (NREX-87) Failed to read tech file .
[12/21 17:37:36   1614s] Un-suppress "**WARN ..." messages.
[12/21 17:37:36   1614s] #RC Extraction Completed...
[12/21 17:37:36   1614s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:37:36   1614s] ### update_timing_after_routing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:37:36   1614s] #Skip timing driven track assignment.
[12/21 17:37:36   1614s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1429.45 (MB), peak = 1540.64 (MB)
[12/21 17:37:36   1614s] #
[12/21 17:37:36   1614s] ### Time Record (Post Callback) is installed.
[12/21 17:37:36   1614s] ### Time Record (Post Callback) is uninstalled.
[12/21 17:37:36   1614s] #Cpu time = 00:00:16
[12/21 17:37:36   1614s] #Elapsed time = 00:00:18
[12/21 17:37:36   1614s] #Increased memory = 28.65 (MB)
[12/21 17:37:36   1614s] #Total memory = 1423.35 (MB)
[12/21 17:37:36   1614s] #Peak memory = 1540.64 (MB)
[12/21 17:37:36   1614s] #WARNING (NRIF-19) Failed to complete globalDetailRoute on Tue Dec 21 17:37:36 2021
[12/21 17:37:36   1614s] #
[12/21 17:37:36   1614s] ### import design signature (162): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1845172242
[12/21 17:37:37   1614s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 17:37:37   1614s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/21 17:37:37   1614s] #***Restoring views
[12/21 17:37:37   1614s] #Default setup view is reset to av_func_mode_max.
[12/21 17:37:37   1614s] #routeDesign: cpu time = 00:00:16, elapsed time = 00:00:18, memory = 1409.19 (MB), peak = 1540.64 (MB)
[12/21 17:37:37   1614s] 
[12/21 17:37:37   1614s] *** Summary of all messages that are not suppressed in this session:
[12/21 17:37:37   1614s] Severity  ID               Count  Summary                                  
[12/21 17:37:37   1614s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/21 17:37:37   1614s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/21 17:37:37   1614s] WARNING   IMPESI-3086          3  The cell '%s' does not have characterize...
[12/21 17:37:37   1614s] *** Message Summary: 5 warning(s), 0 error(s)
[12/21 17:37:37   1614s] 
[12/21 17:37:37   1614s] ### Time Record (routeDesign) is uninstalled.
[12/21 17:37:37   1614s] ### 
[12/21 17:37:37   1614s] ###   Scalability Statistics
[12/21 17:37:37   1614s] ### 
[12/21 17:37:37   1614s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:37:37   1614s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/21 17:37:37   1614s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:37:37   1614s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 17:37:37   1614s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 17:37:37   1614s] ###   Timing Data Generation        |        00:00:09|        00:00:11|             0.8|
[12/21 17:37:37   1614s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/21 17:37:37   1614s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/21 17:37:37   1614s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/21 17:37:37   1614s] ###   Global Routing                |        00:00:05|        00:00:05|             1.0|
[12/21 17:37:37   1614s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[12/21 17:37:37   1614s] ###   Entire Command                |        00:00:16|        00:00:18|             0.9|
[12/21 17:37:37   1614s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:37:37   1614s] ### 
[12/21 17:37:37   1614s] 1
[12/21 17:38:27   1619s] <CMD> saveDesign DBS/route
[12/21 17:38:27   1619s] % Begin save design ... (date=12/21 17:38:27, mem=1409.9M)
[12/21 17:38:27   1619s] % Begin Save ccopt configuration ... (date=12/21 17:38:27, mem=1409.9M)
[12/21 17:38:27   1619s] % End Save ccopt configuration ... (date=12/21 17:38:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1410.5M, current mem=1410.5M)
[12/21 17:38:27   1619s] % Begin Save netlist data ... (date=12/21 17:38:27, mem=1410.5M)
[12/21 17:38:27   1619s] Writing Binary DB to DBS/route.dat/CHIP.v.bin in single-threaded mode...
[12/21 17:38:27   1619s] % End Save netlist data ... (date=12/21 17:38:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1410.5M, current mem=1410.5M)
[12/21 17:38:27   1619s] Saving symbol-table file ...
[12/21 17:38:27   1619s] Saving congestion map file DBS/route.dat/CHIP.route.congmap.gz ...
[12/21 17:38:27   1619s] % Begin Save AAE data ... (date=12/21 17:38:27, mem=1410.9M)
[12/21 17:38:27   1619s] Saving AAE Data ...
[12/21 17:38:27   1619s] AAE DB initialization (MEM=1957.79 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/21 17:38:27   1619s] % End Save AAE data ... (date=12/21 17:38:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1412.3M, current mem=1412.3M)
[12/21 17:38:28   1619s] Saving preference file DBS/route.dat/gui.pref.tcl ...
[12/21 17:38:28   1619s] Saving mode setting ...
[12/21 17:38:28   1619s] Saving global file ...
[12/21 17:38:28   1619s] % Begin Save floorplan data ... (date=12/21 17:38:28, mem=1414.9M)
[12/21 17:38:28   1619s] Saving floorplan file ...
[12/21 17:38:28   1619s] % End Save floorplan data ... (date=12/21 17:38:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1414.9M, current mem=1414.9M)
[12/21 17:38:28   1619s] Saving PG file DBS/route.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 17:38:28 2021)
[12/21 17:38:28   1619s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1960.3M) ***
[12/21 17:38:28   1619s] Saving Drc markers ...
[12/21 17:38:29   1619s] ... 1 markers are saved ...
[12/21 17:38:29   1619s] ... 0 geometry drc markers are saved ...
[12/21 17:38:29   1619s] ... 0 antenna drc markers are saved ...
[12/21 17:38:29   1619s] % Begin Save placement data ... (date=12/21 17:38:29, mem=1415.0M)
[12/21 17:38:29   1619s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 17:38:29   1619s] Save Adaptive View Pruning View Names to Binary file
[12/21 17:38:29   1619s] av_func_mode_max
[12/21 17:38:29   1619s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1963.3M) ***
[12/21 17:38:29   1619s] % End Save placement data ... (date=12/21 17:38:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1415.0M, current mem=1415.0M)
[12/21 17:38:29   1619s] % Begin Save routing data ... (date=12/21 17:38:29, mem=1415.0M)
[12/21 17:38:29   1619s] Saving route file ...
[12/21 17:38:29   1619s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1960.3M) ***
[12/21 17:38:29   1619s] % End Save routing data ... (date=12/21 17:38:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1415.1M, current mem=1415.1M)
[12/21 17:38:29   1619s] Saving property file DBS/route.dat/CHIP.prop
[12/21 17:38:29   1619s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1963.3M) ***
[12/21 17:38:30   1619s] #Saving pin access data to file DBS/route.dat/CHIP.apa ...
[12/21 17:38:30   1620s] #
[12/21 17:38:30   1620s] % Begin Save power constraints data ... (date=12/21 17:38:30, mem=1415.1M)
[12/21 17:38:30   1620s] % End Save power constraints data ... (date=12/21 17:38:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1415.1M, current mem=1415.1M)
[12/21 17:38:35   1624s] Generated self-contained design route.dat
[12/21 17:38:36   1624s] % End save design ... (date=12/21 17:38:36, total cpu=0:00:05.4, real=0:00:09.0, peak res=1415.9M, current mem=1415.9M)
[12/21 17:38:36   1624s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 17:38:36   1624s] 
[12/21 17:39:21   1628s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew true -analysisType onChipVariation -log true
[12/21 17:39:45   1630s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/21 17:39:45   1630s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[12/21 17:39:45   1630s] Switching SI Aware to true by default in postroute mode   
[12/21 17:39:45   1630s]  Reset EOS DB
[12/21 17:39:45   1630s] Ignoring AAE DB Resetting ...
[12/21 17:39:45   1630s] Extraction called for design 'CHIP' of instances=5456 and nets=6133 using extraction engine 'postRoute' at effort level 'low' .
[12/21 17:39:45   1630s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[12/21 17:39:45   1630s] RC Extraction called in multi-corner(1) mode.
[12/21 17:39:45   1630s] Process corner(s) are loaded.
[12/21 17:39:45   1630s]  Corner: RC_corner
[12/21 17:39:45   1630s] extractDetailRC Option : -outfile /tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d  -extended
[12/21 17:39:45   1630s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/21 17:39:45   1630s]       RC Corner Indexes            0   
[12/21 17:39:45   1630s] Capacitance Scaling Factor   : 1.00000 
[12/21 17:39:45   1630s] Coupling Cap. Scaling Factor : 1.00000 
[12/21 17:39:45   1630s] Resistance Scaling Factor    : 1.00000 
[12/21 17:39:45   1630s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 17:39:45   1630s] Clock Res. Scaling Factor    : 1.00000 
[12/21 17:39:45   1630s] Shrink Factor                : 1.00000
[12/21 17:39:45   1630s] LayerId::1 widthSet size::4
[12/21 17:39:45   1630s] LayerId::2 widthSet size::4
[12/21 17:39:45   1630s] LayerId::3 widthSet size::4
[12/21 17:39:45   1630s] LayerId::4 widthSet size::4
[12/21 17:39:45   1630s] LayerId::5 widthSet size::4
[12/21 17:39:45   1630s] LayerId::6 widthSet size::4
[12/21 17:39:45   1630s] LayerId::7 widthSet size::5
[12/21 17:39:45   1630s] LayerId::8 widthSet size::3
[12/21 17:39:45   1630s] Initializing multi-corner capacitance tables ... 
[12/21 17:39:45   1630s] Initializing multi-corner resistance tables ...
[12/21 17:39:45   1630s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280709 ; uaWl: 1.000000 ; uaWlH: 0.186164 ; aWlH: 0.000000 ; Pmax: 0.818600 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:39:45   1630s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1934.0M)
[12/21 17:39:45   1630s] Creating parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d' for storing RC.
[12/21 17:39:45   1630s] Extracted 10.0077% (CPU Time= 0:00:00.1  MEM= 2010.4M)
[12/21 17:39:45   1630s] Extracted 20.0077% (CPU Time= 0:00:00.2  MEM= 2010.4M)
[12/21 17:39:45   1630s] Extracted 30.0077% (CPU Time= 0:00:00.2  MEM= 2010.4M)
[12/21 17:39:45   1630s] Extracted 40.0077% (CPU Time= 0:00:00.2  MEM= 2010.4M)
[12/21 17:39:45   1630s] Extracted 50.0077% (CPU Time= 0:00:00.3  MEM= 2010.4M)
[12/21 17:39:45   1630s] Extracted 60.0077% (CPU Time= 0:00:00.3  MEM= 2010.4M)
[12/21 17:39:45   1630s] Extracted 70.0077% (CPU Time= 0:00:00.4  MEM= 2010.4M)
[12/21 17:39:45   1630s] Extracted 80.0077% (CPU Time= 0:00:00.4  MEM= 2010.4M)
[12/21 17:39:45   1630s] Extracted 90.0077% (CPU Time= 0:00:00.5  MEM= 2010.4M)
[12/21 17:39:45   1630s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 2010.4M)
[12/21 17:39:45   1630s] Number of Extracted Resistors     : 74951
[12/21 17:39:45   1630s] Number of Extracted Ground Cap.   : 37477
[12/21 17:39:45   1630s] Number of Extracted Coupling Cap. : 93132
[12/21 17:39:45   1630s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d' for reading (mem: 1978.375M)
[12/21 17:39:45   1630s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[12/21 17:39:45   1630s]  Corner: RC_corner
[12/21 17:39:45   1630s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1978.4M)
[12/21 17:39:45   1630s] Creating parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb_Filter.rcdb.d' for storing RC.
[12/21 17:39:46   1631s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d': 6116 access done (mem: 1978.375M)
[12/21 17:39:46   1631s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1978.375M)
[12/21 17:39:46   1631s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d' for reading (mem: 1978.375M)
[12/21 17:39:46   1631s] processing rcdb (/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d) for hinst (top) of cell (CHIP);
[12/21 17:39:46   1631s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d': 0 access done (mem: 1978.375M)
[12/21 17:39:46   1631s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=1978.375M)
[12/21 17:39:46   1631s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1978.375M)
[12/21 17:39:47   1631s] Starting delay calculation for Setup views
[12/21 17:39:47   1631s] AAE DB initialization (MEM=1978.38 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/21 17:39:47   1631s] Starting SI iteration 1 using Infinite Timing Windows
[12/21 17:39:47   1632s] #################################################################################
[12/21 17:39:47   1632s] # Design Stage: PostRoute
[12/21 17:39:47   1632s] # Design Name: CHIP
[12/21 17:39:47   1632s] # Design Mode: 130nm
[12/21 17:39:47   1632s] # Analysis Mode: MMMC OCV 
[12/21 17:39:47   1632s] # Parasitics Mode: SPEF/RCDB
[12/21 17:39:47   1632s] # Signoff Settings: SI On 
[12/21 17:39:47   1632s] #################################################################################
[12/21 17:39:47   1632s] AAE_INFO: 1 threads acquired from CTE.
[12/21 17:39:47   1632s] Setting infinite Tws ...
[12/21 17:39:47   1632s] First Iteration Infinite Tw... 
[12/21 17:39:47   1632s] Calculate early delays in OCV mode...
[12/21 17:39:47   1632s] Calculate late delays in OCV mode...
[12/21 17:39:47   1632s] Topological Sorting (REAL = 0:00:00.0, MEM = 1978.4M, InitMEM = 1978.4M)
[12/21 17:39:47   1632s] Start delay calculation (fullDC) (1 T). (MEM=1978.38)
[12/21 17:39:47   1632s] LayerId::1 widthSet size::4
[12/21 17:39:47   1632s] LayerId::2 widthSet size::4
[12/21 17:39:47   1632s] LayerId::3 widthSet size::4
[12/21 17:39:47   1632s] LayerId::4 widthSet size::4
[12/21 17:39:47   1632s] LayerId::5 widthSet size::4
[12/21 17:39:47   1632s] LayerId::6 widthSet size::4
[12/21 17:39:47   1632s] LayerId::7 widthSet size::5
[12/21 17:39:47   1632s] LayerId::8 widthSet size::3
[12/21 17:39:47   1632s] Initializing multi-corner capacitance tables ... 
[12/21 17:39:47   1632s] Initializing multi-corner resistance tables ...
[12/21 17:39:47   1632s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280709 ; uaWl: 1.000000 ; uaWlH: 0.186164 ; aWlH: 0.000000 ; Pmax: 0.818600 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:39:47   1632s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
[12/21 17:39:47   1632s] AAE_INFO: Cdb files are: 
[12/21 17:39:47   1632s]  	/home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/slow.cdB
[12/21 17:39:47   1632s] 	/home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/fast.cdB
[12/21 17:39:47   1632s]  
[12/21 17:39:47   1632s] Start AAE Lib Loading. (MEM=1994.93)
[12/21 17:39:48   1632s] End AAE Lib Loading. (MEM=2046.01 CPU=0:00:00.6 Real=0:00:01.0)
[12/21 17:39:48   1632s] End AAE Lib Interpolated Model. (MEM=2046.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:39:48   1632s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d' for reading (mem: 2046.012M)
[12/21 17:39:48   1632s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2046.0M)
[12/21 17:39:48   1632s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz013g3wc, tpz013g3lt' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 17:39:48   1632s] Type 'man IMPESI-3086' for more detail.
[12/21 17:39:48   1632s] **WARN: (IMPESI-3086):	The cell 'RF2SH64x16' does not have characterized noise model(s) for 'USERLIB, USERLIB' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 17:39:48   1632s] Type 'man IMPESI-3086' for more detail.
[12/21 17:39:49   1633s] **WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz013g3wc, tpz013g3lt' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 17:39:49   1633s] Type 'man IMPESI-3086' for more detail.
[12/21 17:39:51   1635s] Total number of fetched objects 6116
[12/21 17:39:51   1635s] AAE_INFO-618: Total number of nets in the design is 6133,  100.0 percent of the nets selected for SI analysis
[12/21 17:39:51   1635s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 17:39:51   1635s] End delay calculation. (MEM=2052.62 CPU=0:00:02.4 REAL=0:00:03.0)
[12/21 17:39:51   1635s] End delay calculation (fullDC). (MEM=2025.54 CPU=0:00:03.3 REAL=0:00:04.0)
[12/21 17:39:51   1635s] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 2025.5M) ***
[12/21 17:39:51   1635s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2025.5M)
[12/21 17:39:51   1635s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/21 17:39:51   1635s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2025.5M)
[12/21 17:39:51   1635s] Starting SI iteration 2
[12/21 17:39:51   1635s] Calculate early delays in OCV mode...
[12/21 17:39:51   1635s] Calculate late delays in OCV mode...
[12/21 17:39:51   1635s] Start delay calculation (fullDC) (1 T). (MEM=1962.75)
[12/21 17:39:51   1636s] End AAE Lib Interpolated Model. (MEM=1962.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:39:52   1636s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/21 17:39:52   1636s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 6116. 
[12/21 17:39:52   1636s] Total number of fetched objects 6116
[12/21 17:39:52   1636s] AAE_INFO-618: Total number of nets in the design is 6133,  2.5 percent of the nets selected for SI analysis
[12/21 17:39:52   1636s] End delay calculation. (MEM=2005.43 CPU=0:00:00.1 REAL=0:00:01.0)
[12/21 17:39:52   1636s] End delay calculation (fullDC). (MEM=2005.43 CPU=0:00:00.2 REAL=0:00:01.0)
[12/21 17:39:52   1636s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2005.4M) ***
[12/21 17:39:52   1636s] *** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:27:16 mem=2005.4M)
[12/21 17:39:52   1636s] All LLGs are deleted
[12/21 17:39:52   1636s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1963.4M
[12/21 17:39:52   1636s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1963.4M
[12/21 17:39:52   1636s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1963.4M
[12/21 17:39:52   1636s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1963.4M
[12/21 17:39:52   1636s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1995.4M
[12/21 17:39:52   1636s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.004, MEM:1995.4M
[12/21 17:39:52   1636s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1995.4M
[12/21 17:39:52   1636s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.036, MEM:1995.4M
[12/21 17:39:52   1636s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1995.4M
[12/21 17:39:52   1636s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1995.4M
[12/21 17:39:54   1637s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.074  |  2.233  |  5.717  |  0.074  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.700%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[12/21 17:39:54   1637s] Total CPU time: 7.03 sec
[12/21 17:39:54   1637s] Total Real time: 9.0 sec
[12/21 17:39:54   1637s] Total Memory Usage: 1994.445312 Mbytes
[12/21 17:39:54   1637s] Info: pop threads available for lower-level modules during optimization.
[12/21 17:39:54   1637s] Reset AAE Options
[12/21 17:39:54   1637s] 
[12/21 17:39:54   1637s] =============================================================================================
[12/21 17:39:54   1637s]  Final TAT Report for timeDesign
[12/21 17:39:54   1637s] =============================================================================================
[12/21 17:39:54   1637s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 17:39:54   1637s] ---------------------------------------------------------------------------------------------
[12/21 17:39:54   1637s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 17:39:54   1637s] [ ExtractRC              ]      1   0:00:01.5  (  16.3 % )     0:00:01.5 /  0:00:01.2    0.8
[12/21 17:39:54   1637s] [ TimingUpdate           ]      2   0:00:00.3  (   3.0 % )     0:00:05.2 /  0:00:04.5    0.9
[12/21 17:39:54   1637s] [ FullDelayCalc          ]      1   0:00:04.9  (  51.8 % )     0:00:04.9 /  0:00:04.2    0.9
[12/21 17:39:54   1637s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:02.3 /  0:00:00.9    0.4
[12/21 17:39:54   1637s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 17:39:54   1637s] [ DrvReport              ]      1   0:00:01.3  (  13.6 % )     0:00:01.7 /  0:00:00.3    0.2
[12/21 17:39:54   1637s] [ GenerateReports        ]      1   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 17:39:54   1637s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/21 17:39:54   1637s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/21 17:39:54   1637s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/21 17:39:54   1637s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 17:39:54   1637s] [ ReportGlitchViolation  ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.0    0.1
[12/21 17:39:54   1637s] [ GenerateDrvReportData  ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 17:39:54   1637s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 17:39:54   1637s] [ MISC                   ]          0:00:00.4  (   4.4 % )     0:00:00.4 /  0:00:00.4    0.9
[12/21 17:39:54   1637s] ---------------------------------------------------------------------------------------------
[12/21 17:39:54   1637s]  timeDesign TOTAL                   0:00:09.4  ( 100.0 % )     0:00:09.4 /  0:00:07.0    0.7
[12/21 17:39:54   1637s] ---------------------------------------------------------------------------------------------
[12/21 17:39:54   1637s] 
[12/21 17:45:56   1667s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/21 17:45:56   1667s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CHIP_postRoute -outDir timingReports
[12/21 17:45:56   1667s]  Reset EOS DB
[12/21 17:45:56   1667s] Ignoring AAE DB Resetting ...
[12/21 17:45:56   1667s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d': 6116 access done (mem: 2001.117M)
[12/21 17:45:56   1667s] Extraction called for design 'CHIP' of instances=5456 and nets=6133 using extraction engine 'postRoute' at effort level 'low' .
[12/21 17:45:56   1667s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[12/21 17:45:56   1667s] RC Extraction called in multi-corner(1) mode.
[12/21 17:45:56   1667s] Process corner(s) are loaded.
[12/21 17:45:56   1667s]  Corner: RC_corner
[12/21 17:45:56   1667s] extractDetailRC Option : -outfile /tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d -maxResLength 200  -extended
[12/21 17:45:56   1667s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/21 17:45:56   1667s]       RC Corner Indexes            0   
[12/21 17:45:56   1667s] Capacitance Scaling Factor   : 1.00000 
[12/21 17:45:56   1667s] Coupling Cap. Scaling Factor : 1.00000 
[12/21 17:45:56   1667s] Resistance Scaling Factor    : 1.00000 
[12/21 17:45:56   1667s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 17:45:56   1667s] Clock Res. Scaling Factor    : 1.00000 
[12/21 17:45:56   1667s] Shrink Factor                : 1.00000
[12/21 17:45:56   1667s] LayerId::1 widthSet size::4
[12/21 17:45:56   1667s] LayerId::2 widthSet size::4
[12/21 17:45:56   1667s] LayerId::3 widthSet size::4
[12/21 17:45:56   1667s] LayerId::4 widthSet size::4
[12/21 17:45:56   1667s] LayerId::5 widthSet size::4
[12/21 17:45:56   1667s] LayerId::6 widthSet size::4
[12/21 17:45:56   1667s] LayerId::7 widthSet size::5
[12/21 17:45:56   1667s] LayerId::8 widthSet size::3
[12/21 17:45:56   1667s] Initializing multi-corner capacitance tables ... 
[12/21 17:45:56   1667s] Initializing multi-corner resistance tables ...
[12/21 17:45:56   1667s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280709 ; uaWl: 1.000000 ; uaWlH: 0.186164 ; aWlH: 0.000000 ; Pmax: 0.818600 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:45:56   1667s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1992.1M)
[12/21 17:45:56   1667s] Creating parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d' for storing RC.
[12/21 17:45:56   1667s] Extracted 10.0077% (CPU Time= 0:00:00.2  MEM= 2068.5M)
[12/21 17:45:56   1667s] Extracted 20.0077% (CPU Time= 0:00:00.2  MEM= 2068.5M)
[12/21 17:45:56   1667s] Extracted 30.0077% (CPU Time= 0:00:00.2  MEM= 2068.5M)
[12/21 17:45:56   1667s] Extracted 40.0077% (CPU Time= 0:00:00.2  MEM= 2068.5M)
[12/21 17:45:56   1667s] Extracted 50.0077% (CPU Time= 0:00:00.3  MEM= 2068.5M)
[12/21 17:45:56   1667s] Extracted 60.0077% (CPU Time= 0:00:00.3  MEM= 2068.5M)
[12/21 17:45:56   1667s] Extracted 70.0077% (CPU Time= 0:00:00.4  MEM= 2068.5M)
[12/21 17:45:56   1667s] Extracted 80.0077% (CPU Time= 0:00:00.4  MEM= 2068.5M)
[12/21 17:45:56   1667s] Extracted 90.0077% (CPU Time= 0:00:00.5  MEM= 2068.5M)
[12/21 17:45:56   1667s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 2068.5M)
[12/21 17:45:56   1667s] Number of Extracted Resistors     : 74951
[12/21 17:45:56   1667s] Number of Extracted Ground Cap.   : 37477
[12/21 17:45:56   1667s] Number of Extracted Coupling Cap. : 93132
[12/21 17:45:56   1667s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d' for reading (mem: 2021.504M)
[12/21 17:45:56   1667s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[12/21 17:45:56   1667s]  Corner: RC_corner
[12/21 17:45:56   1668s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2021.5M)
[12/21 17:45:56   1668s] Creating parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb_Filter.rcdb.d' for storing RC.
[12/21 17:45:57   1668s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d': 6116 access done (mem: 2021.504M)
[12/21 17:45:57   1668s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2021.504M)
[12/21 17:45:57   1668s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d' for reading (mem: 2021.504M)
[12/21 17:45:57   1668s] processing rcdb (/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d) for hinst (top) of cell (CHIP);
[12/21 17:45:57   1668s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d': 0 access done (mem: 2021.504M)
[12/21 17:45:57   1668s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=2021.504M)
[12/21 17:45:57   1668s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 2021.504M)
[12/21 17:45:57   1668s] All LLGs are deleted
[12/21 17:45:57   1668s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1936.7M
[12/21 17:45:57   1668s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1936.7M
[12/21 17:45:57   1668s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1936.7M
[12/21 17:45:57   1668s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1936.7M
[12/21 17:45:57   1668s] Fast DP-INIT is on for default
[12/21 17:45:57   1668s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.027, MEM:1938.7M
[12/21 17:45:57   1668s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.033, MEM:1938.7M
[12/21 17:45:57   1668s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1938.7M
[12/21 17:45:57   1668s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1938.7M
[12/21 17:45:57   1668s] Starting delay calculation for Hold views
[12/21 17:45:58   1668s] Starting SI iteration 1 using Infinite Timing Windows
[12/21 17:45:58   1668s] #################################################################################
[12/21 17:45:58   1668s] # Design Stage: PostRoute
[12/21 17:45:58   1668s] # Design Name: CHIP
[12/21 17:45:58   1668s] # Design Mode: 130nm
[12/21 17:45:58   1668s] # Analysis Mode: MMMC OCV 
[12/21 17:45:58   1668s] # Parasitics Mode: SPEF/RCDB
[12/21 17:45:58   1668s] # Signoff Settings: SI On 
[12/21 17:45:58   1668s] #################################################################################
[12/21 17:45:58   1669s] AAE_INFO: 1 threads acquired from CTE.
[12/21 17:45:58   1669s] Setting infinite Tws ...
[12/21 17:45:58   1669s] First Iteration Infinite Tw... 
[12/21 17:45:58   1669s] Calculate late delays in OCV mode...
[12/21 17:45:58   1669s] Calculate early delays in OCV mode...
[12/21 17:45:58   1669s] Calculate late delays in OCV mode...
[12/21 17:45:58   1669s] Calculate early delays in OCV mode...
[12/21 17:45:58   1669s] Topological Sorting (REAL = 0:00:00.0, MEM = 1954.3M, InitMEM = 1954.3M)
[12/21 17:45:58   1669s] Start delay calculation (fullDC) (1 T). (MEM=1954.31)
[12/21 17:45:58   1669s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[12/21 17:45:58   1669s] LayerId::1 widthSet size::4
[12/21 17:45:58   1669s] LayerId::2 widthSet size::4
[12/21 17:45:58   1669s] LayerId::3 widthSet size::4
[12/21 17:45:58   1669s] LayerId::4 widthSet size::4
[12/21 17:45:58   1669s] LayerId::5 widthSet size::4
[12/21 17:45:58   1669s] LayerId::6 widthSet size::4
[12/21 17:45:58   1669s] LayerId::7 widthSet size::5
[12/21 17:45:58   1669s] LayerId::8 widthSet size::3
[12/21 17:45:58   1669s] Initializing multi-corner capacitance tables ... 
[12/21 17:45:58   1669s] Initializing multi-corner resistance tables ...
[12/21 17:45:58   1669s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280709 ; uaWl: 1.000000 ; uaWlH: 0.186164 ; aWlH: 0.000000 ; Pmax: 0.818600 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:45:58   1669s] End AAE Lib Interpolated Model. (MEM=1971.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:45:58   1669s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d' for reading (mem: 1971.867M)
[12/21 17:45:58   1669s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1971.9M)
[12/21 17:46:01   1672s] Total number of fetched objects 6116
[12/21 17:46:01   1672s] AAE_INFO-618: Total number of nets in the design is 6133,  100.0 percent of the nets selected for SI analysis
[12/21 17:46:01   1672s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/21 17:46:01   1672s] End delay calculation. (MEM=1995.09 CPU=0:00:02.9 REAL=0:00:03.0)
[12/21 17:46:01   1672s] End delay calculation (fullDC). (MEM=1995.09 CPU=0:00:03.2 REAL=0:00:03.0)
[12/21 17:46:01   1672s] *** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 1995.1M) ***
[12/21 17:46:02   1673s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1995.1M)
[12/21 17:46:02   1673s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/21 17:46:02   1673s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1995.1M)
[12/21 17:46:02   1673s] Starting SI iteration 2
[12/21 17:46:02   1673s] Calculate late delays in OCV mode...
[12/21 17:46:02   1673s] Calculate early delays in OCV mode...
[12/21 17:46:02   1673s] Calculate late delays in OCV mode...
[12/21 17:46:02   1673s] Calculate early delays in OCV mode...
[12/21 17:46:02   1673s] Start delay calculation (fullDC) (1 T). (MEM=1962.3)
[12/21 17:46:02   1673s] End AAE Lib Interpolated Model. (MEM=1962.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:46:02   1673s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 92. 
[12/21 17:46:02   1673s] Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 6116. 
[12/21 17:46:02   1673s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0. 
[12/21 17:46:02   1673s] Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 124. 
[12/21 17:46:02   1673s] Total number of fetched objects 6116
[12/21 17:46:02   1673s] AAE_INFO-618: Total number of nets in the design is 6133,  2.3 percent of the nets selected for SI analysis
[12/21 17:46:02   1673s] End delay calculation. (MEM=2004.98 CPU=0:00:00.1 REAL=0:00:00.0)
[12/21 17:46:02   1673s] End delay calculation (fullDC). (MEM=2004.98 CPU=0:00:00.1 REAL=0:00:00.0)
[12/21 17:46:02   1673s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2005.0M) ***
[12/21 17:46:02   1673s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:27:54 mem=2005.0M)
[12/21 17:46:03   1674s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode_min av_scan_mode_min 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.152  |  0.152  |  0.520  |  1.910  |  7.858  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  5436   |  3450   |  2636   |   13    |   12    |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 75.700%
------------------------------------------------------------
Reported timing to dir timingReports
[12/21 17:46:03   1674s] Total CPU time: 7.14 sec
[12/21 17:46:03   1674s] Total Real time: 7.0 sec
[12/21 17:46:03   1674s] Total Memory Usage: 1916.214844 Mbytes
[12/21 17:46:03   1674s] Reset AAE Options
[12/21 17:46:03   1674s] 
[12/21 17:46:03   1674s] =============================================================================================
[12/21 17:46:03   1674s]  Final TAT Report for timeDesign
[12/21 17:46:03   1674s] =============================================================================================
[12/21 17:46:03   1674s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 17:46:03   1674s] ---------------------------------------------------------------------------------------------
[12/21 17:46:03   1674s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 17:46:03   1674s] [ ExtractRC              ]      1   0:00:01.7  (  22.6 % )     0:00:01.7 /  0:00:01.3    0.8
[12/21 17:46:03   1674s] [ TimingUpdate           ]      1   0:00:00.4  (   5.2 % )     0:00:05.0 /  0:00:05.0    1.0
[12/21 17:46:03   1674s] [ FullDelayCalc          ]      1   0:00:04.6  (  60.5 % )     0:00:04.6 /  0:00:04.6    1.0
[12/21 17:46:03   1674s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.8 % )     0:00:05.7 /  0:00:05.7    1.0
[12/21 17:46:03   1674s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 17:46:03   1674s] [ GenerateReports        ]      1   0:00:00.4  (   5.7 % )     0:00:00.4 /  0:00:00.4    0.9
[12/21 17:46:03   1674s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/21 17:46:03   1674s] [ MISC                   ]          0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 17:46:03   1674s] ---------------------------------------------------------------------------------------------
[12/21 17:46:03   1674s]  timeDesign TOTAL                   0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.1    0.9
[12/21 17:46:03   1674s] ---------------------------------------------------------------------------------------------
[12/21 17:46:03   1674s] 
[12/21 17:46:16   1675s] <CMD> setDrawView place
[12/21 17:46:17   1675s] <CMD> zoomBox -227.08600 242.20600 943.41150 885.97950
[12/21 17:46:18   1675s] <CMD> zoomBox 233.48450 456.86900 674.93800 699.66850
[12/21 17:46:19   1676s] <CMD> zoomBox 366.79050 519.00000 597.23200 645.74300
[12/21 17:46:20   1676s] <CMD> zoomBox 447.77550 556.74550 550.02450 612.98250
[12/21 17:46:21   1676s] <CMD> zoomBox 488.00800 575.49750 526.57200 596.70750
[12/21 17:46:24   1676s] <CMD> zoomBox 453.12950 561.95000 555.38300 618.18950
[12/21 17:46:25   1676s] <CMD> zoomBox 267.36250 489.79650 708.84250 732.61050
[12/21 17:46:26   1676s] <CMD> zoomBox 45.98400 403.81150 891.72050 868.96650
[12/21 17:46:26   1676s] <CMD> zoomBox -378.10900 239.09100 1242.05800 1130.18300
[12/21 17:46:27   1676s] <CMD> zoomBox -990.52800 116.77200 1647.64400 1567.76650
[12/21 17:46:28   1676s] <CMD> zoomBox -748.69600 146.92250 1493.75050 1380.26800
[12/21 17:46:29   1677s] <CMD> setDrawView fplan
[12/21 17:46:30   1677s] <CMD> zoomBox -1072.50000 5.59200 1565.67200 1456.58650
[12/21 17:46:31   1677s] <CMD> zoomBox -571.65650 36.38600 1334.42350 1084.73000
[12/21 17:46:42   1678s] <CMD> saveDesign DBS/route2
[12/21 17:46:42   1678s] The in-memory database contained RC information but was not saved. To save 
[12/21 17:46:42   1678s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/21 17:46:42   1678s] so it should only be saved when it is really desired.
[12/21 17:46:43   1678s] % Begin save design ... (date=12/21 17:46:43, mem=1405.8M)
[12/21 17:46:43   1678s] % Begin Save ccopt configuration ... (date=12/21 17:46:43, mem=1405.8M)
[12/21 17:46:43   1678s] % End Save ccopt configuration ... (date=12/21 17:46:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1406.0M, current mem=1406.0M)
[12/21 17:46:43   1678s] % Begin Save netlist data ... (date=12/21 17:46:43, mem=1406.0M)
[12/21 17:46:43   1678s] Writing Binary DB to DBS/route2.dat/CHIP.v.bin in single-threaded mode...
[12/21 17:46:43   1678s] % End Save netlist data ... (date=12/21 17:46:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1406.0M, current mem=1406.0M)
[12/21 17:46:43   1678s] Saving symbol-table file ...
[12/21 17:46:43   1678s] Saving congestion map file DBS/route2.dat/CHIP.route.congmap.gz ...
[12/21 17:46:43   1678s] % Begin Save AAE data ... (date=12/21 17:46:43, mem=1406.1M)
[12/21 17:46:43   1678s] Saving AAE Data ...
[12/21 17:46:43   1678s] % End Save AAE data ... (date=12/21 17:46:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1406.1M, current mem=1406.1M)
[12/21 17:46:43   1678s] Saving preference file DBS/route2.dat/gui.pref.tcl ...
[12/21 17:46:43   1678s] Saving mode setting ...
[12/21 17:46:43   1678s] Saving global file ...
[12/21 17:46:44   1678s] % Begin Save floorplan data ... (date=12/21 17:46:44, mem=1406.3M)
[12/21 17:46:44   1678s] Saving floorplan file ...
[12/21 17:46:44   1678s] % End Save floorplan data ... (date=12/21 17:46:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1406.3M, current mem=1406.3M)
[12/21 17:46:44   1678s] Saving PG file DBS/route2.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 21 17:46:44 2021)
[12/21 17:46:44   1678s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1922.7M) ***
[12/21 17:46:44   1678s] Saving Drc markers ...
[12/21 17:46:44   1678s] ... 1 markers are saved ...
[12/21 17:46:44   1678s] ... 0 geometry drc markers are saved ...
[12/21 17:46:44   1678s] ... 0 antenna drc markers are saved ...
[12/21 17:46:44   1678s] % Begin Save placement data ... (date=12/21 17:46:44, mem=1406.4M)
[12/21 17:46:44   1678s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/21 17:46:44   1678s] Save Adaptive View Pruning View Names to Binary file
[12/21 17:46:44   1678s] av_func_mode_max
[12/21 17:46:44   1678s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1925.7M) ***
[12/21 17:46:44   1678s] % End Save placement data ... (date=12/21 17:46:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1406.4M, current mem=1406.4M)
[12/21 17:46:44   1678s] % Begin Save routing data ... (date=12/21 17:46:44, mem=1406.4M)
[12/21 17:46:44   1678s] Saving route file ...
[12/21 17:46:44   1678s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1922.7M) ***
[12/21 17:46:45   1678s] % End Save routing data ... (date=12/21 17:46:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=1406.6M, current mem=1406.6M)
[12/21 17:46:45   1678s] Saving property file DBS/route2.dat/CHIP.prop
[12/21 17:46:45   1678s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1925.7M) ***
[12/21 17:46:45   1678s] #Saving pin access data to file DBS/route2.dat/CHIP.apa ...
[12/21 17:46:45   1679s] #
[12/21 17:46:45   1679s] % Begin Save power constraints data ... (date=12/21 17:46:45, mem=1406.6M)
[12/21 17:46:45   1679s] % End Save power constraints data ... (date=12/21 17:46:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1406.6M, current mem=1406.6M)
[12/21 17:46:50   1683s] Generated self-contained design route2.dat
[12/21 17:46:50   1683s] % End save design ... (date=12/21 17:46:50, total cpu=0:00:05.2, real=0:00:07.0, peak res=1407.1M, current mem=1407.1M)
[12/21 17:46:50   1683s] *** Message Summary: 0 warning(s), 0 error(s)
[12/21 17:46:50   1683s] 
[12/21 17:47:16   1685s] <CMD> getFillerMode -quiet
[12/21 17:47:43   1687s] <CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
[12/21 17:47:43   1687s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1936.5M
[12/21 17:47:43   1687s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1936.5M
[12/21 17:47:43   1687s] #spOpts: N=130 
[12/21 17:47:43   1687s] All LLGs are deleted
[12/21 17:47:43   1687s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1936.5M
[12/21 17:47:43   1687s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1936.5M
[12/21 17:47:43   1687s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1936.5M
[12/21 17:47:43   1687s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1936.5M
[12/21 17:47:43   1687s] Core basic site is TSM13SITE
[12/21 17:47:43   1688s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 17:47:43   1688s] SiteArray: use 450,560 bytes
[12/21 17:47:43   1688s] SiteArray: current memory after site array memory allocation 1968.5M
[12/21 17:47:43   1688s] SiteArray: FP blocked sites are writable
[12/21 17:47:43   1688s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 17:47:43   1688s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1968.5M
[12/21 17:47:43   1688s] Process 25657 wires and vias for routing blockage and capacity analysis
[12/21 17:47:43   1688s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.012, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.820, REAL:0.143, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.820, REAL:0.148, MEM:1968.5M
[12/21 17:47:43   1688s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:00.0, mem=1968.5MB).
[12/21 17:47:43   1688s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.840, REAL:0.165, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1968.5M
[12/21 17:47:43   1688s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[12/21 17:47:43   1688s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.003, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1968.5M
[12/21 17:47:43   1688s] AddFiller init all instances time CPU:0.000, REAL:0.001
[12/21 17:47:43   1688s] AddFiller main function time CPU:0.161, REAL:0.162
[12/21 17:47:43   1688s] Filler instance commit time CPU:0.073, REAL:0.073
[12/21 17:47:43   1688s] *INFO: Adding fillers to top-module.
[12/21 17:47:43   1688s] *INFO:   Added 11 filler insts (cell FILL64 / prefix FILLER).
[12/21 17:47:43   1688s] *INFO:   Added 23 filler insts (cell FILL32 / prefix FILLER).
[12/21 17:47:43   1688s] *INFO:   Added 93 filler insts (cell FILL16 / prefix FILLER).
[12/21 17:47:43   1688s] *INFO:   Added 435 filler insts (cell FILL8 / prefix FILLER).
[12/21 17:47:43   1688s] *INFO:   Added 1802 filler insts (cell FILL4 / prefix FILLER).
[12/21 17:47:43   1688s] *INFO:   Added 1937 filler insts (cell FILL2 / prefix FILLER).
[12/21 17:47:43   1688s] *INFO:   Added 1864 filler insts (cell FILL1 / prefix FILLER).
[12/21 17:47:43   1688s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.170, REAL:0.163, MEM:1968.5M
[12/21 17:47:43   1688s] *INFO: Total 6165 filler insts added - prefix FILLER (CPU: 0:00:01.0).
[12/21 17:47:43   1688s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.170, REAL:0.164, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1968.5M
[12/21 17:47:43   1688s] For 6165 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/21 17:47:43   1688s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.004, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.170, REAL:0.167, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.170, REAL:0.168, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1968.5M
[12/21 17:47:43   1688s] All LLGs are deleted
[12/21 17:47:43   1688s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1968.5M
[12/21 17:47:43   1688s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:1.040, REAL:0.369, MEM:1968.5M
[12/21 17:48:16   1691s] <CMD> verify_drc
[12/21 17:48:16   1691s]  *** Starting Verify DRC (MEM: 1968.5) ***
[12/21 17:48:16   1691s] 
[12/21 17:48:16   1691s]   VERIFY DRC ...... Starting Verification
[12/21 17:48:16   1691s]   VERIFY DRC ...... Initializing
[12/21 17:48:16   1691s]   VERIFY DRC ...... Deleting Existing Violations
[12/21 17:48:16   1691s]   VERIFY DRC ...... Creating Sub-Areas
[12/21 17:48:16   1691s]   VERIFY DRC ...... Using new threading
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 176.800 176.800} 1 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {176.800 0.000 353.600 176.800} 2 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {353.600 0.000 530.400 176.800} 3 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {530.400 0.000 707.200 176.800} 4 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {707.200 0.000 884.000 176.800} 5 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {884.000 0.000 1058.820 176.800} 6 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {0.000 176.800 176.800 353.600} 7 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {176.800 176.800 353.600 353.600} 8 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {353.600 176.800 530.400 353.600} 9 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 9 complete 12 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {530.400 176.800 707.200 353.600} 10 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 10 complete 5 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {707.200 176.800 884.000 353.600} 11 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 11 complete 1 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {884.000 176.800 1058.820 353.600} 12 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {0.000 353.600 176.800 530.400} 13 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {176.800 353.600 353.600 530.400} 14 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 14 complete 6 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {353.600 353.600 530.400 530.400} 15 of 36
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area : 15 complete 71 Viols.
[12/21 17:48:16   1691s]   VERIFY DRC ...... Sub-Area: {530.400 353.600 707.200 530.400} 16 of 36
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area : 16 complete 88 Viols.
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area: {707.200 353.600 884.000 530.400} 17 of 36
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area : 17 complete 13 Viols.
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area: {884.000 353.600 1058.820 530.400} 18 of 36
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area: {0.000 530.400 176.800 707.200} 19 of 36
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area: {176.800 530.400 353.600 707.200} 20 of 36
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area : 20 complete 18 Viols.
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area: {353.600 530.400 530.400 707.200} 21 of 36
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area : 21 complete 99 Viols.
[12/21 17:48:17   1692s]   VERIFY DRC ...... Sub-Area: {530.400 530.400 707.200 707.200} 22 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 22 complete 118 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {707.200 530.400 884.000 707.200} 23 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 23 complete 10 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {884.000 530.400 1058.820 707.200} 24 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {0.000 707.200 176.800 884.000} 25 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {176.800 707.200 353.600 884.000} 26 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 26 complete 10 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {353.600 707.200 530.400 884.000} 27 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 27 complete 18 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {530.400 707.200 707.200 884.000} 28 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 28 complete 6 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {707.200 707.200 884.000 884.000} 29 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 29 complete 4 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {884.000 707.200 1058.820 884.000} 30 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {0.000 884.000 176.800 1058.620} 31 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {176.800 884.000 353.600 1058.620} 32 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {353.600 884.000 530.400 1058.620} 33 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {530.400 884.000 707.200 1058.620} 34 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {707.200 884.000 884.000 1058.620} 35 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area: {884.000 884.000 1058.820 1058.620} 36 of 36
[12/21 17:48:18   1693s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/21 17:48:18   1693s] 
[12/21 17:48:18   1693s]   Verification Complete : 479 Viols.
[12/21 17:48:18   1693s] 
[12/21 17:48:18   1693s]  Violation Summary By Layer and Type:
[12/21 17:48:18   1693s] 
[12/21 17:48:18   1693s] 	          Short   MetSpc      Mar   Totals
[12/21 17:48:18   1693s] 	METAL1        8        0        0        8
[12/21 17:48:18   1693s] 	METAL2      253       18        0      271
[12/21 17:48:18   1693s] 	METAL3      149       16        3      168
[12/21 17:48:18   1693s] 	METAL4       29        1        1       31
[12/21 17:48:18   1693s] 	METAL5        1        0        0        1
[12/21 17:48:18   1693s] 	Totals      440       35        4      479
[12/21 17:48:18   1693s] 
[12/21 17:48:18   1693s]  *** End Verify DRC (CPU: 0:00:01.7  ELAPSED TIME: 2.00  MEM: 10.0M) ***
[12/21 17:48:18   1693s] 
[12/21 17:49:06   1697s] <CMD> setNanoRouteMode -quiet -routeWithEco 1
[12/21 17:49:06   1697s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/21 17:49:06   1697s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/21 17:49:06   1697s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/21 17:49:06   1697s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 17:49:06   1697s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/21 17:49:06   1697s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/21 17:49:06   1697s] Running Native NanoRoute ...
[12/21 17:49:06   1697s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/21 17:49:06   1697s] ### Time Record (routeDesign) is installed.
[12/21 17:49:06   1697s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1430.55 (MB), peak = 1543.75 (MB)
[12/21 17:49:06   1697s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/21 17:49:06   1697s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/21 17:49:06   1697s] **INFO: User settings:
[12/21 17:49:06   1697s] setNanoRouteMode -drouteStartIteration                          0
[12/21 17:49:06   1697s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/21 17:49:06   1697s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/21 17:49:06   1697s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/21 17:49:06   1697s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/21 17:49:06   1697s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/21 17:49:06   1697s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/21 17:49:06   1697s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/21 17:49:06   1697s] setNanoRouteMode -routeTdrEffort                                10
[12/21 17:49:06   1697s] setNanoRouteMode -routeWithEco                                  true
[12/21 17:49:06   1697s] setNanoRouteMode -routeWithSiDriven                             true
[12/21 17:49:06   1697s] setNanoRouteMode -routeWithTimingDriven                         true
[12/21 17:49:06   1697s] setNanoRouteMode -timingEngine                                  {}
[12/21 17:49:06   1697s] setDesignMode -process                                          130
[12/21 17:49:06   1697s] setExtractRCMode -coupled                                       true
[12/21 17:49:06   1697s] setExtractRCMode -coupling_c_th                                 0.4
[12/21 17:49:06   1697s] setExtractRCMode -engine                                        postRoute
[12/21 17:49:06   1697s] setExtractRCMode -relative_c_th                                 1
[12/21 17:49:06   1697s] setExtractRCMode -total_c_th                                    0
[12/21 17:49:06   1697s] setDelayCalMode -enable_high_fanout                             true
[12/21 17:49:06   1697s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/21 17:49:06   1697s] setDelayCalMode -engine                                         aae
[12/21 17:49:06   1697s] setDelayCalMode -ignoreNetLoad                                  false
[12/21 17:49:06   1697s] setDelayCalMode -SIAware                                        true
[12/21 17:49:06   1697s] setSIMode -separate_delta_delay_on_data                         true
[12/21 17:49:06   1697s] 
[12/21 17:49:06   1697s] #**INFO: setDesignMode -flowEffort standard
[12/21 17:49:06   1697s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/21 17:49:06   1697s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/21 17:49:06   1697s] OPERPROF: Starting checkPlace at level 1, MEM:1978.1M
[12/21 17:49:06   1697s] #spOpts: N=130 
[12/21 17:49:06   1697s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1978.1M
[12/21 17:49:06   1697s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1978.1M
[12/21 17:49:06   1697s] Core basic site is TSM13SITE
[12/21 17:49:06   1697s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 17:49:06   1697s] SiteArray: use 450,560 bytes
[12/21 17:49:06   1697s] SiteArray: current memory after site array memory allocation 1978.1M
[12/21 17:49:06   1697s] SiteArray: FP blocked sites are writable
[12/21 17:49:06   1697s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1978.1M
[12/21 17:49:06   1697s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1978.1M
[12/21 17:49:06   1697s] Begin checking placement ... (start mem=1978.1M, init mem=1978.1M)
[12/21 17:49:06   1697s] 
[12/21 17:49:06   1697s] Running CheckPlace using 1 thread in normal mode...
[12/21 17:49:06   1697s] 
[12/21 17:49:06   1697s] ...checkPlace normal is done!
[12/21 17:49:06   1697s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1978.1M
[12/21 17:49:06   1697s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:1978.1M
[12/21 17:49:06   1697s] *info: Placed = 10791          (Fixed = 23)
[12/21 17:49:06   1697s] *info: Unplaced = 0           
[12/21 17:49:06   1697s] Placement Density:100.00%(135189/135189)
[12/21 17:49:06   1697s] Placement Density (including fixed std cells):100.00%(135189/135189)
[12/21 17:49:06   1697s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1978.1M
[12/21 17:49:06   1697s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1978.1M
[12/21 17:49:06   1697s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1978.1M)
[12/21 17:49:06   1697s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.113, MEM:1978.1M
[12/21 17:49:06   1697s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/21 17:49:06   1697s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/21 17:49:06   1697s] 
[12/21 17:49:06   1697s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/21 17:49:06   1697s] *** Changed status on (0) nets in Clock.
[12/21 17:49:06   1697s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1978.1M) ***
[12/21 17:49:06   1697s] 
[12/21 17:49:06   1697s] globalDetailRoute
[12/21 17:49:06   1697s] 
[12/21 17:49:06   1697s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[12/21 17:49:06   1697s] ### Time Record (globalDetailRoute) is installed.
[12/21 17:49:06   1697s] #Start globalDetailRoute on Tue Dec 21 17:49:06 2021
[12/21 17:49:06   1697s] #
[12/21 17:49:06   1697s] ### Time Record (Pre Callback) is installed.
[12/21 17:49:06   1697s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_0KqyCu.rcdb.d': 6116 access done (mem: 1978.137M)
[12/21 17:49:06   1697s] ### Time Record (Pre Callback) is uninstalled.
[12/21 17:49:06   1697s] ### Time Record (DB Import) is installed.
[12/21 17:49:06   1697s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:49:06   1697s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:49:06   1697s] LayerId::1 widthSet size::4
[12/21 17:49:06   1697s] LayerId::2 widthSet size::4
[12/21 17:49:06   1697s] LayerId::3 widthSet size::4
[12/21 17:49:06   1697s] LayerId::4 widthSet size::4
[12/21 17:49:06   1697s] LayerId::5 widthSet size::4
[12/21 17:49:06   1697s] LayerId::6 widthSet size::4
[12/21 17:49:06   1697s] LayerId::7 widthSet size::5
[12/21 17:49:06   1697s] LayerId::8 widthSet size::3
[12/21 17:49:06   1697s] Initializing multi-corner capacitance tables ... 
[12/21 17:49:06   1697s] Initializing multi-corner resistance tables ...
[12/21 17:49:06   1697s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280709 ; uaWl: 1.000000 ; uaWlH: 0.186164 ; aWlH: 0.000000 ; Pmax: 0.818600 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:07   1697s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 17:49:07   1697s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:49:07   1697s] ### Net info: total nets: 6133
[12/21 17:49:07   1697s] ### Net info: dirty nets: 0
[12/21 17:49:07   1697s] ### Net info: marked as disconnected nets: 0
[12/21 17:49:07   1697s] #num needed restored net=0
[12/21 17:49:07   1697s] #need_extraction net=0 (total=6133)
[12/21 17:49:07   1697s] ### Net info: fully routed nets: 6084
[12/21 17:49:07   1697s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 17:49:07   1697s] ### Net info: unrouted nets: 0
[12/21 17:49:07   1697s] ### Net info: re-extraction nets: 0
[12/21 17:49:07   1697s] ### Net info: ignored nets: 0
[12/21 17:49:07   1697s] ### Net info: skip routing nets: 0
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:07   1697s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 17:49:07   1697s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:49:07   1697s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 17:49:07   1697s] ### import design signature (163): route=900027502 flt_obj=0 vio=1171976765 swire=282492057 shield_wire=1 net_attr=976358311 dirty_area=1551190545, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1845172242
[12/21 17:49:07   1697s] ### Time Record (DB Import) is uninstalled.
[12/21 17:49:07   1697s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 17:49:07   1697s] #RTESIG:78da8d94316fc32010853bf7579c4806576adce30083c754caea56519a35726592584a70
[12/21 17:49:07   1697s] #       85f1d07f5fd4aeb5013120f1e9e9dde38ed5fab8db03232c396ebe10e58943b3a778e062
[12/21 17:49:07   1697s] #       8324e40be1295e7dbcb2c7d5faedfd509101d64e61605004eb5debbf9f611aad87d186d0
[12/21 17:49:07   1697s] #       bbcbd31f6714c1b9bd8d168acf61b8fdcbd48243f0d312c251d680252a8c0b8af36d68c3
[12/21 17:49:07   1697s] #       0ca809d8b5bf5ca3b131f87833c7993c418e9474479c27ab8c90060945ef82bd583fc310
[12/21 17:49:07   1697s] #       c226c65e22268d9194a0f2c00a78a932c08a80b2147546264664302a83a9928ce02a83d1
[12/21 17:49:07   1697s] #       692676a25025a5131032c395ca705521b0bbedfae99e6858a131a9a67854db36875dd36c
[12/21 17:49:07   1697s] #       13728af2e644d502d8185ad7b5be8bac75d37d8e94c0dce0ec22a5ab7419daa43f045d6b
[12/21 17:49:07   1697s] #       60bf339728c0c44ce25e9e3b23d34f6594cc60969aece1072d899e25
[12/21 17:49:07   1697s] #
[12/21 17:49:07   1697s] #Skip comparing routing design signature in db-snapshot flow
[12/21 17:49:07   1697s] ### Time Record (Data Preparation) is installed.
[12/21 17:49:07   1697s] #RTESIG:78da8d94c16ec3200c8677de5358b4874c5a336320906327f59a4d55b76b9529b48dd492
[12/21 17:49:07   1697s] #       8990c3de7ea8bb2e01c401894fbf7f8cedd5fa73b707465872dc7c23ca2387664ff1c0c5
[12/21 17:49:07   1697s] #       0649c817c263bcfa78658fabf5dbfba12203ac9dc2c0a008d6bbd6ff3cc3345a0fa30da1
[12/21 17:49:07   1697s] #       77e7a73fce2882537b1d2d145fc370fd97a90587e0a72584a3ac014b54181714a7ebd086
[12/21 17:49:07   1697s] #       195013b04b7fbe446363f0f1668e3379821c29e98e384fbe32421a2414bd0bf66cfd0c43
[12/21 17:49:07   1697s] #       089b98f61231698ca404950756c04b9501560494a5a83372624406a332982ac908ae3218
[12/21 17:49:07   1697s] #       9d6662250a55523a034266b85219ae2a0476b35d3fdd12052b3426d5148f6adbe6b06b9a
[12/21 17:49:07   1697s] #       6d424e515e9fa85a001b43ebbad67791b56ebacd9112981b9c5da4ee83e3de2b89c0ba4a
[12/21 17:49:07   1697s] #       bf579bf4e4d0b5ce0b6862f2e25e6e5023d37f6a94cc6096aaf1e1178604aada
[12/21 17:49:07   1697s] #
[12/21 17:49:07   1697s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:49:07   1697s] ### Time Record (Data Preparation) is installed.
[12/21 17:49:07   1697s] #Start routing data preparation on Tue Dec 21 17:49:07 2021
[12/21 17:49:07   1697s] #
[12/21 17:49:07   1697s] #Minimum voltage of a net in the design = 0.000.
[12/21 17:49:07   1697s] #Maximum voltage of a net in the design = 1.320.
[12/21 17:49:07   1697s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 17:49:07   1697s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 17:49:07   1697s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 17:49:07   1697s] ### Time Record (Cell Pin Access) is installed.
[12/21 17:49:07   1697s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 17:49:07   1697s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 17:49:07   1697s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:49:07   1697s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:49:07   1697s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:49:07   1697s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:49:07   1697s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:49:07   1697s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:49:07   1697s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 17:49:07   1697s] #Monitoring time of adding inner blkg by smac
[12/21 17:49:07   1697s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.89 (MB), peak = 1543.75 (MB)
[12/21 17:49:07   1697s] #Using user defined Ggrids in DB.
[12/21 17:49:07   1697s] #Done routing data preparation.
[12/21 17:49:07   1697s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.89 (MB), peak = 1543.75 (MB)
[12/21 17:49:07   1697s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:49:07   1697s] #
[12/21 17:49:07   1697s] #Summary of active signal nets routing constraints set by OPT:
[12/21 17:49:07   1697s] #	preferred routing layers      : 0
[12/21 17:49:07   1697s] #	preferred routing layer effort: 0
[12/21 17:49:07   1697s] #	preferred extra space         : 0
[12/21 17:49:07   1697s] #	preferred multi-cut via       : 0
[12/21 17:49:07   1697s] #	avoid detour                  : 0
[12/21 17:49:07   1697s] #	expansion ratio               : 0
[12/21 17:49:07   1697s] #	net priority                  : 0
[12/21 17:49:07   1697s] #	s2s control                   : 0
[12/21 17:49:07   1697s] #	avoid chaining                : 0
[12/21 17:49:07   1697s] #	inst-based stacking via       : 0
[12/21 17:49:07   1697s] #
[12/21 17:49:07   1697s] #Summary of active signal nets routing constraints set by USER:
[12/21 17:49:07   1697s] #	preferred routing layers      : 0
[12/21 17:49:07   1697s] #	preferred routing layer effort     : 0
[12/21 17:49:07   1697s] #	preferred extra space              : 0
[12/21 17:49:07   1697s] #	preferred multi-cut via            : 0
[12/21 17:49:07   1697s] #	avoid detour                       : 0
[12/21 17:49:07   1697s] #	net weight                         : 0
[12/21 17:49:07   1697s] #	avoid chaining                     : 0
[12/21 17:49:07   1697s] #	cell-based stacking via (required) : 0
[12/21 17:49:07   1697s] #	cell-based stacking via (optional) : 0
[12/21 17:49:07   1697s] #
[12/21 17:49:07   1697s] #Start timing driven prevention iteration
[12/21 17:49:07   1697s] ### td_prevention_read_timing_data starts on Tue Dec 21 17:49:07 2021 with memory = 1425.89 (MB), peak = 1543.75 (MB)
[12/21 17:49:07   1697s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:49:07   1697s] #
[12/21 17:49:07   1697s] #----------------------------------------------------
[12/21 17:49:07   1697s] # Summary of active signal nets routing constraints
[12/21 17:49:07   1697s] #+--------------------------+-----------+
[12/21 17:49:07   1697s] #+--------------------------+-----------+
[12/21 17:49:07   1697s] #
[12/21 17:49:07   1697s] #----------------------------------------------------
[12/21 17:49:07   1697s] #Done timing-driven prevention
[12/21 17:49:07   1697s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.89 (MB), peak = 1543.75 (MB)
[12/21 17:49:07   1697s] ### Time Record (Data Preparation) is installed.
[12/21 17:49:07   1698s] #
[12/21 17:49:07   1698s] #Finished routing data preparation on Tue Dec 21 17:49:07 2021
[12/21 17:49:07   1698s] #
[12/21 17:49:07   1698s] #Cpu time = 00:00:00
[12/21 17:49:07   1698s] #Elapsed time = 00:00:00
[12/21 17:49:07   1698s] #Increased memory = 0.00 (MB)
[12/21 17:49:07   1698s] #Total memory = 1425.89 (MB)
[12/21 17:49:07   1698s] #Peak memory = 1543.75 (MB)
[12/21 17:49:07   1698s] #
[12/21 17:49:07   1698s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:49:07   1698s] ### Time Record (Global Routing) is installed.
[12/21 17:49:07   1698s] #
[12/21 17:49:07   1698s] #Start global routing on Tue Dec 21 17:49:07 2021
[12/21 17:49:07   1698s] #
[12/21 17:49:07   1698s] #
[12/21 17:49:07   1698s] #Start global routing initialization on Tue Dec 21 17:49:07 2021
[12/21 17:49:07   1698s] #
[12/21 17:49:07   1698s] #WARNING (NRGR-24) Design is already global routed.
[12/21 17:49:07   1698s] ### Time Record (Global Routing) is uninstalled.
[12/21 17:49:07   1698s] ### Time Record (Data Preparation) is installed.
[12/21 17:49:07   1698s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:49:07   1698s] ### track-assign external-init starts on Tue Dec 21 17:49:07 2021 with memory = 1425.89 (MB), peak = 1543.75 (MB)
[12/21 17:49:07   1698s] ### Time Record (Track Assignment) is installed.
[12/21 17:49:07   1698s] ### Time Record (Track Assignment) is uninstalled.
[12/21 17:49:07   1698s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:49:07   1698s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.89 (MB), peak = 1543.75 (MB)
[12/21 17:49:07   1698s] ### track-assign engine-init starts on Tue Dec 21 17:49:07 2021 with memory = 1425.89 (MB), peak = 1543.75 (MB)
[12/21 17:49:07   1698s] ### Time Record (Track Assignment) is installed.
[12/21 17:49:07   1698s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:49:07   1698s] ### track-assign core-engine starts on Tue Dec 21 17:49:07 2021 with memory = 1425.89 (MB), peak = 1543.75 (MB)
[12/21 17:49:07   1698s] #Start Track Assignment.
[12/21 17:49:08   1698s] #Done with 456 horizontal wires in 6 hboxes and 582 vertical wires in 6 hboxes.
[12/21 17:49:08   1699s] #Done with 118 horizontal wires in 6 hboxes and 208 vertical wires in 6 hboxes.
[12/21 17:49:09   1699s] #Complete Track Assignment.
[12/21 17:49:09   1699s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:49:09   1699s] #Total wire length = 208380 um.
[12/21 17:49:09   1699s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:49:09   1699s] #Total wire length on LAYER METAL1 = 10644 um.
[12/21 17:49:09   1699s] #Total wire length on LAYER METAL2 = 62914 um.
[12/21 17:49:09   1699s] #Total wire length on LAYER METAL3 = 84720 um.
[12/21 17:49:09   1699s] #Total wire length on LAYER METAL4 = 37747 um.
[12/21 17:49:09   1699s] #Total wire length on LAYER METAL5 = 11437 um.
[12/21 17:49:09   1699s] #Total wire length on LAYER METAL6 = 918 um.
[12/21 17:49:09   1699s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:49:09   1699s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:49:09   1699s] #Total number of vias = 37937
[12/21 17:49:09   1699s] #Up-Via Summary (total 37937):
[12/21 17:49:09   1699s] #           
[12/21 17:49:09   1699s] #-----------------------
[12/21 17:49:09   1699s] # METAL1          20662
[12/21 17:49:09   1699s] # METAL2          13771
[12/21 17:49:09   1699s] # METAL3           3035
[12/21 17:49:09   1699s] # METAL4            425
[12/21 17:49:09   1699s] # METAL5             44
[12/21 17:49:09   1699s] #-----------------------
[12/21 17:49:09   1699s] #                 37937 
[12/21 17:49:09   1699s] #
[12/21 17:49:09   1699s] ### track_assign design signature (167): route=1524883456
[12/21 17:49:09   1699s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:1.4 GB, peak:1.5 GB
[12/21 17:49:09   1699s] ### Time Record (Track Assignment) is uninstalled.
[12/21 17:49:09   1699s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1425.96 (MB), peak = 1543.75 (MB)
[12/21 17:49:09   1699s] #
[12/21 17:49:09   1699s] #number of short segments in preferred routing layers
[12/21 17:49:09   1699s] #	
[12/21 17:49:09   1699s] #	
[12/21 17:49:09   1699s] #
[12/21 17:49:09   1699s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/21 17:49:09   1699s] #Cpu time = 00:00:02
[12/21 17:49:09   1699s] #Elapsed time = 00:00:02
[12/21 17:49:09   1699s] #Increased memory = 4.23 (MB)
[12/21 17:49:09   1699s] #Total memory = 1426.11 (MB)
[12/21 17:49:09   1699s] #Peak memory = 1543.75 (MB)
[12/21 17:49:09   1699s] ### Time Record (Detail Routing) is installed.
[12/21 17:49:09   1699s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:49:09   1700s] #
[12/21 17:49:09   1700s] #Start Detail Routing..
[12/21 17:49:09   1700s] #start initial detail routing ...
[12/21 17:49:09   1700s] ### Design has 5 dirty nets, 10298 dirty-areas), has valid drcs
[12/21 17:49:40   1731s] # ECO: 6.2% of the total area was rechecked for DRC, and 20.3% required routing.
[12/21 17:49:40   1731s] #   number of violations = 13
[12/21 17:49:40   1731s] #
[12/21 17:49:40   1731s] #    By Layer and Type :
[12/21 17:49:40   1731s] #	         MetSpc    Short   CShort   Totals
[12/21 17:49:40   1731s] #	METAL1        0        0        0        0
[12/21 17:49:40   1731s] #	METAL2        9        3        0       12
[12/21 17:49:40   1731s] #	METAL3        0        0        1        1
[12/21 17:49:40   1731s] #	Totals        9        3        1       13
[12/21 17:49:40   1731s] #6178 out of 11621 instances (53.2%) need to be verified(marked ipoed), dirty area = 3.3%.
[12/21 17:49:44   1734s] #   number of violations = 13
[12/21 17:49:44   1734s] #
[12/21 17:49:44   1734s] #    By Layer and Type :
[12/21 17:49:44   1734s] #	         MetSpc    Short   CShort   Totals
[12/21 17:49:44   1734s] #	METAL1        0        0        0        0
[12/21 17:49:44   1734s] #	METAL2        9        3        0       12
[12/21 17:49:44   1734s] #	METAL3        0        0        1        1
[12/21 17:49:44   1734s] #	Totals        9        3        1       13
[12/21 17:49:44   1734s] #cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1435.73 (MB), peak = 1543.75 (MB)
[12/21 17:49:44   1735s] #start 1st optimization iteration ...
[12/21 17:49:44   1735s] #   number of violations = 2
[12/21 17:49:44   1735s] #
[12/21 17:49:44   1735s] #    By Layer and Type :
[12/21 17:49:44   1735s] #	          Short   CShort   Totals
[12/21 17:49:44   1735s] #	METAL1        0        0        0
[12/21 17:49:44   1735s] #	METAL2        1        0        1
[12/21 17:49:44   1735s] #	METAL3        0        1        1
[12/21 17:49:44   1735s] #	Totals        1        1        2
[12/21 17:49:44   1735s] #    number of process antenna violations = 8
[12/21 17:49:44   1735s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.62 (MB), peak = 1543.75 (MB)
[12/21 17:49:44   1735s] #start 2nd optimization iteration ...
[12/21 17:49:45   1735s] #   number of violations = 2
[12/21 17:49:45   1735s] #
[12/21 17:49:45   1735s] #    By Layer and Type :
[12/21 17:49:45   1735s] #	          Short   CShort   Totals
[12/21 17:49:45   1735s] #	METAL1        0        0        0
[12/21 17:49:45   1735s] #	METAL2        1        0        1
[12/21 17:49:45   1735s] #	METAL3        0        1        1
[12/21 17:49:45   1735s] #	Totals        1        1        2
[12/21 17:49:45   1735s] #    number of process antenna violations = 8
[12/21 17:49:45   1735s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.11 (MB), peak = 1543.75 (MB)
[12/21 17:49:45   1735s] #start 3rd optimization iteration ...
[12/21 17:49:45   1735s] #   number of violations = 1
[12/21 17:49:45   1735s] #
[12/21 17:49:45   1735s] #    By Layer and Type :
[12/21 17:49:45   1735s] #	         CShort   Totals
[12/21 17:49:45   1735s] #	METAL1        0        0
[12/21 17:49:45   1735s] #	METAL2        0        0
[12/21 17:49:45   1735s] #	METAL3        1        1
[12/21 17:49:45   1735s] #	Totals        1        1
[12/21 17:49:45   1735s] #    number of process antenna violations = 8
[12/21 17:49:45   1735s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.91 (MB), peak = 1543.75 (MB)
[12/21 17:49:45   1735s] #start 4th optimization iteration ...
[12/21 17:49:45   1735s] #   number of violations = 1
[12/21 17:49:45   1735s] #
[12/21 17:49:45   1735s] #    By Layer and Type :
[12/21 17:49:45   1735s] #	         CShort   Totals
[12/21 17:49:45   1735s] #	METAL1        0        0
[12/21 17:49:45   1735s] #	METAL2        0        0
[12/21 17:49:45   1735s] #	METAL3        1        1
[12/21 17:49:45   1735s] #	Totals        1        1
[12/21 17:49:45   1735s] #    number of process antenna violations = 8
[12/21 17:49:45   1735s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.50 (MB), peak = 1543.75 (MB)
[12/21 17:49:45   1735s] #start 5th optimization iteration ...
[12/21 17:49:45   1736s] #   number of violations = 1
[12/21 17:49:45   1736s] #
[12/21 17:49:45   1736s] #    By Layer and Type :
[12/21 17:49:45   1736s] #	         CShort   Totals
[12/21 17:49:45   1736s] #	METAL1        0        0
[12/21 17:49:45   1736s] #	METAL2        0        0
[12/21 17:49:45   1736s] #	METAL3        1        1
[12/21 17:49:45   1736s] #	Totals        1        1
[12/21 17:49:45   1736s] #    number of process antenna violations = 8
[12/21 17:49:45   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.72 (MB), peak = 1543.75 (MB)
[12/21 17:49:45   1736s] #start 6th optimization iteration ...
[12/21 17:49:45   1736s] #   number of violations = 1
[12/21 17:49:45   1736s] #
[12/21 17:49:45   1736s] #    By Layer and Type :
[12/21 17:49:45   1736s] #	         CShort   Totals
[12/21 17:49:45   1736s] #	METAL1        0        0
[12/21 17:49:45   1736s] #	METAL2        0        0
[12/21 17:49:45   1736s] #	METAL3        1        1
[12/21 17:49:45   1736s] #	Totals        1        1
[12/21 17:49:45   1736s] #    number of process antenna violations = 8
[12/21 17:49:45   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.18 (MB), peak = 1543.75 (MB)
[12/21 17:49:45   1736s] #start 7th optimization iteration ...
[12/21 17:49:45   1736s] #   number of violations = 1
[12/21 17:49:45   1736s] #
[12/21 17:49:45   1736s] #    By Layer and Type :
[12/21 17:49:45   1736s] #	         CShort   Totals
[12/21 17:49:45   1736s] #	METAL1        0        0
[12/21 17:49:45   1736s] #	METAL2        0        0
[12/21 17:49:45   1736s] #	METAL3        1        1
[12/21 17:49:45   1736s] #	Totals        1        1
[12/21 17:49:45   1736s] #    number of process antenna violations = 8
[12/21 17:49:45   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.18 (MB), peak = 1543.75 (MB)
[12/21 17:49:45   1736s] #start 8th optimization iteration ...
[12/21 17:49:45   1736s] #   number of violations = 1
[12/21 17:49:45   1736s] #
[12/21 17:49:45   1736s] #    By Layer and Type :
[12/21 17:49:45   1736s] #	         CShort   Totals
[12/21 17:49:45   1736s] #	METAL1        0        0
[12/21 17:49:45   1736s] #	METAL2        0        0
[12/21 17:49:45   1736s] #	METAL3        1        1
[12/21 17:49:45   1736s] #	Totals        1        1
[12/21 17:49:45   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.18 (MB), peak = 1543.75 (MB)
[12/21 17:49:45   1736s] #start 9th optimization iteration ...
[12/21 17:49:45   1736s] #   number of violations = 1
[12/21 17:49:45   1736s] #
[12/21 17:49:45   1736s] #    By Layer and Type :
[12/21 17:49:45   1736s] #	         CShort   Totals
[12/21 17:49:45   1736s] #	METAL1        0        0
[12/21 17:49:45   1736s] #	METAL2        0        0
[12/21 17:49:45   1736s] #	METAL3        1        1
[12/21 17:49:45   1736s] #	Totals        1        1
[12/21 17:49:45   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.18 (MB), peak = 1543.75 (MB)
[12/21 17:49:45   1736s] #start 10th optimization iteration ...
[12/21 17:49:45   1736s] #   number of violations = 1
[12/21 17:49:45   1736s] #
[12/21 17:49:45   1736s] #    By Layer and Type :
[12/21 17:49:45   1736s] #	         CShort   Totals
[12/21 17:49:45   1736s] #	METAL1        0        0
[12/21 17:49:45   1736s] #	METAL2        0        0
[12/21 17:49:45   1736s] #	METAL3        1        1
[12/21 17:49:45   1736s] #	Totals        1        1
[12/21 17:49:45   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.18 (MB), peak = 1543.75 (MB)
[12/21 17:49:45   1736s] #start 11th optimization iteration ...
[12/21 17:49:45   1736s] #   number of violations = 1
[12/21 17:49:45   1736s] #
[12/21 17:49:45   1736s] #    By Layer and Type :
[12/21 17:49:45   1736s] #	         CShort   Totals
[12/21 17:49:45   1736s] #	METAL1        0        0
[12/21 17:49:45   1736s] #	METAL2        0        0
[12/21 17:49:45   1736s] #	METAL3        1        1
[12/21 17:49:45   1736s] #	Totals        1        1
[12/21 17:49:45   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.18 (MB), peak = 1543.75 (MB)
[12/21 17:49:45   1736s] #start 12th optimization iteration ...
[12/21 17:49:45   1736s] #   number of violations = 1
[12/21 17:49:45   1736s] #
[12/21 17:49:45   1736s] #    By Layer and Type :
[12/21 17:49:45   1736s] #	         CShort   Totals
[12/21 17:49:45   1736s] #	METAL1        0        0
[12/21 17:49:45   1736s] #	METAL2        0        0
[12/21 17:49:45   1736s] #	METAL3        1        1
[12/21 17:49:45   1736s] #	Totals        1        1
[12/21 17:49:45   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.18 (MB), peak = 1543.75 (MB)
[12/21 17:49:45   1736s] #start 13th optimization iteration ...
[12/21 17:49:46   1736s] #   number of violations = 1
[12/21 17:49:46   1736s] #
[12/21 17:49:46   1736s] #    By Layer and Type :
[12/21 17:49:46   1736s] #	         CShort   Totals
[12/21 17:49:46   1736s] #	METAL1        0        0
[12/21 17:49:46   1736s] #	METAL2        0        0
[12/21 17:49:46   1736s] #	METAL3        1        1
[12/21 17:49:46   1736s] #	Totals        1        1
[12/21 17:49:46   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.18 (MB), peak = 1543.75 (MB)
[12/21 17:49:46   1736s] #start 14th optimization iteration ...
[12/21 17:49:46   1736s] #   number of violations = 1
[12/21 17:49:46   1736s] #
[12/21 17:49:46   1736s] #    By Layer and Type :
[12/21 17:49:46   1736s] #	         CShort   Totals
[12/21 17:49:46   1736s] #	METAL1        0        0
[12/21 17:49:46   1736s] #	METAL2        0        0
[12/21 17:49:46   1736s] #	METAL3        1        1
[12/21 17:49:46   1736s] #	Totals        1        1
[12/21 17:49:46   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.18 (MB), peak = 1543.75 (MB)
[12/21 17:49:46   1736s] #start 15th optimization iteration ...
[12/21 17:49:46   1736s] #   number of violations = 1
[12/21 17:49:46   1736s] #
[12/21 17:49:46   1736s] #    By Layer and Type :
[12/21 17:49:46   1736s] #	         CShort   Totals
[12/21 17:49:46   1736s] #	METAL1        0        0
[12/21 17:49:46   1736s] #	METAL2        0        0
[12/21 17:49:46   1736s] #	METAL3        1        1
[12/21 17:49:46   1736s] #	Totals        1        1
[12/21 17:49:46   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.18 (MB), peak = 1543.75 (MB)
[12/21 17:49:46   1736s] #start 16th optimization iteration ...
[12/21 17:49:46   1736s] #   number of violations = 1
[12/21 17:49:46   1736s] #
[12/21 17:49:46   1736s] #    By Layer and Type :
[12/21 17:49:46   1736s] #	         CShort   Totals
[12/21 17:49:46   1736s] #	METAL1        0        0
[12/21 17:49:46   1736s] #	METAL2        0        0
[12/21 17:49:46   1736s] #	METAL3        1        1
[12/21 17:49:46   1736s] #	Totals        1        1
[12/21 17:49:46   1736s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.18 (MB), peak = 1543.75 (MB)
[12/21 17:49:46   1736s] #Complete Detail Routing.
[12/21 17:49:46   1736s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:49:46   1736s] #Total wire length = 213206 um.
[12/21 17:49:46   1736s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:49:46   1736s] #Total wire length on LAYER METAL1 = 9214 um.
[12/21 17:49:46   1736s] #Total wire length on LAYER METAL2 = 74106 um.
[12/21 17:49:46   1736s] #Total wire length on LAYER METAL3 = 79652 um.
[12/21 17:49:46   1736s] #Total wire length on LAYER METAL4 = 39103 um.
[12/21 17:49:46   1736s] #Total wire length on LAYER METAL5 = 10307 um.
[12/21 17:49:46   1736s] #Total wire length on LAYER METAL6 = 823 um.
[12/21 17:49:46   1736s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:49:46   1736s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:49:46   1736s] #Total number of vias = 40149
[12/21 17:49:46   1736s] #Up-Via Summary (total 40149):
[12/21 17:49:46   1736s] #           
[12/21 17:49:46   1736s] #-----------------------
[12/21 17:49:46   1736s] # METAL1          21111
[12/21 17:49:46   1736s] # METAL2          15395
[12/21 17:49:46   1736s] # METAL3           3265
[12/21 17:49:46   1736s] # METAL4            338
[12/21 17:49:46   1736s] # METAL5             40
[12/21 17:49:46   1736s] #-----------------------
[12/21 17:49:46   1736s] #                 40149 
[12/21 17:49:46   1736s] #
[12/21 17:49:46   1736s] #Total number of DRC violations = 1
[12/21 17:49:46   1736s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:49:46   1736s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:49:46   1736s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:49:46   1736s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:49:46   1736s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:49:46   1736s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:49:46   1736s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:49:46   1736s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:49:46   1736s] ### Time Record (Detail Routing) is uninstalled.
[12/21 17:49:46   1736s] #Cpu time = 00:00:37
[12/21 17:49:46   1736s] #Elapsed time = 00:00:37
[12/21 17:49:46   1736s] #Increased memory = 8.35 (MB)
[12/21 17:49:46   1736s] #Total memory = 1434.45 (MB)
[12/21 17:49:46   1736s] #Peak memory = 1543.75 (MB)
[12/21 17:49:46   1736s] ### Time Record (Antenna Fixing) is installed.
[12/21 17:49:46   1736s] #
[12/21 17:49:46   1736s] #start routing for process antenna violation fix ...
[12/21 17:49:46   1736s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:49:46   1737s] #
[12/21 17:49:46   1737s] #    By Layer and Type :
[12/21 17:49:46   1737s] #	         CShort   Totals
[12/21 17:49:46   1737s] #	METAL1        0        0
[12/21 17:49:46   1737s] #	METAL2        0        0
[12/21 17:49:46   1737s] #	METAL3        1        1
[12/21 17:49:46   1737s] #	Totals        1        1
[12/21 17:49:46   1737s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.23 (MB), peak = 1543.75 (MB)
[12/21 17:49:46   1737s] #
[12/21 17:49:46   1737s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:49:46   1737s] #Total wire length = 213208 um.
[12/21 17:49:46   1737s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:49:46   1737s] #Total wire length on LAYER METAL1 = 9214 um.
[12/21 17:49:46   1737s] #Total wire length on LAYER METAL2 = 74106 um.
[12/21 17:49:46   1737s] #Total wire length on LAYER METAL3 = 79646 um.
[12/21 17:49:46   1737s] #Total wire length on LAYER METAL4 = 39092 um.
[12/21 17:49:46   1737s] #Total wire length on LAYER METAL5 = 10314 um.
[12/21 17:49:46   1737s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:49:46   1737s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:49:46   1737s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:49:46   1737s] #Total number of vias = 40163
[12/21 17:49:46   1737s] #Up-Via Summary (total 40163):
[12/21 17:49:46   1737s] #           
[12/21 17:49:46   1737s] #-----------------------
[12/21 17:49:46   1737s] # METAL1          21111
[12/21 17:49:46   1737s] # METAL2          15395
[12/21 17:49:46   1737s] # METAL3           3269
[12/21 17:49:46   1737s] # METAL4            344
[12/21 17:49:46   1737s] # METAL5             44
[12/21 17:49:46   1737s] #-----------------------
[12/21 17:49:46   1737s] #                 40163 
[12/21 17:49:46   1737s] #
[12/21 17:49:46   1737s] #Total number of DRC violations = 1
[12/21 17:49:46   1737s] #Total number of process antenna violations = 0
[12/21 17:49:46   1737s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:49:46   1737s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:49:46   1737s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:49:46   1737s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:49:46   1737s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:49:46   1737s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:49:46   1737s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:49:46   1737s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:49:46   1737s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:49:46   1737s] #
[12/21 17:49:47   1737s] #
[12/21 17:49:47   1737s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:49:47   1737s] #Total wire length = 213208 um.
[12/21 17:49:47   1737s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:49:47   1737s] #Total wire length on LAYER METAL1 = 9214 um.
[12/21 17:49:47   1737s] #Total wire length on LAYER METAL2 = 74106 um.
[12/21 17:49:47   1737s] #Total wire length on LAYER METAL3 = 79646 um.
[12/21 17:49:47   1737s] #Total wire length on LAYER METAL4 = 39092 um.
[12/21 17:49:47   1737s] #Total wire length on LAYER METAL5 = 10314 um.
[12/21 17:49:47   1737s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:49:47   1737s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:49:47   1737s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:49:47   1737s] #Total number of vias = 40163
[12/21 17:49:47   1737s] #Up-Via Summary (total 40163):
[12/21 17:49:47   1737s] #           
[12/21 17:49:47   1737s] #-----------------------
[12/21 17:49:47   1737s] # METAL1          21111
[12/21 17:49:47   1737s] # METAL2          15395
[12/21 17:49:47   1737s] # METAL3           3269
[12/21 17:49:47   1737s] # METAL4            344
[12/21 17:49:47   1737s] # METAL5             44
[12/21 17:49:47   1737s] #-----------------------
[12/21 17:49:47   1737s] #                 40163 
[12/21 17:49:47   1737s] #
[12/21 17:49:47   1737s] #Total number of DRC violations = 1
[12/21 17:49:47   1737s] #Total number of process antenna violations = 0
[12/21 17:49:47   1737s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:49:47   1737s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:49:47   1737s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:49:47   1737s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:49:47   1737s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:49:47   1737s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:49:47   1737s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:49:47   1737s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:49:47   1737s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:49:47   1737s] #
[12/21 17:49:47   1737s] ### Time Record (Antenna Fixing) is uninstalled.
[12/21 17:49:47   1737s] ### Time Record (Post Route Wire Spreading) is installed.
[12/21 17:49:47   1737s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:49:47   1738s] #
[12/21 17:49:47   1738s] #Start Post Route wire spreading..
[12/21 17:49:47   1738s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:49:47   1738s] #
[12/21 17:49:47   1738s] #Start DRC checking..
[12/21 17:49:51   1741s] #   number of violations = 1
[12/21 17:49:51   1741s] #
[12/21 17:49:51   1741s] #    By Layer and Type :
[12/21 17:49:51   1741s] #	         CShort   Totals
[12/21 17:49:51   1741s] #	METAL1        0        0
[12/21 17:49:51   1741s] #	METAL2        0        0
[12/21 17:49:51   1741s] #	METAL3        1        1
[12/21 17:49:51   1741s] #	Totals        1        1
[12/21 17:49:51   1741s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1437.14 (MB), peak = 1543.75 (MB)
[12/21 17:49:51   1741s] #CELL_VIEW CHIP,init has 1 DRC violations
[12/21 17:49:51   1741s] #Total number of DRC violations = 1
[12/21 17:49:51   1741s] #Total number of process antenna violations = 0
[12/21 17:49:51   1741s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:49:51   1741s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:49:51   1741s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:49:51   1741s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:49:51   1741s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:49:51   1741s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:49:51   1741s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:49:51   1741s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:49:51   1741s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:49:51   1741s] #
[12/21 17:49:51   1741s] #Start data preparation for wire spreading...
[12/21 17:49:51   1741s] #
[12/21 17:49:51   1741s] #Data preparation is done on Tue Dec 21 17:49:51 2021
[12/21 17:49:51   1741s] #
[12/21 17:49:51   1742s] ### track-assign engine-init starts on Tue Dec 21 17:49:51 2021 with memory = 1437.14 (MB), peak = 1543.75 (MB)
[12/21 17:49:51   1742s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:49:51   1742s] #
[12/21 17:49:51   1742s] #Start Post Route Wire Spread.
[12/21 17:49:52   1742s] #Done with 1881 horizontal wires in 11 hboxes and 1740 vertical wires in 11 hboxes.
[12/21 17:49:52   1742s] #Complete Post Route Wire Spread.
[12/21 17:49:52   1742s] #
[12/21 17:49:52   1742s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:49:52   1742s] #Total wire length = 215604 um.
[12/21 17:49:52   1742s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:49:52   1742s] #Total wire length on LAYER METAL1 = 9232 um.
[12/21 17:49:52   1742s] #Total wire length on LAYER METAL2 = 74893 um.
[12/21 17:49:52   1742s] #Total wire length on LAYER METAL3 = 80772 um.
[12/21 17:49:52   1742s] #Total wire length on LAYER METAL4 = 39510 um.
[12/21 17:49:52   1742s] #Total wire length on LAYER METAL5 = 10360 um.
[12/21 17:49:52   1742s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:49:52   1742s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:49:52   1742s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:49:52   1742s] #Total number of vias = 40163
[12/21 17:49:52   1742s] #Up-Via Summary (total 40163):
[12/21 17:49:52   1742s] #           
[12/21 17:49:52   1742s] #-----------------------
[12/21 17:49:52   1742s] # METAL1          21111
[12/21 17:49:52   1742s] # METAL2          15395
[12/21 17:49:52   1742s] # METAL3           3269
[12/21 17:49:52   1742s] # METAL4            344
[12/21 17:49:52   1742s] # METAL5             44
[12/21 17:49:52   1742s] #-----------------------
[12/21 17:49:52   1742s] #                 40163 
[12/21 17:49:52   1742s] #
[12/21 17:49:52   1742s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:49:52   1742s] #
[12/21 17:49:52   1742s] #Start DRC checking..
[12/21 17:49:56   1746s] #   number of violations = 1
[12/21 17:49:56   1746s] #
[12/21 17:49:56   1746s] #    By Layer and Type :
[12/21 17:49:56   1746s] #	         CShort   Totals
[12/21 17:49:56   1746s] #	METAL1        0        0
[12/21 17:49:56   1746s] #	METAL2        0        0
[12/21 17:49:56   1746s] #	METAL3        1        1
[12/21 17:49:56   1746s] #	Totals        1        1
[12/21 17:49:56   1746s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1438.82 (MB), peak = 1543.75 (MB)
[12/21 17:49:56   1746s] #CELL_VIEW CHIP,init has 1 DRC violations
[12/21 17:49:56   1746s] #Total number of DRC violations = 1
[12/21 17:49:56   1746s] #Total number of process antenna violations = 0
[12/21 17:49:56   1746s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:49:56   1746s] #   number of violations = 1
[12/21 17:49:56   1746s] #
[12/21 17:49:56   1746s] #    By Layer and Type :
[12/21 17:49:56   1746s] #	         CShort   Totals
[12/21 17:49:56   1746s] #	METAL1        0        0
[12/21 17:49:56   1746s] #	METAL2        0        0
[12/21 17:49:56   1746s] #	METAL3        1        1
[12/21 17:49:56   1746s] #	Totals        1        1
[12/21 17:49:56   1746s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1438.82 (MB), peak = 1543.75 (MB)
[12/21 17:49:56   1746s] #CELL_VIEW CHIP,init has 1 DRC violations
[12/21 17:49:56   1746s] #Total number of DRC violations = 1
[12/21 17:49:56   1746s] #Total number of process antenna violations = 0
[12/21 17:49:56   1746s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:49:56   1746s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:49:56   1746s] #Post Route wire spread is done.
[12/21 17:49:56   1746s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/21 17:49:56   1746s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:49:56   1746s] #Total wire length = 215604 um.
[12/21 17:49:56   1746s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:49:56   1746s] #Total wire length on LAYER METAL1 = 9232 um.
[12/21 17:49:56   1746s] #Total wire length on LAYER METAL2 = 74893 um.
[12/21 17:49:56   1746s] #Total wire length on LAYER METAL3 = 80772 um.
[12/21 17:49:56   1746s] #Total wire length on LAYER METAL4 = 39510 um.
[12/21 17:49:56   1746s] #Total wire length on LAYER METAL5 = 10360 um.
[12/21 17:49:56   1746s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:49:56   1746s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:49:56   1746s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:49:56   1746s] #Total number of vias = 40163
[12/21 17:49:56   1746s] #Up-Via Summary (total 40163):
[12/21 17:49:56   1746s] #           
[12/21 17:49:56   1746s] #-----------------------
[12/21 17:49:56   1746s] # METAL1          21111
[12/21 17:49:56   1746s] # METAL2          15395
[12/21 17:49:56   1746s] # METAL3           3269
[12/21 17:49:56   1746s] # METAL4            344
[12/21 17:49:56   1746s] # METAL5             44
[12/21 17:49:56   1746s] #-----------------------
[12/21 17:49:56   1746s] #                 40163 
[12/21 17:49:56   1746s] #
[12/21 17:49:56   1746s] #detailRoute Statistics:
[12/21 17:49:56   1746s] #Cpu time = 00:00:47
[12/21 17:49:56   1746s] #Elapsed time = 00:00:47
[12/21 17:49:56   1746s] #Increased memory = 10.98 (MB)
[12/21 17:49:56   1746s] #Total memory = 1437.08 (MB)
[12/21 17:49:56   1746s] #Peak memory = 1543.75 (MB)
[12/21 17:49:56   1746s] #Skip updating routing design signature in db-snapshot flow
[12/21 17:49:56   1746s] ### global_detail_route design signature (222): route=1937052428 flt_obj=0 vio=443390978 shield_wire=1
[12/21 17:49:56   1746s] ### Time Record (DB Export) is installed.
[12/21 17:49:56   1746s] ### export design design signature (223): route=1937052428 flt_obj=0 vio=443390978 swire=282492057 shield_wire=1 net_attr=1126829877 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 17:49:56   1747s] ### Time Record (DB Export) is uninstalled.
[12/21 17:49:56   1747s] ### Time Record (Post Callback) is installed.
[12/21 17:49:56   1747s] ### Time Record (Post Callback) is uninstalled.
[12/21 17:49:56   1747s] #
[12/21 17:49:56   1747s] #globalDetailRoute statistics:
[12/21 17:49:56   1747s] #Cpu time = 00:00:50
[12/21 17:49:56   1747s] #Elapsed time = 00:00:50
[12/21 17:49:56   1747s] #Increased memory = -3.30 (MB)
[12/21 17:49:56   1747s] #Total memory = 1427.50 (MB)
[12/21 17:49:56   1747s] #Peak memory = 1543.75 (MB)
[12/21 17:49:56   1747s] #Number of warnings = 45
[12/21 17:49:56   1747s] #Total number of warnings = 410
[12/21 17:49:56   1747s] #Number of fails = 0
[12/21 17:49:56   1747s] #Total number of fails = 10
[12/21 17:49:56   1747s] #Complete globalDetailRoute on Tue Dec 21 17:49:56 2021
[12/21 17:49:56   1747s] #
[12/21 17:49:56   1747s] ### import design signature (224): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1312830159
[12/21 17:49:56   1747s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 17:49:56   1747s] #Default setup view is reset to av_func_mode_max.
[12/21 17:49:56   1747s] 
[12/21 17:49:56   1747s] detailRoute
[12/21 17:49:56   1747s] 
[12/21 17:49:56   1747s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[12/21 17:49:56   1747s] ### Time Record (detailRoute) is installed.
[12/21 17:49:56   1747s] #Start detailRoute on Tue Dec 21 17:49:56 2021
[12/21 17:49:56   1747s] #
[12/21 17:49:56   1747s] ### Time Record (Pre Callback) is installed.
[12/21 17:49:56   1747s] ### Time Record (Pre Callback) is uninstalled.
[12/21 17:49:56   1747s] ### Time Record (DB Import) is installed.
[12/21 17:49:56   1747s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:49:56   1747s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:49:56   1747s] LayerId::1 widthSet size::4
[12/21 17:49:56   1747s] LayerId::2 widthSet size::4
[12/21 17:49:56   1747s] LayerId::3 widthSet size::4
[12/21 17:49:56   1747s] LayerId::4 widthSet size::4
[12/21 17:49:56   1747s] LayerId::5 widthSet size::4
[12/21 17:49:56   1747s] LayerId::6 widthSet size::4
[12/21 17:49:56   1747s] LayerId::7 widthSet size::5
[12/21 17:49:56   1747s] LayerId::8 widthSet size::3
[12/21 17:49:56   1747s] Initializing multi-corner capacitance tables ... 
[12/21 17:49:56   1747s] Initializing multi-corner resistance tables ...
[12/21 17:49:56   1747s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.283235 ; uaWl: 1.000000 ; uaWlH: 0.221191 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:49:56   1747s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 17:49:56   1747s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:49:56   1747s] ### Net info: total nets: 6133
[12/21 17:49:56   1747s] ### Net info: dirty nets: 0
[12/21 17:49:56   1747s] ### Net info: marked as disconnected nets: 0
[12/21 17:49:57   1747s] #num needed restored net=0
[12/21 17:49:57   1747s] #need_extraction net=0 (total=6133)
[12/21 17:49:57   1747s] ### Net info: fully routed nets: 6084
[12/21 17:49:57   1747s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 17:49:57   1747s] ### Net info: unrouted nets: 0
[12/21 17:49:57   1747s] ### Net info: re-extraction nets: 0
[12/21 17:49:57   1747s] ### Net info: ignored nets: 0
[12/21 17:49:57   1747s] ### Net info: skip routing nets: 0
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 17:49:57   1747s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 17:49:57   1747s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:49:57   1747s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 17:49:57   1747s] ### import design signature (225): route=804659588 flt_obj=0 vio=1860353250 swire=282492057 shield_wire=1 net_attr=2138066342 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 17:49:57   1747s] ### Time Record (DB Import) is uninstalled.
[12/21 17:49:57   1747s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 17:49:57   1747s] #RTESIG:78da8dd4c16ac3300c00d09df715c2ed21833593653b768e1df49a8db2ed5a32eab68136
[12/21 17:49:57   1747s] #       198e73d8df4f74d73676c821e0872c4b7216cbafcd1604612971f583a877129a2df18754
[12/21 17:49:57   1747s] #       2b24a55f0877bcf4f92a1e17cbb7f70f490e6489d7078ac37968e3334ca30f30fa18bbfe
[12/21 17:49:57   1747s] #       f8f4ef2a76a29de220a0883ef46df8bde99c2138b4e7d143f13d0ce79ba656126298e688
[12/21 17:49:57   1747s] #       445d039668527949b404e2d41d4f9cd81803afdc732e2f2049993c01230b1a8aae8ffee8
[12/21 17:49:57   1747s] #       c31d43082b2e7d467525690d260f56dc2f93012b02ca8ac8054c75839cca3026c35449a3
[12/21 17:49:57   1747s] #       a4c930366d78ca9429295d01a533b23219595508e2e2f7dd74490ca3b2988ca649a5e7d0
[12/21 17:49:57   1747s] #       48de72dd7c6c9a669dd8d350de4531b50231c6b6dfb761cfd6f7d3e59ed420faa1f7b3ca
[12/21 17:49:57   1747s] #       56e9b35a97fe23d81ab3f2b7b505712d5c023aae1dbff397d8e974df9dd119666e621ffe
[12/21 17:49:57   1747s] #       00fedeb5ee
[12/21 17:49:57   1747s] #
[12/21 17:49:57   1747s] ### Time Record (Data Preparation) is installed.
[12/21 17:49:57   1747s] #Start routing data preparation on Tue Dec 21 17:49:57 2021
[12/21 17:49:57   1747s] #
[12/21 17:49:57   1747s] #Minimum voltage of a net in the design = 0.000.
[12/21 17:49:57   1747s] #Maximum voltage of a net in the design = 1.320.
[12/21 17:49:57   1747s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 17:49:57   1747s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 17:49:57   1747s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 17:49:57   1747s] ### Time Record (Cell Pin Access) is installed.
[12/21 17:49:57   1747s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 17:49:57   1747s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 17:49:57   1747s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:49:57   1747s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:49:57   1747s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:49:57   1747s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:49:57   1747s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:49:57   1747s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:49:57   1747s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 17:49:57   1747s] #Monitoring time of adding inner blkg by smac
[12/21 17:49:57   1747s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.89 (MB), peak = 1543.75 (MB)
[12/21 17:49:57   1747s] #Regenerating Ggrids automatically.
[12/21 17:49:57   1747s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 17:49:57   1747s] #Using automatically generated G-grids.
[12/21 17:49:57   1747s] #Done routing data preparation.
[12/21 17:49:57   1747s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.89 (MB), peak = 1543.75 (MB)
[12/21 17:49:57   1747s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:49:57   1747s] ### Time Record (Detail Routing) is installed.
[12/21 17:49:57   1747s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:49:57   1748s] #
[12/21 17:49:57   1748s] #Start Detail Routing..
[12/21 17:49:57   1748s] #start initial detail routing ...
[12/21 17:49:57   1748s] ### Design has 0 dirty nets, has valid drcs
[12/21 17:49:57   1748s] #   number of violations = 1
[12/21 17:49:57   1748s] #
[12/21 17:49:57   1748s] #    By Layer and Type :
[12/21 17:49:57   1748s] #	         CShort   Totals
[12/21 17:49:57   1748s] #	METAL1        0        0
[12/21 17:49:57   1748s] #	METAL2        0        0
[12/21 17:49:57   1748s] #	METAL3        1        1
[12/21 17:49:57   1748s] #	Totals        1        1
[12/21 17:49:57   1748s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.62 (MB), peak = 1543.75 (MB)
[12/21 17:49:57   1748s] #start 1st optimization iteration ...
[12/21 17:49:57   1748s] #   number of violations = 1
[12/21 17:49:57   1748s] #
[12/21 17:49:57   1748s] #    By Layer and Type :
[12/21 17:49:57   1748s] #	         CShort   Totals
[12/21 17:49:57   1748s] #	METAL1        0        0
[12/21 17:49:57   1748s] #	METAL2        0        0
[12/21 17:49:57   1748s] #	METAL3        1        1
[12/21 17:49:57   1748s] #	Totals        1        1
[12/21 17:49:57   1748s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.03 (MB), peak = 1543.75 (MB)
[12/21 17:49:57   1748s] #start 2nd optimization iteration ...
[12/21 17:49:58   1748s] #   number of violations = 1
[12/21 17:49:58   1748s] #
[12/21 17:49:58   1748s] #    By Layer and Type :
[12/21 17:49:58   1748s] #	         CShort   Totals
[12/21 17:49:58   1748s] #	METAL1        0        0
[12/21 17:49:58   1748s] #	METAL2        0        0
[12/21 17:49:58   1748s] #	METAL3        1        1
[12/21 17:49:58   1748s] #	Totals        1        1
[12/21 17:49:58   1748s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.03 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1748s] #start 3rd optimization iteration ...
[12/21 17:49:58   1748s] #   number of violations = 1
[12/21 17:49:58   1748s] #
[12/21 17:49:58   1748s] #    By Layer and Type :
[12/21 17:49:58   1748s] #	         CShort   Totals
[12/21 17:49:58   1748s] #	METAL1        0        0
[12/21 17:49:58   1748s] #	METAL2        0        0
[12/21 17:49:58   1748s] #	METAL3        1        1
[12/21 17:49:58   1748s] #	Totals        1        1
[12/21 17:49:58   1748s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.27 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1748s] #start 4th optimization iteration ...
[12/21 17:49:58   1748s] #   number of violations = 1
[12/21 17:49:58   1748s] #
[12/21 17:49:58   1748s] #    By Layer and Type :
[12/21 17:49:58   1748s] #	         CShort   Totals
[12/21 17:49:58   1748s] #	METAL1        0        0
[12/21 17:49:58   1748s] #	METAL2        0        0
[12/21 17:49:58   1748s] #	METAL3        1        1
[12/21 17:49:58   1748s] #	Totals        1        1
[12/21 17:49:58   1748s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.79 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1748s] #start 5th optimization iteration ...
[12/21 17:49:58   1748s] #   number of violations = 1
[12/21 17:49:58   1748s] #
[12/21 17:49:58   1748s] #    By Layer and Type :
[12/21 17:49:58   1748s] #	         CShort   Totals
[12/21 17:49:58   1748s] #	METAL1        0        0
[12/21 17:49:58   1748s] #	METAL2        0        0
[12/21 17:49:58   1748s] #	METAL3        1        1
[12/21 17:49:58   1748s] #	Totals        1        1
[12/21 17:49:58   1748s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.41 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1748s] #start 6th optimization iteration ...
[12/21 17:49:58   1748s] #   number of violations = 1
[12/21 17:49:58   1748s] #
[12/21 17:49:58   1748s] #    By Layer and Type :
[12/21 17:49:58   1748s] #	         CShort   Totals
[12/21 17:49:58   1748s] #	METAL1        0        0
[12/21 17:49:58   1748s] #	METAL2        0        0
[12/21 17:49:58   1748s] #	METAL3        1        1
[12/21 17:49:58   1748s] #	Totals        1        1
[12/21 17:49:58   1748s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1748s] #start 7th optimization iteration ...
[12/21 17:49:58   1748s] #   number of violations = 1
[12/21 17:49:58   1748s] #
[12/21 17:49:58   1748s] #    By Layer and Type :
[12/21 17:49:58   1748s] #	         CShort   Totals
[12/21 17:49:58   1748s] #	METAL1        0        0
[12/21 17:49:58   1748s] #	METAL2        0        0
[12/21 17:49:58   1748s] #	METAL3        1        1
[12/21 17:49:58   1748s] #	Totals        1        1
[12/21 17:49:58   1748s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1748s] #start 8th optimization iteration ...
[12/21 17:49:58   1748s] #   number of violations = 1
[12/21 17:49:58   1748s] #
[12/21 17:49:58   1748s] #    By Layer and Type :
[12/21 17:49:58   1748s] #	         CShort   Totals
[12/21 17:49:58   1748s] #	METAL1        0        0
[12/21 17:49:58   1748s] #	METAL2        0        0
[12/21 17:49:58   1748s] #	METAL3        1        1
[12/21 17:49:58   1748s] #	Totals        1        1
[12/21 17:49:58   1748s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1748s] #start 9th optimization iteration ...
[12/21 17:49:58   1748s] #   number of violations = 1
[12/21 17:49:58   1748s] #
[12/21 17:49:58   1748s] #    By Layer and Type :
[12/21 17:49:58   1748s] #	         CShort   Totals
[12/21 17:49:58   1748s] #	METAL1        0        0
[12/21 17:49:58   1748s] #	METAL2        0        0
[12/21 17:49:58   1748s] #	METAL3        1        1
[12/21 17:49:58   1748s] #	Totals        1        1
[12/21 17:49:58   1748s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1748s] #start 10th optimization iteration ...
[12/21 17:49:58   1749s] #   number of violations = 1
[12/21 17:49:58   1749s] #
[12/21 17:49:58   1749s] #    By Layer and Type :
[12/21 17:49:58   1749s] #	         CShort   Totals
[12/21 17:49:58   1749s] #	METAL1        0        0
[12/21 17:49:58   1749s] #	METAL2        0        0
[12/21 17:49:58   1749s] #	METAL3        1        1
[12/21 17:49:58   1749s] #	Totals        1        1
[12/21 17:49:58   1749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1749s] #start 11th optimization iteration ...
[12/21 17:49:58   1749s] #   number of violations = 1
[12/21 17:49:58   1749s] #
[12/21 17:49:58   1749s] #    By Layer and Type :
[12/21 17:49:58   1749s] #	         CShort   Totals
[12/21 17:49:58   1749s] #	METAL1        0        0
[12/21 17:49:58   1749s] #	METAL2        0        0
[12/21 17:49:58   1749s] #	METAL3        1        1
[12/21 17:49:58   1749s] #	Totals        1        1
[12/21 17:49:58   1749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1749s] #start 12th optimization iteration ...
[12/21 17:49:58   1749s] #   number of violations = 1
[12/21 17:49:58   1749s] #
[12/21 17:49:58   1749s] #    By Layer and Type :
[12/21 17:49:58   1749s] #	         CShort   Totals
[12/21 17:49:58   1749s] #	METAL1        0        0
[12/21 17:49:58   1749s] #	METAL2        0        0
[12/21 17:49:58   1749s] #	METAL3        1        1
[12/21 17:49:58   1749s] #	Totals        1        1
[12/21 17:49:58   1749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1749s] #start 13th optimization iteration ...
[12/21 17:49:58   1749s] #   number of violations = 1
[12/21 17:49:58   1749s] #
[12/21 17:49:58   1749s] #    By Layer and Type :
[12/21 17:49:58   1749s] #	         CShort   Totals
[12/21 17:49:58   1749s] #	METAL1        0        0
[12/21 17:49:58   1749s] #	METAL2        0        0
[12/21 17:49:58   1749s] #	METAL3        1        1
[12/21 17:49:58   1749s] #	Totals        1        1
[12/21 17:49:58   1749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1749s] #start 14th optimization iteration ...
[12/21 17:49:58   1749s] #   number of violations = 1
[12/21 17:49:58   1749s] #
[12/21 17:49:58   1749s] #    By Layer and Type :
[12/21 17:49:58   1749s] #	         CShort   Totals
[12/21 17:49:58   1749s] #	METAL1        0        0
[12/21 17:49:58   1749s] #	METAL2        0        0
[12/21 17:49:58   1749s] #	METAL3        1        1
[12/21 17:49:58   1749s] #	Totals        1        1
[12/21 17:49:58   1749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1749s] #start 15th optimization iteration ...
[12/21 17:49:58   1749s] #   number of violations = 1
[12/21 17:49:58   1749s] #
[12/21 17:49:58   1749s] #    By Layer and Type :
[12/21 17:49:58   1749s] #	         CShort   Totals
[12/21 17:49:58   1749s] #	METAL1        0        0
[12/21 17:49:58   1749s] #	METAL2        0        0
[12/21 17:49:58   1749s] #	METAL3        1        1
[12/21 17:49:58   1749s] #	Totals        1        1
[12/21 17:49:58   1749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1749s] #start 16th optimization iteration ...
[12/21 17:49:58   1749s] #   number of violations = 1
[12/21 17:49:58   1749s] #
[12/21 17:49:58   1749s] #    By Layer and Type :
[12/21 17:49:58   1749s] #	         CShort   Totals
[12/21 17:49:58   1749s] #	METAL1        0        0
[12/21 17:49:58   1749s] #	METAL2        0        0
[12/21 17:49:58   1749s] #	METAL3        1        1
[12/21 17:49:58   1749s] #	Totals        1        1
[12/21 17:49:58   1749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:58   1749s] #Complete Detail Routing.
[12/21 17:49:58   1749s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:49:58   1749s] #Total wire length = 215604 um.
[12/21 17:49:58   1749s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:49:58   1749s] #Total wire length on LAYER METAL1 = 9232 um.
[12/21 17:49:58   1749s] #Total wire length on LAYER METAL2 = 74893 um.
[12/21 17:49:58   1749s] #Total wire length on LAYER METAL3 = 80772 um.
[12/21 17:49:58   1749s] #Total wire length on LAYER METAL4 = 39510 um.
[12/21 17:49:58   1749s] #Total wire length on LAYER METAL5 = 10360 um.
[12/21 17:49:58   1749s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:49:58   1749s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:49:58   1749s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:49:58   1749s] #Total number of vias = 40163
[12/21 17:49:58   1749s] #Up-Via Summary (total 40163):
[12/21 17:49:58   1749s] #           
[12/21 17:49:58   1749s] #-----------------------
[12/21 17:49:58   1749s] # METAL1          21111
[12/21 17:49:58   1749s] # METAL2          15395
[12/21 17:49:58   1749s] # METAL3           3269
[12/21 17:49:58   1749s] # METAL4            344
[12/21 17:49:58   1749s] # METAL5             44
[12/21 17:49:58   1749s] #-----------------------
[12/21 17:49:58   1749s] #                 40163 
[12/21 17:49:58   1749s] #
[12/21 17:49:58   1749s] #Total number of DRC violations = 1
[12/21 17:49:58   1749s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:49:58   1749s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:49:58   1749s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:49:58   1749s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:49:58   1749s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:49:58   1749s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:49:58   1749s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:49:58   1749s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:49:58   1749s] ### Time Record (Detail Routing) is uninstalled.
[12/21 17:49:58   1749s] #Cpu time = 00:00:02
[12/21 17:49:58   1749s] #Elapsed time = 00:00:02
[12/21 17:49:58   1749s] #Increased memory = 6.58 (MB)
[12/21 17:49:58   1749s] #Total memory = 1405.70 (MB)
[12/21 17:49:58   1749s] #Peak memory = 1543.75 (MB)
[12/21 17:49:58   1749s] ### Time Record (Antenna Fixing) is installed.
[12/21 17:49:58   1749s] #
[12/21 17:49:58   1749s] #start routing for process antenna violation fix ...
[12/21 17:49:58   1749s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:49:59   1749s] #
[12/21 17:49:59   1749s] #    By Layer and Type :
[12/21 17:49:59   1749s] #	         CShort   Totals
[12/21 17:49:59   1749s] #	METAL1        0        0
[12/21 17:49:59   1749s] #	METAL2        0        0
[12/21 17:49:59   1749s] #	METAL3        1        1
[12/21 17:49:59   1749s] #	Totals        1        1
[12/21 17:49:59   1749s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.43 (MB), peak = 1543.75 (MB)
[12/21 17:49:59   1749s] #
[12/21 17:49:59   1749s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:49:59   1749s] #Total wire length = 215604 um.
[12/21 17:49:59   1749s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:49:59   1749s] #Total wire length on LAYER METAL1 = 9232 um.
[12/21 17:49:59   1749s] #Total wire length on LAYER METAL2 = 74893 um.
[12/21 17:49:59   1749s] #Total wire length on LAYER METAL3 = 80772 um.
[12/21 17:49:59   1749s] #Total wire length on LAYER METAL4 = 39510 um.
[12/21 17:49:59   1749s] #Total wire length on LAYER METAL5 = 10360 um.
[12/21 17:49:59   1749s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:49:59   1749s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:49:59   1749s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:49:59   1749s] #Total number of vias = 40163
[12/21 17:49:59   1749s] #Up-Via Summary (total 40163):
[12/21 17:49:59   1749s] #           
[12/21 17:49:59   1749s] #-----------------------
[12/21 17:49:59   1749s] # METAL1          21111
[12/21 17:49:59   1749s] # METAL2          15395
[12/21 17:49:59   1749s] # METAL3           3269
[12/21 17:49:59   1749s] # METAL4            344
[12/21 17:49:59   1749s] # METAL5             44
[12/21 17:49:59   1749s] #-----------------------
[12/21 17:49:59   1749s] #                 40163 
[12/21 17:49:59   1749s] #
[12/21 17:49:59   1749s] #Total number of DRC violations = 1
[12/21 17:49:59   1749s] #Total number of process antenna violations = 0
[12/21 17:49:59   1749s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:49:59   1749s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:49:59   1749s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:49:59   1749s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:49:59   1749s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:49:59   1749s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:49:59   1749s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:49:59   1749s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:49:59   1749s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:49:59   1749s] #
[12/21 17:49:59   1750s] #
[12/21 17:49:59   1750s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:49:59   1750s] #Total wire length = 215604 um.
[12/21 17:49:59   1750s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:49:59   1750s] #Total wire length on LAYER METAL1 = 9232 um.
[12/21 17:49:59   1750s] #Total wire length on LAYER METAL2 = 74893 um.
[12/21 17:49:59   1750s] #Total wire length on LAYER METAL3 = 80772 um.
[12/21 17:49:59   1750s] #Total wire length on LAYER METAL4 = 39510 um.
[12/21 17:49:59   1750s] #Total wire length on LAYER METAL5 = 10360 um.
[12/21 17:49:59   1750s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:49:59   1750s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:49:59   1750s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:49:59   1750s] #Total number of vias = 40163
[12/21 17:49:59   1750s] #Up-Via Summary (total 40163):
[12/21 17:49:59   1750s] #           
[12/21 17:49:59   1750s] #-----------------------
[12/21 17:49:59   1750s] # METAL1          21111
[12/21 17:49:59   1750s] # METAL2          15395
[12/21 17:49:59   1750s] # METAL3           3269
[12/21 17:49:59   1750s] # METAL4            344
[12/21 17:49:59   1750s] # METAL5             44
[12/21 17:49:59   1750s] #-----------------------
[12/21 17:49:59   1750s] #                 40163 
[12/21 17:49:59   1750s] #
[12/21 17:49:59   1750s] #Total number of DRC violations = 1
[12/21 17:49:59   1750s] #Total number of process antenna violations = 0
[12/21 17:49:59   1750s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:49:59   1750s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:49:59   1750s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:49:59   1750s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:49:59   1750s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:49:59   1750s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:49:59   1750s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:49:59   1750s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:49:59   1750s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:49:59   1750s] #
[12/21 17:49:59   1750s] ### Time Record (Antenna Fixing) is uninstalled.
[12/21 17:49:59   1750s] ### detail_route design signature (265): route=440109559 flt_obj=0 vio=443390978 shield_wire=1
[12/21 17:49:59   1750s] ### Time Record (DB Export) is installed.
[12/21 17:49:59   1750s] ### export design design signature (266): route=440109559 flt_obj=0 vio=443390978 swire=282492057 shield_wire=1 net_attr=975659271 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 17:49:59   1750s] ### Time Record (DB Export) is uninstalled.
[12/21 17:49:59   1750s] ### Time Record (Post Callback) is installed.
[12/21 17:49:59   1750s] ### Time Record (Post Callback) is uninstalled.
[12/21 17:49:59   1750s] #
[12/21 17:49:59   1750s] #detailRoute statistics:
[12/21 17:49:59   1750s] #Cpu time = 00:00:03
[12/21 17:49:59   1750s] #Elapsed time = 00:00:03
[12/21 17:49:59   1750s] #Increased memory = -16.31 (MB)
[12/21 17:49:59   1750s] #Total memory = 1397.48 (MB)
[12/21 17:49:59   1750s] #Peak memory = 1543.75 (MB)
[12/21 17:49:59   1750s] #Number of warnings = 44
[12/21 17:49:59   1750s] #Total number of warnings = 454
[12/21 17:49:59   1750s] #Number of fails = 0
[12/21 17:49:59   1750s] #Total number of fails = 10
[12/21 17:49:59   1750s] #Complete detailRoute on Tue Dec 21 17:49:59 2021
[12/21 17:49:59   1750s] #
[12/21 17:49:59   1750s] ### import design signature (267): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1312830159
[12/21 17:49:59   1750s] ### Time Record (detailRoute) is uninstalled.
[12/21 17:49:59   1750s] #Default setup view is reset to av_func_mode_max.
[12/21 17:49:59   1750s] #routeDesign: cpu time = 00:00:53, elapsed time = 00:00:54, memory = 1397.31 (MB), peak = 1543.75 (MB)
[12/21 17:49:59   1750s] 
[12/21 17:49:59   1750s] *** Summary of all messages that are not suppressed in this session:
[12/21 17:49:59   1750s] Severity  ID               Count  Summary                                  
[12/21 17:49:59   1750s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/21 17:49:59   1750s] *** Message Summary: 1 warning(s), 0 error(s)
[12/21 17:49:59   1750s] 
[12/21 17:49:59   1750s] ### Time Record (routeDesign) is uninstalled.
[12/21 17:49:59   1750s] ### 
[12/21 17:49:59   1750s] ###   Scalability Statistics
[12/21 17:49:59   1750s] ### 
[12/21 17:49:59   1750s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:49:59   1750s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/21 17:49:59   1750s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:49:59   1750s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 17:49:59   1750s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 17:49:59   1750s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/21 17:49:59   1750s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/21 17:49:59   1750s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/21 17:49:59   1750s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/21 17:49:59   1750s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/21 17:49:59   1750s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/21 17:49:59   1750s] ###   Track Assignment              |        00:00:02|        00:00:02|             1.0|
[12/21 17:49:59   1750s] ###   Detail Routing                |        00:00:39|        00:00:39|             1.0|
[12/21 17:49:59   1750s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[12/21 17:49:59   1750s] ###   Post Route Wire Spreading     |        00:00:09|        00:00:09|             1.0|
[12/21 17:49:59   1750s] ###   Entire Command                |        00:00:53|        00:00:54|             1.0|
[12/21 17:49:59   1750s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:49:59   1750s] ### 
[12/21 17:50:46   1754s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/21 17:50:46   1754s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/21 17:50:46   1754s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/21 17:50:46   1754s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/21 17:50:46   1754s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[12/21 17:50:46   1754s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[12/21 17:50:46   1754s] Running Native NanoRoute ...
[12/21 17:50:46   1754s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[12/21 17:50:46   1754s] ### Time Record (routeDesign) is installed.
[12/21 17:50:46   1754s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.54 (MB), peak = 1543.75 (MB)
[12/21 17:50:46   1754s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/21 17:50:46   1754s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/21 17:50:46   1754s] **INFO: User settings:
[12/21 17:50:46   1754s] setNanoRouteMode -drouteStartIteration                          0
[12/21 17:50:46   1754s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/21 17:50:46   1754s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/21 17:50:46   1754s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/21 17:50:46   1754s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/21 17:50:46   1754s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/21 17:50:46   1754s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/21 17:50:46   1754s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/21 17:50:46   1754s] setNanoRouteMode -routeTdrEffort                                10
[12/21 17:50:46   1754s] setNanoRouteMode -routeWithEco                                  true
[12/21 17:50:46   1754s] setNanoRouteMode -routeWithSiDriven                             true
[12/21 17:50:46   1754s] setNanoRouteMode -routeWithTimingDriven                         true
[12/21 17:50:46   1754s] setNanoRouteMode -timingEngine                                  {}
[12/21 17:50:46   1754s] setDesignMode -process                                          130
[12/21 17:50:46   1754s] setExtractRCMode -coupled                                       true
[12/21 17:50:46   1754s] setExtractRCMode -coupling_c_th                                 0.4
[12/21 17:50:46   1754s] setExtractRCMode -engine                                        postRoute
[12/21 17:50:46   1754s] setExtractRCMode -relative_c_th                                 1
[12/21 17:50:46   1754s] setExtractRCMode -total_c_th                                    0
[12/21 17:50:46   1754s] setDelayCalMode -enable_high_fanout                             true
[12/21 17:50:46   1754s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/21 17:50:46   1754s] setDelayCalMode -engine                                         aae
[12/21 17:50:46   1754s] setDelayCalMode -ignoreNetLoad                                  false
[12/21 17:50:46   1754s] setDelayCalMode -SIAware                                        true
[12/21 17:50:46   1754s] setSIMode -separate_delta_delay_on_data                         true
[12/21 17:50:46   1754s] 
[12/21 17:50:46   1754s] #**INFO: setDesignMode -flowEffort standard
[12/21 17:50:46   1754s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/21 17:50:46   1754s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/21 17:50:46   1754s] OPERPROF: Starting checkPlace at level 1, MEM:1974.2M
[12/21 17:50:46   1754s] #spOpts: N=130 
[12/21 17:50:46   1754s] All LLGs are deleted
[12/21 17:50:46   1754s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1974.2M
[12/21 17:50:46   1754s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1974.2M
[12/21 17:50:46   1754s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1974.2M
[12/21 17:50:46   1754s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1974.2M
[12/21 17:50:46   1754s] Core basic site is TSM13SITE
[12/21 17:50:46   1754s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 17:50:46   1754s] SiteArray: use 450,560 bytes
[12/21 17:50:46   1754s] SiteArray: current memory after site array memory allocation 1974.2M
[12/21 17:50:46   1754s] SiteArray: FP blocked sites are writable
[12/21 17:50:46   1754s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.009, MEM:1974.2M
[12/21 17:50:46   1754s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1974.2M
[12/21 17:50:46   1754s] Begin checking placement ... (start mem=1974.2M, init mem=1974.2M)
[12/21 17:50:46   1754s] 
[12/21 17:50:46   1754s] Running CheckPlace using 1 thread in normal mode...
[12/21 17:50:46   1754s] 
[12/21 17:50:46   1754s] ...checkPlace normal is done!
[12/21 17:50:46   1754s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1974.2M
[12/21 17:50:46   1754s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.005, MEM:1974.2M
[12/21 17:50:46   1754s] *info: Placed = 10791          (Fixed = 23)
[12/21 17:50:46   1754s] *info: Unplaced = 0           
[12/21 17:50:46   1754s] Placement Density:100.00%(135189/135189)
[12/21 17:50:46   1754s] Placement Density (including fixed std cells):100.00%(135189/135189)
[12/21 17:50:46   1754s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1974.2M
[12/21 17:50:46   1754s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1974.2M
[12/21 17:50:46   1754s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1974.2M)
[12/21 17:50:46   1754s] OPERPROF: Finished checkPlace at level 1, CPU:0.130, REAL:0.120, MEM:1974.2M
[12/21 17:50:46   1754s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[12/21 17:50:46   1754s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/21 17:50:46   1754s] 
[12/21 17:50:46   1754s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/21 17:50:46   1754s] *** Changed status on (0) nets in Clock.
[12/21 17:50:46   1754s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1974.2M) ***
[12/21 17:50:46   1754s] 
[12/21 17:50:46   1754s] globalDetailRoute
[12/21 17:50:46   1754s] 
[12/21 17:50:46   1754s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[12/21 17:50:46   1754s] ### Time Record (globalDetailRoute) is installed.
[12/21 17:50:46   1754s] #Start globalDetailRoute on Tue Dec 21 17:50:46 2021
[12/21 17:50:46   1754s] #
[12/21 17:50:46   1754s] ### Time Record (Pre Callback) is installed.
[12/21 17:50:46   1754s] ### Time Record (Pre Callback) is uninstalled.
[12/21 17:50:46   1754s] ### Time Record (DB Import) is installed.
[12/21 17:50:46   1754s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:50:46   1754s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:50:46   1754s] LayerId::1 widthSet size::4
[12/21 17:50:46   1754s] LayerId::2 widthSet size::4
[12/21 17:50:46   1754s] LayerId::3 widthSet size::4
[12/21 17:50:46   1754s] LayerId::4 widthSet size::4
[12/21 17:50:46   1754s] LayerId::5 widthSet size::4
[12/21 17:50:46   1754s] LayerId::6 widthSet size::4
[12/21 17:50:46   1754s] LayerId::7 widthSet size::5
[12/21 17:50:46   1754s] LayerId::8 widthSet size::3
[12/21 17:50:46   1754s] Initializing multi-corner capacitance tables ... 
[12/21 17:50:46   1754s] Initializing multi-corner resistance tables ...
[12/21 17:50:46   1754s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.283235 ; uaWl: 1.000000 ; uaWlH: 0.221191 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:46   1754s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 17:50:46   1754s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:50:46   1754s] ### Net info: total nets: 6133
[12/21 17:50:46   1754s] ### Net info: dirty nets: 0
[12/21 17:50:46   1754s] ### Net info: marked as disconnected nets: 0
[12/21 17:50:46   1754s] #num needed restored net=0
[12/21 17:50:46   1754s] #need_extraction net=0 (total=6133)
[12/21 17:50:46   1754s] ### Net info: fully routed nets: 6084
[12/21 17:50:46   1754s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 17:50:46   1754s] ### Net info: unrouted nets: 0
[12/21 17:50:46   1754s] ### Net info: re-extraction nets: 0
[12/21 17:50:46   1754s] ### Net info: ignored nets: 0
[12/21 17:50:46   1754s] ### Net info: skip routing nets: 0
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:46   1754s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 17:50:46   1754s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:50:46   1754s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 17:50:46   1754s] ### import design signature (268): route=804659588 flt_obj=0 vio=1860353250 swire=282492057 shield_wire=1 net_attr=2138066342 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 17:50:46   1754s] ### Time Record (DB Import) is uninstalled.
[12/21 17:50:46   1754s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 17:50:46   1754s] #RTESIG:78da8dd13d6fc3201006e0cefd15a74b06576a528e8f188fa994d5ada2b46b4415e25872
[12/21 17:50:46   1754s] #       20023cf4df17b56b6cca84748f0edebbc5f273b707e46c4d6c75634c1e09da3dcf17122b
[12/21 17:50:46   1754s] #       c6857ce1ec984b1faff8b858bebd1f44a38141d5bb643b1b9e618c3640b429f5ae7bfa23
[12/21 17:50:46   1754s] #       1bae01cd983c42956c70267cdf755a71389b215aa8bebc1fee1a128240a875fe513e509d
[12/21 17:50:46   1754s] #       076fd284540a521867bb492eca4f2a6280dbf6b06bdb6d8e1053c8c509ca39e0a5ef2e25
[12/21 17:50:46   1754s] #       d708c0988c3b9970cad6baf13a2525a0f3ceceaa7ac38a596b4d65d3d480bf032904d079
[12/21 17:50:46   1754s] #       2654d83b6959de8056f21fa69e310f3f4c74cfc2
[12/21 17:50:46   1754s] #
[12/21 17:50:46   1754s] #Skip comparing routing design signature in db-snapshot flow
[12/21 17:50:46   1754s] ### Time Record (Data Preparation) is installed.
[12/21 17:50:46   1754s] #RTESIG:78da8dd2b16ec3201006e0ce7d8a13c9e04a4dca1d10e33195b2ba5594768da8421c4b2e
[12/21 17:50:46   1754s] #       548087be7d51bac6264c48f789e37e582c3f777b60c4d7c8573f9ccb2342bba7bc41b1e2
[12/21 17:50:46   1754s] #       24e40bf1632e7dbcb2c7c5f2edfd201a0d1caade25dbd9f00c63b401a24da977ddd33fd9
[12/21 17:50:46   1754s] #       900666c6e41954c90667c2ef4da715c1d90cd142f5e5fd70d3a0100842adf38df282ea3c
[12/21 17:50:46   1754s] #       789326a45290c2387b9a24516ea99003dbb6875ddb6ef30831855c9ca044c02e7d7729b9
[12/21 17:50:46   1754s] #       46008bc9b89309a76cad1bbfa7a404e6bcb3b3ea1af1759042e37ac38ba1d41acba6a9ef
[12/21 17:50:46   1754s] #       6ba8737858f820a865f9a9b49277987ac63cfc01978cdc77
[12/21 17:50:46   1754s] #
[12/21 17:50:46   1754s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:50:46   1754s] ### Time Record (Data Preparation) is installed.
[12/21 17:50:46   1754s] #Start routing data preparation on Tue Dec 21 17:50:46 2021
[12/21 17:50:46   1754s] #
[12/21 17:50:46   1754s] #Minimum voltage of a net in the design = 0.000.
[12/21 17:50:46   1754s] #Maximum voltage of a net in the design = 1.320.
[12/21 17:50:46   1754s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 17:50:46   1754s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 17:50:46   1754s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 17:50:46   1754s] ### Time Record (Cell Pin Access) is installed.
[12/21 17:50:46   1754s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 17:50:46   1754s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 17:50:46   1754s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:50:46   1754s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:50:46   1754s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:50:46   1754s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:50:46   1754s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:50:46   1754s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:50:46   1754s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 17:50:46   1754s] #Monitoring time of adding inner blkg by smac
[12/21 17:50:46   1754s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.14 (MB), peak = 1543.75 (MB)
[12/21 17:50:46   1754s] #Regenerating Ggrids automatically.
[12/21 17:50:46   1754s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 17:50:46   1754s] #Using automatically generated G-grids.
[12/21 17:50:46   1755s] #Done routing data preparation.
[12/21 17:50:46   1755s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.14 (MB), peak = 1543.75 (MB)
[12/21 17:50:46   1755s] #
[12/21 17:50:46   1755s] #Finished routing data preparation on Tue Dec 21 17:50:46 2021
[12/21 17:50:46   1755s] #
[12/21 17:50:46   1755s] #Cpu time = 00:00:00
[12/21 17:50:46   1755s] #Elapsed time = 00:00:00
[12/21 17:50:46   1755s] #Increased memory = 3.77 (MB)
[12/21 17:50:46   1755s] #Total memory = 1402.14 (MB)
[12/21 17:50:46   1755s] #Peak memory = 1543.75 (MB)
[12/21 17:50:46   1755s] #
[12/21 17:50:46   1755s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:50:46   1755s] ### Time Record (Global Routing) is installed.
[12/21 17:50:46   1755s] #
[12/21 17:50:46   1755s] #Start global routing on Tue Dec 21 17:50:46 2021
[12/21 17:50:46   1755s] #
[12/21 17:50:46   1755s] #
[12/21 17:50:46   1755s] #Start global routing initialization on Tue Dec 21 17:50:46 2021
[12/21 17:50:46   1755s] #
[12/21 17:50:46   1755s] #WARNING (NRGR-22) Design is already detail routed.
[12/21 17:50:46   1755s] ### Time Record (Global Routing) is uninstalled.
[12/21 17:50:46   1755s] ### Time Record (Data Preparation) is installed.
[12/21 17:50:46   1755s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:50:46   1755s] ### track-assign external-init starts on Tue Dec 21 17:50:46 2021 with memory = 1402.14 (MB), peak = 1543.75 (MB)
[12/21 17:50:46   1755s] ### Time Record (Track Assignment) is installed.
[12/21 17:50:46   1755s] ### Time Record (Track Assignment) is uninstalled.
[12/21 17:50:46   1755s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:50:47   1755s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/21 17:50:47   1755s] #Cpu time = 00:00:00
[12/21 17:50:47   1755s] #Elapsed time = 00:00:00
[12/21 17:50:47   1755s] #Increased memory = 3.77 (MB)
[12/21 17:50:47   1755s] #Total memory = 1402.14 (MB)
[12/21 17:50:47   1755s] #Peak memory = 1543.75 (MB)
[12/21 17:50:47   1755s] ### Time Record (Detail Routing) is installed.
[12/21 17:50:47   1755s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:50:47   1755s] #
[12/21 17:50:47   1755s] #Start Detail Routing..
[12/21 17:50:47   1755s] #start initial detail routing ...
[12/21 17:50:47   1755s] ### Design has 0 dirty nets, has valid drcs
[12/21 17:50:47   1755s] #   number of violations = 1
[12/21 17:50:47   1755s] #
[12/21 17:50:47   1755s] #    By Layer and Type :
[12/21 17:50:47   1755s] #	         CShort   Totals
[12/21 17:50:47   1755s] #	METAL1        0        0
[12/21 17:50:47   1755s] #	METAL2        0        0
[12/21 17:50:47   1755s] #	METAL3        1        1
[12/21 17:50:47   1755s] #	Totals        1        1
[12/21 17:50:47   1755s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.02 (MB), peak = 1543.75 (MB)
[12/21 17:50:47   1755s] #start 1st optimization iteration ...
[12/21 17:50:47   1755s] #   number of violations = 1
[12/21 17:50:47   1755s] #
[12/21 17:50:47   1755s] #    By Layer and Type :
[12/21 17:50:47   1755s] #	         CShort   Totals
[12/21 17:50:47   1755s] #	METAL1        0        0
[12/21 17:50:47   1755s] #	METAL2        0        0
[12/21 17:50:47   1755s] #	METAL3        1        1
[12/21 17:50:47   1755s] #	Totals        1        1
[12/21 17:50:47   1755s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.27 (MB), peak = 1543.75 (MB)
[12/21 17:50:47   1755s] #start 2nd optimization iteration ...
[12/21 17:50:47   1755s] #   number of violations = 1
[12/21 17:50:47   1755s] #
[12/21 17:50:47   1755s] #    By Layer and Type :
[12/21 17:50:47   1755s] #	         CShort   Totals
[12/21 17:50:47   1755s] #	METAL1        0        0
[12/21 17:50:47   1755s] #	METAL2        0        0
[12/21 17:50:47   1755s] #	METAL3        1        1
[12/21 17:50:47   1755s] #	Totals        1        1
[12/21 17:50:47   1755s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.27 (MB), peak = 1543.75 (MB)
[12/21 17:50:47   1755s] #start 3rd optimization iteration ...
[12/21 17:50:47   1755s] #   number of violations = 1
[12/21 17:50:47   1755s] #
[12/21 17:50:47   1755s] #    By Layer and Type :
[12/21 17:50:47   1755s] #	         CShort   Totals
[12/21 17:50:47   1755s] #	METAL1        0        0
[12/21 17:50:47   1755s] #	METAL2        0        0
[12/21 17:50:47   1755s] #	METAL3        1        1
[12/21 17:50:47   1755s] #	Totals        1        1
[12/21 17:50:47   1755s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.28 (MB), peak = 1543.75 (MB)
[12/21 17:50:47   1755s] #start 4th optimization iteration ...
[12/21 17:50:47   1755s] #   number of violations = 1
[12/21 17:50:47   1755s] #
[12/21 17:50:47   1755s] #    By Layer and Type :
[12/21 17:50:47   1755s] #	         CShort   Totals
[12/21 17:50:47   1755s] #	METAL1        0        0
[12/21 17:50:47   1755s] #	METAL2        0        0
[12/21 17:50:47   1755s] #	METAL3        1        1
[12/21 17:50:47   1755s] #	Totals        1        1
[12/21 17:50:47   1755s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.41 (MB), peak = 1543.75 (MB)
[12/21 17:50:47   1755s] #start 5th optimization iteration ...
[12/21 17:50:47   1756s] #   number of violations = 1
[12/21 17:50:47   1756s] #
[12/21 17:50:47   1756s] #    By Layer and Type :
[12/21 17:50:47   1756s] #	         CShort   Totals
[12/21 17:50:47   1756s] #	METAL1        0        0
[12/21 17:50:47   1756s] #	METAL2        0        0
[12/21 17:50:47   1756s] #	METAL3        1        1
[12/21 17:50:47   1756s] #	Totals        1        1
[12/21 17:50:47   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.81 (MB), peak = 1543.75 (MB)
[12/21 17:50:47   1756s] #start 6th optimization iteration ...
[12/21 17:50:47   1756s] #   number of violations = 1
[12/21 17:50:47   1756s] #
[12/21 17:50:47   1756s] #    By Layer and Type :
[12/21 17:50:47   1756s] #	         CShort   Totals
[12/21 17:50:47   1756s] #	METAL1        0        0
[12/21 17:50:47   1756s] #	METAL2        0        0
[12/21 17:50:47   1756s] #	METAL3        1        1
[12/21 17:50:47   1756s] #	Totals        1        1
[12/21 17:50:47   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:48   1756s] #start 7th optimization iteration ...
[12/21 17:50:48   1756s] #   number of violations = 1
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #    By Layer and Type :
[12/21 17:50:48   1756s] #	         CShort   Totals
[12/21 17:50:48   1756s] #	METAL1        0        0
[12/21 17:50:48   1756s] #	METAL2        0        0
[12/21 17:50:48   1756s] #	METAL3        1        1
[12/21 17:50:48   1756s] #	Totals        1        1
[12/21 17:50:48   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:48   1756s] #start 8th optimization iteration ...
[12/21 17:50:48   1756s] #   number of violations = 1
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #    By Layer and Type :
[12/21 17:50:48   1756s] #	         CShort   Totals
[12/21 17:50:48   1756s] #	METAL1        0        0
[12/21 17:50:48   1756s] #	METAL2        0        0
[12/21 17:50:48   1756s] #	METAL3        1        1
[12/21 17:50:48   1756s] #	Totals        1        1
[12/21 17:50:48   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:48   1756s] #start 9th optimization iteration ...
[12/21 17:50:48   1756s] #   number of violations = 1
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #    By Layer and Type :
[12/21 17:50:48   1756s] #	         CShort   Totals
[12/21 17:50:48   1756s] #	METAL1        0        0
[12/21 17:50:48   1756s] #	METAL2        0        0
[12/21 17:50:48   1756s] #	METAL3        1        1
[12/21 17:50:48   1756s] #	Totals        1        1
[12/21 17:50:48   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:48   1756s] #start 10th optimization iteration ...
[12/21 17:50:48   1756s] #   number of violations = 1
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #    By Layer and Type :
[12/21 17:50:48   1756s] #	         CShort   Totals
[12/21 17:50:48   1756s] #	METAL1        0        0
[12/21 17:50:48   1756s] #	METAL2        0        0
[12/21 17:50:48   1756s] #	METAL3        1        1
[12/21 17:50:48   1756s] #	Totals        1        1
[12/21 17:50:48   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:48   1756s] #start 11th optimization iteration ...
[12/21 17:50:48   1756s] #   number of violations = 1
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #    By Layer and Type :
[12/21 17:50:48   1756s] #	         CShort   Totals
[12/21 17:50:48   1756s] #	METAL1        0        0
[12/21 17:50:48   1756s] #	METAL2        0        0
[12/21 17:50:48   1756s] #	METAL3        1        1
[12/21 17:50:48   1756s] #	Totals        1        1
[12/21 17:50:48   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:48   1756s] #start 12th optimization iteration ...
[12/21 17:50:48   1756s] #   number of violations = 1
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #    By Layer and Type :
[12/21 17:50:48   1756s] #	         CShort   Totals
[12/21 17:50:48   1756s] #	METAL1        0        0
[12/21 17:50:48   1756s] #	METAL2        0        0
[12/21 17:50:48   1756s] #	METAL3        1        1
[12/21 17:50:48   1756s] #	Totals        1        1
[12/21 17:50:48   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:48   1756s] #start 13th optimization iteration ...
[12/21 17:50:48   1756s] #   number of violations = 1
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #    By Layer and Type :
[12/21 17:50:48   1756s] #	         CShort   Totals
[12/21 17:50:48   1756s] #	METAL1        0        0
[12/21 17:50:48   1756s] #	METAL2        0        0
[12/21 17:50:48   1756s] #	METAL3        1        1
[12/21 17:50:48   1756s] #	Totals        1        1
[12/21 17:50:48   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:48   1756s] #start 14th optimization iteration ...
[12/21 17:50:48   1756s] #   number of violations = 1
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #    By Layer and Type :
[12/21 17:50:48   1756s] #	         CShort   Totals
[12/21 17:50:48   1756s] #	METAL1        0        0
[12/21 17:50:48   1756s] #	METAL2        0        0
[12/21 17:50:48   1756s] #	METAL3        1        1
[12/21 17:50:48   1756s] #	Totals        1        1
[12/21 17:50:48   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:48   1756s] #start 15th optimization iteration ...
[12/21 17:50:48   1756s] #   number of violations = 1
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #    By Layer and Type :
[12/21 17:50:48   1756s] #	         CShort   Totals
[12/21 17:50:48   1756s] #	METAL1        0        0
[12/21 17:50:48   1756s] #	METAL2        0        0
[12/21 17:50:48   1756s] #	METAL3        1        1
[12/21 17:50:48   1756s] #	Totals        1        1
[12/21 17:50:48   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:48   1756s] #start 16th optimization iteration ...
[12/21 17:50:48   1756s] #   number of violations = 1
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #    By Layer and Type :
[12/21 17:50:48   1756s] #	         CShort   Totals
[12/21 17:50:48   1756s] #	METAL1        0        0
[12/21 17:50:48   1756s] #	METAL2        0        0
[12/21 17:50:48   1756s] #	METAL3        1        1
[12/21 17:50:48   1756s] #	Totals        1        1
[12/21 17:50:48   1756s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:48   1756s] #Complete Detail Routing.
[12/21 17:50:48   1756s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:50:48   1756s] #Total wire length = 215604 um.
[12/21 17:50:48   1756s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:50:48   1756s] #Total wire length on LAYER METAL1 = 9232 um.
[12/21 17:50:48   1756s] #Total wire length on LAYER METAL2 = 74893 um.
[12/21 17:50:48   1756s] #Total wire length on LAYER METAL3 = 80772 um.
[12/21 17:50:48   1756s] #Total wire length on LAYER METAL4 = 39510 um.
[12/21 17:50:48   1756s] #Total wire length on LAYER METAL5 = 10360 um.
[12/21 17:50:48   1756s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:50:48   1756s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:50:48   1756s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:50:48   1756s] #Total number of vias = 40163
[12/21 17:50:48   1756s] #Up-Via Summary (total 40163):
[12/21 17:50:48   1756s] #           
[12/21 17:50:48   1756s] #-----------------------
[12/21 17:50:48   1756s] # METAL1          21111
[12/21 17:50:48   1756s] # METAL2          15395
[12/21 17:50:48   1756s] # METAL3           3269
[12/21 17:50:48   1756s] # METAL4            344
[12/21 17:50:48   1756s] # METAL5             44
[12/21 17:50:48   1756s] #-----------------------
[12/21 17:50:48   1756s] #                 40163 
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #Total number of DRC violations = 1
[12/21 17:50:48   1756s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:50:48   1756s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:50:48   1756s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:50:48   1756s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:50:48   1756s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:50:48   1756s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:50:48   1756s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:50:48   1756s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:50:48   1756s] ### Time Record (Detail Routing) is uninstalled.
[12/21 17:50:48   1756s] #Cpu time = 00:00:02
[12/21 17:50:48   1756s] #Elapsed time = 00:00:02
[12/21 17:50:48   1756s] #Increased memory = 1.96 (MB)
[12/21 17:50:48   1756s] #Total memory = 1404.10 (MB)
[12/21 17:50:48   1756s] #Peak memory = 1543.75 (MB)
[12/21 17:50:48   1756s] ### Time Record (Antenna Fixing) is installed.
[12/21 17:50:48   1756s] #
[12/21 17:50:48   1756s] #start routing for process antenna violation fix ...
[12/21 17:50:48   1756s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:50:49   1757s] #
[12/21 17:50:49   1757s] #    By Layer and Type :
[12/21 17:50:49   1757s] #	         CShort   Totals
[12/21 17:50:49   1757s] #	METAL1        0        0
[12/21 17:50:49   1757s] #	METAL2        0        0
[12/21 17:50:49   1757s] #	METAL3        1        1
[12/21 17:50:49   1757s] #	Totals        1        1
[12/21 17:50:49   1757s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.83 (MB), peak = 1543.75 (MB)
[12/21 17:50:49   1757s] #
[12/21 17:50:49   1757s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:50:49   1757s] #Total wire length = 215604 um.
[12/21 17:50:49   1757s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL1 = 9232 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL2 = 74893 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL3 = 80772 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL4 = 39510 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL5 = 10360 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:50:49   1757s] #Total number of vias = 40163
[12/21 17:50:49   1757s] #Up-Via Summary (total 40163):
[12/21 17:50:49   1757s] #           
[12/21 17:50:49   1757s] #-----------------------
[12/21 17:50:49   1757s] # METAL1          21111
[12/21 17:50:49   1757s] # METAL2          15395
[12/21 17:50:49   1757s] # METAL3           3269
[12/21 17:50:49   1757s] # METAL4            344
[12/21 17:50:49   1757s] # METAL5             44
[12/21 17:50:49   1757s] #-----------------------
[12/21 17:50:49   1757s] #                 40163 
[12/21 17:50:49   1757s] #
[12/21 17:50:49   1757s] #Total number of DRC violations = 1
[12/21 17:50:49   1757s] #Total number of process antenna violations = 0
[12/21 17:50:49   1757s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:50:49   1757s] #
[12/21 17:50:49   1757s] #
[12/21 17:50:49   1757s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:50:49   1757s] #Total wire length = 215604 um.
[12/21 17:50:49   1757s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL1 = 9232 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL2 = 74893 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL3 = 80772 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL4 = 39510 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL5 = 10360 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:50:49   1757s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:50:49   1757s] #Total number of vias = 40163
[12/21 17:50:49   1757s] #Up-Via Summary (total 40163):
[12/21 17:50:49   1757s] #           
[12/21 17:50:49   1757s] #-----------------------
[12/21 17:50:49   1757s] # METAL1          21111
[12/21 17:50:49   1757s] # METAL2          15395
[12/21 17:50:49   1757s] # METAL3           3269
[12/21 17:50:49   1757s] # METAL4            344
[12/21 17:50:49   1757s] # METAL5             44
[12/21 17:50:49   1757s] #-----------------------
[12/21 17:50:49   1757s] #                 40163 
[12/21 17:50:49   1757s] #
[12/21 17:50:49   1757s] #Total number of DRC violations = 1
[12/21 17:50:49   1757s] #Total number of process antenna violations = 0
[12/21 17:50:49   1757s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:50:49   1757s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:50:49   1757s] #
[12/21 17:50:49   1757s] ### Time Record (Antenna Fixing) is uninstalled.
[12/21 17:50:49   1757s] ### Time Record (Post Route Wire Spreading) is installed.
[12/21 17:50:49   1757s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:50:49   1757s] #
[12/21 17:50:49   1757s] #Start Post Route wire spreading..
[12/21 17:50:49   1758s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:50:49   1758s] #
[12/21 17:50:49   1758s] #Start DRC checking..
[12/21 17:50:53   1761s] #   number of violations = 1
[12/21 17:50:53   1761s] #
[12/21 17:50:53   1761s] #    By Layer and Type :
[12/21 17:50:53   1761s] #	         CShort   Totals
[12/21 17:50:53   1761s] #	METAL1        0        0
[12/21 17:50:53   1761s] #	METAL2        0        0
[12/21 17:50:53   1761s] #	METAL3        1        1
[12/21 17:50:53   1761s] #	Totals        1        1
[12/21 17:50:53   1761s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1409.36 (MB), peak = 1543.75 (MB)
[12/21 17:50:53   1761s] #CELL_VIEW CHIP,init has 1 DRC violations
[12/21 17:50:53   1761s] #Total number of DRC violations = 1
[12/21 17:50:53   1761s] #Total number of process antenna violations = 0
[12/21 17:50:53   1761s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:50:53   1761s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:50:53   1761s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:50:53   1761s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:50:53   1761s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:50:53   1761s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:50:53   1761s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:50:53   1761s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:50:53   1761s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:50:53   1761s] #
[12/21 17:50:53   1761s] #Start data preparation for wire spreading...
[12/21 17:50:53   1761s] #
[12/21 17:50:53   1761s] #Data preparation is done on Tue Dec 21 17:50:53 2021
[12/21 17:50:53   1761s] #
[12/21 17:50:53   1762s] ### track-assign engine-init starts on Tue Dec 21 17:50:53 2021 with memory = 1409.36 (MB), peak = 1543.75 (MB)
[12/21 17:50:53   1762s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:50:53   1762s] #
[12/21 17:50:53   1762s] #Start Post Route Wire Spread.
[12/21 17:50:54   1762s] #Done with 401 horizontal wires in 11 hboxes and 230 vertical wires in 11 hboxes.
[12/21 17:50:54   1762s] #Complete Post Route Wire Spread.
[12/21 17:50:54   1762s] #
[12/21 17:50:54   1762s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:50:54   1762s] #Total wire length = 215832 um.
[12/21 17:50:54   1762s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:50:54   1762s] #Total wire length on LAYER METAL1 = 9234 um.
[12/21 17:50:54   1762s] #Total wire length on LAYER METAL2 = 74970 um.
[12/21 17:50:54   1762s] #Total wire length on LAYER METAL3 = 80873 um.
[12/21 17:50:54   1762s] #Total wire length on LAYER METAL4 = 39556 um.
[12/21 17:50:54   1762s] #Total wire length on LAYER METAL5 = 10363 um.
[12/21 17:50:54   1762s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:50:54   1762s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:50:54   1762s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:50:54   1762s] #Total number of vias = 40163
[12/21 17:50:54   1762s] #Up-Via Summary (total 40163):
[12/21 17:50:54   1762s] #           
[12/21 17:50:54   1762s] #-----------------------
[12/21 17:50:54   1762s] # METAL1          21111
[12/21 17:50:54   1762s] # METAL2          15395
[12/21 17:50:54   1762s] # METAL3           3269
[12/21 17:50:54   1762s] # METAL4            344
[12/21 17:50:54   1762s] # METAL5             44
[12/21 17:50:54   1762s] #-----------------------
[12/21 17:50:54   1762s] #                 40163 
[12/21 17:50:54   1762s] #
[12/21 17:50:54   1762s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:50:54   1762s] #
[12/21 17:50:54   1762s] #Start DRC checking..
[12/21 17:50:58   1766s] #   number of violations = 1
[12/21 17:50:58   1766s] #
[12/21 17:50:58   1766s] #    By Layer and Type :
[12/21 17:50:58   1766s] #	         CShort   Totals
[12/21 17:50:58   1766s] #	METAL1        0        0
[12/21 17:50:58   1766s] #	METAL2        0        0
[12/21 17:50:58   1766s] #	METAL3        1        1
[12/21 17:50:58   1766s] #	Totals        1        1
[12/21 17:50:58   1766s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1409.48 (MB), peak = 1543.75 (MB)
[12/21 17:50:58   1766s] #CELL_VIEW CHIP,init has 1 DRC violations
[12/21 17:50:58   1766s] #Total number of DRC violations = 1
[12/21 17:50:58   1766s] #Total number of process antenna violations = 0
[12/21 17:50:58   1766s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:50:58   1766s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:50:58   1766s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:50:58   1766s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:50:58   1766s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:50:58   1766s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:50:58   1766s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:50:58   1766s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:50:58   1766s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:50:58   1767s] #   number of violations = 1
[12/21 17:50:58   1767s] #
[12/21 17:50:58   1767s] #    By Layer and Type :
[12/21 17:50:58   1767s] #	         CShort   Totals
[12/21 17:50:58   1767s] #	METAL1        0        0
[12/21 17:50:58   1767s] #	METAL2        0        0
[12/21 17:50:58   1767s] #	METAL3        1        1
[12/21 17:50:58   1767s] #	Totals        1        1
[12/21 17:50:58   1767s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1409.48 (MB), peak = 1543.75 (MB)
[12/21 17:50:58   1767s] #CELL_VIEW CHIP,init has 1 DRC violations
[12/21 17:50:58   1767s] #Total number of DRC violations = 1
[12/21 17:50:58   1767s] #Total number of process antenna violations = 0
[12/21 17:50:58   1767s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:50:58   1767s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:50:58   1767s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:50:58   1767s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:50:58   1767s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:50:58   1767s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:50:58   1767s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:50:58   1767s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:50:58   1767s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:50:58   1767s] #Post Route wire spread is done.
[12/21 17:50:58   1767s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/21 17:50:59   1767s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:50:59   1767s] #Total wire length = 215832 um.
[12/21 17:50:59   1767s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:50:59   1767s] #Total wire length on LAYER METAL1 = 9234 um.
[12/21 17:50:59   1767s] #Total wire length on LAYER METAL2 = 74970 um.
[12/21 17:50:59   1767s] #Total wire length on LAYER METAL3 = 80873 um.
[12/21 17:50:59   1767s] #Total wire length on LAYER METAL4 = 39556 um.
[12/21 17:50:59   1767s] #Total wire length on LAYER METAL5 = 10363 um.
[12/21 17:50:59   1767s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:50:59   1767s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:50:59   1767s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:50:59   1767s] #Total number of vias = 40163
[12/21 17:50:59   1767s] #Up-Via Summary (total 40163):
[12/21 17:50:59   1767s] #           
[12/21 17:50:59   1767s] #-----------------------
[12/21 17:50:59   1767s] # METAL1          21111
[12/21 17:50:59   1767s] # METAL2          15395
[12/21 17:50:59   1767s] # METAL3           3269
[12/21 17:50:59   1767s] # METAL4            344
[12/21 17:50:59   1767s] # METAL5             44
[12/21 17:50:59   1767s] #-----------------------
[12/21 17:50:59   1767s] #                 40163 
[12/21 17:50:59   1767s] #
[12/21 17:50:59   1767s] #detailRoute Statistics:
[12/21 17:50:59   1767s] #Cpu time = 00:00:12
[12/21 17:50:59   1767s] #Elapsed time = 00:00:12
[12/21 17:50:59   1767s] #Increased memory = 5.61 (MB)
[12/21 17:50:59   1767s] #Total memory = 1407.75 (MB)
[12/21 17:50:59   1767s] #Peak memory = 1543.75 (MB)
[12/21 17:50:59   1767s] #Skip updating routing design signature in db-snapshot flow
[12/21 17:50:59   1767s] ### global_detail_route design signature (324): route=573509787 flt_obj=0 vio=443390978 shield_wire=1
[12/21 17:50:59   1767s] ### Time Record (DB Export) is installed.
[12/21 17:50:59   1767s] ### export design design signature (325): route=573509787 flt_obj=0 vio=443390978 swire=282492057 shield_wire=1 net_attr=1132017675 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 17:50:59   1767s] ### Time Record (DB Export) is uninstalled.
[12/21 17:50:59   1767s] ### Time Record (Post Callback) is installed.
[12/21 17:50:59   1767s] ### Time Record (Post Callback) is uninstalled.
[12/21 17:50:59   1767s] #
[12/21 17:50:59   1767s] #globalDetailRoute statistics:
[12/21 17:50:59   1767s] #Cpu time = 00:00:13
[12/21 17:50:59   1767s] #Elapsed time = 00:00:13
[12/21 17:50:59   1767s] #Increased memory = 5.61 (MB)
[12/21 17:50:59   1767s] #Total memory = 1403.35 (MB)
[12/21 17:50:59   1767s] #Peak memory = 1543.75 (MB)
[12/21 17:50:59   1767s] #Number of warnings = 45
[12/21 17:50:59   1767s] #Total number of warnings = 502
[12/21 17:50:59   1767s] #Number of fails = 0
[12/21 17:50:59   1767s] #Total number of fails = 10
[12/21 17:50:59   1767s] #Complete globalDetailRoute on Tue Dec 21 17:50:59 2021
[12/21 17:50:59   1767s] #
[12/21 17:50:59   1767s] ### import design signature (326): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1312830159
[12/21 17:50:59   1767s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 17:50:59   1767s] #Default setup view is reset to av_func_mode_max.
[12/21 17:50:59   1767s] 
[12/21 17:50:59   1767s] detailRoute
[12/21 17:50:59   1767s] 
[12/21 17:50:59   1767s] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[12/21 17:50:59   1767s] ### Time Record (detailRoute) is installed.
[12/21 17:50:59   1767s] #Start detailRoute on Tue Dec 21 17:50:59 2021
[12/21 17:50:59   1767s] #
[12/21 17:50:59   1767s] ### Time Record (Pre Callback) is installed.
[12/21 17:50:59   1767s] ### Time Record (Pre Callback) is uninstalled.
[12/21 17:50:59   1767s] ### Time Record (DB Import) is installed.
[12/21 17:50:59   1767s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:50:59   1767s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:50:59   1767s] LayerId::1 widthSet size::4
[12/21 17:50:59   1767s] LayerId::2 widthSet size::4
[12/21 17:50:59   1767s] LayerId::3 widthSet size::4
[12/21 17:50:59   1767s] LayerId::4 widthSet size::4
[12/21 17:50:59   1767s] LayerId::5 widthSet size::4
[12/21 17:50:59   1767s] LayerId::6 widthSet size::4
[12/21 17:50:59   1767s] LayerId::7 widthSet size::5
[12/21 17:50:59   1767s] LayerId::8 widthSet size::3
[12/21 17:50:59   1767s] Initializing multi-corner capacitance tables ... 
[12/21 17:50:59   1767s] Initializing multi-corner resistance tables ...
[12/21 17:50:59   1767s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.283885 ; uaWl: 1.000000 ; uaWlH: 0.221185 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:50:59   1767s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 17:50:59   1767s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:50:59   1767s] ### Net info: total nets: 6133
[12/21 17:50:59   1767s] ### Net info: dirty nets: 0
[12/21 17:50:59   1767s] ### Net info: marked as disconnected nets: 0
[12/21 17:50:59   1767s] #num needed restored net=0
[12/21 17:50:59   1767s] #need_extraction net=0 (total=6133)
[12/21 17:50:59   1767s] ### Net info: fully routed nets: 6084
[12/21 17:50:59   1767s] ### Net info: trivial (< 2 pins) nets: 49
[12/21 17:50:59   1767s] ### Net info: unrouted nets: 0
[12/21 17:50:59   1767s] ### Net info: re-extraction nets: 0
[12/21 17:50:59   1767s] ### Net info: ignored nets: 0
[12/21 17:50:59   1767s] ### Net info: skip routing nets: 0
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 17:50:59   1767s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 17:50:59   1767s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:50:59   1767s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 17:50:59   1767s] ### import design signature (327): route=207749644 flt_obj=0 vio=1860353250 swire=282492057 shield_wire=1 net_attr=2138066342 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 17:50:59   1767s] ### Time Record (DB Import) is uninstalled.
[12/21 17:50:59   1767s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 17:50:59   1767s] #RTESIG:78da8dd23b6fc3201000e0cefd152792c1951a97e311f0984a59dd2a4abb4654218e2507
[12/21 17:50:59   1767s] #       22c043ff7d51ba3a264c48f7e9b8078be5f7760784d11ae9ea4aa93820b43b962fc85794
[12/21 17:50:59   1767s] #       71f1c6e82187bedec9f362f9f1b947a6016b7a3b509d066fd22b8cd1068836a5de752fff
[12/21 17:50:59   1767s] #       8e371a32e85db29d0d93649d531133264fa04a3638137e279d960c4e668816aa1fef8749
[12/21 17:50:59   1767s] #       839c237059b36261c8a58414c6d96c82f1f2931229904dbbdfb6ed26b71053c8c13b9431
[12/21 17:50:59   1767s] #       20e7be3b975cc381c464dcd18463b6d68d977b520071ded959a5d6b4d8abd258360d7da8
[12/21 17:50:59   1767s] #       7ed52820b7c115a0ceb3c3c2ff402dca9bd2523c60d48c79fa03f6c5e73a
[12/21 17:50:59   1767s] #
[12/21 17:50:59   1767s] ### Time Record (Data Preparation) is installed.
[12/21 17:50:59   1767s] #Start routing data preparation on Tue Dec 21 17:50:59 2021
[12/21 17:50:59   1767s] #
[12/21 17:50:59   1767s] #Minimum voltage of a net in the design = 0.000.
[12/21 17:50:59   1767s] #Maximum voltage of a net in the design = 1.320.
[12/21 17:50:59   1767s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 17:50:59   1767s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 17:50:59   1767s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 17:50:59   1767s] ### Time Record (Cell Pin Access) is installed.
[12/21 17:50:59   1767s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 17:50:59   1767s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 17:50:59   1767s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:50:59   1767s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:50:59   1767s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:50:59   1767s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:50:59   1767s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:50:59   1767s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:50:59   1767s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 17:50:59   1767s] #Monitoring time of adding inner blkg by smac
[12/21 17:50:59   1767s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.95 (MB), peak = 1543.75 (MB)
[12/21 17:50:59   1767s] #Regenerating Ggrids automatically.
[12/21 17:50:59   1767s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 17:50:59   1767s] #Using automatically generated G-grids.
[12/21 17:50:59   1768s] #Done routing data preparation.
[12/21 17:50:59   1768s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.95 (MB), peak = 1543.75 (MB)
[12/21 17:50:59   1768s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:50:59   1768s] ### Time Record (Detail Routing) is installed.
[12/21 17:50:59   1768s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:51:00   1768s] #
[12/21 17:51:00   1768s] #Start Detail Routing..
[12/21 17:51:00   1768s] #start initial detail routing ...
[12/21 17:51:00   1768s] ### Design has 0 dirty nets, has valid drcs
[12/21 17:51:00   1768s] #   number of violations = 1
[12/21 17:51:00   1768s] #
[12/21 17:51:00   1768s] #    By Layer and Type :
[12/21 17:51:00   1768s] #	         CShort   Totals
[12/21 17:51:00   1768s] #	METAL1        0        0
[12/21 17:51:00   1768s] #	METAL2        0        0
[12/21 17:51:00   1768s] #	METAL3        1        1
[12/21 17:51:00   1768s] #	Totals        1        1
[12/21 17:51:00   1768s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1404.68 (MB), peak = 1543.75 (MB)
[12/21 17:51:00   1768s] #start 1st optimization iteration ...
[12/21 17:51:00   1768s] #   number of violations = 1
[12/21 17:51:00   1768s] #
[12/21 17:51:00   1768s] #    By Layer and Type :
[12/21 17:51:00   1768s] #	         CShort   Totals
[12/21 17:51:00   1768s] #	METAL1        0        0
[12/21 17:51:00   1768s] #	METAL2        0        0
[12/21 17:51:00   1768s] #	METAL3        1        1
[12/21 17:51:00   1768s] #	Totals        1        1
[12/21 17:51:00   1768s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.49 (MB), peak = 1543.75 (MB)
[12/21 17:51:00   1768s] #start 2nd optimization iteration ...
[12/21 17:51:00   1768s] #   number of violations = 1
[12/21 17:51:00   1768s] #
[12/21 17:51:00   1768s] #    By Layer and Type :
[12/21 17:51:00   1768s] #	         CShort   Totals
[12/21 17:51:00   1768s] #	METAL1        0        0
[12/21 17:51:00   1768s] #	METAL2        0        0
[12/21 17:51:00   1768s] #	METAL3        1        1
[12/21 17:51:00   1768s] #	Totals        1        1
[12/21 17:51:00   1768s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.49 (MB), peak = 1543.75 (MB)
[12/21 17:51:00   1768s] #start 3rd optimization iteration ...
[12/21 17:51:00   1768s] #   number of violations = 1
[12/21 17:51:00   1768s] #
[12/21 17:51:00   1768s] #    By Layer and Type :
[12/21 17:51:00   1768s] #	         CShort   Totals
[12/21 17:51:00   1768s] #	METAL1        0        0
[12/21 17:51:00   1768s] #	METAL2        0        0
[12/21 17:51:00   1768s] #	METAL3        1        1
[12/21 17:51:00   1768s] #	Totals        1        1
[12/21 17:51:00   1768s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.11 (MB), peak = 1543.75 (MB)
[12/21 17:51:00   1768s] #start 4th optimization iteration ...
[12/21 17:51:00   1768s] #   number of violations = 1
[12/21 17:51:00   1768s] #
[12/21 17:51:00   1768s] #    By Layer and Type :
[12/21 17:51:00   1768s] #	         CShort   Totals
[12/21 17:51:00   1768s] #	METAL1        0        0
[12/21 17:51:00   1768s] #	METAL2        0        0
[12/21 17:51:00   1768s] #	METAL3        1        1
[12/21 17:51:00   1768s] #	Totals        1        1
[12/21 17:51:00   1768s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.63 (MB), peak = 1543.75 (MB)
[12/21 17:51:00   1768s] #start 5th optimization iteration ...
[12/21 17:51:00   1768s] #   number of violations = 1
[12/21 17:51:00   1768s] #
[12/21 17:51:00   1768s] #    By Layer and Type :
[12/21 17:51:00   1768s] #	         CShort   Totals
[12/21 17:51:00   1768s] #	METAL1        0        0
[12/21 17:51:00   1768s] #	METAL2        0        0
[12/21 17:51:00   1768s] #	METAL3        1        1
[12/21 17:51:00   1768s] #	Totals        1        1
[12/21 17:51:00   1768s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:00   1768s] #start 6th optimization iteration ...
[12/21 17:51:00   1769s] #   number of violations = 1
[12/21 17:51:00   1769s] #
[12/21 17:51:00   1769s] #    By Layer and Type :
[12/21 17:51:00   1769s] #	         CShort   Totals
[12/21 17:51:00   1769s] #	METAL1        0        0
[12/21 17:51:00   1769s] #	METAL2        0        0
[12/21 17:51:00   1769s] #	METAL3        1        1
[12/21 17:51:00   1769s] #	Totals        1        1
[12/21 17:51:00   1769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:01   1769s] #start 7th optimization iteration ...
[12/21 17:51:01   1769s] #   number of violations = 1
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #    By Layer and Type :
[12/21 17:51:01   1769s] #	         CShort   Totals
[12/21 17:51:01   1769s] #	METAL1        0        0
[12/21 17:51:01   1769s] #	METAL2        0        0
[12/21 17:51:01   1769s] #	METAL3        1        1
[12/21 17:51:01   1769s] #	Totals        1        1
[12/21 17:51:01   1769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:01   1769s] #start 8th optimization iteration ...
[12/21 17:51:01   1769s] #   number of violations = 1
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #    By Layer and Type :
[12/21 17:51:01   1769s] #	         CShort   Totals
[12/21 17:51:01   1769s] #	METAL1        0        0
[12/21 17:51:01   1769s] #	METAL2        0        0
[12/21 17:51:01   1769s] #	METAL3        1        1
[12/21 17:51:01   1769s] #	Totals        1        1
[12/21 17:51:01   1769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:01   1769s] #start 9th optimization iteration ...
[12/21 17:51:01   1769s] #   number of violations = 1
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #    By Layer and Type :
[12/21 17:51:01   1769s] #	         CShort   Totals
[12/21 17:51:01   1769s] #	METAL1        0        0
[12/21 17:51:01   1769s] #	METAL2        0        0
[12/21 17:51:01   1769s] #	METAL3        1        1
[12/21 17:51:01   1769s] #	Totals        1        1
[12/21 17:51:01   1769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:01   1769s] #start 10th optimization iteration ...
[12/21 17:51:01   1769s] #   number of violations = 1
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #    By Layer and Type :
[12/21 17:51:01   1769s] #	         CShort   Totals
[12/21 17:51:01   1769s] #	METAL1        0        0
[12/21 17:51:01   1769s] #	METAL2        0        0
[12/21 17:51:01   1769s] #	METAL3        1        1
[12/21 17:51:01   1769s] #	Totals        1        1
[12/21 17:51:01   1769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:01   1769s] #start 11th optimization iteration ...
[12/21 17:51:01   1769s] #   number of violations = 1
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #    By Layer and Type :
[12/21 17:51:01   1769s] #	         CShort   Totals
[12/21 17:51:01   1769s] #	METAL1        0        0
[12/21 17:51:01   1769s] #	METAL2        0        0
[12/21 17:51:01   1769s] #	METAL3        1        1
[12/21 17:51:01   1769s] #	Totals        1        1
[12/21 17:51:01   1769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:01   1769s] #start 12th optimization iteration ...
[12/21 17:51:01   1769s] #   number of violations = 1
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #    By Layer and Type :
[12/21 17:51:01   1769s] #	         CShort   Totals
[12/21 17:51:01   1769s] #	METAL1        0        0
[12/21 17:51:01   1769s] #	METAL2        0        0
[12/21 17:51:01   1769s] #	METAL3        1        1
[12/21 17:51:01   1769s] #	Totals        1        1
[12/21 17:51:01   1769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:01   1769s] #start 13th optimization iteration ...
[12/21 17:51:01   1769s] #   number of violations = 1
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #    By Layer and Type :
[12/21 17:51:01   1769s] #	         CShort   Totals
[12/21 17:51:01   1769s] #	METAL1        0        0
[12/21 17:51:01   1769s] #	METAL2        0        0
[12/21 17:51:01   1769s] #	METAL3        1        1
[12/21 17:51:01   1769s] #	Totals        1        1
[12/21 17:51:01   1769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:01   1769s] #start 14th optimization iteration ...
[12/21 17:51:01   1769s] #   number of violations = 1
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #    By Layer and Type :
[12/21 17:51:01   1769s] #	         CShort   Totals
[12/21 17:51:01   1769s] #	METAL1        0        0
[12/21 17:51:01   1769s] #	METAL2        0        0
[12/21 17:51:01   1769s] #	METAL3        1        1
[12/21 17:51:01   1769s] #	Totals        1        1
[12/21 17:51:01   1769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:01   1769s] #start 15th optimization iteration ...
[12/21 17:51:01   1769s] #   number of violations = 1
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #    By Layer and Type :
[12/21 17:51:01   1769s] #	         CShort   Totals
[12/21 17:51:01   1769s] #	METAL1        0        0
[12/21 17:51:01   1769s] #	METAL2        0        0
[12/21 17:51:01   1769s] #	METAL3        1        1
[12/21 17:51:01   1769s] #	Totals        1        1
[12/21 17:51:01   1769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:01   1769s] #start 16th optimization iteration ...
[12/21 17:51:01   1769s] #   number of violations = 1
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #    By Layer and Type :
[12/21 17:51:01   1769s] #	         CShort   Totals
[12/21 17:51:01   1769s] #	METAL1        0        0
[12/21 17:51:01   1769s] #	METAL2        0        0
[12/21 17:51:01   1769s] #	METAL3        1        1
[12/21 17:51:01   1769s] #	Totals        1        1
[12/21 17:51:01   1769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:01   1769s] #Complete Detail Routing.
[12/21 17:51:01   1769s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:51:01   1769s] #Total wire length = 215832 um.
[12/21 17:51:01   1769s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:51:01   1769s] #Total wire length on LAYER METAL1 = 9234 um.
[12/21 17:51:01   1769s] #Total wire length on LAYER METAL2 = 74970 um.
[12/21 17:51:01   1769s] #Total wire length on LAYER METAL3 = 80873 um.
[12/21 17:51:01   1769s] #Total wire length on LAYER METAL4 = 39556 um.
[12/21 17:51:01   1769s] #Total wire length on LAYER METAL5 = 10363 um.
[12/21 17:51:01   1769s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:51:01   1769s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:51:01   1769s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:51:01   1769s] #Total number of vias = 40163
[12/21 17:51:01   1769s] #Up-Via Summary (total 40163):
[12/21 17:51:01   1769s] #           
[12/21 17:51:01   1769s] #-----------------------
[12/21 17:51:01   1769s] # METAL1          21111
[12/21 17:51:01   1769s] # METAL2          15395
[12/21 17:51:01   1769s] # METAL3           3269
[12/21 17:51:01   1769s] # METAL4            344
[12/21 17:51:01   1769s] # METAL5             44
[12/21 17:51:01   1769s] #-----------------------
[12/21 17:51:01   1769s] #                 40163 
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #Total number of DRC violations = 1
[12/21 17:51:01   1769s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:51:01   1769s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:51:01   1769s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:51:01   1769s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:51:01   1769s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:51:01   1769s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:51:01   1769s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:51:01   1769s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:51:01   1769s] ### Time Record (Detail Routing) is uninstalled.
[12/21 17:51:01   1769s] #Cpu time = 00:00:02
[12/21 17:51:01   1769s] #Elapsed time = 00:00:02
[12/21 17:51:01   1769s] #Increased memory = 7.40 (MB)
[12/21 17:51:01   1769s] #Total memory = 1406.52 (MB)
[12/21 17:51:01   1769s] #Peak memory = 1543.75 (MB)
[12/21 17:51:01   1769s] ### Time Record (Antenna Fixing) is installed.
[12/21 17:51:01   1769s] #
[12/21 17:51:01   1769s] #start routing for process antenna violation fix ...
[12/21 17:51:01   1769s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:51:02   1770s] #
[12/21 17:51:02   1770s] #    By Layer and Type :
[12/21 17:51:02   1770s] #	         CShort   Totals
[12/21 17:51:02   1770s] #	METAL1        0        0
[12/21 17:51:02   1770s] #	METAL2        0        0
[12/21 17:51:02   1770s] #	METAL3        1        1
[12/21 17:51:02   1770s] #	Totals        1        1
[12/21 17:51:02   1770s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.25 (MB), peak = 1543.75 (MB)
[12/21 17:51:02   1770s] #
[12/21 17:51:02   1770s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:51:02   1770s] #Total wire length = 215832 um.
[12/21 17:51:02   1770s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL1 = 9234 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL2 = 74970 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL3 = 80873 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL4 = 39556 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL5 = 10363 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:51:02   1770s] #Total number of vias = 40163
[12/21 17:51:02   1770s] #Up-Via Summary (total 40163):
[12/21 17:51:02   1770s] #           
[12/21 17:51:02   1770s] #-----------------------
[12/21 17:51:02   1770s] # METAL1          21111
[12/21 17:51:02   1770s] # METAL2          15395
[12/21 17:51:02   1770s] # METAL3           3269
[12/21 17:51:02   1770s] # METAL4            344
[12/21 17:51:02   1770s] # METAL5             44
[12/21 17:51:02   1770s] #-----------------------
[12/21 17:51:02   1770s] #                 40163 
[12/21 17:51:02   1770s] #
[12/21 17:51:02   1770s] #Total number of DRC violations = 1
[12/21 17:51:02   1770s] #Total number of process antenna violations = 0
[12/21 17:51:02   1770s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:51:02   1770s] #
[12/21 17:51:02   1770s] #
[12/21 17:51:02   1770s] #Total number of nets with non-default rule or having extra spacing = 24
[12/21 17:51:02   1770s] #Total wire length = 215832 um.
[12/21 17:51:02   1770s] #Total half perimeter of net bounding box = 188652 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL1 = 9234 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL2 = 74970 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL3 = 80873 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL4 = 39556 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL5 = 10363 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:51:02   1770s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:51:02   1770s] #Total number of vias = 40163
[12/21 17:51:02   1770s] #Up-Via Summary (total 40163):
[12/21 17:51:02   1770s] #           
[12/21 17:51:02   1770s] #-----------------------
[12/21 17:51:02   1770s] # METAL1          21111
[12/21 17:51:02   1770s] # METAL2          15395
[12/21 17:51:02   1770s] # METAL3           3269
[12/21 17:51:02   1770s] # METAL4            344
[12/21 17:51:02   1770s] # METAL5             44
[12/21 17:51:02   1770s] #-----------------------
[12/21 17:51:02   1770s] #                 40163 
[12/21 17:51:02   1770s] #
[12/21 17:51:02   1770s] #Total number of DRC violations = 1
[12/21 17:51:02   1770s] #Total number of process antenna violations = 0
[12/21 17:51:02   1770s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:51:02   1770s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:51:02   1770s] #
[12/21 17:51:02   1770s] ### Time Record (Antenna Fixing) is uninstalled.
[12/21 17:51:02   1770s] ### detail_route design signature (367): route=573509787 flt_obj=0 vio=443390978 shield_wire=1
[12/21 17:51:02   1770s] ### Time Record (DB Export) is installed.
[12/21 17:51:02   1770s] ### export design design signature (368): route=573509787 flt_obj=0 vio=443390978 swire=282492057 shield_wire=1 net_attr=975659271 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 17:51:02   1770s] ### Time Record (DB Export) is uninstalled.
[12/21 17:51:02   1770s] ### Time Record (Post Callback) is installed.
[12/21 17:51:02   1770s] ### Time Record (Post Callback) is uninstalled.
[12/21 17:51:02   1770s] #
[12/21 17:51:02   1770s] #detailRoute statistics:
[12/21 17:51:02   1770s] #Cpu time = 00:00:03
[12/21 17:51:02   1770s] #Elapsed time = 00:00:03
[12/21 17:51:02   1770s] #Increased memory = 2.66 (MB)
[12/21 17:51:02   1770s] #Total memory = 1406.01 (MB)
[12/21 17:51:02   1770s] #Peak memory = 1543.75 (MB)
[12/21 17:51:02   1770s] #Number of warnings = 44
[12/21 17:51:02   1770s] #Total number of warnings = 546
[12/21 17:51:02   1770s] #Number of fails = 0
[12/21 17:51:02   1770s] #Total number of fails = 10
[12/21 17:51:02   1770s] #Complete detailRoute on Tue Dec 21 17:51:02 2021
[12/21 17:51:02   1770s] #
[12/21 17:51:02   1770s] ### import design signature (369): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1312830159
[12/21 17:51:02   1770s] ### Time Record (detailRoute) is uninstalled.
[12/21 17:51:02   1770s] #Default setup view is reset to av_func_mode_max.
[12/21 17:51:02   1770s] #routeDesign: cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1405.91 (MB), peak = 1543.75 (MB)
[12/21 17:51:02   1770s] 
[12/21 17:51:02   1770s] *** Summary of all messages that are not suppressed in this session:
[12/21 17:51:02   1770s] Severity  ID               Count  Summary                                  
[12/21 17:51:02   1770s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[12/21 17:51:02   1770s] *** Message Summary: 1 warning(s), 0 error(s)
[12/21 17:51:02   1770s] 
[12/21 17:51:02   1770s] ### Time Record (routeDesign) is uninstalled.
[12/21 17:51:02   1770s] ### 
[12/21 17:51:02   1770s] ###   Scalability Statistics
[12/21 17:51:02   1770s] ### 
[12/21 17:51:02   1770s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:51:02   1770s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/21 17:51:02   1770s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:51:02   1770s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 17:51:02   1770s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 17:51:02   1770s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/21 17:51:02   1770s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/21 17:51:02   1770s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/21 17:51:02   1770s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/21 17:51:02   1770s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/21 17:51:02   1770s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/21 17:51:02   1770s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/21 17:51:02   1770s] ###   Detail Routing                |        00:00:04|        00:00:04|             1.0|
[12/21 17:51:02   1770s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[12/21 17:51:02   1770s] ###   Post Route Wire Spreading     |        00:00:09|        00:00:09|             1.0|
[12/21 17:51:02   1770s] ###   Entire Command                |        00:00:17|        00:00:17|             1.0|
[12/21 17:51:02   1770s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:51:02   1770s] ### 
[12/21 17:52:09   1776s] <CMD> verify_drc
[12/21 17:52:09   1776s]  *** Starting Verify DRC (MEM: 1986.2) ***
[12/21 17:52:09   1776s] 
[12/21 17:52:09   1776s]   VERIFY DRC ...... Starting Verification
[12/21 17:52:09   1776s]   VERIFY DRC ...... Initializing
[12/21 17:52:09   1776s]   VERIFY DRC ...... Deleting Existing Violations
[12/21 17:52:09   1776s]   VERIFY DRC ...... Creating Sub-Areas
[12/21 17:52:09   1776s]   VERIFY DRC ...... Using new threading
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 176.800 176.800} 1 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {176.800 0.000 353.600 176.800} 2 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {353.600 0.000 530.400 176.800} 3 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {530.400 0.000 707.200 176.800} 4 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {707.200 0.000 884.000 176.800} 5 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {884.000 0.000 1058.820 176.800} 6 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {0.000 176.800 176.800 353.600} 7 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {176.800 176.800 353.600 353.600} 8 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {353.600 176.800 530.400 353.600} 9 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 9 complete 1 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {530.400 176.800 707.200 353.600} 10 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {707.200 176.800 884.000 353.600} 11 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {884.000 176.800 1058.820 353.600} 12 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {0.000 353.600 176.800 530.400} 13 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {176.800 353.600 353.600 530.400} 14 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {353.600 353.600 530.400 530.400} 15 of 36
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area : 15 complete 1 Viols.
[12/21 17:52:09   1776s]   VERIFY DRC ...... Sub-Area: {530.400 353.600 707.200 530.400} 16 of 36
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area: {707.200 353.600 884.000 530.400} 17 of 36
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area: {884.000 353.600 1058.820 530.400} 18 of 36
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area: {0.000 530.400 176.800 707.200} 19 of 36
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area: {176.800 530.400 353.600 707.200} 20 of 36
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area: {353.600 530.400 530.400 707.200} 21 of 36
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/21 17:52:10   1777s]   VERIFY DRC ...... Sub-Area: {530.400 530.400 707.200 707.200} 22 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {707.200 530.400 884.000 707.200} 23 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {884.000 530.400 1058.820 707.200} 24 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {0.000 707.200 176.800 884.000} 25 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {176.800 707.200 353.600 884.000} 26 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {353.600 707.200 530.400 884.000} 27 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {530.400 707.200 707.200 884.000} 28 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {707.200 707.200 884.000 884.000} 29 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {884.000 707.200 1058.820 884.000} 30 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {0.000 884.000 176.800 1058.620} 31 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {176.800 884.000 353.600 1058.620} 32 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {353.600 884.000 530.400 1058.620} 33 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {530.400 884.000 707.200 1058.620} 34 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {707.200 884.000 884.000 1058.620} 35 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area: {884.000 884.000 1058.820 1058.620} 36 of 36
[12/21 17:52:11   1778s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/21 17:52:11   1778s] 
[12/21 17:52:11   1778s]   Verification Complete : 2 Viols.
[12/21 17:52:11   1778s] 
[12/21 17:52:11   1778s]  Violation Summary By Layer and Type:
[12/21 17:52:11   1778s] 
[12/21 17:52:11   1778s] 	         MetSpc   CShort   Totals
[12/21 17:52:11   1778s] 	VIA34         0        1        1
[12/21 17:52:11   1778s] 	METAL4        1        0        1
[12/21 17:52:11   1778s] 	Totals        1        1        2
[12/21 17:52:11   1778s] 
[12/21 17:52:11   1778s]  *** End Verify DRC (CPU: 0:00:02.0  ELAPSED TIME: 2.00  MEM: 1.0M) ***
[12/21 17:52:11   1778s] 
[12/21 17:52:35   1780s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/21 17:52:35   1780s] <CMD> setDelayCalMode -engine default -siAware true
[12/21 17:52:35   1780s] <CMD> optDesign -postRoute
[12/21 17:52:35   1780s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1435.2M, totSessionCpu=0:29:40 **
[12/21 17:52:35   1780s] **INFO: User settings:
[12/21 17:52:35   1780s] setNanoRouteMode -drouteStartIteration                          0
[12/21 17:52:35   1780s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/21 17:52:35   1780s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/21 17:52:35   1780s] setNanoRouteMode -grouteExpTdStdDelay                           35.2
[12/21 17:52:35   1780s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/21 17:52:35   1780s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/21 17:52:35   1780s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/21 17:52:35   1780s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/21 17:52:35   1780s] setNanoRouteMode -routeTdrEffort                                10
[12/21 17:52:35   1780s] setNanoRouteMode -routeWithEco                                  true
[12/21 17:52:35   1780s] setNanoRouteMode -routeWithSiDriven                             true
[12/21 17:52:35   1780s] setNanoRouteMode -routeWithTimingDriven                         true
[12/21 17:52:35   1780s] setNanoRouteMode -timingEngine                                  {}
[12/21 17:52:35   1780s] setDesignMode -process                                          130
[12/21 17:52:35   1780s] setExtractRCMode -coupled                                       true
[12/21 17:52:35   1780s] setExtractRCMode -coupling_c_th                                 0.4
[12/21 17:52:35   1780s] setExtractRCMode -engine                                        postRoute
[12/21 17:52:35   1780s] setExtractRCMode -relative_c_th                                 1
[12/21 17:52:35   1780s] setExtractRCMode -total_c_th                                    0
[12/21 17:52:35   1780s] setUsefulSkewMode -ecoRoute                                     false
[12/21 17:52:35   1780s] setDelayCalMode -enable_high_fanout                             true
[12/21 17:52:35   1780s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/21 17:52:35   1780s] setDelayCalMode -engine                                         aae
[12/21 17:52:35   1780s] setDelayCalMode -ignoreNetLoad                                  false
[12/21 17:52:35   1780s] setDelayCalMode -SIAware                                        true
[12/21 17:52:35   1780s] setOptMode -activeHoldViews                                     { av_func_mode_min av_scan_mode_min }
[12/21 17:52:35   1780s] setOptMode -activeSetupViews                                    { av_func_mode_max av_scan_mode_max }
[12/21 17:52:35   1780s] setOptMode -autoSetupViews                                      { av_func_mode_max}
[12/21 17:52:35   1780s] setOptMode -autoTDGRSetupViews                                  { av_func_mode_max}
[12/21 17:52:35   1780s] setOptMode -drcMargin                                           0
[12/21 17:52:35   1780s] setOptMode -fixCap                                              true
[12/21 17:52:35   1780s] setOptMode -fixDrc                                              true
[12/21 17:52:35   1780s] setOptMode -fixFanoutLoad                                       true
[12/21 17:52:35   1780s] setOptMode -fixTran                                             true
[12/21 17:52:35   1780s] setOptMode -optimizeFF                                          true
[12/21 17:52:35   1780s] setOptMode -placementSetupViews                                 { av_func_mode_max  }
[12/21 17:52:35   1780s] setOptMode -preserveAllSequential                               false
[12/21 17:52:35   1780s] setOptMode -setupTargetSlack                                    0
[12/21 17:52:35   1780s] setSIMode -separate_delta_delay_on_data                         true
[12/21 17:52:35   1780s] setPlaceMode -MXPBoundaryLevel                                  7
[12/21 17:52:35   1780s] setPlaceMode -MXPConstraintFile                                 {}
[12/21 17:52:35   1780s] setPlaceMode -MXPControlSetting                                 0
[12/21 17:52:35   1780s] setPlaceMode -MXPLogicHierAware                                 0
[12/21 17:52:35   1780s] setPlaceMode -MXPPreplaceSetting                                5
[12/21 17:52:35   1780s] setPlaceMode -MXPRefineSetting                                  17
[12/21 17:52:35   1780s] setPlaceMode -place_global_place_io_pins                        false
[12/21 17:52:35   1780s] setPlaceMode -timingDriven                                      true
[12/21 17:52:35   1780s] setAnalysisMode -analysisType                                   onChipVariation
[12/21 17:52:35   1780s] setAnalysisMode -checkType                                      setup
[12/21 17:52:35   1780s] setAnalysisMode -clkSrcPath                                     true
[12/21 17:52:35   1780s] setAnalysisMode -clockGatingCheck                               true
[12/21 17:52:35   1780s] setAnalysisMode -clockPropagation                               sdcControl
[12/21 17:52:35   1780s] setAnalysisMode -cppr                                           both
[12/21 17:52:35   1780s] setAnalysisMode -enableMultipleDriveNet                         true
[12/21 17:52:35   1780s] setAnalysisMode -log                                            true
[12/21 17:52:35   1780s] setAnalysisMode -sequentialConstProp                            false
[12/21 17:52:35   1780s] setAnalysisMode -skew                                           true
[12/21 17:52:35   1780s] setAnalysisMode -timeBorrowing                                  true
[12/21 17:52:35   1780s] setAnalysisMode -timingSelfLoopsNoSkew                          false
[12/21 17:52:35   1780s] setAnalysisMode -usefulSkew                                     true
[12/21 17:52:35   1780s] setAnalysisMode -useOutputPinCap                                true
[12/21 17:52:35   1780s] setAnalysisMode -virtualIPO                                     false
[12/21 17:52:35   1780s] setAnalysisMode -warn                                           true
[12/21 17:52:35   1780s] 
[12/21 17:52:35   1780s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/21 17:52:35   1780s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/21 17:52:36   1780s] Need call spDPlaceInit before registerPrioInstLoc.
[12/21 17:52:36   1780s] GigaOpt running with 1 threads.
[12/21 17:52:36   1780s] Info: 1 threads available for lower-level modules during optimization.
[12/21 17:52:36   1780s] Deleting Lib Analyzer.
[12/21 17:52:36   1780s] OPERPROF: Starting DPlace-Init at level 1, MEM:1998.8M
[12/21 17:52:36   1780s] #spOpts: N=130 
[12/21 17:52:36   1780s] All LLGs are deleted
[12/21 17:52:36   1780s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1998.8M
[12/21 17:52:36   1780s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1998.8M
[12/21 17:52:36   1780s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1998.8M
[12/21 17:52:36   1780s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1998.8M
[12/21 17:52:36   1780s] Core basic site is TSM13SITE
[12/21 17:52:36   1780s] SiteArray: non-trimmed site array dimensions = 110 x 884
[12/21 17:52:36   1780s] SiteArray: use 450,560 bytes
[12/21 17:52:36   1780s] SiteArray: current memory after site array memory allocation 1998.8M
[12/21 17:52:36   1780s] SiteArray: FP blocked sites are writable
[12/21 17:52:36   1780s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/21 17:52:36   1780s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1998.8M
[12/21 17:52:36   1780s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1998.8M
[12/21 17:52:36   1780s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1998.8M
[12/21 17:52:36   1780s] OPERPROF:     Starting CMU at level 3, MEM:1998.8M
[12/21 17:52:36   1780s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1998.8M
[12/21 17:52:36   1780s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1998.8M
[12/21 17:52:36   1780s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1998.8MB).
[12/21 17:52:36   1780s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:1998.8M
[12/21 17:52:36   1780s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 17:52:36   1780s] 
[12/21 17:52:36   1780s] Creating Lib Analyzer ...
[12/21 17:52:36   1780s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 17:52:36   1780s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 17:52:36   1780s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 17:52:36   1780s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 17:52:36   1780s] 
[12/21 17:52:36   1780s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 17:52:38   1783s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:43 mem=1998.8M
[12/21 17:52:39   1783s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:43 mem=1998.8M
[12/21 17:52:39   1783s] Creating Lib Analyzer, finished. 
[12/21 17:52:39   1783s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1406.5M, totSessionCpu=0:29:43 **
[12/21 17:52:39   1783s] Existing Dirty Nets : 0
[12/21 17:52:39   1783s] New Signature Flow (optDesignCheckOptions) ....
[12/21 17:52:39   1783s] #Taking db snapshot
[12/21 17:52:39   1783s] #Taking db snapshot ... done
[12/21 17:52:39   1783s] OPERPROF: Starting checkPlace at level 1, MEM:1941.8M
[12/21 17:52:39   1783s] #spOpts: N=130 
[12/21 17:52:39   1783s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1941.8M
[12/21 17:52:39   1783s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1941.8M
[12/21 17:52:39   1783s] Begin checking placement ... (start mem=1941.8M, init mem=1941.8M)
[12/21 17:52:39   1783s] 
[12/21 17:52:39   1783s] Running CheckPlace using 1 thread in normal mode...
[12/21 17:52:39   1783s] 
[12/21 17:52:39   1783s] ...checkPlace normal is done!
[12/21 17:52:39   1783s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1941.8M
[12/21 17:52:39   1783s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.005, MEM:1941.8M
[12/21 17:52:39   1783s] *info: Placed = 10791          (Fixed = 23)
[12/21 17:52:39   1783s] *info: Unplaced = 0           
[12/21 17:52:39   1783s] Placement Density:100.00%(135189/135189)
[12/21 17:52:39   1783s] Placement Density (including fixed std cells):100.00%(135189/135189)
[12/21 17:52:39   1783s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1941.8M
[12/21 17:52:39   1783s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1941.8M
[12/21 17:52:39   1783s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1941.8M)
[12/21 17:52:39   1783s] OPERPROF: Finished checkPlace at level 1, CPU:0.180, REAL:0.176, MEM:1941.8M
[12/21 17:52:39   1783s]  Initial DC engine is -> aae
[12/21 17:52:39   1783s]  
[12/21 17:52:39   1783s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/21 17:52:39   1783s]  
[12/21 17:52:39   1783s]  
[12/21 17:52:39   1783s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/21 17:52:39   1783s]  
[12/21 17:52:39   1783s] Reset EOS DB
[12/21 17:52:39   1783s] Ignoring AAE DB Resetting ...
[12/21 17:52:39   1783s]  Set Options for AAE Based Opt flow 
[12/21 17:52:39   1783s] *** optDesign -postRoute ***
[12/21 17:52:39   1783s] DRC Margin: user margin 0.0; extra margin 0
[12/21 17:52:39   1783s] Setup Target Slack: user slack 0
[12/21 17:52:39   1783s] Hold Target Slack: user slack 0
[12/21 17:52:39   1783s] Opt: RC extraction mode changed to 'detail'
[12/21 17:52:39   1783s] All LLGs are deleted
[12/21 17:52:39   1783s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1941.8M
[12/21 17:52:39   1783s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1941.8M
[12/21 17:52:39   1783s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1941.8M
[12/21 17:52:39   1783s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1941.8M
[12/21 17:52:39   1783s] Fast DP-INIT is on for default
[12/21 17:52:39   1783s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1941.8M
[12/21 17:52:39   1783s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.030, MEM:1941.8M
[12/21 17:52:39   1783s] Deleting Cell Server ...
[12/21 17:52:39   1783s] Deleting Lib Analyzer.
[12/21 17:52:39   1783s] Multi-VT timing optimization disabled based on library information.
[12/21 17:52:39   1783s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/21 17:52:39   1783s] Creating Cell Server ...(0, 0, 0, 0)
[12/21 17:52:39   1783s] Summary for sequential cells identification: 
[12/21 17:52:39   1783s]   Identified SBFF number: 112
[12/21 17:52:39   1783s]   Identified MBFF number: 0
[12/21 17:52:39   1783s]   Identified SB Latch number: 0
[12/21 17:52:39   1783s]   Identified MB Latch number: 0
[12/21 17:52:39   1783s]   Not identified SBFF number: 8
[12/21 17:52:39   1783s]   Not identified MBFF number: 0
[12/21 17:52:39   1783s]   Not identified SB Latch number: 0
[12/21 17:52:39   1783s]   Not identified MB Latch number: 0
[12/21 17:52:39   1783s]   Number of sequential cells which are not FFs: 34
[12/21 17:52:39   1783s]  Visiting view : av_func_mode_max
[12/21 17:52:39   1783s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 17:52:39   1783s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 17:52:39   1783s]  Visiting view : av_scan_mode_max
[12/21 17:52:39   1783s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/21 17:52:39   1783s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/21 17:52:39   1783s]  Visiting view : av_func_mode_min
[12/21 17:52:39   1783s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 17:52:39   1783s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 17:52:39   1783s]  Visiting view : av_scan_mode_min
[12/21 17:52:39   1783s]    : PowerDomain = none : Weighted F : unweighted  = 17.90 (1.000) with rcCorner = 0
[12/21 17:52:39   1783s]    : PowerDomain = none : Weighted F : unweighted  = 15.30 (1.000) with rcCorner = -1
[12/21 17:52:39   1783s]  Setting StdDelay to 35.20
[12/21 17:52:39   1783s] Creating Cell Server, finished. 
[12/21 17:52:39   1783s] 
[12/21 17:52:39   1783s] Deleting Cell Server ...
[12/21 17:52:39   1783s] ** INFO : this run is activating 'postRoute' automaton
[12/21 17:52:39   1783s] Extraction called for design 'CHIP' of instances=11621 and nets=6133 using extraction engine 'postRoute' at effort level 'low' .
[12/21 17:52:39   1783s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[12/21 17:52:39   1783s] RC Extraction called in multi-corner(1) mode.
[12/21 17:52:39   1783s] Process corner(s) are loaded.
[12/21 17:52:39   1783s]  Corner: RC_corner
[12/21 17:52:39   1783s] extractDetailRC Option : -outfile /tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d -maxResLength 200  -extended
[12/21 17:52:39   1783s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/21 17:52:39   1783s]       RC Corner Indexes            0   
[12/21 17:52:39   1783s] Capacitance Scaling Factor   : 1.00000 
[12/21 17:52:39   1783s] Coupling Cap. Scaling Factor : 1.00000 
[12/21 17:52:39   1783s] Resistance Scaling Factor    : 1.00000 
[12/21 17:52:39   1783s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 17:52:39   1783s] Clock Res. Scaling Factor    : 1.00000 
[12/21 17:52:39   1783s] Shrink Factor                : 1.00000
[12/21 17:52:39   1783s] LayerId::1 widthSet size::4
[12/21 17:52:39   1783s] LayerId::2 widthSet size::4
[12/21 17:52:39   1783s] LayerId::3 widthSet size::4
[12/21 17:52:39   1783s] LayerId::4 widthSet size::4
[12/21 17:52:39   1783s] LayerId::5 widthSet size::4
[12/21 17:52:39   1783s] LayerId::6 widthSet size::4
[12/21 17:52:39   1783s] LayerId::7 widthSet size::5
[12/21 17:52:39   1783s] LayerId::8 widthSet size::3
[12/21 17:52:39   1783s] Initializing multi-corner capacitance tables ... 
[12/21 17:52:39   1783s] Initializing multi-corner resistance tables ...
[12/21 17:52:39   1783s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.283885 ; uaWl: 1.000000 ; uaWlH: 0.221185 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:52:39   1783s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1935.8M)
[12/21 17:52:39   1783s] Creating parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d' for storing RC.
[12/21 17:52:39   1784s] Extracted 10.0021% (CPU Time= 0:00:00.2  MEM= 2012.2M)
[12/21 17:52:39   1784s] Extracted 20.0026% (CPU Time= 0:00:00.2  MEM= 2012.2M)
[12/21 17:52:39   1784s] Extracted 30.0031% (CPU Time= 0:00:00.3  MEM= 2012.2M)
[12/21 17:52:39   1784s] Extracted 40.002% (CPU Time= 0:00:00.3  MEM= 2012.2M)
[12/21 17:52:39   1784s] Extracted 50.0025% (CPU Time= 0:00:00.3  MEM= 2012.2M)
[12/21 17:52:39   1784s] Extracted 60.003% (CPU Time= 0:00:00.4  MEM= 2012.2M)
[12/21 17:52:40   1784s] Extracted 70.0018% (CPU Time= 0:00:00.5  MEM= 2012.2M)
[12/21 17:52:40   1784s] Extracted 80.0023% (CPU Time= 0:00:00.7  MEM= 2012.2M)
[12/21 17:52:40   1784s] Extracted 90.0028% (CPU Time= 0:00:00.7  MEM= 2012.2M)
[12/21 17:52:40   1784s] Extracted 100% (CPU Time= 0:00:00.9  MEM= 2012.2M)
[12/21 17:52:40   1784s] Number of Extracted Resistors     : 106016
[12/21 17:52:40   1784s] Number of Extracted Ground Cap.   : 106760
[12/21 17:52:40   1784s] Number of Extracted Coupling Cap. : 197576
[12/21 17:52:40   1784s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d' for reading (mem: 1968.203M)
[12/21 17:52:40   1784s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[12/21 17:52:40   1784s]  Corner: RC_corner
[12/21 17:52:40   1784s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1968.2M)
[12/21 17:52:40   1784s] Creating parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb_Filter.rcdb.d' for storing RC.
[12/21 17:52:40   1784s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d': 6116 access done (mem: 1968.203M)
[12/21 17:52:40   1784s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1968.203M)
[12/21 17:52:40   1784s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d' for reading (mem: 1968.203M)
[12/21 17:52:40   1784s] processing rcdb (/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d) for hinst (top) of cell (CHIP);
[12/21 17:52:41   1785s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d': 0 access done (mem: 1968.203M)
[12/21 17:52:41   1785s] Lumped Parasitic Loading Completed (total cpu=0:00:00.9, real=0:00:01.0, current mem=1968.203M)
[12/21 17:52:41   1785s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:02.0  MEM: 1968.203M)
[12/21 17:52:41   1785s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d' for reading (mem: 1968.203M)
[12/21 17:52:41   1785s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1968.2M)
[12/21 17:52:41   1785s] LayerId::1 widthSet size::4
[12/21 17:52:41   1785s] LayerId::2 widthSet size::4
[12/21 17:52:41   1785s] LayerId::3 widthSet size::4
[12/21 17:52:41   1785s] LayerId::4 widthSet size::4
[12/21 17:52:41   1785s] LayerId::5 widthSet size::4
[12/21 17:52:41   1785s] LayerId::6 widthSet size::4
[12/21 17:52:41   1785s] LayerId::7 widthSet size::5
[12/21 17:52:41   1785s] LayerId::8 widthSet size::3
[12/21 17:52:41   1785s] Initializing multi-corner capacitance tables ... 
[12/21 17:52:41   1785s] Initializing multi-corner resistance tables ...
[12/21 17:52:41   1785s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.283885 ; uaWl: 1.000000 ; uaWlH: 0.221185 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:52:41   1785s] AAE DB initialization (MEM=1987.28 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/21 17:52:42   1786s] Starting delay calculation for Hold views
[12/21 17:52:42   1786s] #################################################################################
[12/21 17:52:42   1786s] # Design Stage: PostRoute
[12/21 17:52:42   1786s] # Design Name: CHIP
[12/21 17:52:42   1786s] # Design Mode: 130nm
[12/21 17:52:42   1786s] # Analysis Mode: MMMC OCV 
[12/21 17:52:42   1786s] # Parasitics Mode: SPEF/RCDB
[12/21 17:52:42   1786s] # Signoff Settings: SI Off 
[12/21 17:52:42   1786s] #################################################################################
[12/21 17:52:42   1786s] Calculate late delays in OCV mode...
[12/21 17:52:42   1786s] Calculate early delays in OCV mode...
[12/21 17:52:42   1786s] Calculate late delays in OCV mode...
[12/21 17:52:42   1786s] Calculate early delays in OCV mode...
[12/21 17:52:42   1786s] Topological Sorting (REAL = 0:00:00.0, MEM = 1985.3M, InitMEM = 1985.3M)
[12/21 17:52:42   1786s] Start delay calculation (fullDC) (1 T). (MEM=1985.28)
[12/21 17:52:42   1786s] *** Calculating scaling factor for lib_min libraries using the default operating condition of each library.
[12/21 17:52:42   1786s] AAE_INFO: Cdb files are: 
[12/21 17:52:42   1786s]  	/home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/slow.cdB
[12/21 17:52:42   1786s] 	/home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/fast.cdB
[12/21 17:52:42   1786s]  
[12/21 17:52:42   1786s] Start AAE Lib Loading. (MEM=2010.04)
[12/21 17:52:47   1790s] **WARN: (IMPESI-3083):	CDB cell FILL1 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/slow.cdB.
[12/21 17:52:47   1790s] **WARN: (IMPESI-3083):	CDB cell FILL16 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/slow.cdB.
[12/21 17:52:47   1790s] **WARN: (IMPESI-3083):	CDB cell FILL2 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/slow.cdB.
[12/21 17:52:47   1790s] **WARN: (IMPESI-3083):	CDB cell FILL32 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/slow.cdB.
[12/21 17:52:47   1790s] **WARN: (IMPESI-3083):	CDB cell FILL4 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/slow.cdB.
[12/21 17:52:47   1790s] **WARN: (IMPESI-3083):	CDB cell FILL64 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/slow.cdB.
[12/21 17:52:47   1790s] **WARN: (IMPESI-3083):	CDB cell FILL8 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/slow.cdB.
[12/21 17:52:47   1791s] **WARN: (IMPESI-3083):	CDB cell FILL1 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/fast.cdB.
[12/21 17:52:47   1791s] **WARN: (IMPESI-3083):	CDB cell FILL16 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/fast.cdB.
[12/21 17:52:47   1791s] **WARN: (IMPESI-3083):	CDB cell FILL2 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/fast.cdB.
[12/21 17:52:47   1791s] **WARN: (IMPESI-3083):	CDB cell FILL32 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/fast.cdB.
[12/21 17:52:47   1791s] **WARN: (IMPESI-3083):	CDB cell FILL4 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/fast.cdB.
[12/21 17:52:47   1791s] **WARN: (IMPESI-3083):	CDB cell FILL64 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/fast.cdB.
[12/21 17:52:47   1791s] **WARN: (IMPESI-3083):	CDB cell FILL8 does not have a corresponding model in any timing library file. Skipping the characterized noise model from cdb file /home/raid7_1/userd/d10013/CVSD/lab7/Lab6/DBS/floorplan.dat/libs/mmmc/fast.cdB.
[12/21 17:52:47   1791s] End AAE Lib Loading. (MEM=2061.13 CPU=0:00:04.6 Real=0:00:05.0)
[12/21 17:52:47   1791s] End AAE Lib Interpolated Model. (MEM=2061.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:52:47   1791s] First Iteration Infinite Tw... 
[12/21 17:52:47   1791s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz013g3wc, tpz013g3lt' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 17:52:47   1791s] Type 'man IMPESI-3086' for more detail.
[12/21 17:52:48   1791s] **WARN: (IMPESI-3086):	The cell 'RF2SH64x16' does not have characterized noise model(s) for 'USERLIB, USERLIB' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 17:52:48   1791s] Type 'man IMPESI-3086' for more detail.
[12/21 17:52:48   1791s] **WARN: (IMPESI-3086):	The cell 'PDO12CDG' does not have characterized noise model(s) for 'tpz013g3wc, tpz013g3lt' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/21 17:52:48   1791s] Type 'man IMPESI-3086' for more detail.
[12/21 17:52:49   1792s] Total number of fetched objects 6116
[12/21 17:52:49   1793s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/21 17:52:49   1793s] End delay calculation. (MEM=2067.73 CPU=0:00:01.7 REAL=0:00:02.0)
[12/21 17:52:49   1793s] End delay calculation (fullDC). (MEM=2040.66 CPU=0:00:06.7 REAL=0:00:07.0)
[12/21 17:52:49   1793s] *** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 2040.7M) ***
[12/21 17:52:50   1793s] *** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=0:29:54 mem=2040.7M)
[12/21 17:52:50   1793s] Done building cte hold timing graph (HoldAware) cpu=0:00:07.9 real=0:00:09.0 totSessionCpu=0:29:54 mem=2040.7M ***
[12/21 17:52:50   1794s] Starting delay calculation for Setup views
[12/21 17:52:50   1794s] Starting SI iteration 1 using Infinite Timing Windows
[12/21 17:52:50   1794s] #################################################################################
[12/21 17:52:50   1794s] # Design Stage: PostRoute
[12/21 17:52:50   1794s] # Design Name: CHIP
[12/21 17:52:50   1794s] # Design Mode: 130nm
[12/21 17:52:50   1794s] # Analysis Mode: MMMC OCV 
[12/21 17:52:50   1794s] # Parasitics Mode: SPEF/RCDB
[12/21 17:52:50   1794s] # Signoff Settings: SI On 
[12/21 17:52:50   1794s] #################################################################################
[12/21 17:52:51   1794s] AAE_INFO: 1 threads acquired from CTE.
[12/21 17:52:51   1794s] Setting infinite Tws ...
[12/21 17:52:51   1794s] First Iteration Infinite Tw... 
[12/21 17:52:51   1794s] Calculate early delays in OCV mode...
[12/21 17:52:51   1794s] Calculate late delays in OCV mode...
[12/21 17:52:51   1794s] Calculate early delays in OCV mode...
[12/21 17:52:51   1794s] Calculate late delays in OCV mode...
[12/21 17:52:51   1794s] Topological Sorting (REAL = 0:00:00.0, MEM = 2031.2M, InitMEM = 2031.2M)
[12/21 17:52:51   1794s] Start delay calculation (fullDC) (1 T). (MEM=2031.16)
[12/21 17:52:51   1794s] *** Calculating scaling factor for lib_max libraries using the default operating condition of each library.
[12/21 17:52:51   1794s] End AAE Lib Interpolated Model. (MEM=2047.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:52:53   1797s] Total number of fetched objects 6116
[12/21 17:52:53   1797s] AAE_INFO-618: Total number of nets in the design is 6133,  100.0 percent of the nets selected for SI analysis
[12/21 17:52:53   1797s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/21 17:52:53   1797s] End delay calculation. (MEM=2032.45 CPU=0:00:02.6 REAL=0:00:02.0)
[12/21 17:52:53   1797s] End delay calculation (fullDC). (MEM=2032.45 CPU=0:00:02.9 REAL=0:00:02.0)
[12/21 17:52:53   1797s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 2032.4M) ***
[12/21 17:52:54   1798s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2032.4M)
[12/21 17:52:54   1798s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/21 17:52:54   1798s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2032.4M)
[12/21 17:52:54   1798s] 
[12/21 17:52:54   1798s] Executing IPO callback for view pruning ..
[12/21 17:52:54   1798s] 
[12/21 17:52:54   1798s] Optimization is working on the following views:
[12/21 17:52:54   1798s]   Setup views: av_func_mode_max 
[12/21 17:52:54   1798s]   Hold  views: av_func_mode_min av_scan_mode_min 
[12/21 17:52:55   1798s] 
[12/21 17:52:55   1798s] Active setup views:
[12/21 17:52:55   1798s]  av_func_mode_max
[12/21 17:52:55   1798s]   Dominating endpoints: 0
[12/21 17:52:55   1798s]   Dominating TNS: -0.000
[12/21 17:52:55   1798s] 
[12/21 17:52:55   1798s] Starting SI iteration 2
[12/21 17:52:55   1798s] Calculate early delays in OCV mode...
[12/21 17:52:55   1798s] Calculate late delays in OCV mode...
[12/21 17:52:55   1798s] Start delay calculation (fullDC) (1 T). (MEM=1987.92)
[12/21 17:52:55   1798s] End AAE Lib Interpolated Model. (MEM=1987.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:52:55   1799s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 50. 
[12/21 17:52:55   1799s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 6116. 
[12/21 17:52:55   1799s] Total number of fetched objects 6116
[12/21 17:52:55   1799s] AAE_INFO-618: Total number of nets in the design is 6133,  2.5 percent of the nets selected for SI analysis
[12/21 17:52:55   1799s] End delay calculation. (MEM=1992.34 CPU=0:00:00.1 REAL=0:00:00.0)
[12/21 17:52:55   1799s] End delay calculation (fullDC). (MEM=1992.34 CPU=0:00:00.1 REAL=0:00:00.0)
[12/21 17:52:55   1799s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1992.3M) ***
[12/21 17:52:56   1799s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:06.0 totSessionCpu=0:30:00 mem=1992.3M)
[12/21 17:52:56   1799s] End AAE Lib Interpolated Model. (MEM=1992.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:52:56   1799s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1992.3M
[12/21 17:52:56   1799s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:1992.3M
[12/21 17:52:56   1799s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.109  |  2.179  |  5.661  |  0.109  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.700%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1441.0M, totSessionCpu=0:30:00 **
[12/21 17:52:56   1799s] Setting latch borrow mode to budget during optimization.
[12/21 17:52:57   1800s] Info: Done creating the CCOpt slew target map.
[12/21 17:52:57   1800s] Glitch fixing enabled
[12/21 17:52:57   1800s] Running CCOpt-PRO on entire clock network
[12/21 17:52:57   1800s] Net route status summary:
[12/21 17:52:57   1800s]   Clock:        24 (unrouted=1, trialRouted=0, noStatus=0, routed=23, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 17:52:57   1800s]   Non-clock:  6109 (unrouted=48, trialRouted=0, noStatus=0, routed=6061, fixed=0, [crossesIlmBoundary=0, tooFewTerms=17, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 17:52:57   1800s] Clock tree cells fixed by user: 1 out of 23 (4.35%)
[12/21 17:52:57   1800s] PRO...
[12/21 17:52:57   1800s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/21 17:52:57   1800s] Initializing clock structures...
[12/21 17:52:57   1800s]   Creating own balancer
[12/21 17:52:57   1800s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/21 17:52:57   1800s]   Removing CTS place status from clock tree and sinks.
[12/21 17:52:57   1800s] Removed CTS place status from 22 clock cells (out of 25 ) and 0 clock sinks (out of 0 ).
[12/21 17:52:57   1800s]   Initializing legalizer
[12/21 17:52:57   1800s]   Using cell based legalization.
[12/21 17:52:57   1800s] OPERPROF: Starting DPlace-Init at level 1, MEM:1998.1M
[12/21 17:52:57   1800s] #spOpts: N=130 mergeVia=F 
[12/21 17:52:57   1800s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1998.1M
[12/21 17:52:57   1800s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1998.1M
[12/21 17:52:57   1800s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1998.1MB).
[12/21 17:52:57   1800s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1998.1M
[12/21 17:52:57   1800s] (I)       Load db... (mem=1998.1M)
[12/21 17:52:57   1800s] (I)       Read data from FE... (mem=1998.1M)
[12/21 17:52:57   1800s] (I)       Read nodes and places... (mem=1998.1M)
[12/21 17:52:57   1800s] (I)       Number of ignored instance 0
[12/21 17:52:57   1800s] (I)       Number of inbound cells 0
[12/21 17:52:57   1800s] (I)       numMoveCells=10790, numMacros=831  numPads=32  numMultiRowHeightInsts=0
[12/21 17:52:57   1800s] (I)       cell height: 7380, count: 10790
[12/21 17:52:57   1800s] (I)       Done Read nodes and places (cpu=0.020s, mem=2000.3M)
[12/21 17:52:57   1800s] (I)       Read rows... (mem=2000.3M)
[12/21 17:52:57   1800s] (I)       Done Read rows (cpu=0.000s, mem=2000.3M)
[12/21 17:52:57   1800s] (I)       Done Read data from FE (cpu=0.020s, mem=2000.3M)
[12/21 17:52:57   1800s] (I)       Done Load db (cpu=0.020s, mem=2000.3M)
[12/21 17:52:57   1800s] (I)       Constructing placeable region... (mem=2000.3M)
[12/21 17:52:57   1800s] (I)       Constructing bin map
[12/21 17:52:57   1800s] (I)       Initialize bin information with width=73800 height=73800
[12/21 17:52:57   1800s] (I)       Done constructing bin map
[12/21 17:52:57   1800s] (I)       Removing 27 blocked bin with high fixed inst density
[12/21 17:52:57   1800s] (I)       Compute region effective width... (mem=2000.3M)
[12/21 17:52:57   1800s] (I)       Done Compute region effective width (cpu=0.000s, mem=2000.3M)
[12/21 17:52:57   1800s] (I)       Done Constructing placeable region (cpu=0.000s, mem=2000.3M)
[12/21 17:52:57   1800s] Accumulated time to calculate placeable region: 0
[12/21 17:52:57   1800s] Accumulated time to calculate placeable region: 0
[12/21 17:52:57   1800s] Accumulated time to calculate placeable region: 0
[12/21 17:52:57   1800s]   Reconstructing clock tree datastructures...
[12/21 17:52:57   1800s]     Validating CTS configuration...
[12/21 17:52:57   1800s]     Checking module port directions...
[12/21 17:52:57   1800s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 17:52:57   1800s]     Non-default CCOpt properties:
[12/21 17:52:57   1800s]     adjacent_rows_legal: true (default: false)
[12/21 17:52:57   1800s]     allow_non_fterm_identical_swaps: 0 (default: true)
[12/21 17:52:57   1800s]     cannot_merge_reason is set for at least one object
[12/21 17:52:57   1800s]     cell_density is set for at least one object
[12/21 17:52:57   1800s]     cell_halo_rows: 0 (default: 1)
[12/21 17:52:57   1800s]     cell_halo_sites: 0 (default: 4)
[12/21 17:52:57   1800s]     clock_nets_detailed_routed: 1 (default: false)
[12/21 17:52:57   1800s]     force_design_routing_status: 1 (default: auto)
[12/21 17:52:57   1800s]     primary_delay_corner: Delay_Corner_max (default: )
[12/21 17:52:57   1800s]     route_type is set for at least one object
[12/21 17:52:57   1800s]     target_insertion_delay is set for at least one object
[12/21 17:52:57   1800s]     target_skew is set for at least one object
[12/21 17:52:57   1800s]     target_skew_wire is set for at least one object
[12/21 17:52:57   1800s]     Route type trimming info:
[12/21 17:52:57   1800s]       No route type modifications were made.
[12/21 17:52:57   1800s] Accumulated time to calculate placeable region: 0
[12/21 17:52:57   1800s] (I)       Initializing Steiner engine. 
[12/21 17:52:57   1800s] End AAE Lib Interpolated Model. (MEM=2012.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:52:57   1800s]     Library trimming buffers in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 0 of 8 cells
[12/21 17:52:57   1800s]     Original list had 8 cells:
[12/21 17:52:57   1800s]     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/21 17:52:57   1800s]     Library trimming was not able to trim any cells:
[12/21 17:52:57   1800s]     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/21 17:52:57   1800s] Accumulated time to calculate placeable region: 0
[12/21 17:52:57   1800s]     Library trimming inverters in power domain auto-default and half-corner Delay_Corner_max:setup.late removed 1 of 8 cells
[12/21 17:52:57   1800s]     Original list had 8 cells:
[12/21 17:52:57   1800s]     CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX2 CLKINVX1 
[12/21 17:52:57   1800s]     New trimmed list has 7 cells:
[12/21 17:52:57   1800s]     CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1 
[12/21 17:52:57   1800s] Accumulated time to calculate placeable region: 0
[12/21 17:52:57   1800s] Accumulated time to calculate placeable region: 0
[12/21 17:52:57   1800s] Accumulated time to calculate placeable region: 0
[12/21 17:52:58   1802s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of CLK, which drives the root of clock_tree CLK1. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[12/21 17:52:58   1802s]     Clock tree balancer configuration for clock_tree CLK1:
[12/21 17:52:58   1802s]     Non-default CCOpt properties:
[12/21 17:52:58   1802s]       cell_density: 1 (default: 0.75)
[12/21 17:52:58   1802s]       route_type (leaf): default_route_type_leaf (default: default)
[12/21 17:52:58   1802s]       route_type (trunk): default_route_type_nonleaf (default: default)
[12/21 17:52:58   1802s]       route_type (top): default_route_type_nonleaf (default: default)
[12/21 17:52:58   1802s]     For power domain auto-default:
[12/21 17:52:58   1802s]       Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[12/21 17:52:58   1802s]       Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1}
[12/21 17:52:58   1802s]       Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[12/21 17:52:58   1802s]       Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[12/21 17:52:58   1802s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 134889.057um^2
[12/21 17:52:58   1802s]     Top Routing info:
[12/21 17:52:58   1802s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 17:52:58   1802s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/21 17:52:58   1802s]     Trunk Routing info:
[12/21 17:52:58   1802s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 17:52:58   1802s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/21 17:52:58   1802s]     Leaf Routing info:
[12/21 17:52:58   1802s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 17:52:58   1802s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/21 17:52:58   1802s]     For timing_corner Delay_Corner_max:setup, late and power domain auto-default:
[12/21 17:52:58   1802s]       Slew time target (leaf):    0.234ns
[12/21 17:52:58   1802s]       Slew time target (trunk):   0.234ns
[12/21 17:52:58   1802s]       Slew time target (top):     0.234ns (Note: no nets are considered top nets in this clock tree)
[12/21 17:52:58   1802s]       Buffer unit delay: 0.143ns
[12/21 17:52:58   1802s]       Buffer max distance: 1688.116um
[12/21 17:52:58   1802s]     Fastest wire driving cells and distances:
[12/21 17:52:58   1802s]       Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1688.116um, saturatedSlew=0.207ns, speed=6413.815um per ns, cellArea=29.159um^2 per 1000um}
[12/21 17:52:58   1802s]       Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1492.500um, saturatedSlew=0.209ns, speed=8243.579um per ns, cellArea=21.608um^2 per 1000um}
[12/21 17:52:58   1802s]       Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1724.507um, saturatedSlew=0.206ns, speed=3453.158um per ns, cellArea=43.308um^2 per 1000um}
[12/21 17:52:58   1802s]       Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=Delay_Corner_max:setup.late, optimalDrivingDistance=1688.000um, saturatedSlew=0.206ns, speed=3390.239um per ns, cellArea=40.223um^2 per 1000um}
[12/21 17:52:58   1802s]     
[12/21 17:52:58   1802s]     
[12/21 17:52:58   1802s]     Logic Sizing Table:
[12/21 17:52:58   1802s]     
[12/21 17:52:58   1802s]     -----------------------------------------------------------------
[12/21 17:52:58   1802s]     Cell      Instance count    Source         Eligible library cells
[12/21 17:52:58   1802s]     -----------------------------------------------------------------
[12/21 17:52:58   1802s]     PDIDGZ          1           library set    {PDIDGZ}
[12/21 17:52:58   1802s]     -----------------------------------------------------------------
[12/21 17:52:58   1802s]     
[12/21 17:52:58   1802s]     
[12/21 17:52:58   1802s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 17:52:59   1802s]     Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 17:52:59   1802s]     Clock tree CLK1 has 1 max_capacitance violation and 1 slew violation.
[12/21 17:52:59   1802s]     Clock tree balancer configuration for skew_group CLK1/func_mode:
[12/21 17:52:59   1802s]       Sources:                     pin CLK
[12/21 17:52:59   1802s]       Total number of sinks:       1576
[12/21 17:52:59   1802s]       Delay constrained sinks:     1576
[12/21 17:52:59   1802s]       Non-leaf sinks:              0
[12/21 17:52:59   1802s]       Ignore pins:                 0
[12/21 17:52:59   1802s]      Timing corner Delay_Corner_max:setup.late:
[12/21 17:52:59   1802s]       Skew target:                 0.143ns
[12/21 17:52:59   1802s]     Clock tree balancer configuration for skew_group CLK1/scan_mode:
[12/21 17:52:59   1802s]       Sources:                     pin CLK
[12/21 17:52:59   1802s]       Total number of sinks:       1576
[12/21 17:52:59   1802s]       Delay constrained sinks:     1576
[12/21 17:52:59   1802s]       Non-leaf sinks:              0
[12/21 17:52:59   1802s]       Ignore pins:                 0
[12/21 17:52:59   1802s]      Timing corner Delay_Corner_max:setup.late:
[12/21 17:52:59   1802s]       Skew target:                 0.143ns
[12/21 17:52:59   1802s]       Insertion delay target:      2.000ns
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     Clock Tree Violations Report
[12/21 17:52:59   1802s]     ============================
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[12/21 17:52:59   1802s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[12/21 17:52:59   1802s]     Consider reviewing your design and relaunching CCOpt.
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     Max Capacitance Violations
[12/21 17:52:59   1802s]     --------------------------
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree CLK1 at (611.475,1058.370), in power domain auto-default, which drives a net CLK which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 3.752pF.
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     Max Slew Violations
[12/21 17:52:59   1802s]     -------------------
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     Found 1 slew violation below the root driver for clock_tree CLK1 at (611.475,1058.370), in power domain auto-default, which drives a net CLK which has internal don't touch reasons: {is_pad_net} with half corner Delay_Corner_max:setup.late. The worst violation was at the pin ipad_CLK/PAD with a slew time target of 0.234ns. Achieved a slew time of 0.375ns.
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree CLK1: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/21 17:52:59   1802s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK1: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/21 17:52:59   1802s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK1: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[12/21 17:52:59   1802s]     Primary reporting skew groups are:
[12/21 17:52:59   1802s]     skew_group CLK1/func_mode with 1576 clock sinks
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     Clock DAG stats initial state:
[12/21 17:52:59   1802s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 17:52:59   1802s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 17:52:59   1802s]       hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3060.670um, total=4391.055um
[12/21 17:52:59   1802s]     Clock DAG library cell distribution initial state {count}:
[12/21 17:52:59   1802s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 17:52:59   1802s]      Logics: PDIDGZ: 1 
[12/21 17:52:59   1802s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 17:52:59   1802s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Layer information for route type default_route_type_leaf:
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] ---------------------------------------------------------------------
[12/21 17:52:59   1802s] Layer     Preferred    Route    Res.          Cap.          RC
[12/21 17:52:59   1802s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/21 17:52:59   1802s] ---------------------------------------------------------------------
[12/21 17:52:59   1802s] METAL1    N            H          0.544         0.167         0.091
[12/21 17:52:59   1802s] METAL2    N            V          0.285         0.197         0.056
[12/21 17:52:59   1802s] METAL3    Y            H          0.285         0.204         0.058
[12/21 17:52:59   1802s] METAL4    Y            V          0.285         0.196         0.056
[12/21 17:52:59   1802s] METAL5    N            H          0.285         0.204         0.058
[12/21 17:52:59   1802s] METAL6    N            V          0.285         0.176         0.050
[12/21 17:52:59   1802s] METAL7    N            H          0.100         0.258         0.026
[12/21 17:52:59   1802s] METAL8    N            V          0.045         0.177         0.008
[12/21 17:52:59   1802s] ---------------------------------------------------------------------
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 17:52:59   1802s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Layer information for route type default_route_type_nonleaf:
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] ---------------------------------------------------------------------
[12/21 17:52:59   1802s] Layer     Preferred    Route    Res.          Cap.          RC
[12/21 17:52:59   1802s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/21 17:52:59   1802s] ---------------------------------------------------------------------
[12/21 17:52:59   1802s] METAL1    N            H          0.544         0.234         0.127
[12/21 17:52:59   1802s] METAL2    N            V          0.285         0.270         0.077
[12/21 17:52:59   1802s] METAL3    Y            H          0.285         0.288         0.082
[12/21 17:52:59   1802s] METAL4    Y            V          0.285         0.270         0.077
[12/21 17:52:59   1802s] METAL5    N            H          0.285         0.288         0.082
[12/21 17:52:59   1802s] METAL6    N            V          0.285         0.252         0.072
[12/21 17:52:59   1802s] METAL7    N            H          0.100         0.480         0.048
[12/21 17:52:59   1802s] METAL8    N            V          0.045         0.259         0.012
[12/21 17:52:59   1802s] ---------------------------------------------------------------------
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/21 17:52:59   1802s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Layer information for route type default_route_type_nonleaf:
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] ---------------------------------------------------------------------
[12/21 17:52:59   1802s] Layer     Preferred    Route    Res.          Cap.          RC
[12/21 17:52:59   1802s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/21 17:52:59   1802s] ---------------------------------------------------------------------
[12/21 17:52:59   1802s] METAL1    N            H          0.544         0.167         0.091
[12/21 17:52:59   1802s] METAL2    N            V          0.285         0.197         0.056
[12/21 17:52:59   1802s] METAL3    Y            H          0.285         0.204         0.058
[12/21 17:52:59   1802s] METAL4    Y            V          0.285         0.196         0.056
[12/21 17:52:59   1802s] METAL5    N            H          0.285         0.204         0.058
[12/21 17:52:59   1802s] METAL6    N            V          0.285         0.176         0.050
[12/21 17:52:59   1802s] METAL7    N            H          0.100         0.258         0.026
[12/21 17:52:59   1802s] METAL8    N            V          0.045         0.177         0.008
[12/21 17:52:59   1802s] ---------------------------------------------------------------------
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Via selection for estimated routes (rule default):
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] -----------------------------------------------------------------------
[12/21 17:52:59   1802s] Layer            Via Cell       Res.     Cap.     RC       Top of Stack
[12/21 17:52:59   1802s] Range                           (Ohm)    (fF)     (fs)     Only
[12/21 17:52:59   1802s] -----------------------------------------------------------------------
[12/21 17:52:59   1802s] METAL1-METAL2    VIA12_X        0.680    0.028    0.019    false
[12/21 17:52:59   1802s] METAL2-METAL3    VIA23_X        0.680    0.023    0.016    false
[12/21 17:52:59   1802s] METAL2-METAL3    VIA23_TOS      0.680    0.041    0.028    true
[12/21 17:52:59   1802s] METAL3-METAL4    VIA34_X        0.680    0.023    0.016    false
[12/21 17:52:59   1802s] METAL3-METAL4    VIA34_TOS_E    0.680    0.058    0.039    true
[12/21 17:52:59   1802s] METAL4-METAL5    VIA45_X        0.680    0.023    0.016    false
[12/21 17:52:59   1802s] METAL4-METAL5    VIA45_TOS      0.680    0.041    0.028    true
[12/21 17:52:59   1802s] METAL5-METAL6    VIA56_X        0.680    0.023    0.015    false
[12/21 17:52:59   1802s] METAL5-METAL6    VIA56_TOS_E    0.680    0.057    0.039    true
[12/21 17:52:59   1802s] METAL6-METAL7    VIA67_X        0.420    0.029    0.012    false
[12/21 17:52:59   1802s] METAL6-METAL7    VIA67_TOS      0.420    0.046    0.019    true
[12/21 17:52:59   1802s] METAL7-METAL8    VIA78_H        0.420    0.080    0.033    false
[12/21 17:52:59   1802s] -----------------------------------------------------------------------
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s]     No ideal or dont_touch nets found in the clock tree
[12/21 17:52:59   1802s]     No dont_touch hnets found in the clock tree
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Filtering reasons for cell type: buffer
[12/21 17:52:59   1802s] =======================================
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] --------------------------------------------------------------------------------------------------------------------
[12/21 17:52:59   1802s] Clock trees    Power domain    Reason                         Library cells
[12/21 17:52:59   1802s] --------------------------------------------------------------------------------------------------------------------
[12/21 17:52:59   1802s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[12/21 17:52:59   1802s] --------------------------------------------------------------------------------------------------------------------
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Filtering reasons for cell type: inverter
[12/21 17:52:59   1802s] =========================================
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/21 17:52:59   1802s] Clock trees    Power domain    Reason                         Library cells
[12/21 17:52:59   1802s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/21 17:52:59   1802s] all            auto-default    Library trimming               { CLKINVX2 }
[12/21 17:52:59   1802s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX4 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL }
[12/21 17:52:59   1802s] -----------------------------------------------------------------------------------------------------------------------------------------
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Filtering reasons for cell type: logic cell
[12/21 17:52:59   1802s] ===========================================
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] -------------------------------------------------------------------
[12/21 17:52:59   1802s] Clock trees    Power domain    Reason                 Library cells
[12/21 17:52:59   1802s] -------------------------------------------------------------------
[12/21 17:52:59   1802s] all            auto-default    Cannot be legalized    { PDIDGZ }
[12/21 17:52:59   1802s] -------------------------------------------------------------------
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s]     Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/21 17:52:59   1802s]     CCOpt configuration status: all checks passed.
[12/21 17:52:59   1802s]   Reconstructing clock tree datastructures done.
[12/21 17:52:59   1802s] Initializing clock structures done.
[12/21 17:52:59   1802s] PRO...
[12/21 17:52:59   1802s]   PRO active optimizations:
[12/21 17:52:59   1802s]    - DRV fixing with cell sizing
[12/21 17:52:59   1802s]   
[12/21 17:52:59   1802s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'CLK' is not routed.
[12/21 17:52:59   1802s]   Detected clock skew data from CTS
[12/21 17:52:59   1802s]   Clock DAG stats PRO initial state:
[12/21 17:52:59   1802s]     cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 17:52:59   1802s]     cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 17:52:59   1802s]     cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 17:52:59   1802s]     sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 17:52:59   1802s]     wire capacitance : top=0.000pF, trunk=0.222pF, leaf=1.998pF, total=2.220pF
[12/21 17:52:59   1802s]     wire lengths     : top=0.000um, trunk=1619.230um, leaf=13006.145um, total=14625.375um
[12/21 17:52:59   1802s]     hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3060.670um, total=4391.055um
[12/21 17:52:59   1802s]   Clock DAG net violations PRO initial state:
[12/21 17:52:59   1802s]     Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 17:52:59   1802s]     Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 17:52:59   1802s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/21 17:52:59   1802s]     Trunk : target=0.234ns count=8 avg=0.189ns sd=0.090ns min=0.079ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 2 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 17:52:59   1802s]     Leaf  : target=0.234ns count=16 avg=0.186ns sd=0.005ns min=0.176ns max=0.191ns {0 <= 0.140ns, 7 <= 0.187ns, 9 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 17:52:59   1802s]   Clock DAG library cell distribution PRO initial state {count}:
[12/21 17:52:59   1802s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 17:52:59   1802s]    Logics: PDIDGZ: 1 
[12/21 17:52:59   1802s]   Primary reporting skew groups PRO initial state:
[12/21 17:52:59   1802s]     skew_group default.CLK1/func_mode: unconstrained
[12/21 17:52:59   1802s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 17:52:59   1802s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 17:52:59   1802s]   Skew group summary PRO initial state:
[12/21 17:52:59   1802s]     skew_group CLK1/func_mode: insertion delay [min=1.820, max=1.845, avg=1.838, sd=0.006], skew [0.026 vs 0.143], 100% {1.820, 1.845} (wid=-0.013 ws=0.012) (gid=1.864 gs=0.023)
[12/21 17:52:59   1802s]     skew_group CLK1/scan_mode: insertion delay [min=1.820, max=1.845, avg=1.838, sd=0.006], skew [0.026 vs 0.143], 100% {1.820, 1.845} (wid=-0.013 ws=0.012) (gid=1.864 gs=0.023)
[12/21 17:52:59   1802s]   Recomputing CTS skew targets...
[12/21 17:52:59   1802s]   Resolving skew group constraints...
[12/21 17:52:59   1802s]     Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
[12/21 17:52:59   1802s]   Resolving skew group constraints done.
[12/21 17:52:59   1802s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 17:52:59   1802s]   PRO Fixing DRVs...
[12/21 17:52:59   1802s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/21 17:52:59   1802s]     CCOpt-PRO: considered: 24, tested: 24, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     PRO Statistics: Fix DRVs (cell sizing):
[12/21 17:52:59   1802s]     =======================================
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     Cell changes by Net Type:
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     -------------------------------------------------------------------------------------------------
[12/21 17:52:59   1802s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/21 17:52:59   1802s]     -------------------------------------------------------------------------------------------------
[12/21 17:52:59   1802s]     top                0            0           0            0                    0                0
[12/21 17:52:59   1802s]     trunk              0            0           0            0                    0                0
[12/21 17:52:59   1802s]     leaf               0            0           0            0                    0                0
[12/21 17:52:59   1802s]     -------------------------------------------------------------------------------------------------
[12/21 17:52:59   1802s]     Total              0            0           0            0                    0                0
[12/21 17:52:59   1802s]     -------------------------------------------------------------------------------------------------
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/21 17:52:59   1802s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/21 17:52:59   1802s]     
[12/21 17:52:59   1802s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/21 17:52:59   1802s]       cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 17:52:59   1802s]       cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 17:52:59   1802s]       cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 17:52:59   1802s]       sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 17:52:59   1802s]       wire capacitance : top=0.000pF, trunk=0.222pF, leaf=1.998pF, total=2.220pF
[12/21 17:52:59   1802s]       wire lengths     : top=0.000um, trunk=1619.230um, leaf=13006.145um, total=14625.375um
[12/21 17:52:59   1802s]       hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3060.670um, total=4391.055um
[12/21 17:52:59   1802s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/21 17:52:59   1802s]       Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 17:52:59   1802s]       Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 17:52:59   1802s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/21 17:52:59   1802s]       Trunk : target=0.234ns count=8 avg=0.189ns sd=0.090ns min=0.079ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 2 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 17:52:59   1802s]       Leaf  : target=0.234ns count=16 avg=0.186ns sd=0.005ns min=0.176ns max=0.191ns {0 <= 0.140ns, 7 <= 0.187ns, 9 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 17:52:59   1802s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/21 17:52:59   1802s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 17:52:59   1802s]      Logics: PDIDGZ: 1 
[12/21 17:52:59   1802s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/21 17:52:59   1802s]       skew_group default.CLK1/func_mode: unconstrained
[12/21 17:52:59   1802s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 17:52:59   1802s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 17:52:59   1802s]     Skew group summary after 'PRO Fixing DRVs':
[12/21 17:52:59   1802s]       skew_group CLK1/func_mode: insertion delay [min=1.820, max=1.845, avg=1.838, sd=0.006], skew [0.026 vs 0.143], 100% {1.820, 1.845} (wid=-0.013 ws=0.012) (gid=1.864 gs=0.023)
[12/21 17:52:59   1802s]       skew_group CLK1/scan_mode: insertion delay [min=1.820, max=1.845, avg=1.838, sd=0.006], skew [0.026 vs 0.143], 100% {1.820, 1.845} (wid=-0.013 ws=0.012) (gid=1.864 gs=0.023)
[12/21 17:52:59   1802s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/21 17:52:59   1802s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Slew Diagnostics: After DRV fixing
[12/21 17:52:59   1802s] ==================================
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Global Causes:
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] -------------------------------------
[12/21 17:52:59   1802s] Cause
[12/21 17:52:59   1802s] -------------------------------------
[12/21 17:52:59   1802s] DRV fixing with buffering is disabled
[12/21 17:52:59   1802s] -------------------------------------
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Top 5 overslews:
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] -----------------------------------------------
[12/21 17:52:59   1802s] Overslew    Causes                  Driving Pin
[12/21 17:52:59   1802s] -----------------------------------------------
[12/21 17:52:59   1802s] 0.141ns     Sizing not permitted    CLK
[12/21 17:52:59   1802s] -----------------------------------------------
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] ----------------------------------
[12/21 17:52:59   1802s] Cause                   Occurences
[12/21 17:52:59   1802s] ----------------------------------
[12/21 17:52:59   1802s] Sizing not permitted        1
[12/21 17:52:59   1802s] ----------------------------------
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] Violation diagnostics counts from the 1 nodes that have violations:
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s] ----------------------------------
[12/21 17:52:59   1802s] Cause                   Occurences
[12/21 17:52:59   1802s] ----------------------------------
[12/21 17:52:59   1802s] Sizing not permitted        1
[12/21 17:52:59   1802s] ----------------------------------
[12/21 17:52:59   1802s] 
[12/21 17:52:59   1802s]   Reconnecting optimized routes...
[12/21 17:52:59   1802s] **WARN: (IMPCCOPT-1304):	Net CLK unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/21 17:52:59   1802s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/21 17:52:59   1802s]   Set dirty flag on 0 instances, 0 nets
[12/21 17:52:59   1802s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late...
[12/21 17:52:59   1802s] End AAE Lib Interpolated Model. (MEM=2050.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:52:59   1802s]   Clock tree timing engine global stage delay update for Delay_Corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/21 17:52:59   1802s]   Clock DAG stats PRO final:
[12/21 17:52:59   1802s]     cell counts      : b=22, i=0, icg=0, nicg=0, l=1, total=23
[12/21 17:52:59   1802s]     cell areas       : b=507.523um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=8610.000um^2, total=9117.523um^2
[12/21 17:52:59   1802s]     cell capacitance : b=0.231pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=3.752pF, total=3.982pF
[12/21 17:52:59   1802s]     sink capacitance : count=1576, total=2.001pF, avg=0.001pF, sd=0.001pF, min=0.001pF, max=0.036pF
[12/21 17:52:59   1802s]     wire capacitance : top=0.000pF, trunk=0.222pF, leaf=1.998pF, total=2.220pF
[12/21 17:52:59   1802s]     wire lengths     : top=0.000um, trunk=1619.230um, leaf=13006.145um, total=14625.375um
[12/21 17:52:59   1802s]     hp wire lengths  : top=0.000um, trunk=1330.385um, leaf=3060.670um, total=4391.055um
[12/21 17:52:59   1802s]   Clock DAG net violations PRO final:
[12/21 17:52:59   1802s]     Unfixable Transition : {count=1, worst=[0.141ns]} avg=0.141ns sd=0.000ns sum=0.141ns
[12/21 17:52:59   1802s]     Capacitance          : {count=1, worst=[3.752pF]} avg=3.752pF sd=0.000pF sum=3.752pF
[12/21 17:52:59   1802s]   Clock DAG primary half-corner transition distribution PRO final:
[12/21 17:52:59   1802s]     Trunk : target=0.234ns count=8 avg=0.189ns sd=0.090ns min=0.079ns max=0.375ns {2 <= 0.140ns, 2 <= 0.187ns, 2 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns} {0 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 1 > 0.351ns}
[12/21 17:52:59   1802s]     Leaf  : target=0.234ns count=16 avg=0.186ns sd=0.005ns min=0.176ns max=0.191ns {0 <= 0.140ns, 7 <= 0.187ns, 9 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[12/21 17:52:59   1802s]   Clock DAG library cell distribution PRO final {count}:
[12/21 17:52:59   1802s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 14 CLKBUFX2: 5 
[12/21 17:52:59   1802s]    Logics: PDIDGZ: 1 
[12/21 17:52:59   1802s]   Primary reporting skew groups PRO final:
[12/21 17:52:59   1802s]     skew_group default.CLK1/func_mode: unconstrained
[12/21 17:52:59   1802s]       min path sink: DCT/acf/ACC1/adder1/PostS1_reg_2_/CK
[12/21 17:52:59   1802s]       max path sink: DCT/bdeg/mult_e/mult_98/CLK1_r_REG29_S10/CK
[12/21 17:52:59   1802s]   Skew group summary PRO final:
[12/21 17:52:59   1802s]     skew_group CLK1/func_mode: insertion delay [min=1.820, max=1.845, avg=1.838, sd=0.006], skew [0.026 vs 0.143], 100% {1.820, 1.845} (wid=-0.013 ws=0.012) (gid=1.864 gs=0.023)
[12/21 17:52:59   1802s]     skew_group CLK1/scan_mode: insertion delay [min=1.820, max=1.845, avg=1.838, sd=0.006], skew [0.026 vs 0.143], 100% {1.820, 1.845} (wid=-0.013 ws=0.012) (gid=1.864 gs=0.023)
[12/21 17:52:59   1802s] PRO done.
[12/21 17:52:59   1802s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/21 17:52:59   1802s] numClockCells = 25, numClockCellsFixed = 0, numClockCellsRestored = 22, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/21 17:52:59   1802s] Net route status summary:
[12/21 17:52:59   1802s]   Clock:        24 (unrouted=0, trialRouted=0, noStatus=0, routed=23, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 17:52:59   1802s]   Non-clock:  6109 (unrouted=48, trialRouted=0, noStatus=0, routed=6061, fixed=0, [crossesIlmBoundary=0, tooFewTerms=17, (crossesIlmBoundary AND tooFewTerms=0)])
[12/21 17:52:59   1802s] Updating delays...
[12/21 17:52:59   1802s] Updating delays done.
[12/21 17:52:59   1802s] PRO done. (took cpu=0:00:02.4 real=0:00:02.4)
[12/21 17:52:59   1803s] **INFO: Start fixing DRV (Mem = 1999.36M) ...
[12/21 17:52:59   1803s] Begin: GigaOpt DRV Optimization
[12/21 17:52:59   1803s] Glitch fixing enabled
[12/21 17:52:59   1803s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[12/21 17:52:59   1803s] Info: 32 io nets excluded
[12/21 17:52:59   1803s] Info: 24 clock nets excluded from IPO operation.
[12/21 17:52:59   1803s] End AAE Lib Interpolated Model. (MEM=1999.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:52:59   1803s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:03.3/2:58:55.3 (0.2), mem = 1999.4M
[12/21 17:52:59   1803s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.80427.22
[12/21 17:52:59   1803s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/21 17:52:59   1803s] ### Creating PhyDesignMc. totSessionCpu=0:30:03 mem=1999.4M
[12/21 17:52:59   1803s] OPERPROF: Starting DPlace-Init at level 1, MEM:1999.4M
[12/21 17:52:59   1803s] #spOpts: N=130 mergeVia=F 
[12/21 17:52:59   1803s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1999.4M
[12/21 17:52:59   1803s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1999.4M
[12/21 17:52:59   1803s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1999.4MB).
[12/21 17:52:59   1803s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.034, MEM:1999.4M
[12/21 17:52:59   1803s] TotalInstCnt at PhyDesignMc Initialization: 4,625
[12/21 17:52:59   1803s] ### Creating PhyDesignMc, finished. totSessionCpu=0:30:03 mem=1999.4M
[12/21 17:52:59   1803s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 17:52:59   1803s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 17:53:00   1803s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 17:53:00   1803s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 17:53:00   1803s] ### Creating LA Mngr. totSessionCpu=0:30:04 mem=2138.4M
[12/21 17:53:00   1804s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 17:53:02   1805s] ### Creating LA Mngr, finished. totSessionCpu=0:30:06 mem=2154.4M
[12/21 17:53:02   1806s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/21 17:53:02   1806s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 17:53:02   1806s] 
[12/21 17:53:02   1806s] Creating Lib Analyzer ...
[12/21 17:53:02   1806s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 17:53:02   1806s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 17:53:02   1806s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 17:53:02   1806s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 17:53:02   1806s] 
[12/21 17:53:02   1806s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 17:53:04   1808s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:08 mem=2154.4M
[12/21 17:53:04   1808s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:08 mem=2154.4M
[12/21 17:53:04   1808s] Creating Lib Analyzer, finished. 
[12/21 17:53:07   1811s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[12/21 17:53:07   1811s] **INFO: Disabling fanout fix in postRoute stage.
[12/21 17:53:07   1811s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2173.5M
[12/21 17:53:07   1811s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2173.5M
[12/21 17:53:07   1811s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 17:53:07   1811s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/21 17:53:07   1811s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 17:53:07   1811s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/21 17:53:07   1811s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 17:53:07   1811s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 17:53:07   1811s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.11|     0.00|       0|       0|       0| 100.00|          |         |
[12/21 17:53:07   1811s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/21 17:53:07   1811s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.11|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  2173.5M|
[12/21 17:53:07   1811s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/21 17:53:07   1811s] Bottom Preferred Layer:
[12/21 17:53:07   1811s] +---------------+------------+----------+
[12/21 17:53:07   1811s] |     Layer     |    CLK     |   Rule   |
[12/21 17:53:07   1811s] +---------------+------------+----------+
[12/21 17:53:07   1811s] | METAL3 (z=3)  |         24 | default  |
[12/21 17:53:07   1811s] +---------------+------------+----------+
[12/21 17:53:07   1811s] Via Pillar Rule:
[12/21 17:53:07   1811s]     None
[12/21 17:53:07   1811s] 
[12/21 17:53:07   1811s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2173.5M) ***
[12/21 17:53:07   1811s] 
[12/21 17:53:07   1811s] Begin: glitch net info
[12/21 17:53:07   1811s] glitch slack range: number of glitch nets
[12/21 17:53:07   1811s] glitch slack < -0.32 : 0
[12/21 17:53:07   1811s] -0.32 < glitch slack < -0.28 : 0
[12/21 17:53:07   1811s] -0.28 < glitch slack < -0.24 : 0
[12/21 17:53:07   1811s] -0.24 < glitch slack < -0.2 : 0
[12/21 17:53:07   1811s] -0.2 < glitch slack < -0.16 : 0
[12/21 17:53:07   1811s] -0.16 < glitch slack < -0.12 : 0
[12/21 17:53:07   1811s] -0.12 < glitch slack < -0.08 : 0
[12/21 17:53:07   1811s] -0.08 < glitch slack < -0.04 : 0
[12/21 17:53:07   1811s] -0.04 < glitch slack : 0
[12/21 17:53:07   1811s] End: glitch net info
[12/21 17:53:07   1811s] TotalInstCnt at PhyDesignMc Destruction: 4,625
[12/21 17:53:07   1811s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.80427.22
[12/21 17:53:07   1811s] *** DrvOpt [finish] : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:30:11.4/2:59:03.4 (0.2), mem = 2154.4M
[12/21 17:53:07   1811s] 
[12/21 17:53:07   1811s] =============================================================================================
[12/21 17:53:07   1811s]  Step TAT Report for DrvOpt #10
[12/21 17:53:07   1811s] =============================================================================================
[12/21 17:53:07   1811s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 17:53:07   1811s] ---------------------------------------------------------------------------------------------
[12/21 17:53:07   1811s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 17:53:07   1811s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[12/21 17:53:07   1811s] [ LibAnalyzerInit        ]      2   0:00:04.0  (  49.4 % )     0:00:04.0 /  0:00:04.0    1.0
[12/21 17:53:07   1811s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 17:53:07   1811s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/21 17:53:07   1811s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.9 % )     0:00:02.2 /  0:00:02.2    1.0
[12/21 17:53:07   1811s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   5.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 17:53:07   1811s] [ DrvFindVioNets         ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/21 17:53:07   1811s] [ DrvComputeSummary      ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 17:53:07   1811s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/21 17:53:07   1811s] [ MISC                   ]          0:00:03.1  (  38.8 % )     0:00:03.1 /  0:00:03.1    1.0
[12/21 17:53:07   1811s] ---------------------------------------------------------------------------------------------
[12/21 17:53:07   1811s]  DrvOpt #10 TOTAL                   0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:08.1    1.0
[12/21 17:53:07   1811s] ---------------------------------------------------------------------------------------------
[12/21 17:53:07   1811s] 
[12/21 17:53:07   1811s] drv optimizer changes nothing and skips refinePlace
[12/21 17:53:07   1811s] End: GigaOpt DRV Optimization
[12/21 17:53:07   1811s] **optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1531.7M, totSessionCpu=0:30:11 **
[12/21 17:53:07   1811s] *info:
[12/21 17:53:07   1811s] **INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2089.42M).
[12/21 17:53:07   1811s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2089.4M
[12/21 17:53:07   1811s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:2089.4M
[12/21 17:53:08   1811s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=2089.4M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.110  |  2.179  |  5.661  |  0.110  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.700%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:33, mem = 1531.9M, totSessionCpu=0:30:12 **
[12/21 17:53:08   1811s]   DRV Snapshot: (REF)
[12/21 17:53:08   1811s]          Tran DRV: 0 (0)
[12/21 17:53:08   1811s]           Cap DRV: 0 (0)
[12/21 17:53:08   1811s]        Fanout DRV: 0 (17)
[12/21 17:53:08   1811s]            Glitch: 0 (0)
[12/21 17:53:08   1811s] *** Timing Is met
[12/21 17:53:08   1811s] *** Check timing (0:00:00.0)
[12/21 17:53:08   1811s] *** Setup timing is met (target slack 0ns)
[12/21 17:53:08   1811s]   Timing Snapshot: (REF)
[12/21 17:53:08   1811s]      Weighted WNS: 0.000
[12/21 17:53:08   1811s]       All  PG WNS: 0.000
[12/21 17:53:08   1811s]       High PG WNS: 0.000
[12/21 17:53:08   1811s]       All  PG TNS: 0.000
[12/21 17:53:08   1811s]       High PG TNS: 0.000
[12/21 17:53:08   1811s]    Category Slack: { [L, 0.110] [H, 2.179] }
[12/21 17:53:08   1811s] 
[12/21 17:53:08   1811s] Running postRoute recovery in preEcoRoute mode
[12/21 17:53:08   1811s] **optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1532.0M, totSessionCpu=0:30:12 **
[12/21 17:53:08   1811s]   DRV Snapshot: (TGT)
[12/21 17:53:08   1811s]          Tran DRV: 0 (0)
[12/21 17:53:08   1811s]           Cap DRV: 0 (0)
[12/21 17:53:08   1811s]        Fanout DRV: 0 (17)
[12/21 17:53:08   1811s]            Glitch: 0 (0)
[12/21 17:53:08   1811s] Checking DRV degradation...
[12/21 17:53:08   1811s] 
[12/21 17:53:08   1811s] Recovery Manager:
[12/21 17:53:08   1811s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/21 17:53:08   1811s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/21 17:53:08   1811s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/21 17:53:08   1811s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/21 17:53:08   1811s] 
[12/21 17:53:08   1811s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/21 17:53:08   1811s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2079.89M, totSessionCpu=0:30:12).
[12/21 17:53:08   1811s] **optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1532.0M, totSessionCpu=0:30:12 **
[12/21 17:53:08   1811s] 
[12/21 17:53:08   1812s]   DRV Snapshot: (REF)
[12/21 17:53:08   1812s]          Tran DRV: 0 (0)
[12/21 17:53:08   1812s]           Cap DRV: 0 (0)
[12/21 17:53:08   1812s]        Fanout DRV: 0 (17)
[12/21 17:53:08   1812s]            Glitch: 0 (0)
[12/21 17:53:08   1812s] Skipping post route harden opt
[12/21 17:53:08   1812s] ### Creating LA Mngr. totSessionCpu=0:30:12 mem=2079.9M
[12/21 17:53:08   1812s] ### Creating LA Mngr, finished. totSessionCpu=0:30:12 mem=2079.9M
[12/21 17:53:08   1812s] Default Rule : ""
[12/21 17:53:08   1812s] Non Default Rules :
[12/21 17:53:08   1812s] Worst Slack : 2.179 ns
[12/21 17:53:08   1812s] 
[12/21 17:53:08   1812s] Start Layer Assignment ...
[12/21 17:53:08   1812s] WNS(2.179ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[12/21 17:53:08   1812s] 
[12/21 17:53:08   1812s] Select 0 cadidates out of 6133.
[12/21 17:53:08   1812s] No critical nets selected. Skipped !
[12/21 17:53:08   1812s] GigaOpt: setting up router preferences
[12/21 17:53:08   1812s] GigaOpt: 0 nets assigned router directives
[12/21 17:53:08   1812s] 
[12/21 17:53:08   1812s] Start Assign Priority Nets ...
[12/21 17:53:08   1812s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/21 17:53:08   1812s] Existing Priority Nets 0 (0.0%)
[12/21 17:53:08   1812s] Assigned Priority Nets 0 (0.0%)
[12/21 17:53:08   1812s] ### Creating LA Mngr. totSessionCpu=0:30:12 mem=2079.9M
[12/21 17:53:08   1812s] ### Creating LA Mngr, finished. totSessionCpu=0:30:12 mem=2079.9M
[12/21 17:53:09   1812s] Default Rule : ""
[12/21 17:53:09   1812s] Non Default Rules :
[12/21 17:53:09   1812s] Worst Slack : 0.110 ns
[12/21 17:53:09   1812s] 
[12/21 17:53:09   1812s] Start Layer Assignment ...
[12/21 17:53:09   1812s] WNS(0.110ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[12/21 17:53:09   1812s] 
[12/21 17:53:09   1812s] Select 0 cadidates out of 6133.
[12/21 17:53:09   1812s] No critical nets selected. Skipped !
[12/21 17:53:09   1812s] GigaOpt: setting up router preferences
[12/21 17:53:09   1812s] GigaOpt: 3 nets assigned router directives
[12/21 17:53:09   1812s] 
[12/21 17:53:09   1812s] Start Assign Priority Nets ...
[12/21 17:53:09   1812s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/21 17:53:09   1812s] Existing Priority Nets 0 (0.0%)
[12/21 17:53:09   1812s] Total Assign Priority Nets 4 (0.1%)
[12/21 17:53:09   1812s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2150.2M
[12/21 17:53:09   1812s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2150.2M
[12/21 17:53:09   1812s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.110  |  2.179  |  5.661  |  0.110  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.700%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 1463.5M, totSessionCpu=0:30:13 **
[12/21 17:53:09   1812s] Running refinePlace -preserveRouting true -hardFence false
[12/21 17:53:09   1812s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2021.2M
[12/21 17:53:09   1812s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2021.2M
[12/21 17:53:09   1812s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2021.2M
[12/21 17:53:09   1812s] #spOpts: N=130 
[12/21 17:53:09   1812s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2021.2M
[12/21 17:53:09   1812s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.021, MEM:2021.2M
[12/21 17:53:09   1812s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2021.2MB).
[12/21 17:53:09   1812s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.037, MEM:2021.2M
[12/21 17:53:09   1812s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.037, MEM:2021.2M
[12/21 17:53:09   1812s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.80427.19
[12/21 17:53:09   1812s] OPERPROF:   Starting RefinePlace at level 2, MEM:2021.2M
[12/21 17:53:09   1812s] *** Starting refinePlace (0:30:13 mem=2021.2M) ***
[12/21 17:53:09   1812s] Total net bbox length = 1.778e+05 (8.380e+04 9.404e+04) (ext = 5.265e+03)
[12/21 17:53:09   1812s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/21 17:53:09   1812s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2021.2M
[12/21 17:53:09   1812s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2021.2M
[12/21 17:53:09   1812s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2021.2M
[12/21 17:53:09   1812s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.001, MEM:2021.2M
[12/21 17:53:09   1812s] Total net bbox length = 1.778e+05 (8.380e+04 9.404e+04) (ext = 5.265e+03)
[12/21 17:53:09   1812s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2021.2MB
[12/21 17:53:09   1812s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2021.2MB) @(0:30:13 - 0:30:13).
[12/21 17:53:09   1812s] *** Finished refinePlace (0:30:13 mem=2021.2M) ***
[12/21 17:53:09   1812s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.80427.19
[12/21 17:53:09   1812s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.025, MEM:2021.2M
[12/21 17:53:09   1812s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.080, REAL:0.085, MEM:2021.2M
[12/21 17:53:09   1812s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco true                        # bool, default=false, user setting
[12/21 17:53:09   1812s] -routeSelectedNetOnly false               # bool, default=false
[12/21 17:53:09   1812s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/21 17:53:09   1812s] -routeWithTimingDriven false              # bool, default=false
[12/21 17:53:09   1812s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/21 17:53:09   1812s] -routeWithSiDriven false                  # bool, default=false, user setting
[12/21 17:53:09   1812s] Existing Dirty Nets : 1
[12/21 17:53:09   1812s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/21 17:53:09   1812s] Reset Dirty Nets : 1
[12/21 17:53:09   1812s] 
[12/21 17:53:09   1812s] globalDetailRoute
[12/21 17:53:09   1812s] 
[12/21 17:53:09   1812s] ### Time Record (globalDetailRoute) is installed.
[12/21 17:53:09   1812s] #Start globalDetailRoute on Tue Dec 21 17:53:09 2021
[12/21 17:53:09   1812s] #
[12/21 17:53:09   1812s] ### Time Record (Pre Callback) is installed.
[12/21 17:53:09   1812s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d' for reading (mem: 2021.203M)
[12/21 17:53:09   1812s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d': 0 access done (mem: 2021.203M)
[12/21 17:53:09   1812s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d': 6116 access done (mem: 2021.203M)
[12/21 17:53:09   1812s] ### Time Record (Pre Callback) is uninstalled.
[12/21 17:53:09   1812s] ### Time Record (DB Import) is installed.
[12/21 17:53:09   1812s] ### Time Record (Timing Data Generation) is installed.
[12/21 17:53:09   1812s] ### Time Record (Timing Data Generation) is uninstalled.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/CLK of net CLK because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/HALT of net HALT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/RESET_ of net RESET_ because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DoDCT of net DoDCT because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[11] of net X[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[10] of net X[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[9] of net X[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[8] of net X[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[7] of net X[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[6] of net X[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[5] of net X[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[4] of net X[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[3] of net X[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[2] of net X[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[1] of net X[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/X[0] of net X[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[11] of net Z[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[10] of net Z[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[9] of net Z[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Z[8] of net Z[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/21 17:53:09   1812s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/21 17:53:09   1812s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:53:09   1812s] ### Net info: total nets: 6133
[12/21 17:53:09   1812s] ### Net info: dirty nets: 0
[12/21 17:53:09   1812s] ### Net info: marked as disconnected nets: 0
[12/21 17:53:09   1813s] #WARNING (NRDB-665) NET CLK has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1058.82000 1058.62000 ).
[12/21 17:53:09   1813s] #num needed restored net=0
[12/21 17:53:09   1813s] #need_extraction net=0 (total=6133)
[12/21 17:53:09   1813s] ### Net info: fully routed nets: 6085
[12/21 17:53:09   1813s] ### Net info: trivial (< 2 pins) nets: 48
[12/21 17:53:09   1813s] ### Net info: unrouted nets: 0
[12/21 17:53:09   1813s] ### Net info: re-extraction nets: 0
[12/21 17:53:09   1813s] ### Net info: ignored nets: 0
[12/21 17:53:09   1813s] ### Net info: skip routing nets: 0
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN DoDCT in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN HALT in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN Mode in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN RESET_ in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN SCAN_EN in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN SCAN_IN in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN SCAN_OUT in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[0] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[10] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[11] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[1] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[2] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[3] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[4] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[5] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[6] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[7] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[8] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (NRDB-733) PIN X[9] in CELL_VIEW CHIP does not have physical port.
[12/21 17:53:09   1813s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/21 17:53:09   1813s] #To increase the message display limit, refer to the product command reference manual.
[12/21 17:53:09   1813s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[12/21 17:53:09   1813s] #Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[12/21 17:53:09   1813s] #(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/21 17:53:09   1813s] ### import design signature (370): route=1289261076 flt_obj=0 vio=651162976 swire=282492057 shield_wire=1 net_attr=1716233456 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 17:53:09   1813s] ### Time Record (DB Import) is uninstalled.
[12/21 17:53:09   1813s] #NanoRoute Version 20.10-p004_1 NR200413-0234/20_10-UB
[12/21 17:53:09   1813s] #RTESIG:78da85d14b4b0331100060cffe8a21ed61055b27cf4d8f157a5da5d45e4ba46929ac8924
[12/21 17:53:09   1813s] #       d983ffde41afae137208ccc7641e8be571b707a1702d71f589684e1286bda287d42b54da
[12/21 17:53:09   1813s] #       3c293c51e8ed59dc2f962faf07a73c8830b52ca06bb1a450be1e61aab1408dadddd2f5e1
[12/21 17:53:09   1813s] #       d779abe012c61aa17bcf79fcd348ad2568bba6efe8407719736833d25a6865fa3f5b8ffc
[12/21 17:53:09   1813s] #       9746691e598920b6c361370c5beab3b642c119bad1206a0be91cca996c4cd3c79c342052
[12/21 17:53:09   1813s] #       4e91513ddba8738a353d4ade38e40dd5237e06c60cc2d3cce876b7d4e235961964f8357a
[12/21 17:53:09   1813s] #       6bf80d79ebf8441b0962b6eabb6f8b4be5a6
[12/21 17:53:09   1813s] #
[12/21 17:53:09   1813s] #Skip comparing routing design signature in db-snapshot flow
[12/21 17:53:09   1813s] ### Time Record (Data Preparation) is installed.
[12/21 17:53:09   1813s] #RTESIG:78da8d914f6b023110c57beea718a2872da89dfcdd78b4e0755bc47a9514a3086b5292ec
[12/21 17:53:09   1813s] #       a1dfbec15e9b4e430e81f9f1e6bdbcd9fcb0dd0113b8e2b8fc4454470ec34ed407974b14
[12/21 17:53:09   1813s] #       523d0b3cd6d1fb0b7b9ccd5fdff64658606e2a9141577c0a2e7d2d60ca3e41f6a55cc3e5
[12/21 17:53:09   1813s] #       e987b35ac0d98dd943f711e3f82bc3a5e420f5aaaeab07baf3185d69905a4349d3df6a3d
[12/21 17:53:09   1813s] #       d22b959034a43902db0cfbed306c6ace5c521d36d0b504968b0b27974e95f561bab54805
[12/21 17:53:09   1813s] #       2cc4e009aa2783de3bb88720cc192348b11e39cd18a4996afc5fa66cfddc7abb6b28fee2
[12/21 17:53:09   1813s] #       53035274df562bba4aab0d2db4e6c09aae1fbe016b81f25b
[12/21 17:53:09   1813s] #
[12/21 17:53:09   1813s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:53:09   1813s] ### Time Record (Data Preparation) is installed.
[12/21 17:53:09   1813s] #Start routing data preparation on Tue Dec 21 17:53:09 2021
[12/21 17:53:09   1813s] #
[12/21 17:53:09   1813s] #Minimum voltage of a net in the design = 0.000.
[12/21 17:53:09   1813s] #Maximum voltage of a net in the design = 1.320.
[12/21 17:53:09   1813s] #Voltage range [0.000 - 1.320] has 6131 nets.
[12/21 17:53:09   1813s] #Voltage range [1.080 - 1.320] has 1 net.
[12/21 17:53:09   1813s] #Voltage range [0.000 - 0.000] has 1 net.
[12/21 17:53:09   1813s] ### Time Record (Cell Pin Access) is installed.
[12/21 17:53:09   1813s] ### Time Record (Cell Pin Access) is uninstalled.
[12/21 17:53:09   1813s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[12/21 17:53:09   1813s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:53:09   1813s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:53:09   1813s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:53:09   1813s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:53:09   1813s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[12/21 17:53:09   1813s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[12/21 17:53:09   1813s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[12/21 17:53:09   1813s] #Monitoring time of adding inner blkg by smac
[12/21 17:53:09   1813s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1457.71 (MB), peak = 1543.75 (MB)
[12/21 17:53:10   1813s] #Regenerating Ggrids automatically.
[12/21 17:53:10   1813s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[12/21 17:53:10   1813s] #Using automatically generated G-grids.
[12/21 17:53:10   1813s] #Done routing data preparation.
[12/21 17:53:10   1813s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1457.71 (MB), peak = 1543.75 (MB)
[12/21 17:53:10   1813s] #Found 0 nets for post-route si or timing fixing.
[12/21 17:53:10   1813s] #
[12/21 17:53:10   1813s] #Finished routing data preparation on Tue Dec 21 17:53:10 2021
[12/21 17:53:10   1813s] #
[12/21 17:53:10   1813s] #Cpu time = 00:00:00
[12/21 17:53:10   1813s] #Elapsed time = 00:00:00
[12/21 17:53:10   1813s] #Increased memory = 3.77 (MB)
[12/21 17:53:10   1813s] #Total memory = 1457.71 (MB)
[12/21 17:53:10   1813s] #Peak memory = 1543.75 (MB)
[12/21 17:53:10   1813s] #
[12/21 17:53:10   1813s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:53:10   1813s] ### Time Record (Global Routing) is installed.
[12/21 17:53:10   1813s] #
[12/21 17:53:10   1813s] #Start global routing on Tue Dec 21 17:53:10 2021
[12/21 17:53:10   1813s] #
[12/21 17:53:10   1813s] #
[12/21 17:53:10   1813s] #Start global routing initialization on Tue Dec 21 17:53:10 2021
[12/21 17:53:10   1813s] #
[12/21 17:53:10   1813s] #WARNING (NRGR-22) Design is already detail routed.
[12/21 17:53:10   1813s] ### Time Record (Global Routing) is uninstalled.
[12/21 17:53:10   1813s] ### Time Record (Data Preparation) is installed.
[12/21 17:53:10   1813s] ### Time Record (Data Preparation) is uninstalled.
[12/21 17:53:10   1813s] ### track-assign external-init starts on Tue Dec 21 17:53:10 2021 with memory = 1457.71 (MB), peak = 1543.75 (MB)
[12/21 17:53:10   1813s] ### Time Record (Track Assignment) is installed.
[12/21 17:53:10   1813s] ### Time Record (Track Assignment) is uninstalled.
[12/21 17:53:10   1813s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:53:10   1813s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/21 17:53:10   1813s] #Cpu time = 00:00:00
[12/21 17:53:10   1813s] #Elapsed time = 00:00:00
[12/21 17:53:10   1813s] #Increased memory = 3.77 (MB)
[12/21 17:53:10   1813s] #Total memory = 1457.71 (MB)
[12/21 17:53:10   1813s] #Peak memory = 1543.75 (MB)
[12/21 17:53:10   1813s] ### Time Record (Detail Routing) is installed.
[12/21 17:53:10   1813s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:53:10   1813s] #
[12/21 17:53:10   1813s] #Start Detail Routing..
[12/21 17:53:10   1813s] #start initial detail routing ...
[12/21 17:53:10   1813s] ### Design has 0 dirty nets
[12/21 17:53:10   1813s] #   number of violations = 2
[12/21 17:53:10   1813s] #
[12/21 17:53:10   1813s] #    By Layer and Type :
[12/21 17:53:10   1813s] #	         CShort   Totals
[12/21 17:53:10   1813s] #	METAL1        0        0
[12/21 17:53:10   1813s] #	METAL2        0        0
[12/21 17:53:10   1813s] #	METAL3        2        2
[12/21 17:53:10   1813s] #	Totals        2        2
[12/21 17:53:10   1814s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.57 (MB), peak = 1543.75 (MB)
[12/21 17:53:10   1814s] #start 1st optimization iteration ...
[12/21 17:53:10   1814s] #   number of violations = 1
[12/21 17:53:10   1814s] #
[12/21 17:53:10   1814s] #    By Layer and Type :
[12/21 17:53:10   1814s] #	         CShort   Totals
[12/21 17:53:10   1814s] #	METAL1        0        0
[12/21 17:53:10   1814s] #	METAL2        0        0
[12/21 17:53:10   1814s] #	METAL3        1        1
[12/21 17:53:10   1814s] #	Totals        1        1
[12/21 17:53:10   1814s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.33 (MB), peak = 1543.75 (MB)
[12/21 17:53:10   1814s] #start 2nd optimization iteration ...
[12/21 17:53:10   1814s] #   number of violations = 1
[12/21 17:53:10   1814s] #
[12/21 17:53:10   1814s] #    By Layer and Type :
[12/21 17:53:10   1814s] #	         CShort   Totals
[12/21 17:53:10   1814s] #	METAL1        0        0
[12/21 17:53:10   1814s] #	METAL2        0        0
[12/21 17:53:10   1814s] #	METAL3        1        1
[12/21 17:53:10   1814s] #	Totals        1        1
[12/21 17:53:10   1814s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.33 (MB), peak = 1543.75 (MB)
[12/21 17:53:10   1814s] #start 3rd optimization iteration ...
[12/21 17:53:10   1814s] #   number of violations = 1
[12/21 17:53:10   1814s] #
[12/21 17:53:10   1814s] #    By Layer and Type :
[12/21 17:53:10   1814s] #	         CShort   Totals
[12/21 17:53:10   1814s] #	METAL1        0        0
[12/21 17:53:10   1814s] #	METAL2        0        0
[12/21 17:53:10   1814s] #	METAL3        1        1
[12/21 17:53:10   1814s] #	Totals        1        1
[12/21 17:53:10   1814s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1461.35 (MB), peak = 1543.75 (MB)
[12/21 17:53:10   1814s] #start 4th optimization iteration ...
[12/21 17:53:11   1814s] #   number of violations = 1
[12/21 17:53:11   1814s] #
[12/21 17:53:11   1814s] #    By Layer and Type :
[12/21 17:53:11   1814s] #	         CShort   Totals
[12/21 17:53:11   1814s] #	METAL1        0        0
[12/21 17:53:11   1814s] #	METAL2        0        0
[12/21 17:53:11   1814s] #	METAL3        1        1
[12/21 17:53:11   1814s] #	Totals        1        1
[12/21 17:53:11   1814s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1462.86 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1814s] #start 5th optimization iteration ...
[12/21 17:53:11   1814s] #   number of violations = 1
[12/21 17:53:11   1814s] #
[12/21 17:53:11   1814s] #    By Layer and Type :
[12/21 17:53:11   1814s] #	         CShort   Totals
[12/21 17:53:11   1814s] #	METAL1        0        0
[12/21 17:53:11   1814s] #	METAL2        0        0
[12/21 17:53:11   1814s] #	METAL3        1        1
[12/21 17:53:11   1814s] #	Totals        1        1
[12/21 17:53:11   1814s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.48 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1814s] #start 6th optimization iteration ...
[12/21 17:53:11   1814s] #   number of violations = 1
[12/21 17:53:11   1814s] #
[12/21 17:53:11   1814s] #    By Layer and Type :
[12/21 17:53:11   1814s] #	         CShort   Totals
[12/21 17:53:11   1814s] #	METAL1        0        0
[12/21 17:53:11   1814s] #	METAL2        0        0
[12/21 17:53:11   1814s] #	METAL3        1        1
[12/21 17:53:11   1814s] #	Totals        1        1
[12/21 17:53:11   1814s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.72 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1814s] #start 7th optimization iteration ...
[12/21 17:53:11   1814s] #   number of violations = 1
[12/21 17:53:11   1814s] #
[12/21 17:53:11   1814s] #    By Layer and Type :
[12/21 17:53:11   1814s] #	         CShort   Totals
[12/21 17:53:11   1814s] #	METAL1        0        0
[12/21 17:53:11   1814s] #	METAL2        0        0
[12/21 17:53:11   1814s] #	METAL3        1        1
[12/21 17:53:11   1814s] #	Totals        1        1
[12/21 17:53:11   1814s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.72 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1814s] #start 8th optimization iteration ...
[12/21 17:53:11   1814s] #   number of violations = 1
[12/21 17:53:11   1814s] #
[12/21 17:53:11   1814s] #    By Layer and Type :
[12/21 17:53:11   1814s] #	         CShort   Totals
[12/21 17:53:11   1814s] #	METAL1        0        0
[12/21 17:53:11   1814s] #	METAL2        0        0
[12/21 17:53:11   1814s] #	METAL3        1        1
[12/21 17:53:11   1814s] #	Totals        1        1
[12/21 17:53:11   1814s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.72 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1814s] #start 9th optimization iteration ...
[12/21 17:53:11   1814s] #   number of violations = 1
[12/21 17:53:11   1814s] #
[12/21 17:53:11   1814s] #    By Layer and Type :
[12/21 17:53:11   1814s] #	         CShort   Totals
[12/21 17:53:11   1814s] #	METAL1        0        0
[12/21 17:53:11   1814s] #	METAL2        0        0
[12/21 17:53:11   1814s] #	METAL3        1        1
[12/21 17:53:11   1814s] #	Totals        1        1
[12/21 17:53:11   1814s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.72 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1814s] #start 10th optimization iteration ...
[12/21 17:53:11   1815s] #   number of violations = 1
[12/21 17:53:11   1815s] #
[12/21 17:53:11   1815s] #    By Layer and Type :
[12/21 17:53:11   1815s] #	         CShort   Totals
[12/21 17:53:11   1815s] #	METAL1        0        0
[12/21 17:53:11   1815s] #	METAL2        0        0
[12/21 17:53:11   1815s] #	METAL3        1        1
[12/21 17:53:11   1815s] #	Totals        1        1
[12/21 17:53:11   1815s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.72 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1815s] #start 11th optimization iteration ...
[12/21 17:53:11   1815s] #   number of violations = 1
[12/21 17:53:11   1815s] #
[12/21 17:53:11   1815s] #    By Layer and Type :
[12/21 17:53:11   1815s] #	         CShort   Totals
[12/21 17:53:11   1815s] #	METAL1        0        0
[12/21 17:53:11   1815s] #	METAL2        0        0
[12/21 17:53:11   1815s] #	METAL3        1        1
[12/21 17:53:11   1815s] #	Totals        1        1
[12/21 17:53:11   1815s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.72 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1815s] #start 12th optimization iteration ...
[12/21 17:53:11   1815s] #   number of violations = 1
[12/21 17:53:11   1815s] #
[12/21 17:53:11   1815s] #    By Layer and Type :
[12/21 17:53:11   1815s] #	         CShort   Totals
[12/21 17:53:11   1815s] #	METAL1        0        0
[12/21 17:53:11   1815s] #	METAL2        0        0
[12/21 17:53:11   1815s] #	METAL3        1        1
[12/21 17:53:11   1815s] #	Totals        1        1
[12/21 17:53:11   1815s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.72 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1815s] #start 13th optimization iteration ...
[12/21 17:53:11   1815s] #   number of violations = 1
[12/21 17:53:11   1815s] #
[12/21 17:53:11   1815s] #    By Layer and Type :
[12/21 17:53:11   1815s] #	         CShort   Totals
[12/21 17:53:11   1815s] #	METAL1        0        0
[12/21 17:53:11   1815s] #	METAL2        0        0
[12/21 17:53:11   1815s] #	METAL3        1        1
[12/21 17:53:11   1815s] #	Totals        1        1
[12/21 17:53:11   1815s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.73 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1815s] #start 14th optimization iteration ...
[12/21 17:53:11   1815s] #   number of violations = 1
[12/21 17:53:11   1815s] #
[12/21 17:53:11   1815s] #    By Layer and Type :
[12/21 17:53:11   1815s] #	         CShort   Totals
[12/21 17:53:11   1815s] #	METAL1        0        0
[12/21 17:53:11   1815s] #	METAL2        0        0
[12/21 17:53:11   1815s] #	METAL3        1        1
[12/21 17:53:11   1815s] #	Totals        1        1
[12/21 17:53:11   1815s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.73 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1815s] #start 15th optimization iteration ...
[12/21 17:53:11   1815s] #   number of violations = 1
[12/21 17:53:11   1815s] #
[12/21 17:53:11   1815s] #    By Layer and Type :
[12/21 17:53:11   1815s] #	         CShort   Totals
[12/21 17:53:11   1815s] #	METAL1        0        0
[12/21 17:53:11   1815s] #	METAL2        0        0
[12/21 17:53:11   1815s] #	METAL3        1        1
[12/21 17:53:11   1815s] #	Totals        1        1
[12/21 17:53:11   1815s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.73 (MB), peak = 1543.75 (MB)
[12/21 17:53:11   1815s] #start 16th optimization iteration ...
[12/21 17:53:12   1815s] #   number of violations = 1
[12/21 17:53:12   1815s] #
[12/21 17:53:12   1815s] #    By Layer and Type :
[12/21 17:53:12   1815s] #	         CShort   Totals
[12/21 17:53:12   1815s] #	METAL1        0        0
[12/21 17:53:12   1815s] #	METAL2        0        0
[12/21 17:53:12   1815s] #	METAL3        1        1
[12/21 17:53:12   1815s] #	Totals        1        1
[12/21 17:53:12   1815s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.73 (MB), peak = 1543.75 (MB)
[12/21 17:53:12   1815s] #Complete Detail Routing.
[12/21 17:53:12   1815s] #Total number of nets with non-default rule or having extra spacing = 27
[12/21 17:53:12   1815s] #Total wire length = 215832 um.
[12/21 17:53:12   1815s] #Total half perimeter of net bounding box = 188660 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL1 = 9234 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL2 = 74970 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL3 = 80873 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL4 = 39556 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL5 = 10363 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:53:12   1815s] #Total number of vias = 40163
[12/21 17:53:12   1815s] #Up-Via Summary (total 40163):
[12/21 17:53:12   1815s] #           
[12/21 17:53:12   1815s] #-----------------------
[12/21 17:53:12   1815s] # METAL1          21111
[12/21 17:53:12   1815s] # METAL2          15395
[12/21 17:53:12   1815s] # METAL3           3269
[12/21 17:53:12   1815s] # METAL4            344
[12/21 17:53:12   1815s] # METAL5             44
[12/21 17:53:12   1815s] #-----------------------
[12/21 17:53:12   1815s] #                 40163 
[12/21 17:53:12   1815s] #
[12/21 17:53:12   1815s] #Total number of DRC violations = 1
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:53:12   1815s] ### Time Record (Detail Routing) is uninstalled.
[12/21 17:53:12   1815s] #Cpu time = 00:00:02
[12/21 17:53:12   1815s] #Elapsed time = 00:00:02
[12/21 17:53:12   1815s] #Increased memory = 4.28 (MB)
[12/21 17:53:12   1815s] #Total memory = 1461.99 (MB)
[12/21 17:53:12   1815s] #Peak memory = 1543.75 (MB)
[12/21 17:53:12   1815s] ### Time Record (Antenna Fixing) is installed.
[12/21 17:53:12   1815s] #
[12/21 17:53:12   1815s] #start routing for process antenna violation fix ...
[12/21 17:53:12   1815s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:53:12   1815s] #
[12/21 17:53:12   1815s] #    By Layer and Type :
[12/21 17:53:12   1815s] #	         CShort   Totals
[12/21 17:53:12   1815s] #	METAL1        0        0
[12/21 17:53:12   1815s] #	METAL2        0        0
[12/21 17:53:12   1815s] #	METAL3        1        1
[12/21 17:53:12   1815s] #	Totals        1        1
[12/21 17:53:12   1815s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1463.73 (MB), peak = 1543.75 (MB)
[12/21 17:53:12   1815s] #
[12/21 17:53:12   1815s] #Total number of nets with non-default rule or having extra spacing = 27
[12/21 17:53:12   1815s] #Total wire length = 215832 um.
[12/21 17:53:12   1815s] #Total half perimeter of net bounding box = 188660 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL1 = 9234 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL2 = 74970 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL3 = 80873 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL4 = 39556 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL5 = 10363 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:53:12   1815s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:53:12   1815s] #Total number of vias = 40163
[12/21 17:53:12   1815s] #Up-Via Summary (total 40163):
[12/21 17:53:12   1815s] #           
[12/21 17:53:12   1815s] #-----------------------
[12/21 17:53:12   1815s] # METAL1          21111
[12/21 17:53:12   1815s] # METAL2          15395
[12/21 17:53:12   1815s] # METAL3           3269
[12/21 17:53:12   1815s] # METAL4            344
[12/21 17:53:12   1815s] # METAL5             44
[12/21 17:53:12   1815s] #-----------------------
[12/21 17:53:12   1815s] #                 40163 
[12/21 17:53:12   1815s] #
[12/21 17:53:12   1815s] #Total number of DRC violations = 1
[12/21 17:53:12   1815s] #Total number of process antenna violations = 0
[12/21 17:53:12   1815s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:53:12   1815s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:53:12   1815s] #
[12/21 17:53:12   1816s] #
[12/21 17:53:12   1816s] #Total number of nets with non-default rule or having extra spacing = 27
[12/21 17:53:12   1816s] #Total wire length = 215832 um.
[12/21 17:53:12   1816s] #Total half perimeter of net bounding box = 188660 um.
[12/21 17:53:12   1816s] #Total wire length on LAYER METAL1 = 9234 um.
[12/21 17:53:12   1816s] #Total wire length on LAYER METAL2 = 74970 um.
[12/21 17:53:12   1816s] #Total wire length on LAYER METAL3 = 80873 um.
[12/21 17:53:12   1816s] #Total wire length on LAYER METAL4 = 39556 um.
[12/21 17:53:12   1816s] #Total wire length on LAYER METAL5 = 10363 um.
[12/21 17:53:12   1816s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:53:12   1816s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:53:12   1816s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:53:12   1816s] #Total number of vias = 40163
[12/21 17:53:12   1816s] #Up-Via Summary (total 40163):
[12/21 17:53:12   1816s] #           
[12/21 17:53:12   1816s] #-----------------------
[12/21 17:53:12   1816s] # METAL1          21111
[12/21 17:53:12   1816s] # METAL2          15395
[12/21 17:53:12   1816s] # METAL3           3269
[12/21 17:53:12   1816s] # METAL4            344
[12/21 17:53:12   1816s] # METAL5             44
[12/21 17:53:12   1816s] #-----------------------
[12/21 17:53:12   1816s] #                 40163 
[12/21 17:53:12   1816s] #
[12/21 17:53:12   1816s] #Total number of DRC violations = 1
[12/21 17:53:12   1816s] #Total number of process antenna violations = 0
[12/21 17:53:12   1816s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:53:12   1816s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:53:12   1816s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:53:12   1816s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:53:12   1816s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:53:12   1816s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:53:12   1816s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:53:12   1816s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:53:12   1816s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:53:12   1816s] #
[12/21 17:53:12   1816s] ### Time Record (Antenna Fixing) is uninstalled.
[12/21 17:53:13   1816s] ### Time Record (Post Route Wire Spreading) is installed.
[12/21 17:53:13   1816s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[12/21 17:53:13   1816s] #
[12/21 17:53:13   1816s] #Start Post Route wire spreading..
[12/21 17:53:13   1816s] #
[12/21 17:53:13   1816s] #Start data preparation for wire spreading...
[12/21 17:53:13   1816s] #
[12/21 17:53:13   1816s] #Data preparation is done on Tue Dec 21 17:53:13 2021
[12/21 17:53:13   1816s] #
[12/21 17:53:13   1816s] ### track-assign engine-init starts on Tue Dec 21 17:53:13 2021 with memory = 1464.15 (MB), peak = 1543.75 (MB)
[12/21 17:53:13   1817s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[12/21 17:53:13   1817s] #
[12/21 17:53:13   1817s] #Start Post Route Wire Spread.
[12/21 17:53:14   1817s] #Done with 263 horizontal wires in 11 hboxes and 92 vertical wires in 11 hboxes.
[12/21 17:53:14   1817s] #Complete Post Route Wire Spread.
[12/21 17:53:14   1817s] #
[12/21 17:53:14   1817s] #Total number of nets with non-default rule or having extra spacing = 27
[12/21 17:53:14   1817s] #Total wire length = 215853 um.
[12/21 17:53:14   1817s] #Total half perimeter of net bounding box = 188660 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL1 = 9234 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL2 = 74973 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL3 = 80882 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL4 = 39565 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL5 = 10363 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:53:14   1817s] #Total number of vias = 40163
[12/21 17:53:14   1817s] #Up-Via Summary (total 40163):
[12/21 17:53:14   1817s] #           
[12/21 17:53:14   1817s] #-----------------------
[12/21 17:53:14   1817s] # METAL1          21111
[12/21 17:53:14   1817s] # METAL2          15395
[12/21 17:53:14   1817s] # METAL3           3269
[12/21 17:53:14   1817s] # METAL4            344
[12/21 17:53:14   1817s] # METAL5             44
[12/21 17:53:14   1817s] #-----------------------
[12/21 17:53:14   1817s] #                 40163 
[12/21 17:53:14   1817s] #
[12/21 17:53:14   1817s] #   number of violations = 1
[12/21 17:53:14   1817s] #
[12/21 17:53:14   1817s] #    By Layer and Type :
[12/21 17:53:14   1817s] #	         CShort   Totals
[12/21 17:53:14   1817s] #	METAL1        0        0
[12/21 17:53:14   1817s] #	METAL2        0        0
[12/21 17:53:14   1817s] #	METAL3        1        1
[12/21 17:53:14   1817s] #	Totals        1        1
[12/21 17:53:14   1817s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1463.74 (MB), peak = 1543.75 (MB)
[12/21 17:53:14   1817s] #CELL_VIEW CHIP,init has 1 DRC violations
[12/21 17:53:14   1817s] #Total number of DRC violations = 1
[12/21 17:53:14   1817s] #Total number of process antenna violations = 0
[12/21 17:53:14   1817s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/21 17:53:14   1817s] #Total number of violations on LAYER METAL1 = 0
[12/21 17:53:14   1817s] #Total number of violations on LAYER METAL2 = 0
[12/21 17:53:14   1817s] #Total number of violations on LAYER METAL3 = 1
[12/21 17:53:14   1817s] #Total number of violations on LAYER METAL4 = 0
[12/21 17:53:14   1817s] #Total number of violations on LAYER METAL5 = 0
[12/21 17:53:14   1817s] #Total number of violations on LAYER METAL6 = 0
[12/21 17:53:14   1817s] #Total number of violations on LAYER METAL7 = 0
[12/21 17:53:14   1817s] #Total number of violations on LAYER METAL8 = 0
[12/21 17:53:14   1817s] #Post Route wire spread is done.
[12/21 17:53:14   1817s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/21 17:53:14   1817s] #Total number of nets with non-default rule or having extra spacing = 27
[12/21 17:53:14   1817s] #Total wire length = 215853 um.
[12/21 17:53:14   1817s] #Total half perimeter of net bounding box = 188660 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL1 = 9234 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL2 = 74973 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL3 = 80882 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL4 = 39565 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL5 = 10363 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL6 = 836 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL7 = 0 um.
[12/21 17:53:14   1817s] #Total wire length on LAYER METAL8 = 0 um.
[12/21 17:53:14   1817s] #Total number of vias = 40163
[12/21 17:53:14   1817s] #Up-Via Summary (total 40163):
[12/21 17:53:14   1817s] #           
[12/21 17:53:14   1817s] #-----------------------
[12/21 17:53:14   1817s] # METAL1          21111
[12/21 17:53:14   1817s] # METAL2          15395
[12/21 17:53:14   1817s] # METAL3           3269
[12/21 17:53:14   1817s] # METAL4            344
[12/21 17:53:14   1817s] # METAL5             44
[12/21 17:53:14   1817s] #-----------------------
[12/21 17:53:14   1817s] #                 40163 
[12/21 17:53:14   1817s] #
[12/21 17:53:14   1817s] #detailRoute Statistics:
[12/21 17:53:14   1817s] #Cpu time = 00:00:04
[12/21 17:53:14   1817s] #Elapsed time = 00:00:04
[12/21 17:53:14   1817s] #Increased memory = 4.29 (MB)
[12/21 17:53:14   1817s] #Total memory = 1462.00 (MB)
[12/21 17:53:14   1817s] #Peak memory = 1543.75 (MB)
[12/21 17:53:14   1817s] #Skip updating routing design signature in db-snapshot flow
[12/21 17:53:14   1817s] ### global_detail_route design signature (418): route=1374441040 flt_obj=0 vio=443390978 shield_wire=1
[12/21 17:53:14   1817s] ### Time Record (DB Export) is installed.
[12/21 17:53:14   1817s] ### export design design signature (419): route=1374441040 flt_obj=0 vio=443390978 swire=282492057 shield_wire=1 net_attr=996902373 dirty_area=0, del_dirty_area=0 cell=1132137381 placement=1936019036 pin_access=1312830159
[12/21 17:53:14   1818s] ### Time Record (DB Export) is uninstalled.
[12/21 17:53:14   1818s] ### Time Record (Post Callback) is installed.
[12/21 17:53:14   1818s] ### Time Record (Post Callback) is uninstalled.
[12/21 17:53:14   1818s] #
[12/21 17:53:14   1818s] #globalDetailRoute statistics:
[12/21 17:53:14   1818s] #Cpu time = 00:00:05
[12/21 17:53:14   1818s] #Elapsed time = 00:00:05
[12/21 17:53:14   1818s] #Increased memory = -74.55 (MB)
[12/21 17:53:14   1818s] #Total memory = 1389.03 (MB)
[12/21 17:53:14   1818s] #Peak memory = 1543.75 (MB)
[12/21 17:53:14   1818s] #Number of warnings = 45
[12/21 17:53:14   1818s] #Total number of warnings = 591
[12/21 17:53:14   1818s] #Number of fails = 0
[12/21 17:53:14   1818s] #Total number of fails = 10
[12/21 17:53:14   1818s] #Complete globalDetailRoute on Tue Dec 21 17:53:14 2021
[12/21 17:53:14   1818s] #
[12/21 17:53:14   1818s] ### import design signature (420): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1312830159
[12/21 17:53:14   1818s] ### Time Record (globalDetailRoute) is uninstalled.
[12/21 17:53:14   1818s] ### 
[12/21 17:53:14   1818s] ###   Scalability Statistics
[12/21 17:53:14   1818s] ### 
[12/21 17:53:14   1818s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:53:14   1818s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/21 17:53:14   1818s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:53:14   1818s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/21 17:53:14   1818s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/21 17:53:14   1818s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/21 17:53:14   1818s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/21 17:53:14   1818s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/21 17:53:14   1818s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/21 17:53:14   1818s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/21 17:53:14   1818s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/21 17:53:14   1818s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/21 17:53:14   1818s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[12/21 17:53:14   1818s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[12/21 17:53:14   1818s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[12/21 17:53:14   1818s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[12/21 17:53:14   1818s] ### --------------------------------+----------------+----------------+----------------+
[12/21 17:53:14   1818s] ### 
[12/21 17:53:14   1818s] **optDesign ... cpu = 0:00:38, real = 0:00:39, mem = 1388.8M, totSessionCpu=0:30:18 **
[12/21 17:53:14   1818s] 
[12/21 17:53:14   1818s] =============================================================================================
[12/21 17:53:14   1818s]  Step TAT Report for EcoRoute #1
[12/21 17:53:14   1818s] =============================================================================================
[12/21 17:53:14   1818s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 17:53:14   1818s] ---------------------------------------------------------------------------------------------
[12/21 17:53:14   1818s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/21 17:53:14   1818s] [ DetailRoute            ]      1   0:00:01.9  (  36.2 % )     0:00:01.9 /  0:00:01.9    1.0
[12/21 17:53:14   1818s] [ MISC                   ]          0:00:03.4  (  63.8 % )     0:00:03.4 /  0:00:03.4    1.0
[12/21 17:53:14   1818s] ---------------------------------------------------------------------------------------------
[12/21 17:53:14   1818s]  EcoRoute #1 TOTAL                  0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.4    1.0
[12/21 17:53:14   1818s] ---------------------------------------------------------------------------------------------
[12/21 17:53:14   1818s] 
[12/21 17:53:14   1818s] -routeWithEco true                        # bool, default=false, user setting
[12/21 17:53:14   1818s] -routeSelectedNetOnly false               # bool, default=false
[12/21 17:53:14   1818s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/21 17:53:14   1818s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/21 17:53:14   1818s] New Signature Flow (restoreNanoRouteOptions) ....
[12/21 17:53:14   1818s] Deleting Lib Analyzer.
[12/21 17:53:14   1818s] Extraction called for design 'CHIP' of instances=11621 and nets=6133 using extraction engine 'postRoute' at effort level 'low' .
[12/21 17:53:14   1818s] PostRoute (effortLevel low) RC Extraction called for design CHIP.
[12/21 17:53:14   1818s] RC Extraction called in multi-corner(1) mode.
[12/21 17:53:14   1818s] Process corner(s) are loaded.
[12/21 17:53:14   1818s]  Corner: RC_corner
[12/21 17:53:14   1818s] extractDetailRC Option : -outfile /tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d -maxResLength 200  -extended
[12/21 17:53:14   1818s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/21 17:53:14   1818s]       RC Corner Indexes            0   
[12/21 17:53:14   1818s] Capacitance Scaling Factor   : 1.00000 
[12/21 17:53:14   1818s] Coupling Cap. Scaling Factor : 1.00000 
[12/21 17:53:14   1818s] Resistance Scaling Factor    : 1.00000 
[12/21 17:53:14   1818s] Clock Cap. Scaling Factor    : 1.00000 
[12/21 17:53:14   1818s] Clock Res. Scaling Factor    : 1.00000 
[12/21 17:53:14   1818s] Shrink Factor                : 1.00000
[12/21 17:53:14   1818s] LayerId::1 widthSet size::4
[12/21 17:53:14   1818s] LayerId::2 widthSet size::4
[12/21 17:53:14   1818s] LayerId::3 widthSet size::4
[12/21 17:53:14   1818s] LayerId::4 widthSet size::4
[12/21 17:53:14   1818s] LayerId::5 widthSet size::4
[12/21 17:53:14   1818s] LayerId::6 widthSet size::4
[12/21 17:53:14   1818s] LayerId::7 widthSet size::5
[12/21 17:53:14   1818s] LayerId::8 widthSet size::3
[12/21 17:53:14   1818s] Initializing multi-corner capacitance tables ... 
[12/21 17:53:14   1818s] Initializing multi-corner resistance tables ...
[12/21 17:53:14   1818s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.284015 ; uaWl: 1.000000 ; uaWlH: 0.221207 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:53:14   1818s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1966.9M)
[12/21 17:53:15   1818s] Creating parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d' for storing RC.
[12/21 17:53:15   1818s] Extracted 10.0026% (CPU Time= 0:00:00.2  MEM= 2043.4M)
[12/21 17:53:15   1818s] Extracted 20.002% (CPU Time= 0:00:00.3  MEM= 2043.4M)
[12/21 17:53:15   1818s] Extracted 30.0029% (CPU Time= 0:00:00.3  MEM= 2043.4M)
[12/21 17:53:15   1818s] Extracted 40.0023% (CPU Time= 0:00:00.3  MEM= 2043.4M)
[12/21 17:53:15   1818s] Extracted 50.0033% (CPU Time= 0:00:00.4  MEM= 2043.4M)
[12/21 17:53:15   1818s] Extracted 60.0026% (CPU Time= 0:00:00.5  MEM= 2043.4M)
[12/21 17:53:15   1818s] Extracted 70.002% (CPU Time= 0:00:00.5  MEM= 2043.4M)
[12/21 17:53:15   1818s] Extracted 80.0029% (CPU Time= 0:00:00.7  MEM= 2043.4M)
[12/21 17:53:15   1818s] Extracted 90.0023% (CPU Time= 0:00:00.7  MEM= 2043.4M)
[12/21 17:53:15   1819s] Extracted 100% (CPU Time= 0:00:00.8  MEM= 2043.4M)
[12/21 17:53:15   1819s] Number of Extracted Resistors     : 106733
[12/21 17:53:15   1819s] Number of Extracted Ground Cap.   : 107477
[12/21 17:53:15   1819s] Number of Extracted Coupling Cap. : 199900
[12/21 17:53:15   1819s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d' for reading (mem: 1996.078M)
[12/21 17:53:15   1819s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[12/21 17:53:15   1819s]  Corner: RC_corner
[12/21 17:53:15   1819s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1996.1M)
[12/21 17:53:15   1819s] Creating parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb_Filter.rcdb.d' for storing RC.
[12/21 17:53:16   1819s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d': 6116 access done (mem: 1996.078M)
[12/21 17:53:16   1819s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1996.078M)
[12/21 17:53:16   1819s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d' for reading (mem: 1996.078M)
[12/21 17:53:16   1819s] processing rcdb (/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d) for hinst (top) of cell (CHIP);
[12/21 17:53:17   1820s] Closing parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d': 0 access done (mem: 1996.078M)
[12/21 17:53:17   1820s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=1996.078M)
[12/21 17:53:17   1820s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:03.0  MEM: 1996.078M)
[12/21 17:53:17   1820s] **optDesign ... cpu = 0:00:40, real = 0:00:42, mem = 1386.0M, totSessionCpu=0:30:20 **
[12/21 17:53:17   1820s] Starting delay calculation for Setup views
[12/21 17:53:17   1820s] Starting SI iteration 1 using Infinite Timing Windows
[12/21 17:53:17   1820s] #################################################################################
[12/21 17:53:17   1820s] # Design Stage: PostRoute
[12/21 17:53:17   1820s] # Design Name: CHIP
[12/21 17:53:17   1820s] # Design Mode: 130nm
[12/21 17:53:17   1820s] # Analysis Mode: MMMC OCV 
[12/21 17:53:17   1820s] # Parasitics Mode: SPEF/RCDB
[12/21 17:53:17   1820s] # Signoff Settings: SI On 
[12/21 17:53:17   1820s] #################################################################################
[12/21 17:53:17   1820s] AAE_INFO: 1 threads acquired from CTE.
[12/21 17:53:17   1820s] Setting infinite Tws ...
[12/21 17:53:17   1820s] First Iteration Infinite Tw... 
[12/21 17:53:17   1820s] Calculate early delays in OCV mode...
[12/21 17:53:17   1820s] Calculate late delays in OCV mode...
[12/21 17:53:17   1820s] Topological Sorting (REAL = 0:00:00.0, MEM = 1976.4M, InitMEM = 1976.4M)
[12/21 17:53:17   1820s] Start delay calculation (fullDC) (1 T). (MEM=1976.38)
[12/21 17:53:17   1820s] LayerId::1 widthSet size::4
[12/21 17:53:17   1820s] LayerId::2 widthSet size::4
[12/21 17:53:17   1820s] LayerId::3 widthSet size::4
[12/21 17:53:17   1820s] LayerId::4 widthSet size::4
[12/21 17:53:17   1820s] LayerId::5 widthSet size::4
[12/21 17:53:17   1820s] LayerId::6 widthSet size::4
[12/21 17:53:17   1820s] LayerId::7 widthSet size::5
[12/21 17:53:17   1820s] LayerId::8 widthSet size::3
[12/21 17:53:17   1820s] Initializing multi-corner capacitance tables ... 
[12/21 17:53:17   1820s] Initializing multi-corner resistance tables ...
[12/21 17:53:17   1820s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.284015 ; uaWl: 1.000000 ; uaWlH: 0.221207 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.686400 ; newSi: 0.095200 ; pMod: 80 ; 
[12/21 17:53:17   1820s] End AAE Lib Interpolated Model. (MEM=1992.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:53:17   1820s] Opening parasitic data file '/tmp/innovus_temp_80427_cad29_d10013_KVgKNX/CHIP_80427_12nDAw.rcdb.d' for reading (mem: 1992.934M)
[12/21 17:53:17   1820s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1994.9M)
[12/21 17:53:20   1823s] Total number of fetched objects 6116
[12/21 17:53:20   1823s] AAE_INFO-618: Total number of nets in the design is 6133,  100.0 percent of the nets selected for SI analysis
[12/21 17:53:20   1823s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/21 17:53:20   1823s] End delay calculation. (MEM=2017.14 CPU=0:00:02.7 REAL=0:00:03.0)
[12/21 17:53:20   1823s] End delay calculation (fullDC). (MEM=2017.14 CPU=0:00:03.0 REAL=0:00:03.0)
[12/21 17:53:20   1823s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 2017.1M) ***
[12/21 17:53:20   1823s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2017.1M)
[12/21 17:53:20   1823s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/21 17:53:20   1824s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2017.1M)
[12/21 17:53:20   1824s] Starting SI iteration 2
[12/21 17:53:21   1824s] Calculate early delays in OCV mode...
[12/21 17:53:21   1824s] Calculate late delays in OCV mode...
[12/21 17:53:21   1824s] Start delay calculation (fullDC) (1 T). (MEM=1983.35)
[12/21 17:53:21   1824s] End AAE Lib Interpolated Model. (MEM=1983.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/21 17:53:21   1824s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0. 
[12/21 17:53:21   1824s] Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 6116. 
[12/21 17:53:21   1824s] Total number of fetched objects 6116
[12/21 17:53:21   1824s] AAE_INFO-618: Total number of nets in the design is 6133,  2.5 percent of the nets selected for SI analysis
[12/21 17:53:21   1824s] End delay calculation. (MEM=2026.03 CPU=0:00:00.1 REAL=0:00:00.0)
[12/21 17:53:21   1824s] End delay calculation (fullDC). (MEM=2026.03 CPU=0:00:00.1 REAL=0:00:00.0)
[12/21 17:53:21   1824s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2026.0M) ***
[12/21 17:53:22   1825s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:30:25 mem=2026.0M)
[12/21 17:53:22   1825s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2026.0M
[12/21 17:53:22   1825s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:2026.0M
[12/21 17:53:22   1825s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.110  |  2.181  |  5.661  |  0.110  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.700%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:47, mem = 1445.9M, totSessionCpu=0:30:25 **
[12/21 17:53:22   1825s] Executing marking Critical Nets1
[12/21 17:53:22   1825s] *** Timing Is met
[12/21 17:53:22   1825s] *** Check timing (0:00:00.0)
[12/21 17:53:22   1825s] Running postRoute recovery in postEcoRoute mode
[12/21 17:53:22   1825s] **optDesign ... cpu = 0:00:45, real = 0:00:47, mem = 1445.9M, totSessionCpu=0:30:25 **
[12/21 17:53:22   1825s]   Timing/DRV Snapshot: (TGT)
[12/21 17:53:22   1825s]      Weighted WNS: 0.000
[12/21 17:53:22   1825s]       All  PG WNS: 0.000
[12/21 17:53:22   1825s]       High PG WNS: 0.000
[12/21 17:53:22   1825s]       All  PG TNS: 0.000
[12/21 17:53:22   1825s]       High PG TNS: 0.000
[12/21 17:53:22   1825s]          Tran DRV: 0 (0)
[12/21 17:53:22   1825s]           Cap DRV: 0 (0)
[12/21 17:53:22   1825s]        Fanout DRV: 0 (17)
[12/21 17:53:22   1825s]            Glitch: 0 (0)
[12/21 17:53:22   1825s]    Category Slack: { [L, 0.110] [H, 2.181] }
[12/21 17:53:22   1825s] 
[12/21 17:53:22   1825s] 
[12/21 17:53:22   1825s] Creating Lib Analyzer ...
[12/21 17:53:22   1825s] **Info: Trial Route has Max Route Layer 15/8.
[12/21 17:53:22   1825s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[12/21 17:53:22   1825s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[12/21 17:53:22   1825s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[12/21 17:53:22   1825s] 
[12/21 17:53:22   1825s] {RT RC_corner 0 8 8 {7 0} 1}
[12/21 17:53:24   1827s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:28 mem=2018.3M
[12/21 17:53:24   1827s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:28 mem=2018.3M
[12/21 17:53:24   1827s] Creating Lib Analyzer, finished. 
[12/21 17:53:24   1827s] Checking setup slack degradation ...
[12/21 17:53:24   1827s] 
[12/21 17:53:24   1827s] Recovery Manager:
[12/21 17:53:24   1827s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[12/21 17:53:24   1827s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[12/21 17:53:24   1827s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/21 17:53:24   1827s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/21 17:53:24   1827s] 
[12/21 17:53:24   1827s] Checking DRV degradation...
[12/21 17:53:24   1827s] 
[12/21 17:53:24   1827s] Recovery Manager:
[12/21 17:53:24   1827s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/21 17:53:24   1827s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/21 17:53:24   1827s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/21 17:53:24   1827s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/21 17:53:24   1827s] 
[12/21 17:53:24   1827s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/21 17:53:24   1827s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=2018.31M, totSessionCpu=0:30:28).
[12/21 17:53:24   1827s] **optDesign ... cpu = 0:00:47, real = 0:00:49, mem = 1456.1M, totSessionCpu=0:30:28 **
[12/21 17:53:24   1827s] 
[12/21 17:53:24   1827s] Latch borrow mode reset to max_borrow
[12/21 17:53:25   1828s] Reported timing to dir ./timingReports
[12/21 17:53:25   1828s] **optDesign ... cpu = 0:00:48, real = 0:00:50, mem = 1455.6M, totSessionCpu=0:30:28 **
[12/21 17:53:25   1828s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2019.3M
[12/21 17:53:25   1828s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:2019.3M
[12/21 17:53:28   1829s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.110  |  2.181  |  5.661  |  0.110  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  2281   |  1877   |   771   |   13    |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     17 (17)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.700%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:00:53, mem = 1456.1M, totSessionCpu=0:30:29 **
[12/21 17:53:28   1829s]  ReSet Options after AAE Based Opt flow 
[12/21 17:53:28   1829s] Opt: RC extraction mode changed to 'detail'
[12/21 17:53:28   1829s] *** Finished optDesign ***
[12/21 17:53:28   1829s] Info: pop threads available for lower-level modules during optimization.
[12/21 17:53:28   1829s] Deleting Lib Analyzer.
[12/21 17:53:28   1829s] Info: Destroy the CCOpt slew target map.
[12/21 17:53:28   1829s] clean pInstBBox. size 0
[12/21 17:53:28   1829s] All LLGs are deleted
[12/21 17:53:28   1829s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2018.3M
[12/21 17:53:28   1829s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2018.3M
[12/21 17:53:28   1829s] 
[12/21 17:53:28   1829s] =============================================================================================
[12/21 17:53:28   1829s]  Final TAT Report for optDesign
[12/21 17:53:28   1829s] =============================================================================================
[12/21 17:53:28   1829s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/21 17:53:28   1829s] ---------------------------------------------------------------------------------------------
[12/21 17:53:28   1829s] [ DrvOpt                 ]      1   0:00:08.1  (  15.6 % )     0:00:08.1 /  0:00:08.1    1.0
[12/21 17:53:28   1829s] [ ClockDrv               ]      1   0:00:02.4  (   4.7 % )     0:00:02.4 /  0:00:02.4    1.0
[12/21 17:53:28   1829s] [ ViewPruning            ]     10   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[12/21 17:53:28   1829s] [ CheckPlace             ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/21 17:53:28   1829s] [ RefinePlace            ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/21 17:53:28   1829s] [ LayerAssignment        ]      2   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.5    1.0
[12/21 17:53:28   1829s] [ EcoRoute               ]      1   0:00:05.4  (  10.3 % )     0:00:05.4 /  0:00:05.4    1.0
[12/21 17:53:28   1829s] [ ExtractRC              ]      2   0:00:04.6  (   8.8 % )     0:00:04.6 /  0:00:03.9    0.9
[12/21 17:53:28   1829s] [ TimingUpdate           ]     13   0:00:03.5  (   6.7 % )     0:00:19.8 /  0:00:19.2    1.0
[12/21 17:53:28   1829s] [ FullDelayCalc          ]      3   0:00:15.6  (  30.1 % )     0:00:16.3 /  0:00:15.7    1.0
[12/21 17:53:28   1829s] [ OptSummaryReport       ]      5   0:00:00.2  (   0.5 % )     0:00:04.1 /  0:00:02.4    0.6
[12/21 17:53:28   1829s] [ TimingReport           ]      5   0:00:00.7  (   1.3 % )     0:00:00.7 /  0:00:00.7    1.0
[12/21 17:53:28   1829s] [ DrvReport              ]      5   0:00:02.3  (   4.5 % )     0:00:02.3 /  0:00:00.7    0.3
[12/21 17:53:28   1829s] [ GenerateReports        ]      1   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/21 17:53:28   1829s] [ MISC                   ]          0:00:07.3  (  14.0 % )     0:00:07.3 /  0:00:07.3    1.0
[12/21 17:53:28   1829s] ---------------------------------------------------------------------------------------------
[12/21 17:53:28   1829s]  optDesign TOTAL                    0:00:51.8  ( 100.0 % )     0:00:51.8 /  0:00:48.9    0.9
[12/21 17:53:28   1829s] ---------------------------------------------------------------------------------------------
[12/21 17:53:28   1829s] 
[12/21 17:53:28   1829s] Deleting Cell Server ...
[12/21 17:53:32   1829s] <CMD> panPage 0 1
[12/21 17:53:33   1829s] <CMD> panPage 0 1
[12/21 17:53:33   1829s] <CMD> panPage 0 -1
[12/21 17:53:34   1829s] <CMD> panPage 0 -1
[12/21 17:53:37   1830s] <CMD> verify_drc
[12/21 17:53:37   1830s]  *** Starting Verify DRC (MEM: 2023.0) ***
[12/21 17:53:37   1830s] 
[12/21 17:53:37   1830s]   VERIFY DRC ...... Starting Verification
[12/21 17:53:37   1830s]   VERIFY DRC ...... Initializing
[12/21 17:53:37   1830s]   VERIFY DRC ...... Deleting Existing Violations
[12/21 17:53:37   1830s]   VERIFY DRC ...... Creating Sub-Areas
[12/21 17:53:37   1830s]   VERIFY DRC ...... Using new threading
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 176.800 176.800} 1 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {176.800 0.000 353.600 176.800} 2 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {353.600 0.000 530.400 176.800} 3 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {530.400 0.000 707.200 176.800} 4 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {707.200 0.000 884.000 176.800} 5 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {884.000 0.000 1058.820 176.800} 6 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {0.000 176.800 176.800 353.600} 7 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {176.800 176.800 353.600 353.600} 8 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {353.600 176.800 530.400 353.600} 9 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 9 complete 1 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {530.400 176.800 707.200 353.600} 10 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {707.200 176.800 884.000 353.600} 11 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {884.000 176.800 1058.820 353.600} 12 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {0.000 353.600 176.800 530.400} 13 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {176.800 353.600 353.600 530.400} 14 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {353.600 353.600 530.400 530.400} 15 of 36
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area : 15 complete 1 Viols.
[12/21 17:53:37   1830s]   VERIFY DRC ...... Sub-Area: {530.400 353.600 707.200 530.400} 16 of 36
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area: {707.200 353.600 884.000 530.400} 17 of 36
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area: {884.000 353.600 1058.820 530.400} 18 of 36
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area: {0.000 530.400 176.800 707.200} 19 of 36
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area: {176.800 530.400 353.600 707.200} 20 of 36
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area: {353.600 530.400 530.400 707.200} 21 of 36
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/21 17:53:38   1831s]   VERIFY DRC ...... Sub-Area: {530.400 530.400 707.200 707.200} 22 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {707.200 530.400 884.000 707.200} 23 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {884.000 530.400 1058.820 707.200} 24 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {0.000 707.200 176.800 884.000} 25 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {176.800 707.200 353.600 884.000} 26 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {353.600 707.200 530.400 884.000} 27 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {530.400 707.200 707.200 884.000} 28 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {707.200 707.200 884.000 884.000} 29 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {884.000 707.200 1058.820 884.000} 30 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {0.000 884.000 176.800 1058.620} 31 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {176.800 884.000 353.600 1058.620} 32 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {353.600 884.000 530.400 1058.620} 33 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {530.400 884.000 707.200 1058.620} 34 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {707.200 884.000 884.000 1058.620} 35 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area: {884.000 884.000 1058.820 1058.620} 36 of 36
[12/21 17:53:39   1832s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/21 17:53:39   1832s] 
[12/21 17:53:39   1832s]   Verification Complete : 2 Viols.
[12/21 17:53:39   1832s] 
[12/21 17:53:39   1832s]  Violation Summary By Layer and Type:
[12/21 17:53:39   1832s] 
[12/21 17:53:39   1832s] 	         MetSpc   CShort   Totals
[12/21 17:53:39   1832s] 	VIA34         0        1        1
[12/21 17:53:39   1832s] 	METAL4        1        0        1
[12/21 17:53:39   1832s] 	Totals        1        1        2
[12/21 17:53:39   1832s] 
[12/21 17:53:39   1832s]  *** End Verify DRC (CPU: 0:00:02.2  ELAPSED TIME: 2.00  MEM: 1.0M) ***
[12/21 17:53:39   1832s] 
[12/21 17:54:02   1834s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/21 17:54:02   1834s] VERIFY_CONNECTIVITY use new engine.
[12/21 17:54:02   1834s] 
[12/21 17:54:02   1834s] ******** Start: VERIFY CONNECTIVITY ********
[12/21 17:54:02   1834s] Start Time: Tue Dec 21 17:54:02 2021
[12/21 17:54:02   1834s] 
[12/21 17:54:02   1834s] Design Name: CHIP
[12/21 17:54:02   1834s] Database Units: 2000
[12/21 17:54:02   1834s] Design Boundary: (0.0000, 0.0000) (1058.8200, 1058.6200)
[12/21 17:54:02   1834s] Error Limit = 1000; Warning Limit = 50
[12/21 17:54:02   1834s] Check all nets
[12/21 17:54:03   1834s] **** 17:54:03 **** Processed 5000 nets.
[12/21 17:54:03   1834s] 
[12/21 17:54:03   1834s] Begin Summary 
[12/21 17:54:03   1834s]   Found no problems or warnings.
[12/21 17:54:03   1834s] End Summary
[12/21 17:54:03   1834s] 
[12/21 17:54:03   1834s] End Time: Tue Dec 21 17:54:03 2021
[12/21 17:54:03   1834s] Time Elapsed: 0:00:01.0
[12/21 17:54:03   1834s] 
[12/21 17:54:03   1834s] ******** End: VERIFY CONNECTIVITY ********
[12/21 17:54:03   1834s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/21 17:54:03   1834s]   (CPU Time: 0:00:00.5  MEM: 0.000M)
[12/21 17:54:03   1834s] 
[12/21 17:54:19   1837s] <CMD> zoomBox -305.08950 127.90000 1072.05400 885.32900
[12/21 17:54:20   1837s] <CMD> zoomBox -112.49550 194.01900 882.49200 741.26200
[12/21 17:54:22   1837s] <CMD> zoomBox 143.04400 264.98150 662.43350 550.64550
[12/21 17:54:23   1837s] <CMD> zoomBox 318.91550 315.04650 514.80350 422.78500
[12/21 17:54:23   1837s] <CMD> zoomBox 378.15700 331.91050 465.07450 379.71500
[12/21 17:54:25   1837s] <CMD> zoomBox 397.62500 337.87250 451.00400 367.23100
[12/21 17:54:30   1837s] <CMD> setDrawView place
[12/21 17:54:32   1837s] <CMD> zoomBox 410.60550 341.46800 438.46950 356.79300
[12/21 17:54:34   1838s] <CMD> zoomBox 418.01500 344.04700 432.56050 352.04700
[12/21 17:54:37   1838s] <CMD> zoomBox 400.61800 338.68850 445.99250 363.64450
[12/21 17:54:38   1838s] <CMD> selectWire 253.2300 350.6000 805.6400 354.6000 5 VSS
[12/21 17:54:40   1838s] <CMD> deselectAll
[12/21 17:54:40   1838s] <CMD> selectWire 261.4700 346.3600 797.4000 350.3600 5 VDD
[12/21 17:54:41   1838s] <CMD> deselectAll
[12/21 17:54:41   1838s] <CMD> selectWire 253.2300 350.6000 805.6400 354.6000 5 VSS
[12/21 17:54:42   1838s] <CMD> deselectAll
[12/21 17:54:42   1838s] <CMD> selectRouteBlk -box 416.925 341.37 426.035 351.995 defLayerBlkName -layer VIA34
[12/21 17:54:50   1839s] <CMD> zoomBox 380.94150 325.11600 467.86550 372.92400
[12/21 17:54:51   1839s] <CMD> zoomBox 364.08950 314.55800 484.39950 380.72850
[12/21 17:54:52   1839s] <CMD> panPage 0 1
[12/21 17:54:52   1839s] <CMD> zoomBox 353.37250 331.25650 494.91450 409.10450
[12/21 17:54:55   1839s] <CMD> panPage 0 1
[12/21 17:54:55   1839s] <CMD> panPage 0 1
[12/21 17:54:56   1839s] <CMD> panPage 0 1
[12/21 17:54:56   1839s] <CMD> panPage -1 0
[12/21 17:54:56   1839s] <CMD> panPage 0 1
[12/21 17:54:57   1839s] <CMD> panPage 0 1
[12/21 17:54:58   1839s] <CMD> panPage 0 1
[12/21 17:54:58   1839s] <CMD> panPage 0 1
[12/21 17:54:58   1839s] <CMD> panPage 0 1
[12/21 17:54:59   1839s] <CMD> zoomBox 267.57050 496.56400 498.04900 623.32700
[12/21 17:55:00   1839s] <CMD> zoomBox 82.08800 405.69950 693.19700 741.80950
[12/21 17:55:01   1840s] <CMD> zoomBox -215.46950 270.94600 955.22500 914.82800
[12/21 17:55:04   1840s] <CMD> zoomBox 413.54650 463.27450 428.41250 450.26650
[12/21 17:55:06   1840s] <CMD> panPage -1 0
[12/21 17:55:07   1840s] <CMD> panPage 0 1
[12/21 17:55:07   1840s] <CMD> panPage 0 1
[12/21 17:55:08   1840s] <CMD> panPage 0 -1
[12/21 17:55:09   1840s] <CMD> zoomBox 409.65350 456.36650 422.00100 463.15750
[12/21 17:55:10   1840s] <CMD> zoomBox 413.60200 457.57500 420.04750 461.12000
[12/21 17:55:10   1840s] <CMD> zoomBox 415.67000 458.21050 419.03550 460.06150
[12/21 17:55:11   1840s] <CMD> zoomBox 416.75550 458.53100 418.51300 459.49750
[12/21 17:55:13   1840s] <CMD> deselectAll
[12/21 17:55:13   1840s] <CMD> selectMarker 417.8150 458.9000 418.0050 459.0900 36 1 6
[12/21 17:55:14   1841s] <CMD> setLayerPreference violation -isVisible 1
[12/21 17:55:14   1841s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/21 17:55:18   1841s] <CMD_INTERNAL> violationBrowserClose
[12/21 17:55:21   1841s] <CMD> deselectAll
[12/21 17:55:21   1841s] <CMD> selectInst DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0
[12/21 17:55:22   1841s] <CMD> deselectAll
[12/21 17:55:22   1841s] <CMD> selectMarker 417.8150 458.9000 418.0050 459.0900 36 1 6
[12/21 17:55:23   1841s] <CMD> setLayerPreference violation -isVisible 1
[12/21 17:55:23   1841s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/21 17:55:40   1843s] <CMD_INTERNAL> violationBrowserClose
[12/21 17:55:42   1843s] <CMD> deselectAll
[12/21 17:55:42   1843s] <CMD> selectObject Wire {DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/AA_n[0](835620,917790,836020,969850)}
[12/21 17:56:15   1846s] <CMD> deselectAll
[12/21 17:56:15   1846s] <CMD> selectMarker 417.8150 458.9000 418.0050 459.0900 36 1 6
[12/21 17:56:16   1846s] <CMD> setLayerPreference violation -isVisible 1
[12/21 17:56:16   1846s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[12/21 17:56:50   1849s] <CMD> zoomBox 415.79250 458.17850 419.16000 460.03050
[12/21 17:56:51   1849s] <CMD> zoomBox 413.81650 457.54450 420.26850 461.09300
[12/21 17:56:51   1849s] <CMD> zoomBox 410.02700 456.32900 422.38850 463.12800
[12/21 17:56:52   1849s] <CMD> zoomBox 402.76750 454.00200 426.44900 467.02700
[12/21 17:56:53   1849s] <CMD> zoomBox 377.46950 446.87850 440.26200 481.41450
[12/21 17:56:54   1849s] <CMD> zoomBox 310.61000 428.75900 477.10750 520.33250
[12/21 17:56:54   1849s] <CMD> zoomBox 176.08450 392.64250 551.32850 599.02650
[12/21 17:56:55   1849s] <CMD> zoomBox 133.40950 381.23800 574.87300 624.04300
[12/21 17:56:56   1849s] <CMD> zoomBox 291.67350 422.36300 487.55450 530.09750
[12/21 17:56:57   1849s] <CMD> zoomBox 351.93850 438.56250 454.18950 494.80050
[12/21 17:56:58   1849s] <CMD> zoomBox 383.47400 447.98850 436.85050 477.34550
[12/21 17:56:59   1849s] <CMD> zoomBox 400.09200 452.60400 427.95500 467.92850
[12/21 17:57:00   1849s] <CMD> zoomBox 409.95750 455.98600 422.32100 462.78600
[12/21 17:57:00   1849s] <CMD> zoomBox 413.71950 457.27600 420.17300 460.82550
[12/21 17:57:01   1849s] <CMD> zoomBox 416.00350 458.05900 418.86850 459.63500
[12/21 17:57:03   1850s] <CMD> deselectAll
[12/21 17:57:03   1850s] <CMD> selectInst DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0
[12/21 17:57:04   1850s] <CMD> deselectAll
[12/21 17:57:04   1850s] <CMD> selectInst DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0
[12/21 17:57:19   1851s] <CMD> deselectAll
[12/21 17:57:19   1851s] <CMD> selectObject Wire {DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/AA_n[0](835620,917790,836020,969850)}
[12/21 17:57:37   1852s] <CMD> deselectAll
[12/21 17:57:37   1852s] <CMD> selectObject Wire {DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/AA_n[0](835530,917700,836110,918280)}
[12/21 17:57:45   1853s] <CMD> zoomBox 412.38200 456.87200 419.98100 461.05150
[12/21 17:57:46   1853s] <CMD> zoomBox 410.14900 456.15000 420.66650 461.93450
[12/21 17:57:47   1853s] <CMD> zoomBox 408.72150 455.70650 421.09500 462.51200
[12/21 17:57:48   1853s] <CMD> zoomBox 396.22050 452.85500 424.10950 468.19400
[12/21 17:57:49   1853s] <CMD> zoomBox 368.13100 446.80050 430.98900 481.37250
[12/21 17:57:49   1853s] <CMD> panPage 1 0
[12/21 17:57:50   1853s] <CMD> panPage 0 -1
[12/21 17:57:50   1853s] <CMD> panPage 0 -1
[12/21 17:57:50   1853s] <CMD> panPage 0 -1
[12/21 17:57:51   1853s] <CMD> zoomBox 370.96900 410.62700 457.97100 458.47800
[12/21 17:57:52   1853s] <CMD> panPage 0 1
[12/21 17:57:52   1853s] <CMD> panPage 0 1
[12/21 17:58:08   1854s] <CMD> zoomBox 392.71850 448.74400 438.13500 473.72300
[12/21 17:58:09   1854s] <CMD> zoomBox 406.34850 454.21750 426.50100 465.30150
[12/21 17:58:10   1855s] <CMD> zoomBox 411.77500 456.31150 422.29600 462.09800
[12/21 17:58:10   1855s] <CMD> zoomBox 415.06300 457.62050 419.73200 460.18850
[12/21 17:58:11   1855s] <CMD> zoomBox 416.51950 458.20350 418.59200 459.34350
[12/21 17:58:13   1855s] <CMD> deselectAll
[12/21 17:58:16   1855s] <CMD> selectInst DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0
[12/21 17:58:18   1855s] <CMD> deselectAll
[12/21 17:58:22   1855s] <CMD> zoomBox 416.25300 458.07850 418.69150 459.41950
[12/21 17:58:23   1855s] <CMD> zoomBox 415.93750 457.93150 418.80650 459.50950
[12/21 17:58:50   1858s] <CMD> selectObject Pin {DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0/AA[0]}
[12/21 17:58:50   1858s] <CMD> deselectAll
[12/21 17:58:50   1858s] <CMD> selectInst DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/SRAM_i0
[12/21 17:58:51   1858s] <CMD> deselectAll
[12/21 17:58:51   1858s] <CMD> selectObject Wire {DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/AA_n[0](835530,917700,836110,918280)}
[12/21 17:58:52   1858s] <CMD> deselectAll
[12/21 17:58:52   1858s] <CMD> selectObject Wire {DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/AA_n[0](835620,917790,836020,969850)}
[12/21 17:59:00   1858s] <CMD> zoomBox 413.93450 456.87750 419.43250 459.90150
[12/21 17:59:01   1858s] <CMD> zoomBox 412.32500 456.03100 419.93600 460.21700
[12/21 17:59:03   1858s] <CMD> zoomBox 405.18200 452.72100 422.33650 462.15600
[12/21 17:59:04   1858s] <CMD> zoomBox 393.42500 447.26050 426.28800 465.33500
[12/21 17:59:05   1859s] <CMD> deselectAll
[12/21 17:59:05   1859s] <CMD> selectObject Wire {DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/AA_n[5](821820,917990,822220,937870)}
[12/21 17:59:22   1860s] <CMD> deselectAll
[12/21 17:59:22   1860s] <CMD> selectObject Wire {DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/AA_n[0](835620,917790,836020,969850)}
[12/21 17:59:26   1860s] <CMD> deselectAll
[12/21 17:59:26   1860s] <CMD> selectObject Wire {DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/AA_n[5](821820,917990,822220,937870)}
[12/21 17:59:30   1860s] <CMD> deselectAll
[12/21 17:59:30   1860s] <CMD> selectObject Wire {DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/AA_n[4](816300,917990,816700,937870)}
[12/21 17:59:33   1860s] <CMD> zoomBox 387.70500 442.59200 433.19050 467.60900
[12/21 17:59:34   1860s] <CMD> zoomBox 384.06750 439.62300 437.58000 469.05500
[12/21 17:59:34   1861s] <CMD> zoomBox 379.78750 436.13050 442.74400 470.75650
[12/21 17:59:36   1861s] <CMD> zoomBox 372.40750 432.02150 446.47400 472.75800
[12/21 17:59:38   1861s] <CMD> panPage 0 1
[12/21 17:59:38   1861s] <CMD> panPage 0 1
[12/21 17:59:39   1861s] <CMD> panPage 0 -1
[12/21 17:59:41   1861s] <CMD> deselectAll
[12/21 17:59:41   1861s] <CMD> selectObject Wire {DCT/tposemem/Bisted_RF2SH64x16/RF2SH64x16_u0/AA_n[0](835620,917790,836020,969850)}
[12/21 17:59:41   1861s] <CMD> panPage 0 1
[12/21 17:59:45   1861s] <CMD> panPage 0 -1
[12/21 17:59:48   1861s] <CMD> panPage 0 -1
[12/21 17:59:48   1861s] <CMD> panPage 0 -1
[12/21 17:59:49   1861s] <CMD> panPage 0 -1
[12/21 17:59:49   1861s] <CMD> panPage 0 -1
[12/21 17:59:50   1862s] <CMD> zoomBox 354.70650 387.81750 457.22050 444.20000
[12/21 17:59:50   1862s] <CMD> panPage 0 -1
[12/21 17:59:51   1862s] <CMD> panPage 0 -1
[12/21 17:59:51   1862s] <CMD> panPage 0 -1
[12/21 17:59:51   1862s] <CMD> panPage 0 -1
[12/21 17:59:51   1862s] <CMD> panPage 0 -1
[12/21 17:59:55   1862s] <CMD> panPage 0 1
[12/21 17:59:55   1862s] <CMD> panPage 0 1
[12/21 17:59:55   1862s] <CMD> panPage 0 1
[12/21 17:59:55   1862s] <CMD> panPage 0 1
[12/21 17:59:56   1862s] <CMD> panPage 0 1
[12/21 17:59:56   1862s] <CMD> panPage 0 1
[12/21 17:59:57   1862s] <CMD> panPage 0 1
[12/21 17:59:57   1862s] <CMD> panPage 0 1
[12/21 17:59:59   1862s] <CMD> zoomBox 329.07900 431.31200 470.96800 509.35100
[12/21 17:59:59   1862s] <CMD> zoomBox 312.72400 426.70150 479.65200 518.51200
[12/21 18:00:00   1862s] <CMD> panPage 0 -1
[12/21 18:00:00   1862s] <CMD> panPage 0 -1
[12/21 18:00:01   1862s] <CMD> zoomBox 293.48250 366.14450 489.86900 474.15700
[12/21 18:00:01   1862s] <CMD> panPage 0 -1
[12/21 18:00:02   1862s] <CMD> panPage 0 -1
[12/21 18:00:48   1866s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Dec 21 18:00:48 2021
  Total CPU time:     0:31:56
  Total real time:    3:06:58
  Peak memory (main): 1518.95MB

[12/21 18:00:48   1866s] 
[12/21 18:00:48   1866s] *** Memory Usage v#1 (Current mem = 2033.672M, initial mem = 274.973M) ***
[12/21 18:00:48   1866s] 
[12/21 18:00:48   1866s] *** Summary of all messages that are not suppressed in this session:
[12/21 18:00:48   1866s] Severity  ID               Count  Summary                                  
[12/21 18:00:48   1866s] WARNING   IMPLF-44            21  Macro '%s' has no SIZE statement or a ze...
[12/21 18:00:48   1866s] WARNING   IMPLF-200          355  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/21 18:00:48   1866s] WARNING   IMPLF-201          225  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/21 18:00:48   1866s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[12/21 18:00:48   1866s] WARNING   IMPFP-127            7  Incorrect LEF/OA class of cell '%s', exp...
[12/21 18:00:48   1866s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/21 18:00:48   1866s] WARNING   IMPDBTCL-200         1  %s                                       
[12/21 18:00:48   1866s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/21 18:00:48   1866s] WARNING   IMPEXT-3493          5  The design extraction status has been re...
[12/21 18:00:48   1866s] ERROR     IMPSYT-6300          4  Failed to execute command '%s'. For more...
[12/21 18:00:48   1866s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[12/21 18:00:48   1866s] WARNING   IMPCK-8086           7  The command %s is obsolete and will be r...
[12/21 18:00:48   1866s] WARNING   IMPVL-159         1056  Pin '%s' of cell '%s' is defined in LEF ...
[12/21 18:00:48   1866s] WARNING   IMPESI-3083         14  CDB cell %s does not have a correspondin...
[12/21 18:00:48   1866s] WARNING   IMPESI-3086         24  The cell '%s' does not have characterize...
[12/21 18:00:48   1866s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[12/21 18:00:48   1866s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[12/21 18:00:48   1866s] ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
[12/21 18:00:48   1866s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[12/21 18:00:48   1866s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/21 18:00:48   1866s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-1026        2  Did not meet the insertion delay target ...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-1033        2  Did not meet the max_capacitance constra...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-1304        5  Net %s unexpectedly has no routing prese...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-2348        1  Unfixable transition violation found at ...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-2171       20  Unable to get/extract RC parasitics for ...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-2169       20  Cannot extract parasitics for %s net '%s...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-5046       23  Net '%s' in clock tree '%s' has existing...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-4313        3  %s cannot determine the drive strength o...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-2276        3  CCOpt/PRO found clock net '%s' is not ro...
[12/21 18:00:48   1866s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[12/21 18:00:48   1866s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[12/21 18:00:48   1866s] WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
[12/21 18:00:48   1866s] ERROR     IMPIMEX-7031         2  restoreDesign more than once in the same...
[12/21 18:00:48   1866s] ERROR     TCLCMD-989           1  cannot open SDC file '%s' for mode '%s'  
[12/21 18:00:48   1866s] WARNING   TECHLIB-302         14  No function defined for cell '%s'. The c...
[12/21 18:00:48   1866s] *** Message Summary: 1865 warning(s), 11 error(s)
[12/21 18:00:48   1866s] 
[12/21 18:00:48   1866s] --- Ending "Innovus" (totcpu=0:31:07, real=3:06:56, mem=2033.7M) ---
