/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allformats_i.i
 * Purpose:     Independent format descriptions.
 */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IARB_EOP_BUSfmt */ 
        /* format            IARB_EOP_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IARB_EOP_BUSfmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IARB_EOP_EVENT_QUEUEfmt */ 
        /* format            IARB_EOP_EVENT_QUEUEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IARB_EOP_EVENT_QUEUEfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IARB_EVENT_FIFOfmt */ 
        /* format            IARB_EVENT_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IARB_EVENT_FIFOfmt_fields,
        /* bits        */ 1244,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IARB_TO_L2_MGMT_ACKfmt */ 
        /* format            IARB_TO_L2_MGMT_ACKfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IARB_TO_L2_MGMT_ACKfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ICFG_DOPfmt */ 
        /* format            ICFG_DOPfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_ICFG_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ICFG_TO_ISW2_BUSfmt */ 
        /* format            ICFG_TO_ISW2_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPARS_TO_ISW2_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ICFG_TO_ISW2_BUS_BCM56275_A0fmt */ 
        /* format            ICFG_TO_ISW2_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ICFG_TO_ISW2_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 94,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ICFG_TO_ISW2_BUS_BCM56370_A0fmt */ 
        /* format            ICFG_TO_ISW2_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ICFG_TO_ISW2_BUSfmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ICFG_TO_ISW2_BUS_BCM56470_A0fmt */ 
        /* format            ICFG_TO_ISW2_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ICFG_TO_ISW2_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 94,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ICFG_TO_ISW2_BUS_BCM56770_A0fmt */ 
        /* format            ICFG_TO_ISW2_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPARS_TO_ISW2_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ICFG_TO_ISW3_BUSfmt */ 
        /* format            ICFG_TO_ISW3_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ICFG_TO_ISW3_BUSfmt_fields,
        /* bits        */ 129,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPEfmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPEfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM53400_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM53540_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM53570_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM53570_B0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56070_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56160_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56260_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56260_B0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56270_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56275_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56370_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56470_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56560_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56560_B0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56670_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56670_B0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56670_C0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56770_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56870_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56960_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56965_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56970_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56980_A0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ICMP_TYPE_BCM56980_B0fmt */ 
        /* format            ICMP_TYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ICMP_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IDB_CA0_CTRLfmt */ 
        /* format            IDB_CA0_CTRLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IDB_CA0_CTRLfmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IDB_CA_Q_TO_OBM_BUSfmt */ 
        /* format            IDB_CA_Q_TO_OBM_BUSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_IDB_CA_Q_TO_OBM_BUSfmt_fields,
        /* bits        */ 441,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IDB_CA_Q_TO_REGS_BUSfmt */ 
        /* format            IDB_CA_Q_TO_REGS_BUSfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_IDB_CA_Q_TO_REGS_BUSfmt_fields,
        /* bits        */ 490,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IDB_CA_TO_IP_CTRLfmt */ 
        /* format            IDB_CA_TO_IP_CTRLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IDB_CA_TO_IP_CTRLfmt_fields,
        /* bits        */ 63,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IDB_CA_TO_OBM_BUSfmt */ 
        /* format            IDB_CA_TO_OBM_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IDB_CA_TO_OBM_BUSfmt_fields,
        /* bits        */ 104,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IDB_CA_TO_OBM_BUS_BCM56470_A0fmt */ 
        /* format            IDB_CA_TO_OBM_BUSfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_IDB_CA_TO_OBM_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IDB_CA_TO_REGS_BUSfmt */ 
        /* format            IDB_CA_TO_REGS_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IDB_CA_TO_REGS_BUSfmt_fields,
        /* bits        */ 143,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IDB_CTRL_BUSfmt */ 
        /* format            IDB_CTRL_BUSfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IDB_CTRL_BUSfmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IDB_EOP_BUSfmt */ 
        /* format            IDB_EOP_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IDB_EOP_BUSfmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IDB_EOP_BUS_BCM56275_A0fmt */ 
        /* format            IDB_EOP_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IDB_EOP_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IDB_EOP_BUS_BCM56370_A0fmt */ 
        /* format            IDB_EOP_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IDB_EOP_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IDB_EOP_BUS_BCM56470_A0fmt */ 
        /* format            IDB_EOP_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IDB_EOP_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IDB_EOP_EVENT_QUEUEfmt */ 
        /* format            IDB_EOP_EVENT_QUEUEfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IDB_EOP_EVENT_QUEUEfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IDB_OBM0_48_DATAfmt */ 
        /* format            IDB_OBM0_48_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_48_DATAfmt_fields,
        /* bits        */ 417,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IDB_OBM0_CTRLfmt */ 
        /* format            IDB_OBM0_CTRLfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IDB_OBM0_CTRLfmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATAfmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_DATAfmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATA_BCM56275_A0fmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 0,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATA_BCM56370_A0fmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 155,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATA_BCM56470_A0fmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_DATA_BCM56470_A0fmt_fields,
        /* bits        */ 155,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATA_BCM56560_A0fmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_DATA_BCM56560_A0fmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATA_BCM56560_B0fmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_DATA_BCM56560_A0fmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATA_BCM56670_A0fmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_DATA_BCM56670_A0fmt_fields,
        /* bits        */ 430,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATA_BCM56670_B0fmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_DATA_BCM56670_A0fmt_fields,
        /* bits        */ 430,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATA_BCM56670_C0fmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_DATA_BCM56670_A0fmt_fields,
        /* bits        */ 430,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATA_BCM56770_A0fmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 155,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATA_BCM56870_A0fmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 155,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IDB_OBM0_DATA_BCM56970_A0fmt */ 
        /* format            IDB_OBM0_DATAfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IDB_OBM0_DATA_BCM56970_A0fmt_fields,
        /* bits        */ 153,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IDB_OBM0_Q_DATAfmt */ 
        /* format            IDB_OBM0_Q_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_OBM0_Q_DATAfmt_fields,
        /* bits        */ 155,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IDB_OBM0_RESIDUE_CTRLfmt */ 
        /* format            IDB_OBM0_RESIDUE_CTRLfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IDB_OBM0_RESIDUE_CTRLfmt_fields,
        /* bits        */ 100,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IDB_OBM_Q_TO_CA_BUSfmt */ 
        /* format            IDB_OBM_Q_TO_CA_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IDB_OBM_Q_TO_CA_BUSfmt_fields,
        /* bits        */ 167,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IDB_OBM_TO_CA_BUSfmt */ 
        /* format            IDB_OBM_TO_CA_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IDB_OBM_TO_CA_BUSfmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IDB_OBM_TO_CA_BUS_BCM56470_A0fmt */ 
        /* format            IDB_OBM_TO_CA_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IDB_OBM_TO_CA_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IDB_OBM_TO_CA_CTRLfmt */ 
        /* format            IDB_OBM_TO_CA_CTRLfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IDB_OBM_TO_CA_CTRLfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IDB_REGS_Q_TO_CA_BUSfmt */ 
        /* format            IDB_REGS_Q_TO_CA_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IDB_REGS_Q_TO_CA_BUSfmt_fields,
        /* bits        */ 171,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IDB_REGS_TO_CA_BUSfmt */ 
        /* format            IDB_REGS_TO_CA_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IDB_REGS_TO_CA_BUSfmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IDB_SOP_EVENT_FIFOfmt */ 
        /* format            IDB_SOP_EVENT_FIFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_SOP_EVENT_FIFOfmt_fields,
        /* bits        */ 1474,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IDB_SOP_EVENT_FIFO_BCM56275_A0fmt */ 
        /* format            IDB_SOP_EVENT_FIFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_SOP_EVENT_FIFO_BCM56275_A0fmt_fields,
        /* bits        */ 1859,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IDB_SOP_EVENT_FIFO_BCM56370_A0fmt */ 
        /* format            IDB_SOP_EVENT_FIFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_SOP_EVENT_FIFO_BCM56870_A0fmt_fields,
        /* bits        */ 1475,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IDB_SOP_EVENT_FIFO_BCM56470_A0fmt */ 
        /* format            IDB_SOP_EVENT_FIFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_SOP_EVENT_FIFO_BCM56275_A0fmt_fields,
        /* bits        */ 1859,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IDB_SOP_EVENT_FIFO_BCM56770_A0fmt */ 
        /* format            IDB_SOP_EVENT_FIFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_SOP_EVENT_FIFO_BCM56870_A0fmt_fields,
        /* bits        */ 1475,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IDB_SOP_EVENT_FIFO_BCM56870_A0fmt */ 
        /* format            IDB_SOP_EVENT_FIFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IDB_SOP_EVENT_FIFO_BCM56870_A0fmt_fields,
        /* bits        */ 1475,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IDB_TO_IPOST_BUSfmt */ 
        /* format            IDB_TO_IPOST_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IDB_TO_IPOST_BUSfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IDB_TO_ISW4_BUSfmt */ 
        /* format            IDB_TO_ISW4_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IDB_TO_ISW4_BUSfmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IDB_TO_ISW4_BUS_BCM56275_A0fmt */ 
        /* format            IDB_TO_ISW4_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IDB_TO_ISW4_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IDB_TO_ISW4_BUS_BCM56370_A0fmt */ 
        /* format            IDB_TO_ISW4_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IDB_TO_ISW4_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IDB_TO_ISW4_BUS_BCM56470_A0fmt */ 
        /* format            IDB_TO_ISW4_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IDB_TO_ISW4_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IDB_TO_ISW4_BUS_BCM56770_A0fmt */ 
        /* format            IDB_TO_ISW4_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IDB_TO_ISW4_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IDB_TO_ISW4_BUS_BCM56870_A0fmt */ 
        /* format            IDB_TO_ISW4_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IDB_TO_ISW4_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IDISC_DROPfmt */ 
        /* format            IDISC_DROPfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IDISC_DROPfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_0_DOPfmt */ 
        /* format            IFP_0_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_0_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_0_DOP_BCM56275_A0fmt */ 
        /* format            IFP_0_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_0_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_0_DOP_BCM56370_A0fmt */ 
        /* format            IFP_0_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_0_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_0_DOP_BCM56470_A0fmt */ 
        /* format            IFP_0_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_0_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_BFD_BUS_FORMATfmt */ 
        /* format            IFP_BFD_BUS_FORMATfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_BFD_BUS_FORMATfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_COS_OR_INT_PRI_SETfmt */ 
        /* format            IFP_CHANGE_COS_OR_INT_PRI_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_CHANGE_COS_OR_INT_PRI_SETfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_COS_OR_INT_PRI_SET_BCM56275_A0fmt */ 
        /* format            IFP_CHANGE_COS_OR_INT_PRI_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_CHANGE_COS_OR_INT_PRI_SET_BCM56370_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_COS_OR_INT_PRI_SET_BCM56370_A0fmt */ 
        /* format            IFP_CHANGE_COS_OR_INT_PRI_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_CHANGE_COS_OR_INT_PRI_SET_BCM56370_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_COS_OR_INT_PRI_SET_BCM56470_A0fmt */ 
        /* format            IFP_CHANGE_COS_OR_INT_PRI_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_CHANGE_COS_OR_INT_PRI_SET_BCM56370_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_CPU_COS_SETfmt */ 
        /* format            IFP_CHANGE_CPU_COS_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_CHANGE_CPU_COS_SETfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_CPU_COS_SET_BCM56980_A0fmt */ 
        /* format            IFP_CHANGE_CPU_COS_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_CHANGE_CPU_COS_SET_BCM56980_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_CPU_COS_SET_BCM56980_B0fmt */ 
        /* format            IFP_CHANGE_CPU_COS_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_CHANGE_CPU_COS_SET_BCM56980_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_DROP_PRECEDENCE_SETfmt */ 
        /* format            IFP_CHANGE_DROP_PRECEDENCE_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_CHANGE_DROP_PRECEDENCE_SETfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_DSCP_TOS_SETfmt */ 
        /* format            IFP_CHANGE_DSCP_TOS_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_CHANGE_DSCP_TOS_SETfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_ECN_SETfmt */ 
        /* format            IFP_CHANGE_ECN_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_CHANGE_ECN_SETfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_INPUT_PRIORITY_SETfmt */ 
        /* format            IFP_CHANGE_INPUT_PRIORITY_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_CHANGE_INPUT_PRIORITY_SETfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_INT_CN_SETfmt */ 
        /* format            IFP_CHANGE_INT_CN_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_CHANGE_INT_CN_SETfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_CHANGE_PKT_PRI_SETfmt */ 
        /* format            IFP_CHANGE_PKT_PRI_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_CHANGE_PKT_PRI_SETfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_COPY_TO_CPU_SETfmt */ 
        /* format            IFP_COPY_TO_CPU_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_COPY_TO_CPU_SETfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_COPY_TO_CPU_SET_BCM56980_A0fmt */ 
        /* format            IFP_COPY_TO_CPU_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_COPY_TO_CPU_SET_BCM56980_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_COPY_TO_CPU_SET_BCM56980_B0fmt */ 
        /* format            IFP_COPY_TO_CPU_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_COPY_TO_CPU_SET_BCM56980_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_MUX_DATA_STAGINGfmt */ 
        /* format            IFP_COUNTER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IFP_COUNTER_MUX_DATA_STAGINGfmt_fields,
        /* bits        */ 92,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_MUX_DATA_STAGING_BCM56340_A0fmt */ 
        /* format            IFP_COUNTER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_COUNTER_MUX_DATA_STAGING_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_MUX_DATA_STAGING_BCM56560_A0fmt */ 
        /* format            IFP_COUNTER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_IFP_COUNTER_MUX_DATA_STAGING_BCM56560_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_MUX_DATA_STAGING_BCM56560_B0fmt */ 
        /* format            IFP_COUNTER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_IFP_COUNTER_MUX_DATA_STAGING_BCM56560_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_MUX_DATA_STAGING_BCM56640_A0fmt */ 
        /* format            IFP_COUNTER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_COUNTER_MUX_DATA_STAGING_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_MUX_DATA_STAGING_BCM56670_A0fmt */ 
        /* format            IFP_COUNTER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IFP_COUNTER_MUX_DATA_STAGING_BCM56670_A0fmt_fields,
        /* bits        */ 164,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_MUX_DATA_STAGING_BCM56670_B0fmt */ 
        /* format            IFP_COUNTER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IFP_COUNTER_MUX_DATA_STAGING_BCM56670_A0fmt_fields,
        /* bits        */ 164,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_MUX_DATA_STAGING_BCM56670_C0fmt */ 
        /* format            IFP_COUNTER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IFP_COUNTER_MUX_DATA_STAGING_BCM56670_A0fmt_fields,
        /* bits        */ 164,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_MUX_DATA_STAGING_BCM56850_A0fmt */ 
        /* format            IFP_COUNTER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_IFP_COUNTER_MUX_DATA_STAGING_BCM56850_A0fmt_fields,
        /* bits        */ 124,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_MUX_DATA_STAGING_BCM56860_A0fmt */ 
        /* format            IFP_COUNTER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_IFP_COUNTER_MUX_DATA_STAGING_BCM56860_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_SETfmt */ 
        /* format            IFP_COUNTER_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_COUNTER_SETfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_SET_BCM56275_A0fmt */ 
        /* format            IFP_COUNTER_SETfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_COUNTER_SET_BCM56275_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_SET_BCM56370_A0fmt */ 
        /* format            IFP_COUNTER_SETfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_COUNTER_SET_BCM56370_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_SET_BCM56470_A0fmt */ 
        /* format            IFP_COUNTER_SETfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_COUNTER_SET_BCM56470_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_SET_BCM56770_A0fmt */ 
        /* format            IFP_COUNTER_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_COUNTER_SET_BCM56970_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_SET_BCM56870_A0fmt */ 
        /* format            IFP_COUNTER_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_COUNTER_SET_BCM56970_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_SET_BCM56970_A0fmt */ 
        /* format            IFP_COUNTER_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_COUNTER_SET_BCM56970_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_SET_BCM56980_A0fmt */ 
        /* format            IFP_COUNTER_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_COUNTER_SET_BCM56980_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_SET_BCM56980_B0fmt */ 
        /* format            IFP_COUNTER_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_COUNTER_SET_BCM56980_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_TABLE_COV_DEFSfmt */ 
        /* format            IFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_COUNTER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt */ 
        /* format            IFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_TABLE_COV_DEFS_BCM53540_A0fmt */ 
        /* format            IFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_TABLE_COV_DEFS_BCM53570_A0fmt */ 
        /* format            IFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_TABLE_COV_DEFS_BCM53570_B0fmt */ 
        /* format            IFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_TABLE_COV_DEFS_BCM56070_A0fmt */ 
        /* format            IFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_TABLE_COV_DEFS_BCM56150_A0fmt */ 
        /* format            IFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_COUNTER_TABLE_COV_DEFS_BCM56160_A0fmt */ 
        /* format            IFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_CUT_THRU_OVERRIDE_SETfmt */ 
        /* format            IFP_CUT_THRU_OVERRIDE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_CUT_THRU_OVERRIDE_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_DELAYED_DROP_SETfmt */ 
        /* format            IFP_DELAYED_DROP_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DELAYED_DROP_SETfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_DELAYED_REDIRECT_SETfmt */ 
        /* format            IFP_DELAYED_REDIRECT_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_DELAYED_REDIRECT_SETfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_DLB_ALTERNATE_PATH_CONTROL_SETfmt */ 
        /* format            IFP_DLB_ALTERNATE_PATH_CONTROL_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DLB_ALTERNATE_PATH_CONTROL_SETfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_DLB_ALTERNATE_PATH_CONTROL_SET_BCM56980_A0fmt */ 
        /* format            IFP_DLB_ALTERNATE_PATH_CONTROL_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DLB_ALTERNATE_PATH_CONTROL_SET_BCM56980_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_DLB_ALTERNATE_PATH_CONTROL_SET_BCM56980_B0fmt */ 
        /* format            IFP_DLB_ALTERNATE_PATH_CONTROL_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DLB_ALTERNATE_PATH_CONTROL_SET_BCM56980_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_DLB_ECMP_MONITOR_SETfmt */ 
        /* format            IFP_DLB_ECMP_MONITOR_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DLB_ECMP_MONITOR_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_DLB_ECMP_SETfmt */ 
        /* format            IFP_DLB_ECMP_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DLB_ECMP_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_DLB_ECMP_SET_BCM56980_A0fmt */ 
        /* format            IFP_DLB_ECMP_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DLB_ECMP_SET_BCM56980_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_DLB_ECMP_SET_BCM56980_B0fmt */ 
        /* format            IFP_DLB_ECMP_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DLB_ECMP_SET_BCM56980_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_DLB_HGT_LAG_SETfmt */ 
        /* format            IFP_DLB_HGT_LAG_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DLB_HGT_LAG_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_DOPfmt */ 
        /* format            IFP_DOPfmt */
        /* nFields     */ 84,
        /* *fields     */ soc_IFP_DOPfmt_fields,
        /* bits        */ 2592,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_DOP_BCM56275_A0fmt */ 
        /* format            IFP_DOPfmt */
        /* nFields     */ 120,
        /* *fields     */ soc_IFP_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 3840,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_DOP_BCM56370_A0fmt */ 
        /* format            IFP_DOPfmt */
        /* nFields     */ 120,
        /* *fields     */ soc_IFP_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 3840,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_DOP_BCM56470_A0fmt */ 
        /* format            IFP_DOPfmt */
        /* nFields     */ 120,
        /* *fields     */ soc_IFP_DOP_BCM56470_A0fmt_fields,
        /* bits        */ 3872,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F0fmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_2fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_2fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_0_BCM53570_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_0_BCM53570_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_0_BCM53570_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_0_BCM53570_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_0_BCM56070_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_0_BCM53570_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1_BCM53540_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1_BCM56160_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1_BCM53570_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1_BCM56160_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1_BCM53570_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1_BCM56160_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1_BCM56070_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1_BCM56160_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1_BCM56160_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1_BCM56160_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1_BCM56260_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1_BCM56260_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1_BCM56260_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1_BCM56260_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1_BCM56270_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1_BCM56260_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1_BCM56450_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1_BCM56450_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1_BCM56450_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1_BCM56450_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_1_BCM56450_B1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_1_BCM56450_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM53400_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM53400_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56142_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56634_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56150_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56150_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56260_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56260_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56260_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56260_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56270_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56260_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56334_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56634_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56334_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56634_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56340_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56640_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56440_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56440_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56440_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56440_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56450_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56450_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56450_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56450_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56450_B1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56450_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56524_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56634_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56524_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56634_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56624_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56634_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56634_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56634_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56634_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56640_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56640_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56680_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56685_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56634_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56685_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1_BCM56634_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56725_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM56820_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F1_BCM88732_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F1fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56070_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_4fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_4fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56070_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_5fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_5fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56070_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_6fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_6fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56070_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_7fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_7fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM53400_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM53540_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM53570_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM53570_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56070_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56142_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56150_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56150_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56160_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56260_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56260_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56270_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56334_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56334_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56340_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56440_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56440_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56450_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56450_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56450_B1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56524_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56524_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56634_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56680_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56685_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM56685_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_0_BCM88732_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_0_BCM88732_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM53540_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM53570_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM53570_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56070_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56150_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56160_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56260_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56260_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56270_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56340_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56450_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56450_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56450_B1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56634_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_1_BCM88732_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM88732_A0fmt_fields,
        /* bits        */ 132,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM53540_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM53570_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM53570_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56070_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56142_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56150_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56160_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56260_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56260_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56270_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56334_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56334_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56340_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56440_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56440_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56450_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56450_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56450_B1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56524_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56524_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56634_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56634_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56685_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_2_BCM56685_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM53540_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM53570_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM53570_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56070_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56142_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56150_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56160_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56260_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56260_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56270_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56334_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56334_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56340_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56440_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56440_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56450_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56450_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56450_B1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56524_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56524_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56634_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56640_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56685_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F2_3_BCM56685_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM53400_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM53540_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM53570_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM53570_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56070_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56150_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56160_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56260_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56260_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56270_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56340_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56450_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56450_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56450_B1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56524_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56640_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56680_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56685_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM56820_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F3_BCM88732_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM53400_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM53400_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM53540_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM53400_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM53570_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM53570_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56070_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56142_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56150_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56160_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM53400_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56260_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56260_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56270_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56334_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56334_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56340_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56440_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56440_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56450_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56450_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56450_B1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56524_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56524_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56634_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56640_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56685_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_0_BCM56685_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_0fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM53400_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM53400_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM53540_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM53400_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM53570_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM53570_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56070_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56142_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56150_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56160_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM53400_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56260_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56260_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56270_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56260_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56334_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56334_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56340_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56440_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56440_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56450_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56450_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56450_B1fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56450_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56524_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56524_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56634_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56640_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56685_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_F4_1_BCM56685_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_F4_1fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_1_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM53400_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM53400_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM53540_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56160_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM53570_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM53570_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM53570_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM53570_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56070_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM53570_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56142_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56334_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56150_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56150_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56160_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56160_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56260_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56260_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56270_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56334_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56334_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56334_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56334_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56440_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56440_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56440_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56440_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56450_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56450_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56450_B1fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56524_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56685_A0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_DOUBLE_WIDE_IPBM_F0_BCM56685_B0fmt */ 
        /* format            IFP_DOUBLE_WIDE_IPBM_F0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_IPBM_F0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_DROP_SETfmt */ 
        /* format            IFP_DROP_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_DROP_SETfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_DROP_SET_BCM56980_A0fmt */ 
        /* format            IFP_DROP_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_DROP_SET_BCM56980_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_DROP_SET_BCM56980_B0fmt */ 
        /* format            IFP_DROP_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_DROP_SET_BCM56980_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt */ 
        /* format            IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_COUNTER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt */ 
        /* format            IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_B0fmt */ 
        /* format            IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56670_A0fmt */ 
        /* format            IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56670_B0fmt */ 
        /* format            IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56670_C0fmt */ 
        /* format            IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56860_A0fmt */ 
        /* format            IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56860_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56960_A0fmt */ 
        /* format            IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56965_A0fmt */ 
        /* format            IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_EDIT_CTRL_ID_ACTION_SETfmt */ 
        /* format            IFP_EDIT_CTRL_ID_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_EDIT_CTRL_ID_ACTION_SETfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_ELEPHANT_TRAP_SETfmt */ 
        /* format            IFP_ELEPHANT_TRAP_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_ELEPHANT_TRAP_SETfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFSfmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFSfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM53540_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM53570_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM53570_B0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56070_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56150_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56160_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56275_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56370_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56470_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56560_B0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56670_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56670_B0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56670_C0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56770_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56850_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56860_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56860_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56870_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56960_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56965_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56980_A0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_EVEN_METER_COV_DEFS_BCM56980_B0fmt */ 
        /* format            IFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_FCOE_VSAN_SETfmt */ 
        /* format            IFP_FCOE_VSAN_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_FCOE_VSAN_SETfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_GREEN_TO_PID_SETfmt */ 
        /* format            IFP_GREEN_TO_PID_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_GREEN_TO_PID_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_IGNORE_FCOE_ZONE_CHECK_SETfmt */ 
        /* format            IFP_IGNORE_FCOE_ZONE_CHECK_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_IGNORE_FCOE_ZONE_CHECK_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_INBAND_TELEMETRY_SETfmt */ 
        /* format            IFP_INBAND_TELEMETRY_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_INBAND_TELEMETRY_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_INSTRUMENTATION_SETfmt */ 
        /* format            IFP_INSTRUMENTATION_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_INSTRUMENTATION_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_KEY_320Bfmt */ 
        /* format            IFP_KEY_320Bfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_KEY_320Bfmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_KEY_480Bfmt */ 
        /* format            IFP_KEY_480Bfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_KEY_480Bfmt_fields,
        /* bits        */ 480,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_KEY_POST_MUXfmt */ 
        /* format            IFP_KEY_POST_MUXfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IFP_KEY_POST_MUXfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_KEY_POST_MUX_BCM56980_A0fmt */ 
        /* format            IFP_KEY_POST_MUXfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IFP_KEY_POST_MUX_BCM56980_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_KEY_POST_MUX_BCM56980_B0fmt */ 
        /* format            IFP_KEY_POST_MUXfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IFP_KEY_POST_MUX_BCM56980_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_KEY_SEL_LOGICAL_TABLE_ID_AND_CLASS_IDfmt */ 
        /* format            IFP_KEY_SEL_LOGICAL_TABLE_ID_AND_CLASS_IDfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_KEY_SEL_LOGICAL_TABLE_ID_AND_CLASS_IDfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUSfmt */ 
        /* format            IFP_L0_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_L0_BUSfmt_fields,
        /* bits        */ 1460,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_BCM56275_A0fmt */ 
        /* format            IFP_L0_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_L0_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 1904,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_BCM56370_A0fmt */ 
        /* format            IFP_L0_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_L0_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 1904,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_BCM56470_A0fmt */ 
        /* format            IFP_L0_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_L0_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 2072,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_BCM56770_A0fmt */ 
        /* format            IFP_L0_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_L0_BUS_BCM56770_A0fmt_fields,
        /* bits        */ 1838,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_BCM56870_A0fmt */ 
        /* format            IFP_L0_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_L0_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 1822,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_BCM56980_A0fmt */ 
        /* format            IFP_L0_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_L0_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 1052,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_BCM56980_B0fmt */ 
        /* format            IFP_L0_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_L0_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 1052,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_16BITfmt */ 
        /* format            IFP_L0_BUS_SECTION_16BITfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_16BITfmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_16BIT_BCM56275_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_16BITfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_16BIT_BCM56370_A0fmt_fields,
        /* bits        */ 864,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_16BIT_BCM56370_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_16BITfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_16BIT_BCM56370_A0fmt_fields,
        /* bits        */ 864,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_16BIT_BCM56470_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_16BITfmt */
        /* nFields     */ 54,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_16BIT_BCM56370_A0fmt_fields,
        /* bits        */ 864,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_16BIT_BCM56770_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_16BITfmt */
        /* nFields     */ 50,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_16BIT_BCM56870_A0fmt_fields,
        /* bits        */ 800,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_16BIT_BCM56870_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_16BITfmt */
        /* nFields     */ 50,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_16BIT_BCM56870_A0fmt_fields,
        /* bits        */ 800,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_16BIT_BCM56980_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_16BITfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_16BIT_BCM56980_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_16BIT_BCM56980_B0fmt */ 
        /* format            IFP_L0_BUS_SECTION_16BITfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_16BIT_BCM56980_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_2BITfmt */ 
        /* format            IFP_L0_BUS_SECTION_2BITfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_2BITfmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_2BIT_BCM56275_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_2BITfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_2BIT_BCM56275_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_2BIT_BCM56370_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_2BITfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_2BIT_BCM56370_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_2BIT_BCM56470_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_2BITfmt */
        /* nFields     */ 35,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_2BIT_BCM56470_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_2BIT_BCM56770_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_2BITfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_2BIT_BCM56870_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_2BIT_BCM56870_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_2BITfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_2BIT_BCM56870_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_2BIT_BCM56970_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_2BITfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_2BIT_BCM56970_A0fmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_32BITfmt */ 
        /* format            IFP_L0_BUS_SECTION_32BITfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_32BITfmt_fields,
        /* bits        */ 608,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_32BIT_BCM56470_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_32BITfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_32BIT_BCM56470_A0fmt_fields,
        /* bits        */ 768,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_32BIT_BCM56980_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_32BITfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_32BIT_BCM56980_A0fmt_fields,
        /* bits        */ 384,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_32BIT_BCM56980_B0fmt */ 
        /* format            IFP_L0_BUS_SECTION_32BITfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_32BIT_BCM56980_A0fmt_fields,
        /* bits        */ 384,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_4BITfmt */ 
        /* format            IFP_L0_BUS_SECTION_4BITfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_4BITfmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_4BIT_BCM56275_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_4BITfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_4BIT_BCM56870_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_4BIT_BCM56370_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_4BITfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_4BIT_BCM56870_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_4BIT_BCM56470_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_4BITfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_4BIT_BCM56870_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_4BIT_BCM56770_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_4BITfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_4BIT_BCM56870_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_4BIT_BCM56870_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_4BITfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_4BIT_BCM56870_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_4BIT_BCM56980_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_4BITfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_4BIT_BCM56980_A0fmt_fields,
        /* bits        */ 100,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_4BIT_BCM56980_B0fmt */ 
        /* format            IFP_L0_BUS_SECTION_4BITfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_4BIT_BCM56980_A0fmt_fields,
        /* bits        */ 100,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_8BITfmt */ 
        /* format            IFP_L0_BUS_SECTION_8BITfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_8BITfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_8BIT_BCM56275_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_8BITfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_8BIT_BCM56370_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_8BIT_BCM56370_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_8BITfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_8BIT_BCM56370_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_8BIT_BCM56470_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_8BITfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_8BIT_BCM56370_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_8BIT_BCM56770_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_8BITfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_8BIT_BCM56370_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_8BIT_BCM56870_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_8BITfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_8BIT_BCM56870_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_8BIT_BCM56980_A0fmt */ 
        /* format            IFP_L0_BUS_SECTION_8BITfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_8BIT_BCM56980_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_L0_BUS_SECTION_8BIT_BCM56980_B0fmt */ 
        /* format            IFP_L0_BUS_SECTION_8BITfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IFP_L0_BUS_SECTION_8BIT_BCM56980_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_L1_BUSfmt */ 
        /* format            IFP_L1_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_L1_BUSfmt_fields,
        /* bits        */ 344,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_L1_BUS_BCM56980_A0fmt */ 
        /* format            IFP_L1_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_L1_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 376,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_L1_BUS_BCM56980_B0fmt */ 
        /* format            IFP_L1_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_L1_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 376,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_L1_BUS_SECTION_Afmt */ 
        /* format            IFP_L1_BUS_SECTION_Afmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IFP_L1_BUS_SECTION_Afmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_L1_BUS_SECTION_Bfmt */ 
        /* format            IFP_L1_BUS_SECTION_Bfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_L1_BUS_SECTION_Bfmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_L1_BUS_SECTION_Cfmt */ 
        /* format            IFP_L1_BUS_SECTION_Cfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_L1_BUS_SECTION_Cfmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_L2_BUSfmt */ 
        /* format            IFP_L2_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_L2_BUSfmt_fields,
        /* bits        */ 264,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_L2_BUS_BCM56980_A0fmt */ 
        /* format            IFP_L2_BUSfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IFP_L2_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_L2_BUS_BCM56980_B0fmt */ 
        /* format            IFP_L2_BUSfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IFP_L2_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IFP_L3SW_CHANGE_L2_SETfmt */ 
        /* format            IFP_L3SW_CHANGE_L2_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_L3SW_CHANGE_L2_SETfmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_L3SW_CHANGE_L2_SET_BCM56275_A0fmt */ 
        /* format            IFP_L3SW_CHANGE_L2_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_L3SW_CHANGE_L2_SET_BCM56275_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_L3SW_CHANGE_L2_SET_BCM56370_A0fmt */ 
        /* format            IFP_L3SW_CHANGE_L2_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_L3SW_CHANGE_L2_SET_BCM56370_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_L3SW_CHANGE_L2_SET_BCM56470_A0fmt */ 
        /* format            IFP_L3SW_CHANGE_L2_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_L3SW_CHANGE_L2_SET_BCM56470_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_L3SW_CHANGE_L2_SET_BCM56770_A0fmt */ 
        /* format            IFP_L3SW_CHANGE_L2_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_L3SW_CHANGE_L2_SET_BCM56970_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_L3SW_CHANGE_L2_SET_BCM56870_A0fmt */ 
        /* format            IFP_L3SW_CHANGE_L2_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_L3SW_CHANGE_L2_SET_BCM56970_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_L3SW_CHANGE_L2_SET_BCM56970_A0fmt */ 
        /* format            IFP_L3SW_CHANGE_L2_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_L3SW_CHANGE_L2_SET_BCM56970_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_L3SW_CHANGE_L2_SET_BCM56980_A0fmt */ 
        /* format            IFP_L3SW_CHANGE_L2_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_L3SW_CHANGE_L2_SET_BCM56980_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_L3SW_CHANGE_L2_SET_BCM56980_B0fmt */ 
        /* format            IFP_L3SW_CHANGE_L2_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_L3SW_CHANGE_L2_SET_BCM56980_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_L3_BUSfmt */ 
        /* format            IFP_L3_BUSfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_IFP_L3_BUSfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_LB_CONTROLS_SETfmt */ 
        /* format            IFP_LB_CONTROLS_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_LB_CONTROLS_SETfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_LB_CONTROLS_SET_BCM56980_A0fmt */ 
        /* format            IFP_LB_CONTROLS_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_LB_CONTROLS_SET_BCM56980_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_LB_CONTROLS_SET_BCM56980_B0fmt */ 
        /* format            IFP_LB_CONTROLS_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_LB_CONTROLS_SET_BCM56980_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_LOGICAL_TABLE_SELECT_DATA_FORMATfmt */ 
        /* format            IFP_LOGICAL_TABLE_SELECT_DATA_FORMATfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_IFP_LOGICAL_TABLE_SELECT_DATA_FORMATfmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_LOGICAL_TABLE_SELECT_TCAM_FORMATfmt */ 
        /* format            IFP_LOGICAL_TABLE_SELECT_TCAM_FORMATfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_IFP_LOGICAL_TABLE_SELECT_TCAM_FORMATfmt_fields,
        /* bits        */ 201,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_LOGICAL_TBL_DOPfmt */ 
        /* format            IFP_LOGICAL_TBL_DOPfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_IFP_LOGICAL_TBL_DOPfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_LOGICAL_TBL_DOP_BCM56275_A0fmt */ 
        /* format            IFP_LOGICAL_TBL_DOPfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IFP_LOGICAL_TBL_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_LOGICAL_TBL_DOP_BCM56370_A0fmt */ 
        /* format            IFP_LOGICAL_TBL_DOPfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IFP_LOGICAL_TBL_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_LOGICAL_TBL_DOP_BCM56470_A0fmt */ 
        /* format            IFP_LOGICAL_TBL_DOPfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IFP_LOGICAL_TBL_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IFP_LOOKUP_STATUS_VECTORfmt */ 
        /* format            IFP_LOOKUP_STATUS_VECTORfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IFP_LOOKUP_STATUS_VECTORfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_LOOKUP_STATUS_VECTOR_BCM56275_A0fmt */ 
        /* format            IFP_LOOKUP_STATUS_VECTORfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IFP_LOOKUP_STATUS_VECTOR_BCM56870_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_LOOKUP_STATUS_VECTOR_BCM56370_A0fmt */ 
        /* format            IFP_LOOKUP_STATUS_VECTORfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IFP_LOOKUP_STATUS_VECTOR_BCM56870_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_LOOKUP_STATUS_VECTOR_BCM56470_A0fmt */ 
        /* format            IFP_LOOKUP_STATUS_VECTORfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IFP_LOOKUP_STATUS_VECTOR_BCM56870_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_LOOKUP_STATUS_VECTOR_BCM56770_A0fmt */ 
        /* format            IFP_LOOKUP_STATUS_VECTORfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IFP_LOOKUP_STATUS_VECTOR_BCM56870_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_LOOKUP_STATUS_VECTOR_BCM56870_A0fmt */ 
        /* format            IFP_LOOKUP_STATUS_VECTORfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IFP_LOOKUP_STATUS_VECTOR_BCM56870_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_LOOKUP_STATUS_VECTOR_BCM56970_A0fmt */ 
        /* format            IFP_LOOKUP_STATUS_VECTORfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IFP_LOOKUP_STATUS_VECTOR_BCM56970_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_LOOKUP_STATUS_VECTOR_BCM56980_A0fmt */ 
        /* format            IFP_LOOKUP_STATUS_VECTORfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_LOOKUP_STATUS_VECTOR_BCM56980_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_LOOKUP_STATUS_VECTOR_BCM56980_B0fmt */ 
        /* format            IFP_LOOKUP_STATUS_VECTORfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_LOOKUP_STATUS_VECTOR_BCM56980_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_LOOKUP_STATUS_VECTOR_DOPfmt */ 
        /* format            IFP_LOOKUP_STATUS_VECTOR_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_LOOKUP_STATUS_VECTOR_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_LOOKUP_STATUS_VECTOR_POSTfmt */ 
        /* format            IFP_LOOKUP_STATUS_VECTOR_POSTfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_LOOKUP_STATUS_VECTOR_POSTfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGINGfmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGINGfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGING_BCM56275_A0fmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGING_BCM56275_A0fmt_fields,
        /* bits        */ 137,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGING_BCM56340_A0fmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGING_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGING_BCM56470_A0fmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGING_BCM56470_A0fmt_fields,
        /* bits        */ 137,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGING_BCM56560_A0fmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGING_BCM56560_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGING_BCM56560_B0fmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGING_BCM56560_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGING_BCM56640_A0fmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGING_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGING_BCM56670_A0fmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGING_BCM56670_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGING_BCM56670_B0fmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGING_BCM56670_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGING_BCM56670_C0fmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGING_BCM56670_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGING_BCM56850_A0fmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGING_BCM56850_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_DATA_STAGING_BCM56860_A0fmt */ 
        /* format            IFP_METER_MUX_DATA_STAGINGfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_METER_MUX_DATA_STAGING_BCM56860_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_FORMATfmt */ 
        /* format            IFP_METER_MUX_FORMATfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_METER_MUX_FORMATfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_METER_MUX_FORMAT_BCM56470_A0fmt */ 
        /* format            IFP_METER_MUX_FORMATfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_METER_MUX_FORMAT_BCM56470_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_METER_SETfmt */ 
        /* format            IFP_METER_SETfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_METER_SETfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_METER_SET_BCM56275_A0fmt */ 
        /* format            IFP_METER_SETfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_METER_SET_BCM56275_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_METER_SET_BCM56370_A0fmt */ 
        /* format            IFP_METER_SETfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_METER_SET_BCM56870_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_METER_SET_BCM56470_A0fmt */ 
        /* format            IFP_METER_SETfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_METER_SET_BCM56470_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_METER_SET_BCM56770_A0fmt */ 
        /* format            IFP_METER_SETfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_METER_SET_BCM56870_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_METER_SET_BCM56870_A0fmt */ 
        /* format            IFP_METER_SETfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_METER_SET_BCM56870_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_METER_SET_BCM56980_A0fmt */ 
        /* format            IFP_METER_SETfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_METER_SET_BCM56980_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_METER_SET_BCM56980_B0fmt */ 
        /* format            IFP_METER_SETfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_METER_SET_BCM56980_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_MIRROR_OVERRIDE_SETfmt */ 
        /* format            IFP_MIRROR_OVERRIDE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_MIRROR_OVERRIDE_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_MIRROR_SETfmt */ 
        /* format            IFP_MIRROR_SETfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_MIRROR_SETfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_MIRROR_SET_BCM56980_A0fmt */ 
        /* format            IFP_MIRROR_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_MIRROR_SET_BCM56980_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_MIRROR_SET_BCM56980_B0fmt */ 
        /* format            IFP_MIRROR_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_MIRROR_SET_BCM56980_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_MPLS_FORWARDING_LABEL_ACTIONfmt */ 
        /* format            IFP_MPLS_FORWARDING_LABEL_ACTIONfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_MPLS_FORWARDING_LABEL_ACTIONfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_NAT_OVERRIDE_SETfmt */ 
        /* format            IFP_NAT_OVERRIDE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_NAT_OVERRIDE_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_NAT_SETfmt */ 
        /* format            IFP_NAT_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_NAT_SETfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFSfmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFSfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM53400_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM53540_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM53570_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM53570_B0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56070_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56150_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56160_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56275_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56340_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFSfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56370_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56470_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56560_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56560_B0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56670_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56670_B0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56670_C0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56770_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56850_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56860_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56860_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56870_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56960_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56965_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56970_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56980_A0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_ODD_METER_COV_DEFS_BCM56980_B0fmt */ 
        /* format            IFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_F1fmt */ 
        /* format            IFP_PAIRING_F1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_PAIRING_F1fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_FIXEDfmt */ 
        /* format            IFP_PAIRING_FIXEDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_PAIRING_FIXEDfmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_FIXED_BCM56560_A0fmt */ 
        /* format            IFP_PAIRING_FIXEDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_PAIRING_FIXED_BCM56560_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_FIXED_BCM56560_B0fmt */ 
        /* format            IFP_PAIRING_FIXEDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_PAIRING_FIXED_BCM56560_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_FIXED_BCM56670_A0fmt */ 
        /* format            IFP_PAIRING_FIXEDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_PAIRING_FIXED_BCM56670_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_FIXED_BCM56670_B0fmt */ 
        /* format            IFP_PAIRING_FIXEDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_PAIRING_FIXED_BCM56670_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_FIXED_BCM56670_C0fmt */ 
        /* format            IFP_PAIRING_FIXEDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_PAIRING_FIXED_BCM56670_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_FIXED_BCM56860_A0fmt */ 
        /* format            IFP_PAIRING_FIXEDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_PAIRING_FIXED_BCM56860_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_IPBM_F0fmt */ 
        /* format            IFP_PAIRING_IPBM_F0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_PAIRING_IPBM_F0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_IPBM_F0_BCM56560_A0fmt */ 
        /* format            IFP_PAIRING_IPBM_F0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_PAIRING_IPBM_F0_BCM56560_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_IPBM_F0_BCM56560_B0fmt */ 
        /* format            IFP_PAIRING_IPBM_F0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_PAIRING_IPBM_F0_BCM56560_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_IPBM_F0_BCM56670_A0fmt */ 
        /* format            IFP_PAIRING_IPBM_F0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_PAIRING_IPBM_F0_BCM56560_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_IPBM_F0_BCM56670_B0fmt */ 
        /* format            IFP_PAIRING_IPBM_F0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_PAIRING_IPBM_F0_BCM56560_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_IPBM_F0_BCM56670_C0fmt */ 
        /* format            IFP_PAIRING_IPBM_F0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_PAIRING_IPBM_F0_BCM56560_A0fmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_IPBM_F0_BCM56850_A0fmt */ 
        /* format            IFP_PAIRING_IPBM_F0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_PAIRING_IPBM_F0_BCM56850_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_PAIRING_IPBM_F0_BCM56860_A0fmt */ 
        /* format            IFP_PAIRING_IPBM_F0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_PAIRING_IPBM_F0_BCM56860_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_POLICY_PDD_OUT_BUSfmt */ 
        /* format            IFP_POLICY_PDD_OUT_BUSfmt */
        /* nFields     */ 131,
        /* *fields     */ soc_IFP_POLICY_PDD_OUT_BUSfmt_fields,
        /* bits        */ 426,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_POLICY_PDD_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IFP_POLICY_PDD_OUT_BUSfmt */
        /* nFields     */ 135,
        /* *fields     */ soc_IFP_POLICY_PDD_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 439,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_POLICY_PDD_OUT_BUS_BCM56370_A0fmt */ 
        /* format            IFP_POLICY_PDD_OUT_BUSfmt */
        /* nFields     */ 131,
        /* *fields     */ soc_IFP_POLICY_PDD_OUT_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_POLICY_PDD_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IFP_POLICY_PDD_OUT_BUSfmt */
        /* nFields     */ 135,
        /* *fields     */ soc_IFP_POLICY_PDD_OUT_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 441,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_POST_MUX_CONTROLSfmt */ 
        /* format            IFP_POST_MUX_CONTROLSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_POST_MUX_CONTROLSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_POST_MUX_CONTROLS_BCM56980_A0fmt */ 
        /* format            IFP_POST_MUX_CONTROLSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_POST_MUX_CONTROLS_BCM56980_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_POST_MUX_CONTROLS_BCM56980_B0fmt */ 
        /* format            IFP_POST_MUX_CONTROLSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IFP_POST_MUX_CONTROLS_BCM56980_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_PROFILE_SET_1fmt */ 
        /* format            IFP_PROFILE_SET_1fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IFP_PROFILE_SET_1fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_PROFILE_SET_2fmt */ 
        /* format            IFP_PROFILE_SET_2fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IFP_PROFILE_SET_2fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_PROFILE_SET_1_BCM56275_A0fmt */ 
        /* format            IFP_PROFILE_SET_1fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IFP_PROFILE_SET_1_BCM56370_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_PROFILE_SET_1_BCM56370_A0fmt */ 
        /* format            IFP_PROFILE_SET_1fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IFP_PROFILE_SET_1_BCM56370_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_PROFILE_SET_1_BCM56470_A0fmt */ 
        /* format            IFP_PROFILE_SET_1fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IFP_PROFILE_SET_1_BCM56370_A0fmt_fields,
        /* bits        */ 62,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_PROFILE_SET_1_BCM56980_A0fmt */ 
        /* format            IFP_PROFILE_SET_1fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IFP_PROFILE_SET_1_BCM56980_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_PROFILE_SET_1_BCM56980_B0fmt */ 
        /* format            IFP_PROFILE_SET_1fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IFP_PROFILE_SET_1_BCM56980_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_PROFILE_SET_1_DATA_FORMATfmt */ 
        /* format            IFP_PROFILE_SET_1_DATA_FORMATfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_PROFILE_SET_1_DATA_FORMATfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_PROFILE_SET_2_BCM56980_A0fmt */ 
        /* format            IFP_PROFILE_SET_2fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IFP_PROFILE_SET_2_BCM56980_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_PROFILE_SET_2_BCM56980_B0fmt */ 
        /* format            IFP_PROFILE_SET_2fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IFP_PROFILE_SET_2_BCM56980_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_PROFILE_SET_2_DATA_FORMATfmt */ 
        /* format            IFP_PROFILE_SET_2_DATA_FORMATfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_PROFILE_SET_2_DATA_FORMATfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_PROTECTION_SWITCHING_DROP_OVERIDE_SETfmt */ 
        /* format            IFP_PROTECTION_SWITCHING_DROP_OVERIDE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_PROTECTION_SWITCHING_DROP_OVERIDE_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_PROTECTION_SWITCHING_SETfmt */ 
        /* format            IFP_PROTECTION_SWITCHING_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_PROTECTION_SWITCHING_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IFP_REDIRECT_SETfmt */ 
        /* format            IFP_REDIRECT_SETfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IFP_REDIRECT_SETfmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_REDIRECT_SET_BCM56275_A0fmt */ 
        /* format            IFP_REDIRECT_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_REDIRECT_SET_BCM56870_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_REDIRECT_SET_BCM56370_A0fmt */ 
        /* format            IFP_REDIRECT_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_REDIRECT_SET_BCM56870_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_REDIRECT_SET_BCM56470_A0fmt */ 
        /* format            IFP_REDIRECT_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_REDIRECT_SET_BCM56870_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_REDIRECT_SET_BCM56770_A0fmt */ 
        /* format            IFP_REDIRECT_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_REDIRECT_SET_BCM56870_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_REDIRECT_SET_BCM56870_A0fmt */ 
        /* format            IFP_REDIRECT_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_REDIRECT_SET_BCM56870_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_REDIRECT_SET_BCM56970_A0fmt */ 
        /* format            IFP_REDIRECT_SETfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IFP_REDIRECT_SET_BCM56970_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_REDIRECT_SET_BCM56980_A0fmt */ 
        /* format            IFP_REDIRECT_SETfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IFP_REDIRECT_SET_BCM56980_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_REDIRECT_SET_BCM56980_B0fmt */ 
        /* format            IFP_REDIRECT_SETfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IFP_REDIRECT_SET_BCM56980_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_RESOLUTIONfmt */ 
        /* format            IFP_RESOLUTIONfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_RESOLUTIONfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SECURITY_STATUSfmt */ 
        /* format            IFP_SECURITY_STATUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_SECURITY_STATUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_SFLOW_SETfmt */ 
        /* format            IFP_SFLOW_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SFLOW_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_CTR_BUSfmt */ 
        /* format            IFP_SHARED_TO_IFP_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_CTR_BUSfmt_fields,
        /* bits        */ 148,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_CTR_BUS_BCM56560_A0fmt */ 
        /* format            IFP_SHARED_TO_IFP_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_CTR_BUS_BCM56560_B0fmt */ 
        /* format            IFP_SHARED_TO_IFP_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_CTR_BUS_BCM56670_A0fmt */ 
        /* format            IFP_SHARED_TO_IFP_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_CTR_BUS_BCM56670_B0fmt */ 
        /* format            IFP_SHARED_TO_IFP_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_CTR_BUS_BCM56670_C0fmt */ 
        /* format            IFP_SHARED_TO_IFP_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_CTR_BUS_BCM56860_A0fmt */ 
        /* format            IFP_SHARED_TO_IFP_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_CTR_BUS_BCM56860_A0fmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_DATA_BUSfmt */ 
        /* format            IFP_SHARED_TO_IFP_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_DATA_BUSfmt_fields,
        /* bits        */ 400,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_DATA_BUS_BCM56560_A0fmt */ 
        /* format            IFP_SHARED_TO_IFP_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 1376,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_DATA_BUS_BCM56560_B0fmt */ 
        /* format            IFP_SHARED_TO_IFP_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 1376,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_DATA_BUS_BCM56670_A0fmt */ 
        /* format            IFP_SHARED_TO_IFP_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 1376,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_DATA_BUS_BCM56670_B0fmt */ 
        /* format            IFP_SHARED_TO_IFP_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 1376,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_DATA_BUS_BCM56670_C0fmt */ 
        /* format            IFP_SHARED_TO_IFP_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 1376,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SHARED_TO_IFP_DATA_BUS_BCM56860_A0fmt */ 
        /* format            IFP_SHARED_TO_IFP_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SHARED_TO_IFP_DATA_BUS_BCM56860_A0fmt_fields,
        /* bits        */ 1376,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_COUNTER_TABLE_COV_DEFSfmt */ 
        /* format            IFP_SINGLE_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_COUNTER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_COUNTER_TABLE_COV_DEFS_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_COUNTER_TABLE_COV_DEFS_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_COUNTER_TABLE_COV_DEFS_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_COUNTER_TABLE_COV_DEFS_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_COUNTER_TABLE_COV_DEFS_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFS_BCM56860_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_COUNTER_TABLE_COV_DEFS_BCM56960_A0fmt */ 
        /* format            IFP_SINGLE_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_COUNTER_TABLE_COV_DEFS_BCM56965_A0fmt */ 
        /* format            IFP_SINGLE_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_DUAL_COUNTER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_14fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_14fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_14fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_15fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_15fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_15fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_16fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_16fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_16fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56340_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_0_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_10_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56340_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_11_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_11fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56340_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_12_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_12fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_12_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_13_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_13fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_13_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_14_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_14fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_14_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_14_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_14fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_14_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_14_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_14fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_14_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_14_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_14fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_14_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_14_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_14fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_14_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_14_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_14fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_14_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_14_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_14fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_14_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_14_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_14fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_14_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_14_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_14fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_14_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_15_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_15_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_15_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_15_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_15_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_15_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_15_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_15_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_15_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_15_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_15_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_15_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_15_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_15_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_15_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_15fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_15_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_15_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_15fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_15_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_16_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_16fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_16_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_16_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_16fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_16_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_16_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_16fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_16_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_16_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_16fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_16_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_16_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_16fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_16_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_16_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_16fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_16_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56820_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56820_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_1_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_1fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM88732_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56820_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56820_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_2_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_2_BCM88732_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_3_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_3_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_4_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM88732_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56670_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_5_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_5_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56624_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56680_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_6_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_6fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM88732_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_7_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_7_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_8_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_8fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_8_BCM88732_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56334_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56334_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56334_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56560_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F1_9_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F1_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_9_BCM56860_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56685_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_12fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_12fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_12fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_13fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_13fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_14fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_14fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_15fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_15fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_16fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_17fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_17fmt */
        /* nFields     */ 36,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_17fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_18fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_18fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_18fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0_BCM56860_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_0_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_10_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_10fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_10_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_11_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_11_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_12_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_12_BCM56160_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_12_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_12_BCM56160_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_12_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_12_BCM56160_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_12_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_12_BCM56160_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_12_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_12_BCM56160_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_12_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_12fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_12_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_12_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_12fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_12_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_12_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_12fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_12_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_12_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_12fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_12_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_12_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_12fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_12_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_13_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_13fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_13_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_13fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_13_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_13fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_13_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_13fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_14_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_14fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_14_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_14fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_14_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_14fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_14_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_14fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_15_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_15fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_15_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_15fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_15_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_15fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_15_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_15fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_16_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_16_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_16_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_16_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_16fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_17_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_17fmt */
        /* nFields     */ 40,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_17_BCM53570_B0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_17_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_17fmt */
        /* nFields     */ 40,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_17_BCM53570_B0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1_BCM56860_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_1_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56624_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56680_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_2_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_2fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_1fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3_BCM56670_B0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3_BCM56670_B0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_3_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_3fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_3_BCM56860_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56260_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56850_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM56860_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_4_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_4_BCM88732_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_5_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_5fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_5_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_6_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_6fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_6_BCM88732_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56450_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56634_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56840_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_7_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_7fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_7_BCM88732_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_8_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_8fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F2_8_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56624_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56680_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_3fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F2_9_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F2_9fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F2_2fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_5fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_14fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_14fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_14fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_15fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_15fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_15fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_16fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_16fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_16fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56340_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_0_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_0_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_0_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_10fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_10fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_10_BCM56670_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_10_BCM56670_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_10_BCM56670_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_10_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_10fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_10_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56340_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56670_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56670_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56670_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_11_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_11_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_11fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_11_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_12_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_12fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_12_BCM56860_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_13_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_13fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_13_BCM56860_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_14_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_14fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_14_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_14_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_14fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_14_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_14_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_14fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_14_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_14_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_14fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_14_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_14_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_14fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_14_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_15_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_15fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_15_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_15_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_15fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_15_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_15_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_15fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_15_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_15_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_15fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_15_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_15_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_15fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_15_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_16_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_16fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_16fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_16_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_16fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_16fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_16_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_16fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_16fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_16_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_16fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_16fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_16_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_16fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_16fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_16_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_16fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_16fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_1_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_1_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56160_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_2_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_2_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_2_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_2_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_2_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_2_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_2_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_1_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_2_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_2fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_2_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56624_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56680_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_6_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_3_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_3_BCM88732_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM56850_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_4_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_4fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_4_BCM88732_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56440_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_5_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_5_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_5_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_5_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_5_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_5_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_5_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F1_4_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_5_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_5fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_5_BCM88732_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_6_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_6fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_6_BCM88732_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_7_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_7fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_7_BCM88732_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56634_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56820_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_8_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_8fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_8_BCM88732_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM53570_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56334_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56150_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM53400_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56334_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56334_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56840_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F3_9_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F3_9fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F3_9_BCM56640_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM53400_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM53400_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM53400_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56624_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4_BCM56560_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56680_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56680_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0_BCM56634_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_SINGLE_WIDE_F4fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_F4_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_F4fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_DOUBLE_WIDE_F4_0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXEDfmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXEDfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM53400_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM53400_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM53540_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56160_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM53570_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM53570_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM53570_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM53570_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56070_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM53570_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56142_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56634_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56150_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56150_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56160_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56160_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56260_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56260_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56260_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56260_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56270_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56260_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56334_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56634_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56334_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56634_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56340_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56640_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56440_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56440_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56440_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56440_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56450_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56450_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56450_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56450_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56450_B1fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56450_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56524_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56634_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56524_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56634_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56560_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56560_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56560_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56560_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56634_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56634_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56634_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56634_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56640_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56640_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56670_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56670_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56670_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56670_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56670_C0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56670_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56685_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56634_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56685_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56634_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56725_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56820_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56820_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56820_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56840_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56634_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56840_B0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56840_B0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56850_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56850_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM56860_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM56860_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IFP_SINGLE_WIDE_FIXED_BCM88732_A0fmt */ 
        /* format            IFP_SINGLE_WIDE_FIXEDfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_SINGLE_WIDE_FIXED_BCM88732_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_SLICE_CONTROL_BUSfmt */ 
        /* format            IFP_SLICE_CONTROL_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SLICE_CONTROL_BUSfmt_fields,
        /* bits        */ 195,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_SLICE_CONTROL_BUS_BCM56980_A0fmt */ 
        /* format            IFP_SLICE_CONTROL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_SLICE_CONTROL_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_SLICE_CONTROL_BUS_BCM56980_B0fmt */ 
        /* format            IFP_SLICE_CONTROL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IFP_SLICE_CONTROL_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_SLICE_KEY_CONTROL_BUSfmt */ 
        /* format            IFP_SLICE_KEY_CONTROL_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IFP_SLICE_KEY_CONTROL_BUSfmt_fields,
        /* bits        */ 2340,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_SLICE_KEY_CONTROL_BUS_BCM56275_A0fmt */ 
        /* format            IFP_SLICE_KEY_CONTROL_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IFP_SLICE_KEY_CONTROL_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 3510,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_SLICE_KEY_CONTROL_BUS_BCM56370_A0fmt */ 
        /* format            IFP_SLICE_KEY_CONTROL_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IFP_SLICE_KEY_CONTROL_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 3510,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_SLICE_KEY_CONTROL_BUS_BCM56470_A0fmt */ 
        /* format            IFP_SLICE_KEY_CONTROL_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IFP_SLICE_KEY_CONTROL_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 3510,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_SLICE_KEY_CONTROL_BUS_BCM56980_A0fmt */ 
        /* format            IFP_SLICE_KEY_CONTROL_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SLICE_KEY_CONTROL_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 1800,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_SLICE_KEY_CONTROL_BUS_BCM56980_B0fmt */ 
        /* format            IFP_SLICE_KEY_CONTROL_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IFP_SLICE_KEY_CONTROL_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 1800,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_1fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_1fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_2fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_2fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_3fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_3fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_0_BCM56275_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_0_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_0_BCM56370_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_0_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_0_BCM56470_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_0_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_0_BCM56770_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_0_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_0_BCM56870_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_0_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_0_BCM56980_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_0_BCM56980_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_0_BCM56980_B0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_0fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_0_BCM56980_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_1_BCM56275_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_1_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_1_BCM56370_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_1_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_1_BCM56470_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_1_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_1_BCM56770_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_1_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_1_BCM56870_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_1_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_1_BCM56980_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_1_BCM56980_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_1_BCM56980_B0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_1_BCM56980_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_2_BCM56275_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_2_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_2_BCM56370_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_2_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_2_BCM56470_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_2_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_2_BCM56770_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_2_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_2_BCM56870_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_2_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_2_BCM56980_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_2_BCM56980_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_2_BCM56980_B0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_2_BCM56980_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_3_BCM56275_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_3_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_3_BCM56370_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_3_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_3_BCM56470_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_3_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_3_BCM56770_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_3_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_3_BCM56870_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_3_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_3_BCM56980_A0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_3_BCM56980_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_SOURCE_CLASS_FORMAT_3_BCM56980_B0fmt */ 
        /* format            IFP_SOURCE_CLASS_FORMAT_3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IFP_SOURCE_CLASS_FORMAT_3_BCM56980_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFSfmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM53400_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM53540_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM53570_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM53570_B0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56070_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56150_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56160_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56275_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56370_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56470_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56560_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56560_B0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56670_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56670_B0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56670_C0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56770_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56860_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56860_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56870_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56960_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56965_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56970_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56980_A0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_STORM_METER_COV_DEFS_BCM56980_B0fmt */ 
        /* format            IFP_STORM_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_STORM_METER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_DOP_DOPfmt */ 
        /* format            IFP_TCAM_DOP_DOPfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IFP_TCAM_DOP_DOPfmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_DOP_DOP_BCM56275_A0fmt */ 
        /* format            IFP_TCAM_DOP_DOPfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IFP_TCAM_DOP_DOP_BCM56275_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_DOP_DOP_BCM56370_A0fmt */ 
        /* format            IFP_TCAM_DOP_DOPfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IFP_TCAM_DOP_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_DOP_DOP_BCM56470_A0fmt */ 
        /* format            IFP_TCAM_DOP_DOPfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IFP_TCAM_DOP_DOP_BCM56470_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_0_DOPfmt */ 
        /* format            IFP_TCAM_KEY_0_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_0_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_10_DOPfmt */ 
        /* format            IFP_TCAM_KEY_10_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_10_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_11_DOPfmt */ 
        /* format            IFP_TCAM_KEY_11_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_11_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_12_DOPfmt */ 
        /* format            IFP_TCAM_KEY_12_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_12_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_13_DOPfmt */ 
        /* format            IFP_TCAM_KEY_13_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_13_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_14_DOPfmt */ 
        /* format            IFP_TCAM_KEY_14_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_14_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_15_DOPfmt */ 
        /* format            IFP_TCAM_KEY_15_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_15_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_16_DOPfmt */ 
        /* format            IFP_TCAM_KEY_16_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_16_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_17_DOPfmt */ 
        /* format            IFP_TCAM_KEY_17_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_17_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_1_DOPfmt */ 
        /* format            IFP_TCAM_KEY_1_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_1_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_2_DOPfmt */ 
        /* format            IFP_TCAM_KEY_2_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_2_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_3_DOPfmt */ 
        /* format            IFP_TCAM_KEY_3_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_3_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_4_DOPfmt */ 
        /* format            IFP_TCAM_KEY_4_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_4_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_5_DOPfmt */ 
        /* format            IFP_TCAM_KEY_5_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_5_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_6_DOPfmt */ 
        /* format            IFP_TCAM_KEY_6_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_6_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_7_DOPfmt */ 
        /* format            IFP_TCAM_KEY_7_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_7_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_8_DOPfmt */ 
        /* format            IFP_TCAM_KEY_8_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_8_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TCAM_KEY_9_DOPfmt */ 
        /* format            IFP_TCAM_KEY_9_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TCAM_KEY_9_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TIMESTAMP_INSERTION_SETfmt */ 
        /* format            IFP_TIMESTAMP_INSERTION_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TIMESTAMP_INSERTION_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_TIMESTAMP_SETfmt */ 
        /* format            IFP_TIMESTAMP_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFP_TIMESTAMP_SETfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_CTR_BUSfmt */ 
        /* format            IFP_TO_IFP_SHARED_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_CTR_BUSfmt_fields,
        /* bits        */ 118,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_CTR_BUS_BCM56560_A0fmt */ 
        /* format            IFP_TO_IFP_SHARED_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 108,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_CTR_BUS_BCM56560_B0fmt */ 
        /* format            IFP_TO_IFP_SHARED_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 108,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_CTR_BUS_BCM56670_A0fmt */ 
        /* format            IFP_TO_IFP_SHARED_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_CTR_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_CTR_BUS_BCM56670_B0fmt */ 
        /* format            IFP_TO_IFP_SHARED_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_CTR_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_CTR_BUS_BCM56670_C0fmt */ 
        /* format            IFP_TO_IFP_SHARED_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_CTR_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_CTR_BUS_BCM56860_A0fmt */ 
        /* format            IFP_TO_IFP_SHARED_CTR_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_CTR_BUS_BCM56860_A0fmt_fields,
        /* bits        */ 97,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_DATA_BUSfmt */ 
        /* format            IFP_TO_IFP_SHARED_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_DATA_BUSfmt_fields,
        /* bits        */ 167,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_DATA_BUS_BCM56560_A0fmt */ 
        /* format            IFP_TO_IFP_SHARED_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 191,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_DATA_BUS_BCM56560_B0fmt */ 
        /* format            IFP_TO_IFP_SHARED_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 191,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_DATA_BUS_BCM56670_A0fmt */ 
        /* format            IFP_TO_IFP_SHARED_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 191,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_DATA_BUS_BCM56670_B0fmt */ 
        /* format            IFP_TO_IFP_SHARED_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 191,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_DATA_BUS_BCM56670_C0fmt */ 
        /* format            IFP_TO_IFP_SHARED_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_DATA_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 191,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IFP_TO_IFP_SHARED_DATA_BUS_BCM56860_A0fmt */ 
        /* format            IFP_TO_IFP_SHARED_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TO_IFP_SHARED_DATA_BUS_BCM56860_A0fmt_fields,
        /* bits        */ 191,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_TS0_SOURCE_SETfmt */ 
        /* format            IFP_TS0_SOURCE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TS0_SOURCE_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_TS0_TYPE_SETfmt */ 
        /* format            IFP_TS0_TYPE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TS0_TYPE_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_TS1_TYPE_SETfmt */ 
        /* format            IFP_TS1_TYPE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TS1_TYPE_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IFP_TTL_OVERRIDE_SETfmt */ 
        /* format            IFP_TTL_OVERRIDE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TTL_OVERRIDE_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFP_TTL_OVERRIDE_SET_BCM56275_A0fmt */ 
        /* format            IFP_TTL_OVERRIDE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TTL_OVERRIDE_SET_BCM56870_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IFP_TTL_OVERRIDE_SET_BCM56370_A0fmt */ 
        /* format            IFP_TTL_OVERRIDE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TTL_OVERRIDE_SET_BCM56870_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_TTL_OVERRIDE_SET_BCM56470_A0fmt */ 
        /* format            IFP_TTL_OVERRIDE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TTL_OVERRIDE_SET_BCM56870_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IFP_TTL_OVERRIDE_SET_BCM56770_A0fmt */ 
        /* format            IFP_TTL_OVERRIDE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TTL_OVERRIDE_SET_BCM56870_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFP_TTL_OVERRIDE_SET_BCM56870_A0fmt */ 
        /* format            IFP_TTL_OVERRIDE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_TTL_OVERRIDE_SET_BCM56870_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IFP_URPF_OVERRIDE_SETfmt */ 
        /* format            IFP_URPF_OVERRIDE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_URPF_OVERRIDE_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFP_USE_IFP_MODID_BASE_SETfmt */ 
        /* format            IFP_USE_IFP_MODID_BASE_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IFP_USE_IFP_MODID_BASE_SETfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IFT_CONTROL_DATAfmt */ 
        /* format            IFT_CONTROL_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IFT_CONTROL_DATAfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IFT_CONTROL_DATA_BCM56470_A0fmt */ 
        /* format            IFT_CONTROL_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IFT_CONTROL_DATA_BCM56470_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFWD1_DOPfmt */ 
        /* format            IFWD1_DOPfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IFWD1_DOPfmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IFWD2_DOPfmt */ 
        /* format            IFWD2_DOPfmt */
        /* nFields     */ 102,
        /* *fields     */ soc_IFWD2_DOPfmt_fields,
        /* bits        */ 4480,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IL2LU_DATAfmt */ 
        /* format            IL2LU_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IL2LU_DATAfmt_fields,
        /* bits        */ 106,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IL2LU_DATA_BCM56275_A0fmt */ 
        /* format            IL2LU_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IL2LU_DATA_BCM56275_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IL2LU_DATA_BCM56370_A0fmt */ 
        /* format            IL2LU_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IL2LU_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IL2LU_DATA_BCM56470_A0fmt */ 
        /* format            IL2LU_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IL2LU_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IL2LU_DATA_BCM56770_A0fmt */ 
        /* format            IL2LU_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IL2LU_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IL2LU_DATA_BCM56870_A0fmt */ 
        /* format            IL2LU_DATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IL2LU_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IL2LU_TO_L2_MGMT_STATUSfmt */ 
        /* format            IL2LU_TO_L2_MGMT_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IL2LU_TO_L2_MGMT_STATUSfmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IL2LU_TO_L2_MGMT_STATUS_BCM56275_A0fmt */ 
        /* format            IL2LU_TO_L2_MGMT_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IL2LU_TO_L2_MGMT_STATUS_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IL2LU_TO_L2_MGMT_STATUS_BCM56370_A0fmt */ 
        /* format            IL2LU_TO_L2_MGMT_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IL2LU_TO_L2_MGMT_STATUS_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IL2LU_TO_L2_MGMT_STATUS_BCM56470_A0fmt */ 
        /* format            IL2LU_TO_L2_MGMT_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IL2LU_TO_L2_MGMT_STATUS_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IL2LU_TO_L2_MGMT_STATUS_BCM56770_A0fmt */ 
        /* format            IL2LU_TO_L2_MGMT_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IL2LU_TO_L2_MGMT_STATUS_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IL2LU_TO_L2_MGMT_STATUS_BCM56870_A0fmt */ 
        /* format            IL2LU_TO_L2_MGMT_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IL2LU_TO_L2_MGMT_STATUS_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IL2LU_TO_L2_MGMT_STATUS_BCM56970_A0fmt */ 
        /* format            IL2LU_TO_L2_MGMT_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IL2LU_TO_L2_MGMT_STATUS_BCM56970_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IL2LU_TO_L2_MGMT_STATUS_BCM56980_A0fmt */ 
        /* format            IL2LU_TO_L2_MGMT_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IL2LU_TO_L2_MGMT_STATUS_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IL2LU_TO_L2_MGMT_STATUS_BCM56980_B0fmt */ 
        /* format            IL2LU_TO_L2_MGMT_STATUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IL2LU_TO_L2_MGMT_STATUS_BCM56870_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_INGRESS_ASSP_HEADERfmt */ 
        /* format            INGRESS_ASSP_HEADERfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_INGRESS_ASSP_HEADERfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_INGRESS_COUNTER_UPDATE_VECTORfmt */ 
        /* format            INGRESS_COUNTER_UPDATE_VECTORfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_COUNTER_UPDATE_VECTORfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_INGRESS_COUNTER_UPDATE_VECTOR_BCM56275_A0fmt */ 
        /* format            INGRESS_COUNTER_UPDATE_VECTORfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_COUNTER_UPDATE_VECTOR_BCM56370_A0fmt_fields,
        /* bits        */ 131,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_INGRESS_COUNTER_UPDATE_VECTOR_BCM56370_A0fmt */ 
        /* format            INGRESS_COUNTER_UPDATE_VECTORfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_COUNTER_UPDATE_VECTOR_BCM56370_A0fmt_fields,
        /* bits        */ 131,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INGRESS_COUNTER_UPDATE_VECTOR_BCM56470_A0fmt */ 
        /* format            INGRESS_COUNTER_UPDATE_VECTORfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_COUNTER_UPDATE_VECTOR_BCM56370_A0fmt_fields,
        /* bits        */ 131,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_INGRESS_COUNTER_UPDATE_VECTOR_BCM56980_A0fmt */ 
        /* format            INGRESS_COUNTER_UPDATE_VECTORfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_INGRESS_COUNTER_UPDATE_VECTOR_BCM56980_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INGRESS_COUNTER_UPDATE_VECTOR_BCM56980_B0fmt */ 
        /* format            INGRESS_COUNTER_UPDATE_VECTORfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_INGRESS_COUNTER_UPDATE_VECTOR_BCM56980_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_INGRESS_DOP_TOP_FORMATfmt */ 
        /* format            INGRESS_DOP_TOP_FORMATfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_INGRESS_DOP_TOP_FORMATfmt_fields,
        /* bits        */ 16320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_INGRESS_DOP_TOP_FORMAT_BCM56275_A0fmt */ 
        /* format            INGRESS_DOP_TOP_FORMATfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_INGRESS_DOP_TOP_FORMAT_BCM56275_A0fmt_fields,
        /* bits        */ 17096,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_INGRESS_DOP_TOP_FORMAT_BCM56370_A0fmt */ 
        /* format            INGRESS_DOP_TOP_FORMATfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_INGRESS_DOP_TOP_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 18688,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INGRESS_DOP_TOP_FORMAT_BCM56470_A0fmt */ 
        /* format            INGRESS_DOP_TOP_FORMATfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_INGRESS_DOP_TOP_FORMAT_BCM56470_A0fmt_fields,
        /* bits        */ 17269,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_INGRESS_DOP_TOP_FORMAT_BCM56770_A0fmt */ 
        /* format            INGRESS_DOP_TOP_FORMATfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_INGRESS_DOP_TOP_FORMAT_BCM56770_A0fmt_fields,
        /* bits        */ 17408,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUSfmt */ 
        /* format            INGRESS_FIELD_BUSfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_INGRESS_FIELD_BUSfmt_fields,
        /* bits        */ 1024,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_1_L2_FIELDS_DOPfmt */ 
        /* format            INGRESS_FIELD_BUS_1_L2_FIELDS_DOPfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L2_FIELDS_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_1_L3_FIELDS_DOPfmt */ 
        /* format            INGRESS_FIELD_BUS_1_L3_FIELDS_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L3_FIELDS_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_1_L4_FIELDS_DOPfmt */ 
        /* format            INGRESS_FIELD_BUS_1_L4_FIELDS_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L4_FIELDS_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L2_FIELDS_DOPfmt */ 
        /* format            INGRESS_FIELD_BUS_2_L2_FIELDS_DOPfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L2_FIELDS_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L2_FIELDS_DOP_BCM56275_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L2_FIELDS_DOPfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L2_FIELDS_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L2_FIELDS_DOP_BCM56370_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L2_FIELDS_DOPfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L2_FIELDS_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L2_FIELDS_DOP_BCM56470_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L2_FIELDS_DOPfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L2_FIELDS_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L2_FIELDS_DOP_BCM56770_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L2_FIELDS_DOPfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L2_FIELDS_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L3_FIELDS_DOPfmt */ 
        /* format            INGRESS_FIELD_BUS_2_L3_FIELDS_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L3_FIELDS_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L3_FIELDS_DOP_BCM56275_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L3_FIELDS_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L3_FIELDS_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L3_FIELDS_DOP_BCM56370_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L3_FIELDS_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L3_FIELDS_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L3_FIELDS_DOP_BCM56470_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L3_FIELDS_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L3_FIELDS_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L3_FIELDS_DOP_BCM56770_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L3_FIELDS_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L3_FIELDS_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L4_FIELDS_DOPfmt */ 
        /* format            INGRESS_FIELD_BUS_2_L4_FIELDS_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L4_FIELDS_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L4_FIELDS_DOP_BCM56275_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L4_FIELDS_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L4_FIELDS_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L4_FIELDS_DOP_BCM56370_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L4_FIELDS_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L4_FIELDS_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L4_FIELDS_DOP_BCM56470_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L4_FIELDS_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L4_FIELDS_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_INGRESS_FIELD_BUS_2_L4_FIELDS_DOP_BCM56770_A0fmt */ 
        /* format            INGRESS_FIELD_BUS_2_L4_FIELDS_DOPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INGRESS_FIELD_BUS_1_L4_FIELDS_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_INGRESS_OBJECT_BUSfmt */ 
        /* format            INGRESS_OBJECT_BUSfmt */
        /* nFields     */ 87,
        /* *fields     */ soc_INGRESS_OBJECT_BUSfmt_fields,
        /* bits        */ 814,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_INGRESS_OBJECT_BUS_BCM56275_A0fmt */ 
        /* format            INGRESS_OBJECT_BUSfmt */
        /* nFields     */ 95,
        /* *fields     */ soc_INGRESS_OBJECT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 826,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_INGRESS_OBJECT_BUS_BCM56370_A0fmt */ 
        /* format            INGRESS_OBJECT_BUSfmt */
        /* nFields     */ 94,
        /* *fields     */ soc_INGRESS_OBJECT_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 826,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INGRESS_OBJECT_BUS_BCM56470_A0fmt */ 
        /* format            INGRESS_OBJECT_BUSfmt */
        /* nFields     */ 89,
        /* *fields     */ soc_INGRESS_OBJECT_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 839,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_INGRESS_OBJECT_BUS_BCM56770_A0fmt */ 
        /* format            INGRESS_OBJECT_BUSfmt */
        /* nFields     */ 87,
        /* *fields     */ soc_INGRESS_OBJECT_BUS_BCM56770_A0fmt_fields,
        /* bits        */ 825,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0) || \
    defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ING_DISTR_MONITOR_BUS_POOLfmt */ 
        /* format            ING_DISTR_MONITOR_BUS_POOLfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ING_DISTR_MONITOR_BUS_POOLfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_ECN_COUNTER_COV_DEFSfmt */ 
        /* format            ING_ECN_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_ECN_COUNTER_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ING_ECN_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_ECN_COUNTER_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ING_ECN_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_ECN_COUNTER_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ING_ECN_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_ECN_COUNTER_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ING_ECN_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_ECN_COUNTER_COV_DEFS_BCM56870_A0fmt */ 
        /* format            ING_ECN_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_ECN_COUNTER_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ING_ECN_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_ECN_COUNTER_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ING_ECN_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_ETAG_PCP_MAPPING_INDEXfmt */ 
        /* format            ING_ETAG_PCP_MAPPING_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_ETAG_PCP_MAPPING_INDEXfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_EXP_TO_ECN_MAPPING_INDEXfmt */ 
        /* format            ING_EXP_TO_ECN_MAPPING_INDEXfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_EXP_TO_ECN_MAPPING_INDEXfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINEfmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINEfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56260_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56260_B0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56270_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56275_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56340_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56370_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56440_B0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINEfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56450_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56450_B0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56450_B1fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56470_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56560_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56560_B0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56670_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56670_B0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56670_C0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56770_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56850_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56860_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56870_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56965_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56980_A0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_ADDR_DEFINE_BCM56980_B0fmt */ 
        /* format            ING_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUSfmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUSfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56260_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56260_B0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56270_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56270_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56275_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56340_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56340_A0fmt_fields,
        /* bits        */ 104,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56370_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56440_B0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUSfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56450_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56450_B0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56450_B1fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56470_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56560_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56560_B0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56640_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_ING_FLEX_CTR_BUSfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56670_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56670_B0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56670_C0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56770_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56850_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56860_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56870_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56960_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56965_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56970_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56980_A0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 300,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_BCM56980_B0fmt */ 
        /* format            ING_FLEX_CTR_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 300,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOLfmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOLfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56260_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56260_B0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56270_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56270_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56275_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56340_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56340_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56370_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56440_B0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOLfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56450_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56450_B0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56450_B1fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56470_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56560_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56560_B0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56640_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56670_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56670_B0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56670_C0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56770_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56850_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56860_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56870_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56960_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56965_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56970_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56980_A0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56980_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_BUS_POOL_BCM56980_B0fmt */ 
        /* format            ING_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56980_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56260_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56260_B0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56270_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56275_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56340_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56370_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_B0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_B1fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56470_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56470_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_B0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56640_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56670_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56670_B0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56670_C0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56770_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56850_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56850_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56860_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56850_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56870_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56965_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56970_A0fmt */ 
        /* format            ING_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTRfmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTRfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56260_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56260_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56260_B0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56260_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56270_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56260_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56275_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56370_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56340_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56370_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56370_A0fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56440_B0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTRfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56450_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56450_B0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56450_B1fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56470_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56470_A0fmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56560_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56560_B0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56640_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56670_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56670_B0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56670_C0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56770_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56770_A0fmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56850_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56850_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56860_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56850_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56870_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56870_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56960_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56965_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56970_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56980_A0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56980_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_PKT_ATTR_BCM56980_B0fmt */ 
        /* format            ING_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ING_FLEX_CTR_PKT_ATTR_BCM56980_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDFfmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56260_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56260_B0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56270_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56275_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56340_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56370_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56440_B0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56450_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56450_B0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56450_B1fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56470_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56640_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56770_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56850_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56870_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56960_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56965_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56970_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56980_A0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_BCM56980_B0fmt */ 
        /* format            ING_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTRfmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTRfmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56260_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56260_B0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56270_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56275_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56340_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56370_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56450_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56450_B0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56450_B1fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56470_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56560_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56560_B0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56670_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56670_B0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56670_C0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56770_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56850_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56860_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56870_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56965_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56970_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56980_A0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56980_B0fmt */ 
        /* format            ING_FLEX_CTR_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56850_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56860_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56870_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56340_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56850_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56860_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56870_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_FORWARDING_DROP_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56340_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56850_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56860_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56870_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ING_NIV_RX_FRAMES_VLAN_TAGGED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_SEQUENCE_NUMBER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56340_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_SEQUENCE_NUMBER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_SEQUENCE_NUMBER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_SEQUENCE_NUMBER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56850_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56860_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56860_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56870_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_SEQUENCE_NUMBER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_PW_TERM_SEQ_NUM_COV_DEFSfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_PW_TERM_SEQ_NUM_COV_DEFSfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_PW_TERM_SEQ_NUM_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ING_PW_TERM_SEQ_NUM_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ING_Q_BUSfmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_Q_BUSfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56275_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ING_Q_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56370_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ING_Q_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56470_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ING_Q_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56560_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56560_B0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56670_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56670_B0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56670_C0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56770_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_Q_BUS_BCM56770_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56850_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56860_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56860_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56870_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ING_Q_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56960_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56965_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56970_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56980_A0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ING_Q_BUS_BCM56980_B0fmt */ 
        /* format            ING_Q_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_Q_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTRfmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTRfmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM53570_A0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_SVM_UDF_PKT_ATTRfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM53570_B0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_SVM_UDF_PKT_ATTRfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56070_A0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_SVM_UDF_PKT_ATTRfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56260_A0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56260_B0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56270_A0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56340_A0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56440_B0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTRfmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56450_A0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56450_B0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56450_B1fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56560_A0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56560_B0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56640_A0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56670_A0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56670_B0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_SVM_UDF_PKT_ATTR_BCM56670_C0fmt */ 
        /* format            ING_SVM_UDF_PKT_ATTRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_FLEX_CTR_UDF_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56340_A0fmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56850_A0fmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56860_A0fmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56340_A0fmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56850_A0fmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56860_A0fmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFSfmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFS_BCM56340_A0fmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFS_BCM56850_A0fmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFS_BCM56860_A0fmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ING_TRILL_RX_PKTS_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ING_TRILL_RX_PKTS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_1_DOPfmt */ 
        /* format            ING_TUNNEL_ADAPT_1_DOPfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_1_DOP_BCM56275_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_1_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_DOP_BCM56275_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_1_DOP_BCM56370_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_1_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_1_DOP_BCM56470_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_1_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_DOP_BCM56470_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_1_DOP_BCM56770_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_1_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_DOP_BCM56770_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt */ 
        /* format            ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_1_KEY_1_DOPfmt */ 
        /* format            ING_TUNNEL_ADAPT_1_KEY_1_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_1_DOPfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_1_KEY_1_DOP_BCM56275_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_1_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_1_KEY_1_DOP_BCM56370_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_1_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_1_KEY_1_DOP_BCM56470_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_1_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_1_KEY_1_DOP_BCM56770_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_1_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_DOPfmt */ 
        /* format            ING_TUNNEL_ADAPT_2_DOPfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_DOP_BCM56275_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_2_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_DOP_BCM56275_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_DOP_BCM56370_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_2_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_DOP_BCM56470_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_2_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_DOP_BCM56470_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_DOP_BCM56770_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_2_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_DOP_BCM56770_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_KEY_0_DOPfmt */ 
        /* format            ING_TUNNEL_ADAPT_2_KEY_0_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_KEY_0_DOP_BCM56275_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_2_KEY_0_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_KEY_0_DOP_BCM56470_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_2_KEY_0_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_KEY_0_DOP_BCM56770_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_2_KEY_0_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_KEY_1_DOPfmt */ 
        /* format            ING_TUNNEL_ADAPT_2_KEY_1_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_2_KEY_1_DOPfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_KEY_1_DOP_BCM56275_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_2_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_KEY_1_DOP_BCM56370_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_2_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_KEY_1_DOP_BCM56470_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_2_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_2_KEY_1_DOP_BCM56770_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_2_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_3_LKUP_DOPfmt */ 
        /* format            ING_TUNNEL_ADAPT_3_LKUP_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_3_LKUP_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_3_LKUP_DOP_BCM56275_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_3_LKUP_DOPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_3_LKUP_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_3_LKUP_DOP_BCM56370_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_3_LKUP_DOPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_3_LKUP_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_3_LKUP_DOP_BCM56470_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_3_LKUP_DOPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_3_LKUP_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_3_LKUP_DOP_BCM56770_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_3_LKUP_DOPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_3_LKUP_DOP_BCM56770_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_DOPfmt */ 
        /* format            ING_TUNNEL_ADAPT_4_DOPfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_DOP_BCM56275_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_4_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_4_DOP_BCM56275_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_DOP_BCM56370_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_4_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_4_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_DOP_BCM56470_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_4_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_4_DOP_BCM56470_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_DOP_BCM56770_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_4_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_FORWARDING_1_LKUP_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_KEY_0_DOPfmt */ 
        /* format            ING_TUNNEL_ADAPT_4_KEY_0_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_KEY_0_DOP_BCM56275_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_4_KEY_0_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_KEY_0_DOP_BCM56470_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_4_KEY_0_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_KEY_0_DOP_BCM56770_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_4_KEY_0_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_KEY_1_DOPfmt */ 
        /* format            ING_TUNNEL_ADAPT_4_KEY_1_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_4_KEY_1_DOPfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_KEY_1_DOP_BCM56275_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_4_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_KEY_1_DOP_BCM56370_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_4_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_KEY_1_DOP_BCM56470_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_4_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ADAPT_4_KEY_1_DOP_BCM56770_A0fmt */ 
        /* format            ING_TUNNEL_ADAPT_4_KEY_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ADAPT_1_KEY_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ING_TUNNEL_ECN_DECAP_INDEXfmt */ 
        /* format            ING_TUNNEL_ECN_DECAP_INDEXfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ING_TUNNEL_ECN_DECAP_INDEXfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INLINE_FF_KEYfmt */ 
        /* format            INLINE_FF_KEYfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_INLINE_FF_KEYfmt_fields,
        /* bits        */ 387,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_INLINE_FF_KEY_INDEXfmt */ 
        /* format            INLINE_FF_KEY_INDEXfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_INLINE_FF_KEY_INDEXfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_INLINE_FF_KEY_INDEX_BCM56275_A0fmt */ 
        /* format            INLINE_FF_KEY_INDEXfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_INLINE_FF_KEY_INDEX_BCM56275_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INLINE_FF_KEY_INDEX_BCM56470_A0fmt */ 
        /* format            INLINE_FF_KEY_INDEXfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_INLINE_FF_KEY_INDEX_BCM56470_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_INLINE_LEARN_CONTEXT_BUFFERfmt */ 
        /* format            INLINE_LEARN_CONTEXT_BUFFERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_INLINE_LEARN_CONTEXT_BUFFERfmt_fields,
        /* bits        */ 398,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_INLINE_LEARN_CONTEXT_BUFFER_BCM56275_A0fmt */ 
        /* format            INLINE_LEARN_CONTEXT_BUFFERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_INLINE_LEARN_CONTEXT_BUFFER_BCM56275_A0fmt_fields,
        /* bits        */ 398,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INLINE_LEARN_CONTEXT_BUFFER_BCM56470_A0fmt */ 
        /* format            INLINE_LEARN_CONTEXT_BUFFERfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_INLINE_LEARN_CONTEXT_BUFFER_BCM56470_A0fmt_fields,
        /* bits        */ 400,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_INLINE_LEARN_CONTEXT_BUFFER_WO_KEYfmt */ 
        /* format            INLINE_LEARN_CONTEXT_BUFFER_WO_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INLINE_LEARN_CONTEXT_BUFFER_WO_KEYfmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_INLINE_LEARN_CONTEXT_BUFFER_WO_KEY_BCM56275_A0fmt */ 
        /* format            INLINE_LEARN_CONTEXT_BUFFER_WO_KEYfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_INLINE_LEARN_CONTEXT_BUFFER_WO_KEY_BCM56275_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INLINE_LEARN_CONTEXT_BUFFER_WO_KEY_BCM56470_A0fmt */ 
        /* format            INLINE_LEARN_CONTEXT_BUFFER_WO_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INLINE_LEARN_CONTEXT_BUFFER_WO_KEY_BCM56470_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INLINE_LEARN_SW_INSTRUTIONfmt */ 
        /* format            INLINE_LEARN_SW_INSTRUTIONfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_INLINE_LEARN_SW_INSTRUTIONfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_IADAPT_DW0fmt */ 
        /* format            INSTR_BUFFER_IADAPT_DW0fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_INSTR_BUFFER_IADAPT_DW0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_IFWD_DW0fmt */ 
        /* format            INSTR_BUFFER_IFWD_DW0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INSTR_BUFFER_IFWD_DW0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_IFWD_DW1fmt */ 
        /* format            INSTR_BUFFER_IFWD_DW1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_INSTR_BUFFER_IFWD_DW1fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_IFWD_DW2fmt */ 
        /* format            INSTR_BUFFER_IFWD_DW2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_INSTR_BUFFER_IFWD_DW2fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_IFWD_DW3fmt */ 
        /* format            INSTR_BUFFER_IFWD_DW3fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_INSTR_BUFFER_IFWD_DW3fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_IPARS_DW0fmt */ 
        /* format            INSTR_BUFFER_IPARS_DW0fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_INSTR_BUFFER_IPARS_DW0fmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW1_DW0fmt */ 
        /* format            INSTR_BUFFER_ISW1_DW0fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INSTR_BUFFER_ISW1_DW0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW1_DW1fmt */ 
        /* format            INSTR_BUFFER_ISW1_DW1fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_INSTR_BUFFER_ISW1_DW1fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW1_DW2fmt */ 
        /* format            INSTR_BUFFER_ISW1_DW2fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_INSTR_BUFFER_ISW1_DW2fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW1_DW3fmt */ 
        /* format            INSTR_BUFFER_ISW1_DW3fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_INSTR_BUFFER_ISW1_DW3fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW1_DW0_BCM56970_A0fmt */ 
        /* format            INSTR_BUFFER_ISW1_DW0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_INSTR_BUFFER_ISW1_DW0_BCM56970_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW1_DW1_BCM56970_A0fmt */ 
        /* format            INSTR_BUFFER_ISW1_DW1fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_INSTR_BUFFER_ISW1_DW1_BCM56970_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW1_DW2_BCM56970_A0fmt */ 
        /* format            INSTR_BUFFER_ISW1_DW2fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_INSTR_BUFFER_ISW1_DW2_BCM56970_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW2_DW0fmt */ 
        /* format            INSTR_BUFFER_ISW2_DW0fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_INSTR_BUFFER_ISW2_DW0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW2_DW1fmt */ 
        /* format            INSTR_BUFFER_ISW2_DW1fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_INSTR_BUFFER_ISW2_DW1fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW2_DW2fmt */ 
        /* format            INSTR_BUFFER_ISW2_DW2fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_INSTR_BUFFER_ISW2_DW2fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW2_DW3fmt */ 
        /* format            INSTR_BUFFER_ISW2_DW3fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INSTR_BUFFER_ISW2_DW3fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW2_DW4fmt */ 
        /* format            INSTR_BUFFER_ISW2_DW4fmt */
        /* nFields     */ 7,
        /* *fields     */ soc_INSTR_BUFFER_ISW2_DW4fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW2_DW5fmt */ 
        /* format            INSTR_BUFFER_ISW2_DW5fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_INSTR_BUFFER_ISW2_DW5fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW2_DW6fmt */ 
        /* format            INSTR_BUFFER_ISW2_DW6fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_INSTR_BUFFER_ISW2_DW6fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW2_DW7fmt */ 
        /* format            INSTR_BUFFER_ISW2_DW7fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_INSTR_BUFFER_ISW2_DW7fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW2_DW0_BCM56970_A0fmt */ 
        /* format            INSTR_BUFFER_ISW2_DW0fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_INSTR_BUFFER_ISW2_DW0_BCM56970_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW2_DW1_BCM56970_A0fmt */ 
        /* format            INSTR_BUFFER_ISW2_DW1fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_INSTR_BUFFER_ISW2_DW1_BCM56970_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW_DW0fmt */ 
        /* format            INSTR_BUFFER_ISW_DW0fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_INSTR_BUFFER_ISW_DW0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW_DW1fmt */ 
        /* format            INSTR_BUFFER_ISW_DW1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_INSTR_BUFFER_ISW_DW1fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW_DW2fmt */ 
        /* format            INSTR_BUFFER_ISW_DW2fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_INSTR_BUFFER_ISW_DW2fmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW_DW3fmt */ 
        /* format            INSTR_BUFFER_ISW_DW3fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_INSTR_BUFFER_ISW_DW3fmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW_DW4fmt */ 
        /* format            INSTR_BUFFER_ISW_DW4fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_INSTR_BUFFER_ISW_DW4fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW_DW5fmt */ 
        /* format            INSTR_BUFFER_ISW_DW5fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_INSTR_BUFFER_ISW_DW5fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_ISW_DW6fmt */ 
        /* format            INSTR_BUFFER_ISW_DW6fmt */
        /* nFields     */ 1,
        /* *fields     */ soc_INSTR_BUFFER_ISW_DW6fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_IVP_DW0fmt */ 
        /* format            INSTR_BUFFER_IVP_DW0fmt */
        /* nFields     */ 11,
        /* *fields     */ soc_INSTR_BUFFER_IVP_DW0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_IVP_DW1fmt */ 
        /* format            INSTR_BUFFER_IVP_DW1fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_INSTR_BUFFER_IVP_DW1fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_IVP_DW0_BCM56970_A0fmt */ 
        /* format            INSTR_BUFFER_IVP_DW0fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_INSTR_BUFFER_IVP_DW0_BCM56970_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INSTR_BUFFER_IVP_DW1_BCM56970_A0fmt */ 
        /* format            INSTR_BUFFER_IVP_DW1fmt */
        /* nFields     */ 5,
        /* *fields     */ soc_INSTR_BUFFER_IVP_DW1_BCM56970_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_INTFI_E2ECC_PKTfmt */ 
        /* format            INTFI_E2ECC_PKTfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_INTFI_E2ECC_PKTfmt_fields,
        /* bits        */ 528,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_INTFI_OOB_HCFC_PKTfmt */ 
        /* format            INTFI_OOB_HCFC_PKTfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_INTFI_OOB_HCFC_PKTfmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_INTFI_OOB_HCFC_PKT_BCM56440_B0fmt */ 
        /* format            INTFI_OOB_HCFC_PKTfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_INTFI_OOB_HCFC_PKTfmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_INTFI_TO_ESfmt */ 
        /* format            INTFI_TO_ESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_INTFI_TO_ESfmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_INTFI_TO_ES_S1fmt */ 
        /* format            INTFI_TO_ES_S1fmt */
        /* nFields     */ 3,
        /* *fields     */ soc_INTFI_TO_ES_S1fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_INTFI_TO_LLS_INFOfmt */ 
        /* format            INTFI_TO_LLS_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_INTFI_TO_LLS_INFOfmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_INTFI_TO_LLS_INFO_BCM56260_A0fmt */ 
        /* format            INTFI_TO_LLS_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_INTFI_TO_LLS_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_INTFI_TO_LLS_INFO_BCM56260_B0fmt */ 
        /* format            INTFI_TO_LLS_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_INTFI_TO_LLS_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_INTFI_TO_LLS_INFO_BCM56270_A0fmt */ 
        /* format            INTFI_TO_LLS_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_INTFI_TO_LLS_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_INTFI_TO_LLS_INFO_BCM56440_B0fmt */ 
        /* format            INTFI_TO_LLS_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_INTFI_TO_LLS_INFOfmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_INTFI_TO_LLS_INFO_BCM56450_A0fmt */ 
        /* format            INTFI_TO_LLS_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_INTFI_TO_LLS_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_INTFI_TO_LLS_INFO_BCM56450_B0fmt */ 
        /* format            INTFI_TO_LLS_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_INTFI_TO_LLS_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_INTFI_TO_LLS_INFO_BCM56450_B1fmt */ 
        /* format            INTFI_TO_LLS_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_INTFI_TO_LLS_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_INTFI_TO_VBSfmt */ 
        /* format            INTFI_TO_VBSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_INTFI_TO_VBSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_INTFI_TO_VBS_BCM56275_A0fmt */ 
        /* format            INTFI_TO_VBSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_INTFI_TO_VBS_BCM56370_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_INTFI_TO_VBS_BCM56370_A0fmt */ 
        /* format            INTFI_TO_VBSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_INTFI_TO_VBS_BCM56370_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_INTF_ACTION_SETfmt */ 
        /* format            INTF_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INTF_ACTION_SETfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_INTF_ACTION_SET_BCM56275_A0fmt */ 
        /* format            INTF_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INTF_ACTION_SET_BCM56370_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_INTF_ACTION_SET_BCM56370_A0fmt */ 
        /* format            INTF_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_INTF_ACTION_SET_BCM56370_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_IPAD_BUSfmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPAD_BUSfmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM53314_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IPAD_BUS_BCM53314_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM53324_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IPAD_BUS_BCM53314_A0fmt_fields,
        /* bits        */ 82,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM53400_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_IPAD_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 137,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM53540_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_IPAD_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 137,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM53570_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_IPAD_BUS_BCM53570_A0fmt_fields,
        /* bits        */ 137,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM53570_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_IPAD_BUS_BCM53570_A0fmt_fields,
        /* bits        */ 137,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56070_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_IPAD_BUS_BCM53570_A0fmt_fields,
        /* bits        */ 137,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56142_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IPAD_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56150_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_IPAD_BUS_BCM56150_A0fmt_fields,
        /* bits        */ 137,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56160_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_IPAD_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 137,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56224_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPAD_BUS_BCM56224_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56224_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPAD_BUS_BCM56224_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56260_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IPAD_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 195,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56260_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IPAD_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 195,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56270_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 35,
        /* *fields     */ soc_IPAD_BUS_BCM56270_A0fmt_fields,
        /* bits        */ 195,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56275_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_IPAD_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 153,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56314_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPAD_BUSfmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56334_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IPAD_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56334_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IPAD_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56340_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPAD_BUS_BCM56340_A0fmt_fields,
        /* bits        */ 175,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56370_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_IPAD_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 153,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56440_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_IPAD_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 186,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56440_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_IPAD_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 186,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56450_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_IPAD_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 195,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56450_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_IPAD_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 195,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56450_B1fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_IPAD_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 195,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56470_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_IPAD_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 153,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56504_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPAD_BUSfmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56514_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPAD_BUS_BCM56514_A0fmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56524_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IPAD_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56524_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IPAD_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56560_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_IPAD_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 184,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56560_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_IPAD_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 184,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56624_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IPAD_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56624_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IPAD_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56634_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IPAD_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56634_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IPAD_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56640_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPAD_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56670_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IPAD_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 183,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56670_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IPAD_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 183,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56670_C0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IPAD_BUS_BCM56670_A0fmt_fields,
        /* bits        */ 183,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56680_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IPAD_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56680_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IPAD_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 76,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56685_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IPAD_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56685_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_IPAD_BUS_BCM56634_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56725_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPAD_BUS_BCM56820_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56770_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_IPAD_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 153,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56800_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPAD_BUS_BCM56800_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56820_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPAD_BUS_BCM56820_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56840_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_IPAD_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56840_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_IPAD_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56850_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_IPAD_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56860_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_IPAD_BUS_BCM56860_A0fmt_fields,
        /* bits        */ 182,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56870_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_IPAD_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 153,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56960_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPAD_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 141,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56965_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPAD_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 141,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56970_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPAD_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 141,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56980_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IPAD_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM56980_B0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_IPAD_BUS_BCM56980_B0fmt_fields,
        /* bits        */ 109,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IPAD_BUS_BCM88732_A0fmt */ 
        /* format            IPAD_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPAD_BUS_BCM88732_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPARS1_DOPfmt */ 
        /* format            IPARS1_DOPfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IPARS1_DOPfmt_fields,
        /* bits        */ 896,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPARS2_0_DOPfmt */ 
        /* format            IPARS2_0_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IPARS2_0_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPARS2_0_DOP_BCM56470_A0fmt */ 
        /* format            IPARS2_0_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IPARS2_0_DOP_BCM56470_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPARS2_DOPfmt */ 
        /* format            IPARS2_DOPfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IPARS2_DOPfmt_fields,
        /* bits        */ 960,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IPARS_EOP_BUFFERfmt */ 
        /* format            IPARS_EOP_BUFFERfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IPARS_EOP_BUFFERfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IPARS_EOP_BUFFER_BCM56670_A0fmt */ 
        /* format            IPARS_EOP_BUFFERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_EOP_BUFFER_BCM56670_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IPARS_EOP_BUFFER_BCM56670_B0fmt */ 
        /* format            IPARS_EOP_BUFFERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_EOP_BUFFER_BCM56670_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IPARS_EOP_BUFFER_BCM56670_C0fmt */ 
        /* format            IPARS_EOP_BUFFERfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_EOP_BUFFER_BCM56670_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56260_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56260_B0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56270_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56275_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56340_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56370_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56450_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56450_B0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56450_B1fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56470_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56560_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56560_B0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56640_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56670_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56670_B0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56670_C0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56770_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56850_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56860_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56870_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56965_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56970_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56980_A0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56980_B0fmt */ 
        /* format            IPARS_TO_IMPLS_FCOE_FIELDS_BUSfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_IPARS_TO_IMPLS_FCOE_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUSfmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56260_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56260_B0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56270_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56275_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56340_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56370_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56440_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56440_B0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56450_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56450_B0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56450_B1fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56470_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_B0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56640_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56670_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56670_B0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56670_C0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56770_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56850_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56860_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56870_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56960_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56965_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56970_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56980_A0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56980_B0fmt */ 
        /* format            IPARS_TO_IMPLS_IP_FIELDS_BUSfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_IPARS_TO_IMPLS_IP_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUSfmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56260_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56260_B0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56270_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56275_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56340_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56370_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56440_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56440_B0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56450_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56450_B0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56450_B1fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56470_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56560_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56560_B0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56640_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56670_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56670_B0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56670_C0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56770_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56850_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56860_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56870_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56965_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56970_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56980_A0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56980_B0fmt */ 
        /* format            IPARS_TO_IMPLS_L3_FIELDS_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IPARS_TO_IMPLS_L3_FIELDS_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 0,
        /* *fields     */ NULL,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56260_A0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56260_B0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56270_A0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56340_A0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56440_A0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56440_B0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56450_A0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56450_B0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56450_B1fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56560_A0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 0,
        /* *fields     */ NULL,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56560_B0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 0,
        /* *fields     */ NULL,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56640_A0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56670_A0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 0,
        /* *fields     */ NULL,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56670_B0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 0,
        /* *fields     */ NULL,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56670_C0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 0,
        /* *fields     */ NULL,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56840_B0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 0,
        /* *fields     */ NULL,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56850_A0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 0,
        /* *fields     */ NULL,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_OAM_FIELDS_BUS_BCM56860_A0fmt */ 
        /* format            IPARS_TO_IMPLS_OAM_FIELDS_BUSfmt */
        /* nFields     */ 0,
        /* *fields     */ NULL,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56260_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56260_B0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56270_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56275_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56340_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56370_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56450_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56450_B0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56450_B1fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56470_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56560_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56560_B0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56640_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56670_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56670_B0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56670_C0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56770_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56850_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56860_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56870_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56965_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56970_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56980_A0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56980_B0fmt */ 
        /* format            IPARS_TO_IMPLS_RTAG7_FIELDS_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPARS_TO_IMPLS_RTAG7_FIELDS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_ISW2_BUSfmt */ 
        /* format            IPARS_TO_ISW2_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPARS_TO_ISW2_BUSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_ISW2_BUS_BCM56450_A0fmt */ 
        /* format            IPARS_TO_ISW2_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPARS_TO_ISW2_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IPARS_TO_ISW2_BUS_BCM56450_B0fmt */ 
        /* format            IPARS_TO_ISW2_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPARS_TO_ISW2_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IPARS_TO_ISW2_BUS_BCM56450_B1fmt */ 
        /* format            IPARS_TO_ISW2_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPARS_TO_ISW2_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_ISW2_BUS_BCM56960_A0fmt */ 
        /* format            IPARS_TO_ISW2_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPARS_TO_ISW2_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IPARS_TO_ISW2_BUS_BCM56965_A0fmt */ 
        /* format            IPARS_TO_ISW2_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPARS_TO_ISW2_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFOfmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFOfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM53400_A0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFO_BCM53400_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM53540_A0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFO_BCM53400_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM53570_A0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFO_BCM53400_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM53570_B0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFO_BCM53400_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM56070_A0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFO_BCM53400_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM56150_A0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFO_BCM56150_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM56160_A0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFO_BCM53400_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM56334_A0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFOfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM56334_B0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFOfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM56524_A0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFOfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM56524_B0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFOfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM56640_A0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM56680_B0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFOfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPFIX_DATA_INFO_BCM56685_B0fmt */ 
        /* format            IPFIX_DATA_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_DATA_INFOfmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPFIX_FLOW_COV_DEFSfmt */ 
        /* format            IPFIX_FLOW_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_FLOW_COV_DEFSfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEYfmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEYfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM53400_A0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM53540_A0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM53570_A0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM53570_B0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56070_A0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56150_A0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM56150_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56160_A0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56334_A0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEYfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56334_B0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEYfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56524_A0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56524_B0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56634_A0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56634_B0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56640_A0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM56640_A0fmt_fields,
        /* bits        */ 136,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56685_A0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV4_KEY_BCM56685_B0fmt */ 
        /* format            IPFIX_IPV4_KEYfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IPFIX_IPV4_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 133,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEYfmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEYfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM53400_A0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM53540_A0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM53570_A0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM53570_B0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56070_A0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56150_A0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM56150_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56160_A0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56334_A0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEYfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56334_B0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEYfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56524_A0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 229,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56524_B0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 229,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56634_A0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 229,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56634_B0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 229,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56640_A0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM56640_A0fmt_fields,
        /* bits        */ 232,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56680_B0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEYfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56685_A0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 229,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_LOWER_KEY_BCM56685_B0fmt */ 
        /* format            IPFIX_IPV6_LOWER_KEYfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IPFIX_IPV6_LOWER_KEY_BCM56634_A0fmt_fields,
        /* bits        */ 229,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEYfmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEYfmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEY_BCM53400_A0fmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEY_BCM53540_A0fmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEY_BCM53570_A0fmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEY_BCM53570_B0fmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEY_BCM56070_A0fmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEY_BCM56150_A0fmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEY_BCM56640_A0fmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEY_BCM56160_A0fmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEY_BCM56334_A0fmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEYfmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEY_BCM56334_B0fmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEYfmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEY_BCM56634_A0fmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEYfmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPFIX_IPV6_UPPER_KEY_BCM56640_A0fmt */ 
        /* format            IPFIX_IPV6_UPPER_KEYfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPFIX_IPV6_UPPER_KEY_BCM56640_A0fmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEYfmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEYfmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM53400_A0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM53540_A0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM53570_A0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM53570_B0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM56070_A0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM56150_A0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEY_BCM56640_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM56160_A0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEY_BCM53400_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM56334_A0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEYfmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM56334_B0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEYfmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM56524_A0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEYfmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM56634_B0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEYfmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPFIX_L2_KEY_BCM56640_A0fmt */ 
        /* format            IPFIX_L2_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_L2_KEY_BCM56640_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_COV_DEFSfmt */ 
        /* format            IPFIX_SESSION_COV_DEFSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IPFIX_SESSION_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALLfmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALLfmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM53400_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM53400_A0fmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM53540_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM53400_A0fmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM53570_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM53400_A0fmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM53570_B0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM53400_A0fmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56070_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM53400_A0fmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56142_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALLfmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56150_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM56150_A0fmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56160_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM53400_A0fmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56334_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALLfmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56334_B0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALLfmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56524_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56524_B0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56634_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56634_B0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56640_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM56640_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56680_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALLfmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56685_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_ALL_BCM56685_B0fmt */ 
        /* format            IPFIX_SESSION_INFO_ALLfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPFIX_SESSION_INFO_ALL_BCM56634_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFOfmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFOfmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM53400_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM53400_A0fmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM53540_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM53400_A0fmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM53570_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM53400_A0fmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM53570_B0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM53400_A0fmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56070_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM53400_A0fmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56142_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFOfmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56150_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM56150_A0fmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56160_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM53400_A0fmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56334_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFOfmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56334_B0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFOfmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56524_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM56634_A0fmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56524_B0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM56634_A0fmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56634_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM56634_A0fmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56634_B0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM56634_A0fmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56640_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM56640_A0fmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56685_A0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM56634_A0fmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPFIX_SESSION_INFO_FIFO_BCM56685_B0fmt */ 
        /* format            IPFIX_SESSION_INFO_FIFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IPFIX_SESSION_INFO_FIFO_BCM56634_A0fmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IPIPE_LATE_STAGE_DATAfmt */ 
        /* format            IPIPE_LATE_STAGE_DATAfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPIPE_LATE_STAGE_DATAfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPIPE_LATE_STAGE_DATA_BCM56470_A0fmt */ 
        /* format            IPIPE_LATE_STAGE_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IPIPE_LATE_STAGE_DATA_BCM56470_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPMC_GRP_8_S_RFfmt */ 
        /* format            IPMC_GRP_8_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_8_S_RFfmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IPMC_GRP_8_S_RF_BCM56634_B0fmt */ 
        /* format            IPMC_GRP_8_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_8_S_RFfmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IPMC_GRP_8_S_RF_BCM56680_B0fmt */ 
        /* format            IPMC_GRP_8_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_8_S_RFfmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RFfmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RFfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56334_A0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56334_B0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56524_A0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56524_B0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56624_A0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56624_B0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56634_A0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56634_B0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56680_A0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56680_B0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56685_A0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56685_B0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56725_A0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RFfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IPMC_GRP_S_RF_BCM56820_A0fmt */ 
        /* format            IPMC_GRP_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_GRP_S_RFfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RFfmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RFfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56334_A0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56334_B0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56334_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56524_A0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56524_B0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56624_A0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56624_B0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56634_A0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56634_B0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56680_A0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56680_B0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56685_A0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56685_B0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56624_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56725_A0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IPMC_VLAN_S_RF_BCM56820_A0fmt */ 
        /* format            IPMC_VLAN_S_RFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IPMC_VLAN_S_RF_BCM56820_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IPOST_CELL_QUEUES_DATAfmt */ 
        /* format            IPOST_CELL_QUEUES_DATAfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IPOST_CELL_QUEUES_DATAfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IPOST_SLOT_PIPELINE_DATAfmt */ 
        /* format            IPOST_SLOT_PIPELINE_DATAfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IPOST_SLOT_PIPELINE_DATAfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_IPRC_BUSfmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM53314_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM53324_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM53400_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM53540_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM53570_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM53570_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56070_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56142_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56150_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56160_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56224_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56224_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56260_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56260_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56270_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56275_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56314_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56334_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56334_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56340_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56370_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56440_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56440_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56450_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56450_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56450_B1fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56470_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56504_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56514_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56524_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56524_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56560_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56560_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56624_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56624_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56634_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56634_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56640_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56670_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56670_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56670_C0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56680_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56680_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56685_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56685_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56725_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56770_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56800_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56820_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUSfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56840_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56840_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56840_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56850_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56860_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56870_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56960_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56965_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56970_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56980_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM56980_B0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IPRC_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_IPRC_BUS_BCM88732_A0fmt */ 
        /* format            IPRC_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IPRC_BUS_BCM88732_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0) || defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPRC_LEARN_BUSfmt */ 
        /* format            IPRC_LEARN_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IPRC_LEARN_BUSfmt_fields,
        /* bits        */ 181,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPROC_HIGH_PRIORITY_INTERRUPTSfmt */ 
        /* format            IPROC_HIGH_PRIORITY_INTERRUPTSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IPROC_HIGH_PRIORITY_INTERRUPTSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTSfmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 81,
        /* *fields     */ soc_IPROC_INTERRUPTSfmt_fields,
        /* bits        */ 245,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM53400_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 204,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 225,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM53540_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 168,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56160_A0fmt_fields,
        /* bits        */ 189,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM53570_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 203,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM53570_A0fmt_fields,
        /* bits        */ 225,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM53570_B0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 203,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM53570_A0fmt_fields,
        /* bits        */ 225,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56070_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 211,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56870_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56150_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 80,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56150_A0fmt_fields,
        /* bits        */ 246,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56160_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 168,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56160_A0fmt_fields,
        /* bits        */ 189,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56260_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 204,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 225,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56260_B0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 204,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM53400_A0fmt_fields,
        /* bits        */ 225,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56270_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 114,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56960_A0fmt_fields,
        /* bits        */ 143,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56275_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 225,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56370_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56370_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 225,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56370_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56470_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 211,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56870_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56560_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 145,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56560_A0fmt_fields,
        /* bits        */ 168,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56560_B0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 145,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56560_A0fmt_fields,
        /* bits        */ 168,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56670_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 148,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56670_A0fmt_fields,
        /* bits        */ 168,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56670_B0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 148,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56670_A0fmt_fields,
        /* bits        */ 168,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56670_C0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 148,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56670_A0fmt_fields,
        /* bits        */ 168,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56770_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 211,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56870_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56870_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 211,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56870_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56960_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 114,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56960_A0fmt_fields,
        /* bits        */ 143,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56965_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 114,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56960_A0fmt_fields,
        /* bits        */ 143,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56970_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 152,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56970_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56980_A0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 211,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56870_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IPROC_INTERRUPTS_BCM56980_B0fmt */ 
        /* format            IPROC_INTERRUPTSfmt */
        /* nFields     */ 211,
        /* *fields     */ soc_IPROC_INTERRUPTS_BCM56870_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IPV4_HDRfmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDRfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM53400_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM53540_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM53570_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM53570_B0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56070_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56160_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56260_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56260_B0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56270_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56275_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56370_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56470_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56560_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56560_B0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56670_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56670_B0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56670_C0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56770_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56870_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56960_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56965_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56970_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56980_A0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IPV4_HDR_BCM56980_B0fmt */ 
        /* format            IPV4_HDRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IPV4_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IPV6_HDRfmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDRfmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM53400_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM53540_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM53570_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM53570_B0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56070_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56160_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56260_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56260_B0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56270_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56275_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56370_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56470_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56560_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56560_B0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56670_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56670_B0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56670_C0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56770_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56870_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56960_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56965_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56970_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56980_A0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IPV6_HDR_BCM56980_B0fmt */ 
        /* format            IPV6_HDRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IPV6_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_IP_AXP_INFOfmt */ 
        /* format            IP_AXP_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_AXP_NLF_INFOfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_IP_AXP_INFO_BCM56340_A0fmt */ 
        /* format            IP_AXP_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_AXP_NLF_INFOfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_IN_IP_TUNNEL_ACTION_SETfmt */ 
        /* format            IP_IN_IP_TUNNEL_ACTION_SETfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_IN_IP_TUNNEL_ACTION_SETfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_OPTION_CONTROL_PROFILE_TABLE_INDEXfmt */ 
        /* format            IP_OPTION_CONTROL_PROFILE_TABLE_INDEXfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_OPTION_CONTROL_PROFILE_TABLE_INDEXfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_FLEX_HVE_CONTROLSfmt */ 
        /* format            IP_PARSER0_FLEX_HVE_CONTROLSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_CONTROLSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_FLEX_HVE_IN_BUSfmt */ 
        /* format            IP_PARSER0_FLEX_HVE_IN_BUSfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_IN_BUSfmt_fields,
        /* bits        */ 733,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_FLEX_HVE_OUT_BUSfmt */ 
        /* format            IP_PARSER0_FLEX_HVE_OUT_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt */ 
        /* format            IP_PARSER0_FLEX_HVE_OUT_CHECKfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CMD_POLICY_DATAfmt */ 
        /* format            IP_PARSER0_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 78,
        /* *fields     */ soc_EP_PARSER0_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 262,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CMD_POLICY_DATA_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 78,
        /* *fields     */ soc_EP_PARSER0_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 262,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CMD_POLICY_DATA_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 78,
        /* *fields     */ soc_EP_PARSER0_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 262,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CMD_POLICY_DATA_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 78,
        /* *fields     */ soc_EP_PARSER0_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 262,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CMD_POLICY_DATA_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 78,
        /* *fields     */ soc_EP_PARSER0_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 262,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONSTANTSfmt */ 
        /* format            IP_PARSER0_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONSTANTS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONSTANTS_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONSTANTS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONSTANTS_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONTROLSfmt */ 
        /* format            IP_PARSER0_HFE_CONTROLSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER0_HFE_CONTROLSfmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONTROLS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_CONTROLSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER0_HFE_CONTROLS_BCM56470_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONT_PROFILEfmt */ 
        /* format            IP_PARSER0_HFE_CONT_PROFILEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER0_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONT_PROFILE_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_CONT_PROFILEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER0_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONT_PROFILE_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HFE_CONT_PROFILEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER0_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONT_PROFILE_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_CONT_PROFILEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER0_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_CONT_PROFILE_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HFE_CONT_PROFILEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER0_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_IN_BUSfmt */ 
        /* format            IP_PARSER0_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER0_HFE_IN_BUSfmt_fields,
        /* bits        */ 1318,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER0_HFE_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1702,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER0_HFE_IN_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 1703,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_MUX_CONTROLSfmt */ 
        /* format            IP_PARSER0_HFE_MUX_CONTROLSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_HFE_MUX_CONTROLSfmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_MUX_IN_BUSfmt */ 
        /* format            IP_PARSER0_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER0_HFE_MUX_IN_BUSfmt_fields,
        /* bits        */ 1632,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_MUX_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER0_HFE_MUX_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 2016,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_MUX_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER0_HFE_MUX_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 2016,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_MUX_OUT_BUSfmt */ 
        /* format            IP_PARSER0_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_EP_PARSER0_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_MUX_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_EP_PARSER0_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_MUX_OUT_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_EP_PARSER0_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_MUX_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_EP_PARSER0_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_MUX_OUT_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_EP_PARSER0_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_OUT_BUSfmt */ 
        /* format            IP_PARSER0_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_EP_PARSER0_HFE_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_EP_PARSER0_HFE_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_OUT_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_EP_PARSER0_HFE_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_EP_PARSER0_HFE_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_OUT_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_EP_PARSER0_HFE_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_Afmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_A_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_A_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_A_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_A_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_Bfmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_B_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_B_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_B_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_B_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_Cfmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_C_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_C_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_C_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_C_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_Dfmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_D_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_D_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_D_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_COMMAND_D_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_TABLE_DATAfmt */ 
        /* format            IP_PARSER0_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 286,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_TABLE_DATA_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 286,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_TABLE_DATA_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 286,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_TABLE_DATA_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 286,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HFE_POLICY_TABLE_DATA_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 286,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_CONSTANTSfmt */ 
        /* format            IP_PARSER0_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_CONSTANTS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_CONSTANTS_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_CONSTANTS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_CONSTANTS_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_IN_BUSfmt */ 
        /* format            IP_PARSER0_HME_IN_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER0_HME_IN_BUSfmt_fields,
        /* bits        */ 1363,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HME_IN_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER0_HME_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1747,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HME_IN_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER0_HME_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1747,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_LATENCY_CONTROLSfmt */ 
        /* format            IP_PARSER0_HME_LATENCY_CONTROLSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HME_LATENCY_CONTROLSfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_OUT_BUSfmt */ 
        /* format            IP_PARSER0_HME_OUT_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IP_PARSER0_HME_OUT_BUSfmt_fields,
        /* bits        */ 1415,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HME_OUT_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IP_PARSER0_HME_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1799,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HME_OUT_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IP_PARSER0_HME_OUT_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 1800,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_PASSTHROUGH_BUSfmt */ 
        /* format            IP_PARSER0_HME_PASSTHROUGH_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IP_PARSER0_HME_PASSTHROUGH_BUSfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_POLICY_ACTIONfmt */ 
        /* format            IP_PARSER0_HME_POLICY_ACTIONfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_POLICY_ACTIONfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_COMMON_BUSfmt */ 
        /* format            IP_PARSER0_HME_STAGE_COMMON_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_COMMON_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_IN_BUSfmt */ 
        /* format            IP_PARSER0_HME_STAGE_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_IN_BUSfmt_fields,
        /* bits        */ 1358,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HME_STAGE_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1742,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HME_STAGE_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1742,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt */ 
        /* format            IP_PARSER0_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_OUT_BUSfmt */ 
        /* format            IP_PARSER0_HME_STAGE_OUT_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_OUT_BUSfmt_fields,
        /* bits        */ 1416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HME_STAGE_OUT_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1800,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HME_STAGE_OUT_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_OUT_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 1801,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_OUT_ONLY_BUSfmt */ 
        /* format            IP_PARSER0_HME_STAGE_OUT_ONLY_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_OUT_ONLY_BUSfmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_OUT_ONLY_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HME_STAGE_OUT_ONLY_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_OUT_ONLY_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 68,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_PIPE_BUSfmt */ 
        /* format            IP_PARSER0_HME_STAGE_PIPE_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_PIPE_BUSfmt_fields,
        /* bits        */ 1348,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_PIPE_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HME_STAGE_PIPE_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_PIPE_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1732,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_PIPE_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HME_STAGE_PIPE_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_PIPE_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1732,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_TCAM_DATAfmt */ 
        /* format            IP_PARSER0_HME_STAGE_TCAM_DATAfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_TCAM_DATAfmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_TCAM_DATA_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HME_STAGE_TCAM_DATAfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_TCAM_DATA_BCM56470_A0fmt_fields,
        /* bits        */ 220,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_TCAM_KEYfmt */ 
        /* format            IP_PARSER0_HME_STAGE_TCAM_KEYfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_TCAM_KEYfmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_TCAM_KEY_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HME_STAGE_TCAM_KEYfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_TCAM_KEY_BCM56275_A0fmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_TCAM_KEY_NARROWfmt */ 
        /* format            IP_PARSER0_HME_STAGE_TCAM_KEY_NARROWfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_TCAM_KEY_NARROWfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HME_STAGE_TCAM_KEY_NARROW_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HME_STAGE_TCAM_KEY_NARROWfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_TCAM_KEY_NARROW_BCM56275_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_CONTROLSfmt */ 
        /* format            IP_PARSER0_HVE_CONTROLSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IP_PARSER0_HVE_CONTROLSfmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_IN_BUSfmt */ 
        /* format            IP_PARSER0_HVE_IN_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_PARSER0_HVE_IN_BUSfmt_fields,
        /* bits        */ 743,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_OUT_BUSfmt */ 
        /* format            IP_PARSER0_HVE_OUT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PARSER0_HVE_OUT_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_RC_PROFILEfmt */ 
        /* format            IP_PARSER0_HVE_RC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_SCC_PROFILEfmt */ 
        /* format            IP_PARSER0_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_SCC_PROFILE_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_SCC_PROFILE_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_SCC_PROFILE_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_SCC_PROFILE_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_SCF_PROFILEfmt */ 
        /* format            IP_PARSER0_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_SCF_PROFILE_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_SCF_PROFILE_BCM56370_A0fmt */ 
        /* format            IP_PARSER0_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_SCF_PROFILE_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_HVE_SCF_PROFILE_BCM56770_A0fmt */ 
        /* format            IP_PARSER0_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_IN_BUSfmt */ 
        /* format            IP_PARSER0_IN_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IP_PARSER0_IN_BUSfmt_fields,
        /* bits        */ 1364,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_IN_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IP_PARSER0_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1748,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_IN_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_IP_PARSER0_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1748,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_MICE_IN_BUSfmt */ 
        /* format            IP_PARSER0_MICE_IN_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_MICE_IN_BUSfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_MICE_OUT_BUSfmt */ 
        /* format            IP_PARSER0_MICE_OUT_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IP_PARSER0_MICE_OUT_BUSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_OUT_BUSfmt */ 
        /* format            IP_PARSER0_OUT_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IP_PARSER0_OUT_BUSfmt_fields,
        /* bits        */ 2089,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER0_OUT_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IP_PARSER0_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 2473,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER0_OUT_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IP_PARSER0_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 2473,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER0_TOP_HME_OUT_BUSfmt */ 
        /* format            IP_PARSER0_TOP_HME_OUT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_TOP_HME_OUT_BUSfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_CONTROLSfmt */ 
        /* format            IP_PARSER1_FLEX_HVE_CONTROLSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_CONTROLSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_CONTROLS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_CONTROLSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_CONTROLSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_CONTROLS_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_CONTROLSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_CONTROLSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_CONTROLS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_CONTROLSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_CONTROLSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_CONTROLS_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_CONTROLSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_CONTROLSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_IN_BUSfmt */ 
        /* format            IP_PARSER1_FLEX_HVE_IN_BUSfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_IP_PARSER1_FLEX_HVE_IN_BUSfmt_fields,
        /* bits        */ 1420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_OUT_BUSfmt */ 
        /* format            IP_PARSER1_FLEX_HVE_OUT_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_OUT_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_OUT_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_OUT_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_OUT_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_OUT_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_OUT_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_OUT_CHECKfmt */ 
        /* format            IP_PARSER1_FLEX_HVE_OUT_CHECKfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_OUT_CHECK_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_OUT_CHECKfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_OUT_CHECK_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_OUT_CHECKfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_OUT_CHECK_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_OUT_CHECKfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_FLEX_HVE_OUT_CHECK_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_FLEX_HVE_OUT_CHECKfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CMD_POLICY_DATAfmt */ 
        /* format            IP_PARSER1_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_IP_PARSER1_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONSTANTSfmt */ 
        /* format            IP_PARSER1_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONSTANTS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONSTANTS_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONSTANTS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONSTANTS_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONTROLSfmt */ 
        /* format            IP_PARSER1_HFE_CONTROLSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HFE_CONTROLSfmt_fields,
        /* bits        */ 98,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONTROLS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HFE_CONTROLSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HFE_CONTROLS_BCM56470_A0fmt_fields,
        /* bits        */ 103,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONT_PROFILEfmt */ 
        /* format            IP_PARSER1_HFE_CONT_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER1_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONT_PROFILE_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HFE_CONT_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER1_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONT_PROFILE_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HFE_CONT_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER1_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONT_PROFILE_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HFE_CONT_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER1_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_CONT_PROFILE_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HFE_CONT_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER1_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_IN_BUSfmt */ 
        /* format            IP_PARSER1_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HFE_IN_BUSfmt_fields,
        /* bits        */ 1250,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HFE_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1634,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HFE_IN_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 1639,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_MUX_CONTROLSfmt */ 
        /* format            IP_PARSER1_HFE_MUX_CONTROLSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_CONTROLSfmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_MUX_IN_BUSfmt */ 
        /* format            IP_PARSER1_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_IN_BUSfmt_fields,
        /* bits        */ 2210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_MUX_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 2594,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_MUX_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 2594,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_MUX_OUT_BUSfmt */ 
        /* format            IP_PARSER1_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_OUT_BUSfmt */ 
        /* format            IP_PARSER1_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_IP_PARSER1_HFE_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_Afmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_A_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_A_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_A_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_A_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_Bfmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_B_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_B_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_B_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_B_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_Cfmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_Dfmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_D_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_D_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_D_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_COMMAND_D_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HFE_POLICY_TABLE_DATAfmt */ 
        /* format            IP_PARSER1_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_CONSTANTSfmt */ 
        /* format            IP_PARSER1_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_CONSTANTS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_CONSTANTS_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_CONSTANTS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_CONSTANTS_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_IN_BUSfmt */ 
        /* format            IP_PARSER1_HME_IN_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER1_HME_IN_BUSfmt_fields,
        /* bits        */ 1251,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HME_IN_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER1_HME_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1653,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HME_IN_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER1_HME_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1653,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_LATENCY_CONTROLSfmt */ 
        /* format            IP_PARSER1_HME_LATENCY_CONTROLSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER1_HME_LATENCY_CONTROLSfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_OUT_BUSfmt */ 
        /* format            IP_PARSER1_HME_OUT_BUSfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IP_PARSER1_HME_OUT_BUSfmt_fields,
        /* bits        */ 1361,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HME_OUT_BUSfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IP_PARSER1_HME_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1763,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HME_OUT_BUSfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IP_PARSER1_HME_OUT_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 1768,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_PASSTHROUGH_BUSfmt */ 
        /* format            IP_PARSER1_HME_PASSTHROUGH_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HME_PASSTHROUGH_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_POLICY_ACTIONfmt */ 
        /* format            IP_PARSER1_HME_POLICY_ACTIONfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_POLICY_ACTIONfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_POLICY_ACTION_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HME_POLICY_ACTIONfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_POLICY_ACTIONfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_POLICY_ACTION_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HME_POLICY_ACTIONfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_POLICY_ACTIONfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_POLICY_ACTION_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HME_POLICY_ACTIONfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_POLICY_ACTIONfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_POLICY_ACTION_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HME_POLICY_ACTIONfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_POLICY_ACTIONfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_COMMON_BUSfmt */ 
        /* format            IP_PARSER1_HME_STAGE_COMMON_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_COMMON_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_COMMON_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_COMMON_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_COMMON_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_COMMON_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_COMMON_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_COMMON_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_COMMON_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_COMMON_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_COMMON_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_COMMON_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_COMMON_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_COMMON_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_IN_BUSfmt */ 
        /* format            IP_PARSER1_HME_STAGE_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_IN_BUSfmt_fields,
        /* bits        */ 1246,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1648,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1648,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt */ 
        /* format            IP_PARSER1_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_OUT_BUSfmt */ 
        /* format            IP_PARSER1_HME_STAGE_OUT_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_BUSfmt_fields,
        /* bits        */ 1262,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_OUT_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1664,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_OUT_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 1665,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_OUT_ONLY_BUSfmt */ 
        /* format            IP_PARSER1_HME_STAGE_OUT_ONLY_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_ONLY_BUSfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_OUT_ONLY_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_OUT_ONLY_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_ONLY_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_PIPE_BUSfmt */ 
        /* format            IP_PARSER1_HME_STAGE_PIPE_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_PIPE_BUSfmt_fields,
        /* bits        */ 1236,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_PIPE_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_PIPE_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_PIPE_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1638,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_PIPE_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_PIPE_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_PIPE_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1638,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_TCAM_DATAfmt */ 
        /* format            IP_PARSER1_HME_STAGE_TCAM_DATAfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_DATAfmt_fields,
        /* bits        */ 140,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_TCAM_DATA_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_TCAM_DATAfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IP_PARSER2_HME_STAGE_TCAM_DATAfmt_fields,
        /* bits        */ 140,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_TCAM_DATA_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_TCAM_DATAfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_DATA_BCM56470_A0fmt_fields,
        /* bits        */ 140,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_TCAM_KEYfmt */ 
        /* format            IP_PARSER1_HME_STAGE_TCAM_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEYfmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_TCAM_KEY_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_TCAM_KEYfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEY_BCM56275_A0fmt_fields,
        /* bits        */ 196,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_TCAM_KEY_NARROWfmt */ 
        /* format            IP_PARSER1_HME_STAGE_TCAM_KEY_NARROWfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEY_NARROWfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HME_STAGE_TCAM_KEY_NARROW_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HME_STAGE_TCAM_KEY_NARROWfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEY_NARROW_BCM56275_A0fmt_fields,
        /* bits        */ 98,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_CONTROLSfmt */ 
        /* format            IP_PARSER1_HVE_CONTROLSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IP_PARSER1_HVE_CONTROLSfmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_IN_BUSfmt */ 
        /* format            IP_PARSER1_HVE_IN_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_PARSER1_HVE_IN_BUSfmt_fields,
        /* bits        */ 1452,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_OUT_BUSfmt */ 
        /* format            IP_PARSER1_HVE_OUT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PARSER0_HVE_OUT_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HVE_OUT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PARSER0_HVE_OUT_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_OUT_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HVE_OUT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PARSER0_HVE_OUT_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HVE_OUT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PARSER0_HVE_OUT_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_OUT_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HVE_OUT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PARSER0_HVE_OUT_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_RC_PROFILEfmt */ 
        /* format            IP_PARSER1_HVE_RC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_RC_PROFILE_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HVE_RC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_RC_PROFILE_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HVE_RC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_RC_PROFILE_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HVE_RC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_RC_PROFILE_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HVE_RC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_SCC_PROFILEfmt */ 
        /* format            IP_PARSER1_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_SCC_PROFILE_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_SCC_PROFILE_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_SCC_PROFILE_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_SCC_PROFILE_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_SCF_PROFILEfmt */ 
        /* format            IP_PARSER1_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_SCF_PROFILE_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_SCF_PROFILE_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_SCF_PROFILE_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_HVE_SCF_PROFILE_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_IN_BUSfmt */ 
        /* format            IP_PARSER1_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER1_IN_BUSfmt_fields,
        /* bits        */ 1259,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER1_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1661,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER1_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1661,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_MICE_IN_BUSfmt */ 
        /* format            IP_PARSER1_MICE_IN_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_MICE_IN_BUSfmt_fields,
        /* bits        */ 92,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_MICE_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_MICE_IN_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER2_MICE_IN_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_MICE_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_MICE_IN_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER2_MICE_IN_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_MICE_OUT_BUSfmt */ 
        /* format            IP_PARSER1_MICE_OUT_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IP_PARSER1_MICE_OUT_BUSfmt_fields,
        /* bits        */ 97,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_MICE_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_MICE_OUT_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IP_PARSER2_MICE_OUT_BUSfmt_fields,
        /* bits        */ 115,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_MICE_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_MICE_OUT_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IP_PARSER2_MICE_OUT_BUSfmt_fields,
        /* bits        */ 115,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_MICE_TCAM_DATAfmt */ 
        /* format            IP_PARSER1_MICE_TCAM_DATAfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_DATAfmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_MICE_TCAM_KEYfmt */ 
        /* format            IP_PARSER1_MICE_TCAM_KEYfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_KEYfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_MICE_TCAM_KEY_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_MICE_TCAM_KEYfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_KEY_BCM56275_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_OUT_BUSfmt */ 
        /* format            IP_PARSER1_OUT_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IP_PARSER1_OUT_BUSfmt_fields,
        /* bits        */ 2686,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_OUT_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IP_PARSER1_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 3088,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_OUT_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IP_PARSER1_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 3088,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_TOP_HME_OUT_BUSfmt */ 
        /* format            IP_PARSER1_TOP_HME_OUT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_TOP_HME_OUT_BUSfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_TOP_HME_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER1_TOP_HME_OUT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_TOP_HME_OUT_BUSfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_TOP_HME_OUT_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER1_TOP_HME_OUT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_TOP_HME_OUT_BUSfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_TOP_HME_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER1_TOP_HME_OUT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_TOP_HME_OUT_BUSfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER1_TOP_HME_OUT_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER1_TOP_HME_OUT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_TOP_HME_OUT_BUSfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_CONTROLSfmt */ 
        /* format            IP_PARSER2_FLEX_HVE_CONTROLSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_CONTROLSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_CONTROLS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_CONTROLSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_CONTROLSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_CONTROLS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_CONTROLSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_CONTROLSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_CONTROLS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_CONTROLSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_CONTROLSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_CONTROLS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_CONTROLSfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_CONTROLSfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_IN_BUSfmt */ 
        /* format            IP_PARSER2_FLEX_HVE_IN_BUSfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_IP_PARSER1_FLEX_HVE_IN_BUSfmt_fields,
        /* bits        */ 1420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_IN_BUSfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_IP_PARSER1_FLEX_HVE_IN_BUSfmt_fields,
        /* bits        */ 1420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_IN_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_IN_BUSfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_IP_PARSER1_FLEX_HVE_IN_BUSfmt_fields,
        /* bits        */ 1420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_IN_BUSfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_IP_PARSER1_FLEX_HVE_IN_BUSfmt_fields,
        /* bits        */ 1420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_IN_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_IN_BUSfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_IP_PARSER1_FLEX_HVE_IN_BUSfmt_fields,
        /* bits        */ 1420,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_OUT_BUSfmt */ 
        /* format            IP_PARSER2_FLEX_HVE_OUT_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_OUT_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_OUT_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_OUT_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_OUT_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_OUT_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_OUT_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_OUT_CHECKfmt */ 
        /* format            IP_PARSER2_FLEX_HVE_OUT_CHECKfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_OUT_CHECK_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_OUT_CHECKfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_OUT_CHECK_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_OUT_CHECKfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_OUT_CHECK_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_OUT_CHECKfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_FLEX_HVE_OUT_CHECK_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_FLEX_HVE_OUT_CHECKfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_FLEX_HVE_OUT_CHECKfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CMD_POLICY_DATAfmt */ 
        /* format            IP_PARSER2_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_IP_PARSER1_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CMD_POLICY_DATA_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_IP_PARSER1_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CMD_POLICY_DATA_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_IP_PARSER1_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CMD_POLICY_DATA_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_IP_PARSER1_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CMD_POLICY_DATA_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_IP_PARSER1_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 180,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONSTANTSfmt */ 
        /* format            IP_PARSER2_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONSTANTS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONSTANTS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONSTANTS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONSTANTS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONTROLSfmt */ 
        /* format            IP_PARSER2_HFE_CONTROLSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HFE_CONTROLSfmt_fields,
        /* bits        */ 98,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONTROLS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONTROLSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HFE_CONTROLSfmt_fields,
        /* bits        */ 98,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONTROLS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONTROLSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HFE_CONTROLSfmt_fields,
        /* bits        */ 98,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONTROLS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONTROLSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HFE_CONTROLS_BCM56470_A0fmt_fields,
        /* bits        */ 103,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONTROLS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONTROLSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HFE_CONTROLSfmt_fields,
        /* bits        */ 98,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONT_PROFILEfmt */ 
        /* format            IP_PARSER2_HFE_CONT_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER1_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONT_PROFILE_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONT_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER1_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONT_PROFILE_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONT_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER1_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONT_PROFILE_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONT_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER1_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_CONT_PROFILE_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_CONT_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER1_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_IN_BUSfmt */ 
        /* format            IP_PARSER2_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HFE_IN_BUSfmt_fields,
        /* bits        */ 1250,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HFE_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1634,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_IN_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HFE_IN_BUSfmt_fields,
        /* bits        */ 1250,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HFE_IN_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 1639,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_IN_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HFE_IN_BUSfmt_fields,
        /* bits        */ 1250,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_CONTROLSfmt */ 
        /* format            IP_PARSER2_HFE_MUX_CONTROLSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_CONTROLSfmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_CONTROLS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_CONTROLSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_CONTROLSfmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_CONTROLS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_CONTROLSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_CONTROLSfmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_CONTROLS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_CONTROLSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_CONTROLSfmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_CONTROLS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_CONTROLSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_CONTROLSfmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_IN_BUSfmt */ 
        /* format            IP_PARSER2_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_IN_BUSfmt_fields,
        /* bits        */ 2210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 2594,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_IN_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_IN_BUSfmt_fields,
        /* bits        */ 2210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 2594,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_IN_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_IN_BUSfmt_fields,
        /* bits        */ 2210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_OUT_BUSfmt */ 
        /* format            IP_PARSER2_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_OUT_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_MUX_OUT_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_IP_PARSER1_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_OUT_BUSfmt */ 
        /* format            IP_PARSER2_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_IP_PARSER1_HFE_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_IP_PARSER1_HFE_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_OUT_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_IP_PARSER1_HFE_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_IP_PARSER1_HFE_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_OUT_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_IP_PARSER1_HFE_OUT_BUSfmt_fields,
        /* bits        */ 1386,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_Afmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_A_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_A_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_A_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_A_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_Bfmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_B_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_B_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_B_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_B_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_Cfmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_C_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_C_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_C_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_C_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_Dfmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_D_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_D_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_D_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_COMMAND_D_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_TABLE_DATAfmt */ 
        /* format            IP_PARSER2_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_TABLE_DATA_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_TABLE_DATA_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_TABLE_DATA_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HFE_POLICY_TABLE_DATA_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER1_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_CONSTANTSfmt */ 
        /* format            IP_PARSER2_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_CONSTANTS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_CONSTANTS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_CONSTANTS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_CONSTANTS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HME_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_IN_BUSfmt */ 
        /* format            IP_PARSER2_HME_IN_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER2_HME_IN_BUSfmt_fields,
        /* bits        */ 1269,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_IN_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER1_HME_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1653,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_IN_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_IP_PARSER1_HME_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1653,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_LATENCY_CONTROLSfmt */ 
        /* format            IP_PARSER2_HME_LATENCY_CONTROLSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER1_HME_LATENCY_CONTROLSfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_LATENCY_CONTROLS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_LATENCY_CONTROLSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER1_HME_LATENCY_CONTROLSfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_LATENCY_CONTROLS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HME_LATENCY_CONTROLSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER1_HME_LATENCY_CONTROLSfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_LATENCY_CONTROLS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_LATENCY_CONTROLSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER1_HME_LATENCY_CONTROLSfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_LATENCY_CONTROLS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HME_LATENCY_CONTROLSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER1_HME_LATENCY_CONTROLSfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_OUT_BUSfmt */ 
        /* format            IP_PARSER2_HME_OUT_BUSfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IP_PARSER2_HME_OUT_BUSfmt_fields,
        /* bits        */ 1379,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_OUT_BUSfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IP_PARSER1_HME_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1763,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_OUT_BUSfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_IP_PARSER1_HME_OUT_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 1768,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_PASSTHROUGH_BUSfmt */ 
        /* format            IP_PARSER2_HME_PASSTHROUGH_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HME_PASSTHROUGH_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_PASSTHROUGH_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_PASSTHROUGH_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HME_PASSTHROUGH_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_PASSTHROUGH_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HME_PASSTHROUGH_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HME_PASSTHROUGH_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_PASSTHROUGH_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_PASSTHROUGH_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HME_PASSTHROUGH_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_PASSTHROUGH_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HME_PASSTHROUGH_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_HME_PASSTHROUGH_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_POLICY_ACTIONfmt */ 
        /* format            IP_PARSER2_HME_POLICY_ACTIONfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_POLICY_ACTIONfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_POLICY_ACTION_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_POLICY_ACTIONfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_POLICY_ACTIONfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_POLICY_ACTION_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HME_POLICY_ACTIONfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_POLICY_ACTIONfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_POLICY_ACTION_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_POLICY_ACTIONfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_POLICY_ACTIONfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_POLICY_ACTION_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HME_POLICY_ACTIONfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_POLICY_ACTIONfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_COMMON_BUSfmt */ 
        /* format            IP_PARSER2_HME_STAGE_COMMON_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_COMMON_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_COMMON_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_COMMON_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_COMMON_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_COMMON_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_COMMON_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_COMMON_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_COMMON_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_COMMON_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_COMMON_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_COMMON_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_COMMON_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER0_HME_STAGE_COMMON_BUSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_IN_BUSfmt */ 
        /* format            IP_PARSER2_HME_STAGE_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER2_HME_STAGE_IN_BUSfmt_fields,
        /* bits        */ 1264,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1648,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1648,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt */ 
        /* format            IP_PARSER2_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_KEY_VALID_BYTES_CHECK_DATA_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_KEY_VALID_BYTES_CHECK_DATA_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_KEY_VALID_BYTES_CHECK_DATA_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_KEY_VALID_BYTES_CHECK_DATA_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_KEY_VALID_BYTES_CHECK_DATAfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_OUT_BUSfmt */ 
        /* format            IP_PARSER2_HME_STAGE_OUT_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER2_HME_STAGE_OUT_BUSfmt_fields,
        /* bits        */ 1280,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_OUT_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1664,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_OUT_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 1665,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_OUT_ONLY_BUSfmt */ 
        /* format            IP_PARSER2_HME_STAGE_OUT_ONLY_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_ONLY_BUSfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_OUT_ONLY_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_OUT_ONLY_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_ONLY_BUSfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_OUT_ONLY_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_OUT_ONLY_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_ONLY_BUSfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_OUT_ONLY_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_OUT_ONLY_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_ONLY_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_OUT_ONLY_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_OUT_ONLY_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_OUT_ONLY_BUSfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_PIPE_BUSfmt */ 
        /* format            IP_PARSER2_HME_STAGE_PIPE_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER2_HME_STAGE_PIPE_BUSfmt_fields,
        /* bits        */ 1254,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_PIPE_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_PIPE_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_PIPE_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1638,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_PIPE_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_PIPE_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_PIPE_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1638,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_DATAfmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_DATAfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IP_PARSER2_HME_STAGE_TCAM_DATAfmt_fields,
        /* bits        */ 140,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_DATA_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_DATAfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_DATA_BCM56470_A0fmt_fields,
        /* bits        */ 140,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_KEYfmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEYfmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_KEY_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_KEYfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEY_BCM56275_A0fmt_fields,
        /* bits        */ 196,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_KEY_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEYfmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_KEY_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEYfmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_KEY_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_KEYfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEYfmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_KEY_NARROWfmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_KEY_NARROWfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEY_NARROWfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_KEY_NARROW_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_KEY_NARROWfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEY_NARROW_BCM56275_A0fmt_fields,
        /* bits        */ 98,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_KEY_NARROW_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_KEY_NARROWfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEY_NARROWfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_KEY_NARROW_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_KEY_NARROWfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEY_NARROWfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HME_STAGE_TCAM_KEY_NARROW_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HME_STAGE_TCAM_KEY_NARROWfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER1_HME_STAGE_TCAM_KEY_NARROWfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_CONTROLSfmt */ 
        /* format            IP_PARSER2_HVE_CONTROLSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IP_PARSER1_HVE_CONTROLSfmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_CONTROLS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HVE_CONTROLSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IP_PARSER1_HVE_CONTROLSfmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_CONTROLS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HVE_CONTROLSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IP_PARSER1_HVE_CONTROLSfmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_CONTROLS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HVE_CONTROLSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IP_PARSER1_HVE_CONTROLSfmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_CONTROLS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HVE_CONTROLSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IP_PARSER1_HVE_CONTROLSfmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_IN_BUSfmt */ 
        /* format            IP_PARSER2_HVE_IN_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_PARSER1_HVE_IN_BUSfmt_fields,
        /* bits        */ 1452,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HVE_IN_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_PARSER1_HVE_IN_BUSfmt_fields,
        /* bits        */ 1452,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_IN_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HVE_IN_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_PARSER1_HVE_IN_BUSfmt_fields,
        /* bits        */ 1452,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HVE_IN_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_PARSER1_HVE_IN_BUSfmt_fields,
        /* bits        */ 1452,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_IN_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HVE_IN_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_PARSER1_HVE_IN_BUSfmt_fields,
        /* bits        */ 1452,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_OUT_BUSfmt */ 
        /* format            IP_PARSER2_HVE_OUT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PARSER0_HVE_OUT_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HVE_OUT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PARSER0_HVE_OUT_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_OUT_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HVE_OUT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PARSER0_HVE_OUT_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HVE_OUT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PARSER0_HVE_OUT_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_OUT_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HVE_OUT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PARSER0_HVE_OUT_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_RC_PROFILEfmt */ 
        /* format            IP_PARSER2_HVE_RC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_RC_PROFILE_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HVE_RC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_RC_PROFILE_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HVE_RC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_RC_PROFILE_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HVE_RC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_RC_PROFILE_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HVE_RC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_SCC_PROFILEfmt */ 
        /* format            IP_PARSER2_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_SCC_PROFILE_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_SCC_PROFILE_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_SCC_PROFILE_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_SCC_PROFILE_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HVE_SCC_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_SCF_PROFILEfmt */ 
        /* format            IP_PARSER2_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_SCF_PROFILE_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_SCF_PROFILE_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_SCF_PROFILE_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_HVE_SCF_PROFILE_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_HVE_SCF_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_IP_PARSER0_HVE_RC_PROFILEfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_IN_BUSfmt */ 
        /* format            IP_PARSER2_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER2_IN_BUSfmt_fields,
        /* bits        */ 1277,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_IN_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER1_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1661,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_IN_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_IN_BUSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_IP_PARSER1_IN_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1661,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_IN_BUSfmt */ 
        /* format            IP_PARSER2_MICE_IN_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER2_MICE_IN_BUSfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_OUT_BUSfmt */ 
        /* format            IP_PARSER2_MICE_OUT_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IP_PARSER2_MICE_OUT_BUSfmt_fields,
        /* bits        */ 115,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_TCAM_DATAfmt */ 
        /* format            IP_PARSER2_MICE_TCAM_DATAfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_DATAfmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_TCAM_DATA_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_MICE_TCAM_DATAfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_DATAfmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_TCAM_DATA_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_MICE_TCAM_DATAfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_DATAfmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_TCAM_DATA_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_MICE_TCAM_DATAfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_DATAfmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_TCAM_DATA_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_MICE_TCAM_DATAfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_DATAfmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_TCAM_KEYfmt */ 
        /* format            IP_PARSER2_MICE_TCAM_KEYfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_KEYfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_TCAM_KEY_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_MICE_TCAM_KEYfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_KEY_BCM56275_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_TCAM_KEY_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_MICE_TCAM_KEYfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_KEYfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_TCAM_KEY_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_MICE_TCAM_KEYfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_KEYfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_MICE_TCAM_KEY_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_MICE_TCAM_KEYfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER1_MICE_TCAM_KEYfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_OUT_BUSfmt */ 
        /* format            IP_PARSER2_OUT_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IP_PARSER2_OUT_BUSfmt_fields,
        /* bits        */ 2704,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_OUT_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IP_PARSER1_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 3088,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_OUT_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_IP_PARSER1_OUT_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 3088,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_TOP_HME_OUT_BUSfmt */ 
        /* format            IP_PARSER2_TOP_HME_OUT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_TOP_HME_OUT_BUSfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_TOP_HME_OUT_BUS_BCM56275_A0fmt */ 
        /* format            IP_PARSER2_TOP_HME_OUT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_TOP_HME_OUT_BUSfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_TOP_HME_OUT_BUS_BCM56370_A0fmt */ 
        /* format            IP_PARSER2_TOP_HME_OUT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_TOP_HME_OUT_BUSfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_TOP_HME_OUT_BUS_BCM56470_A0fmt */ 
        /* format            IP_PARSER2_TOP_HME_OUT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_TOP_HME_OUT_BUSfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PARSER2_TOP_HME_OUT_BUS_BCM56770_A0fmt */ 
        /* format            IP_PARSER2_TOP_HME_OUT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IP_PARSER0_TOP_HME_OUT_BUSfmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PARSER_0_HME_STAGE_TCAM_DOPfmt */ 
        /* format            IP_PARSER_0_HME_STAGE_TCAM_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IP_PARSER_0_HME_STAGE_TCAM_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOLfmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOLfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM53400_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM53540_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM53570_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM53570_B0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56070_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56160_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56260_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56260_B0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56270_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56275_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56370_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56470_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56560_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56560_B0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56670_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56670_B0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56670_C0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56770_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56870_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56960_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56965_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56970_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56980_A0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IP_PROTOCOL_BCM56980_B0fmt */ 
        /* format            IP_PROTOCOLfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IP_PROTOCOL_BCM53400_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_IP_SBUS_META_DATAfmt */ 
        /* format            IP_SBUS_META_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_SBUS_META_DATAfmt_fields,
        /* bits        */ 528,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IP_SBUS_META_DATA_BCM56275_A0fmt */ 
        /* format            IP_SBUS_META_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_SBUS_META_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 656,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IP_SBUS_META_DATA_BCM56370_A0fmt */ 
        /* format            IP_SBUS_META_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_SBUS_META_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 656,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IP_SBUS_META_DATA_BCM56470_A0fmt */ 
        /* format            IP_SBUS_META_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_SBUS_META_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 656,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IP_SBUS_META_DATA_BCM56770_A0fmt */ 
        /* format            IP_SBUS_META_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_SBUS_META_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 656,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IP_SBUS_META_DATA_BCM56870_A0fmt */ 
        /* format            IP_SBUS_META_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IP_SBUS_META_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 656,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_IP_SBUS_META_DATA_BCM56980_A0fmt */ 
        /* format            IP_SBUS_META_DATAfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_SBUS_META_DATA_BCM56980_A0fmt_fields,
        /* bits        */ 688,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IP_SBUS_META_DATA_BCM56980_B0fmt */ 
        /* format            IP_SBUS_META_DATAfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IP_SBUS_META_DATA_BCM56980_A0fmt_fields,
        /* bits        */ 688,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_IQ_BUSfmt */ 
        /* format            IQ_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IQ_BUSfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_IQ_BUS_BCM53400_A0fmt */ 
        /* format            IQ_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IQ_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_IQ_BUS_BCM53540_A0fmt */ 
        /* format            IQ_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IQ_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_IQ_BUS_BCM53570_A0fmt */ 
        /* format            IQ_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IQ_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_IQ_BUS_BCM53570_B0fmt */ 
        /* format            IQ_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IQ_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_IQ_BUS_BCM56070_A0fmt */ 
        /* format            IQ_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IQ_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_IQ_BUS_BCM56142_A0fmt */ 
        /* format            IQ_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IQ_BUS_BCM56142_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_IQ_BUS_BCM56150_A0fmt */ 
        /* format            IQ_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IQ_BUS_BCM56150_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_IQ_BUS_BCM56160_A0fmt */ 
        /* format            IQ_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_IQ_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_IQ_BUS_BCM56334_A0fmt */ 
        /* format            IQ_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IQ_BUSfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_IQ_BUS_BCM56334_B0fmt */ 
        /* format            IQ_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_IQ_BUS_BCM56334_B0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IRSEL1_DOPfmt */ 
        /* format            IRSEL1_DOPfmt */
        /* nFields     */ 66,
        /* *fields     */ soc_IRSEL1_DOPfmt_fields,
        /* bits        */ 896,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IRSEL1_DOP_BCM56275_A0fmt */ 
        /* format            IRSEL1_DOPfmt */
        /* nFields     */ 66,
        /* *fields     */ soc_IRSEL1_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 992,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IRSEL1_DOP_BCM56370_A0fmt */ 
        /* format            IRSEL1_DOPfmt */
        /* nFields     */ 66,
        /* *fields     */ soc_IRSEL1_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 992,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IRSEL1_DOP_BCM56470_A0fmt */ 
        /* format            IRSEL1_DOPfmt */
        /* nFields     */ 66,
        /* *fields     */ soc_IRSEL1_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 992,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IRSEL1_TO_L2_MGMT_L2_BUSfmt */ 
        /* format            IRSEL1_TO_L2_MGMT_L2_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISW1_TO_L2_MGMT_L2_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 119,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IRSEL1_TO_L2_MGMT_L2_BUS_BCM56275_A0fmt */ 
        /* format            IRSEL1_TO_L2_MGMT_L2_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_IRSEL1_TO_L2_MGMT_L2_BUSfmt_fields,
        /* bits        */ 146,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IRSEL1_TO_L2_MGMT_L2_BUS_BCM56470_A0fmt */ 
        /* format            IRSEL1_TO_L2_MGMT_L2_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISW1_TO_L2_MGMT_L2_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 119,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56470_A0) || \
    defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IRSEL2_DOPfmt */ 
        /* format            IRSEL2_DOPfmt */
        /* nFields     */ 66,
        /* *fields     */ soc_IRSEL2_DOPfmt_fields,
        /* bits        */ 800,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IRSEL2_DOP_BCM56275_A0fmt */ 
        /* format            IRSEL2_DOPfmt */
        /* nFields     */ 66,
        /* *fields     */ soc_IRSEL2_DOP_BCM56275_A0fmt_fields,
        /* bits        */ 736,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_IRSEL2_NHOP_COMMON_COV_DEFSfmt */ 
        /* format            IRSEL2_NHOP_COMMON_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_IRSEL2_NHOP_COMMON_COV_DEFSfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFSfmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFSfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM53540_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM53570_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM53570_B0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56070_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56150_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56150_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56160_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56870_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISC_HG_STATS_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ISC_HG_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFSfmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM53400_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM53540_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM53570_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM53570_B0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56070_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56150_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56150_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56160_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_HG_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56850_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56860_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56870_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISC_IP_STATS_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ISC_IP_STATS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFSfmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM53540_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM53570_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM53570_B0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56070_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56150_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56160_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56340_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56850_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56860_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56870_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST0_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ISC_STATS_INST0_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFSfmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM53400_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM53540_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM53570_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM53570_B0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56070_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56150_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56160_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56340_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56850_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56860_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56870_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST1_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST1_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST1_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ISC_STATS_INST1_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFSfmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM53400_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM53540_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM53570_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM53570_B0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56070_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56150_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFSfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56160_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56340_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ING_NIV_RX_FRAMES_ERROR_DROP_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56560_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56560_B0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56670_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56670_B0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56670_C0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56850_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56860_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_IP_STATS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56870_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56960_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST1_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56965_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST1_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST2_COV_DEFS_BCM56970_A0fmt */ 
        /* format            ISC_STATS_INST2_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISC_STATS_INST0_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST3_COV_DEFSfmt */ 
        /* format            ISC_STATS_INST3_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST3_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ISC_STATS_INST3_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST3_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ISC_STATS_INST3_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST3_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ISC_STATS_INST3_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST3_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ISC_STATS_INST3_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST4_COV_DEFSfmt */ 
        /* format            ISC_STATS_INST4_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST4_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ISC_STATS_INST4_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST4_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ISC_STATS_INST4_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST4_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ISC_STATS_INST4_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISC_STATS_INST4_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ISC_STATS_INST4_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_ISEC_SP_TCAM_UDFfmt */ 
        /* format            ISEC_SP_TCAM_UDFfmt */
        /* nFields     */ 99,
        /* *fields     */ soc_ISEC_SP_TCAM_UDFfmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt */ 
        /* format            ISM_ENTRY_16KBY420_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_1BASE_2P_COV_DEFSfmt */ 
        /* format            ISM_ENTRY_1BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_1BASE_2P_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ISM_ENTRY_1BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_1BASE_2P_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ISM_ENTRY_1BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_1BASE_2P_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ISM_ENTRY_1BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_1BASE_2P_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ISM_ENTRY_1BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_1BASE_2P_COV_DEFS_BCM56980_A0fmt */ 
        /* format            ISM_ENTRY_1BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_1BASE_2P_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ISM_ENTRY_1BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_1BASE_4P_COV_DEFSfmt */ 
        /* format            ISM_ENTRY_1BASE_4P_COV_DEFSfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_ISM_ENTRY_1BASE_4P_COV_DEFSfmt_fields,
        /* bits        */ 124,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_2BASE_2P_COV_DEFSfmt */ 
        /* format            ISM_ENTRY_2BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_2BASE_2P_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ISM_ENTRY_2BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_2BASE_2P_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ISM_ENTRY_2BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_2BASE_2P_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ISM_ENTRY_2BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_2BASE_2P_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ISM_ENTRY_2BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_2BASE_2P_COV_DEFS_BCM56980_A0fmt */ 
        /* format            ISM_ENTRY_2BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_2BASE_2P_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ISM_ENTRY_2BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_2BASE_4P_COV_DEFSfmt */ 
        /* format            ISM_ENTRY_2BASE_4P_COV_DEFSfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ISM_ENTRY_2BASE_4P_COV_DEFSfmt_fields,
        /* bits        */ 124,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_4BASE_2P_COV_DEFSfmt */ 
        /* format            ISM_ENTRY_4BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_4BASE_2P_COV_DEFS_BCM56275_A0fmt */ 
        /* format            ISM_ENTRY_4BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_4BASE_2P_COV_DEFS_BCM56370_A0fmt */ 
        /* format            ISM_ENTRY_4BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_4BASE_2P_COV_DEFS_BCM56470_A0fmt */ 
        /* format            ISM_ENTRY_4BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_4BASE_2P_COV_DEFS_BCM56770_A0fmt */ 
        /* format            ISM_ENTRY_4BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_4BASE_2P_COV_DEFS_BCM56980_A0fmt */ 
        /* format            ISM_ENTRY_4BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_4BASE_2P_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ISM_ENTRY_4BASE_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_16KBY420_2P_COV_DEFSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_4BASE_4P_COV_DEFSfmt */ 
        /* format            ISM_ENTRY_4BASE_4P_COV_DEFSfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_ISM_ENTRY_1BASE_4P_COV_DEFSfmt_fields,
        /* bits        */ 124,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_4BASE_4P_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ISM_ENTRY_4BASE_4P_COV_DEFSfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_ISM_ENTRY_1BASE_4P_COV_DEFSfmt_fields,
        /* bits        */ 124,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_8KBY105_2P_COV_DEFSfmt */ 
        /* format            ISM_ENTRY_8KBY105_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_8KBY105_2P_COV_DEFSfmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_8KBY140_2P_COV_DEFSfmt */ 
        /* format            ISM_ENTRY_8KBY140_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_8KBY105_2P_COV_DEFSfmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_8KBY140_2P_COV_DEFS_BCM56980_A0fmt */ 
        /* format            ISM_ENTRY_8KBY140_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_8KBY105_2P_COV_DEFSfmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ISM_ENTRY_8KBY140_2P_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ISM_ENTRY_8KBY140_2P_COV_DEFSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ISM_ENTRY_8KBY105_2P_COV_DEFSfmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ISM_LEARN_BUSfmt */ 
        /* format            ISM_LEARN_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ISM_LEARN_BUSfmt_fields,
        /* bits        */ 95,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORDfmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORDfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56260_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56260_B0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56270_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56275_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56370_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56470_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56560_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56560_B0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56670_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56670_B0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56670_C0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56770_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56870_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56960_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56965_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56970_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56980_A0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ISM_RSP_WORD_BCM56980_B0fmt */ 
        /* format            ISM_RSP_WORDfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISM_RSP_WORD_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_ISW1_DROPfmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ISW1_DROPfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM53314_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ISW1_DROP_BCM56224_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM53324_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ISW1_DROP_BCM56224_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM53400_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_ISW1_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM53540_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_ISW1_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM53570_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_ISW1_DROP_BCM53570_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM53570_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_ISW1_DROP_BCM53570_B0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56070_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_ISW1_DROP_BCM53570_B0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56142_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ISW1_DROP_BCM56334_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56150_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ISW1_DROP_BCM56150_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56160_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_ISW1_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56224_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ISW1_DROP_BCM56224_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56224_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ISW1_DROP_BCM56224_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56260_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_ISW1_DROP_BCM56260_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56260_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_ISW1_DROP_BCM56260_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56270_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_ISW1_DROP_BCM56270_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56314_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ISW1_DROP_BCM56504_B0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56334_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ISW1_DROP_BCM56334_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56334_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ISW1_DROP_BCM56334_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56340_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 47,
        /* *fields     */ soc_ISW1_DROP_BCM56640_A0fmt_fields,
        /* bits        */ 46,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56440_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_ISW1_DROP_BCM56440_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56440_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 41,
        /* *fields     */ soc_ISW1_DROP_BCM56440_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56450_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_ISW1_DROP_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56450_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_ISW1_DROP_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56450_B1fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_ISW1_DROP_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56504_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ISW1_DROP_BCM56504_B0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56514_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ISW1_DROP_BCM56514_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56524_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ISW1_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56524_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ISW1_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56560_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_ISW1_DROP_BCM56560_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56560_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_ISW1_DROP_BCM56560_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56624_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ISW1_DROP_BCM56624_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56624_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ISW1_DROP_BCM56624_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56634_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ISW1_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56634_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ISW1_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56640_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 47,
        /* *fields     */ soc_ISW1_DROP_BCM56640_A0fmt_fields,
        /* bits        */ 46,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56670_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_ISW1_DROP_BCM56560_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56670_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_ISW1_DROP_BCM56560_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56670_C0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_ISW1_DROP_BCM56560_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56680_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ISW1_DROP_BCM56624_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56680_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ISW1_DROP_BCM56624_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56685_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ISW1_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56685_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ISW1_DROP_BCM56634_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56725_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_ISW1_DROP_BCM56820_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56800_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ISW1_DROP_BCM56800_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56820_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_ISW1_DROP_BCM56820_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56840_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 35,
        /* *fields     */ soc_ISW1_DROP_BCM56840_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56840_B0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_ISW1_DROP_BCM56840_B0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56850_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_ISW1_DROP_BCM56850_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56860_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_ISW1_DROP_BCM56860_A0fmt_fields,
        /* bits        */ 44,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56960_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 42,
        /* *fields     */ soc_ISW1_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56965_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 42,
        /* *fields     */ soc_ISW1_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISW1_DROP_BCM56970_A0fmt */ 
        /* format            ISW1_DROPfmt */
        /* nFields     */ 42,
        /* *fields     */ soc_ISW1_DROP_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_ISW1_PROTOCOL_PKTfmt */ 
        /* format            ISW1_PROTOCOL_PKTfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ISW1_PROTOCOL_PKTfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_ISW1_PROTOCOL_PKT_BCM53314_A0fmt */ 
        /* format            ISW1_PROTOCOL_PKTfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ISW1_PROTOCOL_PKT_BCM53314_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_ISW1_PROTOCOL_PKT_BCM53324_A0fmt */ 
        /* format            ISW1_PROTOCOL_PKTfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ISW1_PROTOCOL_PKT_BCM53314_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ISW1_TO_L2_MGMT_L2_BUSfmt */ 
        /* format            ISW1_TO_L2_MGMT_L2_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ISW1_TO_L2_MGMT_L2_BUSfmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISW1_TO_L2_MGMT_L2_BUS_BCM56770_A0fmt */ 
        /* format            ISW1_TO_L2_MGMT_L2_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISW1_TO_L2_MGMT_L2_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 119,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISW1_TO_L2_MGMT_L2_BUS_BCM56870_A0fmt */ 
        /* format            ISW1_TO_L2_MGMT_L2_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISW1_TO_L2_MGMT_L2_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 119,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISW1_TO_L2_MGMT_L2_BUS_BCM56970_A0fmt */ 
        /* format            ISW1_TO_L2_MGMT_L2_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ISW1_TO_L2_MGMT_L2_BUS_BCM56970_A0fmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISW2_DOPfmt */ 
        /* format            ISW2_DOPfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_ISW2_DOPfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_ICFG_BUSfmt */ 
        /* format            ISW2_TO_ICFG_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_ICFG_BUS_BCM56275_A0fmt */ 
        /* format            ISW2_TO_ICFG_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_ICFG_BUS_BCM56370_A0fmt */ 
        /* format            ISW2_TO_ICFG_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_ICFG_BUS_BCM56470_A0fmt */ 
        /* format            ISW2_TO_ICFG_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_ICFG_BUS_BCM56770_A0fmt */ 
        /* format            ISW2_TO_ICFG_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUSfmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUSfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM53400_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM53540_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM53570_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM53570_B0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56070_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56070_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56150_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56160_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56260_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56260_B0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56270_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56340_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56440_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUSfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56440_B0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUSfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56450_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56450_B0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56450_B1fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56560_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56560_B0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56640_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56670_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56670_B0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_C0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56670_C0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56850_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56860_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56960_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ISW2_TO_IPARS_BUS_BCM56965_A0fmt */ 
        /* format            ISW2_TO_IPARS_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISW3_DOPfmt */ 
        /* format            ISW3_DOPfmt */
        /* nFields     */ 60,
        /* *fields     */ soc_ISW3_DOPfmt_fields,
        /* bits        */ 1088,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISW3_DOP_BCM56275_A0fmt */ 
        /* format            ISW3_DOPfmt */
        /* nFields     */ 60,
        /* *fields     */ soc_ISW3_DOP_BCM56275_A0fmt_fields,
        /* bits        */ 1024,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISW3_DOP_BCM56370_A0fmt */ 
        /* format            ISW3_DOPfmt */
        /* nFields     */ 60,
        /* *fields     */ soc_ISW3_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 1056,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISW3_DOP_BCM56470_A0fmt */ 
        /* format            ISW3_DOPfmt */
        /* nFields     */ 60,
        /* *fields     */ soc_ISW3_DOP_BCM56275_A0fmt_fields,
        /* bits        */ 1024,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISW3_DOP_BCM56770_A0fmt */ 
        /* format            ISW3_DOPfmt */
        /* nFields     */ 60,
        /* *fields     */ soc_ISW3_DOP_BCM56770_A0fmt_fields,
        /* bits        */ 1120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISW3_DROPfmt */ 
        /* format            ISW3_DROPfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_ISW3_DROPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISW3_DROP_BCM56275_A0fmt */ 
        /* format            ISW3_DROPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW3_DROP_BCM56370_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISW3_DROP_BCM56370_A0fmt */ 
        /* format            ISW3_DROPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW3_DROP_BCM56370_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISW3_DROP_BCM56470_A0fmt */ 
        /* format            ISW3_DROPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW3_DROP_BCM56370_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISW3_DROP_BCM56770_A0fmt */ 
        /* format            ISW3_DROPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW3_DROP_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISW3_DROP_BCM56870_A0fmt */ 
        /* format            ISW3_DROPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ISW3_DROP_BCM56870_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_IPARS_BUSfmt */ 
        /* format            ISW3_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_IPARS_BUS_BCM56275_A0fmt */ 
        /* format            ISW3_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_IPARS_BUS_BCM56370_A0fmt */ 
        /* format            ISW3_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_IPARS_BUS_BCM56470_A0fmt */ 
        /* format            ISW3_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_IPARS_BUS_BCM56770_A0fmt */ 
        /* format            ISW3_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_IPARS_BUS_BCM56870_A0fmt */ 
        /* format            ISW3_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_IPARS_BUS_BCM56965_A0fmt */ 
        /* format            ISW3_TO_IPARS_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ISW2_TO_IPARS_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_ISW4_BUSfmt */ 
        /* format            ISW3_TO_ISW4_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ISW3_TO_ISW4_BUSfmt_fields,
        /* bits        */ 988,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_ISW4_BUS_BCM56275_A0fmt */ 
        /* format            ISW3_TO_ISW4_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ISW3_TO_ISW4_BUS_BCM56275_A0fmt_fields,
        /* bits        */ 1175,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_ISW4_BUS_BCM56370_A0fmt */ 
        /* format            ISW3_TO_ISW4_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISW3_TO_ISW4_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 1015,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_ISW4_BUS_BCM56470_A0fmt */ 
        /* format            ISW3_TO_ISW4_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ISW3_TO_ISW4_BUS_BCM56470_A0fmt_fields,
        /* bits        */ 1290,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_ISW4_BUS_BCM56770_A0fmt */ 
        /* format            ISW3_TO_ISW4_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISW3_TO_ISW4_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 1015,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISW3_TO_ISW4_BUS_BCM56870_A0fmt */ 
        /* format            ISW3_TO_ISW4_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISW3_TO_ISW4_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 1015,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISW4_CELL_QUEUES_DATAfmt */ 
        /* format            ISW4_CELL_QUEUES_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ISW4_CELL_QUEUES_DATAfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISW4_CELL_QUEUES_DATA_BCM56275_A0fmt */ 
        /* format            ISW4_CELL_QUEUES_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ISW4_CELL_QUEUES_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISW4_CELL_QUEUES_DATA_BCM56370_A0fmt */ 
        /* format            ISW4_CELL_QUEUES_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ISW4_CELL_QUEUES_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISW4_CELL_QUEUES_DATA_BCM56470_A0fmt */ 
        /* format            ISW4_CELL_QUEUES_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ISW4_CELL_QUEUES_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ISW4_CELL_QUEUES_DATA_BCM56770_A0fmt */ 
        /* format            ISW4_CELL_QUEUES_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ISW4_CELL_QUEUES_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ISW4_CELL_QUEUES_DATA_BCM56870_A0fmt */ 
        /* format            ISW4_CELL_QUEUES_DATAfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ISW4_CELL_QUEUES_DATA_BCM56870_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ISW4_SLOT_PIPELINE_DATAfmt */ 
        /* format            ISW4_SLOT_PIPELINE_DATAfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ISW4_SLOT_PIPELINE_DATAfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_ISW4_SLOT_PIPELINE_DATA_BCM56275_A0fmt */ 
        /* format            ISW4_SLOT_PIPELINE_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISW4_SLOT_PIPELINE_DATA_BCM56370_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ISW4_SLOT_PIPELINE_DATA_BCM56370_A0fmt */ 
        /* format            ISW4_SLOT_PIPELINE_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISW4_SLOT_PIPELINE_DATA_BCM56370_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_ISW4_SLOT_PIPELINE_DATA_BCM56470_A0fmt */ 
        /* format            ISW4_SLOT_PIPELINE_DATAfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ISW4_SLOT_PIPELINE_DATA_BCM56370_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ISW_TO_IPOST_BUSfmt */ 
        /* format            ISW_TO_IPOST_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ISW_TO_IPOST_BUSfmt_fields,
        /* bits        */ 779,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ITAG_ACTION_SETfmt */ 
        /* format            ITAG_ACTION_SETfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ITAG_ACTION_SETfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ITAG_HDRfmt */ 
        /* format            ITAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ITAG_HDRfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ITE_TO_EMC_WR_INFOfmt */ 
        /* format            ITE_TO_EMC_WR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ITE_TO_EMC_WR_INFOfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ITE_TO_EMC_WR_INFO_BCM56260_A0fmt */ 
        /* format            ITE_TO_EMC_WR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ITE_TO_EMC_WR_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ITE_TO_EMC_WR_INFO_BCM56260_B0fmt */ 
        /* format            ITE_TO_EMC_WR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ITE_TO_EMC_WR_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ITE_TO_EMC_WR_INFO_BCM56270_A0fmt */ 
        /* format            ITE_TO_EMC_WR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ITE_TO_EMC_WR_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ITE_TO_EMC_WR_INFO_BCM56440_B0fmt */ 
        /* format            ITE_TO_EMC_WR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ITE_TO_EMC_WR_INFOfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ITE_TO_EMC_WR_INFO_BCM56450_A0fmt */ 
        /* format            ITE_TO_EMC_WR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ITE_TO_EMC_WR_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ITE_TO_EMC_WR_INFO_BCM56450_B0fmt */ 
        /* format            ITE_TO_EMC_WR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ITE_TO_EMC_WR_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ITE_TO_EMC_WR_INFO_BCM56450_B1fmt */ 
        /* format            ITE_TO_EMC_WR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ITE_TO_EMC_WR_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ITE_TO_RQE_EXT_INFOfmt */ 
        /* format            ITE_TO_RQE_EXT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFOfmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ITE_TO_RQE_EXT_INFO_BCM56260_A0fmt */ 
        /* format            ITE_TO_RQE_EXT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ITE_TO_RQE_EXT_INFO_BCM56260_B0fmt */ 
        /* format            ITE_TO_RQE_EXT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ITE_TO_RQE_EXT_INFO_BCM56270_A0fmt */ 
        /* format            ITE_TO_RQE_EXT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ITE_TO_RQE_EXT_INFO_BCM56440_B0fmt */ 
        /* format            ITE_TO_RQE_EXT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFOfmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ITE_TO_RQE_EXT_INFO_BCM56450_A0fmt */ 
        /* format            ITE_TO_RQE_EXT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ITE_TO_RQE_EXT_INFO_BCM56450_B0fmt */ 
        /* format            ITE_TO_RQE_EXT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ITE_TO_RQE_EXT_INFO_BCM56450_B1fmt */ 
        /* format            ITE_TO_RQE_EXT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ITE_TO_TOQ_WCE_INFOfmt */ 
        /* format            ITE_TO_TOQ_WCE_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_TOQ_WCI_INFOfmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ITE_TO_TOQ_WCE_INFO_BCM56260_A0fmt */ 
        /* format            ITE_TO_TOQ_WCE_INFOfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ITE_TO_TOQ_WCE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ITE_TO_TOQ_WCE_INFO_BCM56260_B0fmt */ 
        /* format            ITE_TO_TOQ_WCE_INFOfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ITE_TO_TOQ_WCE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ITE_TO_TOQ_WCE_INFO_BCM56270_A0fmt */ 
        /* format            ITE_TO_TOQ_WCE_INFOfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ITE_TO_TOQ_WCE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 65,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ITE_TO_TOQ_WCE_INFO_BCM56440_B0fmt */ 
        /* format            ITE_TO_TOQ_WCE_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_TOQ_WCI_INFOfmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ITE_TO_TOQ_WCE_INFO_BCM56450_A0fmt */ 
        /* format            ITE_TO_TOQ_WCE_INFOfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ITE_TO_TOQ_WCE_INFOfmt_fields,
        /* bits        */ 73,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ITE_TO_TOQ_WCE_INFO_BCM56450_B0fmt */ 
        /* format            ITE_TO_TOQ_WCE_INFOfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ITE_TO_TOQ_WCE_INFOfmt_fields,
        /* bits        */ 73,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ITE_TO_TOQ_WCE_INFO_BCM56450_B1fmt */ 
        /* format            ITE_TO_TOQ_WCE_INFOfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ITE_TO_TOQ_WCE_INFOfmt_fields,
        /* bits        */ 73,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ITE_WORK_QUEUE_MEMfmt */ 
        /* format            ITE_WORK_QUEUE_MEMfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_ITE_WORK_QUEUE_MEMfmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ITE_WORK_QUEUE_MEM_BCM56440_B0fmt */ 
        /* format            ITE_WORK_QUEUE_MEMfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_ITE_WORK_QUEUE_MEMfmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ITE_WORK_QUEUE_MEM_BCM56450_A0fmt */ 
        /* format            ITE_WORK_QUEUE_MEMfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_ITE_WORK_QUEUE_MEM_BCM56450_A0fmt_fields,
        /* bits        */ 122,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ITE_WORK_QUEUE_MEM_BCM56450_B0fmt */ 
        /* format            ITE_WORK_QUEUE_MEMfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_ITE_WORK_QUEUE_MEM_BCM56450_A0fmt_fields,
        /* bits        */ 122,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ITE_WORK_QUEUE_MEM_BCM56450_B1fmt */ 
        /* format            ITE_WORK_QUEUE_MEMfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_ITE_WORK_QUEUE_MEM_BCM56450_A0fmt_fields,
        /* bits        */ 122,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IVLAN_ACTION_SETfmt */ 
        /* format            IVLAN_ACTION_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_IVLAN_ACTION_SETfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0) || defined(BCM_56370_A0) || \
    defined(BCM_56470_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IVP_DOPfmt */ 
        /* format            IVP_DOPfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_IVP_DOPfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IVXLT1_DOPfmt */ 
        /* format            IVXLT1_DOPfmt */
        /* nFields     */ 90,
        /* *fields     */ soc_IVXLT1_DOPfmt_fields,
        /* bits        */ 3104,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IVXLT1_DOP_BCM56275_A0fmt */ 
        /* format            IVXLT1_DOPfmt */
        /* nFields     */ 102,
        /* *fields     */ soc_IVXLT1_DOP_BCM56275_A0fmt_fields,
        /* bits        */ 3744,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IVXLT1_DOP_BCM56370_A0fmt */ 
        /* format            IVXLT1_DOPfmt */
        /* nFields     */ 102,
        /* *fields     */ soc_IVXLT1_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 3808,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IVXLT1_DOP_BCM56470_A0fmt */ 
        /* format            IVXLT1_DOPfmt */
        /* nFields     */ 102,
        /* *fields     */ soc_IVXLT1_DOP_BCM56470_A0fmt_fields,
        /* bits        */ 3808,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IVXLT1_DOP_BCM56770_A0fmt */ 
        /* format            IVXLT1_DOPfmt */
        /* nFields     */ 102,
        /* *fields     */ soc_IVXLT1_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 3808,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_IVXLT2_DOPfmt */ 
        /* format            IVXLT2_DOPfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_IVXLT2_DOPfmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56275_A0)
    { /* SOC_FORMAT_INT_IVXLT2_DOP_BCM56275_A0fmt */ 
        /* format            IVXLT2_DOPfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IVXLT2_DOP_BCM56275_A0fmt_fields,
        /* bits        */ 736,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_IVXLT2_DOP_BCM56370_A0fmt */ 
        /* format            IVXLT2_DOPfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IVXLT2_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 768,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56470_A0)
    { /* SOC_FORMAT_INT_IVXLT2_DOP_BCM56470_A0fmt */ 
        /* format            IVXLT2_DOPfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IVXLT2_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 768,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_IVXLT2_DOP_BCM56770_A0fmt */ 
        /* format            IVXLT2_DOPfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_IVXLT2_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 768,
        /* flags       */ 0,
    },
#endif /* chips */

