{
  "design": {
    "design_info": {
      "boundary_crc": "0x5FC29994D87D4721",
      "device": "xc7a100tfgg484-2",
      "name": "UFBmod_TRX",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Singular",
      "tool_version": "2020.1.1",
      "validated": "true"
    },
    "design_tree": {
      "TRX_proc_sys_reset_0": "",
      "TRX_io_reset_counter_binary_0": "",
      "TRX_LVDS": {
        "TRX_rx09_concat": {
          "TRX_rx09_xlconcat_0": "",
          "TRX_rx_xlslice_00to00": "",
          "TRX_rx_xlslice_02to02": "",
          "TRX_rx_xlslice_04to04": "",
          "TRX_rx_xlslice_06to06": "",
          "TRX_rx_xlslice_10to10": "",
          "TRX_rx_xlslice_12to12": "",
          "TRX_rx_xlslice_14to14": "",
          "TRX_rx_xlslice_08to08": ""
        },
        "TRX_rx24_concat": {
          "TRX_rx24_xlconcat_0": "",
          "TRX_rx_xlslice_15to15": "",
          "TRX_rx_xlslice_13to13": "",
          "TRX_rx_xlslice_11to11": "",
          "TRX_rx_xlslice_09to09": "",
          "TRX_rx_xlslice_07to07": "",
          "TRX_rx_xlslice_05to05": "",
          "TRX_rx_xlslice_03to03": "",
          "TRX_rx_xlslice_01to01": ""
        },
        "TRX_rx09_fifo_generator_0": "",
        "TRX_rx24_fifo_generator_0": "",
        "TRX_tx09_fifo_generator_0": "",
        "TRX_tx_concat": {
          "TRX_tx_LVDS_interleave_xlconcat_0": "",
          "xlslice_00to00": "",
          "xlslice_01to01": "",
          "xlslice_02to02": "",
          "xlslice_03to03": "",
          "xlslice_04to04": "",
          "xlslice_05to05": "",
          "xlslice_06to06": "",
          "xlslice_07to07": "",
          "TRX_tx_word_format_xlconcat_0": "",
          "xlconstant_val0_len1": "",
          "xlconstant_val1_len1": "",
          "TRX_blank_tx_util_vector_logic_0": "",
          "TRX_blank_tx_xlconcat_0": "",
          "TRX_blank_tx_util_vector_logic_1": "",
          "TRX_blank_tx_c_shift_ram_0": ""
        },
        "TRX_LVDS_selectio_wiz_0": "",
        "xlconstant_1_len1": "",
        "TRX_LVDS_util_ds_buf_0": ""
      },
      "TRX_rx_FFT_unit": {
        "TRX_rx_FFT_calc": {
          "delay_rx09_3459minus1024clk": {
            "c_shift_ram_dly386_1": "",
            "xlconcat_0": "",
            "fifo_generator_dly2049_0": "",
            "xlconstant_val1_len1": ""
          },
          "cordic_rx09": "",
          "rx09_xlslice_15to0": "",
          "fft_rx09_s_data_xlconcat_0": "",
          "cordic_rx09_xlconcat_0": "",
          "cordic_rx09_addra_xlslice_9to0": "",
          "xfft_rx09_dly3459": "",
          "window_rx09_re_mult_gen_0": "",
          "window_rx09_im_mult_gen_0": "",
          "window_coef_rom_blk_mem_gen_0": ""
        },
        "pre_fft_rx09_blk_mem_gen_0": "",
        "post_fft_rx09_ch00_blk_mem_gen_0": "",
        "pre_fft_rx09_xlslice_25to13": "",
        "pre_fft_rx09_xlslice_12to00": "",
        "post_fft_rx09_xlslice_9to0": "",
        "xlconstant_val1_len1": "",
        "post_fft_mem_a_rx09_util_reduced_logic_0": "",
        "post_fft_mem_a_rx09_xlconcat_0": "",
        "PUSHDATA": {
          "pushdata_rx09_axi_gpio_0": "",
          "pushdata_rx09_xlconcat_0": "",
          "pushdata_rx09_xlslice_31to16": "",
          "pushdata_rx09_xlslice_8to8": "",
          "fifo_generator_0": "",
          "pushdata_rx09_util_reduced_logic_0": "",
          "pushdata_rx09_xlconcat_1": "",
          "pushdata_rx09_c_shift_ram_0": "",
          "TRX_FIFO_Arbiter_0": ""
        },
        "post_fft_rx09_ch00_xlslice_4to0": "",
        "TRX_post_fft_rx09_xlslice_9to5": "",
        "post_fft_rx09_ch01_blk_mem_gen": "",
        "post_fft_rx09_ch02_blk_mem_gen": "",
        "post_fft_rx09_ch03_blk_mem_gen": "",
        "post_fft_rx09_ch04_blk_mem_gen": "",
        "post_fft_rx09_ch05_blk_mem_gen": "",
        "post_fft_rx09_ch06_blk_mem_gen": "",
        "post_fft_rx09_ch07_blk_mem_gen": "",
        "TRX_post_fft_rx09_decoder_0": ""
      },
      "TRX_config": {
        "TRX_gpio_xlslice_31downto31_resetn_0": "",
        "TRX_gpio_xlslice_30downto30_rfxmode_0": "",
        "axi_TRX_gpio_0": "",
        "TRX_axi_quad_spi_0": "",
        "TRX_gpio_xlslice_0downto0_blankTx_0": "",
        "TRX_gpio_xlconcat_0": ""
      },
      "TRX_clock": {
        "TRX_PLL_clk_wiz_0": "",
        "TRX_PLL_util_ds_buf_0": ""
      },
      "TRX_reset_util_vector_logic_0": "",
      "TRX_tx_DDS_unit": {
        "TRX_tx_4to1_c_counter_binary_0": "",
        "TRX_tx0_re_xlslice_12to00": "",
        "TRX_tx1_re_xlslice_12to00": "",
        "TRX_tx0_im_xlslice_28to16": "",
        "TRX_tx1_im_xlslice_28to16": "",
        "TRX_tx0_re_xbip_multadd_0": "",
        "TRX_tx0_im_xbip_multadd_0": "",
        "TRX_CDC_dds_tx0_c_shift_ram_0": "",
        "TRX_CDC_dds_tx1_c_shift_ram_0": "",
        "TRX_ampt_tx1_xslice_15to8": "",
        "TRX_ampt_tx1_xslice_7to0": "",
        "TRX_tx1_re_xbip_multadd_0": "",
        "TRX_tx1_im_xbip_multadd_0": "",
        "TRX_tx1_dds_compiler_0": "",
        "TRX_tx_dds_inc_axi_gpio_0": "",
        "TRX_tx0_dds_compiler_0": "",
        "xlconstant_val0_len1": "",
        "xlconstant_val1_len1": "",
        "TRX_tx_dds_ampt_axi_gpio_0": "",
        "TRX_CDC_ampt_tx0_c_shift_ram_0": "",
        "TRX_CDC_ampt_tx1_c_shift_ram_0": "",
        "TRX_ampt_tx0_xslice_15to8": "",
        "TRX_ampt_tx0_xslice_7to0": "",
        "PULLDATA": {
          "pulldata_tx09_fifo_generator_0": "",
          "xlslice_7to0": "",
          "xlslice_30to30": "",
          "pulldata_tx09_c_shift_ram_0": "",
          "pulldata_tx09_util_reduced_logic_0": "",
          "pulldata_tx09_util_vector_logic_0": "",
          "pulldata_tx09_xlconcat_1": "",
          "xlslice_14to8": "",
          "xlconcat_0": "",
          "xlslice_29to29": "",
          "xlslice_28to28": ""
        },
        "TRX_CDC_dds_tx0_xlconcat_0": ""
      }
    },
    "interface_ports": {
      "S12_AXI_gpio": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S12_AXI_gpio",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "msys_mig_7series_0_0_ui_clk"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S11_AXI_spi": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S11_AXI_spi",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "msys_mig_7series_0_0_ui_clk"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_clk_64MHz": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "64000000"
          }
        }
      },
      "S13_AXI_dds": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S13_AXI_dds",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "msys_mig_7series_0_0_ui_clk"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S19_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S19_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "msys_mig_7series_0_0_ui_clk"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "S20_AXI1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "S20_AXI1",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "msys_mig_7series_0_0_ui_clk"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "TRX_spi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "TRX_tx_clk": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "64000000",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "ports": {
      "microblaze_0_Clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S12_AXI_gpio:S11_AXI_spi:S13_AXI_dds:S19_AXI:S20_AXI1",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "rst_mig_7series_0_100M_peripheral_aresetn:rst_mig_7series_0_100M_peripheral_reset:mig_7series_0_ui_clk_sync_rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "msys_mig_7series_0_0_ui_clk"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "rst_mig_7series_0_100M_peripheral_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "TRX_clk_26MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "msys_TRX_clk_26MHz"
          },
          "FREQ_HZ": {
            "value": "26000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "mig_7series_0_ui_addn_clk_0_200MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "UFBmod_TRX_mig_7series_0_ui_addn_clk_0_200MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "mig_7series_0_mmcm_locked": {
        "direction": "I"
      },
      "rst_mig_7series_0_100M_peripheral_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "TRX_rx_data_p": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "TRX_rx_data_n": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "fft09_data_tlast_in": {
        "direction": "I"
      },
      "fft09_data_tvalid_in": {
        "direction": "I"
      },
      "fft09_config_tdata_in": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "fft09_config_tvalid_in": {
        "direction": "I"
      },
      "premem_rx09_addra_in": {
        "type": "data",
        "direction": "I",
        "left": "10",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "premem_rx09_dina_in": {
        "type": "data",
        "direction": "I",
        "left": "25",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "premem_rx09_wea_in": {
        "direction": "I"
      },
      "TRX_rx_rf09_Pre_FFT_mem_addrb": {
        "type": "data",
        "direction": "I",
        "left": "10",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "RF09_quarterfrm": {
        "type": "data",
        "direction": "I",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortType": {
            "value": "data",
            "value_src": "default"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch00_Post_FFT_mem_b_addr": {
        "type": "data",
        "direction": "I",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "dds_tx09_ptt_in": {
        "direction": "I"
      },
      "Status_LVDS_rx09_synced": {
        "direction": "I"
      },
      "Status_LVDS_rx24_synced": {
        "direction": "I"
      },
      "RF09_framectr": {
        "type": "data",
        "direction": "I",
        "left": "29",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortType": {
            "value": "data",
            "value_src": "default"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "FFT_window_coef_rom_rx09": {
        "type": "data",
        "direction": "I",
        "left": "9",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "pulldata_tx09_en": {
        "direction": "I"
      },
      "pulldata_dds_inc": {
        "type": "data",
        "direction": "I",
        "left": "25",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortType": {
            "value": "data",
            "value_src": "default"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "TRX_ip2intc_irpt": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "TRX_resetn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "TRX_rfx_mode": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TRX_PLL_clk_25MHz_p": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/TRX_clock/TRX_PLL_clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_PLL_clk_25MHz_n": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/TRX_clock/TRX_PLL_clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_rx_clkdiv_16MHz": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1_clk_div_out",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "16000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_tx_data_p": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "TRX_tx_data_n": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "TRX_rx24_32bits_CD100": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx09_32bits_CD100": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rd_data_count_CD100_o": {
        "type": "data",
        "direction": "O",
        "left": "8",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx09_fifo": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx24_fifo": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx09_fifo_valid": {
        "direction": "O"
      },
      "TRX_rx24_fifo_valid": {
        "direction": "O"
      },
      "TRX_fft09_data_tready_out": {
        "direction": "O"
      },
      "TRX_xfft_rx09_dly3449_event_frame_started": {
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "TRX_xfft_rx09_dly3449_event_tlast_unexpected": {
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "TRX_xfft_rx09_dly3449_event_tlast_missing": {
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "TRX_xfft_rx09_dly3449_event_data_in_channel_halt": {
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "TRX_rx_rf09_ch00_Post_FFT_mem_b_dout": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "TRX_clk_trx_26MHz_vio": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/TRX_clock/TRX_PLL_clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "26000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_clk_trx_pll_25MHz_vio": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/TRX_clock/TRX_PLL_clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "25000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_tx_re_out": {
        "type": "data",
        "direction": "O",
        "left": "20",
        "right": "8",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 13} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 13}",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_tx_im_out": {
        "type": "data",
        "direction": "O",
        "left": "20",
        "right": "8",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 13} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 13}",
            "value_src": "ip_prop"
          }
        }
      },
      "TRX_post_fft_rx09_mem_a_addr": {
        "type": "data",
        "direction": "O",
        "left": "41",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_post_fft_mem_a_rx09_EoT": {
        "direction": "O"
      },
      "TRX_pushdata_rx09_irpt": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "TRX_encoder_tx09_pull_data_len": {
        "type": "data",
        "direction": "O",
        "left": "6",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_pulldata_tx09_byteData": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_encoder_tx09_pull_do_start": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TRX_encoder_tx09_pull_FIFO_dump": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TRX_data_count": {
        "type": "data",
        "direction": "O",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_TX_RF09_PULLDATA_FIFO_empty": {
        "direction": "O"
      },
      "TRX_decoder_rx09_squelch_lvl": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_tx_DDS0_gpio_inc": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_tx_DDS0_gpio_ampt": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_tx_DDS1_gpio_ampt": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_PUSHDATA_ch00_wr_en": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch00_din": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch01_Post_FFT_mem_b_addr": {
        "type": "data",
        "direction": "I",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch02_Post_FFT_mem_b_addr": {
        "type": "data",
        "direction": "I",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch03_Post_FFT_mem_b_addr": {
        "type": "data",
        "direction": "I",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch04_Post_FFT_mem_b_addr": {
        "type": "data",
        "direction": "I",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch05_Post_FFT_mem_b_addr": {
        "type": "data",
        "direction": "I",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch06_Post_FFT_mem_b_addr": {
        "type": "data",
        "direction": "I",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch07_Post_FFT_mem_b_addr": {
        "type": "data",
        "direction": "I",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch01_Post_FFT_mem_b_dout": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch02_Post_FFT_mem_b_dout": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch06_Post_FFT_mem_b_dout": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch07_Post_FFT_mem_b_dout": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch03_Post_FFT_mem_b_dout": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch04_Post_FFT_mem_b_dout": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_rx_rf09_ch05_Post_FFT_mem_b_dout": {
        "type": "data",
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_PUSHDATA_ch01_wr_en": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch01_din": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_PUSHDATA_ch00_req": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch01_req": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch00_grant": {
        "direction": "O"
      },
      "TRX_PUSHDATA_ch01_grant": {
        "direction": "O"
      },
      "TRX_PUSHDATA_ch02_grant": {
        "direction": "O"
      },
      "TRX_PUSHDATA_ch03_grant": {
        "direction": "O"
      },
      "TRX_PUSHDATA_ch04_grant": {
        "direction": "O"
      },
      "TRX_PUSHDATA_ch05_grant": {
        "direction": "O"
      },
      "TRX_PUSHDATA_ch06_grant": {
        "direction": "O"
      },
      "TRX_PUSHDATA_ch07_grant": {
        "direction": "O"
      },
      "TRX_PUSHDATA_ch02_req": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch03_req": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch04_req": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch05_req": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch06_req": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch07_req": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch02_wr_en": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch03_wr_en": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch04_wr_en": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch05_wr_en": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch06_wr_en": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch07_wr_en": {
        "direction": "I"
      },
      "TRX_PUSHDATA_ch02_din": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_PUSHDATA_ch03_din": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_PUSHDATA_ch04_din": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_PUSHDATA_ch05_din": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_PUSHDATA_ch06_din": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TRX_PUSHDATA_ch07_din": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "TRX_proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "UFBmod_TRX_TRX_proc_sys_reset_0_1",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "TRX_io_reset_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "UFBmod_TRX_TRX_io_reset_counter_binary_0_1",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Count_Mode": {
            "value": "UP"
          },
          "Final_Count_Value": {
            "value": "1e"
          },
          "Output_Width": {
            "value": "5"
          },
          "Restrict_Count": {
            "value": "true"
          },
          "SCLR": {
            "value": "true"
          },
          "Sync_Threshold_Output": {
            "value": "true"
          },
          "Threshold_Value": {
            "value": "1e"
          }
        }
      },
      "TRX_LVDS": {
        "interface_ports": {
          "TRX_rx_clk_64MHz": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "TRX_tx_clk": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "TRX_rx_data_p": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "TRX_rx_data_n": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "TRX_tx_data_p": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "TRX_tx_data_n": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "TRX_io_reset_i": {
            "type": "rst",
            "direction": "I"
          },
          "ref_clock_i": {
            "direction": "I"
          },
          "TRX_rx_clkdiv_16MHz_o": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "clk_rst_i": {
            "direction": "I"
          },
          "rx09_rd_data_count_CD100_o": {
            "direction": "O",
            "left": "8",
            "right": "0"
          },
          "TRX_rx09_fifo_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRX_rx24_fifo_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRX_rx09_fifo_valid_o": {
            "direction": "O"
          },
          "TRX_rx24_fifo_valid_o": {
            "direction": "O"
          },
          "TRX_tx_im_out": {
            "type": "data",
            "direction": "I",
            "left": "20",
            "right": "8"
          },
          "TRX_tx_re_out": {
            "type": "data",
            "direction": "I",
            "left": "20",
            "right": "8"
          },
          "dds_tx09_ptt_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TRX_tx_4to1_c_counter_binary_0_THRESH0_4MHz": {
            "type": "data",
            "direction": "I"
          },
          "TRX_config_LVDS_tx_blank_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "reset_CD100_i": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "TRX_rx09_concat": {
            "ports": {
              "rx09_o": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "Din": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "TRX_rx09_xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "UFBmod_TRX_TRX_rx09_xlconcat_0_1",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "8"
                  }
                }
              },
              "TRX_rx_xlslice_00to00": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_00to00_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "0"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_02to02": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_02to02_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_04to04": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_04to04_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_06to06": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_06to06_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "6"
                  },
                  "DIN_TO": {
                    "value": "6"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_10to10": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_10to10_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "10"
                  },
                  "DIN_TO": {
                    "value": "10"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_12to12": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_12to12_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "12"
                  },
                  "DIN_TO": {
                    "value": "12"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_14to14": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_14to14_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "14"
                  },
                  "DIN_TO": {
                    "value": "14"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_08to08": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_08to08_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "8"
                  },
                  "DIN_TO": {
                    "value": "8"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "TRX_rx09_8bits": {
                "ports": [
                  "TRX_rx09_xlconcat_0/dout",
                  "rx09_o"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "TRX_rx_xlslice_00to00/Din",
                  "TRX_rx_xlslice_02to02/Din",
                  "TRX_rx_xlslice_04to04/Din",
                  "TRX_rx_xlslice_06to06/Din",
                  "TRX_rx_xlslice_10to10/Din",
                  "TRX_rx_xlslice_12to12/Din",
                  "TRX_rx_xlslice_14to14/Din",
                  "TRX_rx_xlslice_08to08/Din"
                ]
              },
              "TRX_rx_xlslice_14to14_Dout": {
                "ports": [
                  "TRX_rx_xlslice_00to00/Dout",
                  "TRX_rx09_xlconcat_0/In7"
                ]
              },
              "TRX_rx_xlslice_12to12_Dout": {
                "ports": [
                  "TRX_rx_xlslice_02to02/Dout",
                  "TRX_rx09_xlconcat_0/In6"
                ]
              },
              "TRX_rx_xlslice_10to10_Dout": {
                "ports": [
                  "TRX_rx_xlslice_04to04/Dout",
                  "TRX_rx09_xlconcat_0/In5"
                ]
              },
              "TRX_rx_xlslice_08to08_Dout": {
                "ports": [
                  "TRX_rx_xlslice_06to06/Dout",
                  "TRX_rx09_xlconcat_0/In4"
                ]
              },
              "TRX_rx_xlslice_04to04_Dout": {
                "ports": [
                  "TRX_rx_xlslice_10to10/Dout",
                  "TRX_rx09_xlconcat_0/In2"
                ]
              },
              "TRX_rx_xlslice_02to02_Dout": {
                "ports": [
                  "TRX_rx_xlslice_12to12/Dout",
                  "TRX_rx09_xlconcat_0/In1"
                ]
              },
              "TRX_rx_xlslice_00to00_Dout": {
                "ports": [
                  "TRX_rx_xlslice_14to14/Dout",
                  "TRX_rx09_xlconcat_0/In0"
                ]
              },
              "TRX_rx_xlslice_06to06_Dout": {
                "ports": [
                  "TRX_rx_xlslice_08to08/Dout",
                  "TRX_rx09_xlconcat_0/In3"
                ]
              }
            }
          },
          "TRX_rx24_concat": {
            "ports": {
              "rx24_o": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "Din": {
                "direction": "I",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "TRX_rx24_xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "UFBmod_TRX_TRX_rx24_xlconcat_0_1",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "8"
                  }
                }
              },
              "TRX_rx_xlslice_15to15": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_15to15_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "15"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_13to13": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_13to13_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "13"
                  },
                  "DIN_TO": {
                    "value": "13"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_11to11": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_11to11_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "11"
                  },
                  "DIN_TO": {
                    "value": "11"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_09to09": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_09to09_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "9"
                  },
                  "DIN_TO": {
                    "value": "9"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_07to07": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_07to07_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "7"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_05to05": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_05to05_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_03to03": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_03to03_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_rx_xlslice_01to01": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_TRX_rx_xlslice_01to01_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "TRX_rx24_8bits": {
                "ports": [
                  "TRX_rx24_xlconcat_0/dout",
                  "rx24_o"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "TRX_rx_xlslice_15to15/Din",
                  "TRX_rx_xlslice_13to13/Din",
                  "TRX_rx_xlslice_11to11/Din",
                  "TRX_rx_xlslice_09to09/Din",
                  "TRX_rx_xlslice_07to07/Din",
                  "TRX_rx_xlslice_05to05/Din",
                  "TRX_rx_xlslice_03to03/Din",
                  "TRX_rx_xlslice_01to01/Din"
                ]
              },
              "TRX_rx_xlslice_01to01_Dout": {
                "ports": [
                  "TRX_rx_xlslice_15to15/Dout",
                  "TRX_rx24_xlconcat_0/In0"
                ]
              },
              "TRX_rx_xlslice_03to03_Dout": {
                "ports": [
                  "TRX_rx_xlslice_13to13/Dout",
                  "TRX_rx24_xlconcat_0/In1"
                ]
              },
              "TRX_rx_xlslice_05to05_Dout": {
                "ports": [
                  "TRX_rx_xlslice_11to11/Dout",
                  "TRX_rx24_xlconcat_0/In2"
                ]
              },
              "TRX_rx_xlslice_07to07_Dout": {
                "ports": [
                  "TRX_rx_xlslice_09to09/Dout",
                  "TRX_rx24_xlconcat_0/In3"
                ]
              },
              "TRX_rx_xlslice_09to09_Dout": {
                "ports": [
                  "TRX_rx_xlslice_07to07/Dout",
                  "TRX_rx24_xlconcat_0/In4"
                ]
              },
              "TRX_rx_xlslice_11to11_Dout": {
                "ports": [
                  "TRX_rx_xlslice_05to05/Dout",
                  "TRX_rx24_xlconcat_0/In5"
                ]
              },
              "TRX_rx_xlslice_13to13_Dout": {
                "ports": [
                  "TRX_rx_xlslice_03to03/Dout",
                  "TRX_rx24_xlconcat_0/In6"
                ]
              },
              "TRX_rx_xlslice_15to15_Dout": {
                "ports": [
                  "TRX_rx_xlslice_01to01/Dout",
                  "TRX_rx24_xlconcat_0/In7"
                ]
              }
            }
          },
          "TRX_rx09_fifo_generator_0": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "UFBmod_TRX_TRX_rx09_fifo_generator_0_1",
            "parameters": {
              "Almost_Empty_Flag": {
                "value": "false"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Block_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "Input_Data_Width": {
                "value": "8"
              },
              "Input_Depth": {
                "value": "2048"
              },
              "Output_Data_Width": {
                "value": "32"
              },
              "Read_Data_Count": {
                "value": "true"
              },
              "Read_Data_Count_Width": {
                "value": "9"
              },
              "Underflow_Flag": {
                "value": "false"
              },
              "Use_Dout_Reset": {
                "value": "true"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              },
              "Valid_Flag": {
                "value": "true"
              },
              "Write_Data_Count": {
                "value": "true"
              },
              "Write_Data_Count_Width": {
                "value": "11"
              },
              "synchronization_stages": {
                "value": "3"
              }
            }
          },
          "TRX_rx24_fifo_generator_0": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "UFBmod_TRX_TRX_rx24_fifo_generator_0_1",
            "parameters": {
              "Almost_Empty_Flag": {
                "value": "false"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Block_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "Input_Data_Width": {
                "value": "8"
              },
              "Input_Depth": {
                "value": "2048"
              },
              "Output_Data_Width": {
                "value": "32"
              },
              "Read_Data_Count": {
                "value": "false"
              },
              "Underflow_Flag": {
                "value": "false"
              },
              "Use_Dout_Reset": {
                "value": "true"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              },
              "Valid_Flag": {
                "value": "true"
              },
              "Write_Data_Count": {
                "value": "false"
              },
              "synchronization_stages": {
                "value": "3"
              }
            }
          },
          "TRX_tx09_fifo_generator_0": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "UFBmod_TRX_TRX_tx09_fifo_generator_0_1",
            "parameters": {
              "Almost_Empty_Flag": {
                "value": "false"
              },
              "Enable_Safety_Circuit": {
                "value": "true"
              },
              "Fifo_Implementation": {
                "value": "Independent_Clocks_Block_RAM"
              },
              "Full_Flags_Reset_Value": {
                "value": "1"
              },
              "Input_Data_Width": {
                "value": "32"
              },
              "Input_Depth": {
                "value": "16"
              },
              "Output_Data_Width": {
                "value": "8"
              },
              "Read_Data_Count": {
                "value": "true"
              },
              "Read_Data_Count_Width": {
                "value": "6"
              },
              "Underflow_Flag": {
                "value": "false"
              },
              "Use_Dout_Reset": {
                "value": "true"
              },
              "Use_Embedded_Registers": {
                "value": "true"
              },
              "Valid_Flag": {
                "value": "true"
              },
              "Write_Data_Count": {
                "value": "true"
              },
              "Write_Data_Count_Width": {
                "value": "4"
              },
              "synchronization_stages": {
                "value": "3"
              }
            }
          },
          "TRX_tx_concat": {
            "ports": {
              "TRX_tx_data_out_from_device_in": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TRX_tx09_fifo_dout": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TRX_tx_im_out": {
                "direction": "I",
                "left": "20",
                "right": "8"
              },
              "TRX_tx_re_out": {
                "direction": "I",
                "left": "20",
                "right": "8"
              },
              "TRX_tx_PTT_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "TRX_tx09_fifo_din": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TRX_config_LVDS_tx_blank_in": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "clk_div_out": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "TRX_tx_LVDS_interleave_xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "UFBmod_TRX_TRX_tx_LVDS_interleave_xlconcat_0_1",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "16"
                  }
                }
              },
              "xlslice_00to00": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_00to00_1",
                "parameters": {
                  "DIN_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "xlslice_01to01": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_01to01_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_02to02": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_02to02_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "2"
                  },
                  "DIN_TO": {
                    "value": "2"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_03to03": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_03to03_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_04to04": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_04to04_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "4"
                  },
                  "DIN_TO": {
                    "value": "4"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_05to05": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_05to05_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_06to06": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_06to06_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "6"
                  },
                  "DIN_TO": {
                    "value": "6"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_07to07": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_07to07_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DIN_TO": {
                    "value": "7"
                  },
                  "DIN_WIDTH": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "TRX_tx_word_format_xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "UFBmod_TRX_TRX_tx_word_format_xlconcat_0_1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "13"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "IN4_WIDTH": {
                    "value": "1"
                  },
                  "IN5_WIDTH": {
                    "value": "13"
                  },
                  "IN6_WIDTH": {
                    "value": "1"
                  },
                  "IN7_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "8"
                  }
                }
              },
              "xlconstant_val0_len1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "UFBmod_TRX_xlconstant_val0_len1_2",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  }
                }
              },
              "xlconstant_val1_len1": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "UFBmod_TRX_xlconstant_val1_len1_5"
              },
              "TRX_blank_tx_util_vector_logic_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "UFBmod_TRX_TRX_blank_tx_util_vector_logic_0_1",
                "parameters": {
                  "C_SIZE": {
                    "value": "16"
                  }
                }
              },
              "TRX_blank_tx_xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "UFBmod_TRX_TRX_blank_tx_xlconcat_0_1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN10_WIDTH": {
                    "value": "1"
                  },
                  "IN11_WIDTH": {
                    "value": "1"
                  },
                  "IN12_WIDTH": {
                    "value": "1"
                  },
                  "IN13_WIDTH": {
                    "value": "1"
                  },
                  "IN14_WIDTH": {
                    "value": "1"
                  },
                  "IN15_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "IN4_WIDTH": {
                    "value": "1"
                  },
                  "IN5_WIDTH": {
                    "value": "1"
                  },
                  "IN6_WIDTH": {
                    "value": "1"
                  },
                  "IN7_WIDTH": {
                    "value": "1"
                  },
                  "IN8_WIDTH": {
                    "value": "1"
                  },
                  "IN9_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "16"
                  }
                }
              },
              "TRX_blank_tx_util_vector_logic_1": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "UFBmod_TRX_TRX_blank_tx_util_vector_logic_1_1",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "TRX_blank_tx_c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "UFBmod_TRX_TRX_blank_tx_c_shift_ram_0_1",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "2"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "xlconstant_val0_len1_dout": {
                "ports": [
                  "xlconstant_val0_len1/dout",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In1",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In3",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In5",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In7",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In9",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In11",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In13",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In15",
                  "TRX_tx_word_format_xlconcat_0/In6",
                  "TRX_tx_word_format_xlconcat_0/In3",
                  "TRX_tx_word_format_xlconcat_0/In0"
                ]
              },
              "TRX_tx09_fifo_dout_0": {
                "ports": [
                  "TRX_tx09_fifo_dout",
                  "xlslice_07to07/Din",
                  "xlslice_06to06/Din",
                  "xlslice_05to05/Din",
                  "xlslice_04to04/Din",
                  "xlslice_02to02/Din",
                  "xlslice_01to01/Din",
                  "xlslice_00to00/Din",
                  "xlslice_03to03/Din"
                ]
              },
              "TRX_tx_im_out_0": {
                "ports": [
                  "TRX_tx_im_out",
                  "TRX_tx_word_format_xlconcat_0/In1"
                ]
              },
              "TRX_tx_re_out_0": {
                "ports": [
                  "TRX_tx_re_out",
                  "TRX_tx_word_format_xlconcat_0/In5"
                ]
              },
              "xlconstant_val1_len1_dout": {
                "ports": [
                  "xlconstant_val1_len1/dout",
                  "TRX_tx_word_format_xlconcat_0/In7",
                  "TRX_tx_word_format_xlconcat_0/In2"
                ]
              },
              "TRX_tx_PTT_in_0": {
                "ports": [
                  "TRX_tx_PTT_in",
                  "TRX_tx_word_format_xlconcat_0/In4"
                ]
              },
              "TRX_blank_tx_xlconcat_0_dout": {
                "ports": [
                  "TRX_blank_tx_xlconcat_0/dout",
                  "TRX_blank_tx_util_vector_logic_0/Op2"
                ]
              },
              "TRX_config_LVDS_tx_blankn_0": {
                "ports": [
                  "TRX_blank_tx_util_vector_logic_1/Res",
                  "TRX_blank_tx_xlconcat_0/In0",
                  "TRX_blank_tx_xlconcat_0/In1",
                  "TRX_blank_tx_xlconcat_0/In2",
                  "TRX_blank_tx_xlconcat_0/In3",
                  "TRX_blank_tx_xlconcat_0/In4",
                  "TRX_blank_tx_xlconcat_0/In5",
                  "TRX_blank_tx_xlconcat_0/In6",
                  "TRX_blank_tx_xlconcat_0/In7",
                  "TRX_blank_tx_xlconcat_0/In8",
                  "TRX_blank_tx_xlconcat_0/In9",
                  "TRX_blank_tx_xlconcat_0/In10",
                  "TRX_blank_tx_xlconcat_0/In11",
                  "TRX_blank_tx_xlconcat_0/In12",
                  "TRX_blank_tx_xlconcat_0/In13",
                  "TRX_blank_tx_xlconcat_0/In14",
                  "TRX_blank_tx_xlconcat_0/In15"
                ]
              },
              "TRX_config_LVDS_tx_blank_in_1": {
                "ports": [
                  "TRX_config_LVDS_tx_blank_in",
                  "TRX_blank_tx_c_shift_ram_0/D"
                ]
              },
              "TRX_blank_tx_c_shift_ram_0_Q": {
                "ports": [
                  "TRX_blank_tx_c_shift_ram_0/Q",
                  "TRX_blank_tx_util_vector_logic_1/Op1"
                ]
              },
              "TRX_tx_word_format_xlconcat_0_dout": {
                "ports": [
                  "TRX_tx_word_format_xlconcat_0/dout",
                  "TRX_tx09_fifo_din"
                ]
              },
              "TRX_tx_LVDS_interleave_xlconcat_0_dout": {
                "ports": [
                  "TRX_tx_LVDS_interleave_xlconcat_0/dout",
                  "TRX_blank_tx_util_vector_logic_0/Op1"
                ]
              },
              "TRX_blank_tx_util_vector_logic_0_Res": {
                "ports": [
                  "TRX_blank_tx_util_vector_logic_0/Res",
                  "TRX_tx_data_out_from_device_in"
                ]
              },
              "clk_div_out_1": {
                "ports": [
                  "clk_div_out",
                  "TRX_blank_tx_c_shift_ram_0/CLK"
                ]
              },
              "xlslice_00to00_Dout": {
                "ports": [
                  "xlslice_00to00/Dout",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In14"
                ]
              },
              "xlslice_07to07_Dout": {
                "ports": [
                  "xlslice_07to07/Dout",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In0"
                ]
              },
              "xlslice_06to06_Dout": {
                "ports": [
                  "xlslice_06to06/Dout",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In2"
                ]
              },
              "xlslice_05to05_Dout": {
                "ports": [
                  "xlslice_05to05/Dout",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In4"
                ]
              },
              "xlslice_04to04_Dout": {
                "ports": [
                  "xlslice_04to04/Dout",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In6"
                ]
              },
              "xlslice_03to03_Dout": {
                "ports": [
                  "xlslice_03to03/Dout",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In8"
                ]
              },
              "xlslice_02to02_Dout": {
                "ports": [
                  "xlslice_02to02/Dout",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In10"
                ]
              },
              "xlslice_01to01_Dout": {
                "ports": [
                  "xlslice_01to01/Dout",
                  "TRX_tx_LVDS_interleave_xlconcat_0/In12"
                ]
              }
            }
          },
          "TRX_LVDS_selectio_wiz_0": {
            "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
            "xci_name": "UFBmod_TRX_TRX_LVDS_selectio_wiz_0_1",
            "parameters": {
              "BUS_DIR": {
                "value": "SEPARATE"
              },
              "BUS_IO_STD": {
                "value": "LVDS_25"
              },
              "BUS_SIG_TYPE": {
                "value": "DIFF"
              },
              "CLK_FWD": {
                "value": "true"
              },
              "CLK_FWD_IO_STD": {
                "value": "LVDS_25"
              },
              "CLK_FWD_SIG_TYPE": {
                "value": "DIFF"
              },
              "IDELAY_HIGH_PERF_MODE": {
                "value": "false"
              },
              "SELIO_ACTIVE_EDGE": {
                "value": "DDR"
              },
              "SELIO_BUS_IN_DELAY": {
                "value": "FIXED"
              },
              "SELIO_CLK_BUF": {
                "value": "BUFIO"
              },
              "SELIO_CLK_IO_STD": {
                "value": "LVDS_25"
              },
              "SELIO_CLK_SIG_TYPE": {
                "value": "DIFF"
              },
              "SELIO_DDR_ALIGNMENT": {
                "value": "SAME_EDGE_PIPELINED"
              },
              "SELIO_IDDR_RST_TYPE": {
                "value": "ASYNC"
              },
              "SELIO_INTERFACE_TYPE": {
                "value": "NETWORKING"
              },
              "SERIALIZATION_FACTOR": {
                "value": "8"
              },
              "SYSTEM_DATA_WIDTH": {
                "value": "2"
              },
              "USE_SERIALIZATION": {
                "value": "true"
              }
            }
          },
          "xlconstant_1_len1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "UFBmod_TRX_xlconstant_1_len1_1",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "TRX_LVDS_util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "UFBmod_TRX_TRX_LVDS_util_ds_buf_0_1",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "BUFG"
              }
            }
          }
        },
        "interface_nets": {
          "rx_clk_CD064": {
            "interface_ports": [
              "TRX_rx_clk_64MHz",
              "TRX_LVDS_selectio_wiz_0/diff_clk_in"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "TRX_tx_clk",
              "TRX_LVDS_selectio_wiz_0/diff_clk_to_pins"
            ]
          }
        },
        "nets": {
          "TRX_LVDS_rx_data_p_1": {
            "ports": [
              "TRX_rx_data_p",
              "TRX_LVDS_selectio_wiz_0/data_in_from_pins_p"
            ]
          },
          "TRX_LVDS_rx_data_n_1": {
            "ports": [
              "TRX_rx_data_n",
              "TRX_LVDS_selectio_wiz_0/data_in_from_pins_n"
            ]
          },
          "TRX_tx_rf09_selectio_wiz_0_data_out_to_pins_p": {
            "ports": [
              "TRX_LVDS_selectio_wiz_0/data_out_to_pins_p",
              "TRX_tx_data_p"
            ]
          },
          "TRX_tx_rf09_selectio_wiz_0_data_out_to_pins_n": {
            "ports": [
              "TRX_LVDS_selectio_wiz_0/data_out_to_pins_n",
              "TRX_tx_data_n"
            ]
          },
          "ref_clock_200MHz_0": {
            "ports": [
              "ref_clock_i",
              "TRX_LVDS_selectio_wiz_0/ref_clock"
            ]
          },
          "TRX_LVDS_rx_clkdiv_16MHz": {
            "ports": [
              "TRX_LVDS_util_ds_buf_0/BUFG_O",
              "TRX_rx_clkdiv_16MHz_o",
              "TRX_rx09_fifo_generator_0/wr_clk",
              "TRX_rx24_fifo_generator_0/wr_clk",
              "TRX_tx09_fifo_generator_0/rd_clk",
              "TRX_tx_concat/clk_div_out"
            ]
          },
          "TRX_rx_rf09_LVDS_16bits_CD016_0": {
            "ports": [
              "TRX_LVDS_selectio_wiz_0/data_in_to_device",
              "TRX_rx09_concat/Din",
              "TRX_rx24_concat/Din"
            ]
          },
          "val1_len1": {
            "ports": [
              "xlconstant_1_len1/dout",
              "TRX_rx09_fifo_generator_0/rd_en",
              "TRX_rx09_fifo_generator_0/wr_en",
              "TRX_rx24_fifo_generator_0/rd_en",
              "TRX_rx24_fifo_generator_0/wr_en",
              "TRX_tx09_fifo_generator_0/rd_en",
              "TRX_tx09_fifo_generator_0/wr_en"
            ]
          },
          "s_axi_aclk_100MHz_0": {
            "ports": [
              "s_axi_aclk",
              "TRX_rx09_fifo_generator_0/rd_clk",
              "TRX_rx24_fifo_generator_0/rd_clk"
            ]
          },
          "TRX_LVDS_peripheral_reset_0": {
            "ports": [
              "clk_rst_i",
              "TRX_rx09_fifo_generator_0/rst",
              "TRX_rx24_fifo_generator_0/rst",
              "TRX_tx09_fifo_generator_0/rst"
            ]
          },
          "TRX_rx_rf09_LVDS_concat_CD016_0": {
            "ports": [
              "TRX_rx09_concat/rx09_o",
              "TRX_rx09_fifo_generator_0/din"
            ]
          },
          "TRX_rx_rf24_Concat_CD016_0": {
            "ports": [
              "TRX_rx24_concat/rx24_o",
              "TRX_rx24_fifo_generator_0/din"
            ]
          },
          "TRX_io_reset_0": {
            "ports": [
              "TRX_io_reset_i",
              "TRX_LVDS_selectio_wiz_0/io_reset"
            ]
          },
          "TRX_rx_rf09_FIFO_generator_0_dout_0": {
            "ports": [
              "TRX_rx09_fifo_generator_0/dout",
              "TRX_rx09_fifo_o"
            ]
          },
          "TRX_rx_rf24_fifo_generator_0_dout_0": {
            "ports": [
              "TRX_rx24_fifo_generator_0/dout",
              "TRX_rx24_fifo_o"
            ]
          },
          "TRX_rx_rf09_FIFO_generator_0_valid_0": {
            "ports": [
              "TRX_rx09_fifo_generator_0/valid",
              "TRX_rx09_fifo_valid_o"
            ]
          },
          "TRX_rx_rf24_fifo_generator_0_valid_0": {
            "ports": [
              "TRX_rx24_fifo_generator_0/valid",
              "TRX_rx24_fifo_valid_o"
            ]
          },
          "TRX_rx_rf09_FIFO_generator_0_rd_data_count_0": {
            "ports": [
              "TRX_rx09_fifo_generator_0/rd_data_count",
              "rx09_rd_data_count_CD100_o"
            ]
          },
          "TRX_tx_rf09_FIFO_dout_0": {
            "ports": [
              "TRX_tx09_fifo_generator_0/dout",
              "TRX_tx_concat/TRX_tx09_fifo_dout"
            ]
          },
          "TRX_tx_rf09_LVDS_im_out_0": {
            "ports": [
              "TRX_tx_im_out",
              "TRX_tx_concat/TRX_tx_im_out"
            ]
          },
          "TRX_tx_rf09_LVDS_re_out_0": {
            "ports": [
              "TRX_tx_re_out",
              "TRX_tx_concat/TRX_tx_re_out"
            ]
          },
          "TRX_LVDS_tx_rf09_DDS_ptt_0": {
            "ports": [
              "dds_tx09_ptt_in",
              "TRX_tx_concat/TRX_tx_PTT_in"
            ]
          },
          "TRX_tx_rf09_FIFO_din_0": {
            "ports": [
              "TRX_tx_concat/TRX_tx09_fifo_din",
              "TRX_tx09_fifo_generator_0/din"
            ]
          },
          "TRX_LVDS_tx_rf09_concat_tx_blank_0": {
            "ports": [
              "TRX_config_LVDS_tx_blank_in",
              "TRX_tx_concat/TRX_config_LVDS_tx_blank_in"
            ]
          },
          "TRX_tx_rf09_4to1_c_counter_binary_0_THRESH0_4MHz": {
            "ports": [
              "TRX_tx_4to1_c_counter_binary_0_THRESH0_4MHz",
              "TRX_tx09_fifo_generator_0/wr_clk"
            ]
          },
          "TRX_tx_rf09_Concat_data_out_from_device_in_0": {
            "ports": [
              "TRX_tx_concat/TRX_tx_data_out_from_device_in",
              "TRX_LVDS_selectio_wiz_0/data_out_from_device"
            ]
          },
          "rst_mig_7series_0_100M_peripheral_reset_0": {
            "ports": [
              "reset_CD100_i",
              "TRX_LVDS_selectio_wiz_0/clk_reset"
            ]
          },
          "TRX_LVDS_selectio_wiz_0_clk_div_out_0": {
            "ports": [
              "TRX_LVDS_selectio_wiz_0/clk_div_out",
              "TRX_LVDS_util_ds_buf_0/BUFG_I"
            ]
          }
        }
      },
      "TRX_rx_FFT_unit": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk_CD100_in": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_CD100_in": {
            "type": "rst",
            "direction": "I"
          },
          "rst_mig_7series_0_100M_peripheral_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "fft09_data_tlast_in": {
            "direction": "I"
          },
          "fft09_data_tready_out": {
            "direction": "O"
          },
          "fft09_data_tvalid_in": {
            "direction": "I"
          },
          "fft09_config_tdata_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "fft09_config_tvalid_in": {
            "direction": "I"
          },
          "xfft_rx09_dly3449_event_frame_started_out": {
            "type": "intr",
            "direction": "O"
          },
          "xfft_rx09_dly3449_event_tlast_unexpected_out": {
            "type": "intr",
            "direction": "O"
          },
          "xfft_rx09_dly3449_event_tlast_missing_out": {
            "type": "intr",
            "direction": "O"
          },
          "xfft_rx09_dly3449_event_data_in_channel_halt_out": {
            "type": "intr",
            "direction": "O"
          },
          "premem_rx09_addra_in": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "premem_rx09_dina_in": {
            "direction": "I",
            "left": "25",
            "right": "0"
          },
          "premem_rx09_wea_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TRX_rx_rf09_Pre_FFT_mem_addrb": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "TRX_rx_rf09_ch00_Post_FFT_mem_b_addr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TRX_rx_rf09_ch00_Post_FFT_mem_b_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "RF09_quarterfrm": {
            "type": "data",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RF09_framectr": {
            "direction": "I",
            "left": "29",
            "right": "0"
          },
          "FFT_window_coef_rom_rx09": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "post_fft_rx09_mem_a_addr_out": {
            "direction": "O",
            "left": "41",
            "right": "0"
          },
          "post_fft_mem_a_rx09_EoT": {
            "direction": "O"
          },
          "pushdata_rx09_irpt_out": {
            "type": "intr",
            "direction": "O"
          },
          "decoder_rx09_squelch_lvl": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRX_PUSHDATA_wr_en": {
            "direction": "I"
          },
          "TRX_PUSHDATA_din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TRX_rx_rf09_ch01_Post_FFT_mem_b_addr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TRX_rx_rf09_ch02_Post_FFT_mem_b_addr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TRX_rx_rf09_ch03_Post_FFT_mem_b_addr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TRX_rx_rf09_ch04_Post_FFT_mem_b_addr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TRX_rx_rf09_ch05_Post_FFT_mem_b_addr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TRX_rx_rf09_ch06_Post_FFT_mem_b_addr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TRX_rx_rf09_ch07_Post_FFT_mem_b_addr": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "TRX_rx_rf09_ch01_Post_FFT_mem_b_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRX_rx_rf09_ch02_Post_FFT_mem_b_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRX_rx_rf09_ch03_Post_FFT_mem_b_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRX_rx_rf09_ch04_Post_FFT_mem_b_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRX_rx_rf09_ch05_Post_FFT_mem_b_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRX_rx_rf09_ch06_Post_FFT_mem_b_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRX_rx_rf09_ch07_Post_FFT_mem_b_dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRX_PUSHDATA_ch00_req": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch01_req": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch02_req": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch03_req": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch04_req": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch05_req": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch06_req": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch07_req": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch00_grant": {
            "direction": "O"
          },
          "TRX_PUSHDATA_ch01_grant": {
            "direction": "O"
          },
          "TRX_PUSHDATA_ch02_grant": {
            "direction": "O"
          },
          "TRX_PUSHDATA_ch03_grant": {
            "direction": "O"
          },
          "TRX_PUSHDATA_ch04_grant": {
            "direction": "O"
          },
          "TRX_PUSHDATA_ch05_grant": {
            "direction": "O"
          },
          "TRX_PUSHDATA_ch06_grant": {
            "direction": "O"
          },
          "TRX_PUSHDATA_ch07_grant": {
            "direction": "O"
          },
          "TRX_PUSHDATA_ch01_wr_en": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch02_wr_en": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch03_wr_en": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch04_wr_en": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch05_wr_en": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch06_wr_en": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch07_wr_en": {
            "direction": "I"
          },
          "TRX_PUSHDATA_ch01_din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TRX_PUSHDATA_ch02_din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TRX_PUSHDATA_ch03_din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TRX_PUSHDATA_ch04_din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TRX_PUSHDATA_ch05_din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TRX_PUSHDATA_ch06_din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TRX_PUSHDATA_ch07_din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "TRX_rx_FFT_calc": {
            "ports": {
              "rst_mig_7series_0_100M_peripheral_reset_in": {
                "type": "rst",
                "direction": "I"
              },
              "s_axi_aclk_CD100_in": {
                "type": "clk",
                "direction": "I"
              },
              "fft09_data_tlast_in": {
                "direction": "I"
              },
              "fft09_data_tready_out": {
                "direction": "O"
              },
              "fft09_data_tvalid_in": {
                "direction": "I"
              },
              "fft09_config_tdata_in": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "fft09_config_tvalid_in": {
                "direction": "I"
              },
              "xfft_rx09_dly3449_event_frame_started_out": {
                "type": "intr",
                "direction": "O"
              },
              "xfft_rx09_dly3449_event_tlast_unexpected_out": {
                "type": "intr",
                "direction": "O"
              },
              "xfft_rx09_dly3449_event_tlast_missing_out": {
                "type": "intr",
                "direction": "O"
              },
              "xfft_rx09_dly3449_event_data_in_channel_halt_out": {
                "type": "intr",
                "direction": "O"
              },
              "rx09_postmem_magnitude_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "cordic_rx09_tvalid_out": {
                "direction": "O"
              },
              "fft_s_data_rx09_re_in": {
                "direction": "I",
                "left": "12",
                "right": "0"
              },
              "fft_s_data_rx09_im_in": {
                "direction": "I",
                "left": "12",
                "right": "0"
              },
              "RF09_quarterfrm": {
                "type": "data",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "cordic_rx09_m_tuser_out": {
                "direction": "O",
                "left": "41",
                "right": "0"
              },
              "RF09_framectr": {
                "direction": "I",
                "left": "29",
                "right": "0"
              },
              "FFT_window_coef_rom_rx09": {
                "direction": "I",
                "left": "9",
                "right": "0"
              },
              "aresetn_CD100_in": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "delay_rx09_3459minus1024clk": {
                "ports": {
                  "s_axi_aclk_CD100_i": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "reset_CD100_i": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "premem_rx09_quarterfrm_out": {
                    "type": "data",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RF09_quarterfrm": {
                    "type": "data",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RF09_framectr": {
                    "direction": "I",
                    "left": "29",
                    "right": "0"
                  }
                },
                "components": {
                  "c_shift_ram_dly386_1": {
                    "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                    "xci_name": "UFBmod_TRX_c_shift_ram_dly386_1_1",
                    "parameters": {
                      "AsyncInitVal": {
                        "value": "00000000000000000000000000000000"
                      },
                      "DefaultData": {
                        "value": "00000000000000000000000000000000"
                      },
                      "Depth": {
                        "value": "386"
                      },
                      "OptGoal": {
                        "value": "Resources"
                      },
                      "SCLR": {
                        "value": "true"
                      },
                      "ShiftRegType": {
                        "value": "Fixed_Length"
                      },
                      "Width": {
                        "value": "32"
                      }
                    }
                  },
                  "xlconcat_0": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "xci_name": "UFBmod_TRX_xlconcat_0_2",
                    "parameters": {
                      "IN0_WIDTH": {
                        "value": "2"
                      },
                      "IN1_WIDTH": {
                        "value": "30"
                      }
                    }
                  },
                  "fifo_generator_dly2049_0": {
                    "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                    "xci_name": "UFBmod_TRX_fifo_generator_dly2049_0_1",
                    "parameters": {
                      "Fifo_Implementation": {
                        "value": "Common_Clock_Builtin_FIFO"
                      },
                      "Input_Data_Width": {
                        "value": "32"
                      },
                      "Input_Depth": {
                        "value": "2048"
                      }
                    }
                  },
                  "xlconstant_val1_len1": {
                    "vlnv": "xilinx.com:ip:xlconstant:1.1",
                    "xci_name": "UFBmod_TRX_xlconstant_val1_len1_6"
                  }
                },
                "nets": {
                  "s_axi_aclk_CD100": {
                    "ports": [
                      "s_axi_aclk_CD100_i",
                      "c_shift_ram_dly386_1/CLK",
                      "fifo_generator_dly2049_0/clk"
                    ]
                  },
                  "rst_mig_7series_0_100M_peripheral_reset": {
                    "ports": [
                      "reset_CD100_i",
                      "c_shift_ram_dly386_1/SCLR",
                      "fifo_generator_dly2049_0/rst"
                    ]
                  },
                  "c_shift_ram_dly126_3_Q": {
                    "ports": [
                      "c_shift_ram_dly386_1/Q",
                      "premem_rx09_quarterfrm_out"
                    ]
                  },
                  "RF09_quarterfrm_0": {
                    "ports": [
                      "RF09_quarterfrm",
                      "xlconcat_0/In0"
                    ]
                  },
                  "xlconcat_0_dout": {
                    "ports": [
                      "xlconcat_0/dout",
                      "fifo_generator_dly2049_0/din"
                    ]
                  },
                  "RF09_framectr_0": {
                    "ports": [
                      "RF09_framectr",
                      "xlconcat_0/In1"
                    ]
                  },
                  "fifo_generator_0_dout": {
                    "ports": [
                      "fifo_generator_dly2049_0/dout",
                      "c_shift_ram_dly386_1/D"
                    ]
                  },
                  "xlconstant_val1_len1_dout": {
                    "ports": [
                      "xlconstant_val1_len1/dout",
                      "fifo_generator_dly2049_0/wr_en",
                      "fifo_generator_dly2049_0/rd_en"
                    ]
                  }
                }
              },
              "cordic_rx09": {
                "vlnv": "xilinx.com:ip:cordic:6.0",
                "xci_name": "UFBmod_TRX_cordic_rx09_1",
                "parameters": {
                  "ARESETN": {
                    "value": "true"
                  },
                  "Coarse_Rotation": {
                    "value": "true"
                  },
                  "Compensation_Scaling": {
                    "value": "Embedded_Multiplier"
                  },
                  "Data_Format": {
                    "value": "SignedFraction"
                  },
                  "Functional_Selection": {
                    "value": "Translate"
                  },
                  "Input_Width": {
                    "value": "27"
                  },
                  "Output_Width": {
                    "value": "16"
                  },
                  "Round_Mode": {
                    "value": "Nearest_Even"
                  },
                  "cartesian_has_tlast": {
                    "value": "true"
                  },
                  "cartesian_has_tuser": {
                    "value": "true"
                  },
                  "cartesian_tuser_width": {
                    "value": "42"
                  },
                  "out_tlast_behv": {
                    "value": "Pass_Cartesian_TLAST"
                  }
                }
              },
              "rx09_xlslice_15to0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_rx09_xlslice_15to0_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DIN_WIDTH": {
                    "value": "32"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "fft_rx09_s_data_xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "UFBmod_TRX_fft_rx09_s_data_xlconcat_0_1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "16"
                  },
                  "IN1_WIDTH": {
                    "value": "16"
                  },
                  "IN2_WIDTH": {
                    "value": "13"
                  },
                  "IN3_WIDTH": {
                    "value": "3"
                  },
                  "IN4_WIDTH": {
                    "value": "13"
                  },
                  "IN5_WIDTH": {
                    "value": "3"
                  },
                  "IN6_WIDTH": {
                    "value": "13"
                  },
                  "IN7_WIDTH": {
                    "value": "3"
                  },
                  "NUM_PORTS": {
                    "value": "2"
                  }
                }
              },
              "cordic_rx09_xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "UFBmod_TRX_cordic_rx09_xlconcat_0_1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "10"
                  },
                  "IN1_WIDTH": {
                    "value": "32"
                  }
                }
              },
              "cordic_rx09_addra_xlslice_9to0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_cordic_rx09_addra_xlslice_9to0_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "9"
                  },
                  "DIN_WIDTH": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "10"
                  }
                }
              },
              "xfft_rx09_dly3459": {
                "vlnv": "xilinx.com:ip:xfft:9.1",
                "xci_name": "UFBmod_TRX_xfft_rx09_dly3459_1",
                "parameters": {
                  "aresetn": {
                    "value": "true"
                  },
                  "butterfly_type": {
                    "value": "use_xtremedsp_slices"
                  },
                  "channels": {
                    "value": "1"
                  },
                  "complex_mult_type": {
                    "value": "use_mults_performance"
                  },
                  "cyclic_prefix_insertion": {
                    "value": "false"
                  },
                  "data_format": {
                    "value": "fixed_point"
                  },
                  "implementation_options": {
                    "value": "radix_4_burst_io"
                  },
                  "input_width": {
                    "value": "16"
                  },
                  "memory_options_data": {
                    "value": "block_ram"
                  },
                  "memory_options_hybrid": {
                    "value": "true"
                  },
                  "memory_options_phase_factors": {
                    "value": "block_ram"
                  },
                  "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                    "value": "0"
                  },
                  "output_ordering": {
                    "value": "bit_reversed_order"
                  },
                  "rounding_modes": {
                    "value": "convergent_rounding"
                  },
                  "scaling_options": {
                    "value": "unscaled"
                  },
                  "target_clock_frequency": {
                    "value": "100"
                  },
                  "target_data_throughput": {
                    "value": "50"
                  },
                  "throttle_scheme": {
                    "value": "realtime"
                  },
                  "transform_length": {
                    "value": "1024"
                  },
                  "xk_index": {
                    "value": "true"
                  }
                }
              },
              "window_rx09_re_mult_gen_0": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "UFBmod_TRX_window_rx09_re_mult_gen_0_1",
                "parameters": {
                  "Multiplier_Construction": {
                    "value": "Use_Mults"
                  },
                  "OutputWidthHigh": {
                    "value": "28"
                  },
                  "OutputWidthLow": {
                    "value": "13"
                  },
                  "PipeStages": {
                    "value": "3"
                  },
                  "PortAType": {
                    "value": "Signed"
                  },
                  "PortAWidth": {
                    "value": "13"
                  },
                  "PortBType": {
                    "value": "Unsigned"
                  },
                  "PortBWidth": {
                    "value": "16"
                  },
                  "UseRounding": {
                    "value": "true"
                  },
                  "Use_Custom_Output_Width": {
                    "value": "true"
                  }
                }
              },
              "window_rx09_im_mult_gen_0": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "UFBmod_TRX_window_rx09_im_mult_gen_0_1",
                "parameters": {
                  "Multiplier_Construction": {
                    "value": "Use_Mults"
                  },
                  "OutputWidthHigh": {
                    "value": "28"
                  },
                  "OutputWidthLow": {
                    "value": "13"
                  },
                  "PipeStages": {
                    "value": "3"
                  },
                  "PortAType": {
                    "value": "Signed"
                  },
                  "PortAWidth": {
                    "value": "13"
                  },
                  "PortBType": {
                    "value": "Unsigned"
                  },
                  "PortBWidth": {
                    "value": "16"
                  },
                  "UseRounding": {
                    "value": "true"
                  },
                  "Use_Custom_Output_Width": {
                    "value": "true"
                  }
                }
              },
              "window_coef_rom_blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "UFBmod_TRX_window_coef_rom_blk_mem_gen_0_1",
                "parameters": {
                  "Coe_File": {
                    "value": "../../../../new/window_hann_1024_16bit_unsigned.coe"
                  },
                  "Enable_32bit_Address": {
                    "value": "false"
                  },
                  "Enable_A": {
                    "value": "Always_Enabled"
                  },
                  "Fill_Remaining_Memory_Locations": {
                    "value": "false"
                  },
                  "Load_Init_File": {
                    "value": "true"
                  },
                  "Memory_Type": {
                    "value": "Single_Port_ROM"
                  },
                  "Port_A_Write_Rate": {
                    "value": "0"
                  },
                  "Port_B_Clock": {
                    "value": "0"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "0"
                  },
                  "Register_PortA_Output_of_Memory_Core": {
                    "value": "true"
                  },
                  "Register_PortA_Output_of_Memory_Primitives": {
                    "value": "true"
                  },
                  "Use_RSTA_Pin": {
                    "value": "false"
                  },
                  "Write_Depth_A": {
                    "value": "1024"
                  },
                  "Write_Width_A": {
                    "value": "16"
                  },
                  "use_bram_block": {
                    "value": "Stand_Alone"
                  }
                }
              }
            },
            "nets": {
              "rst_mig_7series_0_100M_peripheral_reset_0": {
                "ports": [
                  "rst_mig_7series_0_100M_peripheral_reset_in",
                  "delay_rx09_3459minus1024clk/reset_CD100_i"
                ]
              },
              "TRX_rx_xfft_dly8334_m_axis_data_tvalid_0": {
                "ports": [
                  "xfft_rx09_dly3459/m_axis_data_tvalid",
                  "cordic_rx09/s_axis_cartesian_tvalid"
                ]
              },
              "TRX_rx_xfft_dly8334_m_axis_data_tlast_0": {
                "ports": [
                  "xfft_rx09_dly3459/m_axis_data_tlast",
                  "cordic_rx09/s_axis_cartesian_tlast"
                ]
              },
              "s_axi_aclk_CD100_0": {
                "ports": [
                  "s_axi_aclk_CD100_in",
                  "cordic_rx09/aclk",
                  "delay_rx09_3459minus1024clk/s_axi_aclk_CD100_i",
                  "xfft_rx09_dly3459/aclk",
                  "window_rx09_re_mult_gen_0/CLK",
                  "window_rx09_im_mult_gen_0/CLK",
                  "window_coef_rom_blk_mem_gen_0/clka"
                ]
              },
              "fft09_data_tlast_in_0": {
                "ports": [
                  "fft09_data_tlast_in",
                  "xfft_rx09_dly3459/s_axis_data_tlast"
                ]
              },
              "fft09_data_tready_out_0": {
                "ports": [
                  "xfft_rx09_dly3459/s_axis_data_tready",
                  "fft09_data_tready_out"
                ]
              },
              "fft09_data_tvalid_in_0": {
                "ports": [
                  "fft09_data_tvalid_in",
                  "xfft_rx09_dly3459/s_axis_data_tvalid"
                ]
              },
              "fft09_config_tdata_in_0": {
                "ports": [
                  "fft09_config_tdata_in",
                  "xfft_rx09_dly3459/s_axis_config_tdata"
                ]
              },
              "fft09_config_tvalid_in_0": {
                "ports": [
                  "fft09_config_tvalid_in",
                  "xfft_rx09_dly3459/s_axis_config_tvalid"
                ]
              },
              "xfft_rx09_dly3449_event_frame_started_out_0": {
                "ports": [
                  "xfft_rx09_dly3459/event_frame_started",
                  "xfft_rx09_dly3449_event_frame_started_out"
                ]
              },
              "xfft_rx09_dly3449_event_tlast_unexpected_out_0": {
                "ports": [
                  "xfft_rx09_dly3459/event_tlast_unexpected",
                  "xfft_rx09_dly3449_event_tlast_unexpected_out"
                ]
              },
              "xfft_rx09_dly3449_event_tlast_missing_out_0": {
                "ports": [
                  "xfft_rx09_dly3459/event_tlast_missing",
                  "xfft_rx09_dly3449_event_tlast_missing_out"
                ]
              },
              "xfft_rx09_dly3449_event_data_in_channel_halt_out_0": {
                "ports": [
                  "xfft_rx09_dly3459/event_data_in_channel_halt",
                  "xfft_rx09_dly3449_event_data_in_channel_halt_out"
                ]
              },
              "cordic_rx09_m_axis_dout_tdata": {
                "ports": [
                  "cordic_rx09/m_axis_dout_tdata",
                  "rx09_xlslice_15to0/Din"
                ]
              },
              "rx09_postmem_magnitude_0": {
                "ports": [
                  "rx09_xlslice_15to0/Dout",
                  "rx09_postmem_magnitude_out"
                ]
              },
              "cordic_rx09_tvalid_out_0": {
                "ports": [
                  "cordic_rx09/m_axis_dout_tvalid",
                  "cordic_rx09_tvalid_out"
                ]
              },
              "fft09_s_data_xlconcat_0_dout": {
                "ports": [
                  "fft_rx09_s_data_xlconcat_0/dout",
                  "xfft_rx09_dly3459/s_axis_data_tdata"
                ]
              },
              "fft_s_data_rx09_re_in_0": {
                "ports": [
                  "fft_s_data_rx09_re_in",
                  "window_rx09_re_mult_gen_0/A"
                ]
              },
              "fft_s_data_rx09_im_in_0": {
                "ports": [
                  "fft_s_data_rx09_im_in",
                  "window_rx09_im_mult_gen_0/A"
                ]
              },
              "xfft_rx09_dly3198_m_axis_data_tdata_0": {
                "ports": [
                  "xfft_rx09_dly3459/m_axis_data_tdata",
                  "cordic_rx09/s_axis_cartesian_tdata"
                ]
              },
              "RF09_quarterfrm_0": {
                "ports": [
                  "RF09_quarterfrm",
                  "delay_rx09_3459minus1024clk/RF09_quarterfrm"
                ]
              },
              "cordic_rx09_m_tuser_out_0": {
                "ports": [
                  "cordic_rx09/m_axis_dout_tuser",
                  "cordic_rx09_m_tuser_out"
                ]
              },
              "cordic_rx09_xlconcat_0_dout": {
                "ports": [
                  "cordic_rx09_xlconcat_0/dout",
                  "cordic_rx09/s_axis_cartesian_tuser"
                ]
              },
              "cordic_rx09_addra_xlslice_9to0_Dout": {
                "ports": [
                  "cordic_rx09_addra_xlslice_9to0/Dout",
                  "cordic_rx09_xlconcat_0/In0"
                ]
              },
              "xfft_rx09_dly3198_m_axis_data_tuser": {
                "ports": [
                  "xfft_rx09_dly3459/m_axis_data_tuser",
                  "cordic_rx09_addra_xlslice_9to0/Din"
                ]
              },
              "RF09_framectr_0": {
                "ports": [
                  "RF09_framectr",
                  "delay_rx09_3459minus1024clk/RF09_framectr"
                ]
              },
              "window_rx09_re_mult_gen_0_P": {
                "ports": [
                  "window_rx09_re_mult_gen_0/P",
                  "fft_rx09_s_data_xlconcat_0/In0"
                ]
              },
              "window_rx09_im_mult_gen_0_P": {
                "ports": [
                  "window_rx09_im_mult_gen_0/P",
                  "fft_rx09_s_data_xlconcat_0/In1"
                ]
              },
              "blk_mem_gen_0_douta": {
                "ports": [
                  "window_coef_rom_blk_mem_gen_0/douta",
                  "window_rx09_re_mult_gen_0/B",
                  "window_rx09_im_mult_gen_0/B"
                ]
              },
              "FFT_window_coef_rom_rx09_1": {
                "ports": [
                  "FFT_window_coef_rom_rx09",
                  "window_coef_rom_blk_mem_gen_0/addra"
                ]
              },
              "delay_rx09_3459minus1024clk_premem_rx09_quarterfrm_out": {
                "ports": [
                  "delay_rx09_3459minus1024clk/premem_rx09_quarterfrm_out",
                  "cordic_rx09_xlconcat_0/In1"
                ]
              },
              "aresetn_CD100_0": {
                "ports": [
                  "aresetn_CD100_in",
                  "xfft_rx09_dly3459/aresetn",
                  "cordic_rx09/aresetn"
                ]
              }
            }
          },
          "pre_fft_rx09_blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_TRX_pre_fft_rx09_blk_mem_gen_0_1",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Always_Enabled"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "26"
              },
              "Register_PortB_Output_of_Memory_Core": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "2048"
              },
              "Write_Width_A": {
                "value": "26"
              },
              "Write_Width_B": {
                "value": "26"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "post_fft_rx09_ch00_blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_TRX_post_fft_rx09_blk_mem_gen_0_1",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Use_ENA_Pin"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Core": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "32"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "pre_fft_rx09_xlslice_25to13": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_pre_fft_rx09_xlslice_25to13_1",
            "parameters": {
              "DIN_FROM": {
                "value": "25"
              },
              "DIN_TO": {
                "value": "13"
              },
              "DIN_WIDTH": {
                "value": "26"
              },
              "DOUT_WIDTH": {
                "value": "13"
              }
            }
          },
          "pre_fft_rx09_xlslice_12to00": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_pre_fft_rx09_xlslice_12to00_1",
            "parameters": {
              "DIN_FROM": {
                "value": "12"
              },
              "DIN_WIDTH": {
                "value": "26"
              },
              "DOUT_WIDTH": {
                "value": "13"
              }
            }
          },
          "post_fft_rx09_xlslice_9to0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_post_fft_rx09_xlslice_9downto0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_WIDTH": {
                "value": "42"
              },
              "DOUT_WIDTH": {
                "value": "10"
              }
            }
          },
          "xlconstant_val1_len1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "UFBmod_TRX_xlconstant_val1_len1_7"
          },
          "post_fft_mem_a_rx09_util_reduced_logic_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "UFBmod_TRX_post_fft_mem_a_rx09_util_reduced_logic_0_1",
            "parameters": {
              "C_SIZE": {
                "value": "11"
              }
            }
          },
          "post_fft_mem_a_rx09_xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "UFBmod_TRX_post_fft_mem_a_rx09_xlconcat_0_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "10"
              },
              "IN1_WIDTH": {
                "value": "1"
              }
            }
          },
          "PUSHDATA": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk_CD100_in": {
                "type": "clk",
                "direction": "I"
              },
              "rst_mig_7series_0_100M_peripheral_reset_in": {
                "type": "rst",
                "direction": "I"
              },
              "pushdata_rx09_irpt_out": {
                "type": "intr",
                "direction": "O"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "decoder_rx09_squelch_lvl": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TRX_PUSHDATA_wr_en": {
                "direction": "I"
              },
              "TRX_PUSHDATA_din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TRX_PUSHDATA_ch00_req": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch01_req": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch02_req": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch03_req": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch04_req": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch05_req": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch06_req": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch07_req": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch00_grant": {
                "direction": "O"
              },
              "TRX_PUSHDATA_ch01_grant": {
                "direction": "O"
              },
              "TRX_PUSHDATA_ch02_grant": {
                "direction": "O"
              },
              "TRX_PUSHDATA_ch03_grant": {
                "direction": "O"
              },
              "TRX_PUSHDATA_ch04_grant": {
                "direction": "O"
              },
              "TRX_PUSHDATA_ch05_grant": {
                "direction": "O"
              },
              "TRX_PUSHDATA_ch06_grant": {
                "direction": "O"
              },
              "TRX_PUSHDATA_ch07_grant": {
                "direction": "O"
              },
              "TRX_PUSHDATA_ch01_wr_en": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch02_wr_en": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch03_wr_en": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch04_wr_en": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch05_wr_en": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch06_wr_en": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch07_wr_en": {
                "direction": "I"
              },
              "TRX_PUSHDATA_ch01_din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TRX_PUSHDATA_ch02_din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TRX_PUSHDATA_ch03_din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TRX_PUSHDATA_ch04_din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TRX_PUSHDATA_ch05_din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TRX_PUSHDATA_ch06_din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TRX_PUSHDATA_ch07_din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              }
            },
            "components": {
              "pushdata_rx09_axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "UFBmod_TRX_pushdata_rx09_axi_gpio_0_1",
                "parameters": {
                  "C_ALL_INPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT_2": {
                    "value": "0x00000400"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "32"
                  },
                  "C_GPIO_WIDTH": {
                    "value": "32"
                  },
                  "C_INTERRUPT_PRESENT": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "pushdata_rx09_xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "UFBmod_TRX_pushdata_rx09_xlconcat_0_1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "8"
                  },
                  "IN1_WIDTH": {
                    "value": "22"
                  },
                  "IN2_WIDTH": {
                    "value": "1"
                  },
                  "IN3_WIDTH": {
                    "value": "1"
                  },
                  "NUM_PORTS": {
                    "value": "4"
                  }
                }
              },
              "pushdata_rx09_xlslice_31to16": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_pushdata_rx09_xlslice_31to16_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "pushdata_rx09_xlslice_8to8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_pushdata_rx09_xlslice_8to8_1"
              },
              "fifo_generator_0": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "UFBmod_TRX_fifo_generator_0_1",
                "parameters": {
                  "Fifo_Implementation": {
                    "value": "Common_Clock_Shift_Register"
                  },
                  "Input_Data_Width": {
                    "value": "8"
                  },
                  "Reset_Type": {
                    "value": "Synchronous_Reset"
                  }
                }
              },
              "pushdata_rx09_util_reduced_logic_0": {
                "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
                "xci_name": "UFBmod_TRX_util_reduced_logic_0_0",
                "parameters": {
                  "C_SIZE": {
                    "value": "2"
                  }
                }
              },
              "pushdata_rx09_xlconcat_1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "UFBmod_TRX_xlconcat_0_4",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "pushdata_rx09_c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "UFBmod_TRX_c_shift_ram_0_0",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "1"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "TRX_FIFO_Arbiter_0": {
                "vlnv": "xilinx.com:module_ref:TRX_FIFO_Arbiter:1.0",
                "xci_name": "UFBmod_TRX_TRX_FIFO_Arbiter_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "TRX_FIFO_Arbiter",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "reset_100MHz": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_HIGH",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "clk_100MHz": {
                    "direction": "I",
                    "parameters": {
                      "CLK_DOMAIN": {
                        "value": "msys_mig_7series_0_0_ui_clk",
                        "value_src": "user_prop"
                      },
                      "FREQ_HZ": {
                        "value": "100000000",
                        "value_src": "user_prop"
                      },
                      "PHASE": {
                        "value": "0",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "TRX_PUSHDATA_ch00_req": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch00_grant": {
                    "direction": "O"
                  },
                  "TRX_PUSHDATA_ch00_wr_en": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch00_din": {
                    "direction": "I",
                    "left": "7",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "undef",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "TRX_PUSHDATA_ch01_req": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch01_grant": {
                    "direction": "O"
                  },
                  "TRX_PUSHDATA_ch01_wr_en": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch01_din": {
                    "direction": "I",
                    "left": "7",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "undef",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "TRX_PUSHDATA_ch02_req": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch02_grant": {
                    "direction": "O"
                  },
                  "TRX_PUSHDATA_ch02_wr_en": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch02_din": {
                    "direction": "I",
                    "left": "7",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "undef",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "TRX_PUSHDATA_ch03_req": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch03_grant": {
                    "direction": "O"
                  },
                  "TRX_PUSHDATA_ch03_wr_en": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch03_din": {
                    "direction": "I",
                    "left": "7",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "undef",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "TRX_PUSHDATA_ch04_req": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch04_grant": {
                    "direction": "O"
                  },
                  "TRX_PUSHDATA_ch04_wr_en": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch04_din": {
                    "direction": "I",
                    "left": "7",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "undef",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "TRX_PUSHDATA_ch05_req": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch05_grant": {
                    "direction": "O"
                  },
                  "TRX_PUSHDATA_ch05_wr_en": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch05_din": {
                    "direction": "I",
                    "left": "7",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "undef",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "TRX_PUSHDATA_ch06_req": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch06_grant": {
                    "direction": "O"
                  },
                  "TRX_PUSHDATA_ch06_wr_en": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch06_din": {
                    "direction": "I",
                    "left": "7",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "undef",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "TRX_PUSHDATA_ch07_req": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch07_grant": {
                    "direction": "O"
                  },
                  "TRX_PUSHDATA_ch07_wr_en": {
                    "direction": "I"
                  },
                  "TRX_PUSHDATA_ch07_din": {
                    "direction": "I",
                    "left": "7",
                    "right": "0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": "undef",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "TRX_PUSHDATA_wr_en": {
                    "direction": "O"
                  },
                  "TRX_PUSHDATA_din": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXI",
                  "pushdata_rx09_axi_gpio_0/S_AXI"
                ]
              }
            },
            "nets": {
              "s_axi_aclk_CD100_0": {
                "ports": [
                  "s_axi_aclk_CD100_in",
                  "pushdata_rx09_axi_gpio_0/s_axi_aclk",
                  "fifo_generator_0/clk",
                  "pushdata_rx09_c_shift_ram_0/CLK",
                  "TRX_FIFO_Arbiter_0/clk_100MHz"
                ]
              },
              "pushdata_rx09_axi_gpio_0_ip2intc_irpt": {
                "ports": [
                  "pushdata_rx09_axi_gpio_0/ip2intc_irpt",
                  "pushdata_rx09_irpt_out"
                ]
              },
              "pushdata_rx09_xlconcat_0_dout": {
                "ports": [
                  "pushdata_rx09_xlconcat_0/dout",
                  "pushdata_rx09_axi_gpio_0/gpio_io_i"
                ]
              },
              "pushdata_rx09_axi_gpio_0_gpio2_io_o": {
                "ports": [
                  "pushdata_rx09_axi_gpio_0/gpio2_io_o",
                  "pushdata_rx09_xlslice_31to16/Din",
                  "pushdata_rx09_xlslice_8to8/Din"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "pushdata_rx09_axi_gpio_0/s_axi_aresetn"
                ]
              },
              "pushdata_rx09_xlslice_18to0_Dout": {
                "ports": [
                  "pushdata_rx09_xlslice_31to16/Dout",
                  "decoder_rx09_squelch_lvl"
                ]
              },
              "fifo_generator_0_dout": {
                "ports": [
                  "fifo_generator_0/dout",
                  "pushdata_rx09_xlconcat_0/In0"
                ]
              },
              "fifo_generator_0_empty": {
                "ports": [
                  "fifo_generator_0/empty",
                  "pushdata_rx09_xlconcat_0/In2"
                ]
              },
              "fifo_generator_0_full": {
                "ports": [
                  "fifo_generator_0/full",
                  "pushdata_rx09_xlconcat_0/In3"
                ]
              },
              "rst_mig_7series_0_100M_peripheral_reset_in_1": {
                "ports": [
                  "rst_mig_7series_0_100M_peripheral_reset_in",
                  "fifo_generator_0/srst",
                  "TRX_FIFO_Arbiter_0/reset_100MHz"
                ]
              },
              "pushdata_rx09_util_reduced_logic_0_Res": {
                "ports": [
                  "pushdata_rx09_util_reduced_logic_0/Res",
                  "fifo_generator_0/rd_en"
                ]
              },
              "pushdata_rx09_xlconcat_1_dout": {
                "ports": [
                  "pushdata_rx09_xlconcat_1/dout",
                  "pushdata_rx09_util_reduced_logic_0/Op1"
                ]
              },
              "pushdata_rx09_xlslice_8to8_Dout": {
                "ports": [
                  "pushdata_rx09_xlslice_8to8/Dout",
                  "pushdata_rx09_xlconcat_1/In0",
                  "pushdata_rx09_c_shift_ram_0/D"
                ]
              },
              "pushdata_rx09_c_shift_ram_0_Q": {
                "ports": [
                  "pushdata_rx09_c_shift_ram_0/Q",
                  "pushdata_rx09_xlconcat_1/In1"
                ]
              },
              "TRX_PUSHDATA_ch00_req_1": {
                "ports": [
                  "TRX_PUSHDATA_ch00_req",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch00_req"
                ]
              },
              "TRX_PUSHDATA_ch01_req_1": {
                "ports": [
                  "TRX_PUSHDATA_ch01_req",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch01_req"
                ]
              },
              "TRX_PUSHDATA_ch02_req_1": {
                "ports": [
                  "TRX_PUSHDATA_ch02_req",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch02_req"
                ]
              },
              "TRX_PUSHDATA_ch03_req_1": {
                "ports": [
                  "TRX_PUSHDATA_ch03_req",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch03_req"
                ]
              },
              "TRX_PUSHDATA_ch04_req_1": {
                "ports": [
                  "TRX_PUSHDATA_ch04_req",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch04_req"
                ]
              },
              "TRX_PUSHDATA_ch05_req_1": {
                "ports": [
                  "TRX_PUSHDATA_ch05_req",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch05_req"
                ]
              },
              "TRX_PUSHDATA_ch06_req_1": {
                "ports": [
                  "TRX_PUSHDATA_ch06_req",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch06_req"
                ]
              },
              "TRX_PUSHDATA_ch07_req_1": {
                "ports": [
                  "TRX_PUSHDATA_ch07_req",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch07_req"
                ]
              },
              "TRX_FIFO_Arbiter_0_TRX_PUSHDATA_ch00_grant": {
                "ports": [
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch00_grant",
                  "TRX_PUSHDATA_ch00_grant"
                ]
              },
              "TRX_FIFO_Arbiter_0_TRX_PUSHDATA_ch01_grant": {
                "ports": [
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch01_grant",
                  "TRX_PUSHDATA_ch01_grant"
                ]
              },
              "TRX_FIFO_Arbiter_0_TRX_PUSHDATA_ch02_grant": {
                "ports": [
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch02_grant",
                  "TRX_PUSHDATA_ch02_grant"
                ]
              },
              "TRX_FIFO_Arbiter_0_TRX_PUSHDATA_ch03_grant": {
                "ports": [
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch03_grant",
                  "TRX_PUSHDATA_ch03_grant"
                ]
              },
              "TRX_FIFO_Arbiter_0_TRX_PUSHDATA_ch04_grant": {
                "ports": [
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch04_grant",
                  "TRX_PUSHDATA_ch04_grant"
                ]
              },
              "TRX_FIFO_Arbiter_0_TRX_PUSHDATA_ch05_grant": {
                "ports": [
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch05_grant",
                  "TRX_PUSHDATA_ch05_grant"
                ]
              },
              "TRX_FIFO_Arbiter_0_TRX_PUSHDATA_ch06_grant": {
                "ports": [
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch06_grant",
                  "TRX_PUSHDATA_ch06_grant"
                ]
              },
              "TRX_FIFO_Arbiter_0_TRX_PUSHDATA_ch07_grant": {
                "ports": [
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch07_grant",
                  "TRX_PUSHDATA_ch07_grant"
                ]
              },
              "TRX_FIFO_Arbiter_0_TRX_PUSHDATA_wr_en": {
                "ports": [
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_wr_en",
                  "fifo_generator_0/wr_en"
                ]
              },
              "TRX_FIFO_Arbiter_0_TRX_PUSHDATA_din": {
                "ports": [
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_din",
                  "fifo_generator_0/din"
                ]
              },
              "TRX_PUSHDATA_wr_en_1": {
                "ports": [
                  "TRX_PUSHDATA_wr_en",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch00_wr_en"
                ]
              },
              "TRX_PUSHDATA_ch01_wr_en_1": {
                "ports": [
                  "TRX_PUSHDATA_ch01_wr_en",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch01_wr_en"
                ]
              },
              "TRX_PUSHDATA_ch02_wr_en_1": {
                "ports": [
                  "TRX_PUSHDATA_ch02_wr_en",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch02_wr_en"
                ]
              },
              "TRX_PUSHDATA_ch03_wr_en_1": {
                "ports": [
                  "TRX_PUSHDATA_ch03_wr_en",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch03_wr_en"
                ]
              },
              "TRX_PUSHDATA_ch04_wr_en_1": {
                "ports": [
                  "TRX_PUSHDATA_ch04_wr_en",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch04_wr_en"
                ]
              },
              "TRX_PUSHDATA_ch05_wr_en_1": {
                "ports": [
                  "TRX_PUSHDATA_ch05_wr_en",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch05_wr_en"
                ]
              },
              "TRX_PUSHDATA_ch06_wr_en_1": {
                "ports": [
                  "TRX_PUSHDATA_ch06_wr_en",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch06_wr_en"
                ]
              },
              "TRX_PUSHDATA_ch07_wr_en_1": {
                "ports": [
                  "TRX_PUSHDATA_ch07_wr_en",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch07_wr_en"
                ]
              },
              "TRX_PUSHDATA_din_1": {
                "ports": [
                  "TRX_PUSHDATA_din",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch00_din"
                ]
              },
              "TRX_PUSHDATA_ch01_din_1": {
                "ports": [
                  "TRX_PUSHDATA_ch01_din",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch01_din"
                ]
              },
              "TRX_PUSHDATA_ch02_din_1": {
                "ports": [
                  "TRX_PUSHDATA_ch02_din",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch02_din"
                ]
              },
              "TRX_PUSHDATA_ch03_din_1": {
                "ports": [
                  "TRX_PUSHDATA_ch03_din",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch03_din"
                ]
              },
              "TRX_PUSHDATA_ch04_din_1": {
                "ports": [
                  "TRX_PUSHDATA_ch04_din",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch04_din"
                ]
              },
              "TRX_PUSHDATA_ch05_din_1": {
                "ports": [
                  "TRX_PUSHDATA_ch05_din",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch05_din"
                ]
              },
              "TRX_PUSHDATA_ch06_din_1": {
                "ports": [
                  "TRX_PUSHDATA_ch06_din",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch06_din"
                ]
              },
              "TRX_PUSHDATA_ch07_din_1": {
                "ports": [
                  "TRX_PUSHDATA_ch07_din",
                  "TRX_FIFO_Arbiter_0/TRX_PUSHDATA_ch07_din"
                ]
              }
            }
          },
          "post_fft_rx09_ch00_xlslice_4to0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_WIDTH": {
                "value": "42"
              },
              "DOUT_WIDTH": {
                "value": "5"
              }
            }
          },
          "TRX_post_fft_rx09_xlslice_9to5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_xlslice_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "9"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DIN_WIDTH": {
                "value": "42"
              },
              "DOUT_WIDTH": {
                "value": "5"
              }
            }
          },
          "post_fft_rx09_ch01_blk_mem_gen": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_0",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Use_ENA_Pin"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Core": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "32"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "post_fft_rx09_ch02_blk_mem_gen": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_1",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Use_ENA_Pin"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Core": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "32"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "post_fft_rx09_ch03_blk_mem_gen": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_2",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Use_ENA_Pin"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Core": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "32"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "post_fft_rx09_ch04_blk_mem_gen": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_3",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Use_ENA_Pin"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Core": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "32"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "post_fft_rx09_ch05_blk_mem_gen": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_4",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Use_ENA_Pin"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Core": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "32"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "post_fft_rx09_ch06_blk_mem_gen": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_5",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Use_ENA_Pin"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Core": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "32"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "post_fft_rx09_ch07_blk_mem_gen": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "UFBmod_TRX_post_fft_rx09_ch00_blk_mem_gen_0_6",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Use_ENA_Pin"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "NO_CHANGE"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Read_Width_B": {
                "value": "16"
              },
              "Register_PortB_Output_of_Memory_Core": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "32"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "Write_Width_B": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "TRX_post_fft_rx09_decoder_0": {
            "vlnv": "xilinx.com:module_ref:TRX_post_fft_rx09_addr_decoder:1.0",
            "xci_name": "UFBmod_TRX_TRX_post_fft_rx09_ad_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "TRX_post_fft_rx09_addr_decoder",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_100MHz": {
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "msys_mig_7series_0_0_ui_clk",
                    "value_src": "user_prop"
                  },
                  "FREQ_HZ": {
                    "value": "100000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                }
              },
              "reset_100MHz": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH",
                    "value_src": "user_prop"
                  }
                }
              },
              "tvalid": {
                "direction": "I"
              },
              "addr": {
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ena_ch00": {
                "direction": "O"
              },
              "ena_ch01": {
                "direction": "O"
              },
              "ena_ch02": {
                "direction": "O"
              },
              "ena_ch03": {
                "direction": "O"
              },
              "ena_ch04": {
                "direction": "O"
              },
              "ena_ch05": {
                "direction": "O"
              },
              "ena_ch06": {
                "direction": "O"
              },
              "ena_ch07": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "PUSHDATA/S_AXI"
            ]
          }
        },
        "nets": {
          "rst_mig_7series_0_100M_peripheral_reset_0": {
            "ports": [
              "rst_mig_7series_0_100M_peripheral_reset_in",
              "TRX_rx_FFT_calc/rst_mig_7series_0_100M_peripheral_reset_in",
              "pre_fft_rx09_blk_mem_gen_0/rstb",
              "post_fft_rx09_ch00_blk_mem_gen_0/rstb",
              "PUSHDATA/rst_mig_7series_0_100M_peripheral_reset_in",
              "post_fft_rx09_ch01_blk_mem_gen/rstb",
              "post_fft_rx09_ch03_blk_mem_gen/rstb",
              "post_fft_rx09_ch04_blk_mem_gen/rstb",
              "post_fft_rx09_ch05_blk_mem_gen/rstb",
              "post_fft_rx09_ch06_blk_mem_gen/rstb",
              "post_fft_rx09_ch07_blk_mem_gen/rstb",
              "post_fft_rx09_ch02_blk_mem_gen/rstb",
              "TRX_post_fft_rx09_decoder_0/reset_100MHz"
            ]
          },
          "s_axi_aclk_CD100_0": {
            "ports": [
              "s_axi_aclk_CD100_in",
              "TRX_rx_FFT_calc/s_axi_aclk_CD100_in",
              "post_fft_rx09_ch00_blk_mem_gen_0/clka",
              "post_fft_rx09_ch00_blk_mem_gen_0/clkb",
              "pre_fft_rx09_blk_mem_gen_0/clka",
              "pre_fft_rx09_blk_mem_gen_0/clkb",
              "PUSHDATA/s_axi_aclk_CD100_in",
              "post_fft_rx09_ch01_blk_mem_gen/clka",
              "post_fft_rx09_ch01_blk_mem_gen/clkb",
              "post_fft_rx09_ch03_blk_mem_gen/clka",
              "post_fft_rx09_ch03_blk_mem_gen/clkb",
              "post_fft_rx09_ch04_blk_mem_gen/clka",
              "post_fft_rx09_ch04_blk_mem_gen/clkb",
              "post_fft_rx09_ch05_blk_mem_gen/clka",
              "post_fft_rx09_ch05_blk_mem_gen/clkb",
              "post_fft_rx09_ch06_blk_mem_gen/clka",
              "post_fft_rx09_ch06_blk_mem_gen/clkb",
              "post_fft_rx09_ch07_blk_mem_gen/clka",
              "post_fft_rx09_ch07_blk_mem_gen/clkb",
              "post_fft_rx09_ch02_blk_mem_gen/clka",
              "post_fft_rx09_ch02_blk_mem_gen/clkb",
              "TRX_post_fft_rx09_decoder_0/clk_100MHz"
            ]
          },
          "TRX_rx_rf09_FFT_data_tlast_0": {
            "ports": [
              "fft09_data_tlast_in",
              "TRX_rx_FFT_calc/fft09_data_tlast_in"
            ]
          },
          "TRX_rx_rf09_FFT_data_tready_0": {
            "ports": [
              "TRX_rx_FFT_calc/fft09_data_tready_out",
              "fft09_data_tready_out"
            ]
          },
          "TRX_rx_rf09_FFT_data_tvalid_0": {
            "ports": [
              "fft09_data_tvalid_in",
              "TRX_rx_FFT_calc/fft09_data_tvalid_in"
            ]
          },
          "TRX_rx_rf09_FFT_config_tdata_0": {
            "ports": [
              "fft09_config_tdata_in",
              "TRX_rx_FFT_calc/fft09_config_tdata_in"
            ]
          },
          "TRX_rx_rf09_FFT_config_tvalid_0": {
            "ports": [
              "fft09_config_tvalid_in",
              "TRX_rx_FFT_calc/fft09_config_tvalid_in"
            ]
          },
          "TRX_rx_rf09_FFT_dly3449_event_frame_started_0": {
            "ports": [
              "TRX_rx_FFT_calc/xfft_rx09_dly3449_event_frame_started_out",
              "xfft_rx09_dly3449_event_frame_started_out"
            ]
          },
          "TRX_rx_rf09_FFT_dly3449_event_tlast_unexpected_0": {
            "ports": [
              "TRX_rx_FFT_calc/xfft_rx09_dly3449_event_tlast_unexpected_out",
              "xfft_rx09_dly3449_event_tlast_unexpected_out"
            ]
          },
          "TRX_rx_rf09_FFT_dly3449_event_tlast_missing_0": {
            "ports": [
              "TRX_rx_FFT_calc/xfft_rx09_dly3449_event_tlast_missing_out",
              "xfft_rx09_dly3449_event_tlast_missing_out"
            ]
          },
          "TRX_rx_rf09_FFT_dly3449_event_data_in_channel_halt_0": {
            "ports": [
              "TRX_rx_FFT_calc/xfft_rx09_dly3449_event_data_in_channel_halt_out",
              "xfft_rx09_dly3449_event_data_in_channel_halt_out"
            ]
          },
          "TRX_rx_rf09_Post_FFT_mem_magnitude_0": {
            "ports": [
              "TRX_rx_FFT_calc/rx09_postmem_magnitude_out",
              "post_fft_rx09_ch00_blk_mem_gen_0/dina",
              "post_fft_rx09_ch01_blk_mem_gen/dina",
              "post_fft_rx09_ch03_blk_mem_gen/dina",
              "post_fft_rx09_ch04_blk_mem_gen/dina",
              "post_fft_rx09_ch05_blk_mem_gen/dina",
              "post_fft_rx09_ch06_blk_mem_gen/dina",
              "post_fft_rx09_ch07_blk_mem_gen/dina",
              "post_fft_rx09_ch02_blk_mem_gen/dina"
            ]
          },
          "TRX_rx_rf09_Cordic_rx09_tvalid_0": {
            "ports": [
              "TRX_rx_FFT_calc/cordic_rx09_tvalid_out",
              "post_fft_mem_a_rx09_xlconcat_0/In1",
              "TRX_post_fft_rx09_decoder_0/tvalid"
            ]
          },
          "TRX_rx_rf09_Pre_FFT_mem_addra_0": {
            "ports": [
              "premem_rx09_addra_in",
              "pre_fft_rx09_blk_mem_gen_0/addra"
            ]
          },
          "TRX_rx_rf09_Pre_FFT_mem_dina_0": {
            "ports": [
              "premem_rx09_dina_in",
              "pre_fft_rx09_blk_mem_gen_0/dina"
            ]
          },
          "TRX_rx_rf09_Pre_FFT_mem_wea_0": {
            "ports": [
              "premem_rx09_wea_in",
              "pre_fft_rx09_blk_mem_gen_0/wea"
            ]
          },
          "TRX_rx_rf09_Pre_FFT_mem_addrb_0": {
            "ports": [
              "TRX_rx_rf09_Pre_FFT_mem_addrb",
              "pre_fft_rx09_blk_mem_gen_0/addrb"
            ]
          },
          "TRX_rx_rf09_ch00_Post_FFT_mem_b_addr_0": {
            "ports": [
              "TRX_rx_rf09_ch00_Post_FFT_mem_b_addr",
              "post_fft_rx09_ch00_blk_mem_gen_0/addrb"
            ]
          },
          "TRX_rx_rf09_ch00_Post_FFT_mem_b_dout_0": {
            "ports": [
              "post_fft_rx09_ch00_blk_mem_gen_0/doutb",
              "TRX_rx_rf09_ch00_Post_FFT_mem_b_dout"
            ]
          },
          "TRX_rx_rf09_Pre_FFT_blk_mem_gen_0_doutb_0": {
            "ports": [
              "pre_fft_rx09_blk_mem_gen_0/doutb",
              "pre_fft_rx09_xlslice_12to00/Din",
              "pre_fft_rx09_xlslice_25to13/Din"
            ]
          },
          "TRX_rx_rf09_FFT_s_data_rx09_re_0": {
            "ports": [
              "pre_fft_rx09_xlslice_12to00/Dout",
              "TRX_rx_FFT_calc/fft_s_data_rx09_re_in"
            ]
          },
          "TRX_rx_rf09_FFT_s_data_rx09_im_0": {
            "ports": [
              "pre_fft_rx09_xlslice_25to13/Dout",
              "TRX_rx_FFT_calc/fft_s_data_rx09_im_in"
            ]
          },
          "TRX_rx_rf09_uarterfrm_0": {
            "ports": [
              "RF09_quarterfrm",
              "TRX_rx_FFT_calc/RF09_quarterfrm"
            ]
          },
          "TRX_rx_rf09_Post_FFT_mem_a_addr_0": {
            "ports": [
              "TRX_rx_FFT_calc/cordic_rx09_m_tuser_out",
              "post_fft_rx09_mem_a_addr_out",
              "post_fft_rx09_xlslice_9to0/Din",
              "post_fft_rx09_ch00_xlslice_4to0/Din",
              "TRX_post_fft_rx09_xlslice_9to5/Din"
            ]
          },
          "TRX_rx_rf09_framectr_0": {
            "ports": [
              "RF09_framectr",
              "TRX_rx_FFT_calc/RF09_framectr"
            ]
          },
          "TRX_rx_rf09_FFT_window_coef_rom_rx09_0": {
            "ports": [
              "FFT_window_coef_rom_rx09",
              "TRX_rx_FFT_calc/FFT_window_coef_rom_rx09"
            ]
          },
          "TRX_rx_rf09_Post_FFT_xlslice_14downto0_dout_0": {
            "ports": [
              "post_fft_rx09_xlslice_9to0/Dout",
              "post_fft_mem_a_rx09_xlconcat_0/In0"
            ]
          },
          "val1_len1_0": {
            "ports": [
              "xlconstant_val1_len1/dout",
              "post_fft_rx09_ch00_blk_mem_gen_0/wea",
              "post_fft_rx09_ch01_blk_mem_gen/wea",
              "post_fft_rx09_ch03_blk_mem_gen/wea",
              "post_fft_rx09_ch04_blk_mem_gen/wea",
              "post_fft_rx09_ch05_blk_mem_gen/wea",
              "post_fft_rx09_ch06_blk_mem_gen/wea",
              "post_fft_rx09_ch07_blk_mem_gen/wea",
              "post_fft_rx09_ch02_blk_mem_gen/wea"
            ]
          },
          "TRX_rx_rf09_Post_FFT_mem_a_rx09_xlconcat_0_dout_0": {
            "ports": [
              "post_fft_mem_a_rx09_xlconcat_0/dout",
              "post_fft_mem_a_rx09_util_reduced_logic_0/Op1"
            ]
          },
          "TRX_rx_rf09_Post_FFT_mem_a_rx09_util_reduced_logic_0_Res_0": {
            "ports": [
              "post_fft_mem_a_rx09_util_reduced_logic_0/Res",
              "post_fft_mem_a_rx09_EoT"
            ]
          },
          "TRX_rx_rf09_PUSHDATA_axi_gpio_0_ip2intc_irpt_0": {
            "ports": [
              "PUSHDATA/pushdata_rx09_irpt_out",
              "pushdata_rx09_irpt_out"
            ]
          },
          "aresetn_CD100_0": {
            "ports": [
              "aresetn_CD100_in",
              "PUSHDATA/s_axi_aresetn",
              "TRX_rx_FFT_calc/aresetn_CD100_in"
            ]
          },
          "TRX_rx_rf09_PUSHDATA_decoder_rx09_squelch_lvl_0": {
            "ports": [
              "PUSHDATA/decoder_rx09_squelch_lvl",
              "decoder_rx09_squelch_lvl"
            ]
          },
          "TRX_rx_rf09_PUSHDATA_wr_en_0": {
            "ports": [
              "TRX_PUSHDATA_wr_en",
              "PUSHDATA/TRX_PUSHDATA_wr_en"
            ]
          },
          "TRX_rx_rf09_PUSHDATA_din_0": {
            "ports": [
              "TRX_PUSHDATA_din",
              "PUSHDATA/TRX_PUSHDATA_din"
            ]
          },
          "post_fft_rx09_ch00_xlslice_4to0_Dout": {
            "ports": [
              "post_fft_rx09_ch00_xlslice_4to0/Dout",
              "post_fft_rx09_ch00_blk_mem_gen_0/addra",
              "post_fft_rx09_ch01_blk_mem_gen/addra",
              "post_fft_rx09_ch03_blk_mem_gen/addra",
              "post_fft_rx09_ch04_blk_mem_gen/addra",
              "post_fft_rx09_ch05_blk_mem_gen/addra",
              "post_fft_rx09_ch06_blk_mem_gen/addra",
              "post_fft_rx09_ch07_blk_mem_gen/addra",
              "post_fft_rx09_ch02_blk_mem_gen/addra"
            ]
          },
          "xlslice_9to5_Dout": {
            "ports": [
              "TRX_post_fft_rx09_xlslice_9to5/Dout",
              "TRX_post_fft_rx09_decoder_0/addr"
            ]
          },
          "TRX_post_fft_rx09_ad_0_ena_ch00": {
            "ports": [
              "TRX_post_fft_rx09_decoder_0/ena_ch00",
              "post_fft_rx09_ch00_blk_mem_gen_0/ena"
            ]
          },
          "TRX_post_fft_rx09_decoder_0_ena_ch01": {
            "ports": [
              "TRX_post_fft_rx09_decoder_0/ena_ch01",
              "post_fft_rx09_ch01_blk_mem_gen/ena"
            ]
          },
          "TRX_post_fft_rx09_decoder_0_ena_ch03": {
            "ports": [
              "TRX_post_fft_rx09_decoder_0/ena_ch03",
              "post_fft_rx09_ch03_blk_mem_gen/ena"
            ]
          },
          "TRX_post_fft_rx09_decoder_0_ena_ch04": {
            "ports": [
              "TRX_post_fft_rx09_decoder_0/ena_ch04",
              "post_fft_rx09_ch04_blk_mem_gen/ena"
            ]
          },
          "TRX_post_fft_rx09_decoder_0_ena_ch05": {
            "ports": [
              "TRX_post_fft_rx09_decoder_0/ena_ch05",
              "post_fft_rx09_ch05_blk_mem_gen/ena"
            ]
          },
          "TRX_post_fft_rx09_decoder_0_ena_ch06": {
            "ports": [
              "TRX_post_fft_rx09_decoder_0/ena_ch06",
              "post_fft_rx09_ch06_blk_mem_gen/ena"
            ]
          },
          "TRX_post_fft_rx09_decoder_0_ena_ch07": {
            "ports": [
              "TRX_post_fft_rx09_decoder_0/ena_ch07",
              "post_fft_rx09_ch07_blk_mem_gen/ena"
            ]
          },
          "TRX_post_fft_rx09_decoder_0_ena_ch02": {
            "ports": [
              "TRX_post_fft_rx09_decoder_0/ena_ch02",
              "post_fft_rx09_ch02_blk_mem_gen/ena"
            ]
          },
          "TRX_rx_rf09_ch01_Post_FFT_mem_b_addr_1": {
            "ports": [
              "TRX_rx_rf09_ch01_Post_FFT_mem_b_addr",
              "post_fft_rx09_ch01_blk_mem_gen/addrb"
            ]
          },
          "TRX_rx_rf09_ch02_Post_FFT_mem_b_addr_1": {
            "ports": [
              "TRX_rx_rf09_ch02_Post_FFT_mem_b_addr",
              "post_fft_rx09_ch02_blk_mem_gen/addrb"
            ]
          },
          "TRX_rx_rf09_ch03_Post_FFT_mem_b_addr_1": {
            "ports": [
              "TRX_rx_rf09_ch03_Post_FFT_mem_b_addr",
              "post_fft_rx09_ch03_blk_mem_gen/addrb"
            ]
          },
          "TRX_rx_rf09_ch04_Post_FFT_mem_b_addr_1": {
            "ports": [
              "TRX_rx_rf09_ch04_Post_FFT_mem_b_addr",
              "post_fft_rx09_ch04_blk_mem_gen/addrb"
            ]
          },
          "TRX_rx_rf09_ch05_Post_FFT_mem_b_addr_1": {
            "ports": [
              "TRX_rx_rf09_ch05_Post_FFT_mem_b_addr",
              "post_fft_rx09_ch05_blk_mem_gen/addrb"
            ]
          },
          "TRX_rx_rf09_ch06_Post_FFT_mem_b_addr_1": {
            "ports": [
              "TRX_rx_rf09_ch06_Post_FFT_mem_b_addr",
              "post_fft_rx09_ch06_blk_mem_gen/addrb"
            ]
          },
          "TRX_rx_rf09_ch07_Post_FFT_mem_b_addr_1": {
            "ports": [
              "TRX_rx_rf09_ch07_Post_FFT_mem_b_addr",
              "post_fft_rx09_ch07_blk_mem_gen/addrb"
            ]
          },
          "post_fft_rx09_ch01_blk_mem_gen_doutb": {
            "ports": [
              "post_fft_rx09_ch01_blk_mem_gen/doutb",
              "TRX_rx_rf09_ch01_Post_FFT_mem_b_dout"
            ]
          },
          "post_fft_rx09_ch02_blk_mem_gen_doutb": {
            "ports": [
              "post_fft_rx09_ch02_blk_mem_gen/doutb",
              "TRX_rx_rf09_ch02_Post_FFT_mem_b_dout"
            ]
          },
          "post_fft_rx09_ch03_blk_mem_gen_doutb": {
            "ports": [
              "post_fft_rx09_ch03_blk_mem_gen/doutb",
              "TRX_rx_rf09_ch03_Post_FFT_mem_b_dout"
            ]
          },
          "post_fft_rx09_ch04_blk_mem_gen_doutb": {
            "ports": [
              "post_fft_rx09_ch04_blk_mem_gen/doutb",
              "TRX_rx_rf09_ch04_Post_FFT_mem_b_dout"
            ]
          },
          "post_fft_rx09_ch05_blk_mem_gen_doutb": {
            "ports": [
              "post_fft_rx09_ch05_blk_mem_gen/doutb",
              "TRX_rx_rf09_ch05_Post_FFT_mem_b_dout"
            ]
          },
          "post_fft_rx09_ch06_blk_mem_gen_doutb": {
            "ports": [
              "post_fft_rx09_ch06_blk_mem_gen/doutb",
              "TRX_rx_rf09_ch06_Post_FFT_mem_b_dout"
            ]
          },
          "post_fft_rx09_ch07_blk_mem_gen_doutb": {
            "ports": [
              "post_fft_rx09_ch07_blk_mem_gen/doutb",
              "TRX_rx_rf09_ch07_Post_FFT_mem_b_dout"
            ]
          },
          "TRX_PUSHDATA_ch00_req_1": {
            "ports": [
              "TRX_PUSHDATA_ch00_req",
              "PUSHDATA/TRX_PUSHDATA_ch00_req"
            ]
          },
          "TRX_PUSHDATA_ch01_req_1": {
            "ports": [
              "TRX_PUSHDATA_ch01_req",
              "PUSHDATA/TRX_PUSHDATA_ch01_req"
            ]
          },
          "TRX_PUSHDATA_ch02_req_1": {
            "ports": [
              "TRX_PUSHDATA_ch02_req",
              "PUSHDATA/TRX_PUSHDATA_ch02_req"
            ]
          },
          "TRX_PUSHDATA_ch03_req_1": {
            "ports": [
              "TRX_PUSHDATA_ch03_req",
              "PUSHDATA/TRX_PUSHDATA_ch03_req"
            ]
          },
          "TRX_PUSHDATA_ch04_req_1": {
            "ports": [
              "TRX_PUSHDATA_ch04_req",
              "PUSHDATA/TRX_PUSHDATA_ch04_req"
            ]
          },
          "TRX_PUSHDATA_ch05_req_1": {
            "ports": [
              "TRX_PUSHDATA_ch05_req",
              "PUSHDATA/TRX_PUSHDATA_ch05_req"
            ]
          },
          "TRX_PUSHDATA_ch06_req_1": {
            "ports": [
              "TRX_PUSHDATA_ch06_req",
              "PUSHDATA/TRX_PUSHDATA_ch06_req"
            ]
          },
          "TRX_PUSHDATA_ch07_req_1": {
            "ports": [
              "TRX_PUSHDATA_ch07_req",
              "PUSHDATA/TRX_PUSHDATA_ch07_req"
            ]
          },
          "PUSHDATA_TRX_PUSHDATA_ch00_grant": {
            "ports": [
              "PUSHDATA/TRX_PUSHDATA_ch00_grant",
              "TRX_PUSHDATA_ch00_grant"
            ]
          },
          "PUSHDATA_TRX_PUSHDATA_ch01_grant": {
            "ports": [
              "PUSHDATA/TRX_PUSHDATA_ch01_grant",
              "TRX_PUSHDATA_ch01_grant"
            ]
          },
          "PUSHDATA_TRX_PUSHDATA_ch02_grant": {
            "ports": [
              "PUSHDATA/TRX_PUSHDATA_ch02_grant",
              "TRX_PUSHDATA_ch02_grant"
            ]
          },
          "PUSHDATA_TRX_PUSHDATA_ch03_grant": {
            "ports": [
              "PUSHDATA/TRX_PUSHDATA_ch03_grant",
              "TRX_PUSHDATA_ch03_grant"
            ]
          },
          "PUSHDATA_TRX_PUSHDATA_ch04_grant": {
            "ports": [
              "PUSHDATA/TRX_PUSHDATA_ch04_grant",
              "TRX_PUSHDATA_ch04_grant"
            ]
          },
          "PUSHDATA_TRX_PUSHDATA_ch05_grant": {
            "ports": [
              "PUSHDATA/TRX_PUSHDATA_ch05_grant",
              "TRX_PUSHDATA_ch05_grant"
            ]
          },
          "PUSHDATA_TRX_PUSHDATA_ch06_grant": {
            "ports": [
              "PUSHDATA/TRX_PUSHDATA_ch06_grant",
              "TRX_PUSHDATA_ch06_grant"
            ]
          },
          "PUSHDATA_TRX_PUSHDATA_ch07_grant": {
            "ports": [
              "PUSHDATA/TRX_PUSHDATA_ch07_grant",
              "TRX_PUSHDATA_ch07_grant"
            ]
          },
          "TRX_PUSHDATA_ch01_wr_en_1": {
            "ports": [
              "TRX_PUSHDATA_ch01_wr_en",
              "PUSHDATA/TRX_PUSHDATA_ch01_wr_en"
            ]
          },
          "TRX_PUSHDATA_ch02_wr_en_1": {
            "ports": [
              "TRX_PUSHDATA_ch02_wr_en",
              "PUSHDATA/TRX_PUSHDATA_ch02_wr_en"
            ]
          },
          "TRX_PUSHDATA_ch03_wr_en_1": {
            "ports": [
              "TRX_PUSHDATA_ch03_wr_en",
              "PUSHDATA/TRX_PUSHDATA_ch03_wr_en"
            ]
          },
          "TRX_PUSHDATA_ch04_wr_en_1": {
            "ports": [
              "TRX_PUSHDATA_ch04_wr_en",
              "PUSHDATA/TRX_PUSHDATA_ch04_wr_en"
            ]
          },
          "TRX_PUSHDATA_ch05_wr_en_1": {
            "ports": [
              "TRX_PUSHDATA_ch05_wr_en",
              "PUSHDATA/TRX_PUSHDATA_ch05_wr_en"
            ]
          },
          "TRX_PUSHDATA_ch06_wr_en_1": {
            "ports": [
              "TRX_PUSHDATA_ch06_wr_en",
              "PUSHDATA/TRX_PUSHDATA_ch06_wr_en"
            ]
          },
          "TRX_PUSHDATA_ch07_wr_en_1": {
            "ports": [
              "TRX_PUSHDATA_ch07_wr_en",
              "PUSHDATA/TRX_PUSHDATA_ch07_wr_en"
            ]
          },
          "TRX_PUSHDATA_ch01_din_1": {
            "ports": [
              "TRX_PUSHDATA_ch01_din",
              "PUSHDATA/TRX_PUSHDATA_ch01_din"
            ]
          },
          "TRX_PUSHDATA_ch02_din_1": {
            "ports": [
              "TRX_PUSHDATA_ch02_din",
              "PUSHDATA/TRX_PUSHDATA_ch02_din"
            ]
          },
          "TRX_PUSHDATA_ch03_din_1": {
            "ports": [
              "TRX_PUSHDATA_ch03_din",
              "PUSHDATA/TRX_PUSHDATA_ch03_din"
            ]
          },
          "TRX_PUSHDATA_ch04_din_1": {
            "ports": [
              "TRX_PUSHDATA_ch04_din",
              "PUSHDATA/TRX_PUSHDATA_ch04_din"
            ]
          },
          "TRX_PUSHDATA_ch05_din_1": {
            "ports": [
              "TRX_PUSHDATA_ch05_din",
              "PUSHDATA/TRX_PUSHDATA_ch05_din"
            ]
          },
          "TRX_PUSHDATA_ch06_din_1": {
            "ports": [
              "TRX_PUSHDATA_ch06_din",
              "PUSHDATA/TRX_PUSHDATA_ch06_din"
            ]
          },
          "TRX_PUSHDATA_ch07_din_1": {
            "ports": [
              "TRX_PUSHDATA_ch07_din",
              "PUSHDATA/TRX_PUSHDATA_ch07_din"
            ]
          }
        }
      },
      "TRX_config": {
        "interface_ports": {
          "TRX_spi": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0"
          },
          "S_AXI_spi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_gpio": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ip2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "TRX_resetn": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TRX_rfx_mode": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "locked": {
            "direction": "I"
          },
          "Status_LVDS_rx09_synced": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Status_LVDS_rx24_synced": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "LVDS_tx_blank": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "TRX_gpio_xlslice_31downto31_resetn_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_TRX_gpio_xlslice_31downto31_resetn_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "31"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "TRX_gpio_xlslice_30downto30_rfxmode_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_TRX_gpio_xlslice_30downto30_rfxmode_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "30"
              },
              "DIN_TO": {
                "value": "30"
              },
              "DIN_WIDTH": {
                "value": "32"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "axi_TRX_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "UFBmod_TRX_axi_TRX_gpio_0_1",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000000"
              },
              "C_GPIO2_WIDTH": {
                "value": "32"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "0"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "TRX_axi_quad_spi_0": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "xci_name": "UFBmod_TRX_TRX_axi_quad_spi_0_1",
            "parameters": {
              "C_FIFO_DEPTH": {
                "value": "256"
              },
              "C_NUM_SS_BITS": {
                "value": "1"
              },
              "C_SCK_RATIO": {
                "value": "16"
              },
              "C_S_AXI4_ID_WIDTH": {
                "value": "0"
              },
              "C_USE_STARTUP": {
                "value": "0"
              },
              "FIFO_INCLUDED": {
                "value": "1"
              }
            }
          },
          "TRX_gpio_xlslice_0downto0_blankTx_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_TRX_gpio_xlslice_0downto0_blankTx_0_1"
          },
          "TRX_gpio_xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "UFBmod_TRX_TRX_gpio_xlconcat_0_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "IN2_WIDTH": {
                "value": "1"
              },
              "IN3_WIDTH": {
                "value": "29"
              },
              "NUM_PORTS": {
                "value": "4"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_spi_0": {
            "interface_ports": [
              "S_AXI_spi",
              "TRX_axi_quad_spi_0/AXI_LITE"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "TRX_spi",
              "TRX_axi_quad_spi_0/SPI_0"
            ]
          },
          "S_AXI_gpio_0": {
            "interface_ports": [
              "S_AXI_gpio",
              "axi_TRX_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_CD100_0": {
            "ports": [
              "s_axi_aclk",
              "axi_TRX_gpio_0/s_axi_aclk",
              "TRX_axi_quad_spi_0/ext_spi_clk",
              "TRX_axi_quad_spi_0/s_axi_aclk"
            ]
          },
          "rst_mig_7series_0_100M_peripheral_aresetn_0": {
            "ports": [
              "s_axi_aresetn",
              "axi_TRX_gpio_0/s_axi_aresetn",
              "TRX_axi_quad_spi_0/s_axi_aresetn"
            ]
          },
          "TRX_axi_quad_spi_0_ip2intc_irpt_0": {
            "ports": [
              "TRX_axi_quad_spi_0/ip2intc_irpt",
              "ip2intc_irpt"
            ]
          },
          "axi_TRX_gpio_0_gpio_io_o_0": {
            "ports": [
              "axi_TRX_gpio_0/gpio_io_o",
              "TRX_gpio_xlslice_31downto31_resetn_0/Din",
              "TRX_gpio_xlslice_30downto30_rfxmode_0/Din",
              "TRX_gpio_xlslice_0downto0_blankTx_0/Din"
            ]
          },
          "TRX_gpio_xlslice_0to0_resetn_dout_0": {
            "ports": [
              "TRX_gpio_xlslice_31downto31_resetn_0/Dout",
              "TRX_resetn"
            ]
          },
          "TRX_gpio_xlslice_1to1_rfxmode_dout_0": {
            "ports": [
              "TRX_gpio_xlslice_30downto30_rfxmode_0/Dout",
              "TRX_rfx_mode"
            ]
          },
          "TRX_gpio_xlconcat_0_synced_dout_0": {
            "ports": [
              "TRX_gpio_xlconcat_0/dout",
              "axi_TRX_gpio_0/gpio2_io_i"
            ]
          },
          "locked_0": {
            "ports": [
              "locked",
              "TRX_gpio_xlconcat_0/In0"
            ]
          },
          "TRX_rx_rf09_LVDS_status_synced_0": {
            "ports": [
              "Status_LVDS_rx09_synced",
              "TRX_gpio_xlconcat_0/In1"
            ]
          },
          "TRX_rx_rf24_LVDS_status_synced_0": {
            "ports": [
              "Status_LVDS_rx24_synced",
              "TRX_gpio_xlconcat_0/In2"
            ]
          },
          "TRX_gpio_xlslice_1to1_blankTx_dout_0": {
            "ports": [
              "TRX_gpio_xlslice_0downto0_blankTx_0/Dout",
              "LVDS_tx_blank"
            ]
          }
        }
      },
      "TRX_clock": {
        "ports": {
          "TRX_clk_26MHz": {
            "type": "clk",
            "direction": "I"
          },
          "TRX_PLL_clk_25MHz_N": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TRX_PLL_clk_25MHz_P": {
            "type": "clk",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_trx_26MHz_vio": {
            "type": "clk",
            "direction": "O"
          },
          "clk_trx_pll_25MHz_vio": {
            "type": "clk",
            "direction": "O"
          },
          "locked": {
            "direction": "O"
          }
        },
        "components": {
          "TRX_PLL_clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "UFBmod_TRX_TRX_PLL_clk_wiz_0_1",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "100.0"
              },
              "CLKOUT1_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT1_JITTER": {
                "value": "208.558"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "208.908"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "25.000"
              },
              "CLKOUT1_USED": {
                "value": "true"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT2_JITTER": {
                "value": "206.498"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "208.908"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "26.000"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT3_JITTER": {
                "value": "208.558"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "208.908"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "25.000"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFG"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_out1_25MHz"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_trx_26MHz_vio"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_trx_pll_25MHz_vio"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_ONCHIP"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "50"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "38.462"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "52"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "50"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "52"
              },
              "MMCM_COMPENSATION": {
                "value": "ZHOLD"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "3"
              },
              "PRIMITIVE": {
                "value": "PLL"
              },
              "USE_LOCKED": {
                "value": "true"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "TRX_PLL_util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
            "xci_name": "UFBmod_TRX_TRX_PLL_util_ds_buf_0_1",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "OBUFDS"
              }
            }
          }
        },
        "nets": {
          "TRX_PLL_clk_wiz_0_clkfb_out_0": {
            "ports": [
              "TRX_PLL_clk_wiz_0/clkfb_out",
              "TRX_PLL_clk_wiz_0/clkfb_in"
            ]
          },
          "TRX_PLL_clk_wiz_0_clk_in1_26MHz_0": {
            "ports": [
              "TRX_clk_26MHz",
              "TRX_PLL_clk_wiz_0/clk_in1"
            ]
          },
          "TRX_PLL_util_ds_buf_0_OBUF_DS_n_0": {
            "ports": [
              "TRX_PLL_util_ds_buf_0/OBUF_DS_N",
              "TRX_PLL_clk_25MHz_N"
            ]
          },
          "TRX_PLL_util_ds_buf_0_OBUF_DS_p_0": {
            "ports": [
              "TRX_PLL_util_ds_buf_0/OBUF_DS_P",
              "TRX_PLL_clk_25MHz_P"
            ]
          },
          "TRX_PLL_clk_wiz_0_clk_out1_25MHz_0": {
            "ports": [
              "TRX_PLL_clk_wiz_0/clk_out1_25MHz",
              "TRX_PLL_util_ds_buf_0/OBUF_IN"
            ]
          },
          "TRX_PLL_clk_wiz_0_26MHz_vio": {
            "ports": [
              "TRX_PLL_clk_wiz_0/clk_trx_26MHz_vio",
              "clk_trx_26MHz_vio"
            ]
          },
          "TRX_PLL_clk_wiz_0_25MHz_vio": {
            "ports": [
              "TRX_PLL_clk_wiz_0/clk_trx_pll_25MHz_vio",
              "clk_trx_pll_25MHz_vio"
            ]
          },
          "TRX_PLL_clk_wiz_0_locked_0": {
            "ports": [
              "TRX_PLL_clk_wiz_0/locked",
              "locked"
            ]
          }
        }
      },
      "TRX_reset_util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "UFBmod_TRX_TRX_reset_util_vector_logic_0_1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "TRX_tx_DDS_unit": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "TRX_rx_clkdiv_16MHz_i": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "SCLR": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "TRX_tx_im_out": {
            "type": "data",
            "direction": "O",
            "left": "20",
            "right": "8"
          },
          "TRX_tx_re_out": {
            "type": "data",
            "direction": "O",
            "left": "20",
            "right": "8"
          },
          "TRX_tx_4to1_c_counter_binary_0_THRESH0": {
            "type": "data",
            "direction": "O"
          },
          "encoder_pull_data_len": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "pulldata_tx09_byteData": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "encoder_pull_do_start": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "encoder_pull_FIFO_dump": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "pulldata_tx09_en": {
            "direction": "I"
          },
          "ui_clk_sync_rst": {
            "direction": "I"
          },
          "pulldata_dds_inc": {
            "type": "data",
            "direction": "I",
            "left": "25",
            "right": "0"
          },
          "data_count": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "TRX_TX_RF09_PULLDATA_FIFO_empty": {
            "direction": "O"
          },
          "TRX_tx_DDS1_gpio_inc": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRX_tx_DDS0_gpio_ampt": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TRX_tx_DDS1_gpio_ampt": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "TRX_tx_4to1_c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "UFBmod_TRX_TRX_tx_4to1_c_counter_binary_0_1",
            "parameters": {
              "Final_Count_Value": {
                "value": "3"
              },
              "Output_Width": {
                "value": "3"
              },
              "Restrict_Count": {
                "value": "true"
              },
              "SCLR": {
                "value": "true"
              },
              "Sync_Threshold_Output": {
                "value": "true"
              },
              "Threshold_Value": {
                "value": "3"
              }
            }
          },
          "TRX_tx0_re_xlslice_12to00": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_TRX_tx0_re_xlslice_12to00_1",
            "parameters": {
              "DIN_FROM": {
                "value": "12"
              },
              "DOUT_WIDTH": {
                "value": "13"
              }
            }
          },
          "TRX_tx1_re_xlslice_12to00": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_TRX_tx1_re_xlslice_12to00_1",
            "parameters": {
              "DIN_FROM": {
                "value": "12"
              },
              "DOUT_WIDTH": {
                "value": "13"
              }
            }
          },
          "TRX_tx0_im_xlslice_28to16": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_TRX_tx0_im_xlslice_28to16_1",
            "parameters": {
              "DIN_FROM": {
                "value": "28"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "13"
              }
            }
          },
          "TRX_tx1_im_xlslice_28to16": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_TRX_tx1_im_xlslice_28to16_1",
            "parameters": {
              "DIN_FROM": {
                "value": "28"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "13"
              }
            }
          },
          "TRX_tx0_re_xbip_multadd_0": {
            "vlnv": "xilinx.com:ip:xbip_multadd:3.0",
            "xci_name": "UFBmod_TRX_TRX_tx0_re_xbip_multadd_0_1",
            "parameters": {
              "c_a_type": {
                "value": "0"
              },
              "c_a_width": {
                "value": "13"
              },
              "c_b_type": {
                "value": "1"
              },
              "c_b_width": {
                "value": "8"
              },
              "c_c_type": {
                "value": "1"
              },
              "c_c_width": {
                "value": "1"
              },
              "c_out_high": {
                "value": "20"
              },
              "c_out_low": {
                "value": "0"
              }
            }
          },
          "TRX_tx0_im_xbip_multadd_0": {
            "vlnv": "xilinx.com:ip:xbip_multadd:3.0",
            "xci_name": "UFBmod_TRX_TRX_tx0_im_xbip_multadd_0_1",
            "parameters": {
              "c_a_type": {
                "value": "0"
              },
              "c_a_width": {
                "value": "13"
              },
              "c_b_type": {
                "value": "1"
              },
              "c_b_width": {
                "value": "8"
              },
              "c_c_type": {
                "value": "1"
              },
              "c_c_width": {
                "value": "1"
              },
              "c_out_high": {
                "value": "20"
              },
              "c_out_low": {
                "value": "0"
              }
            }
          },
          "TRX_CDC_dds_tx0_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "UFBmod_TRX_TRX_CDC_dds_tx0_c_shift_ram_0_1",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000000000000000000000000000"
              },
              "DefaultData": {
                "value": "00000000000000000000000000000000"
              },
              "Depth": {
                "value": "2"
              },
              "SCLR": {
                "value": "true"
              },
              "Width": {
                "value": "32"
              }
            }
          },
          "TRX_CDC_dds_tx1_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "UFBmod_TRX_TRX_CDC_dds_tx1_c_shift_ram_0_1",
            "parameters": {
              "AsyncInitVal": {
                "value": "00000000000000000000000000000000"
              },
              "DefaultData": {
                "value": "00000000000000000000000000000000"
              },
              "Depth": {
                "value": "2"
              },
              "SCLR": {
                "value": "true"
              },
              "Width": {
                "value": "32"
              }
            }
          },
          "TRX_ampt_tx1_xslice_15to8": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_TRX_ampt_tx1_xslice_15to8_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "TRX_ampt_tx1_xslice_7to0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_TRX_ampt_tx1_xslice_7to0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "TRX_tx1_re_xbip_multadd_0": {
            "vlnv": "xilinx.com:ip:xbip_multadd:3.0",
            "xci_name": "UFBmod_TRX_TRX_tx1_re_xbip_multadd_0_1",
            "parameters": {
              "c_a_type": {
                "value": "0"
              },
              "c_a_width": {
                "value": "13"
              },
              "c_b_type": {
                "value": "1"
              },
              "c_b_width": {
                "value": "8"
              },
              "c_c_type": {
                "value": "0"
              },
              "c_c_width": {
                "value": "21"
              },
              "c_out_high": {
                "value": "20"
              },
              "c_out_low": {
                "value": "8"
              }
            }
          },
          "TRX_tx1_im_xbip_multadd_0": {
            "vlnv": "xilinx.com:ip:xbip_multadd:3.0",
            "xci_name": "UFBmod_TRX_TRX_tx1_im_xbip_multadd_0_1",
            "parameters": {
              "c_a_type": {
                "value": "0"
              },
              "c_a_width": {
                "value": "13"
              },
              "c_b_type": {
                "value": "1"
              },
              "c_b_width": {
                "value": "8"
              },
              "c_c_type": {
                "value": "0"
              },
              "c_c_width": {
                "value": "21"
              },
              "c_out_high": {
                "value": "20"
              },
              "c_out_low": {
                "value": "8"
              }
            }
          },
          "TRX_tx1_dds_compiler_0": {
            "vlnv": "xilinx.com:ip:dds_compiler:6.0",
            "xci_name": "UFBmod_TRX_TRX_tx1_dds_compiler_0_1",
            "parameters": {
              "Channels": {
                "value": "1"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "DDS_Clock_Rate": {
                "value": "16"
              },
              "DSP48_Use": {
                "value": "Maximal"
              },
              "Frequency_Resolution": {
                "value": "0.4"
              },
              "Has_ACLKEN": {
                "value": "true"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Has_Phase_Out": {
                "value": "false"
              },
              "Latency": {
                "value": "10"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "M_PHASE_Has_TUSER": {
                "value": "Not_Required"
              },
              "Memory_Type": {
                "value": "Block_ROM"
              },
              "Noise_Shaping": {
                "value": "Taylor_Series_Corrected"
              },
              "Optimization_Goal": {
                "value": "Speed"
              },
              "Output_Frequency1": {
                "value": "0"
              },
              "Output_Width": {
                "value": "13"
              },
              "PINC1": {
                "value": "0"
              },
              "Parameter_Entry": {
                "value": "Hardware_Parameters"
              },
              "Phase_Increment": {
                "value": "Programmable"
              },
              "Phase_Width": {
                "value": "32"
              },
              "Phase_offset": {
                "value": "None"
              },
              "S_PHASE_Has_TUSER": {
                "value": "Not_Required"
              }
            }
          },
          "TRX_tx_dds_inc_axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "UFBmod_TRX_TRX_tx_dds_inc_axi_gpio_0_1",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "0"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "32"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              },
              "C_IS_DUAL": {
                "value": "1"
              },
              "C_TRI_DEFAULT": {
                "value": "0x80000000"
              }
            }
          },
          "TRX_tx0_dds_compiler_0": {
            "vlnv": "xilinx.com:ip:dds_compiler:6.0",
            "xci_name": "UFBmod_TRX_TRX_tx0_dds_compiler_0_1",
            "parameters": {
              "Channels": {
                "value": "1"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "DDS_Clock_Rate": {
                "value": "16"
              },
              "DSP48_Use": {
                "value": "Maximal"
              },
              "Frequency_Resolution": {
                "value": "0.4"
              },
              "Has_ACLKEN": {
                "value": "true"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "Has_Phase_Out": {
                "value": "false"
              },
              "Latency": {
                "value": "10"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "M_PHASE_Has_TUSER": {
                "value": "Not_Required"
              },
              "Memory_Type": {
                "value": "Block_ROM"
              },
              "Noise_Shaping": {
                "value": "Taylor_Series_Corrected"
              },
              "Optimization_Goal": {
                "value": "Speed"
              },
              "Output_Frequency1": {
                "value": "0"
              },
              "Output_Width": {
                "value": "13"
              },
              "PINC1": {
                "value": "0"
              },
              "Parameter_Entry": {
                "value": "Hardware_Parameters"
              },
              "Phase_Increment": {
                "value": "Programmable"
              },
              "Phase_Width": {
                "value": "26"
              },
              "Phase_offset": {
                "value": "None"
              },
              "S_PHASE_Has_TUSER": {
                "value": "Not_Required"
              }
            }
          },
          "xlconstant_val0_len1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "UFBmod_TRX_xlconstant_val0_len1_3",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "xlconstant_val1_len1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "UFBmod_TRX_xlconstant_val1_len1_9"
          },
          "TRX_tx_dds_ampt_axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "UFBmod_TRX_TRX_tx_dds_ampt_axi_gpio_0_1",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "16"
              },
              "C_GPIO_WIDTH": {
                "value": "16"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "TRX_CDC_ampt_tx0_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "UFBmod_TRX_TRX_CDC_ampt_tx0_c_shift_ram_0_1",
            "parameters": {
              "CE": {
                "value": "false"
              },
              "Depth": {
                "value": "2"
              },
              "SCLR": {
                "value": "true"
              },
              "Width": {
                "value": "16"
              }
            }
          },
          "TRX_CDC_ampt_tx1_c_shift_ram_0": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "UFBmod_TRX_TRX_CDC_ampt_tx1_c_shift_ram_0_1",
            "parameters": {
              "Depth": {
                "value": "2"
              },
              "SCLR": {
                "value": "true"
              },
              "Width": {
                "value": "16"
              }
            }
          },
          "TRX_ampt_tx0_xslice_15to8": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_TRX_ampt_tx0_xslice_15to8_1",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "8"
              },
              "DIN_WIDTH": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "TRX_ampt_tx0_xslice_7to0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "UFBmod_TRX_TRX_ampt_tx0_xslice_7to0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "7"
              },
              "DIN_WIDTH": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "8"
              }
            }
          },
          "PULLDATA": {
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "encoder_pull_data_len": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "pulldata_tx09_byteData": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "fifo_empty": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "encoder_pull_do_start": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "encoder_pull_FIFO_dump": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "pulldata_tx09_en": {
                "direction": "I"
              },
              "ui_clk_sync_rst": {
                "direction": "I"
              },
              "data_count": {
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "TRX_TX_RF09_PULLDATA_FIFO_empty": {
                "direction": "O"
              }
            },
            "components": {
              "pulldata_tx09_fifo_generator_0": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "UFBmod_TRX_pulldata_tx09_fifo_generator_0_1",
                "parameters": {
                  "Almost_Empty_Flag": {
                    "value": "false"
                  },
                  "Data_Count": {
                    "value": "true"
                  },
                  "Data_Count_Width": {
                    "value": "12"
                  },
                  "Fifo_Implementation": {
                    "value": "Common_Clock_Block_RAM"
                  },
                  "Input_Data_Width": {
                    "value": "8"
                  },
                  "Input_Depth": {
                    "value": "4096"
                  },
                  "Output_Data_Width": {
                    "value": "8"
                  },
                  "Programmable_Empty_Type": {
                    "value": "No_Programmable_Empty_Threshold"
                  },
                  "Reset_Type": {
                    "value": "Synchronous_Reset"
                  },
                  "Underflow_Flag": {
                    "value": "false"
                  },
                  "Use_Dout_Reset": {
                    "value": "true"
                  },
                  "Use_Embedded_Registers": {
                    "value": "true"
                  },
                  "Valid_Flag": {
                    "value": "false"
                  }
                }
              },
              "xlslice_7to0": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_7to0_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "7"
                  },
                  "DOUT_WIDTH": {
                    "value": "8"
                  }
                }
              },
              "xlslice_30to30": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_30to30_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "30"
                  },
                  "DIN_TO": {
                    "value": "30"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "pulldata_tx09_c_shift_ram_0": {
                "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
                "xci_name": "UFBmod_TRX_pulldata_tx09_c_shift_ram_0_1",
                "parameters": {
                  "AsyncInitVal": {
                    "value": "0"
                  },
                  "DefaultData": {
                    "value": "0"
                  },
                  "Depth": {
                    "value": "1"
                  },
                  "SCLR": {
                    "value": "true"
                  },
                  "Width": {
                    "value": "1"
                  }
                }
              },
              "pulldata_tx09_util_reduced_logic_0": {
                "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
                "xci_name": "UFBmod_TRX_pulldata_tx09_util_reduced_logic_0_1",
                "parameters": {
                  "C_SIZE": {
                    "value": "2"
                  }
                }
              },
              "pulldata_tx09_util_vector_logic_0": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "UFBmod_TRX_pulldata_tx09_util_vector_logic_0_1",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "pulldata_tx09_xlconcat_1": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "UFBmod_TRX_pulldata_tx09_xlconcat_1_1",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "1"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_14to8": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_14to8_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "14"
                  },
                  "DIN_TO": {
                    "value": "8"
                  },
                  "DOUT_WIDTH": {
                    "value": "7"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "UFBmod_TRX_xlconcat_0_3",
                "parameters": {
                  "IN0_WIDTH": {
                    "value": "31"
                  },
                  "IN1_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_29to29": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_29to29_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "29"
                  },
                  "DIN_TO": {
                    "value": "29"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_28to28": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "UFBmod_TRX_xlslice_28to28_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "28"
                  },
                  "DIN_TO": {
                    "value": "28"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "pulldata_tx09_fifo_generator_0/clk",
                  "pulldata_tx09_c_shift_ram_0/CLK"
                ]
              },
              "Din_1": {
                "ports": [
                  "Din",
                  "xlslice_7to0/Din",
                  "xlslice_30to30/Din",
                  "xlslice_14to8/Din",
                  "xlslice_28to28/Din",
                  "xlslice_29to29/Din"
                ]
              },
              "xlslice_7to0_Dout": {
                "ports": [
                  "xlslice_7to0/Dout",
                  "pulldata_tx09_fifo_generator_0/din"
                ]
              },
              "pulldata_tx09_util_reduced_logic_0_Res": {
                "ports": [
                  "pulldata_tx09_util_reduced_logic_0/Res",
                  "pulldata_tx09_fifo_generator_0/wr_en"
                ]
              },
              "pulldata_tx09_xlconcat_1_dout": {
                "ports": [
                  "pulldata_tx09_xlconcat_1/dout",
                  "pulldata_tx09_util_reduced_logic_0/Op1"
                ]
              },
              "xlslice_30to30_Dout": {
                "ports": [
                  "xlslice_30to30/Dout",
                  "pulldata_tx09_xlconcat_1/In0",
                  "pulldata_tx09_c_shift_ram_0/D"
                ]
              },
              "pulldata_tx09_c_shift_ram_0_Q": {
                "ports": [
                  "pulldata_tx09_c_shift_ram_0/Q",
                  "pulldata_tx09_util_vector_logic_0/Op1"
                ]
              },
              "pulldata_tx09_util_vector_logic_0_Res": {
                "ports": [
                  "pulldata_tx09_util_vector_logic_0/Res",
                  "pulldata_tx09_xlconcat_1/In1"
                ]
              },
              "xlslice_15to8_Dout": {
                "ports": [
                  "xlslice_14to8/Dout",
                  "encoder_pull_data_len"
                ]
              },
              "pulldata_tx09_fifo_generator_0_dout": {
                "ports": [
                  "pulldata_tx09_fifo_generator_0/dout",
                  "pulldata_tx09_byteData"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "fifo_empty"
                ]
              },
              "xlslice_29to29_Dout": {
                "ports": [
                  "xlslice_29to29/Dout",
                  "encoder_pull_do_start"
                ]
              },
              "xlslice_28to28_Dout": {
                "ports": [
                  "xlslice_28to28/Dout",
                  "encoder_pull_FIFO_dump"
                ]
              },
              "pulldata_tx09_en_1": {
                "ports": [
                  "pulldata_tx09_en",
                  "pulldata_tx09_fifo_generator_0/rd_en"
                ]
              },
              "ui_clk_sync_rst_1": {
                "ports": [
                  "ui_clk_sync_rst",
                  "pulldata_tx09_c_shift_ram_0/SCLR",
                  "pulldata_tx09_fifo_generator_0/srst"
                ]
              },
              "TRX_TX_RF09_PULLDATA_FIFO_empty": {
                "ports": [
                  "pulldata_tx09_fifo_generator_0/empty",
                  "xlconcat_0/In1",
                  "TRX_TX_RF09_PULLDATA_FIFO_empty"
                ]
              },
              "pulldata_tx09_fifo_generator_0_data_count": {
                "ports": [
                  "pulldata_tx09_fifo_generator_0/data_count",
                  "data_count"
                ]
              }
            }
          },
          "TRX_CDC_dds_tx0_xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "UFBmod_TRX_TRX_CDC_dds_tx0_xlconcat_0_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "26"
              },
              "IN1_WIDTH": {
                "value": "6"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S_AXI1",
              "TRX_tx_dds_ampt_axi_gpio_0/S_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "TRX_tx_dds_inc_axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "clk_div_out_0": {
            "ports": [
              "TRX_rx_clkdiv_16MHz_i",
              "TRX_tx_4to1_c_counter_binary_0/CLK",
              "TRX_tx0_re_xbip_multadd_0/CLK",
              "TRX_tx0_im_xbip_multadd_0/CLK",
              "TRX_CDC_dds_tx0_c_shift_ram_0/CLK",
              "TRX_CDC_dds_tx1_c_shift_ram_0/CLK",
              "TRX_tx1_re_xbip_multadd_0/CLK",
              "TRX_tx1_im_xbip_multadd_0/CLK",
              "TRX_tx1_dds_compiler_0/aclk",
              "TRX_tx0_dds_compiler_0/aclk",
              "TRX_CDC_ampt_tx0_c_shift_ram_0/CLK",
              "TRX_CDC_ampt_tx1_c_shift_ram_0/CLK"
            ]
          },
          "TRX_tx_4to1_c_counter_binary_0_THRESH0_0": {
            "ports": [
              "TRX_tx_4to1_c_counter_binary_0/THRESH0",
              "TRX_tx_4to1_c_counter_binary_0_THRESH0",
              "TRX_tx1_dds_compiler_0/aclken",
              "TRX_tx0_dds_compiler_0/aclken"
            ]
          },
          "aresetn_0": {
            "ports": [
              "aresetn",
              "TRX_tx1_dds_compiler_0/aresetn",
              "TRX_tx0_dds_compiler_0/aresetn"
            ]
          },
          "sclr_0": {
            "ports": [
              "SCLR",
              "TRX_tx_4to1_c_counter_binary_0/SCLR",
              "TRX_tx0_re_xbip_multadd_0/SCLR",
              "TRX_tx0_im_xbip_multadd_0/SCLR",
              "TRX_CDC_dds_tx1_c_shift_ram_0/SCLR",
              "TRX_CDC_dds_tx0_c_shift_ram_0/SCLR",
              "TRX_tx1_re_xbip_multadd_0/SCLR",
              "TRX_tx1_im_xbip_multadd_0/SCLR",
              "TRX_CDC_ampt_tx0_c_shift_ram_0/SCLR",
              "TRX_CDC_ampt_tx1_c_shift_ram_0/SCLR"
            ]
          },
          "TRX_tx_dds_compiler_0_m_axis_data_tdata_0": {
            "ports": [
              "TRX_tx0_dds_compiler_0/m_axis_data_tdata",
              "TRX_tx0_re_xlslice_12to00/Din",
              "TRX_tx0_im_xlslice_28to16/Din"
            ]
          },
          "TRX_tx_dds_compiler_1_m_axis_data_tdata_0": {
            "ports": [
              "TRX_tx1_dds_compiler_0/m_axis_data_tdata",
              "TRX_tx1_re_xlslice_12to00/Din",
              "TRX_tx1_im_xlslice_28to16/Din"
            ]
          },
          "xlslice_0_12to00_dout_0": {
            "ports": [
              "TRX_tx0_re_xlslice_12to00/Dout",
              "TRX_tx0_re_xbip_multadd_0/A"
            ]
          },
          "xlslice_0_28to16_dout_0": {
            "ports": [
              "TRX_tx0_im_xlslice_28to16/Dout",
              "TRX_tx0_im_xbip_multadd_0/A"
            ]
          },
          "s_axi_aresetn_0": {
            "ports": [
              "s_axi_aresetn",
              "TRX_tx_dds_inc_axi_gpio_0/s_axi_aresetn",
              "TRX_tx_dds_ampt_axi_gpio_0/s_axi_aresetn"
            ]
          },
          "s_axi_aclk_0": {
            "ports": [
              "s_axi_aclk",
              "TRX_tx_dds_inc_axi_gpio_0/s_axi_aclk",
              "TRX_tx_dds_ampt_axi_gpio_0/s_axi_aclk",
              "PULLDATA/s_axi_aclk"
            ]
          },
          "TRX_tx_DDS0_gpio_inc_0": {
            "ports": [
              "TRX_tx_dds_inc_axi_gpio_0/gpio2_io_o",
              "TRX_CDC_dds_tx1_c_shift_ram_0/D",
              "TRX_tx_DDS1_gpio_inc"
            ]
          },
          "TRX_tx0_c_shift_ram_0_Q_0": {
            "ports": [
              "TRX_CDC_dds_tx0_c_shift_ram_0/Q",
              "TRX_tx0_dds_compiler_0/s_axis_config_tdata"
            ]
          },
          "TRX_tx1_c_shift_ram_0_Q_0": {
            "ports": [
              "TRX_CDC_dds_tx1_c_shift_ram_0/Q",
              "TRX_tx1_dds_compiler_0/s_axis_config_tdata"
            ]
          },
          "TRX_tx1_re_xlslice_12to00_dout_0": {
            "ports": [
              "TRX_tx1_re_xlslice_12to00/Dout",
              "TRX_tx1_re_xbip_multadd_0/A"
            ]
          },
          "TRX_tx1_im_xlslice_28to16_dout_0": {
            "ports": [
              "TRX_tx1_im_xlslice_28to16/Dout",
              "TRX_tx1_im_xbip_multadd_0/A"
            ]
          },
          "TRX_tx0_re_xbip_multadd_0_P_0": {
            "ports": [
              "TRX_tx0_re_xbip_multadd_0/P",
              "TRX_tx1_re_xbip_multadd_0/C"
            ]
          },
          "TRX_tx0_im_xbip_multadd_0_P_0": {
            "ports": [
              "TRX_tx0_im_xbip_multadd_0/P",
              "TRX_tx1_im_xbip_multadd_0/C"
            ]
          },
          "TRX_tx_im_out_0": {
            "ports": [
              "TRX_tx1_im_xbip_multadd_0/P",
              "TRX_tx_im_out"
            ]
          },
          "TRX_tx_re_out_0": {
            "ports": [
              "TRX_tx1_re_xbip_multadd_0/P",
              "TRX_tx_re_out"
            ]
          },
          "val0_len1_0": {
            "ports": [
              "xlconstant_val0_len1/dout",
              "TRX_tx0_im_xbip_multadd_0/SUBTRACT",
              "TRX_tx0_re_xbip_multadd_0/SUBTRACT",
              "TRX_tx0_re_xbip_multadd_0/C",
              "TRX_tx0_im_xbip_multadd_0/C",
              "TRX_tx1_im_xbip_multadd_0/SUBTRACT",
              "TRX_tx1_re_xbip_multadd_0/SUBTRACT"
            ]
          },
          "val1_len1_0": {
            "ports": [
              "xlconstant_val1_len1/dout",
              "TRX_tx0_im_xbip_multadd_0/CE",
              "TRX_tx0_re_xbip_multadd_0/CE",
              "TRX_tx1_im_xbip_multadd_0/CE",
              "TRX_tx1_re_xbip_multadd_0/CE",
              "TRX_tx0_dds_compiler_0/s_axis_config_tvalid",
              "TRX_tx1_dds_compiler_0/s_axis_config_tvalid"
            ]
          },
          "TRX_tx_DDS0_gpio_ampt_0": {
            "ports": [
              "TRX_tx_dds_ampt_axi_gpio_0/gpio_io_o",
              "TRX_CDC_ampt_tx0_c_shift_ram_0/D",
              "TRX_tx_DDS0_gpio_ampt"
            ]
          },
          "TRX_tx_DDS1_gpio_ampt_0": {
            "ports": [
              "TRX_tx_dds_ampt_axi_gpio_0/gpio2_io_o",
              "TRX_CDC_ampt_tx1_c_shift_ram_0/D",
              "TRX_tx_DDS1_gpio_ampt"
            ]
          },
          "TRX_CDC_ampt_tx0_c_shift_ram_0_Q_0": {
            "ports": [
              "TRX_CDC_ampt_tx0_c_shift_ram_0/Q",
              "TRX_ampt_tx0_xslice_7to0/Din",
              "TRX_ampt_tx0_xslice_15to8/Din"
            ]
          },
          "TRX_ampt_tx0_xslice_7to0_dout_0": {
            "ports": [
              "TRX_ampt_tx0_xslice_7to0/Dout",
              "TRX_tx0_re_xbip_multadd_0/B"
            ]
          },
          "TRX_ampt_tx0_xslice_15to8_dout_0": {
            "ports": [
              "TRX_ampt_tx0_xslice_15to8/Dout",
              "TRX_tx0_im_xbip_multadd_0/B"
            ]
          },
          "TRX_CDC_ampt_tx1_c_shift_ram_0_Q_0": {
            "ports": [
              "TRX_CDC_ampt_tx1_c_shift_ram_0/Q",
              "TRX_ampt_tx1_xslice_7to0/Din",
              "TRX_ampt_tx1_xslice_15to8/Din"
            ]
          },
          "TRX_ampt_tx1_xslice_7to0_dout_0": {
            "ports": [
              "TRX_ampt_tx1_xslice_7to0/Dout",
              "TRX_tx1_re_xbip_multadd_0/B"
            ]
          },
          "TRX_ampt_tx1_xslice_15to8_dout_0": {
            "ports": [
              "TRX_ampt_tx1_xslice_15to8/Dout",
              "TRX_tx1_im_xbip_multadd_0/B"
            ]
          },
          "TRX_tx_dds_inc_axi_gpio_0_gpio_io_0": {
            "ports": [
              "TRX_tx_dds_inc_axi_gpio_0/gpio_io_o",
              "PULLDATA/Din"
            ]
          },
          "PULLDATA_Encoder_FIFO_data_len_0": {
            "ports": [
              "PULLDATA/encoder_pull_data_len",
              "encoder_pull_data_len"
            ]
          },
          "PULLDATA_Encoder_FIFO_byteData_0": {
            "ports": [
              "PULLDATA/pulldata_tx09_byteData",
              "pulldata_tx09_byteData"
            ]
          },
          "PULLDATA_Encoder_FIFO_prog_empty_0": {
            "ports": [
              "PULLDATA/fifo_empty",
              "TRX_tx_dds_inc_axi_gpio_0/gpio_io_i"
            ]
          },
          "PULLDATA_Encoder_FIFO_do_start_0": {
            "ports": [
              "PULLDATA/encoder_pull_do_start",
              "encoder_pull_do_start"
            ]
          },
          "PULLDATA_Encoder_FIFO_dump_0": {
            "ports": [
              "PULLDATA/encoder_pull_FIFO_dump",
              "encoder_pull_FIFO_dump"
            ]
          },
          "PULLDATA_Encoder_FIFO_en_0": {
            "ports": [
              "pulldata_tx09_en",
              "PULLDATA/pulldata_tx09_en"
            ]
          },
          "ui_clk_sync_rst_0": {
            "ports": [
              "ui_clk_sync_rst",
              "PULLDATA/ui_clk_sync_rst"
            ]
          },
          "PULLDATA_data_count_0": {
            "ports": [
              "PULLDATA/data_count",
              "data_count"
            ]
          },
          "TRX_TX_RF09_PULLDATA_FIFO_empty_0": {
            "ports": [
              "PULLDATA/TRX_TX_RF09_PULLDATA_FIFO_empty",
              "TRX_TX_RF09_PULLDATA_FIFO_empty"
            ]
          },
          "PULLDATA_DDS_inc_0": {
            "ports": [
              "pulldata_dds_inc",
              "TRX_CDC_dds_tx0_xlconcat_0/In0"
            ]
          },
          "TRX_CDC_dds_tx0_xlconcat_0_dout_0": {
            "ports": [
              "TRX_CDC_dds_tx0_xlconcat_0/dout",
              "TRX_CDC_dds_tx0_c_shift_ram_0/D"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_gpio_1": {
        "interface_ports": [
          "S12_AXI_gpio",
          "TRX_config/S_AXI_gpio"
        ]
      },
      "TRX_TRX_tx_clk": {
        "interface_ports": [
          "TRX_tx_clk",
          "TRX_LVDS/TRX_tx_clk"
        ]
      },
      "S_AXI_dds_1": {
        "interface_ports": [
          "S13_AXI_dds",
          "TRX_tx_DDS_unit/S_AXI"
        ]
      },
      "TRX_TRX_spi": {
        "interface_ports": [
          "TRX_spi",
          "TRX_config/TRX_spi"
        ]
      },
      "S_AXI_spi_1": {
        "interface_ports": [
          "S11_AXI_spi",
          "TRX_config/S_AXI_spi"
        ]
      },
      "TRX_rx_clk_64MHz_1": {
        "interface_ports": [
          "TRX_rx_clk_64MHz",
          "TRX_LVDS/TRX_rx_clk_64MHz"
        ]
      },
      "S_AXI1_1": {
        "interface_ports": [
          "S20_AXI1",
          "TRX_rx_FFT_unit/S_AXI"
        ]
      },
      "S_AXI_1": {
        "interface_ports": [
          "S19_AXI",
          "TRX_tx_DDS_unit/S_AXI1"
        ]
      }
    },
    "nets": {
      "s_axi_aclk_0": {
        "ports": [
          "microblaze_0_Clk_100MHz",
          "TRX_LVDS/s_axi_aclk",
          "TRX_rx_FFT_unit/s_axi_aclk_CD100_in",
          "TRX_config/s_axi_aclk",
          "TRX_tx_DDS_unit/s_axi_aclk"
        ]
      },
      "s_axi_aresetn_0": {
        "ports": [
          "rst_mig_7series_0_100M_peripheral_aresetn",
          "TRX_config/s_axi_aresetn",
          "TRX_rx_FFT_unit/aresetn_CD100_in",
          "TRX_tx_DDS_unit/s_axi_aresetn"
        ]
      },
      "TRX_clk_26MHz_0": {
        "ports": [
          "TRX_clk_26MHz",
          "TRX_clock/TRX_clk_26MHz"
        ]
      },
      "TRX_ext_reset_0": {
        "ports": [
          "mig_7series_0_ui_clk_sync_rst",
          "TRX_proc_sys_reset_0/ext_reset_in",
          "TRX_tx_DDS_unit/ui_clk_sync_rst"
        ]
      },
      "TRX_ref_clock_200MHz_0": {
        "ports": [
          "mig_7series_0_ui_addn_clk_0_200MHz",
          "TRX_LVDS/ref_clock_i"
        ]
      },
      "TRX_dcm_locked_0": {
        "ports": [
          "mig_7series_0_mmcm_locked",
          "TRX_proc_sys_reset_0/dcm_locked"
        ]
      },
      "TRX_reset_CD100_0": {
        "ports": [
          "rst_mig_7series_0_100M_peripheral_reset",
          "TRX_rx_FFT_unit/rst_mig_7series_0_100M_peripheral_reset_in",
          "TRX_LVDS/reset_CD100_i"
        ]
      },
      "TRX_rx_data_p_0": {
        "ports": [
          "TRX_rx_data_p",
          "TRX_LVDS/TRX_rx_data_p"
        ]
      },
      "TRX_rx_data_n_0": {
        "ports": [
          "TRX_rx_data_n",
          "TRX_LVDS/TRX_rx_data_n"
        ]
      },
      "TRX_rx_rf09_FFT_data_tlast_0": {
        "ports": [
          "fft09_data_tlast_in",
          "TRX_rx_FFT_unit/fft09_data_tlast_in"
        ]
      },
      "TRX_rx_rf09_FFT_data_tvalid_0": {
        "ports": [
          "fft09_data_tvalid_in",
          "TRX_rx_FFT_unit/fft09_data_tvalid_in"
        ]
      },
      "TRX_rx_rf09_FFT_config_tdata_0": {
        "ports": [
          "fft09_config_tdata_in",
          "TRX_rx_FFT_unit/fft09_config_tdata_in"
        ]
      },
      "TRX_rx_rf09_FFT_config_tvalid_0": {
        "ports": [
          "fft09_config_tvalid_in",
          "TRX_rx_FFT_unit/fft09_config_tvalid_in"
        ]
      },
      "TRX_rx_rf09_premem_addra_0": {
        "ports": [
          "premem_rx09_addra_in",
          "TRX_rx_FFT_unit/premem_rx09_addra_in"
        ]
      },
      "TRX_rx_rf09_premem_rx09_dina_0": {
        "ports": [
          "premem_rx09_dina_in",
          "TRX_rx_FFT_unit/premem_rx09_dina_in"
        ]
      },
      "TRX_rx_rf09_premem_rx09_wea_in_0": {
        "ports": [
          "premem_rx09_wea_in",
          "TRX_rx_FFT_unit/premem_rx09_wea_in"
        ]
      },
      "TRX_rx_rf09_Pre_FFT_mem_addrb_0": {
        "ports": [
          "TRX_rx_rf09_Pre_FFT_mem_addrb",
          "TRX_rx_FFT_unit/TRX_rx_rf09_Pre_FFT_mem_addrb"
        ]
      },
      "TRX_rx_rf09_quarterfrm_0": {
        "ports": [
          "RF09_quarterfrm",
          "TRX_rx_FFT_unit/RF09_quarterfrm"
        ]
      },
      "TRX_rx_rf09_ch00_Post_FFT_mem_b_addr_0": {
        "ports": [
          "TRX_rx_rf09_ch00_Post_FFT_mem_b_addr",
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch00_Post_FFT_mem_b_addr"
        ]
      },
      "TRX_tx_rf09_DDS_ptt_0": {
        "ports": [
          "dds_tx09_ptt_in",
          "TRX_LVDS/dds_tx09_ptt_in"
        ]
      },
      "TRX_rx_rf09_LVDS_status_synced_0": {
        "ports": [
          "Status_LVDS_rx09_synced",
          "TRX_config/Status_LVDS_rx09_synced"
        ]
      },
      "TRX_rx_rf24_LVDS_status_synced_0": {
        "ports": [
          "Status_LVDS_rx24_synced",
          "TRX_config/Status_LVDS_rx24_synced"
        ]
      },
      "TRX_rx_rf09_framectr_0": {
        "ports": [
          "RF09_framectr",
          "TRX_rx_FFT_unit/RF09_framectr"
        ]
      },
      "TRX_rx_rf09_FFT_window_coef_rom_0": {
        "ports": [
          "FFT_window_coef_rom_rx09",
          "TRX_rx_FFT_unit/FFT_window_coef_rom_rx09"
        ]
      },
      "TRX_tx_rf09_PULLDATA_en_0": {
        "ports": [
          "pulldata_tx09_en",
          "TRX_tx_DDS_unit/pulldata_tx09_en"
        ]
      },
      "TRX_tx_rf09_PULLDATA_dds_inc_0": {
        "ports": [
          "pulldata_dds_inc",
          "TRX_tx_DDS_unit/pulldata_dds_inc"
        ]
      },
      "TRX_ip2intc_irpt_0": {
        "ports": [
          "TRX_config/ip2intc_irpt",
          "TRX_ip2intc_irpt"
        ]
      },
      "TRX_resetn_0": {
        "ports": [
          "TRX_config/TRX_resetn",
          "TRX_resetn"
        ]
      },
      "TRX_rfx_mode_0": {
        "ports": [
          "TRX_config/TRX_rfx_mode",
          "TRX_rfx_mode"
        ]
      },
      "TRX_PLL_clk_25MHz_p_0": {
        "ports": [
          "TRX_clock/TRX_PLL_clk_25MHz_P",
          "TRX_PLL_clk_25MHz_p"
        ]
      },
      "TRX_PLL_clk_25MHz_n_0": {
        "ports": [
          "TRX_clock/TRX_PLL_clk_25MHz_N",
          "TRX_PLL_clk_25MHz_n"
        ]
      },
      "TRX_rx_rf09_clkdiv_16MHz_0": {
        "ports": [
          "TRX_LVDS/TRX_rx_clkdiv_16MHz_o",
          "TRX_rx_clkdiv_16MHz",
          "TRX_proc_sys_reset_0/slowest_sync_clk",
          "TRX_io_reset_counter_binary_0/CLK",
          "TRX_tx_DDS_unit/TRX_rx_clkdiv_16MHz_i"
        ]
      },
      "TRX_tx_rf09_LVDS_data_p_0": {
        "ports": [
          "TRX_LVDS/TRX_tx_data_p",
          "TRX_tx_data_p"
        ]
      },
      "TRX_tx_rf09_LVDS_data_n_0": {
        "ports": [
          "TRX_LVDS/TRX_tx_data_n",
          "TRX_tx_data_n"
        ]
      },
      "TRX_rx_rf09_32bits_CD100_0": {
        "ports": [
          "TRX_LVDS/TRX_rx09_fifo_o",
          "TRX_rx09_32bits_CD100",
          "TRX_rx09_fifo"
        ]
      },
      "TRX_rd_data_count_CD100_0": {
        "ports": [
          "TRX_LVDS/rx09_rd_data_count_CD100_o",
          "TRX_rd_data_count_CD100_o"
        ]
      },
      "TRX_rx_rf24_FIFO_dout_0": {
        "ports": [
          "TRX_LVDS/TRX_rx24_fifo_o",
          "TRX_rx24_fifo",
          "TRX_rx24_32bits_CD100"
        ]
      },
      "TRX_rx_rf09_FIFO_valid_0": {
        "ports": [
          "TRX_LVDS/TRX_rx09_fifo_valid_o",
          "TRX_rx09_fifo_valid"
        ]
      },
      "TRX_rx_rf24_FIFO_valid_0": {
        "ports": [
          "TRX_LVDS/TRX_rx24_fifo_valid_o",
          "TRX_rx24_fifo_valid"
        ]
      },
      "TRX_rx_rf09_FFT_data_tready_0": {
        "ports": [
          "TRX_rx_FFT_unit/fft09_data_tready_out",
          "TRX_fft09_data_tready_out"
        ]
      },
      "TRX_rx_rf09_FFT_dly3449_event_frame_started_out": {
        "ports": [
          "TRX_rx_FFT_unit/xfft_rx09_dly3449_event_frame_started_out",
          "TRX_xfft_rx09_dly3449_event_frame_started"
        ]
      },
      "TRX_rx_rf09_FFT_dly3449_event_tlast_unexpected_out": {
        "ports": [
          "TRX_rx_FFT_unit/xfft_rx09_dly3449_event_tlast_unexpected_out",
          "TRX_xfft_rx09_dly3449_event_tlast_unexpected"
        ]
      },
      "TRX_rx_rf09_FFT_dly3449_event_tlast_missing_out": {
        "ports": [
          "TRX_rx_FFT_unit/xfft_rx09_dly3449_event_tlast_missing_out",
          "TRX_xfft_rx09_dly3449_event_tlast_missing"
        ]
      },
      "TRX_rx_rf09_FFT_dly3449_event_data_in_channel_halt_out": {
        "ports": [
          "TRX_rx_FFT_unit/xfft_rx09_dly3449_event_data_in_channel_halt_out",
          "TRX_xfft_rx09_dly3449_event_data_in_channel_halt"
        ]
      },
      "TRX_rx_rf09_ch00_Post_FFT_mem_b_dout_0": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch00_Post_FFT_mem_b_dout",
          "TRX_rx_rf09_ch00_Post_FFT_mem_b_dout"
        ]
      },
      "TRX_clk_26MHz_vio_0": {
        "ports": [
          "TRX_clock/clk_trx_26MHz_vio",
          "TRX_clk_trx_26MHz_vio"
        ]
      },
      "TRX_clk_PLL_25MHz_vio_0": {
        "ports": [
          "TRX_clock/clk_trx_pll_25MHz_vio",
          "TRX_clk_trx_pll_25MHz_vio"
        ]
      },
      "TRX_tx_rf09_DDS_re_0": {
        "ports": [
          "TRX_tx_DDS_unit/TRX_tx_re_out",
          "TRX_tx_re_out",
          "TRX_LVDS/TRX_tx_re_out"
        ]
      },
      "TRX_tx_rf09_DDS_im_0": {
        "ports": [
          "TRX_tx_DDS_unit/TRX_tx_im_out",
          "TRX_tx_im_out",
          "TRX_LVDS/TRX_tx_im_out"
        ]
      },
      "TRX_rx_rf09_post_fft_mem_a_addr_0": {
        "ports": [
          "TRX_rx_FFT_unit/post_fft_rx09_mem_a_addr_out",
          "TRX_post_fft_rx09_mem_a_addr"
        ]
      },
      "TRX_rx_rf09_post_fft_mem_a_EoT_0": {
        "ports": [
          "TRX_rx_FFT_unit/post_fft_mem_a_rx09_EoT",
          "TRX_post_fft_mem_a_rx09_EoT"
        ]
      },
      "TRX_rx_rf09_PUSHDATA_irpt_0": {
        "ports": [
          "TRX_rx_FFT_unit/pushdata_rx09_irpt_out",
          "TRX_pushdata_rx09_irpt"
        ]
      },
      "TRX_tx_rf09_Encoder_pull_data_len_0": {
        "ports": [
          "TRX_tx_DDS_unit/encoder_pull_data_len",
          "TRX_encoder_tx09_pull_data_len"
        ]
      },
      "TRX_tx_rf09_PULLDATA_byteData_0": {
        "ports": [
          "TRX_tx_DDS_unit/pulldata_tx09_byteData",
          "TRX_pulldata_tx09_byteData"
        ]
      },
      "TRX_tx_rf09_Encoder_pull_do_start_0": {
        "ports": [
          "TRX_tx_DDS_unit/encoder_pull_do_start",
          "TRX_encoder_tx09_pull_do_start"
        ]
      },
      "TRX_tx_rf09_Encoder_pull_FIFO_dump_0": {
        "ports": [
          "TRX_tx_DDS_unit/encoder_pull_FIFO_dump",
          "TRX_encoder_tx09_pull_FIFO_dump"
        ]
      },
      "TRX_tx_rf09_DDS_data_count_0": {
        "ports": [
          "TRX_tx_DDS_unit/data_count",
          "TRX_data_count"
        ]
      },
      "TRX_tx_rf09_PULLDATA_FIFO_empty_0": {
        "ports": [
          "TRX_tx_DDS_unit/TRX_TX_RF09_PULLDATA_FIFO_empty",
          "TRX_TX_RF09_PULLDATA_FIFO_empty"
        ]
      },
      "TRX_rx_rf09_Decoder_squelch_lvl_0": {
        "ports": [
          "TRX_rx_FFT_unit/decoder_rx09_squelch_lvl",
          "TRX_decoder_rx09_squelch_lvl"
        ]
      },
      "TRX_tx_rf09_DDS0_gpio_inc_0": {
        "ports": [
          "TRX_tx_DDS_unit/TRX_tx_DDS1_gpio_inc",
          "TRX_tx_DDS0_gpio_inc"
        ]
      },
      "TRX_tx_rf09_DDS0_gpio_ampt_0": {
        "ports": [
          "TRX_tx_DDS_unit/TRX_tx_DDS0_gpio_ampt",
          "TRX_tx_DDS0_gpio_ampt"
        ]
      },
      "TRX_tx_rf09_DDS1_gpio_ampt_0": {
        "ports": [
          "TRX_tx_DDS_unit/TRX_tx_DDS1_gpio_ampt",
          "TRX_tx_DDS1_gpio_ampt"
        ]
      },
      "TRX_rx_rf09_PUSHDATA_wr_en_0": {
        "ports": [
          "TRX_PUSHDATA_ch00_wr_en",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_wr_en"
        ]
      },
      "TRX_rx_rf09_PUSHDATA_din_0": {
        "ports": [
          "TRX_PUSHDATA_ch00_din",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_din"
        ]
      },
      "TRX_16MHz_peripheral_reset_0": {
        "ports": [
          "TRX_proc_sys_reset_0/peripheral_reset",
          "TRX_io_reset_counter_binary_0/SCLR",
          "TRX_LVDS/clk_rst_i",
          "TRX_tx_DDS_unit/SCLR"
        ]
      },
      "TRX_peripheral_aresetn_0": {
        "ports": [
          "TRX_proc_sys_reset_0/peripheral_aresetn",
          "TRX_tx_DDS_unit/aresetn"
        ]
      },
      "TRX_io_reset_0": {
        "ports": [
          "TRX_reset_util_vector_logic_0/Res",
          "TRX_io_reset_counter_binary_0/CE",
          "TRX_LVDS/TRX_io_reset_i"
        ]
      },
      "TRX_io_reset_counter_binary_0_THRESH0_0": {
        "ports": [
          "TRX_io_reset_counter_binary_0/THRESH0",
          "TRX_reset_util_vector_logic_0/Op1"
        ]
      },
      "TRX_tx_rf09_DDS_LVDS_4to1_c_counter_binary_0_THRESH0_0": {
        "ports": [
          "TRX_tx_DDS_unit/TRX_tx_4to1_c_counter_binary_0_THRESH0",
          "TRX_LVDS/TRX_tx_4to1_c_counter_binary_0_THRESH0_4MHz"
        ]
      },
      "TRX_config_LVDS_tx_blank_0": {
        "ports": [
          "TRX_config/LVDS_tx_blank",
          "TRX_LVDS/TRX_config_LVDS_tx_blank_in"
        ]
      },
      "TRX_clock_locked_0": {
        "ports": [
          "TRX_clock/locked",
          "TRX_config/locked"
        ]
      },
      "TRX_rx_rf09_ch01_Post_FFT_mem_b_addr_1": {
        "ports": [
          "TRX_rx_rf09_ch01_Post_FFT_mem_b_addr",
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch01_Post_FFT_mem_b_addr"
        ]
      },
      "TRX_rx_rf09_ch02_Post_FFT_mem_b_addr_1": {
        "ports": [
          "TRX_rx_rf09_ch02_Post_FFT_mem_b_addr",
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch02_Post_FFT_mem_b_addr"
        ]
      },
      "TRX_rx_rf09_ch03_Post_FFT_mem_b_addr_1": {
        "ports": [
          "TRX_rx_rf09_ch03_Post_FFT_mem_b_addr",
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch03_Post_FFT_mem_b_addr"
        ]
      },
      "TRX_rx_rf09_ch04_Post_FFT_mem_b_addr_1": {
        "ports": [
          "TRX_rx_rf09_ch04_Post_FFT_mem_b_addr",
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch04_Post_FFT_mem_b_addr"
        ]
      },
      "TRX_rx_rf09_ch05_Post_FFT_mem_b_addr_1": {
        "ports": [
          "TRX_rx_rf09_ch05_Post_FFT_mem_b_addr",
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch05_Post_FFT_mem_b_addr"
        ]
      },
      "TRX_rx_rf09_ch06_Post_FFT_mem_b_addr_1": {
        "ports": [
          "TRX_rx_rf09_ch06_Post_FFT_mem_b_addr",
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch06_Post_FFT_mem_b_addr"
        ]
      },
      "TRX_rx_rf09_ch07_Post_FFT_mem_b_addr_1": {
        "ports": [
          "TRX_rx_rf09_ch07_Post_FFT_mem_b_addr",
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch07_Post_FFT_mem_b_addr"
        ]
      },
      "TRX_rx_FFT_unit_TRX_rx_rf09_ch01_Post_FFT_mem_b_dout": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch01_Post_FFT_mem_b_dout",
          "TRX_rx_rf09_ch01_Post_FFT_mem_b_dout"
        ]
      },
      "TRX_rx_FFT_unit_TRX_rx_rf09_ch02_Post_FFT_mem_b_dout": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch02_Post_FFT_mem_b_dout",
          "TRX_rx_rf09_ch02_Post_FFT_mem_b_dout"
        ]
      },
      "TRX_rx_FFT_unit_TRX_rx_rf09_ch03_Post_FFT_mem_b_dout": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch03_Post_FFT_mem_b_dout",
          "TRX_rx_rf09_ch03_Post_FFT_mem_b_dout"
        ]
      },
      "TRX_rx_FFT_unit_TRX_rx_rf09_ch04_Post_FFT_mem_b_dout": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch04_Post_FFT_mem_b_dout",
          "TRX_rx_rf09_ch04_Post_FFT_mem_b_dout"
        ]
      },
      "TRX_rx_FFT_unit_TRX_rx_rf09_ch05_Post_FFT_mem_b_dout": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch05_Post_FFT_mem_b_dout",
          "TRX_rx_rf09_ch05_Post_FFT_mem_b_dout"
        ]
      },
      "TRX_rx_FFT_unit_TRX_rx_rf09_ch06_Post_FFT_mem_b_dout": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch06_Post_FFT_mem_b_dout",
          "TRX_rx_rf09_ch06_Post_FFT_mem_b_dout"
        ]
      },
      "TRX_rx_FFT_unit_TRX_rx_rf09_ch07_Post_FFT_mem_b_dout": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_rx_rf09_ch07_Post_FFT_mem_b_dout",
          "TRX_rx_rf09_ch07_Post_FFT_mem_b_dout"
        ]
      },
      "TRX_PUSHDATA_ch00_req_1": {
        "ports": [
          "TRX_PUSHDATA_ch00_req",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch00_req"
        ]
      },
      "TRX_PUSHDATA_ch01_req_1": {
        "ports": [
          "TRX_PUSHDATA_ch01_req",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch01_req"
        ]
      },
      "TRX_PUSHDATA_ch02_req_1": {
        "ports": [
          "TRX_PUSHDATA_ch02_req",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch02_req"
        ]
      },
      "TRX_PUSHDATA_ch03_req_1": {
        "ports": [
          "TRX_PUSHDATA_ch03_req",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch03_req"
        ]
      },
      "TRX_PUSHDATA_ch04_req_1": {
        "ports": [
          "TRX_PUSHDATA_ch04_req",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch04_req"
        ]
      },
      "TRX_PUSHDATA_ch05_req_1": {
        "ports": [
          "TRX_PUSHDATA_ch05_req",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch05_req"
        ]
      },
      "TRX_PUSHDATA_ch06_req_1": {
        "ports": [
          "TRX_PUSHDATA_ch06_req",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch06_req"
        ]
      },
      "TRX_PUSHDATA_ch07_req_1": {
        "ports": [
          "TRX_PUSHDATA_ch07_req",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch07_req"
        ]
      },
      "TRX_rx_FFT_unit_TRX_PUSHDATA_ch00_grant": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch00_grant",
          "TRX_PUSHDATA_ch00_grant"
        ]
      },
      "TRX_rx_FFT_unit_TRX_PUSHDATA_ch01_grant": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch01_grant",
          "TRX_PUSHDATA_ch01_grant"
        ]
      },
      "TRX_rx_FFT_unit_TRX_PUSHDATA_ch02_grant": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch02_grant",
          "TRX_PUSHDATA_ch02_grant"
        ]
      },
      "TRX_rx_FFT_unit_TRX_PUSHDATA_ch03_grant": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch03_grant",
          "TRX_PUSHDATA_ch03_grant"
        ]
      },
      "TRX_rx_FFT_unit_TRX_PUSHDATA_ch04_grant": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch04_grant",
          "TRX_PUSHDATA_ch04_grant"
        ]
      },
      "TRX_rx_FFT_unit_TRX_PUSHDATA_ch05_grant": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch05_grant",
          "TRX_PUSHDATA_ch05_grant"
        ]
      },
      "TRX_rx_FFT_unit_TRX_PUSHDATA_ch06_grant": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch06_grant",
          "TRX_PUSHDATA_ch06_grant"
        ]
      },
      "TRX_rx_FFT_unit_TRX_PUSHDATA_ch07_grant": {
        "ports": [
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch07_grant",
          "TRX_PUSHDATA_ch07_grant"
        ]
      },
      "TRX_PUSHDATA_ch01_wr_en_1": {
        "ports": [
          "TRX_PUSHDATA_ch01_wr_en",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch01_wr_en"
        ]
      },
      "TRX_PUSHDATA_ch02_wr_en_1": {
        "ports": [
          "TRX_PUSHDATA_ch02_wr_en",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch02_wr_en"
        ]
      },
      "TRX_PUSHDATA_ch03_wr_en_1": {
        "ports": [
          "TRX_PUSHDATA_ch03_wr_en",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch03_wr_en"
        ]
      },
      "TRX_PUSHDATA_ch04_wr_en_1": {
        "ports": [
          "TRX_PUSHDATA_ch04_wr_en",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch04_wr_en"
        ]
      },
      "TRX_PUSHDATA_ch05_wr_en_1": {
        "ports": [
          "TRX_PUSHDATA_ch05_wr_en",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch05_wr_en"
        ]
      },
      "TRX_PUSHDATA_ch06_wr_en_1": {
        "ports": [
          "TRX_PUSHDATA_ch06_wr_en",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch06_wr_en"
        ]
      },
      "TRX_PUSHDATA_ch07_wr_en_1": {
        "ports": [
          "TRX_PUSHDATA_ch07_wr_en",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch07_wr_en"
        ]
      },
      "TRX_PUSHDATA_ch01_din_1": {
        "ports": [
          "TRX_PUSHDATA_ch01_din",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch01_din"
        ]
      },
      "TRX_PUSHDATA_ch02_din_1": {
        "ports": [
          "TRX_PUSHDATA_ch02_din",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch02_din"
        ]
      },
      "TRX_PUSHDATA_ch03_din_1": {
        "ports": [
          "TRX_PUSHDATA_ch03_din",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch03_din"
        ]
      },
      "TRX_PUSHDATA_ch04_din_1": {
        "ports": [
          "TRX_PUSHDATA_ch04_din",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch04_din"
        ]
      },
      "TRX_PUSHDATA_ch05_din_1": {
        "ports": [
          "TRX_PUSHDATA_ch05_din",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch05_din"
        ]
      },
      "TRX_PUSHDATA_ch06_din_1": {
        "ports": [
          "TRX_PUSHDATA_ch06_din",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch06_din"
        ]
      },
      "TRX_PUSHDATA_ch07_din_1": {
        "ports": [
          "TRX_PUSHDATA_ch07_din",
          "TRX_rx_FFT_unit/TRX_PUSHDATA_ch07_din"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S12_AXI_gpio": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_TRX_gpio_0_Reg": {
                "address_block": "/TRX_config/axi_TRX_gpio_0/S_AXI/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              }
            }
          },
          "S11_AXI_spi": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_TRX_axi_quad_spi_0_Reg": {
                "address_block": "/TRX_config/TRX_axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              }
            }
          },
          "S13_AXI_dds": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_TRX_tx_dds_inc_axi_gpio_0_Reg": {
                "address_block": "/TRX_tx_DDS_unit/TRX_tx_dds_inc_axi_gpio_0/S_AXI/Reg",
                "offset": "0x44A30000",
                "range": "64K"
              }
            }
          },
          "S19_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_TRX_tx_dds_ampt_axi_gpio_0_Reg": {
                "address_block": "/TRX_tx_DDS_unit/TRX_tx_dds_ampt_axi_gpio_0/S_AXI/Reg",
                "offset": "0x44A40000",
                "range": "64K"
              }
            }
          },
          "S20_AXI1": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_pushdata_rx09_axi_gpio_0_Reg": {
                "address_block": "/TRX_rx_FFT_unit/PUSHDATA/pushdata_rx09_axi_gpio_0/S_AXI/Reg",
                "offset": "0x44A50000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}