============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 20:28:25 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(112)
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(201)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_m.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_interconnect.v
RUN-1001 : Project manager successfully analyzed 41 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db" in  1.655836s wall, 1.437500s user + 0.140625s system = 1.578125s CPU (95.3%)

RUN-1004 : used memory is 289 MB, reserved memory is 264 MB, peak memory is 293 MB
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 71485435674624"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17523466567680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 15881/19 useful/useless nets, 12372/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 15702/8 useful/useless nets, 12641/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 15686/16 useful/useless nets, 12629/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 15538/15 useful/useless nets, 12481/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  5.620730s wall, 5.109375s user + 0.015625s system = 5.125000s CPU (91.2%)

RUN-1004 : used memory is 305 MB, reserved memory is 277 MB, peak memory is 307 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 14 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 15848/2 useful/useless nets, 12792/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 59582, tnet num: 15848, tinst num: 12791, tnode num: 80150, tedge num: 100058.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  7.061940s wall, 6.640625s user + 0.046875s system = 6.687500s CPU (94.7%)

RUN-1004 : used memory is 311 MB, reserved memory is 286 MB, peak memory is 413 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  12.904519s wall, 11.890625s user + 0.062500s system = 11.953125s CPU (92.6%)

RUN-1004 : used memory is 311 MB, reserved memory is 286 MB, peak memory is 413 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/debayer_h/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel5_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel0_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel1_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel2_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel3_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel4_syn_2" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/debayer_h/pclk as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel0_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel1_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel2_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel3_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel4_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel5_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 15 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel5_syn_2 to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel0_syn_2 to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel1_syn_2 to drive 9 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel2_syn_2 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel3_syn_2 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel4_syn_2 to drive 8 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 12282 instances
RUN-0007 : 3522 luts, 6573 seqs, 1332 mslices, 733 lslices, 73 pads, 32 brams, 2 dsps
RUN-1001 : There are total 15338 nets
RUN-1001 : 11325 nets have 2 pins
RUN-1001 : 3014 nets have [3 - 5] pins
RUN-1001 : 659 nets have [6 - 10] pins
RUN-1001 : 251 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     130     
RUN-1001 :   No   |  No   |  Yes  |    5561     
RUN-1001 :   No   |  Yes  |  No   |     130     
RUN-1001 :   Yes  |  No   |  No   |     147     
RUN-1001 :   Yes  |  No   |  Yes  |     605     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    15   |  26   |     20     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 55
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12280 instances, 3522 luts, 6573 seqs, 2065 slices, 437 macros(2065 instances: 1332 mslices 733 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 5435 pins
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 58472, tnet num: 15336, tinst num: 12280, tnode num: 78941, tedge num: 98956.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.197060s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (94.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.26869e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12280.
PHY-3001 : Level 1 #clusters 2510.
PHY-3001 : End clustering;  0.065852s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (71.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.13762e+06, overlap = 294.844
PHY-3002 : Step(2): len = 1.05188e+06, overlap = 388.594
PHY-3002 : Step(3): len = 650659, overlap = 554.594
PHY-3002 : Step(4): len = 568250, overlap = 604.094
PHY-3002 : Step(5): len = 433822, overlap = 689.375
PHY-3002 : Step(6): len = 377883, overlap = 745.031
PHY-3002 : Step(7): len = 299017, overlap = 840.344
PHY-3002 : Step(8): len = 265964, overlap = 912.594
PHY-3002 : Step(9): len = 220018, overlap = 988.219
PHY-3002 : Step(10): len = 197600, overlap = 1005.25
PHY-3002 : Step(11): len = 170869, overlap = 1052.44
PHY-3002 : Step(12): len = 158663, overlap = 1078.03
PHY-3002 : Step(13): len = 138809, overlap = 1107.97
PHY-3002 : Step(14): len = 131886, overlap = 1123
PHY-3002 : Step(15): len = 117533, overlap = 1165.78
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.58751e-07
PHY-3002 : Step(16): len = 125858, overlap = 1089.44
PHY-3002 : Step(17): len = 154133, overlap = 1008.34
PHY-3002 : Step(18): len = 138551, overlap = 1000.84
PHY-3002 : Step(19): len = 144065, overlap = 983.812
PHY-3002 : Step(20): len = 135008, overlap = 966.844
PHY-3002 : Step(21): len = 136904, overlap = 944.438
PHY-3002 : Step(22): len = 129783, overlap = 910.375
PHY-3002 : Step(23): len = 131860, overlap = 907.312
PHY-3002 : Step(24): len = 128065, overlap = 922.719
PHY-3002 : Step(25): len = 130782, overlap = 918.375
PHY-3002 : Step(26): len = 127412, overlap = 866.594
PHY-3002 : Step(27): len = 128322, overlap = 859.125
PHY-3002 : Step(28): len = 125467, overlap = 875.094
PHY-3002 : Step(29): len = 126248, overlap = 884.562
PHY-3002 : Step(30): len = 124458, overlap = 872.094
PHY-3002 : Step(31): len = 125280, overlap = 857.562
PHY-3002 : Step(32): len = 123567, overlap = 860.344
PHY-3002 : Step(33): len = 124294, overlap = 848.281
PHY-3002 : Step(34): len = 122770, overlap = 855.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7175e-06
PHY-3002 : Step(35): len = 131716, overlap = 810.094
PHY-3002 : Step(36): len = 142943, overlap = 751.375
PHY-3002 : Step(37): len = 142755, overlap = 709.688
PHY-3002 : Step(38): len = 145383, overlap = 692.781
PHY-3002 : Step(39): len = 145789, overlap = 669.875
PHY-3002 : Step(40): len = 148818, overlap = 665.781
PHY-3002 : Step(41): len = 149245, overlap = 643.906
PHY-3002 : Step(42): len = 151289, overlap = 648.719
PHY-3002 : Step(43): len = 151156, overlap = 653.125
PHY-3002 : Step(44): len = 152418, overlap = 645.812
PHY-3002 : Step(45): len = 152146, overlap = 657.906
PHY-3002 : Step(46): len = 153968, overlap = 654.75
PHY-3002 : Step(47): len = 151278, overlap = 667.469
PHY-3002 : Step(48): len = 151576, overlap = 683.594
PHY-3002 : Step(49): len = 149851, overlap = 691.594
PHY-3002 : Step(50): len = 150064, overlap = 688.281
PHY-3002 : Step(51): len = 147623, overlap = 707.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.435e-06
PHY-3002 : Step(52): len = 159967, overlap = 672.438
PHY-3002 : Step(53): len = 170749, overlap = 610.688
PHY-3002 : Step(54): len = 169841, overlap = 582.25
PHY-3002 : Step(55): len = 170520, overlap = 561.688
PHY-3002 : Step(56): len = 170471, overlap = 521.688
PHY-3002 : Step(57): len = 170929, overlap = 490.438
PHY-3002 : Step(58): len = 170442, overlap = 494.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.87001e-06
PHY-3002 : Step(59): len = 186086, overlap = 447.906
PHY-3002 : Step(60): len = 196209, overlap = 392.406
PHY-3002 : Step(61): len = 195531, overlap = 397.656
PHY-3002 : Step(62): len = 197108, overlap = 401.469
PHY-3002 : Step(63): len = 194885, overlap = 388.625
PHY-3002 : Step(64): len = 195501, overlap = 388.062
PHY-3002 : Step(65): len = 194528, overlap = 370.219
PHY-3002 : Step(66): len = 195112, overlap = 385.5
PHY-3002 : Step(67): len = 195265, overlap = 390.719
PHY-3002 : Step(68): len = 194976, overlap = 386.25
PHY-3002 : Step(69): len = 193912, overlap = 363
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.374e-05
PHY-3002 : Step(70): len = 207718, overlap = 364.469
PHY-3002 : Step(71): len = 214822, overlap = 347.25
PHY-3002 : Step(72): len = 213651, overlap = 355.406
PHY-3002 : Step(73): len = 215969, overlap = 344.906
PHY-3002 : Step(74): len = 215397, overlap = 308.156
PHY-3002 : Step(75): len = 217653, overlap = 288.656
PHY-3002 : Step(76): len = 217503, overlap = 287.5
PHY-3002 : Step(77): len = 218691, overlap = 260.969
PHY-3002 : Step(78): len = 218419, overlap = 230.469
PHY-3002 : Step(79): len = 220306, overlap = 236.781
PHY-3002 : Step(80): len = 219225, overlap = 235.438
PHY-3002 : Step(81): len = 219427, overlap = 250.438
PHY-3002 : Step(82): len = 217756, overlap = 257.438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.748e-05
PHY-3002 : Step(83): len = 229311, overlap = 240.75
PHY-3002 : Step(84): len = 235327, overlap = 229.031
PHY-3002 : Step(85): len = 233799, overlap = 214
PHY-3002 : Step(86): len = 235623, overlap = 198.375
PHY-3002 : Step(87): len = 237680, overlap = 191.781
PHY-3002 : Step(88): len = 239235, overlap = 204.906
PHY-3002 : Step(89): len = 237839, overlap = 199.906
PHY-3002 : Step(90): len = 237834, overlap = 213.281
PHY-3002 : Step(91): len = 237623, overlap = 221.438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.496e-05
PHY-3002 : Step(92): len = 244649, overlap = 215.156
PHY-3002 : Step(93): len = 249348, overlap = 196.25
PHY-3002 : Step(94): len = 249623, overlap = 195.781
PHY-3002 : Step(95): len = 251683, overlap = 196.969
PHY-3002 : Step(96): len = 254954, overlap = 190.094
PHY-3002 : Step(97): len = 257796, overlap = 176.094
PHY-3002 : Step(98): len = 256367, overlap = 180.625
PHY-3002 : Step(99): len = 256113, overlap = 170.875
PHY-3002 : Step(100): len = 255815, overlap = 163
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00010992
PHY-3002 : Step(101): len = 261950, overlap = 160.094
PHY-3002 : Step(102): len = 266746, overlap = 146.25
PHY-3002 : Step(103): len = 267369, overlap = 140.125
PHY-3002 : Step(104): len = 269008, overlap = 133.656
PHY-3002 : Step(105): len = 271469, overlap = 112.75
PHY-3002 : Step(106): len = 272974, overlap = 110.531
PHY-3002 : Step(107): len = 273352, overlap = 109.094
PHY-3002 : Step(108): len = 274436, overlap = 108.094
PHY-3002 : Step(109): len = 275635, overlap = 109.938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00021984
PHY-3002 : Step(110): len = 280994, overlap = 109.312
PHY-3002 : Step(111): len = 286324, overlap = 102.875
PHY-3002 : Step(112): len = 286848, overlap = 103.188
PHY-3002 : Step(113): len = 288128, overlap = 99.125
PHY-3002 : Step(114): len = 291424, overlap = 95.4688
PHY-3002 : Step(115): len = 293722, overlap = 81.875
PHY-3002 : Step(116): len = 294342, overlap = 87.2812
PHY-3002 : Step(117): len = 294894, overlap = 84.2188
PHY-3002 : Step(118): len = 295193, overlap = 74.625
PHY-3002 : Step(119): len = 295245, overlap = 72.8438
PHY-3002 : Step(120): len = 294403, overlap = 70.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000399622
PHY-3002 : Step(121): len = 297526, overlap = 80.8125
PHY-3002 : Step(122): len = 300413, overlap = 79.75
PHY-3002 : Step(123): len = 301307, overlap = 66.0312
PHY-3002 : Step(124): len = 302407, overlap = 62.3125
PHY-3002 : Step(125): len = 303536, overlap = 64.8125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000778451
PHY-3002 : Step(126): len = 306506, overlap = 58.125
PHY-3002 : Step(127): len = 310690, overlap = 57.4688
PHY-3002 : Step(128): len = 312317, overlap = 55.6562
PHY-3002 : Step(129): len = 313880, overlap = 56.6562
PHY-3002 : Step(130): len = 315309, overlap = 56.875
PHY-3002 : Step(131): len = 316272, overlap = 56.6875
PHY-3002 : Step(132): len = 316582, overlap = 57.0625
PHY-3002 : Step(133): len = 316391, overlap = 57.8125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00125953
PHY-3002 : Step(134): len = 317560, overlap = 56.125
PHY-3002 : Step(135): len = 318683, overlap = 55.625
PHY-3002 : Step(136): len = 319531, overlap = 59.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045828s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 398984, over cnt = 1289(3%), over = 6243, worst = 30
PHY-1001 : End global iterations;  0.520189s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (90.1%)

PHY-1001 : Congestion index: top1 = 71.77, top5 = 53.11, top10 = 43.72, top15 = 38.15.
PHY-3001 : End congestion estimation;  0.673608s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (90.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.347958s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (94.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.25191e-05
PHY-3002 : Step(137): len = 348479, overlap = 40.5
PHY-3002 : Step(138): len = 350592, overlap = 41.5625
PHY-3002 : Step(139): len = 339173, overlap = 48.1562
PHY-3002 : Step(140): len = 334142, overlap = 49.375
PHY-3002 : Step(141): len = 329854, overlap = 48.8438
PHY-3002 : Step(142): len = 327593, overlap = 49.5
PHY-3002 : Step(143): len = 323318, overlap = 49.8438
PHY-3002 : Step(144): len = 322422, overlap = 45.9062
PHY-3002 : Step(145): len = 316923, overlap = 46.875
PHY-3002 : Step(146): len = 317121, overlap = 45.6562
PHY-3002 : Step(147): len = 315505, overlap = 43.9375
PHY-3002 : Step(148): len = 314363, overlap = 47.1562
PHY-3002 : Step(149): len = 313550, overlap = 46.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000105038
PHY-3002 : Step(150): len = 316828, overlap = 44.0312
PHY-3002 : Step(151): len = 320074, overlap = 41.4375
PHY-3002 : Step(152): len = 326076, overlap = 44.625
PHY-3002 : Step(153): len = 328405, overlap = 41.5938
PHY-3002 : Step(154): len = 330190, overlap = 42.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000210076
PHY-3002 : Step(155): len = 331709, overlap = 39.75
PHY-3002 : Step(156): len = 332248, overlap = 39.25
PHY-3002 : Step(157): len = 338805, overlap = 38.6875
PHY-3002 : Step(158): len = 346562, overlap = 38.4688
PHY-3002 : Step(159): len = 351544, overlap = 35.375
PHY-3002 : Step(160): len = 351160, overlap = 27.5
PHY-3002 : Step(161): len = 351457, overlap = 23.75
PHY-3002 : Step(162): len = 351225, overlap = 22.8125
PHY-3002 : Step(163): len = 351095, overlap = 19.0312
PHY-3002 : Step(164): len = 350532, overlap = 21.0625
PHY-3002 : Step(165): len = 349971, overlap = 22.875
PHY-3002 : Step(166): len = 350084, overlap = 19.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000407651
PHY-3002 : Step(167): len = 351971, overlap = 18.875
PHY-3002 : Step(168): len = 356008, overlap = 18.125
PHY-3002 : Step(169): len = 360910, overlap = 18.8125
PHY-3002 : Step(170): len = 365069, overlap = 19.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0007097
PHY-3002 : Step(171): len = 367006, overlap = 20.4688
PHY-3002 : Step(172): len = 372106, overlap = 20.3438
PHY-3002 : Step(173): len = 378593, overlap = 22.5312
PHY-3002 : Step(174): len = 381216, overlap = 19.6875
PHY-3002 : Step(175): len = 383211, overlap = 20.25
PHY-3002 : Step(176): len = 384000, overlap = 22.1875
PHY-3002 : Step(177): len = 384381, overlap = 21.8125
PHY-3002 : Step(178): len = 383927, overlap = 21.8125
PHY-3002 : Step(179): len = 382199, overlap = 21.625
PHY-3002 : Step(180): len = 380443, overlap = 21.8125
PHY-3002 : Step(181): len = 379176, overlap = 22.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 207/15338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 439824, over cnt = 1845(5%), over = 8309, worst = 37
PHY-1001 : End global iterations;  0.957767s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (99.5%)

PHY-1001 : Congestion index: top1 = 66.34, top5 = 52.36, top10 = 45.32, top15 = 40.70.
PHY-3001 : End congestion estimation;  1.126068s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (95.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.380143s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (90.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.8371e-05
PHY-3002 : Step(182): len = 379397, overlap = 137.656
PHY-3002 : Step(183): len = 379629, overlap = 115.875
PHY-3002 : Step(184): len = 360144, overlap = 88.0625
PHY-3002 : Step(185): len = 353234, overlap = 80
PHY-3002 : Step(186): len = 342980, overlap = 68
PHY-3002 : Step(187): len = 338558, overlap = 70.625
PHY-3002 : Step(188): len = 331954, overlap = 82.5625
PHY-3002 : Step(189): len = 328315, overlap = 87.0938
PHY-3002 : Step(190): len = 326519, overlap = 91.0312
PHY-3002 : Step(191): len = 322434, overlap = 95.375
PHY-3002 : Step(192): len = 319891, overlap = 98.625
PHY-3002 : Step(193): len = 317820, overlap = 102.812
PHY-3002 : Step(194): len = 314693, overlap = 105.938
PHY-3002 : Step(195): len = 314656, overlap = 109.531
PHY-3002 : Step(196): len = 313888, overlap = 106.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136742
PHY-3002 : Step(197): len = 320033, overlap = 101.312
PHY-3002 : Step(198): len = 322413, overlap = 99.125
PHY-3002 : Step(199): len = 327976, overlap = 99.7812
PHY-3002 : Step(200): len = 329973, overlap = 96.1562
PHY-3002 : Step(201): len = 330454, overlap = 89.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000273484
PHY-3002 : Step(202): len = 333557, overlap = 90.0312
PHY-3002 : Step(203): len = 335135, overlap = 87.6562
PHY-3002 : Step(204): len = 338224, overlap = 84.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 58472, tnet num: 15336, tinst num: 12280, tnode num: 78941, tedge num: 98956.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.009616s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (100.6%)

RUN-1004 : used memory is 492 MB, reserved memory is 469 MB, peak memory is 516 MB
OPT-1001 : Total overflow 407.62 peak overflow 3.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 314/15338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 411832, over cnt = 1863(5%), over = 6876, worst = 23
PHY-1001 : End global iterations;  1.229248s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.4%)

PHY-1001 : Congestion index: top1 = 56.75, top5 = 45.54, top10 = 39.91, top15 = 36.49.
PHY-1001 : End incremental global routing;  1.395262s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (99.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.401995s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.012512s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (100.2%)

OPT-1001 : Current memory(MB): used = 505, reserve = 482, peak = 516.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11504/15338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 411832, over cnt = 1863(5%), over = 6876, worst = 23
PHY-1002 : len = 442544, over cnt = 1273(3%), over = 3608, worst = 19
PHY-1002 : len = 460904, over cnt = 718(2%), over = 1930, worst = 16
PHY-1002 : len = 479504, over cnt = 259(0%), over = 546, worst = 11
PHY-1002 : len = 484224, over cnt = 33(0%), over = 94, worst = 9
PHY-1001 : End global iterations;  0.858194s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (105.6%)

PHY-1001 : Congestion index: top1 = 47.35, top5 = 40.66, top10 = 37.12, top15 = 34.75.
OPT-1001 : End congestion update;  1.046190s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (103.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.305852s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (102.2%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.352253s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (102.8%)

OPT-1001 : Current memory(MB): used = 509, reserve = 487, peak = 516.
OPT-1001 : End physical optimization;  4.512658s wall, 4.468750s user + 0.078125s system = 4.546875s CPU (100.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3522 LUT to BLE ...
SYN-4008 : Packed 3522 LUT and 2317 SEQ to BLE.
SYN-4003 : Packing 4256 remaining SEQ's ...
SYN-4005 : Packed 1627 SEQ with LUT/SLICE
SYN-4006 : 230 single LUT's are left
SYN-4006 : 2629 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 6151/8498 primitive instances ...
PHY-3001 : End packing;  0.831165s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.6%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5425 instances
RUN-1001 : 2651 mslices, 2652 lslices, 73 pads, 32 brams, 2 dsps
RUN-1001 : There are total 13179 nets
RUN-1001 : 9220 nets have 2 pins
RUN-1001 : 2952 nets have [3 - 5] pins
RUN-1001 : 679 nets have [6 - 10] pins
RUN-1001 : 242 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 5423 instances, 5303 slices, 437 macros(2065 instances: 1332 mslices 733 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 2838 pins
PHY-3001 : Cell area utilization is 61%
PHY-3001 : After packing: Len = 346030, Over = 175.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5871/13179.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 461256, over cnt = 972(2%), over = 1473, worst = 8
PHY-1002 : len = 465896, over cnt = 540(1%), over = 688, worst = 6
PHY-1002 : len = 469952, over cnt = 257(0%), over = 327, worst = 5
PHY-1002 : len = 472488, over cnt = 115(0%), over = 142, worst = 3
PHY-1002 : len = 474096, over cnt = 10(0%), over = 14, worst = 3
PHY-1001 : End global iterations;  0.948156s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (82.4%)

PHY-1001 : Congestion index: top1 = 45.95, top5 = 39.65, top10 = 35.78, top15 = 33.33.
PHY-3001 : End congestion estimation;  1.218307s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (82.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47797, tnet num: 13177, tinst num: 5423, tnode num: 61850, tedge num: 85468.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.077538s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (95.7%)

RUN-1004 : used memory is 507 MB, reserved memory is 486 MB, peak memory is 516 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.417669s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (94.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13881e-05
PHY-3002 : Step(205): len = 333650, overlap = 165.25
PHY-3002 : Step(206): len = 329860, overlap = 163
PHY-3002 : Step(207): len = 322089, overlap = 173.25
PHY-3002 : Step(208): len = 316610, overlap = 186.75
PHY-3002 : Step(209): len = 313111, overlap = 198.25
PHY-3002 : Step(210): len = 309522, overlap = 205.25
PHY-3002 : Step(211): len = 307767, overlap = 211.75
PHY-3002 : Step(212): len = 307466, overlap = 209.75
PHY-3002 : Step(213): len = 306219, overlap = 214
PHY-3002 : Step(214): len = 306499, overlap = 208.75
PHY-3002 : Step(215): len = 306071, overlap = 206.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27763e-05
PHY-3002 : Step(216): len = 317675, overlap = 182.75
PHY-3002 : Step(217): len = 319269, overlap = 181.25
PHY-3002 : Step(218): len = 319713, overlap = 176.5
PHY-3002 : Step(219): len = 320063, overlap = 175.5
PHY-3002 : Step(220): len = 320063, overlap = 175.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.55525e-05
PHY-3002 : Step(221): len = 332579, overlap = 150.25
PHY-3002 : Step(222): len = 335741, overlap = 139.5
PHY-3002 : Step(223): len = 337113, overlap = 132.5
PHY-3002 : Step(224): len = 337553, overlap = 133.25
PHY-3002 : Step(225): len = 338521, overlap = 130.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.730632s wall, 0.203125s user + 0.781250s system = 0.984375s CPU (56.9%)

PHY-3001 : Trial Legalized: Len = 399773
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 548/13179.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 479520, over cnt = 1462(4%), over = 2469, worst = 9
PHY-1002 : len = 488584, over cnt = 889(2%), over = 1315, worst = 9
PHY-1002 : len = 500584, over cnt = 258(0%), over = 377, worst = 8
PHY-1002 : len = 504440, over cnt = 51(0%), over = 69, worst = 4
PHY-1002 : len = 505608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.156150s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (105.1%)

PHY-1001 : Congestion index: top1 = 42.18, top5 = 37.09, top10 = 34.47, top15 = 32.71.
PHY-3001 : End congestion estimation;  2.379274s wall, 2.453125s user + 0.015625s system = 2.468750s CPU (103.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.335713s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (93.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35648e-05
PHY-3002 : Step(226): len = 372522, overlap = 14.75
PHY-3002 : Step(227): len = 362509, overlap = 44.5
PHY-3002 : Step(228): len = 357177, overlap = 50.5
PHY-3002 : Step(229): len = 355285, overlap = 52.75
PHY-3002 : Step(230): len = 353440, overlap = 55
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00010713
PHY-3002 : Step(231): len = 356934, overlap = 52
PHY-3002 : Step(232): len = 358660, overlap = 52
PHY-3002 : Step(233): len = 362848, overlap = 49.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000214259
PHY-3002 : Step(234): len = 371804, overlap = 44.75
PHY-3002 : Step(235): len = 374487, overlap = 46.5
PHY-3002 : Step(236): len = 375096, overlap = 49.25
PHY-3002 : Step(237): len = 375286, overlap = 49.5
PHY-3002 : Step(238): len = 375616, overlap = 48.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011590s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 390900, Over = 0
PHY-3001 : Spreading special nets. 85 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.048750s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.2%)

PHY-3001 : 121 instances has been re-located, deltaX = 31, deltaY = 75, maxDist = 2.
PHY-3001 : Final: Len = 392774, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47797, tnet num: 13177, tinst num: 5424, tnode num: 61850, tedge num: 85468.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.173878s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (97.2%)

RUN-1004 : used memory is 522 MB, reserved memory is 501 MB, peak memory is 524 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3915/13179.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 486720, over cnt = 1293(3%), over = 1975, worst = 7
PHY-1002 : len = 493200, over cnt = 738(2%), over = 1022, worst = 5
PHY-1002 : len = 502408, over cnt = 213(0%), over = 268, worst = 4
PHY-1002 : len = 505176, over cnt = 55(0%), over = 60, worst = 2
PHY-1002 : len = 506064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.220219s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (93.6%)

PHY-1001 : Congestion index: top1 = 41.14, top5 = 37.17, top10 = 34.37, top15 = 32.54.
PHY-1001 : End incremental global routing;  2.426079s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (93.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.344215s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (81.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.985980s wall, 2.750000s user + 0.015625s system = 2.765625s CPU (92.6%)

OPT-1001 : Current memory(MB): used = 522, reserve = 501, peak = 524.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11105/13179.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 506064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.079008s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (79.1%)

PHY-1001 : Congestion index: top1 = 41.14, top5 = 37.17, top10 = 34.37, top15 = 32.54.
OPT-1001 : End congestion update;  0.293034s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.251848s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (93.1%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.545071s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (97.5%)

OPT-1001 : Current memory(MB): used = 522, reserve = 501, peak = 524.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.249353s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11105/13179.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 506064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.076832s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (122.0%)

PHY-1001 : Congestion index: top1 = 41.14, top5 = 37.17, top10 = 34.37, top15 = 32.54.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.253576s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 40.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  5.611827s wall, 5.296875s user + 0.015625s system = 5.312500s CPU (94.7%)

RUN-1003 : finish command "place" in  31.458578s wall, 26.078125s user + 2.781250s system = 28.859375s CPU (91.7%)

RUN-1004 : used memory is 521 MB, reserved memory is 500 MB, peak memory is 524 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_place.db" in  1.432776s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (161.4%)

RUN-1004 : used memory is 521 MB, reserved memory is 500 MB, peak memory is 576 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 5426 instances
RUN-1001 : 2651 mslices, 2652 lslices, 73 pads, 32 brams, 2 dsps
RUN-1001 : There are total 13179 nets
RUN-1001 : 9220 nets have 2 pins
RUN-1001 : 2952 nets have [3 - 5] pins
RUN-1001 : 679 nets have [6 - 10] pins
RUN-1001 : 242 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47797, tnet num: 13177, tinst num: 5424, tnode num: 61850, tedge num: 85468.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2651 mslices, 2652 lslices, 73 pads, 32 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 471360, over cnt = 1489(4%), over = 2498, worst = 8
PHY-1002 : len = 480992, over cnt = 920(2%), over = 1366, worst = 7
PHY-1002 : len = 487824, over cnt = 521(1%), over = 819, worst = 7
PHY-1002 : len = 496496, over cnt = 126(0%), over = 198, worst = 5
PHY-1002 : len = 499144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.025045s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (102.6%)

PHY-1001 : Congestion index: top1 = 40.99, top5 = 36.79, top10 = 34.22, top15 = 32.40.
PHY-1001 : End global routing;  2.229894s wall, 2.265625s user + 0.015625s system = 2.281250s CPU (102.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 536, reserve = 514, peak = 576.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel0_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel0_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel1_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel1_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel4_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel4_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_10 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : Current memory(MB): used = 788, reserve = 770, peak = 788.
PHY-1001 : End build detailed router design. 3.513103s wall, 3.421875s user + 0.046875s system = 3.468750s CPU (98.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 179024, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 6.006774s wall, 5.828125s user + 0.046875s system = 5.875000s CPU (97.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 179040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.379717s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (90.5%)

PHY-1001 : Current memory(MB): used = 822, reserve = 806, peak = 822.
PHY-1001 : End phase 1; 6.395938s wall, 6.187500s user + 0.046875s system = 6.234375s CPU (97.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 1.48346e+06, over cnt = 327(0%), over = 327, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 825, reserve = 807, peak = 825.
PHY-1001 : End initial routed; 10.208203s wall, 12.609375s user + 0.156250s system = 12.765625s CPU (125.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11535(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.473    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.735536s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (98.1%)

PHY-1001 : Current memory(MB): used = 835, reserve = 817, peak = 835.
PHY-1001 : End phase 2; 11.943879s wall, 14.312500s user + 0.156250s system = 14.468750s CPU (121.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.48346e+06, over cnt = 327(0%), over = 327, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.051614s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.47946e+06, over cnt = 97(0%), over = 97, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.299729s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (67.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.47952e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.166074s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (47.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.47943e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.114098s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (68.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.47945e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.099592s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (47.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11535(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.473    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.847229s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (89.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 65 feed throughs used by 59 nets
PHY-1001 : End commit to database; 1.205752s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (97.2%)

PHY-1001 : Current memory(MB): used = 895, reserve = 879, peak = 895.
PHY-1001 : End phase 3; 4.025000s wall, 3.468750s user + 0.031250s system = 3.500000s CPU (87.0%)

PHY-1003 : Routed, final wirelength = 1.47945e+06
PHY-1001 : Current memory(MB): used = 897, reserve = 881, peak = 897.
PHY-1001 : End export database. 0.038077s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.1%)

PHY-1001 : End detail routing;  26.223633s wall, 27.718750s user + 0.281250s system = 28.000000s CPU (106.8%)

RUN-1003 : finish command "route" in  29.920772s wall, 31.343750s user + 0.328125s system = 31.671875s CPU (105.9%)

RUN-1004 : used memory is 895 MB, reserved memory is 879 MB, peak memory is 897 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        14
  #input                    7
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     7706   out of  19600   39.32%
#reg                     6588   out of  19600   33.61%
#le                     10335
  #lut only              3747   out of  10335   36.26%
  #reg only              2629   out of  10335   25.44%
  #lut&reg               3959   out of  10335   38.31%
#dsp                        2   out of     29    6.90%
#bram                      26   out of     64   40.62%
  #bram9k                  26
  #fifo9k                   0
#bram32k                    6   out of     16   37.50%
#pad                       18   out of    188    9.57%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                      10   out of     16   62.50%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_hdmi_top/debayer_h/pclk                   GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      2983
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      170
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      148
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                                79
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               mslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    57
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                54
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      37
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      23
#9        u_hdmi_top/isp_interconnect/sel5_syn_2      GCLK               mslice             u_hdmi_top/debayer_l/reg7_syn_44.f1             14
#10       u_hdmi_top/isp_interconnect/sel0_syn_2      GCLK               mslice             u_hdmi_top/debayer_m/reg3_syn_9190.f1           9
#11       u_hdmi_top/isp_interconnect/sel3_syn_2      GCLK               lslice             u_hdmi_top/debayer_m/reg3_syn_8990.f0           6
#12       u_hdmi_top/isp_interconnect/sel2_syn_2      GCLK               mslice             u_hdmi_top/debayer_l/reg5_syn_46.f1             4
#13       u_hdmi_top/isp_interconnect/sel4_syn_2      GCLK               mslice             u_hdmi_top/debayer_l/reg6_syn_60.f1             4
#14       u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     ISP_mode[3]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[2]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[1]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[0]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |10335  |5641    |2065    |6592    |32      |2       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |535    |281     |100     |369     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |160    |92      |40      |89      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |13     |13      |0       |13      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |131    |76      |40      |60      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |16     |3       |0       |16      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |375    |189     |60      |280     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |146    |64      |18      |121     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |18     |4       |0       |18      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |23      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |34     |19      |0       |34      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |140    |65      |18      |115     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |16     |1       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |38     |19      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |28     |25      |0       |28      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |8680   |4685    |1682    |5586    |28      |2       |
|    awb                             |ISP_awb_top                                |546    |428     |52      |393     |0       |2       |
|      cal_awb                       |alg_awb                                    |343    |309     |34      |225     |0       |0       |
|        div_bgain                   |shift_div                                  |309    |288     |21      |217     |0       |0       |
|      stat                          |isp_stat_awb                               |176    |92      |18      |141     |0       |0       |
|      wb                            |isp_wb                                     |27     |27      |0       |27      |0       |2       |
|    debayer_h                       |isp_debayer_h                              |2694   |1601    |735     |1390    |12      |0       |
|      linebuffer                    |shift_register                             |53     |29      |16      |23      |12      |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[4]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[5]$u_ram       |simple_dp_ram                              |2      |2       |0       |1       |2       |0       |
|    debayer_l                       |isp_debayer_l                              |136    |70      |18      |112     |4       |0       |
|      linebuffer                    |shift_register                             |8      |4       |0       |8       |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    debayer_m                       |isp_debayer_m                              |2919   |1196    |371     |2319    |8       |0       |
|      linebuffer                    |shift_register                             |6      |0       |0       |6       |8       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    dpc                             |isp_dpc                                    |1766   |912     |391     |1025    |4       |0       |
|      linebuffer                    |shift_register                             |14     |5       |0       |14      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    isp_interconnect                |ISP_interconnect                           |72     |59      |0       |70      |0       |0       |
|    trans                           |bayer_to_rgb888                            |24     |24      |0       |24      |0       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |374    |307     |54      |207     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |374    |307     |54      |207     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |126    |108     |18      |55      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |98     |80      |18      |54      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |107    |89      |18      |55      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |19     |10      |0       |19      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |5      |2       |0       |5       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |9      |9       |0       |9       |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |10     |9       |0       |10      |0       |0       |
|    u_video_driver                  |video_driver                               |149    |88      |61      |46      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |308    |199     |49      |229     |0       |0       |
|    u_sd_init                       |sd_init                                    |172    |112     |32      |118     |0       |0       |
|    u_sd_read                       |sd_read                                    |136    |87      |17      |111     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |457    |268     |163     |185     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |355    |208     |71      |219     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |355    |208     |71      |219     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |127    |59      |0       |118     |0       |0       |
|        reg_inst                    |register                                   |125    |57      |0       |116     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |228    |149     |71      |101     |0       |0       |
|        bus_inst                    |bus_top                                    |22     |15      |6       |14      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |15     |8       |6       |7       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |118    |85      |33      |58      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       9205  
    #2          2       2013  
    #3          3       557   
    #4          4       380   
    #5        5-10      733   
    #6        11-50     224   
    #7       51-100      31   
    #8       101-500     3    
    #9        >500       2    
  Average     2.36            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_pr.db" in  1.754975s wall, 2.671875s user + 0.000000s system = 2.671875s CPU (152.2%)

RUN-1004 : used memory is 895 MB, reserved memory is 879 MB, peak memory is 950 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47797, tnet num: 13177, tinst num: 5424, tnode num: 61850, tedge num: 85468.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.016913s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (89.1%)

RUN-1004 : used memory is 895 MB, reserved memory is 879 MB, peak memory is 950 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 15 (15 unconstrainted).
TMR-5009 WARNING: No clock constraint on 15 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/debayer_h/pclk
		u_hdmi_top/isp_interconnect/sel0_syn_12
		u_hdmi_top/isp_interconnect/sel1_syn_11
		u_hdmi_top/isp_interconnect/sel2_syn_11
		u_hdmi_top/isp_interconnect/sel3_syn_12
		u_hdmi_top/isp_interconnect/sel4_syn_12
		u_hdmi_top/isp_interconnect/sel5_syn_10
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 30ba1910a008afaf5e8d3000ebb2578b2f3da1f4d71f7e2fcd58f7015c87788b -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 5424
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 13179, pip num: 105911
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 65
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3166 valid insts, and 317675 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  7.446017s wall, 43.500000s user + 0.421875s system = 43.921875s CPU (589.9%)

RUN-1004 : used memory is 913 MB, reserved memory is 905 MB, peak memory is 1079 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_202825.log"
