# â±ï¸ 4-bit Synchronous Counter

## ğŸ“˜ Introduction
A **4-bit Synchronous Counter** is a counter where **all flip-flops are triggered simultaneously** by the same clock signal.  
Unlike asynchronous (ripple) counters, synchronous counters eliminate the propagation delay because all bits change state together.  

---
## ğŸ“ Code

[sync_count.v](sync_count.v) â€“ RTL Design  

[sync_count_tb.v](sync_count_tb.v) â€“ Testbench  



## ğŸ” Simulation

- Tool: QuestaSim / EDA Playground  

- ### ğŸ“Š Waveform Output

Here is the simulation waveform:  

![Waveform](sync_count_waveform.png)



Output Verified!


