
*** Running vivado
    with args -log alu_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Nov 22 23:49:38 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alu_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 501.184 ; gain = 199.008
Command: synth_design -top alu_wrapper -part xc7z010iclg225-1L -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Device 21-9227] Part: xc7z010iclg225-1L does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17396
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1353.797 ; gain = 446.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu_wrapper' [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu_wrapper.vhd:16]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu.vhd:21]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'op_add' [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/op_add.vhd:16]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'op_add' (0#1) [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/op_add.vhd:16]
INFO: [Synth 8-638] synthesizing module 'op_sub' [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/op_sub.vhd:16]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'op_sub' (0#1) [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/op_sub.vhd:16]
INFO: [Synth 8-638] synthesizing module 'op_and' [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/op_and.vhd:20]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'op_and' (0#1) [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/op_and.vhd:20]
INFO: [Synth 8-638] synthesizing module 'op_or' [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/op_or.vhd:20]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'op_or' (0#1) [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/op_or.vhd:20]
INFO: [Synth 8-638] synthesizing module 'op_xor' [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/op_xor.vhd:20]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'op_xor' (0#1) [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/op_xor.vhd:20]
WARNING: [Synth 8-614] signal 'adder_out' is read in the process but is not in the sensitivity list [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu.vhd:70]
WARNING: [Synth 8-614] signal 'subtractor_out' is read in the process but is not in the sensitivity list [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu.vhd:70]
WARNING: [Synth 8-614] signal 'and_out' is read in the process but is not in the sensitivity list [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu.vhd:70]
WARNING: [Synth 8-614] signal 'or_out' is read in the process but is not in the sensitivity list [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu.vhd:70]
WARNING: [Synth 8-614] signal 'xor_out' is read in the process but is not in the sensitivity list [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'alu_wrapper' (0#1) [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu_wrapper.vhd:16]
WARNING: [Synth 8-7129] Port buttons[4] in module alu_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1464.316 ; gain = 557.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1464.316 ; gain = 557.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1464.316 ; gain = 557.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.316 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/constraints/constraints.xdc]
Finished Parsing XDC File [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/constraints/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/constraints/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1547.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port buttons[4] in module alu_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |    43|
|4     |LUT4   |     3|
|5     |LUT5   |     8|
|6     |LUT6   |    16|
|7     |FDRE   |    28|
|8     |IBUF   |    13|
|9     |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.480 ; gain = 640.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1547.480 ; gain = 557.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1547.480 ; gain = 640.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1547.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 288a45c9
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1547.480 ; gain = 1046.297
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1547.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-03/VLSI-03.runs/synth_1/alu_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alu_wrapper_utilization_synth.rpt -pb alu_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 23:50:15 2024...
