Oh no...

Cycle: 35
MARS instruction number: 24	Instruction: sw $15,0($12)
Expected:	Memory Write to Addr: 0x10010000 Val: 0x00000008
Got     :	Register Write to Reg: 0x09 Val: 0x00000001
Wrote to incorrect structure

Cycle: 36
MARS instruction number: 25	Instruction: sw $14,0($13)
Expected:	Memory Write to Addr: 0x10010004 Val: 0x00000009
Got     :	Register Write to Reg: 0x0A Val: 0x00000001
Wrote to incorrect structure

Cycle: 40
MARS instruction number: 26	Instruction: addi $9,$9,1
Expected:	Register Write to Reg: 0x09 Val: 0x00000001
Got     :	Register Write to Reg: 0x0C Val: 0x00000004
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


