
---------- Begin Simulation Statistics ----------
final_tick                                88727575000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190211                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691640                       # Number of bytes of host memory used
host_op_rate                                   190586                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   525.73                       # Real time elapsed on the host
host_tick_rate                              168769859                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196799                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088728                       # Number of seconds simulated
sim_ticks                                 88727575000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693006                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095542                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101995                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81373                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728110                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                322                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             837                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              515                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478392                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65440                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          199                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196799                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.774552                       # CPI: cycles per instruction
system.cpu.discardedOps                        190982                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610316                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402464                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001463                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        44096051                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.563523                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        177455150                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531742     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693541     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950778     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196799                       # Class of committed instruction
system.cpu.tickCycles                       133359099                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   115                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2151                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1277947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2556469                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            466                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64886                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111082                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56795                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136106                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136105                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64886                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19972672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19972672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200992                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082734750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           855102000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            806652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1298837                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          303                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          147150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           471870                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          471869                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           749                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       805903                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3833189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3834990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    157793728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              157861056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168343                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7109248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1446865                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001809                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042491                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1444248     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2617      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1446865                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2466292500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1916659996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1123500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   79                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1077447                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1077526                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  79                       # number of overall hits
system.l2.overall_hits::.cpu.data             1077447                       # number of overall hits
system.l2.overall_hits::total                 1077526                       # number of overall hits
system.l2.demand_misses::.cpu.inst                670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200326                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200996                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               670                       # number of overall misses
system.l2.overall_misses::.cpu.data            200326                       # number of overall misses
system.l2.overall_misses::total                200996                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53389000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16902874000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16956263000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53389000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16902874000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16956263000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1277773                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1278522                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1277773                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1278522                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.894526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.156777                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.157210                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.894526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.156777                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.157210                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79685.074627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84376.835758                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84361.196243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79685.074627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84376.835758                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84361.196243                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111082                       # number of writebacks
system.l2.writebacks::total                    111082                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200992                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200992                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46689000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14899420000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14946109000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46689000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14899420000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14946109000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.894526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.156774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.157207                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.894526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.156774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157207                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69685.074627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74377.352463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74361.710914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69685.074627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74377.352463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74361.710914                       # average overall mshr miss latency
system.l2.replacements                         168343                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1187755                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1187755                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1187755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1187755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          297                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              297                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          297                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          297                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            335764                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                335764                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136106                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136106                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11798305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11798305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        471870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            471870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.288440                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.288440                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86684.679588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86684.679588                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136106                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10437255000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10437255000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.288440                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.288440                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76684.753060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76684.753060                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53389000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.894526                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894526                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79685.074627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79685.074627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46689000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46689000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.894526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.894526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69685.074627                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69685.074627                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        741683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            741683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5104569000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5104569000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       805903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        805903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.079687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79485.658673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79485.658673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4462165000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4462165000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.079682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69486.810141                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69486.810141                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31950.608781                       # Cycle average of tags in use
system.l2.tags.total_refs                     2554313                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201111                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.701011                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.149682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.132415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31826.326684                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975055                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14970                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16439                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20635655                       # Number of tag accesses
system.l2.tags.data_accesses                 20635655                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12820608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12863488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7109248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7109248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111082                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111082                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            483277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         144494065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             144977342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       483277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           483277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       80124448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80124448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       80124448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           483277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        144494065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            225101791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003425118500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6645                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6645                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525402                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104597                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200992                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111082                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111082                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6965                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2885917750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6653880250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14360.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33110.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69611                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200992                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111082                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  142978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.298327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.356196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.289379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69575     66.30%     66.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13979     13.32%     79.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2550      2.43%     82.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1549      1.48%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10122      9.65%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          614      0.59%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          540      0.51%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          363      0.35%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5640      5.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104932                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.241084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.771123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.354681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6479     97.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           35      0.53%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.93%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6645                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.713318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.684594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.993876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4339     65.30%     65.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               36      0.54%     65.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2110     31.75%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      2.35%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6645                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12861312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7107840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12863488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7109248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       144.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        80.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    144.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88727516000                       # Total gap between requests
system.mem_ctrls.avgGap                     284315.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12818432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7107840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 483277.042114584998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 144469540.613501489162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 80108579.548128068447                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111082                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19240750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6634639500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2109309801500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28717.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33119.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18988763.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            373065000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            198265980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716820300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287679420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7003822800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22845884430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14832749280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46258287210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.351871                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  38328457750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2962700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  47436417250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            376235160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            199950960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           718019820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292053780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7003822800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23151222600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14575622400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46316927520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.012774                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37657176750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2962700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48107698250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     88727575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663914                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663914                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663914                       # number of overall hits
system.cpu.icache.overall_hits::total         9663914                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          749                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            749                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          749                       # number of overall misses
system.cpu.icache.overall_misses::total           749                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56113500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56113500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56113500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56113500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9664663                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9664663                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9664663                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9664663                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74917.890521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74917.890521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74917.890521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74917.890521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          303                       # number of writebacks
system.cpu.icache.writebacks::total               303                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          749                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55364500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55364500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55364500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55364500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73917.890521                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73917.890521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73917.890521                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73917.890521                       # average overall mshr miss latency
system.cpu.icache.replacements                    303                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663914                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663914                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          749                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           749                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56113500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56113500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9664663                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9664663                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74917.890521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74917.890521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55364500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55364500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73917.890521                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73917.890521                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.379065                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9664663                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12903.421896                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.379065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.707772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.707772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19330075                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19330075                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50745275                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50745275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50745394                       # number of overall hits
system.cpu.dcache.overall_hits::total        50745394                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1331352                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1331352                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1339642                       # number of overall misses
system.cpu.dcache.overall_misses::total       1339642                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32328643474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32328643474                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32328643474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32328643474                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52076627                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52076627                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52085036                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52085036                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025565                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025565                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025720                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025720                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24282.566499                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24282.566499                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24132.300625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24132.300625                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       216441                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.492166                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1187755                       # number of writebacks
system.cpu.dcache.writebacks::total           1187755                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        61863                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        61863                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        61863                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        61863                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1269489                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1269489                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1277773                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1277773                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29509168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29509168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30167772900                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30167772900                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23244.918625                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23244.918625                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23609.649680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23609.649680                       # average overall mshr miss latency
system.cpu.dcache.replacements                1277644                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40328114                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40328114                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14278258998                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14278258998                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41126372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41126372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17886.772194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17886.772194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          639                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          639                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       797619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       797619                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13466511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13466511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019394                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16883.387933                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16883.387933                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10417161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10417161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       533094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       533094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18050384476                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18050384476                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.048683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048683                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33859.665417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33859.665417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61224                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61224                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       471870                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       471870                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16042657500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16042657500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33998.045012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33998.045012                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8290                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8290                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8409                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.985848                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.985848                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8284                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8284                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    658604400                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    658604400                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.985135                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.985135                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79503.186866                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79503.186866                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.548848                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023242                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1277772                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.714026                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.548848                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996475                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996475                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105447996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105447996                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88727575000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
