Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 02:10:19 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add/post_route_timing_summary.rpt
| Design       : seq_add
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_FPAddSub/pipe_5_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.730        0.000                      0                  148        0.145        0.000                      0                  148        4.230        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.730        0.000                      0                  148        0.145        0.000                      0                  148        4.230        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 u_FPAddSub/pipe_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_FPAddSub/pipe_3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.201ns (29.665%)  route 2.848ns (70.335%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=159, unset)          0.704     0.704    u_FPAddSub/clk
    SLICE_X37Y72         FDRE                                         r  u_FPAddSub/pipe_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.313     1.017 r  u_FPAddSub/pipe_1_reg[17]/Q
                         net (fo=4, routed)           0.717     1.734    u_FPAddSub/B[0]
    SLICE_X36Y73         LUT4 (Prop_lut4_I0_O)        0.215     1.949 r  u_FPAddSub/MaxAB_carry_i_8/O
                         net (fo=1, routed)           0.000     1.949    u_FPAddSub/AlignModule/S[0]
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     2.328 r  u_FPAddSub/AlignModule/MaxAB_carry/CO[3]
                         net (fo=1, routed)           0.000     2.328    u_FPAddSub/AlignModule/MaxAB_carry_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.420 r  u_FPAddSub/AlignModule/MaxAB_carry__0/CO[3]
                         net (fo=34, routed)          0.955     3.375    u_FPAddSub/MaxAB_1
    SLICE_X37Y74         LUT5 (Prop_lut5_I3_O)        0.097     3.472 f  u_FPAddSub/pipe_3[9]_i_2/O
                         net (fo=13, routed)          0.662     4.135    u_FPAddSub/Stage12
    SLICE_X37Y74         LUT4 (Prop_lut4_I3_O)        0.105     4.240 r  u_FPAddSub/pipe_3[7]_i_1/O
                         net (fo=2, routed)           0.513     4.753    u_FPAddSub/pipe_3[7]_i_1_n_0
    SLICE_X34Y73         FDRE                                         r  u_FPAddSub/pipe_3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=159, unset)          0.669    10.669    u_FPAddSub/clk
    SLICE_X34Y73         FDRE                                         r  u_FPAddSub/pipe_3_reg[7]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)       -0.151    10.482    u_FPAddSub/pipe_3_reg[7]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  5.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_FPAddSub/pipe_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_FPAddSub/pipe_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.738%)  route 0.101ns (35.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=159, unset)          0.411     0.411    u_FPAddSub/clk
    SLICE_X39Y74         FDRE                                         r  u_FPAddSub/pipe_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  u_FPAddSub/pipe_1_reg[23]/Q
                         net (fo=5, routed)           0.101     0.653    u_FPAddSub/B[6]
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.698 r  u_FPAddSub/pipe_3[6]_i_1/O
                         net (fo=1, routed)           0.000     0.698    u_FPAddSub/pipe_3[6]_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  u_FPAddSub/pipe_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=159, unset)          0.432     0.432    u_FPAddSub/clk
    SLICE_X38Y74         FDRE                                         r  u_FPAddSub/pipe_3_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.121     0.553    u_FPAddSub/pipe_3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y71  a_flopped_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X30Y76  u_FPAddSub/pipe_5_reg[27]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X30Y76  u_FPAddSub/pipe_5_reg[27]_srl2/CLK



