<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenASIP: ProGe::VerilogNetlistWriter Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">OpenASIP<span id="projectnumber">&#160;2.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceProGe.html">ProGe</a></li><li class="navelem"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html">VerilogNetlistWriter</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pri-types">Private Types</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-static-methods">Static Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classProGe_1_1VerilogNetlistWriter-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">ProGe::VerilogNetlistWriter Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="VerilogNetlistWriter_8hh_source.html">VerilogNetlistWriter.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ProGe::VerilogNetlistWriter:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter__inherit__graph.gif" border="0" usemap="#aProGe_1_1VerilogNetlistWriter_inherit__map" alt="Inheritance graph"/></div>
<map name="aProGe_1_1VerilogNetlistWriter_inherit__map" id="aProGe_1_1VerilogNetlistWriter_inherit__map">
<area shape="rect" title=" " alt="" coords="5,179,240,604"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html" title=" " alt="" coords="44,5,201,131"/>
<area shape="poly" title=" " alt="" coords="125,144,125,178,120,178,120,144"/>
</map>
</div>
<div class="dynheader">
Collaboration diagram for ProGe::VerilogNetlistWriter:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter__coll__graph.gif" border="0" usemap="#aProGe_1_1VerilogNetlistWriter_coll__map" alt="Collaboration graph"/></div>
<map name="aProGe_1_1VerilogNetlistWriter_coll__map" id="aProGe_1_1VerilogNetlistWriter_coll__map">
<area shape="rect" title=" " alt="" coords="5,788,240,1213"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html" title=" " alt="" coords="44,613,201,739"/>
<area shape="poly" title=" " alt="" coords="125,753,125,788,120,788,120,753"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html" title=" " alt="" coords="37,5,209,551"/>
<area shape="poly" title=" " alt="" coords="125,551,125,597,120,597,120,551"/>
<area shape="poly" title=" " alt="" coords="211,223,221,231,229,243,235,278,232,303,224,321,219,319,227,302,230,278,224,245,217,235,207,227"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ae28184b56d89b22482f5802bf9c8ab65" id="r_ae28184b56d89b22482f5802bf9c8ab65"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#ae28184b56d89b22482f5802bf9c8ab65">VerilogNetlistWriter</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;targetBlock)</td></tr>
<tr class="separator:ae28184b56d89b22482f5802bf9c8ab65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911ba256ad56d25ddda426bbfddc3edf" id="r_a911ba256ad56d25ddda426bbfddc3edf"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a911ba256ad56d25ddda426bbfddc3edf">~VerilogNetlistWriter</a> ()</td></tr>
<tr class="separator:a911ba256ad56d25ddda426bbfddc3edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e5c3c6ca10b5e3df1e143c36398baf" id="r_a58e5c3c6ca10b5e3df1e143c36398baf"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a58e5c3c6ca10b5e3df1e143c36398baf">write</a> (const std::string &amp;dstDirectory)</td></tr>
<tr class="separator:a58e5c3c6ca10b5e3df1e143c36398baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classProGe_1_1NetlistWriter"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classProGe_1_1NetlistWriter')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classProGe_1_1NetlistWriter.html">ProGe::NetlistWriter</a></td></tr>
<tr class="memitem:ad94e8f336e5e52aec670ec3f5a544cfa inherit pub_methods_classProGe_1_1NetlistWriter" id="r_ad94e8f336e5e52aec670ec3f5a544cfa"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1NetlistWriter.html#ad94e8f336e5e52aec670ec3f5a544cfa">NetlistWriter</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;targetBlock)</td></tr>
<tr class="separator:ad94e8f336e5e52aec670ec3f5a544cfa inherit pub_methods_classProGe_1_1NetlistWriter"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6ea270cb6679a29dae99e03f14d06b inherit pub_methods_classProGe_1_1NetlistWriter" id="r_adb6ea270cb6679a29dae99e03f14d06b"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1NetlistWriter.html#adb6ea270cb6679a29dae99e03f14d06b">~NetlistWriter</a> ()</td></tr>
<tr class="separator:adb6ea270cb6679a29dae99e03f14d06b inherit pub_methods_classProGe_1_1NetlistWriter"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a5b0defdaa826c4aa18e1ef8885705fa3" id="r_a5b0defdaa826c4aa18e1ef8885705fa3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a5b0defdaa826c4aa18e1ef8885705fa3">writeGenericDeclaration</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, unsigned int indentationLevel, const std::string &amp;<a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>, std::ostream &amp;stream)</td></tr>
<tr class="separator:a5b0defdaa826c4aa18e1ef8885705fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3cd189d179c13fb8cf5bd27a7ceda58" id="r_aa3cd189d179c13fb8cf5bd27a7ceda58"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#aa3cd189d179c13fb8cf5bd27a7ceda58">writePortDeclaration</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, unsigned int indentationLevel, const std::string &amp;<a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>, std::ostream &amp;stream)</td></tr>
<tr class="separator:aa3cd189d179c13fb8cf5bd27a7ceda58"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-types" name="pri-types"></a>
Private Types</h2></td></tr>
<tr class="memitem:a7e91d331678aaa619a5b1fd4442e00e6" id="r_a7e91d331678aaa619a5b1fd4442e00e6"><td class="memItemLeft" align="right" valign="top">typedef boost::graph_traits&lt; <a class="el" href="classProGe_1_1Netlist.html">Netlist</a> &gt;::vertex_descriptor&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a7e91d331678aaa619a5b1fd4442e00e6">vertex_descriptor</a></td></tr>
<tr class="separator:a7e91d331678aaa619a5b1fd4442e00e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e5f553bc8f83cb9add6530a4d3e068" id="r_ae7e5f553bc8f83cb9add6530a4d3e068"><td class="memItemLeft" align="right" valign="top">typedef boost::graph_traits&lt; <a class="el" href="classProGe_1_1Netlist.html">Netlist</a> &gt;::edge_descriptor&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#ae7e5f553bc8f83cb9add6530a4d3e068">edge_descriptor</a></td></tr>
<tr class="separator:ae7e5f553bc8f83cb9add6530a4d3e068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54db1843a298ca843dee66f4d6c1081a" id="r_a54db1843a298ca843dee66f4d6c1081a"><td class="memItemLeft" align="right" valign="top">typedef boost::graph_traits&lt; <a class="el" href="classProGe_1_1Netlist.html">Netlist</a> &gt;::out_edge_iterator&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a54db1843a298ca843dee66f4d6c1081a">out_edge_iterator</a></td></tr>
<tr class="separator:a54db1843a298ca843dee66f4d6c1081a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-methods" name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:ab2d9cb5cece3f2d300d992de8341b3c1" id="r_ab2d9cb5cece3f2d300d992de8341b3c1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#ab2d9cb5cece3f2d300d992de8341b3c1">writeNetlistParameterPackage</a> (const std::string &amp;dstDirectory) const</td></tr>
<tr class="separator:ab2d9cb5cece3f2d300d992de8341b3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27248520d499eb63070fced55874344" id="r_ae27248520d499eb63070fced55874344"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#ae27248520d499eb63070fced55874344">netlistParameterPkgName</a> () const</td></tr>
<tr class="separator:ae27248520d499eb63070fced55874344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3062160fdfae60f0113cc29224b794" id="r_a7e3062160fdfae60f0113cc29224b794"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a7e3062160fdfae60f0113cc29224b794">writeBlock</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, const std::string &amp;dstDirectory)</td></tr>
<tr class="separator:a7e3062160fdfae60f0113cc29224b794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f1b9809cc47f9f71074b3f69b7014d" id="r_a21f1b9809cc47f9f71074b3f69b7014d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a21f1b9809cc47f9f71074b3f69b7014d">writeSignalDeclarations</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, std::ofstream &amp;stream)</td></tr>
<tr class="separator:a21f1b9809cc47f9f71074b3f69b7014d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac630fea13cf75560975e8f85b86dd794" id="r_ac630fea13cf75560975e8f85b86dd794"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#ac630fea13cf75560975e8f85b86dd794">writeSignalAssignments</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, std::ofstream &amp;stream) const</td></tr>
<tr class="separator:ac630fea13cf75560975e8f85b86dd794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1799f06722b248c8f3d2e2cd5fb3ca5" id="r_ab1799f06722b248c8f3d2e2cd5fb3ca5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#ab1799f06722b248c8f3d2e2cd5fb3ca5">writeComponentDeclarations</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, std::ofstream &amp;stream) const</td></tr>
<tr class="separator:ab1799f06722b248c8f3d2e2cd5fb3ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418e54a157dfddec592102e5d927ec77" id="r_a418e54a157dfddec592102e5d927ec77"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a418e54a157dfddec592102e5d927ec77">writePortMappings</a> (const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;block, std::ofstream &amp;stream) const</td></tr>
<tr class="separator:a418e54a157dfddec592102e5d927ec77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2a6e36e604bc6144bbaafa82bc188b" id="r_a3e2a6e36e604bc6144bbaafa82bc188b"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a> (unsigned int level) const</td></tr>
<tr class="separator:a3e2a6e36e604bc6144bbaafa82bc188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835922e686fdaa2aa88ed77357dfe38e" id="r_a835922e686fdaa2aa88ed77357dfe38e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTCEString.html">TCEString</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a835922e686fdaa2aa88ed77357dfe38e">genericMapStringValue</a> (const <a class="el" href="classTCEString.html">TCEString</a> &amp;generic) const</td></tr>
<tr class="separator:a835922e686fdaa2aa88ed77357dfe38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-static-methods" name="pri-static-methods"></a>
Static Private Member Functions</h2></td></tr>
<tr class="memitem:a9c800d0bd94be7e82100c90473cf9ddf" id="r_a9c800d0bd94be7e82100c90473cf9ddf"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a9c800d0bd94be7e82100c90473cf9ddf">directionString</a> (<a class="el" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">Direction</a> direction)</td></tr>
<tr class="separator:a9c800d0bd94be7e82100c90473cf9ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87fd02a35e6b257ecd4f4c9e02111e6f" id="r_a87fd02a35e6b257ecd4f4c9e02111e6f"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a87fd02a35e6b257ecd4f4c9e02111e6f">generateIndentation</a> (unsigned int level, const std::string &amp;<a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>)</td></tr>
<tr class="separator:a87fd02a35e6b257ecd4f4c9e02111e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9398da5b2a324ad07f5e665165fcaa0" id="r_af9398da5b2a324ad07f5e665165fcaa0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#af9398da5b2a324ad07f5e665165fcaa0">isNumber</a> (const std::string &amp;formula)</td></tr>
<tr class="separator:af9398da5b2a324ad07f5e665165fcaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48aee6580f762d57def4657c0da7411f" id="r_a48aee6580f762d57def4657c0da7411f"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a> (const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;port)</td></tr>
<tr class="separator:a48aee6580f762d57def4657c0da7411f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57babdae13f0efd9b3f3c1371bdccd61" id="r_a57babdae13f0efd9b3f3c1371bdccd61"><td class="memItemLeft" align="right" valign="top">static std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a57babdae13f0efd9b3f3c1371bdccd61">portSignalType</a> (const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;port)</td></tr>
<tr class="separator:a57babdae13f0efd9b3f3c1371bdccd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-attribs" name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a7f1e9464844d2ebf9e3f3f405502930d" id="r_a7f1e9464844d2ebf9e3f3f405502930d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">groundWidth_</a></td></tr>
<tr class="memdesc:a7f1e9464844d2ebf9e3f3f405502930d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Width of the ground signal.  <br /></td></tr>
<tr class="separator:a7f1e9464844d2ebf9e3f3f405502930d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pro_methods_classProGe_1_1NetlistWriter"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classProGe_1_1NetlistWriter')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classProGe_1_1NetlistWriter.html">ProGe::NetlistWriter</a></td></tr>
<tr class="memitem:a37a9a57941b5b77fd171d94c9ed196da inherit pro_methods_classProGe_1_1NetlistWriter" id="r_a37a9a57941b5b77fd171d94c9ed196da"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a> () const</td></tr>
<tr class="separator:a37a9a57941b5b77fd171d94c9ed196da inherit pro_methods_classProGe_1_1NetlistWriter"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Writes Verilog files which implement the given netlist. </p>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8hh_source.html#l00052">52</a> of file <a class="el" href="VerilogNetlistWriter_8hh_source.html">VerilogNetlistWriter.hh</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="ae7e5f553bc8f83cb9add6530a4d3e068" name="ae7e5f553bc8f83cb9add6530a4d3e068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e5f553bc8f83cb9add6530a4d3e068">&#9670;&#160;</a></span>edge_descriptor</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">typedef boost::graph_traits&lt;<a class="el" href="classProGe_1_1Netlist.html">Netlist</a>&gt;::edge_descriptor <a class="el" href="classProGe_1_1VerilogNetlistWriter.html#ae7e5f553bc8f83cb9add6530a4d3e068">ProGe::VerilogNetlistWriter::edge_descriptor</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8hh_source.html#l00074">74</a> of file <a class="el" href="VerilogNetlistWriter_8hh_source.html">VerilogNetlistWriter.hh</a>.</p>

</div>
</div>
<a id="a54db1843a298ca843dee66f4d6c1081a" name="a54db1843a298ca843dee66f4d6c1081a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54db1843a298ca843dee66f4d6c1081a">&#9670;&#160;</a></span>out_edge_iterator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">typedef boost::graph_traits&lt;<a class="el" href="classProGe_1_1Netlist.html">Netlist</a>&gt;::out_edge_iterator <a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a54db1843a298ca843dee66f4d6c1081a">ProGe::VerilogNetlistWriter::out_edge_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8hh_source.html#l00076">76</a> of file <a class="el" href="VerilogNetlistWriter_8hh_source.html">VerilogNetlistWriter.hh</a>.</p>

</div>
</div>
<a id="a7e91d331678aaa619a5b1fd4442e00e6" name="a7e91d331678aaa619a5b1fd4442e00e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e91d331678aaa619a5b1fd4442e00e6">&#9670;&#160;</a></span>vertex_descriptor</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">typedef boost::graph_traits&lt;<a class="el" href="classProGe_1_1Netlist.html">Netlist</a>&gt;::vertex_descriptor <a class="el" href="classProGe_1_1VerilogNetlistWriter.html#a7e91d331678aaa619a5b1fd4442e00e6">ProGe::VerilogNetlistWriter::vertex_descriptor</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8hh_source.html#l00072">72</a> of file <a class="el" href="VerilogNetlistWriter_8hh_source.html">VerilogNetlistWriter.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ae28184b56d89b22482f5802bf9c8ab65" name="ae28184b56d89b22482f5802bf9c8ab65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae28184b56d89b22482f5802bf9c8ab65">&#9670;&#160;</a></span>VerilogNetlistWriter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ProGe::VerilogNetlistWriter::VerilogNetlistWriter </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>targetBlock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Constructor. Records the input netlist for which it can generate Verilog.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">netlist</td><td>The input netlist. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00068">68</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   70</span>    : <a class="code hl_function" href="classProGe_1_1NetlistWriter.html#ad94e8f336e5e52aec670ec3f5a544cfa">NetlistWriter</a>(targetBlock), <a class="code hl_variable" href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">groundWidth_</a>(0) {}</div>
<div class="ttc" id="aclassProGe_1_1NetlistWriter_html_ad94e8f336e5e52aec670ec3f5a544cfa"><div class="ttname"><a href="classProGe_1_1NetlistWriter.html#ad94e8f336e5e52aec670ec3f5a544cfa">ProGe::NetlistWriter::NetlistWriter</a></div><div class="ttdeci">NetlistWriter(const BaseNetlistBlock &amp;targetBlock)</div><div class="ttdef"><b>Definition</b> <a href="NetlistWriter_8cc_source.html#l00046">NetlistWriter.cc:46</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a7f1e9464844d2ebf9e3f3f405502930d"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">ProGe::VerilogNetlistWriter::groundWidth_</a></div><div class="ttdeci">int groundWidth_</div><div class="ttdoc">Width of the ground signal.</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8hh_source.html#l00117">VerilogNetlistWriter.hh:117</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a911ba256ad56d25ddda426bbfddc3edf" name="a911ba256ad56d25ddda426bbfddc3edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a911ba256ad56d25ddda426bbfddc3edf">&#9670;&#160;</a></span>~VerilogNetlistWriter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ProGe::VerilogNetlistWriter::~VerilogNetlistWriter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The destructor. </p>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00075">75</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   75</span>                                            {</div>
<div class="line"><span class="lineno">   76</span>}</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a9c800d0bd94be7e82100c90473cf9ddf" name="a9c800d0bd94be7e82100c90473cf9ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c800d0bd94be7e82100c90473cf9ddf">&#9670;&#160;</a></span>directionString()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VerilogNetlistWriter::directionString </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869f">Direction</a>&#160;</td>
          <td class="paramname"><em>direction</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns the string that means the same direction as the given one in Verilog.</p>
<dl class="section return"><dt>Returns</dt><dd>The direction string. </dd></dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00573">573</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  573</span>                                                         {</div>
<div class="line"><span class="lineno">  574</span>    <span class="keywordflow">switch</span> (direction) {</div>
<div class="line"><span class="lineno">  575</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">IN</a>:</div>
<div class="line"><span class="lineno">  576</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;input&quot;</span>;</div>
<div class="line"><span class="lineno">  577</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">OUT</a>:</div>
<div class="line"><span class="lineno">  578</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;output&quot;</span>;</div>
<div class="line"><span class="lineno">  579</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fafea05218e857a3fd386f902b4919c2c1">BIDIR</a>:</div>
<div class="line"><span class="lineno">  580</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;inout&quot;</span>;</div>
<div class="line"><span class="lineno">  581</span>    }</div>
<div class="line"><span class="lineno">  582</span>    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(<span class="keyword">false</span>);</div>
<div class="line"><span class="lineno">  583</span>    <span class="comment">// dummy return</span></div>
<div class="line"><span class="lineno">  584</span>    <span class="keywordflow">return</span> <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  585</span>}</div>
<div class="ttc" id="aApplication_8hh_html_acdcc5aaebf3f273c1762f24a6ece2e5e"><div class="ttname"><a href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a></div><div class="ttdeci">#define assert(condition)</div><div class="ttdef"><b>Definition</b> <a href="Application_8hh_source.html#l00086">Application.hh:86</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">ProGe::OUT</a></div><div class="ttdeci">@ OUT</div><div class="ttdoc">Output port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00054">ProGeTypes.hh:54</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869faf174efa6f7cd17b699455135884e8834">ProGe::IN</a></div><div class="ttdeci">@ IN</div><div class="ttdoc">Input port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00053">ProGeTypes.hh:53</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a44bf2280564f6ea8b569a1bd57f3869fafea05218e857a3fd386f902b4919c2c1"><div class="ttname"><a href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fafea05218e857a3fd386f902b4919c2c1">ProGe::BIDIR</a></div><div class="ttdeci">@ BIDIR</div><div class="ttdoc">Bidirectional port.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00056">ProGeTypes.hh:55</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Application_8hh_source.html#l00086">assert</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00055">ProGe::BIDIR</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00053">ProGe::IN</a>, and <a class="el" href="ProGeTypes_8hh_source.html#l00054">ProGe::OUT</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00241">writePortDeclaration()</a>.</p>

</div>
</div>
<a id="a87fd02a35e6b257ecd4f4c9e02111e6f" name="a87fd02a35e6b257ecd4f4c9e02111e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87fd02a35e6b257ecd4f4c9e02111e6f">&#9670;&#160;</a></span>generateIndentation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VerilogNetlistWriter::generateIndentation </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>indentationLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>indentation</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Generates an indentation string with the given parameters.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">indentationLevel</td><td>The level of indentation. </td></tr>
    <tr><td class="paramname">indentation</td><td>The string used as indentation (one level). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The indentation of the given level. </dd></dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00623">623</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  625</span>                                  {</div>
<div class="line"><span class="lineno">  626</span> </div>
<div class="line"><span class="lineno">  627</span>    <span class="keywordtype">string</span> generatedInd(<span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><span class="lineno">  628</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i = 0; i &lt; indentationLevel; i++) {</div>
<div class="line"><span class="lineno">  629</span>        generatedInd += <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>;</div>
<div class="line"><span class="lineno">  630</span>    }</div>
<div class="line"><span class="lineno">  631</span>    <span class="keywordflow">return</span> generatedInd;</div>
<div class="line"><span class="lineno">  632</span>}</div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a3e2a6e36e604bc6144bbaafa82bc188b"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">ProGe::VerilogNetlistWriter::indentation</a></div><div class="ttdeci">std::string indentation(unsigned int level) const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00611">VerilogNetlistWriter.cc:611</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00611">indentation()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00203">writeGenericDeclaration()</a>, and <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00241">writePortDeclaration()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_a87fd02a35e6b257ecd4f4c9e02111e6f_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_a87fd02a35e6b257ecd4f4c9e02111e6f_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_a87fd02a35e6b257ecd4f4c9e02111e6f_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_a87fd02a35e6b257ecd4f4c9e02111e6f_cgraph">
<area shape="rect" title=" " alt="" coords="5,22,203,62"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b" title=" " alt="" coords="251,22,448,62"/>
<area shape="poly" title=" " alt="" coords="203,39,237,39,237,45,203,45"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="496,29,639,55"/>
<area shape="poly" title=" " alt="" coords="448,39,482,39,482,45,448,45"/>
<area shape="poly" title=" " alt="" coords="532,31,524,21,528,11,543,5,567,3,597,6,609,15,606,20,595,11,567,8,544,10,532,15,530,20,536,28"/>
</map>
</div>

</div>
</div>
<a id="a835922e686fdaa2aa88ed77357dfe38e" name="a835922e686fdaa2aa88ed77357dfe38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835922e686fdaa2aa88ed77357dfe38e">&#9670;&#160;</a></span>genericMapStringValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTCEString.html">TCEString</a> ProGe::VerilogNetlistWriter::genericMapStringValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classTCEString.html">TCEString</a> &amp;&#160;</td>
          <td class="paramname"><em>generic</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Tries to determine whether the string generic needs quot marks for generic mapping</p>
<p>If string literal contains '.', or "__" it cannot be a valid Verilog label (i.e. another generic), thus it needs quotation marks.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">generic</td><td>String generic value </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Generic mapping string </dd></dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00676">676</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  676</span>                                                                          {</div>
<div class="line"><span class="lineno">  677</span> </div>
<div class="line"><span class="lineno">  678</span>    <span class="keywordflow">if</span> (generic.<a class="code hl_function" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8">startsWith</a>(<span class="stringliteral">&quot;\&quot;&quot;</span>) &amp;&amp; generic.<a class="code hl_function" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598">endsWith</a>(<span class="stringliteral">&quot;\&quot;&quot;</span>)) {</div>
<div class="line"><span class="lineno">  679</span>        <span class="keywordflow">return</span> <span class="keyword">generic</span>;</div>
<div class="line"><span class="lineno">  680</span>    }</div>
<div class="line"><span class="lineno">  681</span>    std::vector&lt;TCEString&gt; unallowed;</div>
<div class="line"><span class="lineno">  682</span>    unallowed.push_back(<span class="stringliteral">&quot;.&quot;</span>);</div>
<div class="line"><span class="lineno">  683</span>    unallowed.push_back(<span class="stringliteral">&quot;__&quot;</span>);</div>
<div class="line"><span class="lineno">  684</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i = 0; i &lt; unallowed.size(); i++) {</div>
<div class="line"><span class="lineno">  685</span>        <span class="keywordflow">if</span> (generic.find(unallowed.at(i)) != TCEString::npos) {</div>
<div class="line"><span class="lineno">  686</span>            <a class="code hl_class" href="classTCEString.html">TCEString</a> quoted;</div>
<div class="line"><span class="lineno">  687</span>            quoted &lt;&lt; <span class="stringliteral">&quot;\&quot;&quot;</span> &lt;&lt; <span class="keyword">generic</span> &lt;&lt; <span class="stringliteral">&quot;\&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  688</span>            <span class="keywordflow">return</span> quoted;</div>
<div class="line"><span class="lineno">  689</span>        }</div>
<div class="line"><span class="lineno">  690</span>    }</div>
<div class="line"><span class="lineno">  691</span>    <span class="keywordflow">return</span> <span class="keyword">generic</span>;</div>
<div class="line"><span class="lineno">  692</span>}</div>
<div class="ttc" id="aclassTCEString_html"><div class="ttname"><a href="classTCEString.html">TCEString</a></div><div class="ttdef"><b>Definition</b> <a href="TCEString_8hh_source.html#l00053">TCEString.hh:53</a></div></div>
<div class="ttc" id="aclassTCEString_html_a433f407fac231cd68ffc89c520cebca8"><div class="ttname"><a href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8">TCEString::startsWith</a></div><div class="ttdeci">bool startsWith(const std::string &amp;str) const</div></div>
<div class="ttc" id="aclassTCEString_html_a78ff153f46a41bc14db5e07457898598"><div class="ttname"><a href="classTCEString.html#a78ff153f46a41bc14db5e07457898598">TCEString::endsWith</a></div><div class="ttdeci">bool endsWith(const std::string &amp;str) const</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598">TCEString::endsWith()</a>, and <a class="el" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8">TCEString::startsWith()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00488">writePortMappings()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_a835922e686fdaa2aa88ed77357dfe38e_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_a835922e686fdaa2aa88ed77357dfe38e_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_a835922e686fdaa2aa88ed77357dfe38e_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_a835922e686fdaa2aa88ed77357dfe38e_cgraph">
<area shape="rect" title=" " alt="" coords="5,23,203,63"/>
<area shape="rect" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598" title=" " alt="" coords="253,5,407,31"/>
<area shape="poly" title=" " alt="" coords="203,30,240,25,240,31,204,35"/>
<area shape="rect" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8" title=" " alt="" coords="251,55,409,80"/>
<area shape="poly" title=" " alt="" coords="204,51,237,55,237,60,203,57"/>
</map>
</div>

</div>
</div>
<a id="a3e2a6e36e604bc6144bbaafa82bc188b" name="a3e2a6e36e604bc6144bbaafa82bc188b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e2a6e36e604bc6144bbaafa82bc188b">&#9670;&#160;</a></span>indentation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VerilogNetlistWriter::indentation </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>level</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns a string which makes indetation of the given level.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">level</td><td>The indentation level. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00611">611</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  611</span>                                                          {</div>
<div class="line"><span class="lineno">  612</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198">StringTools::indent</a>(level);</div>
<div class="line"><span class="lineno">  613</span>}</div>
<div class="ttc" id="aclassStringTools_html_a9f28a066b5e6fedaa2c1eed6efc51198"><div class="ttname"><a href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198">StringTools::indent</a></div><div class="ttdeci">static std::string indent(int level)</div><div class="ttdef"><b>Definition</b> <a href="StringTools_8cc_source.html#l00319">StringTools.cc:319</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="StringTools_8cc_source.html#l00319">StringTools::indent()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00623">generateIndentation()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00139">writeBlock()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00203">writeGenericDeclaration()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00241">writePortDeclaration()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00488">writePortMappings()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00350">writeSignalAssignments()</a>, and <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00286">writeSignalDeclarations()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_a3e2a6e36e604bc6144bbaafa82bc188b_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_a3e2a6e36e604bc6144bbaafa82bc188b_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_a3e2a6e36e604bc6144bbaafa82bc188b_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_a3e2a6e36e604bc6144bbaafa82bc188b_cgraph">
<area shape="rect" title=" " alt="" coords="5,22,203,62"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="251,29,393,55"/>
<area shape="poly" title=" " alt="" coords="203,39,237,39,237,45,203,45"/>
<area shape="poly" title=" " alt="" coords="287,31,279,21,283,11,298,5,322,3,352,6,364,15,361,20,350,11,322,8,299,10,287,15,284,20,291,28"/>
</map>
</div>

</div>
</div>
<a id="af9398da5b2a324ad07f5e665165fcaa0" name="af9398da5b2a324ad07f5e665165fcaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9398da5b2a324ad07f5e665165fcaa0">&#9670;&#160;</a></span>isNumber()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ProGe::VerilogNetlistWriter::isNumber </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>formula</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Tells whether the given string is a non-negative integer number.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">formula</td><td>The string. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>True if the given string is a non-negative integer number. </dd></dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00594">594</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  594</span>                                                       {</div>
<div class="line"><span class="lineno">  595</span>    <span class="keywordtype">int</span> length = formula.length();</div>
<div class="line"><span class="lineno">  596</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; length; i++) {</div>
<div class="line"><span class="lineno">  597</span>        <span class="keywordflow">if</span> (!isdigit(formula[i])) {</div>
<div class="line"><span class="lineno">  598</span>            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  599</span>        }</div>
<div class="line"><span class="lineno">  600</span>    }</div>
<div class="line"><span class="lineno">  601</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  602</span>}</div>
</div><!-- fragment -->
<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00659">portSignalType()</a>, and <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00241">writePortDeclaration()</a>.</p>

</div>
</div>
<a id="ae27248520d499eb63070fced55874344" name="ae27248520d499eb63070fced55874344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae27248520d499eb63070fced55874344">&#9670;&#160;</a></span>netlistParameterPkgName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VerilogNetlistWriter::netlistParameterPkgName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns the name of the netlist parameter package(include file).</p>
<dl class="section return"><dt>Returns</dt><dd>The name. </dd></dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00126">126</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  126</span>                                                    {</div>
<div class="line"><span class="lineno">  127</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a>().<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92">moduleName</a>() + <span class="stringliteral">&quot;_params&quot;</span>;</div>
<div class="line"><span class="lineno">  128</span>}</div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_a9d0bed1868419a14e4a53f1a9af54e92"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92">ProGe::BaseNetlistBlock::moduleName</a></div><div class="ttdeci">const std::string &amp; moduleName() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00140">BaseNetlistBlock.cc:140</a></div></div>
<div class="ttc" id="aclassProGe_1_1NetlistWriter_html_a37a9a57941b5b77fd171d94c9ed196da"><div class="ttname"><a href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">ProGe::NetlistWriter::targetNetlistBlock</a></div><div class="ttdeci">const BaseNetlistBlock &amp; targetNetlistBlock() const</div><div class="ttdef"><b>Definition</b> <a href="NetlistWriter_8cc_source.html#l00064">NetlistWriter.cc:64</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="BaseNetlistBlock_8cc_source.html#l00140">ProGe::BaseNetlistBlock::moduleName()</a>, and <a class="el" href="NetlistWriter_8cc_source.html#l00064">ProGe::NetlistWriter::targetNetlistBlock()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00139">writeBlock()</a>, and <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00104">writeNetlistParameterPackage()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_ae27248520d499eb63070fced55874344_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_ae27248520d499eb63070fced55874344_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_ae27248520d499eb63070fced55874344_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_ae27248520d499eb63070fced55874344_cgraph">
<area shape="rect" title=" " alt="" coords="5,37,207,77"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="255,5,435,45"/>
<area shape="poly" title=" " alt="" coords="206,41,241,37,242,42,207,46"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da" title=" " alt="" coords="269,69,421,109"/>
<area shape="poly" title=" " alt="" coords="207,68,255,75,255,80,206,73"/>
</map>
</div>

</div>
</div>
<a id="a48aee6580f762d57def4657c0da7411f" name="a48aee6580f762d57def4657c0da7411f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48aee6580f762d57def4657c0da7411f">&#9670;&#160;</a></span>portSignalName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VerilogNetlistWriter::portSignalName </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;&#160;</td>
          <td class="paramname"><em>port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns the name of the signal mapped to the given port.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">port</td><td>The port. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00641">641</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  641</span>                                                            {</div>
<div class="line"><span class="lineno">  642</span>    <span class="keyword">const</span> BaseNetlistBlock* parentBlock = &amp;port.parentBlock();</div>
<div class="line"><span class="lineno">  643</span>    <span class="keywordflow">if</span> (port.hasStaticValue()) {</div>
<div class="line"><span class="lineno">  644</span>        <span class="keywordflow">return</span> <span class="stringliteral">&quot;{&quot;</span> + <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(port.realWidth()) + <span class="stringliteral">&quot;{&quot;</span> +</div>
<div class="line"><span class="lineno">  645</span>               ((port.staticValue().is(<a class="code hl_enumvalue" href="classProGe_1_1StaticSignal.html#ad712d3158ca5a5c9c641d7763b1b8568a95c4949830de4445f35226f2deb4fa2e">StaticSignal::VCC</a>)) ? <span class="stringliteral">&quot;1&#39;b1&quot;</span></div>
<div class="line"><span class="lineno">  646</span>                                                           : <span class="stringliteral">&quot;1&#39;b0&quot;</span>) +</div>
<div class="line"><span class="lineno">  647</span>               <span class="stringliteral">&quot;}}&quot;</span>;</div>
<div class="line"><span class="lineno">  648</span>    }</div>
<div class="line"><span class="lineno">  649</span>    <span class="keywordflow">return</span> parentBlock-&gt;instanceName() + <span class="stringliteral">&quot;_&quot;</span> + port.name() +<span class="stringliteral">&quot;_wire&quot;</span>;</div>
<div class="line"><span class="lineno">  650</span>}</div>
<div class="ttc" id="aclassConversion_html_a92a58c79ba77b64a02df8d0755e86e1b"><div class="ttname"><a href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a></div><div class="ttdeci">static std::string toString(const T &amp;source)</div></div>
<div class="ttc" id="aclassProGe_1_1StaticSignal_html_ad712d3158ca5a5c9c641d7763b1b8568a95c4949830de4445f35226f2deb4fa2e"><div class="ttname"><a href="classProGe_1_1StaticSignal.html#ad712d3158ca5a5c9c641d7763b1b8568a95c4949830de4445f35226f2deb4fa2e">ProGe::StaticSignal::VCC</a></div><div class="ttdeci">@ VCC</div><div class="ttdoc">All port signals set to high.</div><div class="ttdef"><b>Definition</b> <a href="NetlistPort_8hh_source.html#l00051">NetlistPort.hh:51</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="NetlistPort_8cc_source.html#l00423">ProGe::NetlistPort::hasStaticValue()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00135">ProGe::BaseNetlistBlock::instanceName()</a>, <a class="el" href="NetlistPort_8hh_source.html#l00057">ProGe::StaticSignal::is()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00283">ProGe::NetlistPort::name()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00400">ProGe::NetlistPort::parentBlock()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00348">ProGe::NetlistPort::realWidth()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00429">ProGe::NetlistPort::staticValue()</a>, <a class="el" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString()</a>, and <a class="el" href="NetlistPort_8hh_source.html#l00051">ProGe::StaticSignal::VCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00488">writePortMappings()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00350">writeSignalAssignments()</a>, and <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00286">writeSignalDeclarations()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_a48aee6580f762d57def4657c0da7411f_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_a48aee6580f762d57def4657c0da7411f_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_a48aee6580f762d57def4657c0da7411f_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_a48aee6580f762d57def4657c0da7411f_cgraph">
<area shape="rect" title=" " alt="" coords="5,207,203,247"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae" title=" " alt="" coords="271,5,410,45"/>
<area shape="poly" title=" " alt="" coords="115,205,168,133,206,91,249,55,258,50,261,54,252,59,209,95,172,136,120,208"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="251,69,431,109"/>
<area shape="poly" title=" " alt="" coords="127,204,181,162,249,119,263,112,265,117,252,124,184,167,130,209"/>
<area shape="rect" href="classProGe_1_1StaticSignal.html#a771306ecbda19e7a35602b6c825ca28a" title=" " alt="" coords="258,134,423,159"/>
<area shape="poly" title=" " alt="" coords="164,204,289,161,290,166,165,209"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="486,207,625,247"/>
<area shape="poly" title=" " alt="" coords="203,221,251,220,431,220,472,221,472,226,431,225,251,225,203,226"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="271,235,410,275"/>
<area shape="poly" title=" " alt="" coords="203,236,258,242,258,248,203,241"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89" title=" " alt="" coords="271,299,410,339"/>
<area shape="poly" title=" " alt="" coords="154,244,252,284,270,291,268,296,250,289,152,249"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#ae7d46d816c1ea9fc6e5e9b36b205ac56" title=" " alt="" coords="271,363,410,403"/>
<area shape="poly" title=" " alt="" coords="126,245,180,296,215,324,252,348,264,355,261,359,249,353,212,328,177,300,122,249"/>
<area shape="rect" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b" title=" " alt="" coords="263,427,418,453"/>
<area shape="poly" title=" " alt="" coords="118,246,138,282,168,327,206,373,252,412,265,420,262,424,249,417,203,377,164,330,134,285,113,248"/>
<area shape="poly" title=" " alt="" coords="400,296,430,284,502,251,504,256,432,289,402,301"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a30f263f1d6ed0a331fd58f9ab1d344d1" title=" " alt="" coords="479,299,632,339"/>
<area shape="poly" title=" " alt="" coords="410,316,465,316,465,321,410,321"/>
</map>
</div>

</div>
</div>
<a id="a57babdae13f0efd9b3f3c1371bdccd61" name="a57babdae13f0efd9b3f3c1371bdccd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57babdae13f0efd9b3f3c1371bdccd61">&#9670;&#160;</a></span>portSignalType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ProGe::VerilogNetlistWriter::portSignalType </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1NetlistPort.html">NetlistPort</a> &amp;&#160;</td>
          <td class="paramname"><em>port</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Returns the type of the signal mapped to the given port.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">port</td><td>The port. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00659">659</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  659</span>                                                            {</div>
<div class="line"><span class="lineno">  660</span>    <span class="keywordflow">if</span> (port.dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  661</span>        <span class="keywordflow">return</span> <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  662</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  663</span>        <span class="keywordflow">if</span> (port.realWidthAvailable()) {</div>
<div class="line"><span class="lineno">  664</span>            <span class="keywordtype">int</span> width = port.realWidth();</div>
<div class="line"><span class="lineno">  665</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;[&quot;</span> + <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(width?width-1:0) + <span class="stringliteral">&quot;:0]&quot;</span>;</div>
<div class="line"><span class="lineno">  666</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#af9398da5b2a324ad07f5e665165fcaa0">isNumber</a>(port.widthFormula()) &amp;&amp; </div>
<div class="line"><span class="lineno">  667</span>                   (<a class="code hl_function" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt</a>(port.widthFormula()) == 0)) {</div>
<div class="line"><span class="lineno">  668</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;[0:0]&quot;</span>;</div>
<div class="line"><span class="lineno">  669</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  670</span>            <span class="keywordflow">return</span> <span class="stringliteral">&quot;[&quot;</span> + port.widthFormula()+<span class="stringliteral">&quot;-1: 0]&quot;</span>;</div>
<div class="line"><span class="lineno">  671</span>        }</div>
<div class="line"><span class="lineno">  672</span>    }</div>
<div class="line"><span class="lineno">  673</span>}</div>
<div class="ttc" id="aclassConversion_html_abf1297268762096c8e6ac6b0f666c748"><div class="ttname"><a href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt</a></div><div class="ttdeci">static int toInt(const T &amp;source)</div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_af9398da5b2a324ad07f5e665165fcaa0"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#af9398da5b2a324ad07f5e665165fcaa0">ProGe::VerilogNetlistWriter::isNumber</a></div><div class="ttdeci">static bool isNumber(const std::string &amp;formula)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00594">VerilogNetlistWriter.cc:594</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4"><div class="ttname"><a href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">ProGe::BIT</a></div><div class="ttdeci">@ BIT</div><div class="ttdoc">One bit.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00047">ProGeTypes.hh:47</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00594">isNumber()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00348">ProGe::NetlistPort::realWidth()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00334">ProGe::NetlistPort::realWidthAvailable()</a>, <a class="el" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt()</a>, <a class="el" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString()</a>, and <a class="el" href="NetlistPort_8cc_source.html#l00316">ProGe::NetlistPort::widthFormula()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00286">writeSignalDeclarations()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_a57babdae13f0efd9b3f3c1371bdccd61_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_a57babdae13f0efd9b3f3c1371bdccd61_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_a57babdae13f0efd9b3f3c1371bdccd61_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_a57babdae13f0efd9b3f3c1371bdccd61_cgraph">
<area shape="rect" title=" " alt="" coords="5,191,203,231"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="280,5,419,45"/>
<area shape="poly" title=" " alt="" coords="117,189,170,123,208,87,249,55,266,46,268,51,252,60,211,91,174,127,122,192"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#af9398da5b2a324ad07f5e665165fcaa0" title=" " alt="" coords="251,69,448,109"/>
<area shape="poly" title=" " alt="" coords="132,188,186,154,250,119,266,112,269,117,252,124,188,158,135,193"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89" title=" " alt="" coords="280,133,419,173"/>
<area shape="poly" title=" " alt="" coords="190,188,266,170,268,175,191,193"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a30f263f1d6ed0a331fd58f9ab1d344d1" title=" " alt="" coords="496,191,649,231"/>
<area shape="poly" title=" " alt="" coords="203,208,482,208,482,213,203,213"/>
<area shape="rect" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748" title=" " alt="" coords="283,249,416,274"/>
<area shape="poly" title=" " alt="" coords="202,228,275,243,274,249,201,233"/>
<area shape="rect" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b" title=" " alt="" coords="272,298,427,323"/>
<area shape="poly" title=" " alt="" coords="140,229,191,257,252,284,274,292,273,297,250,289,189,262,137,233"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="280,348,419,388"/>
<area shape="poly" title=" " alt="" coords="125,229,179,281,214,309,252,334,268,342,266,347,249,338,211,313,176,285,122,233"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="503,127,642,167"/>
<area shape="poly" title=" " alt="" coords="419,149,490,146,490,152,419,154"/>
<area shape="poly" title=" " alt="" coords="419,168,483,185,482,190,418,174"/>
</map>
</div>

</div>
</div>
<a id="a58e5c3c6ca10b5e3df1e143c36398baf" name="a58e5c3c6ca10b5e3df1e143c36398baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e5c3c6ca10b5e3df1e143c36398baf">&#9670;&#160;</a></span>write()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VerilogNetlistWriter::write </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>dstDirectory</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Generates the Verilog files and writes them to the given directory.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dstDirectory</td><td>The destination directory. </td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classIOException.html">IOException</a></td><td>If an IO error occurs. </td></tr>
    <tr><td class="paramname"><a class="el" href="classInvalidData.html">InvalidData</a></td><td>If the netlist is invalid. </td></tr>
  </table>
  </dd>
</dl>

<p>Implements <a class="el" href="classProGe_1_1NetlistWriter.html#ac071b749e5510b4eddcb8d8baec55420">ProGe::NetlistWriter</a>.</p>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00086">86</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   86</span>                                                         {</div>
<div class="line"><span class="lineno">   87</span>    <span class="keyword">const</span> BaseNetlistBlock&amp; block = this-&gt;<a class="code hl_function" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a>();</div>
<div class="line"><span class="lineno">   88</span>    <span class="keywordflow">if</span> (block.netlist().isEmpty()) {</div>
<div class="line"><span class="lineno">   89</span>        <span class="keywordtype">string</span> errorMsg = <span class="stringliteral">&quot;Empty input netlist block.&quot;</span>;</div>
<div class="line"><span class="lineno">   90</span>        <span class="keywordflow">throw</span> <a class="code hl_class" href="classInvalidData.html">InvalidData</a>(__FILE__, __LINE__, <a class="code hl_define" href="Application_8hh.html#a7d6e1cf1a8d53f38471e9e9db3faf740">__func__</a>, errorMsg);</div>
<div class="line"><span class="lineno">   91</span>    }</div>
<div class="line"><span class="lineno">   92</span> </div>
<div class="line"><span class="lineno">   93</span>    <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#ab2d9cb5cece3f2d300d992de8341b3c1">writeNetlistParameterPackage</a>(dstDirectory);</div>
<div class="line"><span class="lineno">   94</span>    <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a7e3062160fdfae60f0113cc29224b794">writeBlock</a>(block, dstDirectory);</div>
<div class="line"><span class="lineno">   95</span>}</div>
<div class="ttc" id="aApplication_8hh_html_a7d6e1cf1a8d53f38471e9e9db3faf740"><div class="ttname"><a href="Application_8hh.html#a7d6e1cf1a8d53f38471e9e9db3faf740">__func__</a></div><div class="ttdeci">#define __func__</div><div class="ttdef"><b>Definition</b> <a href="Application_8hh_source.html#l00067">Application.hh:67</a></div></div>
<div class="ttc" id="aclassInvalidData_html"><div class="ttname"><a href="classInvalidData.html">InvalidData</a></div><div class="ttdef"><b>Definition</b> <a href="Exception_8hh_source.html#l00149">Exception.hh:149</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a7e3062160fdfae60f0113cc29224b794"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a7e3062160fdfae60f0113cc29224b794">ProGe::VerilogNetlistWriter::writeBlock</a></div><div class="ttdeci">void writeBlock(const BaseNetlistBlock &amp;block, const std::string &amp;dstDirectory)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00139">VerilogNetlistWriter.cc:139</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_ab2d9cb5cece3f2d300d992de8341b3c1"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#ab2d9cb5cece3f2d300d992de8341b3c1">ProGe::VerilogNetlistWriter::writeNetlistParameterPackage</a></div><div class="ttdeci">void writeNetlistParameterPackage(const std::string &amp;dstDirectory) const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00104">VerilogNetlistWriter.cc:104</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Application_8hh_source.html#l00067">__func__</a>, <a class="el" href="Netlist_8cc_source.html#l00288">ProGe::Netlist::isEmpty()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="NetlistWriter_8cc_source.html#l00064">ProGe::NetlistWriter::targetNetlistBlock()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00139">writeBlock()</a>, and <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00104">writeNetlistParameterPackage()</a>.</p>

<p class="reference">Referenced by <a class="el" href="BaseNetlistBlock_8cc_source.html#l00625">ProGe::BaseNetlistBlock::writeSelf()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_a58e5c3c6ca10b5e3df1e143c36398baf_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_a58e5c3c6ca10b5e3df1e143c36398baf_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_a58e5c3c6ca10b5e3df1e143c36398baf_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_a58e5c3c6ca10b5e3df1e143c36398baf_cgraph">
<area shape="rect" title=" " alt="" coords="5,643,203,683"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a08a0322943f87d6bfa1364b7a17609d0" title=" " alt="" coords="277,408,451,433"/>
<area shape="poly" title=" " alt="" coords="110,641,129,599,158,545,198,490,222,465,249,443,263,435,266,440,252,448,226,469,202,493,163,548,134,602,115,643"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="783,522,963,562"/>
<area shape="poly" title=" " alt="" coords="203,672,312,679,445,679,515,675,587,667,658,654,726,635,757,622,787,605,838,568,841,573,790,610,760,627,728,640,659,659,588,672,516,680,445,685,312,685,203,677"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da" title=" " alt="" coords="797,1176,949,1216"/>
<area shape="poly" title=" " alt="" coords="112,683,127,744,155,830,197,925,223,972,253,1015,315,1089,371,1141,401,1161,436,1179,526,1212,592,1226,660,1229,725,1225,783,1216,784,1221,726,1230,660,1235,591,1232,525,1218,434,1183,399,1165,368,1145,311,1093,249,1018,218,975,192,928,150,832,122,745,107,684"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a7e3062160fdfae60f0113cc29224b794" title=" " alt="" coords="265,458,463,498"/>
<area shape="poly" title=" " alt="" coords="132,641,322,504,325,508,135,645"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#ab2d9cb5cece3f2d300d992de8341b3c1" title=" " alt="" coords="251,964,477,1004"/>
<area shape="poly" title=" " alt="" coords="124,681,340,952,336,955,119,685"/>
<area shape="poly" title=" " alt="" coords="430,455,493,441,568,430,648,429,689,434,727,443,760,456,791,473,842,511,839,515,788,478,758,461,726,448,688,439,648,435,568,436,494,446,431,460"/>
<area shape="rect" href="classFileSystem.html#af6e175692421a002b32214768a93492a" title=" " alt="" coords="793,38,954,64"/>
<area shape="poly" title=" " alt="" coords="461,456,475,444,493,419,504,394,510,369,512,344,505,293,492,243,480,192,476,143,479,119,488,95,502,72,524,49,558,26,596,11,637,4,680,3,760,14,827,31,825,37,759,19,679,8,638,10,598,16,560,30,527,53,506,75,492,97,484,120,481,143,485,191,497,241,511,292,517,344,516,370,509,396,498,422,479,447,465,460"/>
<area shape="rect" href="classFileSystem.html#ae90352cf49f4b75a75bcd0be6ec72608" title=" " alt="" coords="528,64,724,89"/>
<area shape="poly" title=" " alt="" coords="461,456,475,444,491,423,501,402,510,361,508,320,499,278,491,236,488,194,497,151,508,129,523,107,538,93,542,98,527,110,512,131,502,152,493,194,496,235,505,277,513,319,516,361,506,404,495,426,479,447,464,460"/>
<area shape="rect" href="classFileSystem.html#ad89981c8c23f737ea676e6a6683ce681" title=" " alt="" coords="779,101,967,126"/>
<area shape="poly" title=" " alt="" coords="461,456,475,444,497,410,505,375,503,340,497,306,490,270,489,235,499,200,523,166,540,155,564,145,624,130,695,120,765,115,766,120,695,125,625,135,565,150,543,159,527,170,504,203,495,236,496,270,502,305,508,340,510,376,502,412,479,447,465,460"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b" title=" " alt="" coords="775,311,972,351"/>
<area shape="poly" title=" " alt="" coords="461,456,475,444,495,414,502,383,500,352,495,321,490,289,490,259,500,229,524,201,549,183,573,172,597,167,621,167,670,179,728,201,765,220,799,245,850,298,846,302,795,249,762,224,726,205,669,184,620,172,598,172,575,177,552,188,527,205,504,231,495,259,495,289,500,320,505,351,507,384,500,416,479,447,465,460"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="783,859,963,899"/>
<area shape="poly" title=" " alt="" coords="372,497,386,558,415,641,436,685,461,728,491,767,527,801,554,819,583,835,646,857,710,870,770,877,769,882,709,876,645,862,581,840,551,824,524,805,487,771,457,731,431,687,410,643,381,559,366,499"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#ae27248520d499eb63070fced55874344" title=" " alt="" coords="525,1018,727,1058"/>
<area shape="poly" title=" " alt="" coords="368,497,374,586,382,649,396,719,416,793,444,866,480,936,527,997,540,1008,537,1012,523,1001,476,938,439,868,411,794,391,720,377,650,369,587,363,498"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a392aeeaebc4093282260c6c429170ff6" title=" " alt="" coords="536,522,716,562"/>
<area shape="poly" title=" " alt="" coords="447,495,531,516,530,521,446,500"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a24769a5e44c76bf80d123807690d4ccd" title=" " alt="" coords="536,586,716,626"/>
<area shape="poly" title=" " alt="" coords="396,496,455,533,526,571,544,578,542,583,524,576,452,538,393,500"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a38d2bb6ad10cca8bc5b7bb8914ea32a9" title=" " alt="" coords="779,1075,967,1115"/>
<area shape="poly" title=" " alt="" coords="371,497,386,566,416,665,436,720,462,776,492,829,527,877,829,1065,826,1070,524,881,487,832,457,778,431,722,411,667,381,567,366,498"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a5b0defdaa826c4aa18e1ef8885705fa3" title=" " alt="" coords="527,458,725,498"/>
<area shape="poly" title=" " alt="" coords="463,475,514,475,514,480,463,480"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#aa3cd189d179c13fb8cf5bd27a7ceda58" title=" " alt="" coords="527,215,725,255"/>
<area shape="poly" title=" " alt="" coords="460,456,475,444,491,422,499,401,499,357,499,311,507,288,523,265,527,261,531,265,527,269,512,291,505,312,504,357,504,402,496,425,479,448,464,460"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a418e54a157dfddec592102e5d927ec77" title=" " alt="" coords="527,751,725,791"/>
<area shape="poly" title=" " alt="" coords="385,496,600,739,596,742,381,500"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#ac630fea13cf75560975e8f85b86dd794" title=" " alt="" coords="527,279,725,319"/>
<area shape="poly" title=" " alt="" coords="459,455,476,444,487,430,494,417,499,388,504,359,511,344,523,329,529,325,532,329,527,333,516,347,509,360,504,389,499,418,492,433,479,448,462,460"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a21f1b9809cc47f9f71074b3f69b7014d" title=" " alt="" coords="527,343,725,383"/>
<area shape="poly" title=" " alt="" coords="450,455,476,443,490,433,500,422,509,411,524,399,549,386,551,391,527,404,513,415,504,426,494,437,479,448,453,460"/>
<area shape="poly" title=" " alt="" coords="724,64,779,58,779,63,724,69"/>
<area shape="poly" title=" " alt="" coords="711,86,776,96,775,102,710,92"/>
<area shape="poly" title=" " alt="" coords="660,1056,831,1166,828,1171,657,1060"/>
<area shape="poly" title=" " alt="" coords="657,1015,828,905,831,909,660,1020"/>
<area shape="poly" title=" " alt="" coords="659,455,826,356,828,360,662,460"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="783,758,964,784"/>
<area shape="poly" title=" " alt="" coords="710,496,728,508,763,551,801,617,863,744,858,746,797,619,759,554,725,512,707,500"/>
<area shape="poly" title=" " alt="" coords="694,253,728,265,818,303,816,308,726,269,692,258"/>
<area shape="poly" title=" " alt="" coords="693,749,725,730,766,693,802,651,853,572,857,575,806,654,770,697,728,734,695,753"/>
<area shape="poly" title=" " alt="" coords="643,749,683,700,724,636,740,602,750,574,758,545,772,509,813,429,850,362,855,365,817,431,777,511,763,546,755,575,745,604,729,639,687,703,647,753"/>
<area shape="poly" title=" " alt="" coords="665,789,776,843,798,852,796,857,774,848,662,794"/>
<area shape="poly" title=" " alt="" coords="725,768,769,768,769,774,725,774"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="783,808,963,833"/>
<area shape="poly" title=" " alt="" coords="725,788,796,802,795,808,724,793"/>
<area shape="poly" title=" " alt="" coords="708,317,728,329,773,371,810,419,840,467,860,508,856,510,835,470,806,422,769,374,725,333,705,321"/>
<area shape="poly" title=" " alt="" coords="725,309,761,314,761,319,724,314"/>
<area shape="poly" title=" " alt="" coords="691,381,728,399,763,425,796,454,849,509,845,513,793,458,760,429,725,404,689,385"/>
<area shape="poly" title=" " alt="" coords="724,348,761,343,761,348,725,353"/>
<area shape="poly" title=" " alt="" coords="370,963,390,917,423,856,467,792,494,762,524,737,551,720,576,711,624,704,671,700,697,693,725,679,761,655,794,626,846,571,850,574,798,630,764,659,728,684,699,698,672,705,624,710,578,716,553,725,527,741,498,766,471,795,427,858,395,919,375,965"/>
<area shape="poly" title=" " alt="" coords="378,1003,400,1041,433,1087,475,1133,500,1153,526,1169,590,1192,657,1204,724,1208,783,1205,784,1211,724,1213,657,1209,589,1197,524,1173,497,1157,472,1137,429,1091,395,1044,373,1006"/>
<area shape="poly" title=" " alt="" coords="463,1002,514,1012,513,1017,462,1007"/>
<area shape="poly" title=" " alt="" coords="396,1002,454,1037,490,1054,526,1067,587,1081,649,1090,766,1096,766,1101,649,1095,586,1086,525,1072,488,1059,452,1042,393,1007"/>
<area shape="poly" title=" " alt="" coords="389,962,449,918,524,874,592,844,647,827,774,794,807,785,808,790,775,799,648,832,594,849,527,879,452,923,392,966"/>
<area shape="poly" title=" " alt="" coords="421,962,579,907,774,844,809,834,811,839,775,850,581,912,423,967"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a5cf266b385667c578ba0b9cd17295113" title=" " alt="" coords="532,1133,720,1158"/>
<area shape="poly" title=" " alt="" coords="387,1003,447,1056,485,1086,527,1111,561,1126,559,1131,524,1116,482,1090,443,1060,383,1007"/>
<area shape="poly" title=" " alt="" coords="689,1130,766,1114,767,1120,690,1135"/>
</map>
</div>

</div>
</div>
<a id="a7e3062160fdfae60f0113cc29224b794" name="a7e3062160fdfae60f0113cc29224b794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e3062160fdfae60f0113cc29224b794">&#9670;&#160;</a></span>writeBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VerilogNetlistWriter::writeBlock </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>dstDirectory</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the given block of the netlist to the given destination directory.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The netlist block. </td></tr>
    <tr><td class="paramname">dstDirectory</td><td>The destination directory. </td></tr>
  </table>
  </dd>
</dl>
<dl class="exception"><dt>Exceptions</dt><dd>
  <table class="exception">
    <tr><td class="paramname"><a class="el" href="classIOException.html">IOException</a></td><td>If the file cannot be created. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00139">139</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  140</span>                                                                  {</div>
<div class="line"><span class="lineno">  141</span>    <span class="keywordtype">string</span> fileName = dstDirectory + <a class="code hl_variable" href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a> +</div>
<div class="line"><span class="lineno">  142</span>        block.moduleName() + <span class="stringliteral">&quot;.v&quot;</span>;</div>
<div class="line"><span class="lineno">  143</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classFileSystem.html#ae90352cf49f4b75a75bcd0be6ec72608">FileSystem::fileIsCreatable</a>(fileName) &amp;&amp; </div>
<div class="line"><span class="lineno">  144</span>        !(<a class="code hl_function" href="classFileSystem.html#af6e175692421a002b32214768a93492a">FileSystem::fileExists</a>(fileName) &amp;&amp; </div>
<div class="line"><span class="lineno">  145</span>          <a class="code hl_function" href="classFileSystem.html#ad89981c8c23f737ea676e6a6683ce681">FileSystem::fileIsWritable</a>(fileName))) {</div>
<div class="line"><span class="lineno">  146</span> </div>
<div class="line"><span class="lineno">  147</span>        <span class="keywordtype">string</span> errorMsg = <span class="stringliteral">&quot;Unable to create file: &quot;</span> + fileName;</div>
<div class="line"><span class="lineno">  148</span>        <span class="keywordflow">throw</span> <a class="code hl_class" href="classIOException.html">IOException</a>(__FILE__, __LINE__, <a class="code hl_define" href="Application_8hh.html#a7d6e1cf1a8d53f38471e9e9db3faf740">__func__</a>, errorMsg);</div>
<div class="line"><span class="lineno">  149</span>    }</div>
<div class="line"><span class="lineno">  150</span> </div>
<div class="line"><span class="lineno">  151</span>    <span class="keyword">const</span> <span class="keywordtype">string</span> entityName = block.moduleName();</div>
<div class="line"><span class="lineno">  152</span> </div>
<div class="line"><span class="lineno">  153</span>    ofstream outFile;</div>
<div class="line"><span class="lineno">  154</span>    outFile.open(fileName.c_str(), ofstream::out);</div>
<div class="line"><span class="lineno">  155</span> </div>
<div class="line"><span class="lineno">  156</span>    <span class="comment">// create module</span></div>
<div class="line"><span class="lineno">  157</span>    outFile &lt;&lt; <span class="stringliteral">&quot;module &quot;</span> + entityName &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  158</span> </div>
<div class="line"><span class="lineno">  159</span>    <span class="comment">//create include</span></div>
<div class="line"><span class="lineno">  160</span>    <span class="keywordtype">string</span> separator;</div>
<div class="line"><span class="lineno">  161</span>    outFile &lt;&lt; <span class="stringliteral">&quot;#(&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  162</span>    <span class="keywordflow">if</span> (block.netlist().parameterCount() &gt; 0) {</div>
<div class="line"><span class="lineno">  163</span>        outFile &lt;&lt; <span class="stringliteral">&quot;`include \&quot;&quot;</span> &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#ae27248520d499eb63070fced55874344">netlistParameterPkgName</a>() &lt;&lt; <span class="stringliteral">&quot;_pkg.vh\&quot;&quot;</span></div>
<div class="line"><span class="lineno">  164</span>                &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  165</span>        separator = <span class="stringliteral">&quot;,&quot;</span>;</div>
<div class="line"><span class="lineno">  166</span>    }</div>
<div class="line"><span class="lineno">  167</span> </div>
<div class="line"><span class="lineno">  168</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.packageCount(); i++) {</div>
<div class="line"><span class="lineno">  169</span>        outFile &lt;&lt; separator &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  170</span>        outFile &lt;&lt; <span class="stringliteral">&quot;`include \&quot;&quot;</span> &lt;&lt; block.package(i) &lt;&lt; <span class="stringliteral">&quot;_pkg.vh\&quot;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  171</span>        separator = <span class="stringliteral">&quot;,&quot;</span>;</div>
<div class="line"><span class="lineno">  172</span>    }</div>
<div class="line"><span class="lineno">  173</span> </div>
<div class="line"><span class="lineno">  174</span>    outFile &lt;&lt; <span class="stringliteral">&quot;)&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  175</span>    </div>
<div class="line"><span class="lineno">  176</span>    <span class="comment">// create port declarations</span></div>
<div class="line"><span class="lineno">  177</span>    <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#aa3cd189d179c13fb8cf5bd27a7ceda58">writePortDeclaration</a>(block, 1, <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1), outFile);</div>
<div class="line"><span class="lineno">  178</span>    outFile &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  179</span>    </div>
<div class="line"><span class="lineno">  180</span>    <span class="comment">// create generics</span></div>
<div class="line"><span class="lineno">  181</span>    <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a5b0defdaa826c4aa18e1ef8885705fa3">writeGenericDeclaration</a>(block, 1, <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1), outFile);</div>
<div class="line"><span class="lineno">  182</span>    <span class="comment">// create architecture</span></div>
<div class="line"><span class="lineno">  183</span>    <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a21f1b9809cc47f9f71074b3f69b7014d">writeSignalDeclarations</a>(block, outFile);</div>
<div class="line"><span class="lineno">  184</span>    outFile &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  185</span>    <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#ac630fea13cf75560975e8f85b86dd794">writeSignalAssignments</a>(block, outFile);</div>
<div class="line"><span class="lineno">  186</span>    outFile &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  187</span>    <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a418e54a157dfddec592102e5d927ec77">writePortMappings</a>(block, outFile);</div>
<div class="line"><span class="lineno">  188</span>    outFile &lt;&lt; <span class="stringliteral">&quot;endmodule&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  189</span>    outFile &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  190</span>    outFile.close();</div>
<div class="line"><span class="lineno">  191</span>}</div>
<div class="ttc" id="aclassFileSystem_html_a589e96706800e07569fe6f56cd7d4728"><div class="ttname"><a href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a></div><div class="ttdeci">static const std::string DIRECTORY_SEPARATOR</div><div class="ttdef"><b>Definition</b> <a href="FileSystem_8hh_source.html#l00189">FileSystem.hh:189</a></div></div>
<div class="ttc" id="aclassFileSystem_html_ad89981c8c23f737ea676e6a6683ce681"><div class="ttname"><a href="classFileSystem.html#ad89981c8c23f737ea676e6a6683ce681">FileSystem::fileIsWritable</a></div><div class="ttdeci">static bool fileIsWritable(const std::string fileName)</div></div>
<div class="ttc" id="aclassFileSystem_html_ae90352cf49f4b75a75bcd0be6ec72608"><div class="ttname"><a href="classFileSystem.html#ae90352cf49f4b75a75bcd0be6ec72608">FileSystem::fileIsCreatable</a></div><div class="ttdeci">static bool fileIsCreatable(const std::string fileName)</div><div class="ttdef"><b>Definition</b> <a href="FileSystem_8cc_source.html#l00123">FileSystem.cc:123</a></div></div>
<div class="ttc" id="aclassFileSystem_html_af6e175692421a002b32214768a93492a"><div class="ttname"><a href="classFileSystem.html#af6e175692421a002b32214768a93492a">FileSystem::fileExists</a></div><div class="ttdeci">static bool fileExists(const std::string fileName)</div></div>
<div class="ttc" id="aclassIOException_html"><div class="ttname"><a href="classIOException.html">IOException</a></div><div class="ttdef"><b>Definition</b> <a href="Exception_8hh_source.html#l00130">Exception.hh:130</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a21f1b9809cc47f9f71074b3f69b7014d"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a21f1b9809cc47f9f71074b3f69b7014d">ProGe::VerilogNetlistWriter::writeSignalDeclarations</a></div><div class="ttdeci">void writeSignalDeclarations(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00286">VerilogNetlistWriter.cc:286</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a418e54a157dfddec592102e5d927ec77"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a418e54a157dfddec592102e5d927ec77">ProGe::VerilogNetlistWriter::writePortMappings</a></div><div class="ttdeci">void writePortMappings(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream) const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00488">VerilogNetlistWriter.cc:488</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a5b0defdaa826c4aa18e1ef8885705fa3"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a5b0defdaa826c4aa18e1ef8885705fa3">ProGe::VerilogNetlistWriter::writeGenericDeclaration</a></div><div class="ttdeci">static void writeGenericDeclaration(const BaseNetlistBlock &amp;block, unsigned int indentationLevel, const std::string &amp;indentation, std::ostream &amp;stream)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00203">VerilogNetlistWriter.cc:203</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_aa3cd189d179c13fb8cf5bd27a7ceda58"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#aa3cd189d179c13fb8cf5bd27a7ceda58">ProGe::VerilogNetlistWriter::writePortDeclaration</a></div><div class="ttdeci">static void writePortDeclaration(const BaseNetlistBlock &amp;block, unsigned int indentationLevel, const std::string &amp;indentation, std::ostream &amp;stream)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00241">VerilogNetlistWriter.cc:241</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_ac630fea13cf75560975e8f85b86dd794"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#ac630fea13cf75560975e8f85b86dd794">ProGe::VerilogNetlistWriter::writeSignalAssignments</a></div><div class="ttdeci">void writeSignalAssignments(const BaseNetlistBlock &amp;block, std::ofstream &amp;stream) const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00350">VerilogNetlistWriter.cc:350</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_ae27248520d499eb63070fced55874344"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#ae27248520d499eb63070fced55874344">ProGe::VerilogNetlistWriter::netlistParameterPkgName</a></div><div class="ttdeci">std::string netlistParameterPkgName() const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00126">VerilogNetlistWriter.cc:126</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Application_8hh_source.html#l00067">__func__</a>, <a class="el" href="FileSystem_8hh_source.html#l00189">FileSystem::DIRECTORY_SEPARATOR</a>, <a class="el" href="classFileSystem.html#af6e175692421a002b32214768a93492a">FileSystem::fileExists()</a>, <a class="el" href="FileSystem_8cc_source.html#l00123">FileSystem::fileIsCreatable()</a>, <a class="el" href="classFileSystem.html#ad89981c8c23f737ea676e6a6683ce681">FileSystem::fileIsWritable()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00611">indentation()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00140">ProGe::BaseNetlistBlock::moduleName()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00126">netlistParameterPkgName()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00699">ProGe::BaseNetlistBlock::package()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00694">ProGe::BaseNetlistBlock::packageCount()</a>, <a class="el" href="Netlist_8cc_source.html#l00422">ProGe::Netlist::parameterCount()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00203">writeGenericDeclaration()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00241">writePortDeclaration()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00488">writePortMappings()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00350">writeSignalAssignments()</a>, and <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00286">writeSignalDeclarations()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00086">write()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_a7e3062160fdfae60f0113cc29224b794_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_a7e3062160fdfae60f0113cc29224b794_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_a7e3062160fdfae60f0113cc29224b794_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_a7e3062160fdfae60f0113cc29224b794_cgraph">
<area shape="rect" title=" " alt="" coords="5,761,203,801"/>
<area shape="rect" href="classFileSystem.html#af6e175692421a002b32214768a93492a" title=" " alt="" coords="521,15,682,40"/>
<area shape="poly" title=" " alt="" coords="104,760,114,620,138,409,157,299,181,199,212,117,229,86,249,63,279,40,313,24,350,13,387,6,462,4,528,10,527,15,461,9,388,12,351,18,315,29,282,45,252,67,234,89,216,119,186,200,162,300,143,409,119,621,109,761"/>
<area shape="rect" href="classFileSystem.html#ae90352cf49f4b75a75bcd0be6ec72608" title=" " alt="" coords="253,77,449,103"/>
<area shape="poly" title=" " alt="" coords="105,760,120,635,149,447,169,350,192,260,219,185,233,155,249,132,265,117,284,106,286,111,268,122,253,136,238,158,224,187,198,261,174,351,155,448,125,635,110,761"/>
<area shape="rect" href="classFileSystem.html#ad89981c8c23f737ea676e6a6683ce681" title=" " alt="" coords="507,113,695,139"/>
<area shape="poly" title=" " alt="" coords="105,760,120,645,149,476,169,389,192,309,219,244,233,219,249,200,275,179,303,161,366,137,431,124,493,119,494,124,432,129,368,142,306,166,278,183,253,204,238,222,223,247,197,311,174,390,154,477,125,645,110,761"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b" title=" " alt="" coords="751,1351,948,1391"/>
<area shape="poly" title=" " alt="" coords="181,758,250,746,353,732,486,717,553,714,615,716,667,726,688,735,704,747,717,762,728,783,740,834,745,896,746,964,743,1099,745,1156,753,1200,769,1239,788,1276,827,1339,823,1341,783,1279,764,1241,748,1201,740,1157,738,1099,741,964,740,896,735,835,723,784,713,765,701,751,685,740,665,732,614,721,553,719,486,722,353,737,251,751,182,763"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="759,566,939,606"/>
<area shape="poly" title=" " alt="" coords="112,759,159,673,195,614,241,550,294,486,355,426,423,374,460,352,499,334,555,314,603,305,627,305,651,310,704,334,733,355,759,381,780,409,799,440,826,501,843,552,838,554,821,503,794,443,776,412,755,384,730,359,701,339,649,316,626,311,604,310,557,319,501,339,463,357,426,378,359,430,298,490,245,553,200,617,163,675,117,762"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="511,2019,691,2059"/>
<area shape="poly" title=" " alt="" coords="109,801,123,978,151,1260,170,1410,194,1552,222,1672,237,1720,253,1758,303,1844,327,1876,353,1903,416,1952,501,2005,513,2011,510,2016,499,2010,413,1956,350,1907,323,1879,298,1847,248,1761,232,1722,216,1673,189,1553,165,1411,145,1260,117,978,104,801"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#ae27248520d499eb63070fced55874344" title=" " alt="" coords="251,214,452,254"/>
<area shape="poly" title=" " alt="" coords="102,760,106,673,113,611,125,543,143,471,169,400,203,332,249,271,262,259,265,263,253,274,208,334,174,402,148,473,130,544,118,612,112,673,108,760"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a392aeeaebc4093282260c6c429170ff6" title=" " alt="" coords="261,761,441,801"/>
<area shape="poly" title=" " alt="" coords="203,778,248,778,248,783,203,783"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a24769a5e44c76bf80d123807690d4ccd" title=" " alt="" coords="261,825,441,865"/>
<area shape="poly" title=" " alt="" coords="183,798,261,819,260,824,181,803"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a38d2bb6ad10cca8bc5b7bb8914ea32a9" title=" " alt="" coords="257,889,445,929"/>
<area shape="poly" title=" " alt="" coords="133,799,186,837,252,874,268,881,266,886,249,879,183,841,130,803"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a5b0defdaa826c4aa18e1ef8885705fa3" title=" " alt="" coords="253,589,450,629"/>
<area shape="poly" title=" " alt="" coords="132,758,309,635,312,639,135,763"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#aa3cd189d179c13fb8cf5bd27a7ceda58" title=" " alt="" coords="253,1171,450,1211"/>
<area shape="poly" title=" " alt="" coords="120,800,333,1158,329,1161,115,802"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a418e54a157dfddec592102e5d927ec77" title=" " alt="" coords="253,1707,450,1747"/>
<area shape="poly" title=" " alt="" coords="113,800,344,1694,339,1695,108,802"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#ac630fea13cf75560975e8f85b86dd794" title=" " alt="" coords="253,2141,450,2181"/>
<area shape="poly" title=" " alt="" coords="108,801,115,962,136,1241,155,1407,180,1582,212,1759,253,1931,271,1986,293,2040,335,2127,330,2129,288,2042,266,1988,248,1932,207,1760,174,1583,149,1408,131,1242,110,963,103,801"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a21f1b9809cc47f9f71074b3f69b7014d" title=" " alt="" coords="253,2283,450,2323"/>
<area shape="poly" title=" " alt="" coords="108,801,116,1045,138,1454,157,1675,181,1884,213,2062,232,2134,253,2192,281,2236,316,2272,312,2276,277,2239,248,2194,227,2136,208,2063,176,1885,151,1676,133,1454,110,1045,103,801"/>
<area shape="poly" title=" " alt="" coords="400,75,499,49,532,41,533,46,501,54,401,80"/>
<area shape="rect" href="classFileSystem.html#aa8d183012473241f6ce784afe0c020c1" title=" " alt="" coords="500,64,703,89"/>
<area shape="poly" title=" " alt="" coords="449,82,486,80,487,85,449,87"/>
<area shape="poly" title=" " alt="" coords="440,100,500,109,499,114,439,105"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="996,1359,1139,1384"/>
<area shape="poly" title=" " alt="" coords="948,1369,982,1369,982,1374,948,1374"/>
<area shape="poly" title=" " alt="" coords="1032,1360,1024,1350,1028,1340,1043,1334,1067,1332,1097,1336,1109,1345,1106,1349,1095,1341,1067,1337,1044,1339,1032,1344,1030,1350,1036,1357"/>
<area shape="poly" title=" " alt="" coords="394,211,459,188,540,170,583,167,626,170,666,180,704,200,745,236,777,279,802,327,820,378,833,428,842,476,850,552,844,553,837,477,828,429,815,379,797,329,772,282,741,239,701,204,665,185,625,175,583,172,541,175,461,193,396,216"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da" title=" " alt="" coords="525,214,677,254"/>
<area shape="poly" title=" " alt="" coords="452,231,511,231,511,237,452,237"/>
<area shape="poly" title=" " alt="" coords="450,600,523,598,598,601,662,612,687,620,704,632,720,652,732,678,745,743,750,820,749,905,743,1074,744,1145,753,1200,768,1239,787,1276,827,1339,822,1342,783,1279,763,1241,748,1201,739,1146,737,1074,744,905,745,821,740,743,726,680,715,655,701,636,684,625,661,617,597,607,523,603,450,605"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ab37ce1907c4a66ad306d26145303fa51" title=" " alt="" coords="506,430,697,470"/>
<area shape="poly" title=" " alt="" coords="371,587,426,538,499,486,525,473,528,478,501,491,430,542,375,591"/>
<area shape="rect" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598" title=" " alt="" coords="773,1115,926,1140"/>
<area shape="poly" title=" " alt="" coords="381,586,446,548,487,529,532,514,578,504,624,503,666,513,686,523,705,537,720,557,730,583,737,614,740,649,740,729,734,817,727,904,725,985,732,1053,740,1080,753,1100,762,1109,759,1113,749,1104,735,1082,727,1054,719,986,722,904,728,816,734,729,735,650,732,615,725,585,715,560,701,541,683,528,664,518,623,508,579,509,534,519,489,534,448,553,383,591"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a87fd02a35e6b257ecd4f4c9e02111e6f" title=" " alt="" coords="503,646,700,686"/>
<area shape="poly" title=" " alt="" coords="440,626,501,640,500,646,439,631"/>
<area shape="rect" href="classTCEString.html#a1bd22cedb80f18c21b625a2f31886dec" title=" " alt="" coords="537,1143,665,1168"/>
<area shape="poly" title=" " alt="" coords="374,627,416,679,437,712,455,748,463,785,467,833,469,945,471,1002,476,1054,485,1098,502,1128,526,1145,523,1149,498,1132,480,1099,470,1055,465,1002,464,945,462,833,458,786,449,750,433,715,412,682,370,631"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="759,1164,940,1189"/>
<area shape="poly" title=" " alt="" coords="396,586,463,563,503,553,546,547,589,545,631,551,670,564,704,588,720,608,730,634,737,665,740,700,740,780,734,867,727,954,725,1035,732,1103,740,1129,753,1150,757,1154,753,1158,749,1153,735,1131,727,1104,719,1035,722,954,728,866,734,780,735,700,732,665,725,635,715,611,701,592,667,569,629,556,588,550,546,552,505,558,465,568,398,591"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2e66e169fbf8ff09d3969b1b6aea5529" title=" " alt="" coords="511,1078,691,1118"/>
<area shape="poly" title=" " alt="" coords="374,627,415,679,437,712,454,748,468,791,473,831,469,901,467,934,470,967,481,1002,502,1040,516,1056,534,1069,530,1073,513,1060,498,1044,476,1004,465,968,462,934,464,900,467,831,463,792,450,750,432,715,411,682,369,630"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a15e6a17c2bcb45f82d1927e9ce4bf948" title=" " alt="" coords="759,1001,939,1041"/>
<area shape="poly" title=" " alt="" coords="356,588,372,540,400,480,419,448,442,419,468,393,499,372,554,345,580,337,605,334,629,335,654,341,679,354,704,372,730,399,745,426,752,453,752,482,748,544,748,579,753,618,802,828,842,987,837,988,797,829,748,619,743,580,743,544,747,482,746,454,740,428,726,402,701,376,676,358,652,346,628,340,605,339,581,342,556,350,501,376,472,397,446,422,424,451,405,482,377,542,361,589"/>
<area shape="rect" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8" title=" " alt="" coords="770,1065,929,1091"/>
<area shape="poly" title=" " alt="" coords="359,587,378,548,408,500,448,452,472,432,499,416,556,390,607,378,631,378,655,384,680,397,705,416,722,438,733,468,740,503,744,542,742,633,734,731,726,830,722,921,724,962,729,998,739,1028,753,1051,760,1058,756,1062,749,1054,734,1030,724,999,719,962,717,921,720,829,729,730,737,632,739,543,735,503,728,469,717,441,701,420,677,401,654,389,630,383,607,383,557,395,501,420,475,436,452,456,412,503,382,550,363,589"/>
<area shape="rect" href="classProGe_1_1Parameter.html#abd4e3df4f23fedeaca5be359675d3866" title=" " alt="" coords="515,761,688,787"/>
<area shape="poly" title=" " alt="" coords="384,627,571,751,568,756,382,631"/>
<area shape="poly" title=" " alt="" coords="683,684,705,703,716,722,725,746,736,804,741,872,742,946,741,1091,744,1152,753,1200,768,1239,788,1276,827,1339,822,1341,783,1279,764,1241,748,1201,739,1153,736,1091,737,946,736,873,731,805,720,748,711,725,701,706,680,688"/>
<area shape="poly" title=" " alt="" coords="654,1076,679,1060,701,1040,737,988,766,931,790,872,809,812,832,701,843,620,848,620,838,702,814,813,795,873,771,934,741,991,705,1044,682,1065,657,1080"/>
<area shape="poly" title=" " alt="" coords="670,1116,704,1128,752,1149,780,1158,779,1163,750,1154,702,1132,668,1121"/>
<area shape="poly" title=" " alt="" coords="555,1078,552,1068,560,1059,576,1053,601,1051,630,1054,646,1061,644,1066,629,1059,601,1057,577,1059,563,1063,558,1069,560,1077"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="759,1726,939,1766"/>
<area shape="poly" title=" " alt="" coords="691,1116,705,1128,729,1162,743,1194,749,1225,749,1257,746,1323,747,1361,753,1403,799,1578,840,1712,835,1714,794,1579,748,1404,741,1361,740,1323,744,1256,744,1226,738,1196,725,1165,701,1132,687,1120"/>
<area shape="poly" title=" " alt="" coords="666,1075,771,1042,772,1047,667,1080"/>
<area shape="poly" title=" " alt="" coords="367,1210,388,1241,419,1279,457,1315,501,1344,559,1364,620,1376,681,1381,737,1380,737,1386,680,1386,619,1381,557,1369,499,1348,454,1319,415,1282,384,1244,362,1213"/>
<area shape="poly" title=" " alt="" coords="359,1170,401,1072,449,940,462,885,466,841,474,797,498,747,523,717,553,692,556,696,527,720,502,750,479,799,471,842,467,886,455,941,406,1074,364,1172"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="532,1459,671,1499"/>
<area shape="poly" title=" " alt="" coords="362,1211,380,1257,409,1318,450,1382,474,1412,502,1439,521,1452,518,1456,498,1443,470,1416,446,1385,405,1320,375,1259,357,1213"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a96a7058e09048988e0357f062275cc14" title=" " alt="" coords="532,1523,671,1563"/>
<area shape="poly" title=" " alt="" coords="359,1211,372,1270,399,1350,418,1393,441,1435,469,1475,502,1509,521,1522,518,1527,498,1513,465,1478,436,1438,413,1395,394,1352,367,1271,354,1212"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a9c800d0bd94be7e82100c90473cf9ddf" title=" " alt="" coords="503,811,700,851"/>
<area shape="poly" title=" " alt="" coords="358,1170,429,999,469,910,498,862,504,857,507,861,502,865,474,913,433,1001,363,1172"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#af9398da5b2a324ad07f5e665165fcaa0" title=" " alt="" coords="503,875,700,915"/>
<area shape="poly" title=" " alt="" coords="356,1170,373,1121,401,1055,443,986,469,953,498,925,505,920,508,925,502,929,473,957,447,989,406,1057,377,1123,361,1172"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="780,1790,919,1830"/>
<area shape="poly" title=" " alt="" coords="364,1210,385,1248,415,1296,454,1345,502,1386,529,1401,556,1408,607,1409,632,1409,657,1413,681,1424,705,1446,720,1467,731,1488,741,1530,738,1572,730,1613,722,1653,719,1694,728,1735,738,1755,753,1776,769,1790,766,1794,749,1780,733,1758,723,1737,714,1694,717,1653,725,1612,733,1571,735,1530,726,1490,716,1470,701,1449,678,1429,655,1418,632,1414,607,1414,555,1413,527,1406,498,1391,450,1348,411,1299,380,1251,360,1213"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a81c26b173c5f09d0894bd5db879158ac" title=" " alt="" coords="511,1955,691,1995"/>
<area shape="poly" title=" " alt="" coords="359,1211,455,1695,460,1734,461,1769,459,1829,460,1857,467,1884,480,1912,502,1942,506,1945,502,1949,498,1945,475,1914,462,1886,455,1857,453,1829,455,1769,455,1734,449,1696,354,1212"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="511,1891,691,1931"/>
<area shape="poly" title=" " alt="" coords="359,1211,376,1294,407,1423,449,1574,502,1726,542,1810,582,1878,577,1881,538,1812,498,1728,444,1576,401,1424,371,1295,354,1212"/>
<area shape="rect" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748" title=" " alt="" coords="535,940,668,965"/>
<area shape="poly" title=" " alt="" coords="358,1170,377,1129,407,1076,448,1022,472,997,499,976,520,964,523,969,501,980,476,1001,452,1025,412,1079,382,1131,363,1172"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="532,990,671,1030"/>
<area shape="poly" title=" " alt="" coords="365,1169,420,1106,457,1070,499,1040,518,1030,521,1034,501,1044,460,1075,423,1109,370,1173"/>
<area shape="poly" title=" " alt="" coords="410,1705,499,1675,559,1663,607,1657,651,1646,675,1635,701,1617,727,1594,750,1568,788,1509,817,1451,835,1403,840,1405,822,1453,793,1512,754,1571,731,1598,704,1621,678,1640,653,1651,608,1662,559,1668,501,1681,411,1710"/>
<area shape="poly" title=" " alt="" coords="350,1707,353,1621,360,1561,371,1494,390,1424,416,1355,452,1290,498,1233,524,1215,550,1206,576,1204,602,1205,627,1207,652,1205,677,1196,700,1178,837,619,843,620,705,1181,679,1201,653,1210,628,1212,602,1211,576,1209,551,1211,526,1219,502,1237,456,1293,421,1357,395,1426,377,1495,365,1561,358,1621,355,1707"/>
<area shape="poly" title=" " alt="" coords="368,1746,408,1810,454,1893,467,1926,473,1954,481,1980,502,2005,507,2010,504,2014,498,2009,477,1982,468,1956,462,1928,450,1895,404,1813,364,1749"/>
<area shape="poly" title=" " alt="" coords="349,1707,351,1614,356,1548,367,1475,385,1398,412,1321,449,1249,472,1216,498,1185,523,1168,526,1173,502,1189,476,1219,453,1252,417,1324,390,1399,372,1476,361,1549,356,1614,354,1707"/>
<area shape="poly" title=" " alt="" coords="376,1705,431,1666,499,1628,530,1617,558,1612,609,1611,633,1610,655,1605,678,1593,701,1574,722,1546,733,1519,737,1493,737,1466,734,1407,738,1374,748,1338,766,1298,788,1260,828,1199,832,1202,792,1263,771,1301,753,1340,743,1375,740,1407,742,1465,743,1493,738,1520,726,1548,705,1577,681,1598,657,1610,633,1615,609,1616,559,1618,531,1622,501,1632,434,1670,379,1709"/>
<area shape="poly" title=" " alt="" coords="354,1707,417,1397,460,1224,480,1162,498,1128,502,1124,506,1128,502,1132,485,1164,465,1226,422,1398,359,1708"/>
<area shape="poly" title=" " alt="" coords="451,1728,746,1739,745,1745,450,1734"/>
<area shape="poly" title=" " alt="" coords="350,1707,356,1628,364,1573,377,1513,396,1451,421,1389,455,1331,498,1280,524,1261,550,1252,576,1250,602,1251,627,1252,652,1250,676,1241,701,1223,716,1202,723,1182,724,1139,725,1095,733,1073,749,1051,753,1047,756,1051,753,1054,738,1075,731,1096,730,1139,729,1183,721,1205,705,1227,679,1246,653,1255,627,1258,602,1257,576,1256,551,1258,527,1266,502,1284,459,1334,426,1391,401,1452,382,1515,370,1574,362,1629,356,1707"/>
<area shape="poly" title=" " alt="" coords="355,1707,397,1510,449,1223,454,1128,455,1003,459,940,466,882,478,833,498,798,503,793,506,797,502,801,483,835,471,883,464,940,461,1003,460,1128,455,1224,402,1511,360,1708"/>
<area shape="poly" title=" " alt="" coords="359,1706,378,1664,408,1612,449,1557,472,1531,498,1509,518,1498,521,1502,502,1514,476,1535,453,1560,413,1614,383,1667,364,1708"/>
<area shape="poly" title=" " alt="" coords="451,1741,767,1794,766,1799,450,1746"/>
<area shape="poly" title=" " alt="" coords="366,1746,431,1852,469,1906,502,1941,509,1946,506,1951,498,1945,465,1910,426,1855,362,1749"/>
<area shape="poly" title=" " alt="" coords="370,1746,425,1806,461,1840,501,1870,525,1883,523,1888,499,1875,458,1844,421,1810,366,1749"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a49739e02e077a8867e110b9a735efd5f" title=" " alt="" coords="509,2492,694,2517"/>
<area shape="poly" title=" " alt="" coords="361,1747,403,1904,455,2128,461,2208,465,2311,475,2410,486,2450,502,2478,506,2482,503,2486,498,2481,481,2452,470,2411,459,2311,456,2208,449,2129,398,1905,356,1748"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a835922e686fdaa2aa88ed77357dfe38e" title=" " alt="" coords="503,1294,700,1334"/>
<area shape="poly" title=" " alt="" coords="360,1706,415,1593,454,1519,498,1446,536,1390,573,1343,577,1346,540,1394,502,1449,459,1522,419,1596,364,1708"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a3b9435aa78c4b17a01c608a8a1e75086" title=" " alt="" coords="511,2363,691,2403"/>
<area shape="poly" title=" " alt="" coords="361,1747,455,2128,460,2163,462,2194,462,2249,464,2274,470,2298,482,2323,502,2350,506,2353,502,2357,498,2353,477,2326,465,2300,458,2274,456,2249,457,2195,455,2164,449,2129,355,1748"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="780,2482,919,2522"/>
<area shape="poly" title=" " alt="" coords="401,1745,705,1877,721,1912,732,1958,741,2070,744,2185,747,2234,753,2272,771,2327,792,2381,833,2468,828,2471,787,2383,766,2329,748,2273,742,2235,738,2185,735,2071,727,1959,716,1914,701,1881,399,1750"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f" title=" " alt="" coords="503,2198,700,2238"/>
<area shape="poly" title=" " alt="" coords="359,1747,373,1815,400,1915,443,2027,470,2082,502,2134,528,2163,558,2188,554,2192,525,2167,498,2137,465,2085,438,2029,395,1917,368,1817,353,1748"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a072c040a06718d0b7e5ed94f40987850" title=" " alt="" coords="511,2542,691,2582"/>
<area shape="poly" title=" " alt="" coords="361,1747,404,1904,431,2014,455,2128,461,2219,463,2336,467,2396,473,2450,485,2496,502,2529,505,2531,501,2535,498,2532,480,2497,468,2451,461,2396,458,2337,456,2219,449,2129,426,2016,399,1905,356,1748"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2420932d88a7ee19a332902729371e8c" title=" " alt="" coords="511,2083,691,2123"/>
<area shape="poly" title=" " alt="" coords="358,1747,370,1809,396,1896,415,1943,438,1989,467,2032,502,2069,507,2074,504,2078,498,2073,463,2035,434,1992,410,1945,391,1898,365,1810,353,1748"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="511,1689,691,1715"/>
<area shape="poly" title=" " alt="" coords="450,1715,497,1710,498,1715,450,1720"/>
<area shape="poly" title=" " alt="" coords="675,1292,701,1273,713,1258,719,1243,723,1212,728,1181,735,1165,749,1149,759,1142,762,1146,752,1153,740,1168,733,1182,728,1213,724,1245,717,1261,705,1277,678,1296"/>
<area shape="poly" title=" " alt="" coords="676,1292,701,1274,715,1252,722,1231,723,1187,724,1144,732,1122,749,1100,756,1094,760,1098,753,1104,737,1124,729,1145,728,1187,727,1232,720,1254,705,1277,680,1296"/>
<area shape="poly" title=" " alt="" coords="679,2196,701,2178,718,2152,729,2126,736,2101,738,2076,734,2027,723,1978,712,1929,708,1879,711,1854,718,1828,730,1803,749,1776,751,1773,755,1777,753,1780,735,1805,723,1830,716,1855,713,1879,717,1928,728,1977,739,2026,743,2076,741,2102,734,2128,722,2154,705,2181,683,2200"/>
<area shape="poly" title=" " alt="" coords="675,2196,701,2177,734,2139,762,2095,785,2049,803,2001,828,1912,841,1843,847,1844,834,1913,808,2003,790,2051,766,2098,738,2142,704,2181,678,2200"/>
<area shape="poly" title=" " alt="" coords="632,2236,668,2265,705,2300,777,2389,830,2468,826,2471,772,2392,701,2304,664,2269,628,2240"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae" title=" " alt="" coords="780,2565,919,2605"/>
<area shape="poly" title=" " alt="" coords="639,2236,674,2264,705,2301,720,2334,727,2364,726,2421,724,2448,727,2475,735,2503,753,2532,779,2556,775,2560,749,2536,730,2505,721,2476,719,2448,720,2420,721,2365,715,2335,700,2303,670,2268,635,2240"/>
<area shape="rect" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b" title=" " alt="" coords="772,2235,927,2260"/>
<area shape="poly" title=" " alt="" coords="701,2227,759,2234,758,2239,700,2232"/>
<area shape="poly" title=" " alt="" coords="450,2164,523,2166,597,2162,661,2152,684,2144,701,2133,712,2119,721,2101,734,2054,740,1998,743,1935,742,1810,743,1756,748,1714,768,1625,792,1538,834,1404,839,1405,797,1539,773,1626,753,1714,749,1756,748,1810,748,1935,746,1998,739,2055,726,2103,716,2122,704,2137,687,2149,662,2158,598,2168,523,2171,450,2170"/>
<area shape="poly" title=" " alt="" coords="380,2138,434,2104,499,2069,516,2062,518,2067,501,2074,437,2108,383,2143"/>
<area shape="poly" title=" " alt="" coords="356,2140,396,1982,449,1759,455,1720,457,1686,454,1626,456,1597,462,1569,475,1540,498,1509,518,1494,521,1498,502,1513,480,1543,467,1571,461,1598,460,1626,462,1686,461,1721,455,1760,401,1983,361,2141"/>
<area shape="poly" title=" " alt="" coords="354,2140,370,2063,398,1946,441,1811,468,1742,498,1677,533,1620,570,1572,574,1576,537,1623,502,1679,472,1744,446,1813,404,1947,375,2064,359,2141"/>
<area shape="poly" title=" " alt="" coords="365,2138,419,2073,456,2037,499,2005,510,1999,512,2003,501,2010,460,2041,423,2077,369,2142"/>
<area shape="poly" title=" " alt="" coords="358,2139,378,2098,408,2045,448,1989,472,1964,498,1941,506,1936,509,1940,502,1945,476,1968,452,1993,412,2048,382,2101,363,2142"/>
<area shape="poly" title=" " alt="" coords="379,2179,418,2219,438,2243,454,2270,466,2301,471,2330,470,2382,470,2406,473,2429,483,2453,502,2478,508,2483,504,2487,498,2481,478,2456,468,2431,465,2406,465,2381,466,2330,461,2302,450,2273,433,2246,414,2222,375,2183"/>
<area shape="poly" title=" " alt="" coords="379,2179,419,2218,439,2243,454,2270,470,2319,473,2364,468,2407,461,2447,455,2485,457,2522,471,2557,502,2592,526,2610,549,2621,572,2625,595,2625,644,2613,702,2592,716,2584,726,2574,735,2563,749,2551,791,2526,793,2531,752,2555,739,2566,730,2577,720,2588,704,2596,646,2618,596,2630,572,2631,548,2626,523,2614,498,2596,467,2560,452,2523,450,2485,455,2446,463,2406,467,2364,465,2319,450,2272,434,2246,415,2222,376,2183"/>
<area shape="poly" title=" " alt="" coords="440,2178,501,2192,500,2198,439,2183"/>
<area shape="poly" title=" " alt="" coords="378,2179,432,2216,465,2234,501,2247,567,2260,634,2265,700,2264,758,2259,759,2264,700,2269,634,2270,566,2266,499,2253,463,2239,429,2221,375,2183"/>
<area shape="poly" title=" " alt="" coords="379,2179,419,2218,438,2243,454,2270,468,2308,473,2344,469,2407,467,2437,470,2467,480,2497,502,2528,505,2531,501,2535,498,2532,475,2499,465,2468,462,2437,464,2407,468,2344,463,2310,450,2273,434,2246,415,2222,375,2183"/>
<area shape="poly" title=" " alt="" coords="439,2138,500,2124,501,2129,440,2143"/>
<area shape="rect" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d" title=" " alt="" coords="511,2313,691,2339"/>
<area shape="poly" title=" " alt="" coords="372,2179,426,2235,462,2265,501,2292,534,2307,532,2311,499,2296,459,2269,422,2239,368,2183"/>
<area shape="rect" href="classContainerTools.html#ad15d5d2985898719095ac28109586da2" title=" " alt="" coords="511,2427,692,2467"/>
<area shape="poly" title=" " alt="" coords="378,2179,417,2219,454,2270,464,2291,470,2311,473,2347,480,2380,488,2396,502,2414,506,2418,503,2421,498,2417,483,2399,474,2382,468,2348,464,2312,459,2293,450,2273,412,2222,374,2183"/>
<area shape="poly" title=" " alt="" coords="358,2323,371,2380,396,2456,415,2495,439,2532,467,2565,501,2592,556,2620,581,2628,606,2632,630,2631,653,2624,677,2612,701,2592,712,2573,722,2540,735,2441,742,2311,745,2165,744,1883,744,1777,748,1714,767,1624,790,1537,833,1403,839,1405,795,1539,772,1626,753,1714,750,1777,749,1883,750,2165,748,2312,741,2442,727,2541,717,2575,705,2596,680,2616,655,2629,630,2636,605,2638,580,2634,554,2625,499,2596,464,2569,434,2535,410,2497,391,2458,366,2381,353,2324"/>
<area shape="poly" title=" " alt="" coords="373,2281,412,2242,450,2191,464,2158,469,2128,476,2099,485,2084,498,2069,504,2065,507,2069,502,2073,489,2087,481,2101,474,2129,469,2159,454,2194,416,2245,377,2285"/>
<area shape="poly" title=" " alt="" coords="374,2281,413,2242,450,2191,461,2165,466,2141,467,2095,471,2051,480,2029,498,2006,502,2002,506,2006,502,2009,485,2031,476,2053,472,2095,471,2141,466,2167,454,2194,417,2246,378,2285"/>
<area shape="poly" title=" " alt="" coords="375,2281,414,2242,434,2218,450,2192,463,2156,467,2123,464,2062,462,2033,465,2003,476,1973,498,1942,501,1938,505,1942,502,1945,481,1975,471,2004,468,2033,469,2062,473,2123,468,2157,454,2194,438,2221,418,2246,379,2285"/>
<area shape="poly" title=" " alt="" coords="366,2322,387,2357,418,2399,456,2441,501,2477,515,2485,513,2489,499,2482,453,2445,414,2402,383,2360,362,2325"/>
<area shape="poly" title=" " alt="" coords="415,2321,501,2349,525,2357,523,2362,499,2354,413,2326"/>
<area shape="poly" title=" " alt="" coords="356,2323,362,2396,370,2445,383,2498,401,2551,426,2603,459,2649,502,2687,554,2715,578,2722,602,2725,625,2722,649,2715,701,2687,716,2673,724,2658,728,2625,730,2589,736,2570,749,2551,778,2527,782,2531,753,2554,741,2572,735,2590,733,2625,729,2659,720,2676,704,2691,651,2720,626,2728,602,2730,577,2727,552,2720,498,2691,455,2652,422,2606,396,2553,377,2499,365,2446,357,2397,350,2324"/>
<area shape="poly" title=" " alt="" coords="410,2281,528,2240,530,2245,412,2286"/>
<area shape="poly" title=" " alt="" coords="355,2324,358,2403,365,2457,377,2516,395,2577,421,2635,456,2687,477,2709,502,2729,528,2745,552,2756,575,2761,597,2761,645,2751,702,2729,741,2706,775,2676,804,2644,826,2614,831,2618,808,2647,779,2680,744,2711,704,2734,647,2756,598,2767,574,2766,550,2761,525,2750,498,2734,474,2713,452,2690,416,2637,390,2579,371,2518,360,2458,353,2404,350,2324"/>
<area shape="poly" title=" " alt="" coords="363,2323,382,2365,411,2421,451,2478,475,2505,502,2528,509,2533,506,2537,498,2532,472,2509,447,2482,407,2424,377,2368,358,2325"/>
<area shape="poly" title=" " alt="" coords="376,2281,563,2130,566,2134,379,2285"/>
</map>
</div>

</div>
</div>
<a id="ab1799f06722b248c8f3d2e2cd5fb3ca5" name="ab1799f06722b248c8f3d2e2cd5fb3ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1799f06722b248c8f3d2e2cd5fb3ca5">&#9670;&#160;</a></span>writeComponentDeclarations()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VerilogNetlistWriter::writeComponentDeclarations </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ofstream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b0defdaa826c4aa18e1ef8885705fa3" name="a5b0defdaa826c4aa18e1ef8885705fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0defdaa826c4aa18e1ef8885705fa3">&#9670;&#160;</a></span>writeGenericDeclaration()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VerilogNetlistWriter::writeGenericDeclaration </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>indentationLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>indentation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the generic(parameter) declarations of the given netlist block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The netlist block. </td></tr>
    <tr><td class="paramname">indentationLevel</td><td>The indentation level where the generic declaration is written. </td></tr>
    <tr><td class="paramname">indentation</td><td>The string used as indentation (one level). </td></tr>
    <tr><td class="paramname">stream</td><td>The stream to write. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00203">203</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  205</span>                                                      {</div>
<div class="line"><span class="lineno">  206</span>    <span class="keywordflow">if</span> (block.parameterCount() &gt; 0) {</div>
<div class="line"><span class="lineno">  207</span>        stream &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  208</span>        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.parameterCount(); i++) {</div>
<div class="line"><span class="lineno">  209</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a87fd02a35e6b257ecd4f4c9e02111e6f">generateIndentation</a>(indentationLevel, <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>)</div>
<div class="line"><span class="lineno">  210</span>                   &lt;&lt; <span class="stringliteral">&quot;parameter &quot;</span>;</div>
<div class="line"><span class="lineno">  211</span>            Parameter param = block.parameter(i);</div>
<div class="line"><span class="lineno">  212</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a87fd02a35e6b257ecd4f4c9e02111e6f">generateIndentation</a>(indentationLevel + 1, <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>)</div>
<div class="line"><span class="lineno">  213</span>                   &lt;&lt; param.name();</div>
<div class="line"><span class="lineno">  214</span>            <span class="keywordflow">if</span> (param.defaultValue() != <span class="stringliteral">&quot;&quot;</span>) {</div>
<div class="line"><span class="lineno">  215</span>                stream &lt;&lt; <span class="stringliteral">&quot; = &quot;</span>;</div>
<div class="line"><span class="lineno">  216</span>                <span class="keywordflow">if</span> (param.type().lower() == <a class="code hl_variable" href="VerilogNetlistWriter_8cc.html#acfc77c68a90b0c87a2cec50ee1af7462">PARAM_STRING</a>) {</div>
<div class="line"><span class="lineno">  217</span>                    <span class="comment">// string literal needs quot. marks</span></div>
<div class="line"><span class="lineno">  218</span>                    <span class="keywordflow">if</span> (!param.defaultValue().startsWith(<span class="stringliteral">&quot;\&quot;&quot;</span>))</div>
<div class="line"><span class="lineno">  219</span>                        stream &lt;&lt; <span class="stringliteral">&quot;\&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  220</span>                    stream &lt;&lt; param.defaultValue();</div>
<div class="line"><span class="lineno">  221</span>                    <span class="keywordflow">if</span> (!param.defaultValue().endsWith(<span class="stringliteral">&quot;\&quot;&quot;</span>)) stream &lt;&lt; <span class="stringliteral">&quot;\&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  222</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  223</span>                    stream &lt;&lt; param.defaultValue();</div>
<div class="line"><span class="lineno">  224</span>                }</div>
<div class="line"><span class="lineno">  225</span>            }</div>
<div class="line"><span class="lineno">  226</span>            stream &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  227</span>        }</div>
<div class="line"><span class="lineno">  228</span>    }</div>
<div class="line"><span class="lineno">  229</span>}</div>
<div class="ttc" id="aVerilogNetlistWriter_8cc_html_acfc77c68a90b0c87a2cec50ee1af7462"><div class="ttname"><a href="VerilogNetlistWriter_8cc.html#acfc77c68a90b0c87a2cec50ee1af7462">PARAM_STRING</a></div><div class="ttdeci">const std::string PARAM_STRING</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00059">VerilogNetlistWriter.cc:59</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a87fd02a35e6b257ecd4f4c9e02111e6f"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a87fd02a35e6b257ecd4f4c9e02111e6f">ProGe::VerilogNetlistWriter::generateIndentation</a></div><div class="ttdeci">static std::string generateIndentation(unsigned int level, const std::string &amp;indentation)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00623">VerilogNetlistWriter.cc:623</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Parameter_8cc_source.html#l00148">ProGe::Parameter::defaultValue()</a>, <a class="el" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598">TCEString::endsWith()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00623">generateIndentation()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00611">indentation()</a>, <a class="el" href="TCEString_8cc_source.html#l00078">TCEString::lower()</a>, <a class="el" href="Parameter_8cc_source.html#l00133">ProGe::Parameter::name()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00059">PARAM_STRING</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00198">ProGe::BaseNetlistBlock::parameter()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00231">ProGe::BaseNetlistBlock::parameterCount()</a>, <a class="el" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8">TCEString::startsWith()</a>, and <a class="el" href="Parameter_8cc_source.html#l00138">ProGe::Parameter::type()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00139">writeBlock()</a>, <a class="el" href="DefaultDecoderGenerator_8cc_source.html#l00807">DefaultDecoderGenerator::writeInstructionDecoder()</a>, and <a class="el" href="DefaultICGenerator_8cc_source.html#l00947">DefaultICGenerator::writeInterconnectionNetwork()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_a5b0defdaa826c4aa18e1ef8885705fa3_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_a5b0defdaa826c4aa18e1ef8885705fa3_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_a5b0defdaa826c4aa18e1ef8885705fa3_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_a5b0defdaa826c4aa18e1ef8885705fa3_cgraph">
<area shape="rect" title=" " alt="" coords="5,253,203,293"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ab37ce1907c4a66ad306d26145303fa51" title=" " alt="" coords="254,5,445,45"/>
<area shape="poly" title=" " alt="" coords="111,252,130,211,160,158,200,103,223,77,249,55,257,50,260,54,252,59,227,81,204,106,165,161,135,213,116,254"/>
<area shape="rect" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598" title=" " alt="" coords="273,70,426,95"/>
<area shape="poly" title=" " alt="" coords="115,252,167,180,205,140,249,106,264,98,266,103,252,110,209,144,171,183,120,255"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a87fd02a35e6b257ecd4f4c9e02111e6f" title=" " alt="" coords="251,120,448,160"/>
<area shape="poly" title=" " alt="" coords="131,251,185,214,249,176,279,163,281,168,252,181,188,219,134,255"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b" title=" " alt="" coords="496,125,693,165"/>
<area shape="poly" title=" " alt="" coords="158,251,250,220,369,189,482,164,483,170,371,194,251,225,159,256"/>
<area shape="rect" href="classTCEString.html#a1bd22cedb80f18c21b625a2f31886dec" title=" " alt="" coords="285,235,413,261"/>
<area shape="poly" title=" " alt="" coords="203,260,271,253,271,259,203,266"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="504,265,685,290"/>
<area shape="poly" title=" " alt="" coords="203,271,490,274,490,279,203,277"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2e66e169fbf8ff09d3969b1b6aea5529" title=" " alt="" coords="259,360,439,400"/>
<area shape="poly" title=" " alt="" coords="152,291,291,352,288,357,150,296"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a15e6a17c2bcb45f82d1927e9ce4bf948" title=" " alt="" coords="505,507,685,547"/>
<area shape="poly" title=" " alt="" coords="123,292,176,351,212,383,252,410,279,423,304,431,348,437,394,443,449,460,474,476,497,492,513,499,511,504,495,497,471,481,447,465,393,448,348,443,303,436,278,428,249,414,209,387,172,355,119,295"/>
<area shape="rect" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8" title=" " alt="" coords="270,475,429,501"/>
<area shape="poly" title=" " alt="" coords="118,292,139,327,169,371,208,415,252,454,279,468,277,473,249,458,204,419,165,374,135,330,114,295"/>
<area shape="rect" href="classProGe_1_1Parameter.html#abd4e3df4f23fedeaca5be359675d3866" title=" " alt="" coords="263,525,436,550"/>
<area shape="poly" title=" " alt="" coords="114,292,131,338,160,398,200,459,224,487,252,511,260,516,257,521,249,515,221,491,196,463,155,400,126,340,109,294"/>
<area shape="poly" title=" " alt="" coords="448,139,482,140,482,146,448,145"/>
<area shape="rect" href="classStringTools.html#a6d75f1d06967a1e242e173d3a14e6ac0" title=" " alt="" coords="499,215,690,241"/>
<area shape="poly" title=" " alt="" coords="414,240,485,234,486,240,414,245"/>
<area shape="poly" title=" " alt="" coords="382,358,434,328,495,300,522,291,523,296,497,305,436,333,384,362"/>
<area shape="poly" title=" " alt="" coords="304,360,301,350,308,341,325,335,349,333,378,336,393,343,391,348,376,341,349,339,326,341,311,345,306,351,309,359"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="505,315,685,355"/>
<area shape="poly" title=" " alt="" coords="439,361,490,351,491,356,440,366"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="505,379,685,419"/>
<area shape="poly" title=" " alt="" coords="440,384,491,388,491,393,439,390"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#aa89e84d065712d388751749e4156ae02" title=" " alt="" coords="505,443,685,483"/>
<area shape="poly" title=" " alt="" coords="408,398,497,428,520,436,518,441,495,433,407,403"/>
<area shape="poly" title=" " alt="" coords="419,398,450,417,466,436,474,456,482,475,498,493,505,498,502,502,494,497,477,477,469,458,462,439,446,421,416,402"/>
</map>
</div>

</div>
</div>
<a id="ab2d9cb5cece3f2d300d992de8341b3c1" name="ab2d9cb5cece3f2d300d992de8341b3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d9cb5cece3f2d300d992de8341b3c1">&#9670;&#160;</a></span>writeNetlistParameterPackage()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VerilogNetlistWriter::writeNetlistParameterPackage </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>dstDirectory</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the package(include files for verilog) that defines parameters of the netlist.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dstDirectory</td><td>The destination directory. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00104">104</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  105</span>                                         {</div>
<div class="line"><span class="lineno">  106</span>    <span class="keywordtype">string</span> fileName = dstDirectory + <a class="code hl_variable" href="classFileSystem.html#a589e96706800e07569fe6f56cd7d4728">FileSystem::DIRECTORY_SEPARATOR</a> + </div>
<div class="line"><span class="lineno">  107</span>        <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#ae27248520d499eb63070fced55874344">netlistParameterPkgName</a>() + <span class="stringliteral">&quot;_pkg.vh&quot;</span>;</div>
<div class="line"><span class="lineno">  108</span>    ofstream outFile;</div>
<div class="line"><span class="lineno">  109</span>    outFile.open(fileName.c_str(), ofstream::out);</div>
<div class="line"><span class="lineno">  110</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; <a class="code hl_function" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a>().<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">netlist</a>().<a class="code hl_function" href="classProGe_1_1Netlist.html#a38d2bb6ad10cca8bc5b7bb8914ea32a9">parameterCount</a>();</div>
<div class="line"><span class="lineno">  111</span>         i++) {</div>
<div class="line"><span class="lineno">  112</span>        Parameter param = <a class="code hl_function" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a>().<a class="code hl_function" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">netlist</a>().<a class="code hl_function" href="classProGe_1_1Netlist.html#a5cf266b385667c578ba0b9cd17295113">parameter</a>(i);</div>
<div class="line"><span class="lineno">  113</span>        outFile &lt;&lt; <span class="stringliteral">&quot;parameter &quot;</span> &lt;&lt; param.<a class="code hl_function" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d">name</a>() &lt;&lt; <span class="stringliteral">&quot; = &quot;</span> &lt;&lt; param.value();</div>
<div class="line"><span class="lineno">  114</span>        <span class="keywordflow">if</span> (i != <a class="code hl_function" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da">targetNetlistBlock</a>().netlist().parameterCount() - 1)</div>
<div class="line"><span class="lineno">  115</span>            outFile &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div>
<div class="line"><span class="lineno">  116</span>        outFile &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  117</span>    }</div>
<div class="line"><span class="lineno">  118</span>}</div>
<div class="ttc" id="aclassProGe_1_1BaseNetlistBlock_html_ac7a5df4ee24f3295de7f43a8bd9f38ea"><div class="ttname"><a href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea">ProGe::BaseNetlistBlock::netlist</a></div><div class="ttdeci">virtual const Netlist &amp; netlist() const</div><div class="ttdef"><b>Definition</b> <a href="BaseNetlistBlock_8cc_source.html#l00348">BaseNetlistBlock.cc:348</a></div></div>
<div class="ttc" id="aclassProGe_1_1Netlist_html_a38d2bb6ad10cca8bc5b7bb8914ea32a9"><div class="ttname"><a href="classProGe_1_1Netlist.html#a38d2bb6ad10cca8bc5b7bb8914ea32a9">ProGe::Netlist::parameterCount</a></div><div class="ttdeci">size_t parameterCount() const</div><div class="ttdef"><b>Definition</b> <a href="Netlist_8cc_source.html#l00422">Netlist.cc:422</a></div></div>
<div class="ttc" id="aclassProGe_1_1Netlist_html_a5cf266b385667c578ba0b9cd17295113"><div class="ttname"><a href="classProGe_1_1Netlist.html#a5cf266b385667c578ba0b9cd17295113">ProGe::Netlist::parameter</a></div><div class="ttdeci">Parameter parameter(size_t index) const</div><div class="ttdef"><b>Definition</b> <a href="Netlist_8cc_source.html#l00434">Netlist.cc:434</a></div></div>
<div class="ttc" id="aclassProGe_1_1Parameter_html_ae144dcdce1810ec52e81c2cc2feefd6d"><div class="ttname"><a href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d">ProGe::Parameter::name</a></div><div class="ttdeci">const TCEString &amp; name() const</div><div class="ttdef"><b>Definition</b> <a href="Parameter_8cc_source.html#l00133">Parameter.cc:133</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="FileSystem_8hh_source.html#l00189">FileSystem::DIRECTORY_SEPARATOR</a>, <a class="el" href="Parameter_8cc_source.html#l00133">ProGe::Parameter::name()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00126">netlistParameterPkgName()</a>, <a class="el" href="Netlist_8cc_source.html#l00434">ProGe::Netlist::parameter()</a>, <a class="el" href="Netlist_8cc_source.html#l00422">ProGe::Netlist::parameterCount()</a>, <a class="el" href="NetlistWriter_8cc_source.html#l00064">ProGe::NetlistWriter::targetNetlistBlock()</a>, and <a class="el" href="Parameter_8cc_source.html#l00143">ProGe::Parameter::value()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00086">write()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_ab2d9cb5cece3f2d300d992de8341b3c1_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_ab2d9cb5cece3f2d300d992de8341b3c1_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_ab2d9cb5cece3f2d300d992de8341b3c1_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_ab2d9cb5cece3f2d300d992de8341b3c1_cgraph">
<area shape="rect" title=" " alt="" coords="5,177,232,217"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="290,5,471,31"/>
<area shape="poly" title=" " alt="" coords="133,175,192,109,233,72,279,41,296,33,299,38,281,46,236,76,196,112,137,178"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="291,55,471,95"/>
<area shape="poly" title=" " alt="" coords="150,174,209,140,279,105,297,98,299,103,281,110,211,145,153,179"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#ae27248520d499eb63070fced55874344" title=" " alt="" coords="280,119,481,159"/>
<area shape="poly" title=" " alt="" coords="210,174,275,160,276,165,211,179"/>
<area shape="rect" href="classProGe_1_1NetlistWriter.html#a37a9a57941b5b77fd171d94c9ed196da" title=" " alt="" coords="547,177,699,217"/>
<area shape="poly" title=" " alt="" coords="232,194,534,194,534,199,232,199"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a5cf266b385667c578ba0b9cd17295113" title=" " alt="" coords="287,235,475,260"/>
<area shape="poly" title=" " alt="" coords="223,214,302,229,301,235,222,219"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a38d2bb6ad10cca8bc5b7bb8914ea32a9" title=" " alt="" coords="529,259,717,299"/>
<area shape="poly" title=" " alt="" coords="153,215,211,245,246,259,281,270,340,281,402,286,516,286,516,291,401,291,340,286,279,275,244,264,209,250,151,219"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="291,336,471,361"/>
<area shape="poly" title=" " alt="" coords="143,215,203,264,241,291,281,314,317,329,315,334,279,319,238,295,200,268,140,219"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="533,113,713,153"/>
<area shape="poly" title=" " alt="" coords="481,134,519,133,520,138,481,139"/>
<area shape="poly" title=" " alt="" coords="467,157,534,173,533,178,465,162"/>
<area shape="poly" title=" " alt="" coords="475,257,516,262,515,268,474,262"/>
</map>
</div>

</div>
</div>
<a id="aa3cd189d179c13fb8cf5bd27a7ceda58" name="aa3cd189d179c13fb8cf5bd27a7ceda58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3cd189d179c13fb8cf5bd27a7ceda58">&#9670;&#160;</a></span>writePortDeclaration()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VerilogNetlistWriter::writePortDeclaration </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>indentationLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>indentation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the port declaration of the given netlist block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The netlist block. </td></tr>
    <tr><td class="paramname">indentationLevel</td><td>The indentation level where the generic declaration is written. </td></tr>
    <tr><td class="paramname">indentation</td><td>The string used as indentation (one level). </td></tr>
    <tr><td class="paramname">stream</td><td>The stream to write. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00241">241</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  243</span>                                                      {</div>
<div class="line"><span class="lineno">  244</span>    stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a87fd02a35e6b257ecd4f4c9e02111e6f">generateIndentation</a>(indentationLevel, <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>) &lt;&lt; <span class="stringliteral">&quot;(&quot;</span></div>
<div class="line"><span class="lineno">  245</span>           &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  246</span> </div>
<div class="line"><span class="lineno">  247</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.portCount(); i++) {</div>
<div class="line"><span class="lineno">  248</span>        <span class="keyword">const</span> NetlistPort&amp; port = block.port(i);</div>
<div class="line"><span class="lineno">  249</span>        <span class="keywordtype">string</span> portName = port.name();</div>
<div class="line"><span class="lineno">  250</span>        <span class="keywordtype">string</span> direction = <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a9c800d0bd94be7e82100c90473cf9ddf">directionString</a>(port.direction());</div>
<div class="line"><span class="lineno">  251</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a87fd02a35e6b257ecd4f4c9e02111e6f">generateIndentation</a>(indentationLevel+1, <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>)</div>
<div class="line"><span class="lineno">  252</span>               &lt;&lt; direction;</div>
<div class="line"><span class="lineno">  253</span> </div>
<div class="line"><span class="lineno">  254</span>        <span class="keywordflow">if</span> (port.dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  255</span>           <span class="comment">//nothing to do</span></div>
<div class="line"><span class="lineno">  256</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  257</span>            stream &lt;&lt; <span class="stringliteral">&quot;[&quot;</span>;</div>
<div class="line"><span class="lineno">  258</span>            <span class="comment">// zero width ports as (0: 0 </span></div>
<div class="line"><span class="lineno">  259</span>            <span class="keywordflow">if</span> (<a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#af9398da5b2a324ad07f5e665165fcaa0">isNumber</a>(port.widthFormula()) &amp;&amp; </div>
<div class="line"><span class="lineno">  260</span>                    <a class="code hl_function" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt</a>(port.widthFormula()) == 0) {</div>
<div class="line"><span class="lineno">  261</span>                stream &lt;&lt; <span class="stringliteral">&quot;0&quot;</span>;</div>
<div class="line"><span class="lineno">  262</span>            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#af9398da5b2a324ad07f5e665165fcaa0">isNumber</a>(port.widthFormula())) {</div>
<div class="line"><span class="lineno">  263</span>                stream &lt;&lt; <a class="code hl_function" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt</a>(port.widthFormula()) - 1;</div>
<div class="line"><span class="lineno">  264</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  265</span>                stream &lt;&lt; port.widthFormula() &lt;&lt; <span class="stringliteral">&quot;-1&quot;</span>;</div>
<div class="line"><span class="lineno">  266</span>            }</div>
<div class="line"><span class="lineno">  267</span>            stream &lt;&lt; <span class="stringliteral">&quot;:0]&quot;</span>;</div>
<div class="line"><span class="lineno">  268</span>        }</div>
<div class="line"><span class="lineno">  269</span>        stream &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; portName;</div>
<div class="line"><span class="lineno">  270</span>        <span class="keywordflow">if</span> (i + 1 == block.portCount()) {</div>
<div class="line"><span class="lineno">  271</span>            stream &lt;&lt; <span class="stringliteral">&quot;);&quot;</span>;</div>
<div class="line"><span class="lineno">  272</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  273</span>            stream &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div>
<div class="line"><span class="lineno">  274</span>        }</div>
<div class="line"><span class="lineno">  275</span>        stream &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  276</span>    }</div>
<div class="line"><span class="lineno">  277</span>}</div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a9c800d0bd94be7e82100c90473cf9ddf"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a9c800d0bd94be7e82100c90473cf9ddf">ProGe::VerilogNetlistWriter::directionString</a></div><div class="ttdeci">static std::string directionString(Direction direction)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00573">VerilogNetlistWriter.cc:573</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00373">ProGe::NetlistPort::direction()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00573">directionString()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00623">generateIndentation()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00611">indentation()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00594">isNumber()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00283">ProGe::NetlistPort::name()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00253">ProGe::BaseNetlistBlock::port()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00248">ProGe::BaseNetlistBlock::portCount()</a>, <a class="el" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748">Conversion::toInt()</a>, and <a class="el" href="NetlistPort_8cc_source.html#l00316">ProGe::NetlistPort::widthFormula()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00139">writeBlock()</a>, <a class="el" href="DefaultDecoderGenerator_8cc_source.html#l00807">DefaultDecoderGenerator::writeInstructionDecoder()</a>, and <a class="el" href="DefaultICGenerator_8cc_source.html#l00947">DefaultICGenerator::writeInterconnectionNetwork()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_aa3cd189d179c13fb8cf5bd27a7ceda58_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_aa3cd189d179c13fb8cf5bd27a7ceda58_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_aa3cd189d179c13fb8cf5bd27a7ceda58_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_aa3cd189d179c13fb8cf5bd27a7ceda58_cgraph">
<area shape="rect" title=" " alt="" coords="5,312,203,352"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="280,5,419,45"/>
<area shape="poly" title=" " alt="" coords="108,311,124,260,152,191,193,119,219,85,249,55,266,44,269,48,252,59,223,88,197,121,156,193,129,262,113,313"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a96a7058e09048988e0357f062275cc14" title=" " alt="" coords="280,69,419,109"/>
<area shape="poly" title=" " alt="" coords="111,311,131,271,161,219,200,166,249,119,266,109,269,113,252,123,204,169,165,222,135,273,116,313"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a9c800d0bd94be7e82100c90473cf9ddf" title=" " alt="" coords="251,133,448,173"/>
<area shape="poly" title=" " alt="" coords="118,310,171,248,208,213,249,183,260,177,263,182,252,188,212,217,175,252,122,314"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a87fd02a35e6b257ecd4f4c9e02111e6f" title=" " alt="" coords="251,197,448,237"/>
<area shape="poly" title=" " alt="" coords="140,310,250,254,281,240,283,245,252,258,142,314"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b" title=" " alt="" coords="496,227,693,267"/>
<area shape="poly" title=" " alt="" coords="191,309,250,297,482,260,483,265,251,303,193,315"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#af9398da5b2a324ad07f5e665165fcaa0" title=" " alt="" coords="251,312,448,352"/>
<area shape="poly" title=" " alt="" coords="203,329,237,329,237,335,203,335"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="280,376,419,416"/>
<area shape="poly" title=" " alt="" coords="182,349,267,372,266,377,181,355"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a81c26b173c5f09d0894bd5db879158ac" title=" " alt="" coords="259,440,439,480"/>
<area shape="poly" title=" " alt="" coords="133,350,186,388,252,426,267,433,265,437,249,430,183,392,130,354"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="259,504,439,544"/>
<area shape="poly" title=" " alt="" coords="121,351,173,419,210,457,252,490,262,496,260,500,249,494,207,461,169,422,116,354"/>
<area shape="rect" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748" title=" " alt="" coords="283,569,416,594"/>
<area shape="poly" title=" " alt="" coords="115,351,133,394,162,449,202,506,226,532,252,554,271,564,268,569,249,558,222,535,198,509,157,452,128,396,110,353"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="280,619,419,659"/>
<area shape="poly" title=" " alt="" coords="113,351,129,402,157,470,198,541,223,574,252,603,269,614,266,619,249,607,219,578,193,544,152,472,124,404,108,353"/>
<area shape="poly" title=" " alt="" coords="449,226,483,231,482,236,448,232"/>
</map>
</div>

</div>
</div>
<a id="a418e54a157dfddec592102e5d927ec77" name="a418e54a157dfddec592102e5d927ec77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a418e54a157dfddec592102e5d927ec77">&#9670;&#160;</a></span>writePortMappings()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VerilogNetlistWriter::writePortMappings </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ofstream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the port mappings of the given block to the given stream.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The netlist block. </td></tr>
    <tr><td class="paramname">stream</td><td>The stream to write. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00488">488</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  489</span>                                                              {</div>
<div class="line"><span class="lineno">  490</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.subBlockCount(); i++) {</div>
<div class="line"><span class="lineno">  491</span>        <span class="keyword">const</span> BaseNetlistBlock&amp; component = block.subBlock(i);</div>
<div class="line"><span class="lineno">  492</span> </div>
<div class="line"><span class="lineno">  493</span>        <span class="comment">// virtual NetlistBlocks are omitted</span></div>
<div class="line"><span class="lineno">  494</span>        <span class="keywordflow">if</span> (component.isVirtual()) {</div>
<div class="line"><span class="lineno">  495</span>            <span class="keywordflow">continue</span>;</div>
<div class="line"><span class="lineno">  496</span>        }</div>
<div class="line"><span class="lineno">  497</span> </div>
<div class="line"><span class="lineno">  498</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; component.moduleName()&lt;&lt; endl;</div>
<div class="line"><span class="lineno">  499</span> </div>
<div class="line"><span class="lineno">  500</span>        <span class="comment">// create generic map(parameters)</span></div>
<div class="line"><span class="lineno">  501</span>        <span class="keywordflow">if</span> (component.parameterCount() &gt; 0) {</div>
<div class="line"><span class="lineno">  502</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;#(&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  503</span>            <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; component.parameterCount(); i++) {</div>
<div class="line"><span class="lineno">  504</span>                Parameter param = component.parameter(i);</div>
<div class="line"><span class="lineno">  505</span>                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(2) &lt;&lt; <span class="stringliteral">&quot;.&quot;</span> &lt;&lt; param.name() &lt;&lt; <span class="stringliteral">&quot;(&quot;</span>;</div>
<div class="line"><span class="lineno">  506</span> </div>
<div class="line"><span class="lineno">  507</span>                <span class="keywordflow">if</span> (param.type().lower() == <a class="code hl_variable" href="VerilogNetlistWriter_8cc.html#acfc77c68a90b0c87a2cec50ee1af7462">PARAM_STRING</a>) {</div>
<div class="line"><span class="lineno">  508</span>                    stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a835922e686fdaa2aa88ed77357dfe38e">genericMapStringValue</a>(param.value());</div>
<div class="line"><span class="lineno">  509</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  510</span>                    stream &lt;&lt; param.value();</div>
<div class="line"><span class="lineno">  511</span>                }</div>
<div class="line"><span class="lineno">  512</span>                <span class="keywordflow">if</span> (i == component.parameterCount() - 1) {</div>
<div class="line"><span class="lineno">  513</span>                    stream &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><span class="lineno">  514</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  515</span>                    stream &lt;&lt; <span class="stringliteral">&quot;),&quot;</span>;</div>
<div class="line"><span class="lineno">  516</span>                }</div>
<div class="line"><span class="lineno">  517</span>                stream &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  518</span>            }</div>
<div class="line"><span class="lineno">  519</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;)&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  520</span>        }</div>
<div class="line"><span class="lineno">  521</span>        <span class="comment">// create port map on unique(!) instance</span></div>
<div class="line"><span class="lineno">  522</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; component.instanceName()</div>
<div class="line"><span class="lineno">  523</span>               &lt;&lt; <span class="stringliteral">&quot;_&quot;</span> &lt;&lt; i &lt;&lt; endl</div>
<div class="line"><span class="lineno">  524</span>               &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(2) &lt;&lt; <span class="stringliteral">&quot;(&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  525</span>        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; component.portCount(); i++) {</div>
<div class="line"><span class="lineno">  526</span>            <span class="keyword">const</span> NetlistPort&amp; port = component.port(i);</div>
<div class="line"><span class="lineno">  527</span>            <span class="keywordtype">size_t</span> vertexDescriptor = block.netlist().descriptor(port);</div>
<div class="line"><span class="lineno">  528</span>            std::pair&lt;out_edge_iterator, out_edge_iterator&gt; edges =</div>
<div class="line"><span class="lineno">  529</span>                boost::out_edges(vertexDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  530</span> </div>
<div class="line"><span class="lineno">  531</span>            <span class="keywordtype">string</span> srcConn = port.name();</div>
<div class="line"><span class="lineno">  532</span>            <span class="keywordtype">string</span> dstConn = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><span class="lineno">  533</span>            <span class="keywordflow">if</span> (edges.first != edges.second) {</div>
<div class="line"><span class="lineno">  534</span>                <a class="code hl_typedef" href="classProGe_1_1VerilogNetlistWriter.html#ae7e5f553bc8f83cb9add6530a4d3e068">edge_descriptor</a> edgeDescriptor = *edges.first;</div>
<div class="line"><span class="lineno">  535</span>                <a class="code hl_typedef" href="classProGe_1_1VerilogNetlistWriter.html#a7e91d331678aaa619a5b1fd4442e00e6">vertex_descriptor</a> dstVertex =</div>
<div class="line"><span class="lineno">  536</span>                    boost::target(edgeDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  537</span>                NetlistPort* dstPort = block.netlist()[dstVertex];</div>
<div class="line"><span class="lineno">  538</span> </div>
<div class="line"><span class="lineno">  539</span>                <span class="keywordflow">if</span> (&amp;dstPort-&gt;parentBlock() == &amp;block) {</div>
<div class="line"><span class="lineno">  540</span>                    <span class="keywordflow">if</span> (port.dataType() != dstPort-&gt;dataType()) {</div>
<div class="line"><span class="lineno">  541</span>                        <span class="keywordflow">if</span> (port.dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  542</span>                            <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(dstPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8">BIT_VECTOR</a>);</div>
<div class="line"><span class="lineno">  543</span>                            dstConn = dstPort-&gt;name() + <span class="stringliteral">&quot;[0]&quot;</span>;</div>
<div class="line"><span class="lineno">  544</span>                        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  545</span>                            <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(dstPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>);</div>
<div class="line"><span class="lineno">  546</span>                            srcConn += <span class="stringliteral">&quot;[0]&quot;</span>;</div>
<div class="line"><span class="lineno">  547</span>                            dstConn = dstPort-&gt;name();</div>
<div class="line"><span class="lineno">  548</span>                        }</div>
<div class="line"><span class="lineno">  549</span>                    } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  550</span>                        dstConn = dstPort-&gt;name();</div>
<div class="line"><span class="lineno">  551</span>                    }</div>
<div class="line"><span class="lineno">  552</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  553</span>                    dstConn = <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(port);</div>
<div class="line"><span class="lineno">  554</span>                }</div>
<div class="line"><span class="lineno">  555</span>            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  556</span>                dstConn = <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(port);</div>
<div class="line"><span class="lineno">  557</span>            }</div>
<div class="line"><span class="lineno">  558</span>            stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(3) &lt;&lt; <span class="stringliteral">&quot;.&quot;</span> &lt;&lt; srcConn &lt;&lt; <span class="stringliteral">&quot;(&quot;</span> &lt;&lt; dstConn &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>;</div>
<div class="line"><span class="lineno">  559</span>            <span class="keywordflow">if</span> (i+1 &lt; component.portCount()) {</div>
<div class="line"><span class="lineno">  560</span>                stream &lt;&lt; <span class="stringliteral">&quot;,&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  561</span>            }</div>
<div class="line"><span class="lineno">  562</span>        }</div>
<div class="line"><span class="lineno">  563</span>        stream &lt;&lt; <span class="stringliteral">&quot;);&quot;</span> &lt;&lt; endl &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  564</span>    }</div>
<div class="line"><span class="lineno">  565</span>}</div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a48aee6580f762d57def4657c0da7411f"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">ProGe::VerilogNetlistWriter::portSignalName</a></div><div class="ttdeci">static std::string portSignalName(const NetlistPort &amp;port)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00641">VerilogNetlistWriter.cc:641</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a7e91d331678aaa619a5b1fd4442e00e6"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a7e91d331678aaa619a5b1fd4442e00e6">ProGe::VerilogNetlistWriter::vertex_descriptor</a></div><div class="ttdeci">boost::graph_traits&lt; Netlist &gt;::vertex_descriptor vertex_descriptor</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8hh_source.html#l00072">VerilogNetlistWriter.hh:72</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a835922e686fdaa2aa88ed77357dfe38e"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a835922e686fdaa2aa88ed77357dfe38e">ProGe::VerilogNetlistWriter::genericMapStringValue</a></div><div class="ttdeci">TCEString genericMapStringValue(const TCEString &amp;generic) const</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00676">VerilogNetlistWriter.cc:676</a></div></div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_ae7e5f553bc8f83cb9add6530a4d3e068"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#ae7e5f553bc8f83cb9add6530a4d3e068">ProGe::VerilogNetlistWriter::edge_descriptor</a></div><div class="ttdeci">boost::graph_traits&lt; Netlist &gt;::edge_descriptor edge_descriptor</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8hh_source.html#l00074">VerilogNetlistWriter.hh:74</a></div></div>
<div class="ttc" id="anamespaceProGe_html_a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8"><div class="ttname"><a href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93ada3757209f1d7064865ec0865b4f96f8">ProGe::BIT_VECTOR</a></div><div class="ttdeci">@ BIT_VECTOR</div><div class="ttdoc">Several bits.</div><div class="ttdef"><b>Definition</b> <a href="ProGeTypes_8hh_source.html#l00049">ProGeTypes.hh:48</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Application_8hh_source.html#l00086">assert</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00048">ProGe::BIT_VECTOR</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, <a class="el" href="Netlist_8cc_source.html#l00325">ProGe::Netlist::descriptor()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00676">genericMapStringValue()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00611">indentation()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00135">ProGe::BaseNetlistBlock::instanceName()</a>, <a class="el" href="BaseNetlistBlock_8hh_source.html#l00112">ProGe::BaseNetlistBlock::isVirtual()</a>, <a class="el" href="TCEString_8cc_source.html#l00078">TCEString::lower()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00140">ProGe::BaseNetlistBlock::moduleName()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00283">ProGe::NetlistPort::name()</a>, <a class="el" href="Parameter_8cc_source.html#l00133">ProGe::Parameter::name()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00059">PARAM_STRING</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00198">ProGe::BaseNetlistBlock::parameter()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00231">ProGe::BaseNetlistBlock::parameterCount()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00400">ProGe::NetlistPort::parentBlock()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00253">ProGe::BaseNetlistBlock::port()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00248">ProGe::BaseNetlistBlock::portCount()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00641">portSignalName()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00155">ProGe::BaseNetlistBlock::subBlock()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00150">ProGe::BaseNetlistBlock::subBlockCount()</a>, <a class="el" href="Parameter_8cc_source.html#l00138">ProGe::Parameter::type()</a>, and <a class="el" href="Parameter_8cc_source.html#l00143">ProGe::Parameter::value()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00139">writeBlock()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_a418e54a157dfddec592102e5d927ec77_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_a418e54a157dfddec592102e5d927ec77_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_a418e54a157dfddec592102e5d927ec77_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_a418e54a157dfddec592102e5d927ec77_cgraph">
<area shape="rect" title=" " alt="" coords="5,634,203,674"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="280,11,419,51"/>
<area shape="poly" title=" " alt="" coords="105,634,121,517,150,346,170,257,193,175,219,108,234,82,249,61,266,48,270,52,253,65,238,85,224,110,198,177,175,258,156,347,126,518,110,634"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a49739e02e077a8867e110b9a735efd5f" title=" " alt="" coords="257,76,442,101"/>
<area shape="poly" title=" " alt="" coords="103,634,107,546,114,483,126,414,144,340,170,266,204,196,249,132,266,116,287,104,290,109,270,121,253,136,209,199,175,268,149,342,131,415,119,484,112,546,108,634"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a835922e686fdaa2aa88ed77357dfe38e" title=" " alt="" coords="251,146,448,186"/>
<area shape="poly" title=" " alt="" coords="104,633,112,557,134,445,153,383,178,321,209,263,249,209,272,191,275,195,253,213,214,265,183,324,158,385,140,446,117,557,109,634"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b" title=" " alt="" coords="251,223,448,263"/>
<area shape="poly" title=" " alt="" coords="105,633,116,567,141,474,160,423,184,372,213,324,249,281,265,268,269,272,253,285,218,327,189,375,165,425,146,475,122,568,110,634"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="501,519,681,559"/>
<area shape="poly" title=" " alt="" coords="134,632,187,602,250,575,310,560,372,549,487,539,488,544,373,555,311,565,252,581,189,607,137,636"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a3b9435aa78c4b17a01c608a8a1e75086" title=" " alt="" coords="259,749,439,789"/>
<area shape="poly" title=" " alt="" coords="142,672,252,728,283,741,281,746,250,732,140,676"/>
<area shape="rect" href="classTCEString.html#a1bd22cedb80f18c21b625a2f31886dec" title=" " alt="" coords="285,813,413,839"/>
<area shape="poly" title=" " alt="" coords="122,673,175,735,211,769,252,798,274,808,271,813,249,803,208,774,171,739,118,676"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a9d0bed1868419a14e4a53f1a9af54e92" title=" " alt="" coords="501,277,681,317"/>
<area shape="poly" title=" " alt="" coords="105,633,117,574,142,493,161,450,185,408,214,370,249,339,276,322,305,308,367,291,429,283,487,283,487,288,429,289,368,296,307,313,279,326,252,343,218,374,189,411,166,452,147,495,122,575,111,634"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="735,634,873,674"/>
<area shape="poly" title=" " alt="" coords="181,631,250,619,373,607,469,602,565,605,687,619,729,628,728,633,686,625,564,611,469,607,373,612,251,625,182,637"/>
<area shape="rect" href="classProGe_1_1Parameter.html#ae144dcdce1810ec52e81c2cc2feefd6d" title=" " alt="" coords="501,341,682,367"/>
<area shape="poly" title=" " alt="" coords="107,633,120,580,147,509,166,472,189,437,217,405,249,378,280,362,312,349,380,336,448,333,508,337,508,342,448,338,381,341,313,355,282,367,252,383,220,409,193,440,170,475,152,511,126,581,112,634"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="259,863,439,903"/>
<area shape="poly" title=" " alt="" coords="117,673,138,710,168,757,206,806,252,848,263,855,260,859,249,852,202,809,163,760,133,713,113,676"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2e66e169fbf8ff09d3969b1b6aea5529" title=" " alt="" coords="259,417,439,457"/>
<area shape="poly" title=" " alt="" coords="115,632,167,556,205,512,249,473,270,460,273,465,252,477,209,516,171,559,119,635"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a15e6a17c2bcb45f82d1927e9ce4bf948" title=" " alt="" coords="501,455,681,495"/>
<area shape="poly" title=" " alt="" coords="124,632,178,585,212,561,250,541,309,518,371,501,487,481,488,486,372,507,311,523,252,546,215,566,181,590,127,636"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="522,978,661,1018"/>
<area shape="poly" title=" " alt="" coords="194,671,357,710,450,734,470,763,479,792,480,821,476,850,473,878,473,906,480,934,498,963,512,975,508,979,494,966,475,937,467,907,467,878,471,849,474,821,474,793,466,766,446,739,356,715,193,677"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a81c26b173c5f09d0894bd5db879158ac" title=" " alt="" coords="259,927,439,967"/>
<area shape="poly" title=" " alt="" coords="114,673,130,722,158,787,199,855,224,886,252,913,259,918,255,922,249,917,220,890,194,858,153,789,125,724,108,675"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="259,991,439,1031"/>
<area shape="poly" title=" " alt="" coords="111,674,124,733,150,815,169,858,192,902,219,942,252,977,258,982,254,986,249,981,215,945,187,904,164,861,145,816,119,734,106,675"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f" title=" " alt="" coords="251,634,448,674"/>
<area shape="poly" title=" " alt="" coords="203,651,237,651,237,657,203,657"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a072c040a06718d0b7e5ed94f40987850" title=" " alt="" coords="259,1055,439,1095"/>
<area shape="poly" title=" " alt="" coords="110,674,119,743,142,842,161,896,185,948,215,998,253,1041,257,1045,254,1049,249,1045,211,1001,180,951,156,898,137,844,114,744,104,675"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2420932d88a7ee19a332902729371e8c" title=" " alt="" coords="259,1119,439,1159"/>
<area shape="poly" title=" " alt="" coords="108,674,114,754,122,809,134,869,153,932,178,995,211,1054,253,1106,256,1109,253,1113,249,1109,206,1057,173,997,148,934,129,870,117,809,109,754,103,675"/>
<area shape="rect" href="classProGe_1_1Parameter.html#abd4e3df4f23fedeaca5be359675d3866" title=" " alt="" coords="263,1184,436,1209"/>
<area shape="poly" title=" " alt="" coords="107,674,108,764,114,827,125,898,142,971,168,1043,205,1111,227,1141,253,1169,259,1175,255,1179,249,1173,223,1145,200,1113,164,1045,137,972,119,899,109,828,103,765,102,674"/>
<area shape="rect" href="classProGe_1_1Parameter.html#a587df2f68a2c9175d50f90d4d7409957" title=" " alt="" coords="259,1233,439,1259"/>
<area shape="poly" title=" " alt="" coords="110,674,126,786,156,952,175,1037,198,1114,224,1178,238,1202,253,1220,256,1224,253,1228,249,1224,234,1205,219,1180,193,1116,170,1038,150,953,121,787,105,674"/>
<area shape="rect" href="classMapTools.html#aa23ba88b524d1d01cd1a5c8472e2a0d2" title=" " alt="" coords="506,55,677,80"/>
<area shape="poly" title=" " alt="" coords="442,78,492,73,492,79,442,83"/>
<area shape="rect" href="classMapTools.html#a5a1ca012e57d4b7d8d454d60f083e747" title=" " alt="" coords="506,5,677,31"/>
<area shape="poly" title=" " alt="" coords="405,73,447,61,495,40,520,32,522,37,497,44,449,66,407,78"/>
<area shape="rect" href="classTCEString.html#a78ff153f46a41bc14db5e07457898598" title=" " alt="" coords="515,153,668,179"/>
<area shape="poly" title=" " alt="" coords="448,163,501,163,501,169,448,169"/>
<area shape="rect" href="classTCEString.html#a433f407fac231cd68ffc89c520cebca8" title=" " alt="" coords="512,104,671,129"/>
<area shape="poly" title=" " alt="" coords="447,143,514,130,515,135,449,149"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="520,227,663,252"/>
<area shape="poly" title=" " alt="" coords="448,239,506,238,506,243,448,244"/>
<area shape="poly" title=" " alt="" coords="557,228,549,218,553,208,568,202,591,200,621,204,632,213,629,217,619,209,591,205,569,207,557,212,555,218,561,225"/>
<area shape="rect" href="classStringTools.html#a6d75f1d06967a1e242e173d3a14e6ac0" title=" " alt="" coords="496,1043,687,1068"/>
<area shape="poly" title=" " alt="" coords="414,830,433,837,450,849,467,872,475,895,475,941,475,985,482,1007,498,1028,504,1033,500,1037,494,1032,477,1009,470,986,469,941,469,896,462,874,446,853,431,842,412,835"/>
<area shape="poly" title=" " alt="" coords="390,454,497,505,515,512,514,517,495,510,388,459"/>
<area shape="poly" title=" " alt="" coords="372,414,426,371,495,326,509,319,511,324,497,331,429,375,375,418"/>
<area shape="poly" title=" " alt="" coords="397,414,495,377,525,368,526,373,497,382,399,419"/>
<area shape="poly" title=" " alt="" coords="305,417,302,407,309,398,325,392,349,390,377,393,392,400,390,405,376,398,349,395,326,397,312,402,307,408,310,416"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#aa89e84d065712d388751749e4156ae02" title=" " alt="" coords="501,391,681,431"/>
<area shape="poly" title=" " alt="" coords="439,425,487,420,488,425,440,430"/>
<area shape="poly" title=" " alt="" coords="440,448,488,456,487,461,439,454"/>
<area shape="poly" title=" " alt="" coords="392,631,535,563,537,568,394,636"/>
<area shape="poly" title=" " alt="" coords="422,672,450,691,461,705,468,720,472,748,478,775,485,786,497,797,546,821,568,827,589,828,634,819,685,797,719,775,747,746,769,714,786,685,790,688,773,717,751,749,722,779,688,802,635,824,590,833,567,832,544,826,495,802,481,790,473,777,467,749,463,721,457,708,446,695,419,676"/>
<area shape="poly" title=" " alt="" coords="427,672,450,691,472,727,480,762,479,796,474,830,469,863,469,896,477,929,498,963,512,975,508,979,494,966,472,931,463,896,464,862,469,829,474,796,474,762,467,729,446,694,424,676"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae" title=" " alt="" coords="522,863,661,903"/>
<area shape="poly" title=" " alt="" coords="424,672,450,691,464,711,472,730,475,768,478,806,485,824,498,843,512,855,508,859,494,846,480,827,472,807,469,769,467,732,460,713,446,695,421,676"/>
<area shape="rect" href="classProGe_1_1StaticSignal.html#a771306ecbda19e7a35602b6c825ca28a" title=" " alt="" coords="509,928,674,953"/>
<area shape="poly" title=" " alt="" coords="427,672,450,691,468,720,476,749,476,778,473,806,470,833,471,860,479,887,498,914,503,918,500,922,494,917,474,889,466,861,465,833,468,805,471,778,471,750,464,722,446,694,423,676"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89" title=" " alt="" coords="522,634,661,674"/>
<area shape="poly" title=" " alt="" coords="448,651,508,651,508,657,448,657"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#ae7d46d816c1ea9fc6e5e9b36b205ac56" title=" " alt="" coords="522,698,661,738"/>
<area shape="poly" title=" " alt="" coords="426,671,509,694,508,699,425,677"/>
<area shape="rect" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b" title=" " alt="" coords="514,763,669,788"/>
<area shape="poly" title=" " alt="" coords="416,672,450,691,465,706,474,721,483,735,498,748,511,755,509,760,494,752,478,738,469,723,461,709,446,695,414,677"/>
<area shape="poly" title=" " alt="" coords="661,651,721,651,721,657,661,657"/>
</map>
</div>

</div>
</div>
<a id="ac630fea13cf75560975e8f85b86dd794" name="ac630fea13cf75560975e8f85b86dd794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac630fea13cf75560975e8f85b86dd794">&#9670;&#160;</a></span>writeSignalAssignments()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VerilogNetlistWriter::writeSignalAssignments </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ofstream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the signal assignments of the given block to the given stream.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The netlist block. </td></tr>
    <tr><td class="paramname">stream</td><td>The stream. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00350">350</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  351</span>                                                              {</div>
<div class="line"><span class="lineno">  352</span>    set&lt;const BaseNetlistBlock*, NetlistBlockNameComparator&gt; subBlocks;</div>
<div class="line"><span class="lineno">  353</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.subBlockCount(); i++) {</div>
<div class="line"><span class="lineno">  354</span>        subBlocks.insert(&amp;block.subBlock(i));</div>
<div class="line"><span class="lineno">  355</span>    }</div>
<div class="line"><span class="lineno">  356</span> </div>
<div class="line"><span class="lineno">  357</span>    <span class="keyword">typedef</span> std::vector&lt;edge_descriptor&gt; EdgeTable;</div>
<div class="line"><span class="lineno">  358</span>    EdgeTable handledEdges;</div>
<div class="line"><span class="lineno">  359</span> </div>
<div class="line"><span class="lineno">  360</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.subBlockCount(); i++) {</div>
<div class="line"><span class="lineno">  361</span>        <span class="keyword">const</span> BaseNetlistBlock&amp; subBlock = block.subBlock(i);</div>
<div class="line"><span class="lineno">  362</span>        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; subBlock.portCount(); i++) {</div>
<div class="line"><span class="lineno">  363</span>            <span class="keyword">const</span> NetlistPort&amp; port = subBlock.port(i);</div>
<div class="line"><span class="lineno">  364</span>            <span class="keywordtype">size_t</span> vertexDescriptor = block.netlist().descriptor(port);</div>
<div class="line"><span class="lineno">  365</span>            std::pair&lt;out_edge_iterator, out_edge_iterator&gt; edges =</div>
<div class="line"><span class="lineno">  366</span>                boost::out_edges(vertexDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  367</span> </div>
<div class="line"><span class="lineno">  368</span>            <span class="keywordflow">while</span> (edges.first != edges.second) {</div>
<div class="line"><span class="lineno">  369</span>                <a class="code hl_typedef" href="classProGe_1_1VerilogNetlistWriter.html#ae7e5f553bc8f83cb9add6530a4d3e068">edge_descriptor</a> edgeDescriptor = *edges.first;</div>
<div class="line"><span class="lineno">  370</span>                edges.first++;</div>
<div class="line"><span class="lineno">  371</span>                <span class="keywordflow">if</span> (!<a class="code hl_function" href="classContainerTools.html#ad15d5d2985898719095ac28109586da2">ContainerTools::containsValue</a>(</div>
<div class="line"><span class="lineno">  372</span>                        handledEdges, edgeDescriptor)) {</div>
<div class="line"><span class="lineno">  373</span>                    <a class="code hl_typedef" href="classProGe_1_1VerilogNetlistWriter.html#a7e91d331678aaa619a5b1fd4442e00e6">vertex_descriptor</a> srcVertex =</div>
<div class="line"><span class="lineno">  374</span>                        boost::source(edgeDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  375</span>                    <a class="code hl_typedef" href="classProGe_1_1VerilogNetlistWriter.html#a7e91d331678aaa619a5b1fd4442e00e6">vertex_descriptor</a> dstVertex =</div>
<div class="line"><span class="lineno">  376</span>                        boost::target(edgeDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  377</span>                    NetlistPort* srcPort = block.netlist()[srcVertex];</div>
<div class="line"><span class="lineno">  378</span>                    NetlistPort* dstPort = block.netlist()[dstVertex];</div>
<div class="line"><span class="lineno">  379</span> </div>
<div class="line"><span class="lineno">  380</span>                    <span class="keywordflow">if</span> (&amp;dstPort-&gt;parentBlock() == &amp;block) {</div>
<div class="line"><span class="lineno">  381</span>                        <span class="keywordflow">continue</span>;</div>
<div class="line"><span class="lineno">  382</span>                    }</div>
<div class="line"><span class="lineno">  383</span> </div>
<div class="line"><span class="lineno">  384</span>                    <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(srcPort == &amp;port);</div>
<div class="line"><span class="lineno">  385</span>                    <span class="keywordflow">if</span> (<a class="code hl_function" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d">AssocTools::containsKey</a>(</div>
<div class="line"><span class="lineno">  386</span>                            subBlocks, &amp;srcPort-&gt;parentBlock()) &amp;&amp;</div>
<div class="line"><span class="lineno">  387</span>                        <a class="code hl_function" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d">AssocTools::containsKey</a>(</div>
<div class="line"><span class="lineno">  388</span>                            subBlocks, &amp;dstPort-&gt;parentBlock())) {</div>
<div class="line"><span class="lineno">  389</span>                        handledEdges.push_back(edgeDescriptor);</div>
<div class="line"><span class="lineno">  390</span>                        <span class="comment">// add the opposite edge too</span></div>
<div class="line"><span class="lineno">  391</span>                        std::pair&lt;edge_descriptor, bool&gt; opposite =</div>
<div class="line"><span class="lineno">  392</span>                            boost::edge(</div>
<div class="line"><span class="lineno">  393</span>                                dstVertex, srcVertex, block.netlist());</div>
<div class="line"><span class="lineno">  394</span>                        <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(opposite.second);</div>
<div class="line"><span class="lineno">  395</span>                        <a class="code hl_define" href="Application_8hh.html#acdcc5aaebf3f273c1762f24a6ece2e5e">assert</a>(opposite.first != edgeDescriptor);</div>
<div class="line"><span class="lineno">  396</span>                        handledEdges.push_back(opposite.first);</div>
<div class="line"><span class="lineno">  397</span> </div>
<div class="line"><span class="lineno">  398</span>                        PortConnectionProperty <span class="keyword">property</span> =</div>
<div class="line"><span class="lineno">  399</span>                            block.netlist()[edgeDescriptor];</div>
<div class="line"><span class="lineno">  400</span>                        <span class="keywordflow">if</span> (property.fullyConnected()) {</div>
<div class="line"><span class="lineno">  401</span>                            <span class="keywordflow">if</span> (srcPort-&gt;direction() == <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">OUT</a>) {</div>
<div class="line"><span class="lineno">  402</span>                                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;assign &quot;</span></div>
<div class="line"><span class="lineno">  403</span>                                       &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(*dstPort) &lt;&lt; <span class="stringliteral">&quot; = &quot;</span></div>
<div class="line"><span class="lineno">  404</span>                                       &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(*srcPort) &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><span class="lineno">  405</span>                                       &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  406</span>                            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  407</span>                                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;assign &quot;</span></div>
<div class="line"><span class="lineno">  408</span>                                       &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(*srcPort) &lt;&lt; <span class="stringliteral">&quot; = &quot;</span></div>
<div class="line"><span class="lineno">  409</span>                                       &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(*dstPort) &lt;&lt; <span class="stringliteral">&quot;;&quot;</span></div>
<div class="line"><span class="lineno">  410</span>                                       &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  411</span>                            }</div>
<div class="line"><span class="lineno">  412</span>                        } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  413</span>                            <span class="keywordtype">string</span> srcPortSignal;</div>
<div class="line"><span class="lineno">  414</span>                            <span class="keywordflow">if</span> (srcPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  415</span>                                srcPortSignal = <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(*srcPort);</div>
<div class="line"><span class="lineno">  416</span>                            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  417</span>                                <span class="keywordflow">if</span> (dstPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  418</span>                                    srcPortSignal =</div>
<div class="line"><span class="lineno">  419</span>                                        <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(*srcPort) + <span class="stringliteral">&quot;[&quot;</span> +</div>
<div class="line"><span class="lineno">  420</span>                                        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(</div>
<div class="line"><span class="lineno">  421</span>                                            property.port1FirstBit()) +</div>
<div class="line"><span class="lineno">  422</span>                                        <span class="stringliteral">&quot;]&quot;</span>;</div>
<div class="line"><span class="lineno">  423</span>                                } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  424</span>                                    srcPortSignal =</div>
<div class="line"><span class="lineno">  425</span>                                        <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(*srcPort) + <span class="stringliteral">&quot;[&quot;</span> +</div>
<div class="line"><span class="lineno">  426</span>                                        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(</div>
<div class="line"><span class="lineno">  427</span>                                            property.port1FirstBit() +</div>
<div class="line"><span class="lineno">  428</span>                                            property.width() - 1) +</div>
<div class="line"><span class="lineno">  429</span>                                        <span class="stringliteral">&quot;:&quot;</span> +</div>
<div class="line"><span class="lineno">  430</span>                                        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(</div>
<div class="line"><span class="lineno">  431</span>                                            property.port1FirstBit()) +</div>
<div class="line"><span class="lineno">  432</span>                                        <span class="stringliteral">&quot;]&quot;</span>;</div>
<div class="line"><span class="lineno">  433</span>                                }</div>
<div class="line"><span class="lineno">  434</span>                            }</div>
<div class="line"><span class="lineno">  435</span>                            <span class="keywordtype">string</span> dstPortSignal;</div>
<div class="line"><span class="lineno">  436</span>                            <span class="keywordflow">if</span> (dstPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  437</span>                                dstPortSignal = <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(*dstPort);</div>
<div class="line"><span class="lineno">  438</span>                            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  439</span>                                <span class="keywordflow">if</span> (srcPort-&gt;dataType() == <a class="code hl_enumvalue" href="namespaceProGe.html#a09e428ab5f43587b6234f455619c9d93a38d2bdd284c1573a1a887ea6cd6527a4">BIT</a>) {</div>
<div class="line"><span class="lineno">  440</span>                                    dstPortSignal =</div>
<div class="line"><span class="lineno">  441</span>                                        <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(*dstPort) + <span class="stringliteral">&quot;[&quot;</span> +</div>
<div class="line"><span class="lineno">  442</span>                                        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(</div>
<div class="line"><span class="lineno">  443</span>                                            property.port2FirstBit()) +</div>
<div class="line"><span class="lineno">  444</span>                                        <span class="stringliteral">&quot;]&quot;</span>;</div>
<div class="line"><span class="lineno">  445</span>                                } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  446</span>                                    dstPortSignal =</div>
<div class="line"><span class="lineno">  447</span>                                        <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(*dstPort) + <span class="stringliteral">&quot;[&quot;</span> +</div>
<div class="line"><span class="lineno">  448</span>                                        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(</div>
<div class="line"><span class="lineno">  449</span>                                            property.port2FirstBit() +</div>
<div class="line"><span class="lineno">  450</span>                                            property.width() - 1) +</div>
<div class="line"><span class="lineno">  451</span>                                        <span class="stringliteral">&quot;:&quot;</span> +</div>
<div class="line"><span class="lineno">  452</span>                                        <a class="code hl_function" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString</a>(</div>
<div class="line"><span class="lineno">  453</span>                                            property.port2FirstBit()) +</div>
<div class="line"><span class="lineno">  454</span>                                        <span class="stringliteral">&quot;]&quot;</span>;</div>
<div class="line"><span class="lineno">  455</span>                                }</div>
<div class="line"><span class="lineno">  456</span>                            }</div>
<div class="line"><span class="lineno">  457</span> </div>
<div class="line"><span class="lineno">  458</span>                            <span class="keywordflow">if</span> (srcPort-&gt;direction() == <a class="code hl_enumvalue" href="namespaceProGe.html#a44bf2280564f6ea8b569a1bd57f3869fad684bc05ffd2df5591d3991b27401675">OUT</a>) {</div>
<div class="line"><span class="lineno">  459</span>                                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;assign &quot;</span></div>
<div class="line"><span class="lineno">  460</span>                                       &lt;&lt; dstPortSignal &lt;&lt; <span class="stringliteral">&quot; = &quot;</span></div>
<div class="line"><span class="lineno">  461</span>                                       &lt;&lt; srcPortSignal &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  462</span>                            } <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  463</span>                                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;assign &quot;</span></div>
<div class="line"><span class="lineno">  464</span>                                       &lt;&lt; srcPortSignal &lt;&lt; <span class="stringliteral">&quot; = &quot;</span></div>
<div class="line"><span class="lineno">  465</span>                                       &lt;&lt; dstPortSignal &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  466</span>                            }</div>
<div class="line"><span class="lineno">  467</span>                        }</div>
<div class="line"><span class="lineno">  468</span>                    }</div>
<div class="line"><span class="lineno">  469</span>                }</div>
<div class="line"><span class="lineno">  470</span>            }</div>
<div class="line"><span class="lineno">  471</span>        }</div>
<div class="line"><span class="lineno">  472</span>    }</div>
<div class="line"><span class="lineno">  473</span> </div>
<div class="line"><span class="lineno">  474</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">groundWidth_</a> &gt; 0) {</div>
<div class="line"><span class="lineno">  475</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;assign &quot;</span></div>
<div class="line"><span class="lineno">  476</span>               &lt;&lt; <a class="code hl_variable" href="VerilogNetlistWriter_8cc.html#a195e1b25f33a80f65e1199803128f474">GROUND_SIGNAL</a> &lt;&lt; <span class="stringliteral">&quot; = {&quot;</span> &lt;&lt; <a class="code hl_variable" href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">groundWidth_</a> &lt;&lt;<span class="stringliteral">&quot;{1&#39;b0}};&quot;</span></div>
<div class="line"><span class="lineno">  477</span>               &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  478</span>    }</div>
<div class="line"><span class="lineno">  479</span>}</div>
<div class="ttc" id="aVerilogNetlistWriter_8cc_html_a195e1b25f33a80f65e1199803128f474"><div class="ttname"><a href="VerilogNetlistWriter_8cc.html#a195e1b25f33a80f65e1199803128f474">GROUND_SIGNAL</a></div><div class="ttdeci">const std::string GROUND_SIGNAL</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00058">VerilogNetlistWriter.cc:58</a></div></div>
<div class="ttc" id="aclassAssocTools_html_a80d4271773d7ce27cad54ecc1eceff1d"><div class="ttname"><a href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d">AssocTools::containsKey</a></div><div class="ttdeci">static bool containsKey(const ContainerType &amp;aContainer, const KeyType &amp;aKey)</div></div>
<div class="ttc" id="aclassContainerTools_html_ad15d5d2985898719095ac28109586da2"><div class="ttname"><a href="classContainerTools.html#ad15d5d2985898719095ac28109586da2">ContainerTools::containsValue</a></div><div class="ttdeci">static bool containsValue(const ContainerType &amp;aContainer, const ElementType &amp;aKey)</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Application_8hh_source.html#l00086">assert</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00047">ProGe::BIT</a>, <a class="el" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d">AssocTools::containsKey()</a>, <a class="el" href="classContainerTools.html#ad15d5d2985898719095ac28109586da2">ContainerTools::containsValue()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00362">ProGe::NetlistPort::dataType()</a>, <a class="el" href="Netlist_8cc_source.html#l00325">ProGe::Netlist::descriptor()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00373">ProGe::NetlistPort::direction()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00058">GROUND_SIGNAL</a>, <a class="el" href="VerilogNetlistWriter_8hh_source.html#l00117">groundWidth_</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00611">indentation()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="ProGeTypes_8hh_source.html#l00054">ProGe::OUT</a>, <a class="el" href="NetlistPort_8cc_source.html#l00400">ProGe::NetlistPort::parentBlock()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00253">ProGe::BaseNetlistBlock::port()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00248">ProGe::BaseNetlistBlock::portCount()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00641">portSignalName()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00155">ProGe::BaseNetlistBlock::subBlock()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00150">ProGe::BaseNetlistBlock::subBlockCount()</a>, and <a class="el" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b">Conversion::toString()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00139">writeBlock()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_ac630fea13cf75560975e8f85b86dd794_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_ac630fea13cf75560975e8f85b86dd794_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_ac630fea13cf75560975e8f85b86dd794_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_ac630fea13cf75560975e8f85b86dd794_cgraph">
<area shape="rect" title=" " alt="" coords="5,391,203,431"/>
<area shape="rect" href="classAssocTools.html#a80d4271773d7ce27cad54ecc1eceff1d" title=" " alt="" coords="259,5,439,31"/>
<area shape="poly" title=" " alt="" coords="104,391,114,324,138,229,157,178,181,128,211,82,249,41,256,35,260,40,252,45,216,85,185,131,161,180,143,231,120,325,110,391"/>
<area shape="rect" href="classContainerTools.html#ad15d5d2985898719095ac28109586da2" title=" " alt="" coords="259,55,440,95"/>
<area shape="poly" title=" " alt="" coords="107,390,121,334,148,258,167,217,190,176,217,139,249,105,255,101,258,105,252,109,221,142,194,179,171,219,153,260,126,336,112,392"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="280,119,419,159"/>
<area shape="poly" title=" " alt="" coords="109,390,127,345,156,286,197,223,221,195,249,169,266,158,269,163,252,173,225,198,201,227,161,288,132,347,114,392"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a49739e02e077a8867e110b9a735efd5f" title=" " alt="" coords="257,184,442,209"/>
<area shape="poly" title=" " alt="" coords="113,390,133,353,163,307,202,260,249,220,263,212,265,217,252,224,206,264,167,310,137,356,117,392"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a96a7058e09048988e0357f062275cc14" title=" " alt="" coords="280,234,419,274"/>
<area shape="poly" title=" " alt="" coords="122,389,176,337,211,309,249,284,266,275,268,280,252,288,214,313,179,341,125,393"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b" title=" " alt="" coords="251,298,448,338"/>
<area shape="poly" title=" " alt="" coords="149,389,250,348,271,340,273,345,252,352,151,394"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="259,362,439,402"/>
<area shape="poly" title=" " alt="" coords="203,397,245,392,246,397,203,402"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="517,394,655,434"/>
<area shape="poly" title=" " alt="" coords="203,411,251,411,503,412,503,417,251,417,203,416"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a81c26b173c5f09d0894bd5db879158ac" title=" " alt="" coords="259,477,439,517"/>
<area shape="poly" title=" " alt="" coords="163,429,279,470,277,475,161,434"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="259,541,439,581"/>
<area shape="poly" title=" " alt="" coords="127,429,181,478,215,504,252,526,265,533,263,538,249,531,212,508,178,482,123,433"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f" title=" " alt="" coords="251,605,448,645"/>
<area shape="poly" title=" " alt="" coords="118,430,139,465,169,508,208,552,252,591,261,596,259,601,249,595,204,556,165,511,135,468,114,433"/>
<area shape="rect" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b" title=" " alt="" coords="509,816,663,841"/>
<area shape="poly" title=" " alt="" coords="114,431,131,477,159,538,199,601,224,630,252,655,278,670,303,677,350,678,398,680,423,689,450,705,461,717,468,730,475,755,481,779,487,790,498,801,506,807,503,812,494,805,483,793,476,781,470,756,464,732,457,720,446,709,421,693,397,686,350,684,302,682,276,675,249,659,220,634,195,604,154,541,126,479,109,432"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a072c040a06718d0b7e5ed94f40987850" title=" " alt="" coords="259,719,439,759"/>
<area shape="poly" title=" " alt="" coords="113,431,128,484,156,555,197,632,223,667,252,699,268,710,265,715,249,703,219,671,192,634,151,557,123,485,108,432"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2420932d88a7ee19a332902729371e8c" title=" " alt="" coords="259,783,439,823"/>
<area shape="poly" title=" " alt="" coords="110,431,121,496,146,587,164,636,188,684,217,730,253,769,258,774,254,778,249,773,213,733,183,687,159,638,140,588,116,497,105,432"/>
<area shape="rect" href="classMapTools.html#aa23ba88b524d1d01cd1a5c8472e2a0d2" title=" " alt="" coords="501,159,671,184"/>
<area shape="poly" title=" " alt="" coords="442,184,487,179,487,185,442,189"/>
<area shape="rect" href="classMapTools.html#a5a1ca012e57d4b7d8d454d60f083e747" title=" " alt="" coords="501,208,671,233"/>
<area shape="poly" title=" " alt="" coords="442,203,487,208,487,213,442,209"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="515,305,657,331"/>
<area shape="poly" title=" " alt="" coords="448,315,501,315,501,321,448,321"/>
<area shape="poly" title=" " alt="" coords="552,307,545,297,549,287,563,281,586,279,615,282,626,291,623,296,612,287,586,284,564,286,553,291,550,296,556,304"/>
<area shape="poly" title=" " alt="" coords="431,602,446,591,460,573,467,556,470,519,473,482,480,463,494,444,503,436,507,440,498,448,485,466,478,483,475,520,472,557,464,576,450,595,434,607"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae" title=" " alt="" coords="517,458,655,498"/>
<area shape="poly" title=" " alt="" coords="428,602,446,591,463,571,470,551,477,529,494,508,503,502,506,506,498,512,482,532,475,552,467,574,450,595,431,607"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="496,522,676,562"/>
<area shape="poly" title=" " alt="" coords="413,602,447,590,495,572,515,564,517,569,497,576,449,595,415,607"/>
<area shape="rect" href="classProGe_1_1StaticSignal.html#a771306ecbda19e7a35602b6c825ca28a" title=" " alt="" coords="503,587,669,612"/>
<area shape="poly" title=" " alt="" coords="448,611,489,607,490,612,448,617"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="724,659,863,699"/>
<area shape="poly" title=" " alt="" coords="448,634,711,667,710,672,448,639"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89" title=" " alt="" coords="517,687,655,727"/>
<area shape="poly" title=" " alt="" coords="408,642,516,680,514,685,406,647"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#ae7d46d816c1ea9fc6e5e9b36b205ac56" title=" " alt="" coords="517,751,655,791"/>
<area shape="poly" title=" " alt="" coords="419,642,450,661,466,681,474,701,482,719,498,737,506,743,503,748,494,741,477,722,469,703,462,684,446,665,416,647"/>
<area shape="poly" title=" " alt="" coords="424,643,450,661,463,680,471,698,474,734,477,768,484,785,498,801,505,807,501,811,494,805,480,788,472,770,468,734,465,700,459,682,446,665,421,647"/>
<area shape="poly" title=" " alt="" coords="655,695,710,688,711,693,656,701"/>
</map>
</div>

</div>
</div>
<a id="a21f1b9809cc47f9f71074b3f69b7014d" name="a21f1b9809cc47f9f71074b3f69b7014d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f1b9809cc47f9f71074b3f69b7014d">&#9670;&#160;</a></span>writeSignalDeclarations()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ProGe::VerilogNetlistWriter::writeSignalDeclarations </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classProGe_1_1BaseNetlistBlock.html">BaseNetlistBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ofstream &amp;&#160;</td>
          <td class="paramname"><em>stream</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Writes the Verilog signal declarations to the given stream.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">block</td><td>The block of which the signals are written. </td></tr>
    <tr><td class="paramname">stream</td><td>The stream to write. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00286">286</a> of file <a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  287</span>                                                        {</div>
<div class="line"><span class="lineno">  288</span>    <span class="comment">// collect all the sub blocks to a set</span></div>
<div class="line"><span class="lineno">  289</span>    <span class="keyword">typedef</span> std::set&lt;const BaseNetlistBlock*, NetlistBlockNameComparator&gt;</div>
<div class="line"><span class="lineno">  290</span>        BlockSet;</div>
<div class="line"><span class="lineno">  291</span>    BlockSet subBlocks;</div>
<div class="line"><span class="lineno">  292</span>    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; block.subBlockCount(); i++) {</div>
<div class="line"><span class="lineno">  293</span>        <span class="comment">// ports belonging to virtual blocks have static values, thus they are</span></div>
<div class="line"><span class="lineno">  294</span>        <span class="comment">// excluded</span></div>
<div class="line"><span class="lineno">  295</span>        <span class="keywordflow">if</span> (!block.subBlock(i).isVirtual()) {</div>
<div class="line"><span class="lineno">  296</span>            subBlocks.insert(&amp;block.subBlock(i));</div>
<div class="line"><span class="lineno">  297</span>        }</div>
<div class="line"><span class="lineno">  298</span>    }</div>
<div class="line"><span class="lineno">  299</span> </div>
<div class="line"><span class="lineno">  300</span>    <span class="comment">// create a signal for each port in the sub-blocks</span></div>
<div class="line"><span class="lineno">  301</span>    <span class="keywordflow">for</span> (BlockSet::const_iterator iter = subBlocks.begin();</div>
<div class="line"><span class="lineno">  302</span>         iter != subBlocks.end(); iter++) {</div>
<div class="line"><span class="lineno">  303</span>        <span class="keyword">const</span> BaseNetlistBlock* subBlock = *iter;</div>
<div class="line"><span class="lineno">  304</span> </div>
<div class="line"><span class="lineno">  305</span>        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; subBlock-&gt;portCount(); i++) {</div>
<div class="line"><span class="lineno">  306</span>            <span class="keyword">const</span> NetlistPort&amp; port = subBlock-&gt;port(i);</div>
<div class="line"><span class="lineno">  307</span> </div>
<div class="line"><span class="lineno">  308</span>            <span class="keywordtype">size_t</span> vertexDescriptor = block.netlist().descriptor(port);</div>
<div class="line"><span class="lineno">  309</span>            std::pair&lt;out_edge_iterator, out_edge_iterator&gt; edges =</div>
<div class="line"><span class="lineno">  310</span>                boost::out_edges(vertexDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  311</span> </div>
<div class="line"><span class="lineno">  312</span>            <span class="keywordflow">if</span> (edges.first != edges.second) {</div>
<div class="line"><span class="lineno">  313</span>                <a class="code hl_typedef" href="classProGe_1_1VerilogNetlistWriter.html#ae7e5f553bc8f83cb9add6530a4d3e068">edge_descriptor</a> edgeDescriptor = *edges.first;</div>
<div class="line"><span class="lineno">  314</span>                <a class="code hl_typedef" href="classProGe_1_1VerilogNetlistWriter.html#a7e91d331678aaa619a5b1fd4442e00e6">vertex_descriptor</a> dstVertex =</div>
<div class="line"><span class="lineno">  315</span>                    boost::target(edgeDescriptor, block.netlist());</div>
<div class="line"><span class="lineno">  316</span>                NetlistPort* dstPort = block.netlist()[dstVertex];</div>
<div class="line"><span class="lineno">  317</span>                <span class="keywordflow">if</span> (&amp;dstPort-&gt;parentBlock() != &amp;block) {</div>
<div class="line"><span class="lineno">  318</span>                    stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;wire&quot;</span></div>
<div class="line"><span class="lineno">  319</span>                           &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a57babdae13f0efd9b3f3c1371bdccd61">portSignalType</a>(port) &lt;&lt; <span class="stringliteral">&quot; &quot;</span></div>
<div class="line"><span class="lineno">  320</span>                           &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(port) &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  321</span>                }</div>
<div class="line"><span class="lineno">  322</span>            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!port.hasStaticValue()) {</div>
<div class="line"><span class="lineno">  323</span>                <span class="comment">// assume the port is connected to ground if is is</span></div>
<div class="line"><span class="lineno">  324</span>                <span class="comment">// unconnected in the netlist</span></div>
<div class="line"><span class="lineno">  325</span>                <span class="keywordflow">if</span> (port.realWidthAvailable()) {</div>
<div class="line"><span class="lineno">  326</span>                    <a class="code hl_variable" href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">groundWidth_</a> = </div>
<div class="line"><span class="lineno">  327</span>                        std::max(port.realWidth(), <a class="code hl_variable" href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">groundWidth_</a>);</div>
<div class="line"><span class="lineno">  328</span>                }</div>
<div class="line"><span class="lineno">  329</span>                stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;wire&quot;</span></div>
<div class="line"><span class="lineno">  330</span>                       &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a57babdae13f0efd9b3f3c1371bdccd61">portSignalType</a>(port) &lt;&lt; <span class="stringliteral">&quot; &quot;</span></div>
<div class="line"><span class="lineno">  331</span>                       &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f">portSignalName</a>(port) &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  332</span>            }</div>
<div class="line"><span class="lineno">  333</span>        }</div>
<div class="line"><span class="lineno">  334</span>    }</div>
<div class="line"><span class="lineno">  335</span>    </div>
<div class="line"><span class="lineno">  336</span>    <span class="comment">// create a ground signal</span></div>
<div class="line"><span class="lineno">  337</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">groundWidth_</a> &gt; 0) {</div>
<div class="line"><span class="lineno">  338</span>        stream &lt;&lt; <a class="code hl_function" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b">indentation</a>(1) &lt;&lt; <span class="stringliteral">&quot;wire[&quot;</span> &lt;&lt; <a class="code hl_variable" href="classProGe_1_1VerilogNetlistWriter.html#a7f1e9464844d2ebf9e3f3f405502930d">groundWidth_</a> - 1 &lt;&lt; <span class="stringliteral">&quot;:0]&quot;</span></div>
<div class="line"><span class="lineno">  339</span>               &lt;&lt; <a class="code hl_variable" href="VerilogNetlistWriter_8cc.html#a195e1b25f33a80f65e1199803128f474">GROUND_SIGNAL</a> &lt;&lt; <span class="stringliteral">&quot;;&quot;</span> &lt;&lt; endl;</div>
<div class="line"><span class="lineno">  340</span>    }</div>
<div class="line"><span class="lineno">  341</span>}</div>
<div class="ttc" id="aclassProGe_1_1VerilogNetlistWriter_html_a57babdae13f0efd9b3f3c1371bdccd61"><div class="ttname"><a href="classProGe_1_1VerilogNetlistWriter.html#a57babdae13f0efd9b3f3c1371bdccd61">ProGe::VerilogNetlistWriter::portSignalType</a></div><div class="ttdeci">static std::string portSignalType(const NetlistPort &amp;port)</div><div class="ttdef"><b>Definition</b> <a href="VerilogNetlistWriter_8cc_source.html#l00659">VerilogNetlistWriter.cc:659</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="Netlist_8cc_source.html#l00325">ProGe::Netlist::descriptor()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00058">GROUND_SIGNAL</a>, <a class="el" href="VerilogNetlistWriter_8hh_source.html#l00117">groundWidth_</a>, <a class="el" href="NetlistPort_8cc_source.html#l00423">ProGe::NetlistPort::hasStaticValue()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00611">indentation()</a>, <a class="el" href="BaseNetlistBlock_8hh_source.html#l00112">ProGe::BaseNetlistBlock::isVirtual()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00348">ProGe::BaseNetlistBlock::netlist()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00400">ProGe::NetlistPort::parentBlock()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00253">ProGe::BaseNetlistBlock::port()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00248">ProGe::BaseNetlistBlock::portCount()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00641">portSignalName()</a>, <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00659">portSignalType()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00348">ProGe::NetlistPort::realWidth()</a>, <a class="el" href="NetlistPort_8cc_source.html#l00334">ProGe::NetlistPort::realWidthAvailable()</a>, <a class="el" href="BaseNetlistBlock_8cc_source.html#l00155">ProGe::BaseNetlistBlock::subBlock()</a>, and <a class="el" href="BaseNetlistBlock_8cc_source.html#l00150">ProGe::BaseNetlistBlock::subBlockCount()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00139">writeBlock()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classProGe_1_1VerilogNetlistWriter_a21f1b9809cc47f9f71074b3f69b7014d_cgraph.gif" border="0" usemap="#aclassProGe_1_1VerilogNetlistWriter_a21f1b9809cc47f9f71074b3f69b7014d_cgraph" alt=""/></div>
<map name="aclassProGe_1_1VerilogNetlistWriter_a21f1b9809cc47f9f71074b3f69b7014d_cgraph" id="aclassProGe_1_1VerilogNetlistWriter_a21f1b9809cc47f9f71074b3f69b7014d_cgraph">
<area shape="rect" title=" " alt="" coords="5,721,203,761"/>
<area shape="rect" href="classProGe_1_1Netlist.html#a49739e02e077a8867e110b9a735efd5f" title=" " alt="" coords="257,55,442,80"/>
<area shape="poly" title=" " alt="" coords="103,720,108,623,115,553,127,473,145,388,170,301,204,217,249,138,276,107,308,85,312,89,280,111,253,141,209,219,175,303,150,389,132,474,120,554,113,624,108,721"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a2f585d51649568c1aa541c1814624fae" title=" " alt="" coords="525,105,664,145"/>
<area shape="poly" title=" " alt="" coords="103,720,107,636,115,577,127,511,145,442,171,373,205,308,249,250,277,224,308,201,377,167,447,145,511,131,512,136,448,150,379,172,311,206,280,228,253,253,209,311,175,375,150,443,132,512,120,578,113,636,108,721"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a3e2a6e36e604bc6144bbaafa82bc188b" title=" " alt="" coords="251,749,448,789"/>
<area shape="poly" title=" " alt="" coords="203,749,238,753,237,759,203,755"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a3b9435aa78c4b17a01c608a8a1e75086" title=" " alt="" coords="259,813,439,853"/>
<area shape="poly" title=" " alt="" coords="152,758,252,798,273,806,271,811,250,803,150,763"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#ac7a5df4ee24f3295de7f43a8bd9f38ea" title=" " alt="" coords="259,877,439,917"/>
<area shape="poly" title=" " alt="" coords="126,759,180,810,215,838,252,862,265,869,262,874,249,867,212,842,176,814,122,763"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a68c5096d30a6af871dc526609c25dd77" title=" " alt="" coords="525,169,664,209"/>
<area shape="poly" title=" " alt="" coords="104,720,113,646,136,540,154,482,179,424,210,369,249,320,277,294,308,272,377,237,447,213,511,197,512,203,449,218,379,242,311,276,280,298,253,324,214,372,184,427,159,484,141,542,118,647,109,721"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a81c26b173c5f09d0894bd5db879158ac" title=" " alt="" coords="259,941,439,981"/>
<area shape="poly" title=" " alt="" coords="118,760,138,795,169,840,207,887,252,927,261,932,258,936,249,931,203,890,164,844,134,798,113,762"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a8bd36ebe0495cf3f7824df1b793b0da8" title=" " alt="" coords="259,1005,439,1045"/>
<area shape="poly" title=" " alt="" coords="114,760,131,807,159,869,200,934,225,964,252,991,259,995,256,1000,249,995,221,968,196,938,155,872,126,809,109,762"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a48aee6580f762d57def4657c0da7411f" title=" " alt="" coords="251,334,448,374"/>
<area shape="poly" title=" " alt="" coords="116,719,326,384,330,387,120,722"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aed7ac29e1ebe6048937a62b034036b89" title=" " alt="" coords="525,462,664,502"/>
<area shape="poly" title=" " alt="" coords="124,719,179,671,249,620,315,582,369,558,495,511,515,504,517,509,497,517,371,563,317,587,252,624,182,675,128,723"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a30f263f1d6ed0a331fd58f9ab1d344d1" title=" " alt="" coords="741,634,895,674"/>
<area shape="poly" title=" " alt="" coords="166,718,229,704,303,697,342,699,380,705,416,716,450,735,464,748,472,764,475,797,478,829,484,843,498,856,548,882,571,888,593,890,640,881,692,856,715,840,735,821,767,776,790,728,805,687,810,688,795,730,772,778,739,824,718,844,695,860,641,886,593,895,570,894,546,887,494,860,480,846,472,831,469,798,466,766,460,751,446,739,414,721,378,710,341,704,303,702,230,709,167,723"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#a57babdae13f0efd9b3f3c1371bdccd61" title=" " alt="" coords="251,634,448,674"/>
<area shape="poly" title=" " alt="" coords="161,718,278,676,280,681,163,723"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a072c040a06718d0b7e5ed94f40987850" title=" " alt="" coords="259,1069,439,1109"/>
<area shape="poly" title=" " alt="" coords="111,760,125,818,151,897,170,940,193,982,220,1021,252,1055,258,1059,255,1063,249,1059,216,1024,188,984,165,942,146,899,120,820,106,762"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a2420932d88a7ee19a332902729371e8c" title=" " alt="" coords="259,1133,439,1173"/>
<area shape="poly" title=" " alt="" coords="110,760,120,828,143,925,162,977,186,1028,216,1076,253,1119,257,1123,254,1127,249,1123,211,1080,181,1031,157,979,138,926,114,830,104,761"/>
<area shape="rect" href="classMapTools.html#aa23ba88b524d1d01cd1a5c8472e2a0d2" title=" " alt="" coords="509,55,680,80"/>
<area shape="poly" title=" " alt="" coords="442,65,496,65,496,70,442,70"/>
<area shape="rect" href="classMapTools.html#a5a1ca012e57d4b7d8d454d60f083e747" title=" " alt="" coords="509,5,680,31"/>
<area shape="poly" title=" " alt="" coords="413,52,517,31,518,36,414,57"/>
<area shape="rect" href="classStringTools.html#a9f28a066b5e6fedaa2c1eed6efc51198" title=" " alt="" coords="523,945,666,971"/>
<area shape="poly" title=" " alt="" coords="432,787,450,799,469,824,476,849,482,874,498,900,522,921,550,937,547,942,519,925,494,904,477,876,471,851,464,826,446,803,429,791"/>
<area shape="poly" title=" " alt="" coords="559,947,551,937,555,927,570,921,595,919,625,922,638,931,634,936,623,927,595,924,571,926,558,931,556,936,563,944"/>
<area shape="poly" title=" " alt="" coords="358,332,378,294,408,247,447,197,494,155,511,144,514,149,498,159,451,201,413,250,383,297,363,335"/>
<area shape="poly" title=" " alt="" coords="370,332,441,265,495,218,511,210,514,215,497,223,444,269,374,336"/>
<area shape="rect" href="classProGe_1_1BaseNetlistBlock.html#a846c4d66dbddd831907774ef6de048aa" title=" " alt="" coords="505,398,685,438"/>
<area shape="poly" title=" " alt="" coords="427,371,505,392,504,397,426,377"/>
<area shape="rect" href="classProGe_1_1StaticSignal.html#a771306ecbda19e7a35602b6c825ca28a" title=" " alt="" coords="512,233,677,259"/>
<area shape="poly" title=" " alt="" coords="384,332,436,304,495,276,536,260,538,265,497,280,438,308,386,336"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#aa3e84f088411ac57fc633efc82b36195" title=" " alt="" coords="749,370,887,410"/>
<area shape="poly" title=" " alt="" coords="419,331,478,319,548,310,621,309,694,319,740,337,779,360,777,364,737,342,693,325,621,314,548,315,479,324,420,337"/>
<area shape="poly" title=" " alt="" coords="378,372,432,410,497,448,513,455,511,460,495,452,429,414,375,376"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#ae7d46d816c1ea9fc6e5e9b36b205ac56" title=" " alt="" coords="525,334,664,374"/>
<area shape="poly" title=" " alt="" coords="448,351,512,351,512,357,448,357"/>
<area shape="rect" href="classConversion.html#a92a58c79ba77b64a02df8d0755e86e1b" title=" " alt="" coords="517,527,672,552"/>
<area shape="poly" title=" " alt="" coords="365,373,417,441,455,480,497,512,512,519,510,524,495,516,451,484,413,445,361,376"/>
<area shape="poly" title=" " alt="" coords="660,459,692,448,765,414,768,419,694,452,662,464"/>
<area shape="poly" title=" " alt="" coords="665,497,695,512,727,537,755,565,799,621,794,624,751,569,723,541,692,516,663,502"/>
<area shape="poly" title=" " alt="" coords="370,632,494,512,511,503,514,508,498,516,373,635"/>
<area shape="poly" title=" " alt="" coords="448,651,727,651,727,657,448,657"/>
<area shape="poly" title=" " alt="" coords="376,632,430,596,495,562,519,553,521,558,497,567,432,601,379,636"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a4b890f46510966ba58b20f16f8c83a07" title=" " alt="" coords="525,691,664,731"/>
<area shape="poly" title=" " alt="" coords="436,671,513,690,512,695,435,677"/>
<area shape="rect" href="classProGe_1_1VerilogNetlistWriter.html#af9398da5b2a324ad07f5e665165fcaa0" title=" " alt="" coords="496,755,693,795"/>
<area shape="poly" title=" " alt="" coords="414,672,450,690,465,704,474,717,483,729,498,741,508,747,505,752,494,746,479,733,470,720,461,707,446,695,412,676"/>
<area shape="rect" href="classConversion.html#abf1297268762096c8e6ac6b0f666c748" title=" " alt="" coords="528,820,661,845"/>
<area shape="poly" title=" " alt="" coords="423,672,450,691,462,706,469,721,474,750,479,779,486,792,498,805,517,817,514,822,494,809,481,795,474,780,469,751,464,723,457,709,446,695,420,676"/>
<area shape="rect" href="classProGe_1_1NetlistPort.html#a33e19136c2387555b25a865c0ac47358" title=" " alt="" coords="525,577,664,617"/>
<area shape="poly" title=" " alt="" coords="435,631,512,613,513,618,436,637"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a7f1e9464844d2ebf9e3f3f405502930d" name="a7f1e9464844d2ebf9e3f3f405502930d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f1e9464844d2ebf9e3f3f405502930d">&#9670;&#160;</a></span>groundWidth_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ProGe::VerilogNetlistWriter::groundWidth_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Width of the ground signal. </p>

<p class="definition">Definition at line <a class="el" href="VerilogNetlistWriter_8hh_source.html#l00117">117</a> of file <a class="el" href="VerilogNetlistWriter_8hh_source.html">VerilogNetlistWriter.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00350">writeSignalAssignments()</a>, and <a class="el" href="VerilogNetlistWriter_8cc_source.html#l00286">writeSignalDeclarations()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="VerilogNetlistWriter_8hh_source.html">VerilogNetlistWriter.hh</a></li>
<li><a class="el" href="VerilogNetlistWriter_8cc_source.html">VerilogNetlistWriter.cc</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
