$date
	Sun May 18 14:59:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PCController_tb $end
$scope module pc_controller $end
$var wire 32 ! branch_target [31:0] $end
$var wire 32 " jump_target [31:0] $end
$var wire 32 # pc [31:0] $end
$var wire 3 $ pcc_op [2:0] $end
$var wire 32 % trap_target [31:0] $end
$var reg 32 & next_pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b100 $
b0 #
b10010001101000101011001111000 "
b0 !
$end
#10000
b100 &
b0 $
b0 "
#20000
b11011110101011010000000000000000 &
b11011110101011010000000000000000 "
b10 $
b100 #
#30000
b1011111011101111 !
b1 $
b11011110101011010000000000000000 #
#40000
b1011111011101000 &
b1011111011101000 !
#50000
b11001010111111101011101010111110 &
b11001010111111101011101010111110 %
b11 $
b1011111011101000 #
#60000
b1000000000100 &
b0 $
b1000000000000 #
#70000
b0 &
b11 $
b0 %
#80000
b1000000000000 &
b100 $
b10001000100010001000100010000 "
#90000
b10001000100010001000100010000 &
b10 $
b10000000000000001000000000000 %
#100000
