module PIPO2 (dout, din, ld,
 clr, clk);
 input [15:0] din;
 input ld, clr, clk;
 output reg [15:0] dout;
 always @(posedge clk)
 if (clr) dout <= 16â€™b0;
 else if (ld) dout <= din;
endmodule
