s1(15Mar2025:23:23:18):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale +xmseq_udp_delay+20ps -define GLS_RUN -define INITIALIZE_MEMORY -xminitialize 0 -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v -v ../../synth/synth_with_sram/core.out.v -v ../../rtl/verilog/fullchip.v ../../rtl/verilog/fullchip_tb.v 
s2(16Mar2025:02:32:25):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale +xmseq_udp_delay+20ps -define GLS_RUN -define INITIALIZE_MEMORY -xminitialize 0 -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v -v ../../synth/synth_with_sram/core.out.v -v ../../rtl/verilog/fullchip.v ../../rtl/verilog/fullchip_tb.v 
s3(16Mar2025:14:36:10):  xrun +gui +access+rwc +xm64bit +xmstatus +xmtimescale+1ns/1ps +xmoveride_timescale +xmseq_udp_delay+20ps -define GLS_RUN -define INITIALIZE_MEMORY -xminitialize 0 -v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v -v ../../synth/synth_with_sram/core.out.v -v ../../rtl/verilog/fullchip.v ../../rtl/verilog/fullchip_tb.v 
