Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:41:37 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 164 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.955        0.000                      0                16466        0.042        0.000                      0                16466        3.225        0.000                       0                  7534  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.955        0.000                      0                16466        0.042        0.000                      0                16466        3.225        0.000                       0                  7534  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.182ns (23.522%)  route 3.843ns (76.478%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.037     0.037    fsm10/clk
    SLICE_X24Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.299     0.434    fsm10/fsm10_out[2]
    SLICE_X24Y62         LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118     0.552 f  fsm10/out[0]_i_2__9/O
                         net (fo=10, routed)          0.333     0.885    fsm6/out[31]_i_3__6_1
    SLICE_X22Y60         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     0.985 f  fsm6/out[31]_i_4__5/O
                         net (fo=2, routed)           0.113     1.098    fsm5/out_reg[0]_115
    SLICE_X22Y59         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.161 f  fsm5/out[31]_i_3__6/O
                         net (fo=44, routed)          0.312     1.473    fsm5/out_reg[0]_58
    SLICE_X24Y54         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.640 r  fsm5/mem[11][0][31]_i_14/O
                         net (fo=4, routed)           0.329     1.969    fsm5/mem[11][0][31]_i_14_n_0
    SLICE_X25Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     2.033 r  fsm5/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.048     3.081    A0_0/A0_0_addr0[1]
    SLICE_X20Y21         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.147 r  A0_0/out[12]_i_10/O
                         net (fo=1, routed)           0.127     3.274    A0_0/out[12]_i_10_n_0
    SLICE_X20Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.453 r  A0_0/out[12]_i_3/O
                         net (fo=1, routed)           0.462     3.915    A0_0/out[12]_i_3_n_0
    SLICE_X16Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     4.063 r  A0_0/out[12]_i_1/O
                         net (fo=3, routed)           0.760     4.823    A0_0/A0_0_read_data[12]
    SLICE_X25Y50         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     5.002 r  A0_0/out[12]_i_1__5/O
                         net (fo=1, routed)           0.060     5.062    A_sh_read0_0/D[12]
    SLICE_X25Y50         FDRE                                         r  A_sh_read0_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X25Y50         FDRE                                         r  A_sh_read0_0/out_reg[12]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y50         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 1.071ns (21.658%)  route 3.874ns (78.342%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.037     0.037    fsm10/clk
    SLICE_X24Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.299     0.434    fsm10/fsm10_out[2]
    SLICE_X24Y62         LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118     0.552 f  fsm10/out[0]_i_2__9/O
                         net (fo=10, routed)          0.333     0.885    fsm6/out[31]_i_3__6_1
    SLICE_X22Y60         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     0.985 f  fsm6/out[31]_i_4__5/O
                         net (fo=2, routed)           0.113     1.098    fsm5/out_reg[0]_115
    SLICE_X22Y59         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.161 f  fsm5/out[31]_i_3__6/O
                         net (fo=44, routed)          0.312     1.473    fsm5/out_reg[0]_58
    SLICE_X24Y54         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.640 r  fsm5/mem[11][0][31]_i_14/O
                         net (fo=4, routed)           0.329     1.969    fsm5/mem[11][0][31]_i_14_n_0
    SLICE_X25Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     2.033 r  fsm5/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.096     3.129    A0_0/A0_0_addr0[1]
    SLICE_X19Y24         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.098     3.227 r  A0_0/out[5]_i_12/O
                         net (fo=1, routed)           0.268     3.495    A0_0/out[5]_i_12_n_0
    SLICE_X19Y24         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     3.608 r  A0_0/out[5]_i_4/O
                         net (fo=1, routed)           0.249     3.857    A0_0/out[5]_i_4_n_0
    SLICE_X20Y29         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.971 r  A0_0/out[5]_i_1/O
                         net (fo=3, routed)           0.853     4.824    A0_0/A0_0_read_data[5]
    SLICE_X26Y50         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     4.960 r  A0_0/out[5]_i_1__5/O
                         net (fo=1, routed)           0.022     4.982    A_sh_read0_0/D[5]
    SLICE_X26Y50         FDRE                                         r  A_sh_read0_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X26Y50         FDRE                                         r  A_sh_read0_0/out_reg[5]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y50         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_int_read0_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 1.117ns (22.731%)  route 3.797ns (77.269%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.037     0.037    fsm10/clk
    SLICE_X24Y62         FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm10/out_reg[2]/Q
                         net (fo=12, routed)          0.299     0.434    fsm10/fsm10_out[2]
    SLICE_X24Y62         LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118     0.552 f  fsm10/out[0]_i_2__9/O
                         net (fo=10, routed)          0.333     0.885    fsm6/out[31]_i_3__6_1
    SLICE_X22Y60         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     0.985 f  fsm6/out[31]_i_4__5/O
                         net (fo=2, routed)           0.113     1.098    fsm5/out_reg[0]_115
    SLICE_X22Y59         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.161 f  fsm5/out[31]_i_3__6/O
                         net (fo=44, routed)          0.312     1.473    fsm5/out_reg[0]_58
    SLICE_X24Y54         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     1.640 r  fsm5/mem[11][0][31]_i_14/O
                         net (fo=4, routed)           0.329     1.969    fsm5/mem[11][0][31]_i_14_n_0
    SLICE_X25Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     2.033 r  fsm5/mem[11][0][31]_i_5__2/O
                         net (fo=432, routed)         1.048     3.081    A0_0/A0_0_addr0[1]
    SLICE_X20Y21         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     3.147 r  A0_0/out[12]_i_10/O
                         net (fo=1, routed)           0.127     3.274    A0_0/out[12]_i_10_n_0
    SLICE_X20Y21         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     3.453 r  A0_0/out[12]_i_3/O
                         net (fo=1, routed)           0.462     3.915    A0_0/out[12]_i_3_n_0
    SLICE_X16Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     4.063 r  A0_0/out[12]_i_1/O
                         net (fo=3, routed)           0.692     4.755    fsm5/A0_0_read_data[12]
    SLICE_X24Y49         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     4.869 r  fsm5/out[12]_i_1__7/O
                         net (fo=1, routed)           0.082     4.951    A_int_read0_0/D[12]
    SLICE_X24Y49         FDRE                                         r  A_int_read0_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.026     7.026    A_int_read0_0/clk
    SLICE_X24Y49         FDRE                                         r  A_int_read0_0/out_reg[12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y49         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_int_read0_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_00/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.153ns (23.516%)  route 3.750ns (76.484%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.037     0.037    fsm10/clk
    SLICE_X24Y62         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm10/out_reg[1]/Q
                         net (fo=12, routed)          0.237     0.367    fsm10/fsm10_out[1]
    SLICE_X25Y61         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     0.541 r  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=11, routed)          0.319     0.860    fsm8/out[31]_i_3__7_2
    SLICE_X28Y58         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.008 f  fsm8/out[31]_i_6__7/O
                         net (fo=3, routed)           0.127     1.135    fsm8/out[31]_i_6__7_n_0
    SLICE_X29Y58         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     1.233 f  fsm8/out[31]_i_4__6/O
                         net (fo=40, routed)          0.279     1.512    i01/mem[11][0][31]_i_3
    SLICE_X25Y60         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     1.676 r  i01/mem[11][0][31]_i_9__2/O
                         net (fo=1, routed)           0.202     1.878    fsm5/mem_reg[0][1][0]_3
    SLICE_X25Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.027 r  fsm5/mem[11][0][31]_i_3/O
                         net (fo=176, routed)         1.487     3.514    B0_0/out_reg[0]_1
    SLICE_X31Y110        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.662 r  B0_0/out[8]_i_5__1/O
                         net (fo=1, routed)           0.137     3.799    B0_0/out[8]_i_5__1_n_0
    SLICE_X31Y110        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     3.978 r  B0_0/out[8]_i_1__1/O
                         net (fo=3, routed)           0.962     4.940    B_read0_00/B0_0_read_data[8]
    SLICE_X28Y57         FDRE                                         r  B_read0_00/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.026     7.026    B_read0_00/clk
    SLICE_X28Y57         FDRE                                         r  B_read0_00/out_reg[8]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y57         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    B_read0_00/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_00/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.104ns (22.535%)  route 3.795ns (77.465%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.037     0.037    fsm10/clk
    SLICE_X24Y62         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm10/out_reg[1]/Q
                         net (fo=12, routed)          0.237     0.367    fsm10/fsm10_out[1]
    SLICE_X25Y61         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     0.541 r  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=11, routed)          0.319     0.860    fsm8/out[31]_i_3__7_2
    SLICE_X28Y58         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.008 f  fsm8/out[31]_i_6__7/O
                         net (fo=3, routed)           0.127     1.135    fsm8/out[31]_i_6__7_n_0
    SLICE_X29Y58         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     1.233 f  fsm8/out[31]_i_4__6/O
                         net (fo=40, routed)          0.279     1.512    i01/mem[11][0][31]_i_3
    SLICE_X25Y60         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     1.676 r  i01/mem[11][0][31]_i_9__2/O
                         net (fo=1, routed)           0.202     1.878    fsm5/mem_reg[0][1][0]_3
    SLICE_X25Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.027 r  fsm5/mem[11][0][31]_i_3/O
                         net (fo=176, routed)         1.327     3.354    B0_0/out_reg[0]_1
    SLICE_X33Y99         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.531 r  B0_0/out[16]_i_2__1/O
                         net (fo=1, routed)           0.345     3.876    B0_0/out[16]_i_2__1_n_0
    SLICE_X31Y100        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     3.977 r  B0_0/out[16]_i_1__1/O
                         net (fo=3, routed)           0.959     4.936    B_read0_00/B0_0_read_data[16]
    SLICE_X28Y53         FDRE                                         r  B_read0_00/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.026     7.026    B_read0_00/clk
    SLICE_X28Y53         FDRE                                         r  B_read0_00/out_reg[16]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y53         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    B_read0_00/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_i_k_00/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.153ns (23.579%)  route 3.737ns (76.421%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.037     0.037    fsm10/clk
    SLICE_X24Y62         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm10/out_reg[1]/Q
                         net (fo=12, routed)          0.237     0.367    fsm10/fsm10_out[1]
    SLICE_X25Y61         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     0.541 r  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=11, routed)          0.319     0.860    fsm8/out[31]_i_3__7_2
    SLICE_X28Y58         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.008 f  fsm8/out[31]_i_6__7/O
                         net (fo=3, routed)           0.127     1.135    fsm8/out[31]_i_6__7_n_0
    SLICE_X29Y58         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     1.233 f  fsm8/out[31]_i_4__6/O
                         net (fo=40, routed)          0.279     1.512    i01/mem[11][0][31]_i_3
    SLICE_X25Y60         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     1.676 r  i01/mem[11][0][31]_i_9__2/O
                         net (fo=1, routed)           0.202     1.878    fsm5/mem_reg[0][1][0]_3
    SLICE_X25Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.027 r  fsm5/mem[11][0][31]_i_3/O
                         net (fo=176, routed)         1.487     3.514    B0_0/out_reg[0]_1
    SLICE_X31Y110        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.662 r  B0_0/out[8]_i_5__1/O
                         net (fo=1, routed)           0.137     3.799    B0_0/out[8]_i_5__1_n_0
    SLICE_X31Y110        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     3.978 r  B0_0/out[8]_i_1__1/O
                         net (fo=3, routed)           0.949     4.927    B_i_k_00/B0_0_read_data[8]
    SLICE_X21Y66         FDRE                                         r  B_i_k_00/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.025     7.025    B_i_k_00/clk
    SLICE_X21Y66         FDRE                                         r  B_i_k_00/out_reg[8]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y66         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    B_i_k_00/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_i_k_00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.927ns (19.220%)  route 3.896ns (80.780%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.037     0.037    fsm10/clk
    SLICE_X24Y62         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm10/out_reg[1]/Q
                         net (fo=12, routed)          0.237     0.367    fsm10/fsm10_out[1]
    SLICE_X25Y61         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     0.541 r  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=11, routed)          0.319     0.860    fsm8/out[31]_i_3__7_2
    SLICE_X28Y58         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.008 f  fsm8/out[31]_i_6__7/O
                         net (fo=3, routed)           0.127     1.135    fsm8/out[31]_i_6__7_n_0
    SLICE_X29Y58         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     1.233 f  fsm8/out[31]_i_4__6/O
                         net (fo=40, routed)          0.279     1.512    i01/mem[11][0][31]_i_3
    SLICE_X25Y60         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     1.676 r  i01/mem[11][0][31]_i_9__2/O
                         net (fo=1, routed)           0.202     1.878    fsm5/mem_reg[0][1][0]_3
    SLICE_X25Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.027 r  fsm5/mem[11][0][31]_i_3/O
                         net (fo=176, routed)         1.362     3.389    B0_0/out_reg[0]_1
    SLICE_X25Y116        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     3.428 r  B0_0/out[24]_i_3__1/O
                         net (fo=1, routed)           0.198     3.626    B0_0/out[24]_i_3__1_n_0
    SLICE_X24Y115        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.688 r  B0_0/out[24]_i_1__1/O
                         net (fo=3, routed)           1.172     4.860    B_i_k_00/B0_0_read_data[24]
    SLICE_X20Y60         FDRE                                         r  B_i_k_00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.026     7.026    B_i_k_00/clk
    SLICE_X20Y60         FDRE                                         r  B_i_k_00/out_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y60         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    B_i_k_00/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_sh_read0_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.253ns (26.039%)  route 3.559ns (73.961%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.037     0.037    fsm10/clk
    SLICE_X24Y62         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm10/out_reg[1]/Q
                         net (fo=12, routed)          0.237     0.367    fsm10/fsm10_out[1]
    SLICE_X25Y61         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     0.541 r  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=11, routed)          0.319     0.860    fsm8/out[31]_i_3__7_2
    SLICE_X28Y58         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.008 f  fsm8/out[31]_i_6__7/O
                         net (fo=3, routed)           0.127     1.135    fsm8/out[31]_i_6__7_n_0
    SLICE_X29Y58         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     1.233 f  fsm8/out[31]_i_4__6/O
                         net (fo=40, routed)          0.279     1.512    i01/mem[11][0][31]_i_3
    SLICE_X25Y60         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     1.676 r  i01/mem[11][0][31]_i_9__2/O
                         net (fo=1, routed)           0.202     1.878    fsm5/mem_reg[0][1][0]_3
    SLICE_X25Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.027 r  fsm5/mem[11][0][31]_i_3/O
                         net (fo=176, routed)         1.487     3.514    B0_0/out_reg[0]_1
    SLICE_X31Y110        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.662 r  B0_0/out[8]_i_5__1/O
                         net (fo=1, routed)           0.137     3.799    B0_0/out[8]_i_5__1_n_0
    SLICE_X31Y110        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     3.978 r  B0_0/out[8]_i_1__1/O
                         net (fo=3, routed)           0.711     4.689    fsm8/B0_0_read_data[8]
    SLICE_X27Y69         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     4.789 r  fsm8/out[8]_i_1__3/O
                         net (fo=1, routed)           0.060     4.849    B_sh_read0_0/D[8]
    SLICE_X27Y69         FDRE                                         r  B_sh_read0_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.025     7.025    B_sh_read0_0/clk
    SLICE_X27Y69         FDRE                                         r  B_sh_read0_0/out_reg[8]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y69         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    B_sh_read0_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_read0_00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.103ns (23.051%)  route 3.682ns (76.949%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.037     0.037    fsm10/clk
    SLICE_X24Y62         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm10/out_reg[1]/Q
                         net (fo=12, routed)          0.237     0.367    fsm10/fsm10_out[1]
    SLICE_X25Y61         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     0.541 r  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=11, routed)          0.319     0.860    fsm8/out[31]_i_3__7_2
    SLICE_X28Y58         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.008 f  fsm8/out[31]_i_6__7/O
                         net (fo=3, routed)           0.127     1.135    fsm8/out[31]_i_6__7_n_0
    SLICE_X29Y58         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     1.233 f  fsm8/out[31]_i_4__6/O
                         net (fo=40, routed)          0.279     1.512    i01/mem[11][0][31]_i_3
    SLICE_X25Y60         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     1.676 r  i01/mem[11][0][31]_i_9__2/O
                         net (fo=1, routed)           0.202     1.878    fsm5/mem_reg[0][1][0]_3
    SLICE_X25Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     2.027 r  fsm5/mem[11][0][31]_i_3/O
                         net (fo=176, routed)         1.469     3.496    B0_0/out_reg[0]_1
    SLICE_X21Y109        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.673 r  B0_0/out[30]_i_4__1/O
                         net (fo=1, routed)           0.151     3.824    B0_0/mem[30]
    SLICE_X22Y108        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     3.924 r  B0_0/out[30]_i_1__1/O
                         net (fo=3, routed)           0.898     4.822    B_read0_00/B0_0_read_data[30]
    SLICE_X26Y58         FDRE                                         r  B_read0_00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.025     7.025    B_read0_00/clk
    SLICE_X26Y58         FDRE                                         r  B_read0_00/out_reg[30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y58         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.017    B_read0_00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.822    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B_i_k_00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.084ns (22.673%)  route 3.697ns (77.327%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.037     0.037    fsm10/clk
    SLICE_X24Y62         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm10/out_reg[1]/Q
                         net (fo=12, routed)          0.237     0.367    fsm10/fsm10_out[1]
    SLICE_X25Y61         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     0.541 r  fsm10/B_int0_0_write_en_INST_0_i_3/O
                         net (fo=11, routed)          0.319     0.860    fsm8/out[31]_i_3__7_2
    SLICE_X28Y58         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.008 f  fsm8/out[31]_i_6__7/O
                         net (fo=3, routed)           0.127     1.135    fsm8/out[31]_i_6__7_n_0
    SLICE_X29Y58         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     1.233 f  fsm8/out[31]_i_4__6/O
                         net (fo=40, routed)          0.279     1.512    i01/mem[11][0][31]_i_3
    SLICE_X25Y60         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     1.659 r  i01/mem[11][0][31]_i_11__1/O
                         net (fo=1, routed)           0.149     1.808    fsm5/mem_reg[0][1][0]_1
    SLICE_X24Y61         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     1.870 r  fsm5/mem[11][0][31]_i_5/O
                         net (fo=432, routed)         1.254     3.124    B0_0/out[31]_i_5__1_0
    SLICE_X33Y115        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.240 r  B0_0/out[25]_i_11__1/O
                         net (fo=1, routed)           0.097     3.337    B0_0/out[25]_i_11__1_n_0
    SLICE_X33Y114        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     3.435 r  B0_0/out[25]_i_3__1/O
                         net (fo=1, routed)           0.264     3.699    B0_0/out[25]_i_3__1_n_0
    SLICE_X29Y114        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     3.847 r  B0_0/out[25]_i_1__1/O
                         net (fo=3, routed)           0.971     4.818    B_i_k_00/B0_0_read_data[25]
    SLICE_X21Y60         FDRE                                         r  B_i_k_00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7677, unset)         0.025     7.025    B_i_k_00/clk
    SLICE_X21Y60         FDRE                                         r  B_i_k_00/out_reg[25]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y60         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    B_i_k_00/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  2.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg17/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.012     0.012    par_done_reg17/clk
    SLICE_X27Y58         FDRE                                         r  par_done_reg17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg17/out_reg[0]/Q
                         net (fo=7, routed)           0.025     0.076    par_reset5/par_done_reg17_out
    SLICE_X27Y58         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset5/out[0]_i_1__65/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg17/out_reg[0]_0
    SLICE_X27Y58         FDRE                                         r  par_done_reg17/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    par_done_reg17/clk
    SLICE_X27Y58         FDRE                                         r  par_done_reg17/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y58         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg17/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe8/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe8/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.012     0.012    mult_pipe8/clk
    SLICE_X30Y61         FDRE                                         r  mult_pipe8/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe8/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.057     0.108    mult_pipe8/p_1_in[5]
    SLICE_X30Y62         FDRE                                         r  mult_pipe8/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    mult_pipe8/clk
    SLICE_X30Y62         FDRE                                         r  mult_pipe8/out_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y62         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe8/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe6/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read6_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.013     0.013    mult_pipe6/clk
    SLICE_X26Y66         FDRE                                         r  mult_pipe6/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe6/out_reg[14]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read6_0/Q[14]
    SLICE_X26Y65         FDRE                                         r  bin_read6_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.019     0.019    bin_read6_0/clk
    SLICE_X26Y65         FDRE                                         r  bin_read6_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y65         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read6_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe6/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read6_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.013     0.013    mult_pipe6/clk
    SLICE_X26Y67         FDRE                                         r  mult_pipe6/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  mult_pipe6/out_reg[15]/Q
                         net (fo=1, routed)           0.056     0.109    bin_read6_0/Q[15]
    SLICE_X27Y67         FDRE                                         r  bin_read6_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    bin_read6_0/clk
    SLICE_X27Y67         FDRE                                         r  bin_read6_0/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y67         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read6_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed13/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.012     0.012    cond_computed13/clk
    SLICE_X30Y59         FDRE                                         r  cond_computed13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed13/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    fsm8/cond_computed13_out
    SLICE_X30Y59         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.092 r  fsm8/out[0]_i_1__76/O
                         net (fo=1, routed)           0.016     0.108    cond_computed13/out_reg[0]_0
    SLICE_X30Y59         FDRE                                         r  cond_computed13/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    cond_computed13/clk
    SLICE_X30Y59         FDRE                                         r  cond_computed13/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y59         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed13/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.012     0.012    par_done_reg0/clk
    SLICE_X26Y60         FDRE                                         r  par_done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg0/out_reg[0]/Q
                         net (fo=7, routed)           0.027     0.078    par_reset/par_done_reg0_out
    SLICE_X26Y60         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset/out[0]_i_1__27/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg0/out_reg[0]_2
    SLICE_X26Y60         FDRE                                         r  par_done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    par_done_reg0/clk
    SLICE_X26Y60         FDRE                                         r  par_done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y60         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.012     0.012    par_done_reg8/clk
    SLICE_X25Y59         FDRE                                         r  par_done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y59         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset2/par_done_reg8_out
    SLICE_X25Y59         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset2/out[0]_i_1__44/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg8/out_reg[0]_0
    SLICE_X25Y59         FDRE                                         r  par_done_reg8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    par_done_reg8/clk
    SLICE_X25Y59         FDRE                                         r  par_done_reg8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y59         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.012     0.012    cond_computed1/clk
    SLICE_X25Y64         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  cond_computed1/out_reg[0]/Q
                         net (fo=4, routed)           0.028     0.079    cond_computed1/cond_computed1_out
    SLICE_X25Y64         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  cond_computed1/out[0]_i_1__102/O
                         net (fo=1, routed)           0.016     0.109    cond_stored1/out_reg[0]_1
    SLICE_X25Y64         FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    cond_stored1/clk
    SLICE_X25Y64         FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y64         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe2/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.012     0.012    mult_pipe2/clk
    SLICE_X17Y61         FDRE                                         r  mult_pipe2/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe2/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.059     0.111    mult_pipe2/p_1_in[10]
    SLICE_X17Y62         FDRE                                         r  mult_pipe2/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.019     0.019    mult_pipe2/clk
    SLICE_X17Y62         FDRE                                         r  mult_pipe2/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y62         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe2/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X18Y66         FDRE                                         r  mult_pipe0/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.059     0.111    mult_pipe0/p_1_in[13]
    SLICE_X18Y65         FDRE                                         r  mult_pipe0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7677, unset)         0.018     0.018    mult_pipe0/clk
    SLICE_X18Y65         FDRE                                         r  mult_pipe0/out_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y65         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y28  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y21  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y26  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y18  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y23  mult_pipe4/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y29  mult_pipe5/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y34  mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y26  mult_pipe7/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y25  mult_pipe8/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y29  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y59   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y38   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y38   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y23   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y23   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y43   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y23   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y30   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y19   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y19   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y59   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y59   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y38   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y38   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y23   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y23   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y43   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y43   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y23   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y23   A0_0/mem_reg[0][0][12]/C



