###############################################
Emulate Docker CLI using podman. Create /etc/containers/nodocker to quiet msg.
[36m[INFO]: 
	___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|     ||  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	|  O  ||   _/    _]|  |  || |___ |     ||  |  ||    _]
	|     ||  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|

[37m
[36m[INFO]: Version: mpw-one-a[37m
[36m[INFO]: Running non-interactively[37m
[36m[INFO]: Using design configuration at /project/openlane/user_proj_example/config.tcl[37m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl[37m
[36m[INFO]: PDKs root directory: /project/fun/openlane/pdk_root-mpw-one-a[37m
[36m[INFO]: PDK: sky130A[37m
[36m[INFO]: Setting PDKPATH to /project/fun/openlane/pdk_root-mpw-one-a/sky130A[37m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[37m
[36m[INFO]: Sourcing Configurations from /project/openlane/user_proj_example/config.tcl[37m
[36m[INFO]: Current run directory is /project/openlane/user_proj_example/runs/user_proj_example[37m
[33m[WARNING]: Removing exisiting run /project/openlane/user_proj_example/runs/user_proj_example[37m
[36m[INFO]: Preparing LEF Files[37m
mergeLef.py : Merging LEFs
sky130_ef_sc_hd__fakediode_2.lef: SITEs matched found: 0
sky130_ef_sc_hd__fakediode_2.lef: MACROs matched found: 1
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 437
mergeLef.py : Merging LEFs complete
[36m[INFO]: Trimming Liberty...[37m
[36m[INFO]: Preparation complete[37m
[36m[INFO]: Running Synthesis...[37m

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/defines.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v' to AST representation.
Generating RTLIL representation for module `\user_proj_example'.
/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:102: Warning: Identifier `\payload_clock' is implicitly declared.
/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:103: Warning: Identifier `\payload_sys_reset' is implicitly declared.
/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:104: Warning: Identifier `\payload_core_reset' is implicitly declared.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v' to AST representation.
Generating RTLIL representation for module `\fwpayload'.
/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:193: Warning: Identifier `\u_core.u_core.u_core.pc' is implicitly declared.
/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:194: Warning: Identifier `\u_core.u_core.u_core.instr_complete' is implicitly declared.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v' to AST representation.
Generating RTLIL representation for module `\wb_clockdomain_bridge'.
Warning: Replacing memory \req with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:65
Warning: Replacing memory \ack with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:62
Warning: Replacing memory \we with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:60
Warning: Replacing memory \sel with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:59
Warning: Replacing memory \dat_w with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:57
Warning: Replacing memory \adr with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:56
Warning: Replacing memory \dat_r with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:50
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v' to AST representation.
Generating RTLIL representation for module `\wb_interconnect_NxN'.
Warning: Replacing memory \initiator_active_target with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:134
Warning: Replacing memory \target_active_initiator with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:115
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v' to AST representation.
Generating RTLIL representation for module `\wb_interconnect_arb'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram_32x256.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram_32x256.sv' to AST representation.
Generating RTLIL representation for module `\spram_32x256'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram_32x512.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram_32x512.sv' to AST representation.
Generating RTLIL representation for module `\spram_32x512'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v' to AST representation.
Generating RTLIL representation for module `\spram_byte_en'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:183)
Warning: Yosys has only limited support for tri-state logic at the moment. (/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:184)
Warning: Yosys has only limited support for tri-state logic at the moment. (/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:189)
Generating RTLIL representation for module `\simple_spi_master_wb'.
Generating RTLIL representation for module `\simple_spi_master'.
/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:187: Warning: Identifier `\sdoenb' is implicitly declared.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v' to AST representation.
Generating RTLIL representation for module `\simpleuart_wb'.
Generating RTLIL representation for module `\simpleuart'.
/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:130: Warning: Identifier `\reg_ena_do' is implicitly declared.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_wb.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_wb.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_wb'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_alu'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_c_decode.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_c_decode.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_c_decode'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_decode'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_exec'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_fetch'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_mem'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_mul_div_shift'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_regfile'.
/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_rv32i.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_rv32i.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_rv32i'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_rv32i_wb.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_rv32i_wb.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_rv32i_wb'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_tracer.sv
Parsing SystemVerilog input from `/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_tracer.sv' to AST representation.
Generating RTLIL representation for module `\fwrisc_tracer'.
Successfully finished Verilog frontend.

25. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/hierarchy.dot'.
Dumping module user_proj_example to page 1.

26. Executing HIERARCHY pass (managing design hierarchy).

26.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \fwpayload
Used module:         \simple_spi_master_wb
Used module:             \simple_spi_master
Used module:         \simpleuart_wb
Used module:             \simpleuart
Used module:         \spram_32x256
Used module:             \spram_byte_en
Used module:         \fwrisc_rv32i_wb
Used module:             \fwrisc_wb
Used module:                 \fwrisc
Used module:                     \fwrisc_regfile
Used module:                     \fwrisc_exec
Used module:                         \fwrisc_mem
Used module:                         \fwrisc_mul_div_shift
Used module:                         \fwrisc_alu
Used module:                     \fwrisc_decode
Used module:                         \fwrisc_c_decode
Used module:                     \fwrisc_fetch
Used module:         \wb_interconnect_NxN
Used module:             \wb_interconnect_arb
Used module:     \wb_clockdomain_bridge
Parameter \ADR_WIDTH = 32
Parameter \DAT_WIDTH = 32

26.2. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_clockdomain_bridge'.
Parameter \ADR_WIDTH = 32
Parameter \DAT_WIDTH = 32
Generating RTLIL representation for module `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32'.
Warning: Replacing memory \req with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:65
Warning: Replacing memory \ack with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:62
Warning: Replacing memory \we with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:60
Warning: Replacing memory \sel with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:59
Warning: Replacing memory \dat_w with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:57
Warning: Replacing memory \adr with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:56
Warning: Replacing memory \dat_r with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:50
Parameter \BASE_ADR = 0

26.3. Executing AST frontend in derive mode using pre-parsed AST for module `\simple_spi_master_wb'.
Parameter \BASE_ADR = 0
Generating RTLIL representation for module `$paramod\simple_spi_master_wb\BASE_ADR=0'.
Parameter \BASE_ADR = 0

26.4. Executing AST frontend in derive mode using pre-parsed AST for module `\simpleuart_wb'.
Parameter \BASE_ADR = 0
Generating RTLIL representation for module `$paramod\simpleuart_wb\BASE_ADR=0'.
Parameter \WB_ADDR_WIDTH = 32
Parameter \WB_DATA_WIDTH = 32
Parameter \N_INITIATORS = 4
Parameter \N_TARGETS = 4
Parameter \I_ADR_MASK = 128'00001111000000000000000000000000000011111111111111111111000000000000111111111111111111110000000000001111111111111111111100000000
Parameter \T_ADR = 128'00000000000000000000000000000000000000010000000000000000000000000000000100000000000000010000000000000001000000000000001000000000

26.5. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_interconnect_NxN'.
Parameter \WB_ADDR_WIDTH = 32
Parameter \WB_DATA_WIDTH = 32
Parameter \N_INITIATORS = 4
Parameter \N_TARGETS = 4
Parameter \I_ADR_MASK = 128'00001111000000000000000000000000000011111111111111111111000000000000111111111111111111110000000000001111111111111111111100000000
Parameter \T_ADR = 128'00000000000000000000000000000000000000010000000000000000000000000000000100000000000000010000000000000001000000000000001000000000
Generating RTLIL representation for module `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN'.
Warning: Replacing memory \initiator_active_target with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:134
Warning: Replacing memory \target_active_initiator with list of registers. See /project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:115
Parameter \N_REQ = 1

26.6. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_interconnect_arb'.
Parameter \N_REQ = 1
Generating RTLIL representation for module `$paramod\wb_interconnect_arb\N_REQ=1'.
Parameter \ENABLE_COMPRESSED = 0
Parameter \ENABLE_MUL_DIV = 0
Parameter \ENABLE_DEP = 0
Parameter \ENABLE_COUNTERS = 1

26.7. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc_wb'.
Parameter \ENABLE_COMPRESSED = 0
Parameter \ENABLE_MUL_DIV = 0
Parameter \ENABLE_DEP = 0
Parameter \ENABLE_COUNTERS = 1
Generating RTLIL representation for module `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc_wb'.
Parameter \ADDR_BITS = 8
Parameter \DATA_BITS = 32

26.8. Executing AST frontend in derive mode using pre-parsed AST for module `\spram_byte_en'.
Parameter \ADDR_BITS = 8
Parameter \DATA_BITS = 32
Generating RTLIL representation for module `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32'.
Parameter \ENABLE_COUNTERS = 1
Parameter \ENABLE_DEP = 1

26.9. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc_regfile'.
Parameter \ENABLE_COUNTERS = 1
Parameter \ENABLE_DEP = 1
Generating RTLIL representation for module `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=1'.
/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0: Warning: System task `$display' outside initial block is unsupported.
Parameter \ENABLE_COMPRESSED = 1
Parameter \ENABLE_MUL_DIV = 1

26.10. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc_exec'.
Parameter \ENABLE_COMPRESSED = 1
Parameter \ENABLE_MUL_DIV = 1
Generating RTLIL representation for module `$paramod\fwrisc_exec\ENABLE_COMPRESSED=1\ENABLE_MUL_DIV=1'.
Parameter \ENABLE_COMPRESSED = 1

26.11. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc_decode'.
Parameter \ENABLE_COMPRESSED = 1
Generating RTLIL representation for module `$paramod\fwrisc_decode\ENABLE_COMPRESSED=1'.
Parameter \ENABLE_COMPRESSED = 1

26.12. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc_fetch'.
Parameter \ENABLE_COMPRESSED = 1
Generating RTLIL representation for module `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=1'.
Parameter \ENABLE_MUL_DIV = 1

26.13. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc_mul_div_shift'.
Parameter \ENABLE_MUL_DIV = 1
Generating RTLIL representation for module `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=1'.
Parameter \ENABLE_COMPRESSED = 1
Parameter \ENABLE_MUL_DIV = 1
Parameter \ENABLE_DEP = 1
Parameter \ENABLE_COUNTERS = 1

26.14. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc'.
Parameter \ENABLE_COMPRESSED = 1
Parameter \ENABLE_MUL_DIV = 1
Parameter \ENABLE_DEP = 1
Parameter \ENABLE_COUNTERS = 1
Generating RTLIL representation for module `$paramod$4502d8ee4b89a225ea58ad7cb95984ff1b54011d\fwrisc'.

26.15. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \fwpayload
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=0
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=0
Used module:             \simpleuart
Used module:         \spram_32x256
Used module:             $paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32
Used module:         \fwrisc_rv32i_wb
Used module:             $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc_wb
Used module:                 \fwrisc
Used module:                     $paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=1
Used module:                     $paramod\fwrisc_exec\ENABLE_COMPRESSED=1\ENABLE_MUL_DIV=1
Used module:                         \fwrisc_mem
Used module:                         \fwrisc_mul_div_shift
Used module:                         \fwrisc_alu
Used module:                     $paramod\fwrisc_decode\ENABLE_COMPRESSED=1
Used module:                         \fwrisc_c_decode
Used module:                     $paramod\fwrisc_fetch\ENABLE_COMPRESSED=1
Used module:         $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN
Used module:             \wb_interconnect_arb
Used module:     $paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32
Parameter \N_REQ = 4

26.16. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_interconnect_arb'.
Parameter \N_REQ = 4
Generating RTLIL representation for module `$paramod\wb_interconnect_arb\N_REQ=4'.
Parameter \N_REQ = 4
Found cached RTLIL representation for module `$paramod\wb_interconnect_arb\N_REQ=4'.
Parameter \N_REQ = 4
Found cached RTLIL representation for module `$paramod\wb_interconnect_arb\N_REQ=4'.
Parameter \N_REQ = 4
Found cached RTLIL representation for module `$paramod\wb_interconnect_arb\N_REQ=4'.
Parameter \ENABLE_COMPRESSED = 0
Parameter \ENABLE_MUL_DIV = 0
Parameter \ENABLE_DEP = 0
Parameter \ENABLE_COUNTERS = 1

26.17. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc'.
Parameter \ENABLE_COMPRESSED = 0
Parameter \ENABLE_MUL_DIV = 0
Parameter \ENABLE_DEP = 0
Parameter \ENABLE_COUNTERS = 1
Generating RTLIL representation for module `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc'.
Parameter \ENABLE_MUL_DIV = 1
Found cached RTLIL representation for module `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=1'.

26.18. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \fwpayload
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=0
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=0
Used module:             \simpleuart
Used module:         \spram_32x256
Used module:             $paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32
Used module:         \fwrisc_rv32i_wb
Used module:             $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc_wb
Used module:                 $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc
Used module:                     \fwrisc_regfile
Used module:                     \fwrisc_exec
Used module:                         \fwrisc_mem
Used module:                         $paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=1
Used module:                         \fwrisc_alu
Used module:                     \fwrisc_decode
Used module:                         \fwrisc_c_decode
Used module:                     \fwrisc_fetch
Used module:         $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN
Used module:             $paramod\wb_interconnect_arb\N_REQ=4
Used module:     $paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32
Parameter \ENABLE_COUNTERS = 1
Parameter \ENABLE_DEP = 0

26.19. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc_regfile'.
Parameter \ENABLE_COUNTERS = 1
Parameter \ENABLE_DEP = 0
Generating RTLIL representation for module `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0'.
/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0: Warning: System task `$display' outside initial block is unsupported.
Parameter \ENABLE_COMPRESSED = 0
Parameter \ENABLE_MUL_DIV = 0

26.20. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc_exec'.
Parameter \ENABLE_COMPRESSED = 0
Parameter \ENABLE_MUL_DIV = 0
Generating RTLIL representation for module `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0'.
Parameter \ENABLE_COMPRESSED = 0

26.21. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc_decode'.
Parameter \ENABLE_COMPRESSED = 0
Generating RTLIL representation for module `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0'.
Parameter \ENABLE_COMPRESSED = 0

26.22. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc_fetch'.
Parameter \ENABLE_COMPRESSED = 0
Generating RTLIL representation for module `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0'.

26.23. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \fwpayload
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=0
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=0
Used module:             \simpleuart
Used module:         \spram_32x256
Used module:             $paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32
Used module:         \fwrisc_rv32i_wb
Used module:             $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc_wb
Used module:                 $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc
Used module:                     $paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0
Used module:                     $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0
Used module:                         \fwrisc_mem
Used module:                         \fwrisc_mul_div_shift
Used module:                         \fwrisc_alu
Used module:                     $paramod\fwrisc_decode\ENABLE_COMPRESSED=0
Used module:                     $paramod\fwrisc_fetch\ENABLE_COMPRESSED=0
Used module:         $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN
Used module:             $paramod\wb_interconnect_arb\N_REQ=4
Used module:     $paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32
Parameter \ENABLE_MUL_DIV = 0

26.24. Executing AST frontend in derive mode using pre-parsed AST for module `\fwrisc_mul_div_shift'.
Parameter \ENABLE_MUL_DIV = 0
Generating RTLIL representation for module `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0'.

26.25. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \fwpayload
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=0
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=0
Used module:             \simpleuart
Used module:         \spram_32x256
Used module:             $paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32
Used module:         \fwrisc_rv32i_wb
Used module:             $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc_wb
Used module:                 $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc
Used module:                     $paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0
Used module:                     $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0
Used module:                         \fwrisc_mem
Used module:                         $paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0
Used module:                         \fwrisc_alu
Used module:                     $paramod\fwrisc_decode\ENABLE_COMPRESSED=0
Used module:                     $paramod\fwrisc_fetch\ENABLE_COMPRESSED=0
Used module:         $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN
Used module:             $paramod\wb_interconnect_arb\N_REQ=4
Used module:     $paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32

26.26. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \fwpayload
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=0
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=0
Used module:             \simpleuart
Used module:         \spram_32x256
Used module:             $paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32
Used module:         \fwrisc_rv32i_wb
Used module:             $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc_wb
Used module:                 $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc
Used module:                     $paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0
Used module:                     $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0
Used module:                         \fwrisc_mem
Used module:                         $paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0
Used module:                         \fwrisc_alu
Used module:                     $paramod\fwrisc_decode\ENABLE_COMPRESSED=0
Used module:                     $paramod\fwrisc_fetch\ENABLE_COMPRESSED=0
Used module:         $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN
Used module:             $paramod\wb_interconnect_arb\N_REQ=4
Used module:     $paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32
Removing unused module `$paramod$4502d8ee4b89a225ea58ad7cb95984ff1b54011d\fwrisc'.
Removing unused module `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=1'.
Removing unused module `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=1'.
Removing unused module `$paramod\fwrisc_decode\ENABLE_COMPRESSED=1'.
Removing unused module `$paramod\fwrisc_exec\ENABLE_COMPRESSED=1\ENABLE_MUL_DIV=1'.
Removing unused module `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=1'.
Removing unused module `$paramod\wb_interconnect_arb\N_REQ=1'.
Removing unused module `\fwrisc_rv32i'.
Removing unused module `\fwrisc_regfile'.
Removing unused module `\fwrisc_mul_div_shift'.
Removing unused module `\fwrisc_fetch'.
Removing unused module `\fwrisc_exec'.
Removing unused module `\fwrisc_decode'.
Removing unused module `\fwrisc_c_decode'.
Removing unused module `\fwrisc_wb'.
Removing unused module `\fwrisc'.
Removing unused module `\simpleuart_wb'.
Removing unused module `\simple_spi_master_wb'.
Removing unused module `\spram_byte_en'.
Removing unused module `\spram_32x512'.
Removing unused module `\wb_interconnect_arb'.
Removing unused module `\wb_interconnect_NxN'.
Removing unused module `\wb_clockdomain_bridge'.
Removed 23 unused modules.
Warning: Resizing cell port $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.u_tracer.rb_raddr from 32 bits to 6 bits.
Warning: Resizing cell port $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.u_tracer.ra_raddr from 32 bits to 6 bits.
Warning: Resizing cell port $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.u_regfile.rb_raddr from 32 bits to 6 bits.
Warning: Resizing cell port $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.u_regfile.ra_raddr from 32 bits to 6 bits.
Warning: Resizing cell port $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.u_exec.pc_seq from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.u_exec.op from 4 bits to 6 bits.
Warning: Resizing cell port $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.u_decode.rb_raddr from 32 bits to 6 bits.
Warning: Resizing cell port $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.u_decode.ra_raddr from 32 bits to 6 bits.
Warning: Resizing cell port $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.u_fetch.next_pc_seq from 32 bits to 1 bits.
Warning: Resizing cell port fwpayload.u_sram.a_adr from 32 bits to 8 bits.
Warning: Resizing cell port user_proj_example.u_payload.wba_adr_i from 32 bits to 16 bits.

27. Executing TRIBUF pass.

28. Executing SYNTH pass.

28.1. Executing HIERARCHY pass (managing design hierarchy).

28.1.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \fwpayload
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=0
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=0
Used module:             \simpleuart
Used module:         \spram_32x256
Used module:             $paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32
Used module:         \fwrisc_rv32i_wb
Used module:             $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc_wb
Used module:                 $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc
Used module:                     $paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0
Used module:                     $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0
Used module:                         \fwrisc_mem
Used module:                         $paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0
Used module:                         \fwrisc_alu
Used module:                     $paramod\fwrisc_decode\ENABLE_COMPRESSED=0
Used module:                     $paramod\fwrisc_fetch\ENABLE_COMPRESSED=0
Used module:         $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN
Used module:             $paramod\wb_interconnect_arb\N_REQ=4
Used module:     $paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32

28.1.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \fwpayload
Used module:         $paramod\simple_spi_master_wb\BASE_ADR=0
Used module:             \simple_spi_master
Used module:         $paramod\simpleuart_wb\BASE_ADR=0
Used module:             \simpleuart
Used module:         \spram_32x256
Used module:             $paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32
Used module:         \fwrisc_rv32i_wb
Used module:             $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc_wb
Used module:                 $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc
Used module:                     $paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0
Used module:                     $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0
Used module:                         \fwrisc_mem
Used module:                         $paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0
Used module:                         \fwrisc_alu
Used module:                     $paramod\fwrisc_decode\ENABLE_COMPRESSED=0
Used module:                     $paramod\fwrisc_fetch\ENABLE_COMPRESSED=0
Used module:         $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN
Used module:             $paramod\wb_interconnect_arb\N_REQ=4
Used module:     $paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32
Removed 0 unused modules.

28.2. Executing PROC pass (convert processes to netlists).

28.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:351$2259'.
Found and cleaned up 1 empty switch in `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:125$2032'.
Found and cleaned up 6 empty switches in `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:59$2274'.
Cleaned up 8 empty switches.

28.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269 in module $paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.
Marked 3 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:351$2259 in module $paramod\fwrisc_decode\ENABLE_COMPRESSED=0.
Removed 1 dead cases from process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231 in module $paramod\fwrisc_decode\ENABLE_COMPRESSED=0.
Marked 26 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231 in module $paramod\fwrisc_decode\ENABLE_COMPRESSED=0.
Marked 10 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490 in module fwrisc_mem.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:422$2205 in module $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:393$2169 in module $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.
Marked 9 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:199$2133 in module $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:188$2129 in module $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:166$2120 in module $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:153$2117 in module $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:140$2112 in module $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:125$2032 in module $paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.
Marked 3 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954 in module $paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:130$1820 in module $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:66$1817 in module $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:37$307 in module fwrisc_alu.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:106$1781 in module $paramod\wb_interconnect_arb\N_REQ=4.
Marked 3 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:191$288 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:148$278 in module simpleuart.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:135$276 in module simpleuart.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1177 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1163 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1149 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1135 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 8 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1118 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 8 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1101 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 8 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1084 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 8 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1067 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1062 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1057 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1052 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1047 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1042 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1037 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1032 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1027 in module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Marked 5 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:344$235 in module simple_spi_master.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:331$229 in module simple_spi_master.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:312$223 in module simple_spi_master.
Marked 6 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:276$212 in module simple_spi_master.
Marked 6 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:232$195 in module simple_spi_master.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193 in module simple_spi_master.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827 in module $paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817 in module $paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.
Marked 4 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:59$2274 in module $paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.
Marked 1 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:321$49 in module fwpayload.
Removed 1 dead cases from process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:219$45 in module fwpayload.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:219$45 in module fwpayload.
Marked 2 switch rules as full_case in process $proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:89$6 in module user_proj_example.
Removed a total of 2 dead cases.

28.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 16 redundant assignments.
Promoted 151 assignments to connections.

28.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:111$2226'.
  Set init value: \mtval = 0
Found init rule in `$paramod\wb_interconnect_arb\N_REQ=4.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:23$1814'.
  Set init value: \last_gnt = 4'0000
Found init rule in `\fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:206$54'.
  Set init value: \wb_bridge_state = 2'00

28.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:344$235'.
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:331$229'.
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:312$223'.
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:276$212'.
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:232$195'.
Found async reset \resetn in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.

28.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269'.
     1/9: $0\instr[31:0] [31:16]
     2/9: $0\instr[31:0] [15:0]
     3/9: $0\fetch_valid_r[0:0]
     4/9: $0\instr_cache_valid[0:0]
     5/9: $0\instr_cache[15:0]
     6/9: $0\instr_c[0:0]
     7/9: $0\ivalid_r[0:0]
     8/9: $0\iaddr[31:0]
     9/9: $0\state[2:0]
Creating decoders for process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:351$2259'.
     1/5: $0\decode_state[1:0]
     2/5: $0\decode_valid_r[0:0]
     3/5: $0\imm_lui[31:0]
     4/5: $0\op_type[4:0]
     5/5: $0\rd_raddr[5:0]
Creating decoders for process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
     1/26: $9\op_w[3:0]
     2/26: $8\op_w[3:0]
     3/26: $7\op_w[3:0]
     4/26: $6\op_w[3:0]
     5/26: $5\op_w[3:0]
     6/26: $4\op_w[3:0]
     7/26: $3\op_w[3:0]
     8/26: $2\op_w[3:0]
     9/26: $1\op_w[3:0]
    10/26: $1\op_c[31:0]
    11/26: $3\op_b[31:0]
    12/26: $2\op_b[31:0]
    13/26: $1\op_b[31:0]
    14/26: $2\op_a[31:0]
    15/26: $1\op_a[31:0]
    16/26: $3\rb_raddr[5:0]
    17/26: $2\rb_raddr[5:0]
    18/26: $1\rb_raddr[5:0]
    19/26: $1\ra_raddr[5:0]
    20/26: $5\op_type_w[4:0]
    21/26: $4\op_type_w[4:0]
    22/26: $3\op_type_w[4:0]
    23/26: $2\op_type_w[4:0]
    24/26: $1\op_type_w[4:0]
    25/26: $2\i_type[2:0]
    26/26: $1\i_type[2:0]
Creating decoders for process `\fwrisc_mem.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490'.
     1/8: $0\mem_state[1:0]
     2/8: $0\ack_data[31:0]
     3/8: $0\ack_valid[0:0]
     4/8: $0\dwrite[0:0]
     5/8: $0\dwstb[3:0]
     6/8: $0\dwdata[31:0]
     7/8: $0\daddr[31:0]
     8/8: $0\dvalid[0:0]
Creating decoders for process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:111$2226'.
Creating decoders for process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:422$2205'.
     1/2: $1\rd_waddr[5:0]
     2/2: $1\rd_wdata[31:0]
Creating decoders for process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:404$2170'.
Creating decoders for process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:393$2169'.
     1/1: $1\alu_op[3:0]
Creating decoders for process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:199$2133'.
     1/5: $0\mcause[3:0]
     2/5: $0\exec_state[3:0]
     3/5: $0\pc_seq[0:0]
     4/5: $0\instr_complete[0:0]
     5/5: $0\pc[31:0]
Creating decoders for process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:188$2129'.
     1/2: $1\pc_seq_next[0:0]
     2/2: $1\pc_next[31:0]
Creating decoders for process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:166$2120'.
     1/1: $1\next_pc_seq_incr[2:0]
Creating decoders for process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:153$2117'.
     1/1: $0\mtval[31:0]
Creating decoders for process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:140$2112'.
     1/2: $2\ldst_addr_misaligned[0:0]
     2/2: $1\ldst_addr_misaligned[0:0]
Creating decoders for process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:125$2032'.
     1/4: $0\rb_rdata[31:0]
     2/4: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035
     3/4: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_DATA[31:0]$2034
     4/4: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_ADDR[5:0]$2033
Creating decoders for process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
     1/70: $1\reg_i[31:0]
     2/70: $0\instr_count[63:0]
     3/70: $0\cycle_count[63:0]
     4/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955
     5/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956
     6/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957
     7/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958
     8/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959
     9/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960
    10/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961
    11/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962
    12/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963
    13/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964
    14/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965
    15/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966
    16/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967
    17/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968
    18/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969
    19/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970
    20/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971
    21/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972
    22/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973
    23/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974
    24/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975
    25/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976
    26/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977
    27/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978
    28/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979
    29/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980
    30/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981
    31/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982
    32/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983
    33/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984
    34/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985
    35/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986
    36/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987
    37/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988
    38/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989
    39/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990
    40/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991
    41/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992
    42/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993
    43/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994
    44/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995
    45/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996
    46/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997
    47/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998
    48/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999
    49/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000
    50/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001
    51/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002
    52/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003
    53/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004
    54/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005
    55/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006
    56/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007
    57/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008
    58/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009
    59/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010
    60/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011
    61/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012
    62/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013
    63/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014
    64/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015
    65/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016
    66/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017
    67/70: $0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018
    68/70: $0\mtvec_r[31:0]
    69/70: $0\dep_hi_r[31:0]
    70/70: $0\dep_lo_r[31:0]
Creating decoders for process `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:130$1820'.
     1/2: $0\tracer_instr[31:0]
     2/2: $0\tracer_pc[31:0]
Creating decoders for process `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:66$1817'.
     1/1: $0\soft_reset_count[4:0]
Creating decoders for process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
     1/12: $0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN[7:0]$1272
     2/12: $0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_DATA[7:0]$1271
     3/12: $0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_ADDR[7:0]$1270
     4/12: $0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN[7:0]$1275
     5/12: $0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_DATA[7:0]$1274
     6/12: $0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_ADDR[7:0]$1273
     7/12: $0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN[7:0]$1278
     8/12: $0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_DATA[7:0]$1277
     9/12: $0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_ADDR[7:0]$1276
    10/12: $0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN[7:0]$1281
    11/12: $0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_DATA[7:0]$1280
    12/12: $0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_ADDR[7:0]$1279
Creating decoders for process `\fwrisc_alu.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:37$307'.
     1/1: $1\out[31:0]
Creating decoders for process `$paramod\wb_interconnect_arb\N_REQ=4.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:23$1814'.
Creating decoders for process `$paramod\wb_interconnect_arb\N_REQ=4.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:106$1781'.
     1/2: $0\last_gnt[3:0]
     2/2: $0\state[0:0]
Creating decoders for process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:191$288'.
     1/4: $0\send_divcnt[31:0]
     2/4: $0\send_dummy[0:0]
     3/4: $0\send_bitcnt[3:0]
     4/4: $0\send_pattern[9:0]
Creating decoders for process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:148$278'.
     1/5: $0\recv_divcnt[31:0]
     2/5: $0\recv_buf_valid[0:0]
     3/5: $0\recv_buf_data[7:0]
     4/5: $0\recv_pattern[7:0]
     5/5: $0\recv_state[3:0]
Creating decoders for process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:135$276'.
     1/5: $0\cfg_divider[31:0] [31:24]
     2/5: $0\cfg_divider[31:0] [23:16]
     3/5: $0\cfg_divider[31:0] [15:8]
     4/5: $0\cfg_divider[31:0] [7:0]
     5/5: $0\enabled[0:0]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1191'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1177'.
     1/12: $4\tsel[15:12]
     2/12: $4\tdat_w[127:96]
     3/12: $4\tadr[127:96]
     4/12: $3\tsel[15:12]
     5/12: $3\tdat_w[127:96]
     6/12: $3\tadr[127:96]
     7/12: $2\tsel[15:12]
     8/12: $2\tdat_w[127:96]
     9/12: $2\tadr[127:96]
    10/12: $1\tsel[15:12]
    11/12: $1\tdat_w[127:96]
    12/12: $1\tadr[127:96]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1163'.
     1/12: $4\tsel[11:8]
     2/12: $4\tdat_w[95:64]
     3/12: $4\tadr[95:64]
     4/12: $3\tsel[11:8]
     5/12: $3\tdat_w[95:64]
     6/12: $3\tadr[95:64]
     7/12: $2\tsel[11:8]
     8/12: $2\tdat_w[95:64]
     9/12: $2\tadr[95:64]
    10/12: $1\tsel[11:8]
    11/12: $1\tdat_w[95:64]
    12/12: $1\tadr[95:64]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1149'.
     1/12: $4\tsel[7:4]
     2/12: $4\tdat_w[63:32]
     3/12: $4\tadr[63:32]
     4/12: $3\tsel[7:4]
     5/12: $3\tdat_w[63:32]
     6/12: $3\tadr[63:32]
     7/12: $2\tsel[7:4]
     8/12: $2\tdat_w[63:32]
     9/12: $2\tadr[63:32]
    10/12: $1\tsel[7:4]
    11/12: $1\tdat_w[63:32]
    12/12: $1\tadr[63:32]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1135'.
     1/12: $4\tsel[3:0]
     2/12: $4\tdat_w[31:0]
     3/12: $4\tadr[31:0]
     4/12: $3\tsel[3:0]
     5/12: $3\tdat_w[31:0]
     6/12: $3\tadr[31:0]
     7/12: $2\tsel[3:0]
     8/12: $2\tdat_w[31:0]
     9/12: $2\tadr[31:0]
    10/12: $1\tsel[3:0]
    11/12: $1\tdat_w[31:0]
    12/12: $1\tadr[31:0]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1118'.
     1/12: $8\ack[3:3]
     2/12: $7\ack[3:3]
     3/12: $4\dat_r[127:96]
     4/12: $6\ack[3:3]
     5/12: $5\ack[3:3]
     6/12: $3\dat_r[127:96]
     7/12: $4\ack[3:3]
     8/12: $3\ack[3:3]
     9/12: $2\dat_r[127:96]
    10/12: $2\ack[3:3]
    11/12: $1\ack[3:3]
    12/12: $1\dat_r[127:96]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1101'.
     1/12: $8\ack[2:2]
     2/12: $7\ack[2:2]
     3/12: $4\dat_r[95:64]
     4/12: $6\ack[2:2]
     5/12: $5\ack[2:2]
     6/12: $3\dat_r[95:64]
     7/12: $4\ack[2:2]
     8/12: $3\ack[2:2]
     9/12: $2\dat_r[95:64]
    10/12: $2\ack[2:2]
    11/12: $1\ack[2:2]
    12/12: $1\dat_r[95:64]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1084'.
     1/12: $8\ack[1:1]
     2/12: $7\ack[1:1]
     3/12: $4\dat_r[63:32]
     4/12: $6\ack[1:1]
     5/12: $5\ack[1:1]
     6/12: $3\dat_r[63:32]
     7/12: $4\ack[1:1]
     8/12: $3\ack[1:1]
     9/12: $2\dat_r[63:32]
    10/12: $2\ack[1:1]
    11/12: $1\ack[1:1]
    12/12: $1\dat_r[63:32]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1067'.
     1/12: $8\ack[0:0]
     2/12: $7\ack[0:0]
     3/12: $4\dat_r[31:0]
     4/12: $6\ack[0:0]
     5/12: $5\ack[0:0]
     6/12: $3\dat_r[31:0]
     7/12: $4\ack[0:0]
     8/12: $3\ack[0:0]
     9/12: $2\dat_r[31:0]
    10/12: $2\ack[0:0]
    11/12: $1\ack[0:0]
    12/12: $1\dat_r[31:0]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1062'.
     1/4: $4\initiator_active_target[3][2:0]
     2/4: $3\initiator_active_target[3][2:0]
     3/4: $2\initiator_active_target[3][2:0]
     4/4: $1\initiator_active_target[3][2:0]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1057'.
     1/4: $4\initiator_active_target[2][2:0]
     2/4: $3\initiator_active_target[2][2:0]
     3/4: $2\initiator_active_target[2][2:0]
     4/4: $1\initiator_active_target[2][2:0]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1052'.
     1/4: $4\initiator_active_target[1][2:0]
     2/4: $3\initiator_active_target[1][2:0]
     3/4: $2\initiator_active_target[1][2:0]
     4/4: $1\initiator_active_target[1][2:0]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1047'.
     1/4: $4\initiator_active_target[0][2:0]
     2/4: $3\initiator_active_target[0][2:0]
     3/4: $2\initiator_active_target[0][2:0]
     4/4: $1\initiator_active_target[0][2:0]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1042'.
     1/4: $4\target_active_initiator[3][2:0]
     2/4: $3\target_active_initiator[3][2:0]
     3/4: $2\target_active_initiator[3][2:0]
     4/4: $1\target_active_initiator[3][2:0]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1037'.
     1/4: $4\target_active_initiator[2][2:0]
     2/4: $3\target_active_initiator[2][2:0]
     3/4: $2\target_active_initiator[2][2:0]
     4/4: $1\target_active_initiator[2][2:0]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1032'.
     1/4: $4\target_active_initiator[1][2:0]
     2/4: $3\target_active_initiator[1][2:0]
     3/4: $2\target_active_initiator[1][2:0]
     4/4: $1\target_active_initiator[1][2:0]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1027'.
     1/4: $4\target_active_initiator[0][2:0]
     2/4: $3\target_active_initiator[0][2:0]
     3/4: $2\target_active_initiator[0][2:0]
     4/4: $1\target_active_initiator[0][2:0]
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1025'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1023'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1021'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1019'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1017'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1015'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1013'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1011'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1009'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1007'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1005'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1003'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1001'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$999'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$997'.
Creating decoders for process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$995'.
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:344$235'.
     1/3: $0\rreg[7:0]
     2/3: $0\treg[7:0]
     3/3: $0\isdo[0:0]
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:331$229'.
     1/1: $0\isck[0:0]
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:312$223'.
     1/2: $0\count[7:0]
     2/2: $0\hsck[0:0]
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:276$212'.
     1/4: $0\nbit[2:0]
     2/4: $0\icsb[0:0]
     3/4: $0\done[0:0]
     4/4: $0\state[1:0]
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:232$195'.
     1/4: $0\r_latched[0:0]
     2/4: $0\w_latched[0:0]
     3/4: $0\d_latched[7:0]
     4/4: $0\err_out[0:0]
Creating decoders for process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
     1/9: $0\hkconn[0:0]
     2/9: $0\enable[0:0]
     3/9: $0\mode[0:0]
     4/9: $0\stream[0:0]
     5/9: $0\irqena[0:0]
     6/9: $0\mlb[0:0]
     7/9: $0\invcsb[0:0]
     8/9: $0\invsck[0:0]
     9/9: $0\prescaler[7:0]
Creating decoders for process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
     1/13: $0\ack[0][0:0]
     2/13: $0\adr[1][31:0]
     3/13: $0\adr[0][31:0]
     4/13: $0\dat_r[2][31:0]
     5/13: $0\dat_w[1][31:0]
     6/13: $0\dat_w[0][31:0]
     7/13: $0\req[2][0:0]
     8/13: $0\req[1][0:0]
     9/13: $0\we[2][0:0]
    10/13: $0\we[1][0:0]
    11/13: $0\sel[2][3:0]
    12/13: $0\sel[1][3:0]
    13/13: $0\t_state[1:0]
Creating decoders for process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
     1/10: $0\dat_r[1][31:0]
     2/10: $0\dat_r[0][31:0]
     3/10: $0\req[0][0:0]
     4/10: $0\ack[2][0:0]
     5/10: $0\ack[1][0:0]
     6/10: $0\we[0][0:0]
     7/10: $0\sel[0][3:0]
     8/10: $0\dat_w[2][31:0]
     9/10: $0\adr[2][31:0]
    10/10: $0\i_state[1:0]
Creating decoders for process `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:59$2274'.
     1/6: $0\div_sign[0:0]
     2/6: $0\working[0:0]
     3/6: $0\shift_amt_r[4:0]
     4/6: $0\op_r[3:0]
     5/6: $0\out_valid[0:0]
     6/6: $0\out[31:0]
Creating decoders for process `\fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:206$54'.
Creating decoders for process `\fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:321$49'.
     1/2: $0\gpio_ack_o[0:0]
     2/2: $0\gpio_out_r[7:0]
Creating decoders for process `\fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:219$45'.
     1/1: $0\wb_bridge_state[1:0]
Creating decoders for process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:89$6'.
     1/2: $0\clkcnt[3:0]
     2/2: $0\clock_r[0:0]

28.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\ra_raddr' from process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
No latch inferred for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\rb_raddr' from process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
No latch inferred for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\op_a' from process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
No latch inferred for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\op_b' from process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
No latch inferred for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\op_c' from process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
No latch inferred for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\op_type_w' from process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
No latch inferred for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\op_w' from process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
No latch inferred for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\i_type' from process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
No latch inferred for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\rd_raddr_w' from process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
No latch inferred for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\rd_waddr' from process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:422$2205'.
No latch inferred for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\rd_wdata' from process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:422$2205'.
No latch inferred for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\rd_wen' from process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:404$2170'.
No latch inferred for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\alu_op' from process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:393$2169'.
No latch inferred for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\pc_next' from process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:188$2129'.
No latch inferred for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\pc_seq_next' from process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:188$2129'.
No latch inferred for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\next_pc_seq_incr' from process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:166$2120'.
No latch inferred for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\ldst_addr_misaligned' from process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:140$2112'.
No latch inferred for signal `\fwrisc_alu.\out' from process `\fwrisc_alu.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:37$307'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\initiator_target_sel[0]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1191'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\target_initiator_sel[0]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1191'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\initiator_target_sel[1]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1191'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\initiator_target_sel[2]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1191'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\initiator_target_sel[3]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1191'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\target_initiator_sel[1]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1191'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\target_initiator_sel[2]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1191'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\target_initiator_sel[3]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1191'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tadr [127:96]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1177'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tdat_w [127:96]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1177'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tsel [15:12]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1177'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\i2t_mux_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1177'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tadr [95:64]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1163'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tdat_w [95:64]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1163'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tsel [11:8]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1163'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\i2t_mux_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1163'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tadr [63:32]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1149'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tdat_w [63:32]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1149'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tsel [7:4]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1149'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\i2t_mux_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1149'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tadr [31:0]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1135'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tdat_w [31:0]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1135'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\tsel [3:0]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1135'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\i2t_mux_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1135'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\dat_r [127:96]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1118'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\ack [3]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1118'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\t2i_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1118'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\dat_r [95:64]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1101'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\ack [2]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1101'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\t2i_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1101'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\dat_r [63:32]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1084'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\ack [1]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1084'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\t2i_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1084'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\dat_r [31:0]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1067'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\ack [0]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1067'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\t2i_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1067'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\i_at_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1062'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$959' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1062'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$960' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1062'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$961' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1062'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$962' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1062'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\initiator_active_target[3]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1062'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\i_at_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1057'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$951' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1057'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$952' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1057'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$953' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1057'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$954' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1057'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\initiator_active_target[2]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1057'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\i_at_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1052'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$943' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1052'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$944' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1052'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$945' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1052'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$946' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1052'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\initiator_active_target[1]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1052'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\i_at_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1047'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\initiator_active_target[0]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1047'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$935' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1047'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$936' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1047'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$937' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1047'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_target_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:137$938' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1047'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\t_ai_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1042'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$927' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1042'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$928' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1042'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$929' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1042'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$930' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1042'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\target_active_initiator[3]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1042'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\t_ai_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1037'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$919' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1037'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$920' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1037'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$921' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1037'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$922' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1037'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\target_active_initiator[2]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1037'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\t_ai_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1032'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$911' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1032'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$912' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1032'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$913' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1032'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$914' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1032'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\target_active_initiator[1]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1032'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\t_ai_ii' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1027'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.\target_active_initiator[0]' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1027'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$903' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1027'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$904' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1027'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$905' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1027'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\initiator_gnt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:117$906' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1027'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$898' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1025'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$897' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1023'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$896' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1021'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$895' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1019'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$894' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1017'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$893' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1015'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$892' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1013'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$891' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1011'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$890' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1009'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$889' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1007'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$888' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1005'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$887' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1003'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$886' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1001'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$885' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$999'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$884' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$997'.
No latch inferred for signal `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$mem2bits$\target_initiator_sel$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:82$883' from process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$995'.

28.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.\state' using process `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269'.
  created $dff cell `$procdff$4310' with positive edge clock.
Creating register for signal `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.\iaddr' using process `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269'.
  created $dff cell `$procdff$4311' with positive edge clock.
Creating register for signal `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.\instr' using process `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269'.
  created $dff cell `$procdff$4312' with positive edge clock.
Creating register for signal `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.\instr_c' using process `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269'.
  created $dff cell `$procdff$4313' with positive edge clock.
Creating register for signal `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.\instr_cache' using process `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269'.
  created $dff cell `$procdff$4314' with positive edge clock.
Creating register for signal `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.\instr_cache_valid' using process `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269'.
  created $dff cell `$procdff$4315' with positive edge clock.
Creating register for signal `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.\fetch_valid_r' using process `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269'.
  created $dff cell `$procdff$4316' with positive edge clock.
Creating register for signal `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.\ivalid_r' using process `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269'.
  created $dff cell `$procdff$4317' with positive edge clock.
Creating register for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\rd_raddr' using process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:351$2259'.
  created $dff cell `$procdff$4318' with positive edge clock.
Creating register for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\op_type' using process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:351$2259'.
  created $dff cell `$procdff$4319' with positive edge clock.
Creating register for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\imm_lui' using process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:351$2259'.
  created $dff cell `$procdff$4320' with positive edge clock.
Creating register for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\decode_valid_r' using process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:351$2259'.
  created $dff cell `$procdff$4321' with positive edge clock.
Creating register for signal `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.\decode_state' using process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:351$2259'.
  created $dff cell `$procdff$4322' with positive edge clock.
Creating register for signal `\fwrisc_mem.\dvalid' using process `\fwrisc_mem.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490'.
  created $dff cell `$procdff$4323' with positive edge clock.
Creating register for signal `\fwrisc_mem.\daddr' using process `\fwrisc_mem.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490'.
  created $dff cell `$procdff$4324' with positive edge clock.
Creating register for signal `\fwrisc_mem.\dwdata' using process `\fwrisc_mem.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490'.
  created $dff cell `$procdff$4325' with positive edge clock.
Creating register for signal `\fwrisc_mem.\dwstb' using process `\fwrisc_mem.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490'.
  created $dff cell `$procdff$4326' with positive edge clock.
Creating register for signal `\fwrisc_mem.\dwrite' using process `\fwrisc_mem.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490'.
  created $dff cell `$procdff$4327' with positive edge clock.
Creating register for signal `\fwrisc_mem.\ack_valid' using process `\fwrisc_mem.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490'.
  created $dff cell `$procdff$4328' with positive edge clock.
Creating register for signal `\fwrisc_mem.\ack_data' using process `\fwrisc_mem.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490'.
  created $dff cell `$procdff$4329' with positive edge clock.
Creating register for signal `\fwrisc_mem.\mem_state' using process `\fwrisc_mem.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490'.
  created $dff cell `$procdff$4330' with positive edge clock.
Creating register for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\pc' using process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:199$2133'.
  created $dff cell `$procdff$4331' with positive edge clock.
Creating register for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\instr_complete' using process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:199$2133'.
  created $dff cell `$procdff$4332' with positive edge clock.
Creating register for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\pc_seq' using process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:199$2133'.
  created $dff cell `$procdff$4333' with positive edge clock.
Creating register for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\exec_state' using process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:199$2133'.
  created $dff cell `$procdff$4334' with positive edge clock.
Creating register for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\mcause' using process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:199$2133'.
  created $dff cell `$procdff$4335' with positive edge clock.
Creating register for signal `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.\mtval' using process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:153$2117'.
  created $dff cell `$procdff$4336' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.\ra_rdata' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:125$2032'.
  created $dff cell `$procdff$4337' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.\rb_rdata' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:125$2032'.
  created $dff cell `$procdff$4338' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_ADDR' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:125$2032'.
  created $dff cell `$procdff$4339' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_DATA' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:125$2032'.
  created $dff cell `$procdff$4340' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:125$2032'.
  created $dff cell `$procdff$4341' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.\cycle_count' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4342' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.\instr_count' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4343' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.\dep_lo_r' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4344' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.\dep_hi_r' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4345' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.\mtvec_r' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4346' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.\reg_i' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4347' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4348' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4349' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4350' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4351' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4352' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4353' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4354' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4355' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4356' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4357' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4358' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4359' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4360' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4361' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4362' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4363' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4364' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4365' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4366' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4367' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4368' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4369' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4370' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4371' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4372' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4373' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4374' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4375' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4376' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4377' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4378' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4379' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4380' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4381' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4382' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4383' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4384' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4385' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4386' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4387' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4388' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4389' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4390' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4391' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4392' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4393' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4394' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4395' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4396' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4397' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4398' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4399' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4400' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4401' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4402' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4403' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4404' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4405' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4406' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4407' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4408' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4409' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4410' with positive edge clock.
Creating register for signal `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN' using process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
  created $dff cell `$procdff$4411' with positive edge clock.
Creating register for signal `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.\tracer_pc' using process `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:130$1820'.
  created $dff cell `$procdff$4412' with positive edge clock.
Creating register for signal `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.\tracer_instr' using process `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:130$1820'.
  created $dff cell `$procdff$4413' with positive edge clock.
Creating register for signal `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.\soft_reset_count' using process `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:66$1817'.
  created $dff cell `$procdff$4414' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.\a_dat_o' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4415' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_ADDR' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4416' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_DATA' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4417' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4418' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_ADDR' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4419' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_DATA' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4420' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4421' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_ADDR' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4422' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_DATA' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4423' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4424' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_ADDR' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4425' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_DATA' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4426' with positive edge clock.
Creating register for signal `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN' using process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
  created $dff cell `$procdff$4427' with positive edge clock.
Creating register for signal `$paramod\wb_interconnect_arb\N_REQ=4.\state' using process `$paramod\wb_interconnect_arb\N_REQ=4.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:106$1781'.
  created $dff cell `$procdff$4428' with positive edge clock.
Creating register for signal `$paramod\wb_interconnect_arb\N_REQ=4.\last_gnt' using process `$paramod\wb_interconnect_arb\N_REQ=4.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:106$1781'.
  created $dff cell `$procdff$4429' with positive edge clock.
Creating register for signal `\simpleuart.\send_pattern' using process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:191$288'.
  created $dff cell `$procdff$4430' with positive edge clock.
Creating register for signal `\simpleuart.\send_bitcnt' using process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:191$288'.
  created $dff cell `$procdff$4431' with positive edge clock.
Creating register for signal `\simpleuart.\send_divcnt' using process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:191$288'.
  created $dff cell `$procdff$4432' with positive edge clock.
Creating register for signal `\simpleuart.\send_dummy' using process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:191$288'.
  created $dff cell `$procdff$4433' with positive edge clock.
Creating register for signal `\simpleuart.\recv_state' using process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:148$278'.
  created $dff cell `$procdff$4434' with positive edge clock.
Creating register for signal `\simpleuart.\recv_divcnt' using process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:148$278'.
  created $dff cell `$procdff$4435' with positive edge clock.
Creating register for signal `\simpleuart.\recv_pattern' using process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:148$278'.
  created $dff cell `$procdff$4436' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_data' using process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:148$278'.
  created $dff cell `$procdff$4437' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_valid' using process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:148$278'.
  created $dff cell `$procdff$4438' with positive edge clock.
Creating register for signal `\simpleuart.\enabled' using process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:135$276'.
  created $dff cell `$procdff$4439' with positive edge clock.
Creating register for signal `\simpleuart.\cfg_divider' using process `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:135$276'.
  created $dff cell `$procdff$4440' with positive edge clock.
Creating register for signal `\simple_spi_master.\isdo' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:344$235'.
  created $adff cell `$procdff$4441' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\treg' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:344$235'.
  created $adff cell `$procdff$4442' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\rreg' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:344$235'.
  created $adff cell `$procdff$4443' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\isck' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:331$229'.
  created $adff cell `$procdff$4444' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\hsck' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:312$223'.
  created $adff cell `$procdff$4445' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\count' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:312$223'.
  created $adff cell `$procdff$4446' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\state' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:276$212'.
  created $adff cell `$procdff$4447' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\done' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:276$212'.
  created $adff cell `$procdff$4448' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\icsb' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:276$212'.
  created $adff cell `$procdff$4449' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\nbit' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:276$212'.
  created $adff cell `$procdff$4450' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\err_out' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:232$195'.
  created $adff cell `$procdff$4451' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\d_latched' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:232$195'.
  created $adff cell `$procdff$4452' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\w_latched' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:232$195'.
  created $adff cell `$procdff$4453' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\r_latched' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:232$195'.
  created $adff cell `$procdff$4454' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\prescaler' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
  created $adff cell `$procdff$4455' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\invsck' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
  created $adff cell `$procdff$4456' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\invcsb' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
  created $adff cell `$procdff$4457' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\mlb' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
  created $adff cell `$procdff$4458' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\irqena' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
  created $adff cell `$procdff$4459' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\stream' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
  created $adff cell `$procdff$4460' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\mode' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
  created $adff cell `$procdff$4461' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\enable' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
  created $adff cell `$procdff$4462' with positive edge clock and negative level reset.
Creating register for signal `\simple_spi_master.\hkconn' using process `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
  created $adff cell `$procdff$4463' with positive edge clock and negative level reset.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\t_state' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4464' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\dat_r[2]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4465' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\adr[0]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4466' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\adr[1]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4467' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\dat_w[0]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4468' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\dat_w[1]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4469' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\sel[1]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4470' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\sel[2]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4471' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\we[1]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4472' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\we[2]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4473' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\ack[0]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4474' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\req[1]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4475' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\req[2]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
  created $dff cell `$procdff$4476' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\i_state' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
  created $dff cell `$procdff$4477' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\dat_r[0]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
  created $dff cell `$procdff$4478' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\dat_r[1]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
  created $dff cell `$procdff$4479' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\adr[2]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
  created $dff cell `$procdff$4480' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\dat_w[2]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
  created $dff cell `$procdff$4481' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\sel[0]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
  created $dff cell `$procdff$4482' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\we[0]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
  created $dff cell `$procdff$4483' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\ack[1]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
  created $dff cell `$procdff$4484' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\ack[2]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
  created $dff cell `$procdff$4485' with positive edge clock.
Creating register for signal `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.\req[0]' using process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
  created $dff cell `$procdff$4486' with positive edge clock.
Creating register for signal `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.\out' using process `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:59$2274'.
  created $dff cell `$procdff$4487' with positive edge clock.
Creating register for signal `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.\out_valid' using process `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:59$2274'.
  created $dff cell `$procdff$4488' with positive edge clock.
Creating register for signal `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.\op_r' using process `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:59$2274'.
  created $dff cell `$procdff$4489' with positive edge clock.
Creating register for signal `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.\shift_amt_r' using process `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:59$2274'.
  created $dff cell `$procdff$4490' with positive edge clock.
Creating register for signal `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.\working' using process `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:59$2274'.
  created $dff cell `$procdff$4491' with positive edge clock.
Creating register for signal `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.\div_sign' using process `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:59$2274'.
  created $dff cell `$procdff$4492' with positive edge clock.
Creating register for signal `\fwpayload.\gpio_out_r' using process `\fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:321$49'.
  created $dff cell `$procdff$4493' with positive edge clock.
Creating register for signal `\fwpayload.\gpio_ack_o' using process `\fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:321$49'.
  created $dff cell `$procdff$4494' with positive edge clock.
Creating register for signal `\fwpayload.\wb_bridge_state' using process `\fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:219$45'.
  created $dff cell `$procdff$4495' with positive edge clock.
Creating register for signal `\user_proj_example.\clkcnt' using process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:89$6'.
  created $dff cell `$procdff$4496' with positive edge clock.
Creating register for signal `\user_proj_example.\clock_r' using process `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:89$6'.
  created $dff cell `$procdff$4497' with positive edge clock.

28.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 6 empty switches in `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269'.
Removing empty process `$paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:74$2269'.
Found and cleaned up 4 empty switches in `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:351$2259'.
Removing empty process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:351$2259'.
Found and cleaned up 26 empty switches in `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
Removing empty process `$paramod\fwrisc_decode\ENABLE_COMPRESSED=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:131$2231'.
Found and cleaned up 12 empty switches in `\fwrisc_mem.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490'.
Removing empty process `fwrisc_mem.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:60$490'.
Removing empty process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:111$2226'.
Found and cleaned up 2 empty switches in `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:422$2205'.
Removing empty process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:422$2205'.
Removing empty process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:404$2170'.
Found and cleaned up 1 empty switch in `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:393$2169'.
Removing empty process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:393$2169'.
Found and cleaned up 12 empty switches in `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:199$2133'.
Removing empty process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:199$2133'.
Found and cleaned up 1 empty switch in `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:188$2129'.
Removing empty process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:188$2129'.
Found and cleaned up 1 empty switch in `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:166$2120'.
Removing empty process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:166$2120'.
Found and cleaned up 3 empty switches in `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:153$2117'.
Removing empty process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:153$2117'.
Found and cleaned up 2 empty switches in `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:140$2112'.
Removing empty process `$paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:140$2112'.
Found and cleaned up 3 empty switches in `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:125$2032'.
Removing empty process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:125$2032'.
Found and cleaned up 6 empty switches in `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
Removing empty process `$paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:86$1954'.
Found and cleaned up 2 empty switches in `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:130$1820'.
Removing empty process `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:130$1820'.
Found and cleaned up 3 empty switches in `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:66$1817'.
Removing empty process `$paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:66$1817'.
Found and cleaned up 5 empty switches in `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
Removing empty process `$paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:19$1269'.
Found and cleaned up 1 empty switch in `\fwrisc_alu.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:37$307'.
Removing empty process `fwrisc_alu.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:37$307'.
Removing empty process `$paramod\wb_interconnect_arb\N_REQ=4.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:23$1814'.
Found and cleaned up 4 empty switches in `$paramod\wb_interconnect_arb\N_REQ=4.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:106$1781'.
Removing empty process `$paramod\wb_interconnect_arb\N_REQ=4.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:106$1781'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:191$288'.
Removing empty process `simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:191$288'.
Found and cleaned up 7 empty switches in `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:148$278'.
Removing empty process `simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:148$278'.
Found and cleaned up 6 empty switches in `\simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:135$276'.
Removing empty process `simpleuart.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:135$276'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1191'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1177'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1177'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1163'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1163'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1149'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1149'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1135'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:193$1135'.
Found and cleaned up 8 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1118'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1118'.
Found and cleaned up 8 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1101'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1101'.
Found and cleaned up 8 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1084'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1084'.
Found and cleaned up 8 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1067'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:170$1067'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1062'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1062'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1057'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1057'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1052'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1052'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1047'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:133$1047'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1042'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1042'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1037'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1037'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1032'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1032'.
Found and cleaned up 4 empty switches in `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1027'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:114$1027'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1025'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1023'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1021'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1019'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1017'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1015'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1013'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1011'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1009'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1007'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1005'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1003'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$1001'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$999'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$997'.
Removing empty process `$paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:0$995'.
Found and cleaned up 6 empty switches in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:344$235'.
Removing empty process `simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:344$235'.
Found and cleaned up 1 empty switch in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:331$229'.
Removing empty process `simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:331$229'.
Found and cleaned up 2 empty switches in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:312$223'.
Removing empty process `simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:312$223'.
Found and cleaned up 6 empty switches in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:276$212'.
Removing empty process `simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:276$212'.
Found and cleaned up 9 empty switches in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:232$195'.
Removing empty process `simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:232$195'.
Found and cleaned up 2 empty switches in `\simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
Removing empty process `simple_spi_master.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:201$193'.
Found and cleaned up 5 empty switches in `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
Removing empty process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:100$827'.
Found and cleaned up 5 empty switches in `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
Removing empty process `$paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:47$817'.
Found and cleaned up 10 empty switches in `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:59$2274'.
Removing empty process `$paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:59$2274'.
Removing empty process `fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:206$54'.
Found and cleaned up 2 empty switches in `\fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:321$49'.
Removing empty process `fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:321$49'.
Found and cleaned up 3 empty switches in `\fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:219$45'.
Removing empty process `fwpayload.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwpayload.v:219$45'.
Found and cleaned up 2 empty switches in `\user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:89$6'.
Removing empty process `user_proj_example.$proc$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:89$6'.
Cleaned up 245 empty switches.

28.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\fwrisc_fetch\ENABLE_COMPRESSED=0.
Deleting now unused module $paramod\fwrisc_decode\ENABLE_COMPRESSED=0.
Deleting now unused module fwrisc_mem.
Deleting now unused module $paramod\fwrisc_exec\ENABLE_COMPRESSED=0\ENABLE_MUL_DIV=0.
Deleting now unused module $paramod\fwrisc_regfile\ENABLE_COUNTERS=1\ENABLE_DEP=0.
Deleting now unused module $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc.
Deleting now unused module $paramod\spram_byte_en\ADDR_BITS=8\DATA_BITS=32.
Deleting now unused module fwrisc_alu.
Deleting now unused module $paramod$efff260aa0aa068c8a6e1c1a71417eb71b8013c8\fwrisc_wb.
Deleting now unused module $paramod\wb_interconnect_arb\N_REQ=4.
Deleting now unused module simpleuart.
Deleting now unused module $paramod$e4f9eed6a3ef0553cd9ce1fc49d4e8623710dadf\wb_interconnect_NxN.
Deleting now unused module simple_spi_master.
Deleting now unused module $paramod\simpleuart_wb\BASE_ADR=0.
Deleting now unused module $paramod\simple_spi_master_wb\BASE_ADR=0.
Deleting now unused module $paramod\wb_clockdomain_bridge\ADR_WIDTH=32\DAT_WIDTH=32.
Deleting now unused module spram_32x256.
Deleting now unused module fwrisc_rv32i_wb.
Deleting now unused module $paramod\fwrisc_mul_div_shift\ENABLE_MUL_DIV=0.
Deleting now unused module fwpayload.
<suppressed ~23 debug messages>

28.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~264 debug messages>

28.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 178 unused cells and 1568 unused wires.
<suppressed ~235 debug messages>

28.6. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
Warning: multiple conflicting drivers for user_proj_example.\io_in [31]:
    port Y[0] of cell $ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:186$44 ($mux)
    module input io_in[31]
Warning: multiple conflicting drivers for user_proj_example.\io_in [32]:
    port Y[0] of cell $ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:185$42 ($mux)
    module input io_in[32]
Warning: multiple conflicting drivers for user_proj_example.\io_in [33]:
    port Y[0] of cell $ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:184$40 ($mux)
    module input io_in[33]
Warning: multiple conflicting drivers for user_proj_example.\io_in [34]:
    port Y[0] of cell $ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:183$38 ($mux)
    module input io_in[34]
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [31] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [30] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [29] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [28] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [27] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [26] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [25] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [24] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [23] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [22] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [21] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [20] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [19] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [18] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [17] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [16] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [15] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [14] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [13] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [12] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [11] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [10] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [9] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [8] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [7] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [6] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [5] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [4] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [3] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [2] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [1] is used but has no driver.
Warning: Wire user_proj_example.\u_payload.u_uart.simpleuart_reg_cfg_do [0] is used but has no driver.
found and reported 87 problems.

28.7. Executing OPT pass (performing simple optimizations).

28.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~1 debug messages>

28.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~873 debug messages>
Removed a total of 291 cells.

28.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[0].aw_arb.$procmux$3396: \u_payload.u_ic.s_arb[0].aw_arb.state -> 1'0
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[0].aw_arb.$procmux$3394: \u_payload.u_ic.s_arb[0].aw_arb.state -> 1'1
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[0].aw_arb.$procmux$3398: \u_payload.u_ic.s_arb[0].aw_arb.state -> 1'0
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$procmux$3396: \u_payload.u_ic.s_arb[1].aw_arb.state -> 1'0
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$procmux$3394: \u_payload.u_ic.s_arb[1].aw_arb.state -> 1'1
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$procmux$3398: \u_payload.u_ic.s_arb[1].aw_arb.state -> 1'0
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$procmux$3396: \u_payload.u_ic.s_arb[2].aw_arb.state -> 1'0
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$procmux$3394: \u_payload.u_ic.s_arb[2].aw_arb.state -> 1'1
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$procmux$3398: \u_payload.u_ic.s_arb[2].aw_arb.state -> 1'0
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$procmux$3396: \u_payload.u_ic.s_arb[3].aw_arb.state -> 1'0
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$procmux$3394: \u_payload.u_ic.s_arb[3].aw_arb.state -> 1'1
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$procmux$3398: \u_payload.u_ic.s_arb[3].aw_arb.state -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2482.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2490.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2498.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2513.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3057.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2528.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2544.
    dead port 1/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2547.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2549.
    dead port 1/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2565.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2567.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2578.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2599.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2608.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2622.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2636.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2638.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2649.
    dead port 1/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2663.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2665.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2672.
    dead port 1/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2682.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2684.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3674.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3683.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3686.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3695.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3698.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3707.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3710.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3722.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3731.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3734.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3743.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3746.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3755.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3758.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3770.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3779.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3782.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3791.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3794.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3803.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3806.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3818.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3827.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3830.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3839.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3842.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3851.
    dead port 1/2 on $mux $flatten\u_payload.\u_ic.$procmux$3854.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2693.
    dead port 2/2 on $mux $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2708.
Removed 53 multiplexer ports.
<suppressed ~267 debug messages>

28.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    New input vector for $reduce_or cell $flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$reduce_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:103$1779: \u_payload.u_ic.s_arb[3].aw_arb.masked_gnt [3:1]
    New input vector for $reduce_or cell $flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$reduce_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:103$1779: \u_payload.u_ic.s_arb[2].aw_arb.masked_gnt [3:1]
    New input vector for $reduce_or cell $flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$reduce_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:103$1779: \u_payload.u_ic.s_arb[1].aw_arb.masked_gnt [3:1]
    New input vector for $reduce_or cell $flatten\u_payload.\u_ic.\s_arb[0].aw_arb.$reduce_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:103$1779: \u_payload.u_ic.s_arb[0].aw_arb.masked_gnt [3:1]
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2883: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:141$2113_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2222_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2223_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:414$2195_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:411$2182_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2198_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2199_Y $auto$opt_reduce.cc:134:opt_mux$4499 }
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2963: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:141$2113_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2222_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2223_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:414$2195_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:411$2182_Y $auto$opt_reduce.cc:134:opt_mux$4501 }
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2310: { $auto$opt_reduce.cc:134:opt_mux$4505 $auto$opt_reduce.cc:134:opt_mux$4503 }
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2318: $auto$opt_reduce.cc:134:opt_mux$4507
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2327: $auto$opt_reduce.cc:134:opt_mux$4509
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2380: $auto$opt_reduce.cc:134:opt_mux$4511
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2605: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2607_CTRL
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2387: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2312_CMP $auto$opt_reduce.cc:134:opt_mux$4513 }
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2611: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2593_CMP [0] $auto$opt_reduce.cc:134:opt_mux$4515 $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2600_CMP }
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2411: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2312_CMP $auto$opt_reduce.cc:134:opt_mux$4517 }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3099:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN[31:0]$1955 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3102:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1888_EN[31:0]$1956 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3105:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1889_EN[31:0]$1957 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3108:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1890_EN[31:0]$1958 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3111:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1891_EN[31:0]$1959 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3114:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1892_EN[31:0]$1960 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3117:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1893_EN[31:0]$1961 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3120:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1894_EN[31:0]$1962 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3123:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1895_EN[31:0]$1963 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3126:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1896_EN[31:0]$1964 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3129:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1897_EN[31:0]$1965 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3132:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1898_EN[31:0]$1966 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3135:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1899_EN[31:0]$1967 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3138:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1900_EN[31:0]$1968 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3141:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1901_EN[31:0]$1969 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3144:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1902_EN[31:0]$1970 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3147:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1903_EN[31:0]$1971 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3150:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1904_EN[31:0]$1972 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3153:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1905_EN[31:0]$1973 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3156:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1906_EN[31:0]$1974 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3159:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1907_EN[31:0]$1975 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3162:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1908_EN[31:0]$1976 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3165:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1909_EN[31:0]$1977 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3168:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1910_EN[31:0]$1978 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3171:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1911_EN[31:0]$1979 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3174:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1912_EN[31:0]$1980 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3177:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1913_EN[31:0]$1981 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3180:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1914_EN[31:0]$1982 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3183:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1915_EN[31:0]$1983 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3186:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1916_EN[31:0]$1984 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3189:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1917_EN[31:0]$1985 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3192:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1918_EN[31:0]$1986 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3195:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1919_EN[31:0]$1987 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3198:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1920_EN[31:0]$1988 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3201:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1921_EN[31:0]$1989 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3204:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1922_EN[31:0]$1990 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3207:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1923_EN[31:0]$1991 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3210:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1924_EN[31:0]$1992 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3213:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1925_EN[31:0]$1993 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3216:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1926_EN[31:0]$1994 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3219:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1927_EN[31:0]$1995 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3222:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1928_EN[31:0]$1996 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3225:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1929_EN[31:0]$1997 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3228:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1930_EN[31:0]$1998 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3231:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1931_EN[31:0]$1999 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3234:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1932_EN[31:0]$2000 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3237:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1933_EN[31:0]$2001 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3240:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1934_EN[31:0]$2002 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3243:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1935_EN[31:0]$2003 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3246:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1936_EN[31:0]$2004 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3249:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1937_EN[31:0]$2005 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3252:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1938_EN[31:0]$2006 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3255:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1939_EN[31:0]$2007 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3258:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1940_EN[31:0]$2008 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3261:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1941_EN[31:0]$2009 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3264:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1942_EN[31:0]$2010 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3267:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1943_EN[31:0]$2011 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3270:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1944_EN[31:0]$2012 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3273:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1945_EN[31:0]$2013 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3276:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1946_EN[31:0]$2014 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3279:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1947_EN[31:0]$2015 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3282:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1948_EN[31:0]$2016 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3285:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1949_EN[31:0]$2017 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3288:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1950_EN[31:0]$2018 [0] }
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2624: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2590_CMP $auto$opt_reduce.cc:134:opt_mux$4519 $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2591_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2600_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_sram.\u_sram.$procmux$3323:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y [0]
      New connections: $flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y [7:1] = { $flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_sram.\u_sram.$procmux$3335:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y [0]
      New connections: $flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y [7:1] = { $flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_sram.\u_sram.$procmux$3347:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y [0]
      New connections: $flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y [7:1] = { $flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_sram.\u_sram.$procmux$3359:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y [0]
      New connections: $flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y [7:1] = { $flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y [0] $flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y [0] }
    New ctrl vector for $pmux cell $flatten\u_payload.\u_uart.\simpleuart.$procmux$3478: $auto$opt_reduce.cc:134:opt_mux$4521
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4514: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:279$2253_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2590_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2592_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2593_CMP [1] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2594_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$4518: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:279$2253_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2592_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2593_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2594_CMP }
  Optimizing cells in module \user_proj_example.
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3071:
      Old ports: A=0, B=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035
      New ports: A=1'0, B=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [0], Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [31:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$0$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN[31:0]$2035 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_sram.\u_sram.$procmux$3325:
      Old ports: A=8'00000000, B=$flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y, Y=$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN[7:0]$1272
      New ports: A=1'0, B=$flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y [0], Y=$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN[7:0]$1272 [0]
      New connections: $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN[7:0]$1272 [7:1] = { $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN[7:0]$1272 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN[7:0]$1272 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN[7:0]$1272 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN[7:0]$1272 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN[7:0]$1272 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN[7:0]$1272 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN[7:0]$1272 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_sram.\u_sram.$procmux$3337:
      Old ports: A=8'00000000, B=$flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y, Y=$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN[7:0]$1275
      New ports: A=1'0, B=$flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y [0], Y=$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN[7:0]$1275 [0]
      New connections: $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN[7:0]$1275 [7:1] = { $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN[7:0]$1275 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN[7:0]$1275 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN[7:0]$1275 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN[7:0]$1275 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN[7:0]$1275 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN[7:0]$1275 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN[7:0]$1275 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_sram.\u_sram.$procmux$3349:
      Old ports: A=8'00000000, B=$flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y, Y=$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN[7:0]$1278
      New ports: A=1'0, B=$flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y [0], Y=$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN[7:0]$1278 [0]
      New connections: $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN[7:0]$1278 [7:1] = { $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN[7:0]$1278 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN[7:0]$1278 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN[7:0]$1278 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN[7:0]$1278 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN[7:0]$1278 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN[7:0]$1278 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN[7:0]$1278 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_sram.\u_sram.$procmux$3361:
      Old ports: A=8'00000000, B=$flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y, Y=$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN[7:0]$1281
      New ports: A=1'0, B=$flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y [0], Y=$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN[7:0]$1281 [0]
      New connections: $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN[7:0]$1281 [7:1] = { $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN[7:0]$1281 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN[7:0]$1281 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN[7:0]$1281 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN[7:0]$1281 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN[7:0]$1281 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN[7:0]$1281 [0] $flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN[7:0]$1281 [0] }
  Optimizing cells in module \user_proj_example.
Performed a total of 92 changes.

28.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~417 debug messages>
Removed a total of 139 cells.

28.7.6. Executing OPT_DFF pass (perform DFF optimizations).

28.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 2 unused cells and 476 unused wires.
<suppressed ~13 debug messages>

28.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~8 debug messages>

28.7.9. Rerunning OPT passes. (Maybe there is more to do..)

28.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~199 debug messages>

28.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

28.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

28.7.13. Executing OPT_DFF pass (perform DFF optimizations).

28.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

28.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

28.7.16. Rerunning OPT passes. (Maybe there is more to do..)

28.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~199 debug messages>

28.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

28.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

28.7.20. Executing OPT_DFF pass (perform DFF optimizations).

28.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

28.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

28.7.23. Finished OPT passes. (There is nothing left to do.)

28.8. Executing FSM pass (extract and optimize FSM).

28.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:95$1887_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register user_proj_example.u_bridge.i_state.
Found FSM state register user_proj_example.u_bridge.t_state.
Found FSM state register user_proj_example.u_payload.u_core.u_core.u_core.u_decode.decode_state.
Found FSM state register user_proj_example.u_payload.u_core.u_core.u_core.u_decode.op_type.
Found FSM state register user_proj_example.u_payload.u_core.u_core.u_core.u_exec.exec_state.
Not marking user_proj_example.u_payload.u_core.u_core.u_core.u_exec.mcause as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register user_proj_example.u_payload.u_core.u_core.u_core.u_exec.u_mds.op_r.
Not marking user_proj_example.u_payload.u_core.u_core.u_core.u_exec.u_mem.dwstb as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register user_proj_example.u_payload.u_core.u_core.u_core.u_exec.u_mem.mem_state.
Found FSM state register user_proj_example.u_payload.u_core.u_core.u_core.u_fetch.state.
Found FSM state register user_proj_example.u_payload.u_spi.spi_master.state.
Not marking user_proj_example.u_payload.wb_bridge_state as FSM state register:
    Register has an initialization value.

28.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_bridge.i_state' from module `\user_proj_example'.
  found $dff cell for state register: $flatten\u_bridge.$procdff$4477
  root of input selection tree: $flatten\u_bridge.$0\i_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \u_bridge.reset
  found ctrl input: $flatten\u_bridge.$procmux$4204_CMP
  found ctrl input: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:90$823_Y
  found ctrl input: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:90$820_Y
  found state code: 2'00
  found ctrl input: \u_bridge.ack[2]
  found state code: 2'10
  found ctrl input: $flatten\u_bridge.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:69$818_Y
  found state code: 2'01
  found ctrl output: $flatten\u_bridge.$procmux$4204_CMP
  found ctrl output: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:90$823_Y
  found ctrl output: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:90$820_Y
  ctrl inputs: { \u_bridge.reset \u_bridge.ack[2] $flatten\u_bridge.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:69$818_Y }
  ctrl outputs: { $flatten\u_bridge.$0\i_state[1:0] $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:90$820_Y $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:90$823_Y $flatten\u_bridge.$procmux$4204_CMP }
  transition:       2'00 3'0-0 ->       2'00 5'00100
  transition:       2'00 3'0-1 ->       2'01 5'01100
  transition:       2'00 3'1-- ->       2'00 5'00100
  transition:       2'10 3'00- ->       2'00 5'00001
  transition:       2'10 3'01- ->       2'10 5'10001
  transition:       2'10 3'1-- ->       2'00 5'00001
  transition:       2'01 3'00- ->       2'01 5'01010
  transition:       2'01 3'01- ->       2'10 5'10010
  transition:       2'01 3'1-- ->       2'00 5'00010
Extracting FSM `\u_bridge.t_state' from module `\user_proj_example'.
  found $dff cell for state register: $flatten\u_bridge.$procdff$4464
  root of input selection tree: $flatten\u_bridge.$0\t_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \u_bridge.reset
  found ctrl input: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:151$831_Y
  found ctrl input: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:151$829_Y
  found ctrl input: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:154$833_Y
  found state code: 2'00
  found ctrl input: \u_bridge.req[2]
  found ctrl input: \u_bridge.t_ack
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:154$833_Y
  found ctrl output: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:151$831_Y
  found ctrl output: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:151$829_Y
  ctrl inputs: { \u_bridge.reset \u_bridge.t_ack \u_bridge.req[2] }
  ctrl outputs: { $flatten\u_bridge.$0\t_state[1:0] $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:151$829_Y $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:151$831_Y $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:154$833_Y }
  transition:       2'00 3'0-0 ->       2'00 5'00001
  transition:       2'00 3'0-1 ->       2'01 5'01001
  transition:       2'00 3'1-- ->       2'00 5'00001
  transition:       2'10 3'0-0 ->       2'00 5'00010
  transition:       2'10 3'0-1 ->       2'10 5'10010
  transition:       2'10 3'1-- ->       2'00 5'00010
  transition:       2'01 3'00- ->       2'01 5'01100
  transition:       2'01 3'01- ->       2'10 5'10100
  transition:       2'01 3'1-- ->       2'00 5'00100
Extracting FSM `\u_payload.u_core.u_core.u_core.u_decode.decode_state' from module `\user_proj_example'.
  found $dff cell for state register: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procdff$4322
  root of input selection tree: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$0\decode_state[1:0]
  found reset state: 2'01 (guessed from mux tree)
  found ctrl input: \u_payload.u_core.u_core.u_core.int_reset
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2436_CMP
  found ctrl input: \u_payload.u_core.u_core.u_core.u_exec.instr_complete
  found state code: 2'01
  found ctrl input: \u_payload.u_core.u_core.u_core.fetch_valid
  found state code: 2'10
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2436_CMP
  ctrl inputs: { \u_payload.u_core.u_core.u_core.u_exec.instr_complete \u_payload.u_core.u_core.u_core.int_reset \u_payload.u_core.u_core.u_core.fetch_valid }
  ctrl outputs: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$0\decode_state[1:0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2436_CMP }
  transition:       2'10 3'00- ->       2'10 3'100
  transition:       2'10 3'10- ->       2'01 3'010
  transition:       2'10 3'-1- ->       2'01 3'010
  transition:       2'01 3'-00 ->       2'01 3'011
  transition:       2'01 3'-01 ->       2'10 3'101
  transition:       2'01 3'-1- ->       2'01 3'011
Extracting FSM `\u_payload.u_core.u_core.u_core.u_decode.op_type' from module `\user_proj_example'.
  found $dff cell for state register: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procdff$4319
  root of input selection tree: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$0\op_type[4:0]
  found reset state: 5'00000 (guessed from mux tree)
  found ctrl input: \u_payload.u_core.u_core.u_core.int_reset
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2436_CMP
  found ctrl input: \u_payload.u_core.u_core.u_core.fetch_valid
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2697_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2666_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2699_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2685_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2701_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$reduce_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:182$2245_Y
  found state code: 5'00101
  found state code: 5'00110
  found ctrl input: \u_payload.u_core.u_core.u_core.u_fetch.instr [2]
  found state code: 5'00001
  found state code: 5'00100
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$logic_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:174$2243_Y
  found state code: 5'00000
  found state code: 5'00011
  found state code: 5'00010
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$logic_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:162$2239_Y
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$reduce_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:158$2235_Y
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2550_CMP
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2529_CMP
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2514_CMP
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2499_CMP
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2491_CMP
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2483_CMP
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:370$2144_Y
  ctrl inputs: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$reduce_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:158$2235_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$logic_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:162$2239_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$logic_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:174$2243_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$reduce_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:182$2245_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2436_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2666_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2685_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2697_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2699_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2701_CMP \u_payload.u_core.u_core.u_core.u_fetch.instr [2] \u_payload.u_core.u_core.u_core.int_reset \u_payload.u_core.u_core.u_core.fetch_valid }
  ctrl outputs: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:370$2144_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$0\op_type[4:0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2483_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2491_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2499_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2514_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2529_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2550_CMP }
  transition:    5'00000 13'----0------0- ->    5'00000 12'000000000001
  transition:    5'00000 13'----1------00 ->    5'00000 12'000000000001
  transition:    5'00000 13'---0100000-01 ->    5'00101 12'000101000001
  transition:    5'00000 13'---1100000-01 ->    5'00110 12'000110000001
  transition:    5'00000 13'0---1----1-01 ->    5'00010 12'000010000001
  transition:    5'00000 13'1---1----1-01 ->    5'00000 12'000000000001
  transition:    5'00000 13'-0--1-1---001 ->    5'00000 12'000000000001
  transition:    5'00000 13'-1--1-1---001 ->    5'00011 12'000011000001
  transition:    5'00000 13'----1-1---101 ->    5'00000 12'000000000001
  transition:    5'00000 13'----1---1--01 ->    5'00010 12'000010000001
  transition:    5'00000 13'--0-11----001 ->    5'00000 12'000000000001
  transition:    5'00000 13'--1-11----001 ->    5'00011 12'000011000001
  transition:    5'00000 13'----11----101 ->    5'00000 12'000000000001
  transition:    5'00000 13'----1--1--001 ->    5'00001 12'000001000001
  transition:    5'00000 13'----1--1--101 ->    5'00100 12'000100000001
  transition:    5'00000 13'-----------1- ->    5'00000 12'000000000001
  transition:    5'00100 13'----0------0- ->    5'00100 12'100100000000
  transition:    5'00100 13'----1------00 ->    5'00100 12'100100000000
  transition:    5'00100 13'---0100000-01 ->    5'00101 12'100101000000
  transition:    5'00100 13'---1100000-01 ->    5'00110 12'100110000000
  transition:    5'00100 13'0---1----1-01 ->    5'00010 12'100010000000
  transition:    5'00100 13'1---1----1-01 ->    5'00000 12'100000000000
  transition:    5'00100 13'-0--1-1---001 ->    5'00000 12'100000000000
  transition:    5'00100 13'-1--1-1---001 ->    5'00011 12'100011000000
  transition:    5'00100 13'----1-1---101 ->    5'00000 12'100000000000
  transition:    5'00100 13'----1---1--01 ->    5'00010 12'100010000000
  transition:    5'00100 13'--0-11----001 ->    5'00000 12'100000000000
  transition:    5'00100 13'--1-11----001 ->    5'00011 12'100011000000
  transition:    5'00100 13'----11----101 ->    5'00000 12'100000000000
  transition:    5'00100 13'----1--1--001 ->    5'00001 12'100001000000
  transition:    5'00100 13'----1--1--101 ->    5'00100 12'100100000000
  transition:    5'00100 13'-----------1- ->    5'00000 12'100000000000
  transition:    5'00010 13'----0------0- ->    5'00010 12'000010000100
  transition:    5'00010 13'----1------00 ->    5'00010 12'000010000100
  transition:    5'00010 13'---0100000-01 ->    5'00101 12'000101000100
  transition:    5'00010 13'---1100000-01 ->    5'00110 12'000110000100
  transition:    5'00010 13'0---1----1-01 ->    5'00010 12'000010000100
  transition:    5'00010 13'1---1----1-01 ->    5'00000 12'000000000100
  transition:    5'00010 13'-0--1-1---001 ->    5'00000 12'000000000100
  transition:    5'00010 13'-1--1-1---001 ->    5'00011 12'000011000100
  transition:    5'00010 13'----1-1---101 ->    5'00000 12'000000000100
  transition:    5'00010 13'----1---1--01 ->    5'00010 12'000010000100
  transition:    5'00010 13'--0-11----001 ->    5'00000 12'000000000100
  transition:    5'00010 13'--1-11----001 ->    5'00011 12'000011000100
  transition:    5'00010 13'----11----101 ->    5'00000 12'000000000100
  transition:    5'00010 13'----1--1--001 ->    5'00001 12'000001000100
  transition:    5'00010 13'----1--1--101 ->    5'00100 12'000100000100
  transition:    5'00010 13'-----------1- ->    5'00000 12'000000000100
  transition:    5'00110 13'----0------0- ->    5'00110 12'000110010000
  transition:    5'00110 13'----1------00 ->    5'00110 12'000110010000
  transition:    5'00110 13'---0100000-01 ->    5'00101 12'000101010000
  transition:    5'00110 13'---1100000-01 ->    5'00110 12'000110010000
  transition:    5'00110 13'0---1----1-01 ->    5'00010 12'000010010000
  transition:    5'00110 13'1---1----1-01 ->    5'00000 12'000000010000
  transition:    5'00110 13'-0--1-1---001 ->    5'00000 12'000000010000
  transition:    5'00110 13'-1--1-1---001 ->    5'00011 12'000011010000
  transition:    5'00110 13'----1-1---101 ->    5'00000 12'000000010000
  transition:    5'00110 13'----1---1--01 ->    5'00010 12'000010010000
  transition:    5'00110 13'--0-11----001 ->    5'00000 12'000000010000
  transition:    5'00110 13'--1-11----001 ->    5'00011 12'000011010000
  transition:    5'00110 13'----11----101 ->    5'00000 12'000000010000
  transition:    5'00110 13'----1--1--001 ->    5'00001 12'000001010000
  transition:    5'00110 13'----1--1--101 ->    5'00100 12'000100010000
  transition:    5'00110 13'-----------1- ->    5'00000 12'000000010000
  transition:    5'00001 13'----0------0- ->    5'00001 12'000001000010
  transition:    5'00001 13'----1------00 ->    5'00001 12'000001000010
  transition:    5'00001 13'---0100000-01 ->    5'00101 12'000101000010
  transition:    5'00001 13'---1100000-01 ->    5'00110 12'000110000010
  transition:    5'00001 13'0---1----1-01 ->    5'00010 12'000010000010
  transition:    5'00001 13'1---1----1-01 ->    5'00000 12'000000000010
  transition:    5'00001 13'-0--1-1---001 ->    5'00000 12'000000000010
  transition:    5'00001 13'-1--1-1---001 ->    5'00011 12'000011000010
  transition:    5'00001 13'----1-1---101 ->    5'00000 12'000000000010
  transition:    5'00001 13'----1---1--01 ->    5'00010 12'000010000010
  transition:    5'00001 13'--0-11----001 ->    5'00000 12'000000000010
  transition:    5'00001 13'--1-11----001 ->    5'00011 12'000011000010
  transition:    5'00001 13'----11----101 ->    5'00000 12'000000000010
  transition:    5'00001 13'----1--1--001 ->    5'00001 12'000001000010
  transition:    5'00001 13'----1--1--101 ->    5'00100 12'000100000010
  transition:    5'00001 13'-----------1- ->    5'00000 12'000000000010
  transition:    5'00101 13'----0------0- ->    5'00101 12'000101100000
  transition:    5'00101 13'----1------00 ->    5'00101 12'000101100000
  transition:    5'00101 13'---0100000-01 ->    5'00101 12'000101100000
  transition:    5'00101 13'---1100000-01 ->    5'00110 12'000110100000
  transition:    5'00101 13'0---1----1-01 ->    5'00010 12'000010100000
  transition:    5'00101 13'1---1----1-01 ->    5'00000 12'000000100000
  transition:    5'00101 13'-0--1-1---001 ->    5'00000 12'000000100000
  transition:    5'00101 13'-1--1-1---001 ->    5'00011 12'000011100000
  transition:    5'00101 13'----1-1---101 ->    5'00000 12'000000100000
  transition:    5'00101 13'----1---1--01 ->    5'00010 12'000010100000
  transition:    5'00101 13'--0-11----001 ->    5'00000 12'000000100000
  transition:    5'00101 13'--1-11----001 ->    5'00011 12'000011100000
  transition:    5'00101 13'----11----101 ->    5'00000 12'000000100000
  transition:    5'00101 13'----1--1--001 ->    5'00001 12'000001100000
  transition:    5'00101 13'----1--1--101 ->    5'00100 12'000100100000
  transition:    5'00101 13'-----------1- ->    5'00000 12'000000100000
  transition:    5'00011 13'----0------0- ->    5'00011 12'000011001000
  transition:    5'00011 13'----1------00 ->    5'00011 12'000011001000
  transition:    5'00011 13'---0100000-01 ->    5'00101 12'000101001000
  transition:    5'00011 13'---1100000-01 ->    5'00110 12'000110001000
  transition:    5'00011 13'0---1----1-01 ->    5'00010 12'000010001000
  transition:    5'00011 13'1---1----1-01 ->    5'00000 12'000000001000
  transition:    5'00011 13'-0--1-1---001 ->    5'00000 12'000000001000
  transition:    5'00011 13'-1--1-1---001 ->    5'00011 12'000011001000
  transition:    5'00011 13'----1-1---101 ->    5'00000 12'000000001000
  transition:    5'00011 13'----1---1--01 ->    5'00010 12'000010001000
  transition:    5'00011 13'--0-11----001 ->    5'00000 12'000000001000
  transition:    5'00011 13'--1-11----001 ->    5'00011 12'000011001000
  transition:    5'00011 13'----11----101 ->    5'00000 12'000000001000
  transition:    5'00011 13'----1--1--001 ->    5'00001 12'000001001000
  transition:    5'00011 13'----1--1--101 ->    5'00100 12'000100001000
  transition:    5'00011 13'-----------1- ->    5'00000 12'000000001000
Extracting FSM `\u_payload.u_core.u_core.u_core.u_exec.exec_state' from module `\user_proj_example'.
  found $dff cell for state register: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procdff$4334
  root of input selection tree: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$0\exec_state[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \u_payload.u_core.u_core.u_core.int_reset
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$4499
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2199_Y
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2198_Y
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:411$2182_Y
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:414$2195_Y
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2223_Y
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2222_Y
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:141$2113_Y
  found state code: 4'0000
  found state code: 4'1000
  found state code: 4'0111
  found ctrl input: \u_payload.u_core.u_core.u_core.u_exec.u_mem.ack_valid
  found ctrl input: \u_payload.u_core.u_core.u_core.u_exec.u_mds.out_valid
  found ctrl input: \u_payload.u_core.u_core.u_core.u_exec.jump_target_misaligned
  found state code: 4'0110
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2861_CMP
  found ctrl input: \u_payload.u_core.u_core.u_core.u_exec.decode_valid
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2483_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:370$2144_Y
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2499_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2514_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2529_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2550_CMP
  found state code: 4'0011
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:263$2139_Y
  found state code: 4'0010
  found state code: 4'0100
  found ctrl input: \u_payload.u_core.u_core.u_core.u_exec.ldst_addr_misaligned
  found state code: 4'0101
  found ctrl input: \u_payload.u_core.u_core.u_core.u_exec.alu_out [0]
  found state code: 4'0001
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2223_Y
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2222_Y
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2201_Y
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2199_Y
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2198_Y
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:414$2195_Y
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:411$2182_Y
  found ctrl output: \u_payload.u_core.u_core.u_core.u_exec.alu_op_sel_opb
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:141$2113_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$4499 \u_payload.u_core.u_core.u_core.u_exec.decode_valid \u_payload.u_core.u_core.u_core.u_exec.alu_out [0] \u_payload.u_core.u_core.u_core.u_exec.jump_target_misaligned \u_payload.u_core.u_core.u_core.u_exec.ldst_addr_misaligned $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:263$2139_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:370$2144_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2861_CMP \u_payload.u_core.u_core.u_core.u_exec.u_mds.out_valid \u_payload.u_core.u_core.u_core.u_exec.u_mem.ack_valid $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2483_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2499_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2514_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2529_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2550_CMP \u_payload.u_core.u_core.u_core.int_reset }
  ctrl outputs: { \u_payload.u_core.u_core.u_core.u_exec.alu_op_sel_opb $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:141$2113_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$0\exec_state[3:0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:411$2182_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:414$2195_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2198_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2199_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2201_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2222_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2223_Y }
  transition:     4'0000 16'-0-------------0 ->     4'0000 13'0100000000000
  transition:     4'0000 16'-1----0---000000 ->     4'0011 13'0100110000000
  transition:     4'0000 16'-1------------10 ->     4'0000 13'0100000000000
  transition:     4'0000 16'-10----------1-0 ->     4'0000 13'0100000000000
  transition:     4'0000 16'-11----------1-0 ->     4'0001 13'0100010000000
  transition:     4'0000 16'-1--0-------1--0 ->     4'0101 13'0101010000000
  transition:     4'0000 16'-1--1-------1--0 ->     4'0110 13'0101100000000
  transition:     4'0000 16'-1---------1---0 ->     4'0100 13'0101000000000
  transition:     4'0000 16'-1----1--------0 ->     4'0010 13'0100100000000
  transition:     4'0000 16'-1---0----1----0 ->     4'0110 13'0101100000000
  transition:     4'0000 16'-1---1----1----0 ->     4'0000 13'0100000000000
  transition:     4'0000 16'---------------1 ->     4'0000 13'0100000000000
  transition:     4'1000 16'---------------0 ->     4'0000 13'0000000000100
  transition:     4'1000 16'---------------1 ->     4'0000 13'0000000000100
  transition:     4'0100 16'--------0------0 ->     4'0100 13'0001000100000
  transition:     4'0100 16'--------1------0 ->     4'0000 13'0000000100000
  transition:     4'0100 16'---------------1 ->     4'0000 13'0000000100000
  transition:     4'0010 16'-------0-------0 ->     4'0110 13'0001100000010
  transition:     4'0010 16'-------1-------0 ->     4'0000 13'0000000000010
  transition:     4'0010 16'---------------1 ->     4'0000 13'0000000000010
  transition:     4'0110 16'---------------0 ->     4'0111 13'0001110010000
  transition:     4'0110 16'---------------1 ->     4'0000 13'0000000010000
  transition:     4'0001 16'---0-----------0 ->     4'0000 13'0000000000001
  transition:     4'0001 16'---1-----------0 ->     4'0110 13'0001100000001
  transition:     4'0001 16'---------------1 ->     4'0000 13'0000000000001
  transition:     4'0101 16'---------0-----0 ->     4'0101 13'0001011000000
  transition:     4'0101 16'---------1-----0 ->     4'0000 13'0000001000000
  transition:     4'0101 16'---------------1 ->     4'0000 13'0000001000000
  transition:     4'0011 16'---------------0 ->     4'0000 13'1000000000000
  transition:     4'0011 16'---------------1 ->     4'0000 13'1000000000000
  transition:     4'0111 16'---------------0 ->     4'1000 13'0010000001000
  transition:     4'0111 16'---------------1 ->     4'0000 13'0000000001000
Extracting FSM `\u_payload.u_core.u_core.u_core.u_exec.u_mds.op_r' from module `\user_proj_example'.
  found $dff cell for state register: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procdff$4489
  root of input selection tree: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$0\op_r[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \u_payload.u_core.u_core.u_core.int_reset
  found ctrl input: \u_payload.u_core.u_core.u_core.u_exec.mds_in_valid
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2483_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2491_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2499_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2514_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2529_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2550_CMP
  found state code: 4'0000
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2481_CMP
  found state code: 4'0010
  found ctrl input: \u_payload.u_core.u_core.u_core.u_fetch.instr [20]
  found state code: 4'0001
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2488_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2489_CMP
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'1011
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:162$2238_Y
  found ctrl input: \u_payload.u_core.u_core.u_core.u_fetch.instr [30]
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2506_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2507_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2508_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2509_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2510_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2511_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2512_CMP
  found state code: 4'0111
  found state code: 4'0110
  found state code: 4'0101
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2523_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:162$2237_Y
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2525_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2527_CMP
  found state code: 4'1010
  found state code: 4'1001
  found state code: 4'1000
  found ctrl input: \u_payload.u_core.u_core.u_core.u_fetch.instr [2]
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2561_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2562_CMP
  found state code: 4'1101
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:279$2254_Y
  found ctrl input: \u_payload.u_core.u_core.u_core.u_fetch.instr [5]
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4268_CMP
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4271_CMP
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4274_CMP
  ctrl inputs: { \u_payload.u_core.u_core.u_core.u_exec.mds_in_valid $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:162$2237_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:162$2238_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:279$2254_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2481_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2483_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2488_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2489_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2491_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2499_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2506_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2507_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2508_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2509_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2510_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2511_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2512_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2514_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2523_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2525_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2527_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2529_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2550_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2561_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2562_CMP \u_payload.u_core.u_core.u_core.u_fetch.instr [30] \u_payload.u_core.u_core.u_core.u_fetch.instr [20] \u_payload.u_core.u_core.u_core.u_fetch.instr [5] \u_payload.u_core.u_core.u_core.u_fetch.instr [2] \u_payload.u_core.u_core.u_core.int_reset }
  ctrl outputs: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4274_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4271_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4268_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$0\op_r[3:0] }
  transition:     4'0000 30'0----------------------------0 ->     4'0000 7'1000000
  transition:     4'0000 30'1----0--00-------0---00------0 ->     4'0000 7'1000000
  transition:     4'0000 30'1-----------------000-100---00 ->     4'0010 7'1000010
  transition:     4'0000 30'1--0----------------1-1-----00 ->     4'0000 7'1000000
  transition:     4'0000 30'1--1----------------1-1-----00 ->     4'0001 7'1000001
  transition:     4'0000 30'1---------------------1-1---00 ->     4'0111 7'1000111
  transition:     4'0000 30'1---------------------11----00 ->     4'1001 7'1001001
  transition:     4'0000 30'1------------------1--1-----00 ->     4'1101 7'1001101
  transition:     4'0000 30'1-----------------1---1-----00 ->     4'0011 7'1000011
  transition:     4'0000 30'1---------------------1----010 ->     4'0000 7'1000000
  transition:     4'0000 30'1---------------------1----110 ->     4'1011 7'1001011
  transition:     4'0000 30'100---------------0001-------0 ->     4'1010 7'1001010
  transition:     4'0000 30'1-------------------11-------0 ->     4'0101 7'1000101
  transition:     4'0000 30'1-1------------------1-------0 ->     4'0110 7'1000110
  transition:     4'0000 30'1------------------1-1-------0 ->     4'0111 7'1000111
  transition:     4'0000 30'11-------------------1-------0 ->     4'1000 7'1001000
  transition:     4'0000 30'1-----------------1--1-------0 ->     4'1001 7'1001001
  transition:     4'0000 30'1---------00000001-----------0 ->     4'0111 7'1000111
  transition:     4'0000 30'1---------------11-----------0 ->     4'0000 7'1000000
  transition:     4'0000 30'1--------------1-1-----------0 ->     4'0001 7'1000001
  transition:     4'0000 30'1-------------1--1-----------0 ->     4'0010 7'1000010
  transition:     4'0000 30'1------------1---1-----------0 ->     4'0011 7'1000011
  transition:     4'0000 30'1-----------1----1-----------0 ->     4'0100 7'1000100
  transition:     4'0000 30'1----------1-----1-----------0 ->     4'0101 7'1000101
  transition:     4'0000 30'1---------1------1-----------0 ->     4'0110 7'1000110
  transition:     4'0000 30'1-0------1---------------0---0 ->     4'0001 7'1000001
  transition:     4'0000 30'1-0------1---------------1---0 ->     4'0010 7'1000010
  transition:     4'0000 30'1-1------1-------------------0 ->     4'0000 7'1000000
  transition:     4'0000 30'1-----001--------------------0 ->     4'0100 7'1000100
  transition:     4'0000 30'1------11--------------------0 ->     4'1011 7'1001011
  transition:     4'0000 30'1-----1-1--------------------0 ->     4'0011 7'1000011
  transition:     4'0000 30'1---01-----------------------0 ->     4'0010 7'1000010
  transition:     4'0000 30'1---11--------------------0--0 ->     4'0000 7'1000000
  transition:     4'0000 30'1---11--------------------1--0 ->     4'0001 7'1000001
  transition:     4'0000 30'-----------------------------1 ->     4'0000 7'1000000
  transition:     4'1000 30'0----------------------------0 ->     4'1000 7'0001000
  transition:     4'1000 30'1----0--00-------0---00------0 ->     4'0000 7'0000000
  transition:     4'1000 30'1-----------------000-100---00 ->     4'0010 7'0000010
  transition:     4'1000 30'1--0----------------1-1-----00 ->     4'0000 7'0000000
  transition:     4'1000 30'1--1----------------1-1-----00 ->     4'0001 7'0000001
  transition:     4'1000 30'1---------------------1-1---00 ->     4'0111 7'0000111
  transition:     4'1000 30'1---------------------11----00 ->     4'1001 7'0001001
  transition:     4'1000 30'1------------------1--1-----00 ->     4'1101 7'0001101
  transition:     4'1000 30'1-----------------1---1-----00 ->     4'0011 7'0000011
  transition:     4'1000 30'1---------------------1----010 ->     4'0000 7'0000000
  transition:     4'1000 30'1---------------------1----110 ->     4'1011 7'0001011
  transition:     4'1000 30'100---------------0001-------0 ->     4'1010 7'0001010
  transition:     4'1000 30'1-------------------11-------0 ->     4'0101 7'0000101
  transition:     4'1000 30'1-1------------------1-------0 ->     4'0110 7'0000110
  transition:     4'1000 30'1------------------1-1-------0 ->     4'0111 7'0000111
  transition:     4'1000 30'11-------------------1-------0 ->     4'1000 7'0001000
  transition:     4'1000 30'1-----------------1--1-------0 ->     4'1001 7'0001001
  transition:     4'1000 30'1---------00000001-----------0 ->     4'0111 7'0000111
  transition:     4'1000 30'1---------------11-----------0 ->     4'0000 7'0000000
  transition:     4'1000 30'1--------------1-1-----------0 ->     4'0001 7'0000001
  transition:     4'1000 30'1-------------1--1-----------0 ->     4'0010 7'0000010
  transition:     4'1000 30'1------------1---1-----------0 ->     4'0011 7'0000011
  transition:     4'1000 30'1-----------1----1-----------0 ->     4'0100 7'0000100
  transition:     4'1000 30'1----------1-----1-----------0 ->     4'0101 7'0000101
  transition:     4'1000 30'1---------1------1-----------0 ->     4'0110 7'0000110
  transition:     4'1000 30'1-0------1---------------0---0 ->     4'0001 7'0000001
  transition:     4'1000 30'1-0------1---------------1---0 ->     4'0010 7'0000010
  transition:     4'1000 30'1-1------1-------------------0 ->     4'0000 7'0000000
  transition:     4'1000 30'1-----001--------------------0 ->     4'0100 7'0000100
  transition:     4'1000 30'1------11--------------------0 ->     4'1011 7'0001011
  transition:     4'1000 30'1-----1-1--------------------0 ->     4'0011 7'0000011
  transition:     4'1000 30'1---01-----------------------0 ->     4'0010 7'0000010
  transition:     4'1000 30'1---11--------------------0--0 ->     4'0000 7'0000000
  transition:     4'1000 30'1---11--------------------1--0 ->     4'0001 7'0000001
  transition:     4'1000 30'-----------------------------1 ->     4'0000 7'0000000
  transition:     4'0100 30'0----------------------------0 ->     4'0100 7'0000100
  transition:     4'0100 30'1----0--00-------0---00------0 ->     4'0000 7'0000000
  transition:     4'0100 30'1-----------------000-100---00 ->     4'0010 7'0000010
  transition:     4'0100 30'1--0----------------1-1-----00 ->     4'0000 7'0000000
  transition:     4'0100 30'1--1----------------1-1-----00 ->     4'0001 7'0000001
  transition:     4'0100 30'1---------------------1-1---00 ->     4'0111 7'0000111
  transition:     4'0100 30'1---------------------11----00 ->     4'1001 7'0001001
  transition:     4'0100 30'1------------------1--1-----00 ->     4'1101 7'0001101
  transition:     4'0100 30'1-----------------1---1-----00 ->     4'0011 7'0000011
  transition:     4'0100 30'1---------------------1----010 ->     4'0000 7'0000000
  transition:     4'0100 30'1---------------------1----110 ->     4'1011 7'0001011
  transition:     4'0100 30'100---------------0001-------0 ->     4'1010 7'0001010
  transition:     4'0100 30'1-------------------11-------0 ->     4'0101 7'0000101
  transition:     4'0100 30'1-1------------------1-------0 ->     4'0110 7'0000110
  transition:     4'0100 30'1------------------1-1-------0 ->     4'0111 7'0000111
  transition:     4'0100 30'11-------------------1-------0 ->     4'1000 7'0001000
  transition:     4'0100 30'1-----------------1--1-------0 ->     4'1001 7'0001001
  transition:     4'0100 30'1---------00000001-----------0 ->     4'0111 7'0000111
  transition:     4'0100 30'1---------------11-----------0 ->     4'0000 7'0000000
  transition:     4'0100 30'1--------------1-1-----------0 ->     4'0001 7'0000001
  transition:     4'0100 30'1-------------1--1-----------0 ->     4'0010 7'0000010
  transition:     4'0100 30'1------------1---1-----------0 ->     4'0011 7'0000011
  transition:     4'0100 30'1-----------1----1-----------0 ->     4'0100 7'0000100
  transition:     4'0100 30'1----------1-----1-----------0 ->     4'0101 7'0000101
  transition:     4'0100 30'1---------1------1-----------0 ->     4'0110 7'0000110
  transition:     4'0100 30'1-0------1---------------0---0 ->     4'0001 7'0000001
  transition:     4'0100 30'1-0------1---------------1---0 ->     4'0010 7'0000010
  transition:     4'0100 30'1-1------1-------------------0 ->     4'0000 7'0000000
  transition:     4'0100 30'1-----001--------------------0 ->     4'0100 7'0000100
  transition:     4'0100 30'1------11--------------------0 ->     4'1011 7'0001011
  transition:     4'0100 30'1-----1-1--------------------0 ->     4'0011 7'0000011
  transition:     4'0100 30'1---01-----------------------0 ->     4'0010 7'0000010
  transition:     4'0100 30'1---11--------------------0--0 ->     4'0000 7'0000000
  transition:     4'0100 30'1---11--------------------1--0 ->     4'0001 7'0000001
  transition:     4'0100 30'-----------------------------1 ->     4'0000 7'0000000
  transition:     4'0010 30'0----------------------------0 ->     4'0010 7'0010010
  transition:     4'0010 30'1----0--00-------0---00------0 ->     4'0000 7'0010000
  transition:     4'0010 30'1-----------------000-100---00 ->     4'0010 7'0010010
  transition:     4'0010 30'1--0----------------1-1-----00 ->     4'0000 7'0010000
  transition:     4'0010 30'1--1----------------1-1-----00 ->     4'0001 7'0010001
  transition:     4'0010 30'1---------------------1-1---00 ->     4'0111 7'0010111
  transition:     4'0010 30'1---------------------11----00 ->     4'1001 7'0011001
  transition:     4'0010 30'1------------------1--1-----00 ->     4'1101 7'0011101
  transition:     4'0010 30'1-----------------1---1-----00 ->     4'0011 7'0010011
  transition:     4'0010 30'1---------------------1----010 ->     4'0000 7'0010000
  transition:     4'0010 30'1---------------------1----110 ->     4'1011 7'0011011
  transition:     4'0010 30'100---------------0001-------0 ->     4'1010 7'0011010
  transition:     4'0010 30'1-------------------11-------0 ->     4'0101 7'0010101
  transition:     4'0010 30'1-1------------------1-------0 ->     4'0110 7'0010110
  transition:     4'0010 30'1------------------1-1-------0 ->     4'0111 7'0010111
  transition:     4'0010 30'11-------------------1-------0 ->     4'1000 7'0011000
  transition:     4'0010 30'1-----------------1--1-------0 ->     4'1001 7'0011001
  transition:     4'0010 30'1---------00000001-----------0 ->     4'0111 7'0010111
  transition:     4'0010 30'1---------------11-----------0 ->     4'0000 7'0010000
  transition:     4'0010 30'1--------------1-1-----------0 ->     4'0001 7'0010001
  transition:     4'0010 30'1-------------1--1-----------0 ->     4'0010 7'0010010
  transition:     4'0010 30'1------------1---1-----------0 ->     4'0011 7'0010011
  transition:     4'0010 30'1-----------1----1-----------0 ->     4'0100 7'0010100
  transition:     4'0010 30'1----------1-----1-----------0 ->     4'0101 7'0010101
  transition:     4'0010 30'1---------1------1-----------0 ->     4'0110 7'0010110
  transition:     4'0010 30'1-0------1---------------0---0 ->     4'0001 7'0010001
  transition:     4'0010 30'1-0------1---------------1---0 ->     4'0010 7'0010010
  transition:     4'0010 30'1-1------1-------------------0 ->     4'0000 7'0010000
  transition:     4'0010 30'1-----001--------------------0 ->     4'0100 7'0010100
  transition:     4'0010 30'1------11--------------------0 ->     4'1011 7'0011011
  transition:     4'0010 30'1-----1-1--------------------0 ->     4'0011 7'0010011
  transition:     4'0010 30'1---01-----------------------0 ->     4'0010 7'0010010
  transition:     4'0010 30'1---11--------------------0--0 ->     4'0000 7'0010000
  transition:     4'0010 30'1---11--------------------1--0 ->     4'0001 7'0010001
  transition:     4'0010 30'-----------------------------1 ->     4'0000 7'0010000
  transition:     4'1010 30'0----------------------------0 ->     4'1010 7'0001010
  transition:     4'1010 30'1----0--00-------0---00------0 ->     4'0000 7'0000000
  transition:     4'1010 30'1-----------------000-100---00 ->     4'0010 7'0000010
  transition:     4'1010 30'1--0----------------1-1-----00 ->     4'0000 7'0000000
  transition:     4'1010 30'1--1----------------1-1-----00 ->     4'0001 7'0000001
  transition:     4'1010 30'1---------------------1-1---00 ->     4'0111 7'0000111
  transition:     4'1010 30'1---------------------11----00 ->     4'1001 7'0001001
  transition:     4'1010 30'1------------------1--1-----00 ->     4'1101 7'0001101
  transition:     4'1010 30'1-----------------1---1-----00 ->     4'0011 7'0000011
  transition:     4'1010 30'1---------------------1----010 ->     4'0000 7'0000000
  transition:     4'1010 30'1---------------------1----110 ->     4'1011 7'0001011
  transition:     4'1010 30'100---------------0001-------0 ->     4'1010 7'0001010
  transition:     4'1010 30'1-------------------11-------0 ->     4'0101 7'0000101
  transition:     4'1010 30'1-1------------------1-------0 ->     4'0110 7'0000110
  transition:     4'1010 30'1------------------1-1-------0 ->     4'0111 7'0000111
  transition:     4'1010 30'11-------------------1-------0 ->     4'1000 7'0001000
  transition:     4'1010 30'1-----------------1--1-------0 ->     4'1001 7'0001001
  transition:     4'1010 30'1---------00000001-----------0 ->     4'0111 7'0000111
  transition:     4'1010 30'1---------------11-----------0 ->     4'0000 7'0000000
  transition:     4'1010 30'1--------------1-1-----------0 ->     4'0001 7'0000001
  transition:     4'1010 30'1-------------1--1-----------0 ->     4'0010 7'0000010
  transition:     4'1010 30'1------------1---1-----------0 ->     4'0011 7'0000011
  transition:     4'1010 30'1-----------1----1-----------0 ->     4'0100 7'0000100
  transition:     4'1010 30'1----------1-----1-----------0 ->     4'0101 7'0000101
  transition:     4'1010 30'1---------1------1-----------0 ->     4'0110 7'0000110
  transition:     4'1010 30'1-0------1---------------0---0 ->     4'0001 7'0000001
  transition:     4'1010 30'1-0------1---------------1---0 ->     4'0010 7'0000010
  transition:     4'1010 30'1-1------1-------------------0 ->     4'0000 7'0000000
  transition:     4'1010 30'1-----001--------------------0 ->     4'0100 7'0000100
  transition:     4'1010 30'1------11--------------------0 ->     4'1011 7'0001011
  transition:     4'1010 30'1-----1-1--------------------0 ->     4'0011 7'0000011
  transition:     4'1010 30'1---01-----------------------0 ->     4'0010 7'0000010
  transition:     4'1010 30'1---11--------------------0--0 ->     4'0000 7'0000000
  transition:     4'1010 30'1---11--------------------1--0 ->     4'0001 7'0000001
  transition:     4'1010 30'-----------------------------1 ->     4'0000 7'0000000
  transition:     4'0110 30'0----------------------------0 ->     4'0110 7'0000110
  transition:     4'0110 30'1----0--00-------0---00------0 ->     4'0000 7'0000000
  transition:     4'0110 30'1-----------------000-100---00 ->     4'0010 7'0000010
  transition:     4'0110 30'1--0----------------1-1-----00 ->     4'0000 7'0000000
  transition:     4'0110 30'1--1----------------1-1-----00 ->     4'0001 7'0000001
  transition:     4'0110 30'1---------------------1-1---00 ->     4'0111 7'0000111
  transition:     4'0110 30'1---------------------11----00 ->     4'1001 7'0001001
  transition:     4'0110 30'1------------------1--1-----00 ->     4'1101 7'0001101
  transition:     4'0110 30'1-----------------1---1-----00 ->     4'0011 7'0000011
  transition:     4'0110 30'1---------------------1----010 ->     4'0000 7'0000000
  transition:     4'0110 30'1---------------------1----110 ->     4'1011 7'0001011
  transition:     4'0110 30'100---------------0001-------0 ->     4'1010 7'0001010
  transition:     4'0110 30'1-------------------11-------0 ->     4'0101 7'0000101
  transition:     4'0110 30'1-1------------------1-------0 ->     4'0110 7'0000110
  transition:     4'0110 30'1------------------1-1-------0 ->     4'0111 7'0000111
  transition:     4'0110 30'11-------------------1-------0 ->     4'1000 7'0001000
  transition:     4'0110 30'1-----------------1--1-------0 ->     4'1001 7'0001001
  transition:     4'0110 30'1---------00000001-----------0 ->     4'0111 7'0000111
  transition:     4'0110 30'1---------------11-----------0 ->     4'0000 7'0000000
  transition:     4'0110 30'1--------------1-1-----------0 ->     4'0001 7'0000001
  transition:     4'0110 30'1-------------1--1-----------0 ->     4'0010 7'0000010
  transition:     4'0110 30'1------------1---1-----------0 ->     4'0011 7'0000011
  transition:     4'0110 30'1-----------1----1-----------0 ->     4'0100 7'0000100
  transition:     4'0110 30'1----------1-----1-----------0 ->     4'0101 7'0000101
  transition:     4'0110 30'1---------1------1-----------0 ->     4'0110 7'0000110
  transition:     4'0110 30'1-0------1---------------0---0 ->     4'0001 7'0000001
  transition:     4'0110 30'1-0------1---------------1---0 ->     4'0010 7'0000010
  transition:     4'0110 30'1-1------1-------------------0 ->     4'0000 7'0000000
  transition:     4'0110 30'1-----001--------------------0 ->     4'0100 7'0000100
  transition:     4'0110 30'1------11--------------------0 ->     4'1011 7'0001011
  transition:     4'0110 30'1-----1-1--------------------0 ->     4'0011 7'0000011
  transition:     4'0110 30'1---01-----------------------0 ->     4'0010 7'0000010
  transition:     4'0110 30'1---11--------------------0--0 ->     4'0000 7'0000000
  transition:     4'0110 30'1---11--------------------1--0 ->     4'0001 7'0000001
  transition:     4'0110 30'-----------------------------1 ->     4'0000 7'0000000
  transition:     4'0001 30'0----------------------------0 ->     4'0001 7'0100001
  transition:     4'0001 30'1----0--00-------0---00------0 ->     4'0000 7'0100000
  transition:     4'0001 30'1-----------------000-100---00 ->     4'0010 7'0100010
  transition:     4'0001 30'1--0----------------1-1-----00 ->     4'0000 7'0100000
  transition:     4'0001 30'1--1----------------1-1-----00 ->     4'0001 7'0100001
  transition:     4'0001 30'1---------------------1-1---00 ->     4'0111 7'0100111
  transition:     4'0001 30'1---------------------11----00 ->     4'1001 7'0101001
  transition:     4'0001 30'1------------------1--1-----00 ->     4'1101 7'0101101
  transition:     4'0001 30'1-----------------1---1-----00 ->     4'0011 7'0100011
  transition:     4'0001 30'1---------------------1----010 ->     4'0000 7'0100000
  transition:     4'0001 30'1---------------------1----110 ->     4'1011 7'0101011
  transition:     4'0001 30'100---------------0001-------0 ->     4'1010 7'0101010
  transition:     4'0001 30'1-------------------11-------0 ->     4'0101 7'0100101
  transition:     4'0001 30'1-1------------------1-------0 ->     4'0110 7'0100110
  transition:     4'0001 30'1------------------1-1-------0 ->     4'0111 7'0100111
  transition:     4'0001 30'11-------------------1-------0 ->     4'1000 7'0101000
  transition:     4'0001 30'1-----------------1--1-------0 ->     4'1001 7'0101001
  transition:     4'0001 30'1---------00000001-----------0 ->     4'0111 7'0100111
  transition:     4'0001 30'1---------------11-----------0 ->     4'0000 7'0100000
  transition:     4'0001 30'1--------------1-1-----------0 ->     4'0001 7'0100001
  transition:     4'0001 30'1-------------1--1-----------0 ->     4'0010 7'0100010
  transition:     4'0001 30'1------------1---1-----------0 ->     4'0011 7'0100011
  transition:     4'0001 30'1-----------1----1-----------0 ->     4'0100 7'0100100
  transition:     4'0001 30'1----------1-----1-----------0 ->     4'0101 7'0100101
  transition:     4'0001 30'1---------1------1-----------0 ->     4'0110 7'0100110
  transition:     4'0001 30'1-0------1---------------0---0 ->     4'0001 7'0100001
  transition:     4'0001 30'1-0------1---------------1---0 ->     4'0010 7'0100010
  transition:     4'0001 30'1-1------1-------------------0 ->     4'0000 7'0100000
  transition:     4'0001 30'1-----001--------------------0 ->     4'0100 7'0100100
  transition:     4'0001 30'1------11--------------------0 ->     4'1011 7'0101011
  transition:     4'0001 30'1-----1-1--------------------0 ->     4'0011 7'0100011
  transition:     4'0001 30'1---01-----------------------0 ->     4'0010 7'0100010
  transition:     4'0001 30'1---11--------------------0--0 ->     4'0000 7'0100000
  transition:     4'0001 30'1---11--------------------1--0 ->     4'0001 7'0100001
  transition:     4'0001 30'-----------------------------1 ->     4'0000 7'0100000
  transition:     4'1001 30'0----------------------------0 ->     4'1001 7'0001001
  transition:     4'1001 30'1----0--00-------0---00------0 ->     4'0000 7'0000000
  transition:     4'1001 30'1-----------------000-100---00 ->     4'0010 7'0000010
  transition:     4'1001 30'1--0----------------1-1-----00 ->     4'0000 7'0000000
  transition:     4'1001 30'1--1----------------1-1-----00 ->     4'0001 7'0000001
  transition:     4'1001 30'1---------------------1-1---00 ->     4'0111 7'0000111
  transition:     4'1001 30'1---------------------11----00 ->     4'1001 7'0001001
  transition:     4'1001 30'1------------------1--1-----00 ->     4'1101 7'0001101
  transition:     4'1001 30'1-----------------1---1-----00 ->     4'0011 7'0000011
  transition:     4'1001 30'1---------------------1----010 ->     4'0000 7'0000000
  transition:     4'1001 30'1---------------------1----110 ->     4'1011 7'0001011
  transition:     4'1001 30'100---------------0001-------0 ->     4'1010 7'0001010
  transition:     4'1001 30'1-------------------11-------0 ->     4'0101 7'0000101
  transition:     4'1001 30'1-1------------------1-------0 ->     4'0110 7'0000110
  transition:     4'1001 30'1------------------1-1-------0 ->     4'0111 7'0000111
  transition:     4'1001 30'11-------------------1-------0 ->     4'1000 7'0001000
  transition:     4'1001 30'1-----------------1--1-------0 ->     4'1001 7'0001001
  transition:     4'1001 30'1---------00000001-----------0 ->     4'0111 7'0000111
  transition:     4'1001 30'1---------------11-----------0 ->     4'0000 7'0000000
  transition:     4'1001 30'1--------------1-1-----------0 ->     4'0001 7'0000001
  transition:     4'1001 30'1-------------1--1-----------0 ->     4'0010 7'0000010
  transition:     4'1001 30'1------------1---1-----------0 ->     4'0011 7'0000011
  transition:     4'1001 30'1-----------1----1-----------0 ->     4'0100 7'0000100
  transition:     4'1001 30'1----------1-----1-----------0 ->     4'0101 7'0000101
  transition:     4'1001 30'1---------1------1-----------0 ->     4'0110 7'0000110
  transition:     4'1001 30'1-0------1---------------0---0 ->     4'0001 7'0000001
  transition:     4'1001 30'1-0------1---------------1---0 ->     4'0010 7'0000010
  transition:     4'1001 30'1-1------1-------------------0 ->     4'0000 7'0000000
  transition:     4'1001 30'1-----001--------------------0 ->     4'0100 7'0000100
  transition:     4'1001 30'1------11--------------------0 ->     4'1011 7'0001011
  transition:     4'1001 30'1-----1-1--------------------0 ->     4'0011 7'0000011
  transition:     4'1001 30'1---01-----------------------0 ->     4'0010 7'0000010
  transition:     4'1001 30'1---11--------------------0--0 ->     4'0000 7'0000000
  transition:     4'1001 30'1---11--------------------1--0 ->     4'0001 7'0000001
  transition:     4'1001 30'-----------------------------1 ->     4'0000 7'0000000
  transition:     4'0101 30'0----------------------------0 ->     4'0101 7'0000101
  transition:     4'0101 30'1----0--00-------0---00------0 ->     4'0000 7'0000000
  transition:     4'0101 30'1-----------------000-100---00 ->     4'0010 7'0000010
  transition:     4'0101 30'1--0----------------1-1-----00 ->     4'0000 7'0000000
  transition:     4'0101 30'1--1----------------1-1-----00 ->     4'0001 7'0000001
  transition:     4'0101 30'1---------------------1-1---00 ->     4'0111 7'0000111
  transition:     4'0101 30'1---------------------11----00 ->     4'1001 7'0001001
  transition:     4'0101 30'1------------------1--1-----00 ->     4'1101 7'0001101
  transition:     4'0101 30'1-----------------1---1-----00 ->     4'0011 7'0000011
  transition:     4'0101 30'1---------------------1----010 ->     4'0000 7'0000000
  transition:     4'0101 30'1---------------------1----110 ->     4'1011 7'0001011
  transition:     4'0101 30'100---------------0001-------0 ->     4'1010 7'0001010
  transition:     4'0101 30'1-------------------11-------0 ->     4'0101 7'0000101
  transition:     4'0101 30'1-1------------------1-------0 ->     4'0110 7'0000110
  transition:     4'0101 30'1------------------1-1-------0 ->     4'0111 7'0000111
  transition:     4'0101 30'11-------------------1-------0 ->     4'1000 7'0001000
  transition:     4'0101 30'1-----------------1--1-------0 ->     4'1001 7'0001001
  transition:     4'0101 30'1---------00000001-----------0 ->     4'0111 7'0000111
  transition:     4'0101 30'1---------------11-----------0 ->     4'0000 7'0000000
  transition:     4'0101 30'1--------------1-1-----------0 ->     4'0001 7'0000001
  transition:     4'0101 30'1-------------1--1-----------0 ->     4'0010 7'0000010
  transition:     4'0101 30'1------------1---1-----------0 ->     4'0011 7'0000011
  transition:     4'0101 30'1-----------1----1-----------0 ->     4'0100 7'0000100
  transition:     4'0101 30'1----------1-----1-----------0 ->     4'0101 7'0000101
  transition:     4'0101 30'1---------1------1-----------0 ->     4'0110 7'0000110
  transition:     4'0101 30'1-0------1---------------0---0 ->     4'0001 7'0000001
  transition:     4'0101 30'1-0------1---------------1---0 ->     4'0010 7'0000010
  transition:     4'0101 30'1-1------1-------------------0 ->     4'0000 7'0000000
  transition:     4'0101 30'1-----001--------------------0 ->     4'0100 7'0000100
  transition:     4'0101 30'1------11--------------------0 ->     4'1011 7'0001011
  transition:     4'0101 30'1-----1-1--------------------0 ->     4'0011 7'0000011
  transition:     4'0101 30'1---01-----------------------0 ->     4'0010 7'0000010
  transition:     4'0101 30'1---11--------------------0--0 ->     4'0000 7'0000000
  transition:     4'0101 30'1---11--------------------1--0 ->     4'0001 7'0000001
  transition:     4'0101 30'-----------------------------1 ->     4'0000 7'0000000
  transition:     4'1101 30'0----------------------------0 ->     4'1101 7'0001101
  transition:     4'1101 30'1----0--00-------0---00------0 ->     4'0000 7'0000000
  transition:     4'1101 30'1-----------------000-100---00 ->     4'0010 7'0000010
  transition:     4'1101 30'1--0----------------1-1-----00 ->     4'0000 7'0000000
  transition:     4'1101 30'1--1----------------1-1-----00 ->     4'0001 7'0000001
  transition:     4'1101 30'1---------------------1-1---00 ->     4'0111 7'0000111
  transition:     4'1101 30'1---------------------11----00 ->     4'1001 7'0001001
  transition:     4'1101 30'1------------------1--1-----00 ->     4'1101 7'0001101
  transition:     4'1101 30'1-----------------1---1-----00 ->     4'0011 7'0000011
  transition:     4'1101 30'1---------------------1----010 ->     4'0000 7'0000000
  transition:     4'1101 30'1---------------------1----110 ->     4'1011 7'0001011
  transition:     4'1101 30'100---------------0001-------0 ->     4'1010 7'0001010
  transition:     4'1101 30'1-------------------11-------0 ->     4'0101 7'0000101
  transition:     4'1101 30'1-1------------------1-------0 ->     4'0110 7'0000110
  transition:     4'1101 30'1------------------1-1-------0 ->     4'0111 7'0000111
  transition:     4'1101 30'11-------------------1-------0 ->     4'1000 7'0001000
  transition:     4'1101 30'1-----------------1--1-------0 ->     4'1001 7'0001001
  transition:     4'1101 30'1---------00000001-----------0 ->     4'0111 7'0000111
  transition:     4'1101 30'1---------------11-----------0 ->     4'0000 7'0000000
  transition:     4'1101 30'1--------------1-1-----------0 ->     4'0001 7'0000001
  transition:     4'1101 30'1-------------1--1-----------0 ->     4'0010 7'0000010
  transition:     4'1101 30'1------------1---1-----------0 ->     4'0011 7'0000011
  transition:     4'1101 30'1-----------1----1-----------0 ->     4'0100 7'0000100
  transition:     4'1101 30'1----------1-----1-----------0 ->     4'0101 7'0000101
  transition:     4'1101 30'1---------1------1-----------0 ->     4'0110 7'0000110
  transition:     4'1101 30'1-0------1---------------0---0 ->     4'0001 7'0000001
  transition:     4'1101 30'1-0------1---------------1---0 ->     4'0010 7'0000010
  transition:     4'1101 30'1-1------1-------------------0 ->     4'0000 7'0000000
  transition:     4'1101 30'1-----001--------------------0 ->     4'0100 7'0000100
  transition:     4'1101 30'1------11--------------------0 ->     4'1011 7'0001011
  transition:     4'1101 30'1-----1-1--------------------0 ->     4'0011 7'0000011
  transition:     4'1101 30'1---01-----------------------0 ->     4'0010 7'0000010
  transition:     4'1101 30'1---11--------------------0--0 ->     4'0000 7'0000000
  transition:     4'1101 30'1---11--------------------1--0 ->     4'0001 7'0000001
  transition:     4'1101 30'-----------------------------1 ->     4'0000 7'0000000
  transition:     4'0011 30'0----------------------------0 ->     4'0011 7'0000011
  transition:     4'0011 30'1----0--00-------0---00------0 ->     4'0000 7'0000000
  transition:     4'0011 30'1-----------------000-100---00 ->     4'0010 7'0000010
  transition:     4'0011 30'1--0----------------1-1-----00 ->     4'0000 7'0000000
  transition:     4'0011 30'1--1----------------1-1-----00 ->     4'0001 7'0000001
  transition:     4'0011 30'1---------------------1-1---00 ->     4'0111 7'0000111
  transition:     4'0011 30'1---------------------11----00 ->     4'1001 7'0001001
  transition:     4'0011 30'1------------------1--1-----00 ->     4'1101 7'0001101
  transition:     4'0011 30'1-----------------1---1-----00 ->     4'0011 7'0000011
  transition:     4'0011 30'1---------------------1----010 ->     4'0000 7'0000000
  transition:     4'0011 30'1---------------------1----110 ->     4'1011 7'0001011
  transition:     4'0011 30'100---------------0001-------0 ->     4'1010 7'0001010
  transition:     4'0011 30'1-------------------11-------0 ->     4'0101 7'0000101
  transition:     4'0011 30'1-1------------------1-------0 ->     4'0110 7'0000110
  transition:     4'0011 30'1------------------1-1-------0 ->     4'0111 7'0000111
  transition:     4'0011 30'11-------------------1-------0 ->     4'1000 7'0001000
  transition:     4'0011 30'1-----------------1--1-------0 ->     4'1001 7'0001001
  transition:     4'0011 30'1---------00000001-----------0 ->     4'0111 7'0000111
  transition:     4'0011 30'1---------------11-----------0 ->     4'0000 7'0000000
  transition:     4'0011 30'1--------------1-1-----------0 ->     4'0001 7'0000001
  transition:     4'0011 30'1-------------1--1-----------0 ->     4'0010 7'0000010
  transition:     4'0011 30'1------------1---1-----------0 ->     4'0011 7'0000011
  transition:     4'0011 30'1-----------1----1-----------0 ->     4'0100 7'0000100
  transition:     4'0011 30'1----------1-----1-----------0 ->     4'0101 7'0000101
  transition:     4'0011 30'1---------1------1-----------0 ->     4'0110 7'0000110
  transition:     4'0011 30'1-0------1---------------0---0 ->     4'0001 7'0000001
  transition:     4'0011 30'1-0------1---------------1---0 ->     4'0010 7'0000010
  transition:     4'0011 30'1-1------1-------------------0 ->     4'0000 7'0000000
  transition:     4'0011 30'1-----001--------------------0 ->     4'0100 7'0000100
  transition:     4'0011 30'1------11--------------------0 ->     4'1011 7'0001011
  transition:     4'0011 30'1-----1-1--------------------0 ->     4'0011 7'0000011
  transition:     4'0011 30'1---01-----------------------0 ->     4'0010 7'0000010
  transition:     4'0011 30'1---11--------------------0--0 ->     4'0000 7'0000000
  transition:     4'0011 30'1---11--------------------1--0 ->     4'0001 7'0000001
  transition:     4'0011 30'-----------------------------1 ->     4'0000 7'0000000
  transition:     4'1011 30'0----------------------------0 ->     4'1011 7'0001011
  transition:     4'1011 30'1----0--00-------0---00------0 ->     4'0000 7'0000000
  transition:     4'1011 30'1-----------------000-100---00 ->     4'0010 7'0000010
  transition:     4'1011 30'1--0----------------1-1-----00 ->     4'0000 7'0000000
  transition:     4'1011 30'1--1----------------1-1-----00 ->     4'0001 7'0000001
  transition:     4'1011 30'1---------------------1-1---00 ->     4'0111 7'0000111
  transition:     4'1011 30'1---------------------11----00 ->     4'1001 7'0001001
  transition:     4'1011 30'1------------------1--1-----00 ->     4'1101 7'0001101
  transition:     4'1011 30'1-----------------1---1-----00 ->     4'0011 7'0000011
  transition:     4'1011 30'1---------------------1----010 ->     4'0000 7'0000000
  transition:     4'1011 30'1---------------------1----110 ->     4'1011 7'0001011
  transition:     4'1011 30'100---------------0001-------0 ->     4'1010 7'0001010
  transition:     4'1011 30'1-------------------11-------0 ->     4'0101 7'0000101
  transition:     4'1011 30'1-1------------------1-------0 ->     4'0110 7'0000110
  transition:     4'1011 30'1------------------1-1-------0 ->     4'0111 7'0000111
  transition:     4'1011 30'11-------------------1-------0 ->     4'1000 7'0001000
  transition:     4'1011 30'1-----------------1--1-------0 ->     4'1001 7'0001001
  transition:     4'1011 30'1---------00000001-----------0 ->     4'0111 7'0000111
  transition:     4'1011 30'1---------------11-----------0 ->     4'0000 7'0000000
  transition:     4'1011 30'1--------------1-1-----------0 ->     4'0001 7'0000001
  transition:     4'1011 30'1-------------1--1-----------0 ->     4'0010 7'0000010
  transition:     4'1011 30'1------------1---1-----------0 ->     4'0011 7'0000011
  transition:     4'1011 30'1-----------1----1-----------0 ->     4'0100 7'0000100
  transition:     4'1011 30'1----------1-----1-----------0 ->     4'0101 7'0000101
  transition:     4'1011 30'1---------1------1-----------0 ->     4'0110 7'0000110
  transition:     4'1011 30'1-0------1---------------0---0 ->     4'0001 7'0000001
  transition:     4'1011 30'1-0------1---------------1---0 ->     4'0010 7'0000010
  transition:     4'1011 30'1-1------1-------------------0 ->     4'0000 7'0000000
  transition:     4'1011 30'1-----001--------------------0 ->     4'0100 7'0000100
  transition:     4'1011 30'1------11--------------------0 ->     4'1011 7'0001011
  transition:     4'1011 30'1-----1-1--------------------0 ->     4'0011 7'0000011
  transition:     4'1011 30'1---01-----------------------0 ->     4'0010 7'0000010
  transition:     4'1011 30'1---11--------------------0--0 ->     4'0000 7'0000000
  transition:     4'1011 30'1---11--------------------1--0 ->     4'0001 7'0000001
  transition:     4'1011 30'-----------------------------1 ->     4'0000 7'0000000
  transition:     4'0111 30'0----------------------------0 ->     4'0111 7'0000111
  transition:     4'0111 30'1----0--00-------0---00------0 ->     4'0000 7'0000000
  transition:     4'0111 30'1-----------------000-100---00 ->     4'0010 7'0000010
  transition:     4'0111 30'1--0----------------1-1-----00 ->     4'0000 7'0000000
  transition:     4'0111 30'1--1----------------1-1-----00 ->     4'0001 7'0000001
  transition:     4'0111 30'1---------------------1-1---00 ->     4'0111 7'0000111
  transition:     4'0111 30'1---------------------11----00 ->     4'1001 7'0001001
  transition:     4'0111 30'1------------------1--1-----00 ->     4'1101 7'0001101
  transition:     4'0111 30'1-----------------1---1-----00 ->     4'0011 7'0000011
  transition:     4'0111 30'1---------------------1----010 ->     4'0000 7'0000000
  transition:     4'0111 30'1---------------------1----110 ->     4'1011 7'0001011
  transition:     4'0111 30'100---------------0001-------0 ->     4'1010 7'0001010
  transition:     4'0111 30'1-------------------11-------0 ->     4'0101 7'0000101
  transition:     4'0111 30'1-1------------------1-------0 ->     4'0110 7'0000110
  transition:     4'0111 30'1------------------1-1-------0 ->     4'0111 7'0000111
  transition:     4'0111 30'11-------------------1-------0 ->     4'1000 7'0001000
  transition:     4'0111 30'1-----------------1--1-------0 ->     4'1001 7'0001001
  transition:     4'0111 30'1---------00000001-----------0 ->     4'0111 7'0000111
  transition:     4'0111 30'1---------------11-----------0 ->     4'0000 7'0000000
  transition:     4'0111 30'1--------------1-1-----------0 ->     4'0001 7'0000001
  transition:     4'0111 30'1-------------1--1-----------0 ->     4'0010 7'0000010
  transition:     4'0111 30'1------------1---1-----------0 ->     4'0011 7'0000011
  transition:     4'0111 30'1-----------1----1-----------0 ->     4'0100 7'0000100
  transition:     4'0111 30'1----------1-----1-----------0 ->     4'0101 7'0000101
  transition:     4'0111 30'1---------1------1-----------0 ->     4'0110 7'0000110
  transition:     4'0111 30'1-0------1---------------0---0 ->     4'0001 7'0000001
  transition:     4'0111 30'1-0------1---------------1---0 ->     4'0010 7'0000010
  transition:     4'0111 30'1-1------1-------------------0 ->     4'0000 7'0000000
  transition:     4'0111 30'1-----001--------------------0 ->     4'0100 7'0000100
  transition:     4'0111 30'1------11--------------------0 ->     4'1011 7'0001011
  transition:     4'0111 30'1-----1-1--------------------0 ->     4'0011 7'0000011
  transition:     4'0111 30'1---01-----------------------0 ->     4'0010 7'0000010
  transition:     4'0111 30'1---11--------------------0--0 ->     4'0000 7'0000000
  transition:     4'0111 30'1---11--------------------1--0 ->     4'0001 7'0000001
  transition:     4'0111 30'-----------------------------1 ->     4'0000 7'0000000
Extracting FSM `\u_payload.u_core.u_core.u_core.u_exec.u_mem.mem_state' from module `\user_proj_example'.
  found $dff cell for state register: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procdff$4330
  root of input selection tree: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$0\mem_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \u_payload.u_core.u_core.u_core.int_reset
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2724_CMP
  found ctrl input: \u_payload.u_core.u_core.dready
  found state code: 2'00
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:73$492_Y
  found state code: 2'01
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2724_CMP
  ctrl inputs: { \u_payload.u_core.u_core.dready $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:73$492_Y \u_payload.u_core.u_core.u_core.int_reset }
  ctrl outputs: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2724_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$0\mem_state[1:0] }
  transition:       2'00 3'-00 ->       2'00 3'100
  transition:       2'00 3'-10 ->       2'01 3'101
  transition:       2'00 3'--1 ->       2'00 3'100
  transition:       2'01 3'0-0 ->       2'01 3'001
  transition:       2'01 3'1-0 ->       2'00 3'000
  transition:       2'01 3'--1 ->       2'00 3'000
Extracting FSM `\u_payload.u_core.u_core.u_core.u_fetch.state' from module `\user_proj_example'.
  found $dff cell for state register: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procdff$4310
  root of input selection tree: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$0\state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_payload.u_core.u_core.u_core.int_reset
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2304_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2305_CMP
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:88$2270_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$4513
  found ctrl input: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2312_CMP
  found state code: 3'010
  found state code: 3'001
  found ctrl input: \u_payload.u_core.u_core.u_core.u_fetch.iready
  found ctrl input: \u_payload.u_core.u_core.u_core.u_exec.instr_complete
  found state code: 3'000
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2305_CMP
  found ctrl output: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2304_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$4513 \u_payload.u_core.u_core.u_core.u_exec.instr_complete \u_payload.u_core.u_core.u_core.u_fetch.iready $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:88$2270_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2312_CMP \u_payload.u_core.u_core.u_core.int_reset }
  ctrl outputs: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$0\state[2:0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2304_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2305_CMP }
  transition:      3'000 6'---0-0 ->      3'000 5'00000
  transition:      3'000 6'0--100 -> INVALID_STATE(3'xxx) 5'xxx00  <ignored invalid transition!>
  transition:      3'000 6'---110 ->      3'001 5'00100
  transition:      3'000 6'1--1-0 ->      3'010 5'01000
  transition:      3'000 6'-----1 ->      3'000 5'00000
  transition:      3'010 6'-0---0 ->      3'010 5'01001
  transition:      3'010 6'-1---0 ->      3'000 5'00001
  transition:      3'010 6'-----1 ->      3'000 5'00001
  transition:      3'001 6'--0--0 ->      3'001 5'00110
  transition:      3'001 6'--1--0 ->      3'010 5'01010
  transition:      3'001 6'-----1 ->      3'000 5'00010
Extracting FSM `\u_payload.u_spi.spi_master.state' from module `\user_proj_example'.
  found $adff cell for state register: $flatten\u_payload.\u_spi.\spi_master.$procdff$4447
  root of input selection tree: $flatten\u_payload.\u_spi.\spi_master.$0\state[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:283$214_Y
  found ctrl input: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:240$197_Y
  found ctrl input: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:240$198_Y
  found ctrl input: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:301$221_Y
  found ctrl input: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:296$220_Y
  found state code: 2'01
  found state code: 2'11
  found state code: 2'10
  found ctrl input: \u_payload.u_spi.spi_master.w_latched
  found ctrl output: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:301$221_Y
  found ctrl output: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:283$214_Y
  found ctrl output: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:240$198_Y
  found ctrl output: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:240$197_Y
  ctrl inputs: { \u_payload.u_spi.spi_master.w_latched $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:296$220_Y }
  ctrl outputs: { $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:240$197_Y $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:240$198_Y $flatten\u_payload.\u_spi.\spi_master.$0\state[1:0] $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:283$214_Y $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:301$221_Y }
  transition:       2'00 2'0- ->       2'00 6'000010
  transition:       2'00 2'1- ->       2'01 6'000110
  transition:       2'10 2'-0 ->       2'01 6'010100
  transition:       2'10 2'-1 ->       2'11 6'011100
  transition:       2'01 2'-- ->       2'10 6'101000
  transition:       2'11 2'-- ->       2'00 6'000001

28.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_payload.u_spi.spi_master.state$4567' from module `\user_proj_example'.
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_fetch.state$4563' from module `\user_proj_example'.
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mem.mem_state$4560' from module `\user_proj_example'.
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mds.op_r$4555' from module `\user_proj_example'.
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.exec_state$4544' from module `\user_proj_example'.
  Merging pattern 16'---------------0 and 16'---------------1 from group (1 0 13'0000000000100).
  Merging pattern 16'---------------1 and 16'---------------0 from group (1 0 13'0000000000100).
  Merging pattern 16'---------------0 and 16'---------------1 from group (7 0 13'1000000000000).
  Merging pattern 16'---------------1 and 16'---------------0 from group (7 0 13'1000000000000).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$4499.
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_decode.op_type$4535' from module `\user_proj_example'.
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_decode.decode_state$4532' from module `\user_proj_example'.
Optimizing FSM `$fsm$\u_bridge.t_state$4527' from module `\user_proj_example'.
Optimizing FSM `$fsm$\u_bridge.i_state$4522' from module `\user_proj_example'.

28.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 88 unused cells and 90 unused wires.
<suppressed ~91 debug messages>

28.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_bridge.i_state$4522' from module `\user_proj_example'.
  Removing unused output signal $flatten\u_bridge.$procmux$4204_CMP.
  Removing unused output signal $flatten\u_bridge.$0\i_state[1:0] [0].
  Removing unused output signal $flatten\u_bridge.$0\i_state[1:0] [1].
Optimizing FSM `$fsm$\u_bridge.t_state$4527' from module `\user_proj_example'.
  Removing unused output signal $flatten\u_bridge.$0\t_state[1:0] [0].
  Removing unused output signal $flatten\u_bridge.$0\t_state[1:0] [1].
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_decode.decode_state$4532' from module `\user_proj_example'.
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$0\decode_state[1:0] [0].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$0\decode_state[1:0] [1].
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_decode.op_type$4535' from module `\user_proj_example'.
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$0\op_type[4:0] [0].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$0\op_type[4:0] [1].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$0\op_type[4:0] [2].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$0\op_type[4:0] [3].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$0\op_type[4:0] [4].
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.exec_state$4544' from module `\user_proj_example'.
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$0\exec_state[3:0] [0].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$0\exec_state[3:0] [1].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$0\exec_state[3:0] [2].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$0\exec_state[3:0] [3].
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mds.op_r$4555' from module `\user_proj_example'.
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$0\op_r[3:0] [0].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$0\op_r[3:0] [1].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$0\op_r[3:0] [2].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$0\op_r[3:0] [3].
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mem.mem_state$4560' from module `\user_proj_example'.
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$0\mem_state[1:0] [0].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$0\mem_state[1:0] [1].
Optimizing FSM `$fsm$\u_payload.u_core.u_core.u_core.u_fetch.state$4563' from module `\user_proj_example'.
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$0\state[2:0] [0].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$0\state[2:0] [1].
  Removing unused output signal $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$0\state[2:0] [2].
Optimizing FSM `$fsm$\u_payload.u_spi.spi_master.state$4567' from module `\user_proj_example'.
  Removing unused output signal $flatten\u_payload.\u_spi.\spi_master.$0\state[1:0] [0].
  Removing unused output signal $flatten\u_payload.\u_spi.\spi_master.$0\state[1:0] [1].

28.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_bridge.i_state$4522' from module `\user_proj_example' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_bridge.t_state$4527' from module `\user_proj_example' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_payload.u_core.u_core.u_core.u_decode.decode_state$4532' from module `\user_proj_example' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10 -> 1-
  01 -> -1
Recoding FSM `$fsm$\u_payload.u_core.u_core.u_core.u_decode.op_type$4535' from module `\user_proj_example' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> ------1
  00100 -> -----1-
  00010 -> ----1--
  00110 -> ---1---
  00001 -> --1----
  00101 -> -1-----
  00011 -> 1------
Recoding FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.exec_state$4544' from module `\user_proj_example' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> --------1
  1000 -> -------1-
  0100 -> ------1--
  0010 -> -----1---
  0110 -> ----1----
  0001 -> ---1-----
  0101 -> --1------
  0011 -> -1-------
  0111 -> 1--------
Recoding FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mds.op_r$4555' from module `\user_proj_example' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ------------1
  1000 -> -----------1-
  0100 -> ----------1--
  0010 -> ---------1---
  1010 -> --------1----
  0110 -> -------1-----
  0001 -> ------1------
  1001 -> -----1-------
  0101 -> ----1--------
  1101 -> ---1---------
  0011 -> --1----------
  1011 -> -1-----------
  0111 -> 1------------
Recoding FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mem.mem_state$4560' from module `\user_proj_example' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> -1
  01 -> 1-
Recoding FSM `$fsm$\u_payload.u_core.u_core.u_core.u_fetch.state$4563' from module `\user_proj_example' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> --1
  010 -> -1-
  001 -> 1--
Recoding FSM `$fsm$\u_payload.u_spi.spi_master.state$4567' from module `\user_proj_example' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

28.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_bridge.i_state$4522' from module `user_proj_example':
-------------------------------------

  Information on FSM $fsm$\u_bridge.i_state$4522 (\u_bridge.i_state):

  Number of input signals:    3
  Number of output signals:   2
  Number of state bits:       3

  Input signals:
    0: $flatten\u_bridge.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:69$818_Y
    1: \u_bridge.ack[2]
    2: \u_bridge.reset

  Output signals:
    0: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:90$823_Y
    1: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:90$820_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0-0   ->     0 2'10
      1:     0 3'1--   ->     0 2'10
      2:     0 3'0-1   ->     2 2'10
      3:     1 3'00-   ->     0 2'00
      4:     1 3'1--   ->     0 2'00
      5:     1 3'01-   ->     1 2'00
      6:     2 3'1--   ->     0 2'01
      7:     2 3'01-   ->     1 2'01
      8:     2 3'00-   ->     2 2'01

-------------------------------------

FSM `$fsm$\u_bridge.t_state$4527' from module `user_proj_example':
-------------------------------------

  Information on FSM $fsm$\u_bridge.t_state$4527 (\u_bridge.t_state):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \u_bridge.req[2]
    1: \u_bridge.t_ack
    2: \u_bridge.reset

  Output signals:
    0: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:154$833_Y
    1: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:151$831_Y
    2: $flatten\u_bridge.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-bridges/verilog/rtl/wb_clockdomain_bridge.v:151$829_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0-0   ->     0 3'001
      1:     0 3'1--   ->     0 3'001
      2:     0 3'0-1   ->     2 3'001
      3:     1 3'0-0   ->     0 3'010
      4:     1 3'1--   ->     0 3'010
      5:     1 3'0-1   ->     1 3'010
      6:     2 3'1--   ->     0 3'100
      7:     2 3'01-   ->     1 3'100
      8:     2 3'00-   ->     2 3'100

-------------------------------------

FSM `$fsm$\u_payload.u_core.u_core.u_core.u_decode.decode_state$4532' from module `user_proj_example':
-------------------------------------

  Information on FSM $fsm$\u_payload.u_core.u_core.u_core.u_decode.decode_state$4532 (\u_payload.u_core.u_core.u_core.u_decode.decode_state):

  Number of input signals:    3
  Number of output signals:   1
  Number of state bits:       2

  Input signals:
    0: \u_payload.u_core.u_core.u_core.fetch_valid
    1: \u_payload.u_core.u_core.u_core.int_reset
    2: \u_payload.u_core.u_core.u_core.u_exec.instr_complete

  Output signals:
    0: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2436_CMP

  State encoding:
    0:       2'1-
    1:       2'-1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'00-   ->     0 1'0
      1:     0 3'10-   ->     1 1'0
      2:     0 3'-1-   ->     1 1'0
      3:     1 3'-01   ->     0 1'1
      4:     1 3'-00   ->     1 1'1
      5:     1 3'-1-   ->     1 1'1

-------------------------------------

FSM `$fsm$\u_payload.u_core.u_core.u_core.u_decode.op_type$4535' from module `user_proj_example':
-------------------------------------

  Information on FSM $fsm$\u_payload.u_core.u_core.u_core.u_decode.op_type$4535 (\u_payload.u_core.u_core.u_core.u_decode.op_type):

  Number of input signals:   13
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: \u_payload.u_core.u_core.u_core.fetch_valid
    1: \u_payload.u_core.u_core.u_core.int_reset
    2: \u_payload.u_core.u_core.u_core.u_fetch.instr [2]
    3: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2701_CMP
    4: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2699_CMP
    5: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2697_CMP
    6: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2685_CMP
    7: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2666_CMP
    8: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2436_CMP
    9: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$reduce_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:182$2245_Y
   10: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$logic_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:174$2243_Y
   11: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$logic_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:162$2239_Y
   12: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$reduce_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:158$2235_Y

  Output signals:
    0: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2550_CMP
    1: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2529_CMP
    2: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2514_CMP
    3: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2499_CMP
    4: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2491_CMP
    5: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2483_CMP
    6: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:370$2144_Y

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'----1------00   ->     0 7'0000001
      1:     0 13'-0--1-1---001   ->     0 7'0000001
      2:     0 13'--0-11----001   ->     0 7'0000001
      3:     0 13'----1-1---101   ->     0 7'0000001
      4:     0 13'----11----101   ->     0 7'0000001
      5:     0 13'1---1----1-01   ->     0 7'0000001
      6:     0 13'----0------0-   ->     0 7'0000001
      7:     0 13'-----------1-   ->     0 7'0000001
      8:     0 13'----1--1--101   ->     1 7'0000001
      9:     0 13'0---1----1-01   ->     2 7'0000001
     10:     0 13'----1---1--01   ->     2 7'0000001
     11:     0 13'---1100000-01   ->     3 7'0000001
     12:     0 13'----1--1--001   ->     4 7'0000001
     13:     0 13'---0100000-01   ->     5 7'0000001
     14:     0 13'-1--1-1---001   ->     6 7'0000001
     15:     0 13'--1-11----001   ->     6 7'0000001
     16:     1 13'-0--1-1---001   ->     0 7'1000000
     17:     1 13'--0-11----001   ->     0 7'1000000
     18:     1 13'----1-1---101   ->     0 7'1000000
     19:     1 13'----11----101   ->     0 7'1000000
     20:     1 13'1---1----1-01   ->     0 7'1000000
     21:     1 13'-----------1-   ->     0 7'1000000
     22:     1 13'----1------00   ->     1 7'1000000
     23:     1 13'----1--1--101   ->     1 7'1000000
     24:     1 13'----0------0-   ->     1 7'1000000
     25:     1 13'0---1----1-01   ->     2 7'1000000
     26:     1 13'----1---1--01   ->     2 7'1000000
     27:     1 13'---1100000-01   ->     3 7'1000000
     28:     1 13'----1--1--001   ->     4 7'1000000
     29:     1 13'---0100000-01   ->     5 7'1000000
     30:     1 13'-1--1-1---001   ->     6 7'1000000
     31:     1 13'--1-11----001   ->     6 7'1000000
     32:     2 13'-0--1-1---001   ->     0 7'0000100
     33:     2 13'--0-11----001   ->     0 7'0000100
     34:     2 13'----1-1---101   ->     0 7'0000100
     35:     2 13'----11----101   ->     0 7'0000100
     36:     2 13'1---1----1-01   ->     0 7'0000100
     37:     2 13'-----------1-   ->     0 7'0000100
     38:     2 13'----1--1--101   ->     1 7'0000100
     39:     2 13'----1------00   ->     2 7'0000100
     40:     2 13'0---1----1-01   ->     2 7'0000100
     41:     2 13'----1---1--01   ->     2 7'0000100
     42:     2 13'----0------0-   ->     2 7'0000100
     43:     2 13'---1100000-01   ->     3 7'0000100
     44:     2 13'----1--1--001   ->     4 7'0000100
     45:     2 13'---0100000-01   ->     5 7'0000100
     46:     2 13'-1--1-1---001   ->     6 7'0000100
     47:     2 13'--1-11----001   ->     6 7'0000100
     48:     3 13'-0--1-1---001   ->     0 7'0010000
     49:     3 13'--0-11----001   ->     0 7'0010000
     50:     3 13'----1-1---101   ->     0 7'0010000
     51:     3 13'----11----101   ->     0 7'0010000
     52:     3 13'1---1----1-01   ->     0 7'0010000
     53:     3 13'-----------1-   ->     0 7'0010000
     54:     3 13'----1--1--101   ->     1 7'0010000
     55:     3 13'0---1----1-01   ->     2 7'0010000
     56:     3 13'----1---1--01   ->     2 7'0010000
     57:     3 13'----1------00   ->     3 7'0010000
     58:     3 13'---1100000-01   ->     3 7'0010000
     59:     3 13'----0------0-   ->     3 7'0010000
     60:     3 13'----1--1--001   ->     4 7'0010000
     61:     3 13'---0100000-01   ->     5 7'0010000
     62:     3 13'-1--1-1---001   ->     6 7'0010000
     63:     3 13'--1-11----001   ->     6 7'0010000
     64:     4 13'-0--1-1---001   ->     0 7'0000010
     65:     4 13'--0-11----001   ->     0 7'0000010
     66:     4 13'----1-1---101   ->     0 7'0000010
     67:     4 13'----11----101   ->     0 7'0000010
     68:     4 13'1---1----1-01   ->     0 7'0000010
     69:     4 13'-----------1-   ->     0 7'0000010
     70:     4 13'----1--1--101   ->     1 7'0000010
     71:     4 13'0---1----1-01   ->     2 7'0000010
     72:     4 13'----1---1--01   ->     2 7'0000010
     73:     4 13'---1100000-01   ->     3 7'0000010
     74:     4 13'----1------00   ->     4 7'0000010
     75:     4 13'----1--1--001   ->     4 7'0000010
     76:     4 13'----0------0-   ->     4 7'0000010
     77:     4 13'---0100000-01   ->     5 7'0000010
     78:     4 13'-1--1-1---001   ->     6 7'0000010
     79:     4 13'--1-11----001   ->     6 7'0000010
     80:     5 13'-0--1-1---001   ->     0 7'0100000
     81:     5 13'--0-11----001   ->     0 7'0100000
     82:     5 13'----1-1---101   ->     0 7'0100000
     83:     5 13'----11----101   ->     0 7'0100000
     84:     5 13'1---1----1-01   ->     0 7'0100000
     85:     5 13'-----------1-   ->     0 7'0100000
     86:     5 13'----1--1--101   ->     1 7'0100000
     87:     5 13'0---1----1-01   ->     2 7'0100000
     88:     5 13'----1---1--01   ->     2 7'0100000
     89:     5 13'---1100000-01   ->     3 7'0100000
     90:     5 13'----1--1--001   ->     4 7'0100000
     91:     5 13'----1------00   ->     5 7'0100000
     92:     5 13'---0100000-01   ->     5 7'0100000
     93:     5 13'----0------0-   ->     5 7'0100000
     94:     5 13'-1--1-1---001   ->     6 7'0100000
     95:     5 13'--1-11----001   ->     6 7'0100000
     96:     6 13'-0--1-1---001   ->     0 7'0001000
     97:     6 13'--0-11----001   ->     0 7'0001000
     98:     6 13'----1-1---101   ->     0 7'0001000
     99:     6 13'----11----101   ->     0 7'0001000
    100:     6 13'1---1----1-01   ->     0 7'0001000
    101:     6 13'-----------1-   ->     0 7'0001000
    102:     6 13'----1--1--101   ->     1 7'0001000
    103:     6 13'0---1----1-01   ->     2 7'0001000
    104:     6 13'----1---1--01   ->     2 7'0001000
    105:     6 13'---1100000-01   ->     3 7'0001000
    106:     6 13'----1--1--001   ->     4 7'0001000
    107:     6 13'---0100000-01   ->     5 7'0001000
    108:     6 13'----1------00   ->     6 7'0001000
    109:     6 13'-1--1-1---001   ->     6 7'0001000
    110:     6 13'--1-11----001   ->     6 7'0001000
    111:     6 13'----0------0-   ->     6 7'0001000

-------------------------------------

FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.exec_state$4544' from module `user_proj_example':
-------------------------------------

  Information on FSM $fsm$\u_payload.u_core.u_core.u_core.u_exec.exec_state$4544 (\u_payload.u_core.u_core.u_core.u_exec.exec_state):

  Number of input signals:   15
  Number of output signals:   9
  Number of state bits:       9

  Input signals:
    0: \u_payload.u_core.u_core.u_core.int_reset
    1: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2550_CMP
    2: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2529_CMP
    3: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2514_CMP
    4: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2499_CMP
    5: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2483_CMP
    6: \u_payload.u_core.u_core.u_core.u_exec.u_mem.ack_valid
    7: \u_payload.u_core.u_core.u_core.u_exec.u_mds.out_valid
    8: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2861_CMP
    9: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:370$2144_Y
   10: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:263$2139_Y
   11: \u_payload.u_core.u_core.u_core.u_exec.ldst_addr_misaligned
   12: \u_payload.u_core.u_core.u_core.u_exec.jump_target_misaligned
   13: \u_payload.u_core.u_core.u_core.u_exec.alu_out [0]
   14: \u_payload.u_core.u_core.u_core.u_exec.decode_valid

  Output signals:
    0: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2223_Y
    1: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:132$2222_Y
    2: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2201_Y
    3: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2199_Y
    4: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:415$2198_Y
    5: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:414$2195_Y
    6: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:411$2182_Y
    7: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:141$2113_Y
    8: \u_payload.u_core.u_core.u_core.u_exec.alu_op_sel_opb

  State encoding:
    0: 9'--------1  <RESET STATE>
    1: 9'-------1-
    2: 9'------1--
    3: 9'-----1---
    4: 9'----1----
    5: 9'---1-----
    6: 9'--1------
    7: 9'-1-------
    8: 9'1--------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 15'1------------10   ->     0 9'010000000
      1:     0 15'10----------1-0   ->     0 9'010000000
      2:     0 15'1---1----1----0   ->     0 9'010000000
      3:     0 15'0-------------0   ->     0 9'010000000
      4:     0 15'--------------1   ->     0 9'010000000
      5:     0 15'1---------1---0   ->     2 9'010000000
      6:     0 15'1----1--------0   ->     3 9'010000000
      7:     0 15'1--1-------1--0   ->     4 9'010000000
      8:     0 15'1---0----1----0   ->     4 9'010000000
      9:     0 15'11----------1-0   ->     5 9'010000000
     10:     0 15'1--0-------1--0   ->     6 9'010000000
     11:     0 15'1----0---000000   ->     7 9'010000000
     12:     1 15'---------------   ->     0 9'000000100
     13:     2 15'-------1------0   ->     0 9'000100000
     14:     2 15'--------------1   ->     0 9'000100000
     15:     2 15'-------0------0   ->     2 9'000100000
     16:     3 15'------1-------0   ->     0 9'000000010
     17:     3 15'--------------1   ->     0 9'000000010
     18:     3 15'------0-------0   ->     4 9'000000010
     19:     4 15'--------------1   ->     0 9'000010000
     20:     4 15'--------------0   ->     8 9'000010000
     21:     5 15'--0-----------0   ->     0 9'000000001
     22:     5 15'--------------1   ->     0 9'000000001
     23:     5 15'--1-----------0   ->     4 9'000000001
     24:     6 15'--------1-----0   ->     0 9'001000000
     25:     6 15'--------------1   ->     0 9'001000000
     26:     6 15'--------0-----0   ->     6 9'001000000
     27:     7 15'---------------   ->     0 9'100000000
     28:     8 15'--------------1   ->     0 9'000001000
     29:     8 15'--------------0   ->     1 9'000001000

-------------------------------------

FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mds.op_r$4555' from module `user_proj_example':
-------------------------------------

  Information on FSM $fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mds.op_r$4555 (\u_payload.u_core.u_core.u_core.u_exec.u_mds.op_r):

  Number of input signals:   30
  Number of output signals:   3
  Number of state bits:      13

  Input signals:
    0: \u_payload.u_core.u_core.u_core.int_reset
    1: \u_payload.u_core.u_core.u_core.u_fetch.instr [2]
    2: \u_payload.u_core.u_core.u_core.u_fetch.instr [5]
    3: \u_payload.u_core.u_core.u_core.u_fetch.instr [20]
    4: \u_payload.u_core.u_core.u_core.u_fetch.instr [30]
    5: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2562_CMP
    6: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2561_CMP
    7: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2550_CMP
    8: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2529_CMP
    9: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2527_CMP
   10: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2525_CMP
   11: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2523_CMP
   12: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2514_CMP
   13: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2512_CMP
   14: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2511_CMP
   15: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2510_CMP
   16: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2509_CMP
   17: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2508_CMP
   18: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2507_CMP
   19: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2506_CMP
   20: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2499_CMP
   21: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2491_CMP
   22: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2489_CMP
   23: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2488_CMP
   24: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2483_CMP
   25: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2481_CMP
   26: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:279$2254_Y
   27: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:162$2238_Y
   28: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:162$2237_Y
   29: \u_payload.u_core.u_core.u_core.u_exec.mds_in_valid

  Output signals:
    0: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4268_CMP
    1: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4271_CMP
    2: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4274_CMP

  State encoding:
    0: 13'------------1  <RESET STATE>
    1: 13'-----------1-
    2: 13'----------1--
    3: 13'---------1---
    4: 13'--------1----
    5: 13'-------1-----
    6: 13'------1------
    7: 13'-----1-------
    8: 13'----1--------
    9: 13'---1---------
   10: 13'--1----------
   11: 13'-1-----------
   12: 13'1------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 30'1--0----------------1-1-----00   ->     0 3'100
      1:     0 30'1---------------------1----010   ->     0 3'100
      2:     0 30'1---11--------------------0--0   ->     0 3'100
      3:     0 30'1----0--00-------0---00------0   ->     0 3'100
      4:     0 30'1---------------11-----------0   ->     0 3'100
      5:     0 30'1-1------1-------------------0   ->     0 3'100
      6:     0 30'0----------------------------0   ->     0 3'100
      7:     0 30'-----------------------------1   ->     0 3'100
      8:     0 30'11-------------------1-------0   ->     1 3'100
      9:     0 30'1-----------1----1-----------0   ->     2 3'100
     10:     0 30'1-----001--------------------0   ->     2 3'100
     11:     0 30'1-----------------000-100---00   ->     3 3'100
     12:     0 30'1-0------1---------------1---0   ->     3 3'100
     13:     0 30'1-------------1--1-----------0   ->     3 3'100
     14:     0 30'1---01-----------------------0   ->     3 3'100
     15:     0 30'100---------------0001-------0   ->     4 3'100
     16:     0 30'1-1------------------1-------0   ->     5 3'100
     17:     0 30'1---------1------1-----------0   ->     5 3'100
     18:     0 30'1--1----------------1-1-----00   ->     6 3'100
     19:     0 30'1---11--------------------1--0   ->     6 3'100
     20:     0 30'1-0------1---------------0---0   ->     6 3'100
     21:     0 30'1--------------1-1-----------0   ->     6 3'100
     22:     0 30'1---------------------11----00   ->     7 3'100
     23:     0 30'1-----------------1--1-------0   ->     7 3'100
     24:     0 30'1-------------------11-------0   ->     8 3'100
     25:     0 30'1----------1-----1-----------0   ->     8 3'100
     26:     0 30'1------------------1--1-----00   ->     9 3'100
     27:     0 30'1-----------------1---1-----00   ->    10 3'100
     28:     0 30'1------------1---1-----------0   ->    10 3'100
     29:     0 30'1-----1-1--------------------0   ->    10 3'100
     30:     0 30'1---------------------1----110   ->    11 3'100
     31:     0 30'1------11--------------------0   ->    11 3'100
     32:     0 30'1---------------------1-1---00   ->    12 3'100
     33:     0 30'1------------------1-1-------0   ->    12 3'100
     34:     0 30'1---------00000001-----------0   ->    12 3'100
     35:     1 30'1--0----------------1-1-----00   ->     0 3'000
     36:     1 30'1---------------------1----010   ->     0 3'000
     37:     1 30'1---11--------------------0--0   ->     0 3'000
     38:     1 30'1----0--00-------0---00------0   ->     0 3'000
     39:     1 30'1---------------11-----------0   ->     0 3'000
     40:     1 30'1-1------1-------------------0   ->     0 3'000
     41:     1 30'-----------------------------1   ->     0 3'000
     42:     1 30'11-------------------1-------0   ->     1 3'000
     43:     1 30'0----------------------------0   ->     1 3'000
     44:     1 30'1-----------1----1-----------0   ->     2 3'000
     45:     1 30'1-----001--------------------0   ->     2 3'000
     46:     1 30'1-----------------000-100---00   ->     3 3'000
     47:     1 30'1-0------1---------------1---0   ->     3 3'000
     48:     1 30'1-------------1--1-----------0   ->     3 3'000
     49:     1 30'1---01-----------------------0   ->     3 3'000
     50:     1 30'100---------------0001-------0   ->     4 3'000
     51:     1 30'1-1------------------1-------0   ->     5 3'000
     52:     1 30'1---------1------1-----------0   ->     5 3'000
     53:     1 30'1--1----------------1-1-----00   ->     6 3'000
     54:     1 30'1---11--------------------1--0   ->     6 3'000
     55:     1 30'1-0------1---------------0---0   ->     6 3'000
     56:     1 30'1--------------1-1-----------0   ->     6 3'000
     57:     1 30'1---------------------11----00   ->     7 3'000
     58:     1 30'1-----------------1--1-------0   ->     7 3'000
     59:     1 30'1-------------------11-------0   ->     8 3'000
     60:     1 30'1----------1-----1-----------0   ->     8 3'000
     61:     1 30'1------------------1--1-----00   ->     9 3'000
     62:     1 30'1-----------------1---1-----00   ->    10 3'000
     63:     1 30'1------------1---1-----------0   ->    10 3'000
     64:     1 30'1-----1-1--------------------0   ->    10 3'000
     65:     1 30'1---------------------1----110   ->    11 3'000
     66:     1 30'1------11--------------------0   ->    11 3'000
     67:     1 30'1---------------------1-1---00   ->    12 3'000
     68:     1 30'1------------------1-1-------0   ->    12 3'000
     69:     1 30'1---------00000001-----------0   ->    12 3'000
     70:     2 30'1--0----------------1-1-----00   ->     0 3'000
     71:     2 30'1---------------------1----010   ->     0 3'000
     72:     2 30'1---11--------------------0--0   ->     0 3'000
     73:     2 30'1----0--00-------0---00------0   ->     0 3'000
     74:     2 30'1---------------11-----------0   ->     0 3'000
     75:     2 30'1-1------1-------------------0   ->     0 3'000
     76:     2 30'-----------------------------1   ->     0 3'000
     77:     2 30'11-------------------1-------0   ->     1 3'000
     78:     2 30'1-----------1----1-----------0   ->     2 3'000
     79:     2 30'1-----001--------------------0   ->     2 3'000
     80:     2 30'0----------------------------0   ->     2 3'000
     81:     2 30'1-----------------000-100---00   ->     3 3'000
     82:     2 30'1-0------1---------------1---0   ->     3 3'000
     83:     2 30'1-------------1--1-----------0   ->     3 3'000
     84:     2 30'1---01-----------------------0   ->     3 3'000
     85:     2 30'100---------------0001-------0   ->     4 3'000
     86:     2 30'1-1------------------1-------0   ->     5 3'000
     87:     2 30'1---------1------1-----------0   ->     5 3'000
     88:     2 30'1--1----------------1-1-----00   ->     6 3'000
     89:     2 30'1---11--------------------1--0   ->     6 3'000
     90:     2 30'1-0------1---------------0---0   ->     6 3'000
     91:     2 30'1--------------1-1-----------0   ->     6 3'000
     92:     2 30'1---------------------11----00   ->     7 3'000
     93:     2 30'1-----------------1--1-------0   ->     7 3'000
     94:     2 30'1-------------------11-------0   ->     8 3'000
     95:     2 30'1----------1-----1-----------0   ->     8 3'000
     96:     2 30'1------------------1--1-----00   ->     9 3'000
     97:     2 30'1-----------------1---1-----00   ->    10 3'000
     98:     2 30'1------------1---1-----------0   ->    10 3'000
     99:     2 30'1-----1-1--------------------0   ->    10 3'000
    100:     2 30'1---------------------1----110   ->    11 3'000
    101:     2 30'1------11--------------------0   ->    11 3'000
    102:     2 30'1---------------------1-1---00   ->    12 3'000
    103:     2 30'1------------------1-1-------0   ->    12 3'000
    104:     2 30'1---------00000001-----------0   ->    12 3'000
    105:     3 30'1--0----------------1-1-----00   ->     0 3'001
    106:     3 30'1---------------------1----010   ->     0 3'001
    107:     3 30'1---11--------------------0--0   ->     0 3'001
    108:     3 30'1----0--00-------0---00------0   ->     0 3'001
    109:     3 30'1---------------11-----------0   ->     0 3'001
    110:     3 30'1-1------1-------------------0   ->     0 3'001
    111:     3 30'-----------------------------1   ->     0 3'001
    112:     3 30'11-------------------1-------0   ->     1 3'001
    113:     3 30'1-----------1----1-----------0   ->     2 3'001
    114:     3 30'1-----001--------------------0   ->     2 3'001
    115:     3 30'1-----------------000-100---00   ->     3 3'001
    116:     3 30'1-0------1---------------1---0   ->     3 3'001
    117:     3 30'1-------------1--1-----------0   ->     3 3'001
    118:     3 30'1---01-----------------------0   ->     3 3'001
    119:     3 30'0----------------------------0   ->     3 3'001
    120:     3 30'100---------------0001-------0   ->     4 3'001
    121:     3 30'1-1------------------1-------0   ->     5 3'001
    122:     3 30'1---------1------1-----------0   ->     5 3'001
    123:     3 30'1--1----------------1-1-----00   ->     6 3'001
    124:     3 30'1---11--------------------1--0   ->     6 3'001
    125:     3 30'1-0------1---------------0---0   ->     6 3'001
    126:     3 30'1--------------1-1-----------0   ->     6 3'001
    127:     3 30'1---------------------11----00   ->     7 3'001
    128:     3 30'1-----------------1--1-------0   ->     7 3'001
    129:     3 30'1-------------------11-------0   ->     8 3'001
    130:     3 30'1----------1-----1-----------0   ->     8 3'001
    131:     3 30'1------------------1--1-----00   ->     9 3'001
    132:     3 30'1-----------------1---1-----00   ->    10 3'001
    133:     3 30'1------------1---1-----------0   ->    10 3'001
    134:     3 30'1-----1-1--------------------0   ->    10 3'001
    135:     3 30'1---------------------1----110   ->    11 3'001
    136:     3 30'1------11--------------------0   ->    11 3'001
    137:     3 30'1---------------------1-1---00   ->    12 3'001
    138:     3 30'1------------------1-1-------0   ->    12 3'001
    139:     3 30'1---------00000001-----------0   ->    12 3'001
    140:     4 30'1--0----------------1-1-----00   ->     0 3'000
    141:     4 30'1---------------------1----010   ->     0 3'000
    142:     4 30'1---11--------------------0--0   ->     0 3'000
    143:     4 30'1----0--00-------0---00------0   ->     0 3'000
    144:     4 30'1---------------11-----------0   ->     0 3'000
    145:     4 30'1-1------1-------------------0   ->     0 3'000
    146:     4 30'-----------------------------1   ->     0 3'000
    147:     4 30'11-------------------1-------0   ->     1 3'000
    148:     4 30'1-----------1----1-----------0   ->     2 3'000
    149:     4 30'1-----001--------------------0   ->     2 3'000
    150:     4 30'1-----------------000-100---00   ->     3 3'000
    151:     4 30'1-0------1---------------1---0   ->     3 3'000
    152:     4 30'1-------------1--1-----------0   ->     3 3'000
    153:     4 30'1---01-----------------------0   ->     3 3'000
    154:     4 30'100---------------0001-------0   ->     4 3'000
    155:     4 30'0----------------------------0   ->     4 3'000
    156:     4 30'1-1------------------1-------0   ->     5 3'000
    157:     4 30'1---------1------1-----------0   ->     5 3'000
    158:     4 30'1--1----------------1-1-----00   ->     6 3'000
    159:     4 30'1---11--------------------1--0   ->     6 3'000
    160:     4 30'1-0------1---------------0---0   ->     6 3'000
    161:     4 30'1--------------1-1-----------0   ->     6 3'000
    162:     4 30'1---------------------11----00   ->     7 3'000
    163:     4 30'1-----------------1--1-------0   ->     7 3'000
    164:     4 30'1-------------------11-------0   ->     8 3'000
    165:     4 30'1----------1-----1-----------0   ->     8 3'000
    166:     4 30'1------------------1--1-----00   ->     9 3'000
    167:     4 30'1-----------------1---1-----00   ->    10 3'000
    168:     4 30'1------------1---1-----------0   ->    10 3'000
    169:     4 30'1-----1-1--------------------0   ->    10 3'000
    170:     4 30'1---------------------1----110   ->    11 3'000
    171:     4 30'1------11--------------------0   ->    11 3'000
    172:     4 30'1---------------------1-1---00   ->    12 3'000
    173:     4 30'1------------------1-1-------0   ->    12 3'000
    174:     4 30'1---------00000001-----------0   ->    12 3'000
    175:     5 30'1--0----------------1-1-----00   ->     0 3'000
    176:     5 30'1---------------------1----010   ->     0 3'000
    177:     5 30'1---11--------------------0--0   ->     0 3'000
    178:     5 30'1----0--00-------0---00------0   ->     0 3'000
    179:     5 30'1---------------11-----------0   ->     0 3'000
    180:     5 30'1-1------1-------------------0   ->     0 3'000
    181:     5 30'-----------------------------1   ->     0 3'000
    182:     5 30'11-------------------1-------0   ->     1 3'000
    183:     5 30'1-----------1----1-----------0   ->     2 3'000
    184:     5 30'1-----001--------------------0   ->     2 3'000
    185:     5 30'1-----------------000-100---00   ->     3 3'000
    186:     5 30'1-0------1---------------1---0   ->     3 3'000
    187:     5 30'1-------------1--1-----------0   ->     3 3'000
    188:     5 30'1---01-----------------------0   ->     3 3'000
    189:     5 30'100---------------0001-------0   ->     4 3'000
    190:     5 30'1-1------------------1-------0   ->     5 3'000
    191:     5 30'1---------1------1-----------0   ->     5 3'000
    192:     5 30'0----------------------------0   ->     5 3'000
    193:     5 30'1--1----------------1-1-----00   ->     6 3'000
    194:     5 30'1---11--------------------1--0   ->     6 3'000
    195:     5 30'1-0------1---------------0---0   ->     6 3'000
    196:     5 30'1--------------1-1-----------0   ->     6 3'000
    197:     5 30'1---------------------11----00   ->     7 3'000
    198:     5 30'1-----------------1--1-------0   ->     7 3'000
    199:     5 30'1-------------------11-------0   ->     8 3'000
    200:     5 30'1----------1-----1-----------0   ->     8 3'000
    201:     5 30'1------------------1--1-----00   ->     9 3'000
    202:     5 30'1-----------------1---1-----00   ->    10 3'000
    203:     5 30'1------------1---1-----------0   ->    10 3'000
    204:     5 30'1-----1-1--------------------0   ->    10 3'000
    205:     5 30'1---------------------1----110   ->    11 3'000
    206:     5 30'1------11--------------------0   ->    11 3'000
    207:     5 30'1---------------------1-1---00   ->    12 3'000
    208:     5 30'1------------------1-1-------0   ->    12 3'000
    209:     5 30'1---------00000001-----------0   ->    12 3'000
    210:     6 30'1--0----------------1-1-----00   ->     0 3'010
    211:     6 30'1---------------------1----010   ->     0 3'010
    212:     6 30'1---11--------------------0--0   ->     0 3'010
    213:     6 30'1----0--00-------0---00------0   ->     0 3'010
    214:     6 30'1---------------11-----------0   ->     0 3'010
    215:     6 30'1-1------1-------------------0   ->     0 3'010
    216:     6 30'-----------------------------1   ->     0 3'010
    217:     6 30'11-------------------1-------0   ->     1 3'010
    218:     6 30'1-----------1----1-----------0   ->     2 3'010
    219:     6 30'1-----001--------------------0   ->     2 3'010
    220:     6 30'1-----------------000-100---00   ->     3 3'010
    221:     6 30'1-0------1---------------1---0   ->     3 3'010
    222:     6 30'1-------------1--1-----------0   ->     3 3'010
    223:     6 30'1---01-----------------------0   ->     3 3'010
    224:     6 30'100---------------0001-------0   ->     4 3'010
    225:     6 30'1-1------------------1-------0   ->     5 3'010
    226:     6 30'1---------1------1-----------0   ->     5 3'010
    227:     6 30'1--1----------------1-1-----00   ->     6 3'010
    228:     6 30'1---11--------------------1--0   ->     6 3'010
    229:     6 30'1-0------1---------------0---0   ->     6 3'010
    230:     6 30'1--------------1-1-----------0   ->     6 3'010
    231:     6 30'0----------------------------0   ->     6 3'010
    232:     6 30'1---------------------11----00   ->     7 3'010
    233:     6 30'1-----------------1--1-------0   ->     7 3'010
    234:     6 30'1-------------------11-------0   ->     8 3'010
    235:     6 30'1----------1-----1-----------0   ->     8 3'010
    236:     6 30'1------------------1--1-----00   ->     9 3'010
    237:     6 30'1-----------------1---1-----00   ->    10 3'010
    238:     6 30'1------------1---1-----------0   ->    10 3'010
    239:     6 30'1-----1-1--------------------0   ->    10 3'010
    240:     6 30'1---------------------1----110   ->    11 3'010
    241:     6 30'1------11--------------------0   ->    11 3'010
    242:     6 30'1---------------------1-1---00   ->    12 3'010
    243:     6 30'1------------------1-1-------0   ->    12 3'010
    244:     6 30'1---------00000001-----------0   ->    12 3'010
    245:     7 30'1--0----------------1-1-----00   ->     0 3'000
    246:     7 30'1---------------------1----010   ->     0 3'000
    247:     7 30'1---11--------------------0--0   ->     0 3'000
    248:     7 30'1----0--00-------0---00------0   ->     0 3'000
    249:     7 30'1---------------11-----------0   ->     0 3'000
    250:     7 30'1-1------1-------------------0   ->     0 3'000
    251:     7 30'-----------------------------1   ->     0 3'000
    252:     7 30'11-------------------1-------0   ->     1 3'000
    253:     7 30'1-----------1----1-----------0   ->     2 3'000
    254:     7 30'1-----001--------------------0   ->     2 3'000
    255:     7 30'1-----------------000-100---00   ->     3 3'000
    256:     7 30'1-0------1---------------1---0   ->     3 3'000
    257:     7 30'1-------------1--1-----------0   ->     3 3'000
    258:     7 30'1---01-----------------------0   ->     3 3'000
    259:     7 30'100---------------0001-------0   ->     4 3'000
    260:     7 30'1-1------------------1-------0   ->     5 3'000
    261:     7 30'1---------1------1-----------0   ->     5 3'000
    262:     7 30'1--1----------------1-1-----00   ->     6 3'000
    263:     7 30'1---11--------------------1--0   ->     6 3'000
    264:     7 30'1-0------1---------------0---0   ->     6 3'000
    265:     7 30'1--------------1-1-----------0   ->     6 3'000
    266:     7 30'1---------------------11----00   ->     7 3'000
    267:     7 30'1-----------------1--1-------0   ->     7 3'000
    268:     7 30'0----------------------------0   ->     7 3'000
    269:     7 30'1-------------------11-------0   ->     8 3'000
    270:     7 30'1----------1-----1-----------0   ->     8 3'000
    271:     7 30'1------------------1--1-----00   ->     9 3'000
    272:     7 30'1-----------------1---1-----00   ->    10 3'000
    273:     7 30'1------------1---1-----------0   ->    10 3'000
    274:     7 30'1-----1-1--------------------0   ->    10 3'000
    275:     7 30'1---------------------1----110   ->    11 3'000
    276:     7 30'1------11--------------------0   ->    11 3'000
    277:     7 30'1---------------------1-1---00   ->    12 3'000
    278:     7 30'1------------------1-1-------0   ->    12 3'000
    279:     7 30'1---------00000001-----------0   ->    12 3'000
    280:     8 30'1--0----------------1-1-----00   ->     0 3'000
    281:     8 30'1---------------------1----010   ->     0 3'000
    282:     8 30'1---11--------------------0--0   ->     0 3'000
    283:     8 30'1----0--00-------0---00------0   ->     0 3'000
    284:     8 30'1---------------11-----------0   ->     0 3'000
    285:     8 30'1-1------1-------------------0   ->     0 3'000
    286:     8 30'-----------------------------1   ->     0 3'000
    287:     8 30'11-------------------1-------0   ->     1 3'000
    288:     8 30'1-----------1----1-----------0   ->     2 3'000
    289:     8 30'1-----001--------------------0   ->     2 3'000
    290:     8 30'1-----------------000-100---00   ->     3 3'000
    291:     8 30'1-0------1---------------1---0   ->     3 3'000
    292:     8 30'1-------------1--1-----------0   ->     3 3'000
    293:     8 30'1---01-----------------------0   ->     3 3'000
    294:     8 30'100---------------0001-------0   ->     4 3'000
    295:     8 30'1-1------------------1-------0   ->     5 3'000
    296:     8 30'1---------1------1-----------0   ->     5 3'000
    297:     8 30'1--1----------------1-1-----00   ->     6 3'000
    298:     8 30'1---11--------------------1--0   ->     6 3'000
    299:     8 30'1-0------1---------------0---0   ->     6 3'000
    300:     8 30'1--------------1-1-----------0   ->     6 3'000
    301:     8 30'1---------------------11----00   ->     7 3'000
    302:     8 30'1-----------------1--1-------0   ->     7 3'000
    303:     8 30'1-------------------11-------0   ->     8 3'000
    304:     8 30'1----------1-----1-----------0   ->     8 3'000
    305:     8 30'0----------------------------0   ->     8 3'000
    306:     8 30'1------------------1--1-----00   ->     9 3'000
    307:     8 30'1-----------------1---1-----00   ->    10 3'000
    308:     8 30'1------------1---1-----------0   ->    10 3'000
    309:     8 30'1-----1-1--------------------0   ->    10 3'000
    310:     8 30'1---------------------1----110   ->    11 3'000
    311:     8 30'1------11--------------------0   ->    11 3'000
    312:     8 30'1---------------------1-1---00   ->    12 3'000
    313:     8 30'1------------------1-1-------0   ->    12 3'000
    314:     8 30'1---------00000001-----------0   ->    12 3'000
    315:     9 30'1--0----------------1-1-----00   ->     0 3'000
    316:     9 30'1---------------------1----010   ->     0 3'000
    317:     9 30'1---11--------------------0--0   ->     0 3'000
    318:     9 30'1----0--00-------0---00------0   ->     0 3'000
    319:     9 30'1---------------11-----------0   ->     0 3'000
    320:     9 30'1-1------1-------------------0   ->     0 3'000
    321:     9 30'-----------------------------1   ->     0 3'000
    322:     9 30'11-------------------1-------0   ->     1 3'000
    323:     9 30'1-----------1----1-----------0   ->     2 3'000
    324:     9 30'1-----001--------------------0   ->     2 3'000
    325:     9 30'1-----------------000-100---00   ->     3 3'000
    326:     9 30'1-0------1---------------1---0   ->     3 3'000
    327:     9 30'1-------------1--1-----------0   ->     3 3'000
    328:     9 30'1---01-----------------------0   ->     3 3'000
    329:     9 30'100---------------0001-------0   ->     4 3'000
    330:     9 30'1-1------------------1-------0   ->     5 3'000
    331:     9 30'1---------1------1-----------0   ->     5 3'000
    332:     9 30'1--1----------------1-1-----00   ->     6 3'000
    333:     9 30'1---11--------------------1--0   ->     6 3'000
    334:     9 30'1-0------1---------------0---0   ->     6 3'000
    335:     9 30'1--------------1-1-----------0   ->     6 3'000
    336:     9 30'1---------------------11----00   ->     7 3'000
    337:     9 30'1-----------------1--1-------0   ->     7 3'000
    338:     9 30'1-------------------11-------0   ->     8 3'000
    339:     9 30'1----------1-----1-----------0   ->     8 3'000
    340:     9 30'1------------------1--1-----00   ->     9 3'000
    341:     9 30'0----------------------------0   ->     9 3'000
    342:     9 30'1-----------------1---1-----00   ->    10 3'000
    343:     9 30'1------------1---1-----------0   ->    10 3'000
    344:     9 30'1-----1-1--------------------0   ->    10 3'000
    345:     9 30'1---------------------1----110   ->    11 3'000
    346:     9 30'1------11--------------------0   ->    11 3'000
    347:     9 30'1---------------------1-1---00   ->    12 3'000
    348:     9 30'1------------------1-1-------0   ->    12 3'000
    349:     9 30'1---------00000001-----------0   ->    12 3'000
    350:    10 30'1--0----------------1-1-----00   ->     0 3'000
    351:    10 30'1---------------------1----010   ->     0 3'000
    352:    10 30'1---11--------------------0--0   ->     0 3'000
    353:    10 30'1----0--00-------0---00------0   ->     0 3'000
    354:    10 30'1---------------11-----------0   ->     0 3'000
    355:    10 30'1-1------1-------------------0   ->     0 3'000
    356:    10 30'-----------------------------1   ->     0 3'000
    357:    10 30'11-------------------1-------0   ->     1 3'000
    358:    10 30'1-----------1----1-----------0   ->     2 3'000
    359:    10 30'1-----001--------------------0   ->     2 3'000
    360:    10 30'1-----------------000-100---00   ->     3 3'000
    361:    10 30'1-0------1---------------1---0   ->     3 3'000
    362:    10 30'1-------------1--1-----------0   ->     3 3'000
    363:    10 30'1---01-----------------------0   ->     3 3'000
    364:    10 30'100---------------0001-------0   ->     4 3'000
    365:    10 30'1-1------------------1-------0   ->     5 3'000
    366:    10 30'1---------1------1-----------0   ->     5 3'000
    367:    10 30'1--1----------------1-1-----00   ->     6 3'000
    368:    10 30'1---11--------------------1--0   ->     6 3'000
    369:    10 30'1-0------1---------------0---0   ->     6 3'000
    370:    10 30'1--------------1-1-----------0   ->     6 3'000
    371:    10 30'1---------------------11----00   ->     7 3'000
    372:    10 30'1-----------------1--1-------0   ->     7 3'000
    373:    10 30'1-------------------11-------0   ->     8 3'000
    374:    10 30'1----------1-----1-----------0   ->     8 3'000
    375:    10 30'1------------------1--1-----00   ->     9 3'000
    376:    10 30'1-----------------1---1-----00   ->    10 3'000
    377:    10 30'1------------1---1-----------0   ->    10 3'000
    378:    10 30'1-----1-1--------------------0   ->    10 3'000
    379:    10 30'0----------------------------0   ->    10 3'000
    380:    10 30'1---------------------1----110   ->    11 3'000
    381:    10 30'1------11--------------------0   ->    11 3'000
    382:    10 30'1---------------------1-1---00   ->    12 3'000
    383:    10 30'1------------------1-1-------0   ->    12 3'000
    384:    10 30'1---------00000001-----------0   ->    12 3'000
    385:    11 30'1--0----------------1-1-----00   ->     0 3'000
    386:    11 30'1---------------------1----010   ->     0 3'000
    387:    11 30'1---11--------------------0--0   ->     0 3'000
    388:    11 30'1----0--00-------0---00------0   ->     0 3'000
    389:    11 30'1---------------11-----------0   ->     0 3'000
    390:    11 30'1-1------1-------------------0   ->     0 3'000
    391:    11 30'-----------------------------1   ->     0 3'000
    392:    11 30'11-------------------1-------0   ->     1 3'000
    393:    11 30'1-----------1----1-----------0   ->     2 3'000
    394:    11 30'1-----001--------------------0   ->     2 3'000
    395:    11 30'1-----------------000-100---00   ->     3 3'000
    396:    11 30'1-0------1---------------1---0   ->     3 3'000
    397:    11 30'1-------------1--1-----------0   ->     3 3'000
    398:    11 30'1---01-----------------------0   ->     3 3'000
    399:    11 30'100---------------0001-------0   ->     4 3'000
    400:    11 30'1-1------------------1-------0   ->     5 3'000
    401:    11 30'1---------1------1-----------0   ->     5 3'000
    402:    11 30'1--1----------------1-1-----00   ->     6 3'000
    403:    11 30'1---11--------------------1--0   ->     6 3'000
    404:    11 30'1-0------1---------------0---0   ->     6 3'000
    405:    11 30'1--------------1-1-----------0   ->     6 3'000
    406:    11 30'1---------------------11----00   ->     7 3'000
    407:    11 30'1-----------------1--1-------0   ->     7 3'000
    408:    11 30'1-------------------11-------0   ->     8 3'000
    409:    11 30'1----------1-----1-----------0   ->     8 3'000
    410:    11 30'1------------------1--1-----00   ->     9 3'000
    411:    11 30'1-----------------1---1-----00   ->    10 3'000
    412:    11 30'1------------1---1-----------0   ->    10 3'000
    413:    11 30'1-----1-1--------------------0   ->    10 3'000
    414:    11 30'1---------------------1----110   ->    11 3'000
    415:    11 30'1------11--------------------0   ->    11 3'000
    416:    11 30'0----------------------------0   ->    11 3'000
    417:    11 30'1---------------------1-1---00   ->    12 3'000
    418:    11 30'1------------------1-1-------0   ->    12 3'000
    419:    11 30'1---------00000001-----------0   ->    12 3'000
    420:    12 30'1--0----------------1-1-----00   ->     0 3'000
    421:    12 30'1---------------------1----010   ->     0 3'000
    422:    12 30'1---11--------------------0--0   ->     0 3'000
    423:    12 30'1----0--00-------0---00------0   ->     0 3'000
    424:    12 30'1---------------11-----------0   ->     0 3'000
    425:    12 30'1-1------1-------------------0   ->     0 3'000
    426:    12 30'-----------------------------1   ->     0 3'000
    427:    12 30'11-------------------1-------0   ->     1 3'000
    428:    12 30'1-----------1----1-----------0   ->     2 3'000
    429:    12 30'1-----001--------------------0   ->     2 3'000
    430:    12 30'1-----------------000-100---00   ->     3 3'000
    431:    12 30'1-0------1---------------1---0   ->     3 3'000
    432:    12 30'1-------------1--1-----------0   ->     3 3'000
    433:    12 30'1---01-----------------------0   ->     3 3'000
    434:    12 30'100---------------0001-------0   ->     4 3'000
    435:    12 30'1-1------------------1-------0   ->     5 3'000
    436:    12 30'1---------1------1-----------0   ->     5 3'000
    437:    12 30'1--1----------------1-1-----00   ->     6 3'000
    438:    12 30'1---11--------------------1--0   ->     6 3'000
    439:    12 30'1-0------1---------------0---0   ->     6 3'000
    440:    12 30'1--------------1-1-----------0   ->     6 3'000
    441:    12 30'1---------------------11----00   ->     7 3'000
    442:    12 30'1-----------------1--1-------0   ->     7 3'000
    443:    12 30'1-------------------11-------0   ->     8 3'000
    444:    12 30'1----------1-----1-----------0   ->     8 3'000
    445:    12 30'1------------------1--1-----00   ->     9 3'000
    446:    12 30'1-----------------1---1-----00   ->    10 3'000
    447:    12 30'1------------1---1-----------0   ->    10 3'000
    448:    12 30'1-----1-1--------------------0   ->    10 3'000
    449:    12 30'1---------------------1----110   ->    11 3'000
    450:    12 30'1------11--------------------0   ->    11 3'000
    451:    12 30'1---------------------1-1---00   ->    12 3'000
    452:    12 30'1------------------1-1-------0   ->    12 3'000
    453:    12 30'1---------00000001-----------0   ->    12 3'000
    454:    12 30'0----------------------------0   ->    12 3'000

-------------------------------------

FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mem.mem_state$4560' from module `user_proj_example':
-------------------------------------

  Information on FSM $fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mem.mem_state$4560 (\u_payload.u_core.u_core.u_core.u_exec.u_mem.mem_state):

  Number of input signals:    3
  Number of output signals:   1
  Number of state bits:       2

  Input signals:
    0: \u_payload.u_core.u_core.u_core.int_reset
    1: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mem.sv:73$492_Y
    2: \u_payload.u_core.u_core.dready

  Output signals:
    0: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2724_CMP

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'-00   ->     0 1'1
      1:     0 3'--1   ->     0 1'1
      2:     0 3'-10   ->     1 1'1
      3:     1 3'1-0   ->     0 1'0
      4:     1 3'--1   ->     0 1'0
      5:     1 3'0-0   ->     1 1'0

-------------------------------------

FSM `$fsm$\u_payload.u_core.u_core.u_core.u_fetch.state$4563' from module `user_proj_example':
-------------------------------------

  Information on FSM $fsm$\u_payload.u_core.u_core.u_core.u_fetch.state$4563 (\u_payload.u_core.u_core.u_core.u_fetch.state):

  Number of input signals:    6
  Number of output signals:   2
  Number of state bits:       3

  Input signals:
    0: \u_payload.u_core.u_core.u_core.int_reset
    1: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2312_CMP
    2: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$logic_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:88$2270_Y
    3: \u_payload.u_core.u_core.u_core.u_fetch.iready
    4: \u_payload.u_core.u_core.u_core.u_exec.instr_complete
    5: $auto$opt_reduce.cc:134:opt_mux$4513

  Output signals:
    0: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2305_CMP
    1: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2304_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'---0-0   ->     0 2'00
      1:     0 6'-----1   ->     0 2'00
      2:     0 6'1--1-0   ->     1 2'00
      3:     0 6'---110   ->     2 2'00
      4:     1 6'-1---0   ->     0 2'01
      5:     1 6'-----1   ->     0 2'01
      6:     1 6'-0---0   ->     1 2'01
      7:     2 6'-----1   ->     0 2'10
      8:     2 6'--1--0   ->     1 2'10
      9:     2 6'--0--0   ->     2 2'10

-------------------------------------

FSM `$fsm$\u_payload.u_spi.spi_master.state$4567' from module `user_proj_example':
-------------------------------------

  Information on FSM $fsm$\u_payload.u_spi.spi_master.state$4567 (\u_payload.u_spi.spi_master.state):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:296$220_Y
    1: \u_payload.u_spi.spi_master.w_latched

  Output signals:
    0: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:301$221_Y
    1: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:283$214_Y
    2: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:240$198_Y
    3: $flatten\u_payload.\u_spi.\spi_master.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:240$197_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 4'0010
      1:     0 2'1-   ->     2 4'0010
      2:     1 2'-0   ->     2 4'0100
      3:     1 2'-1   ->     3 4'0100
      4:     2 2'--   ->     1 4'1000
      5:     3 2'--   ->     0 4'0001

-------------------------------------

28.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_bridge.i_state$4522' from module `\user_proj_example'.
Mapping FSM `$fsm$\u_bridge.t_state$4527' from module `\user_proj_example'.
Mapping FSM `$fsm$\u_payload.u_core.u_core.u_core.u_decode.decode_state$4532' from module `\user_proj_example'.
Mapping FSM `$fsm$\u_payload.u_core.u_core.u_core.u_decode.op_type$4535' from module `\user_proj_example'.
Mapping FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.exec_state$4544' from module `\user_proj_example'.
Mapping FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mds.op_r$4555' from module `\user_proj_example'.
Mapping FSM `$fsm$\u_payload.u_core.u_core.u_core.u_exec.u_mem.mem_state$4560' from module `\user_proj_example'.
Mapping FSM `$fsm$\u_payload.u_core.u_core.u_core.u_fetch.state$4563' from module `\user_proj_example'.
Mapping FSM `$fsm$\u_payload.u_spi.spi_master.state$4567' from module `\user_proj_example'.

28.9. Executing OPT pass (performing simple optimizations).

28.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~51 debug messages>

28.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

28.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~190 debug messages>

28.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

28.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

28.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4497 ($dff) from module user_proj_example (D = $procmux$4305_Y, Q = \clock_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$5067 ($sdff) from module user_proj_example (D = $not$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:94$8_Y, Q = \clock_r).
Adding SRST signal on $procdff$4496 ($dff) from module user_proj_example (D = $add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:97$9_Y [3:0], Q = \clkcnt, rval = 4'0000).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4440 ($dff) from module user_proj_example (D = { $flatten\u_payload.\u_uart.\simpleuart.$procmux$3501_Y $flatten\u_payload.\u_uart.\simpleuart.$procmux$3506_Y $flatten\u_payload.\u_uart.\simpleuart.$procmux$3511_Y $flatten\u_payload.\u_uart.\simpleuart.$procmux$3516_Y }, Q = \u_payload.u_uart.simpleuart.cfg_divider, rval = 1).
Adding EN signal on $auto$opt_dff.cc:702:run$5072 ($sdff) from module user_proj_example (D = \u_payload.u_uart.simpleuart.reg_dat_di [7:0], Q = \u_payload.u_uart.simpleuart.cfg_divider [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$5072 ($sdff) from module user_proj_example (D = \u_payload.u_uart.simpleuart.reg_div_di [15:8], Q = \u_payload.u_uart.simpleuart.cfg_divider [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$5072 ($sdff) from module user_proj_example (D = \u_payload.u_uart.simpleuart.reg_div_di [23:16], Q = \u_payload.u_uart.simpleuart.cfg_divider [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$5072 ($sdff) from module user_proj_example (D = \u_payload.u_uart.simpleuart.reg_div_di [31:24], Q = \u_payload.u_uart.simpleuart.cfg_divider [31:24]).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4439 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3521_Y, Q = \u_payload.u_uart.simpleuart.enabled, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$5077 ($sdff) from module user_proj_example (D = \u_payload.u_uart.simpleuart.reg_dat_di [0], Q = \u_payload.u_uart.simpleuart.enabled).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4438 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3462_Y, Q = \u_payload.u_uart.simpleuart.recv_buf_valid, rval = 1'0).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4437 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3470_Y, Q = \u_payload.u_uart.simpleuart.recv_buf_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$5080 ($sdff) from module user_proj_example (D = \u_payload.u_uart.simpleuart.recv_pattern, Q = \u_payload.u_uart.simpleuart.recv_buf_data).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4436 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3478_Y, Q = \u_payload.u_uart.simpleuart.recv_pattern, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$5084 ($sdff) from module user_proj_example (D = { \u_payload.u_uart.simpleuart.ser_rx \u_payload.u_uart.simpleuart.recv_pattern [7:1] }, Q = \u_payload.u_uart.simpleuart.recv_pattern).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4435 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3448_Y, Q = \u_payload.u_uart.simpleuart.recv_divcnt, rval = 0).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4434 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3490_Y, Q = \u_payload.u_uart.simpleuart.recv_state, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$5091 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3490_Y, Q = \u_payload.u_uart.simpleuart.recv_state).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4433 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3418_Y, Q = \u_payload.u_uart.simpleuart.send_dummy, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$5103 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3418_Y, Q = \u_payload.u_uart.simpleuart.send_dummy).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4432 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:194$290_Y, Q = \u_payload.u_uart.simpleuart.send_divcnt, rval = 0).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4431 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3429_Y, Q = \u_payload.u_uart.simpleuart.send_bitcnt, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$5110 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3429_Y, Q = \u_payload.u_uart.simpleuart.send_bitcnt).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4430 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3434_Y [9], Q = \u_payload.u_uart.simpleuart.send_pattern [9], rval = 1'1).
Adding SRST signal on $flatten\u_payload.\u_uart.\simpleuart.$procdff$4430 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3437_Y [8:0], Q = \u_payload.u_uart.simpleuart.send_pattern [8:0], rval = 9'111111111).
Adding EN signal on $auto$opt_dff.cc:702:run$5119 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_uart.\simpleuart.$procmux$3437_Y [8:0], Q = \u_payload.u_uart.simpleuart.send_pattern [8:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$5116 ($sdff) from module user_proj_example (D = 1'1, Q = \u_payload.u_uart.simpleuart.send_pattern [9]).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$5123 ($sdffe) from module user_proj_example.
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4463 ($adff) from module user_proj_example (D = \u_payload.u_spi.spi_master.reg_cfg_di [15], Q = \u_payload.u_spi.spi_master.hkconn).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4462 ($adff) from module user_proj_example (D = \u_payload.u_spi.spi_master.reg_cfg_di [13], Q = \u_payload.u_spi.spi_master.enable).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4461 ($adff) from module user_proj_example (D = \u_payload.u_spi.spi_master.reg_cfg_di [11], Q = \u_payload.u_spi.spi_master.mode).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4460 ($adff) from module user_proj_example (D = \u_payload.u_spi.spi_master.reg_cfg_di [12], Q = \u_payload.u_spi.spi_master.stream).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4459 ($adff) from module user_proj_example (D = \u_payload.u_spi.spi_master.reg_cfg_di [14], Q = \u_payload.u_spi.spi_master.irqena).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4458 ($adff) from module user_proj_example (D = \u_payload.u_spi.spi_master.reg_cfg_di [8], Q = \u_payload.u_spi.spi_master.mlb).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4457 ($adff) from module user_proj_example (D = \u_payload.u_spi.spi_master.reg_cfg_di [9], Q = \u_payload.u_spi.spi_master.invcsb).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4456 ($adff) from module user_proj_example (D = \u_payload.u_spi.spi_master.reg_cfg_di [10], Q = \u_payload.u_spi.spi_master.invsck).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4455 ($adff) from module user_proj_example (D = \u_payload.u_spi.spi_master.reg_cfg_di [7:0], Q = \u_payload.u_spi.spi_master.prescaler).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4453 ($adff) from module user_proj_example (D = $flatten\u_payload.\u_spi.\spi_master.$0\w_latched[0:0], Q = \u_payload.u_spi.spi_master.w_latched).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4452 ($adff) from module user_proj_example (D = \u_payload.u_spi.spi_master.reg_cfg_di [7:0], Q = \u_payload.u_spi.spi_master.d_latched).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4450 ($adff) from module user_proj_example (D = $flatten\u_payload.\u_spi.\spi_master.$0\nbit[2:0], Q = \u_payload.u_spi.spi_master.nbit).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4449 ($adff) from module user_proj_example (D = $flatten\u_payload.\u_spi.\spi_master.$0\icsb[0:0], Q = \u_payload.u_spi.spi_master.icsb).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4448 ($adff) from module user_proj_example (D = $flatten\u_payload.\u_spi.\spi_master.$0\done[0:0], Q = \u_payload.u_spi.spi_master.done).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4445 ($adff) from module user_proj_example (D = $flatten\u_payload.\u_spi.\spi_master.$not$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:322$228_Y, Q = \u_payload.u_spi.spi_master.hsck).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4443 ($adff) from module user_proj_example (D = $flatten\u_payload.\u_spi.\spi_master.$procmux$3959_Y, Q = \u_payload.u_spi.spi_master.rreg).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4442 ($adff) from module user_proj_example (D = $flatten\u_payload.\u_spi.\spi_master.$0\treg[7:0], Q = \u_payload.u_spi.spi_master.treg).
Adding EN signal on $flatten\u_payload.\u_spi.\spi_master.$procdff$4441 ($adff) from module user_proj_example (D = $flatten\u_payload.\u_spi.\spi_master.$0\isdo[0:0], Q = \u_payload.u_spi.spi_master.isdo).
Adding SRST signal on $flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$procdff$4429 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$procmux$3389_Y, Q = \u_payload.u_ic.s_arb[3].aw_arb.last_gnt, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$5188 ($sdff) from module user_proj_example (D = \u_payload.u_ic.s_arb[3].aw_arb.gnt, Q = \u_payload.u_ic.s_arb[3].aw_arb.last_gnt).
Adding SRST signal on $flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$procdff$4428 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$procmux$3396_Y, Q = \u_payload.u_ic.s_arb[3].aw_arb.state, rval = 1'0).
Adding SRST signal on $flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$procdff$4429 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$procmux$3389_Y, Q = \u_payload.u_ic.s_arb[2].aw_arb.last_gnt, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$5195 ($sdff) from module user_proj_example (D = \u_payload.u_ic.s_arb[2].aw_arb.gnt, Q = \u_payload.u_ic.s_arb[2].aw_arb.last_gnt).
Adding SRST signal on $flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$procdff$4428 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$procmux$3396_Y, Q = \u_payload.u_ic.s_arb[2].aw_arb.state, rval = 1'0).
Adding SRST signal on $flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$procdff$4429 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$procmux$3389_Y, Q = \u_payload.u_ic.s_arb[1].aw_arb.last_gnt, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$5202 ($sdff) from module user_proj_example (D = \u_payload.u_ic.s_arb[1].aw_arb.gnt, Q = \u_payload.u_ic.s_arb[1].aw_arb.last_gnt).
Adding SRST signal on $flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$procdff$4428 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$procmux$3396_Y, Q = \u_payload.u_ic.s_arb[1].aw_arb.state, rval = 1'0).
Adding SRST signal on $flatten\u_payload.\u_ic.\s_arb[0].aw_arb.$procdff$4429 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_ic.\s_arb[0].aw_arb.$procmux$3389_Y, Q = \u_payload.u_ic.s_arb[0].aw_arb.last_gnt, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$5209 ($sdff) from module user_proj_example (D = \u_payload.u_ic.s_arb[0].aw_arb.gnt, Q = \u_payload.u_ic.s_arb[0].aw_arb.last_gnt).
Adding SRST signal on $flatten\u_payload.\u_ic.\s_arb[0].aw_arb.$procdff$4428 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_ic.\s_arb[0].aw_arb.$procmux$3396_Y, Q = \u_payload.u_ic.s_arb[0].aw_arb.state, rval = 1'0).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procdff$4346 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3290_Y, Q = \u_payload.u_core.u_core.u_core.u_regfile.mtvec_r, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$5216 ($sdff) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.mtvec_r).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procdff$4343 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3085_Y, Q = \u_payload.u_core.u_core.u_core.u_regfile.instr_count, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$5218 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3085_Y [63:32], Q = \u_payload.u_core.u_core.u_core.u_regfile.instr_count [63:32]).
Adding EN signal on $auto$opt_dff.cc:702:run$5218 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3085_Y [31:0], Q = \u_payload.u_core.u_core.u_core.u_regfile.instr_count [31:0]).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procdff$4342 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3092_Y, Q = \u_payload.u_core.u_core.u_core.u_regfile.cycle_count, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$5233 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3092_Y [63:32], Q = \u_payload.u_core.u_core.u_core.u_regfile.cycle_count [63:32]).
Adding EN signal on $auto$opt_dff.cc:702:run$5233 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3092_Y [31:0], Q = \u_payload.u_core.u_core.u_core.u_regfile.cycle_count [31:0]).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procdff$4317 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2397_Y, Q = \u_payload.u_core.u_core.u_core.u_fetch.ivalid_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$5240 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2397_Y, Q = \u_payload.u_core.u_core.u_core.u_fetch.ivalid_r).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procdff$4316 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2335_Y, Q = \u_payload.u_core.u_core.u_core.u_fetch.fetch_valid_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$5248 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2335_Y, Q = \u_payload.u_core.u_core.u_core.u_fetch.fetch_valid_r).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procdff$4313 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2380_Y, Q = \u_payload.u_core.u_core.u_core.u_fetch.instr_c, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$5260 ($sdff) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_fetch.instr_c_next, Q = \u_payload.u_core.u_core.u_core.u_fetch.instr_c).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procdff$4312 ($dff) from module user_proj_example (D = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2303_Y $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2318_Y }, Q = \u_payload.u_core.u_core.u_core.u_fetch.instr, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$5266 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2310_Y, Q = \u_payload.u_core.u_core.u_core.u_fetch.instr [15:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$5266 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2303_Y, Q = \u_payload.u_core.u_core.u_core.u_fetch.instr [31:16]).
Adding EN signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procdff$4311 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2404_Y, Q = \u_payload.u_core.u_core.u_core.u_fetch.iaddr).
Adding EN signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procdff$4329 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2732_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.ack_data).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procdff$4328 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2758_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.ack_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$5299 ($sdff) from module user_proj_example (D = 1'1, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.ack_valid).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procdff$4327 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2771_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.dwrite, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$5301 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2771_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.dwrite).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procdff$4326 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2794_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.dwstb, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$5309 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2794_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.dwstb).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procdff$4325 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2807_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.dwdata, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$5317 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2801_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.dwdata).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procdff$4324 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2815_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.daddr, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$5321 ($sdff) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_exec.alu_out, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.daddr).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procdff$4323 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2825_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.dvalid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$5325 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2825_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mem.dvalid).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procdff$4491 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4228_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mds.working, rval = 1'0).
Adding EN signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procdff$4490 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4241_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mds.shift_amt_r).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procdff$4488 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4253_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mds.out_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$5339 ($sdff) from module user_proj_example (D = 1'1, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mds.out_valid).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procdff$4487 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4275_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.u_mds.out, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$5341 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4275_Y [31], Q = \u_payload.u_core.u_core.u_core.u_exec.u_mds.out [31]).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procdff$4336 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3047_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.mtval, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$5345 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3045_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.mtval).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procdff$4335 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2856_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.mcause, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$5347 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2856_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.mcause).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procdff$4332 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2963_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.instr_complete, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$5365 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2963_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.instr_complete).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procdff$4331 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2999_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.pc, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$5385 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2999_Y, Q = \u_payload.u_core.u_core.u_core.u_exec.pc).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procdff$4321 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2446_Y, Q = \u_payload.u_core.u_core.u_core.u_decode.decode_valid_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$5407 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2446_Y, Q = \u_payload.u_core.u_core.u_core.u_decode.decode_valid_r).
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procdff$4320 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2455_Y, Q = \u_payload.u_core.u_core.u_core.u_decode.imm_lui, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$5411 ($sdff) from module user_proj_example (D = { \u_payload.u_core.u_core.u_core.u_fetch.instr [31:12] 12'000000000000 }, Q = \u_payload.u_core.u_core.u_core.u_decode.imm_lui).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$5414 ($sdffe) from module user_proj_example.
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procdff$4318 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2473_Y, Q = \u_payload.u_core.u_core.u_core.u_decode.rd_raddr, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$5415 ($sdff) from module user_proj_example (D = { 1'0 \u_payload.u_core.u_core.u_core.u_fetch.instr [11:7] }, Q = \u_payload.u_core.u_core.u_core.u_decode.rd_raddr).
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$5418 ($sdffe) from module user_proj_example.
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.$procdff$4414 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.$procmux$3318_Y, Q = \u_payload.u_core.u_core.u_core.soft_reset_count, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$5419 ($sdff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.$procmux$3318_Y, Q = \u_payload.u_core.u_core.u_core.soft_reset_count).
Adding SRST signal on $flatten\u_payload.$procdff$4495 ($dff) from module user_proj_example (D = $flatten\u_payload.$procmux$4288_Y, Q = \u_payload.wb_bridge_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$5423 ($sdff) from module user_proj_example (D = $flatten\u_payload.$procmux$4288_Y, Q = \u_payload.wb_bridge_state).
Adding SRST signal on $flatten\u_payload.$procdff$4494 ($dff) from module user_proj_example (D = \u_payload.gpio_cyc_i, Q = \u_payload.gpio_ack_o, rval = 1'0).
Adding SRST signal on $flatten\u_payload.$procdff$4493 ($dff) from module user_proj_example (D = $flatten\u_payload.$procmux$4283_Y, Q = \u_payload.gpio_out_r, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$5432 ($sdff) from module user_proj_example (D = \u_payload.gpio_dat_w [7:0], Q = \u_payload.gpio_out_r).
Adding EN signal on $flatten\u_bridge.$procdff$4486 ($dff) from module user_proj_example (D = \u_bridge.req_i, Q = \u_bridge.req[0]).
Adding EN signal on $flatten\u_bridge.$procdff$4485 ($dff) from module user_proj_example (D = \u_bridge.ack[1], Q = \u_bridge.ack[2]).
Adding EN signal on $flatten\u_bridge.$procdff$4484 ($dff) from module user_proj_example (D = \u_bridge.ack[0], Q = \u_bridge.ack[1]).
Adding EN signal on $flatten\u_bridge.$procdff$4483 ($dff) from module user_proj_example (D = \wbs_we_i, Q = \u_bridge.we[0]).
Adding EN signal on $flatten\u_bridge.$procdff$4482 ($dff) from module user_proj_example (D = \wbs_sel_i, Q = \u_bridge.sel[0]).
Adding EN signal on $flatten\u_bridge.$procdff$4481 ($dff) from module user_proj_example (D = \wbs_dat_i, Q = \u_bridge.dat_w[2]).
Adding EN signal on $flatten\u_bridge.$procdff$4480 ($dff) from module user_proj_example (D = \wbs_adr_i, Q = \u_bridge.adr[2]).
Adding SRST signal on $flatten\u_bridge.$procdff$4479 ($dff) from module user_proj_example (D = \u_bridge.dat_r[2], Q = \u_bridge.dat_r[1], rval = 0).
Adding SRST signal on $flatten\u_bridge.$procdff$4478 ($dff) from module user_proj_example (D = \u_bridge.dat_r[1], Q = \u_bridge.dat_r[0], rval = 0).
Adding EN signal on $flatten\u_bridge.$procdff$4476 ($dff) from module user_proj_example (D = \u_bridge.req[1], Q = \u_bridge.req[2]).
Adding EN signal on $flatten\u_bridge.$procdff$4475 ($dff) from module user_proj_example (D = \u_bridge.req[0], Q = \u_bridge.req[1]).
Adding SRST signal on $flatten\u_bridge.$procdff$4474 ($dff) from module user_proj_example (D = \u_bridge.ack_i, Q = \u_bridge.ack[0], rval = 1'0).
Adding EN signal on $flatten\u_bridge.$procdff$4473 ($dff) from module user_proj_example (D = \u_bridge.we[1], Q = \u_bridge.we[2]).
Adding EN signal on $flatten\u_bridge.$procdff$4472 ($dff) from module user_proj_example (D = \u_bridge.we[0], Q = \u_bridge.we[1]).
Adding EN signal on $flatten\u_bridge.$procdff$4471 ($dff) from module user_proj_example (D = \u_bridge.sel[1], Q = \u_bridge.sel[2]).
Adding EN signal on $flatten\u_bridge.$procdff$4470 ($dff) from module user_proj_example (D = \u_bridge.sel[0], Q = \u_bridge.sel[1]).
Adding SRST signal on $flatten\u_bridge.$procdff$4465 ($dff) from module user_proj_example (D = \u_bridge.t_dat_r [11:0], Q = \u_bridge.dat_r[2] [11:0], rval = 12'000000000000).
Adding SRST signal on $flatten\u_bridge.$procdff$4465 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_ic.$3\dat_r[95:64] [31:12], Q = \u_bridge.dat_r[2] [31:12], rval = 20'00000000000000000000).

28.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 132 unused cells and 226 unused wires.
<suppressed ~133 debug messages>

28.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~32 debug messages>

28.9.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

28.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

28.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~114 debug messages>
Removed a total of 38 cells.

28.9.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 2 unused cells and 40 unused wires.
<suppressed ~3 debug messages>

28.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

28.9.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~144 debug messages>

28.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

28.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

28.9.20. Executing OPT_DFF pass (perform DFF optimizations).

28.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

28.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

28.9.23. Finished OPT passes. (There is nothing left to do.)

28.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2042 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2043 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2044 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2045 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2046 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2047 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2048 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2049 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2050 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2051 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2052 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2053 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2054 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2055 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2056 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2057 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2058 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2059 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2060 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2061 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2062 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2063 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2064 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2065 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2066 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2067 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2068 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2069 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2070 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2071 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2072 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2073 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2074 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2075 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2076 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2077 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2078 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2079 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2080 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2081 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2082 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2083 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2084 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2085 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2086 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2087 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2088 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2089 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2090 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2091 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2092 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2093 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2094 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2095 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2096 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2097 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2098 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2099 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2100 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2101 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2102 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2103 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2104 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 26 address bits (of 32) from memory write port user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2105 (u_payload.u_core.u_core.u_core.u_regfile.regs).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:97$9 ($add).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:97$9 ($add).
Removed top 16 bits (of 32) from mux cell user_proj_example.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:111$33 ($mux).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$fsm_map.cc:77:implement_pattern_cache$4621 ($eq).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$fsm_map.cc:77:implement_pattern_cache$4589 ($eq).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$fsm_map.cc:77:implement_pattern_cache$4595 ($eq).
Removed top 1 bits (of 9) from port B of cell user_proj_example.$auto$fsm_map.cc:77:implement_pattern_cache$4734 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$auto$opt_dff.cc:218:make_patterns_logic$5273 ($ne).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$opt_dff.cc:218:make_patterns_logic$5097 ($ne).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$auto$opt_dff.cc:218:make_patterns_logic$5136 ($ne).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$fsm_map.cc:77:implement_pattern_cache$4626 ($eq).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$fsm_map.cc:77:implement_pattern_cache$4639 ($eq).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$opt_dff.cc:218:make_patterns_logic$5099 ($ne).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$auto$opt_dff.cc:218:make_patterns_logic$5161 ($ne).
Removed top 2 bits (of 4) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$5207 ($sdffe).
Removed top 2 bits (of 4) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$5214 ($sdffe).
Removed top 2 bits (of 4) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$5193 ($sdffe).
Removed top 2 bits (of 4) from FF cell user_proj_example.$auto$opt_dff.cc:764:run$5200 ($sdffe).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$auto$opt_dff.cc:218:make_patterns_logic$5252 ($ne).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$opt_dff.cc:218:make_patterns_logic$5256 ($ne).
Removed top 5 bits (of 8) from port B of cell user_proj_example.$flatten\u_payload.\u_spi.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:99$845 ($eq).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4074 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4071 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4069 ($mux).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$opt_dff.cc:218:make_patterns_logic$5095 ($ne).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4034 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4030 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4027 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4024 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4016 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4013 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4010 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4006 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$4002 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$3999 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$3977 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$procmux$3966 ($mux).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:320$226 ($add).
Removed top 24 bits (of 32) from port Y of cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:320$226 ($add).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:295$219 ($add).
Removed top 29 bits (of 32) from port Y of cell user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:295$219 ($add).
Removed top 5 bits (of 8) from port B of cell user_proj_example.$flatten\u_payload.\u_uart.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:51$863 ($eq).
Removed top 4 bits (of 8) from port B of cell user_proj_example.$flatten\u_payload.\u_uart.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:52$865 ($eq).
Removed cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$procmux$3495 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$procmux$3492 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$procmux$3488 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$procmux$3485 ($mux).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$procmux$3452_CMP0 ($eq).
Removed top 1 bits (of 10) from mux cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$procmux$3437 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$procmux$3434 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$procmux$3423 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$procmux$3415 ($mux).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:214$298 ($sub).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:214$298 ($sub).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:194$290 ($add).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:181$287 ($add).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:181$287 ($add).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:156$280 ($add).
Removed top 7 bits (of 8) from FF cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procdff$4427 ($dff).
Removed top 7 bits (of 8) from FF cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procdff$4424 ($dff).
Removed top 7 bits (of 8) from FF cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procdff$4421 ($dff).
Removed top 7 bits (of 8) from FF cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procdff$4418 ($dff).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3369 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3367 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3365 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3363 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3357 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3355 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3353 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3351 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3345 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3343 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3341 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3339 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3333 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3331 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3329 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3327 ($mux).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:73$1819 ($sub).
Removed top 27 bits (of 32) from port Y of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:73$1819 ($sub).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.$procmux$3315 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2395 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2333 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2330 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2327 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2301 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2298 ($mux).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2296_CMP0 ($eq).
Removed top 31 bits (of 32) from port A of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$ne$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:58$2265 ($ne).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$ne$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:58$2265 ($ne).
Removed top 31 bits (of 32) from port A of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$ne$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:56$2263 ($ne).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$ne$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:56$2263 ($ne).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2706_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2699_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2685_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2679 ($mux).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2666_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2660 ($mux).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2656_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2647_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2646_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2639_CMP0 ($eq).
Removed top 4 bits (of 6) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2633 ($pmux).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2634_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2594_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2593_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2592_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2562_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2561_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2542 ($mux).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2511_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2510_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2509_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2508_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2505 ($pmux).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2489_CMP0 ($eq).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2440 ($mux).
Removed top 1 bits (of 5) from port B of cell user_proj_example.$auto$fsm_map.cc:77:implement_pattern_cache$4699 ($eq).
Removed top 3 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:331$2256 ($mux).
Removed top 2 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:319$2255 ($mux).
Removed top 4 bits (of 6) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:200$2251 ($mux).
Removed top 4 bits (of 6) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:198$2250 ($mux).
Removed top 3 bits (of 5) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:182$2246 ($mux).
Removed top 2 bits (of 5) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:180$2244 ($mux).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:162$2238 ($eq).
Removed top 3 bits (of 5) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:158$2236 ($mux).
Removed top 1 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:151$2234 ($mux).
Removed top 1 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:141$2233 ($mux).
Removed top 1 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:138$2232 ($mux).
Removed top 16 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2729 ($pmux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2738 ($pmux).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2741_CMP0 ($eq).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2766 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2769 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2776 ($mux).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2789_CMP0 ($eq).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2792 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2823 ($mux).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:190$2285 ($sub).
Removed top 27 bits (of 32) from port Y of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:190$2285 ($sub).
Removed top 1 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$procmux$4265 ($mux).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3378_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3379_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3380_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3381_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3382_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3383_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3384_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3045 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3029 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3025 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3020 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3013 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3008 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3004 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3001 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2989 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2984 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2977 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2972 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2968 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2965 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2877 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2874 ($mux).
Removed top 2 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2872 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2866 ($mux).
Removed top 3 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2859 ($pmux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2854 ($mux).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2846_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2845_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell user_proj_example.$auto$fsm_map.cc:77:implement_pattern_cache$4669 ($eq).
Removed top 1 bits (of 6) from port B of cell user_proj_example.$auto$fsm_map.cc:77:implement_pattern_cache$4667 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:413$2190 ($eq).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:413$2188 ($eq).
Removed top 28 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:269$2141 ($mux).
Removed top 3 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:269$2140 ($eq).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:263$2139 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:242$2137 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:242$2135 ($eq).
Removed top 1 bits (of 4) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:242$2134 ($eq).
Removed top 29 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:170$2124 ($mux).
Removed top 31 bits (of 32) from FF cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procdff$4348 ($dff).
Removed top 31 bits (of 32) from FF cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procdff$4341 ($dff).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$opt_dff.cc:218:make_patterns_logic$5427 ($ne).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3079 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3077 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3075 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3073 ($mux).
Removed cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:108$2021 ($mux).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:108$2020 ($add).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:102$2019 ($add).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1071 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1074 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1077 ($eq).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1088 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1091 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1094 ($eq).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1105 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1108 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1111 ($eq).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1122 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1125 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:174$1128 ($eq).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1137 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1138 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1139 ($eq).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1151 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1152 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1153 ($eq).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1165 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1166 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1167 ($eq).
Removed top 2 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1179 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1180 ($eq).
Removed top 1 bits (of 3) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:198$1181 ($eq).
Removed top 4 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1192 ($and).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1193 ($eq).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1197 ($eq).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1201 ($eq).
Removed top 4 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1208 ($and).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1209 ($eq).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1213 ($eq).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1217 ($eq).
Removed top 4 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1224 ($and).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1225 ($eq).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1229 ($eq).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1233 ($eq).
Removed top 16 bits (of 32) from port A of cell user_proj_example.$flatten\u_payload.\u_ic.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1240 ($and).
Removed top 4 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1240 ($and).
Removed top 4 bits (of 32) from port Y of cell user_proj_example.$flatten\u_payload.\u_ic.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1240 ($and).
Removed top 4 bits (of 32) from port A of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1241 ($eq).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1241 ($eq).
Removed top 4 bits (of 32) from port A of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1245 ($eq).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1245 ($eq).
Removed top 4 bits (of 32) from port A of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1249 ($eq).
Removed top 7 bits (of 32) from port B of cell user_proj_example.$flatten\u_payload.\u_ic.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1249 ($eq).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3530 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3539 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3548 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3569 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3578 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3587 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3596 ($mux).
Removed top 2 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3599 ($mux).
Removed top 16 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3602 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3605 ($mux).
Removed top 2 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3608 ($mux).
Removed top 16 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3611 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3614 ($mux).
Removed top 2 bits (of 4) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3617 ($mux).
Removed top 16 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3620 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3623 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3632 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3641 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3650 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3659 ($mux).
Removed top 24 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3668 ($mux).
Removed top 20 bits (of 32) from mux cell user_proj_example.$flatten\u_payload.\u_ic.$procmux$3728 ($mux).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\u_payload.\u_ic.\s_arb[0].aw_arb.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:122$1784 ($and).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:122$1784 ($and).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:122$1784 ($and).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:122$1784 ($and).
Removed cell user_proj_example.$flatten\u_payload.$procmux$4292 ($mux).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$flatten\u_payload.$procmux$4291_CMP0 ($eq).
Removed top 28 bits (of 32) from wire user_proj_example.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:97$9_Y.
Removed top 3 bits (of 5) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$3\op_type_w[4:0].
Removed top 4 bits (of 6) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$3\rb_raddr[5:0].
Removed top 3 bits (of 4) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$4\op_w[3:0].
Removed top 3 bits (of 5) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$5\op_type_w[4:0].
Removed top 1 bits (of 4) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$6\op_w[3:0].
Removed top 1 bits (of 4) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:138$2232_Y.
Removed top 1 bits (of 4) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:141$2233_Y.
Removed top 1 bits (of 4) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:151$2234_Y.
Removed top 3 bits (of 5) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:158$2236_Y.
Removed top 2 bits (of 5) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:180$2244_Y.
Removed top 3 bits (of 5) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:182$2246_Y.
Removed top 4 bits (of 6) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:198$2250_Y.
Removed top 4 bits (of 6) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:200$2251_Y.
Removed top 2 bits (of 4) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:319$2255_Y.
Removed top 3 bits (of 4) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:331$2256_Y.
Removed top 3 bits (of 4) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2859_Y.
Removed top 2 bits (of 4) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2872_Y.
Removed top 29 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:170$2124_Y.
Removed top 31 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$reduce_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:185$2283_Y.
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:190$2285_Y.
Removed top 16 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2729_Y.
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2738_Y.
Removed top 31 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$reduce_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:56$2262_Y.
Removed top 31 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$reduce_and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:58$2264_Y.
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$1\tadr[31:0].
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$1\tadr[63:32].
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$1\tadr[95:64].
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$2\tadr[31:0].
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$2\tadr[63:32].
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$2\tadr[95:64].
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$2\tdat_w[127:96].
Removed top 16 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$2\tdat_w[63:32].
Removed top 2 bits (of 4) from wire user_proj_example.$flatten\u_payload.\u_ic.$2\tsel[7:4].
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$3\tadr[31:0].
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$3\tadr[95:64].
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$3\tdat_w[127:96].
Removed top 16 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$3\tdat_w[63:32].
Removed top 4 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v:80$1240_Y.
Removed top 28 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.\s_arb[0].aw_arb.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:122$1784_Y.
Removed top 28 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:122$1784_Y.
Removed top 28 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:122$1784_Y.
Removed top 28 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$and$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:122$1784_Y.
Removed top 24 bits (of 32) from wire user_proj_example.$flatten\u_payload.\u_spi.\spi_master.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:320$226_Y.
Removed top 2 bits (of 8) from wire user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_ADDR[7:0]$1270.
Removed top 2 bits (of 8) from wire user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_ADDR[7:0]$1273.
Removed top 2 bits (of 8) from wire user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_ADDR[7:0]$1276.
Removed top 2 bits (of 8) from wire user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$0$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_ADDR[7:0]$1279.
Removed top 2 bits (of 8) from wire user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3331_Y.
Removed top 2 bits (of 8) from wire user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3343_Y.
Removed top 2 bits (of 8) from wire user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3355_Y.
Removed top 2 bits (of 8) from wire user_proj_example.$flatten\u_payload.\u_sram.\u_sram.$procmux$3367_Y.
Removed top 2 bits (of 10) from wire user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$procmux$3434_Y.
Removed top 1 bits (of 10) from wire user_proj_example.$flatten\u_payload.\u_uart.\simpleuart.$procmux$3437_Y.
Removed top 20 bits (of 32) from wire user_proj_example.b2payload_dat_r.
Removed top 4 bits (of 8) from wire user_proj_example.gpio_in.

28.11. Executing PEEPOPT pass (run peephole optimizers).

28.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 130 unused wires.
<suppressed ~1 debug messages>

28.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_proj_example:
  creating $macc model for $add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:97$9 ($add).
  creating $macc model for $flatten\u_payload.\u_core.\u_core.\u_core.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:73$1819 ($sub).
  creating $macc model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:109$2111 ($add).
  creating $macc model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:39$308 ($add).
  creating $macc model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:40$309 ($sub).
  creating $macc model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:190$2285 ($sub).
  creating $macc model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:165$2271 ($add).
  creating $macc model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:102$2019 ($add).
  creating $macc model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:108$2020 ($add).
  creating $macc model for $flatten\u_payload.\u_spi.\spi_master.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:295$219 ($add).
  creating $macc model for $flatten\u_payload.\u_spi.\spi_master.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:320$226 ($add).
  creating $macc model for $flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:156$280 ($add).
  creating $macc model for $flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:181$287 ($add).
  creating $macc model for $flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:194$290 ($add).
  creating $macc model for $flatten\u_payload.\u_uart.\simpleuart.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:214$298 ($sub).
  creating $alu model for $macc $flatten\u_payload.\u_uart.\simpleuart.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:214$298.
  creating $alu model for $macc $flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:194$290.
  creating $alu model for $macc $flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:181$287.
  creating $alu model for $macc $flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:156$280.
  creating $alu model for $macc $flatten\u_payload.\u_spi.\spi_master.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:320$226.
  creating $alu model for $macc $flatten\u_payload.\u_spi.\spi_master.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:295$219.
  creating $alu model for $macc $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:108$2020.
  creating $alu model for $macc $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:102$2019.
  creating $alu model for $macc $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:165$2271.
  creating $alu model for $macc $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:190$2285.
  creating $alu model for $macc $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:40$309.
  creating $alu model for $macc $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:39$308.
  creating $alu model for $macc $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:109$2111.
  creating $alu model for $macc $flatten\u_payload.\u_core.\u_core.\u_core.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:73$1819.
  creating $alu model for $macc $add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:97$9.
  creating $alu model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$ge$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:47$317 ($ge): new $alu
  creating $alu model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$ge$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:49$319 ($ge): new $alu
  creating $alu model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$lt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:46$316 ($lt): merged with $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$ge$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:47$317.
  creating $alu model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$lt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:48$318 ($lt): merged with $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$ge$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:49$319.
  creating $alu model for $flatten\u_payload.\u_uart.\simpleuart.$gt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:166$284 ($gt): new $alu
  creating $alu model for $flatten\u_payload.\u_uart.\simpleuart.$gt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:172$285 ($gt): new $alu
  creating $alu model for $flatten\u_payload.\u_uart.\simpleuart.$gt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:212$296 ($gt): new $alu
  creating $alu model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:44$314 ($eq): merged with $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$ge$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:49$319.
  creating $alu model for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$ne$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:45$315 ($ne): merged with $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$ge$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:49$319.
  creating $alu cell for $flatten\u_payload.\u_uart.\simpleuart.$gt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:212$296: $auto$alumacc.cc:485:replace_alu$5515
  creating $alu cell for $flatten\u_payload.\u_uart.\simpleuart.$gt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:172$285: $auto$alumacc.cc:485:replace_alu$5526
  creating $alu cell for $flatten\u_payload.\u_uart.\simpleuart.$gt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:166$284: $auto$alumacc.cc:485:replace_alu$5531
  creating $alu cell for $add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/user_proj_example.v:97$9: $auto$alumacc.cc:485:replace_alu$5536
  creating $alu cell for $flatten\u_payload.\u_core.\u_core.\u_core.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc.sv:73$1819: $auto$alumacc.cc:485:replace_alu$5539
  creating $alu cell for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:109$2111: $auto$alumacc.cc:485:replace_alu$5542
  creating $alu cell for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$ge$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:49$319, $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$lt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:48$318, $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$eq$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:44$314, $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$ne$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:45$315: $auto$alumacc.cc:485:replace_alu$5545
  creating $alu cell for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$ge$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:47$317, $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$lt$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:46$316: $auto$alumacc.cc:485:replace_alu$5560
  creating $alu cell for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:39$308: $auto$alumacc.cc:485:replace_alu$5575
  creating $alu cell for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:40$309: $auto$alumacc.cc:485:replace_alu$5578
  creating $alu cell for $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mds.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_mul_div_shift.sv:190$2285: $auto$alumacc.cc:485:replace_alu$5581
  creating $alu cell for $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:165$2271: $auto$alumacc.cc:485:replace_alu$5584
  creating $alu cell for $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:102$2019: $auto$alumacc.cc:485:replace_alu$5587
  creating $alu cell for $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:108$2020: $auto$alumacc.cc:485:replace_alu$5590
  creating $alu cell for $flatten\u_payload.\u_spi.\spi_master.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:295$219: $auto$alumacc.cc:485:replace_alu$5593
  creating $alu cell for $flatten\u_payload.\u_spi.\spi_master.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:320$226: $auto$alumacc.cc:485:replace_alu$5596
  creating $alu cell for $flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:156$280: $auto$alumacc.cc:485:replace_alu$5599
  creating $alu cell for $flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:181$287: $auto$alumacc.cc:485:replace_alu$5602
  creating $alu cell for $flatten\u_payload.\u_uart.\simpleuart.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:194$290: $auto$alumacc.cc:485:replace_alu$5605
  creating $alu cell for $flatten\u_payload.\u_uart.\simpleuart.$sub$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:214$298: $auto$alumacc.cc:485:replace_alu$5608
  created 20 $alu and 0 $macc cells.

28.14. Executing SHARE pass (SAT-based resource sharing).

28.15. Executing OPT pass (performing simple optimizations).

28.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~5 debug messages>

28.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

28.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

28.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2963: { \u_payload.u_core.u_core.u_core.u_exec.exec_state [0] $auto$opt_reduce.cc:134:opt_mux$5612 }
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2986: $auto$opt_reduce.cc:134:opt_mux$5614
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2999: { \u_payload.u_core.u_core.u_core.u_exec.exec_state [0] \u_payload.u_core.u_core.u_core.u_exec.exec_state [3] \u_payload.u_core.u_core.u_core.u_exec.exec_state [5] $auto$opt_reduce.cc:134:opt_mux$5616 \u_payload.u_core.u_core.u_core.u_exec.exec_state [1] }
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3022: { $auto$opt_reduce.cc:134:opt_mux$5618 \u_payload.u_core.u_core.u_core.u_decode.op_type [5] }
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2335: \u_payload.u_core.u_core.u_core.u_fetch.state [1]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$5611: { \u_payload.u_core.u_core.u_core.u_exec.exec_state [7:5] \u_payload.u_core.u_core.u_core.u_exec.exec_state [3:1] }
  Optimizing cells in module \user_proj_example.
Performed a total of 6 changes.

28.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

28.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\u_payload.\u_sram.\u_sram.$procdff$4427 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_sram.\u_sram.$procmux$3359_Y [7], Q = $flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:24$1268_EN [7], rval = 1'0).
Adding SRST signal on $flatten\u_payload.\u_sram.\u_sram.$procdff$4424 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_sram.\u_sram.$procmux$3347_Y [7], Q = $flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:23$1267_EN [7], rval = 1'0).
Adding SRST signal on $flatten\u_payload.\u_sram.\u_sram.$procdff$4421 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_sram.\u_sram.$procmux$3335_Y [7], Q = $flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:22$1266_EN [7], rval = 1'0).
Adding SRST signal on $flatten\u_payload.\u_sram.\u_sram.$procdff$4418 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_sram.\u_sram.$procmux$3323_Y [7], Q = $flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:21$1265_EN [7], rval = 1'0).
Setting constant 0-bit at position 6 on $flatten\u_payload.\u_sram.\u_sram.$procdff$4416 ($dff) from module user_proj_example.
Setting constant 0-bit at position 7 on $flatten\u_payload.\u_sram.\u_sram.$procdff$4416 ($dff) from module user_proj_example.
Adding SRST signal on $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procdff$4341 ($dff) from module user_proj_example (D = $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$procmux$3069_Y [31], Q = $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:129$1951_EN [31], rval = 1'0).

28.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 5 unused cells and 19 unused wires.
<suppressed ~6 debug messages>

28.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

28.15.9. Rerunning OPT passes. (Maybe there is more to do..)

28.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~133 debug messages>

28.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

28.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

28.15.13. Executing OPT_DFF pass (perform DFF optimizations).

28.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

28.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

28.15.16. Finished OPT passes. (There is nothing left to do.)

28.16. Executing MEMORY pass.

28.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

28.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2042' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2043' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2044' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2045' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2046' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2047' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2048' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2049' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2050' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2051' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2052' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2053' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2054' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2055' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2056' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2057' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2058' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2059' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2060' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2061' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2062' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2063' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2064' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2065' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2066' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2067' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2068' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2069' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2070' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2071' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2072' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2073' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2074' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2075' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2076' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2077' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2078' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2079' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2080' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2081' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2082' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2083' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2084' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2085' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2086' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2087' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2088' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2089' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2090' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2091' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2092' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2093' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2094' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2095' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2096' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2097' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2098' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2099' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2100' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2101' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2102' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2103' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2104' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2105' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2106' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:0$1286' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:0$1287' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:0$1288' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:0$1289' in module `\user_proj_example': merged $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memrd$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:136$2040' in module `\user_proj_example': merged data $dff to cell.
Checking cell `$flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memrd$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:146$2041' in module `\user_proj_example': no (compatible) $dff found.
Checking cell `$flatten\u_payload.\u_sram.\u_sram.$memrd$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:26$1282' in module `\user_proj_example': merged data $dff to cell.
Checking cell `$flatten\u_payload.\u_sram.\u_sram.$memrd$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:27$1283' in module `\user_proj_example': merged data $dff to cell.
Checking cell `$flatten\u_payload.\u_sram.\u_sram.$memrd$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:28$1284' in module `\user_proj_example': merged data $dff to cell.
Checking cell `$flatten\u_payload.\u_sram.\u_sram.$memrd$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:29$1285' in module `\user_proj_example': merged data $dff to cell.

28.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 15 unused cells and 20 unused wires.
<suppressed ~16 debug messages>

28.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory user_proj_example.u_payload.u_core.u_core.u_core.u_regfile.regs by address:
  New clock domain: posedge \u_bridge.t_clock
    Port 0 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2042) has addr 6'000000.
      Active bits: 11111111111111111111111111111111
    Port 1 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2043) has addr 6'000001.
      Active bits: 11111111111111111111111111111111
    Port 2 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2044) has addr 6'000010.
      Active bits: 11111111111111111111111111111111
    Port 3 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2045) has addr 6'000011.
      Active bits: 11111111111111111111111111111111
    Port 4 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2046) has addr 6'000100.
      Active bits: 11111111111111111111111111111111
    Port 5 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2047) has addr 6'000101.
      Active bits: 11111111111111111111111111111111
    Port 6 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2048) has addr 6'000110.
      Active bits: 11111111111111111111111111111111
    Port 7 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2049) has addr 6'000111.
      Active bits: 11111111111111111111111111111111
    Port 8 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2050) has addr 6'001000.
      Active bits: 11111111111111111111111111111111
    Port 9 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2051) has addr 6'001001.
      Active bits: 11111111111111111111111111111111
    Port 10 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2052) has addr 6'001010.
      Active bits: 11111111111111111111111111111111
    Port 11 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2053) has addr 6'001011.
      Active bits: 11111111111111111111111111111111
    Port 12 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2054) has addr 6'001100.
      Active bits: 11111111111111111111111111111111
    Port 13 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2055) has addr 6'001101.
      Active bits: 11111111111111111111111111111111
    Port 14 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2056) has addr 6'001110.
      Active bits: 11111111111111111111111111111111
    Port 15 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2057) has addr 6'001111.
      Active bits: 11111111111111111111111111111111
    Port 16 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2058) has addr 6'010000.
      Active bits: 11111111111111111111111111111111
    Port 17 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2059) has addr 6'010001.
      Active bits: 11111111111111111111111111111111
    Port 18 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2060) has addr 6'010010.
      Active bits: 11111111111111111111111111111111
    Port 19 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2061) has addr 6'010011.
      Active bits: 11111111111111111111111111111111
    Port 20 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2062) has addr 6'010100.
      Active bits: 11111111111111111111111111111111
    Port 21 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2063) has addr 6'010101.
      Active bits: 11111111111111111111111111111111
    Port 22 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2064) has addr 6'010110.
      Active bits: 11111111111111111111111111111111
    Port 23 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2065) has addr 6'010111.
      Active bits: 11111111111111111111111111111111
    Port 24 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2066) has addr 6'011000.
      Active bits: 11111111111111111111111111111111
    Port 25 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2067) has addr 6'011001.
      Active bits: 11111111111111111111111111111111
    Port 26 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2068) has addr 6'011010.
      Active bits: 11111111111111111111111111111111
    Port 27 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2069) has addr 6'011011.
      Active bits: 11111111111111111111111111111111
    Port 28 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2070) has addr 6'011100.
      Active bits: 11111111111111111111111111111111
    Port 29 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2071) has addr 6'011101.
      Active bits: 11111111111111111111111111111111
    Port 30 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2072) has addr 6'011110.
      Active bits: 11111111111111111111111111111111
    Port 31 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2073) has addr 6'011111.
      Active bits: 11111111111111111111111111111111
    Port 32 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2074) has addr 6'100000.
      Active bits: 11111111111111111111111111111111
    Port 33 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2075) has addr 6'100001.
      Active bits: 11111111111111111111111111111111
    Port 34 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2076) has addr 6'100010.
      Active bits: 11111111111111111111111111111111
    Port 35 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2077) has addr 6'100011.
      Active bits: 11111111111111111111111111111111
    Port 36 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2078) has addr 6'100100.
      Active bits: 11111111111111111111111111111111
    Port 37 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2079) has addr 6'100101.
      Active bits: 11111111111111111111111111111111
    Port 38 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2080) has addr 6'100110.
      Active bits: 11111111111111111111111111111111
    Port 39 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2081) has addr 6'100111.
      Active bits: 11111111111111111111111111111111
    Port 40 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2082) has addr 6'101000.
      Active bits: 11111111111111111111111111111111
    Port 41 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2083) has addr 6'101001.
      Active bits: 11111111111111111111111111111111
    Port 42 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2084) has addr 6'101010.
      Active bits: 11111111111111111111111111111111
    Port 43 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2085) has addr 6'101011.
      Active bits: 11111111111111111111111111111111
    Port 44 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2086) has addr 6'101100.
      Active bits: 11111111111111111111111111111111
    Port 45 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2087) has addr 6'101101.
      Active bits: 11111111111111111111111111111111
    Port 46 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2088) has addr 6'101110.
      Active bits: 11111111111111111111111111111111
    Port 47 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2089) has addr 6'101111.
      Active bits: 11111111111111111111111111111111
    Port 48 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2090) has addr 6'110000.
      Active bits: 11111111111111111111111111111111
    Port 49 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2091) has addr 6'110001.
      Active bits: 11111111111111111111111111111111
    Port 50 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2092) has addr 6'110010.
      Active bits: 11111111111111111111111111111111
    Port 51 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2093) has addr 6'110011.
      Active bits: 11111111111111111111111111111111
    Port 52 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2094) has addr 6'110100.
      Active bits: 11111111111111111111111111111111
    Port 53 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2095) has addr 6'110101.
      Active bits: 11111111111111111111111111111111
    Port 54 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2096) has addr 6'110110.
      Active bits: 11111111111111111111111111111111
    Port 55 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2097) has addr 6'110111.
      Active bits: 11111111111111111111111111111111
    Port 56 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2098) has addr 6'111000.
      Active bits: 11111111111111111111111111111111
    Port 57 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2099) has addr 6'111001.
      Active bits: 11111111111111111111111111111111
    Port 58 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2100) has addr 6'111010.
      Active bits: 11111111111111111111111111111111
    Port 59 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2101) has addr 6'111011.
      Active bits: 11111111111111111111111111111111
    Port 60 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2102) has addr 6'111100.
      Active bits: 11111111111111111111111111111111
    Port 61 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2103) has addr 6'111101.
      Active bits: 11111111111111111111111111111111
    Port 62 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2104) has addr 6'111110.
      Active bits: 11111111111111111111111111111111
    Port 63 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2105) has addr 6'111111.
      Active bits: 11111111111111111111111111111111
    Port 64 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2106) has addr \u_payload.u_core.u_core.u_core.u_regfile.rd_waddr.
      Active bits: 11111111111111111111111111111111
Consolidating write ports of memory user_proj_example.u_payload.u_core.u_core.u_core.u_regfile.regs using sat-based resource sharing:
  Port 0 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2042) on posedge \u_bridge.t_clock: considered
  Port 1 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2043) on posedge \u_bridge.t_clock: considered
  Port 2 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2044) on posedge \u_bridge.t_clock: considered
  Port 3 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2045) on posedge \u_bridge.t_clock: considered
  Port 4 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2046) on posedge \u_bridge.t_clock: considered
  Port 5 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2047) on posedge \u_bridge.t_clock: considered
  Port 6 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2048) on posedge \u_bridge.t_clock: considered
  Port 7 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2049) on posedge \u_bridge.t_clock: considered
  Port 8 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2050) on posedge \u_bridge.t_clock: considered
  Port 9 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2051) on posedge \u_bridge.t_clock: considered
  Port 10 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2052) on posedge \u_bridge.t_clock: considered
  Port 11 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2053) on posedge \u_bridge.t_clock: considered
  Port 12 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2054) on posedge \u_bridge.t_clock: considered
  Port 13 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2055) on posedge \u_bridge.t_clock: considered
  Port 14 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2056) on posedge \u_bridge.t_clock: considered
  Port 15 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2057) on posedge \u_bridge.t_clock: considered
  Port 16 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2058) on posedge \u_bridge.t_clock: considered
  Port 17 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2059) on posedge \u_bridge.t_clock: considered
  Port 18 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2060) on posedge \u_bridge.t_clock: considered
  Port 19 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2061) on posedge \u_bridge.t_clock: considered
  Port 20 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2062) on posedge \u_bridge.t_clock: considered
  Port 21 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2063) on posedge \u_bridge.t_clock: considered
  Port 22 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2064) on posedge \u_bridge.t_clock: considered
  Port 23 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2065) on posedge \u_bridge.t_clock: considered
  Port 24 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2066) on posedge \u_bridge.t_clock: considered
  Port 25 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2067) on posedge \u_bridge.t_clock: considered
  Port 26 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2068) on posedge \u_bridge.t_clock: considered
  Port 27 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2069) on posedge \u_bridge.t_clock: considered
  Port 28 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2070) on posedge \u_bridge.t_clock: considered
  Port 29 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2071) on posedge \u_bridge.t_clock: considered
  Port 30 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2072) on posedge \u_bridge.t_clock: considered
  Port 31 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2073) on posedge \u_bridge.t_clock: considered
  Port 32 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2074) on posedge \u_bridge.t_clock: considered
  Port 33 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2075) on posedge \u_bridge.t_clock: considered
  Port 34 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2076) on posedge \u_bridge.t_clock: considered
  Port 35 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2077) on posedge \u_bridge.t_clock: considered
  Port 36 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2078) on posedge \u_bridge.t_clock: considered
  Port 37 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2079) on posedge \u_bridge.t_clock: considered
  Port 38 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2080) on posedge \u_bridge.t_clock: considered
  Port 39 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2081) on posedge \u_bridge.t_clock: considered
  Port 40 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2082) on posedge \u_bridge.t_clock: considered
  Port 41 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2083) on posedge \u_bridge.t_clock: considered
  Port 42 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2084) on posedge \u_bridge.t_clock: considered
  Port 43 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2085) on posedge \u_bridge.t_clock: considered
  Port 44 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2086) on posedge \u_bridge.t_clock: considered
  Port 45 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2087) on posedge \u_bridge.t_clock: considered
  Port 46 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2088) on posedge \u_bridge.t_clock: considered
  Port 47 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2089) on posedge \u_bridge.t_clock: considered
  Port 48 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2090) on posedge \u_bridge.t_clock: considered
  Port 49 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2091) on posedge \u_bridge.t_clock: considered
  Port 50 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2092) on posedge \u_bridge.t_clock: considered
  Port 51 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2093) on posedge \u_bridge.t_clock: considered
  Port 52 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2094) on posedge \u_bridge.t_clock: considered
  Port 53 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2095) on posedge \u_bridge.t_clock: considered
  Port 54 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2096) on posedge \u_bridge.t_clock: considered
  Port 55 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2097) on posedge \u_bridge.t_clock: considered
  Port 56 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2098) on posedge \u_bridge.t_clock: considered
  Port 57 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2099) on posedge \u_bridge.t_clock: considered
  Port 58 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2100) on posedge \u_bridge.t_clock: considered
  Port 59 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2101) on posedge \u_bridge.t_clock: considered
  Port 60 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2102) on posedge \u_bridge.t_clock: considered
  Port 61 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2103) on posedge \u_bridge.t_clock: considered
  Port 62 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2104) on posedge \u_bridge.t_clock: considered
  Port 63 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2105) on posedge \u_bridge.t_clock: considered
  Port 64 ($flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2106) on posedge \u_bridge.t_clock: considered
  Adding one-hot constraint for wire u_payload.u_core.u_core.u_core.u_decode.op_type.
  Adding one-hot constraint for wire u_payload.u_core.u_core.u_core.u_exec.exec_state.
  Common input cone for all EN signals: 148 cells.
  Size of unconstrained SAT problem: 2110 variables, 5804 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
  According to SAT solver sharing of port 3 with port 4 is not possible.
  According to SAT solver sharing of port 4 with port 5 is not possible.
  According to SAT solver sharing of port 5 with port 6 is not possible.
  According to SAT solver sharing of port 6 with port 7 is not possible.
  According to SAT solver sharing of port 7 with port 8 is not possible.
  According to SAT solver sharing of port 8 with port 9 is not possible.
  According to SAT solver sharing of port 9 with port 10 is not possible.
  According to SAT solver sharing of port 10 with port 11 is not possible.
  According to SAT solver sharing of port 11 with port 12 is not possible.
  According to SAT solver sharing of port 12 with port 13 is not possible.
  According to SAT solver sharing of port 13 with port 14 is not possible.
  According to SAT solver sharing of port 14 with port 15 is not possible.
  According to SAT solver sharing of port 15 with port 16 is not possible.
  According to SAT solver sharing of port 16 with port 17 is not possible.
  According to SAT solver sharing of port 17 with port 18 is not possible.
  According to SAT solver sharing of port 18 with port 19 is not possible.
  According to SAT solver sharing of port 19 with port 20 is not possible.
  According to SAT solver sharing of port 20 with port 21 is not possible.
  According to SAT solver sharing of port 21 with port 22 is not possible.
  According to SAT solver sharing of port 22 with port 23 is not possible.
  According to SAT solver sharing of port 23 with port 24 is not possible.
  According to SAT solver sharing of port 24 with port 25 is not possible.
  According to SAT solver sharing of port 25 with port 26 is not possible.
  According to SAT solver sharing of port 26 with port 27 is not possible.
  According to SAT solver sharing of port 27 with port 28 is not possible.
  According to SAT solver sharing of port 28 with port 29 is not possible.
  According to SAT solver sharing of port 29 with port 30 is not possible.
  According to SAT solver sharing of port 30 with port 31 is not possible.
  According to SAT solver sharing of port 31 with port 32 is not possible.
  According to SAT solver sharing of port 32 with port 33 is not possible.
  According to SAT solver sharing of port 33 with port 34 is not possible.
  According to SAT solver sharing of port 34 with port 35 is not possible.
  According to SAT solver sharing of port 35 with port 36 is not possible.
  According to SAT solver sharing of port 36 with port 37 is not possible.
  According to SAT solver sharing of port 37 with port 38 is not possible.
  According to SAT solver sharing of port 38 with port 39 is not possible.
  According to SAT solver sharing of port 39 with port 40 is not possible.
  According to SAT solver sharing of port 40 with port 41 is not possible.
  According to SAT solver sharing of port 41 with port 42 is not possible.
  According to SAT solver sharing of port 42 with port 43 is not possible.
  According to SAT solver sharing of port 43 with port 44 is not possible.
  According to SAT solver sharing of port 44 with port 45 is not possible.
  According to SAT solver sharing of port 45 with port 46 is not possible.
  According to SAT solver sharing of port 46 with port 47 is not possible.
  According to SAT solver sharing of port 47 with port 48 is not possible.
  According to SAT solver sharing of port 48 with port 49 is not possible.
  According to SAT solver sharing of port 49 with port 50 is not possible.
  According to SAT solver sharing of port 50 with port 51 is not possible.
  According to SAT solver sharing of port 51 with port 52 is not possible.
  According to SAT solver sharing of port 52 with port 53 is not possible.
  According to SAT solver sharing of port 53 with port 54 is not possible.
  According to SAT solver sharing of port 54 with port 55 is not possible.
  According to SAT solver sharing of port 55 with port 56 is not possible.
  According to SAT solver sharing of port 56 with port 57 is not possible.
  According to SAT solver sharing of port 57 with port 58 is not possible.
  According to SAT solver sharing of port 58 with port 59 is not possible.
  According to SAT solver sharing of port 59 with port 60 is not possible.
  According to SAT solver sharing of port 60 with port 61 is not possible.
  According to SAT solver sharing of port 61 with port 62 is not possible.
  According to SAT solver sharing of port 62 with port 63 is not possible.
  According to SAT solver sharing of port 63 with port 64 is not possible.

28.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

28.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\u_payload.u_core.u_core.u_core.u_regfile.regs' in module `\user_proj_example':
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2042 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2043 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2044 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2045 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2046 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2047 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2048 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2049 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2050 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2051 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2052 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2053 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2054 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2055 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2056 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2057 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2058 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2059 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2060 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2061 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2062 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2063 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2064 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2065 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2066 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2067 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2068 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2069 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2070 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2071 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2072 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2073 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2074 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2075 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2076 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2077 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2078 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2079 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2080 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2081 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2082 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2083 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2084 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2085 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2086 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2087 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2088 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2089 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2090 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2091 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2092 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2093 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2094 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2095 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2096 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2097 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2098 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2099 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2100 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2101 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2102 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2103 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2104 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2105 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memwr$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:0$2106 ($memwr)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memrd$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:146$2041 ($memrd)
  $flatten\u_payload.\u_core.\u_core.\u_core.\u_regfile.$memrd$\regs$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_regfile.sv:136$2040 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u_payload.u_sram.u_sram.ram_0' in module `\user_proj_example':
  $flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:0$1286 ($memwr)
  $flatten\u_payload.\u_sram.\u_sram.$memrd$\ram_0$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:26$1282 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u_payload.u_sram.u_sram.ram_1' in module `\user_proj_example':
  $flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:0$1287 ($memwr)
  $flatten\u_payload.\u_sram.\u_sram.$memrd$\ram_1$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:27$1283 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u_payload.u_sram.u_sram.ram_2' in module `\user_proj_example':
  $flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:0$1288 ($memwr)
  $flatten\u_payload.\u_sram.\u_sram.$memrd$\ram_2$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:28$1284 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u_payload.u_sram.u_sram.ram_3' in module `\user_proj_example':
  $flatten\u_payload.\u_sram.\u_sram.$memwr$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:0$1289 ($memwr)
  $flatten\u_payload.\u_sram.\u_sram.$memrd$\ram_3$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/spram.v:29$1285 ($memrd)

28.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

28.18. Executing OPT pass (performing simple optimizations).

28.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~455 debug messages>

28.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~198 debug messages>
Removed a total of 66 cells.

28.18.3. Executing OPT_DFF pass (perform DFF optimizations).

28.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 26 unused cells and 161 unused wires.
<suppressed ~27 debug messages>

28.18.5. Finished fast OPT passes.

28.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \u_payload.u_core.u_core.u_core.u_regfile.regs in module \user_proj_example:
  created 64 $dff cells and 0 static cells of width 32.
  read interface: 1 $dff and 126 $mux cells.
  write interface: 4160 write mux blocks.
Mapping memory cell \u_payload.u_sram.u_sram.ram_0 in module \user_proj_example:
  created 64 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory cell \u_payload.u_sram.u_sram.ram_1 in module \user_proj_example:
  created 64 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory cell \u_payload.u_sram.u_sram.ram_2 in module \user_proj_example:
  created 64 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory cell \u_payload.u_sram.u_sram.ram_3 in module \user_proj_example:
  created 64 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.

28.20. Executing OPT pass (performing simple optimizations).

28.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~12336 debug messages>

28.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

28.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~440 debug messages>

28.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2480:
      Old ports: A=4'0010, B={ 3'000 \u_payload.u_core.u_core.u_core.u_fetch.instr [20] }, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$9\op_w[3:0]
      New ports: A=2'10, B={ 1'0 \u_payload.u_core.u_core.u_core.u_fetch.instr [20] }, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$9\op_w[3:0] [1:0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$9\op_w[3:0] [3:2] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2487:
      Old ports: A=4'0100, B=8'10110011, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$8\op_w[3:0]
      New ports: A=3'010, B=6'101001, Y={ $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$8\op_w[3:0] [3:2] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$8\op_w[3:0] [0] }
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$8\op_w[3:0] [1] = $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$8\op_w[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2496:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$5468 [1:0] }, B=4'0000, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$7\op_w[3:0]
      New ports: A=$auto$wreduce.cc:454:run$5468 [1:0], B=2'00, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$7\op_w[3:0] [1:0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$7\op_w[3:0] [3:2] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2589:
      Old ports: A=0, B={ \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [7] \u_payload.u_core.u_core.u_core.u_fetch.instr [30:25] \u_payload.u_core.u_core.u_core.u_fetch.instr [11:8] 1'0 \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31:20] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31:25] \u_payload.u_core.u_core.u_core.u_fetch.instr [11:7] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [19:12] \u_payload.u_core.u_core.u_core.u_fetch.instr [20] \u_payload.u_core.u_core.u_core.u_fetch.instr [30:21] 27'000000000000000000000000000 \u_payload.u_core.u_core.u_core.u_regfile.rb_raddr }, Y=\u_payload.u_core.u_core.u_core.u_exec.op_c
      New ports: A=21'000000000000000000000, B={ \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [7] \u_payload.u_core.u_core.u_core.u_fetch.instr [30:25] \u_payload.u_core.u_core.u_core.u_fetch.instr [11:8] 1'0 \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31:20] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31:25] \u_payload.u_core.u_core.u_core.u_fetch.instr [11:7] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [19:12] \u_payload.u_core.u_core.u_core.u_fetch.instr [20] \u_payload.u_core.u_core.u_core.u_fetch.instr [30:21] 16'0000000000000000 \u_payload.u_core.u_core.u_core.u_regfile.rb_raddr }, Y=\u_payload.u_core.u_core.u_core.u_exec.op_c [20:0]
      New connections: \u_payload.u_core.u_core.u_core.u_exec.op_c [31:21] = { \u_payload.u_core.u_core.u_core.u_exec.op_c [20] \u_payload.u_core.u_core.u_core.u_exec.op_c [20] \u_payload.u_core.u_core.u_core.u_exec.op_c [20] \u_payload.u_core.u_core.u_core.u_exec.op_c [20] \u_payload.u_core.u_core.u_core.u_exec.op_c [20] \u_payload.u_core.u_core.u_core.u_exec.op_c [20] \u_payload.u_core.u_core.u_core.u_exec.op_c [20] \u_payload.u_core.u_core.u_core.u_exec.op_c [20] \u_payload.u_core.u_core.u_core.u_exec.op_c [20] \u_payload.u_core.u_core.u_core.u_exec.op_c [20] \u_payload.u_core.u_core.u_core.u_exec.op_c [20] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2605:
      Old ports: A={ \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31] \u_payload.u_core.u_core.u_core.u_fetch.instr [31:20] }, B={ 27'000000000000000000000000000 \u_payload.u_core.u_core.u_core.u_fetch.instr [24:20] }, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0]
      New ports: A=\u_payload.u_core.u_core.u_core.u_fetch.instr [31:25], B=7'0000000, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11:5]
      New connections: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [31:12] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [4:0] } = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_b[31:0] [11] \u_payload.u_core.u_core.u_core.u_fetch.instr [24:20] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2660:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$5458 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$5458 [0]
      New connections: $auto$wreduce.cc:454:run$5458 [1] = $auto$wreduce.cc:454:run$5458 [0]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2670:
      Old ports: A={ 3'000 $auto$wreduce.cc:454:run$5458 [1:0] }, B=5'00000, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$4\op_type_w[4:0]
      New ports: A=$auto$wreduce.cc:454:run$5458 [1:0], B=2'00, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$4\op_type_w[4:0] [1:0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$4\op_type_w[4:0] [4:2] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2679:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$5455 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$5455 [0]
      New connections: $auto$wreduce.cc:454:run$5455 [1] = $auto$wreduce.cc:454:run$5455 [0]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2691:
      Old ports: A={ 3'000 $auto$wreduce.cc:454:run$5455 [1:0] }, B=5'00000, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_type_w[4:0]
      New ports: A=$auto$wreduce.cc:454:run$5455 [1:0], B=2'00, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_type_w[4:0] [1:0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_type_w[4:0] [4:2] = 3'000
    Consolidated identical input bits for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2705:
      Old ports: A=3'011, B=6'101001, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\i_type[2:0]
      New ports: A=2'01, B=4'1000, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\i_type[2:0] [2:1]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\i_type[2:0] [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:138$2232:
      Old ports: A=3'001, B=3'100, Y=$auto$wreduce.cc:454:run$5460 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$5460 [2] $auto$wreduce.cc:454:run$5460 [0] }
      New connections: $auto$wreduce.cc:454:run$5460 [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:141$2233:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$5461 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$5461 [2]
      New connections: $auto$wreduce.cc:454:run$5461 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:151$2234:
      Old ports: A=3'011, B=3'101, Y=$auto$wreduce.cc:454:run$5462 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:454:run$5462 [2:1]
      New connections: $auto$wreduce.cc:454:run$5462 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:158$2236:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:454:run$5463 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$5463 [1]
      New connections: $auto$wreduce.cc:454:run$5463 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:198$2250:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$5466 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$5466 [1]
      New connections: $auto$wreduce.cc:454:run$5466 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:200$2251:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$5467 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$5467 [1]
      New connections: $auto$wreduce.cc:454:run$5467 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:275$2252:
      Old ports: A=4'0000, B=4'1011, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:275$2252_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:275$2252_Y [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:275$2252_Y [3:1] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:275$2252_Y [0] 1'0 $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_decode.sv:275$2252_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2872:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$5471 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$5471 [1]
      New connections: $auto$wreduce.cc:454:run$5471 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:170$2124:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$5472 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$5472 [2:1]
      New connections: $auto$wreduce.cc:454:run$5472 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_exec.sv:269$2141:
      Old ports: A=4'1011, B=4'0011, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2866_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2866_Y [3]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$2866_Y [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734:
      Old ports: A={ \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15:0] }, B={ \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31:16] }, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y
      New ports: A=\u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15:0], B=\u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31:16], Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15:0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [31:16] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2734_Y [15] }
    Consolidated identical input bits for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744:
      Old ports: A={ \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7:0] }, B={ \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15:8] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23:16] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31:24] }, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y
      New ports: A=\u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [7:0], B={ \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [15:8] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [23:16] \u_payload.u_core.u_core.u_core.u_exec.u_mem.drdata [31:24] }, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7:0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [31:8] = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2744_Y [7] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2782:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2782_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2782_Y [2] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2782_Y [0] }
      New connections: { $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2782_Y [3] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2782_Y [1] } = { $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2782_Y [2] $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_mem.$procmux$2782_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2404:
      Old ports: A={ \u_payload.u_core.u_core.u_core.u_exec.pc [31:2] 2'00 }, B={ $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:165$2271_Y 2'00 }, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2404_Y
      New ports: A=\u_payload.u_core.u_core.u_core.u_exec.pc [31:2], B=$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$add$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_fetch.sv:165$2271_Y, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2404_Y [31:2]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_fetch.$procmux$2404_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3872:
      Old ports: A=3'111, B=3'000, Y=\u_payload.u_ic.initiator_active_target[3]
      New ports: A=1'1, B=1'0, Y=\u_payload.u_ic.initiator_active_target[3] [0]
      New connections: \u_payload.u_ic.initiator_active_target[3] [2:1] = { \u_payload.u_ic.initiator_active_target[3] [0] \u_payload.u_ic.initiator_active_target[3] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3884:
      Old ports: A=3'111, B=3'000, Y=$flatten\u_payload.\u_ic.$1\initiator_active_target[2][2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_payload.\u_ic.$1\initiator_active_target[2][2:0] [0]
      New connections: $flatten\u_payload.\u_ic.$1\initiator_active_target[2][2:0] [2:1] = { $flatten\u_payload.\u_ic.$1\initiator_active_target[2][2:0] [0] $flatten\u_payload.\u_ic.$1\initiator_active_target[2][2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3896:
      Old ports: A=3'111, B=3'000, Y=$flatten\u_payload.\u_ic.$1\initiator_active_target[1][2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_payload.\u_ic.$1\initiator_active_target[1][2:0] [0]
      New connections: $flatten\u_payload.\u_ic.$1\initiator_active_target[1][2:0] [2:1] = { $flatten\u_payload.\u_ic.$1\initiator_active_target[1][2:0] [0] $flatten\u_payload.\u_ic.$1\initiator_active_target[1][2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3908:
      Old ports: A=3'111, B=3'000, Y=$flatten\u_payload.\u_ic.$1\initiator_active_target[0][2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_payload.\u_ic.$1\initiator_active_target[0][2:0] [0]
      New connections: $flatten\u_payload.\u_ic.$1\initiator_active_target[0][2:0] [2:1] = { $flatten\u_payload.\u_ic.$1\initiator_active_target[0][2:0] [0] $flatten\u_payload.\u_ic.$1\initiator_active_target[0][2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3920:
      Old ports: A=3'111, B=3'000, Y=$flatten\u_payload.\u_ic.$1\target_active_initiator[3][2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_payload.\u_ic.$1\target_active_initiator[3][2:0] [0]
      New connections: $flatten\u_payload.\u_ic.$1\target_active_initiator[3][2:0] [2:1] = { $flatten\u_payload.\u_ic.$1\target_active_initiator[3][2:0] [0] $flatten\u_payload.\u_ic.$1\target_active_initiator[3][2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3932:
      Old ports: A=3'111, B=3'000, Y=$flatten\u_payload.\u_ic.$1\target_active_initiator[2][2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_payload.\u_ic.$1\target_active_initiator[2][2:0] [0]
      New connections: $flatten\u_payload.\u_ic.$1\target_active_initiator[2][2:0] [2:1] = { $flatten\u_payload.\u_ic.$1\target_active_initiator[2][2:0] [0] $flatten\u_payload.\u_ic.$1\target_active_initiator[2][2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3944:
      Old ports: A=3'111, B=3'000, Y=$flatten\u_payload.\u_ic.$1\target_active_initiator[1][2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_payload.\u_ic.$1\target_active_initiator[1][2:0] [0]
      New connections: $flatten\u_payload.\u_ic.$1\target_active_initiator[1][2:0] [2:1] = { $flatten\u_payload.\u_ic.$1\target_active_initiator[1][2:0] [0] $flatten\u_payload.\u_ic.$1\target_active_initiator[1][2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3956:
      Old ports: A=3'111, B=3'000, Y=$flatten\u_payload.\u_ic.$1\target_active_initiator[0][2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_payload.\u_ic.$1\target_active_initiator[0][2:0] [0]
      New connections: $flatten\u_payload.\u_ic.$1\target_active_initiator[0][2:0] [2:1] = { $flatten\u_payload.\u_ic.$1\target_active_initiator[0][2:0] [0] $flatten\u_payload.\u_ic.$1\target_active_initiator[0][2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:103$1780:
      Old ports: A={ 1'0 \u_payload.u_ic.s_arb[1].aw_arb.unmasked_gnt [2:1] \u_payload.u_ic.s_arb[1].aw_arb.req [0] }, B={ 1'0 \u_payload.u_ic.s_arb[1].aw_arb.masked_gnt [2:1] 1'0 }, Y=\u_payload.u_ic.s_arb[1].aw_arb.gnt
      New ports: A={ \u_payload.u_ic.s_arb[1].aw_arb.unmasked_gnt [2:1] \u_payload.u_ic.s_arb[1].aw_arb.req [0] }, B={ \u_payload.u_ic.s_arb[1].aw_arb.masked_gnt [2:1] 1'0 }, Y=\u_payload.u_ic.s_arb[1].aw_arb.gnt [2:0]
      New connections: \u_payload.u_ic.s_arb[1].aw_arb.gnt [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:103$1780:
      Old ports: A={ 1'0 \u_payload.u_ic.s_arb[2].aw_arb.unmasked_gnt [2:1] \u_payload.u_ic.s_arb[2].aw_arb.req [0] }, B={ 1'0 \u_payload.u_ic.s_arb[2].aw_arb.masked_gnt [2:1] 1'0 }, Y=\u_payload.u_ic.s_arb[2].aw_arb.gnt
      New ports: A={ \u_payload.u_ic.s_arb[2].aw_arb.unmasked_gnt [2:1] \u_payload.u_ic.s_arb[2].aw_arb.req [0] }, B={ \u_payload.u_ic.s_arb[2].aw_arb.masked_gnt [2:1] 1'0 }, Y=\u_payload.u_ic.s_arb[2].aw_arb.gnt [2:0]
      New connections: \u_payload.u_ic.s_arb[2].aw_arb.gnt [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:103$1780:
      Old ports: A={ 1'0 \u_payload.u_ic.s_arb[3].aw_arb.unmasked_gnt [2:1] \u_payload.u_ic.s_arb[3].aw_arb.req [0] }, B={ 1'0 \u_payload.u_ic.s_arb[3].aw_arb.masked_gnt [2:1] 1'0 }, Y=\u_payload.u_ic.s_arb[3].aw_arb.gnt
      New ports: A={ \u_payload.u_ic.s_arb[3].aw_arb.unmasked_gnt [2:1] \u_payload.u_ic.s_arb[3].aw_arb.req [0] }, B={ \u_payload.u_ic.s_arb[3].aw_arb.masked_gnt [2:1] 1'0 }, Y=\u_payload.u_ic.s_arb[3].aw_arb.gnt [2:0]
      New connections: \u_payload.u_ic.s_arb[3].aw_arb.gnt [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_spi.\spi_master.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:198$192:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \u_payload.u_spi.spi_master.rreg }, Y=\u_payload.u_spi.simple_spi_master_reg_dat_do
      New ports: A=9'111111111, B={ 1'0 \u_payload.u_spi.spi_master.rreg }, Y=\u_payload.u_spi.simple_spi_master_reg_dat_do [8:0]
      New connections: \u_payload.u_spi.simple_spi_master_reg_dat_do [31:9] = { \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] }
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_uart.\simpleuart.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simpleuart.v:133$275:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \u_payload.u_uart.simpleuart.recv_buf_data }, Y=\u_payload.u_uart.simpleuart_reg_dat_do
      New ports: A=9'111111111, B={ 1'0 \u_payload.u_uart.simpleuart.recv_buf_data }, Y=\u_payload.u_uart.simpleuart_reg_dat_do [8:0]
      New connections: \u_payload.u_uart.simpleuart_reg_dat_do [31:9] = { \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] \u_payload.u_uart.simpleuart_reg_dat_do [8] }
  Optimizing cells in module \user_proj_example.
    New input vector for $reduce_or cell $flatten\u_payload.\u_ic.\s_arb[3].aw_arb.$reduce_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:113$1783: \u_payload.u_ic.s_arb[3].aw_arb.gnt [2:0]
    New input vector for $reduce_or cell $flatten\u_payload.\u_ic.\s_arb[2].aw_arb.$reduce_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:113$1783: \u_payload.u_ic.s_arb[2].aw_arb.gnt [2:0]
    New input vector for $reduce_or cell $flatten\u_payload.\u_ic.\s_arb[1].aw_arb.$reduce_or$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v:113$1783: \u_payload.u_ic.s_arb[1].aw_arb.gnt [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2670:
      Old ports: A=$auto$wreduce.cc:454:run$5458 [1:0], B=2'00, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$4\op_type_w[4:0] [1:0]
      New ports: A=$auto$wreduce.cc:454:run$5458 [0], B=1'0, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$4\op_type_w[4:0] [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$4\op_type_w[4:0] [1] = $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$4\op_type_w[4:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2691:
      Old ports: A=$auto$wreduce.cc:454:run$5455 [1:0], B=2'00, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_type_w[4:0] [1:0]
      New ports: A=$auto$wreduce.cc:454:run$5455 [0], B=1'0, Y=$flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_type_w[4:0] [0]
      New connections: $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_type_w[4:0] [1] = $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_type_w[4:0] [0]
    Consolidated identical input bits for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$procmux$2696:
      Old ports: A={ 3'001 $auto$wreduce.cc:454:run$5465 [1:0] }, B={ 3'000 $auto$wreduce.cc:454:run$5463 [1:0] $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_type_w[4:0] 5'00010 $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$4\op_type_w[4:0] 2'00 $auto$wreduce.cc:454:run$5460 [2:0] }, Y=\u_payload.u_core.u_core.u_core.u_decode.op_type_w
      New ports: A={ 1'1 $auto$wreduce.cc:454:run$5465 [1:0] }, B={ 1'0 $auto$wreduce.cc:454:run$5463 [1] 2'00 $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$2\op_type_w[4:0] [1:0] 4'0100 $flatten\u_payload.\u_core.\u_core.\u_core.\u_decode.$4\op_type_w[4:0] [1:0] $auto$wreduce.cc:454:run$5460 [2] 1'0 $auto$wreduce.cc:454:run$5460 [0] }, Y=\u_payload.u_core.u_core.u_core.u_decode.op_type_w [2:0]
      New connections: \u_payload.u_core.u_core.u_core.u_decode.op_type_w [4:3] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.$procmux$3042:
      Old ports: A=$auto$wreduce.cc:454:run$5472 [2:0], B=3'000, Y=\u_payload.u_core.u_core.u_core.u_exec.next_pc_seq_incr
      New ports: A=$auto$wreduce.cc:454:run$5472 [2:1], B=2'00, Y=\u_payload.u_core.u_core.u_core.u_exec.next_pc_seq_incr [2:1]
      New connections: \u_payload.u_core.u_core.u_core.u_exec.next_pc_seq_incr [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3881:
      Old ports: A=$flatten\u_payload.\u_ic.$1\initiator_active_target[2][2:0], B=3'001, Y=$flatten\u_payload.\u_ic.$2\initiator_active_target[2][2:0]
      New ports: A={ $flatten\u_payload.\u_ic.$1\initiator_active_target[2][2:0] [0] $flatten\u_payload.\u_ic.$1\initiator_active_target[2][2:0] [0] }, B=2'01, Y=$flatten\u_payload.\u_ic.$2\initiator_active_target[2][2:0] [1:0]
      New connections: $flatten\u_payload.\u_ic.$2\initiator_active_target[2][2:0] [2] = $flatten\u_payload.\u_ic.$2\initiator_active_target[2][2:0] [1]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3893:
      Old ports: A=$flatten\u_payload.\u_ic.$1\initiator_active_target[1][2:0], B=3'001, Y=$flatten\u_payload.\u_ic.$2\initiator_active_target[1][2:0]
      New ports: A={ $flatten\u_payload.\u_ic.$1\initiator_active_target[1][2:0] [0] $flatten\u_payload.\u_ic.$1\initiator_active_target[1][2:0] [0] }, B=2'01, Y=$flatten\u_payload.\u_ic.$2\initiator_active_target[1][2:0] [1:0]
      New connections: $flatten\u_payload.\u_ic.$2\initiator_active_target[1][2:0] [2] = $flatten\u_payload.\u_ic.$2\initiator_active_target[1][2:0] [1]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3905:
      Old ports: A=$flatten\u_payload.\u_ic.$1\initiator_active_target[0][2:0], B=3'001, Y=$flatten\u_payload.\u_ic.$2\initiator_active_target[0][2:0]
      New ports: A={ $flatten\u_payload.\u_ic.$1\initiator_active_target[0][2:0] [0] $flatten\u_payload.\u_ic.$1\initiator_active_target[0][2:0] [0] }, B=2'01, Y=$flatten\u_payload.\u_ic.$2\initiator_active_target[0][2:0] [1:0]
      New connections: $flatten\u_payload.\u_ic.$2\initiator_active_target[0][2:0] [2] = $flatten\u_payload.\u_ic.$2\initiator_active_target[0][2:0] [1]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3917:
      Old ports: A=$flatten\u_payload.\u_ic.$1\target_active_initiator[3][2:0], B=3'001, Y=$flatten\u_payload.\u_ic.$2\target_active_initiator[3][2:0]
      New ports: A={ $flatten\u_payload.\u_ic.$1\target_active_initiator[3][2:0] [0] $flatten\u_payload.\u_ic.$1\target_active_initiator[3][2:0] [0] }, B=2'01, Y=$flatten\u_payload.\u_ic.$2\target_active_initiator[3][2:0] [1:0]
      New connections: $flatten\u_payload.\u_ic.$2\target_active_initiator[3][2:0] [2] = $flatten\u_payload.\u_ic.$2\target_active_initiator[3][2:0] [1]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3929:
      Old ports: A=$flatten\u_payload.\u_ic.$1\target_active_initiator[2][2:0], B=3'001, Y=$flatten\u_payload.\u_ic.$2\target_active_initiator[2][2:0]
      New ports: A={ $flatten\u_payload.\u_ic.$1\target_active_initiator[2][2:0] [0] $flatten\u_payload.\u_ic.$1\target_active_initiator[2][2:0] [0] }, B=2'01, Y=$flatten\u_payload.\u_ic.$2\target_active_initiator[2][2:0] [1:0]
      New connections: $flatten\u_payload.\u_ic.$2\target_active_initiator[2][2:0] [2] = $flatten\u_payload.\u_ic.$2\target_active_initiator[2][2:0] [1]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3941:
      Old ports: A=$flatten\u_payload.\u_ic.$1\target_active_initiator[1][2:0], B=3'001, Y=$flatten\u_payload.\u_ic.$2\target_active_initiator[1][2:0]
      New ports: A={ $flatten\u_payload.\u_ic.$1\target_active_initiator[1][2:0] [0] $flatten\u_payload.\u_ic.$1\target_active_initiator[1][2:0] [0] }, B=2'01, Y=$flatten\u_payload.\u_ic.$2\target_active_initiator[1][2:0] [1:0]
      New connections: $flatten\u_payload.\u_ic.$2\target_active_initiator[1][2:0] [2] = $flatten\u_payload.\u_ic.$2\target_active_initiator[1][2:0] [1]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3953:
      Old ports: A=$flatten\u_payload.\u_ic.$1\target_active_initiator[0][2:0], B=3'001, Y=$flatten\u_payload.\u_ic.$2\target_active_initiator[0][2:0]
      New ports: A={ $flatten\u_payload.\u_ic.$1\target_active_initiator[0][2:0] [0] $flatten\u_payload.\u_ic.$1\target_active_initiator[0][2:0] [0] }, B=2'01, Y=$flatten\u_payload.\u_ic.$2\target_active_initiator[0][2:0] [1:0]
      New connections: $flatten\u_payload.\u_ic.$2\target_active_initiator[0][2:0] [2] = $flatten\u_payload.\u_ic.$2\target_active_initiator[0][2:0] [1]
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_spi.$ternary$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/simple_spi_master.v:109$855:
      Old ports: A=\u_payload.u_spi.simple_spi_master_reg_dat_do, B={ 16'0000000000000000 \u_payload.u_spi.spi_master.hkconn \u_payload.u_spi.spi_master.irqena \u_payload.u_spi.spi_master.enable \u_payload.u_spi.spi_master.stream \u_payload.u_spi.spi_master.mode \u_payload.u_spi.spi_master.invsck \u_payload.u_spi.spi_master.invcsb \u_payload.u_spi.spi_master.mlb \u_payload.u_spi.spi_master.prescaler }, Y=\u_payload.u_spi.wb_dat_o
      New ports: A={ \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8] \u_payload.u_spi.simple_spi_master_reg_dat_do [8:0] }, B={ 1'0 \u_payload.u_spi.spi_master.hkconn \u_payload.u_spi.spi_master.irqena \u_payload.u_spi.spi_master.enable \u_payload.u_spi.spi_master.stream \u_payload.u_spi.spi_master.mode \u_payload.u_spi.spi_master.invsck \u_payload.u_spi.spi_master.invcsb \u_payload.u_spi.spi_master.mlb \u_payload.u_spi.spi_master.prescaler }, Y=\u_payload.u_spi.wb_dat_o [16:0]
      New connections: \u_payload.u_spi.wb_dat_o [31:17] = { \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] \u_payload.u_spi.wb_dat_o [16] }
  Optimizing cells in module \user_proj_example.
Performed a total of 52 changes.

28.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

28.20.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3372 in front of them:
        $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$xor$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:43$313
        $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$xor$/project/openlane/user_proj_example/../../verilog/rtl/fwpayload/fwrisc/rtl/fwrisc_alu.sv:52$320

    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3372 in front of them:
        $auto$alumacc.cc:485:replace_alu$5578
        $auto$alumacc.cc:485:replace_alu$5575

28.20.7. Executing OPT_DFF pass (perform DFF optimizations).

28.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 13037 unused wires.
<suppressed ~1 debug messages>

28.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~33 debug messages>

28.20.10. Rerunning OPT passes. (Maybe there is more to do..)

28.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_payload.\u_ic.$procmux$3671: \u_payload.wba_cyc_i -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~441 debug messages>

28.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    New ctrl vector for $pmux cell $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3372: { $auto$opt_reduce.cc:134:opt_mux$34047 $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3383_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3382_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3380_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3379_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3378_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3377_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3376_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3375_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3374_CMP $flatten\u_payload.\u_core.\u_core.\u_core.\u_exec.\u_alu.$procmux$3373_CMP }
  Optimizing cells in module \user_proj_example.
Performed a total of 1 changes.

28.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

28.20.14. Executing OPT_SHARE pass.

28.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[9]$33479 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[9]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[8]$33477 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[8]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[7]$33475 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[7]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[6]$33473 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[6]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[63]$33587 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[63]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[62]$33585 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[62]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[61]$33583 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[61]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[60]$33581 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[60]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[5]$33471 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[5]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[59]$33579 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[59]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[58]$33577 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[58]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[57]$33575 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[57]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[56]$33573 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[56]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[55]$33571 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[55]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[54]$33569 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[54]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[53]$33567 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[53]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[52]$33565 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[52]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[51]$33563 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[51]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[50]$33561 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[50]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[4]$33469 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[4]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[49]$33559 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[49]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[48]$33557 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[48]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[47]$33555 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[47]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[46]$33553 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[46]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[45]$33551 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[45]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[44]$33549 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[44]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[43]$33547 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[43]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[42]$33545 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[42]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[41]$33543 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[41]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[40]$33541 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[40]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[3]$33467 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[3]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[39]$33539 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[39]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[38]$33537 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[38]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[37]$33535 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[37]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[36]$33533 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[36]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[35]$33531 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[35]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[34]$33529 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[34]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[33]$33527 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[33]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[32]$33525 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[32]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[31]$33523 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[31]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[30]$33521 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[30]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[2]$33465 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[2]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[29]$33519 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[29]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[28]$33517 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[28]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[27]$33515 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[27]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[26]$33513 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[26]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[25]$33511 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[25]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[24]$33509 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[24]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[23]$33507 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[23]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[22]$33505 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[22]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[21]$33503 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[21]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[20]$33501 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[20]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[1]$33463 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[1]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[19]$33499 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[19]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[18]$33497 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[18]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[17]$33495 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[17]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[16]$33493 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[16]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[15]$33491 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[15]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[14]$33489 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[14]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[13]$33487 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[13]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[12]$33485 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[12]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[11]$33483 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[11]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[10]$33481 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[10]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_3[0]$33461 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [31:24], Q = \u_payload.u_sram.u_sram.ram_3[0]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[9]$32904 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[9]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[8]$32902 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[8]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[7]$32900 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[7]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[6]$32898 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[6]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[63]$33012 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[63]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[62]$33010 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[62]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[61]$33008 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[61]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[60]$33006 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[60]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[5]$32896 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[5]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[59]$33004 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[59]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[58]$33002 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[58]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[57]$33000 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[57]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[56]$32998 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[56]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[55]$32996 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[55]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[54]$32994 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[54]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[53]$32992 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[53]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[52]$32990 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[52]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[51]$32988 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[51]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[50]$32986 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[50]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[4]$32894 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[4]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[49]$32984 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[49]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[48]$32982 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[48]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[47]$32980 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[47]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[46]$32978 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[46]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[45]$32976 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[45]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[44]$32974 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[44]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[43]$32972 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[43]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[42]$32970 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[42]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[41]$32968 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[41]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[40]$32966 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[40]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[3]$32892 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[3]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[39]$32964 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[39]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[38]$32962 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[38]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[37]$32960 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[37]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[36]$32958 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[36]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[35]$32956 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[35]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[34]$32954 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[34]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[33]$32952 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[33]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[32]$32950 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[32]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[31]$32948 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[31]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[30]$32946 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[30]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[2]$32890 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[2]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[29]$32944 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[29]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[28]$32942 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[28]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[27]$32940 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[27]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[26]$32938 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[26]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[25]$32936 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[25]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[24]$32934 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[24]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[23]$32932 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[23]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[22]$32930 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[22]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[21]$32928 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[21]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[20]$32926 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[20]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[1]$32888 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[1]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[19]$32924 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[19]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[18]$32922 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[18]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[17]$32920 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[17]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[16]$32918 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[16]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[15]$32916 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[15]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[14]$32914 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[14]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[13]$32912 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[13]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[12]$32910 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[12]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[11]$32908 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[11]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[10]$32906 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[10]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_2[0]$32886 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [23:16], Q = \u_payload.u_sram.u_sram.ram_2[0]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[9]$32329 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[9]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[8]$32327 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[8]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[7]$32325 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[7]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[6]$32323 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[6]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[63]$32437 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[63]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[62]$32435 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[62]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[61]$32433 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[61]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[60]$32431 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[60]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[5]$32321 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[5]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[59]$32429 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[59]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[58]$32427 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[58]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[57]$32425 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[57]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[56]$32423 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[56]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[55]$32421 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[55]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[54]$32419 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[54]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[53]$32417 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[53]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[52]$32415 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[52]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[51]$32413 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[51]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[50]$32411 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[50]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[4]$32319 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[4]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[49]$32409 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[49]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[48]$32407 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[48]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[47]$32405 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[47]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[46]$32403 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[46]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[45]$32401 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[45]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[44]$32399 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[44]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[43]$32397 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[43]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[42]$32395 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[42]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[41]$32393 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[41]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[40]$32391 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[40]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[3]$32317 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[3]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[39]$32389 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[39]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[38]$32387 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[38]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[37]$32385 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[37]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[36]$32383 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[36]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[35]$32381 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[35]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[34]$32379 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[34]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[33]$32377 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[33]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[32]$32375 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[32]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[31]$32373 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[31]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[30]$32371 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[30]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[2]$32315 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[2]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[29]$32369 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[29]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[28]$32367 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[28]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[27]$32365 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[27]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[26]$32363 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[26]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[25]$32361 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[25]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[24]$32359 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[24]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[23]$32357 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[23]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[22]$32355 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[22]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[21]$32353 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[21]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[20]$32351 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[20]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[1]$32313 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[1]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[19]$32349 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[19]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[18]$32347 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[18]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[17]$32345 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[17]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[16]$32343 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[16]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[15]$32341 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[15]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[14]$32339 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[14]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[13]$32337 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[13]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[12]$32335 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[12]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[11]$32333 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[11]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[10]$32331 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[10]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_1[0]$32311 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [15:8], Q = \u_payload.u_sram.u_sram.ram_1[0]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[9]$31554 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[9]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[8]$31552 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[8]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[7]$31550 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[7]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[6]$31548 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[6]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[63]$31662 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[63]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[62]$31660 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[62]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[61]$31658 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[61]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[60]$31656 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[60]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[5]$31546 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[5]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[59]$31654 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[59]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[58]$31652 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[58]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[57]$31650 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[57]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[56]$31648 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[56]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[55]$31646 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[55]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[54]$31644 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[54]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[53]$31642 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[53]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[52]$31640 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[52]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[51]$31638 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[51]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[50]$31636 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[50]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[4]$31544 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[4]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[49]$31634 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[49]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[48]$31632 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[48]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[47]$31630 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[47]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[46]$31628 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[46]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[45]$31626 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[45]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[44]$31624 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[44]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[43]$31622 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[43]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[42]$31620 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[42]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[41]$31618 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[41]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[40]$31616 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[40]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[3]$31542 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[3]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[39]$31614 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[39]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[38]$31612 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[38]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[37]$31610 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[37]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[36]$31608 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[36]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[35]$31606 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[35]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[34]$31604 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[34]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[33]$31602 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[33]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[32]$31600 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[32]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[31]$31598 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[31]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[30]$31596 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[30]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[2]$31540 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[2]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[29]$31594 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[29]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[28]$31592 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[28]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[27]$31590 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[27]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[26]$31588 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[26]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[25]$31586 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[25]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[24]$31584 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[24]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[23]$31582 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[23]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[22]$31580 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[22]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[21]$31578 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[21]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[20]$31576 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[20]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[1]$31538 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[1]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[19]$31574 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[19]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[18]$31572 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[18]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[17]$31570 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[17]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[16]$31568 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[16]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[15]$31566 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[15]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[14]$31564 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[14]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[13]$31562 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[13]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[12]$31560 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[12]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[11]$31558 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[11]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[10]$31556 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[10]).
Adding EN signal on $memory\u_payload.u_sram.u_sram.ram_0[0]$31536 ($dff) from module user_proj_example (D = \u_payload.u_sram.u_sram.a_dat_i [7:0], Q = \u_payload.u_sram.u_sram.ram_0[0]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[9]$5846 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[9][64][0]$y$10453, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[9]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[8]$5844 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[8][64][0]$y$10063, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[8]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[7]$5842 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[7][64][0]$y$9669, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[7]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[6]$5840 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[6][64][0]$y$9261, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[6]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[63]$5954 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[63][64][0]$y$31535, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[63]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[62]$5952 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[62][64][0]$y$31145, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[62]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[61]$5950 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[61][64][0]$y$30755, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[61]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[60]$5948 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[60][64][0]$y$30365, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[60]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[5]$5838 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[5][64][0]$y$8843, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[5]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[59]$5946 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[59][64][0]$y$29975, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[59]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[58]$5944 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[58][64][0]$y$29585, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[58]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[57]$5942 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[57][64][0]$y$29195, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[57]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[56]$5940 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[56][64][0]$y$28805, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[56]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[55]$5938 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[55][64][0]$y$28413, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[55]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[54]$5936 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[54][64][0]$y$28023, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[54]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[53]$5934 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[53][64][0]$y$27633, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[53]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[52]$5932 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[52][64][0]$y$27243, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[52]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[51]$5930 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[51][64][0]$y$26853, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[51]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[50]$5928 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[50][64][0]$y$26463, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[50]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[4]$5836 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[4][64][0]$y$8435, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[4]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[49]$5926 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[49][64][0]$y$26073, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[49]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[48]$5924 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[48][64][0]$y$25683, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[48]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[47]$5922 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[47][64][0]$y$25289, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[47]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[46]$5920 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[46][64][0]$y$24899, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[46]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[45]$5918 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[45][64][0]$y$24509, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[45]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[44]$5916 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[44][64][0]$y$24119, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[44]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[43]$5914 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[43][64][0]$y$23729, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[43]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[42]$5912 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[42][64][0]$y$23339, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[42]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[41]$5910 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[41][64][0]$y$22949, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[41]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[40]$5908 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[40][64][0]$y$22559, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[40]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[3]$5834 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[3][64][0]$y$8015, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[3]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[39]$5906 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[39][64][0]$y$22167, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[39]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[38]$5904 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[38][64][0]$y$21777, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[38]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[37]$5902 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[37][64][0]$y$21387, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[37]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[36]$5900 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[36][64][0]$y$20997, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[36]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[35]$5898 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[35][64][0]$y$20607, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[35]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[34]$5896 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[34][64][0]$y$20217, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[34]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[33]$5894 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[33][64][0]$y$19827, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[33]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[32]$5892 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[32][64][0]$y$19437, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[32]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[31]$5890 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[31][64][0]$y$19041, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[31]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[30]$5888 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[30][64][0]$y$18651, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[30]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[2]$5832 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[2][64][0]$y$7607, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[2]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[29]$5886 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[29][64][0]$y$18261, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[29]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[28]$5884 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[28][64][0]$y$17871, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[28]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[27]$5882 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[27][64][0]$y$17481, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[27]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[26]$5880 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[26][64][0]$y$17091, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[26]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[25]$5878 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[25][64][0]$y$16701, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[25]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[24]$5876 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[24][64][0]$y$16311, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[24]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[23]$5874 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[23][64][0]$y$15919, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[23]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[22]$5872 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[22][64][0]$y$15529, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[22]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[21]$5870 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[21][64][0]$y$15139, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[21]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[20]$5868 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[20][64][0]$y$14749, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[20]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[1]$5830 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[1][64][0]$y$7187, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[1]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[19]$5866 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[19][64][0]$y$14359, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[19]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[18]$5864 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[18][64][0]$y$13969, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[18]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[17]$5862 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[17][64][0]$y$13579, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[17]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[16]$5860 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[16][64][0]$y$13189, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[16]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[15]$5858 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[15][64][0]$y$12793, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[15]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[14]$5856 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[14][64][0]$y$12403, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[14]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[13]$5854 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[13][64][0]$y$12013, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[13]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[12]$5852 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[12][64][0]$y$11623, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[12]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[11]$5850 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[11][64][0]$y$11233, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[11]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[10]$5848 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[10][64][0]$y$10843, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[10]).
Adding EN signal on $memory\u_payload.u_core.u_core.u_core.u_regfile.regs[0]$5828 ($dff) from module user_proj_example (D = $memory\u_payload.u_core.u_core.u_core.u_regfile.regs$wrmux[0][64][0]$y$6773, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[0]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$5289 ($dffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$5289 ($dffe) from module user_proj_example.

28.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 256 unused cells and 276 unused wires.
<suppressed ~257 debug messages>

28.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~129 debug messages>

28.20.18. Rerunning OPT passes. (Maybe there is more to do..)

28.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~184 debug messages>

28.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3596:
      Old ports: A=8'00000000, B={ \u_payload.u_core.u_core.u_core.u_fetch.iaddr [7:2] 2'00 }, Y=$auto$wreduce.cc:454:run$5481 [7:0]
      New ports: A=6'000000, B=\u_payload.u_core.u_core.u_core.u_fetch.iaddr [7:2], Y=$auto$wreduce.cc:454:run$5481 [7:2]
      New connections: $auto$wreduce.cc:454:run$5481 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3632:
      Old ports: A=8'00000000, B={ \u_payload.u_core.u_core.u_core.u_fetch.iaddr [7:2] 2'00 }, Y=$auto$wreduce.cc:454:run$5480 [7:0]
      New ports: A=6'000000, B=\u_payload.u_core.u_core.u_core.u_fetch.iaddr [7:2], Y=$auto$wreduce.cc:454:run$5480 [7:2]
      New connections: $auto$wreduce.cc:454:run$5480 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_payload.\u_ic.$procmux$3668:
      Old ports: A=8'00000000, B={ \u_payload.u_core.u_core.u_core.u_fetch.iaddr [7:2] 2'00 }, Y=$auto$wreduce.cc:454:run$5479 [7:0]
      New ports: A=6'000000, B=\u_payload.u_core.u_core.u_core.u_fetch.iaddr [7:2], Y=$auto$wreduce.cc:454:run$5479 [7:2]
      New connections: $auto$wreduce.cc:454:run$5479 [1:0] = 2'00
  Optimizing cells in module \user_proj_example.
Performed a total of 3 changes.

28.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

28.20.22. Executing OPT_SHARE pass.

28.20.23. Executing OPT_DFF pass (perform DFF optimizations).

28.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

28.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

28.20.26. Rerunning OPT passes. (Maybe there is more to do..)

28.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~184 debug messages>

28.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

28.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

28.20.30. Executing OPT_SHARE pass.

28.20.31. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$34495 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[0], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34492 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[10], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34489 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[11], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34486 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[12], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34483 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[13], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34480 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[14], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34477 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[15], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34474 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[16], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34471 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[17], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34468 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[18], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34465 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[19], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34462 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[1], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34459 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[20], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34456 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[21], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34453 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[22], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34450 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[23], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34447 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[24], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34444 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[25], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34441 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[26], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34438 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[27], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34435 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[28], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34432 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[29], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34429 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[2], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34426 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[30], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34423 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[31], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34420 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[32], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34417 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[33], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34414 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[34], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34411 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[35], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34408 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[36], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34405 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[37], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34402 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[38], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34399 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[39], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34396 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[3], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34393 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[40], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34390 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[41], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34387 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[42], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34384 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[43], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34381 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[44], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34378 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[45], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34375 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[46], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34372 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[47], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34369 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[48], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34366 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[49], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34363 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[4], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34360 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[50], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34357 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[51], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34354 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[52], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34351 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[53], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34348 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[54], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34345 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[55], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34342 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[56], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34339 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[57], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34336 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[58], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34333 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[59], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34330 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[5], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34327 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[60], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34324 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[61], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34321 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[62], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34318 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[63], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34315 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[6], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34312 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[7], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34309 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[8], rval = 0).
Adding SRST signal on $auto$opt_dff.cc:764:run$34306 ($dffe) from module user_proj_example (D = \u_payload.u_core.u_core.u_core.u_regfile.rd_wdata, Q = \u_payload.u_core.u_core.u_core.u_regfile.regs[9], rval = 0).

28.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 64 unused cells and 64 unused wires.
<suppressed ~65 debug messages>

28.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

28.20.34. Rerunning OPT passes. (Maybe there is more to do..)

28.20.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~120 debug messages>

28.20.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

28.20.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

28.20.38. Executing OPT_SHARE pass.

28.20.39. Executing OPT_DFF pass (perform DFF optimizations).

28.20.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

28.20.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

28.20.42. Finished OPT passes. (There is nothing left to do.)

28.21. Executing TECHMAP pass (map to technology primitives).

28.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $tribuf.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=31\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=21\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=0:A_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=64\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod$constmap:9549fe31beac5e516c3bd193f4055adf3f22f905$paramod$0f6d081c27c68757a0465a99548149e1be0c39bf\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:9161ec577f48a5cfcdeea9b48c2f3b214ff0b7b1$paramod$0f6d081c27c68757a0465a99548149e1be0c39bf\_90_shift_shiftx'.

28.21.72. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9161ec577f48a5cfcdeea9b48c2f3b214ff0b7b1$paramod$0f6d081c27c68757a0465a99548149e1be0c39bf\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$45389.
    dead port 2/2 on $mux $procmux$45383.
Removed 2 multiplexer ports.
<suppressed ~1774 debug messages>

28.21.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9161ec577f48a5cfcdeea9b48c2f3b214ff0b7b1$paramod$0f6d081c27c68757a0465a99548149e1be0c39bf\_90_shift_shiftx.
<suppressed ~4 debug messages>
Removed 0 unused cells and 10 unused wires.
Using template $paramod$constmap:9161ec577f48a5cfcdeea9b48c2f3b214ff0b7b1$paramod$0f6d081c27c68757a0465a99548149e1be0c39bf\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_lcu\WIDTH=30 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=31 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=8 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=64 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=5 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
No more expansions possible.
<suppressed ~5311 debug messages>

28.22. Executing OPT pass (performing simple optimizations).

28.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~5243 debug messages>

28.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~4041 debug messages>
Removed a total of 1347 cells.

28.22.3. Executing OPT_DFF pass (perform DFF optimizations).

28.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 816 unused cells and 5157 unused wires.
<suppressed ~817 debug messages>

28.22.5. Finished fast OPT passes.

28.23. Executing ABC pass (technology mapping using ABC).

28.23.1. Extracting gate netlist of module `\user_proj_example' to `<abc-temp-dir>/input.blif'..
Extracted 14836 gates and 19990 wires to a netlist network with 5152 inputs and 1273 outputs.

28.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

28.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      480
ABC RESULTS:            ANDNOT cells:     2877
ABC RESULTS:               MUX cells:     7561
ABC RESULTS:              NAND cells:      311
ABC RESULTS:               NOR cells:      413
ABC RESULTS:               NOT cells:      508
ABC RESULTS:                OR cells:     1572
ABC RESULTS:             ORNOT cells:      326
ABC RESULTS:              XNOR cells:      141
ABC RESULTS:               XOR cells:      365
ABC RESULTS:        internal signals:    13565
ABC RESULTS:           input signals:     5152
ABC RESULTS:          output signals:     1273
Removing temp directory.

28.24. Executing OPT pass (performing simple optimizations).

28.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~1185 debug messages>

28.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

28.24.3. Executing OPT_DFF pass (perform DFF optimizations).

28.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 9 unused cells and 9207 unused wires.
<suppressed ~92 debug messages>

28.24.5. Finished fast OPT passes.

28.25. Executing HIERARCHY pass (managing design hierarchy).

28.25.1. Analyzing design hierarchy..
Top module:  \user_proj_example

28.25.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

28.26. Printing statistics.

=== user_proj_example ===

   Number of wires:              14826
   Number of wire bits:          26130
   Number of public wires:         840
   Number of public wire bits:   11784
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              19609
     $_ANDNOT_                    2871
     $_AND_                        480
     $_DFFE_PN_                     85
     $_DFFE_PP0P_                   29
     $_DFFE_PP1P_                   19
     $_DFFE_PP_                   2106
     $_DFF_PP0_                     12
     $_DFF_PP1_                      1
     $_DFF_P_                      128
     $_MUX_                       7561
     $_NAND_                       311
     $_NOR_                        407
     $_NOT_                        499
     $_ORNOT_                      326
     $_OR_                        1569
     $_SDFFCE_PN0P_               2048
     $_SDFFE_PP0N_                  65
     $_SDFFE_PP0P_                 368
     $_SDFFE_PP1P_                  12
     $_SDFF_PP0_                   203
     $_TBUF_                         3
     $_XNOR_                       141
     $_XOR_                        365

28.27. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
Warning: multiple conflicting drivers for user_proj_example.\io_in [31]:
    port Y[0] of cell $abc$66437$auto$blifparse.cc:377:parse_blif$69756 ($_MUX_)
    module input io_in[31]
Warning: multiple conflicting drivers for user_proj_example.\io_in [32]:
    port Y[0] of cell $abc$66437$auto$blifparse.cc:377:parse_blif$69755 ($_MUX_)
    module input io_in[32]
Warning: multiple conflicting drivers for user_proj_example.\io_in [33]:
    port Y[0] of cell $abc$66437$auto$blifparse.cc:377:parse_blif$69754 ($_MUX_)
    module input io_in[33]
Warning: multiple conflicting drivers for user_proj_example.\io_in [34]:
    port Y[0] of cell $abc$66437$auto$blifparse.cc:377:parse_blif$69753 ($_MUX_)
    module input io_in[34]
found and reported 4 problems.

29. Executing SHARE pass (SAT-based resource sharing).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

30.9. Finished OPT passes. (There is nothing left to do.)

31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 379 unused wires.
<suppressed ~379 debug messages>

32. Printing statistics.
mapping tbuf

=== user_proj_example ===

   Number of wires:              14447
   Number of wire bits:          20624
   Number of public wires:         461
   Number of public wire bits:    6278
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              19609
     $_ANDNOT_                    2871
     $_AND_                        480
     $_DFFE_PN_                     85
     $_DFFE_PP0P_                   29
     $_DFFE_PP1P_                   19
     $_DFFE_PP_                   2106
     $_DFF_PP0_                     12
     $_DFF_PP1_                      1
     $_DFF_P_                      128
     $_MUX_                       7561
     $_NAND_                       311
     $_NOR_                        407
     $_NOT_                        499
     $_ORNOT_                      326
     $_OR_                        1569
     $_SDFFCE_PN0P_               2048
     $_SDFFE_PP0N_                  65
     $_SDFFE_PP0P_                 368
     $_SDFFE_PP1P_                  12
     $_SDFF_PP0_                   203
     $_TBUF_                         3
     $_XNOR_                       141
     $_XOR_                        365

33. Executing TECHMAP pass (map to technology primitives).

33.1. Executing Verilog-2005 frontend: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

33.2. Continuing TECHMAP pass.
Using template \$_TBUF_ for cells of type $_TBUF_.
No more expansions possible.
<suppressed ~6 debug messages>

34. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping user_proj_example.$techmap$auto$simplemap.cc:293:simplemap_tribuf$40058.$not$/project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$80992 ($not).
Mapping user_proj_example.$techmap$auto$simplemap.cc:293:simplemap_tribuf$40056.$not$/project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$80992 ($not).
Mapping user_proj_example.$techmap$auto$simplemap.cc:293:simplemap_tribuf$40055.$not$/project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$80992 ($not).

35. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

35.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_proj_example':
  mapped 41 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_4 cells.
  mapped 20 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_4 cells.
  mapped 5015 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_4 cells.

36. Printing statistics.
[INFO]: ABC: WireLoad : S_2

=== user_proj_example ===

   Number of wires:              21948
   Number of wire bits:          28125
   Number of public wires:         461
   Number of public wire bits:    6278
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              27101
     $_ANDNOT_                    2871
     $_AND_                        480
     $_MUX_                      14989
     $_NAND_                       311
     $_NOR_                        407
     $_NOT_                        563
     $_ORNOT_                      326
     $_OR_                        1569
     $_XNOR_                       141
     $_XOR_                        365
     sky130_fd_sc_hd__dfrtp_4       41
     sky130_fd_sc_hd__dfstp_4       20
     sky130_fd_sc_hd__dfxtp_4     5015
     sky130_fd_sc_hd__ebufn_2        3

37. Executing ABC pass (technology mapping using ABC).

37.1. Extracting gate netlist of module `\user_proj_example' to `/tmp/yosys-abc-eeTY6Z/input.blif'..
Extracted 22022 gates and 27329 wires to a netlist network with 5305 inputs and 5180 outputs.

37.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-eeTY6Z/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-eeTY6Z/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-eeTY6Z/input.blif 
ABC: + read_lib -w /project/openlane/user_proj_example/runs/user_proj_example/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/project/openlane/user_proj_example/runs/user_proj_example/tmp/trimmed.lib" has 43 cells (6 skipped: 6 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.02 sec
ABC: Memory =    1.82 MB. Time =     0.02 sec
ABC: + read_constr -v /project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /project/openlane/user_proj_example/runs/user_proj_example/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 30000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 30000 
ABC: + buffer -N 5 -S 3000.0 
ABC: Node 14470 has dup fanin 14468.
ABC: Node 14470 has dup fanin 14468.
ABC: Node 14684 has dup fanin 14502.
ABC: Node 14684 has dup fanin 14683.
ABC: Node 14684 has dup fanin 14502.
ABC: Node 14684 has dup fanin 14683.
ABC: Node 14687 has dup fanin 14664.
ABC: Node 14687 has dup fanin 14686.
ABC: Node 14687 has dup fanin 14664.
ABC: Node 14687 has dup fanin 14686.
ABC: Node 14702 has dup fanin 14667.
ABC: Node 14702 has dup fanin 14685.
ABC: Node 14702 has dup fanin 14667.
ABC: Node 14702 has dup fanin 14685.
ABC: Node 14714 has dup fanin 14659.
ABC: Node 14714 has dup fanin 14713.
ABC: Node 14714 has dup fanin 14659.
ABC: Node 14714 has dup fanin 14713.
ABC: Node 14737 has dup fanin 14654.
ABC: Node 14737 has dup fanin 14712.
ABC: Node 14737 has dup fanin 14654.
ABC: Node 14737 has dup fanin 14712.
ABC: Node 14785 has dup fanin 14579.
ABC: Node 14785 has dup fanin 14742.
ABC: Node 14785 has dup fanin 14579.
ABC: Node 14785 has dup fanin 14742.
ABC: Node 14787 has dup fanin 1981.
ABC: Node 14787 has dup fanin 1981.
ABC: Node 14789 has dup fanin 11566.
ABC: Node 14789 has dup fanin 14484.
ABC: Node 14789 has dup fanin 11566.
ABC: Node 14789 has dup fanin 14484.
ABC: Node 14799 has dup fanin 14797.
ABC: Node 14799 has dup fanin 14797.
ABC: Node 14800 has dup fanin 14549.
ABC: Node 14800 has dup fanin 14799.
ABC: Node 14800 has dup fanin 14549.
ABC: Node 14800 has dup fanin 14799.
ABC: Node 14802 has dup fanin 1981.
ABC: Node 14802 has dup fanin 1981.
ABC: Node 14809 has dup fanin 14539.
ABC: Node 14809 has dup fanin 14808.
ABC: Node 14809 has dup fanin 14539.
ABC: Node 14809 has dup fanin 14808.
ABC: Node 14811 has dup fanin 1981.
ABC: Node 14811 has dup fanin 1981.
ABC: Node 14817 has dup fanin 1981.
ABC: Node 14817 has dup fanin 1981.
ABC: Node 14821 has dup fanin 14809.
ABC: Node 14821 has dup fanin 14814.
ABC: Node 14821 has dup fanin 14809.
ABC: Node 14821 has dup fanin 14814.
ABC: Node 14828 has dup fanin 1981.
ABC: Node 14828 has dup fanin 1981.
ABC: Node 14845 has dup fanin 14622.
ABC: Node 14845 has dup fanin 14844.
ABC: Node 14845 has dup fanin 14622.
ABC: Node 14845 has dup fanin 14844.
ABC: Node 14861 has dup fanin 14627.
ABC: Node 14861 has dup fanin 14860.
ABC: Node 14861 has dup fanin 14627.
ABC: Node 14861 has dup fanin 14860.
ABC: Node 14937 has dup fanin 14593.
ABC: Node 14937 has dup fanin 14936.
ABC: Node 14937 has dup fanin 14593.
ABC: Node 14937 has dup fanin 14936.
ABC: Node 15004 has dup fanin 14648.
ABC: Node 15004 has dup fanin 15003.
ABC: Node 15004 has dup fanin 14648.
ABC: Node 15004 has dup fanin 15003.
ABC: Node 15035 has dup fanin 14527.
ABC: Node 15035 has dup fanin 15034.
ABC: Node 15035 has dup fanin 14527.
ABC: Node 15035 has dup fanin 15034.
ABC: Node 15057 has dup fanin 14535.
ABC: Node 15057 has dup fanin 15056.
ABC: Node 15057 has dup fanin 14535.
ABC: Node 15057 has dup fanin 15056.
ABC: Node 15074 has dup fanin 14514.
ABC: Node 15074 has dup fanin 14680.
ABC: Node 15074 has dup fanin 14514.
ABC: Node 15074 has dup fanin 14680.
ABC: Node 15120 has dup fanin 5000.
ABC: Node 15120 has dup fanin 5000.
ABC: Node 15721 has dup fanin 14682.
ABC: Node 15721 has dup fanin 14682.
ABC: Node 15722 has dup fanin 15629.
ABC: Node 15722 has dup fanin 15721.
ABC: Node 15722 has dup fanin 15629.
ABC: Node 15722 has dup fanin 15721.
ABC: Node 18623 has dup fanin 18622.
ABC: Node 18623 has dup fanin 18622.
ABC: Node 18625 has dup fanin 4998.
ABC: Node 18625 has dup fanin 4998.
ABC: Node 18629 has dup fanin 18622.
ABC: Node 18629 has dup fanin 18622.
ABC: Node 18633 has dup fanin 18622.
ABC: Node 18633 has dup fanin 18622.
ABC: Node 18637 has dup fanin 18622.
ABC: Node 18637 has dup fanin 18622.
ABC: Node 18641 has dup fanin 18622.
ABC: Node 18641 has dup fanin 18622.
ABC: Node 18645 has dup fanin 18622.
ABC: Node 18645 has dup fanin 18622.
ABC: Node 18649 has dup fanin 18622.
ABC: Node 18649 has dup fanin 18622.
ABC: Node 18653 has dup fanin 18622.
ABC: Node 18653 has dup fanin 18622.
ABC: Node 19039 has dup fanin 11513.
ABC: Node 19039 has dup fanin 19038.
ABC: Node 19039 has dup fanin 11513.
ABC: Node 19039 has dup fanin 19038.
ABC: Node 19441 has dup fanin 14024.
ABC: Node 19441 has dup fanin 14024.
ABC: Node 20176 has dup fanin 20175.
ABC: Node 20176 has dup fanin 20175.
ABC: Node 20824 has dup fanin 11714.
ABC: Node 20824 has dup fanin 11714.
ABC: Node 21304 has dup fanin 11891.
ABC: Node 21304 has dup fanin 21303.
ABC: Node 21304 has dup fanin 11891.
ABC: Node 21304 has dup fanin 21303.
ABC: Node 21485 has dup fanin 2511.
ABC: Node 21485 has dup fanin 18929.
ABC: Node 21485 has dup fanin 2511.
ABC: Node 21485 has dup fanin 18929.
ABC: Node 21962 has dup fanin 14065.
ABC: Node 21962 has dup fanin 21961.
ABC: Node 21962 has dup fanin 14065.
ABC: Node 21962 has dup fanin 21961.
ABC: Node 21964 has dup fanin 14036.
ABC: Node 21964 has dup fanin 21963.
ABC: Node 21964 has dup fanin 14036.
ABC: Node 21964 has dup fanin 21963.
ABC: Node 22660 has dup fanin 22658.
ABC: Node 22660 has dup fanin 22658.
ABC: Node 22662 has dup fanin 21315.
ABC: Node 22662 has dup fanin 21315.
ABC: Node 22678 has dup fanin 22664.
ABC: Node 22678 has dup fanin 22664.
ABC: Node 22681 has dup fanin 22664.
ABC: Node 22681 has dup fanin 22664.
ABC: Node 22684 has dup fanin 22664.
ABC: Node 22684 has dup fanin 22664.
ABC: Node 22687 has dup fanin 22664.
ABC: Node 22687 has dup fanin 22664.
ABC: Node 22690 has dup fanin 22664.
ABC: Node 22690 has dup fanin 22664.
ABC: Node 22693 has dup fanin 22664.
ABC: Node 22693 has dup fanin 22664.
ABC: Node 22696 has dup fanin 22664.
ABC: Node 22696 has dup fanin 22664.
ABC: Node 22699 has dup fanin 22664.
ABC: Node 22699 has dup fanin 22664.
ABC: Node 23898 has dup fanin 23895.
ABC: Node 23898 has dup fanin 23895.
ABC: Node 23901 has dup fanin 23895.
ABC: Node 23901 has dup fanin 23895.
ABC: Node 23904 has dup fanin 23895.
ABC: Node 23904 has dup fanin 23895.
ABC: Node 23907 has dup fanin 23895.
ABC: Node 23907 has dup fanin 23895.
ABC: Node 23910 has dup fanin 23895.
ABC: Node 23910 has dup fanin 23895.
ABC: Node 23913 has dup fanin 23895.
ABC: Node 23913 has dup fanin 23895.
ABC: Node 23916 has dup fanin 23895.
ABC: Node 23916 has dup fanin 23895.
ABC: Node 23919 has dup fanin 23895.
ABC: Node 23919 has dup fanin 23895.
ABC: Node 25042 has dup fanin 25039.
ABC: Node 25042 has dup fanin 25039.
ABC: Node 25045 has dup fanin 25039.
ABC: Node 25045 has dup fanin 25039.
ABC: Node 25048 has dup fanin 25039.
ABC: Node 25048 has dup fanin 25039.
ABC: Node 25051 has dup fanin 25039.
ABC: Node 25051 has dup fanin 25039.
ABC: Node 25054 has dup fanin 25039.
ABC: Node 25054 has dup fanin 25039.
ABC: Node 25057 has dup fanin 25039.
ABC: Node 25057 has dup fanin 25039.
ABC: Node 25060 has dup fanin 25039.
ABC: Node 25060 has dup fanin 25039.
ABC: Node 25063 has dup fanin 25039.
ABC: Node 25063 has dup fanin 25039.
ABC: Node 26186 has dup fanin 26183.
ABC: Node 26186 has dup fanin 26183.
ABC: Node 26189 has dup fanin 26183.
ABC: Node 26189 has dup fanin 26183.
ABC: Node 26192 has dup fanin 26183.
ABC: Node 26192 has dup fanin 26183.
ABC: Node 26195 has dup fanin 26183.
ABC: Node 26195 has dup fanin 26183.
ABC: Node 26198 has dup fanin 26183.
ABC: Node 26198 has dup fanin 26183.
ABC: Node 26201 has dup fanin 26183.
ABC: Node 26201 has dup fanin 26183.
ABC: Node 26204 has dup fanin 26183.
ABC: Node 26204 has dup fanin 26183.
ABC: Node 26207 has dup fanin 26183.
ABC: Node 26207 has dup fanin 26183.
ABC: Node 27364 has dup fanin 15121.
ABC: Node 27364 has dup fanin 15121.
ABC: Node 27487 has dup fanin 11611.
ABC: Node 27487 has dup fanin 11611.
ABC: Node 27488 has dup fanin 11612.
ABC: Node 27488 has dup fanin 11612.
ABC: Node 27491 has dup fanin 27460.
ABC: Node 27491 has dup fanin 27460.
ABC: Node 27586 has dup fanin 27456.
ABC: Node 27586 has dup fanin 27456.
ABC: Node 27739 has dup fanin 18626.
ABC: Node 27739 has dup fanin 18626.
ABC: Node 27740 has dup fanin 18626.
ABC: Node 27740 has dup fanin 18626.
ABC: Node 27741 has dup fanin 18626.
ABC: Node 27741 has dup fanin 18626.
ABC: Node 27742 has dup fanin 18626.
ABC: Node 27742 has dup fanin 18626.
ABC: Node 27743 has dup fanin 18626.
ABC: Node 27743 has dup fanin 18626.
ABC: Node 27744 has dup fanin 18626.
ABC: Node 27744 has dup fanin 18626.
ABC: Node 27745 has dup fanin 18626.
ABC: Node 27745 has dup fanin 18626.
ABC: Node 27746 has dup fanin 18626.
ABC: Node 27746 has dup fanin 18626.
ABC: Node 27747 has dup fanin 18626.
ABC: Node 27747 has dup fanin 18626.
ABC: Node 27748 has dup fanin 18626.
ABC: Node 27748 has dup fanin 18626.
ABC: Node 27749 has dup fanin 18626.
ABC: Node 27749 has dup fanin 18626.
ABC: Node 27750 has dup fanin 18626.
ABC: Node 27750 has dup fanin 18626.
ABC: Node 27817 has dup fanin 18626.
ABC: Node 27817 has dup fanin 18626.
ABC: + upsize -D 30000 
ABC: Current delay (12363.98 ps) does not exceed the target delay (30000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 30000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  33894 ( 43.5 %)   Cap =  9.1 ff (  0.0 %)   Area =   314385.28 (100.0 %)   Delay = 12361.47 ps  (  0.2 %)               
ABC: Path  0 --    2456 : 0    3 pi                       A =   0.00  Df =  12.1   -8.2 ps  S =  25.2 ps  Cin =  0.0 ff  Cout =   9.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --   21049 : 1    2 sky130_fd_sc_hd__inv_2   A =   3.75  Df =  44.9   -4.6 ps  S =  41.8 ps  Cin =  4.5 ff  Cout =   7.6 ff  Cmax = 331.4 ff  G =  162  
ABC: Path  2 --   21051 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df = 292.8 -102.4 ps  S =  60.3 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path  3 --   21052 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df = 541.7 -221.8 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path  4 --   21053 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df = 790.5 -341.0 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path  5 --   21054 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =1039.2 -460.3 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path  6 --   21055 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =1288.0 -579.6 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path  7 --   21056 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =1536.7 -698.8 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path  8 --   21057 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =1785.5 -818.1 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path  9 --   21058 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =2034.2 -937.3 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 10 --   21059 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =2283.0-1056.6 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 11 --   21060 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =2531.8-1175.9 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 12 --   21061 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =2780.5-1295.1 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 13 --   21062 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =3029.3-1414.4 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 14 --   21063 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =3278.0-1533.7 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 15 --   21064 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =3526.8-1652.9 ps  S =  59.9 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 16 --   21065 : 2    2 sky130_fd_sc_hd__or2_4   A =   8.76  Df =3752.5-1772.8 ps  S =  45.4 ps  Cin =  2.4 ff  Cout =   4.3 ff  Cmax = 514.5 ff  G =  168  
ABC: Path 17 --   21066 : 3    3 sky130_fd_sc_hd__or3_4   A =  11.26  Df =4088.6-1995.5 ps  S =  74.3 ps  Cin =  2.4 ff  Cout =  10.1 ff  Cmax = 531.9 ff  G =  401  
ABC: Path 18 --   21067 : 4    4 sky130_fd_sc_hd__or4_4   A =  11.26  Df =4551.3-2319.0 ps  S = 111.0 ps  Cin =  2.4 ff  Cout =  19.3 ff  Cmax = 534.7 ff  G =  758  
ABC: Path 19 --   21343 : 4    2 sky130_fd_sc_hd__or4_4   A =  11.26  Df =4989.5-2634.5 ps  S =  89.3 ps  Cin =  2.4 ff  Cout =   7.6 ff  Cmax = 534.7 ff  G =  299  
ABC: Path 20 --   21344 : 2    2 sky130_fd_sc_hd__or2_4   A =   8.76  Df =5234.4-2773.0 ps  S =  50.0 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 514.5 ff  G =  285  
ABC: Path 21 --   21345 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =5479.5-2895.7 ps  S =  60.1 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 22 --   21346 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =5719.2-3015.8 ps  S =  54.0 ps  Cin =  2.4 ff  Cout =  10.0 ff  Cmax = 514.5 ff  G =  398  
ABC: Path 23 --   21347 : 2    2 sky130_fd_sc_hd__or2_4   A =   8.76  Df =5950.3-3138.4 ps  S =  50.1 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 514.5 ff  G =  285  
ABC: Path 24 --   21348 : 2    4 sky130_fd_sc_hd__or2_4   A =   8.76  Df =6201.0-3260.8 ps  S =  65.5 ps  Cin =  2.4 ff  Cout =  16.9 ff  Cmax = 514.5 ff  G =  670  
ABC: Path 25 --   21351 : 4    2 sky130_fd_sc_hd__or4_4   A =  11.26  Df =6720.8-3654.2 ps  S =  89.3 ps  Cin =  2.4 ff  Cout =   7.6 ff  Cmax = 534.7 ff  G =  299  
ABC: Path 26 --   21352 : 2    2 sky130_fd_sc_hd__or2_4   A =   8.76  Df =6965.7-3792.8 ps  S =  50.0 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 514.5 ff  G =  285  
ABC: Path 27 --   21353 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =7210.8-3915.5 ps  S =  60.1 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 28 --   21354 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =7450.5-4035.6 ps  S =  54.0 ps  Cin =  2.4 ff  Cout =  10.0 ff  Cmax = 514.5 ff  G =  398  
ABC: Path 29 --   21355 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =7686.6-4157.3 ps  S =  53.3 ps  Cin =  2.4 ff  Cout =   9.7 ff  Cmax = 514.5 ff  G =  382  
ABC: Path 30 --   21356 : 4    2 sky130_fd_sc_hd__or4_4   A =  11.26  Df =8107.4-4465.2 ps  S =  89.3 ps  Cin =  2.4 ff  Cout =   7.6 ff  Cmax = 534.7 ff  G =  299  
ABC: Path 31 --   21357 : 2    2 sky130_fd_sc_hd__or2_4   A =   8.76  Df =8352.2-4603.7 ps  S =  50.0 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 514.5 ff  G =  285  
ABC: Path 32 --   21358 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =8597.3-4726.4 ps  S =  60.1 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 33 --   21359 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =8837.0-4846.6 ps  S =  54.0 ps  Cin =  2.4 ff  Cout =  10.0 ff  Cmax = 514.5 ff  G =  398  
ABC: Path 34 --   21360 : 2    2 sky130_fd_sc_hd__or2_4   A =   8.76  Df =9068.1-4969.1 ps  S =  50.1 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 514.5 ff  G =  285  
ABC: Path 35 --   21361 : 2    4 sky130_fd_sc_hd__or2_4   A =   8.76  Df =9318.8-5091.5 ps  S =  65.5 ps  Cin =  2.4 ff  Cout =  16.9 ff  Cmax = 514.5 ff  G =  670  
ABC: Path 36 --   21364 : 4    2 sky130_fd_sc_hd__or4_4   A =  11.26  Df =9838.6-5485.0 ps  S =  89.3 ps  Cin =  2.4 ff  Cout =   7.6 ff  Cmax = 534.7 ff  G =  299  
ABC: Path 37 --   21365 : 2    2 sky130_fd_sc_hd__or2_4   A =   8.76  Df =10083.5-5623.5 ps  S =  50.0 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 514.5 ff  G =  285  
ABC: Path 38 --   21366 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =10328.6-5746.2 ps  S =  60.1 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 39 --   21367 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =10577.4-5865.5 ps  S =  59.8 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 40 --   21368 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =10817.0-5985.6 ps  S =  54.0 ps  Cin =  2.4 ff  Cout =  10.0 ff  Cmax = 514.5 ff  G =  398  
ABC: Path 41 --   21369 : 2    2 sky130_fd_sc_hd__or2_4   A =   8.76  Df =11048.1-6108.1 ps  S =  50.1 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 514.5 ff  G =  285  
ABC: Path 42 --   21370 : 2    3 sky130_fd_sc_hd__or2_4   A =   8.76  Df =11293.3-6230.9 ps  S =  60.1 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 514.5 ff  G =  567  
ABC: Path 43 --   21371 : 2    2 sky130_fd_sc_hd__or2_4   A =   8.76  Df =11527.7-6351.8 ps  S =  50.7 ps  Cin =  2.4 ff  Cout =   7.5 ff  Cmax = 514.5 ff  G =  299  
ABC: Path 44 --   21374 : 4    1 sky130_fd_sc_hd__a211o_4 A =  17.52  Df =11846.1 -445.1 ps  S =  44.5 ps  Cin =  4.6 ff  Cout =   2.5 ff  Cmax = 559.4 ff  G =   52  
ABC: Path 45 --   21375 : 3    1 sky130_fd_sc_hd__and3_4  A =  11.26  Df =12017.9 -447.7 ps  S =  45.9 ps  Cin =  2.4 ff  Cout =   4.8 ff  Cmax = 532.8 ff  G =  182  
ABC: Path 46 --   21376 : 4    1 sky130_fd_sc_hd__a211o_4 A =  17.52  Df =12272.2 -616.3 ps  S =  49.0 ps  Cin =  4.6 ff  Cout =   4.6 ff  Cmax = 559.4 ff  G =   96  
ABC: Path 47 --   21377 : 1    1 sky130_fd_sc_hd__inv_2   A =   3.75  Df =12361.5 -656.5 ps  S =  86.7 ps  Cin =  4.5 ff  Cout =  17.6 ff  Cmax = 331.4 ff  G =  395  
ABC: Start-point = pi2455 (\u_payload.u_core.u_core.u_core.u_regfile.instr_count [1]).  End-point = po2464 ($auto$rtlil.cc:2290:MuxGate$86241).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 5305/ 5180  lat =    0  nd = 33894  edge =  73226  area =314344.83  delay =54.00  lev = 54
ABC: + write_blif /tmp/yosys-abc-eeTY6Z/output.blif 

37.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_4 cells:     1223
ABC RESULTS:   sky130_fd_sc_hd__a21bo_4 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a21boi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__a22oi_4 cells:       91
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_4 cells:     1047
ABC RESULTS:   sky130_fd_sc_hd__a32o_4 cells:      580
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:      617
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:     3359
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:      239
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:     6673
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:     8064
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:      247
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:      414
ABC RESULTS:   sky130_fd_sc_hd__o21a_4 cells:      435
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:      165
ABC RESULTS:   sky130_fd_sc_hd__o22a_4 cells:     3758
ABC RESULTS:   sky130_fd_sc_hd__o32a_4 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o41a_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:     5489
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:     1123
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:      227
ABC RESULTS:        internal signals:    16844
ABC RESULTS:           input signals:     5305
ABC RESULTS:          output signals:     5180
Removing temp directory.

38. Executing SETUNDEF pass (replace undef values with defined constants).

39. Executing HILOMAP pass (mapping to constant drivers).

40. Executing SPLITNETS pass (splitting up multi-bit signals).

41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 199 unused cells and 28179 unused wires.
<suppressed ~835 debug messages>

42. Executing INSBUF pass (insert buffer cells for connected wires).
Added user_proj_example.$auto$insbuf.cc:79:execute$130575: \io_out [16] -> \la_data_out [97]
Added user_proj_example.$auto$insbuf.cc:79:execute$130576: \io_out [12] -> \la_data_out [112]
Added user_proj_example.$auto$insbuf.cc:79:execute$130577: \io_out [13] -> \la_data_out [113]
Added user_proj_example.$auto$insbuf.cc:79:execute$130578: \io_out [14] -> \la_data_out [114]
Added user_proj_example.$auto$insbuf.cc:79:execute$130579: \io_out [15] -> \la_data_out [115]

43. Executing CHECK pass (checking for obvious problems).
checking module user_proj_example..
Warning: Wire user_proj_example.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_proj_example.\wbs_ack_o is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [25] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [8] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [7] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [6] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [5] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [4] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [3] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [2] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [0] is used but has no driver.
found and reported 237 problems.

44. Printing statistics.

=== user_proj_example ===

   Number of wires:              38910
   Number of wire bits:          39498
   Number of public wires:        5055
   Number of public wire bits:    5643
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              39132
     sky130_fd_sc_hd__a2111o_4       1
     sky130_fd_sc_hd__a211o_4     1223
     sky130_fd_sc_hd__a21bo_4       17
     sky130_fd_sc_hd__a21boi_4       1
     sky130_fd_sc_hd__a21o_4        56
     sky130_fd_sc_hd__a21oi_4       49
     sky130_fd_sc_hd__a22oi_4       91
     sky130_fd_sc_hd__a2bb2o_4    1047
     sky130_fd_sc_hd__a32o_4       580
     sky130_fd_sc_hd__and2_4       617
     sky130_fd_sc_hd__and3_4      3359
     sky130_fd_sc_hd__and4_4       239
     sky130_fd_sc_hd__buf_2       6678
     sky130_fd_sc_hd__conb_1       154
     sky130_fd_sc_hd__dfrtp_4       41
     sky130_fd_sc_hd__dfstp_4       20
     sky130_fd_sc_hd__dfxtp_4     5015
     sky130_fd_sc_hd__ebufn_2        3
     sky130_fd_sc_hd__inv_2       8064
     sky130_fd_sc_hd__nand2_4      247
     sky130_fd_sc_hd__nor2_4       414
     sky130_fd_sc_hd__o21a_4       435
     sky130_fd_sc_hd__o21ai_4      165
     sky130_fd_sc_hd__o22a_4      3758
     sky130_fd_sc_hd__o32a_4        17
     sky130_fd_sc_hd__o41a_4         2
     sky130_fd_sc_hd__or2_4       5489
     sky130_fd_sc_hd__or3_4       1123
     sky130_fd_sc_hd__or4_4        227

   Chip area for module '\user_proj_example': 436023.180800

45. Executing Verilog backend.
Dumping module `\user_proj_example'.

Warnings: 308 unique messages, 370 total
End of script. Logfile hash: 73f5773c2a, CPU: user 20.71s system 0.07s, MEM: 166.22 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 43% 2x abc (15 sec), 16% 2x write_verilog (5 sec), ...
[36m[INFO]: Changing netlist from 0 to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: cannot open '/root/.sta'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 6.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 6.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns 0.00
wns 0.00
[36m[INFO]: Synthesis was successful[37m
[36m[INFO]: Running Floorplanning...[37m
[36m[INFO]: Running Initial Floorplanning...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Info: Added 433 rows of 2584 sites.
[36m[INFO]: Core area width: 1188.96[37m
[36m[INFO]: Core area height: 1178.2399999999998[37m
[36m[INFO]: Changing layout from 0 to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def[37m
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 39132 components and 279264 component-terminals.
Notice 0:     Created 39495 nets and 122582 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def
Top-level design name: user_proj_example
Block boundaries: 0 0 1200000 1200000
Writing /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/verilog2def_openroad.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def[37m
[36m[INFO]: Running Tap/Decap Insertion...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 39132 components and 279264 component-terminals.
Notice 0:     Created 39495 nets and 122582 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 433
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 866
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 18268
Running tapcell... Done!
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/ioPlacer.def to /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def[37m
[36m[INFO]: Generating PDN...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 58266 components and 319264 component-terminals.
Notice 0:     Created 39495 nets and 122582 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/openlane/common_pdn.tcl
[INFO] [PDNG-0008] Design Name is user_proj_example
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: met1 -  width: 0.480  pitch: 2.720  offset: 0.000 
    Straps
      Layer: met4 -  width: 1.600  pitch: 153.600  offset: 16.320 
    Connect: {met1 met4}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/floorplan/user_proj_example.floorplan.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def[37m
[36m[INFO]: Running Placement...[37m
[36m[INFO]: Running Global Placement...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 58266 components and 319264 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39495 nets and 122582 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def
[INFO] DBU = 1000
[INFO] SiteSize = (460, 2720)
[INFO] CoreAreaLxLy = (5520, 10880)
[INFO] CoreAreaUxUy = (1194160, 1188640)
[INFO] NumInstances = 58266
[INFO] NumPlaceInstances = 39132
[INFO] NumFixedInstances = 19134
[INFO] NumDummyInstances = 0
[INFO] NumNets = 39495
[INFO] NumPins = 123186
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (1200000, 1200000)
[INFO] CoreAreaLxLy = (5520, 10880)
[INFO] CoreAreaUxUy = (1194160, 1188640)
[INFO] CoreArea = 1399932646400
[INFO] NonPlaceInstsArea = 26107539200
[INFO] PlaceInstsArea = 436023180800
[INFO] Util(%) = 31.737894
[INFO] StdInstsArea = 436023180800
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 0.0401246 HPWL: 746546430
[InitialPlace]  Iter: 2 CG Error: 0.00119577 HPWL: 679134784
[InitialPlace]  Iter: 3 CG Error: 0.000167249 HPWL: 629266788
[InitialPlace]  Iter: 4 CG Error: 0.000190974 HPWL: 596563880
[InitialPlace]  Iter: 5 CG Error: 0.000284813 HPWL: 537618350
[InitialPlace]  Iter: 6 CG Error: 0.000154934 HPWL: 524846608
[InitialPlace]  Iter: 7 CG Error: 0.000267803 HPWL: 513493622
[InitialPlace]  Iter: 8 CG Error: 0.000124043 HPWL: 500178682
[InitialPlace]  Iter: 9 CG Error: 0.00011165 HPWL: 490233539
[InitialPlace]  Iter: 10 CG Error: 6.9001e-05 HPWL: 476460641
[InitialPlace]  Iter: 11 CG Error: 5.59723e-05 HPWL: 470621642
[InitialPlace]  Iter: 12 CG Error: 5.15441e-05 HPWL: 467645900
[InitialPlace]  Iter: 13 CG Error: 5.34118e-05 HPWL: 465710102
[InitialPlace]  Iter: 14 CG Error: 4.72718e-05 HPWL: 464881189
[InitialPlace]  Iter: 15 CG Error: 4.45467e-05 HPWL: 464170935
[InitialPlace]  Iter: 16 CG Error: 3.83137e-05 HPWL: 463776252
[InitialPlace]  Iter: 17 CG Error: 4.10114e-05 HPWL: 463260030
[InitialPlace]  Iter: 18 CG Error: 3.32728e-05 HPWL: 462995203
[InitialPlace]  Iter: 19 CG Error: 3.71365e-05 HPWL: 462577487
[InitialPlace]  Iter: 20 CG Error: 2.75721e-05 HPWL: 462390893
[INFO] FillerInit: NumGCells = 39464
[INFO] FillerInit: NumGNets = 39495
[INFO] FillerInit: NumGPins = 123186
[INFO] TargetDensity = 0.320000
[INFO] AveragePlaceInstArea = 11142368
[INFO] IdealBinArea = 34819900
[INFO] IdealBinCnt = 40204
[INFO] TotalBinArea = 1399932646400
[INFO] BinCnt = (128, 128)
[INFO] BinSize = (9287, 9202)
[INFO] NumBins = 16384
[NesterovSolve] Iter: 1 overflow: 0.991621 HPWL: 145705656
[NesterovSolve] Iter: 10 overflow: 0.984675 HPWL: 190169414
[NesterovSolve] Iter: 20 overflow: 0.98033 HPWL: 209978590
[NesterovSolve] Iter: 30 overflow: 0.977811 HPWL: 220528885
[NesterovSolve] Iter: 40 overflow: 0.975566 HPWL: 227972396
[NesterovSolve] Iter: 50 overflow: 0.973953 HPWL: 233417749
[NesterovSolve] Iter: 60 overflow: 0.973052 HPWL: 236995829
[NesterovSolve] Iter: 70 overflow: 0.972573 HPWL: 239227931
[NesterovSolve] Iter: 80 overflow: 0.972576 HPWL: 239627199
[NesterovSolve] Iter: 90 overflow: 0.972794 HPWL: 238344706
[NesterovSolve] Iter: 100 overflow: 0.972902 HPWL: 236278248
[NesterovSolve] Iter: 110 overflow: 0.97281 HPWL: 234130052
[NesterovSolve] Iter: 120 overflow: 0.972592 HPWL: 232289853
[NesterovSolve] Iter: 130 overflow: 0.972514 HPWL: 231211215
[NesterovSolve] Iter: 140 overflow: 0.972296 HPWL: 230973087
[NesterovSolve] Iter: 150 overflow: 0.972124 HPWL: 231414788
[NesterovSolve] Iter: 160 overflow: 0.971662 HPWL: 232650061
[NesterovSolve] Iter: 170 overflow: 0.971213 HPWL: 235131955
[NesterovSolve] Iter: 180 overflow: 0.970843 HPWL: 239755444
[NesterovSolve] Iter: 190 overflow: 0.970254 HPWL: 248480012
[NesterovSolve] Iter: 200 overflow: 0.969513 HPWL: 264595915
[NesterovSolve] Iter: 210 overflow: 0.968113 HPWL: 291918659
[NesterovSolve] Iter: 220 overflow: 0.965942 HPWL: 331018671
[NesterovSolve] Iter: 230 overflow: 0.962664 HPWL: 377689905
[NesterovSolve] Iter: 240 overflow: 0.957266 HPWL: 428370340
[NesterovSolve] Iter: 250 overflow: 0.949583 HPWL: 487364032
[NesterovSolve] Iter: 260 overflow: 0.938434 HPWL: 567331292
[NesterovSolve] Iter: 270 overflow: 0.922266 HPWL: 673889163
[NesterovSolve] Iter: 280 overflow: 0.901479 HPWL: 819937709
[NesterovSolve] Iter: 290 overflow: 0.879125 HPWL: 954296215
[NesterovSolve] Iter: 300 overflow: 0.853887 HPWL: 1090923776
[NesterovSolve] Iter: 310 overflow: 0.822951 HPWL: 1203513122
[NesterovSolve] Iter: 320 overflow: 0.787796 HPWL: 1262948787
[NesterovSolve] Iter: 330 overflow: 0.75084 HPWL: 1354348385
[NesterovSolve] Iter: 340 overflow: 0.712458 HPWL: 1543155451
[NesterovSolve] Iter: 350 overflow: 0.669409 HPWL: 1666135296
[NesterovSolve] Iter: 360 overflow: 0.62646 HPWL: 1706590658
[NesterovSolve] Iter: 370 overflow: 0.577197 HPWL: 1858500241
[NesterovSolve] Iter: 380 overflow: 0.537302 HPWL: 1892486463
[NesterovSolve] Iter: 390 overflow: 0.487694 HPWL: 1929059980
[NesterovSolve] Iter: 400 overflow: 0.448021 HPWL: 1979887172
[NesterovSolve] Iter: 410 overflow: 0.411155 HPWL: 1998503608
[NesterovSolve] Iter: 420 overflow: 0.37958 HPWL: 1960637426
[NesterovSolve] Iter: 430 overflow: 0.344196 HPWL: 1959963453
[NesterovSolve] Iter: 440 overflow: 0.31379 HPWL: 1943250272
[NesterovSolve] Iter: 450 overflow: 0.286562 HPWL: 1926829623
[NesterovSolve] Iter: 460 overflow: 0.257421 HPWL: 1916071487
[NesterovSolve] Iter: 470 overflow: 0.227806 HPWL: 1910514542
[NesterovSolve] Iter: 480 overflow: 0.1997 HPWL: 1906002413
[NesterovSolve] Iter: 490 overflow: 0.173193 HPWL: 1903597818
[NesterovSolve] Iter: 500 overflow: 0.147246 HPWL: 1901028890
[NesterovSolve] Iter: 510 overflow: 0.125161 HPWL: 1899459462
[NesterovSolve] Iter: 520 overflow: 0.105276 HPWL: 1899591493
[NesterovSolve] Finished with Overflow: 0.0988448
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 6.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 6.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[36m[INFO]: Global placement was successful[37m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/floorplan/pdn.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def[37m
[36m[INFO]: Running OpenPhySyn Timing Optimization...[37m
[36m[INFO]: Trimming Liberty...[37m
[OpenPhySyn] [2020-12-17 19:15:09.882] [info] Loaded 6 transforms.
[OpenPhySyn] [2020-12-17 19:15:10.141] [info] OpenPhySyn: 1.8.1
Warning: /project/openlane/user_proj_example/runs/user_proj_example/tmp/opt.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 58266 components and 319264 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39495 nets and 122582 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def
[INFO]: Setting output delay to: 6.0
[INFO]: Setting input delay to: 6.0
[INFO]: Setting load to: 0.01765
=============== Initial Reports =============
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _70704_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock wb_clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   6.00    6.00 v input external delay
   0.12    6.12 v wb_rst_i (in)
   0.23    6.35 ^ _64890_/Y (sky130_fd_sc_hd__inv_2)
   0.55    6.90 ^ _37008_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.65    7.55 ^ _37625_/X (sky130_fd_sc_hd__buf_2)
   0.41    7.95 ^ _38642_/X (sky130_fd_sc_hd__buf_2)
   0.41    8.36 ^ _39406_/X (sky130_fd_sc_hd__buf_2)
   0.35    8.72 ^ _39468_/X (sky130_fd_sc_hd__buf_2)
   0.20    8.91 ^ _39474_/X (sky130_fd_sc_hd__buf_2)
   0.00    8.91 ^ _70704_/SET_B (sky130_fd_sc_hd__dfstp_4)
           8.91   data arrival time

  30.00   30.00   clock wb_clk_i (rise edge)
   0.00   30.00   clock network delay (ideal)
   0.00   30.00   clock reconvergence pessimism
          30.00 ^ _70704_/CLK (sky130_fd_sc_hd__dfstp_4)
   0.25   30.25   library recovery time
          30.25   data required time
---------------------------------------------------------
          30.25   data required time
          -8.91   data arrival time
---------------------------------------------------------
          21.34   slack (MET)


Startpoint: la_oen[122] (input port clocked by wb_clk_i)
Endpoint: _51278_ (falling clock gating-check end-point clocked by wb_clk_i)
Path Group: **clock_gating_default**
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock wb_clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   6.00    6.00 ^ input external delay
   0.01    6.01 ^ la_oen[122] (in)
   0.53    6.54 ^ _39269_/X (sky130_fd_sc_hd__and4_4)
   0.11    6.65 v _41786_/Y (sky130_fd_sc_hd__inv_2)
   0.30    6.94 v _41787_/X (sky130_fd_sc_hd__and2_4)
   1.10    8.04 v _51276_/X (sky130_fd_sc_hd__or4_4)
   0.00    8.04 v _51278_/B (sky130_fd_sc_hd__or2_4)
           8.04   data arrival time

  15.00   15.00   clock wb_clk_i (fall edge)
   0.00   15.00   clock network delay (ideal)
   0.00   15.00   clock reconvergence pessimism
          15.00 v _51278_/A (sky130_fd_sc_hd__or2_4)
   0.00   15.00   clock gating setup time
          15.00   data required time
---------------------------------------------------------
          15.00   data required time
          -8.04   data arrival time
---------------------------------------------------------
           6.96   slack (MET)


Startpoint: _70556_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _70553_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock wb_clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _70556_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.68    0.68 ^ _70556_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.08    0.76 v _40393_/Y (sky130_fd_sc_hd__inv_2)
   0.50    1.26 v _40395_/X (sky130_fd_sc_hd__or2_4)
   0.49    1.75 v _40396_/X (sky130_fd_sc_hd__or2_4)
   0.49    2.24 v _40397_/X (sky130_fd_sc_hd__or2_4)
   0.50    2.74 v _40398_/X (sky130_fd_sc_hd__or2_4)
   0.50    3.24 v _40399_/X (sky130_fd_sc_hd__or2_4)
   0.49    3.73 v _40400_/X (sky130_fd_sc_hd__or2_4)
   0.50    4.23 v _40401_/X (sky130_fd_sc_hd__or2_4)
   0.49    4.72 v _40402_/X (sky130_fd_sc_hd__or2_4)
   0.49    5.21 v _40403_/X (sky130_fd_sc_hd__or2_4)
   0.49    5.71 v _40404_/X (sky130_fd_sc_hd__or2_4)
   0.49    6.20 v _40405_/X (sky130_fd_sc_hd__or2_4)
   0.49    6.69 v _40406_/X (sky130_fd_sc_hd__or2_4)
   0.49    7.18 v _40407_/X (sky130_fd_sc_hd__or2_4)
   0.49    7.67 v _40408_/X (sky130_fd_sc_hd__or2_4)
   0.45    8.12 v _40409_/X (sky130_fd_sc_hd__or2_4)
   0.71    8.84 v _40410_/X (sky130_fd_sc_hd__or3_4)
   0.97    9.81 v _40411_/X (sky130_fd_sc_hd__or4_4)
   0.97   10.78 v _40687_/X (sky130_fd_sc_hd__or4_4)
   0.50   11.28 v _40688_/X (sky130_fd_sc_hd__or2_4)
   0.48   11.77 v _40689_/X (sky130_fd_sc_hd__or2_4)
   0.48   12.24 v _40690_/X (sky130_fd_sc_hd__or2_4)
   0.46   12.70 v _40691_/X (sky130_fd_sc_hd__or2_4)
   0.50   13.19 v _40692_/X (sky130_fd_sc_hd__or2_4)
   1.06   14.25 v _40695_/X (sky130_fd_sc_hd__or4_4)
   0.48   14.74 v _40696_/X (sky130_fd_sc_hd__or2_4)
   0.49   15.22 v _40697_/X (sky130_fd_sc_hd__or2_4)
   0.49   15.71 v _40698_/X (sky130_fd_sc_hd__or2_4)
   0.47   16.18 v _40699_/X (sky130_fd_sc_hd__or2_4)
   0.88   17.06 v _40700_/X (sky130_fd_sc_hd__or4_4)
   0.50   17.55 v _40701_/X (sky130_fd_sc_hd__or2_4)
   0.48   18.03 v _40702_/X (sky130_fd_sc_hd__or2_4)
   0.48   18.51 v _40703_/X (sky130_fd_sc_hd__or2_4)
   0.48   18.99 v _40704_/X (sky130_fd_sc_hd__or2_4)
   0.50   19.49 v _40705_/X (sky130_fd_sc_hd__or2_4)
   1.05   20.54 v _40708_/X (sky130_fd_sc_hd__or4_4)
   0.49   21.03 v _40709_/X (sky130_fd_sc_hd__or2_4)
   0.48   21.51 v _40710_/X (sky130_fd_sc_hd__or2_4)
   0.49   21.99 v _40711_/X (sky130_fd_sc_hd__or2_4)
   0.47   22.47 v _40712_/X (sky130_fd_sc_hd__or2_4)
   0.46   22.92 v _40713_/X (sky130_fd_sc_hd__or2_4)
   0.48   23.40 v _40714_/X (sky130_fd_sc_hd__or2_4)
   0.46   23.87 v _40715_/X (sky130_fd_sc_hd__or2_4)
   0.58   24.45 v _40718_/X (sky130_fd_sc_hd__a211o_4)
   0.32   24.77 v _40719_/X (sky130_fd_sc_hd__and3_4)
   0.47   25.24 v _40720_/X (sky130_fd_sc_hd__a211o_4)
   0.06   25.31 ^ _40721_/Y (sky130_fd_sc_hd__inv_2)
   0.00   25.31 ^ _70553_/D (sky130_fd_sc_hd__dfxtp_4)
          25.31   data arrival time

  30.00   30.00   clock wb_clk_i (rise edge)
   0.00   30.00   clock network delay (ideal)
   0.00   30.00   clock reconvergence pessimism
          30.00 ^ _70553_/CLK (sky130_fd_sc_hd__dfxtp_4)
  -0.14   29.86   library setup time
          29.86   data required time
---------------------------------------------------------
          29.86   data required time
         -25.31   data arrival time
---------------------------------------------------------
           4.55   slack (MET)


Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Initial area: 4619800 um2
OpenPhySyn timing repair:
[OpenPhySyn] [2020-12-17 19:15:15.624] [info] Invoking repair_timing transform
[OpenPhySyn] [2020-12-17 19:15:15.826] [info] Buffer library: sky130_fd_sc_hd__buf_2, sky130_fd_sc_hd__buf_4, sky130_fd_sc_hd__buf_8
[OpenPhySyn] [2020-12-17 19:15:15.826] [info] Inverter library: None
[OpenPhySyn] [2020-12-17 19:15:15.826] [info] Buffering: enabled
[OpenPhySyn] [2020-12-17 19:15:15.826] [info] Driver sizing: enabled
[OpenPhySyn] [2020-12-17 19:15:15.826] [info] Pin-swapping: enabled
[OpenPhySyn] [2020-12-17 19:15:15.826] [info] Mode: Timing-Driven
[OpenPhySyn] [2020-12-17 19:15:15.826] [info] Iteration 1
[OpenPhySyn] [2020-12-17 19:15:21.696] [info] No more violations or cannot find more optimal buffer
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Runtime: 5s
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Buffers: 0
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Resize up: 0
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Resize down: 0
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Pin Swap: 0
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Buffered nets: 0
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Fanout violations: 0
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Transition violations: 0
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Capacitance violations: 0
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Slack gain: 0.0
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Initial area: 461980
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] New area: 461980
[OpenPhySyn] [2020-12-17 19:15:21.698] [info] Finished repair_timing transform (0)
Added/updated 0 cells
=============== Final Reports =============
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _70704_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock wb_clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   6.00    6.00 v input external delay
   0.12    6.12 v wb_rst_i (in)
   0.23    6.35 ^ _64890_/Y (sky130_fd_sc_hd__inv_2)
   0.55    6.90 ^ _37008_/X (sky130_fd_sc_hd__a2bb2o_4)
   0.65    7.55 ^ _37625_/X (sky130_fd_sc_hd__buf_2)
   0.41    7.95 ^ _38642_/X (sky130_fd_sc_hd__buf_2)
   0.41    8.36 ^ _39406_/X (sky130_fd_sc_hd__buf_2)
   0.35    8.72 ^ _39468_/X (sky130_fd_sc_hd__buf_2)
   0.20    8.91 ^ _39474_/X (sky130_fd_sc_hd__buf_2)
   0.00    8.91 ^ _70704_/SET_B (sky130_fd_sc_hd__dfstp_4)
           8.91   data arrival time

  30.00   30.00   clock wb_clk_i (rise edge)
   0.00   30.00   clock network delay (ideal)
   0.00   30.00   clock reconvergence pessimism
          30.00 ^ _70704_/CLK (sky130_fd_sc_hd__dfstp_4)
   0.25   30.25   library recovery time
          30.25   data required time
---------------------------------------------------------
          30.25   data required time
          -8.91   data arrival time
---------------------------------------------------------
          21.34   slack (MET)


Startpoint: la_oen[122] (input port clocked by wb_clk_i)
Endpoint: _51278_ (falling clock gating-check end-point clocked by wb_clk_i)
Path Group: **clock_gating_default**
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock wb_clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   6.00    6.00 ^ input external delay
   0.01    6.01 ^ la_oen[122] (in)
   0.53    6.54 ^ _39269_/X (sky130_fd_sc_hd__and4_4)
   0.11    6.65 v _41786_/Y (sky130_fd_sc_hd__inv_2)
   0.30    6.94 v _41787_/X (sky130_fd_sc_hd__and2_4)
   1.10    8.04 v _51276_/X (sky130_fd_sc_hd__or4_4)
   0.00    8.04 v _51278_/B (sky130_fd_sc_hd__or2_4)
           8.04   data arrival time

  15.00   15.00   clock wb_clk_i (fall edge)
   0.00   15.00   clock network delay (ideal)
   0.00   15.00   clock reconvergence pessimism
          15.00 v _51278_/A (sky130_fd_sc_hd__or2_4)
   0.00   15.00   clock gating setup time
          15.00   data required time
---------------------------------------------------------
          15.00   data required time
          -8.04   data arrival time
---------------------------------------------------------
           6.96   slack (MET)


Startpoint: _70556_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _70553_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock wb_clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _70556_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.68    0.68 ^ _70556_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.08    0.76 v _40393_/Y (sky130_fd_sc_hd__inv_2)
   0.50    1.26 v _40395_/X (sky130_fd_sc_hd__or2_4)
   0.49    1.75 v _40396_/X (sky130_fd_sc_hd__or2_4)
   0.49    2.24 v _40397_/X (sky130_fd_sc_hd__or2_4)
   0.50    2.74 v _40398_/X (sky130_fd_sc_hd__or2_4)
   0.50    3.24 v _40399_/X (sky130_fd_sc_hd__or2_4)
   0.49    3.73 v _40400_/X (sky130_fd_sc_hd__or2_4)
   0.50    4.23 v _40401_/X (sky130_fd_sc_hd__or2_4)
   0.49    4.72 v _40402_/X (sky130_fd_sc_hd__or2_4)
   0.49    5.21 v _40403_/X (sky130_fd_sc_hd__or2_4)
   0.49    5.71 v _40404_/X (sky130_fd_sc_hd__or2_4)
   0.49    6.20 v _40405_/X (sky130_fd_sc_hd__or2_4)
   0.49    6.69 v _40406_/X (sky130_fd_sc_hd__or2_4)
   0.49    7.18 v _40407_/X (sky130_fd_sc_hd__or2_4)
   0.49    7.67 v _40408_/X (sky130_fd_sc_hd__or2_4)
   0.45    8.12 v _40409_/X (sky130_fd_sc_hd__or2_4)
   0.71    8.84 v _40410_/X (sky130_fd_sc_hd__or3_4)
   0.97    9.81 v _40411_/X (sky130_fd_sc_hd__or4_4)
   0.97   10.78 v _40687_/X (sky130_fd_sc_hd__or4_4)
   0.50   11.28 v _40688_/X (sky130_fd_sc_hd__or2_4)
   0.48   11.77 v _40689_/X (sky130_fd_sc_hd__or2_4)
   0.48   12.24 v _40690_/X (sky130_fd_sc_hd__or2_4)
   0.46   12.70 v _40691_/X (sky130_fd_sc_hd__or2_4)
   0.50   13.19 v _40692_/X (sky130_fd_sc_hd__or2_4)
   1.06   14.25 v _40695_/X (sky130_fd_sc_hd__or4_4)
   0.48   14.74 v _40696_/X (sky130_fd_sc_hd__or2_4)
   0.49   15.22 v _40697_/X (sky130_fd_sc_hd__or2_4)
   0.49   15.71 v _40698_/X (sky130_fd_sc_hd__or2_4)
   0.47   16.18 v _40699_/X (sky130_fd_sc_hd__or2_4)
   0.88   17.06 v _40700_/X (sky130_fd_sc_hd__or4_4)
   0.50   17.55 v _40701_/X (sky130_fd_sc_hd__or2_4)
   0.48   18.03 v _40702_/X (sky130_fd_sc_hd__or2_4)
   0.48   18.51 v _40703_/X (sky130_fd_sc_hd__or2_4)
   0.48   18.99 v _40704_/X (sky130_fd_sc_hd__or2_4)
   0.50   19.49 v _40705_/X (sky130_fd_sc_hd__or2_4)
   1.05   20.54 v _40708_/X (sky130_fd_sc_hd__or4_4)
   0.49   21.03 v _40709_/X (sky130_fd_sc_hd__or2_4)
   0.48   21.51 v _40710_/X (sky130_fd_sc_hd__or2_4)
   0.49   21.99 v _40711_/X (sky130_fd_sc_hd__or2_4)
   0.47   22.47 v _40712_/X (sky130_fd_sc_hd__or2_4)
   0.46   22.92 v _40713_/X (sky130_fd_sc_hd__or2_4)
   0.48   23.40 v _40714_/X (sky130_fd_sc_hd__or2_4)
   0.46   23.87 v _40715_/X (sky130_fd_sc_hd__or2_4)
   0.58   24.45 v _40718_/X (sky130_fd_sc_hd__a211o_4)
   0.32   24.77 v _40719_/X (sky130_fd_sc_hd__and3_4)
   0.47   25.24 v _40720_/X (sky130_fd_sc_hd__a211o_4)
   0.06   25.31 ^ _40721_/Y (sky130_fd_sc_hd__inv_2)
   0.00   25.31 ^ _70553_/D (sky130_fd_sc_hd__dfxtp_4)
          25.31   data arrival time

  30.00   30.00   clock wb_clk_i (rise edge)
   0.00   30.00   clock network delay (ideal)
   0.00   30.00   clock reconvergence pessimism
          30.00 ^ _70553_/CLK (sky130_fd_sc_hd__dfxtp_4)
  -0.14   29.86   library setup time
          29.86   data required time
---------------------------------------------------------
          29.86   data required time
         -25.31   data arrival time
---------------------------------------------------------
           4.55   slack (MET)


Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Final area: 4619800 um2
Export optimized design
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def[37m
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 58266 components and 319264 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39495 nets and 122582 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: cannot open '/root/.sta'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v, line 123486 module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_866.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 6.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 6.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns 0.00
wns 0.00
[36m[INFO]: Running Detailed Placement...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 58266 components and 319264 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39495 nets and 122582 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def
Design Stats
--------------------------------
total instances         58266
multi row instances         0
fixed instances         19134
nets                    39497
design area          1399932.6 u^2
fixed area            26107.5 u^2
movable area         436023.2 u^2
utilization                32 %
utilization padded         60 %
rows                      433
row height                2.7 u

Placement Analysis
--------------------------------
total displacement   139238.2 u
average displacement      2.4 u
max displacement         19.4 u
original HPWL        1899563.9 u
legalized HPWL       2007887.7 u
delta HPWL                  6 %

[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/openphysyn.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[37m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def[37m
[36m[INFO]: Running TritonCTS...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 58266 components and 319264 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39495 nets and 122582 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def
[INFO]: Setting output delay to: 6.0
[INFO]: Setting input delay to: 6.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): wb_clk_i
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         318
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 313632
    Num keys in characterization LUT: 2039
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: wb_clk_i
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "wb_clk_i" found
 Initializing clock net for : "wb_clk_i"
 Clock net "wb_clk_i" has 141 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net wb_clk_i...
    Tot. number of sinks: 141
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Original sink region: [(8085, 12300), (1178192, 91060)]
 Normalized sink region: [(0.621923, 0.946154), (90.6302, 7.00462)]
    Width:  90.0082
    Height: 6.05846
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 71
    Sub-region size: 45.0041 X 6.05846
    Segment length (rounded): 22
    Key: 9408 outSlew: 34 load: 1 length: 8 isBuffered: 1
    Key: 7971 outSlew: 11 load: 1 length: 8 isBuffered: 1
    Key: 1881 outSlew: 23 load: 1 length: 6 isBuffered: 1
 [WARNING] Creating fake entries in the LUT.
 Level 2
    Direction: Vertical
    # sinks per sub-region: 36
    Sub-region size: 45.0041 X 3.02923
    Segment length (rounded): 1
    Key: 313875 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Level 3
    Direction: Horizontal
    # sinks per sub-region: 18
    Sub-region size: 22.5021 X 3.02923
    Segment length (rounded): 1
    Key: 313873 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Level 4
    Direction: Vertical
    # sinks per sub-region: 9
    Sub-region size: 22.5021 X 1.51462
    Segment length (rounded): 1
    Key: 313873 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 141
 Clock topology of net "wb_clk_i" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 185167 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "wb_clk_i" to DB
    Created 35 clock buffers.
    Minimum number of buffers in the clock path: 7.
    Maximum number of buffers in the clock path: 7.
    Created 35 clock nets.
    Fanout distribution for the current clock = 3:1, 6:4, 8:4, 9:2, 11:1, 12:2, 13:1, 16:1.
    Max level of the clock tree: 4.
 ... End of TritonCTS execution.
[INFO]: Legalizing...
Design Stats
--------------------------------
total instances         58301
multi row instances         0
fixed instances         19134
nets                    39532
design area          1399932.6 u^2
fixed area            26107.5 u^2
movable area         436175.8 u^2
utilization                32 %
utilization padded         32 %
rows                      433
row height                2.7 u

Placement Analysis
--------------------------------
total displacement      170.8 u
average displacement      0.0 u
max displacement         15.2 u
original HPWL        2013318.7 u
legalized HPWL       2013420.5 u
delta HPWL                  0 %

[36m[INFO]: Clock Tree Synthesis was successful[37m
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.placement.def to /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def[37m
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 58301 components and 319474 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39530 nets and 122652 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_optimized.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_cts.v[37m
[36m[INFO]: Routing...[37m
[36m[INFO]: Running Diode Insertion...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
Notice 0: Design: user_proj_example
Notice 0:     Created 606 pins.
Notice 0:     Created 58301 components and 319474 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39530 nets and 122652 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def
[INFO]: Inserting sky130_fd_sc_hd__diode_2...
[WARN]: Skipping VPWR
[WARN]: Skipping VGND

[INFO]: 83485 of sky130_fd_sc_hd__diode_2 inserted!
[INFO]: Legalizing...
Design Stats
--------------------------------
total instances        141786
multi row instances         0
fixed instances         19134
nets                    39532
design area          1399932.6 u^2
fixed area            26107.5 u^2
movable area         645088.7 u^2
utilization                47 %
utilization padded         62 %
rows                      433
row height                2.7 u

Placement Analysis
--------------------------------
total displacement   312413.4 u
average displacement      2.2 u
max displacement         17.6 u
original HPWL        2057324.1 u
legalized HPWL       2137413.4 u
delta HPWL                  4 %

[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/results/cts/user_proj_example.cts.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/diodes.def[37m
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/diodes.def
Notice 0: Design: user_proj_example
Notice 0: 		Created 100000 Insts
Notice 0:     Created 606 pins.
Notice 0:     Created 141786 components and 736899 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39530 nets and 206137 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/diodes.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_cts.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_diodes.v[37m
[36m[INFO]: Running Global Routing...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib, line 31 default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/diodes.def
Notice 0: Design: user_proj_example
Notice 0: 		Created 100000 Insts
Notice 0:     Created 606 pins.
Notice 0:     Created 141786 components and 736899 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39530 nets and 206137 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/diodes.def
[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 4
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 2302704
[INFO] #DB Macros: 0
[INFO] Found 0 clock nets
[INFO] Minimum degree: 2
[INFO] Maximum degree: 9819
[INFO] Processing 1562525 obstacles on layer 1
[INFO] Processing 360706 obstacles on layer 2
[INFO] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 345682, WIRELEN1 : 0
[INFO] NumSeg  : 123188
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 346066, WIRELEN1 : 346066
[INFO] NumSeg  : 122739
[INFO] NumShift: 3295
[Overflow Report] Total hCap    : 753652
[Overflow Report] Total vCap    : 448404
[Overflow Report] Total Usage   : 346066
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 2
[Overflow Report] Max Overflow  : 2
[Overflow Report] Num Overflow e: 8
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 11
[Overflow Report] Final Overflow: 11

Second L Route
[Overflow Report] Total hCap    : 753652
[Overflow Report] Total vCap    : 448404
[Overflow Report] Total Usage   : 346066
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 2
[Overflow Report] Max Overflow  : 2
[Overflow Report] Num Overflow e: 8
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 11
[Overflow Report] Final Overflow: 11

First Z Route
[Overflow Report] Total hCap    : 753652
[Overflow Report] Total vCap    : 448404
[Overflow Report] Total Usage   : 346066
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 2
[Overflow Report] Max Overflow  : 2
[Overflow Report] Num Overflow e: 8
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 11
[Overflow Report] Final Overflow: 11

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 346066
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 3
[Overflow Report] Max Overflow  : 3
[Overflow Report] Num Overflow e: 75
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 111
[Overflow Report] Final Overflow: 111

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 346066
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 2
[Overflow Report] Max Overflow  : 2
[Overflow Report] Num Overflow e: 13
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 18
[Overflow Report] Final Overflow: 18

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 346066
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 3
[Overflow Report] Max Overflow  : 3
[Overflow Report] Num Overflow e: 28
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 44
[Overflow Report] Final Overflow: 44

Running extra iterations to remove overflow...
Update congestion history type 1
[INFO] iteration 1, enlarge 20, costheight 9, threshold 10 via cost 2 
[INFO] log_coef 1.181232, healingTrigger 0 cost_step 5 L 1 cost_type 1 updatetype 1
[Overflow Report] total Usage   : 346094
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.020000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 346094
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 3.010000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 237224
[INFO] Via related stiner nodes 8654
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 189672
    Layer 3 usage: 155121
    Layer 4 usage: 2691

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 454716
    Layer 3 capacity: 448404
    Layer 4 capacity: 298936

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 41.71%
    Layer 3 use percentage: 34.59%
    Layer 4 use percentage: 0.90%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0

[Overflow Report] Total Usage   : 347484
[Overflow Report] Total Capacity: 1202056
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 347484
[INFO] Final number of vias : 262986
[INFO] Final usage 3D       : 1136442
[INFO] Total wirelength: 3374928 um
[INFO] Num routed nets: 39426
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 6.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 6.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/diodes.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def[37m
[36m[INFO]: Current Def is /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def[37m
[36m[INFO]: Running Fill Insertion...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def
Notice 0: Design: user_proj_example
Notice 0: 		Created 100000 Insts
Notice 0:     Created 606 pins.
Notice 0:     Created 141786 components and 736899 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39530 nets and 206137 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def
Placed 147532 filler instances.
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/fastroute.def to /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def[37m
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def
Notice 0: Design: user_proj_example
Notice 0: 		Created 100000 Insts
Notice 0: 		Created 200000 Insts
Notice 0:     Created 606 pins.
Notice 0:     Created 289318 components and 1327027 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39530 nets and 206137 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_diodes.v to /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v[37m
[36m[INFO]: Running Detailed Routing...[37m

reading lef ...

units:       1000
#layers:     13
#macros:     438
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 70000 components
defIn read 80000 components
defIn read 90000 components
defIn read 100000 components
defIn read 200000 components
defIn read 10000 nets
defIn read 20000 nets
defIn read 30000 nets

design:      user_proj_example
die area:    ( 0 0 ) ( 1200000 1200000 )
trackPts:    12
defvias:     3
#components: 289318
#terminals:  606
#snets:      2
#nets:       39530

reading guide ...
guideIn read 100000 guides
guideIn read 200000 guides
guideIn read 300000 guides

#guides:     381423
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
  complete 70000 instances
  complete 80000 instances
  complete 90000 instances
  complete 100000 instances
  complete 200000 instances
#unique instances = 79

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete 70000 insts
  complete 80000 insts
  complete 90000 insts
  complete 100000 insts
  complete 200000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 2107881
mcon shape region query size = 2270463
met1 shape region query size = 659242
via shape region query size = 13888
met2 shape region query size = 7548
via2 shape region query size = 13888
met3 shape region query size = 6944
via3 shape region query size = 13888
met4 shape region query size = 3490
via4 shape region query size = 0
met5 shape region query size = 0


start pin access
  complete 100 pins
  complete 200 pins
  complete 234 pins
  complete 73 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 4000 groups
  complete 5000 groups
  complete 6000 groups
  complete 7000 groups
  complete 8000 groups
  complete 9000 groups
  complete 10000 groups
  complete 20000 groups
  complete 30000 groups
  complete 40000 groups
  complete 50000 groups
  complete 60000 groups
  complete 70000 groups
  complete 80000 groups
  complete 90000 groups
  complete 100000 groups
  complete 110000 groups
  complete 110112 groups
Expt1 runtime (pin-level access point gen): 0.299463
Expt2 runtime (design-level access pattern gen): 0.354054
#scanned instances     = 289318
#unique  instances     = 79
#stdCellGenAp          = 1706
#stdCellValidPlanarAp  = 36
#stdCellValidViaAp     = 1061
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 206137
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:05, elapsed time = 00:00:00, memory = 490.03 (MB), peak = 540.65 (MB)

post process guides ...
GCELLGRID X -1 DO 173 STEP 6900 ;
GCELLGRID Y -1 DO 173 STEP 6900 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete 30000 orig guides
  complete 40000 orig guides
  complete 50000 orig guides
  complete 60000 orig guides
  complete 70000 orig guides
  complete 80000 orig guides
  complete 90000 orig guides
  complete 100000 orig guides
  complete 200000 orig guides
  complete 300000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5
  complete 10000 nets
  complete 20000 nets
  complete 30000 nets

building cmap ... 

init guide query ...
  complete 10000 nets (guide)
  complete 20000 nets (guide)
  complete 30000 nets (guide)
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 141660
mcon guide region query size = 0
met1 guide region query size = 114856
via guide region query size = 0
met2 guide region query size = 60876
via2 guide region query size = 0
met3 guide region query size = 70
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 202536 vertical wires in 4 frboxes and 114926 horizontal wires in 4 frboxes.
Done with 19110 vertical wires in 4 frboxes and 35608 horizontal wires in 4 frboxes.

complete track assignment
cpu time = 00:00:28, elapsed time = 00:00:09, memory = 699.29 (MB), peak = 1172.68 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 699.30 (MB), peak = 1172.68 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:06, memory = 984.77 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:13, memory = 1030.73 (MB)
    completing 30% with 30821 violations
    elapsed time = 00:00:18, memory = 1033.00 (MB)
    completing 40% with 30821 violations
    elapsed time = 00:00:26, memory = 1052.89 (MB)
    completing 50% with 30821 violations
    elapsed time = 00:00:35, memory = 1066.73 (MB)
    completing 60% with 49687 violations
    elapsed time = 00:00:43, memory = 1075.12 (MB)
    completing 70% with 49687 violations
    elapsed time = 00:00:52, memory = 1115.29 (MB)
    completing 80% with 60599 violations
    elapsed time = 00:00:59, memory = 1135.70 (MB)
    completing 90% with 60599 violations
    elapsed time = 00:01:09, memory = 1149.39 (MB)
    completing 100% with 60322 violations
    elapsed time = 00:01:18, memory = 1077.82 (MB)
  number of violations = 71814
cpu time = 00:13:10, elapsed time = 00:01:42, memory = 1661.61 (MB), peak = 1661.77 (MB)
total wire length = 2467802 um
total wire length on LAYER li1 = 7754 um
total wire length on LAYER met1 = 1334071 um
total wire length on LAYER met2 = 1097374 um
total wire length on LAYER met3 = 28205 um
total wire length on LAYER met4 = 397 um
total wire length on LAYER met5 = 0 um
total number of vias = 438627
up-via summary (total 438627):

-------------------------
 FR_MASTERSLICE         0
            li1    217473
           met1    218995
           met2      2118
           met3        41
           met4         0
-------------------------
                   438627


start 1st optimization iteration ...
    completing 10% with 71814 violations
    elapsed time = 00:00:06, memory = 1739.09 (MB)
    completing 20% with 71814 violations
    elapsed time = 00:00:14, memory = 1751.92 (MB)
    completing 30% with 62718 violations
    elapsed time = 00:00:20, memory = 1689.09 (MB)
    completing 40% with 62718 violations
    elapsed time = 00:00:28, memory = 1729.92 (MB)
    completing 50% with 62718 violations
    elapsed time = 00:00:37, memory = 1756.73 (MB)
    completing 60% with 51800 violations
    elapsed time = 00:00:44, memory = 1709.75 (MB)
    completing 70% with 51800 violations
    elapsed time = 00:00:53, memory = 1738.27 (MB)
    completing 80% with 43177 violations
    elapsed time = 00:01:00, memory = 1711.31 (MB)
    completing 90% with 43177 violations
    elapsed time = 00:01:09, memory = 1743.25 (MB)
    completing 100% with 34053 violations
    elapsed time = 00:01:17, memory = 1657.64 (MB)
  number of violations = 34059
cpu time = 00:12:48, elapsed time = 00:01:36, memory = 1657.64 (MB), peak = 1756.73 (MB)
total wire length = 2454170 um
total wire length on LAYER li1 = 7500 um
total wire length on LAYER met1 = 1327429 um
total wire length on LAYER met2 = 1088317 um
total wire length on LAYER met3 = 30565 um
total wire length on LAYER met4 = 357 um
total wire length on LAYER met5 = 0 um
total number of vias = 437537
up-via summary (total 437537):

-------------------------
 FR_MASTERSLICE         0
            li1    217501
           met1    217423
           met2      2560
           met3        53
           met4         0
-------------------------
                   437537


start 2nd optimization iteration ...
    completing 10% with 34059 violations
    elapsed time = 00:00:06, memory = 1731.37 (MB)
    completing 20% with 34059 violations
    elapsed time = 00:00:15, memory = 1749.43 (MB)
    completing 30% with 36973 violations
    elapsed time = 00:00:21, memory = 1691.97 (MB)
    completing 40% with 36973 violations
    elapsed time = 00:00:29, memory = 1726.35 (MB)
    completing 50% with 36973 violations
    elapsed time = 00:00:36, memory = 1746.73 (MB)
    completing 60% with 37464 violations
    elapsed time = 00:00:45, memory = 1734.57 (MB)
    completing 70% with 37464 violations
    elapsed time = 00:00:55, memory = 1748.60 (MB)
    completing 80% with 37451 violations
    elapsed time = 00:01:01, memory = 1709.55 (MB)
    completing 90% with 37451 violations
    elapsed time = 00:01:11, memory = 1739.98 (MB)
    completing 100% with 34824 violations
    elapsed time = 00:01:17, memory = 1612.89 (MB)
  number of violations = 34824
cpu time = 00:12:45, elapsed time = 00:01:36, memory = 1612.89 (MB), peak = 1757.29 (MB)
total wire length = 2450551 um
total wire length on LAYER li1 = 7501 um
total wire length on LAYER met1 = 1325894 um
total wire length on LAYER met2 = 1085866 um
total wire length on LAYER met3 = 30805 um
total wire length on LAYER met4 = 483 um
total wire length on LAYER met5 = 0 um
total number of vias = 437425
up-via summary (total 437425):

-------------------------
 FR_MASTERSLICE         0
            li1    217540
           met1    217187
           met2      2643
           met3        55
           met4         0
-------------------------
                   437425


start 3rd optimization iteration ...
    completing 10% with 34824 violations
    elapsed time = 00:00:05, memory = 1735.65 (MB)
    completing 20% with 34824 violations
    elapsed time = 00:00:10, memory = 1749.51 (MB)
    completing 30% with 28285 violations
    elapsed time = 00:00:14, memory = 1714.66 (MB)
    completing 40% with 28285 violations
    elapsed time = 00:00:21, memory = 1740.14 (MB)
    completing 50% with 28285 violations
    elapsed time = 00:00:27, memory = 1771.26 (MB)
    completing 60% with 21129 violations
    elapsed time = 00:00:32, memory = 1741.23 (MB)
    completing 70% with 21129 violations
    elapsed time = 00:00:38, memory = 1754.38 (MB)
    completing 80% with 13481 violations
    elapsed time = 00:00:43, memory = 1709.45 (MB)
    completing 90% with 13481 violations
    elapsed time = 00:00:49, memory = 1761.73 (MB)
    completing 100% with 5135 violations
    elapsed time = 00:00:56, memory = 1404.41 (MB)
  number of violations = 5135
cpu time = 00:09:19, elapsed time = 00:01:14, memory = 1404.41 (MB), peak = 1781.29 (MB)
total wire length = 2443056 um
total wire length on LAYER li1 = 4283 um
total wire length on LAYER met1 = 1259680 um
total wire length on LAYER met2 = 1086968 um
total wire length on LAYER met3 = 89189 um
total wire length on LAYER met4 = 2934 um
total wire length on LAYER met5 = 0 um
total number of vias = 443890
up-via summary (total 443890):

-------------------------
 FR_MASTERSLICE         0
            li1    214669
           met1    221260
           met2      7727
           met3       234
           met4         0
-------------------------
                   443890


start 4th optimization iteration ...
    completing 10% with 5135 violations
    elapsed time = 00:00:02, memory = 1717.84 (MB)
    completing 20% with 5135 violations
    elapsed time = 00:00:05, memory = 1752.43 (MB)
    completing 30% with 4252 violations
    elapsed time = 00:00:08, memory = 1716.26 (MB)
    completing 40% with 4252 violations
    elapsed time = 00:00:11, memory = 1742.68 (MB)
    completing 50% with 4252 violations
    elapsed time = 00:00:13, memory = 1752.16 (MB)
    completing 60% with 3163 violations
    elapsed time = 00:00:16, memory = 1745.27 (MB)
    completing 70% with 3163 violations
    elapsed time = 00:00:19, memory = 1762.15 (MB)
    completing 80% with 2285 violations
    elapsed time = 00:00:23, memory = 1716.39 (MB)
    completing 90% with 2285 violations
    elapsed time = 00:00:25, memory = 1751.34 (MB)
    completing 100% with 1191 violations
    elapsed time = 00:00:28, memory = 1754.18 (MB)
  number of violations = 1191
cpu time = 00:04:31, elapsed time = 00:00:45, memory = 1754.18 (MB), peak = 1781.29 (MB)
total wire length = 2443639 um
total wire length on LAYER li1 = 4231 um
total wire length on LAYER met1 = 1250269 um
total wire length on LAYER met2 = 1084516 um
total wire length on LAYER met3 = 98795 um
total wire length on LAYER met4 = 5826 um
total wire length on LAYER met5 = 0 um
total number of vias = 445758
up-via summary (total 445758):

-------------------------
 FR_MASTERSLICE         0
            li1    214641
           met1    222095
           met2      8623
           met3       399
           met4         0
-------------------------
                   445758


start 5th optimization iteration ...
    completing 10% with 1191 violations
    elapsed time = 00:00:00, memory = 1754.18 (MB)
    completing 20% with 1191 violations
    elapsed time = 00:00:02, memory = 1761.32 (MB)
    completing 30% with 906 violations
    elapsed time = 00:00:03, memory = 1731.91 (MB)
    completing 40% with 906 violations
    elapsed time = 00:00:04, memory = 1749.45 (MB)
    completing 50% with 906 violations
    elapsed time = 00:00:05, memory = 1755.12 (MB)
    completing 60% with 705 violations
    elapsed time = 00:00:07, memory = 1755.21 (MB)
    completing 70% with 705 violations
    elapsed time = 00:00:08, memory = 1755.21 (MB)
    completing 80% with 392 violations
    elapsed time = 00:00:10, memory = 1756.25 (MB)
    completing 90% with 392 violations
    elapsed time = 00:00:11, memory = 1756.41 (MB)
    completing 100% with 158 violations
    elapsed time = 00:00:12, memory = 1756.41 (MB)
  number of violations = 158
cpu time = 00:02:02, elapsed time = 00:00:30, memory = 1756.41 (MB), peak = 1781.29 (MB)
total wire length = 2443743 um
total wire length on LAYER li1 = 4213 um
total wire length on LAYER met1 = 1248260 um
total wire length on LAYER met2 = 1083563 um
total wire length on LAYER met3 = 100932 um
total wire length on LAYER met4 = 6773 um
total wire length on LAYER met5 = 0 um
total number of vias = 446107
up-via summary (total 446107):

-------------------------
 FR_MASTERSLICE         0
            li1    214607
           met1    222250
           met2      8801
           met3       449
           met4         0
-------------------------
                   446107


start 6th optimization iteration ...
    completing 10% with 158 violations
    elapsed time = 00:00:00, memory = 1756.41 (MB)
    completing 20% with 158 violations
    elapsed time = 00:00:01, memory = 1756.41 (MB)
    completing 30% with 110 violations
    elapsed time = 00:00:01, memory = 1756.41 (MB)
    completing 40% with 110 violations
    elapsed time = 00:00:02, memory = 1756.41 (MB)
    completing 50% with 110 violations
    elapsed time = 00:00:03, memory = 1756.41 (MB)
    completing 60% with 83 violations
    elapsed time = 00:00:03, memory = 1756.41 (MB)
    completing 70% with 83 violations
    elapsed time = 00:00:04, memory = 1756.41 (MB)
    completing 80% with 52 violations
    elapsed time = 00:00:04, memory = 1756.41 (MB)
    completing 90% with 52 violations
    elapsed time = 00:00:05, memory = 1756.43 (MB)
    completing 100% with 31 violations
    elapsed time = 00:00:05, memory = 1756.43 (MB)
  number of violations = 31
cpu time = 00:01:11, elapsed time = 00:00:24, memory = 1756.43 (MB), peak = 1781.29 (MB)
total wire length = 2443749 um
total wire length on LAYER li1 = 4215 um
total wire length on LAYER met1 = 1248072 um
total wire length on LAYER met2 = 1083410 um
total wire length on LAYER met3 = 101121 um
total wire length on LAYER met4 = 6927 um
total wire length on LAYER met5 = 0 um
total number of vias = 446181
up-via summary (total 446181):

-------------------------
 FR_MASTERSLICE         0
            li1    214615
           met1    222278
           met2      8827
           met3       461
           met4         0
-------------------------
                   446181


start 7th optimization iteration ...
    completing 10% with 31 violations
    elapsed time = 00:00:00, memory = 1756.43 (MB)
    completing 20% with 31 violations
    elapsed time = 00:00:00, memory = 1756.43 (MB)
    completing 30% with 22 violations
    elapsed time = 00:00:01, memory = 1756.43 (MB)
    completing 40% with 22 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 50% with 22 violations
    elapsed time = 00:00:02, memory = 1756.57 (MB)
    completing 60% with 22 violations
    elapsed time = 00:00:02, memory = 1756.57 (MB)
    completing 70% with 22 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 80% with 6 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 90% with 6 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 100% with 4 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
  number of violations = 4
cpu time = 00:00:46, elapsed time = 00:00:04, memory = 1756.57 (MB), peak = 1781.29 (MB)
total wire length = 2443744 um
total wire length on LAYER li1 = 4214 um
total wire length on LAYER met1 = 1248040 um
total wire length on LAYER met2 = 1083370 um
total wire length on LAYER met3 = 101154 um
total wire length on LAYER met4 = 6962 um
total wire length on LAYER met5 = 0 um
total number of vias = 446178
up-via summary (total 446178):

-------------------------
 FR_MASTERSLICE         0
            li1    214613
           met1    222277
           met2      8825
           met3       463
           met4         0
-------------------------
                   446178


start 8th optimization iteration ...
    completing 10% with 4 violations
    elapsed time = 00:00:00, memory = 1756.57 (MB)
    completing 20% with 4 violations
    elapsed time = 00:00:00, memory = 1756.57 (MB)
    completing 30% with 4 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 40% with 4 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 50% with 4 violations
    elapsed time = 00:00:02, memory = 1756.57 (MB)
    completing 60% with 4 violations
    elapsed time = 00:00:02, memory = 1756.57 (MB)
    completing 70% with 4 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 80% with 4 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 90% with 4 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
  number of violations = 0
cpu time = 00:00:45, elapsed time = 00:00:04, memory = 1756.57 (MB), peak = 1781.29 (MB)
total wire length = 2443747 um
total wire length on LAYER li1 = 4211 um
total wire length on LAYER met1 = 1247995 um
total wire length on LAYER met2 = 1083372 um
total wire length on LAYER met3 = 101205 um
total wire length on LAYER met4 = 6962 um
total wire length on LAYER met5 = 0 um
total number of vias = 446185
up-via summary (total 446185):

-------------------------
 FR_MASTERSLICE         0
            li1    214611
           met1    222280
           met2      8831
           met3       463
           met4         0
-------------------------
                   446185


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1756.57 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 1756.57 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 1756.57 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 1756.57 (MB)
  number of violations = 0
cpu time = 00:00:49, elapsed time = 00:00:05, memory = 1756.57 (MB), peak = 1781.29 (MB)
total wire length = 2443747 um
total wire length on LAYER li1 = 4211 um
total wire length on LAYER met1 = 1247995 um
total wire length on LAYER met2 = 1083372 um
total wire length on LAYER met3 = 101205 um
total wire length on LAYER met4 = 6962 um
total wire length on LAYER met5 = 0 um
total number of vias = 446185
up-via summary (total 446185):

-------------------------
 FR_MASTERSLICE         0
            li1    214611
           met1    222280
           met2      8831
           met3       463
           met4         0
-------------------------
                   446185


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1756.57 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 1756.57 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 1756.57 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 1756.57 (MB)
  number of violations = 0
cpu time = 00:00:53, elapsed time = 00:00:05, memory = 1756.57 (MB), peak = 1781.29 (MB)
total wire length = 2443747 um
total wire length on LAYER li1 = 4211 um
total wire length on LAYER met1 = 1247995 um
total wire length on LAYER met2 = 1083372 um
total wire length on LAYER met3 = 101205 um
total wire length on LAYER met4 = 6962 um
total wire length on LAYER met5 = 0 um
total number of vias = 446185
up-via summary (total 446185):

-------------------------
 FR_MASTERSLICE         0
            li1    214611
           met1    222280
           met2      8831
           met3       463
           met4         0
-------------------------
                   446185


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1756.57 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 1756.57 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 1756.57 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:06, memory = 1756.57 (MB)
  number of violations = 0
cpu time = 00:01:01, elapsed time = 00:00:06, memory = 1756.57 (MB), peak = 1781.29 (MB)
total wire length = 2443747 um
total wire length on LAYER li1 = 4211 um
total wire length on LAYER met1 = 1247995 um
total wire length on LAYER met2 = 1083372 um
total wire length on LAYER met3 = 101205 um
total wire length on LAYER met4 = 6962 um
total wire length on LAYER met5 = 0 um
total number of vias = 446185
up-via summary (total 446185):

-------------------------
 FR_MASTERSLICE         0
            li1    214611
           met1    222280
           met2      8831
           met3       463
           met4         0
-------------------------
                   446185


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1756.57 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 1756.57 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 1756.57 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:06, memory = 1756.57 (MB)
  number of violations = 0
cpu time = 00:01:01, elapsed time = 00:00:06, memory = 1756.57 (MB), peak = 1781.29 (MB)
total wire length = 2443747 um
total wire length on LAYER li1 = 4211 um
total wire length on LAYER met1 = 1247995 um
total wire length on LAYER met2 = 1083372 um
total wire length on LAYER met3 = 101205 um
total wire length on LAYER met4 = 6962 um
total wire length on LAYER met5 = 0 um
total number of vias = 446185
up-via summary (total 446185):

-------------------------
 FR_MASTERSLICE         0
            li1    214611
           met1    222280
           met2      8831
           met3       463
           met4         0
-------------------------
                   446185


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1756.57 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 1756.57 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 1756.57 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:06, memory = 1756.57 (MB)
  number of violations = 0
cpu time = 00:01:01, elapsed time = 00:00:06, memory = 1756.57 (MB), peak = 1781.29 (MB)
total wire length = 2443747 um
total wire length on LAYER li1 = 4211 um
total wire length on LAYER met1 = 1247995 um
total wire length on LAYER met2 = 1083372 um
total wire length on LAYER met3 = 101205 um
total wire length on LAYER met4 = 6962 um
total wire length on LAYER met5 = 0 um
total number of vias = 446185
up-via summary (total 446185):

-------------------------
 FR_MASTERSLICE         0
            li1    214611
           met1    222280
           met2      8831
           met3       463
           met4         0
-------------------------
                   446185


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 1756.57 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 1756.57 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 1756.57 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 1756.57 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 1756.57 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:05, memory = 1756.57 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 1756.57 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:06, memory = 1756.57 (MB)
  number of violations = 0
cpu time = 00:01:01, elapsed time = 00:00:06, memory = 1756.57 (MB), peak = 1781.29 (MB)
total wire length = 2443747 um
total wire length on LAYER li1 = 4211 um
total wire length on LAYER met1 = 1247995 um
total wire length on LAYER met2 = 1083372 um
total wire length on LAYER met3 = 101205 um
total wire length on LAYER met4 = 6962 um
total wire length on LAYER met5 = 0 um
total number of vias = 446185
up-via summary (total 446185):

-------------------------
 FR_MASTERSLICE         0
            li1    214611
           met1    222280
           met2      8831
           met3       463
           met4         0
-------------------------
                   446185


complete detail routing
total wire length = 2443747 um
total wire length on LAYER li1 = 4211 um
total wire length on LAYER met1 = 1247995 um
total wire length on LAYER met2 = 1083372 um
total wire length on LAYER met3 = 101205 um
total wire length on LAYER met4 = 6962 um
total wire length on LAYER met5 = 0 um
total number of vias = 446185
up-via summary (total 446185):

-------------------------
 FR_MASTERSLICE         0
            li1    214611
           met1    222280
           met2      8831
           met3       463
           met4         0
-------------------------
                   446185

cpu time = 01:03:11, elapsed time = 00:08:38, memory = 1756.57 (MB), peak = 1781.29 (MB)

post processing ...

Runtime taken (hrt): 544.255
[36m[INFO]: Changing layout from /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/addspacers.def to /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def[37m
[36m[INFO]: Running SPEF Extraction...[37m
Start parsing LEF file...
Parsing LEF file done.
Start parsing DEF file...
Parsing DEF file done.

Parameters Used:
Edge Capacitance Factor: 1.0
Wire model: L 

RC Extraction is done
Start writing SPEF file
Writing SPEF is done
[36m[INFO]: Running Static Timing Analysis...[37m
OpenSTA 2.2.0 7662c12482 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: cannot open '/root/.sta'.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib, line 31 default_operating_condition ff_n40C_1v95 not found.
Warning: /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 123486 module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_866.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 225319 module sky130_fd_sc_hd__fill_1 not found.  Creating black box for FILLER_0_98.
Warning: /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v, line 225325 module sky130_fd_sc_hd__fill_2 not found.  Creating black box for FILLER_0_151.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 6.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 6.0
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
tns 0.00
wns 0.00
[36m[INFO]: Routing completed for user_proj_example/17-12_19-14 in 0h17m6s[37m
[36m[INFO]: Writing Powered Verilog...[37m
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
Notice 0: Design: user_proj_example
Notice 0: 		Created 100000 Insts
Notice 0: 		Created 200000 Insts
Notice 0:     Created 606 pins.
Notice 0:     Created 289318 components and 1327027 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39530 nets and 206137 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
Top-level design name: user_proj_example
Found port VPWR of type SIGNAL
Found port VGND of type SIGNAL
Power net:  VPWR
Ground net: VGND
Modified power connections of 289318 cells (Remaining: 0 ).
[36m[INFO]: Writing Verilog...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/user_proj_example.powered.def
Notice 0: Design: user_proj_example
Notice 0: 		Created 100000 Insts
Notice 0: 		Created 200000 Insts
Notice 0:     Created 606 pins.
Notice 0:     Created 289318 components and 1327027 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39532 nets and 1326873 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/routing/user_proj_example.powered.def
[36m[INFO]: Rewriting /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v into /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v[37m
[36m[INFO]: Changing netlist from /project/openlane/user_proj_example/runs/user_proj_example/results/synthesis/user_proj_example.synthesis_preroute.v to /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v[37m
[36m[INFO]: Running Magic to generate various views...[37m
[36m[INFO]: Streaming out GDS II...[37m

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/mag_lef_gds.tcl" from command line.
Reading LEF data from file /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 111 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 118 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 159 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 160 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 163 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 200 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 201 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 204 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 241 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 242 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 245 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 282 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 283 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 789 lines.
Reading DEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def.
This action cannot be undone.
  Processed 5 vias total.
  Processed 289318 subcell instances total.
  Processed 606 pins total.
  Processed 2 special nets total.
  Processed 39530 nets total.
DEF read: Processed 1352465 lines.
[INFO]: Zeroizing Origin
[INFO]: Current Box Values: 0 0 239540 240000
[INFO]: Writing abstract LEF
Generating LEF output /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.lef for cell user_proj_example:
Diagnostic:  Write LEF header for cell user_proj_example
Diagnostic:  Writing LEF output for cell user_proj_example
Diagnostic:  Scale value is 0.005000
[INFO]: LEF Write Complete
   Writing cell user_proj_example
   Writing cell sky130_fd_sc_hd__decap_4
   Writing cell sky130_fd_sc_hd__decap_12
   Writing cell sky130_fd_sc_hd__diode_2
   Writing cell sky130_fd_sc_hd__decap_3
   Writing cell sky130_fd_sc_hd__dfxtp_4
   Writing cell sky130_fd_sc_hd__decap_8
   Writing cell sky130_fd_sc_hd__tapvpwrvgnd_1
   Writing cell sky130_fd_sc_hd__fill_2
   Writing cell sky130_fd_sc_hd__decap_6
   Writing cell sky130_fd_sc_hd__fill_1
   Writing cell sky130_fd_sc_hd__o22a_4
   Writing cell sky130_fd_sc_hd__inv_2
   Writing cell sky130_fd_sc_hd__or4_4
   Writing cell sky130_fd_sc_hd__nor2_4
   Writing cell sky130_fd_sc_hd__and4_4
   Writing cell sky130_fd_sc_hd__buf_2
   Writing cell sky130_fd_sc_hd__and2_4
   Writing cell sky130_fd_sc_hd__conb_1
   Writing cell sky130_fd_sc_hd__or2_4
   Writing cell sky130_fd_sc_hd__a2bb2o_4
   Writing cell sky130_fd_sc_hd__or3_4
   Writing cell sky130_fd_sc_hd__a32o_4
   Writing cell sky130_fd_sc_hd__a211o_4
   Writing cell sky130_fd_sc_hd__and3_4
   Writing cell sky130_fd_sc_hd__nand2_4
   Writing cell sky130_fd_sc_hd__clkbuf_1
   Writing cell sky130_fd_sc_hd__a22oi_4
   Writing cell sky130_fd_sc_hd__a21boi_4
   Writing cell sky130_fd_sc_hd__o21a_4
   Writing cell sky130_fd_sc_hd__clkbuf_16
   Writing cell sky130_fd_sc_hd__a21o_4
   Writing cell sky130_fd_sc_hd__a2111o_4
   Writing cell sky130_fd_sc_hd__o21ai_4
   Writing cell sky130_fd_sc_hd__a21oi_4
   Writing cell sky130_fd_sc_hd__o41a_4
   Writing cell sky130_fd_sc_hd__dfrtp_4
   Writing cell sky130_fd_sc_hd__dfstp_4
   Writing cell sky130_fd_sc_hd__o32a_4
   Writing cell sky130_fd_sc_hd__ebufn_2
   Writing cell sky130_fd_sc_hd__a21bo_4
[INFO]: GDS Write Complete

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/maglef.tcl" from command line.
Reading LEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.lef.
This action cannot be undone.
LEF read: Processed 4872 lines.
[INFO]: DONE GENERATING MAGLEF VIEW
[36m[INFO]: Running Magic Spice Export...[37m

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/project/openlane/user_proj_example/runs/user_proj_example/tmp/magic_spice.tcl" from command line.
Reading LEF data from file /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 111 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 118 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 159 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 160 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 163 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 200 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 201 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 204 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 241 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 242 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 245 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 282 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 283 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 789 lines.
Reading DEF data from file /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def.
This action cannot be undone.
  Processed 5 vias total.
  Processed 289318 subcell instances total.
  Processed 606 pins total.
  Processed 2 special nets total.
  Processed 39530 nets total.
DEF read: Processed 1352465 lines.
Extracting sky130_fd_sc_hd__a2111o_4 into sky130_fd_sc_hd__a2111o_4.ext:
Extracting sky130_fd_sc_hd__o41a_4 into sky130_fd_sc_hd__o41a_4.ext:
Extracting sky130_fd_sc_hd__a21boi_4 into sky130_fd_sc_hd__a21boi_4.ext:
Extracting sky130_fd_sc_hd__a21oi_4 into sky130_fd_sc_hd__a21oi_4.ext:
Extracting sky130_fd_sc_hd__a21bo_4 into sky130_fd_sc_hd__a21bo_4.ext:
Extracting sky130_fd_sc_hd__a21o_4 into sky130_fd_sc_hd__a21o_4.ext:
Extracting sky130_fd_sc_hd__and3_4 into sky130_fd_sc_hd__and3_4.ext:
Extracting sky130_fd_sc_hd__or3_4 into sky130_fd_sc_hd__or3_4.ext:
Extracting sky130_fd_sc_hd__o32a_4 into sky130_fd_sc_hd__o32a_4.ext:
Extracting sky130_fd_sc_hd__a211o_4 into sky130_fd_sc_hd__a211o_4.ext:
Extracting sky130_fd_sc_hd__and4_4 into sky130_fd_sc_hd__and4_4.ext:
Extracting sky130_fd_sc_hd__a22oi_4 into sky130_fd_sc_hd__a22oi_4.ext:
Extracting sky130_fd_sc_hd__o21ai_4 into sky130_fd_sc_hd__o21ai_4.ext:
Extracting sky130_fd_sc_hd__nor2_4 into sky130_fd_sc_hd__nor2_4.ext:
Extracting sky130_fd_sc_hd__or4_4 into sky130_fd_sc_hd__or4_4.ext:
Extracting sky130_fd_sc_hd__o21a_4 into sky130_fd_sc_hd__o21a_4.ext:
Extracting sky130_fd_sc_hd__a32o_4 into sky130_fd_sc_hd__a32o_4.ext:
Extracting sky130_fd_sc_hd__nand2_4 into sky130_fd_sc_hd__nand2_4.ext:
Extracting sky130_fd_sc_hd__o22a_4 into sky130_fd_sc_hd__o22a_4.ext:
Extracting sky130_fd_sc_hd__inv_2 into sky130_fd_sc_hd__inv_2.ext:
Extracting sky130_fd_sc_hd__or2_4 into sky130_fd_sc_hd__or2_4.ext:
Extracting sky130_fd_sc_hd__and2_4 into sky130_fd_sc_hd__and2_4.ext:
Extracting sky130_fd_sc_hd__a2bb2o_4 into sky130_fd_sc_hd__a2bb2o_4.ext:
Extracting sky130_fd_sc_hd__conb_1 into sky130_fd_sc_hd__conb_1.ext:
Extracting sky130_fd_sc_hd__buf_2 into sky130_fd_sc_hd__buf_2.ext:
Extracting sky130_fd_sc_hd__ebufn_2 into sky130_fd_sc_hd__ebufn_2.ext:
Extracting sky130_fd_sc_hd__dfrtp_4 into sky130_fd_sc_hd__dfrtp_4.ext:
Extracting sky130_fd_sc_hd__dfstp_4 into sky130_fd_sc_hd__dfstp_4.ext:
Extracting sky130_fd_sc_hd__dfxtp_4 into sky130_fd_sc_hd__dfxtp_4.ext:
Extracting sky130_fd_sc_hd__tapvpwrvgnd_1 into sky130_fd_sc_hd__tapvpwrvgnd_1.ext:
Extracting sky130_fd_sc_hd__clkbuf_16 into sky130_fd_sc_hd__clkbuf_16.ext:
Extracting sky130_fd_sc_hd__clkbuf_1 into sky130_fd_sc_hd__clkbuf_1.ext:
Extracting sky130_fd_sc_hd__diode_2 into sky130_fd_sc_hd__diode_2.ext:
Extracting sky130_fd_sc_hd__decap_4 into sky130_fd_sc_hd__decap_4.ext:
Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext:
Extracting sky130_fd_sc_hd__decap_8 into sky130_fd_sc_hd__decap_8.ext:
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:
Extracting sky130_fd_sc_hd__decap_12 into sky130_fd_sc_hd__decap_12.ext:
Extracting sky130_fd_sc_hd__decap_6 into sky130_fd_sc_hd__decap_6.ext:
Extracting sky130_fd_sc_hd__fill_1 into sky130_fd_sc_hd__fill_1.ext:
Extracting user_proj_example into user_proj_example.ext:
Created database crash recovery file /tmp//MAG584.yLskqs
exttospice finished.
Using technology "sky130A", version 1.0.81-0-gb184e85
[36m[INFO]: Saving Magic Views in /project[37m
[36m[INFO]: Running Magic DRC...[37m

Magic 8.3 revision 92 - Compiled on Sat Dec  5 17:44:54 UTC 2020.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130: scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/drc.tcl" from command line.
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: user_proj_example
Reading "sky130_fd_sc_hd__decap_4".
Error while reading cell "sky130_fd_sc_hd__decap_4" (byte position 148): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__decap_12".
Error while reading cell "sky130_fd_sc_hd__decap_12" (byte position 2940): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__diode_2".
Error while reading cell "sky130_fd_sc_hd__diode_2" (byte position 7074): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__decap_3".
Error while reading cell "sky130_fd_sc_hd__decap_3" (byte position 10560): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__dfxtp_4".
Error while reading cell "sky130_fd_sc_hd__dfxtp_4" (byte position 13222): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__decap_8".
Error while reading cell "sky130_fd_sc_hd__decap_8" (byte position 27378): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__decap_6".
Error while reading cell "sky130_fd_sc_hd__decap_6" (byte position 33998): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__o22a_4".
Error while reading cell "sky130_fd_sc_hd__o22a_4" (byte position 38424): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__inv_2".
Error while reading cell "sky130_fd_sc_hd__inv_2" (byte position 48104): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__or4_4".
Error while reading cell "sky130_fd_sc_hd__or4_4" (byte position 51906): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nor2_4".
Error while reading cell "sky130_fd_sc_hd__nor2_4" (byte position 59208): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__and4_4".
Error while reading cell "sky130_fd_sc_hd__and4_4" (byte position 66310): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__buf_2".
Error while reading cell "sky130_fd_sc_hd__buf_2" (byte position 73754): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__and2_4".
Error while reading cell "sky130_fd_sc_hd__and2_4" (byte position 78246): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__conb_1".
Error while reading cell "sky130_fd_sc_hd__conb_1" (byte position 83988): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__or2_4".
Error while reading cell "sky130_fd_sc_hd__or2_4" (byte position 87346): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a2bb2o_4".
Error while reading cell "sky130_fd_sc_hd__a2bb2o_4" (byte position 93106): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__or3_4".
Error while reading cell "sky130_fd_sc_hd__or3_4" (byte position 104564): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a32o_4".
Error while reading cell "sky130_fd_sc_hd__a32o_4" (byte position 111678): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a211o_4".
Error while reading cell "sky130_fd_sc_hd__a211o_4" (byte position 123870): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__and3_4".
Error while reading cell "sky130_fd_sc_hd__and3_4" (byte position 132986): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__nand2_4".
Error while reading cell "sky130_fd_sc_hd__nand2_4" (byte position 139878): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__clkbuf_1".
Error while reading cell "sky130_fd_sc_hd__clkbuf_1" (byte position 147518): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a22oi_4".
Error while reading cell "sky130_fd_sc_hd__a22oi_4" (byte position 151324): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21boi_4".
Error while reading cell "sky130_fd_sc_hd__a21boi_4" (byte position 163374): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o21a_4".
Error while reading cell "sky130_fd_sc_hd__o21a_4" (byte position 172862): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__clkbuf_16".
Error while reading cell "sky130_fd_sc_hd__clkbuf_16" (byte position 180844): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21o_4".
Error while reading cell "sky130_fd_sc_hd__a21o_4" (byte position 193572): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a2111o_4".
Error while reading cell "sky130_fd_sc_hd__a2111o_4" (byte position 201794): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o21ai_4".
Error while reading cell "sky130_fd_sc_hd__o21ai_4" (byte position 214204): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21oi_4".
Error while reading cell "sky130_fd_sc_hd__a21oi_4" (byte position 222314): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o41a_4".
Error while reading cell "sky130_fd_sc_hd__o41a_4" (byte position 230904): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__dfrtp_4".
Error while reading cell "sky130_fd_sc_hd__dfrtp_4" (byte position 244064): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__dfstp_4".
Error while reading cell "sky130_fd_sc_hd__dfstp_4" (byte position 261912): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__o32a_4".
Error while reading cell "sky130_fd_sc_hd__o32a_4" (byte position 279642): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__ebufn_2".
Error while reading cell "sky130_fd_sc_hd__ebufn_2" (byte position 291946): Unknown layer/datatype in boundary, layer=236 type=0
Reading "sky130_fd_sc_hd__a21bo_4".
Error while reading cell "sky130_fd_sc_hd__a21bo_4" (byte position 299198): Unknown layer/datatype in boundary, layer=236 type=0
Reading "user_proj_example".
    100 uses
    200 uses
    300 uses
    400 uses
    500 uses
    600 uses
    700 uses
    800 uses
    900 uses
    1000 uses
    1100 uses
    1200 uses
    1300 uses
    1400 uses
    1500 uses
    1600 uses
    1700 uses
    1800 uses
    1900 uses
    2000 uses
    2100 uses
    2200 uses
    2300 uses
    2400 uses
    2500 uses
    2600 uses
    2700 uses
    2800 uses
    2900 uses
    3000 uses
    3100 uses
    3200 uses
    3300 uses
    3400 uses
    3500 uses
    3600 uses
    3700 uses
    3800 uses
    3900 uses
    4000 uses
    4100 uses
    4200 uses
    4300 uses
    4400 uses
    4500 uses
    4600 uses
    4700 uses
    4800 uses
    4900 uses
    5000 uses
    5100 uses
    5200 uses
    5300 uses
    5400 uses
    5500 uses
    5600 uses
    5700 uses
    5800 uses
    5900 uses
    6000 uses
    6100 uses
    6200 uses
    6300 uses
    6400 uses
    6500 uses
    6600 uses
    6700 uses
    6800 uses
    6900 uses
    7000 uses
    7100 uses
    7200 uses
    7300 uses
    7400 uses
    7500 uses
    7600 uses
    7700 uses
    7800 uses
    7900 uses
    8000 uses
    8100 uses
    8200 uses
    8300 uses
    8400 uses
    8500 uses
    8600 uses
    8700 uses
    8800 uses
    8900 uses
    9000 uses
    9100 uses
    9200 uses
    9300 uses
    9400 uses
    9500 uses
    9600 uses
    9700 uses
    9800 uses
    9900 uses
    10000 uses
    10100 uses
    10200 uses
    10300 uses
    10400 uses
    10500 uses
    10600 uses
    10700 uses
    10800 uses
    10900 uses
    11000 uses
    11100 uses
    11200 uses
    11300 uses
    11400 uses
    11500 uses
    11600 uses
    11700 uses
    11800 uses
    11900 uses
    12000 uses
    12100 uses
    12200 uses
    12300 uses
    12400 uses
    12500 uses
    12600 uses
    12700 uses
    12800 uses
    12900 uses
    13000 uses
    13100 uses
    13200 uses
    13300 uses
    13400 uses
    13500 uses
    13600 uses
    13700 uses
    13800 uses
    13900 uses
    14000 uses
    14100 uses
    14200 uses
    14300 uses
    14400 uses
    14500 uses
    14600 uses
    14700 uses
    14800 uses
    14900 uses
    15000 uses
    15100 uses
    15200 uses
    15300 uses
    15400 uses
    15500 uses
    15600 uses
    15700 uses
    15800 uses
    15900 uses
    16000 uses
    16100 uses
    16200 uses
    16300 uses
    16400 uses
    16500 uses
    16600 uses
    16700 uses
    16800 uses
    16900 uses
    17000 uses
    17100 uses
    17200 uses
    17300 uses
    17400 uses
    17500 uses
    17600 uses
    17700 uses
    17800 uses
    17900 uses
    18000 uses
    18100 uses
    18200 uses
    18300 uses
    18400 uses
    18500 uses
    18600 uses
    18700 uses
    18800 uses
    18900 uses
    19000 uses
    19100 uses
    19200 uses
    19300 uses
    19400 uses
    19500 uses
    19600 uses
    19700 uses
    19800 uses
    19900 uses
    20000 uses
    20100 uses
    20200 uses
    20300 uses
    20400 uses
    20500 uses
    20600 uses
    20700 uses
    20800 uses
    20900 uses
    21000 uses
    21100 uses
    21200 uses
    21300 uses
    21400 uses
    21500 uses
    21600 uses
    21700 uses
    21800 uses
    21900 uses
    22000 uses
    22100 uses
    22200 uses
    22300 uses
    22400 uses
    22500 uses
    22600 uses
    22700 uses
    22800 uses
    22900 uses
    23000 uses
    23100 uses
    23200 uses
    23300 uses
    23400 uses
    23500 uses
    23600 uses
    23700 uses
    23800 uses
    23900 uses
    24000 uses
    24100 uses
    24200 uses
    24300 uses
    24400 uses
    24500 uses
    24600 uses
    24700 uses
    24800 uses
    24900 uses
    25000 uses
    25100 uses
    25200 uses
    25300 uses
    25400 uses
    25500 uses
    25600 uses
    25700 uses
    25800 uses
    25900 uses
    26000 uses
    26100 uses
    26200 uses
    26300 uses
    26400 uses
    26500 uses
    26600 uses
    26700 uses
    26800 uses
    26900 uses
    27000 uses
    27100 uses
    27200 uses
    27300 uses
    27400 uses
    27500 uses
    27600 uses
    27700 uses
    27800 uses
    27900 uses
    28000 uses
    28100 uses
    28200 uses
    28300 uses
    28400 uses
    28500 uses
    28600 uses
    28700 uses
    28800 uses
    28900 uses
    29000 uses
    29100 uses
    29200 uses
    29300 uses
    29400 uses
    29500 uses
    29600 uses
    29700 uses
    29800 uses
    29900 uses
    30000 uses
    30100 uses
    30200 uses
    30300 uses
    30400 uses
    30500 uses
    30600 uses
    30700 uses
    30800 uses
    30900 uses
    31000 uses
    31100 uses
    31200 uses
    31300 uses
    31400 uses
    31500 uses
    31600 uses
    31700 uses
    31800 uses
    31900 uses
    32000 uses
    32100 uses
    32200 uses
    32300 uses
    32400 uses
    32500 uses
    32600 uses
    32700 uses
    32800 uses
    32900 uses
    33000 uses
    33100 uses
    33200 uses
    33300 uses
    33400 uses
    33500 uses
    33600 uses
    33700 uses
    33800 uses
    33900 uses
    34000 uses
    34100 uses
    34200 uses
    34300 uses
    34400 uses
    34500 uses
    34600 uses
    34700 uses
    34800 uses
    34900 uses
    35000 uses
    35100 uses
    35200 uses
    35300 uses
    35400 uses
    35500 uses
    35600 uses
    35700 uses
    35800 uses
    35900 uses
    36000 uses
    36100 uses
    36200 uses
    36300 uses
    36400 uses
    36500 uses
    36600 uses
    36700 uses
    36800 uses
    36900 uses
    37000 uses
    37100 uses
    37200 uses
    37300 uses
    37400 uses
    37500 uses
    37600 uses
    37700 uses
    37800 uses
    37900 uses
    38000 uses
    38100 uses
    38200 uses
    38300 uses
    38400 uses
    38500 uses
    38600 uses
    38700 uses
    38800 uses
    38900 uses
    39000 uses
    39100 uses
    39200 uses
    39300 uses
    39400 uses
    39500 uses
    39600 uses
    39700 uses
    39800 uses
    39900 uses
    40000 uses
    40100 uses
    40200 uses
    40300 uses
    40400 uses
    40500 uses
    40600 uses
    40700 uses
    40800 uses
    40900 uses
    41000 uses
    41100 uses
    41200 uses
    41300 uses
    41400 uses
    41500 uses
    41600 uses
    41700 uses
    41800 uses
    41900 uses
    42000 uses
    42100 uses
    42200 uses
    42300 uses
    42400 uses
    42500 uses
    42600 uses
    42700 uses
    42800 uses
    42900 uses
    43000 uses
    43100 uses
    43200 uses
    43300 uses
    43400 uses
    43500 uses
    43600 uses
    43700 uses
    43800 uses
    43900 uses
    44000 uses
    44100 uses
    44200 uses
    44300 uses
    44400 uses
    44500 uses
    44600 uses
    44700 uses
    44800 uses
    44900 uses
    45000 uses
    45100 uses
    45200 uses
    45300 uses
    45400 uses
    45500 uses
    45600 uses
    45700 uses
    45800 uses
    45900 uses
    46000 uses
    46100 uses
    46200 uses
    46300 uses
    46400 uses
    46500 uses
    46600 uses
    46700 uses
    46800 uses
    46900 uses
    47000 uses
    47100 uses
    47200 uses
    47300 uses
    47400 uses
    47500 uses
    47600 uses
    47700 uses
    47800 uses
    47900 uses
    48000 uses
    48100 uses
    48200 uses
    48300 uses
    48400 uses
    48500 uses
    48600 uses
    48700 uses
    48800 uses
    48900 uses
    49000 uses
    49100 uses
    49200 uses
    49300 uses
    49400 uses
    49500 uses
    49600 uses
    49700 uses
    49800 uses
    49900 uses
    50000 uses
    50100 uses
    50200 uses
    50300 uses
    50400 uses
    50500 uses
    50600 uses
    50700 uses
    50800 uses
    50900 uses
    51000 uses
    51100 uses
    51200 uses
    51300 uses
    51400 uses
    51500 uses
    51600 uses
    51700 uses
    51800 uses
    51900 uses
    52000 uses
    52100 uses
    52200 uses
    52300 uses
    52400 uses
    52500 uses
    52600 uses
    52700 uses
    52800 uses
    52900 uses
    53000 uses
    53100 uses
    53200 uses
    53300 uses
    53400 uses
    53500 uses
    53600 uses
    53700 uses
    53800 uses
    53900 uses
    54000 uses
    54100 uses
    54200 uses
    54300 uses
    54400 uses
    54500 uses
    54600 uses
    54700 uses
    54800 uses
    54900 uses
    55000 uses
    55100 uses
    55200 uses
    55300 uses
    55400 uses
    55500 uses
    55600 uses
    55700 uses
    55800 uses
    55900 uses
    56000 uses
    56100 uses
    56200 uses
    56300 uses
    56400 uses
    56500 uses
    56600 uses
    56700 uses
    56800 uses
    56900 uses
    57000 uses
    57100 uses
    57200 uses
    57300 uses
    57400 uses
    57500 uses
    57600 uses
    57700 uses
    57800 uses
    57900 uses
    58000 uses
    58100 uses
    58200 uses
    58300 uses
    58400 uses
    58500 uses
    58600 uses
    58700 uses
    58800 uses
    58900 uses
    59000 uses
    59100 uses
    59200 uses
    59300 uses
    59400 uses
    59500 uses
    59600 uses
    59700 uses
    59800 uses
    59900 uses
    60000 uses
    60100 uses
    60200 uses
    60300 uses
    60400 uses
    60500 uses
    60600 uses
    60700 uses
    60800 uses
    60900 uses
    61000 uses
    61100 uses
    61200 uses
    61300 uses
    61400 uses
    61500 uses
    61600 uses
    61700 uses
    61800 uses
    61900 uses
    62000 uses
    62100 uses
    62200 uses
    62300 uses
    62400 uses
    62500 uses
    62600 uses
    62700 uses
    62800 uses
    62900 uses
    63000 uses
    63100 uses
    63200 uses
    63300 uses
    63400 uses
    63500 uses
    63600 uses
    63700 uses
    63800 uses
    63900 uses
    64000 uses
    64100 uses
    64200 uses
    64300 uses
    64400 uses
    64500 uses
    64600 uses
    64700 uses
    64800 uses
    64900 uses
    65000 uses
    65100 uses
    65200 uses
    65300 uses
    65400 uses
    65500 uses
    65600 uses
    65700 uses
    65800 uses
    65900 uses
    66000 uses
    66100 uses
    66200 uses
    66300 uses
    66400 uses
    66500 uses
    66600 uses
    66700 uses
    66800 uses
    66900 uses
    67000 uses
    67100 uses
    67200 uses
    67300 uses
    67400 uses
    67500 uses
    67600 uses
    67700 uses
    67800 uses
    67900 uses
    68000 uses
    68100 uses
    68200 uses
    68300 uses
    68400 uses
    68500 uses
    68600 uses
    68700 uses
    68800 uses
    68900 uses
    69000 uses
    69100 uses
    69200 uses
    69300 uses
    69400 uses
    69500 uses
    69600 uses
    69700 uses
    69800 uses
    69900 uses
    70000 uses
    70100 uses
    70200 uses
    70300 uses
    70400 uses
    70500 uses
    70600 uses
    70700 uses
    70800 uses
    70900 uses
    71000 uses
    71100 uses
    71200 uses
    71300 uses
    71400 uses
    71500 uses
    71600 uses
    71700 uses
    71800 uses
    71900 uses
    72000 uses
    72100 uses
    72200 uses
    72300 uses
    72400 uses
    72500 uses
    72600 uses
    72700 uses
    72800 uses
    72900 uses
    73000 uses
    73100 uses
    73200 uses
    73300 uses
    73400 uses
    73500 uses
    73600 uses
    73700 uses
    73800 uses
    73900 uses
    74000 uses
    74100 uses
    74200 uses
    74300 uses
    74400 uses
    74500 uses
    74600 uses
    74700 uses
    74800 uses
    74900 uses
    75000 uses
    75100 uses
    75200 uses
    75300 uses
    75400 uses
    75500 uses
    75600 uses
    75700 uses
    75800 uses
    75900 uses
    76000 uses
    76100 uses
    76200 uses
    76300 uses
    76400 uses
    76500 uses
    76600 uses
    76700 uses
    76800 uses
    76900 uses
    77000 uses
    77100 uses
    77200 uses
    77300 uses
    77400 uses
    77500 uses
    77600 uses
    77700 uses
    77800 uses
    77900 uses
    78000 uses
    78100 uses
    78200 uses
    78300 uses
    78400 uses
    78500 uses
    78600 uses
    78700 uses
    78800 uses
    78900 uses
    79000 uses
    79100 uses
    79200 uses
    79300 uses
    79400 uses
    79500 uses
    79600 uses
    79700 uses
    79800 uses
    79900 uses
    80000 uses
    80100 uses
    80200 uses
    80300 uses
    80400 uses
    80500 uses
    80600 uses
    80700 uses
    80800 uses
    80900 uses
    81000 uses
    81100 uses
    81200 uses
    81300 uses
    81400 uses
    81500 uses
    81600 uses
    81700 uses
    81800 uses
    81900 uses
    82000 uses
    82100 uses
    82200 uses
    82300 uses
    82400 uses
    82500 uses
    82600 uses
    82700 uses
    82800 uses
    82900 uses
    83000 uses
    83100 uses
    83200 uses
    83300 uses
    83400 uses
    83500 uses
    83600 uses
    83700 uses
    83800 uses
    83900 uses
    84000 uses
    84100 uses
    84200 uses
    84300 uses
    84400 uses
    84500 uses
    84600 uses
    84700 uses
    84800 uses
    84900 uses
    85000 uses
    85100 uses
    85200 uses
    85300 uses
    85400 uses
    85500 uses
    85600 uses
    85700 uses
    85800 uses
    85900 uses
    86000 uses
    86100 uses
    86200 uses
    86300 uses
    86400 uses
    86500 uses
    86600 uses
    86700 uses
    86800 uses
    86900 uses
    87000 uses
    87100 uses
    87200 uses
    87300 uses
    87400 uses
    87500 uses
    87600 uses
    87700 uses
    87800 uses
    87900 uses
    88000 uses
    88100 uses
    88200 uses
    88300 uses
    88400 uses
    88500 uses
    88600 uses
    88700 uses
    88800 uses
    88900 uses
    89000 uses
    89100 uses
    89200 uses
    89300 uses
    89400 uses
    89500 uses
    89600 uses
    89700 uses
    89800 uses
    89900 uses
    90000 uses
    90100 uses
    90200 uses
    90300 uses
    90400 uses
    90500 uses
    90600 uses
    90700 uses
    90800 uses
    90900 uses
    91000 uses
    91100 uses
    91200 uses
    91300 uses
    91400 uses
    91500 uses
    91600 uses
    91700 uses
    91800 uses
    91900 uses
    92000 uses
    92100 uses
    92200 uses
    92300 uses
    92400 uses
    92500 uses
    92600 uses
    92700 uses
    92800 uses
    92900 uses
    93000 uses
    93100 uses
    93200 uses
    93300 uses
    93400 uses
    93500 uses
    93600 uses
    93700 uses
    93800 uses
    93900 uses
    94000 uses
    94100 uses
    94200 uses
    94300 uses
    94400 uses
    94500 uses
    94600 uses
    94700 uses
    94800 uses
    94900 uses
    95000 uses
    95100 uses
    95200 uses
    95300 uses
    95400 uses
    95500 uses
    95600 uses
    95700 uses
    95800 uses
    95900 uses
    96000 uses
    96100 uses
    96200 uses
    96300 uses
    96400 uses
    96500 uses
    96600 uses
    96700 uses
    96800 uses
    96900 uses
    97000 uses
    97100 uses
    97200 uses
    97300 uses
    97400 uses
    97500 uses
    97600 uses
    97700 uses
    97800 uses
    97900 uses
    98000 uses
    98100 uses
    98200 uses
    98300 uses
    98400 uses
    98500 uses
    98600 uses
    98700 uses
    98800 uses
    98900 uses
    99000 uses
    99100 uses
    99200 uses
    99300 uses
    99400 uses
    99500 uses
    99600 uses
    99700 uses
    99800 uses
    99900 uses
    100000 uses
    100100 uses
    100200 uses
    100300 uses
    100400 uses
    100500 uses
    100600 uses
    100700 uses
    100800 uses
    100900 uses
    101000 uses
    101100 uses
    101200 uses
    101300 uses
    101400 uses
    101500 uses
    101600 uses
    101700 uses
    101800 uses
    101900 uses
    102000 uses
    102100 uses
    102200 uses
    102300 uses
    102400 uses
    102500 uses
    102600 uses
    102700 uses
    102800 uses
    102900 uses
    103000 uses
    103100 uses
    103200 uses
    103300 uses
    103400 uses
    103500 uses
    103600 uses
    103700 uses
    103800 uses
    103900 uses
    104000 uses
    104100 uses
    104200 uses
    104300 uses
    104400 uses
    104500 uses
    104600 uses
    104700 uses
    104800 uses
    104900 uses
    105000 uses
    105100 uses
    105200 uses
    105300 uses
    105400 uses
    105500 uses
    105600 uses
    105700 uses
    105800 uses
    105900 uses
    106000 uses
    106100 uses
    106200 uses
    106300 uses
    106400 uses
    106500 uses
    106600 uses
    106700 uses
    106800 uses
    106900 uses
    107000 uses
    107100 uses
    107200 uses
    107300 uses
    107400 uses
    107500 uses
    107600 uses
    107700 uses
    107800 uses
    107900 uses
    108000 uses
    108100 uses
    108200 uses
    108300 uses
    108400 uses
    108500 uses
    108600 uses
    108700 uses
    108800 uses
    108900 uses
    109000 uses
    109100 uses
    109200 uses
    109300 uses
    109400 uses
    109500 uses
    109600 uses
    109700 uses
    109800 uses
    109900 uses
    110000 uses
    110100 uses
    110200 uses
    110300 uses
    110400 uses
    110500 uses
    110600 uses
    110700 uses
    110800 uses
    110900 uses
    111000 uses
    111100 uses
    111200 uses
    111300 uses
    111400 uses
    111500 uses
    111600 uses
    111700 uses
    111800 uses
    111900 uses
    112000 uses
    112100 uses
    112200 uses
    112300 uses
    112400 uses
    112500 uses
    112600 uses
    112700 uses
    112800 uses
    112900 uses
    113000 uses
    113100 uses
    113200 uses
    113300 uses
    113400 uses
    113500 uses
    113600 uses
    113700 uses
    113800 uses
    113900 uses
    114000 uses
    114100 uses
    114200 uses
    114300 uses
    114400 uses
    114500 uses
    114600 uses
    114700 uses
    114800 uses
    114900 uses
    115000 uses
    115100 uses
    115200 uses
    115300 uses
    115400 uses
    115500 uses
    115600 uses
    115700 uses
    115800 uses
    115900 uses
    116000 uses
    116100 uses
    116200 uses
    116300 uses
    116400 uses
    116500 uses
    116600 uses
    116700 uses
    116800 uses
    116900 uses
    117000 uses
    117100 uses
    117200 uses
    117300 uses
    117400 uses
    117500 uses
    117600 uses
    117700 uses
    117800 uses
    117900 uses
    118000 uses
    118100 uses
    118200 uses
    118300 uses
    118400 uses
    118500 uses
    118600 uses
    118700 uses
    118800 uses
    118900 uses
    119000 uses
    119100 uses
    119200 uses
    119300 uses
    119400 uses
    119500 uses
    119600 uses
    119700 uses
    119800 uses
    119900 uses
    120000 uses
    120100 uses
    120200 uses
    120300 uses
    120400 uses
    120500 uses
    120600 uses
    120700 uses
    120800 uses
    120900 uses
    121000 uses
    121100 uses
    121200 uses
    121300 uses
    121400 uses
    121500 uses
    121600 uses
    121700 uses
    121800 uses
    121900 uses
    122000 uses
    122100 uses
    122200 uses
    122300 uses
    122400 uses
    122500 uses
    122600 uses
    122700 uses
    122800 uses
    122900 uses
    123000 uses
    123100 uses
    123200 uses
    123300 uses
    123400 uses
    123500 uses
    123600 uses
    123700 uses
    123800 uses
    123900 uses
    124000 uses
    124100 uses
    124200 uses
    124300 uses
    124400 uses
    124500 uses
    124600 uses
    124700 uses
    124800 uses
    124900 uses
    125000 uses
    125100 uses
    125200 uses
    125300 uses
    125400 uses
    125500 uses
    125600 uses
    125700 uses
    125800 uses
    125900 uses
    126000 uses
    126100 uses
    126200 uses
    126300 uses
    126400 uses
    126500 uses
    126600 uses
    126700 uses
    126800 uses
    126900 uses
    127000 uses
    127100 uses
    127200 uses
    127300 uses
    127400 uses
    127500 uses
    127600 uses
    127700 uses
    127800 uses
    127900 uses
    128000 uses
    128100 uses
    128200 uses
    128300 uses
    128400 uses
    128500 uses
    128600 uses
    128700 uses
    128800 uses
    128900 uses
    129000 uses
    129100 uses
    129200 uses
    129300 uses
    129400 uses
    129500 uses
    129600 uses
    129700 uses
    129800 uses
    129900 uses
    130000 uses
    130100 uses
    130200 uses
    130300 uses
    130400 uses
    130500 uses
    130600 uses
    130700 uses
    130800 uses
    130900 uses
    131000 uses
    131100 uses
    131200 uses
    131300 uses
    131400 uses
    131500 uses
    131600 uses
    131700 uses
    131800 uses
    131900 uses
    132000 uses
    132100 uses
    132200 uses
    132300 uses
    132400 uses
    132500 uses
    132600 uses
    132700 uses
    132800 uses
    132900 uses
    133000 uses
    133100 uses
    133200 uses
    133300 uses
    133400 uses
    133500 uses
    133600 uses
    133700 uses
    133800 uses
    133900 uses
    134000 uses
    134100 uses
    134200 uses
    134300 uses
    134400 uses
    134500 uses
    134600 uses
    134700 uses
    134800 uses
    134900 uses
    135000 uses
    135100 uses
    135200 uses
    135300 uses
    135400 uses
    135500 uses
    135600 uses
    135700 uses
    135800 uses
    135900 uses
    136000 uses
    136100 uses
    136200 uses
    136300 uses
    136400 uses
    136500 uses
    136600 uses
    136700 uses
    136800 uses
    136900 uses
    137000 uses
    137100 uses
    137200 uses
    137300 uses
    137400 uses
    137500 uses
    137600 uses
    137700 uses
    137800 uses
    137900 uses
    138000 uses
    138100 uses
    138200 uses
    138300 uses
    138400 uses
    138500 uses
    138600 uses
    138700 uses
    138800 uses
    138900 uses
    139000 uses
    139100 uses
    139200 uses
    139300 uses
    139400 uses
    139500 uses
    139600 uses
    139700 uses
    139800 uses
    139900 uses
    140000 uses
    140100 uses
    140200 uses
    140300 uses
    140400 uses
    140500 uses
    140600 uses
    140700 uses
    140800 uses
    140900 uses
    141000 uses
    141100 uses
    141200 uses
    141300 uses
    141400 uses
    141500 uses
    141600 uses
    141700 uses
    141800 uses
    141900 uses
    142000 uses
    142100 uses
    142200 uses
    142300 uses
    142400 uses
    142500 uses
    142600 uses
    142700 uses
    142800 uses
    142900 uses
    143000 uses
    143100 uses
    143200 uses
    143300 uses
    143400 uses
    143500 uses
    143600 uses
    143700 uses
    143800 uses
    143900 uses
    144000 uses
    144100 uses
    144200 uses
    144300 uses
    144400 uses
    144500 uses
    144600 uses
    144700 uses
    144800 uses
    144900 uses
    145000 uses
    145100 uses
    145200 uses
    145300 uses
    145400 uses
    145500 uses
    145600 uses
    145700 uses
    145800 uses
    145900 uses
    146000 uses
    146100 uses
    146200 uses
    146300 uses
    146400 uses
    146500 uses
    146600 uses
    146700 uses
    146800 uses
    146900 uses
    147000 uses
    147100 uses
    147200 uses
    147300 uses
    147400 uses
    147500 uses
    147600 uses
    147700 uses
    147800 uses
    147900 uses
    148000 uses
    148100 uses
    148200 uses
    148300 uses
    148400 uses
    148500 uses
    148600 uses
    148700 uses
    148800 uses
    148900 uses
    149000 uses
    149100 uses
    149200 uses
    149300 uses
    149400 uses
    149500 uses
    149600 uses
    149700 uses
    149800 uses
    149900 uses
    150000 uses
    150100 uses
    150200 uses
    150300 uses
    150400 uses
    150500 uses
    150600 uses
    150700 uses
    150800 uses
    150900 uses
    151000 uses
    151100 uses
    151200 uses
    151300 uses
    151400 uses
    151500 uses
    151600 uses
    151700 uses
    151800 uses
    151900 uses
    152000 uses
    152100 uses
    152200 uses
    152300 uses
    152400 uses
    152500 uses
    152600 uses
    152700 uses
    152800 uses
    152900 uses
    153000 uses
    153100 uses
    153200 uses
    153300 uses
    153400 uses
    153500 uses
    153600 uses
    153700 uses
    153800 uses
    153900 uses
    154000 uses
    154100 uses
    154200 uses
    154300 uses
    154400 uses
    154500 uses
    154600 uses
    154700 uses
    154800 uses
    154900 uses
    155000 uses
    155100 uses
    155200 uses
    155300 uses
    155400 uses
    155500 uses
    155600 uses
    155700 uses
    155800 uses
    155900 uses
    156000 uses
    156100 uses
    156200 uses
    156300 uses
    156400 uses
    156500 uses
    156600 uses
    156700 uses
    156800 uses
    156900 uses
    157000 uses
    157100 uses
    157200 uses
    157300 uses
    157400 uses
    157500 uses
    157600 uses
    157700 uses
    157800 uses
    157900 uses
    158000 uses
    158100 uses
    158200 uses
    158300 uses
    158400 uses
    158500 uses
    158600 uses
    158700 uses
    158800 uses
    158900 uses
    159000 uses
    159100 uses
    159200 uses
    159300 uses
    159400 uses
    159500 uses
    159600 uses
    159700 uses
    159800 uses
    159900 uses
    160000 uses
    160100 uses
    160200 uses
    160300 uses
    160400 uses
    160500 uses
    160600 uses
    160700 uses
    160800 uses
    160900 uses
    161000 uses
    161100 uses
    161200 uses
    161300 uses
    161400 uses
    161500 uses
    161600 uses
    161700 uses
    161800 uses
    161900 uses
    162000 uses
    162100 uses
    162200 uses
    162300 uses
    162400 uses
    162500 uses
    162600 uses
    162700 uses
    162800 uses
    162900 uses
    163000 uses
    163100 uses
    163200 uses
    163300 uses
    163400 uses
    163500 uses
    163600 uses
    163700 uses
    163800 uses
    163900 uses
    164000 uses
    164100 uses
    164200 uses
    164300 uses
    164400 uses
    164500 uses
    164600 uses
    164700 uses
    164800 uses
    164900 uses
    165000 uses
    165100 uses
    165200 uses
    165300 uses
    165400 uses
    165500 uses
    165600 uses
    165700 uses
    165800 uses
    165900 uses
    166000 uses
    166100 uses
    166200 uses
    166300 uses
    166400 uses
    166500 uses
    166600 uses
    166700 uses
    166800 uses
    166900 uses
    167000 uses
    167100 uses
    167200 uses
    167300 uses
    167400 uses
    167500 uses
    167600 uses
    167700 uses
    167800 uses
    167900 uses
    168000 uses
    168100 uses
    168200 uses
    168300 uses
    168400 uses
    168500 uses
    168600 uses
    168700 uses
    168800 uses
    168900 uses
    169000 uses
    169100 uses
    169200 uses
    169300 uses
    169400 uses
    169500 uses
    169600 uses
    169700 uses
    169800 uses
    169900 uses
    170000 uses
    170100 uses
    170200 uses
    170300 uses
    170400 uses
    170500 uses
    170600 uses
    170700 uses
    170800 uses
    170900 uses
    171000 uses
    171100 uses
    171200 uses
    171300 uses
    171400 uses
    171500 uses
    171600 uses
    171700 uses
    171800 uses
    171900 uses
    172000 uses
    172100 uses
    172200 uses
    172300 uses
    172400 uses
    172500 uses
    172600 uses
    172700 uses
    172800 uses
    172900 uses
    173000 uses
    173100 uses
    173200 uses
    173300 uses
    173400 uses
    173500 uses
    173600 uses
    173700 uses
    173800 uses
    173900 uses
    174000 uses
    174100 uses
    174200 uses
    174300 uses
    174400 uses
    174500 uses
    174600 uses
    174700 uses
    174800 uses
    174900 uses
    175000 uses
    175100 uses
    175200 uses
    175300 uses
    175400 uses
    175500 uses
    175600 uses
    175700 uses
    175800 uses
    175900 uses
    176000 uses
    176100 uses
    176200 uses
    176300 uses
    176400 uses
    176500 uses
    176600 uses
    176700 uses
    176800 uses
    176900 uses
    177000 uses
    177100 uses
    177200 uses
    177300 uses
    177400 uses
    177500 uses
    177600 uses
    177700 uses
    177800 uses
    177900 uses
    178000 uses
    178100 uses
    178200 uses
    178300 uses
    178400 uses
    178500 uses
    178600 uses
    178700 uses
    178800 uses
    178900 uses
    179000 uses
    179100 uses
    179200 uses
    179300 uses
    179400 uses
    179500 uses
    179600 uses
    179700 uses
    179800 uses
    179900 uses
    180000 uses
    180100 uses
    180200 uses
    180300 uses
    180400 uses
    180500 uses
    180600 uses
    180700 uses
    180800 uses
    180900 uses
    181000 uses
    181100 uses
    181200 uses
    181300 uses
    181400 uses
    181500 uses
    181600 uses
    181700 uses
    181800 uses
    181900 uses
    182000 uses
    182100 uses
    182200 uses
    182300 uses
    182400 uses
    182500 uses
    182600 uses
    182700 uses
    182800 uses
    182900 uses
    183000 uses
    183100 uses
    183200 uses
    183300 uses
    183400 uses
    183500 uses
    183600 uses
    183700 uses
    183800 uses
    183900 uses
    184000 uses
    184100 uses
    184200 uses
    184300 uses
    184400 uses
    184500 uses
    184600 uses
    184700 uses
    184800 uses
    184900 uses
    185000 uses
    185100 uses
    185200 uses
    185300 uses
    185400 uses
    185500 uses
    185600 uses
    185700 uses
    185800 uses
    185900 uses
    186000 uses
    186100 uses
    186200 uses
    186300 uses
    186400 uses
    186500 uses
    186600 uses
    186700 uses
    186800 uses
    186900 uses
    187000 uses
    187100 uses
    187200 uses
    187300 uses
    187400 uses
    187500 uses
    187600 uses
    187700 uses
    187800 uses
    187900 uses
    188000 uses
    188100 uses
    188200 uses
    188300 uses
    188400 uses
    188500 uses
    188600 uses
    188700 uses
    188800 uses
    188900 uses
    189000 uses
    189100 uses
    189200 uses
    189300 uses
    189400 uses
    189500 uses
    189600 uses
    189700 uses
    189800 uses
    189900 uses
    190000 uses
    190100 uses
    190200 uses
    190300 uses
    190400 uses
    190500 uses
    190600 uses
    190700 uses
    190800 uses
    190900 uses
    191000 uses
    191100 uses
    191200 uses
    191300 uses
    191400 uses
    191500 uses
    191600 uses
    191700 uses
    191800 uses
    191900 uses
    192000 uses
    192100 uses
    192200 uses
    192300 uses
    192400 uses
    192500 uses
    192600 uses
    192700 uses
    192800 uses
    192900 uses
    193000 uses
    193100 uses
    193200 uses
    193300 uses
    193400 uses
    193500 uses
    193600 uses
    193700 uses
    193800 uses
    193900 uses
    194000 uses
    194100 uses
    194200 uses
    194300 uses
    194400 uses
    194500 uses
    194600 uses
    194700 uses
    194800 uses
    194900 uses
    195000 uses
    195100 uses
    195200 uses
    195300 uses
    195400 uses
    195500 uses
    195600 uses
    195700 uses
    195800 uses
    195900 uses
    196000 uses
    196100 uses
    196200 uses
    196300 uses
    196400 uses
    196500 uses
    196600 uses
    196700 uses
    196800 uses
    196900 uses
    197000 uses
    197100 uses
    197200 uses
    197300 uses
    197400 uses
    197500 uses
    197600 uses
    197700 uses
    197800 uses
    197900 uses
    198000 uses
    198100 uses
    198200 uses
    198300 uses
    198400 uses
    198500 uses
    198600 uses
    198700 uses
    198800 uses
    198900 uses
    199000 uses
    199100 uses
    199200 uses
    199300 uses
    199400 uses
    199500 uses
    199600 uses
    199700 uses
    199800 uses
    199900 uses
    200000 uses
    200100 uses
    200200 uses
    200300 uses
    200400 uses
    200500 uses
    200600 uses
    200700 uses
    200800 uses
    200900 uses
    201000 uses
    201100 uses
    201200 uses
    201300 uses
    201400 uses
    201500 uses
    201600 uses
    201700 uses
    201800 uses
    201900 uses
    202000 uses
    202100 uses
    202200 uses
    202300 uses
    202400 uses
    202500 uses
    202600 uses
    202700 uses
    202800 uses
    202900 uses
    203000 uses
    203100 uses
    203200 uses
    203300 uses
    203400 uses
    203500 uses
    203600 uses
    203700 uses
    203800 uses
    203900 uses
    204000 uses
    204100 uses
    204200 uses
    204300 uses
    204400 uses
    204500 uses
    204600 uses
    204700 uses
    204800 uses
    204900 uses
    205000 uses
    205100 uses
    205200 uses
    205300 uses
    205400 uses
    205500 uses
    205600 uses
    205700 uses
    205800 uses
    205900 uses
    206000 uses
    206100 uses
    206200 uses
    206300 uses
    206400 uses
    206500 uses
    206600 uses
    206700 uses
    206800 uses
    206900 uses
    207000 uses
    207100 uses
    207200 uses
    207300 uses
    207400 uses
    207500 uses
    207600 uses
    207700 uses
    207800 uses
    207900 uses
    208000 uses
    208100 uses
    208200 uses
    208300 uses
    208400 uses
    208500 uses
    208600 uses
    208700 uses
    208800 uses
    208900 uses
    209000 uses
    209100 uses
    209200 uses
    209300 uses
    209400 uses
    209500 uses
    209600 uses
    209700 uses
    209800 uses
    209900 uses
    210000 uses
    210100 uses
    210200 uses
    210300 uses
    210400 uses
    210500 uses
    210600 uses
    210700 uses
    210800 uses
    210900 uses
    211000 uses
    211100 uses
    211200 uses
    211300 uses
    211400 uses
    211500 uses
    211600 uses
    211700 uses
    211800 uses
    211900 uses
    212000 uses
    212100 uses
    212200 uses
    212300 uses
    212400 uses
    212500 uses
    212600 uses
    212700 uses
    212800 uses
    212900 uses
    213000 uses
    213100 uses
    213200 uses
    213300 uses
    213400 uses
    213500 uses
    213600 uses
    213700 uses
    213800 uses
    213900 uses
    214000 uses
    214100 uses
    214200 uses
    214300 uses
    214400 uses
    214500 uses
    214600 uses
    214700 uses
    214800 uses
    214900 uses
    215000 uses
    215100 uses
    215200 uses
    215300 uses
    215400 uses
    215500 uses
    215600 uses
    215700 uses
    215800 uses
    215900 uses
    216000 uses
    216100 uses
    216200 uses
    216300 uses
    216400 uses
    216500 uses
    216600 uses
    216700 uses
    216800 uses
    216900 uses
    217000 uses
    217100 uses
    217200 uses
    217300 uses
    217400 uses
    217500 uses
    217600 uses
    217700 uses
    217800 uses
    217900 uses
    218000 uses
    218100 uses
    218200 uses
    218300 uses
    218400 uses
    218500 uses
    218600 uses
    218700 uses
    218800 uses
    218900 uses
    219000 uses
    219100 uses
    219200 uses
    219300 uses
    219400 uses
    219500 uses
    219600 uses
    219700 uses
    219800 uses
    219900 uses
    220000 uses
    220100 uses
    220200 uses
    220300 uses
    220400 uses
    220500 uses
    220600 uses
    220700 uses
    220800 uses
    220900 uses
    221000 uses
    221100 uses
    221200 uses
    221300 uses
    221400 uses
    221500 uses
    221600 uses
    221700 uses
    221800 uses
    221900 uses
    222000 uses
    222100 uses
    222200 uses
    222300 uses
    222400 uses
    222500 uses
    222600 uses
    222700 uses
    222800 uses
    222900 uses
    223000 uses
    223100 uses
    223200 uses
    223300 uses
    223400 uses
    223500 uses
    223600 uses
    223700 uses
    223800 uses
    223900 uses
    224000 uses
    224100 uses
    224200 uses
    224300 uses
    224400 uses
    224500 uses
    224600 uses
    224700 uses
    224800 uses
    224900 uses
    225000 uses
    225100 uses
    225200 uses
    225300 uses
    225400 uses
    225500 uses
    225600 uses
    225700 uses
    225800 uses
    225900 uses
    226000 uses
    226100 uses
    226200 uses
    226300 uses
    226400 uses
    226500 uses
    226600 uses
    226700 uses
    226800 uses
    226900 uses
    227000 uses
    227100 uses
    227200 uses
    227300 uses
    227400 uses
    227500 uses
    227600 uses
    227700 uses
    227800 uses
    227900 uses
    228000 uses
    228100 uses
    228200 uses
    228300 uses
    228400 uses
    228500 uses
    228600 uses
    228700 uses
    228800 uses
    228900 uses
    229000 uses
    229100 uses
    229200 uses
    229300 uses
    229400 uses
    229500 uses
    229600 uses
    229700 uses
    229800 uses
    229900 uses
    230000 uses
    230100 uses
    230200 uses
    230300 uses
    230400 uses
    230500 uses
    230600 uses
    230700 uses
    230800 uses
    230900 uses
    231000 uses
    231100 uses
    231200 uses
    231300 uses
    231400 uses
    231500 uses
    231600 uses
    231700 uses
    231800 uses
    231900 uses
    232000 uses
    232100 uses
    232200 uses
    232300 uses
    232400 uses
    232500 uses
    232600 uses
    232700 uses
    232800 uses
    232900 uses
    233000 uses
    233100 uses
    233200 uses
    233300 uses
    233400 uses
    233500 uses
    233600 uses
    233700 uses
    233800 uses
    233900 uses
    234000 uses
    234100 uses
    234200 uses
    234300 uses
    234400 uses
    234500 uses
    234600 uses
    234700 uses
    234800 uses
    234900 uses
    235000 uses
    235100 uses
    235200 uses
    235300 uses
    235400 uses
    235500 uses
    235600 uses
    235700 uses
    235800 uses
    235900 uses
    236000 uses
    236100 uses
    236200 uses
    236300 uses
    236400 uses
    236500 uses
    236600 uses
    236700 uses
    236800 uses
    236900 uses
    237000 uses
    237100 uses
    237200 uses
    237300 uses
    237400 uses
    237500 uses
    237600 uses
    237700 uses
    237800 uses
    237900 uses
    238000 uses
    238100 uses
    238200 uses
    238300 uses
    238400 uses
    238500 uses
    238600 uses
    238700 uses
    238800 uses
    238900 uses
    239000 uses
    239100 uses
    239200 uses
    239300 uses
    239400 uses
    239500 uses
    239600 uses
    239700 uses
    239800 uses
    239900 uses
    240000 uses
    240100 uses
    240200 uses
    240300 uses
    240400 uses
    240500 uses
    240600 uses
    240700 uses
    240800 uses
    240900 uses
    241000 uses
    241100 uses
    241200 uses
    241300 uses
    241400 uses
    241500 uses
    241600 uses
    241700 uses
    241800 uses
    241900 uses
    242000 uses
    242100 uses
    242200 uses
    242300 uses
    242400 uses
    242500 uses
    242600 uses
    242700 uses
    242800 uses
    242900 uses
    243000 uses
    243100 uses
    243200 uses
    243300 uses
    243400 uses
    243500 uses
    243600 uses
    243700 uses
    243800 uses
    243900 uses
    244000 uses
    244100 uses
    244200 uses
    244300 uses
    244400 uses
    244500 uses
    244600 uses
    244700 uses
    244800 uses
    244900 uses
    245000 uses
    245100 uses
    245200 uses
    245300 uses
    245400 uses
    245500 uses
    245600 uses
    245700 uses
    245800 uses
    245900 uses
    246000 uses
    246100 uses
    246200 uses
    246300 uses
    246400 uses
    246500 uses
    246600 uses
    246700 uses
    246800 uses
    246900 uses
    247000 uses
    247100 uses
    247200 uses
    247300 uses
    247400 uses
    247500 uses
    247600 uses
    247700 uses
    247800 uses
    247900 uses
    248000 uses
    248100 uses
    248200 uses
    248300 uses
    248400 uses
    248500 uses
    248600 uses
    248700 uses
    248800 uses
    248900 uses
    249000 uses
    249100 uses
    249200 uses
    249300 uses
    249400 uses
    249500 uses
    249600 uses
    249700 uses
    249800 uses
    249900 uses
    250000 uses
    250100 uses
    250200 uses
    250300 uses
    250400 uses
    250500 uses
    250600 uses
    250700 uses
    250800 uses
    250900 uses
    251000 uses
    251100 uses
    251200 uses
    251300 uses
    251400 uses
    251500 uses
    251600 uses
    251700 uses
    251800 uses
    251900 uses
    252000 uses
    252100 uses
    252200 uses
    252300 uses
    252400 uses
    252500 uses
    252600 uses
    252700 uses
    252800 uses
    252900 uses
    253000 uses
    253100 uses
    253200 uses
    253300 uses
    253400 uses
    253500 uses
    253600 uses
    253700 uses
    253800 uses
    253900 uses
    254000 uses
    254100 uses
    254200 uses
    254300 uses
    254400 uses
    254500 uses
    254600 uses
    254700 uses
    254800 uses
    254900 uses
    255000 uses
    255100 uses
    255200 uses
    255300 uses
    255400 uses
    255500 uses
    255600 uses
    255700 uses
    255800 uses
    255900 uses
    256000 uses
    256100 uses
    256200 uses
    256300 uses
    256400 uses
    256500 uses
    256600 uses
    256700 uses
    256800 uses
    256900 uses
    257000 uses
    257100 uses
    257200 uses
    257300 uses
    257400 uses
    257500 uses
    257600 uses
    257700 uses
    257800 uses
    257900 uses
    258000 uses
    258100 uses
    258200 uses
    258300 uses
    258400 uses
    258500 uses
    258600 uses
    258700 uses
    258800 uses
    258900 uses
    259000 uses
    259100 uses
    259200 uses
    259300 uses
    259400 uses
    259500 uses
    259600 uses
    259700 uses
    259800 uses
    259900 uses
    260000 uses
    260100 uses
    260200 uses
    260300 uses
    260400 uses
    260500 uses
    260600 uses
    260700 uses
    260800 uses
    260900 uses
    261000 uses
    261100 uses
    261200 uses
    261300 uses
    261400 uses
    261500 uses
    261600 uses
    261700 uses
    261800 uses
    261900 uses
    262000 uses
    262100 uses
    262200 uses
    262300 uses
    262400 uses
    262500 uses
    262600 uses
    262700 uses
    262800 uses
    262900 uses
    263000 uses
    263100 uses
    263200 uses
    263300 uses
    263400 uses
    263500 uses
    263600 uses
    263700 uses
    263800 uses
    263900 uses
    264000 uses
    264100 uses
    264200 uses
    264300 uses
    264400 uses
    264500 uses
    264600 uses
    264700 uses
    264800 uses
    264900 uses
    265000 uses
    265100 uses
    265200 uses
    265300 uses
    265400 uses
    265500 uses
    265600 uses
    265700 uses
    265800 uses
    265900 uses
    266000 uses
    266100 uses
    266200 uses
    266300 uses
    266400 uses
    266500 uses
    266600 uses
    266700 uses
    266800 uses
    266900 uses
    267000 uses
    267100 uses
    267200 uses
    267300 uses
    267400 uses
    267500 uses
    267600 uses
    267700 uses
    267800 uses
    267900 uses
    268000 uses
    268100 uses
    268200 uses
    268300 uses
    268400 uses
    268500 uses
    268600 uses
    268700 uses
    268800 uses
    268900 uses
    269000 uses
    269100 uses
    269200 uses
    269300 uses
    269400 uses
    269500 uses
    269600 uses
    269700 uses
    269800 uses
    269900 uses
    270000 uses
    270100 uses
    270200 uses
    270300 uses
    270400 uses
    270500 uses
    270600 uses
    270700 uses
    270800 uses
    270900 uses
    271000 uses
    271100 uses
    271200 uses
    271300 uses
    271400 uses
    271500 uses
    271600 uses
    271700 uses
    271800 uses
    271900 uses
    272000 uses
    272100 uses
    272200 uses
    272300 uses
    272400 uses
    272500 uses
    272600 uses
    272700 uses
    272800 uses
    272900 uses
    273000 uses
    273100 uses
    273200 uses
    273300 uses
    273400 uses
    273500 uses
    273600 uses
    273700 uses
    273800 uses
    273900 uses
    274000 uses
    274100 uses
    274200 uses
    274300 uses
    274400 uses
    274500 uses
    274600 uses
    274700 uses
    274800 uses
    274900 uses
    275000 uses
    275100 uses
    275200 uses
    275300 uses
    275400 uses
    275500 uses
    275600 uses
    275700 uses
    275800 uses
    275900 uses
    276000 uses
    276100 uses
    276200 uses
    276300 uses
    276400 uses
    276500 uses
    276600 uses
    276700 uses
    276800 uses
    276900 uses
    277000 uses
    277100 uses
    277200 uses
    277300 uses
    277400 uses
    277500 uses
    277600 uses
    277700 uses
    277800 uses
    277900 uses
    278000 uses
    278100 uses
    278200 uses
    278300 uses
    278400 uses
    278500 uses
    278600 uses
    278700 uses
    278800 uses
    278900 uses
    279000 uses
    279100 uses
    279200 uses
    279300 uses
    279400 uses
    279500 uses
    279600 uses
    279700 uses
    279800 uses
    279900 uses
    280000 uses
    280100 uses
    280200 uses
    280300 uses
    280400 uses
    280500 uses
    280600 uses
    280700 uses
    280800 uses
    280900 uses
    281000 uses
    281100 uses
    281200 uses
    281300 uses
    281400 uses
    281500 uses
    281600 uses
    281700 uses
    281800 uses
    281900 uses
    282000 uses
    282100 uses
    282200 uses
    282300 uses
    282400 uses
    282500 uses
    282600 uses
    282700 uses
    282800 uses
    282900 uses
    283000 uses
    283100 uses
    283200 uses
    283300 uses
    283400 uses
    283500 uses
    283600 uses
    283700 uses
    283800 uses
    283900 uses
    284000 uses
    284100 uses
    284200 uses
    284300 uses
    284400 uses
    284500 uses
    284600 uses
    284700 uses
    284800 uses
    284900 uses
    285000 uses
    285100 uses
    285200 uses
    285300 uses
    285400 uses
    285500 uses
    285600 uses
    285700 uses
    285800 uses
    285900 uses
    286000 uses
    286100 uses
    286200 uses
    286300 uses
    286400 uses
    286500 uses
    286600 uses
    286700 uses
    286800 uses
    286900 uses
    287000 uses
    287100 uses
    287200 uses
    287300 uses
    287400 uses
    287500 uses
    287600 uses
    287700 uses
    287800 uses
    287900 uses
    288000 uses
    288100 uses
    288200 uses
    288300 uses
    288400 uses
    288500 uses
    288600 uses
    288700 uses
    288800 uses
    288900 uses
    289000 uses
    289100 uses
    289200 uses
    289300 uses
[INFO]: Loading user_proj_example

DRC style is now "drc(full)"
Loading DRC CIF style.
No errors found.
[INFO]: COUNT: 0
[INFO]: Should be divided by 3 or 4
[INFO]: DRC Checking DONE (/project/openlane/user_proj_example/runs/user_proj_example/logs/magic/magic.drc)
[INFO]: Saving mag view with DRC errors(/project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.drc.mag)
[INFO]: Saved
[36m[INFO]: Running LVS...[37m
[36m[INFO]: /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.spice against /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v[37m
Netgen 1.5.158 compiled on Sat Dec  5 19:50:01 UTC 2020
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Generating JSON file result
Reading netlist file /project/openlane/user_proj_example/runs/user_proj_example/results/magic/user_proj_example.spice
Reading netlist file /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.powered.v
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Creating placeholder cell definition for module sky130_fd_sc_hd__diode_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_6.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_12.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_3.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__tapvpwrvgnd_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2bb2o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__and2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__inv_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__nand2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o22a_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21a_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__and3_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor2_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a211o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__and4_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o32a_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a32o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21oi_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21ai_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a22oi_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__o41a_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2111o_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21bo_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21boi_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__conb_1.
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Note:  Implicit pin HI
Creating placeholder cell definition for module sky130_fd_sc_hd__ebufn_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__dfxtp_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__dfstp_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__dfrtp_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_16.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_1.
Reading setup file /project/fun/openlane/pdk_root-mpw-one-a/sky130A/libs.tech/netgen/sky130A_setup.tcl
Comparison output logged to file /project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.log
Logging to file "/project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.log" enabled
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__inv_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__diode_2'
Circuit sky130_fd_sc_hd__diode_2 contains 0 device instances.
Circuit contains 0 nets, and 5 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__diode_2'
Circuit sky130_fd_sc_hd__diode_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__diode_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_2'
Circuit sky130_fd_sc_hd__buf_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22a_4'
Circuit sky130_fd_sc_hd__o22a_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22a_4'
Circuit sky130_fd_sc_hd__o22a_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o22a_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2o_4'
Circuit sky130_fd_sc_hd__a2bb2o_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2o_4'
Circuit sky130_fd_sc_hd__a2bb2o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2bb2o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21a_4'
Circuit sky130_fd_sc_hd__o21a_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21a_4'
Circuit sky130_fd_sc_hd__o21a_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21a_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3_4'
Circuit sky130_fd_sc_hd__and3_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3_4'
Circuit sky130_fd_sc_hd__and3_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and3_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_4'
Circuit sky130_fd_sc_hd__or2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_4'
Circuit sky130_fd_sc_hd__or2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfxtp_4'
Circuit sky130_fd_sc_hd__dfxtp_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfxtp_4'
Circuit sky130_fd_sc_hd__dfxtp_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfxtp_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4_4'
Circuit sky130_fd_sc_hd__and4_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4_4'
Circuit sky130_fd_sc_hd__and4_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and4_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a211o_4'
Circuit sky130_fd_sc_hd__a211o_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a211o_4'
Circuit sky130_fd_sc_hd__a211o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a211o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nand2_4'
Circuit sky130_fd_sc_hd__nand2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nand2_4'
Circuit sky130_fd_sc_hd__nand2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nand2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2_4'
Circuit sky130_fd_sc_hd__and2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2_4'
Circuit sky130_fd_sc_hd__and2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a32o_4'
Circuit sky130_fd_sc_hd__a32o_4 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a32o_4'
Circuit sky130_fd_sc_hd__a32o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a32o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_4'
Circuit sky130_fd_sc_hd__nor2_4 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_4'
Circuit sky130_fd_sc_hd__nor2_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor2_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21ai_4'
Circuit sky130_fd_sc_hd__o21ai_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21ai_4'
Circuit sky130_fd_sc_hd__o21ai_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21ai_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfstp_4'
Circuit sky130_fd_sc_hd__dfstp_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfstp_4'
Circuit sky130_fd_sc_hd__dfstp_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfstp_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__conb_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21oi_4'
Circuit sky130_fd_sc_hd__a21oi_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21oi_4'
Circuit sky130_fd_sc_hd__a21oi_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21oi_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfrtp_4'
Circuit sky130_fd_sc_hd__dfrtp_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfrtp_4'
Circuit sky130_fd_sc_hd__dfrtp_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfrtp_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21o_4'
Circuit sky130_fd_sc_hd__a21o_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21o_4'
Circuit sky130_fd_sc_hd__a21o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a22oi_4'
Circuit sky130_fd_sc_hd__a22oi_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a22oi_4'
Circuit sky130_fd_sc_hd__a22oi_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a22oi_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__ebufn_2'
Circuit sky130_fd_sc_hd__ebufn_2 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__ebufn_2'
Circuit sky130_fd_sc_hd__ebufn_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__ebufn_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o32a_4'
Circuit sky130_fd_sc_hd__o32a_4 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o32a_4'
Circuit sky130_fd_sc_hd__o32a_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o32a_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21bo_4'
Circuit sky130_fd_sc_hd__a21bo_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21bo_4'
Circuit sky130_fd_sc_hd__a21bo_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21bo_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o41a_4'
Circuit sky130_fd_sc_hd__o41a_4 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o41a_4'
Circuit sky130_fd_sc_hd__o41a_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o41a_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2111o_4'
Circuit sky130_fd_sc_hd__a2111o_4 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2111o_4'
Circuit sky130_fd_sc_hd__a2111o_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2111o_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_16 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21boi_4'
Circuit sky130_fd_sc_hd__a21boi_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21boi_4'
Circuit sky130_fd_sc_hd__a21boi_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21boi_4 contains no devices.
Contents of circuit 1:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 140920 device instances.
  Class: sky130_fd_sc_hd__a21o_4 instances:  56
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   1
  Class: sky130_fd_sc_hd__dfxtp_4 instances: 5015
  Class: sky130_fd_sc_hd__or4_4 instances: 227
  Class: sky130_fd_sc_hd__buf_2 instances: 6678
  Class: sky130_fd_sc_hd__a2bb2o_4 instances: 1047
  Class: sky130_fd_sc_hd__dfstp_4 instances:  20
  Class: sky130_fd_sc_hd__dfrtp_4 instances:  41
  Class: sky130_fd_sc_hd__and4_4 instances: 239
  Class: sky130_fd_sc_hd__inv_2 instances: 8064
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  34
  Class: sky130_fd_sc_hd__or3_4 instances: 1123
  Class: sky130_fd_sc_hd__conb_1 instances: 154
  Class: sky130_fd_sc_hd__a21boi_4 instances:   1
  Class: sky130_fd_sc_hd__a21bo_4 instances:  17
  Class: sky130_fd_sc_hd__and3_4 instances: 3359
  Class: sky130_fd_sc_hd__a2111o_4 instances:   1
  Class: sky130_fd_sc_hd__or2_4 instances: 5489
  Class: sky130_fd_sc_hd__nand2_4 instances: 247
  Class: sky130_fd_sc_hd__and2_4 instances: 617
  Class: sky130_fd_sc_hd__ebufn_2 instances:   3
  Class: sky130_fd_sc_hd__o32a_4 instances:  17
  Class: sky130_fd_sc_hd__o22a_4 instances: 3758
  Class: sky130_fd_sc_hd__diode_2 instances: 83485
  Class: sky130_fd_sc_hd__a211o_4 instances: 1223
  Class: sky130_fd_sc_hd__a32o_4 instances: 580
  Class: sky130_fd_sc_hd__o41a_4 instances:   2
  Class: sky130_fd_sc_hd__o21a_4 instances: 435
  Class: sky130_fd_sc_hd__a22oi_4 instances:  91
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 18268
  Class: sky130_fd_sc_hd__o21ai_4 instances: 165
  Class: sky130_fd_sc_hd__a21oi_4 instances:  49
  Class: sky130_fd_sc_hd__nor2_4 instances: 414
Circuit contains 39582 nets, and 104 disconnected pins.
Contents of circuit 2:  Circuit: 'user_proj_example'
Circuit user_proj_example contains 140920 device instances.
  Class: sky130_fd_sc_hd__a21o_4 instances:  56
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   1
  Class: sky130_fd_sc_hd__dfxtp_4 instances: 5015
  Class: sky130_fd_sc_hd__or4_4 instances: 227
  Class: sky130_fd_sc_hd__buf_2 instances: 6678
  Class: sky130_fd_sc_hd__a2bb2o_4 instances: 1047
  Class: sky130_fd_sc_hd__dfstp_4 instances:  20
  Class: sky130_fd_sc_hd__dfrtp_4 instances:  41
  Class: sky130_fd_sc_hd__and4_4 instances: 239
  Class: sky130_fd_sc_hd__inv_2 instances: 8064
  Class: sky130_fd_sc_hd__clkbuf_1 instances:  34
  Class: sky130_fd_sc_hd__or3_4 instances: 1123
  Class: sky130_fd_sc_hd__conb_1 instances: 154
  Class: sky130_fd_sc_hd__a21boi_4 instances:   1
  Class: sky130_fd_sc_hd__a21bo_4 instances:  17
  Class: sky130_fd_sc_hd__and3_4 instances: 3359
  Class: sky130_fd_sc_hd__a2111o_4 instances:   1
  Class: sky130_fd_sc_hd__or2_4 instances: 5489
  Class: sky130_fd_sc_hd__nand2_4 instances: 247
  Class: sky130_fd_sc_hd__and2_4 instances: 617
  Class: sky130_fd_sc_hd__ebufn_2 instances:   3
  Class: sky130_fd_sc_hd__o32a_4 instances:  17
  Class: sky130_fd_sc_hd__o22a_4 instances: 3758
  Class: sky130_fd_sc_hd__diode_2 instances: 83485
  Class: sky130_fd_sc_hd__a211o_4 instances: 1223
  Class: sky130_fd_sc_hd__a32o_4 instances: 580
  Class: sky130_fd_sc_hd__o41a_4 instances:   2
  Class: sky130_fd_sc_hd__o21a_4 instances: 435
  Class: sky130_fd_sc_hd__a22oi_4 instances:  91
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances: 18268
  Class: sky130_fd_sc_hd__o21ai_4 instances: 165
  Class: sky130_fd_sc_hd__a21oi_4 instances:  49
  Class: sky130_fd_sc_hd__nor2_4 instances: 414
Circuit contains 39428 nets, and 234 disconnected pins.

Circuit 1 contains 140920 devices, Circuit 2 contains 140920 devices.
Circuit 1 contains 39428 nets,    Circuit 2 contains 39428 nets.

Circuits match with 15566 symmetries.
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match with 15566 symmetries.
Circuits match correctly.
Result: Circuits match uniquely.
Logging to file "/project/openlane/user_proj_example/runs/user_proj_example/results/lvs/user_proj_example.lvs.log" disabled
LVS Done.
LVS reports no net, device, pin, or property mismatches.

Total errors = 0
[36m[INFO]: Running Antenna Checks...[37m
[36m[INFO]: Running OpenROAD Antenna Rule Checker...[37m
OpenROAD 0.9.0 d03ebfc244
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Error: cannot open '/root/.openroad'.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
Notice 0: Design: user_proj_example
Notice 0: 		Created 100000 Insts
Notice 0: 		Created 200000 Insts
Notice 0:     Created 606 pins.
Notice 0:     Created 289318 components and 1327027 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 39530 nets and 206137 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/results/routing/user_proj_example.def
Notice 0: Split top of 19964 T shapes.
Number of pins violated: 79
Number of nets violated: 75
Total number of nets: 39530
[36m[INFO]: Generating Final Summary Report...[37m
[32m[SUCCESS]: Flow Completed Without Fatal Errors.[37m
