<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="PEX Ignore Capacitance" />
<meta name="abstract" content="Specifies to ignore certain types of capacitance between specific layers. Ignores or removes parasitic capacitances specified through layers and capacitance models ALL, FRINGE, NEARBODY, or PLATE, and capacitance types COUPLING, DEVICE, or INTRINSIC." />
<meta name="description" content="Specifies to ignore certain types of capacitance between specific layers. Ignores or removes parasitic capacitances specified through layers and capacitance models ALL, FRINGE, NEARBODY, or PLATE, and capacitance types COUPLING, DEVICE, or INTRINSIC." />
<meta name="prodname" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-26" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="svrf_ur" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="3/25/21" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="CSHelp" content="No" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="ConditionFiltering" content="XML" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ide9d0b159-f383-4bed-8642-a4e808786a11" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>PEX Ignore Capacitance</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="PEX Ignore Capacitance" />
<meta name="attributes" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="usa-arg" id="ide9d0b159-f383-4bed-8642-a4e808786a11">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">PEX Ignore Capacitance</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><p class="p ContextMGC">Parasitic
extraction</p>
<p class="shortdesc">Specifies to ignore certain
types of capacitance between specific layers. Ignores or removes parasitic
capacitances specified through layers and capacitance models ALL,
FRINGE, NEARBODY, or PLATE, and capacitance types COUPLING, DEVICE,
or INTRINSIC. </p>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Usage</h2><div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 1, multilayer
capacitance calculations for all types:</h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX IGNORE CAPACITANCE </span>[<span class="keyword ParameterName Optional">GLOBAL</span>] <span class="keyword ParameterName Required">ALL </span>[<span class="keyword ParameterName Optional">SUBSTRATE</span>] <br />
<span class="keyword ParameterName Optional">{</span><span class="keyword ParameterName RequiredReplaceable">layer</span> | <span class="keyword ParameterName Required">VIA</span> <span class="keyword ParameterName RequiredReplaceable">layer1</span> <span class="keyword ParameterName RequiredReplaceable">layer2</span>} {<span class="keyword ParameterName RequiredReplaceable">layer</span> | <span class="keyword ParameterName Required">VIA</span> <span class="keyword ParameterName RequiredReplaceable">layer1</span> <span class="keyword ParameterName RequiredReplaceable">layer2</span>} [{<span class="keyword ParameterName RequiredReplaceable">layer</span> | <span class="keyword ParameterName Required">VIA</span> <span class="keyword ParameterName RequiredReplaceable">layer1</span> <span class="keyword ParameterName RequiredReplaceable">layer2</span>}…]</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 2, multilayer
coupled capacitance calculations for non-via layers.  Used
only in Calibre xRC: </h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX IGNORE CAPACITANCE</span><span class="keyword ParameterName Optional"> </span>[<span class="keyword ParameterName Optional">GLOBAL</span>] <span class="keyword ParameterName Optional">{</span><span class="keyword ParameterName Required">FRINGE</span> | <span class="keyword ParameterName Required">NEARBODY</span> | <span class="keyword ParameterName Required">PLATE</span>} <span class="keyword ParameterName RequiredReplaceable">layer1</span> <span class="keyword ParameterName RequiredReplaceable">layer2</span> [<span class="keyword ParameterName OptionalReplaceable">layer</span> …] </p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 3, intrinsic
capacitance calculations for one or more non-via layers.  Used only in Calibre xRC: </h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX IGNORE CAPACITANCE </span>[<span class="keyword ParameterName Optional">GLOBAL</span>] <span class="keyword ParameterName Required">INTRINSIC </span>{<span class="keyword ParameterName Required">FRINGE</span> | <span class="keyword ParameterName Required">PLATE</span>}<span class="keyword ParameterName Required"> </span><span class="keyword ParameterName RequiredReplaceable">layer</span> [<span class="keyword ParameterName OptionalReplaceable">layer</span> …] </p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 4, intrinsic
capacitance calculations for all layers: </h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX IGNORE CAPACITANCE </span>[<span class="keyword ParameterName Optional">GLOBAL</span>] <span class="keyword ParameterName Required">INTRINSIC ALL </span><span class="keyword ParameterName Optional"><br />
{</span><span class="keyword ParameterName RequiredReplaceable">layer</span> | <span class="keyword ParameterName Required">VIA</span> <span class="keyword ParameterName RequiredReplaceable">layer1</span> <span class="keyword ParameterName RequiredReplaceable">layer2</span>} [{<span class="keyword ParameterName OptionalReplaceable">layer</span> | VIA <span class="keyword ParameterName OptionalReplaceable">layer1</span> <span class="keyword ParameterName OptionalReplaceable">layer2</span>} …] </p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 5, complete
coupling capacitance calculations for all layers: </h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX IGNORE CAPACITANCE </span>[<span class="keyword ParameterName Optional">GLOBAL</span>] <span class="keyword ParameterName Required">COUPLING</span> [<span class="keyword ParameterName Optional">INTRINSIC</span>] <span class="keyword ParameterName Optional">{</span><span class="keyword ParameterName RequiredReplaceable">layer</span> | <span class="keyword ParameterName Required">VIA</span> <span class="keyword ParameterName RequiredReplaceable">layer1</span> <span class="keyword ParameterName RequiredReplaceable">layer2</span>} [{<span class="keyword ParameterName OptionalReplaceable">layer</span> | VIA <span class="keyword ParameterName OptionalReplaceable">layer1</span> <span class="keyword ParameterName OptionalReplaceable">layer2</span>} …]</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 6, nearbody
capacitance calculations for single-layer. Used
only in Calibre xRC: </h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX IGNORE CAPACITANCE </span>[<span class="keyword ParameterName Optional">GLOBAL</span>] <span class="keyword ParameterName Required">NEARBODY</span> <span class="keyword ParameterName Optional">{</span><span class="keyword ParameterName RequiredReplaceable">layer</span> | <span class="keyword ParameterName Required">VIA</span> <span class="keyword ParameterName RequiredReplaceable">layer1</span> <span class="keyword ParameterName RequiredReplaceable">layer2</span>}</p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 7, intra-device
capacitance calculations: </h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX IGNORE CAPACITANCE </span>[<span class="keyword ParameterName Optional">GLOBAL</span>] <span class="keyword ParameterName Required">DEVICE</span> <br />
[<span class="keyword ParameterName Optional">INTRINSIC</span>] [<span class="keyword ParameterName Optional">ENDCAP</span>] [<span class="keyword ParameterName Optional">CFINTRINSIC</span>] <span class="keyword ParameterName RequiredReplaceable">device_layer</span> [<span class="keyword ParameterName OptionalReplaceable">device_layer</span>…] <span class="keyword ParameterName RequiredReplaceable">marker_layer</span></p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 8, intra-cell
capacitance calculations: </h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX IGNORE CAPACITANCE </span>[<span class="keyword ParameterName Optional">GLOBAL</span>] <span class="keyword ParameterName Required">DEVICE</span> [<span class="keyword ParameterName Optional">INTRINSIC</span>] <span class="keyword ParameterName RequiredReplaceable">device_layer</span> [<span class="keyword ParameterName OptionalReplaceable">device_layer</span>…] <span class="keyword ParameterName Required">CELL</span> <span class="keyword ParameterName RequiredReplaceable">cell_name</span> [<span class="keyword ParameterName OptionalReplaceable">cell_name </span>…] </p>
</div>
<div class="section UsageSet"><h2 class="title Subheading sectiontitle">Syntax 9, single-layer
or via capacitance calculations for all types:</h2><p class="lines UsageLine"><span class="keyword ParameterName Required">PEX IGNORE CAPACITANCE </span>[<span class="keyword ParameterName Optional">GLOBAL</span>] <span class="keyword ParameterName Required">ALL </span>[<span class="keyword ParameterName Optional">SUBSTRATE</span>] <br />
<span class="keyword ParameterName Optional">{</span><span class="keyword ParameterName RequiredReplaceable">layer</span> | <span class="keyword ParameterName Required">VIA</span> <span class="keyword ParameterName RequiredReplaceable">layer1</span> <span class="keyword ParameterName RequiredReplaceable">layer2</span> }<span class="keyword ParameterName Required"> </span></p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id42ae7076-555f-4390-97c7-631abf5b659a">Specify one of the following capacitance effects to be ignored, depending on the syntax:</dt>
<dd class="dd ArgumentDescription"><ul class="ul ArgumentOptions"><li class="li ArgOption" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id8d9835aa-0815-4266-9746-c28e5264a08e"><p class="p Opt"><span class="keyword ParameterName Required">ALL</span> —
A required keyword for syntax 1, syntax 4, and syntax 9. Equivalent
to specifying the rule independently for NEARBODY, FRINGE, and PLATE
together.</p>
</li>
<li class="li ArgOption" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id20c9f3a4-a129-4a85-9d7e-af31d7adbb3a"><p class="p Opt"><span class="keyword ParameterName Required">FRINGE</span> —
A required keyword for syntax 2 and syntax 3. Ignores the capacitance between
the side of a wire and either the substrate or the bottom or top
of a wire.</p>
</li>
<li class="li ArgOption" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idd956f1fe-c55d-4bfe-960e-81e347a8c9d8"><p class="p Opt"><span class="keyword ParameterName Required">NEARBODY</span> —
A required keyword for syntax 2 and syntax 6. Ignores the capacitance between
the sides of two wires, either on the same layer or different layers.</p>
</li>
<li class="li ArgOption" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idd71f0d37-e152-404b-8f25-4e9eaf225326"><p class="p Opt"><span class="keyword ParameterName Required">PLATE</span> —
A required keyword for syntax 2 and syntax 3. Ignores the capacitance between
the lower surface of a wire and substrate, or the lower surface
of a wire to the upper surface of another wire.</p>
</li>
</ul>
<p class="p">For pictorial definitions of
the different effects, see the following two figures. </p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id8a46c6a8-4bde-4d11-b5bb-b995c3200960"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Definition of Capacitance
Types</span><br /><div class="imagecenter"><img class="image imagecenter" height="194" src="../graphics/PEX/pex_ignore_capacitance_types.png" width="414" /></div><br /></div>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idc14a446e-e5fc-4a81-b48e-f01a001fa083"><span class="figcap"><span class="fig--title-label">Figure 2. </span>Definition
of Capacitance Types With Vias</span><br /><div class="imagecenter"><img class="image imagecenter" height="230" src="../graphics/PEX/pex_ignore_capacitance_types_w_vias.png" width="414" /></div><br /></div>
</dd>
</dl>
</div>
<div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="ide9d0b159-f383-4bed-8642-a4e808786a11__ide1ea3de7-d48e-487d-8ad7-8602220ddb89">Specify one or more of the following, depending on the syntax: </dt>
<dd class="dd ArgumentDescription"><ul class="ul ArgumentOptions"><li class="li ArgOption" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id9263f1bf-defc-4321-8a0a-2ee1add773e5"><p class="p Opt"><span class="keyword ParameterName Optional">SUBSTRATE</span> —
An optional keyword for syntax 1 and syntax 9. Specifies that all intrinsic
capacitance for all layers specified will be ignored.</p>
</li>
<li class="li ArgOption" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id7152ae22-10ef-4cbc-91d1-49f8d1c9eeec"><p class="p Opt"><span class="keyword ParameterName Required">COUPLING</span> —
A required keyword only used in syntax 5. Specifies that all coupling capacitances
for all layers will be ignored.</p>
</li>
<li class="li ArgOption" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id76065895-a3c4-4b37-bc75-0797cd16429f"><p class="p Opt"><span class="keyword ParameterName Required">INTRINSIC</span> —
A required keyword for syntax 3 and syntax 4. An optional keyword
for syntax 5, syntax 7, and syntax 8. For syntax 3, it is only valid
with FRINGE and PLATE capacitance effects. Syntax 4 specifies that
all intrinsic capacitances will also be ignored. For syntax 5, it
specifies that intrinsic capacitances will also be ignored. For
syntax 7 and syntax 8, it specifies that intrinsic capacitance will
be ignored for the specified device layers.</p>
</li>
<li class="li ArgOption" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id2e0ceee4-f4e6-460e-b50c-7b2891349281"><p class="p Opt"><span class="keyword ParameterName Optional">ENDCAP</span> —
An optional keyword for syntax 7. Specifies to ignore endcap capacitance for
the specified device layers.</p>
</li>
<li class="li ArgOption" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id3e30670e-6e8e-415d-9ab7-864fd5bc9480"><p class="p Opt"><span class="keyword ParameterName Optional">CFINTRINSIC</span> —
An optional keyword for syntax 7 that specifies to ignore the intrinsic capacitance
from the CF table. Used for varactor modeling, where the gate is
attached to the well.</p>
</li>
<li class="li ArgOption" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idddbc2be1-c501-40fa-bf37-859559ad99e6"><p class="p Opt"><span class="keyword ParameterName Required">CELL</span> —
A required keyword for syntax 8. Specifies that device capacitances
in named cells will be ignored.</p>
</li>
<li class="li ArgOption" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idf91fdf8f-0d9c-4f33-9d37-5e4e107d7b11"><p class="p Opt"><span class="keyword ParameterName Required">DEVICE</span> —
A required keyword for syntax 7 and syntax 8. Specifies that device capacitances
in named cells or between layers identified by touching or abutting
the <span class="keyword ParameterName RequiredReplaceable">marker_layer</span> will
be ignored.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idcf394222-0d2e-4980-9a32-cb243708ee3b"><span class="keyword ParameterName Optional">GLOBAL</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword used to
apply the specified ignore to all physical layers mapped to the same
logical layer. This option is only valid with layers that have been
specified in a <a class="xref fm:HeadingOnly" href="Command_PexMap_ida258f6e6.html#ida258f6e6-5431-4c07-8e3c-1c1827bf39b4__Command_PexMap_ida258f6e6.xml#ida258f6e6-5431-4c07-8e3c-1c1827bf39b4" title="Specifies the mapping between a calibrated layer and one or more physical layers.">PEX Map</a> statement.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idb03841d4-497a-4e54-b6eb-e01685c3bb6f"><span class="keyword ParameterName RequiredReplaceable">layer</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies an original or derived
non-via layer.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="ide9d0b159-f383-4bed-8642-a4e808786a11__ide6c54901-f700-4ae2-b988-7e66da6ec313"><span class="keyword ParameterName Required">VIA</span> <span class="keyword ParameterName RequiredReplaceable">layer1</span> <span class="keyword ParameterName RequiredReplaceable">layer2</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Keyword and parameter set that
specifies a via defined between <span class="keyword ParameterName RequiredReplaceable">layer1</span> and <span class="keyword ParameterName RequiredReplaceable">layer2</span>. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idbf3b4dea-2cbc-427e-9370-647e4ab38050"><span class="keyword ParameterName RequiredReplaceable">device_layer</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies an original or derived
layer, used to define a device or a layer in a device.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id57d26c4b-2aea-44bc-83a6-4870df90acc3"><span class="keyword ParameterName RequiredReplaceable">marker_layer</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies an original or derived
layer, used to mark the extent of a device.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idf5c2a595-146e-45a0-820a-330bce17cc6e"><span class="keyword ParameterName RequiredReplaceable">cell_name</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">Specifies a device that is
defined by the contents of one more cells.</p>
</dd>
</dl>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">Specifies to ignore or remove
all capacitance from the particular interaction given by one of
the capacitance effects, ALL, FRINGE, NEARBODY, or PLATE for the
layer or layers listed. All layers must be properly defined. Interconnect
and via layers can be specified. This statement cannot be used with <a class="xref fm:HeadingOnly" href="Command_PexElayer_idd03b4cbe.html#idd03b4cbe-7ec4-418c-b7fe-f6724d411ed7__Command_PexElayer_idd03b4cbe.xml#idd03b4cbe-7ec4-418c-b7fe-f6724d411ed7" title="Sets the geometries of the specified layers to be physically equivalent during extraction calculations on those layers.">PEX Elayer</a>. </p>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id3be11b34-117c-420e-8067-8f76560a5a8d"><h2 class="title Subheading sectiontitle">Using Syntax
1</h2><p class="p">For syntax 1, all of the capacitance
calculations between any two layers will be ignored. This also includes
via layers. Specifying a layer name twice in a single statement
causes the coupling capacitance for that layer to be ignored.</p>
<p class="p">The SUBSTRATE option can be added
to ignore all intrinsic capacitance for the specified layers as
well.</p>
<p class="p">When specifying ignores for a MOSFET device gate
in a Calibre xRC flow, ignore statements must be specified for both
the gate-to-M1 and gate-to-diffCont components in order to properly ignore
the device parasitic capacitance values around the device regions.</p>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idca8b6b78-62ce-424e-a2c4-ee79cc73bc68"><h2 class="title Subheading sectiontitle">Syntax 1 Example
1</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE ALL M1 M2 </code></pre><p class="p">ignores the capacitance calculations
between the layers M1 and M2 for nearbody, fringe, and plate effects.
The following figure shows an example of the effects that are ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id8f8bed50-8399-41fb-99db-333a0514a6d0"><span class="figcap"><span class="fig--title-label">Figure 3. </span>Ignored Capacitance
Types for Syntax 1 Example 1</span><br /><div class="imagecenter"><img class="image imagecenter" height="174" src="../graphics/PEX/pex_ignore_capacitance_syn1_ex1.png" width="414" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idb652f838-195d-4f9b-8d3c-ee9f5fb06730"><h2 class="title Subheading sectiontitle">Syntax 1 Example
2</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE ALL SUBSTRATE M1 M2</code></pre><p class="p">ignores the capacitance calculations
between the layers M1 and M2 for nearbody, fringe, and plate effects,
and all intrinsic capacitance for layers M1 and M2. The following
figure shows an example of the effects that are ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id87461ca9-d0c5-424c-b537-f667efab28fd"><span class="figcap"><span class="fig--title-label">Figure 4. </span>Ignored Capacitance
Types for Syntax 1 Example 2</span><br /><div class="imagecenter"><img class="image imagecenter" height="175" src="../graphics/PEX/pex_ignore_capacitance_syn1_ex2.png" width="414" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id7fbc82d9-bc24-4c63-9a7d-723e74c5ace2"><h2 class="title Subheading sectiontitle">Syntax 1 Example
3</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE ALL SUBSTRATE M1 M2 M2</code></pre><p class="p">ignores all capacitance calculations
between the layers M1 and M2, and all 1-layer nearbody capacitance
for layer M2. The following figure shows an example of the effects
that are ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idfe5be3ad-e61b-444b-b21e-1690d58dfd20"><span class="figcap"><span class="fig--title-label">Figure 5. </span>Ignored Capacitance
Types for Syntax 1 Example 3</span><br /><div class="imagecenter"><img class="image imagecenter" height="175" src="../graphics/PEX/pex_ignore_capacitance_syn1_ex3.png" width="414" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id483036b2-598f-40f9-939f-74affca4f3b1"><h2 class="title Subheading sectiontitle">Syntax 1 Example
4</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE ALL M1 VIA M1 M2 </code></pre><p class="p">ignores the capacitance calculations
between layer M1 and any vias between layers M1 and M2. The following
figure highlights the effects that are ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idb9a1be83-0e59-4282-a3b1-64e324b7bb3e"><span class="figcap"><span class="fig--title-label">Figure 6. </span>Ignored Capacitance
Types With Vias for Syntax 1 Example 4</span><br /><div class="imagecenter"><img class="image imagecenter" height="223" src="../graphics/PEX/pex_ignore_capacitance_syn1_ex4.png" width="414" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id52cbedef-00db-4d87-872a-197eee914a2b"><h2 class="title Subheading sectiontitle">Syntax 1 Example 5</h2><p class="p">The statements</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE ALL gate M1
PEX IGNORE CAPACITANCE ALL gate VIA diff M1 </code></pre><p class="p">must be specified
together to ignore the capacitance calculations for a MOSFET device
gate in a Calibre xRC flow. In other words, gate-to-M1 and gate-to-diffCont
must be ignored together. Specifying only one of these ignores generates
unexpected results. The following figure illustrates the effects
that are ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id5729ba40-97b3-4dbe-8bdc-c4a0989956b9"><span class="figcap"><span class="fig--title-label">Figure 7. </span>MOSFET Device Gate Ignored Capacitance Syntax 1 Example 5</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:120" src="../graphics/PEX/pex_ignore_capacitance_syn1_ex5.png" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idb581adbe-f94f-42cc-a992-a6d7685d7c62"><h2 class="title Subheading sectiontitle">Using Syntax
2</h2><p class="p">For syntax 2, the indicated capacitance
calculations between any two layers will be ignored regardless of
the order of the layers; that is, both the rules for <span class="keyword ParameterName RequiredReplaceable">layer1</span>-<span class="keyword ParameterName RequiredReplaceable">layer2</span> and <span class="keyword ParameterName RequiredReplaceable">layer2</span>-<span class="keyword ParameterName RequiredReplaceable">layer1</span> effects
are not run. You cannot ignore the capacitance rules for effects
in only one direction.</p>
<p class="p">When more than two layers are
specified, all permutations of the layers are ignored. This syntax applies
to non-via layers only and is only used in Calibre xRC.</p>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idb2cf4669-34df-42a6-9bcd-75b1c83e870e"><h2 class="title Subheading sectiontitle">Syntax 2 Example</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE FRINGE M1 M2 </code></pre><p class="p">ignores the capacitance calculations
between the layers M1 and M2 for fringe effects. The following figure
shows an example of the effects that are ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id676c409b-05cd-40cf-b6e5-25b04fdefd06"><span class="figcap"><span class="fig--title-label">Figure 8. </span>Ignored Capacitance
Types for Syntax 2 Example</span><br /><div class="imagecenter"><img class="image imagecenter" height="194" src="../graphics/PEX/pex_ignore_capacitance_syn2_ex.png" width="414" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id62163cda-9ef6-41ed-86ed-8c3abb37bd93"><h2 class="title Subheading sectiontitle">Using Syntaxes
3 and 4</h2><p class="p">Intrinsic capacitance is a one-layer
effect. It represents the capacitance between the named layer and
substrate. Specifying multiple layers in a single statement is the
same as specifying an individual PEX Ignore Capacitance INTRINSIC
statement for each layer.</p>
<p class="p">Syntax 3 ignores calculation
for FRINGE and PLATE intrinsic capacitances only. Use this syntax
for non-via layers and only with Calibre xRC.</p>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id5fb894aa-d176-4465-9a8a-f57e81d2d56d"><h2 class="title Subheading sectiontitle">Syntax 3 Example</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE INTRINSIC PLATE M1</code></pre><p class="p">ignores the capacitance calculations
between the layers M1 and substrate for intrinsic plate effects. <a class="xref fm:Figure" href="#ide9d0b159-f383-4bed-8642-a4e808786a11__ida1f89d6c-8145-4fbf-8440-8f89d5cf61d2">Figure 9</a> and <a class="xref fm:Figure" href="#ide9d0b159-f383-4bed-8642-a4e808786a11__id0c457a4d-5fc8-4f42-9eef-df1f98f316a5">Figure 10</a> show examples of the effects that are
ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__ida1f89d6c-8145-4fbf-8440-8f89d5cf61d2"><span class="figcap"><span class="fig--title-label">Figure 9. </span>Ignored Capacitance
Types for Syntax 3 Example</span><br /><div class="imagecenter"><img class="image imagecenter" height="194" src="../graphics/PEX/pex_ignore_capacitance_syn3_ex.png" width="414" /></div><br /></div>
<p class="p">Note that in <a class="xref fm:Figure" href="#ide9d0b159-f383-4bed-8642-a4e808786a11__id0c457a4d-5fc8-4f42-9eef-df1f98f316a5">Figure 10</a> the intrinsic via capacitance is not
included.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id0c457a4d-5fc8-4f42-9eef-df1f98f316a5"><span class="figcap"><span class="fig--title-label">Figure 10. </span>Ignored Capacitance
Types With Vias for Syntax 3</span><br /><div class="imagecenter"><img class="image imagecenter" height="234" src="../graphics/PEX/pex_ignore_capacitance_syn3_ex_w_vias.png" width="414" /></div><br /></div>
<p class="p">Syntax 4 ignores all calculations
for all layers, including via layers.</p>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idd78be6ec-a811-4ee8-8a54-101a47cecfee"><h2 class="title Subheading sectiontitle">Syntax 4 Example
1</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE INTRINSIC ALL M1 M2</code></pre><p class="p">ignores the capacitance calculations
between the layer M1 and substrate and layer M2 and substrate for
all intrinsic capacitance effects (both plate and fringe). The following
figure shows examples of the intrinsic effects that are ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id1c262659-bf04-4448-bf21-99fc849afd11"><span class="figcap"><span class="fig--title-label">Figure 11. </span>Ignored Capacitance
Types for Syntax 4 Example 1</span><br /><div class="imagecenter"><img class="image imagecenter" height="194" src="../graphics/PEX/pex_ignore_capacitance_syn4_ex1.png" width="414" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id129d8e0e-e7b0-45ed-ad09-c694669b343d"><h2 class="title Subheading sectiontitle">Syntax 4 Example
2</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE INTRINSIC ALL VIA M1 M2 </code></pre><p class="p">ignores the intrinsic capacitance
for vias between layers M1 and M2. The following figure highlights
the effects that are ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idf21da1b3-aba0-4b63-ab08-7184430b74ac"><span class="figcap"><span class="fig--title-label">Figure 12. </span>Ignored Capacitance
Types With Vias for Syntax 4 Example</span><br /><div class="imagecenter"><img class="image imagecenter" height="234" src="../graphics/PEX/pex_ignore_capacitance_syn4_ex2_w_vias.png" width="414" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id7ef6dee2-904f-4120-b152-000b3c658871"><h2 class="title Subheading sectiontitle">Using Syntax
5</h2><p class="p">For syntax 5, all coupling capacitance
between listed layers is ignored. Coupled capacitance to other layers
will still be extracted.</p>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id63410b0c-4297-4df7-bed3-b7a896219226"><h2 class="title Subheading sectiontitle">Syntax 5 Example</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE COUPLING M1 M2</code></pre><p class="p">ignores the coupling capacitance
between the M1 layers, the M2 layers, and between the M1 and M2
layers as well. The following figure highlights the effects that
are ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__iddce99adc-6906-40db-9e31-d65dc54df0e7"><span class="figcap"><span class="fig--title-label">Figure 13. </span>Ignored Capacitance
Types for Syntax 5 Example</span><br /><div class="imagecenter"><img class="image imagecenter" height="234" src="../graphics/PEX/pex_ignore_capacitance_syn5_ex.png" width="414" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id19949a9a-ad52-4168-998d-c6637668d776"><h2 class="title Subheading sectiontitle">Using Syntax
6</h2><p class="p">For syntax 6, nearbody capacitance
calculations are ignored between polygons on the same layer. You
can specify either via or non-via layers. Only a single layer or
via layer pair may be specified. Use this syntax only with Calibre
xRC</p>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id2380f4d1-c423-4218-9d83-9093c56874ea"><h2 class="title Subheading sectiontitle">Syntax 6 Example
1</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE NEARBODY M2 </code></pre><p class="p">ignores the nearbody capacitance
between the geometries on layer M2. The following figure shows an
example of the effects that are ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__ide47c86c9-2ba8-4545-bcd6-0148bece203e"><span class="figcap"><span class="fig--title-label">Figure 14. </span>Ignored Capacitance
Types for Syntax 6 Example 1</span><br /><div class="imagecenter"><img class="image imagecenter" height="194" src="../graphics/PEX/pex_ignore_capacitance_syn6_ex1.png" width="414" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__ida4f099eb-28b7-42ed-8dc0-7bbd59f459c1"><h2 class="title Subheading sectiontitle">Syntax 6 Example
2</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE NEARBODY VIA M1 M2</code></pre><p class="p">ignores the capacitance calculations
for vias between layers M1 and M2. The following figure highlights
the effects that are ignored.</p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idfca6e8bf-6f62-450f-b90b-111080ecf60f"><span class="figcap"><span class="fig--title-label">Figure 15. </span>Ignored Capacitance
Types With Vias for Syntax 6 Example 2</span><br /><div class="imagecenter"><img class="image imagecenter" height="234" src="../graphics/PEX/pex_ignore_capacitance_syn6_ex2_w_vias.png" width="414" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id7c35fb88-f107-4b9c-89f5-6d5fc3acb91d"><h2 class="title Subheading sectiontitle">Using Syntaxes
7 and 8</h2><p class="p">Syntaxes 7 and 8 can be used
to allow the calculation of parasitic capacitance between devices while
excluding capacitance for layers inside of a device.</p>
<p class="p">Syntax 7 prevents extraction
of capacitance between device layers that are touching the <span class="keyword ParameterName RequiredReplaceable">marker_layer</span> polygon.
For example, metal1-metal2 parallel plates in a device capacitor
that are touching the <span class="keyword ParameterName RequiredReplaceable">marker_layer</span> are
excluded from capacitance extraction. However, if many instances
of the same type of capacitor are placed close to each other, the
parasitic capacitance between these is calculated.</p>
<p class="p">Use syntax 7 to ignore the endcap capacitance for a device. </p>
<p class="p">Use syntax 8 when a device is
defined by the contents of one or more cells.</p>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id80782d6c-dd9d-459e-bc59-dd37b36440a8"><h2 class="title Subheading sectiontitle">Syntax
7 Example 1</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE DEVICE INTRINSIC ENDCAP OD PO</code></pre><p class="p">ignores the OD/RSD intrinsic
capacitance and coupling capacitance to ENDCAP shown in the following
figure for devices with gate layer PO. </p>
<div class="fig fignone" id="ide9d0b159-f383-4bed-8642-a4e808786a11__id91ccf6b9-08d7-4d59-844a-d0ef85d6dae1"><span class="figcap"><span class="fig--title-label">Figure 16. </span>Ignored Capacitance
Device Endcap Syntax 7 Example 1</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/pexigncapendcap1.png" /></div><br /></div>
</div>
<div class="section Subsection" id="ide9d0b159-f383-4bed-8642-a4e808786a11__idc061b9f4-75ab-46eb-ac7c-37ac506ebc49"><h2 class="title Subheading sectiontitle">Using Syntax
9</h2><p class="p">For syntax 9, all capacitance
calculations to and from the specified layer to any other layers (except
intrinsic and ground layers) will be ignored. This also applies
to a single via specification. If you want to also ignore capacitance
to ground, then specify the SUBSTRATE keyword.</p>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><p class="p">The statement</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE ALL M1 M2 M3</code></pre><p class="p">is equivalent to including the following
statements:</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE PLATE M1 M2
PEX IGNORE CAPACITANCE PLATE M1 M3
PEX IGNORE CAPACITANCE PLATE M2 M3</code></pre><pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE FRINGE M1 M2
PEX IGNORE CAPACITANCE FRINGE M1 M3
PEX IGNORE CAPACITANCE FRINGE M2 M3</code></pre><pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE NEARBODY M1 M2
PEX IGNORE CAPACITANCE NEARBODY M1 M3
PEX IGNORE CAPACITANCE NEARBODY M2 M3</code></pre><p class="p">It does not include these rules:</p>
<pre class="pre codeblock"><code>PEX IGNORE CAPACITANCE NEARBODY M1
PEX IGNORE CAPACITANCE NEARBODY M2
PEX IGNORE CAPACITANCE NEARBODY M3
PEX IGNORE CAPACITANCE INTRINSIC ALL M1
PEX IGNORE CAPACITANCE INTRINSIC ALL M2
PEX IGNORE CAPACITANCE INTRINSIC ALL M3
</code></pre></div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_PexCommands_id5a637066.html" title="The commands in this section start with “PEX.”">PEX … Commands</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "svrf_ur"
                DocTitle = "Standard Verification Rule Format (SVRF) Manual"
                PageTitle = "PEX Ignore Capacitance"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_PexIgnoreCapacitance_ide9d0b159.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Standard Verification Rule Format (SVRF) Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>