 
****************************************
Report : qor
Design : PD_COMP
Version: L-2016.03-SP1
Date   : Fri Jun 20 12:53:11 2025
****************************************


  Timing Path Group 'CLK_100KHz'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.00
  Critical Path Slack:        7992.95
  Critical Path Clk Period:   8000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 73
  Buf/Inv Cell Count:              16
  Buf Cell Count:                   0
  Inv Cell Count:                  16
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        65
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      937.679997
  Noncombinational Area:   407.680008
  Buf/Inv Area:            112.879999
  Total Buffer Area:             0.00
  Total Inverter Area:         112.88
  Macro/Black Box Area:      0.000000
  Net Area:                 33.479759
  -----------------------------------
  Cell Area:              1345.360005
  Design Area:            1378.839765


  Design Rules
  -----------------------------------
  Total Number of Nets:            77
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: cs1-cn1

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.52
  -----------------------------------------
  Overall Compile Time:                3.38
  Overall Compile Wall Clock Time:     3.53

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
