#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Oct 31 18:09:12 2022
# Process ID: 11100
# Current directory: E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log CFNN_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CFNN_top.tcl
# Log file: E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/CFNN_top.vds
# Journal file: E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CFNN_top.tcl -notrace
Command: synth_design -top CFNN_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1223.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CFNN_top' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'input_signal' [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/input_signal_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'input_signal' (1#1) [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/input_signal_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'convolutional_top' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/convolutional_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_input_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/conv_input_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv_input_buffer' (2#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/conv_input_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_weights_memory' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/conv_weights_memory.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/conv_weights_memory.v:17]
INFO: [Synth 8-6155] done synthesizing module 'conv_weights_memory' (3#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/conv_weights_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_processing_element' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/conv_processing_element.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_mult' [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/conv_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_mult' (4#1) [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/conv_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_processing_element' (5#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/conv_processing_element.v:3]
INFO: [Synth 8-6155] done synthesizing module 'convolutional_top' (6#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/convolutional_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'conv_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/conv_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_feature_map_buffer' (7#1) [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/conv_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'max_pooling_top' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/max_pooling_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'mp_input_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/mp_input_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mp_input_buffer' (8#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/mp_input_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'mp_max' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/mp_max.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mp_max' (9#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/mp_max.v:3]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling_top' (10#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/max_pooling_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'mp_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/mp_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mp_feature_map_buffer' (11#1) [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/mp_feature_map_buffer_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'mp_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:426]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'mp_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:427]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'mp_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:428]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'mp_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:429]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'mp_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:430]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'mp_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:431]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'mp_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:432]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'mp_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:433]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'mp_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:434]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'mp_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:435]
INFO: [Synth 8-6157] synthesizing module 'batch_normalization_top' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/batch_normalization_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'bn_weights_memory' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/bn_weights_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bn_weights_memory' (12#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/bn_weights_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'bn_input_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/bn_input_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bn_input_buffer' (13#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/bn_input_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'bn_processing_element' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/bn_processing_element.v:13]
INFO: [Synth 8-6157] synthesizing module 'bn_mult' [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/bn_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bn_mult' (14#1) [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/bn_mult_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'P' does not match port width (33) of module 'bn_mult' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/bn_processing_element.v:26]
INFO: [Synth 8-6155] done synthesizing module 'bn_processing_element' (15#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/bn_processing_element.v:13]
INFO: [Synth 8-6155] done synthesizing module 'batch_normalization_top' (16#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/batch_normalization_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'bn_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/bn_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bn_feature_map_buffer' (17#1) [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/bn_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fully_connected_top' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fully_connected_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'fc_weights_memory' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fc_weights_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fc_weights_memory' (18#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fc_weights_memory.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'input_pixel_addr' does not match port width (6) of module 'fc_weights_memory' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fully_connected_top.v:28]
INFO: [Synth 8-6157] synthesizing module 'fc_input_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fc_input_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fc_input_buffer' (19#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fc_input_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'fc_processing_element' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fc_processing_element.v:3]
INFO: [Synth 8-6157] synthesizing module 'fc_mult' [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/fc_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fc_mult' (20#1) [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/fc_mult_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'P' does not match port width (33) of module 'fc_mult' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fc_processing_element.v:18]
INFO: [Synth 8-6155] done synthesizing module 'fc_processing_element' (21#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fc_processing_element.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fully_connected_top' (22#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fully_connected_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'fc_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/fc_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fc_feature_map_buffer' (23#1) [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/fc_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fuzzy_rule_top' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fuzzy_rule_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'fr_weights_memory' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fr_weights_memory.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fr_weights_memory.v:25]
INFO: [Synth 8-6155] done synthesizing module 'fr_weights_memory' (24#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fr_weights_memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'fr_input_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fr_input_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fr_input_buffer' (25#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fr_input_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'fr_processing_element' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fr_processing_element.v:9]
INFO: [Synth 8-6157] synthesizing module 'fr_exp_lut' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fr_exp_lut.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fr_exp_lut' (26#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fr_exp_lut.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fr_processing_element.v:54]
INFO: [Synth 8-6155] done synthesizing module 'fr_processing_element' (27#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fr_processing_element.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fuzzy_rule_top' (28#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/fuzzy_rule_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'fr_feature_map_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/fr_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fr_feature_map_buffer' (29#1) [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/fr_feature_map_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'defuzzy_top' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/defuzzy_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'df_weights_memory' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/df_weights_memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'df_weights_memory' (30#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/df_weights_memory.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'input_pixel_addr' does not match port width (4) of module 'df_weights_memory' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/defuzzy_top.v:28]
INFO: [Synth 8-6157] synthesizing module 'df_input_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/df_input_buffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'df_input_buffer' (31#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/df_input_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'df_processing_element' [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/df_processing_element.v:3]
INFO: [Synth 8-6157] synthesizing module 'df_mult' [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/df_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'df_mult' (32#1) [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/df_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'df_processing_element' (33#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/df_processing_element.v:3]
INFO: [Synth 8-6155] done synthesizing module 'defuzzy_top' (34#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/defuzzy_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'df_output_buffer' [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/df_output_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'df_output_buffer' (35#1) [E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/.Xil/Vivado-11100-DESKTOP-7O83OJ9/realtime/df_output_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CFNN_top' (36#1) [E:/Zedboard/1DCFNN/project_1/project_1.srcs/sources_1/new/CFNN_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1223.664 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1223.664 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1223.664 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/df_output_buffer/df_output_buffer/df_output_buffer_in_context.xdc] for cell 'u_df_output_buffer'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/df_output_buffer/df_output_buffer/df_output_buffer_in_context.xdc] for cell 'u_df_output_buffer'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/df_mult/df_mult/df_mult_in_context.xdc] for cell 'u_defuzzy_top/u_df_processing_element/u_df_mult'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/df_mult/df_mult/df_mult_in_context.xdc] for cell 'u_defuzzy_top/u_df_processing_element/u_df_mult'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/fr_feature_map_buffer/fr_feature_map_buffer/fr_feature_map_buffer_in_context.xdc] for cell 'u_fr_feature_map_buffer'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/fr_feature_map_buffer/fr_feature_map_buffer/fr_feature_map_buffer_in_context.xdc] for cell 'u_fr_feature_map_buffer'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/fc_feature_map_buffer/fc_feature_map_buffer/fc_feature_map_buffer_in_context.xdc] for cell 'u_fc_feature_map_buffer'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/fc_feature_map_buffer/fc_feature_map_buffer/fc_feature_map_buffer_in_context.xdc] for cell 'u_fc_feature_map_buffer'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/fc_mult/fc_mult/fc_mult_in_context.xdc] for cell 'u_fully_connected_top/u_fc_processing_element/u_fc_mult'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/fc_mult/fc_mult/fc_mult_in_context.xdc] for cell 'u_fully_connected_top/u_fc_processing_element/u_fc_mult'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/bn_feature_map_buffer/bn_feature_map_buffer/bn_feature_map_buffer_in_context.xdc] for cell 'u_bn_feature_map_buffer'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/bn_feature_map_buffer/bn_feature_map_buffer/bn_feature_map_buffer_in_context.xdc] for cell 'u_bn_feature_map_buffer'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/bn_mult/bn_mult/fc_mult_in_context.xdc] for cell 'u_batch_normalization_top/u_bn_processing_element/u_bn_mult'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/bn_mult/bn_mult/fc_mult_in_context.xdc] for cell 'u_batch_normalization_top/u_bn_processing_element/u_bn_mult'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_0'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_0'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_1'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_1'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_2'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_2'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_3'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_3'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_4'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_4'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_5'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_5'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_6'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_6'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_7'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_7'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_8'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_8'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_9'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/mp_feature_map_buffer/mp_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_mp_feature_map_buffer_9'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_0'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_0'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_1'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_1'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_2'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_2'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_3'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_3'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_4'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_4'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_5'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_5'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_6'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_6'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_7'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_7'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_8'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_8'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_9'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_9'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_10'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_10'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_11'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_11'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_12'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_12'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_13'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_13'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_14'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_14'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_15'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_15'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_16'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_16'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_17'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_17'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_18'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_18'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_19'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_19'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_20'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_20'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_21'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_21'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_22'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_22'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_23'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_23'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_24'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_24'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_25'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_25'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_26'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_26'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_27'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_27'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_28'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_28'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_29'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_feature_map_buffer/conv_feature_map_buffer/mp_feature_map_buffer_in_context.xdc] for cell 'u_conv_feature_map_buffer_29'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_mult/conv_mult/df_mult_in_context.xdc] for cell 'u_convolutional_top/u_conv_processing_element/u_conv_mult_0'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_mult/conv_mult/df_mult_in_context.xdc] for cell 'u_convolutional_top/u_conv_processing_element/u_conv_mult_0'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_mult/conv_mult/df_mult_in_context.xdc] for cell 'u_convolutional_top/u_conv_processing_element/u_conv_mult_1'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_mult/conv_mult/df_mult_in_context.xdc] for cell 'u_convolutional_top/u_conv_processing_element/u_conv_mult_1'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_mult/conv_mult/df_mult_in_context.xdc] for cell 'u_convolutional_top/u_conv_processing_element/u_conv_mult_2'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/conv_mult/conv_mult/df_mult_in_context.xdc] for cell 'u_convolutional_top/u_conv_processing_element/u_conv_mult_2'
Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/input_signal/input_signal/input_signal_in_context.xdc] for cell 'u_input_signal'
Finished Parsing XDC File [e:/Zedboard/1DCFNN/project_1/project_1.gen/sources_1/ip/input_signal/input_signal/input_signal_in_context.xdc] for cell 'u_input_signal'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1289.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1289.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1289.551 ; gain = 65.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1289.551 ; gain = 65.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_df_output_buffer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_defuzzy_top/u_df_processing_element/u_df_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fr_feature_map_buffer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fc_feature_map_buffer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fully_connected_top/u_fc_processing_element/u_fc_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_bn_feature_map_buffer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_batch_normalization_top/u_bn_processing_element/u_bn_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mp_feature_map_buffer_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_14. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_15. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_16. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_17. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_18. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_19. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_24. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_25. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_26. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_27. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_28. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_29. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_conv_feature_map_buffer_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_convolutional_top/u_conv_processing_element/u_conv_mult_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_convolutional_top/u_conv_processing_element/u_conv_mult_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_convolutional_top/u_conv_processing_element/u_conv_mult_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_input_signal. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1289.551 ; gain = 65.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1289.551 ; gain = 65.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 6     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 4     
	   2 Input   22 Bit       Adders := 8     
	   2 Input   21 Bit       Adders := 16    
	   2 Input   16 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 32    
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 9     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 7     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 4     
	               22 Bit    Registers := 8     
	               21 Bit    Registers := 16    
	               16 Bit    Registers := 128   
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 96    
	                7 Bit    Registers := 103   
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 39    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 36    
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	  11 Input   16 Bit        Muxes := 30    
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	  31 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 37    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult1_reg[31], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[31] is absorbed into DSP mult1_reg[31].
DSP Report: register mult0_reg[31] is absorbed into DSP mult1_reg[31].
DSP Report: register mult1_reg[31] is absorbed into DSP mult1_reg[31].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[31].
DSP Report: Generating DSP mult1_reg[30], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[30] is absorbed into DSP mult1_reg[30].
DSP Report: register mult0_reg[30] is absorbed into DSP mult1_reg[30].
DSP Report: register mult1_reg[30] is absorbed into DSP mult1_reg[30].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[30].
DSP Report: Generating DSP mult1_reg[29], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[29] is absorbed into DSP mult1_reg[29].
DSP Report: register mult0_reg[29] is absorbed into DSP mult1_reg[29].
DSP Report: register mult1_reg[29] is absorbed into DSP mult1_reg[29].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[29].
DSP Report: Generating DSP mult1_reg[28], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[28] is absorbed into DSP mult1_reg[28].
DSP Report: register mult0_reg[28] is absorbed into DSP mult1_reg[28].
DSP Report: register mult1_reg[28] is absorbed into DSP mult1_reg[28].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[28].
DSP Report: Generating DSP mult1_reg[27], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[27] is absorbed into DSP mult1_reg[27].
DSP Report: register mult0_reg[27] is absorbed into DSP mult1_reg[27].
DSP Report: register mult1_reg[27] is absorbed into DSP mult1_reg[27].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[27].
DSP Report: Generating DSP mult1_reg[26], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[26] is absorbed into DSP mult1_reg[26].
DSP Report: register mult0_reg[26] is absorbed into DSP mult1_reg[26].
DSP Report: register mult1_reg[26] is absorbed into DSP mult1_reg[26].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[26].
DSP Report: Generating DSP mult1_reg[25], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[25] is absorbed into DSP mult1_reg[25].
DSP Report: register mult0_reg[25] is absorbed into DSP mult1_reg[25].
DSP Report: register mult1_reg[25] is absorbed into DSP mult1_reg[25].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[25].
DSP Report: Generating DSP mult1_reg[24], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[24] is absorbed into DSP mult1_reg[24].
DSP Report: register mult0_reg[24] is absorbed into DSP mult1_reg[24].
DSP Report: register mult1_reg[24] is absorbed into DSP mult1_reg[24].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[24].
DSP Report: Generating DSP mult1_reg[23], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[23] is absorbed into DSP mult1_reg[23].
DSP Report: register mult0_reg[23] is absorbed into DSP mult1_reg[23].
DSP Report: register mult1_reg[23] is absorbed into DSP mult1_reg[23].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[23].
DSP Report: Generating DSP mult1_reg[22], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[22] is absorbed into DSP mult1_reg[22].
DSP Report: register mult0_reg[22] is absorbed into DSP mult1_reg[22].
DSP Report: register mult1_reg[22] is absorbed into DSP mult1_reg[22].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[22].
DSP Report: Generating DSP mult1_reg[21], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[21] is absorbed into DSP mult1_reg[21].
DSP Report: register mult0_reg[21] is absorbed into DSP mult1_reg[21].
DSP Report: register mult1_reg[21] is absorbed into DSP mult1_reg[21].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[21].
DSP Report: Generating DSP mult1_reg[20], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[20] is absorbed into DSP mult1_reg[20].
DSP Report: register mult0_reg[20] is absorbed into DSP mult1_reg[20].
DSP Report: register mult1_reg[20] is absorbed into DSP mult1_reg[20].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[20].
DSP Report: Generating DSP mult1_reg[19], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[19] is absorbed into DSP mult1_reg[19].
DSP Report: register mult0_reg[19] is absorbed into DSP mult1_reg[19].
DSP Report: register mult1_reg[19] is absorbed into DSP mult1_reg[19].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[19].
DSP Report: Generating DSP mult1_reg[18], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[18] is absorbed into DSP mult1_reg[18].
DSP Report: register mult0_reg[18] is absorbed into DSP mult1_reg[18].
DSP Report: register mult1_reg[18] is absorbed into DSP mult1_reg[18].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[18].
DSP Report: Generating DSP mult1_reg[17], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[17] is absorbed into DSP mult1_reg[17].
DSP Report: register mult0_reg[17] is absorbed into DSP mult1_reg[17].
DSP Report: register mult1_reg[17] is absorbed into DSP mult1_reg[17].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[17].
DSP Report: Generating DSP mult1_reg[16], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[16] is absorbed into DSP mult1_reg[16].
DSP Report: register mult0_reg[16] is absorbed into DSP mult1_reg[16].
DSP Report: register mult1_reg[16] is absorbed into DSP mult1_reg[16].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[16].
DSP Report: Generating DSP mult1_reg[15], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[15] is absorbed into DSP mult1_reg[15].
DSP Report: register mult0_reg[15] is absorbed into DSP mult1_reg[15].
DSP Report: register mult1_reg[15] is absorbed into DSP mult1_reg[15].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[15].
DSP Report: Generating DSP mult1_reg[14], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[14] is absorbed into DSP mult1_reg[14].
DSP Report: register mult0_reg[14] is absorbed into DSP mult1_reg[14].
DSP Report: register mult1_reg[14] is absorbed into DSP mult1_reg[14].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[14].
DSP Report: Generating DSP mult1_reg[13], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[13] is absorbed into DSP mult1_reg[13].
DSP Report: register mult0_reg[13] is absorbed into DSP mult1_reg[13].
DSP Report: register mult1_reg[13] is absorbed into DSP mult1_reg[13].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[13].
DSP Report: Generating DSP mult1_reg[12], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[12] is absorbed into DSP mult1_reg[12].
DSP Report: register mult0_reg[12] is absorbed into DSP mult1_reg[12].
DSP Report: register mult1_reg[12] is absorbed into DSP mult1_reg[12].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[12].
DSP Report: Generating DSP mult1_reg[11], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[11] is absorbed into DSP mult1_reg[11].
DSP Report: register mult0_reg[11] is absorbed into DSP mult1_reg[11].
DSP Report: register mult1_reg[11] is absorbed into DSP mult1_reg[11].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[11].
DSP Report: Generating DSP mult1_reg[10], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[10] is absorbed into DSP mult1_reg[10].
DSP Report: register mult0_reg[10] is absorbed into DSP mult1_reg[10].
DSP Report: register mult1_reg[10] is absorbed into DSP mult1_reg[10].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[10].
DSP Report: Generating DSP mult1_reg[9], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[9] is absorbed into DSP mult1_reg[9].
DSP Report: register mult0_reg[9] is absorbed into DSP mult1_reg[9].
DSP Report: register mult1_reg[9] is absorbed into DSP mult1_reg[9].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[9].
DSP Report: Generating DSP mult1_reg[8], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[8] is absorbed into DSP mult1_reg[8].
DSP Report: register mult0_reg[8] is absorbed into DSP mult1_reg[8].
DSP Report: register mult1_reg[8] is absorbed into DSP mult1_reg[8].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[8].
DSP Report: Generating DSP mult1_reg[7], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[7] is absorbed into DSP mult1_reg[7].
DSP Report: register mult0_reg[7] is absorbed into DSP mult1_reg[7].
DSP Report: register mult1_reg[7] is absorbed into DSP mult1_reg[7].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[7].
DSP Report: Generating DSP mult1_reg[6], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[6] is absorbed into DSP mult1_reg[6].
DSP Report: register mult0_reg[6] is absorbed into DSP mult1_reg[6].
DSP Report: register mult1_reg[6] is absorbed into DSP mult1_reg[6].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[6].
DSP Report: Generating DSP mult1_reg[5], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[5] is absorbed into DSP mult1_reg[5].
DSP Report: register mult0_reg[5] is absorbed into DSP mult1_reg[5].
DSP Report: register mult1_reg[5] is absorbed into DSP mult1_reg[5].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[5].
DSP Report: Generating DSP mult1_reg[4], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[4] is absorbed into DSP mult1_reg[4].
DSP Report: register mult0_reg[4] is absorbed into DSP mult1_reg[4].
DSP Report: register mult1_reg[4] is absorbed into DSP mult1_reg[4].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[4].
DSP Report: Generating DSP mult1_reg[3], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[3] is absorbed into DSP mult1_reg[3].
DSP Report: register mult0_reg[3] is absorbed into DSP mult1_reg[3].
DSP Report: register mult1_reg[3] is absorbed into DSP mult1_reg[3].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[3].
DSP Report: Generating DSP mult1_reg[2], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[2] is absorbed into DSP mult1_reg[2].
DSP Report: register mult0_reg[2] is absorbed into DSP mult1_reg[2].
DSP Report: register mult1_reg[2] is absorbed into DSP mult1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[2].
DSP Report: Generating DSP mult1_reg[1], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[1] is absorbed into DSP mult1_reg[1].
DSP Report: register mult0_reg[1] is absorbed into DSP mult1_reg[1].
DSP Report: register mult1_reg[1] is absorbed into DSP mult1_reg[1].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[1].
DSP Report: Generating DSP mult1_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register v_reg_reg[0] is absorbed into DSP mult1_reg[0].
DSP Report: register mult0_reg[0] is absorbed into DSP mult1_reg[0].
DSP Report: register mult1_reg[0] is absorbed into DSP mult1_reg[0].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[0].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1289.551 ; gain = 65.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------+-----------------------------+---------------+----------------+
|Module Name         | RTL Object                  | Depth x Width | Implemented As | 
+--------------------+-----------------------------+---------------+----------------+
|conv_weights_memory | w0                          | 32x17         | LUT            | 
|conv_weights_memory | w1                          | 32x17         | LUT            | 
|conv_weights_memory | w2                          | 32x17         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x9          | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|fc_weights_memory   | weights                     | 32x10         | LUT            | 
|convolutional_top   | u_conv_weights_memory/w0    | 32x17         | LUT            | 
|convolutional_top   | u_conv_weights_memory/w1    | 32x17         | LUT            | 
|convolutional_top   | u_conv_weights_memory/w2    | 32x17         | LUT            | 
|convolutional_top   | u_conv_weights_memory/b_reg | 32x32         | Block RAM      | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x9          | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/weights | 32x10         | LUT            | 
|fully_connected_top | u_fc_weights_memory/b_reg   | 32x32         | Block RAM      | 
+--------------------+-----------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below)
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fr_processing_element | (A2*B2)'    | 14     | 8      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1289.551 ; gain = 65.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1296.395 ; gain = 72.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_convolutional_top/u_conv_weights_memory/b_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_convolutional_top/u_conv_weights_memory/b_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fully_connected_top/u_fc_weights_memory/b_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fully_connected_top/u_fc_weights_memory/b_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1386.887 ; gain = 163.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1401.289 ; gain = 177.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1401.289 ; gain = 177.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1401.289 ; gain = 177.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1401.289 ; gain = 177.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1401.547 ; gain = 177.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1401.547 ; gain = 177.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |input_signal            |         1|
|2     |conv_feature_map_buffer |        30|
|3     |mp_feature_map_buffer   |        10|
|4     |bn_feature_map_buffer   |         1|
|5     |fc_feature_map_buffer   |         1|
|6     |fr_feature_map_buffer   |         1|
|7     |df_output_buffer        |         1|
|8     |bn_mult                 |         1|
|9     |conv_mult               |         3|
|10    |df_mult                 |         1|
|11    |fc_mult                 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |bn_feature_map_buffer   |     1|
|2     |bn_mult                 |     1|
|3     |conv_feature_map_buffer |    30|
|33    |conv_mult               |     3|
|36    |df_mult                 |     1|
|37    |df_output_buffer        |     1|
|38    |fc_feature_map_buffer   |     1|
|39    |fc_mult                 |     1|
|40    |fr_feature_map_buffer   |     1|
|41    |input_signal            |     1|
|42    |mp_feature_map_buffer   |    10|
|52    |BUFG                    |     1|
|53    |CARRY4                  |  1035|
|54    |DSP48E1                 |    32|
|55    |LUT1                    |   273|
|56    |LUT2                    |  1813|
|57    |LUT3                    |  1023|
|58    |LUT4                    |  1292|
|59    |LUT5                    |  1189|
|60    |LUT6                    |  1682|
|61    |MUXF7                   |   345|
|62    |MUXF8                   |    75|
|63    |RAMB18E1                |     2|
|65    |FDRE                    |  2592|
|66    |IBUF                    |     3|
|67    |OBUF                    |   292|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1401.547 ; gain = 177.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1401.547 ; gain = 111.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1401.547 ; gain = 177.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1401.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1401.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 468e51fa
INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1401.547 ; gain = 177.883
INFO: [Common 17-1381] The checkpoint 'E:/Zedboard/1DCFNN/project_1/project_1.runs/synth_1/CFNN_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CFNN_top_utilization_synth.rpt -pb CFNN_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 18:09:59 2022...
