
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.62

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: HRESETn (input port clocked by core_clock)
Endpoint: ahb_sys_0_uut.S1.buf_addr[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.70    0.70 ^ input external delay
     1    0.21    0.00    0.00    0.70 ^ HRESETn (in)
                                         HRESETn (net)
                  0.16    0.08    0.78 ^ input17/A (sky130_fd_sc_hd__buf_12)
    64    0.45    0.50    0.45    1.24 ^ input17/X (sky130_fd_sc_hd__buf_12)
                                         net17 (net)
                  0.50    0.00    1.24 ^ ahb_sys_0_uut.S1.buf_addr[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ahb_sys_0_uut.S1.buf_addr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.43    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.06    0.30    0.30 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         ahb_sys_0_uut.S0.c_wr[0] (net)
                  0.06    0.00    0.30 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.30   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: HRESETn (input port clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_
          (recovery check against falling-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.70    0.70 ^ input external delay
     1    0.21    0.00    0.00    0.70 ^ HRESETn (in)
                                         HRESETn (net)
                  0.16    0.08    0.78 ^ input17/A (sky130_fd_sc_hd__buf_12)
    64    0.45    0.50    0.45    1.24 ^ input17/X (sky130_fd_sc_hd__buf_12)
                                         net17 (net)
                  0.50    0.02    1.26 ^ place798/A (sky130_fd_sc_hd__buf_12)
    49    0.30    0.34    0.40    1.65 ^ place798/X (sky130_fd_sc_hd__buf_12)
                                         net798 (net)
                  0.34    0.00    1.66 ^ place799/A (sky130_fd_sc_hd__buf_12)
    20    0.13    0.15    0.24    1.90 ^ place799/X (sky130_fd_sc_hd__buf_12)
                                         net799 (net)
                  0.15    0.00    1.91 ^ ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/RESET_B (sky130_fd_sc_hd__dfrtn_1)
                                  1.91   data arrival time

                  0.00    3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock network delay (ideal)
                          0.00    3.50   clock reconvergence pessimism
                                  3.50 v ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                          0.26    3.76   library recovery time
                                  3.76   data required time
-----------------------------------------------------------------------------
                                  3.76   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_
          (falling edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
     3    0.06    0.19    0.51    0.51 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         ahb_sys_0_uut.S_3.Y[0] (net)
                  0.19    0.00    0.51 ^ place786/A (sky130_fd_sc_hd__buf_12)
    10    0.21    0.25    0.27    0.78 ^ place786/X (sky130_fd_sc_hd__buf_12)
                                         net786 (net)
                  0.26    0.04    0.81 ^ place788/A (sky130_fd_sc_hd__buf_1)
     2    0.10    1.09    0.84    1.66 ^ place788/X (sky130_fd_sc_hd__buf_1)
                                         net788 (net)
                  1.09    0.01    1.67 ^ _1799_/A (sky130_fd_sc_hd__nand2_8)
     1    0.04    0.21    0.14    1.81 v _1799_/Y (sky130_fd_sc_hd__nand2_8)
                                         _0357_ (net)
                  0.21    0.00    1.81 v _1800_/A (sky130_fd_sc_hd__inv_4)
     1    0.03    0.11    0.16    1.97 ^ _1800_/Y (sky130_fd_sc_hd__inv_4)
                                         _1551_[0] (net)
                  0.11    0.00    1.98 ^ _3330_/A (sky130_fd_sc_hd__fa_4)
     1    0.03    0.16    0.68    2.66 v _3330_/SUM (sky130_fd_sc_hd__fa_4)
                                         ahb_sys_0_uut.S_3.spm.genblk1[15].csa.hsum2 (net)
                  0.16    0.00    2.66 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/D (sky130_fd_sc_hd__dfrtn_1)
                                  2.66   data arrival time

                  0.00    3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock network delay (ideal)
                          0.00    3.50   clock reconvergence pessimism
                                  3.50 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                         -0.21    3.29   library setup time
                                  3.29   data required time
-----------------------------------------------------------------------------
                                  3.29   data required time
                                 -2.66   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: HRESETn (input port clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_
          (recovery check against falling-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.70    0.70 ^ input external delay
     1    0.21    0.00    0.00    0.70 ^ HRESETn (in)
                                         HRESETn (net)
                  0.16    0.08    0.78 ^ input17/A (sky130_fd_sc_hd__buf_12)
    64    0.45    0.50    0.45    1.24 ^ input17/X (sky130_fd_sc_hd__buf_12)
                                         net17 (net)
                  0.50    0.02    1.26 ^ place798/A (sky130_fd_sc_hd__buf_12)
    49    0.30    0.34    0.40    1.65 ^ place798/X (sky130_fd_sc_hd__buf_12)
                                         net798 (net)
                  0.34    0.00    1.66 ^ place799/A (sky130_fd_sc_hd__buf_12)
    20    0.13    0.15    0.24    1.90 ^ place799/X (sky130_fd_sc_hd__buf_12)
                                         net799 (net)
                  0.15    0.00    1.91 ^ ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/RESET_B (sky130_fd_sc_hd__dfrtn_1)
                                  1.91   data arrival time

                  0.00    3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock network delay (ideal)
                          0.00    3.50   clock reconvergence pessimism
                                  3.50 v ahb_sys_0_uut.S_3.spm.genblk1[30].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                          0.26    3.76   library recovery time
                                  3.76   data required time
-----------------------------------------------------------------------------
                                  3.76   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                  1.86   slack (MET)


Startpoint: ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_
          (falling edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
     3    0.06    0.19    0.51    0.51 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         ahb_sys_0_uut.S_3.Y[0] (net)
                  0.19    0.00    0.51 ^ place786/A (sky130_fd_sc_hd__buf_12)
    10    0.21    0.25    0.27    0.78 ^ place786/X (sky130_fd_sc_hd__buf_12)
                                         net786 (net)
                  0.26    0.04    0.81 ^ place788/A (sky130_fd_sc_hd__buf_1)
     2    0.10    1.09    0.84    1.66 ^ place788/X (sky130_fd_sc_hd__buf_1)
                                         net788 (net)
                  1.09    0.01    1.67 ^ _1799_/A (sky130_fd_sc_hd__nand2_8)
     1    0.04    0.21    0.14    1.81 v _1799_/Y (sky130_fd_sc_hd__nand2_8)
                                         _0357_ (net)
                  0.21    0.00    1.81 v _1800_/A (sky130_fd_sc_hd__inv_4)
     1    0.03    0.11    0.16    1.97 ^ _1800_/Y (sky130_fd_sc_hd__inv_4)
                                         _1551_[0] (net)
                  0.11    0.00    1.98 ^ _3330_/A (sky130_fd_sc_hd__fa_4)
     1    0.03    0.16    0.68    2.66 v _3330_/SUM (sky130_fd_sc_hd__fa_4)
                                         ahb_sys_0_uut.S_3.spm.genblk1[15].csa.hsum2 (net)
                  0.16    0.00    2.66 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/D (sky130_fd_sc_hd__dfrtn_1)
                                  2.66   data arrival time

                  0.00    3.50    3.50   clock core_clock (fall edge)
                          0.00    3.50   clock network delay (ideal)
                          0.00    3.50   clock reconvergence pessimism
                                  3.50 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
                         -0.21    3.29   library setup time
                                  3.29   data required time
-----------------------------------------------------------------------------
                                  3.29   data required time
                                 -2.66   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.015869084745645523

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.4943389892578125

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0106

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.0004245193558745086

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22431400418281555

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0019

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_
          (falling edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
   0.51    0.51 ^ ahb_sys_0_uut.S_3.Y[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_4)
   0.27    0.78 ^ place786/X (sky130_fd_sc_hd__buf_12)
   0.88    1.66 ^ place788/X (sky130_fd_sc_hd__buf_1)
   0.15    1.81 v _1799_/Y (sky130_fd_sc_hd__nand2_8)
   0.16    1.97 ^ _1800_/Y (sky130_fd_sc_hd__inv_4)
   0.69    2.66 v _3330_/SUM (sky130_fd_sc_hd__fa_4)
   0.00    2.66 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/D (sky130_fd_sc_hd__dfrtn_1)
           2.66   data arrival time

   3.50    3.50   clock core_clock (fall edge)
   0.00    3.50   clock network delay (ideal)
   0.00    3.50   clock reconvergence pessimism
           3.50 v ahb_sys_0_uut.S_3.spm.genblk1[15].csa.sum$_DFF_NN0_/CLK_N (sky130_fd_sc_hd__dfrtn_1)
  -0.21    3.29   library setup time
           3.29   data required time
---------------------------------------------------------
           3.29   data required time
          -2.66   data arrival time
---------------------------------------------------------
           0.62   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.30 ^ ahb_sys_0_uut.S0.c_wr[0]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.30 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.30   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ ahb_sys_0_uut.S0.c_wr[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.04   -0.04   library hold time
          -0.04   data required time
---------------------------------------------------------
          -0.04   data required time
          -0.30   data arrival time
---------------------------------------------------------
           0.34   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.6635

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.6222

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
23.360240

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.46e-03   2.30e-03   5.16e-09   6.76e-03  55.6%
Combinational          1.92e-03   3.49e-03   7.85e-09   5.41e-03  44.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.38e-03   5.79e-03   1.30e-08   1.22e-02 100.0%
                          52.4%      47.6%       0.0%
