Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e2510db17de241479820fc5eeba11903 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AS_sim_behav xil_defaultlib.AS_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cb' [C:/Users/SCL/AdderAndSubtracter/AdderAndSubtracter.srcs/sources_1/new/Adder5bit.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HalfAdd
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder5bit
Compiling module xil_defaultlib.DriveDigitDisplay
Compiling module xil_defaultlib.AdderSubtracterDisplay
Compiling module xil_defaultlib.AS_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot AS_sim_behav
