Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Wed Dec  5 18:35:02 2018
| Host         : Waitee-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_top_timing_summary_routed.rpt -pb led_top_timing_summary_routed.pb -rpx led_top_timing_summary_routed.rpx -warn_on_violation
| Design       : led_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: led/module/t_timer_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.339        0.000                      0                   69        0.109        0.000                      0                   69        3.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.339        0.000                      0                   69        0.109        0.000                      0                   69        3.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.966ns (26.417%)  route 2.691ns (73.583%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 13.461 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.852     5.950    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[15]/Q
                         net (fo=2, routed)           0.875     7.244    led/module/s_time[15]
    SLICE_X109Y68        LUT4 (Prop_lut4_I0_O)        0.299     7.543 r  led/module/s_time[23]_i_7/O
                         net (fo=1, routed)           0.836     8.379    led/module/s_time[23]_i_7_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I3_O)        0.124     8.503 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.979     9.483    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y68        LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  led/module/s_time[14]_i_1/O
                         net (fo=1, routed)           0.000     9.607    led/module/s_time_0[14]
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673    13.461    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[14]/C
                         clock pessimism              0.489    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X109Y68        FDCE (Setup_fdce_C_D)        0.031    13.945    led/module/s_time_reg[14]
  -------------------------------------------------------------------
                         required time                         13.945    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 2.081ns (56.690%)  route 1.590ns (43.310%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.856     5.954    led/module/CLK
    SLICE_X109Y65        FDCE                                         r  led/module/s_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDCE (Prop_fdce_C_Q)         0.456     6.410 r  led/module/s_time_reg[4]/Q
                         net (fo=2, routed)           0.778     7.187    led/module/s_time[4]
    SLICE_X108Y65        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.687 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X108Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.804 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.804    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.921 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.921    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.038    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  led/module/s_time_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.155    led/module/s_time_reg[20]_i_2_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.478 r  led/module/s_time_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.812     9.291    led/module/data0[22]
    SLICE_X109Y69        LUT3 (Prop_lut3_I2_O)        0.334     9.625 r  led/module/s_time[22]_i_1/O
                         net (fo=1, routed)           0.000     9.625    led/module/s_time_0[22]
    SLICE_X109Y69        FDCE                                         r  led/module/s_time_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.672    13.460    led/module/CLK
    SLICE_X109Y69        FDCE                                         r  led/module/s_time_reg[22]/C
                         clock pessimism              0.465    13.925    
                         clock uncertainty           -0.035    13.889    
    SLICE_X109Y69        FDCE (Setup_fdce_C_D)        0.075    13.964    led/module/s_time_reg[22]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.994ns (26.976%)  route 2.691ns (73.024%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 13.461 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.852     5.950    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[15]/Q
                         net (fo=2, routed)           0.875     7.244    led/module/s_time[15]
    SLICE_X109Y68        LUT4 (Prop_lut4_I0_O)        0.299     7.543 r  led/module/s_time[23]_i_7/O
                         net (fo=1, routed)           0.836     8.379    led/module/s_time[23]_i_7_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I3_O)        0.124     8.503 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.979     9.483    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y68        LUT3 (Prop_lut3_I1_O)        0.152     9.635 r  led/module/s_time[23]_i_1/O
                         net (fo=1, routed)           0.000     9.635    led/module/s_time_0[23]
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673    13.461    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[23]/C
                         clock pessimism              0.489    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X109Y68        FDCE (Setup_fdce_C_D)        0.075    13.989    led/module/s_time_reg[23]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.966ns (27.346%)  route 2.567ns (72.654%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 13.461 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.852     5.950    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[15]/Q
                         net (fo=2, routed)           0.875     7.244    led/module/s_time[15]
    SLICE_X109Y68        LUT4 (Prop_lut4_I0_O)        0.299     7.543 r  led/module/s_time[23]_i_7/O
                         net (fo=1, routed)           0.836     8.379    led/module/s_time[23]_i_7_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I3_O)        0.124     8.503 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.855     9.358    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y68        LUT3 (Prop_lut3_I1_O)        0.124     9.482 r  led/module/s_time[10]_i_1/O
                         net (fo=1, routed)           0.000     9.482    led/module/s_time_0[10]
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673    13.461    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[10]/C
                         clock pessimism              0.489    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X109Y68        FDCE (Setup_fdce_C_D)        0.029    13.943    led/module/s_time_reg[10]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.966ns (27.608%)  route 2.533ns (72.392%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.852     5.950    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[15]/Q
                         net (fo=2, routed)           0.875     7.244    led/module/s_time[15]
    SLICE_X109Y68        LUT4 (Prop_lut4_I0_O)        0.299     7.543 r  led/module/s_time[23]_i_7/O
                         net (fo=1, routed)           0.836     8.379    led/module/s_time[23]_i_7_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I3_O)        0.124     8.503 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.822     9.325    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y69        LUT3 (Prop_lut3_I1_O)        0.124     9.449 r  led/module/s_time[18]_i_1/O
                         net (fo=1, routed)           0.000     9.449    led/module/s_time_0[18]
    SLICE_X109Y69        FDCE                                         r  led/module/s_time_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.672    13.460    led/module/CLK
    SLICE_X109Y69        FDCE                                         r  led/module/s_time_reg[18]/C
                         clock pessimism              0.465    13.925    
                         clock uncertainty           -0.035    13.889    
    SLICE_X109Y69        FDCE (Setup_fdce_C_D)        0.031    13.920    led/module/s_time_reg[18]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.992ns (27.876%)  route 2.567ns (72.124%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 13.461 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.852     5.950    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[15]/Q
                         net (fo=2, routed)           0.875     7.244    led/module/s_time[15]
    SLICE_X109Y68        LUT4 (Prop_lut4_I0_O)        0.299     7.543 r  led/module/s_time[23]_i_7/O
                         net (fo=1, routed)           0.836     8.379    led/module/s_time[23]_i_7_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I3_O)        0.124     8.503 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.855     9.358    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y68        LUT3 (Prop_lut3_I1_O)        0.150     9.508 r  led/module/s_time[15]_i_1/O
                         net (fo=1, routed)           0.000     9.508    led/module/s_time_0[15]
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673    13.461    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[15]/C
                         clock pessimism              0.489    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X109Y68        FDCE (Setup_fdce_C_D)        0.075    13.989    led/module/s_time_reg[15]
  -------------------------------------------------------------------
                         required time                         13.989    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.966ns (27.962%)  route 2.489ns (72.038%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.852     5.950    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[15]/Q
                         net (fo=2, routed)           0.875     7.244    led/module/s_time[15]
    SLICE_X109Y68        LUT4 (Prop_lut4_I0_O)        0.299     7.543 r  led/module/s_time[23]_i_7/O
                         net (fo=1, routed)           0.836     8.379    led/module/s_time[23]_i_7_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I3_O)        0.124     8.503 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.777     9.280    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y69        LUT3 (Prop_lut3_I1_O)        0.124     9.404 r  led/module/s_time[17]_i_1/O
                         net (fo=1, routed)           0.000     9.404    led/module/s_time_0[17]
    SLICE_X109Y69        FDCE                                         r  led/module/s_time_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.672    13.460    led/module/CLK
    SLICE_X109Y69        FDCE                                         r  led/module/s_time_reg[17]/C
                         clock pessimism              0.465    13.925    
                         clock uncertainty           -0.035    13.889    
    SLICE_X109Y69        FDCE (Setup_fdce_C_D)        0.031    13.920    led/module/s_time_reg[17]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.966ns (27.995%)  route 2.485ns (72.005%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.852     5.950    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[15]/Q
                         net (fo=2, routed)           0.875     7.244    led/module/s_time[15]
    SLICE_X109Y68        LUT4 (Prop_lut4_I0_O)        0.299     7.543 r  led/module/s_time[23]_i_7/O
                         net (fo=1, routed)           0.836     8.379    led/module/s_time[23]_i_7_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I3_O)        0.124     8.503 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.773     9.276    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y69        LUT3 (Prop_lut3_I1_O)        0.124     9.400 r  led/module/s_time[13]_i_1/O
                         net (fo=1, routed)           0.000     9.400    led/module/s_time_0[13]
    SLICE_X109Y69        FDCE                                         r  led/module/s_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.672    13.460    led/module/CLK
    SLICE_X109Y69        FDCE                                         r  led/module/s_time_reg[13]/C
                         clock pessimism              0.465    13.925    
                         clock uncertainty           -0.035    13.889    
    SLICE_X109Y69        FDCE (Setup_fdce_C_D)        0.029    13.918    led/module/s_time_reg[13]
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.962ns (27.525%)  route 2.533ns (72.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 13.460 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.852     5.950    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[15]/Q
                         net (fo=2, routed)           0.875     7.244    led/module/s_time[15]
    SLICE_X109Y68        LUT4 (Prop_lut4_I0_O)        0.299     7.543 r  led/module/s_time[23]_i_7/O
                         net (fo=1, routed)           0.836     8.379    led/module/s_time[23]_i_7_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I3_O)        0.124     8.503 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.822     9.325    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y69        LUT3 (Prop_lut3_I1_O)        0.120     9.445 r  led/module/s_time[20]_i_1/O
                         net (fo=1, routed)           0.000     9.445    led/module/s_time_0[20]
    SLICE_X109Y69        FDCE                                         r  led/module/s_time_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.672    13.460    led/module/CLK
    SLICE_X109Y69        FDCE                                         r  led/module/s_time_reg[20]/C
                         clock pessimism              0.465    13.925    
                         clock uncertainty           -0.035    13.889    
    SLICE_X109Y69        FDCE (Setup_fdce_C_D)        0.075    13.964    led/module/s_time_reg[20]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.966ns (28.060%)  route 2.477ns (71.940%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 13.461 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.852     5.950    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.419     6.369 f  led/module/s_time_reg[15]/Q
                         net (fo=2, routed)           0.875     7.244    led/module/s_time[15]
    SLICE_X109Y68        LUT4 (Prop_lut4_I0_O)        0.299     7.543 r  led/module/s_time[23]_i_7/O
                         net (fo=1, routed)           0.836     8.379    led/module/s_time[23]_i_7_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I3_O)        0.124     8.503 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.765     9.268    led/module/s_time[23]_i_2_n_0
    SLICE_X109Y68        LUT3 (Prop_lut3_I1_O)        0.124     9.392 r  led/module/s_time[16]_i_1/O
                         net (fo=1, routed)           0.000     9.392    led/module/s_time_0[16]
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.673    13.461    led/module/CLK
    SLICE_X109Y68        FDCE                                         r  led/module/s_time_reg[16]/C
                         clock pessimism              0.489    13.950    
                         clock uncertainty           -0.035    13.914    
    SLICE_X109Y68        FDCE (Setup_fdce_C_D)        0.031    13.945    led/module/s_time_reg[16]
  -------------------------------------------------------------------
                         required time                         13.945    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  4.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 led/last_alarm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_alarm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.632     1.742    led/CLK
    SLICE_X113Y65        FDRE                                         r  led/last_alarm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     1.883 f  led/last_alarm_reg/Q
                         net (fo=1, routed)           0.056     1.939    led/last_alarm
    SLICE_X112Y65        LUT3 (Prop_lut3_I0_O)        0.045     1.984 r  led/s_alarm[2]_i_1/O
                         net (fo=1, routed)           0.000     1.984    led/s_alarm[2]_i_1_n_0
    SLICE_X112Y65        FDCE                                         r  led/s_alarm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.902     2.269    led/CLK
    SLICE_X112Y65        FDCE                                         r  led/s_alarm_reg[2]/C
                         clock pessimism             -0.513     1.755    
    SLICE_X112Y65        FDCE (Hold_fdce_C_D)         0.120     1.875    led/s_alarm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 led/last_iter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_iter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.627     1.737    led/CLK
    SLICE_X113Y70        FDRE                                         r  led/last_iter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.128     1.865 r  led/last_iter_reg/Q
                         net (fo=1, routed)           0.054     1.920    led/last_iter
    SLICE_X113Y70        LUT3 (Prop_lut3_I1_O)        0.099     2.019 r  led/s_iter_i_1/O
                         net (fo=1, routed)           0.000     2.019    led/s_iter_i_1_n_0
    SLICE_X113Y70        FDRE                                         r  led/s_iter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.897     2.264    led/CLK
    SLICE_X113Y70        FDRE                                         r  led/s_iter_reg/C
                         clock pessimism             -0.526     1.737    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.091     1.828    led/s_iter_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 led/s_B_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.629     1.739    led/CLK
    SLICE_X111Y68        FDSE                                         r  led/s_B_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDSE (Prop_fdse_C_Q)         0.141     1.880 r  led/s_B_reg[7]/Q
                         net (fo=1, routed)           0.170     2.050    led/s_B[7]
    SLICE_X111Y65        FDRE                                         r  led/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.902     2.269    led/CLK
    SLICE_X111Y65        FDRE                                         r  led/B_reg[7]/C
                         clock pessimism             -0.512     1.756    
    SLICE_X111Y65        FDRE (Hold_fdre_C_D)         0.070     1.826    led/B_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 led/FSM_onehot_s_speed_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_blink_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.628     1.738    led/CLK
    SLICE_X110Y69        FDPE                                         r  led/FSM_onehot_s_speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDPE (Prop_fdpe_C_Q)         0.141     1.879 r  led/FSM_onehot_s_speed_reg[0]/Q
                         net (fo=7, routed)           0.144     2.023    led/s_speed[0]
    SLICE_X111Y69        LUT4 (Prop_lut4_I0_O)        0.045     2.068 r  led/s_blink[1]_i_1/O
                         net (fo=1, routed)           0.000     2.068    led/s_blink[1]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  led/s_blink_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.265    led/CLK
    SLICE_X111Y69        FDRE                                         r  led/s_blink_reg[1]/C
                         clock pessimism             -0.513     1.751    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.091     1.842    led/s_blink_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 led/module/s_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.319%)  route 0.159ns (45.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.631     1.741    led/module/CLK
    SLICE_X109Y65        FDCE                                         r  led/module/s_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDCE (Prop_fdce_C_Q)         0.141     1.882 r  led/module/s_time_reg[0]/Q
                         net (fo=26, routed)          0.159     2.041    led/module/s_time[0]
    SLICE_X109Y66        LUT3 (Prop_lut3_I0_O)        0.048     2.089 r  led/module/s_time[8]_i_1/O
                         net (fo=1, routed)           0.000     2.089    led/module/s_time_0[8]
    SLICE_X109Y66        FDCE                                         r  led/module/s_time_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.265    led/module/CLK
    SLICE_X109Y66        FDCE                                         r  led/module/s_time_reg[8]/C
                         clock pessimism             -0.510     1.754    
    SLICE_X109Y66        FDCE (Hold_fdce_C_D)         0.107     1.861    led/module/s_time_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 led/s_G_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/G_reg[7]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.127%)  route 0.179ns (55.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.629     1.739    led/CLK
    SLICE_X111Y68        FDSE                                         r  led/s_G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDSE (Prop_fdse_C_Q)         0.141     1.880 r  led/s_G_reg[7]/Q
                         net (fo=8, routed)           0.179     2.059    led/s_G[7]
    SLICE_X113Y65        FDRE                                         r  led/G_reg[7]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.902     2.269    led/CLK
    SLICE_X113Y65        FDRE                                         r  led/G_reg[7]_lopt_replica_7/C
                         clock pessimism             -0.512     1.756    
    SLICE_X113Y65        FDRE (Hold_fdre_C_D)         0.066     1.822    led/G_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 led/module/s_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.631     1.741    led/module/CLK
    SLICE_X109Y65        FDCE                                         r  led/module/s_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDCE (Prop_fdce_C_Q)         0.141     1.882 r  led/module/s_time_reg[0]/Q
                         net (fo=26, routed)          0.159     2.041    led/module/s_time[0]
    SLICE_X109Y66        LUT3 (Prop_lut3_I0_O)        0.045     2.086 r  led/module/s_time[7]_i_1/O
                         net (fo=1, routed)           0.000     2.086    led/module/s_time_0[7]
    SLICE_X109Y66        FDCE                                         r  led/module/s_time_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.265    led/module/CLK
    SLICE_X109Y66        FDCE                                         r  led/module/s_time_reg[7]/C
                         clock pessimism             -0.510     1.754    
    SLICE_X109Y66        FDCE (Hold_fdce_C_D)         0.091     1.845    led/module/s_time_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 led/last_speed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/FSM_onehot_s_speed_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.226ns (60.125%)  route 0.150ns (39.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.628     1.738    led/CLK
    SLICE_X111Y69        FDRE                                         r  led/last_speed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.128     1.866 r  led/last_speed_reg/Q
                         net (fo=5, routed)           0.150     2.016    led/last_speed
    SLICE_X112Y69        LUT5 (Prop_lut5_I3_O)        0.098     2.114 r  led/FSM_onehot_s_speed[2]_i_1/O
                         net (fo=1, routed)           0.000     2.114    led/FSM_onehot_s_speed[2]_i_1_n_0
    SLICE_X112Y69        FDCE                                         r  led/FSM_onehot_s_speed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.265    led/CLK
    SLICE_X112Y69        FDCE                                         r  led/FSM_onehot_s_speed_reg[2]/C
                         clock pessimism             -0.512     1.752    
    SLICE_X112Y69        FDCE (Hold_fdce_C_D)         0.120     1.872    led/FSM_onehot_s_speed_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 led/FSM_onehot_s_speed_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/s_blink_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.932%)  route 0.165ns (47.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.628     1.738    led/CLK
    SLICE_X110Y69        FDPE                                         r  led/FSM_onehot_s_speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDPE (Prop_fdpe_C_Q)         0.141     1.879 f  led/FSM_onehot_s_speed_reg[0]/Q
                         net (fo=7, routed)           0.165     2.044    led/s_speed[0]
    SLICE_X111Y69        LUT5 (Prop_lut5_I1_O)        0.045     2.089 r  led/s_blink[2]_i_1/O
                         net (fo=1, routed)           0.000     2.089    led/s_blink[2]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  led/s_blink_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.265    led/CLK
    SLICE_X111Y69        FDRE                                         r  led/s_blink_reg[2]/C
                         clock pessimism             -0.513     1.751    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.092     1.843    led/s_blink_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led/s_R_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.381%)  route 0.174ns (57.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.629     1.739    led/CLK
    SLICE_X111Y68        FDSE                                         r  led/s_R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y68        FDSE (Prop_fdse_C_Q)         0.128     1.867 r  led/s_R_reg[7]/Q
                         net (fo=1, routed)           0.174     2.041    led/s_R[7]
    SLICE_X111Y69        FDRE                                         r  led/R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     2.265    led/CLK
    SLICE_X111Y69        FDRE                                         r  led/R_reg[7]/C
                         clock pessimism             -0.512     1.752    
    SLICE_X111Y69        FDRE (Hold_fdre_C_D)         0.022     1.774    led/R_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y57   led/B_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y55   led/B_reg[6]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y55   led/B_reg[6]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y55   led/B_reg[6]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y55   led/B_reg[6]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y55   led/B_reg[6]_lopt_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y55   led/B_reg[6]_lopt_replica_6/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y65   led/B_reg[7]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y69   led/FSM_onehot_s_speed_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   led/B_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y68   led/module/s_time_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y68   led/module/s_time_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y68   led/module/s_time_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y68   led/module/s_time_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y68   led/module/s_time_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y68   led/module/s_time_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y55   led/B_reg[6]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y55   led/B_reg[6]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y55   led/B_reg[6]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y57   led/B_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y55   led/B_reg[6]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y55   led/B_reg[6]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y55   led/B_reg[6]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y55   led/B_reg[6]_lopt_replica_4/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y55   led/B_reg[6]_lopt_replica_5/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y55   led/B_reg[6]_lopt_replica_6/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y65   led/B_reg[7]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y69   led/FSM_onehot_s_speed_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y69   led/FSM_onehot_s_speed_reg[1]/C



