\hypertarget{union__hw__osc__cr}{}\section{\+\_\+hw\+\_\+osc\+\_\+cr Union Reference}
\label{union__hw__osc__cr}\index{\+\_\+hw\+\_\+osc\+\_\+cr@{\+\_\+hw\+\_\+osc\+\_\+cr}}


H\+W\+\_\+\+O\+S\+C\+\_\+\+CR -\/ O\+SC Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+osc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__osc__cr_1_1__hw__osc__cr__bitfields}{\+\_\+hw\+\_\+osc\+\_\+cr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__osc__cr_a4b073dde79854add0debbbc8d762d021}{}\label{union__hw__osc__cr_a4b073dde79854add0debbbc8d762d021}

\item 
struct \hyperlink{struct__hw__osc__cr_1_1__hw__osc__cr__bitfields}{\+\_\+hw\+\_\+osc\+\_\+cr\+::\+\_\+hw\+\_\+osc\+\_\+cr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__osc__cr_a2201d28d7ba70343bd4f9e5d503e2f93}{}\label{union__hw__osc__cr_a2201d28d7ba70343bd4f9e5d503e2f93}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+O\+S\+C\+\_\+\+CR -\/ O\+SC Control Register (RW) 

Reset value\+: 0x00U

After O\+SC is enabled and starts generating the clocks, the configurations such as low power and frequency range, must not be changed. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+osc.\+h\end{DoxyCompactItemize}
