{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446223150620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446223150620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 11:39:10 2015 " "Processing started: Fri Oct 30 11:39:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446223150620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446223150620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off doublesevenseg -c doublesevenseg " "Command: quartus_map --read_settings_files=on --write_settings_files=off doublesevenseg -c doublesevenseg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446223150620 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446223150978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosevendouble.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/fourtosevendouble.v" { { "Info" "ISGN_ENTITY_NAME" "1 binarytodoubleseven " "Found entity 1: binarytodoubleseven" {  } { { "../fourbittosinglesevseg/fourtosevendouble.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/fourtosevendouble.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446223151025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446223151025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/quartus designs/fourbittosinglesevseg/singlesevensegblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlesevensegblock " "Found entity 1: singlesevensegblock" {  } { { "../fourbittosinglesevseg/singlesevensegblock.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourbittosinglesevseg/singlesevensegblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446223151041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446223151041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublesevensegblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file doublesevensegblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 doublesevensegblock " "Found entity 1: doublesevensegblock" {  } { { "doublesevensegblock.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourtodoublesevenblock/doublesevensegblock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446223151056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446223151056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "doublesevensegblock " "Elaborating entity \"doublesevensegblock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446223151103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binarytodoubleseven binarytodoubleseven:inst " "Elaborating entity \"binarytodoubleseven\" for hierarchy \"binarytodoubleseven:inst\"" {  } { { "doublesevensegblock.bdf" "inst" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourtodoublesevenblock/doublesevensegblock.bdf" { { 160 728 864 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446223151150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst2 " "Elaborating entity \"74193\" for hierarchy \"74193:inst2\"" {  } { { "doublesevensegblock.bdf" "inst2" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourtodoublesevenblock/doublesevensegblock.bdf" { { 128 304 424 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446223151181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst2 " "Elaborated megafunction instantiation \"74193:inst2\"" {  } { { "doublesevensegblock.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourtodoublesevenblock/doublesevensegblock.bdf" { { 128 304 424 288 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446223151197 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst2\|23 74193:inst2\|23~_emulated 74193:inst2\|23~1 " "Register \"74193:inst2\|23\" is converted into an equivalent circuit using register \"74193:inst2\|23~_emulated\" and latch \"74193:inst2\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446223162413 "|doublesevensegblock|74193:inst2|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst2\|25 74193:inst2\|25~_emulated 74193:inst2\|25~1 " "Register \"74193:inst2\|25\" is converted into an equivalent circuit using register \"74193:inst2\|25~_emulated\" and latch \"74193:inst2\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446223162413 "|doublesevensegblock|74193:inst2|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst2\|24 74193:inst2\|24~_emulated 74193:inst2\|24~1 " "Register \"74193:inst2\|24\" is converted into an equivalent circuit using register \"74193:inst2\|24~_emulated\" and latch \"74193:inst2\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446223162413 "|doublesevensegblock|74193:inst2|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst2\|26 74193:inst2\|26~_emulated 74193:inst2\|26~1 " "Register \"74193:inst2\|26\" is converted into an equivalent circuit using register \"74193:inst2\|26~_emulated\" and latch \"74193:inst2\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1446223162413 "|doublesevensegblock|74193:inst2|26"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1446223162413 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R\[5\] GND " "Pin \"R\[5\]\" is stuck at GND" {  } { { "doublesevensegblock.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourtodoublesevenblock/doublesevensegblock.bdf" { { 232 1048 1224 248 "R\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446223162429 "|doublesevensegblock|R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[4\] GND " "Pin \"R\[4\]\" is stuck at GND" {  } { { "doublesevensegblock.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourtodoublesevenblock/doublesevensegblock.bdf" { { 232 1048 1224 248 "R\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446223162429 "|doublesevensegblock|R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] VCC " "Pin \"R\[0\]\" is stuck at VCC" {  } { { "doublesevensegblock.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Quartus Designs/fourtodoublesevenblock/doublesevensegblock.bdf" { { 232 1048 1224 248 "R\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446223162429 "|doublesevensegblock|R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1446223162429 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446223184097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446223184097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446223184347 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446223184347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446223184347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446223184347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446223184456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 11:39:44 2015 " "Processing ended: Fri Oct 30 11:39:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446223184456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446223184456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446223184456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446223184456 ""}
