

================================================================
== Vitis HLS Report for 'divide_Pipeline_SHIFT6'
================================================================
* Date:           Thu Dec 19 08:56:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.124 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       69|  76.500 ns|  0.587 us|    9|   69|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SHIFT   |        7|       67|         4|          4|          1|  1 ~ 16|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1883|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    107|    -|
|Register         |        -|    -|     415|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     415|   1990|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln241_2_fu_203_p2      |         +|   0|  0|   14|           7|           3|
    |add_ln241_fu_186_p2        |         +|   0|  0|   13|           5|           2|
    |x_5_fu_214_p2              |         +|   0|  0|   14|           6|           2|
    |ap_condition_83            |       and|   0|  0|    2|           1|           1|
    |icmp_ln240_2_fu_197_p2     |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln240_fu_180_p2       |      icmp|   0|  0|   10|           7|           1|
    |lshr_ln1691_1_fu_281_p2    |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln1691_fu_250_p2      |      lshr|   0|  0|  423|         128|         128|
    |select_ln1691_1_fu_299_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln1691_fu_268_p3    |    select|   0|  0|   64|           1|          64|
    |shl_ln1691_1_fu_286_p2     |       shl|   0|  0|  423|         128|         128|
    |shl_ln1691_fu_255_p2       |       shl|   0|  0|  423|         128|         128|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1883|         547|         650|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_x_4     |   9|          2|    6|         12|
    |j_fu_74                  |   9|          2|    7|         14|
    |k_V_fu_66                |   9|          2|   64|        128|
    |r_address0               |  14|          3|    5|         15|
    |r_address1               |  14|          3|    5|         15|
    |x_fu_70                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 107|         23|  102|        217|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |icmp_ln240_2_reg_370                      |   1|   0|    1|          0|
    |icmp_ln240_reg_361                        |   1|   0|    1|          0|
    |j_fu_74                                   |   7|   0|    7|          0|
    |k_V_9_reg_385                             |  64|   0|   64|          0|
    |k_V_fu_66                                 |  64|   0|  128|         64|
    |r_addr_1_reg_374                          |   5|   0|    5|          0|
    |r_addr_reg_365                            |   5|   0|    5|          0|
    |r_load_reg_379                            |  64|   0|   64|          0|
    |select_ln1691_1_reg_396                   |  64|   0|   64|          0|
    |select_ln1691_reg_391                     |  64|   0|   64|          0|
    |sh_prom2_i_i_cast_cast_cast_cast_reg_345  |  32|   0|  128|         96|
    |sh_prom_i_i_cast_cast_cast_cast_reg_351   |  32|   0|  128|         96|
    |tmp_6_reg_357                             |   1|   0|    1|          0|
    |x_fu_70                                   |   6|   0|    6|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 415|   0|  671|        256|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  divide_Pipeline_SHIFT6|  return value|
|zext_ln238              |   in|    6|     ap_none|              zext_ln238|        scalar|
|r_address0              |  out|    5|   ap_memory|                       r|         array|
|r_ce0                   |  out|    1|   ap_memory|                       r|         array|
|r_we0                   |  out|    1|   ap_memory|                       r|         array|
|r_d0                    |  out|   64|   ap_memory|                       r|         array|
|r_q0                    |   in|   64|   ap_memory|                       r|         array|
|r_address1              |  out|    5|   ap_memory|                       r|         array|
|r_ce1                   |  out|    1|   ap_memory|                       r|         array|
|r_we1                   |  out|    1|   ap_memory|                       r|         array|
|r_d1                    |  out|   64|   ap_memory|                       r|         array|
|r_q1                    |   in|   64|   ap_memory|                       r|         array|
|sh_prom_i_i_cast_cast   |   in|    8|     ap_none|   sh_prom_i_i_cast_cast|        scalar|
|sh_prom2_i_i_cast_cast  |   in|    8|     ap_none|  sh_prom2_i_i_cast_cast|        scalar|
|cmp_i9_i                |   in|    1|     ap_none|                cmp_i9_i|        scalar|
+------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k_V = alloca i32 1"   --->   Operation 7 'alloca' 'k_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp_i9_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i9_i"   --->   Operation 10 'read' 'cmp_i9_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sh_prom2_i_i_cast_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sh_prom2_i_i_cast_cast"   --->   Operation 11 'read' 'sh_prom2_i_i_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sh_prom_i_i_cast_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sh_prom_i_i_cast_cast"   --->   Operation 12 'read' 'sh_prom_i_i_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln238_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln238"   --->   Operation 13 'read' 'zext_ln238_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sh_prom2_i_i_cast_cast_cast = sext i8 %sh_prom2_i_i_cast_cast_read"   --->   Operation 14 'sext' 'sh_prom2_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sh_prom2_i_i_cast_cast_cast_cast = zext i32 %sh_prom2_i_i_cast_cast_cast"   --->   Operation 15 'zext' 'sh_prom2_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sh_prom_i_i_cast_cast_cast = sext i8 %sh_prom_i_i_cast_cast_read"   --->   Operation 16 'sext' 'sh_prom_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sh_prom_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_cast_cast_cast"   --->   Operation 17 'zext' 'sh_prom_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln238_cast = zext i6 %zext_ln238_read"   --->   Operation 18 'zext' 'zext_ln238_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 %zext_ln238_cast, i7 %j"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %x"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i128 0, i128 %k_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_4 = load i6 %x" [./bignum.h:238]   --->   Operation 23 'load' 'x_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %x_4, i32 5" [./bignum.h:238]   --->   Operation 25 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln238 = br i1 %tmp_6, void %.split, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.loopexit.exitStub" [./bignum.h:238]   --->   Operation 27 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i7 %j"   --->   Operation 28 'load' 'j_load' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_40 = trunc i7 %j_load"   --->   Operation 29 'trunc' 'empty_40' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./bignum.h:235]   --->   Operation 30 'specloopname' 'specloopname_ln235' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.48ns)   --->   "%icmp_ln240 = icmp_eq  i7 %j_load, i7 0" [./bignum.h:240]   --->   Operation 31 'icmp' 'icmp_ln240' <Predicate = (!tmp_6)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.loopexit.exitStub" [./bignum.h:240]   --->   Operation 32 'br' 'br_ln240' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln241 = add i5 %empty_40, i5 31" [./bignum.h:241]   --->   Operation 33 'add' 'add_ln241' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i5 %add_ln241"   --->   Operation 34 'zext' 'zext_ln1691' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i64 %r, i64 0, i64 %zext_ln1691" [./bignum.h:67]   --->   Operation 35 'getelementptr' 'r_addr' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%r_load = load i5 %r_addr" [./bignum.h:67]   --->   Operation 36 'load' 'r_load' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (1.48ns)   --->   "%icmp_ln240_2 = icmp_eq  i7 %j_load, i7 1" [./bignum.h:240]   --->   Operation 37 'icmp' 'icmp_ln240_2' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.87ns)   --->   "%add_ln241_2 = add i7 %j_load, i7 126" [./bignum.h:241]   --->   Operation 38 'add' 'add_ln241_2' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i7 %add_ln241_2" [./bignum.h:0]   --->   Operation 39 'zext' 'zext_ln0' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr i64 %r, i64 0, i64 %zext_ln0" [./bignum.h:67]   --->   Operation 40 'getelementptr' 'r_addr_1' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%k_V_9 = load i5 %r_addr_1" [./bignum.h:67]   --->   Operation 41 'load' 'k_V_9' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (1.82ns)   --->   "%x_5 = add i6 %x_4, i6 2" [./bignum.h:238]   --->   Operation 42 'add' 'x_5' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln241 = store i7 %add_ln241_2, i7 %j" [./bignum.h:241]   --->   Operation 43 'store' 'store_ln241' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln238 = store i6 %x_5, i6 %x" [./bignum.h:238]   --->   Operation 44 'store' 'store_ln238' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%r_load = load i5 %r_addr" [./bignum.h:67]   --->   Operation 45 'load' 'r_load' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%k_V_9 = load i5 %r_addr_1" [./bignum.h:67]   --->   Operation 46 'load' 'k_V_9' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%k_V_load = load i128 %k_V"   --->   Operation 47 'load' 'k_V_load' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %k_V_load, i32 64, i32 127"   --->   Operation 48 'partselect' 'tmp' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %tmp, i64 %r_load"   --->   Operation 49 'bitconcatenate' 'or_ln' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%lshr_ln1691 = lshr i128 %or_ln, i128 %sh_prom_i_i_cast_cast_cast_cast"   --->   Operation 50 'lshr' 'lshr_ln1691' <Predicate = (!tmp_6 & !icmp_ln240 & cmp_i9_i_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%shl_ln1691 = shl i128 %or_ln, i128 %sh_prom2_i_i_cast_cast_cast_cast"   --->   Operation 51 'shl' 'shl_ln1691' <Predicate = (!tmp_6 & !icmp_ln240 & !cmp_i9_i_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%trunc_ln1691 = trunc i128 %lshr_ln1691"   --->   Operation 52 'trunc' 'trunc_ln1691' <Predicate = (!tmp_6 & !icmp_ln240 & cmp_i9_i_read)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691)   --->   "%trunc_ln1691_1 = trunc i128 %shl_ln1691"   --->   Operation 53 'trunc' 'trunc_ln1691_1' <Predicate = (!tmp_6 & !icmp_ln240 & !cmp_i9_i_read)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (4.89ns) (out node of the LUT)   --->   "%select_ln1691 = select i1 %cmp_i9_i_read, i64 %trunc_ln1691, i64 %trunc_ln1691_1"   --->   Operation 54 'select' 'select_ln1691' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 4.89> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln1543_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %r_load, i64 %k_V_9"   --->   Operation 55 'bitconcatenate' 'or_ln1543_2' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691_1)   --->   "%lshr_ln1691_1 = lshr i128 %or_ln1543_2, i128 %sh_prom_i_i_cast_cast_cast_cast"   --->   Operation 56 'lshr' 'lshr_ln1691_1' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2 & cmp_i9_i_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691_1)   --->   "%shl_ln1691_1 = shl i128 %or_ln1543_2, i128 %sh_prom2_i_i_cast_cast_cast_cast"   --->   Operation 57 'shl' 'shl_ln1691_1' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2 & !cmp_i9_i_read)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691_1)   --->   "%trunc_ln1691_2 = trunc i128 %lshr_ln1691_1"   --->   Operation 58 'trunc' 'trunc_ln1691_2' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2 & cmp_i9_i_read)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln1691_1)   --->   "%trunc_ln1691_3 = trunc i128 %shl_ln1691_1"   --->   Operation 59 'trunc' 'trunc_ln1691_3' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2 & !cmp_i9_i_read)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (4.89ns) (out node of the LUT)   --->   "%select_ln1691_1 = select i1 %cmp_i9_i_read, i64 %trunc_ln1691_2, i64 %trunc_ln1691_3"   --->   Operation 60 'select' 'select_ln1691_1' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 4.89> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%phitmp1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %k_V_9, i64 0" [./bignum.h:67]   --->   Operation 61 'bitconcatenate' 'phitmp1' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln67 = store i128 %phitmp1, i128 %k_V" [./bignum.h:67]   --->   Operation 62 'store' 'store_ln67' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %select_ln1691, i5 %r_addr" [./bignum.h:60]   --->   Operation 63 'store' 'store_ln60' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240_2, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i.1, void %_ZN6BignumILi32ELi64EE11rshift_safeEi.exit.loopexit.exitStub" [./bignum.h:240]   --->   Operation 64 'br' 'br_ln240' <Predicate = (!tmp_6 & !icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %select_ln1691_1, i5 %r_addr_1" [./bignum.h:60]   --->   Operation 65 'store' 'store_ln60' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!tmp_6 & !icmp_ln240 & !icmp_ln240_2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln240_2) | (icmp_ln240) | (tmp_6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln238]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sh_prom_i_i_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sh_prom2_i_i_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp_i9_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_V                              (alloca           ) [ 01110]
x                                (alloca           ) [ 01000]
j                                (alloca           ) [ 01000]
cmp_i9_i_read                    (read             ) [ 00110]
sh_prom2_i_i_cast_cast_read      (read             ) [ 00000]
sh_prom_i_i_cast_cast_read       (read             ) [ 00000]
zext_ln238_read                  (read             ) [ 00000]
sh_prom2_i_i_cast_cast_cast      (sext             ) [ 00000]
sh_prom2_i_i_cast_cast_cast_cast (zext             ) [ 00110]
sh_prom_i_i_cast_cast_cast       (sext             ) [ 00000]
sh_prom_i_i_cast_cast_cast_cast  (zext             ) [ 00110]
zext_ln238_cast                  (zext             ) [ 00000]
store_ln0                        (store            ) [ 00000]
store_ln0                        (store            ) [ 00000]
store_ln0                        (store            ) [ 00000]
br_ln0                           (br               ) [ 00000]
x_4                              (load             ) [ 00000]
specpipeline_ln0                 (specpipeline     ) [ 00000]
tmp_6                            (bitselect        ) [ 01111]
empty                            (speclooptripcount) [ 00000]
br_ln238                         (br               ) [ 00000]
j_load                           (load             ) [ 00000]
empty_40                         (trunc            ) [ 00000]
specloopname_ln235               (specloopname     ) [ 00000]
icmp_ln240                       (icmp             ) [ 01111]
br_ln240                         (br               ) [ 00000]
add_ln241                        (add              ) [ 00000]
zext_ln1691                      (zext             ) [ 00000]
r_addr                           (getelementptr    ) [ 00111]
icmp_ln240_2                     (icmp             ) [ 01111]
add_ln241_2                      (add              ) [ 00000]
zext_ln0                         (zext             ) [ 00000]
r_addr_1                         (getelementptr    ) [ 00111]
x_5                              (add              ) [ 00000]
store_ln241                      (store            ) [ 00000]
store_ln238                      (store            ) [ 00000]
r_load                           (load             ) [ 00010]
k_V_9                            (load             ) [ 00010]
k_V_load                         (load             ) [ 00000]
tmp                              (partselect       ) [ 00000]
or_ln                            (bitconcatenate   ) [ 00000]
lshr_ln1691                      (lshr             ) [ 00000]
shl_ln1691                       (shl              ) [ 00000]
trunc_ln1691                     (trunc            ) [ 00000]
trunc_ln1691_1                   (trunc            ) [ 00000]
select_ln1691                    (select           ) [ 00001]
or_ln1543_2                      (bitconcatenate   ) [ 00000]
lshr_ln1691_1                    (lshr             ) [ 00000]
shl_ln1691_1                     (shl              ) [ 00000]
trunc_ln1691_2                   (trunc            ) [ 00000]
trunc_ln1691_3                   (trunc            ) [ 00000]
select_ln1691_1                  (select           ) [ 00001]
phitmp1                          (bitconcatenate   ) [ 00000]
store_ln67                       (store            ) [ 00000]
store_ln60                       (store            ) [ 00000]
br_ln240                         (br               ) [ 00000]
store_ln60                       (store            ) [ 00000]
br_ln0                           (br               ) [ 00000]
ret_ln0                          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln238">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sh_prom_i_i_cast_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sh_prom_i_i_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sh_prom2_i_i_cast_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sh_prom2_i_i_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp_i9_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp_i9_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="k_V_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="cmp_i9_i_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp_i9_i_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sh_prom2_i_i_cast_cast_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sh_prom2_i_i_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sh_prom_i_i_cast_cast_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sh_prom_i_i_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln238_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln238_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="r_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="1"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="5" slack="1"/>
<pin id="115" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="64" slack="1"/>
<pin id="117" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="r_load/1 k_V_9/1 store_ln60/4 store_ln60/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="r_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sh_prom2_i_i_cast_cast_cast_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom2_i_i_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sh_prom2_i_i_cast_cast_cast_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom2_i_i_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sh_prom_i_i_cast_cast_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sh_prom_i_i_cast_cast_cast_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln238_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_cast/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="7" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="128" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="x_4_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_6_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="6" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="j_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_40_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_40/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln240_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln241_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln1691_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln240_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="7" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240_2/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln241_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241_2/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln0_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="x_5_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln241_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln238_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln238/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="k_V_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="128" slack="2"/>
<pin id="232" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_V_load/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="128" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="0" index="3" bw="8" slack="0"/>
<pin id="238" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="128" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="0"/>
<pin id="246" dir="0" index="2" bw="64" slack="1"/>
<pin id="247" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="lshr_ln1691_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="128" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="2"/>
<pin id="253" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1691/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shl_ln1691_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="128" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2"/>
<pin id="258" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln1691_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="128" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1691/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln1691_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="128" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1691_1/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln1691_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="2"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="0" index="2" bw="64" slack="0"/>
<pin id="272" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1691/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="or_ln1543_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="128" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="1"/>
<pin id="278" dir="0" index="2" bw="64" slack="1"/>
<pin id="279" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1543_2/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="lshr_ln1691_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="128" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="2"/>
<pin id="284" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1691_1/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="shl_ln1691_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="128" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2"/>
<pin id="289" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1691_1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln1691_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="128" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1691_2/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln1691_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="128" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1691_3/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln1691_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="2"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="0" index="2" bw="64" slack="0"/>
<pin id="303" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1691_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="phitmp1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="128" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="1"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="phitmp1/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln67_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="128" slack="0"/>
<pin id="315" dir="0" index="1" bw="128" slack="2"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/3 "/>
</bind>
</comp>

<comp id="318" class="1005" name="k_V_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="128" slack="0"/>
<pin id="320" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="325" class="1005" name="x_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="332" class="1005" name="j_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="339" class="1005" name="cmp_i9_i_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="2"/>
<pin id="341" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp_i9_i_read "/>
</bind>
</comp>

<comp id="345" class="1005" name="sh_prom2_i_i_cast_cast_cast_cast_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="128" slack="2"/>
<pin id="347" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="sh_prom2_i_i_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="351" class="1005" name="sh_prom_i_i_cast_cast_cast_cast_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="128" slack="2"/>
<pin id="353" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="sh_prom_i_i_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_6_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="361" class="1005" name="icmp_ln240_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln240 "/>
</bind>
</comp>

<comp id="365" class="1005" name="r_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="icmp_ln240_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln240_2 "/>
</bind>
</comp>

<comp id="374" class="1005" name="r_addr_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="1"/>
<pin id="376" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_addr_1 "/>
</bind>
</comp>

<comp id="379" class="1005" name="r_load_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_load "/>
</bind>
</comp>

<comp id="385" class="1005" name="k_V_9_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k_V_9 "/>
</bind>
</comp>

<comp id="391" class="1005" name="select_ln1691_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1691 "/>
</bind>
</comp>

<comp id="396" class="1005" name="select_ln1691_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1691_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="130"><net_src comp="84" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="90" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="96" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="173" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="176" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="201"><net_src comp="173" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="173" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="218"><net_src comp="162" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="203" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="214" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="233" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="243" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="250" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="255" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="260" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="275" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="281" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="286" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="291" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="66" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="328"><net_src comp="70" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="335"><net_src comp="74" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="342"><net_src comp="78" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="348"><net_src comp="131" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="354"><net_src comp="139" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="360"><net_src comp="165" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="180" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="102" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="373"><net_src comp="197" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="119" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="382"><net_src comp="109" pin="7"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="388"><net_src comp="109" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="394"><net_src comp="268" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="109" pin=4"/></net>

<net id="399"><net_src comp="299" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="109" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {4 }
 - Input state : 
	Port: divide_Pipeline_SHIFT6 : zext_ln238 | {1 }
	Port: divide_Pipeline_SHIFT6 : r | {1 2 }
	Port: divide_Pipeline_SHIFT6 : sh_prom_i_i_cast_cast | {1 }
	Port: divide_Pipeline_SHIFT6 : sh_prom2_i_i_cast_cast | {1 }
	Port: divide_Pipeline_SHIFT6 : cmp_i9_i | {1 }
  - Chain level:
	State 1
		sh_prom2_i_i_cast_cast_cast_cast : 1
		sh_prom_i_i_cast_cast_cast_cast : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		x_4 : 1
		tmp_6 : 2
		br_ln238 : 3
		j_load : 1
		empty_40 : 2
		icmp_ln240 : 2
		br_ln240 : 3
		add_ln241 : 3
		zext_ln1691 : 4
		r_addr : 5
		r_load : 6
		icmp_ln240_2 : 2
		add_ln241_2 : 2
		zext_ln0 : 3
		r_addr_1 : 4
		k_V_9 : 5
		x_5 : 2
		store_ln241 : 3
		store_ln238 : 3
	State 2
	State 3
		tmp : 1
		or_ln : 2
		lshr_ln1691 : 3
		shl_ln1691 : 3
		trunc_ln1691 : 4
		trunc_ln1691_1 : 4
		select_ln1691 : 5
		lshr_ln1691_1 : 1
		shl_ln1691_1 : 1
		trunc_ln1691_2 : 2
		trunc_ln1691_3 : 2
		select_ln1691_1 : 3
		store_ln67 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   lshr   |            lshr_ln1691_fu_250           |    0    |   423   |
|          |           lshr_ln1691_1_fu_281          |    0    |   423   |
|----------|-----------------------------------------|---------|---------|
|    shl   |            shl_ln1691_fu_255            |    0    |   423   |
|          |           shl_ln1691_1_fu_286           |    0    |   423   |
|----------|-----------------------------------------|---------|---------|
|  select  |           select_ln1691_fu_268          |    0    |    64   |
|          |          select_ln1691_1_fu_299         |    0    |    64   |
|----------|-----------------------------------------|---------|---------|
|          |             add_ln241_fu_186            |    0    |    13   |
|    add   |            add_ln241_2_fu_203           |    0    |    14   |
|          |                x_5_fu_214               |    0    |    14   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |            icmp_ln240_fu_180            |    0    |    10   |
|          |           icmp_ln240_2_fu_197           |    0    |    10   |
|----------|-----------------------------------------|---------|---------|
|          |         cmp_i9_i_read_read_fu_78        |    0    |    0    |
|   read   |  sh_prom2_i_i_cast_cast_read_read_fu_84 |    0    |    0    |
|          |  sh_prom_i_i_cast_cast_read_read_fu_90  |    0    |    0    |
|          |        zext_ln238_read_read_fu_96       |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   sext   |    sh_prom2_i_i_cast_cast_cast_fu_127   |    0    |    0    |
|          |    sh_prom_i_i_cast_cast_cast_fu_135    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          | sh_prom2_i_i_cast_cast_cast_cast_fu_131 |    0    |    0    |
|          |  sh_prom_i_i_cast_cast_cast_cast_fu_139 |    0    |    0    |
|   zext   |          zext_ln238_cast_fu_143         |    0    |    0    |
|          |            zext_ln1691_fu_192           |    0    |    0    |
|          |             zext_ln0_fu_209             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
| bitselect|               tmp_6_fu_165              |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |             empty_40_fu_176             |    0    |    0    |
|          |           trunc_ln1691_fu_260           |    0    |    0    |
|   trunc  |          trunc_ln1691_1_fu_264          |    0    |    0    |
|          |          trunc_ln1691_2_fu_291          |    0    |    0    |
|          |          trunc_ln1691_3_fu_295          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|partselect|                tmp_fu_233               |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |               or_ln_fu_243              |    0    |    0    |
|bitconcatenate|            or_ln1543_2_fu_275           |    0    |    0    |
|          |              phitmp1_fu_306             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   1881  |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|          cmp_i9_i_read_reg_339         |    1   |
|          icmp_ln240_2_reg_370          |    1   |
|           icmp_ln240_reg_361           |    1   |
|                j_reg_332               |    7   |
|              k_V_9_reg_385             |   64   |
|               k_V_reg_318              |   128  |
|            r_addr_1_reg_374            |    5   |
|             r_addr_reg_365             |    5   |
|             r_load_reg_379             |   64   |
|         select_ln1691_1_reg_396        |   64   |
|          select_ln1691_reg_391         |   64   |
|sh_prom2_i_i_cast_cast_cast_cast_reg_345|   128  |
| sh_prom_i_i_cast_cast_cast_cast_reg_351|   128  |
|              tmp_6_reg_357             |    1   |
|                x_reg_325               |    6   |
+----------------------------------------+--------+
|                  Total                 |   667  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_109 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   10   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1881  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   667  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   667  |  1899  |
+-----------+--------+--------+--------+
