Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Sep 27 09:44:28 2024
| Host         : Curtis-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplier_timing_summary_routed.rpt -pb multiplier_timing_summary_routed.pb -rpx multiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplier
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     300         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (304)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (806)
5. checking no_input_delay (10)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (304)
--------------------------
 There are 300 register/latch pins with no clock driven by root clock pin: Clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Run_sync/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_machine/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_machine/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_machine/FSM_onehot_curr_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (806)
--------------------------------------------------
 There are 806 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  834          inf        0.000                      0                  834           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           834 Endpoints
Min Delay           834 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_a/Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.472ns  (logic 4.644ns (49.024%)  route 4.829ns (50.976%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE                         0.000     0.000 r  reg_a/Data_Out_reg[7]/C
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/Data_Out_reg[7]/Q
                         net (fo=11, routed)          0.863     1.381    reg_a/Q[7]
    SLICE_X55Y80         LUT4 (Prop_lut4_I0_O)        0.152     1.533 f  reg_a/hex_seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.968     2.501    reg_b/hex_seg_OBUF[3]_inst_i_1_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.332     2.833 f  reg_b/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.778     3.610    reg_b/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.734 r  reg_b/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.221     5.955    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.518     9.472 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.472    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.334ns  (logic 4.646ns (49.769%)  route 4.689ns (50.231%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE                         0.000     0.000 r  reg_a/Data_Out_reg[3]/C
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  reg_a/Data_Out_reg[3]/Q
                         net (fo=14, routed)          1.368     1.886    reg_a/Q[3]
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.152     2.038 r  reg_a/hex_seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.441     2.479    reg_b/hex_seg_OBUF[4]_inst_i_1_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.326     2.805 r  reg_b/hex_seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.802     3.607    reg_b/hex_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.731 r  reg_b/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.077     5.809    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.526     9.334 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.334    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RLC_sync/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.122ns  (logic 4.239ns (46.472%)  route 4.883ns (53.528%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE                         0.000     0.000 r  RLC_sync/q_reg/C
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  RLC_sync/q_reg/Q
                         net (fo=58, routed)          2.771     3.190    reg_b/Reset_Load_Clear_S
    SLICE_X56Y81         LUT4 (Prop_lut4_I0_O)        0.296     3.486 r  reg_b/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.112     5.598    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.524     9.122 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.122    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RLC_sync/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.100ns  (logic 4.242ns (46.618%)  route 4.858ns (53.382%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE                         0.000     0.000 r  RLC_sync/q_reg/C
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  RLC_sync/q_reg/Q
                         net (fo=58, routed)          2.754     3.173    reg_b/Reset_Load_Clear_S
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.296     3.469 r  reg_b/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.104     5.573    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.527     9.100 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.100    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.946ns  (logic 4.628ns (51.729%)  route 4.318ns (48.271%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE                         0.000     0.000 r  reg_a/Data_Out_reg[5]/C
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/Data_Out_reg[5]/Q
                         net (fo=13, routed)          0.942     1.460    reg_a/Q[5]
    SLICE_X55Y80         LUT4 (Prop_lut4_I2_O)        0.150     1.610 f  reg_a/hex_seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.177     2.787    reg_b/hex_seg_OBUF[0]_inst_i_1_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.326     3.113 f  reg_b/hex_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.161     3.275    reg_b/hex_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y82         LUT5 (Prop_lut5_I0_O)        0.124     3.399 r  reg_b/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.038     5.436    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.510     8.946 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.946    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.872ns  (logic 4.635ns (52.238%)  route 4.237ns (47.762%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE                         0.000     0.000 r  reg_a/Data_Out_reg[2]/C
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/Data_Out_reg[2]/Q
                         net (fo=11, routed)          0.862     1.380    reg_a/Q[2]
    SLICE_X57Y81         LUT4 (Prop_lut4_I2_O)        0.152     1.532 f  reg_a/hex_seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.889     2.421    reg_b/hex_seg_OBUF[5]_inst_i_1_1
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.326     2.747 f  reg_b/hex_seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.582     3.329    reg_b/hex_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.124     3.453 r  reg_b/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.905     5.357    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.515     8.872 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.872    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Xval
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.008ns (45.746%)  route 4.753ns (54.254%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE                         0.000     0.000 r  reg_a/Data_Out_reg[8]/C
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  reg_a/Data_Out_reg[8]/Q
                         net (fo=3, routed)           4.753     5.209    Xval_OBUF
    C9                   OBUF (Prop_obuf_I_O)         3.552     8.761 r  Xval_OBUF_inst/O
                         net (fo=0)                   0.000     8.761    Xval
    C9                                                                r  Xval (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RLC_sync/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.449ns  (logic 4.462ns (52.813%)  route 3.987ns (47.187%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE                         0.000     0.000 r  RLC_sync/q_reg/C
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  RLC_sync/q_reg/Q
                         net (fo=58, routed)          1.269     1.688    HexAB/Reset_Load_Clear_S
    SLICE_X64Y81         LUT3 (Prop_lut3_I2_O)        0.322     2.010 r  HexAB/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.718     4.728    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.721     8.449 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.449    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexAB/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.415ns  (logic 4.223ns (50.187%)  route 4.191ns (49.813%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE                         0.000     0.000 r  HexAB/counter_reg[16]/C
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HexAB/counter_reg[16]/Q
                         net (fo=21, routed)          1.648     2.104    reg_b/p_0_in[1]
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     2.228 r  reg_b/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.665     2.892    reg_b/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y81         LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  reg_b/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.879     4.895    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.519     8.415 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.415    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RLC_sync/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.225ns (50.457%)  route 4.149ns (49.543%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE                         0.000     0.000 r  RLC_sync/q_reg/C
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  RLC_sync/q_reg/Q
                         net (fo=58, routed)          1.430     1.849    HexAB/Reset_Load_Clear_S
    SLICE_X64Y82         LUT3 (Prop_lut3_I0_O)        0.296     2.145 r  HexAB/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.719     4.864    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.510     8.374 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.374    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW_sync[3]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SW_sync[3]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.338%)  route 0.148ns (53.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE                         0.000     0.000 r  SW_sync[3]/ff1_reg/C
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SW_sync[3]/ff1_reg/Q
                         net (fo=3, routed)           0.148     0.276    SW_sync[3]/ff1
    SLICE_X58Y75         FDRE                                         r  SW_sync[3]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[6]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SW_sync[6]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.265%)  route 0.140ns (49.735%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE                         0.000     0.000 r  SW_sync[6]/ff1_reg/C
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SW_sync[6]/ff1_reg/Q
                         net (fo=3, routed)           0.140     0.281    SW_sync[6]/ff1
    SLICE_X62Y77         FDRE                                         r  SW_sync[6]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SW_sync[2]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE                         0.000     0.000 r  SW_sync[2]/ff2_reg/C
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SW_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.108     0.249    SW_sync[2]/ff2
    SLICE_X58Y75         LUT4 (Prop_lut4_I1_O)        0.045     0.294 r  SW_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.294    SW_sync[2]/q_i_1__1_n_0
    SLICE_X58Y75         FDRE                                         r  SW_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Run_sync/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Run_sync/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE                         0.000     0.000 r  Run_sync/ff2_reg/C
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Run_sync/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    Run_sync/ff2
    SLICE_X57Y74         LUT4 (Prop_lut4_I1_O)        0.099     0.296 r  Run_sync/q_i_1__7/O
                         net (fo=1, routed)           0.000     0.296    Run_sync/q_i_1__7_n_0
    SLICE_X57Y74         FDRE                                         r  Run_sync/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[7]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SW_sync[7]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE                         0.000     0.000 r  SW_sync[7]/ff2_reg/C
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SW_sync[7]/ff2_reg/Q
                         net (fo=2, routed)           0.069     0.197    SW_sync[7]/ff2
    SLICE_X61Y82         LUT4 (Prop_lut4_I1_O)        0.099     0.296 r  SW_sync[7]/q_i_1__6/O
                         net (fo=1, routed)           0.000     0.296    SW_sync[7]/q_i_1__6_n_0
    SLICE_X61Y82         FDRE                                         r  SW_sync[7]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/Data_Out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y78         FDRE                         0.000     0.000 r  reg_a/Data_Out_reg[8]/C
    SLICE_X55Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/Data_Out_reg[8]/Q
                         net (fo=3, routed)           0.117     0.258    state_machine/Xval_OBUF
    SLICE_X54Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.303 r  state_machine/Data_Out[7]_i_3/O
                         net (fo=1, routed)           0.000     0.303    reg_a/D[6]
    SLICE_X54Y78         FDRE                                         r  reg_a/Data_Out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[6]/ff2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SW_sync[6]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE                         0.000     0.000 r  SW_sync[6]/ff2_reg/C
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SW_sync[6]/ff2_reg/Q
                         net (fo=2, routed)           0.076     0.204    SW_sync[6]/ff2
    SLICE_X62Y77         LUT4 (Prop_lut4_I1_O)        0.099     0.303 r  SW_sync[6]/q_i_1__5/O
                         net (fo=1, routed)           0.000     0.303    SW_sync[6]/q_i_1__5_n_0
    SLICE_X62Y77         FDRE                                         r  SW_sync[6]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[3]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SW_sync[3]/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE                         0.000     0.000 r  SW_sync[3]/ff1_reg/C
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SW_sync[3]/ff1_reg/Q
                         net (fo=3, routed)           0.089     0.217    SW_sync[3]/ff1
    SLICE_X58Y75         LUT4 (Prop_lut4_I2_O)        0.099     0.316 r  SW_sync[3]/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.316    SW_sync[3]/q_i_1__2_n_0
    SLICE_X58Y75         FDRE                                         r  SW_sync[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[4]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SW_sync[4]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.128ns (39.195%)  route 0.199ns (60.805%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE                         0.000     0.000 r  SW_sync[4]/ff1_reg/C
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  SW_sync[4]/ff1_reg/Q
                         net (fo=3, routed)           0.199     0.327    SW_sync[4]/ff1
    SLICE_X58Y78         FDRE                                         r  SW_sync[4]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_sync[7]/ff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SW_sync[7]/ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.164ns (49.355%)  route 0.168ns (50.645%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE                         0.000     0.000 r  SW_sync[7]/ff1_reg/C
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  SW_sync[7]/ff1_reg/Q
                         net (fo=3, routed)           0.168     0.332    SW_sync[7]/ff1
    SLICE_X61Y82         FDRE                                         r  SW_sync[7]/ff2_reg/D
  -------------------------------------------------------------------    -------------------





