#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jan 23 17:10:22 2023
# Process ID: 1384
# Current directory: D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1\vivado.jou
# Running On: Aera, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 2, Host memory: 16837 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1395.215 ; gain = 122.102
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1510.641 ; gain = 115.426
Command: synth_design -top design_1_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20032
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2968.207 ; gain = 358.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:2063]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:2720]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_0' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'design_1_axi_gpio_1_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:2743]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dds_compiler_0_0' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_dds_compiler_0_0_stub.vhdl:5' bound to instance 'dds_compiler_0' of component 'design_1_dds_compiler_0_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:2766]
INFO: [Synth 8-638] synthesizing module 'design_1_dds_compiler_0_0' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_dds_compiler_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:2772]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_QJIMLI' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1D3SAH3' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_P3UMW5' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_P3UMW5' (0#1) [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1A7ZMW4' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:382]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:564]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:382]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_KGUFR9' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:697]
INFO: [Synth 8-3491] module 'design_1_auto_ds_0' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:990]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:1069]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:697]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:1915]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:1275]
INFO: [Synth 8-3491] module 'design_1_system_ila_0_0' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_system_ila_0_0_stub.vhdl:5' bound to instance 'system_ila_0' of component 'design_1_system_ila_0_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:2925]
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0_0' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_system_ila_0_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'design_1_usp_rf_data_converter_0_0' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_usp_rf_data_converter_0_0_stub.vhdl:5' bound to instance 'usp_rf_data_converter_0' of component 'design_1_usp_rf_data_converter_0_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:2961]
INFO: [Synth 8-638] synthesizing module 'design_1_usp_rf_data_converter_0_0' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_usp_rf_data_converter_0_0_stub.vhdl:118]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_0_1' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_util_ds_buf_0_1_stub.vhdl:5' bound to instance 'util_ds_buf_0' of component 'design_1_util_ds_buf_0_1' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:3071]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_0_1' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_util_ds_buf_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_1_1' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_util_ds_buf_1_1_stub.vhdl:5' bound to instance 'util_ds_buf_1' of component 'design_1_util_ds_buf_1_1' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:3077]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_1_1' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_util_ds_buf_1_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_vio_0_0' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_vio_0_0_stub.vhdl:5' bound to instance 'vio_0' of component 'design_1_vio_0_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:3084]
INFO: [Synth 8-638] synthesizing module 'design_1_vio_0_0' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_vio_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'd:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0_1/synth/design_1_xlconstant_0_0.v:53' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:3092]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0_1/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0_1/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-3491] module 'design_1_zynq_ultra_ps_e_0_0' declared at 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'design_1_zynq_ultra_ps_e_0_0' [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:3096]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/.Xil/Vivado-1384-Aera/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:96]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:2063]
WARNING: [Synth 8-7071] port 'adc1_clk_clk_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'adc1_clk_clk_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'adc2_clk_clk_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'adc2_clk_clk_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'adc3_clk_clk_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'adc3_clk_clk_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'sysref_in_diff_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'sysref_in_diff_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin0_23_v_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin0_23_v_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin1_01_v_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin1_01_v_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin1_23_v_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin1_23_v_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin2_01_v_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin2_01_v_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin2_23_v_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin2_23_v_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin3_01_v_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin3_01_v_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin3_23_v_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vin3_23_v_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vout10_0_v_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vout10_0_v_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vout11_0_v_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vout11_0_v_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vout12_0_v_n' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7071] port 'vout12_0_v_p' of module 'design_1' is unconnected for instance 'design_1_i' [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
WARNING: [Synth 8-7023] instance 'design_1_i' of module 'design_1' has 38 connections declared, but only 10 given [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:45]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/sources_1/imports/design_1_wrapper.v:12]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ps8_0_axi_periph'. This will prevent further optimization [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/synth/design_1.vhd:2785]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3055.660 ; gain = 445.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3073.582 ; gain = 463.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3073.582 ; gain = 463.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3073.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0_1/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'design_1_i/dds_compiler_0'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0_1/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'design_1_i/dds_compiler_0'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3114.938 ; gain = 0.016
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_1/design_1_util_ds_buf_1_1/design_1_util_ds_buf_1_1_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_1/design_1_util_ds_buf_1_1/design_1_util_ds_buf_1_1_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0_1/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0_1/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc] for cell 'design_1_i/usp_rf_data_converter_0'
Finished Parsing XDC File [d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc] for cell 'design_1_i/usp_rf_data_converter_0'
Parsing XDC File [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/constrs_1/imports/new/top.xdc]
WARNING: [Vivado 12-627] No clocks matched 'RFDAC1_CLK'. [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/constrs_1/imports/new/top.xdc:1]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/constrs_1/imports/new/top.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/util_ds_buf_1/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O'. [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/constrs_1/imports/new/top.xdc:1]
WARNING: [Vivado 12-627] No clocks matched 'clk_pl_0'. [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/constrs_1/imports/new/top.xdc:2]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/constrs_1/imports/new/top.xdc:2]
WARNING: [Vivado 12-508] No pins matched 'design_1_i/util_ds_buf_1/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O'. [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/constrs_1/imports/new/top.xdc:2]
Finished Parsing XDC File [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/constrs_1/imports/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/constrs_1/imports/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.srcs/constrs_1/imports/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3114.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3114.938 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3114.938 ; gain = 505.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 3114.938 ; gain = 505.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_IN_D_0_clk_n. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_IN_D_0_clk_n. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_IN_D_0_clk_p. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_IN_D_0_clk_p. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_0_clk_n. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_0_clk_n. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for adc0_clk_0_clk_p. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc0_clk_0_clk_p. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for dac1_clk_0_clk_n. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac1_clk_0_clk_n. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for dac1_clk_0_clk_p. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dac1_clk_0_clk_p. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_01_0_v_n. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_01_0_v_n. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for vin0_01_0_v_p. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vin0_01_0_v_p. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for vout13_0_v_n. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout13_0_v_n. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for vout13_0_v_p. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for vout13_0_v_p. (constraint file  d:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0_1/design_1_usp_rf_data_converter_0_0/design_1_usp_rf_data_converter_0_0_in_context.xdc, line 77).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/dds_compiler_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/util_ds_buf_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/system_ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/usp_rf_data_converter_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3114.938 ; gain = 505.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3114.938 ; gain = 505.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3114.938 ; gain = 505.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 3499.094 ; gain = 889.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 3499.871 ; gain = 889.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 3519.508 ; gain = 909.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3524.781 ; gain = 914.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3524.781 ; gain = 914.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3524.781 ; gain = 914.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3524.781 ; gain = 914.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3524.781 ; gain = 914.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3524.781 ; gain = 914.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_0                    |         1|
|2     |design_1_auto_pc_0                 |         1|
|3     |design_1_auto_ds_0                 |         1|
|4     |design_1_auto_pc_1                 |         1|
|5     |design_1_axi_gpio_0_0              |         1|
|6     |design_1_axi_gpio_1_0              |         1|
|7     |design_1_dds_compiler_0_0          |         1|
|8     |design_1_proc_sys_reset_0_0        |         1|
|9     |design_1_system_ila_0_0            |         1|
|10    |design_1_usp_rf_data_converter_0_0 |         1|
|11    |design_1_util_ds_buf_0_1           |         1|
|12    |design_1_util_ds_buf_1_1           |         1|
|13    |design_1_vio_0_0                   |         1|
|14    |design_1_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |design_1_auto_ds_0_bbox                 |     1|
|2     |design_1_auto_pc_0_bbox                 |     1|
|3     |design_1_auto_pc_1_bbox                 |     1|
|4     |design_1_axi_gpio_0_0_bbox              |     1|
|5     |design_1_axi_gpio_1_0_bbox              |     1|
|6     |design_1_dds_compiler_0_0_bbox          |     1|
|7     |design_1_proc_sys_reset_0_0_bbox        |     1|
|8     |design_1_system_ila_0_0_bbox            |     1|
|9     |design_1_usp_rf_data_converter_0_0_bbox |     1|
|10    |design_1_util_ds_buf_0_1_bbox           |     1|
|11    |design_1_util_ds_buf_1_1_bbox           |     1|
|12    |design_1_vio_0_0_bbox                   |     1|
|13    |design_1_xbar_0_bbox                    |     1|
|14    |design_1_zynq_ultra_ps_e_0_0_bbox       |     1|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3524.781 ; gain = 914.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 3524.781 ; gain = 873.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3524.781 ; gain = 914.867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3524.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3586.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3048a8b4
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 3593.676 ; gain = 2083.035
INFO: [Common 17-1381] The checkpoint 'D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_4.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 17:12:17 2023...
