
uart_elf:     file format elf32-littlearm


Disassembly of section .text:

30000000 <_start>:
30000000:	e3a0da01 	mov	sp, #4096	; 0x1000
30000004:	eb000012 	bl	30000054 <disable_watch_dog>
30000008:	eb000015 	bl	30000064 <clock_init>
3000000c:	eb00002e 	bl	300000cc <memsetup>
30000010:	eb000004 	bl	30000028 <copy_steppingstone_to_sdram_asm>
30000014:	e59ff02c 	ldr	pc, [pc, #44]	; 30000048 <copy_steppingstone_to_sdram_asm+0x20>

30000018 <on_sdram>:
30000018:	e3a0d30d 	mov	sp, #872415232	; 0x34000000
3000001c:	e59fe028 	ldr	lr, [pc, #40]	; 3000004c <copy_steppingstone_to_sdram_asm+0x24>
30000020:	e59ff028 	ldr	pc, [pc, #40]	; 30000050 <copy_steppingstone_to_sdram_asm+0x28>

30000024 <halt_loop>:
30000024:	eafffffe 	b	30000024 <halt_loop>

30000028 <copy_steppingstone_to_sdram_asm>:
30000028:	e3a01000 	mov	r1, #0
3000002c:	e3a02203 	mov	r2, #805306368	; 0x30000000
30000030:	e3a03901 	mov	r3, #16384	; 0x4000
30000034:	e4914004 	ldr	r4, [r1], #4
30000038:	e4824004 	str	r4, [r2], #4
3000003c:	e1510003 	cmp	r1, r3
30000040:	1afffffb 	bne	30000034 <copy_steppingstone_to_sdram_asm+0xc>
30000044:	e1a0f00e 	mov	pc, lr
30000048:	30000018 	andcc	r0, r0, r8, lsl r0
3000004c:	30000024 	andcc	r0, r0, r4, lsr #32
30000050:	300001f0 	strdcc	r0, [r0], -r0	; <UNPREDICTABLE>

30000054 <disable_watch_dog>:
30000054:	e3a03453 	mov	r3, #1392508928	; 0x53000000
30000058:	e3a02000 	mov	r2, #0
3000005c:	e5832000 	str	r2, [r3]
30000060:	e12fff1e 	bx	lr

30000064 <clock_init>:
30000064:	e3a02313 	mov	r2, #1275068416	; 0x4c000000
30000068:	e3a03003 	mov	r3, #3
3000006c:	e5823014 	str	r3, [r2, #20]
30000070:	ee111f10 	mrc	15, 0, r1, cr1, cr0, {0}
30000074:	e3811103 	orr	r1, r1, #-1073741824	; 0xc0000000
30000078:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
3000007c:	e3a03456 	mov	r3, #1442840576	; 0x56000000
30000080:	e59f1034 	ldr	r1, [pc, #52]	; 300000bc <clock_init+0x58>
30000084:	e59300b0 	ldr	r0, [r3, #176]	; 0xb0
30000088:	e1500001 	cmp	r0, r1
3000008c:	0a000006 	beq	300000ac <clock_init+0x48>
30000090:	e59310b0 	ldr	r1, [r3, #176]	; 0xb0
30000094:	e59f3024 	ldr	r3, [pc, #36]	; 300000c0 <clock_init+0x5c>
30000098:	e1510003 	cmp	r1, r3
3000009c:	0a000002 	beq	300000ac <clock_init+0x48>
300000a0:	e59f301c 	ldr	r3, [pc, #28]	; 300000c4 <clock_init+0x60>
300000a4:	e5823004 	str	r3, [r2, #4]
300000a8:	e12fff1e 	bx	lr
300000ac:	e3a03313 	mov	r3, #1275068416	; 0x4c000000
300000b0:	e59f2010 	ldr	r2, [pc, #16]	; 300000c8 <clock_init+0x64>
300000b4:	e5832004 	str	r2, [r3, #4]
300000b8:	e12fff1e 	bx	lr
300000bc:	32410000 	subcc	r0, r1, #0
300000c0:	32410002 	subcc	r0, r1, #2
300000c4:	0005c012 	andeq	ip, r5, r2, lsl r0
300000c8:	0005c040 	andeq	ip, r5, r0, asr #32

300000cc <memsetup>:
300000cc:	e3a03312 	mov	r3, #1207959552	; 0x48000000
300000d0:	e3a02c07 	mov	r2, #1792	; 0x700
300000d4:	e3a01030 	mov	r1, #48	; 0x30
300000d8:	e3a0c0b1 	mov	ip, #177	; 0xb1
300000dc:	e92d4010 	push	{r4, lr}
300000e0:	e59f0040 	ldr	r0, [pc, #64]	; 30000128 <memsetup+0x5c>
300000e4:	e59f4040 	ldr	r4, [pc, #64]	; 3000012c <memsetup+0x60>
300000e8:	e59fe040 	ldr	lr, [pc, #64]	; 30000130 <memsetup+0x64>
300000ec:	e5834000 	str	r4, [r3]
300000f0:	e5832004 	str	r2, [r3, #4]
300000f4:	e5832008 	str	r2, [r3, #8]
300000f8:	e583200c 	str	r2, [r3, #12]
300000fc:	e5832010 	str	r2, [r3, #16]
30000100:	e5832014 	str	r2, [r3, #20]
30000104:	e5832018 	str	r2, [r3, #24]
30000108:	e583001c 	str	r0, [r3, #28]
3000010c:	e5830020 	str	r0, [r3, #32]
30000110:	e583e024 	str	lr, [r3, #36]	; 0x24
30000114:	e583c028 	str	ip, [r3, #40]	; 0x28
30000118:	e8bd4010 	pop	{r4, lr}
3000011c:	e583102c 	str	r1, [r3, #44]	; 0x2c
30000120:	e5831030 	str	r1, [r3, #48]	; 0x30
30000124:	e12fff1e 	bx	lr
30000128:	00018005 	andeq	r8, r1, r5
3000012c:	22011110 	andcs	r1, r1, #16, 2
30000130:	008c04f4 	strdeq	r0, [ip], r4

30000134 <copy_steppingstone_to_sdram>:
30000134:	e3a03000 	mov	r3, #0
30000138:	e5933000 	ldr	r3, [r3]
3000013c:	e7f000f0 	udf	#0

30000140 <uart0_init>:
30000140:	e3a02456 	mov	r2, #1442840576	; 0x56000000
30000144:	e92d4030 	push	{r4, r5, lr}
30000148:	e3a03205 	mov	r3, #1342177280	; 0x50000000
3000014c:	e3a0500c 	mov	r5, #12
30000150:	e3a04003 	mov	r4, #3
30000154:	e3a0e005 	mov	lr, #5
30000158:	e3a00000 	mov	r0, #0
3000015c:	e3a0c01a 	mov	ip, #26
30000160:	e5921070 	ldr	r1, [r2, #112]	; 0x70
30000164:	e38110a0 	orr	r1, r1, #160	; 0xa0
30000168:	e5821070 	str	r1, [r2, #112]	; 0x70
3000016c:	e5825078 	str	r5, [r2, #120]	; 0x78
30000170:	e5834000 	str	r4, [r3]
30000174:	e583e004 	str	lr, [r3, #4]
30000178:	e5830008 	str	r0, [r3, #8]
3000017c:	e8bd4030 	pop	{r4, r5, lr}
30000180:	e583000c 	str	r0, [r3, #12]
30000184:	e583c028 	str	ip, [r3, #40]	; 0x28
30000188:	e12fff1e 	bx	lr

3000018c <putc>:
3000018c:	e3a02205 	mov	r2, #1342177280	; 0x50000000
30000190:	e5923010 	ldr	r3, [r2, #16]
30000194:	e3130004 	tst	r3, #4
30000198:	e3a03205 	mov	r3, #1342177280	; 0x50000000
3000019c:	0afffffb 	beq	30000190 <putc+0x4>
300001a0:	e5c30020 	strb	r0, [r3, #32]
300001a4:	e12fff1e 	bx	lr

300001a8 <getc>:
300001a8:	e3a02205 	mov	r2, #1342177280	; 0x50000000
300001ac:	e5923010 	ldr	r3, [r2, #16]
300001b0:	e3130001 	tst	r3, #1
300001b4:	e3a03205 	mov	r3, #1342177280	; 0x50000000
300001b8:	0afffffb 	beq	300001ac <getc+0x4>
300001bc:	e5d30024 	ldrb	r0, [r3, #36]	; 0x24
300001c0:	e12fff1e 	bx	lr

300001c4 <isDigit>:
300001c4:	e2400030 	sub	r0, r0, #48	; 0x30
300001c8:	e3500009 	cmp	r0, #9
300001cc:	83a00000 	movhi	r0, #0
300001d0:	93a00001 	movls	r0, #1
300001d4:	e12fff1e 	bx	lr

300001d8 <isLetter>:
300001d8:	e20000df 	and	r0, r0, #223	; 0xdf
300001dc:	e2400041 	sub	r0, r0, #65	; 0x41
300001e0:	e3500019 	cmp	r0, #25
300001e4:	83a00000 	movhi	r0, #0
300001e8:	93a00001 	movls	r0, #1
300001ec:	e12fff1e 	bx	lr

Disassembly of section .text.startup:

300001f0 <main>:
300001f0:	e92d4010 	push	{r4, lr}
300001f4:	ebffffd1 	bl	30000140 <uart0_init>
300001f8:	ebffffea 	bl	300001a8 <getc>
300001fc:	e1a04000 	mov	r4, r0
30000200:	e3a00063 	mov	r0, #99	; 0x63
30000204:	ebffffe0 	bl	3000018c <putc>
30000208:	e2840001 	add	r0, r4, #1
3000020c:	e20000ff 	and	r0, r0, #255	; 0xff
30000210:	ebffffdd 	bl	3000018c <putc>
30000214:	e3a00061 	mov	r0, #97	; 0x61
30000218:	ebffffdb 	bl	3000018c <putc>
3000021c:	eafffff5 	b	300001f8 <main+0x8>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002b41 	andeq	r2, r0, r1, asr #22
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000021 	andeq	r0, r0, r1, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	4d445437 	cfstrdmi	mvd5, [r4, #-220]	; 0xffffff24
  18:	02060049 	andeq	r0, r6, #73	; 0x49
  1c:	01090108 	tsteq	r9, r8, lsl #2
  20:	01140412 	tsteq	r4, r2, lsl r4
  24:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  28:	011a0118 	tsteq	sl, r8, lsl r1

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <SDRAM_BASE-0x2ef2f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	342e3520 	strtcc	r3, [lr], #-1312	; 0xfffffae0
  30:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  34:	30363130 	eorscc	r3, r6, r0, lsr r1
  38:	20393036 	eorscs	r3, r9, r6, lsr r0
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <main+0xcffff10e>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	72622d35 	rsbvc	r2, r2, #3392	; 0xd40
  58:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  5c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  60:	6f697369 	svcvs	0x00697369
  64:	3332206e 	teqcc	r2, #110	; 0x6e
  68:	35313737 	ldrcc	r3, [r1, #-1847]!	; 0xfffff8c9
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000048 	andeq	r0, r0, r8, asr #32
   4:	001d0002 	andseq	r0, sp, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	64616568 	strbtvs	r6, [r1], #-1384	; 0xfffffa98
  20:	0000532e 	andeq	r5, r0, lr, lsr #6
  24:	00000000 	andeq	r0, r0, r0
  28:	00000205 	andeq	r0, r0, r5, lsl #4
  2c:	0a033000 	beq	cc034 <SDRAM_BASE-0x2ff33fcc>
  30:	2f2f2f01 	svccs	0x002f2f01
  34:	2f302f30 	svccs	0x00302f30
  38:	2f33302f 	svccs	0x0033302f
  3c:	2f2f302f 	svccs	0x002f302f
  40:	6d032f2f 	stcvs	15, cr2, [r3, #-188]	; 0xffffff44
  44:	022f312e 	eoreq	r3, pc, #-2147483637	; 0x8000000b
  48:	01010002 	tsteq	r1, r2
  4c:	0000006a 	andeq	r0, r0, sl, rrx
  50:	001d0002 	andseq	r0, sp, r2
  54:	01020000 	mrseq	r0, (UNDEF: 2)
  58:	000d0efb 	strdeq	r0, [sp], -fp
  5c:	01010101 	tsteq	r1, r1, lsl #2
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00010000 	andeq	r0, r1, r0
  68:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  6c:	0000632e 	andeq	r6, r0, lr, lsr #6
  70:	00000000 	andeq	r0, r0, r0
  74:	00540205 	subseq	r0, r4, r5, lsl #4
  78:	16033000 	strne	r3, [r3], -r0
  7c:	10031301 	andne	r1, r3, r1, lsl #6
  80:	6d691482 	cfstrdvs	mvd1, [r9, #-520]!	; 0xfffffdf8
  84:	01040200 	mrseq	r0, R12_usr
  88:	88069e06 	stmdahi	r6, {r1, r2, r9, sl, fp, ip, pc}
  8c:	f20c0362 	vcgt.s8	q0, q6, q9
  90:	0f032f1a 	svceq	0x00032f1a
  94:	69032d2e 	stmdbvs	r3, {r1, r2, r3, r5, r8, sl, fp, sp}
  98:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
  9c:	032e7903 			; <UNDEFINED> instruction: 0x032e7903
  a0:	72032e0e 	andvc	r2, r3, #14, 28	; 0xe0
  a4:	2f2f2f2e 	svccs	0x002f2f2e
  a8:	2f2f2f2f 	svccs	0x002f2f2f
  ac:	312f342f 			; <UNDEFINED> instruction: 0x312f342f
  b0:	852f2f2c 	strhi	r2, [pc, #-3884]!	; fffff18c <main+0xcfffef9c>
  b4:	00060218 	andeq	r0, r6, r8, lsl r2
  b8:	00600101 	rsbeq	r0, r0, r1, lsl #2
  bc:	00020000 	andeq	r0, r2, r0
  c0:	0000001f 	andeq	r0, r0, pc, lsl r0
  c4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
  c8:	0101000d 	tsteq	r1, sp
  cc:	00000101 	andeq	r0, r0, r1, lsl #2
  d0:	00000100 	andeq	r0, r0, r0, lsl #2
  d4:	65730001 	ldrbvs	r0, [r3, #-1]!
  d8:	6c616972 	stclvs	9, cr6, [r1], #-456	; 0xfffffe38
  dc:	0000632e 	andeq	r6, r0, lr, lsr #6
  e0:	00000000 	andeq	r0, r0, r0
  e4:	01400205 	cmpeq	r0, r5, lsl #4
  e8:	17033000 	strne	r3, [r3, -r0]
  ec:	322d1301 	eorcc	r1, sp, #67108864	; 0x4000000
  f0:	2f2f302c 	svccs	0x002f302c
  f4:	2e790330 	mrccs	3, 3, r0, cr9, cr0, {1}
  f8:	2f2f3067 	svccs	0x002f3067
  fc:	2f2f2c31 	svccs	0x002f2c31
 100:	02001434 	andeq	r1, r0, #52, 8	; 0x34000000
 104:	2e060104 	adfcss	f0, f6, f4
 108:	14518506 	ldrbne	r8, [r1], #-1286	; 0xfffffafa
 10c:	01040200 	mrseq	r0, R12_usr
 110:	85062e06 	strhi	r2, [r6, #-3590]	; 0xfffff1fa
 114:	8833342f 	ldmdahi	r3!, {r0, r1, r2, r3, r5, sl, ip, sp}
 118:	00080251 	andeq	r0, r8, r1, asr r2
 11c:	00530101 	subseq	r0, r3, r1, lsl #2
 120:	00020000 	andeq	r0, r2, r0
 124:	00000029 	andeq	r0, r0, r9, lsr #32
 128:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 12c:	0101000d 	tsteq	r1, sp
 130:	00000101 	andeq	r0, r0, r1, lsl #2
 134:	00000100 	andeq	r0, r0, r0, lsl #2
 138:	616d0001 	cmnvs	sp, r1
 13c:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
 140:	00000000 	andeq	r0, r0, r0
 144:	69726573 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
 148:	682e6c61 	stmdavs	lr!, {r0, r5, r6, sl, fp, sp, lr}
 14c:	00000000 	andeq	r0, r0, r0
 150:	02050000 	andeq	r0, r5, #0
 154:	300001f0 	strdcc	r0, [r0], -r0	; <UNPREDICTABLE>
 158:	30010a03 	andcc	r0, r1, r3, lsl #20
 15c:	01040200 	mrseq	r0, R12_usr
 160:	04020033 	streq	r0, [r2], #-51	; 0xffffffcd
 164:	02004d01 	andeq	r4, r0, #1, 26	; 0x40
 168:	004b0104 	subeq	r0, fp, r4, lsl #2
 16c:	67010402 	strvs	r0, [r1, -r2, lsl #8]
 170:	01000602 	tsteq	r0, r2, lsl #12
 174:	Address 0x0000000000000174 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000056 	andeq	r0, r0, r6, asr r0
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	30000000 	andcc	r0, r0, r0
  14:	30000054 	andcc	r0, r0, r4, asr r0
  18:	64616568 	strbtvs	r6, [r1], #-1384	; 0xfffffa98
  1c:	2f00532e 	svccs	0x0000532e
  20:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  24:	61687a2f 	cmnvs	r8, pc, lsr #20
  28:	6168636f 	cmnvs	r8, pc, ror #6
  2c:	65442f6f 	strbvs	r2, [r4, #-3951]	; 0xfffff091
  30:	6f746b73 	svcvs	0x00746b73
  34:	6f6e2f70 	svcvs	0x006e2f70
  38:	2d736f2d 	ldclcs	15, cr6, [r3, #-180]!	; 0xffffff4c
  3c:	696e696d 	stmdbvs	lr!, {r0, r2, r3, r5, r6, r8, fp, sp, lr}^
  40:	30343432 	eorscc	r3, r4, r2, lsr r4
  44:	5241552f 	subpl	r5, r1, #197132288	; 0xbc00000
  48:	4e470054 	mcrmi	0, 2, r0, cr7, cr4, {2}
  4c:	53412055 	movtpl	r2, #4181	; 0x1055
  50:	322e3220 	eorcc	r3, lr, #32, 4
  54:	00302e36 	eorseq	r2, r0, r6, lsr lr
  58:	00b78001 	adcseq	r8, r7, r1
  5c:	00040000 	andeq	r0, r4, r0
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00730104 	rsbseq	r0, r3, r4, lsl #2
  68:	6c0c0000 	stcvs	0, cr0, [ip], {-0}
  6c:	13000000 	movwne	r0, #0
  70:	54000000 	strpl	r0, [r0], #-0
  74:	ec300000 	ldc	0, cr0, [r0], #-0
  78:	4c000000 	stcmi	0, cr0, [r0], {-0}
  7c:	02000000 	andeq	r0, r0, #0
  80:	0000003e 	andeq	r0, r0, lr, lsr r0
  84:	00541601 	subseq	r1, r4, r1, lsl #12
  88:	00103000 	andseq	r3, r0, r0
  8c:	9c010000 	stcls	0, cr0, [r1], {-0}
  90:	00000002 	andeq	r0, r0, r2
  94:	64270100 	strtvs	r0, [r7], #-256	; 0xffffff00
  98:	68300000 	ldmdavs	r0!, {}	; <UNPREDICTABLE>
  9c:	01000000 	mrseq	r0, (UNDEF: 0)
  a0:	00d5039c 	smullseq	r0, r5, ip, r3
  a4:	41010000 	mrsmi	r0, (UNDEF: 1)
  a8:	300000cc 	andcc	r0, r0, ip, asr #1
  ac:	00000068 	andeq	r0, r0, r8, rrx
  b0:	006a9c01 	rsbeq	r9, sl, r1, lsl #24
  b4:	70040000 	andvc	r0, r4, r0
  b8:	6a430100 	bvs	10c04c0 <SDRAM_BASE-0x2ef3fb40>
  bc:	00000000 	andeq	r0, r0, r0
  c0:	00480000 	subeq	r0, r8, r0
  c4:	00770405 	rsbseq	r0, r7, r5, lsl #8
  c8:	04060000 	streq	r0, [r6], #-0
  cc:	0000c307 	andeq	ip, r0, r7, lsl #6
  d0:	00700700 	rsbseq	r0, r0, r0, lsl #14
  d4:	50080000 	andpl	r0, r8, r0
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	0001345e 	andeq	r3, r1, lr, asr r4
  e0:	00000c30 	andeq	r0, r0, r0, lsr ip
  e4:	ad9c0100 	ldfges	f0, [ip]
  e8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  ec:	000000de 	ldrdeq	r0, [r0], -lr
  f0:	00ad6001 	adceq	r6, sp, r1
  f4:	0a000000 	beq	fc <SDRAM_BASE-0x2fffff04>
  f8:	0000000b 	andeq	r0, r0, fp
  fc:	00ad6101 	adceq	r6, sp, r1, lsl #2
 100:	00000000 	andeq	r0, r0, r0
 104:	05003000 	streq	r3, [r0, #-0]
 108:	0000b304 	andeq	fp, r0, r4, lsl #6
 10c:	07040600 	streq	r0, [r4, -r0, lsl #12]
 110:	000000c8 	andeq	r0, r0, r8, asr #1
 114:	0000c100 	andeq	ip, r0, r0, lsl #2
 118:	bf000400 	svclt	0x00000400
 11c:	04000000 	streq	r0, [r0], #-0
 120:	00007301 	andeq	r7, r0, r1, lsl #6
 124:	00e50c00 	rsceq	r0, r5, r0, lsl #24
 128:	00130000 	andseq	r0, r3, r0
 12c:	01400000 	mrseq	r0, (UNDEF: 64)
 130:	00b03000 	adcseq	r3, r0, r0
 134:	00ba0000 	adcseq	r0, sl, r0
 138:	00020000 	andeq	r0, r2, r0
 13c:	01000001 	tsteq	r0, r1
 140:	00014017 	andeq	r4, r1, r7, lsl r0
 144:	00004c30 	andeq	r4, r0, r0, lsr ip
 148:	039c0100 	orrseq	r0, ip, #0, 2
 14c:	000000fb 	strdeq	r0, [r0], -fp
 150:	018c2601 	orreq	r2, ip, r1, lsl #12
 154:	001c3000 	andseq	r3, ip, r0
 158:	9c010000 	stcls	0, cr0, [r1], {-0}
 15c:	00000057 	andeq	r0, r0, r7, asr r0
 160:	01006304 	tsteq	r0, r4, lsl #6
 164:	00005726 	andeq	r5, r0, r6, lsr #14
 168:	00500100 	subseq	r0, r0, r0, lsl #2
 16c:	14080105 	strne	r0, [r8], #-261	; 0xfffffefb
 170:	06000001 	streq	r0, [r0], -r1
 174:	000000f6 	strdeq	r0, [r0], -r6
 178:	00573201 	subseq	r3, r7, r1, lsl #4
 17c:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 180:	001c3000 	andseq	r3, ip, r0
 184:	9c010000 	stcls	0, cr0, [r1], {-0}
 188:	0000ee07 	andeq	lr, r0, r7, lsl #28
 18c:	9a3e0100 	bls	f80594 <SDRAM_BASE-0x2f07fa6c>
 190:	c4000000 	strgt	r0, [r0], #-0
 194:	14300001 	ldrtne	r0, [r0], #-1
 198:	01000000 	mrseq	r0, (UNDEF: 0)
 19c:	00009a9c 	muleq	r0, ip, sl
 1a0:	00630800 	rsbeq	r0, r3, r0, lsl #16
 1a4:	00573e01 	subseq	r3, r7, r1, lsl #28
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1b0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
 1b4:	0b0a0074 	bleq	28038c <SDRAM_BASE-0x2fd7fc74>
 1b8:	01000001 	tsteq	r0, r1
 1bc:	00009a49 	andeq	r9, r0, r9, asr #20
 1c0:	0001d800 	andeq	sp, r1, r0, lsl #16
 1c4:	00001830 	andeq	r1, r0, r0, lsr r8
 1c8:	089c0100 	ldmeq	ip, {r8}
 1cc:	49010063 	stmdbmi	r1, {r0, r1, r5, r6}
 1d0:	00000057 	andeq	r0, r0, r7, asr r0
 1d4:	00000021 	andeq	r0, r0, r1, lsr #32
 1d8:	00c30000 	sbceq	r0, r3, r0
 1dc:	00040000 	andeq	r0, r4, r0
 1e0:	00000189 	andeq	r0, r0, r9, lsl #3
 1e4:	00730104 	rsbseq	r0, r3, r4, lsl #2
 1e8:	270c0000 	strcs	r0, [ip, -r0]
 1ec:	13000001 	movwne	r0, #1
	...
 1f8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 1fc:	02000001 	andeq	r0, r0, #1
 200:	00000122 	andeq	r0, r0, r2, lsr #2
 204:	00970a01 	addseq	r0, r7, r1, lsl #20
 208:	01f00000 	mvnseq	r0, r0
 20c:	00303000 	eorseq	r3, r0, r0
 210:	9c010000 	stcls	0, cr0, [r1], {-0}
 214:	00000097 	muleq	r0, r7, r0
 218:	01006303 	tsteq	r0, r3, lsl #6
 21c:	00009e0c 	andeq	r9, r0, ip, lsl #28
 220:	04540100 	ldrbeq	r0, [r4], #-256	; 0xffffff00
 224:	300001f8 	strdcc	r0, [r0], -r8
 228:	000000a5 	andeq	r0, r0, r5, lsr #1
 22c:	0001fc04 	andeq	pc, r1, r4, lsl #24
 230:	0000b030 	andeq	fp, r0, r0, lsr r0
 234:	02080500 	andeq	r0, r8, #0, 10
 238:	00bb3000 	adcseq	r3, fp, r0
 23c:	006f0000 	rsbeq	r0, pc, r0
 240:	01060000 	mrseq	r0, (UNDEF: 6)
 244:	63080250 	movwvs	r0, #33360	; 0x8250
 248:	02140500 	andseq	r0, r4, #0, 10
 24c:	00bb3000 	adcseq	r3, fp, r0
 250:	00860000 	addeq	r0, r6, r0
 254:	01060000 	mrseq	r0, (UNDEF: 6)
 258:	01740550 	cmneq	r4, r0, asr r5
 25c:	001aff08 	andseq	pc, sl, r8, lsl #30
 260:	00021c07 	andeq	r1, r2, r7, lsl #24
 264:	0000bb30 	andeq	fp, r0, r0, lsr fp
 268:	50010600 	andpl	r0, r1, r0, lsl #12
 26c:	00610802 	rsbeq	r0, r1, r2, lsl #16
 270:	05040800 	streq	r0, [r4, #-2048]	; 0xfffff800
 274:	00746e69 	rsbseq	r6, r4, r9, ror #28
 278:	14080109 	strne	r0, [r8], #-265	; 0xfffffef7
 27c:	0a000001 	beq	288 <SDRAM_BASE-0x2ffffd78>
 280:	00000100 	andeq	r0, r0, r0, lsl #2
 284:	00000100 	andeq	r0, r0, r0, lsl #2
 288:	f60a0802 			; <UNDEFINED> instruction: 0xf60a0802
 28c:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
 290:	02000000 	andeq	r0, r0, #0
 294:	00fb0a0a 	rscseq	r0, fp, sl, lsl #20
 298:	00fb0000 	rscseq	r0, fp, r0
 29c:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <SDRAM_BASE-0x2fdff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  2c:	0b3a0e03 	bleq	e83840 <SDRAM_BASE-0x2f17c7c0>
  30:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  34:	06120111 			; <UNDEFINED> instruction: 0x06120111
  38:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  3c:	03000019 	movweq	r0, #25
  40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  44:	0b3a0e03 	bleq	e83858 <SDRAM_BASE-0x2f17c7a8>
  48:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  4c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  50:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  54:	00130119 	andseq	r0, r3, r9, lsl r1
  58:	00340400 	eorseq	r0, r4, r0, lsl #8
  5c:	0b3a0803 	bleq	e82070 <SDRAM_BASE-0x2f17df90>
  60:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  64:	0000061c 	andeq	r0, r0, ip, lsl r6
  68:	0b000f05 	bleq	3c84 <SDRAM_BASE-0x2fffc37c>
  6c:	0013490b 	andseq	r4, r3, fp, lsl #18
  70:	00240600 	eoreq	r0, r4, r0, lsl #12
  74:	0b3e0b0b 	bleq	f82ca8 <SDRAM_BASE-0x2f07d358>
  78:	00000e03 	andeq	r0, r0, r3, lsl #28
  7c:	49003507 	stmdbmi	r0, {r0, r1, r2, r8, sl, ip, sp}
  80:	08000013 	stmdaeq	r0, {r0, r1, r4}
  84:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  88:	0b3a0e03 	bleq	e8389c <SDRAM_BASE-0x2f17c764>
  8c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  90:	11190187 	tstne	r9, r7, lsl #3
  94:	40061201 	andmi	r1, r6, r1, lsl #4
  98:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  9c:	00001301 	andeq	r1, r0, r1, lsl #6
  a0:	03003409 	movweq	r3, #1033	; 0x409
  a4:	3b0b3a0e 	blcc	2ce8e4 <SDRAM_BASE-0x2fd3171c>
  a8:	1c13490b 	ldcne	9, cr4, [r3], {11}
  ac:	0a00000b 	beq	e0 <SDRAM_BASE-0x2fffff20>
  b0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b4:	0b3b0b3a 	bleq	ec2da4 <SDRAM_BASE-0x2f13d25c>
  b8:	061c1349 	ldreq	r1, [ip], -r9, asr #6
  bc:	01000000 	mrseq	r0, (UNDEF: 0)
  c0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
  c4:	0e030b13 	vmoveq.32	d3[0], r0
  c8:	01110e1b 	tsteq	r1, fp, lsl lr
  cc:	17100612 			; <UNDEFINED> instruction: 0x17100612
  d0:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
  d4:	03193f00 	tsteq	r9, #0, 30
  d8:	3b0b3a0e 	blcc	2ce918 <SDRAM_BASE-0x2fd316e8>
  dc:	1119270b 	tstne	r9, fp, lsl #14
  e0:	40061201 	andmi	r1, r6, r1, lsl #4
  e4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  e8:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
  ec:	03193f01 	tsteq	r9, #1, 30
  f0:	3b0b3a0e 	blcc	2ce930 <SDRAM_BASE-0x2fd316d0>
  f4:	1119270b 	tstne	r9, fp, lsl #14
  f8:	40061201 	andmi	r1, r6, r1, lsl #4
  fc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 100:	00001301 	andeq	r1, r0, r1, lsl #6
 104:	03000504 	movweq	r0, #1284	; 0x504
 108:	3b0b3a08 	blcc	2ce930 <SDRAM_BASE-0x2fd316d0>
 10c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 110:	05000018 	streq	r0, [r0, #-24]	; 0xffffffe8
 114:	0b0b0024 	bleq	2c01ac <SDRAM_BASE-0x2fd3fe54>
 118:	0e030b3e 	vmoveq.16	d3[0], r0
 11c:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
 120:	03193f00 	tsteq	r9, #0, 30
 124:	3b0b3a0e 	blcc	2ce964 <SDRAM_BASE-0x2fd3169c>
 128:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 12c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 130:	97184006 	ldrls	r4, [r8, -r6]
 134:	00001942 	andeq	r1, r0, r2, asr #18
 138:	3f012e07 	svccc	0x00012e07
 13c:	3a0e0319 	bcc	380da8 <SDRAM_BASE-0x2fc7f258>
 140:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 144:	11134919 	tstne	r3, r9, lsl r9
 148:	40061201 	andmi	r1, r6, r1, lsl #4
 14c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 150:	00001301 	andeq	r1, r0, r1, lsl #6
 154:	03000508 	movweq	r0, #1288	; 0x508
 158:	3b0b3a08 	blcc	2ce980 <SDRAM_BASE-0x2fd31680>
 15c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 160:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
 164:	0b0b0024 	bleq	2c01fc <SDRAM_BASE-0x2fd3fe04>
 168:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 16c:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
 170:	03193f01 	tsteq	r9, #1, 30
 174:	3b0b3a0e 	blcc	2ce9b4 <SDRAM_BASE-0x2fd3164c>
 178:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 17c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 180:	97184006 	ldrls	r4, [r8, -r6]
 184:	00001942 	andeq	r1, r0, r2, asr #18
 188:	01110100 	tsteq	r1, r0, lsl #2
 18c:	0b130e25 	bleq	4c3a28 <SDRAM_BASE-0x2fb3c5d8>
 190:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 194:	01111755 	tsteq	r1, r5, asr r7
 198:	00001710 	andeq	r1, r0, r0, lsl r7
 19c:	3f012e02 	svccc	0x00012e02
 1a0:	3a0e0319 	bcc	380e0c <SDRAM_BASE-0x2fc7f1f4>
 1a4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1a8:	19018713 	stmdbne	r1, {r0, r1, r4, r8, r9, sl, pc}
 1ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1b4:	00130119 	andseq	r0, r3, r9, lsl r1
 1b8:	00340300 	eorseq	r0, r4, r0, lsl #6
 1bc:	0b3a0803 	bleq	e821d0 <SDRAM_BASE-0x2f17de30>
 1c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 1c4:	00001802 	andeq	r1, r0, r2, lsl #16
 1c8:	01828904 	orreq	r8, r2, r4, lsl #18
 1cc:	31011100 	mrscc	r1, (UNDEF: 17)
 1d0:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
 1d4:	01018289 	smlabbeq	r1, r9, r2, r8
 1d8:	13310111 	teqne	r1, #1073741828	; 0x40000004
 1dc:	00001301 	andeq	r1, r0, r1, lsl #6
 1e0:	01828a06 	orreq	r8, r2, r6, lsl #20
 1e4:	91180200 	tstls	r8, r0, lsl #4
 1e8:	00001842 	andeq	r1, r0, r2, asr #16
 1ec:	01828907 	orreq	r8, r2, r7, lsl #18
 1f0:	31011101 	tstcc	r1, r1, lsl #2
 1f4:	08000013 	stmdaeq	r0, {r0, r1, r4}
 1f8:	0b0b0024 	bleq	2c0290 <SDRAM_BASE-0x2fd3fd70>
 1fc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 200:	24090000 	strcs	r0, [r9], #-0
 204:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 208:	000e030b 	andeq	r0, lr, fp, lsl #6
 20c:	002e0a00 	eoreq	r0, lr, r0, lsl #20
 210:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 214:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 218:	0b3b0b3a 	bleq	ec2f08 <SDRAM_BASE-0x2f13d0f8>
 21c:	Address 0x000000000000021c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	30000000 	andcc	r0, r0, r0
  14:	00000054 	andeq	r0, r0, r4, asr r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	005a0002 	subseq	r0, sl, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	30000054 	andcc	r0, r0, r4, asr r0
  34:	000000ec 	andeq	r0, r0, ip, ror #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	01150002 	tsteq	r5, r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	30000140 	andcc	r0, r0, r0, asr #2
  54:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	01da0002 	bicseq	r0, sl, r2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	300001f0 	strdcc	r0, [r0], -r0	; <UNPREDICTABLE>
  74:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	636f6c63 	cmnvs	pc, #25344	; 0x6300
   4:	6e695f6b 	cdpvs	15, 6, cr5, cr9, cr11, {3}
   8:	70007469 	andvc	r7, r0, r9, ror #8
   c:	65447764 	strbvs	r7, [r4, #-1892]	; 0xfffff89c
  10:	2f007473 	svccs	0x00007473
  14:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  18:	61687a2f 	cmnvs	r8, pc, lsr #20
  1c:	6168636f 	cmnvs	r8, pc, ror #6
  20:	65442f6f 	strbvs	r2, [r4, #-3951]	; 0xfffff091
  24:	6f746b73 	svcvs	0x00746b73
  28:	6f6e2f70 	svcvs	0x006e2f70
  2c:	2d736f2d 	ldclcs	15, cr6, [r3, #-180]!	; 0xffffff4c
  30:	696e696d 	stmdbvs	lr!, {r0, r2, r3, r5, r6, r8, fp, sp, lr}^
  34:	30343432 	eorscc	r3, r4, r2, lsr r4
  38:	5241552f 	subpl	r5, r1, #197132288	; 0xbc00000
  3c:	69640054 	stmdbvs	r4!, {r2, r4, r6}^
  40:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  44:	61775f65 	cmnvs	r7, r5, ror #30
  48:	5f686374 	svcpl	0x00686374
  4c:	00676f64 	rsbeq	r6, r7, r4, ror #30
  50:	79706f63 	ldmdbvc	r0!, {r0, r1, r5, r6, r8, r9, sl, fp, sp, lr}^
  54:	6574735f 	ldrbvs	r7, [r4, #-863]!	; 0xfffffca1
  58:	6e697070 	mcrvs	0, 3, r7, cr9, cr0, {3}
  5c:	6f747367 	svcvs	0x00747367
  60:	745f656e 	ldrbvc	r6, [pc], #-1390	; 68 <SDRAM_BASE-0x2fffff98>
  64:	64735f6f 	ldrbtvs	r5, [r3], #-3951	; 0xfffff091
  68:	006d6172 	rsbeq	r6, sp, r2, ror r1
  6c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  70:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
  74:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  78:	35203131 	strcc	r3, [r0, #-305]!	; 0xfffffecf
  7c:	312e342e 			; <UNDEFINED> instruction: 0x312e342e
  80:	31303220 	teqcc	r0, r0, lsr #4
  84:	30363036 	eorscc	r3, r6, r6, lsr r0
  88:	72282039 	eorvc	r2, r8, #57	; 0x39
  8c:	61656c65 	cmnvs	r5, r5, ror #24
  90:	20296573 	eorcs	r6, r9, r3, ror r5
  94:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  98:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000
  9c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  a0:	2d352d64 	ldccs	13, cr2, [r5, #-400]!	; 0xfffffe70
  a4:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  a8:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  ac:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  b0:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  b4:	37373332 			; <UNDEFINED> instruction: 0x37373332
  b8:	205d3531 	subscs	r3, sp, r1, lsr r5
  bc:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  c0:	6c00324f 	sfmvs	f3, 4, [r0], {79}	; 0x4f
  c4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  cc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d4:	6d656d00 	stclvs	13, cr6, [r5, #-0]
  d8:	75746573 	ldrbvc	r6, [r4, #-1395]!	; 0xfffffa8d
  dc:	64700070 	ldrbtvs	r0, [r0], #-112	; 0xffffff90
  e0:	63725377 	cmnvs	r2, #-603979775	; 0xdc000001
  e4:	72657300 	rsbvc	r7, r5, #0, 6
  e8:	2e6c6169 	powcsez	f6, f4, #1.0
  ec:	73690063 	cmnvc	r9, #99	; 0x63
  f0:	69676944 	stmdbvs	r7!, {r2, r6, r8, fp, sp, lr}^
  f4:	65670074 	strbvs	r0, [r7, #-116]!	; 0xffffff8c
  f8:	70006374 	andvc	r6, r0, r4, ror r3
  fc:	00637475 	rsbeq	r7, r3, r5, ror r4
 100:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 104:	6e695f30 	mcrvs	15, 3, r5, cr9, cr0, {1}
 108:	69007469 	stmdbvs	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
 10c:	74654c73 	strbtvc	r4, [r5], #-3187	; 0xfffff38d
 110:	00726574 	rsbseq	r6, r2, r4, ror r5
 114:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 118:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 11c:	61686320 	cmnvs	r8, r0, lsr #6
 120:	616d0072 	smcvs	53250	; 0xd002
 124:	6d006e69 	stcvs	14, cr6, [r0, #-420]	; 0xfffffe5c
 128:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
 12c:	Address 0x000000000000012c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	30000054 	andcc	r0, r0, r4, asr r0
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	30000064 	andcc	r0, r0, r4, rrx
  2c:	00000068 	andeq	r0, r0, r8, rrx
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	300000cc 	andcc	r0, r0, ip, asr #1
  3c:	00000068 	andeq	r0, r0, r8, rrx
  40:	84080e4a 	strhi	r0, [r8], #-3658	; 0xfffff1b6
  44:	5e018e02 	cdppl	14, 0, cr8, cr1, cr2, {0}
  48:	000ec4ce 	andeq	ip, lr, lr, asr #9
  4c:	0000000c 	andeq	r0, r0, ip
  50:	00000000 	andeq	r0, r0, r0
  54:	30000134 	andcc	r0, r0, r4, lsr r1
  58:	0000000c 	andeq	r0, r0, ip
  5c:	0000000c 	andeq	r0, r0, ip
  60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  64:	7c020001 	stcvc	0, cr0, [r2], {1}
  68:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	0000005c 	andeq	r0, r0, ip, asr r0
  74:	30000140 	andcc	r0, r0, r0, asr #2
  78:	0000004c 	andeq	r0, r0, ip, asr #32
  7c:	840c0e44 	strhi	r0, [ip], #-3652	; 0xfffff1bc
  80:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  84:	c5ce5c01 	strbgt	r5, [lr, #3073]	; 0xc01
  88:	00000ec4 	andeq	r0, r0, r4, asr #29
  8c:	0000000c 	andeq	r0, r0, ip
  90:	0000005c 	andeq	r0, r0, ip, asr r0
  94:	3000018c 	andcc	r0, r0, ip, lsl #3
  98:	0000001c 	andeq	r0, r0, ip, lsl r0
  9c:	0000000c 	andeq	r0, r0, ip
  a0:	0000005c 	andeq	r0, r0, ip, asr r0
  a4:	300001a8 	andcc	r0, r0, r8, lsr #3
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	0000000c 	andeq	r0, r0, ip
  b0:	0000005c 	andeq	r0, r0, ip, asr r0
  b4:	300001c4 	andcc	r0, r0, r4, asr #3
  b8:	00000014 	andeq	r0, r0, r4, lsl r0
  bc:	0000000c 	andeq	r0, r0, ip
  c0:	0000005c 	andeq	r0, r0, ip, asr r0
  c4:	300001d8 	ldrdcc	r0, [r0], -r8
  c8:	00000018 	andeq	r0, r0, r8, lsl r0
  cc:	0000000c 	andeq	r0, r0, ip
  d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  d4:	7c020001 	stcvc	0, cr0, [r2], {1}
  d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  dc:	00000014 	andeq	r0, r0, r4, lsl r0
  e0:	000000cc 	andeq	r0, r0, ip, asr #1
  e4:	300001f0 	strdcc	r0, [r0], -r0	; <UNPREDICTABLE>
  e8:	00000030 	andeq	r0, r0, r0, lsr r0
  ec:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  f0:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000084 	andeq	r0, r0, r4, lsl #1
   4:	00000088 	andeq	r0, r0, r8, lsl #1
   8:	88500001 	ldmdahi	r0, {r0}^
   c:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
  10:	04000000 	streq	r0, [r0], #-0
  14:	5001f300 	andpl	pc, r1, r0, lsl #6
  18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  1c:	00000000 	andeq	r0, r0, r0
  20:	00009800 	andeq	r9, r0, r0, lsl #16
  24:	00009c00 	andeq	r9, r0, r0, lsl #24
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	0000009c 	muleq	r0, ip, r0
  30:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	300001f0 	strdcc	r0, [r0], -r0	; <UNPREDICTABLE>
   4:	30000220 	andcc	r0, r0, r0, lsr #4
	...
