INFO: [v++ 60-1548] Creating build summary session with primary output /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/myproject.hlscompile_summary, at Wed Oct 30 12:48:14 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject -config /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg -cmdlineconfig /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rian' on host 'xianle' (Linux_x86_64 version 6.8.0-47-generic) on Wed Oct 30 12:48:16 EDT 2024
INFO: [HLS 200-10] On os Ubuntu 24.04.1 LTS
INFO: [HLS 200-10] In directory '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component'
INFO: [HLS 200-1909] Reading HLS ini file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject 
INFO: [HLS 200-1510] Running: open_project /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/myproject.cpp' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/myproject.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/myproject.cpp,-std=c++0x' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/myproject_test.cpp' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/myproject_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/weights' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/weights' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/tb_data' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/tb_data' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/myproject_test.cpp,-std=c++0x -DRTL_SIM' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'syn.top=myproject' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(6)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xcvu13p-flga2577-2-e' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=5ns' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12.5%' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(5)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1465] Applying ini 'cosim.setup=true' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'syn.compile.name_max_length=80' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(15)
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1465] Applying ini 'syn.schedule.enable_dsp_full_reg=0' at /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/hls_config.cfg(16)
INFO: [HLS 200-1510] Running: apply_ini /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/config.cmdline
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 203.848 MB.
INFO: [HLS 200-10] Analyzing design file '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/myproject.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5292] unused parameter 'keep' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_function_stubs.h:35:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 43.43 seconds. CPU system time: 2.54 seconds. Elapsed time: 46.09 seconds; current allocated memory: 212.211 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,477 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53,512 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,427 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,381 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,289 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,215 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,215 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,215 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,255 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,195 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,138 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,094 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,094 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,094 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,115 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,121 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/hls_component/myproject/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:120:11)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:112:12)
INFO: [HLS 214-291] Loop 'LAYERNORM_SEQ_LOOP' is marked as complete unroll implied by the pipeline pragma (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:145:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_LOAD' is marked as complete unroll implied by the pipeline pragma (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:148:9)
INFO: [HLS 214-291] Loop 'LAYERNORM_STORE' is marked as complete unroll implied by the pipeline pragma (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:154:9)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_RESULT' is marked as complete unroll implied by the pipeline pragma (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:124:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_VAR' is marked as complete unroll implied by the pipeline pragma (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:115:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_1D_SUM' is marked as complete unroll implied by the pipeline pragma (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:109:5)
INFO: [HLS 214-291] Loop 'LAYERNORM_LOOKUP' is marked as complete unroll implied by the pipeline pragma (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:62:5)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_SEQ_LOOP' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:145:5) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4 (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:132:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'LAYERNORM_SEQ_LOOP' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:145:5) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' has been removed because the loop is unrolled completely (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:132:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_STORE' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:154:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5 (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:132:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_LOAD' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:148:9) in function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5 (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:132:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_RESULT' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:124:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5 (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_VAR' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:115:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5 (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_1D_SUM' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:109:5) in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 5 (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:77:0)
INFO: [HLS 214-186] Unrolling loop 'LAYERNORM_LOOKUP' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:62:5) in function 'nnet::lookup_invert_sqr<config2>' completely with a factor of 1023 (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:51:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 's2': Complete partitioning on dimension 1. (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/weights/s2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'in_val': Complete partitioning on dimension 1. (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:134:12)
INFO: [HLS 214-248] Applying array_partition to 'outval': Complete partitioning on dimension 1. (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:135:11)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'layer_normalization_input': Complete reshaping on dimension 1. (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/myproject.cpp:10:0)
INFO: [HLS 214-364] Automatically inlining function 'void nnet::lookup_invert_sqr<config2>(config2::mean_t, config2::table_t&, config2::table_t*, config2::table_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::scale_t*, config2::bias_t*)' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:121:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1666.92 seconds. CPU system time: 1.02 seconds. Elapsed time: 1672.37 seconds; current allocated memory: 212.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.84 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.94 seconds; current allocated memory: 339.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/myproject.cpp:32) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.19 seconds; current allocated memory: 339.762 MB.
INFO: [XFORM 203-602] Inlining function 'nnet::layernormalize<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/myproject.cpp:32) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::layernorm_1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_layernorm_Vivado/firmware/nnet_utils/nnet_layernorm.h:52:27)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 31.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 32.05 seconds; current allocated memory: 386.113 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 17.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 18.01 seconds; current allocated memory: 432.719 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' to 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 53.89 seconds. CPU system time: 0.39 seconds. Elapsed time: 54.31 seconds; current allocated memory: 632.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 289.45 seconds. CPU system time: 0.08 seconds. Elapsed time: 289.63 seconds; current allocated memory: 632.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.69 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.8 seconds; current allocated memory: 632.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 632.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_table_ROM_AUTO_1R' to 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s' pipeline 'layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_19s_12ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_19s_19s_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_19s_44_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 135.54 seconds. CPU system time: 1.22 seconds. Elapsed time: 136.84 seconds; current allocated memory: 2.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer_normalization_input' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.64 seconds. CPU system time: 0.38 seconds. Elapsed time: 14.03 seconds; current allocated memory: 2.466 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.466 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.71 seconds; current allocated memory: 2.466 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-789] **** Estimated Fmax: 233.65 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2263.29 seconds. CPU system time: 6.03 seconds. Elapsed time: 2274.17 seconds; current allocated memory: 2.267 GB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 2267.23 seconds. Total CPU system time: 6.42 seconds. Total elapsed time: 2278.26 seconds; peak allocated memory: 2.466 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Oct 30 13:26:14 2024...
INFO: [v++ 60-791] Total elapsed time: 0h 38m 3s
