Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 31 15:09:18 2025
| Host         : fpgalab206 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            8 |
| No           | No                    | Yes                    |              35 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------+--------------------------------------------------+------------------+----------------+
|   Clock Signal   |             Enable Signal            |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------+--------------------------------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | comp_rs232_port_monitor/digit_reg[7] | comp_rs232_port_monitor/digit_reg[14]_i_1_n_0    |                1 |              4 |
|  clk_i_IBUF_BUFG | comp_rs232_port_monitor/digit_reg[7] |                                                  |                4 |             10 |
|  clk_i_IBUF_BUFG | comp_rs232_port_monitor/bit_time_cnt | comp_rs232_port_monitor/bit_time_cnt[13]_i_1_n_0 |                4 |             13 |
|  clk_i_IBUF_BUFG |                                      |                                                  |                8 |             15 |
|  clk_i_IBUF_BUFG |                                      | rst_i_IBUF                                       |               16 |             35 |
+------------------+--------------------------------------+--------------------------------------------------+------------------+----------------+


