module top_module (
    input clk,
    input reset,
    input enable,
    output [3:0] Q,
    output c_enable,
    output c_load,
    output [3:0] c_d
); //

    assign c_enable= enable;
    assign c_d= c_load ? 1: 0;
    wire [3:0] temp;
    always @(posedge clk)
        begin
            if(reset)
                begin
                Q<= 1;
                temp<= 1;
                end
            else
                begin
                if(c_load)
                    begin
                    Q<=c_d;
                    temp<=c_d;
                    end
                else
                    begin
                    if(enable & Q!=4'b1100)
                        begin
                        Q<= Q+1;
                        temp<= temp+1;
                        end
                    end
                end
        end
    
    always @(*)
        begin
        if(reset || (Q == 12 && c_enable)) begin
            c_load <= 1;
        end
        else begin
            c_load <= 0;
        end
    end

    
    count4 the_counter (.clk(clk), .enable(c_enable), .load(c_load), .d(c_d), .Q(temp));

endmodule
