 Starting Stratus DPOpt (Linux)
  Time: May 04, 2021. 17:08:10
  Host: ws32
  User: m109061634
  Args: --dofile /usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl --locallogfile /dev/null -x bdw_server_start

               Stratus DpOpt
               =============
              Version: 2019.1.01 

  Copyright (c) 2014-2019 Cadence Design Systems.  All rights reserved worldwide.
  
  Warning: This computer program is protected by copyright law and 
  international treaties.  Unauthorized reproduction, modification, 
  or distribution of this program, or any portion of it, may result 
  in severe civil and criminal penalties.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
  
  Info: Script "/usr/cadtool/cadence/STRATUS/cur/share/stratus/tcl/bdw_cmd_shell.tcl" run successfully

##########################################################################
# Starting in server mode with port 41968
#   client pid = 7706
##########################################################################
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
WARNING: No library loaded, loading generic library. (CMDSHELL-13)
WARNING: No directories in variable lib_path  (CMDSHELL-10)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/generic.lbf' and building datastructures (LBFPARSE-1)
INFO: Reading LBF file '/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/libs/gencount.lbf' and building datastructures (LBFPARSE-1)
INFO: Constructing composite cells (CMDSHELL-4)
INFO: Library load complete (CMDSHELL-5)
INFO: Instantiating implementation module "DC_Filter_Mul_12U_2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_12U_2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_12U_2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_12U_2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul_12U_2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_12U_2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_12U_2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_12U_2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_12U_2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul_12U_2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_12U_3_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_3_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_12U_3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_12U_3_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_12U_3_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul_12U_3_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul_12U_3_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_3_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul_12U_3_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul_12U_3_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul_12U_3_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul_12U_3_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul_12U_3_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul_12U_3_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4U_22_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4U_22_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4U_22_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4U_22_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_4U_22_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4U_22_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4U_22_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4U_22_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4U_22_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_4U_22_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2u2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2u2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2Add2i1u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2Add2i1u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2Add2i1u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2Add2i1u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2Add2i1u1Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2Add2i1u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2Add2i1u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2Add2i1u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2Add2i1u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2Add2i1u1Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i6u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i6u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i6u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i6u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i6u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i6u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i6u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i6u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i6u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i6u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i6u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i6u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i6u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i6u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i6u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i6u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i6u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i6u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i6u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i6u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1s32_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1s32_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1s32_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1s32_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1s32_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1s32_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1s32_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1s32_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Eqi2u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Eqi2u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Eqi2u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Eqi2u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi2u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Eqi2u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Eqi2u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Eqi2u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Eqi2u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi2u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Eqi1u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Eqi1u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Eqi1u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Eqi1u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi1u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Eqi1u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Eqi1u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Eqi1u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Eqi1u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi1u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1u1_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1u1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1u1_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1u1_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u1_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1u1_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1u1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1u1_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1u1_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u1_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i2Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i2Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i2Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i2Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i2Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i2Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u1Mul2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u1Mul2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u1Mul2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u1Mul2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u1Mul2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u1Mul2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2iLLu9_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2iLLu9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2iLLu9_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2iLLu9_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2iLLu9_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2iLLu9_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2iLLu9_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2iLLu9_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2iLLu9_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2iLLu9_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1u8_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1u8_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1u8_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1u8_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u8_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1u8_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1u8_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1u8_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1u8_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u8_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i6u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i6u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i6u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i6u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i6u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i6u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i6u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i6u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i6u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i6u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i3u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i3u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i3u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i3u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i3u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i3u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000001_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_4.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000001_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000001_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000001_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000001_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000001_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_4.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000001_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000001_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000001_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000001_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LtiLLs32_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_4.sdl(2,3): INFO: Running flattening on "DC_Filter_LtiLLs32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LtiLLs32_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LtiLLs32_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_LtiLLs32_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LtiLLs32_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_4.sdl(2,3): INFO: Running flattening on "DC_Filter_LtiLLs32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LtiLLs32_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LtiLLs32_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_LtiLLs32_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000002_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_4.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000002_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000002_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000002_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000002_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000002_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_4.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000002_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000002_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000002_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000002_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258u2_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258u2_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258u2_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258u2_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258u2_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258u2_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258u2_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258u2_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258u2_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000003_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_4.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000003_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000003_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000003_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000003_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000003_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_4.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000003_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000003_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000003_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000003_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add3s28And2u1u1s32_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add3s28And2u1u1s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add3s28And2u1u1s32_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add3s28And2u1u1s32_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add3s28And2u1u1s32_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add3s28And2u1u1s32_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add3s28And2u1u1s32_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add3s28And2u1u1s32_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add3s28And2u1u1s32_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add3s28And2u1u1s32_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2s28And2u1u1_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2s28And2u1u1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2s28And2u1u1_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2s28And2u1u1_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2s28And2u1u1_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2s28And2u1u1_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2s28And2u1u1_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2s28And2u1u1_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2s28And2u1u1_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2s28And2u1u1_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4U_22_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4U_22_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4U_22_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4U_22_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_4U_22_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_4U_22_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_4U_22_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_4U_22_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_4U_22_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_4U_22_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_4U_22_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_4U_22_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2u2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2u2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2Add2i1u1Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2Add2u8u2Mul2i258Add2u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2Add2i1u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2Add2i1u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2Add2i1u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2Add2i1u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2Add2i1u1Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2Add2i1u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2Add2i1u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2Add2i1u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2Add2i1u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2Add2i1u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2Add2i1u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2Add2i1u1Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i6u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i6u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i6u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i6u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i6u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i6u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i6u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i6u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i6u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i6u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258Add2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258Add2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258Add2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258Add2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i6u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i6u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i6u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i6u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i6u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i6u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i6u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i6u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i6u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i6u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Mul2i258Add2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Mul2i258Add2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Mul2i258Add2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Mul2i258Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Mul2i258Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Mul2i258Add2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1s32_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1s32_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1s32_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1s32_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1s32_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1s32_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1s32_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1s32_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Eqi2u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Eqi2u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Eqi2u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Eqi2u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi2u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Eqi2u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Eqi2u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Eqi2u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi2u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi2u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Eqi2u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi2u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Eqi1u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Eqi1u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Eqi1u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Eqi1u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi1u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Eqi1u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Eqi1u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Eqi1u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Eqi1u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Eqi1u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Eqi1u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi1u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1u1_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1u1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1u1_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1u1_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u1_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1u1_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1u1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1u1_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1u1_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u1_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i2Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i2Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i2Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i2Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i2Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i2Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i2Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i2Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u1Mul2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u1Mul2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u1Mul2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u1Mul2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u1Mul2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u1Mul2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u1Mul2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u1Mul2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2u9Mul2i258u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2u9Mul2i258u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2u9Mul2i258u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2u9Mul2i258u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2u9Mul2i258u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2u9Mul2i258u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2iLLu9_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2iLLu9_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2iLLu9_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2iLLu9_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2iLLu9_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2iLLu9_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2iLLu9_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2iLLu9_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2iLLu9_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2iLLu9_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2iLLu9_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2iLLu9_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1u8_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1u8_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1u8_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1u8_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u8_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i1u8_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i1u8_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i1u8_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i1u8_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i1u8_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i1u8_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u8_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i6u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i6u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i6u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i6u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i6u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i6u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i6u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i6u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i6u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i6u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i6u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i6u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i3u2_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2i3u2_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2i3u2_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2i3u2_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2i3u2_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2i3u2_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2i3u2_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i3u2_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000001_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_1.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000001_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000001_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000001_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000001_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000001_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_1.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000001_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000001_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000001_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000001_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000001_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000001_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LtiLLs32_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_1.sdl(2,3): INFO: Running flattening on "DC_Filter_LtiLLs32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LtiLLs32_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LtiLLs32_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_LtiLLs32_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_LtiLLs32_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_1.sdl(2,3): INFO: Running flattening on "DC_Filter_LtiLLs32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_LtiLLs32_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_LtiLLs32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_LtiLLs32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_LtiLLs32_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_LtiLLs32_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000002_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_1.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000002_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000002_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000002_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000002_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000002_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_1.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000002_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000002_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000002_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000002_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000002_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000002_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000003_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_1.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000003_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000003_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000003_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000003_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_gen000003_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_1.sdl(2,3): INFO: Running flattening on "DC_Filter_gen000003_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_gen000003_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_gen000003_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_gen000003_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_gen000003_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000003_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add3s28And2u1u1s32_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add3s28And2u1u1s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add3s28And2u1u1s32_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add3s28And2u1u1s32_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add3s28And2u1u1s32_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add3s28And2u1u1s32_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add3s28And2u1u1s32_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add3s28And2u1u1s32_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add3s28And2u1u1s32_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add3s28And2u1u1s32_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add3s28And2u1u1s32_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add3s28And2u1u1s32_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2s28And2u1u1_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2s28And2u1u1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2s28And2u1u1_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2s28And2u1u1_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2s28And2u1u1_1.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add2s28And2u1u1_1" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_1.sdl(2,3): INFO: Running flattening on "DC_Filter_Add2s28And2u1u1_1" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add2s28And2u1u1_1" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add2s28And2u1u1_1.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add2s28And2u1u1_1" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add2s28And2u1u1_1 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2s28And2u1u1_1.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5U_59_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_5U_59_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5U_59_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5U_59_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_5U_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_5U_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_5U_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5U_59_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_5U_59_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_Add_5U_59_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_5U_59_4.sdl(2,3): INFO: Running flattening on "DC_Filter_Add_5U_59_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_Add_5U_59_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_5U_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_5U_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_Add_5U_59_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_Add_5U_59_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_Add_5U_59_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_5U_59_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_32U_53_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_DECODE_32U_53_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_32U_53_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_32U_53_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_DECODE_32U_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_DECODE_32U_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_DECODE_32U_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_32U_53_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_DECODE_32U_53_4.input.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.
  Warning:  No Forte toolkit found. Please use the latest toolkit.
INFO: Using installation at: /usr/cadtool/cadence/STRATUS/cur/tools.lnx86/cellmath/ (DPEAPI-3)
INFO: Instantiating implementation module "DC_Filter_DECODE_32U_53_4" (CMDSHELL-8)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_DECODE_32U_53_4.sdl(2,3): INFO: Running flattening on "DC_Filter_DECODE_32U_53_4" (DPETRANS-23)
  Design has no flip-flops to report.
  Design has no RAMs to report.
  Design has no latches to report.
INFO: Function instance "DC_Filter_DECODE_32U_53_4" is now selected. (CMDSHELL-12)
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_DECODE_32U_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Netlist model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_DECODE_32U_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Behavioural model
  Info: use delimiter:true
  Info: ----------------
/home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/DC_Filter_DECODE_32U_53_4.sdl(2,3): INFO: Changing names in the RTL operator graph of "DC_Filter_DECODE_32U_53_4" (DPETRANS-42)
  Info: CellMath Designer changed names report
  Info: Hierarchical netlist model
  Info: use delimiter:true
  Info: ----------------
  Writing Verilog Bvrl Model DC_Filter_DECODE_32U_53_4 for output to /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus/bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_DECODE_32U_53_4.v
  Warning: Unsupported STARC rule:S2.2.2.2
  Warning: Unsupported STARC rule:S2.2.3.1
  Warning: Unsupported STARC rule:S2.3.1.1
  Write complete.
  Removing all instances.

