{"vcs1":{"timestamp_begin":1711011117.824952542, "rt":1.22, "ut":0.23, "st":0.20}}
{"vcselab":{"timestamp_begin":1711011119.131122457, "rt":0.97, "ut":0.31, "st":0.13}}
{"link":{"timestamp_begin":1711011120.178931210, "rt":0.37, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711011117.193645808}
{"VCS_COMP_START_TIME": 1711011117.193645808}
{"VCS_COMP_END_TIME": 1711011121.949460398}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329876}}
{"stitch_vcselab": {"peak_mem": 231544}}
