Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec 30 18:30:04 2025
| Host         : DESKTOP-GKJKQ5B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file TOP_ASCENSOR_timing_summary_routed.rpt -pb TOP_ASCENSOR_timing_summary_routed.pb -rpx TOP_ASCENSOR_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_ASCENSOR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.566        0.000                      0                  356        0.162        0.000                      0                  356        4.500        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.566        0.000                      0                  356        0.162        0.000                      0                  356        4.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/tempo_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.188ns (37.403%)  route 3.662ns (62.597%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.719     5.322    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  U_Audio/tempo_cnt_reg[8]/Q
                         net (fo=9, routed)           0.983     6.823    U_Audio/tempo_cnt_reg[8]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  U_Audio/tempo_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.947    U_Audio/tempo_cnt1_carry_i_5_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  U_Audio/tempo_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    U_Audio/tempo_cnt1_carry_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  U_Audio/tempo_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.611    U_Audio/tempo_cnt1_carry__0_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  U_Audio/tempo_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.725    U_Audio/tempo_cnt1_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.996 f  U_Audio/tempo_cnt1_carry__2/CO[0]
                         net (fo=2, routed)           1.043     9.039    U_FSM/tempo_cnt_reg[0]_1[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.373     9.412 f  U_FSM/tempo_cnt[0]_i_3/O
                         net (fo=1, routed)           0.466     9.878    U_FSM/tempo_cnt[0]_i_3_n_0
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.002 r  U_FSM/tempo_cnt[0]_i_1/O
                         net (fo=32, routed)          1.169    11.172    U_Audio/clear
    SLICE_X6Y63          FDRE                                         r  U_Audio/tempo_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.598    15.021    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  U_Audio/tempo_cnt_reg[4]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524    14.737    U_Audio/tempo_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/tempo_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.188ns (37.403%)  route 3.662ns (62.597%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.719     5.322    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  U_Audio/tempo_cnt_reg[8]/Q
                         net (fo=9, routed)           0.983     6.823    U_Audio/tempo_cnt_reg[8]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  U_Audio/tempo_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.947    U_Audio/tempo_cnt1_carry_i_5_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  U_Audio/tempo_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    U_Audio/tempo_cnt1_carry_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  U_Audio/tempo_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.611    U_Audio/tempo_cnt1_carry__0_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  U_Audio/tempo_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.725    U_Audio/tempo_cnt1_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.996 f  U_Audio/tempo_cnt1_carry__2/CO[0]
                         net (fo=2, routed)           1.043     9.039    U_FSM/tempo_cnt_reg[0]_1[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.373     9.412 f  U_FSM/tempo_cnt[0]_i_3/O
                         net (fo=1, routed)           0.466     9.878    U_FSM/tempo_cnt[0]_i_3_n_0
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.002 r  U_FSM/tempo_cnt[0]_i_1/O
                         net (fo=32, routed)          1.169    11.172    U_Audio/clear
    SLICE_X6Y63          FDRE                                         r  U_Audio/tempo_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.598    15.021    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  U_Audio/tempo_cnt_reg[5]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524    14.737    U_Audio/tempo_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/tempo_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.188ns (37.403%)  route 3.662ns (62.597%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.719     5.322    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  U_Audio/tempo_cnt_reg[8]/Q
                         net (fo=9, routed)           0.983     6.823    U_Audio/tempo_cnt_reg[8]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  U_Audio/tempo_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.947    U_Audio/tempo_cnt1_carry_i_5_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  U_Audio/tempo_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    U_Audio/tempo_cnt1_carry_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  U_Audio/tempo_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.611    U_Audio/tempo_cnt1_carry__0_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  U_Audio/tempo_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.725    U_Audio/tempo_cnt1_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.996 f  U_Audio/tempo_cnt1_carry__2/CO[0]
                         net (fo=2, routed)           1.043     9.039    U_FSM/tempo_cnt_reg[0]_1[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.373     9.412 f  U_FSM/tempo_cnt[0]_i_3/O
                         net (fo=1, routed)           0.466     9.878    U_FSM/tempo_cnt[0]_i_3_n_0
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.002 r  U_FSM/tempo_cnt[0]_i_1/O
                         net (fo=32, routed)          1.169    11.172    U_Audio/clear
    SLICE_X6Y63          FDRE                                         r  U_Audio/tempo_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.598    15.021    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  U_Audio/tempo_cnt_reg[6]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524    14.737    U_Audio/tempo_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/tempo_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 2.188ns (37.403%)  route 3.662ns (62.597%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.719     5.322    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  U_Audio/tempo_cnt_reg[8]/Q
                         net (fo=9, routed)           0.983     6.823    U_Audio/tempo_cnt_reg[8]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  U_Audio/tempo_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.947    U_Audio/tempo_cnt1_carry_i_5_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  U_Audio/tempo_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    U_Audio/tempo_cnt1_carry_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  U_Audio/tempo_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.611    U_Audio/tempo_cnt1_carry__0_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  U_Audio/tempo_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.725    U_Audio/tempo_cnt1_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.996 f  U_Audio/tempo_cnt1_carry__2/CO[0]
                         net (fo=2, routed)           1.043     9.039    U_FSM/tempo_cnt_reg[0]_1[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.373     9.412 f  U_FSM/tempo_cnt[0]_i_3/O
                         net (fo=1, routed)           0.466     9.878    U_FSM/tempo_cnt[0]_i_3_n_0
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.002 r  U_FSM/tempo_cnt[0]_i_1/O
                         net (fo=32, routed)          1.169    11.172    U_Audio/clear
    SLICE_X6Y63          FDRE                                         r  U_Audio/tempo_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.598    15.021    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  U_Audio/tempo_cnt_reg[7]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y63          FDRE (Setup_fdre_C_R)       -0.524    14.737    U_Audio/tempo_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -11.172    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/tempo_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.188ns (37.524%)  route 3.643ns (62.476%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.719     5.322    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  U_Audio/tempo_cnt_reg[8]/Q
                         net (fo=9, routed)           0.983     6.823    U_Audio/tempo_cnt_reg[8]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  U_Audio/tempo_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.947    U_Audio/tempo_cnt1_carry_i_5_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  U_Audio/tempo_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    U_Audio/tempo_cnt1_carry_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  U_Audio/tempo_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.611    U_Audio/tempo_cnt1_carry__0_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  U_Audio/tempo_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.725    U_Audio/tempo_cnt1_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.996 f  U_Audio/tempo_cnt1_carry__2/CO[0]
                         net (fo=2, routed)           1.043     9.039    U_FSM/tempo_cnt_reg[0]_1[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.373     9.412 f  U_FSM/tempo_cnt[0]_i_3/O
                         net (fo=1, routed)           0.466     9.878    U_FSM/tempo_cnt[0]_i_3_n_0
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.002 r  U_FSM/tempo_cnt[0]_i_1/O
                         net (fo=32, routed)          1.150    11.153    U_Audio/clear
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.598    15.021    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[10]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    14.762    U_Audio/tempo_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/tempo_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.188ns (37.524%)  route 3.643ns (62.476%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.719     5.322    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  U_Audio/tempo_cnt_reg[8]/Q
                         net (fo=9, routed)           0.983     6.823    U_Audio/tempo_cnt_reg[8]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  U_Audio/tempo_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.947    U_Audio/tempo_cnt1_carry_i_5_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  U_Audio/tempo_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    U_Audio/tempo_cnt1_carry_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  U_Audio/tempo_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.611    U_Audio/tempo_cnt1_carry__0_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  U_Audio/tempo_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.725    U_Audio/tempo_cnt1_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.996 f  U_Audio/tempo_cnt1_carry__2/CO[0]
                         net (fo=2, routed)           1.043     9.039    U_FSM/tempo_cnt_reg[0]_1[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.373     9.412 f  U_FSM/tempo_cnt[0]_i_3/O
                         net (fo=1, routed)           0.466     9.878    U_FSM/tempo_cnt[0]_i_3_n_0
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.002 r  U_FSM/tempo_cnt[0]_i_1/O
                         net (fo=32, routed)          1.150    11.153    U_Audio/clear
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.598    15.021    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[11]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    14.762    U_Audio/tempo_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/tempo_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.188ns (37.524%)  route 3.643ns (62.476%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.719     5.322    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  U_Audio/tempo_cnt_reg[8]/Q
                         net (fo=9, routed)           0.983     6.823    U_Audio/tempo_cnt_reg[8]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  U_Audio/tempo_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.947    U_Audio/tempo_cnt1_carry_i_5_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  U_Audio/tempo_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    U_Audio/tempo_cnt1_carry_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  U_Audio/tempo_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.611    U_Audio/tempo_cnt1_carry__0_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  U_Audio/tempo_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.725    U_Audio/tempo_cnt1_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.996 f  U_Audio/tempo_cnt1_carry__2/CO[0]
                         net (fo=2, routed)           1.043     9.039    U_FSM/tempo_cnt_reg[0]_1[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.373     9.412 f  U_FSM/tempo_cnt[0]_i_3/O
                         net (fo=1, routed)           0.466     9.878    U_FSM/tempo_cnt[0]_i_3_n_0
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.002 r  U_FSM/tempo_cnt[0]_i_1/O
                         net (fo=32, routed)          1.150    11.153    U_Audio/clear
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.598    15.021    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    14.762    U_Audio/tempo_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/tempo_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.188ns (37.524%)  route 3.643ns (62.476%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.719     5.322    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  U_Audio/tempo_cnt_reg[8]/Q
                         net (fo=9, routed)           0.983     6.823    U_Audio/tempo_cnt_reg[8]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  U_Audio/tempo_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.947    U_Audio/tempo_cnt1_carry_i_5_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  U_Audio/tempo_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    U_Audio/tempo_cnt1_carry_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  U_Audio/tempo_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.611    U_Audio/tempo_cnt1_carry__0_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  U_Audio/tempo_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.725    U_Audio/tempo_cnt1_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.996 f  U_Audio/tempo_cnt1_carry__2/CO[0]
                         net (fo=2, routed)           1.043     9.039    U_FSM/tempo_cnt_reg[0]_1[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.373     9.412 f  U_FSM/tempo_cnt[0]_i_3/O
                         net (fo=1, routed)           0.466     9.878    U_FSM/tempo_cnt[0]_i_3_n_0
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.002 r  U_FSM/tempo_cnt[0]_i_1/O
                         net (fo=32, routed)          1.150    11.153    U_Audio/clear
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.598    15.021    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[9]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y64          FDRE (Setup_fdre_C_R)       -0.524    14.762    U_Audio/tempo_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/tempo_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 2.188ns (37.842%)  route 3.594ns (62.158%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.719     5.322    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  U_Audio/tempo_cnt_reg[8]/Q
                         net (fo=9, routed)           0.983     6.823    U_Audio/tempo_cnt_reg[8]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  U_Audio/tempo_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.947    U_Audio/tempo_cnt1_carry_i_5_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  U_Audio/tempo_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    U_Audio/tempo_cnt1_carry_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  U_Audio/tempo_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.611    U_Audio/tempo_cnt1_carry__0_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  U_Audio/tempo_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.725    U_Audio/tempo_cnt1_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.996 f  U_Audio/tempo_cnt1_carry__2/CO[0]
                         net (fo=2, routed)           1.043     9.039    U_FSM/tempo_cnt_reg[0]_1[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.373     9.412 f  U_FSM/tempo_cnt[0]_i_3/O
                         net (fo=1, routed)           0.466     9.878    U_FSM/tempo_cnt[0]_i_3_n_0
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.002 r  U_FSM/tempo_cnt[0]_i_1/O
                         net (fo=32, routed)          1.101    11.104    U_Audio/clear
    SLICE_X6Y65          FDRE                                         r  U_Audio/tempo_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.597    15.020    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  U_Audio/tempo_cnt_reg[12]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524    14.736    U_Audio/tempo_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 U_Audio/tempo_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/tempo_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 2.188ns (37.842%)  route 3.594ns (62.158%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.719     5.322    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  U_Audio/tempo_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     5.840 r  U_Audio/tempo_cnt_reg[8]/Q
                         net (fo=9, routed)           0.983     6.823    U_Audio/tempo_cnt_reg[8]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.947 r  U_Audio/tempo_cnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.947    U_Audio/tempo_cnt1_carry_i_5_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  U_Audio/tempo_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.497    U_Audio/tempo_cnt1_carry_n_0
    SLICE_X4Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.611 r  U_Audio/tempo_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.611    U_Audio/tempo_cnt1_carry__0_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.725 r  U_Audio/tempo_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.725    U_Audio/tempo_cnt1_carry__1_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.996 f  U_Audio/tempo_cnt1_carry__2/CO[0]
                         net (fo=2, routed)           1.043     9.039    U_FSM/tempo_cnt_reg[0]_1[0]
    SLICE_X8Y73          LUT6 (Prop_lut6_I5_O)        0.373     9.412 f  U_FSM/tempo_cnt[0]_i_3/O
                         net (fo=1, routed)           0.466     9.878    U_FSM/tempo_cnt[0]_i_3_n_0
    SLICE_X8Y73          LUT3 (Prop_lut3_I2_O)        0.124    10.002 r  U_FSM/tempo_cnt[0]_i_1/O
                         net (fo=32, routed)          1.101    11.104    U_Audio/clear
    SLICE_X6Y65          FDRE                                         r  U_Audio/tempo_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.597    15.020    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  U_Audio/tempo_cnt_reg[13]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X6Y65          FDRE (Setup_fdre_C_R)       -0.524    14.736    U_Audio/tempo_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -11.104    
  -------------------------------------------------------------------
                         slack                                  3.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_Div/c_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Div/en_disp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.566     1.485    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  U_Div/c_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U_Div/c_disp_reg[0]/Q
                         net (fo=3, routed)           0.109     1.736    U_Div/c_disp_reg[0]
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  U_Div/en_disp_i_1/O
                         net (fo=1, routed)           0.000     1.781    U_Div/en_disp_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  U_Div/en_disp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.835     2.000    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  U_Div/en_disp_reg/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.120     1.618    U_Div/en_disp_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_Audio/audio_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/audio_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.562     1.481    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  U_Audio/audio_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  U_Audio/audio_toggle_reg/Q
                         net (fo=2, routed)           0.123     1.745    U_Audio/audio_toggle
    SLICE_X11Y76         FDRE                                         r  U_Audio/audio_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.996    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  U_Audio/audio_out_reg/C
                         clock pessimism             -0.500     1.495    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.070     1.565    U_Audio/audio_out_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_In/sw_res_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/trigger_emergencia_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.590     1.509    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  U_In/sw_res_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.148     1.657 r  U_In/sw_res_prev_reg/Q
                         net (fo=1, routed)           0.059     1.717    U_In/sw_res_prev
    SLICE_X6Y74          LUT2 (Prop_lut2_I0_O)        0.098     1.815 r  U_In/trigger_emergencia_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_In/trigger_emergencia0
    SLICE_X6Y74          FDRE                                         r  U_In/trigger_emergencia_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.858     2.023    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  U_In/trigger_emergencia_reg/C
                         clock pessimism             -0.513     1.509    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.120     1.629    U_In/trigger_emergencia_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_In/in_pisos_sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/in_pisos_prev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.594     1.513    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  U_In/in_pisos_sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_In/in_pisos_sync_reg[3]/Q
                         net (fo=2, routed)           0.127     1.782    U_In/p_1_in3_in
    SLICE_X1Y78          FDRE                                         r  U_In/in_pisos_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.865     2.030    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  U_In/in_pisos_prev_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.071     1.584    U_In/in_pisos_prev_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_FSM/play_musica_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/current_period_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.562     1.481    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  U_FSM/play_musica_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  U_FSM/play_musica_reg/Q
                         net (fo=12, routed)          0.106     1.752    U_FSM/mus
    SLICE_X9Y74          LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  U_FSM/current_period[17]_i_2/O
                         net (fo=1, routed)           0.000     1.797    U_Audio/current_period_reg[17]_0
    SLICE_X9Y74          FDSE                                         r  U_Audio/current_period_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.830     1.995    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDSE                                         r  U_Audio/current_period_reg[17]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X9Y74          FDSE (Hold_fdse_C_D)         0.091     1.585    U_Audio/current_period_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_In/in_hab_prev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/habitacion_detectada_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.674%)  route 0.131ns (41.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.591     1.510    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  U_In/in_hab_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  U_In/in_hab_prev_reg[2]/Q
                         net (fo=4, routed)           0.131     1.782    U_In/in_hab_prev_reg_n_0_[2]
    SLICE_X5Y74          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  U_In/habitacion_detectada[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    U_In/habitacion_detectada[0]_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  U_In/habitacion_detectada_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.858     2.023    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  U_In/habitacion_detectada_reg[0]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.091     1.613    U_In/habitacion_detectada_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_Audio/note_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/note_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.482    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  U_Audio/note_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  U_Audio/note_index_reg[0]/Q
                         net (fo=12, routed)          0.118     1.764    U_Audio/note_index_reg[0]_0
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  U_Audio/note_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    U_Audio/note_index[1]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  U_Audio/note_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.996    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  U_Audio/note_index_reg[1]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.091     1.586    U_Audio/note_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_Audio/note_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/current_period_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.187%)  route 0.164ns (46.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.482    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  U_Audio/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 f  U_Audio/note_index_reg[1]/Q
                         net (fo=7, routed)           0.164     1.787    U_FSM/current_period_reg[11]_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  U_FSM/current_period[11]_i_1/O
                         net (fo=1, routed)           0.000     1.832    U_Audio/D[7]
    SLICE_X11Y74         FDRE                                         r  U_Audio/current_period_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.830     1.995    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  U_Audio/current_period_reg[11]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X11Y74         FDRE (Hold_fdre_C_D)         0.091     1.606    U_Audio/current_period_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_In/in_pisos_sync_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_In/in_pisos_prev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.054%)  route 0.172ns (54.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.598     1.517    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  U_In/in_pisos_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_In/in_pisos_sync_reg[6]/Q
                         net (fo=2, routed)           0.172     1.830    U_In/p_1_in9_in
    SLICE_X0Y79          FDRE                                         r  U_In/in_pisos_prev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.866     2.031    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U_In/in_pisos_prev_reg[6]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.070     1.598    U_In/in_pisos_prev_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_Audio/note_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Audio/current_period_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.163%)  route 0.200ns (51.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.482    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  U_Audio/note_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  U_Audio/note_index_reg[1]/Q
                         net (fo=7, routed)           0.200     1.824    U_FSM/current_period_reg[11]_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  U_FSM/current_period[12]_i_1/O
                         net (fo=1, routed)           0.000     1.869    U_Audio/current_period_reg[12]_0
    SLICE_X10Y73         FDSE                                         r  U_Audio/current_period_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.831     1.996    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y73         FDSE                                         r  U_Audio/current_period_reg[12]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X10Y73         FDSE (Hold_fdse_C_D)         0.120     1.636    U_Audio/current_period_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y76    U_Audio/audio_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y75    U_Audio/audio_toggle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y75     U_Audio/counter_freq_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     U_Audio/counter_freq_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y77     U_Audio/counter_freq_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     U_Audio/counter_freq_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     U_Audio/counter_freq_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     U_Audio/counter_freq_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     U_Audio/counter_freq_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y76    U_Audio/audio_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y76    U_Audio/audio_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y75    U_Audio/audio_toggle_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y75    U_Audio/audio_toggle_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     U_Audio/counter_freq_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     U_Audio/counter_freq_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     U_Audio/counter_freq_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     U_Audio/counter_freq_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     U_Audio/counter_freq_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     U_Audio/counter_freq_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y76    U_Audio/audio_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y76    U_Audio/audio_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y75    U_Audio/audio_toggle_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y75    U_Audio/audio_toggle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     U_Audio/counter_freq_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     U_Audio/counter_freq_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     U_Audio/counter_freq_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     U_Audio/counter_freq_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     U_Audio/counter_freq_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y77     U_Audio/counter_freq_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Vis/an_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.618ns  (logic 3.974ns (46.105%)  route 4.645ns (53.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.632     5.235    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  U_Vis/an_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.456     5.691 r  U_Vis/an_s_reg[6]/Q
                         net (fo=1, routed)           4.645    10.336    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.853 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.853    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Audio/audio_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 4.022ns (52.233%)  route 3.678ns (47.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.629     5.232    U_Audio/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  U_Audio/audio_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.456     5.688 r  U_Audio/audio_out_reg/Q
                         net (fo=1, routed)           3.678     9.366    AUD_PWM_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.566    12.932 r  AUD_PWM_OBUF_inst/O
                         net (fo=0)                   0.000    12.932    AUD_PWM
    A11                                                               r  AUD_PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.639ns  (logic 3.166ns (41.443%)  route 4.473ns (58.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.626     5.229    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  U_Vis/rgb_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  U_Vis/rgb_s_reg[0]/Q
                         net (fo=1, routed)           4.473    10.220    LED17_B_OBUF
    T6                   OBUF (Prop_obuf_I_O)         2.648    12.868 r  LED17_B_OBUF_inst/O
                         net (fo=0)                   0.000    12.868    LED17_B
    T6                                                                r  LED17_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 3.163ns (41.750%)  route 4.413ns (58.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.632     5.235    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y71         FDRE                                         r  U_Vis/rgb_s_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  U_Vis/rgb_s_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.413    10.165    lopt_2
    T8                   OBUF (Prop_obuf_I_O)         2.645    12.810 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000    12.810    LED16_G
    T8                                                                r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 3.170ns (41.886%)  route 4.398ns (58.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.632     5.235    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y71         FDRE                                         r  U_Vis/rgb_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y71         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  U_Vis/rgb_s_reg[1]/Q
                         net (fo=1, routed)           4.398    10.151    LED17_G_OBUF
    R7                   OBUF (Prop_obuf_I_O)         2.652    12.802 r  LED17_G_OBUF_inst/O
                         net (fo=0)                   0.000    12.802    LED17_G
    R7                                                                r  LED17_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 3.148ns (41.978%)  route 4.351ns (58.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.626     5.229    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  U_Vis/rgb_s_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  U_Vis/rgb_s_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.351    10.098    lopt
    U8                   OBUF (Prop_obuf_I_O)         2.630    12.727 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000    12.727    LED16_B
    U8                                                                r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.444ns  (logic 3.155ns (42.378%)  route 4.289ns (57.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.628     5.231    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  U_Vis/rgb_s_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  U_Vis/rgb_s_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.289    10.038    lopt_4
    R8                   OBUF (Prop_obuf_I_O)         2.637    12.675 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000    12.675    LED16_R
    R8                                                                r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/rgb_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.404ns  (logic 3.173ns (42.856%)  route 4.231ns (57.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.628     5.231    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  U_Vis/rgb_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  U_Vis/rgb_s_reg[2]/Q
                         net (fo=1, routed)           4.231     9.980    LED17_R_OBUF
    U6                   OBUF (Prop_obuf_I_O)         2.655    12.635 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000    12.635    LED17_R
    U6                                                                r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/seg_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 4.006ns (55.526%)  route 3.209ns (44.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.630     5.233    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  U_Vis/seg_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  U_Vis/seg_s_reg[3]/Q
                         net (fo=1, routed)           3.209     8.898    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.448 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.448    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.006ns  (logic 4.009ns (57.213%)  route 2.998ns (42.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.711     5.314    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  U_Vis/leds_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  U_Vis/leds_s_reg[2]/Q
                         net (fo=1, routed)           2.998     8.768    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.320 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.320    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Vis/leds_s_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 1.373ns (82.936%)  route 0.283ns (17.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.596     1.515    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y69          FDSE                                         r  U_Vis/leds_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDSE (Prop_fdse_C_Q)         0.141     1.656 r  U_Vis/leds_s_reg[11]/Q
                         net (fo=1, routed)           0.283     1.939    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.171 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.171    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.389ns (81.305%)  route 0.319ns (18.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.596     1.515    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  U_Vis/leds_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_Vis/leds_s_reg[8]/Q
                         net (fo=1, routed)           0.319     1.976    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.224 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.224    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.393ns (80.097%)  route 0.346ns (19.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.595     1.514    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDSE                                         r  U_Vis/leds_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDSE (Prop_fdse_C_Q)         0.141     1.655 r  U_Vis/leds_s_reg[12]/Q
                         net (fo=1, routed)           0.346     2.002    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.254 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.254    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.433ns (79.834%)  route 0.362ns (20.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.594     1.513    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  U_Vis/an_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  U_Vis/an_s_reg[4]/Q
                         net (fo=1, routed)           0.362     2.003    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.305     3.308 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.308    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.397ns (77.307%)  route 0.410ns (22.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.597     1.516    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  U_Vis/leds_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_Vis/leds_s_reg[7]/Q
                         net (fo=1, routed)           0.410     2.067    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.323 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.323    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.436ns (78.825%)  route 0.386ns (21.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.596     1.515    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  U_Vis/leds_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  U_Vis/leds_s_reg[9]/Q
                         net (fo=1, routed)           0.386     2.029    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.308     3.337 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.337    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/an_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.393ns (75.297%)  route 0.457ns (24.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.594     1.513    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  U_Vis/an_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_Vis/an_s_reg[5]/Q
                         net (fo=1, routed)           0.457     2.111    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.364 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.364    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.434ns (77.521%)  route 0.416ns (22.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.595     1.514    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDSE                                         r  U_Vis/leds_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDSE (Prop_fdse_C_Q)         0.128     1.642 r  U_Vis/leds_s_reg[5]/Q
                         net (fo=1, routed)           0.416     2.058    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.306     3.365 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.365    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.438ns (77.317%)  route 0.422ns (22.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.594     1.513    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  U_Vis/leds_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  U_Vis/leds_s_reg[6]/Q
                         net (fo=1, routed)           0.422     2.063    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.310     3.373 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.373    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Vis/leds_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.453ns (76.509%)  route 0.446ns (23.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.596     1.515    U_Vis/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  U_Vis/leds_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  U_Vis/leds_s_reg[14]/Q
                         net (fo=1, routed)           0.446     2.089    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.325     3.414 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.414    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_p_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.356ns  (logic 2.232ns (30.345%)  route 5.124ns (69.655%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.318     4.825    U_In/CPU_RESETN_IBUF
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.119     4.944 r  U_In/estado_vis[3]_i_1/O
                         net (fo=7, routed)           0.692     5.636    U_FSM/estado_vis_reg[3]_5
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     5.968 f  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.680     6.649    U_In/obj_h_reg[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.773 r  U_In/obj_p[1]_i_2/O
                         net (fo=2, routed)           0.433     7.206    U_FSM/obj_p
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.150     7.356 r  U_FSM/obj_p[1]_i_1/O
                         net (fo=1, routed)           0.000     7.356    U_FSM/obj_p[1]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  U_FSM/obj_p_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.593     5.016    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U_FSM/obj_p_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_p_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.330ns  (logic 2.206ns (30.098%)  route 5.124ns (69.902%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.318     4.825    U_In/CPU_RESETN_IBUF
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.119     4.944 r  U_In/estado_vis[3]_i_1/O
                         net (fo=7, routed)           0.692     5.636    U_FSM/estado_vis_reg[3]_5
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     5.968 f  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.680     6.649    U_In/obj_h_reg[0]
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.773 r  U_In/obj_p[1]_i_2/O
                         net (fo=2, routed)           0.433     7.206    U_FSM/obj_p
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.124     7.330 r  U_FSM/obj_p[0]_i_1/O
                         net (fo=1, routed)           0.000     7.330    U_FSM/obj_p[0]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  U_FSM/obj_p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.593     5.016    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U_FSM/obj_p_reg[0]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            U_FSM/estado_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.963ns  (logic 1.427ns (20.490%)  route 5.536ns (79.510%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 f  SW_IBUF[4]_inst/O
                         net (fo=8, routed)           4.569     5.522    U_FSM/SW_IBUF[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I3_O)        0.146     5.668 r  U_FSM/estado[3]_i_4/O
                         net (fo=4, routed)           0.967     6.635    U_FSM/estado[3]_i_4_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.328     6.963 r  U_FSM/estado[0]_i_1/O
                         net (fo=1, routed)           0.000     6.963    U_FSM/estado[0]_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  U_FSM/estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.513     4.936    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  U_FSM/estado_reg[0]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            U_FSM/estado_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.820ns  (logic 1.427ns (20.918%)  route 5.394ns (79.082%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 f  SW_IBUF[4]_inst/O
                         net (fo=8, routed)           4.569     5.522    U_FSM/SW_IBUF[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I3_O)        0.146     5.668 r  U_FSM/estado[3]_i_4/O
                         net (fo=4, routed)           0.824     6.492    U_FSM/estado[3]_i_4_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I3_O)        0.328     6.820 r  U_FSM/estado[2]_i_1/O
                         net (fo=1, routed)           0.000     6.820    U_FSM/estado[2]_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  U_FSM/estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.512     4.935    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  U_FSM/estado_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.800ns  (logic 2.082ns (30.616%)  route 4.718ns (69.384%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.318     4.825    U_In/CPU_RESETN_IBUF
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.119     4.944 f  U_In/estado_vis[3]_i_1/O
                         net (fo=7, routed)           0.692     5.636    U_FSM/estado_vis_reg[3]_5
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     5.968 r  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.708     6.676    U_In/obj_h_reg[0]
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.124     6.800 r  U_In/obj_h[0]_i_1/O
                         net (fo=1, routed)           0.000     6.800    U_FSM/obj_h_reg[0]_1
    SLICE_X4Y77          FDRE                                         r  U_FSM/obj_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.589     5.012    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  U_FSM/obj_h_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_FSM/obj_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.793ns  (logic 2.082ns (30.648%)  route 4.711ns (69.352%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          3.318     4.825    U_In/CPU_RESETN_IBUF
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.119     4.944 f  U_In/estado_vis[3]_i_1/O
                         net (fo=7, routed)           0.692     5.636    U_FSM/estado_vis_reg[3]_5
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.332     5.968 r  U_FSM/obj_h[2]_i_3/O
                         net (fo=4, routed)           0.701     6.669    U_In/obj_h_reg[0]
    SLICE_X4Y77          LUT5 (Prop_lut5_I1_O)        0.124     6.793 r  U_In/obj_h[1]_i_1/O
                         net (fo=1, routed)           0.000     6.793    U_FSM/obj_h_reg[1]_1
    SLICE_X4Y77          FDRE                                         r  U_FSM/obj_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.589     5.012    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  U_FSM/obj_h_reg[1]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            U_FSM/estado_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.762ns  (logic 1.427ns (21.099%)  route 5.335ns (78.901%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 f  SW_IBUF[4]_inst/O
                         net (fo=8, routed)           4.569     5.522    U_FSM/SW_IBUF[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I3_O)        0.146     5.668 r  U_FSM/estado[3]_i_4/O
                         net (fo=4, routed)           0.766     6.434    U_FSM/estado[3]_i_4_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.328     6.762 r  U_FSM/estado[1]_i_1/O
                         net (fo=1, routed)           0.000     6.762    U_FSM/estado[1]_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  U_FSM/estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.513     4.936    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  U_FSM/estado_reg[1]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            U_FSM/estado_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.749ns  (logic 1.427ns (21.138%)  route 5.323ns (78.862%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    D10                  IBUF (Prop_ibuf_I_O)         0.953     0.953 f  SW_IBUF[4]_inst/O
                         net (fo=8, routed)           4.569     5.522    U_FSM/SW_IBUF[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I3_O)        0.146     5.668 r  U_FSM/estado[3]_i_4/O
                         net (fo=4, routed)           0.753     6.421    U_FSM/estado[3]_i_4_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.328     6.749 r  U_FSM/estado[3]_i_1/O
                         net (fo=1, routed)           0.000     6.749    U_FSM/estado[3]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  U_FSM/estado_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.513     4.936    U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  U_FSM/estado_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_blink_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.618ns  (logic 1.631ns (24.644%)  route 4.987ns (75.356%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.372     5.879    U_Div/CPU_RESETN_IBUF
    SLICE_X5Y74          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  U_Div/c_blink[0]_i_1/O
                         net (fo=5, routed)           0.615     6.618    U_Div/c_blink[0]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  U_Div/c_blink_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.586     5.009    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  U_Div/c_blink_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            U_Div/c_blink_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.618ns  (logic 1.631ns (24.644%)  route 4.987ns (75.356%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=28, routed)          4.372     5.879    U_Div/CPU_RESETN_IBUF
    SLICE_X5Y74          LUT6 (Prop_lut6_I5_O)        0.124     6.003 r  U_Div/c_blink[0]_i_1/O
                         net (fo=5, routed)           0.615     6.618    U_Div/c_blink[0]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  U_Div/c_blink_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.586     5.009    U_Div/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  U_Div/c_blink_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.235ns (41.224%)  route 0.336ns (58.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.336     0.571    U_In/D[1]
    SLICE_X0Y79          FDRE                                         r  U_In/in_pisos_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.866     2.031    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U_In/in_pisos_sync_reg[1]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.248ns (40.650%)  route 0.362ns (59.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.610    U_In/D[2]
    SLICE_X0Y80          FDRE                                         r  U_In/in_pisos_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.867     2.032    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  U_In/in_pisos_sync_reg[2]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.245ns (37.504%)  route 0.408ns (62.496%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.408     0.653    U_In/SW_IBUF[3]
    SLICE_X1Y75          FDRE                                         r  U_In/in_pisos_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.861     2.026    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U_In/in_pisos_sync_reg[7]/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.256ns (38.540%)  route 0.408ns (61.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.408     0.663    U_In/D[3]
    SLICE_X1Y78          FDRE                                         r  U_In/in_pisos_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.865     2.030    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  U_In/in_pisos_sync_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.254ns (36.592%)  route 0.439ns (63.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.693    U_In/D[0]
    SLICE_X0Y84          FDRE                                         r  U_In/in_pisos_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.871     2.036    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  U_In/in_pisos_sync_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.253ns (34.293%)  route 0.485ns (65.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.485     0.738    U_In/SW_IBUF[2]
    SLICE_X0Y82          FDRE                                         r  U_In/in_pisos_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.869     2.034    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  U_In/in_pisos_sync_reg[6]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.247ns (32.067%)  route 0.524ns (67.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.524     0.772    U_In/SW_IBUF[1]
    SLICE_X0Y82          FDRE                                         r  U_In/in_pisos_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.869     2.034    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  U_In/in_pisos_sync_reg[5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            U_In/sw_res_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.292ns (34.982%)  route 0.542ns (65.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           0.542     0.833    U_In/SW_IBUF[8]
    SLICE_X3Y69          FDRE                                         r  U_In/sw_res_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.867     2.032    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  U_In/sw_res_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            U_In/in_pisos_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.245ns (28.579%)  route 0.613ns (71.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.613     0.859    U_In/SW_IBUF[0]
    SLICE_X0Y82          FDRE                                         r  U_In/in_pisos_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.869     2.034    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  U_In/in_pisos_sync_reg[4]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            U_In/in_hab_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.244ns (17.688%)  route 1.137ns (82.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    A10                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.137     1.381    U_In/SW_IBUF[5]
    SLICE_X2Y82          FDRE                                         r  U_In/in_hab_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.869     2.034    U_In/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  U_In/in_hab_sync_reg[1]/C





