#define K2_DEBUG_WARN

#include "plat.h"
#include "utils.h"
#include "entry.h"

// must match entry.h 
const char *entry_error_messages[] = {
    [SYNC_INVALID_EL1t] "SYNC_INVALID_EL1t",
    [IRQ_INVALID_EL1t] "IRQ_INVALID_EL1t",		
    [FIQ_INVALID_EL1t] "FIQ_INVALID_EL1t",		
    [ERROR_INVALID_EL1t] "ERROR_INVALID_EL1t",		

    [SYNC_INVALID_EL1h] "SYNC_INVALID_EL1h",		
    [FIQ_INVALID_EL1h] "FIQ_INVALID_EL1h",		
    [ERROR_INVALID_EL1h] "ERROR_INVALID_EL1h",		

    [FIQ_INVALID_EL0_64] "FIQ_INVALID_EL0_64",		
    [ERROR_INVALID_EL0_64] "ERROR_INVALID_EL0_64",	

    [SYNC_INVALID_EL0_32] "SYNC_INVALID_EL0_32",		
    [IRQ_INVALID_EL0_32] "IRQ_INVALID_EL0_32",		
    [FIQ_INVALID_EL0_32] "FIQ_INVALID_EL0_32",		
    [ERROR_INVALID_EL0_32] "ERROR_INVALID_EL0_32",
};

// Enables per-core interrupt control
void enable_interrupt_controller(int coreid)
{
#if defined(PLAT_RPI3) || defined(PLAT_RPI3QEMU)
    // On RPi3, Arm Generic timer IRQs are wired to a per-core interrupt controller/register. 
    // For core 0, this is `TIMER_INT_CTRL_0` at 0x40000040; bit 1 is for physical timer at EL1 (CNTP). This register is documented 
    // in the [manual](https://www.raspberrypi.org/documentation/hardware/raspberrypi/bcm2836/QA7_rev3.4.pdf) of BCM2836 
    // (search for "Core timers interrupts"). Note the manual is NOT for the BCM2837 SoC used by Rpi3    
    put32(TIMER_INT_CTRL_0 + 4*coreid, TIMER_INT_CTRL_0_VALUE);

    if (coreid==0)
        put32(ENABLE_IRQS_1, 
                    ENABLE_IRQS_1_USB |\
                    ENABLE_IRQS_1_AUX | \
                    ENABLE_IRQS_1_DMA(12) |\
                    SYSTEM_TIMER_IRQ_1); 

#elif defined(PLAT_VIRT)
    arm_gic_dist_init(0 /* core */, VA_START + QEMU_GIC_DIST_BASE, 0 /*irq start*/);
    arm_gic_cpu_init(0 /* core*/, VA_START + QEMU_GIC_CPU_BASE);
    arm_gic_umask(0 /* core */, IRQ_ARM_GENERIC_TIMER);
    arm_gic_umask(0 /* core */, IRQ_UART_PL011);
    arm_gic_umask(0 /* core */, IRQ_VIRTIO0);

    // finding irq numbers, which I couldn't find figure out (qemu info qtree? trace events)?
    // for (int i=0; i<64; i++)
    //     arm_gic_umask(0, i);
    // gic_dump(); // debugging 
#else   
    #error "unimplemented"    
#endif
}

/*
    Called from hw irq handler -- entry.S, el{0|1}_irq

    Per ARMv8, When an IRQ (Interrupt Request) occurs, PSTATE.DAIF[1] 
    (I-bit) is set to 1 (IRQ masked), preventing further IRQs until 
    re-enabled explicitly by software (e.g., using msr daifclr, #2 to 
    clear the I-bit, cf disable_irq in utils.S)

    The old PSTATE, which includes DAIF, is saved to SPSR, and will be 
    restored by eret (kernel_exit)
*/
#if defined(PLAT_RPI3) || defined(PLAT_RPI3QEMU)
void handle_irq(void) {
    /* Interrupt controller can help us check the irq source: it has 
    `INT_SOURCE_0` register that holds interrupt status for interrupts 
    `0 - 31`. Using this register we can check whether the current 
    interrupt was generated by the timer or by some other device and 
    call device specific interrupt handler.
    NB: Each Core has its own pending local interrupt register. */
    int coreid = cpuid();
    unsigned int irq = get32(INT_SOURCE_0 + 4*coreid), irq0 = irq; 

    if (irq & GENERIC_TIMER_INTERRUPT) {
        handle_generic_timer_irq();
        irq &= (~GENERIC_TIMER_INTERRUPT);
    } 
    
    if (irq & GPU_SIDE_INTERRUPT) {
        unsigned int p1 = get32(IRQ_PENDING_1);
        if (p1 & SYSTEM_TIMER_IRQ_1) {
            sys_timer_irq(); 
            p1 &= (~SYSTEM_TIMER_IRQ_1);
        }
        if (p1) {
            E("unknown pending irq in IRQ_PENDING_1 p1 %08x", p1); 
            goto unknown; 
        }          
        irq &= (~GPU_SIDE_INTERRUPT);  // clear all "GPU side" irqs
    } 

    if (!irq) 
        return;  // all irq bits cleared

unknown:
    E("Unknown pending irq: INT_SOURCE_0 %08x IRQ_BASIC_PENDING %08x " 
            "IRQ_PENDING_1 %08x IRQ_PENDING_2 %08x", 
        irq0, 
        get32(IRQ_BASIC_PENDING), 
        get32(IRQ_PENDING_1),
        get32(IRQ_PENDING_2)
        );
    BUG(); 
}
#endif

// esr: syndrome, elr: ~faulty pc, far: faulty access addr
void show_invalid_entry_message(int type, unsigned long esr, 
    unsigned long elr, unsigned long far)
{    
    E("%s, cpu%d, esr: 0x%016lx, elr: 0x%016lx, far: 0x%016lx",  
        entry_error_messages[type], cpuid(), esr, elr, far);
    E("online esr decoder: %s0x%016lx", "https://esr.arm64.dev/#", esr);
}
