Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Dec  1 22:08:33 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_3 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/tea/timing/8_32i.txt
| Design       : dut
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: iStartCipher (HIGH)

oC0_reg[0]/G
oC0_reg[1]/G
oC0_reg[2]/G
oC0_reg[3]/G
oC0_reg[4]/G
oC0_reg[5]/G
oC0_reg[6]/G
oC0_reg[7]/G
oC1_reg[0]/G
oC1_reg[1]/G
oC1_reg[2]/G
oC1_reg[3]/G
oC1_reg[4]/G
oC1_reg[5]/G
oC1_reg[6]/G
oC1_reg[7]/G
oDone_reg/G

 There are 17 register/latch pins with no clock driven by root clock pin: iStartDecipher (HIGH)

oC0_reg[0]/G
oC0_reg[1]/G
oC0_reg[2]/G
oC0_reg[3]/G
oC0_reg[4]/G
oC0_reg[5]/G
oC0_reg[6]/G
oC0_reg[7]/G
oC1_reg[0]/G
oC1_reg[1]/G
oC1_reg[2]/G
oC1_reg[3]/G
oC1_reg[4]/G
oC1_reg[5]/G
oC1_reg[6]/G
oC1_reg[7]/G
oDone_reg/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

oC0_reg[0]/D
oC0_reg[1]/D
oC0_reg[2]/D
oC0_reg[3]/D
oC0_reg[4]/D
oC0_reg[5]/D
oC0_reg[6]/D
oC0_reg[7]/D
oC1_reg[0]/D
oC1_reg[1]/D
oC1_reg[2]/D
oC1_reg[3]/D
oC1_reg[4]/D
oC1_reg[5]/D
oC1_reg[6]/D
oC1_reg[7]/D
oDone_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

iKey_sub_i[0]
iKey_sub_i[1]
iKey_sub_i[2]
iKey_sub_i[3]
iKey_sub_i[4]
iKey_sub_i[5]
iKey_sub_i[6]
iKey_sub_i[7]
iStartCipher
iStartDecipher
iV0[0]
iV0[1]
iV0[2]
iV0[3]
iV0[4]
iV0[5]
iV0[6]
iV0[7]
iV1[0]
iV1[1]
iV1[2]
iV1[3]
iV1[4]
iV1[5]
iV1[6]
iV1[7]
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

oC0[0]
oC0[1]
oC0[2]
oC0[3]
oC0[4]
oC0[5]
oC0[6]
oC0[7]
oC1[0]
oC1[1]
oC1[2]
oC1[3]
oC1[4]
oC1[5]
oC1[6]
oC1[7]
oDone
oKey_address[0]
oKey_address[1]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0                  347        0.153        0.000                      0                  347        0.600        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.100}        2.200           454.545         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.010        0.000                      0                  347        0.153        0.000                      0                  347        0.600        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 llave/oKey3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 1.092ns (49.455%)  route 1.116ns (50.545%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 6.653 - 2.200 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.640     4.745    llave/CLK
    SLICE_X2Y22          FDRE                                         r  llave/oKey3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.308     5.053 r  llave/oKey3_reg[0]/Q
                         net (fo=3, routed)           0.572     5.625    cifrar/oKey3_reg[7][0]
    SLICE_X4Y21                                                       r  cifrar/rAux3[3]_i_7/I0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.053     5.678 r  cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.265     5.943    cifrar/p_1_in[0]
    SLICE_X3Y22                                                       r  cifrar/rAux3[3]_i_11/I0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.053     5.996 r  cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     5.996    cifrar/rAux3[3]_i_11_n_0
    SLICE_X3Y22                                                       r  cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.309 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.309    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y23                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.522 r  cifrar/rAux3_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.280     6.801    cifrar/p_2_out[5]
    SLICE_X2Y23                                                       r  cifrar/rAux3[5]_i_1/I2
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.152     6.953 r  cifrar/rAux3[5]_i_1/O
                         net (fo=1, routed)           0.000     6.953    cifrar/rAux3_nxt[5]
    SLICE_X2Y23          FDRE                                         r  cifrar/rAux3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.531     6.653    cifrar/CLK
    SLICE_X2Y23          FDRE                                         r  cifrar/rAux3_reg[5]/C
                         clock pessimism              0.273     6.926    
                         clock uncertainty           -0.035     6.891    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.072     6.963    cifrar/rAux3_reg[5]
  -------------------------------------------------------------------
                         required time                          6.963    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 llave/oKey3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 1.048ns (48.886%)  route 1.096ns (51.114%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 6.654 - 2.200 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.640     4.745    llave/CLK
    SLICE_X2Y22          FDRE                                         r  llave/oKey3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.308     5.053 r  llave/oKey3_reg[0]/Q
                         net (fo=3, routed)           0.572     5.625    cifrar/oKey3_reg[7][0]
    SLICE_X4Y21                                                       r  cifrar/rAux3[3]_i_7/I0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.053     5.678 r  cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.265     5.943    cifrar/p_1_in[0]
    SLICE_X3Y22                                                       r  cifrar/rAux3[3]_i_11/I0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.053     5.996 r  cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     5.996    cifrar/rAux3[3]_i_11_n_0
    SLICE_X3Y22                                                       r  cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.309 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.309    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y23                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.488 r  cifrar/rAux3_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.259     6.747    cifrar/p_2_out[7]
    SLICE_X0Y22                                                       r  cifrar/rAux3[7]_i_2/I2
    SLICE_X0Y22          LUT5 (Prop_lut5_I2_O)        0.142     6.889 r  cifrar/rAux3[7]_i_2/O
                         net (fo=1, routed)           0.000     6.889    cifrar/rAux3_nxt[7]
    SLICE_X0Y22          FDRE                                         r  cifrar/rAux3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.532     6.654    cifrar/CLK
    SLICE_X0Y22          FDRE                                         r  cifrar/rAux3_reg[7]/C
                         clock pessimism              0.273     6.927    
                         clock uncertainty           -0.035     6.892    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)        0.035     6.927    cifrar/rAux3_reg[7]
  -------------------------------------------------------------------
                         required time                          6.927    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 llave/oKey3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 1.015ns (47.501%)  route 1.122ns (52.499%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 6.653 - 2.200 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.640     4.745    llave/CLK
    SLICE_X2Y22          FDRE                                         r  llave/oKey3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.308     5.053 r  llave/oKey3_reg[0]/Q
                         net (fo=3, routed)           0.572     5.625    cifrar/oKey3_reg[7][0]
    SLICE_X4Y21                                                       r  cifrar/rAux3[3]_i_7/I0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.053     5.678 r  cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.265     5.943    cifrar/p_1_in[0]
    SLICE_X3Y22                                                       r  cifrar/rAux3[3]_i_11/I0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.053     5.996 r  cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     5.996    cifrar/rAux3[3]_i_11_n_0
    SLICE_X3Y22                                                       r  cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.309 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.309    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y23                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.445 r  cifrar/rAux3_reg[7]_i_4/O[2]
                         net (fo=1, routed)           0.285     6.730    cifrar/p_2_out[6]
    SLICE_X2Y23                                                       r  cifrar/rAux3[6]_i_1/I2
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.152     6.882 r  cifrar/rAux3[6]_i_1/O
                         net (fo=1, routed)           0.000     6.882    cifrar/rAux3_nxt[6]
    SLICE_X2Y23          FDRE                                         r  cifrar/rAux3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.531     6.653    cifrar/CLK
    SLICE_X2Y23          FDRE                                         r  cifrar/rAux3_reg[6]/C
                         clock pessimism              0.273     6.926    
                         clock uncertainty           -0.035     6.891    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.073     6.964    cifrar/rAux3_reg[6]
  -------------------------------------------------------------------
                         required time                          6.964    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 llave/oKey3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.021ns (47.795%)  route 1.115ns (52.205%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 6.653 - 2.200 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.640     4.745    llave/CLK
    SLICE_X2Y22          FDRE                                         r  llave/oKey3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.308     5.053 r  llave/oKey3_reg[0]/Q
                         net (fo=3, routed)           0.572     5.625    cifrar/oKey3_reg[7][0]
    SLICE_X4Y21                                                       r  cifrar/rAux3[3]_i_7/I0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.053     5.678 r  cifrar/rAux3[3]_i_7/O
                         net (fo=2, routed)           0.265     5.943    cifrar/p_1_in[0]
    SLICE_X3Y22                                                       r  cifrar/rAux3[3]_i_11/I0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.053     5.996 r  cifrar/rAux3[3]_i_11/O
                         net (fo=1, routed)           0.000     5.996    cifrar/rAux3[3]_i_11_n_0
    SLICE_X3Y22                                                       r  cifrar/rAux3_reg[3]_i_3/S[0]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.309 r  cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.309    cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X3Y23                                                       r  cifrar/rAux3_reg[7]_i_4/CI
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.448 r  cifrar/rAux3_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.279     6.726    cifrar/p_2_out[4]
    SLICE_X2Y23                                                       r  cifrar/rAux3[4]_i_1/I2
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.155     6.881 r  cifrar/rAux3[4]_i_1/O
                         net (fo=1, routed)           0.000     6.881    cifrar/rAux3_nxt[4]
    SLICE_X2Y23          FDRE                                         r  cifrar/rAux3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.531     6.653    cifrar/CLK
    SLICE_X2Y23          FDRE                                         r  cifrar/rAux3_reg[4]/C
                         clock pessimism              0.273     6.926    
                         clock uncertainty           -0.035     6.891    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.073     6.964    cifrar/rAux3_reg[4]
  -------------------------------------------------------------------
                         required time                          6.964    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 llave/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/oC0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.673ns (32.814%)  route 1.378ns (67.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 6.655 - 2.200 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.647     4.752    llave/CLK
    SLICE_X5Y16          FDRE                                         r  llave/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.269     5.021 r  llave/oDone_reg/Q
                         net (fo=45, routed)          1.378     6.399    cifrar/doneKey
    SLICE_X2Y21                                                       r  cifrar/oC0[7]_i_6/I4
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.053     6.452 r  cifrar/oC0[7]_i_6/O
                         net (fo=1, routed)           0.000     6.452    cifrar/oC0[7]_i_6_n_0
    SLICE_X2Y21                                                       r  cifrar/oC0_reg[7]_i_2/S[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.351     6.803 r  cifrar/oC0_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.803    cifrar/oC0_reg[7]_i_2_n_4
    SLICE_X2Y21          FDRE                                         r  cifrar/oC0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.533     6.655    cifrar/CLK
    SLICE_X2Y21          FDRE                                         r  cifrar/oC0_reg[7]/C
                         clock pessimism              0.267     6.922    
                         clock uncertainty           -0.035     6.887    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.084     6.971    cifrar/oC0_reg[7]
  -------------------------------------------------------------------
                         required time                          6.971    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 descifrar/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/oC0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.361ns (20.835%)  route 1.372ns (79.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 6.656 - 2.200 ) 
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.638     4.743    descifrar/CLK
    SLICE_X6Y23          FDRE                                         r  descifrar/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.308     5.051 r  descifrar/FSM_sequential_state_reg[3]/Q
                         net (fo=31, routed)          0.963     6.014    descifrar/state[3]
    SLICE_X4Y18                                                       r  descifrar/oC0[7]_i_1__0/I0
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.053     6.067 r  descifrar/oC0[7]_i_1__0/O
                         net (fo=8, routed)           0.409     6.476    descifrar/oC0[7]_i_1__0_n_0
    SLICE_X0Y20          FDRE                                         r  descifrar/oC0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.534     6.656    descifrar/CLK
    SLICE_X0Y20          FDRE                                         r  descifrar/oC0_reg[0]/C
                         clock pessimism              0.267     6.923    
                         clock uncertainty           -0.035     6.888    
    SLICE_X0Y20          FDRE (Setup_fdre_C_CE)      -0.244     6.644    descifrar/oC0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/oC0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.322ns (18.407%)  route 1.427ns (81.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 6.655 - 2.200 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.639     4.744    cifrar/CLK
    SLICE_X5Y22          FDRE                                         r  cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.269     5.013 r  cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          1.059     6.072    cifrar/state[2]
    SLICE_X3Y18                                                       r  cifrar/oC0[7]_i_1/I0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.053     6.125 r  cifrar/oC0[7]_i_1/O
                         net (fo=8, routed)           0.368     6.493    cifrar/oC0[7]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  cifrar/oC0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.533     6.655    cifrar/CLK
    SLICE_X2Y21          FDRE                                         r  cifrar/oC0_reg[4]/C
                         clock pessimism              0.267     6.922    
                         clock uncertainty           -0.035     6.887    
    SLICE_X2Y21          FDRE (Setup_fdre_C_CE)      -0.219     6.668    cifrar/oC0_reg[4]
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/oC0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.322ns (18.407%)  route 1.427ns (81.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 6.655 - 2.200 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.639     4.744    cifrar/CLK
    SLICE_X5Y22          FDRE                                         r  cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.269     5.013 r  cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          1.059     6.072    cifrar/state[2]
    SLICE_X3Y18                                                       r  cifrar/oC0[7]_i_1/I0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.053     6.125 r  cifrar/oC0[7]_i_1/O
                         net (fo=8, routed)           0.368     6.493    cifrar/oC0[7]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  cifrar/oC0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.533     6.655    cifrar/CLK
    SLICE_X2Y21          FDRE                                         r  cifrar/oC0_reg[5]/C
                         clock pessimism              0.267     6.922    
                         clock uncertainty           -0.035     6.887    
    SLICE_X2Y21          FDRE (Setup_fdre_C_CE)      -0.219     6.668    cifrar/oC0_reg[5]
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/oC0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.322ns (18.407%)  route 1.427ns (81.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 6.655 - 2.200 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.639     4.744    cifrar/CLK
    SLICE_X5Y22          FDRE                                         r  cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.269     5.013 r  cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          1.059     6.072    cifrar/state[2]
    SLICE_X3Y18                                                       r  cifrar/oC0[7]_i_1/I0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.053     6.125 r  cifrar/oC0[7]_i_1/O
                         net (fo=8, routed)           0.368     6.493    cifrar/oC0[7]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  cifrar/oC0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.533     6.655    cifrar/CLK
    SLICE_X2Y21          FDRE                                         r  cifrar/oC0_reg[6]/C
                         clock pessimism              0.267     6.922    
                         clock uncertainty           -0.035     6.887    
    SLICE_X2Y21          FDRE (Setup_fdre_C_CE)      -0.219     6.668    cifrar/oC0_reg[6]
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/oC0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.322ns (18.407%)  route 1.427ns (81.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 6.655 - 2.200 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.639     4.744    cifrar/CLK
    SLICE_X5Y22          FDRE                                         r  cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.269     5.013 r  cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=51, routed)          1.059     6.072    cifrar/state[2]
    SLICE_X3Y18                                                       r  cifrar/oC0[7]_i_1/I0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.053     6.125 r  cifrar/oC0[7]_i_1/O
                         net (fo=8, routed)           0.368     6.493    cifrar/oC0[7]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  cifrar/oC0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    P23                                               0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     2.969 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.009    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.533     6.655    cifrar/CLK
    SLICE_X2Y21          FDRE                                         r  cifrar/oC0_reg[7]/C
                         clock pessimism              0.267     6.922    
                         clock uncertainty           -0.035     6.887    
    SLICE_X2Y21          FDRE (Setup_fdre_C_CE)      -0.219     6.668    cifrar/oC0_reg[7]
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  0.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 llave/oKey0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rAux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.146ns (57.724%)  route 0.107ns (42.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.627     1.625    llave/CLK
    SLICE_X2Y18          FDRE                                         r  llave/oKey0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.118     1.743 r  llave/oKey0_reg[2]/Q
                         net (fo=2, routed)           0.107     1.850    cifrar/oKey0_reg[7][2]
    SLICE_X2Y17                                                       r  cifrar/rAux1[2]_i_1/I2
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.028     1.878 r  cifrar/rAux1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    cifrar/p_4_in[2]
    SLICE_X2Y17          FDRE                                         r  cifrar/rAux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.847     2.162    cifrar/CLK
    SLICE_X2Y17          FDRE                                         r  cifrar/rAux1_reg[2]/C
                         clock pessimism             -0.524     1.638    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.087     1.725    cifrar/rAux1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/oDone_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.524%)  route 0.120ns (48.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.619    cifrar/CLK
    SLICE_X3Y25          FDRE                                         r  cifrar/rCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.100     1.719 r  cifrar/rCount_reg[4]/Q
                         net (fo=2, routed)           0.120     1.839    cifrar/rCount_reg__0[4]
    SLICE_X3Y24                                                       r  cifrar/oDone_i_1/I0
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.028     1.867 r  cifrar/oDone_i_1/O
                         net (fo=1, routed)           0.000     1.867    cifrar/oDone_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  cifrar/oDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.839     2.154    cifrar/CLK
    SLICE_X3Y24          FDRE                                         r  cifrar/oDone_reg/C
                         clock pessimism             -0.505     1.649    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.060     1.709    cifrar/oDone_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.146ns (61.239%)  route 0.092ns (38.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.619    cifrar/CLK
    SLICE_X2Y25          FDRE                                         r  cifrar/rCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.118     1.737 r  cifrar/rCount_reg[1]/Q
                         net (fo=5, routed)           0.092     1.829    cifrar/rCount_reg__0[1]
    SLICE_X3Y25                                                       r  cifrar/rCount[4]_i_2/I2
    SLICE_X3Y25          LUT5 (Prop_lut5_I2_O)        0.028     1.857 r  cifrar/rCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.857    cifrar/p_0_in__0[4]
    SLICE_X3Y25          FDRE                                         r  cifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.839     2.154    cifrar/CLK
    SLICE_X3Y25          FDRE                                         r  cifrar/rCount_reg[4]/C
                         clock pessimism             -0.524     1.630    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.061     1.691    cifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 descifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.857%)  route 0.139ns (52.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.617    descifrar/CLK
    SLICE_X7Y24          FDRE                                         r  descifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.100     1.717 r  descifrar/oDone_reg/Q
                         net (fo=5, routed)           0.139     1.856    descifrar/oDone_decipher
    SLICE_X6Y23                                                       r  descifrar/FSM_sequential_state[2]_i_1/I1
    SLICE_X6Y23          LUT5 (Prop_lut5_I1_O)        0.028     1.884 r  descifrar/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    descifrar/FSM_sequential_state[2]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  descifrar/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.839     2.154    descifrar/CLK
    SLICE_X6Y23          FDRE                                         r  descifrar/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.525     1.629    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.087     1.716    descifrar/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 llave/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            llave/oKey_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.436%)  route 0.112ns (46.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.619    llave/CLK
    SLICE_X0Y24          FDRE                                         r  llave/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.100     1.719 r  llave/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.112     1.830    llave/oKey_address_nxt
    SLICE_X1Y24                                                       r  llave/oKey_address[1]_i_1/I1
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.028     1.858 r  llave/oKey_address[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    llave/oKey_address[1]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  llave/oKey_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.839     2.154    llave/CLK
    SLICE_X1Y24          FDRE                                         r  llave/oKey_address_reg[1]/C
                         clock pessimism             -0.524     1.630    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.060     1.690    llave/oKey_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.189%)  route 0.149ns (53.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.596     1.594    descifrar/CLK
    SLICE_X9Y18          FDRE                                         r  descifrar/sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.100     1.694 r  descifrar/sum_reg[6]/Q
                         net (fo=4, routed)           0.149     1.843    descifrar/sum_reg__0[6]
    SLICE_X8Y19                                                       r  descifrar/sum[7]_i_2__0/I4
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.028     1.871 r  descifrar/sum[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.871    descifrar/sum0[7]
    SLICE_X8Y19          FDRE                                         r  descifrar/sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.813     2.128    descifrar/CLK
    SLICE_X8Y19          FDRE                                         r  descifrar/sum_reg[7]/C
                         clock pessimism             -0.523     1.605    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.087     1.692    descifrar/sum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/sum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.146ns (51.820%)  route 0.136ns (48.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.594     1.592    descifrar/CLK
    SLICE_X8Y20          FDRE                                         r  descifrar/sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.118     1.710 r  descifrar/sum_reg[3]/Q
                         net (fo=6, routed)           0.136     1.846    descifrar/sum_reg__0[3]
    SLICE_X8Y19                                                       r  descifrar/sum[4]_i_1__0/I4
    SLICE_X8Y19          LUT5 (Prop_lut5_I4_O)        0.028     1.874 r  descifrar/sum[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.874    descifrar/sum0[4]
    SLICE_X8Y19          FDRE                                         r  descifrar/sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.813     2.128    descifrar/CLK
    SLICE_X8Y19          FDRE                                         r  descifrar/sum_reg[4]/C
                         clock pessimism             -0.523     1.605    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.087     1.692    descifrar/sum_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 llave/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            llave/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.157ns (64.301%)  route 0.087ns (35.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.619    llave/CLK
    SLICE_X0Y24          FDSE                                         r  llave/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDSE (Prop_fdse_C_Q)         0.091     1.710 r  llave/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.087     1.797    llave/FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y24                                                       r  llave/FSM_onehot_state[1]_i_1/I0
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.066     1.863 r  llave/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    llave/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  llave/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.839     2.154    llave/CLK
    SLICE_X0Y24          FDRE                                         r  llave/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.535     1.619    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.060     1.679    llave/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 llave/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            llave/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.157ns (64.038%)  route 0.088ns (35.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.619    llave/CLK
    SLICE_X0Y24          FDSE                                         r  llave/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDSE (Prop_fdse_C_Q)         0.091     1.710 f  llave/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.088     1.798    llave/FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y24                                                       f  llave/FSM_onehot_state[4]_i_2/I5
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.066     1.864 r  llave/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.864    llave/FSM_onehot_state[4]_i_2_n_0
    SLICE_X0Y24          FDRE                                         r  llave/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.839     2.154    llave/CLK
    SLICE_X0Y24          FDRE                                         r  llave/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.535     1.619    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.060     1.679    llave/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            descifrar/rCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.173ns (61.454%)  route 0.109ns (38.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.619     1.617    descifrar/CLK
    SLICE_X6Y24          FDRE                                         r  descifrar/rCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.107     1.724 r  descifrar/rCount_reg[1]/Q
                         net (fo=5, routed)           0.109     1.832    descifrar/rCount_reg__0[1]
    SLICE_X6Y24                                                       r  descifrar/rCount[2]_i_1__0/I1
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.066     1.898 r  descifrar/rCount[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.898    descifrar/p_0_in__1[2]
    SLICE_X6Y24          FDRE                                         r  descifrar/rCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.838     2.153    descifrar/CLK
    SLICE_X6Y24          FDRE                                         r  descifrar/rCount_reg[2]/C
                         clock pessimism             -0.536     1.617    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.096     1.713    descifrar/rCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.100 }
Period(ns):         2.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         2.200       0.600      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X5Y22    cifrar/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X2Y24    llave/oKey2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X2Y24    llave/oKey2_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X6Y24    descifrar/rCount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X6Y24    descifrar/rCount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X6Y24    descifrar/rCount_reg[4]/C
Min Period        n/a     FDSE/C   n/a            0.750         2.200       1.450      SLICE_X0Y24    llave/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500      SLICE_X5Y17    cifrar/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.200       1.500      SLICE_X5Y22    cifrar/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X5Y22    cifrar/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X2Y24    llave/oKey2_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X2Y24    llave/oKey2_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         1.100       0.700      SLICE_X0Y24    llave/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X6Y24    descifrar/rCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X6Y24    descifrar/rCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X6Y24    descifrar/rCount_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X5Y22    cifrar/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X2Y24    llave/oKey2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X2Y24    llave/oKey2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X5Y22    cifrar/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X5Y22    cifrar/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X5Y17    cifrar/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X5Y17    cifrar/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X5Y22    cifrar/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X5Y22    cifrar/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X5Y22    cifrar/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X5Y22    cifrar/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X2Y21    cifrar/oC0_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X2Y21    cifrar/oC0_reg[6]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oC1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            oC1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.687ns  (logic 2.847ns (60.741%)  route 1.840ns (39.259%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          LDCE                         0.000     0.000 r  oC1_reg[7]/G
    SLICE_X0Y23          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[7]/Q
                         net (fo=1, routed)           1.840     2.189    oC1_OBUF[7]
    L25                                                               r  oC1_OBUF[7]_inst/I
    L25                  OBUF (Prop_obuf_I_O)         2.498     4.687 r  oC1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.687    oC1[7]
    L25                                                               r  oC1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            oC1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.557ns  (logic 2.828ns (62.066%)  route 1.729ns (37.934%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          LDCE                         0.000     0.000 r  oC1_reg[5]/G
    SLICE_X0Y23          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[5]/Q
                         net (fo=1, routed)           1.729     2.078    oC1_OBUF[5]
    N24                                                               r  oC1_OBUF[5]_inst/I
    N24                  OBUF (Prop_obuf_I_O)         2.479     4.557 r  oC1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.557    oC1[5]
    N24                                                               r  oC1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oDone_reg/G
                            (positive level-sensitive latch)
  Destination:            oDone
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.543ns  (logic 2.825ns (62.195%)  route 1.717ns (37.805%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          LDCE                         0.000     0.000 r  oDone_reg/G
    SLICE_X0Y27          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oDone_reg/Q
                         net (fo=1, routed)           1.717     2.066    oDone_OBUF
    R26                                                               r  oDone_OBUF_inst/I
    R26                  OBUF (Prop_obuf_I_O)         2.476     4.543 r  oDone_OBUF_inst/O
                         net (fo=0)                   0.000     4.543    oDone
    R26                                                               r  oDone (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            oC1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.508ns  (logic 2.845ns (63.124%)  route 1.662ns (36.876%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          LDCE                         0.000     0.000 r  oC1_reg[3]/G
    SLICE_X1Y25          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[3]/Q
                         net (fo=1, routed)           1.662     2.011    oC1_OBUF[3]
    M26                                                               r  oC1_OBUF[3]_inst/I
    M26                  OBUF (Prop_obuf_I_O)         2.496     4.508 r  oC1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.508    oC1[3]
    M26                                                               r  oC1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            oC1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.501ns  (logic 2.839ns (63.070%)  route 1.662ns (36.930%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          LDCE                         0.000     0.000 r  oC1_reg[4]/G
    SLICE_X1Y26          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[4]/Q
                         net (fo=1, routed)           1.662     2.011    oC1_OBUF[4]
    N26                                                               r  oC1_OBUF[4]_inst/I
    N26                  OBUF (Prop_obuf_I_O)         2.490     4.501 r  oC1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.501    oC1[4]
    N26                                                               r  oC1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            oC1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.421ns  (logic 2.817ns (63.722%)  route 1.604ns (36.278%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          LDCE                         0.000     0.000 r  oC1_reg[6]/G
    SLICE_X0Y27          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[6]/Q
                         net (fo=1, routed)           1.604     1.953    oC1_OBUF[6]
    P24                                                               r  oC1_OBUF[6]_inst/I
    P24                  OBUF (Prop_obuf_I_O)         2.468     4.421 r  oC1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.421    oC1[6]
    P24                                                               r  oC1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            oC1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.379ns  (logic 2.821ns (64.419%)  route 1.558ns (35.581%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          LDCE                         0.000     0.000 r  oC1_reg[2]/G
    SLICE_X1Y25          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[2]/Q
                         net (fo=1, routed)           1.558     1.907    oC1_OBUF[2]
    R25                                                               r  oC1_OBUF[2]_inst/I
    R25                  OBUF (Prop_obuf_I_O)         2.472     4.379 r  oC1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.379    oC1[2]
    R25                                                               r  oC1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            oC1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.366ns  (logic 2.807ns (64.289%)  route 1.559ns (35.711%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          LDCE                         0.000     0.000 r  oC1_reg[0]/G
    SLICE_X1Y26          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC1_reg[0]/Q
                         net (fo=1, routed)           1.559     1.908    oC1_OBUF[0]
    N19                                                               r  oC1_OBUF[0]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         2.458     4.366 r  oC1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.366    oC1[0]
    N19                                                               r  oC1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            oC0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.314ns  (logic 2.849ns (66.057%)  route 1.464ns (33.943%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          LDCE                         0.000     0.000 r  oC0_reg[5]/G
    SLICE_X0Y23          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[5]/Q
                         net (fo=1, routed)           1.464     1.813    oC0_OBUF[5]
    L24                                                               r  oC0_OBUF[5]_inst/I
    L24                  OBUF (Prop_obuf_I_O)         2.500     4.314 r  oC0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.314    oC0[5]
    L24                                                               r  oC0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oC0_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            oC0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.302ns  (logic 2.837ns (65.935%)  route 1.466ns (34.065%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          LDCE                         0.000     0.000 r  oC0_reg[6]/G
    SLICE_X0Y23          LDCE (EnToQ_ldce_G_Q)        0.349     0.349 r  oC0_reg[6]/Q
                         net (fo=1, routed)           1.466     1.815    oC0_OBUF[6]
    M24                                                               r  oC0_OBUF[6]_inst/I
    M24                  OBUF (Prop_obuf_I_O)         2.488     4.302 r  oC0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.302    oC0[6]
    M24                                                               r  oC0[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.120ns (18.928%)  route 0.513ns (81.072%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.412     0.502    cifrar/iStartCipher_IBUF
    SLICE_X1Y22                                                       r  cifrar/oC1_reg[5]_i_1/I1
    SLICE_X1Y22          LUT3 (Prop_lut3_I1_O)        0.030     0.532 r  cifrar/oC1_reg[5]_i_1/O
                         net (fo=1, routed)           0.101     0.633    cifrar_n_11
    SLICE_X0Y23          LDCE                                         r  oC1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.118ns (16.978%)  route 0.576ns (83.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.478     0.567    cifrar/iStartCipher_IBUF
    SLICE_X0Y22                                                       r  cifrar/oC0_reg[6]_i_1/I1
    SLICE_X0Y22          LUT3 (Prop_lut3_I1_O)        0.028     0.595 r  cifrar/oC0_reg[6]_i_1/O
                         net (fo=1, routed)           0.099     0.694    cifrar_n_2
    SLICE_X0Y23          LDCE                                         r  oC0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.119ns (16.985%)  route 0.581ns (83.015%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.478     0.567    cifrar/iStartCipher_IBUF
    SLICE_X0Y22                                                       r  cifrar/oC0_reg[5]_i_1/I1
    SLICE_X0Y22          LUT3 (Prop_lut3_I1_O)        0.029     0.596 r  cifrar/oC0_reg[5]_i_1/O
                         net (fo=1, routed)           0.103     0.700    cifrar_n_3
    SLICE_X0Y23          LDCE                                         r  oC0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.118ns (16.245%)  route 0.608ns (83.755%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.412     0.502    cifrar/iStartCipher_IBUF
    SLICE_X1Y22                                                       r  cifrar/oC1_reg[6]_i_1/I1
    SLICE_X1Y22          LUT3 (Prop_lut3_I1_O)        0.028     0.530 r  cifrar/oC1_reg[6]_i_1/O
                         net (fo=1, routed)           0.196     0.726    cifrar_n_10
    SLICE_X0Y27          LDCE                                         r  oC1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.118ns (15.014%)  route 0.667ns (84.986%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.510     0.600    cifrar/iStartCipher_IBUF
    SLICE_X2Y24                                                       r  cifrar/oC0_reg[7]_i_1/I1
    SLICE_X2Y24          LUT3 (Prop_lut3_I1_O)        0.028     0.628 r  cifrar/oC0_reg[7]_i_1/O
                         net (fo=1, routed)           0.157     0.785    cifrar_n_1
    SLICE_X1Y26          LDCE                                         r  oC0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.794ns  (logic 0.120ns (15.097%)  route 0.674ns (84.903%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.513     0.603    cifrar/iStartCipher_IBUF
    SLICE_X0Y21                                                       r  cifrar/oC1_reg[7]_i_1/I1
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.030     0.633 r  cifrar/oC1_reg[7]_i_1/O
                         net (fo=1, routed)           0.161     0.794    cifrar_n_9
    SLICE_X0Y23          LDCE                                         r  oC1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.118ns (14.257%)  route 0.709ns (85.743%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.513     0.603    cifrar/iStartCipher_IBUF
    SLICE_X0Y21                                                       r  cifrar/oC0_reg[0]_i_1/I1
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.028     0.631 r  cifrar/oC0_reg[0]_i_1/O
                         net (fo=1, routed)           0.196     0.827    cifrar_n_8
    SLICE_X0Y26          LDCE                                         r  oC0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.120ns (13.897%)  route 0.743ns (86.103%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.506     0.596    cifrar/iStartCipher_IBUF
    SLICE_X1Y20                                                       r  cifrar/oC0_reg[1]_i_1/I1
    SLICE_X1Y20          LUT3 (Prop_lut3_I1_O)        0.030     0.626 r  cifrar/oC0_reg[1]_i_1/O
                         net (fo=1, routed)           0.237     0.863    cifrar_n_7
    SLICE_X1Y25          LDCE                                         r  oC0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.118ns (13.664%)  route 0.745ns (86.336%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.532     0.622    cifrar/iStartCipher_IBUF
    SLICE_X1Y21                                                       r  cifrar/oC1_reg[0]_i_1/I1
    SLICE_X1Y21          LUT3 (Prop_lut3_I1_O)        0.028     0.650 r  cifrar/oC1_reg[0]_i_1/O
                         net (fo=1, routed)           0.213     0.863    cifrar_n_16
    SLICE_X1Y26          LDCE                                         r  oC1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            oC0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.870ns  (logic 0.118ns (13.548%)  route 0.752ns (86.452%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.506     0.596    cifrar/iStartCipher_IBUF
    SLICE_X1Y20                                                       r  cifrar/oC0_reg[2]_i_1/I1
    SLICE_X1Y20          LUT3 (Prop_lut3_I1_O)        0.028     0.624 r  cifrar/oC0_reg[2]_i_1/O
                         net (fo=1, routed)           0.246     0.870    cifrar_n_6
    SLICE_X1Y25          LDCE                                         r  oC0_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 llave/oKey_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oKey_address[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.729ns  (logic 2.752ns (58.188%)  route 1.977ns (41.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.637     4.742    llave/CLK
    SLICE_X1Y24          FDRE                                         r  llave/oKey_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.269     5.011 r  llave/oKey_address_reg[1]/Q
                         net (fo=6, routed)           1.977     6.988    oKey_address_OBUF[1]
    P26                                                               r  oKey_address_OBUF[1]_inst/I
    P26                  OBUF (Prop_obuf_I_O)         2.483     9.471 r  oKey_address_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.471    oKey_address[1]
    P26                                                               r  oKey_address[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 llave/oKey_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oKey_address[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.663ns  (logic 2.771ns (59.425%)  route 1.892ns (40.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.639     4.744    llave/CLK
    SLICE_X1Y23          FDRE                                         r  llave/oKey_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.269     5.013 r  llave/oKey_address_reg[0]/Q
                         net (fo=6, routed)           1.892     6.905    oKey_address_OBUF[0]
    M25                                                               r  oKey_address_OBUF[0]_inst/I
    M25                  OBUF (Prop_obuf_I_O)         2.502     9.407 r  oKey_address_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.407    oKey_address[0]
    M25                                                               r  oKey_address[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.095ns  (logic 0.322ns (15.371%)  route 1.773ns (84.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.647     4.752    descifrar/CLK
    SLICE_X3Y17          FDRE                                         r  descifrar/oC1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.269     5.021 r  descifrar/oC1_reg[4]/Q
                         net (fo=4, routed)           1.014     6.035    cifrar/oC1_reg[7]_0[4]
    SLICE_X1Y21                                                       r  cifrar/oC1_reg[4]_i_1/I2
    SLICE_X1Y21          LUT3 (Prop_lut3_I2_O)        0.053     6.088 r  cifrar/oC1_reg[4]_i_1/O
                         net (fo=1, routed)           0.759     6.847    cifrar_n_12
    SLICE_X1Y26          LDCE                                         r  oC1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.918ns  (logic 0.337ns (17.575%)  route 1.581ns (82.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.645     4.750    descifrar/CLK
    SLICE_X1Y18          FDRE                                         r  descifrar/oC0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.269     5.019 r  descifrar/oC0_reg[3]/Q
                         net (fo=5, routed)           1.046     6.065    cifrar/Q[3]
    SLICE_X0Y21                                                       r  cifrar/oC0_reg[3]_i_1__0/I2
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.068     6.133 r  cifrar/oC0_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.534     6.668    cifrar_n_5
    SLICE_X0Y26          LDCE                                         r  oC0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.679ns  (logic 0.322ns (19.173%)  route 1.357ns (80.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.647     4.752    descifrar/CLK
    SLICE_X3Y17          FDRE                                         r  descifrar/oC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.269     5.021 r  descifrar/oC1_reg[6]/Q
                         net (fo=5, routed)           0.933     5.954    cifrar/oC1_reg[7]_0[6]
    SLICE_X1Y22                                                       r  cifrar/oC1_reg[6]_i_1/I2
    SLICE_X1Y22          LUT3 (Prop_lut3_I2_O)        0.053     6.007 r  cifrar/oC1_reg[6]_i_1/O
                         net (fo=1, routed)           0.425     6.431    cifrar_n_10
    SLICE_X0Y27          LDCE                                         r  oC1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.677ns  (logic 0.322ns (19.206%)  route 1.355ns (80.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.643     4.748    cifrar/CLK
    SLICE_X3Y20          FDRE                                         r  cifrar/oC1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.269     5.017 r  cifrar/oC1_reg[2]/Q
                         net (fo=4, routed)           0.711     5.728    cifrar/oC1_cipher[2]
    SLICE_X3Y19                                                       r  cifrar/oC1_reg[2]_i_1/I0
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.053     5.781 r  cifrar/oC1_reg[2]_i_1/O
                         net (fo=1, routed)           0.644     6.425    cifrar_n_14
    SLICE_X1Y25          LDCE                                         r  oC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.647ns  (logic 0.332ns (20.152%)  route 1.315ns (79.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.643     4.748    cifrar/CLK
    SLICE_X3Y20          FDRE                                         r  cifrar/oC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.269     5.017 r  cifrar/oC1_reg[3]/Q
                         net (fo=4, routed)           0.788     5.805    cifrar/oC1_cipher[3]
    SLICE_X1Y21                                                       r  cifrar/oC1_reg[3]_i_1__0/I0
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.063     5.868 r  cifrar/oC1_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.528     6.395    cifrar_n_13
    SLICE_X1Y25          LDCE                                         r  oC1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.623ns  (logic 0.361ns (22.243%)  route 1.262ns (77.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.643     4.748    cifrar/CLK
    SLICE_X2Y20          FDRE                                         r  cifrar/oC0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.308     5.056 r  cifrar/oC0_reg[2]/Q
                         net (fo=4, routed)           0.697     5.753    cifrar/oC0_cipher[2]
    SLICE_X1Y20                                                       r  cifrar/oC0_reg[2]_i_1/I0
    SLICE_X1Y20          LUT3 (Prop_lut3_I0_O)        0.053     5.806 r  cifrar/oC0_reg[2]_i_1/O
                         net (fo=1, routed)           0.565     6.371    cifrar_n_6
    SLICE_X1Y25          LDCE                                         r  oC0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.605ns  (logic 0.361ns (22.497%)  route 1.244ns (77.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.644     4.749    descifrar/CLK
    SLICE_X6Y18          FDRE                                         r  descifrar/oC0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.308     5.057 r  descifrar/oC0_reg[7]/Q
                         net (fo=4, routed)           0.874     5.931    cifrar/Q[7]
    SLICE_X2Y24                                                       r  cifrar/oC0_reg[7]_i_1/I2
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.053     5.984 r  cifrar/oC0_reg[7]_i_1/O
                         net (fo=1, routed)           0.369     6.354    cifrar_n_1
    SLICE_X1Y26          LDCE                                         r  oC0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.551ns  (logic 0.361ns (23.274%)  route 1.190ns (76.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.642     4.747    cifrar/CLK
    SLICE_X2Y21          FDRE                                         r  cifrar/oC0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.308     5.055 r  cifrar/oC0_reg[4]/Q
                         net (fo=3, routed)           0.575     5.630    cifrar/oC0_cipher[4]
    SLICE_X0Y21                                                       r  cifrar/oC0_reg[4]_i_1/I0
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.053     5.683 r  cifrar/oC0_reg[4]_i_1/O
                         net (fo=1, routed)           0.615     6.298    cifrar_n_4
    SLICE_X0Y26          LDCE                                         r  oC0_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cifrar/oC0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.146ns (28.911%)  route 0.359ns (71.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.625     1.623    cifrar/CLK
    SLICE_X2Y20          FDRE                                         r  cifrar/oC0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.118     1.741 r  cifrar/oC0_reg[0]/Q
                         net (fo=5, routed)           0.163     1.904    cifrar/oC0_cipher[0]
    SLICE_X0Y21                                                       r  cifrar/oC0_reg[0]_i_1/I0
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.028     1.932 r  cifrar/oC0_reg[0]_i_1/O
                         net (fo=1, routed)           0.196     2.128    cifrar_n_8
    SLICE_X0Y26          LDCE                                         r  oC0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.130ns (25.288%)  route 0.384ns (74.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.627     1.625    descifrar/CLK
    SLICE_X3Y18          FDRE                                         r  descifrar/oC1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.100     1.725 r  descifrar/oC1_reg[1]/Q
                         net (fo=5, routed)           0.189     1.914    cifrar/oC1_reg[7]_0[1]
    SLICE_X3Y19                                                       r  cifrar/oC1_reg[1]_i_1/I2
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.030     1.944 r  cifrar/oC1_reg[1]_i_1/O
                         net (fo=1, routed)           0.195     2.139    cifrar_n_15
    SLICE_X1Y26          LDCE                                         r  oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.148ns (28.183%)  route 0.377ns (71.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.625     1.623    cifrar/CLK
    SLICE_X2Y20          FDRE                                         r  cifrar/oC0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.118     1.741 r  cifrar/oC0_reg[1]/Q
                         net (fo=4, routed)           0.141     1.882    cifrar/oC0_cipher[1]
    SLICE_X1Y20                                                       r  cifrar/oC0_reg[1]_i_1/I0
    SLICE_X1Y20          LUT3 (Prop_lut3_I0_O)        0.030     1.912 r  cifrar/oC0_reg[1]_i_1/O
                         net (fo=1, routed)           0.237     2.148    cifrar_n_7
    SLICE_X1Y25          LDCE                                         r  oC0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.129ns (24.442%)  route 0.399ns (75.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.626     1.624    descifrar/CLK
    SLICE_X3Y19          FDRE                                         r  descifrar/oC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.100     1.724 r  descifrar/oC1_reg[5]/Q
                         net (fo=5, routed)           0.297     2.021    cifrar/oC1_reg[7]_0[5]
    SLICE_X1Y22                                                       r  cifrar/oC1_reg[5]_i_1/I2
    SLICE_X1Y22          LUT3 (Prop_lut3_I2_O)        0.029     2.050 r  cifrar/oC1_reg[5]_i_1/O
                         net (fo=1, routed)           0.101     2.152    cifrar_n_11
    SLICE_X0Y23          LDCE                                         r  oC1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.128ns (23.992%)  route 0.406ns (76.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.624     1.622    descifrar/CLK
    SLICE_X5Y19          FDRE                                         r  descifrar/oC0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.100     1.722 r  descifrar/oC0_reg[6]/Q
                         net (fo=5, routed)           0.307     2.029    cifrar/Q[6]
    SLICE_X0Y22                                                       r  cifrar/oC0_reg[6]_i_1/I2
    SLICE_X0Y22          LUT3 (Prop_lut3_I2_O)        0.028     2.057 r  cifrar/oC0_reg[6]_i_1/O
                         net (fo=1, routed)           0.099     2.155    cifrar_n_2
    SLICE_X0Y23          LDCE                                         r  oC0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.151ns (27.796%)  route 0.392ns (72.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.625     1.623    cifrar/CLK
    SLICE_X2Y20          FDRE                                         r  cifrar/oC0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.118     1.741 r  cifrar/oC0_reg[3]/Q
                         net (fo=4, routed)           0.152     1.893    cifrar/oC0_cipher[3]
    SLICE_X0Y21                                                       r  cifrar/oC0_reg[3]_i_1__0/I0
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.033     1.926 r  cifrar/oC0_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.240     2.166    cifrar_n_5
    SLICE_X0Y26          LDCE                                         r  oC0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oDone_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.130ns (23.557%)  route 0.422ns (76.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.621     1.619    cifrar/CLK
    SLICE_X3Y24          FDRE                                         r  cifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.100     1.719 r  cifrar/oDone_reg/Q
                         net (fo=5, routed)           0.103     1.822    cifrar/oDone_cipher
    SLICE_X2Y24                                                       r  cifrar/oDone_reg_i_1/I0
    SLICE_X2Y24          LUT3 (Prop_lut3_I0_O)        0.030     1.852 r  cifrar/oDone_reg_i_1/O
                         net (fo=1, routed)           0.319     2.171    cifrar_n_0
    SLICE_X0Y27          LDCE                                         r  oDone_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC0_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.132ns (23.823%)  route 0.422ns (76.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.624     1.622    descifrar/CLK
    SLICE_X5Y19          FDRE                                         r  descifrar/oC0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.100     1.722 r  descifrar/oC0_reg[5]/Q
                         net (fo=5, routed)           0.319     2.041    cifrar/Q[5]
    SLICE_X0Y22                                                       r  cifrar/oC0_reg[5]_i_1/I2
    SLICE_X0Y22          LUT3 (Prop_lut3_I2_O)        0.032     2.073 r  cifrar/oC0_reg[5]_i_1/O
                         net (fo=1, routed)           0.103     2.176    cifrar_n_3
    SLICE_X0Y23          LDCE                                         r  oC0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.128ns (22.345%)  route 0.445ns (77.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.625     1.623    cifrar/CLK
    SLICE_X3Y20          FDRE                                         r  cifrar/oC1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.100     1.723 r  cifrar/oC1_reg[0]/Q
                         net (fo=5, routed)           0.232     1.955    cifrar/oC1_cipher[0]
    SLICE_X1Y21                                                       r  cifrar/oC1_reg[0]_i_1/I0
    SLICE_X1Y21          LUT3 (Prop_lut3_I0_O)        0.028     1.983 r  cifrar/oC1_reg[0]_i_1/O
                         net (fo=1, routed)           0.213     2.196    cifrar_n_16
    SLICE_X1Y26          LDCE                                         r  oC1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            oC1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.128ns (22.053%)  route 0.452ns (77.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.624     1.622    cifrar/CLK
    SLICE_X3Y21          FDRE                                         r  cifrar/oC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.100     1.722 r  cifrar/oC1_reg[6]/Q
                         net (fo=4, routed)           0.257     1.979    cifrar/oC1_cipher[6]
    SLICE_X1Y22                                                       r  cifrar/oC1_reg[6]_i_1/I0
    SLICE_X1Y22          LUT3 (Prop_lut3_I0_O)        0.028     2.007 r  cifrar/oC1_reg[6]_i_1/O
                         net (fo=1, routed)           0.196     2.202    cifrar_n_10
    SLICE_X0Y27          LDCE                                         r  oC1_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/oC1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.925ns  (logic 0.957ns (24.384%)  route 2.968ns (75.616%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N21                                                               r  rst_IBUF_inst/I
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rst_IBUF_inst/O
                         net (fo=47, routed)          2.078     2.930    llave/rst_IBUF
    SLICE_X4Y17                                                       r  llave/FSM_sequential_state[3]_i_1__0/I1
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.053     2.983 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, routed)          0.496     3.478    descifrar/SR[0]
    SLICE_X3Y17                                                       r  descifrar/oC1[7]_i_1__0/I4
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.053     3.531 r  descifrar/oC1[7]_i_1__0/O
                         net (fo=8, routed)           0.394     3.925    descifrar/oC1[7]_i_1__0_n_0
    SLICE_X3Y19          FDRE                                         r  descifrar/oC1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.535     4.457    descifrar/CLK
    SLICE_X3Y19          FDRE                                         r  descifrar/oC1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/oC1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.925ns  (logic 0.957ns (24.384%)  route 2.968ns (75.616%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N21                                                               r  rst_IBUF_inst/I
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rst_IBUF_inst/O
                         net (fo=47, routed)          2.078     2.930    llave/rst_IBUF
    SLICE_X4Y17                                                       r  llave/FSM_sequential_state[3]_i_1__0/I1
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.053     2.983 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, routed)          0.496     3.478    descifrar/SR[0]
    SLICE_X3Y17                                                       r  descifrar/oC1[7]_i_1__0/I4
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.053     3.531 r  descifrar/oC1[7]_i_1__0/O
                         net (fo=8, routed)           0.394     3.925    descifrar/oC1[7]_i_1__0_n_0
    SLICE_X3Y19          FDRE                                         r  descifrar/oC1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.535     4.457    descifrar/CLK
    SLICE_X3Y19          FDRE                                         r  descifrar/oC1_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/oC1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.957ns (24.508%)  route 2.948ns (75.492%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N21                                                               r  rst_IBUF_inst/I
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rst_IBUF_inst/O
                         net (fo=47, routed)          2.078     2.930    llave/rst_IBUF
    SLICE_X4Y17                                                       r  llave/FSM_sequential_state[3]_i_1__0/I1
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.053     2.983 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, routed)          0.496     3.478    descifrar/SR[0]
    SLICE_X3Y17                                                       r  descifrar/oC1[7]_i_1__0/I4
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.053     3.531 r  descifrar/oC1[7]_i_1__0/O
                         net (fo=8, routed)           0.374     3.905    descifrar/oC1[7]_i_1__0_n_0
    SLICE_X1Y19          FDRE                                         r  descifrar/oC1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.535     4.457    descifrar/CLK
    SLICE_X1Y19          FDRE                                         r  descifrar/oC1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/sum_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 0.904ns (23.413%)  route 2.958ns (76.587%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N21                                                               r  rst_IBUF_inst/I
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rst_IBUF_inst/O
                         net (fo=47, routed)          2.078     2.930    llave/rst_IBUF
    SLICE_X4Y17                                                       r  llave/FSM_sequential_state[3]_i_1__0/I1
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.053     2.983 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, routed)          0.879     3.862    descifrar/SR[0]
    SLICE_X8Y19          FDRE                                         r  descifrar/sum_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.473     4.395    descifrar/CLK
    SLICE_X8Y19          FDRE                                         r  descifrar/sum_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/sum_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 0.904ns (23.413%)  route 2.958ns (76.587%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N21                                                               r  rst_IBUF_inst/I
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rst_IBUF_inst/O
                         net (fo=47, routed)          2.078     2.930    llave/rst_IBUF
    SLICE_X4Y17                                                       r  llave/FSM_sequential_state[3]_i_1__0/I1
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.053     2.983 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, routed)          0.879     3.862    descifrar/SR[0]
    SLICE_X8Y19          FDSE                                         r  descifrar/sum_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.473     4.395    descifrar/CLK
    SLICE_X8Y19          FDSE                                         r  descifrar/sum_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/sum_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 0.904ns (23.413%)  route 2.958ns (76.587%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N21                                                               r  rst_IBUF_inst/I
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rst_IBUF_inst/O
                         net (fo=47, routed)          2.078     2.930    llave/rst_IBUF
    SLICE_X4Y17                                                       r  llave/FSM_sequential_state[3]_i_1__0/I1
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.053     2.983 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, routed)          0.879     3.862    descifrar/SR[0]
    SLICE_X8Y19          FDRE                                         r  descifrar/sum_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.473     4.395    descifrar/CLK
    SLICE_X8Y19          FDRE                                         r  descifrar/sum_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/rAux3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.856ns  (logic 0.904ns (23.449%)  route 2.952ns (76.551%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N21                                                               r  rst_IBUF_inst/I
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rst_IBUF_inst/O
                         net (fo=47, routed)          2.078     2.930    llave/rst_IBUF
    SLICE_X4Y17                                                       r  llave/FSM_sequential_state[3]_i_1__0/I1
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.053     2.983 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, routed)          0.873     3.856    descifrar/SR[0]
    SLICE_X6Y21          FDRE                                         r  descifrar/rAux3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.532     4.454    descifrar/CLK
    SLICE_X6Y21          FDRE                                         r  descifrar/rAux3_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/rAux3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.836ns  (logic 0.904ns (23.572%)  route 2.932ns (76.428%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N21                                                               r  rst_IBUF_inst/I
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rst_IBUF_inst/O
                         net (fo=47, routed)          2.078     2.930    llave/rst_IBUF
    SLICE_X4Y17                                                       r  llave/FSM_sequential_state[3]_i_1__0/I1
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.053     2.983 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, routed)          0.853     3.836    descifrar/SR[0]
    SLICE_X5Y23          FDRE                                         r  descifrar/rAux3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.530     4.452    descifrar/CLK
    SLICE_X5Y23          FDRE                                         r  descifrar/rAux3_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/rAux3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.836ns  (logic 0.904ns (23.572%)  route 2.932ns (76.428%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N21                                                               r  rst_IBUF_inst/I
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rst_IBUF_inst/O
                         net (fo=47, routed)          2.078     2.930    llave/rst_IBUF
    SLICE_X4Y17                                                       r  llave/FSM_sequential_state[3]_i_1__0/I1
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.053     2.983 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, routed)          0.853     3.836    descifrar/SR[0]
    SLICE_X5Y23          FDRE                                         r  descifrar/rAux3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.530     4.452    descifrar/CLK
    SLICE_X5Y23          FDRE                                         r  descifrar/rAux3_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            descifrar/oC1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.828ns  (logic 0.957ns (25.004%)  route 2.871ns (74.996%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N21                                                               r  rst_IBUF_inst/I
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rst_IBUF_inst/O
                         net (fo=47, routed)          2.078     2.930    llave/rst_IBUF
    SLICE_X4Y17                                                       r  llave/FSM_sequential_state[3]_i_1__0/I1
    SLICE_X4Y17          LUT3 (Prop_lut3_I1_O)        0.053     2.983 r  llave/FSM_sequential_state[3]_i_1__0/O
                         net (fo=44, routed)          0.496     3.478    descifrar/SR[0]
    SLICE_X3Y17                                                       r  descifrar/oC1[7]_i_1__0/I4
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.053     3.531 r  descifrar/oC1[7]_i_1__0/O
                         net (fo=8, routed)           0.297     3.828    descifrar/oC1[7]_i_1__0_n_0
    SLICE_X3Y17          FDRE                                         r  descifrar/oC1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.538     4.460    descifrar/CLK
    SLICE_X3Y17          FDRE                                         r  descifrar/oC1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/oKey_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.118ns (25.403%)  route 0.346ns (74.597%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.346     0.436    llave/iStartCipher_IBUF
    SLICE_X1Y23                                                       r  llave/oKey_address[0]_i_1/I5
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.028     0.464 r  llave/oKey_address[0]_i_1/O
                         net (fo=1, routed)           0.000     0.464    llave/oKey_address[0]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  llave/oKey_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.840     2.155    llave/CLK
    SLICE_X1Y23          FDRE                                         r  llave/oKey_address_reg[0]/C

Slack:                    inf
  Source:                 iV1[3]
                            (input port)
  Destination:            descifrar/oC1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.132ns (27.794%)  route 0.343ns (72.206%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  iV1[3] (IN)
                         net (fo=0)                   0.000     0.000    iV1[3]
    T25                                                               r  iV1_IBUF[3]_inst/I
    T25                  IBUF (Prop_ibuf_I_O)         0.104     0.104 r  iV1_IBUF[3]_inst/O
                         net (fo=2, routed)           0.343     0.447    llave/iV1_IBUF[3]
    SLICE_X3Y18                                                       r  llave/oC1[3]_i_1/I0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.028     0.475 r  llave/oC1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.475    descifrar/D[3]
    SLICE_X3Y18          FDRE                                         r  descifrar/oC1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.846     2.161    descifrar/CLK
    SLICE_X3Y18          FDRE                                         r  descifrar/oC1_reg[3]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/rCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.118ns (23.860%)  route 0.376ns (76.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.376     0.466    llave/iStartCipher_IBUF
    SLICE_X1Y24                                                       r  llave/rCount[1]_i_1/I5
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.028     0.494 r  llave/rCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.494    llave/rCount[1]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  llave/rCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.839     2.154    llave/CLK
    SLICE_X1Y24          FDRE                                         r  llave/rCount_reg[1]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/oKey_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.118ns (23.213%)  route 0.390ns (76.787%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.390     0.480    llave/iStartCipher_IBUF
    SLICE_X1Y24                                                       r  llave/oKey_address[1]_i_1/I5
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.028     0.508 r  llave/oKey_address[1]_i_1/O
                         net (fo=1, routed)           0.000     0.508    llave/oKey_address[1]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  llave/oKey_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.839     2.154    llave/CLK
    SLICE_X1Y24          FDRE                                         r  llave/oKey_address_reg[1]/C

Slack:                    inf
  Source:                 iV1[1]
                            (input port)
  Destination:            cifrar/oC1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.167ns (30.810%)  route 0.376ns (69.190%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  iV1[1] (IN)
                         net (fo=0)                   0.000     0.000    iV1[1]
    R20                                                               r  iV1_IBUF[1]_inst/I
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iV1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.376     0.466    cifrar/iV1_IBUF[1]
    SLICE_X3Y20                                                       r  cifrar/oC1[3]_i_8/I1
    SLICE_X3Y20          LUT6 (Prop_lut6_I1_O)        0.028     0.494 r  cifrar/oC1[3]_i_8/O
                         net (fo=1, routed)           0.000     0.494    cifrar/oC1[3]_i_8_n_0
    SLICE_X3Y20                                                       r  cifrar/oC1_reg[3]_i_1/S[1]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.543 r  cifrar/oC1_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.543    cifrar/oC1_reg[3]_i_1_n_6
    SLICE_X3Y20          FDRE                                         r  cifrar/oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.844     2.159    cifrar/CLK
    SLICE_X3Y20          FDRE                                         r  cifrar/oC1_reg[1]/C

Slack:                    inf
  Source:                 iV1[6]
                            (input port)
  Destination:            cifrar/oC1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.182ns (33.486%)  route 0.361ns (66.514%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  iV1[6] (IN)
                         net (fo=0)                   0.000     0.000    iV1[6]
    R22                                                               r  iV1_IBUF[6]_inst/I
    R22                  IBUF (Prop_ibuf_I_O)         0.103     0.103 r  iV1_IBUF[6]_inst/O
                         net (fo=2, routed)           0.361     0.464    cifrar/iV1_IBUF[6]
    SLICE_X3Y21                                                       r  cifrar/oC1[7]_i_8/I1
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.028     0.492 r  cifrar/oC1[7]_i_8/O
                         net (fo=1, routed)           0.000     0.492    cifrar/oC1[7]_i_8_n_0
    SLICE_X3Y21                                                       r  cifrar/oC1_reg[7]_i_2/S[2]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.543 r  cifrar/oC1_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.543    cifrar/oC1_reg[7]_i_2_n_5
    SLICE_X3Y21          FDRE                                         r  cifrar/oC1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.843     2.158    cifrar/CLK
    SLICE_X3Y21          FDRE                                         r  cifrar/oC1_reg[6]/C

Slack:                    inf
  Source:                 iV1[1]
                            (input port)
  Destination:            descifrar/oC1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.118ns (21.744%)  route 0.426ns (78.256%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  iV1[1] (IN)
                         net (fo=0)                   0.000     0.000    iV1[1]
    R20                                                               r  iV1_IBUF[1]_inst/I
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iV1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.426     0.516    llave/iV1_IBUF[1]
    SLICE_X3Y18                                                       r  llave/oC1[1]_i_1/I0
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.028     0.544 r  llave/oC1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.544    descifrar/D[1]
    SLICE_X3Y18          FDRE                                         r  descifrar/oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.846     2.161    descifrar/CLK
    SLICE_X3Y18          FDRE                                         r  descifrar/oC1_reg[1]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            llave/rCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.118ns (21.548%)  route 0.429ns (78.452%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    R21                                                               r  iStartCipher_IBUF_inst/I
    R21                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartCipher_IBUF_inst/O
                         net (fo=48, routed)          0.429     0.519    llave/iStartCipher_IBUF
    SLICE_X1Y24                                                       r  llave/rCount[0]_i_1/I4
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.028     0.547 r  llave/rCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.547    llave/rCount[0]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  llave/rCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.839     2.154    llave/CLK
    SLICE_X1Y24          FDRE                                         r  llave/rCount_reg[0]/C

Slack:                    inf
  Source:                 iV1[4]
                            (input port)
  Destination:            descifrar/oC1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.129ns (22.962%)  route 0.433ns (77.038%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  iV1[4] (IN)
                         net (fo=0)                   0.000     0.000    iV1[4]
    T24                                                               r  iV1_IBUF[4]_inst/I
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  iV1_IBUF[4]_inst/O
                         net (fo=2, routed)           0.433     0.534    llave/iV1_IBUF[4]
    SLICE_X3Y17                                                       r  llave/oC1[4]_i_1/I0
    SLICE_X3Y17          LUT5 (Prop_lut5_I0_O)        0.028     0.562 r  llave/oC1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.562    descifrar/D[4]
    SLICE_X3Y17          FDRE                                         r  descifrar/oC1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.847     2.162    descifrar/CLK
    SLICE_X3Y17          FDRE                                         r  descifrar/oC1_reg[4]/C

Slack:                    inf
  Source:                 iV1[6]
                            (input port)
  Destination:            descifrar/oC1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.131ns (23.257%)  route 0.432ns (76.743%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  iV1[6] (IN)
                         net (fo=0)                   0.000     0.000    iV1[6]
    R22                                                               r  iV1_IBUF[6]_inst/I
    R22                  IBUF (Prop_ibuf_I_O)         0.103     0.103 r  iV1_IBUF[6]_inst/O
                         net (fo=2, routed)           0.432     0.535    llave/iV1_IBUF[6]
    SLICE_X3Y17                                                       r  llave/oC1[6]_i_1/I0
    SLICE_X3Y17          LUT5 (Prop_lut5_I0_O)        0.028     0.563 r  llave/oC1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.563    descifrar/D[6]
    SLICE_X3Y17          FDRE                                         r  descifrar/oC1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.847     2.162    descifrar/CLK
    SLICE_X3Y17          FDRE                                         r  descifrar/oC1_reg[6]/C





