Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id 2BFD1711137
	for <lists+linux-kernel@lfdr.de>; Thu, 25 May 2023 18:44:43 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S233548AbjEYQoj (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Thu, 25 May 2023 12:44:39 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47758 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S229627AbjEYQoh (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 25 May 2023 12:44:37 -0400
Received: from dfw.source.kernel.org (dfw.source.kernel.org [139.178.84.217])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 92B8D197
        for <linux-kernel@vger.kernel.org>; Thu, 25 May 2023 09:44:35 -0700 (PDT)
Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140])
        (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
        (No client certificate requested)
        by dfw.source.kernel.org (Postfix) with ESMTPS id 2F1F46477D
        for <linux-kernel@vger.kernel.org>; Thu, 25 May 2023 16:44:35 +0000 (UTC)
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 8C7EAC433EF;
        Thu, 25 May 2023 16:44:34 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
        s=k20201202; t=1685033074;
        bh=x2ehhytndM+N0YkKWG+7HE9EdElBfDgJezzgelgg1BM=;
        h=Date:From:To:Cc:Subject:In-Reply-To:References:From;
        b=TfBiq/y/UOB0ph0+U1GENg/TWOYpiNgjtB01+CDeL+1aoxJbpcATLKiyRLG3CBgSm
         37yS/2Jy54VsdYAMByvtW8g/AdYQFDOJF8IUJ29cUUhEOHREEzno/9iSF9LFudgWgL
         BpPJmnzlMgyh7Cng3pgGr6jS2Lj4oSxhha8MQQmO0QZbfCA/TR/1s79bRfUn7k7fEm
         K9AX5YjlhgtJrdAcXXto3OBFsXrEw5YKMItjn2gsg4t6fsQcoOJmnHRrpJ6U+I9wCI
         PvDBrzKymgsMFtCYTAf99Kbpk9fkdyhYTpb0MeEYh6Upvjz3lWC4ZEeTfQ+Q2hgCwv
         wc8M/BFI5DsMg==
Received: from sofa.misterjones.org ([185.219.108.64] helo=goblin-girl.misterjones.org)
        by disco-boy.misterjones.org with esmtpsa  (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
        (Exim 4.95)
        (envelope-from <maz@kernel.org>)
        id 1q2E4m-000M4F-6G;
        Thu, 25 May 2023 17:44:32 +0100
Date:   Thu, 25 May 2023 17:44:31 +0100
Message-ID: <86mt1scqds.wl-maz@kernel.org>
From:   Marc Zyngier <maz@kernel.org>
To:     Ayan Kumar Halder <ayankuma@amd.com>
Cc:     stefano.stabellini@xilinx.com, sstabellini@kernel.org,
        julien@xen.org, bertrand.marquis@arm.com, mark.rutland@arm.com,
        daniel.lezcano@linaro.org, tglx@linutronix.de,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
Subject: Re: [PATCH v1] arm: clocksource: Check if timer is enabled for timer irq
In-Reply-To: <0c29756d-76ff-1fd5-09bb-0b13a5fddffd@amd.com>
References: <20220811093620.16680-1-ayankuma@amd.com>
        <87pmh7un2o.wl-maz@kernel.org>
        <0c29756d-76ff-1fd5-09bb-0b13a5fddffd@amd.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/28.2
 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO)
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
X-SA-Exim-Connect-IP: 185.219.108.64
X-SA-Exim-Rcpt-To: ayankuma@amd.com, stefano.stabellini@xilinx.com, sstabellini@kernel.org, julien@xen.org, bertrand.marquis@arm.com, mark.rutland@arm.com, daniel.lezcano@linaro.org, tglx@linutronix.de, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
X-SA-Exim-Mail-From: maz@kernel.org
X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false
X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI,
        SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Thu, 25 May 2023 17:03:11 +0100,
Ayan Kumar Halder <ayankuma@amd.com> wrote:
> 
> Hi Marc,
> 
> Apologies, this got lost in my mailbox.
> 
> On 11/08/2022 10:49, Marc Zyngier wrote:
> > On Thu, 11 Aug 2022 10:36:20 +0100,
> > Ayan Kumar Halder <ayankuma@amd.com> wrote:
> >> Refer ARM DDI 0487G.b, CNTP_CTL_EL0,
> >> ISTATUS, bit [2] - When the value of the ENABLE bit is 1, ISTATUS
> >> indicates whether the timer condition is met.
> >> 
> >> Thus, one need to check ENABLE bit along with ISTATUS, to confirm
> >> whether the timer condition is met. Further as the doc says,
> >> "When the value of the ENABLE bit is 0, the ISTATUS field is UNKNOWN."
> >> 
> >> Signed-off-by: Ayan Kumar Halder <ayankuma@amd.com>
> >> ---
> >> 
> >> Please refer to https://lore.kernel.org/all/6cfcd4fa-3afd-1c70-6a70-9df557ee1811@xen.org/T/
> >> for the previous discussion on this issue on xen-devel mailing list.
> >> 
> >>   drivers/clocksource/arm_arch_timer.c | 2 +-
> >>   1 file changed, 1 insertion(+), 1 deletion(-)
> >> 
> >> diff --git a/drivers/clocksource/arm_arch_timer.c b/drivers/clocksource/arm_arch_timer.c
> >> index 9ab8221ee3c6..96921772814c 100644
> >> --- a/drivers/clocksource/arm_arch_timer.c
> >> +++ b/drivers/clocksource/arm_arch_timer.c
> >> @@ -647,7 +647,7 @@ static __always_inline irqreturn_t timer_handler(const int access,
> >>   	unsigned long ctrl;
> >>     	ctrl = arch_timer_reg_read(access, ARCH_TIMER_REG_CTRL, evt);
> >> -	if (ctrl & ARCH_TIMER_CTRL_IT_STAT) {
> >> +	if ((ctrl & ARCH_TIMER_CTRL_IT_STAT) && (ctrl & ARCH_TIMER_CTRL_ENABLE)) {
> >>   		ctrl |= ARCH_TIMER_CTRL_IT_MASK;
> >>   		arch_timer_reg_write(access, ARCH_TIMER_REG_CTRL, ctrl, evt);
> >>   		evt->event_handler(evt);
> > And how can the timer be disabled if we're in the interrupt handler?
> 
> I am not very sure about this.
> 
> Is it possible for a pending interrupt to arrive just after the timer
> has been disabled ?

I can't see how. This is a level interrupt, so disabling it at the
source also retires the pending bit from the GIC. And if what you
describe actually happens, this is only a spurious interrupt and most
probably a slightly broken interrupt controller implementation.

Overall, this change doesn't make much sense, unless you can show me a
HW implementation that is broken enough that this leads to actual
problems.

	M.

-- 
Without deviation from the norm, progress is not possible.
