<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <name>StarFive VisionFive 2 v1.3b</name>
  <version>0.1</version>
  <description>From StarFive VisionFive 2 v1.3b,model device generator</description>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <size>32</size>
  <access>read-write</access>
  <peripherals>
    <peripheral>
      <name>starfive_jh7110_clint_0</name>
      <description>From starfive,jh7110-clint, peripheral generator</description>
      <baseAddress>0x2000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>sifive_clint0_0</name>
      <description>From sifive,clint0, peripheral generator</description>
      <baseAddress>0x2000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>msip_0</name>
          <description>MSIP Register for hart 0</description>
          <addressOffset>0x0</addressOffset>
        </register>
        <register>
          <name>msip_1</name>
          <description>MSIP Register for hart 1</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>msip_2</name>
          <description>MSIP Register for hart 2</description>
          <addressOffset>0x8</addressOffset>
        </register>
        <register>
          <name>msip_3</name>
          <description>MSIP Register for hart 3</description>
          <addressOffset>0xC</addressOffset>
        </register>
        <register>
          <name>msip_4</name>
          <description>MSIP Register for hart 4</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>mtimecmp_0</name>
          <description>MTIMECMP Register for hart 0</description>
          <addressOffset>0x4000</addressOffset>
          <size>64</size>
        </register>
        <register>
          <name>mtimecmp_1</name>
          <description>MTIMECMP Register for hart 1</description>
          <addressOffset>0x4008</addressOffset>
          <size>64</size>
        </register>
        <register>
          <name>mtimecmp_2</name>
          <description>MTIMECMP Register for hart 2</description>
          <addressOffset>0x4010</addressOffset>
          <size>64</size>
        </register>
        <register>
          <name>mtimecmp_3</name>
          <description>MTIMECMP Register for hart 3</description>
          <addressOffset>0x4018</addressOffset>
          <size>64</size>
        </register>
        <register>
          <name>mtimecmp_4</name>
          <description>MTIMECMP Register for hart 4</description>
          <addressOffset>0x4020</addressOffset>
          <size>64</size>
        </register>
        <register>
          <name>mtime</name>
          <description>MTIME Register</description>
          <addressOffset>0xBFF8</addressOffset>
          <size>64</size>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_plic_0</name>
      <description>From starfive,jh7110-plic, peripheral generator</description>
      <baseAddress>0xC000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x4000000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>sifive_plic0_0</name>
      <description>From sifive,plic0, peripheral generator</description>
      <baseAddress>0xC000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x4000000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>priority_1</name>
          <description>PRIORITY Register for interrupt id 1</description>
          <addressOffset>0x4</addressOffset>
        </register>
        <register>
          <name>priority_2</name>
          <description>PRIORITY Register for interrupt id 2</description>
          <addressOffset>0x8</addressOffset>
        </register>
        <register>
          <name>priority_3</name>
          <description>PRIORITY Register for interrupt id 3</description>
          <addressOffset>0xC</addressOffset>
        </register>
        <register>
          <name>priority_4</name>
          <description>PRIORITY Register for interrupt id 4</description>
          <addressOffset>0x10</addressOffset>
        </register>
        <register>
          <name>priority_5</name>
          <description>PRIORITY Register for interrupt id 5</description>
          <addressOffset>0x14</addressOffset>
        </register>
        <register>
          <name>priority_6</name>
          <description>PRIORITY Register for interrupt id 6</description>
          <addressOffset>0x18</addressOffset>
        </register>
        <register>
          <name>priority_7</name>
          <description>PRIORITY Register for interrupt id 7</description>
          <addressOffset>0x1C</addressOffset>
        </register>
        <register>
          <name>priority_8</name>
          <description>PRIORITY Register for interrupt id 8</description>
          <addressOffset>0x20</addressOffset>
        </register>
        <register>
          <name>priority_9</name>
          <description>PRIORITY Register for interrupt id 9</description>
          <addressOffset>0x24</addressOffset>
        </register>
        <register>
          <name>priority_10</name>
          <description>PRIORITY Register for interrupt id 10</description>
          <addressOffset>0x28</addressOffset>
        </register>
        <register>
          <name>priority_11</name>
          <description>PRIORITY Register for interrupt id 11</description>
          <addressOffset>0x2C</addressOffset>
        </register>
        <register>
          <name>priority_12</name>
          <description>PRIORITY Register for interrupt id 12</description>
          <addressOffset>0x30</addressOffset>
        </register>
        <register>
          <name>priority_13</name>
          <description>PRIORITY Register for interrupt id 13</description>
          <addressOffset>0x34</addressOffset>
        </register>
        <register>
          <name>priority_14</name>
          <description>PRIORITY Register for interrupt id 14</description>
          <addressOffset>0x38</addressOffset>
        </register>
        <register>
          <name>priority_15</name>
          <description>PRIORITY Register for interrupt id 15</description>
          <addressOffset>0x3C</addressOffset>
        </register>
        <register>
          <name>priority_16</name>
          <description>PRIORITY Register for interrupt id 16</description>
          <addressOffset>0x40</addressOffset>
        </register>
        <register>
          <name>priority_17</name>
          <description>PRIORITY Register for interrupt id 17</description>
          <addressOffset>0x44</addressOffset>
        </register>
        <register>
          <name>priority_18</name>
          <description>PRIORITY Register for interrupt id 18</description>
          <addressOffset>0x48</addressOffset>
        </register>
        <register>
          <name>priority_19</name>
          <description>PRIORITY Register for interrupt id 19</description>
          <addressOffset>0x4C</addressOffset>
        </register>
        <register>
          <name>priority_20</name>
          <description>PRIORITY Register for interrupt id 20</description>
          <addressOffset>0x50</addressOffset>
        </register>
        <register>
          <name>priority_21</name>
          <description>PRIORITY Register for interrupt id 21</description>
          <addressOffset>0x54</addressOffset>
        </register>
        <register>
          <name>priority_22</name>
          <description>PRIORITY Register for interrupt id 22</description>
          <addressOffset>0x58</addressOffset>
        </register>
        <register>
          <name>priority_23</name>
          <description>PRIORITY Register for interrupt id 23</description>
          <addressOffset>0x5C</addressOffset>
        </register>
        <register>
          <name>priority_24</name>
          <description>PRIORITY Register for interrupt id 24</description>
          <addressOffset>0x60</addressOffset>
        </register>
        <register>
          <name>priority_25</name>
          <description>PRIORITY Register for interrupt id 25</description>
          <addressOffset>0x64</addressOffset>
        </register>
        <register>
          <name>priority_26</name>
          <description>PRIORITY Register for interrupt id 26</description>
          <addressOffset>0x68</addressOffset>
        </register>
        <register>
          <name>priority_27</name>
          <description>PRIORITY Register for interrupt id 27</description>
          <addressOffset>0x6C</addressOffset>
        </register>
        <register>
          <name>priority_28</name>
          <description>PRIORITY Register for interrupt id 28</description>
          <addressOffset>0x70</addressOffset>
        </register>
        <register>
          <name>priority_29</name>
          <description>PRIORITY Register for interrupt id 29</description>
          <addressOffset>0x74</addressOffset>
        </register>
        <register>
          <name>priority_30</name>
          <description>PRIORITY Register for interrupt id 30</description>
          <addressOffset>0x78</addressOffset>
        </register>
        <register>
          <name>priority_31</name>
          <description>PRIORITY Register for interrupt id 31</description>
          <addressOffset>0x7C</addressOffset>
        </register>
        <register>
          <name>priority_32</name>
          <description>PRIORITY Register for interrupt id 32</description>
          <addressOffset>0x80</addressOffset>
        </register>
        <register>
          <name>priority_33</name>
          <description>PRIORITY Register for interrupt id 33</description>
          <addressOffset>0x84</addressOffset>
        </register>
        <register>
          <name>priority_34</name>
          <description>PRIORITY Register for interrupt id 34</description>
          <addressOffset>0x88</addressOffset>
        </register>
        <register>
          <name>priority_35</name>
          <description>PRIORITY Register for interrupt id 35</description>
          <addressOffset>0x8C</addressOffset>
        </register>
        <register>
          <name>priority_36</name>
          <description>PRIORITY Register for interrupt id 36</description>
          <addressOffset>0x90</addressOffset>
        </register>
        <register>
          <name>priority_37</name>
          <description>PRIORITY Register for interrupt id 37</description>
          <addressOffset>0x94</addressOffset>
        </register>
        <register>
          <name>priority_38</name>
          <description>PRIORITY Register for interrupt id 38</description>
          <addressOffset>0x98</addressOffset>
        </register>
        <register>
          <name>priority_39</name>
          <description>PRIORITY Register for interrupt id 39</description>
          <addressOffset>0x9C</addressOffset>
        </register>
        <register>
          <name>priority_40</name>
          <description>PRIORITY Register for interrupt id 40</description>
          <addressOffset>0xA0</addressOffset>
        </register>
        <register>
          <name>priority_41</name>
          <description>PRIORITY Register for interrupt id 41</description>
          <addressOffset>0xA4</addressOffset>
        </register>
        <register>
          <name>priority_42</name>
          <description>PRIORITY Register for interrupt id 42</description>
          <addressOffset>0xA8</addressOffset>
        </register>
        <register>
          <name>priority_43</name>
          <description>PRIORITY Register for interrupt id 43</description>
          <addressOffset>0xAC</addressOffset>
        </register>
        <register>
          <name>priority_44</name>
          <description>PRIORITY Register for interrupt id 44</description>
          <addressOffset>0xB0</addressOffset>
        </register>
        <register>
          <name>priority_45</name>
          <description>PRIORITY Register for interrupt id 45</description>
          <addressOffset>0xB4</addressOffset>
        </register>
        <register>
          <name>priority_46</name>
          <description>PRIORITY Register for interrupt id 46</description>
          <addressOffset>0xB8</addressOffset>
        </register>
        <register>
          <name>priority_47</name>
          <description>PRIORITY Register for interrupt id 47</description>
          <addressOffset>0xBC</addressOffset>
        </register>
        <register>
          <name>priority_48</name>
          <description>PRIORITY Register for interrupt id 48</description>
          <addressOffset>0xC0</addressOffset>
        </register>
        <register>
          <name>priority_49</name>
          <description>PRIORITY Register for interrupt id 49</description>
          <addressOffset>0xC4</addressOffset>
        </register>
        <register>
          <name>priority_50</name>
          <description>PRIORITY Register for interrupt id 50</description>
          <addressOffset>0xC8</addressOffset>
        </register>
        <register>
          <name>priority_51</name>
          <description>PRIORITY Register for interrupt id 51</description>
          <addressOffset>0xCC</addressOffset>
        </register>
        <register>
          <name>priority_52</name>
          <description>PRIORITY Register for interrupt id 52</description>
          <addressOffset>0xD0</addressOffset>
        </register>
        <register>
          <name>priority_53</name>
          <description>PRIORITY Register for interrupt id 53</description>
          <addressOffset>0xD4</addressOffset>
        </register>
        <register>
          <name>priority_54</name>
          <description>PRIORITY Register for interrupt id 54</description>
          <addressOffset>0xD8</addressOffset>
        </register>
        <register>
          <name>priority_55</name>
          <description>PRIORITY Register for interrupt id 55</description>
          <addressOffset>0xDC</addressOffset>
        </register>
        <register>
          <name>priority_56</name>
          <description>PRIORITY Register for interrupt id 56</description>
          <addressOffset>0xE0</addressOffset>
        </register>
        <register>
          <name>priority_57</name>
          <description>PRIORITY Register for interrupt id 57</description>
          <addressOffset>0xE4</addressOffset>
        </register>
        <register>
          <name>priority_58</name>
          <description>PRIORITY Register for interrupt id 58</description>
          <addressOffset>0xE8</addressOffset>
        </register>
        <register>
          <name>priority_59</name>
          <description>PRIORITY Register for interrupt id 59</description>
          <addressOffset>0xEC</addressOffset>
        </register>
        <register>
          <name>priority_60</name>
          <description>PRIORITY Register for interrupt id 60</description>
          <addressOffset>0xF0</addressOffset>
        </register>
        <register>
          <name>priority_61</name>
          <description>PRIORITY Register for interrupt id 61</description>
          <addressOffset>0xF4</addressOffset>
        </register>
        <register>
          <name>priority_62</name>
          <description>PRIORITY Register for interrupt id 62</description>
          <addressOffset>0xF8</addressOffset>
        </register>
        <register>
          <name>priority_63</name>
          <description>PRIORITY Register for interrupt id 63</description>
          <addressOffset>0xFC</addressOffset>
        </register>
        <register>
          <name>priority_64</name>
          <description>PRIORITY Register for interrupt id 64</description>
          <addressOffset>0x100</addressOffset>
        </register>
        <register>
          <name>priority_65</name>
          <description>PRIORITY Register for interrupt id 65</description>
          <addressOffset>0x104</addressOffset>
        </register>
        <register>
          <name>priority_66</name>
          <description>PRIORITY Register for interrupt id 66</description>
          <addressOffset>0x108</addressOffset>
        </register>
        <register>
          <name>priority_67</name>
          <description>PRIORITY Register for interrupt id 67</description>
          <addressOffset>0x10C</addressOffset>
        </register>
        <register>
          <name>priority_68</name>
          <description>PRIORITY Register for interrupt id 68</description>
          <addressOffset>0x110</addressOffset>
        </register>
        <register>
          <name>priority_69</name>
          <description>PRIORITY Register for interrupt id 69</description>
          <addressOffset>0x114</addressOffset>
        </register>
        <register>
          <name>priority_70</name>
          <description>PRIORITY Register for interrupt id 70</description>
          <addressOffset>0x118</addressOffset>
        </register>
        <register>
          <name>priority_71</name>
          <description>PRIORITY Register for interrupt id 71</description>
          <addressOffset>0x11C</addressOffset>
        </register>
        <register>
          <name>priority_72</name>
          <description>PRIORITY Register for interrupt id 72</description>
          <addressOffset>0x120</addressOffset>
        </register>
        <register>
          <name>priority_73</name>
          <description>PRIORITY Register for interrupt id 73</description>
          <addressOffset>0x124</addressOffset>
        </register>
        <register>
          <name>priority_74</name>
          <description>PRIORITY Register for interrupt id 74</description>
          <addressOffset>0x128</addressOffset>
        </register>
        <register>
          <name>priority_75</name>
          <description>PRIORITY Register for interrupt id 75</description>
          <addressOffset>0x12C</addressOffset>
        </register>
        <register>
          <name>priority_76</name>
          <description>PRIORITY Register for interrupt id 76</description>
          <addressOffset>0x130</addressOffset>
        </register>
        <register>
          <name>priority_77</name>
          <description>PRIORITY Register for interrupt id 77</description>
          <addressOffset>0x134</addressOffset>
        </register>
        <register>
          <name>priority_78</name>
          <description>PRIORITY Register for interrupt id 78</description>
          <addressOffset>0x138</addressOffset>
        </register>
        <register>
          <name>priority_79</name>
          <description>PRIORITY Register for interrupt id 79</description>
          <addressOffset>0x13C</addressOffset>
        </register>
        <register>
          <name>priority_80</name>
          <description>PRIORITY Register for interrupt id 80</description>
          <addressOffset>0x140</addressOffset>
        </register>
        <register>
          <name>priority_81</name>
          <description>PRIORITY Register for interrupt id 81</description>
          <addressOffset>0x144</addressOffset>
        </register>
        <register>
          <name>priority_82</name>
          <description>PRIORITY Register for interrupt id 82</description>
          <addressOffset>0x148</addressOffset>
        </register>
        <register>
          <name>priority_83</name>
          <description>PRIORITY Register for interrupt id 83</description>
          <addressOffset>0x14C</addressOffset>
        </register>
        <register>
          <name>priority_84</name>
          <description>PRIORITY Register for interrupt id 84</description>
          <addressOffset>0x150</addressOffset>
        </register>
        <register>
          <name>priority_85</name>
          <description>PRIORITY Register for interrupt id 85</description>
          <addressOffset>0x154</addressOffset>
        </register>
        <register>
          <name>priority_86</name>
          <description>PRIORITY Register for interrupt id 86</description>
          <addressOffset>0x158</addressOffset>
        </register>
        <register>
          <name>priority_87</name>
          <description>PRIORITY Register for interrupt id 87</description>
          <addressOffset>0x15C</addressOffset>
        </register>
        <register>
          <name>priority_88</name>
          <description>PRIORITY Register for interrupt id 88</description>
          <addressOffset>0x160</addressOffset>
        </register>
        <register>
          <name>priority_89</name>
          <description>PRIORITY Register for interrupt id 89</description>
          <addressOffset>0x164</addressOffset>
        </register>
        <register>
          <name>priority_90</name>
          <description>PRIORITY Register for interrupt id 90</description>
          <addressOffset>0x168</addressOffset>
        </register>
        <register>
          <name>priority_91</name>
          <description>PRIORITY Register for interrupt id 91</description>
          <addressOffset>0x16C</addressOffset>
        </register>
        <register>
          <name>priority_92</name>
          <description>PRIORITY Register for interrupt id 92</description>
          <addressOffset>0x170</addressOffset>
        </register>
        <register>
          <name>priority_93</name>
          <description>PRIORITY Register for interrupt id 93</description>
          <addressOffset>0x174</addressOffset>
        </register>
        <register>
          <name>priority_94</name>
          <description>PRIORITY Register for interrupt id 94</description>
          <addressOffset>0x178</addressOffset>
        </register>
        <register>
          <name>priority_95</name>
          <description>PRIORITY Register for interrupt id 95</description>
          <addressOffset>0x17C</addressOffset>
        </register>
        <register>
          <name>priority_96</name>
          <description>PRIORITY Register for interrupt id 96</description>
          <addressOffset>0x180</addressOffset>
        </register>
        <register>
          <name>priority_97</name>
          <description>PRIORITY Register for interrupt id 97</description>
          <addressOffset>0x184</addressOffset>
        </register>
        <register>
          <name>priority_98</name>
          <description>PRIORITY Register for interrupt id 98</description>
          <addressOffset>0x188</addressOffset>
        </register>
        <register>
          <name>priority_99</name>
          <description>PRIORITY Register for interrupt id 99</description>
          <addressOffset>0x18C</addressOffset>
        </register>
        <register>
          <name>priority_100</name>
          <description>PRIORITY Register for interrupt id 100</description>
          <addressOffset>0x190</addressOffset>
        </register>
        <register>
          <name>priority_101</name>
          <description>PRIORITY Register for interrupt id 101</description>
          <addressOffset>0x194</addressOffset>
        </register>
        <register>
          <name>priority_102</name>
          <description>PRIORITY Register for interrupt id 102</description>
          <addressOffset>0x198</addressOffset>
        </register>
        <register>
          <name>priority_103</name>
          <description>PRIORITY Register for interrupt id 103</description>
          <addressOffset>0x19C</addressOffset>
        </register>
        <register>
          <name>priority_104</name>
          <description>PRIORITY Register for interrupt id 104</description>
          <addressOffset>0x1A0</addressOffset>
        </register>
        <register>
          <name>priority_105</name>
          <description>PRIORITY Register for interrupt id 105</description>
          <addressOffset>0x1A4</addressOffset>
        </register>
        <register>
          <name>priority_106</name>
          <description>PRIORITY Register for interrupt id 106</description>
          <addressOffset>0x1A8</addressOffset>
        </register>
        <register>
          <name>priority_107</name>
          <description>PRIORITY Register for interrupt id 107</description>
          <addressOffset>0x1AC</addressOffset>
        </register>
        <register>
          <name>priority_108</name>
          <description>PRIORITY Register for interrupt id 108</description>
          <addressOffset>0x1B0</addressOffset>
        </register>
        <register>
          <name>priority_109</name>
          <description>PRIORITY Register for interrupt id 109</description>
          <addressOffset>0x1B4</addressOffset>
        </register>
        <register>
          <name>priority_110</name>
          <description>PRIORITY Register for interrupt id 110</description>
          <addressOffset>0x1B8</addressOffset>
        </register>
        <register>
          <name>priority_111</name>
          <description>PRIORITY Register for interrupt id 111</description>
          <addressOffset>0x1BC</addressOffset>
        </register>
        <register>
          <name>priority_112</name>
          <description>PRIORITY Register for interrupt id 112</description>
          <addressOffset>0x1C0</addressOffset>
        </register>
        <register>
          <name>priority_113</name>
          <description>PRIORITY Register for interrupt id 113</description>
          <addressOffset>0x1C4</addressOffset>
        </register>
        <register>
          <name>priority_114</name>
          <description>PRIORITY Register for interrupt id 114</description>
          <addressOffset>0x1C8</addressOffset>
        </register>
        <register>
          <name>priority_115</name>
          <description>PRIORITY Register for interrupt id 115</description>
          <addressOffset>0x1CC</addressOffset>
        </register>
        <register>
          <name>priority_116</name>
          <description>PRIORITY Register for interrupt id 116</description>
          <addressOffset>0x1D0</addressOffset>
        </register>
        <register>
          <name>priority_117</name>
          <description>PRIORITY Register for interrupt id 117</description>
          <addressOffset>0x1D4</addressOffset>
        </register>
        <register>
          <name>priority_118</name>
          <description>PRIORITY Register for interrupt id 118</description>
          <addressOffset>0x1D8</addressOffset>
        </register>
        <register>
          <name>priority_119</name>
          <description>PRIORITY Register for interrupt id 119</description>
          <addressOffset>0x1DC</addressOffset>
        </register>
        <register>
          <name>priority_120</name>
          <description>PRIORITY Register for interrupt id 120</description>
          <addressOffset>0x1E0</addressOffset>
        </register>
        <register>
          <name>priority_121</name>
          <description>PRIORITY Register for interrupt id 121</description>
          <addressOffset>0x1E4</addressOffset>
        </register>
        <register>
          <name>priority_122</name>
          <description>PRIORITY Register for interrupt id 122</description>
          <addressOffset>0x1E8</addressOffset>
        </register>
        <register>
          <name>priority_123</name>
          <description>PRIORITY Register for interrupt id 123</description>
          <addressOffset>0x1EC</addressOffset>
        </register>
        <register>
          <name>priority_124</name>
          <description>PRIORITY Register for interrupt id 124</description>
          <addressOffset>0x1F0</addressOffset>
        </register>
        <register>
          <name>priority_125</name>
          <description>PRIORITY Register for interrupt id 125</description>
          <addressOffset>0x1F4</addressOffset>
        </register>
        <register>
          <name>priority_126</name>
          <description>PRIORITY Register for interrupt id 126</description>
          <addressOffset>0x1F8</addressOffset>
        </register>
        <register>
          <name>priority_127</name>
          <description>PRIORITY Register for interrupt id 127</description>
          <addressOffset>0x1FC</addressOffset>
        </register>
        <register>
          <name>priority_128</name>
          <description>PRIORITY Register for interrupt id 128</description>
          <addressOffset>0x200</addressOffset>
        </register>
        <register>
          <name>priority_129</name>
          <description>PRIORITY Register for interrupt id 129</description>
          <addressOffset>0x204</addressOffset>
        </register>
        <register>
          <name>priority_130</name>
          <description>PRIORITY Register for interrupt id 130</description>
          <addressOffset>0x208</addressOffset>
        </register>
        <register>
          <name>priority_131</name>
          <description>PRIORITY Register for interrupt id 131</description>
          <addressOffset>0x20C</addressOffset>
        </register>
        <register>
          <name>priority_132</name>
          <description>PRIORITY Register for interrupt id 132</description>
          <addressOffset>0x210</addressOffset>
        </register>
        <register>
          <name>priority_133</name>
          <description>PRIORITY Register for interrupt id 133</description>
          <addressOffset>0x214</addressOffset>
        </register>
        <register>
          <name>priority_134</name>
          <description>PRIORITY Register for interrupt id 134</description>
          <addressOffset>0x218</addressOffset>
        </register>
        <register>
          <name>priority_135</name>
          <description>PRIORITY Register for interrupt id 135</description>
          <addressOffset>0x21C</addressOffset>
        </register>
        <register>
          <name>priority_136</name>
          <description>PRIORITY Register for interrupt id 136</description>
          <addressOffset>0x220</addressOffset>
        </register>
        <register>
          <name>pending_0</name>
          <description>PENDING Register for interrupt ids 31 to 0</description>
          <addressOffset>0x1000</addressOffset>
        </register>
        <register>
          <name>pending_1</name>
          <description>PENDING Register for interrupt ids 63 to 32</description>
          <addressOffset>0x1004</addressOffset>
        </register>
        <register>
          <name>pending_2</name>
          <description>PENDING Register for interrupt ids 95 to 64</description>
          <addressOffset>0x1008</addressOffset>
        </register>
        <register>
          <name>pending_3</name>
          <description>PENDING Register for interrupt ids 127 to 96</description>
          <addressOffset>0x100C</addressOffset>
        </register>
        <register>
          <name>pending_4</name>
          <description>PENDING Register for interrupt ids 136 to 128</description>
          <addressOffset>0x1010</addressOffset>
        </register>
        <register>
          <name>enable_0_0</name>
          <description>ENABLE Register for interrupt ids 31 to 0 for hart 0</description>
          <addressOffset>0x2000</addressOffset>
        </register>
        <register>
          <name>enable_1_0</name>
          <description>ENABLE Register for interrupt ids 63 to 32 for hart 0</description>
          <addressOffset>0x2004</addressOffset>
        </register>
        <register>
          <name>enable_2_0</name>
          <description>ENABLE Register for interrupt ids 95 to 64 for hart 0</description>
          <addressOffset>0x2008</addressOffset>
        </register>
        <register>
          <name>enable_3_0</name>
          <description>ENABLE Register for interrupt ids 127 to 96 for hart 0</description>
          <addressOffset>0x200C</addressOffset>
        </register>
        <register>
          <name>enable_4_0</name>
          <description>ENABLE Register for interrupt ids 136 to 128 for hart 0</description>
          <addressOffset>0x2010</addressOffset>
        </register>
        <register>
          <name>enable_0_1</name>
          <description>ENABLE Register for interrupt ids 31 to 0 for hart 1</description>
          <addressOffset>0x2080</addressOffset>
        </register>
        <register>
          <name>enable_1_1</name>
          <description>ENABLE Register for interrupt ids 63 to 32 for hart 1</description>
          <addressOffset>0x2084</addressOffset>
        </register>
        <register>
          <name>enable_2_1</name>
          <description>ENABLE Register for interrupt ids 95 to 64 for hart 1</description>
          <addressOffset>0x2088</addressOffset>
        </register>
        <register>
          <name>enable_3_1</name>
          <description>ENABLE Register for interrupt ids 127 to 96 for hart 1</description>
          <addressOffset>0x208C</addressOffset>
        </register>
        <register>
          <name>enable_4_1</name>
          <description>ENABLE Register for interrupt ids 136 to 128 for hart 1</description>
          <addressOffset>0x2090</addressOffset>
        </register>
        <register>
          <name>enable_0_2</name>
          <description>ENABLE Register for interrupt ids 31 to 0 for hart 2</description>
          <addressOffset>0x2100</addressOffset>
        </register>
        <register>
          <name>enable_1_2</name>
          <description>ENABLE Register for interrupt ids 63 to 32 for hart 2</description>
          <addressOffset>0x2104</addressOffset>
        </register>
        <register>
          <name>enable_2_2</name>
          <description>ENABLE Register for interrupt ids 95 to 64 for hart 2</description>
          <addressOffset>0x2108</addressOffset>
        </register>
        <register>
          <name>enable_3_2</name>
          <description>ENABLE Register for interrupt ids 127 to 96 for hart 2</description>
          <addressOffset>0x210C</addressOffset>
        </register>
        <register>
          <name>enable_4_2</name>
          <description>ENABLE Register for interrupt ids 136 to 128 for hart 2</description>
          <addressOffset>0x2110</addressOffset>
        </register>
        <register>
          <name>enable_0_3</name>
          <description>ENABLE Register for interrupt ids 31 to 0 for hart 3</description>
          <addressOffset>0x2180</addressOffset>
        </register>
        <register>
          <name>enable_1_3</name>
          <description>ENABLE Register for interrupt ids 63 to 32 for hart 3</description>
          <addressOffset>0x2184</addressOffset>
        </register>
        <register>
          <name>enable_2_3</name>
          <description>ENABLE Register for interrupt ids 95 to 64 for hart 3</description>
          <addressOffset>0x2188</addressOffset>
        </register>
        <register>
          <name>enable_3_3</name>
          <description>ENABLE Register for interrupt ids 127 to 96 for hart 3</description>
          <addressOffset>0x218C</addressOffset>
        </register>
        <register>
          <name>enable_4_3</name>
          <description>ENABLE Register for interrupt ids 136 to 128 for hart 3</description>
          <addressOffset>0x2190</addressOffset>
        </register>
        <register>
          <name>enable_0_4</name>
          <description>ENABLE Register for interrupt ids 31 to 0 for hart 4</description>
          <addressOffset>0x2200</addressOffset>
        </register>
        <register>
          <name>enable_1_4</name>
          <description>ENABLE Register for interrupt ids 63 to 32 for hart 4</description>
          <addressOffset>0x2204</addressOffset>
        </register>
        <register>
          <name>enable_2_4</name>
          <description>ENABLE Register for interrupt ids 95 to 64 for hart 4</description>
          <addressOffset>0x2208</addressOffset>
        </register>
        <register>
          <name>enable_3_4</name>
          <description>ENABLE Register for interrupt ids 127 to 96 for hart 4</description>
          <addressOffset>0x220C</addressOffset>
        </register>
        <register>
          <name>enable_4_4</name>
          <description>ENABLE Register for interrupt ids 136 to 128 for hart 4</description>
          <addressOffset>0x2210</addressOffset>
        </register>
        <register>
          <name>threshold_0</name>
          <description>PRIORITY THRESHOLD Register for hart 0</description>
          <addressOffset>0x200000</addressOffset>
        </register>
        <register>
          <name>claimplete_0</name>
          <description>CLAIM and COMPLETE Register for hart 0</description>
          <addressOffset>0x200004</addressOffset>
        </register>
        <register>
          <name>threshold_1</name>
          <description>PRIORITY THRESHOLD Register for hart 1</description>
          <addressOffset>0x201000</addressOffset>
        </register>
        <register>
          <name>claimplete_1</name>
          <description>CLAIM and COMPLETE Register for hart 1</description>
          <addressOffset>0x201004</addressOffset>
        </register>
        <register>
          <name>threshold_2</name>
          <description>PRIORITY THRESHOLD Register for hart 2</description>
          <addressOffset>0x202000</addressOffset>
        </register>
        <register>
          <name>claimplete_2</name>
          <description>CLAIM and COMPLETE Register for hart 2</description>
          <addressOffset>0x202004</addressOffset>
        </register>
        <register>
          <name>threshold_3</name>
          <description>PRIORITY THRESHOLD Register for hart 3</description>
          <addressOffset>0x203000</addressOffset>
        </register>
        <register>
          <name>claimplete_3</name>
          <description>CLAIM and COMPLETE Register for hart 3</description>
          <addressOffset>0x203004</addressOffset>
        </register>
        <register>
          <name>threshold_4</name>
          <description>PRIORITY THRESHOLD Register for hart 4</description>
          <addressOffset>0x204000</addressOffset>
        </register>
        <register>
          <name>claimplete_4</name>
          <description>CLAIM and COMPLETE Register for hart 4</description>
          <addressOffset>0x204004</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_ccache_0</name>
      <description>From starfive,jh7110-ccache, peripheral generator</description>
      <baseAddress>0x2010000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x4000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>sifive_ccache0_0</name>
      <description>From sifive,ccache0, peripheral generator</description>
      <baseAddress>0x2010000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x4000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>cache_0</name>
      <description>From cache, peripheral generator</description>
      <baseAddress>0x2010000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x4000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_dw_apb_uart_0</name>
      <description>From snps,dw-apb-uart, peripheral generator</description>
      <baseAddress>0x10000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_dw_apb_uart_1</name>
      <description>From snps,dw-apb-uart, peripheral generator</description>
      <baseAddress>0x10010000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_dw_apb_uart_2</name>
      <description>From snps,dw-apb-uart, peripheral generator</description>
      <baseAddress>0x10020000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_designware_i2c_0</name>
      <description>From snps,designware-i2c, peripheral generator</description>
      <baseAddress>0x10030000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_designware_i2c_1</name>
      <description>From snps,designware-i2c, peripheral generator</description>
      <baseAddress>0x10040000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_designware_i2c_2</name>
      <description>From snps,designware-i2c, peripheral generator</description>
      <baseAddress>0x10050000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_stgcrg_0</name>
      <description>From starfive,jh7110-stgcrg, peripheral generator</description>
      <baseAddress>0x10230000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>clk_hifi4_core</name>
          <description>Clock HIFI4 Core</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_usb_apb</name>
          <description>Clock USB APB</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_usb_utmi_apb</name>
          <description>Clock USB UTMI APB</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_usb_axi</name>
          <description>Clock USB AXI</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_usb_ipm</name>
          <description>Clock USB AXI</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_usb_stb</name>
          <description>Clock USB STB</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=4, Default=4, Min=4, Typical=4</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_usb_app125</name>
          <description>Clock USB APP 125</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_usb_refclk</name>
          <description>Clock USB Reference Clock</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_pcie_axi_mst0</name>
          <description>U0 Clock PCIe AXI MST 0</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_pcie_apb</name>
          <description>U0 Clock PCIe APB</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_pcie_tl</name>
          <description>U0 Clock PCIe TL</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_pcie_axi_mst0</name>
          <description>U1 Clock PCIe AXI MST 0</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_pcie_apb</name>
          <description>U1 Clock PCIe APB</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_pcie_tl</name>
          <description>U1 Clock PCIe TL</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_pcie01_slv_dec_main</name>
          <description>Clock PCIe 01 SLV DEC Main</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_sec_hclk</name>
          <description>Clock Security HCLK</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_sec_misc_ahb</name>
          <description>Clock Security Miscellaneous AHB</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_stg_mtrx_group0_main</name>
          <description>Clock STG MTRX Group 0 Main</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_stg_mtrx_group0_bus</name>
          <description>Clock STG MTRX Group 0 Bus</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_stg_mtrx_group0_stg</name>
          <description>Clock STG MTRX Group 0 STG</description>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_stg_mtrx_group1_main</name>
          <description>Clock STG MTRX Group 1 Main</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_stg_mtrx_group1_bus</name>
          <description>Clock STG MTRX Group 1 Bus</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_stg_mtrx_group1_stg</name>
          <description>Clock STG MTRX Group 1 STG</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_stg_mtrx_group1_hifi</name>
          <description>Clock STG MTRX Group 1 HIFI</description>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_e2_rtc</name>
          <description>Clock E2 RTC</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=24, Default=24, Min=24, Typical=24</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_e2_core</name>
          <description>Clock E2 Core</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_e2_dbg</name>
          <description>Clock E2 DBG</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_dma_axi</name>
          <description>Clock DMA AXI</description>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_dma_ahb</name>
          <description>Clock DMA AHB</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>soft_rst_addr_sel</name>
          <description>Software RESET Address Selector</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>rstn_u0_stg_syscon_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_hifi4_rst_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_hifi4_rst_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_sec_top_hreesetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_e2_sft7110_rst_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dma1p_8ch_56hs_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dma1p_8ch_56hs_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdn_usb_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdn_usb_rstn_usb_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdn_usb_rstn_utmi_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdn_usb_rstn_pwrup</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pcie_rstn_axi_mst0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pcie_rstn_axi_slv0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pcie_rstn_axi_slv</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pci_rstn_brg</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pcie_rstn_pcie</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pcie_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_axi_mst0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_axi_slv0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_axi_slv</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_brg</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_pcie</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stgcrg_rst_stat</name>
          <description>STGCRG RESET Status</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>rstn_u0_stg_syscon_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_hifi4_rst_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_hifi4_rst_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_sec_top_hreesetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_e2_sft7110_rst_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dma1p_8ch_56hs_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dma1p_8ch_56hs_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdn_usb_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdn_usb_rstn_usb_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdn_usb_rstn_utmi_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdn_usb_rstn_pwrup</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pcie_rstn_axi_mst0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pcie_rstn_axi_slv0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pcie_rstn_axi_slv</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pci_rstn_brg</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pcie_rstn_pcie</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_plda_pcie_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_axi_mst0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_axi_slv0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_axi_slv</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_brg</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_pcie</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_plda_pcie_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_stg_syscon_0</name>
      <description>From starfive,jh7110-stg-syscon, peripheral generator</description>
      <baseAddress>0x10240000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>stg_sysconsaif_syscfg0</name>
          <description>STG SYSCONSAIF SYSCFG 0</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>scfg_hprot_sd0</name>
              <description>scfg_hprot_sd0</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_hprot_sd1</name>
              <description>scfg_hprot_sd1</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_adp_en</name>
              <description>u0_cdn_usb_adp_en</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_adp_probe_ana</name>
              <description>u0_cdn_usb_adp_probe_ana</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_adp_probe_en</name>
              <description>u0_cdn_usb_adp_probe_en</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_adp_sense_ana</name>
              <description>u0_cdn_usb_adp_sense_ana</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_adp_sense_en</name>
              <description>u0_cdn_usb_adp_sense_en</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_adp_sink_current_en</name>
              <description>u0_cdn_usb_adp_sink_current_en</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_adp_source_current_en</name>
              <description>u0_cdn_usb_adp_source_current_en</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_bc_en</name>
              <description>u0_cdn_usb_bc_en</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_chrg_vbus</name>
              <description>u0_cdn_usb_chrg_vbus</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_dcd_comp_sts</name>
              <description>u0_cdn_usb_dcd_comp_sts</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_dischrg_vbus</name>
              <description>u0_cdn_usb_dischrg_vbus</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_dm_vdat_ref_comp_en</name>
              <description>u0_cdn_usb_dm_vdat_ref_comp_en</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_dm_vdat_ref_comp_sts</name>
              <description>u0_cdn_usb_dm_vdat_ref_comp_sts</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_dm_vlgc_comp_en</name>
              <description>u0_cdn_usb_dm_vlgc_comp_en</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_dm_vlgc_comp_sts</name>
              <description>u0_cdn_usb_dm_vlgc_comp_sts</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_dp_vdat_ref_comp_en</name>
              <description>u0_cdn_usb_dp_vdat_ref_comp_en</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_dp_vdat_ref_comp_sts</name>
              <description>u0_cdn_usb_dp_vdat_ref_comp_sts</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_host_system_err</name>
              <description>u0_cdn_usb_host_system_err</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_hsystem_err_ext</name>
              <description>u0_cdn_usb_hsystem_err_ext</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_idm_sink_en</name>
              <description>u0_cdn_usb_idm_sink_en</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_idp_sink_en</name>
              <description>u0_cdn_usb_idp_sink_en</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_idp_src_en</name>
              <description>u0_cdn_usb_idp_src_en</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg4</name>
          <description>STG SYSCONSAIF SYSCFG 4</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_cdn_usb_lowest_belt</name>
              <description>LTM interface to software</description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_ltm_host_req</name>
              <description>LTM interface to software</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_ltm_host_req_halt</name>
              <description>LTM interface to software</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_mdctrl_clk_sel</name>
              <description>u0_cdn_usb_mdctrl_clk_sel</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_mdctrl_clk_status</name>
              <description>u0_cdn_usb_mdctrl_clk_status</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_mode_strap</name>
              <description>Can onlly be changed when pwrup_rst_n is low</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_otg_suspendm</name>
              <description>u0_cdn_usb_otg_suspendm</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_otg_suspendm_byps</name>
              <description>u0_cdn_usb_otg_suspendm_byps</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_phy_bvalid</name>
              <description>u0_cdn_usb_phy_bvalid</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_pll_en</name>
              <description>u0_cdn_usb_pll_en</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_refclk_mode</name>
              <description>u0_cdn_usb_refclk_mode</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_rid_a_comp_sts</name>
              <description>u0_cdn_usb_rid_a_comp_sts</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_rid_b_comp_sts</name>
              <description>u0_cdn_usb_rid_b_comp_sts</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_rid_c_comp_sts</name>
              <description>u0_cdn_usb_rid_c_comp_sts</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_rid_float_comp_en</name>
              <description>u0_cdn_usb_rid_float_comp_en</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_rid_float_comp_sts</name>
              <description>u0_cdn_usb_rid_float_comp_sts</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_rid_gnd_comp_sts</name>
              <description>u0_cdn_usb_rid_gnd_comp_sts</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_rid_nonfloat_comp_en</name>
              <description>u0_cdn_usb_rid_nonfloat_comp_en</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_rx_dm</name>
              <description>u0_cdn_usb_rx_dm</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg8</name>
          <description>STG SYSCONSAIF SYSCFG 8</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_cdn_usb_rx_dp</name>
              <description>u0_cdn_usb_rx_dp</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_rx_rcv</name>
              <description>u0_cdn_usb_rx_rcv</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_self_test</name>
              <description>For software bist_test</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_sessend</name>
              <description>u0_cdn_usb_sessend</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_sessvalid</name>
              <description>u0_cdn_usb_sessvalid</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_sof</name>
              <description>u0_cdn_usb_sof</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_test_bist</name>
              <description>For software bist_test</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_main_power_off_ack</name>
              <description>u0_cdn_usb_usbdev_main_power_off_ack</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_main_power_off_ready</name>
              <description>u0_cdn_usb_usbdev_main_power_off_ready</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_main_power_off_req</name>
              <description>u0_cdn_usb_usbdev_main_power_off_req</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_main_power_on_ready</name>
              <description>u0_cdn_usb_usbdev_main_power_on_ready</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_main_power_on_req</name>
              <description>u0_cdn_usb_usbdev_main_power_on_req</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_main_power_on_valid</name>
              <description>u0_cdn_usb_usbdev_main_power_on_valid</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_power_off_ack</name>
              <description>u0_cdn_usb_usbdev_power_off_ack</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_power_off_ready</name>
              <description>u0_cdn_usb_usbdev_power_off_ready</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_power_off_req</name>
              <description>u0_cdn_usb_usbdev_power_off_req</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_power_on_ready</name>
              <description>u0_cdn_usb_usbdev_power_on_ready</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_power_on_req</name>
              <description>u0_cdn_usb_usbdev_power_on_req</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_usbdev_power_on_valid</name>
              <description>u0_cdn_usb_usbdev_power_on_valid</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_dmpulldown_sit</name>
              <description>u0_cdn_usb_utmi_dmpulldown_sit</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_dppulldown_sit</name>
              <description>u0_cdn_usb_utmi_dppulldown_sit</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_fslsserialmode_sit</name>
              <description>u0_cdn_usb_utmi_fslsserialmode_sit</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_hostdisconnect_sit</name>
              <description>u0_cdn_usb_utmi_hostdisconnect_sit</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_iddig_sit</name>
              <description>u0_cdn_usb_utmi_iddig_sit</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_idpullup_sit</name>
              <description>u0_cdn_usb_utmi_idpullup_sit</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_linestate_sit</name>
              <description>u0_cdn_usb_utmi_linestate_sit</description>
              <bitRange>[26:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_opmode_sit</name>
              <description>u0_cdn_usb_utmi_opmode_sit</description>
              <bitRange>[28:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_rxactive_sit</name>
              <description>u0_cdn_usb_utmi_rxactive_sit</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_rxerror_sit</name>
              <description>u0_cdn_usb_utmi_rxerror_sit</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_rxvalid_sit</name>
              <description>u0_cdn_usb_utmi_rxvalid_sit</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg12</name>
          <description>STG SYSCONSAIF SYSCFG 12</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_cdn_usb_utmi_rxvalidh_sit</name>
              <description>u0_cdn_usb_utmi_rxvalidh_sit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_sessvld</name>
              <description>u0_cdn_usb_utmi_sessvld</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_termselect_sit</name>
              <description>u0_cdn_usb_utmi_termselect_sit</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_tx_dat_sit</name>
              <description>u0_cdn_usb_utmi_tx_dat_sit</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_tx_enable_n_sit</name>
              <description>u0_cdn_usb_utmi_tx_enable_n_sit</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_tx_se0_sit</name>
              <description>u0_cdn_usb_utmi_tx_se0_sit</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_txbitstuffenable_sit</name>
              <description>u0_cdn_usb_utmi_txbitstuffenable_sit</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_txready_sit</name>
              <description>u0_cdn_usb_utmi_txready_sit</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_txvalid_sit</name>
              <description>u0_cdn_usb_utmi_txvalid_sit</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_txvalidh_sit</name>
              <description>u0_cdn_usb_utmi_txvalidh_sit</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_vbusvalid_sit</name>
              <description>u0_cdn_usb_utmi_vbusvalid_sit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_xcvrselect_sit</name>
              <description>u0_cdn_usb_utmi_xcvrselect_sit</description>
              <bitRange>[12:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_vdm_src_en</name>
              <description>u0_cdn_usb_utmi_vdm_src_en</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_utmi_vdp_src_en</name>
              <description>u0_cdn_usb_utmi_vdp_src_en</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_wakeup</name>
              <description>u0_cdn_usb_wakeup</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhc_d0_ack</name>
              <description>u0_cdn_usb_xhc_d0_ack</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhc_d0_req</name>
              <description>u0_cdn_usb_xhc_d0_req</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg16</name>
          <description>STG SYSCONSAIF SYSCFG 16</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_cdn_usb_xhci_debug_bus</name>
              <description>u0_cdn_usb_xhci_debug_bus</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg20</name>
          <description>STG SYSCONSAIF SYSCFG 20</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_cdn_usb_xhci_debug_link_state</name>
              <description>u0_cdn_usb_xhci_debug_link_state</description>
              <bitRange>[30:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg24</name>
          <description>STG SYSCONSAIF SYSCFG 24</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_cdn_usb_xhci_debug_sel</name>
              <description>u0_cdn_usb_xhci_debug_sel</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhci_main_power_off_ack</name>
              <description>u0_cdn_usb_xhci_main_power_off_ack</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhci_main_power_off_req</name>
              <description>u0_cdn_usb_xhci_main_power_off_req</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhci_main_power_on_ready</name>
              <description>u0_cdn_usb_xhci_main_power_on_ready</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhci_main_power_on_req</name>
              <description>u0_cdn_usb_xhci_main_power_on_req</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhci_main_power_on_valid</name>
              <description>u0_cdn_usb_xhci_main_power_on_valid</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhci_power_off_ack</name>
              <description>u0_cdn_usb_xhci_power_off_ack</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhci_power_off_ready</name>
              <description>u0_cdn_usb_xhci_power_off_ready</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhci_power_off_req</name>
              <description>u0_cdn_usb_xhci_power_off_req</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhci_power_on_ready</name>
              <description>u0_cdn_usb_xhci_power_on_ready</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhci_power_on_req</name>
              <description>u0_cdn_usb_xhci_power_on_req</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdn_usb_xhci_power_on_valid</name>
              <description>u0_cdn_usb_xhci_power_on_valid</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_e2_sft7110_cease_from_tile_0</name>
              <description>u0_e2_sft7110_cease_from_tile_0</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_e2_sft7110_debug_from_tile_0</name>
              <description>u0_e2_sft7110_debug_from_tile_0</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_e2_sft7110_halt_from_tile_0</name>
              <description>u0_e2_sft7110_halt_from_tile_0</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg28</name>
          <description>STG SYSCONSAIF SYSCFG 28</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_e2_sft7110_nmi_0_rnmi_exception_vector</name>
              <description>u0_e2_sft7110_nmi_0_rnmi_exception_vector</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg32</name>
          <description>STG SYSCONSAIF SYSCFG 32</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_e2_sft7110_nmi_0_rnmi_interrupt_vector</name>
              <description>u0_e2_sft7110_nmi_0_rnmi_interrupt_vector</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg36</name>
          <description>STG SYSCONSAIF SYSCFG 36</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_e2_sft7110_reset_vector_0</name>
              <description>u0_e2_sft7110_reset_vector_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg40</name>
          <description>STG SYSCONSAIF SYSCFG 40</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_e2_sft7110_wfi_from_tile_0</name>
              <description>u0_e2_sft7110_wfi_from_tile_0</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg44</name>
          <description>STG SYSCONSAIF SYSCFG 44</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_hifi4_altresetvec</name>
              <description>Reset Vector Address</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg48</name>
          <description>STG SYSCONSAIF SYSCFG 48</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_hifi4_breakin</name>
              <description>Debug signal</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_breakinack</name>
              <description>Debug signal</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_hifi4_breakout</name>
              <description>Debug signal</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_hifi4_breakoutack</name>
              <description>Debug signal</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_debugmode</name>
              <description>Debug signal</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_hifi4_doubleexceptionerror</name>
              <description>Fault Handling Signals</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_hifi4_iram0loadstore</name>
              <description>Indicates that iram0 works</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_hifi4_iram1loadstore</name>
              <description>Indicates that iram1 works</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_hifi4_ocdhaltonreset</name>
              <description>Debug signal</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_pfatalerror</name>
              <description>Fault Handling Signals</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg52</name>
          <description>STG SYSCONSAIF SYSCFG 52</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_hifi4_pfaultinfo</name>
              <description>Fault Handling Signals</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg56</name>
          <description>STG SYSCONSAIF SYSCFG 56</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_hifi4_pfaultinfovalid</name>
              <description>Fault Handling Signals</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_hifi4_prid</name>
              <description>Module ID</description>
              <bitRange>[16:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_pwaitmode</name>
              <description>Wait Mode</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_hifi4_runstall</name>
              <description>Run Stall</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg60</name>
          <description>STG SYSCONSAIF SYSCFG 60</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_hifi4_scfg_dsp_mst_offset_master</name>
              <description>Indicates that master port remap address</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_scfg_dsp_mst_offset_dma</name>
              <description>Indicates the DMA port remap address</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg64</name>
          <description>STG SYSCONSAIF SYSCFG 64</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_hifi4_scfg_dsp_slv_offset</name>
              <description>The value indicates the slave port remap address</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg68</name>
          <description>STG SYSCONSAIF SYSCFG 68</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_hifi4_scfg_sram_config_slp</name>
              <description>SRAM/ROM configuration. SLP: sleep enable, high active, default is low.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_scfg_sram_config_sram_config_sd</name>
              <description>SRAM/ROM configuration. SD: shutdown enable, high active, default is low.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_scfg_sram_config_rtsel</name>
              <description>SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_scfg_sram_config_ptsel</name>
              <description>SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_scfg_sram_config_trb</name>
              <description>SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_scfg_sram_config_wtsel</name>
              <description>SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_scfg_sram_config_vs</name>
              <description>SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_scfg_sram_config_vg</name>
              <description>SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_statvectorsel</name>
              <description>When the value is 1, it indicates that the AltResetVec is valid</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_trigin_idma</name>
              <description>DMA port trigger</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_hifi4_trigout_idma</name>
              <description>DMA port trigger</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_hifi4_xocdmode</name>
              <description>Debug signal</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_align_detect</name>
              <description>u0_plda_pcie_align_detect</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg72</name>
          <description>STG SYSCONSAIF SYSCFG 72</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_31_0</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg76</name>
          <description>STG SYSCONSAIF SYSCFG 76</description>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_63_32</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg80</name>
          <description>STG SYSCONSAIF SYSCFG 80</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_95_64</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_95_64</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg84</name>
          <description>STG SYSCONSAIF SYSCFG 84</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_127_96</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_127_96</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg88</name>
          <description>STG SYSCONSAIF SYSCFG 88</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_159_128</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_159_128</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg92</name>
          <description>STG SYSCONSAIF SYSCFG 92</description>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_191_160</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_191_160</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg96</name>
          <description>STG SYSCONSAIF SYSCFG 96</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_223_192</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_223_192</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg100</name>
          <description>STG SYSCONSAIF SYSCFG 100</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_255_224</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_255_224</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg104</name>
          <description>STG SYSCONSAIF SYSCFG 104</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_257_256</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_257_256</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_mst0_arfunc</name>
              <description>u0_plda_pcie_axi4_mst0_arfunc</description>
              <bitRange>[16:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_mst0_arregion</name>
              <description>u0_plda_pcie_axi4_mst0_arregion</description>
              <bitRange>[20:17]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg108</name>
          <description>STG SYSCONSAIF SYSCFG 108</description>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aruser_31_0</name>
              <description>u0_plda_pcie_axi4_mst0_aruser_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg112</name>
          <description>STG SYSCONSAIF SYSCFG 112</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aruser_63_32</name>
              <description>u0_plda_pcie_axi4_mst0_aruser_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg116</name>
          <description>STG SYSCONSAIF SYSCFG 116</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_awfunc</name>
              <description>u0_plda_pcie_axi4_mst0_awfunc</description>
              <bitRange>[14:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_mst0_awregion</name>
              <description>u0_plda_pcie_axi4_mst0_awregion</description>
              <bitRange>[18:15]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg120</name>
          <description>STG SYSCONSAIF SYSCFG 120</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_a2user_31_0</name>
              <description>u0_plda_pcie_axi4_mst0_a2user_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg124</name>
          <description>STG SYSCONSAIF SYSCFG 124</description>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_awuser_42_32</name>
              <description>u0_plda_pcie_axi4_mst0_awuser_42_32</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_mst0_rderr</name>
              <description>u0_plda_pcie_axi4_mst0_rderr</description>
              <bitRange>[18:11]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg128</name>
          <description>STG SYSCONSAIF SYSCFG 128</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_ruser</name>
              <description>u0_plda_pcie_axi4_mst0_ruser</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg132</name>
          <description>STG SYSCONSAIF SYSCFG 132</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_wderr</name>
              <description>u0_plda_pcie_axi4_mst0_wderr</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg136</name>
          <description>STG SYSCONSAIF SYSCFG 136</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_aratomop_31_0</name>
              <description>u0_plda_pcie_axi4_slv0_aratomop_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg140</name>
          <description>STG SYSCONSAIF SYSCFG 140</description>
          <addressOffset>0x8c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_aratomop_63_32</name>
              <description>u0_plda_pcie_axi4_slv0_aratomop_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg144</name>
          <description>STG SYSCONSAIF SYSCFG 144</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_aratomop_95_64</name>
              <description>u0_plda_pcie_axi4_slv0_aratomop_95_64</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg148</name>
          <description>STG SYSCONSAIF SYSCFG 148</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_aratomop_127_96</name>
              <description>u0_plda_pcie_axi4_slv0_aratomop_127_96</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg152</name>
          <description>STG SYSCONSAIF SYSCFG 152</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_aratomop_159_128</name>
              <description>u0_plda_pcie_axi4_slv0_aratomop_159_128</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg156</name>
          <description>STG SYSCONSAIF SYSCFG 156</description>
          <addressOffset>0x9c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_aratomop_191_160</name>
              <description>u0_plda_pcie_axi4_slv0_aratomop_191_160</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg160</name>
          <description>STG SYSCONSAIF SYSCFG 160</description>
          <addressOffset>0xa0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_aratomop_223_192</name>
              <description>u0_plda_pcie_axi4_slv0_aratomop_223_192</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg164</name>
          <description>STG SYSCONSAIF SYSCFG 164</description>
          <addressOffset>0xa4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_aratomop_255_224</name>
              <description>u0_plda_pcie_axi4_slv0_aratomop_255_224</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg168</name>
          <description>STG SYSCONSAIF SYSCFG 168</description>
          <addressOffset>0xa8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_aratomop_257_256</name>
              <description>u0_plda_pcie_axi4_slv0_aratomop_257_256</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_slv0_arfunc</name>
              <description>u0_plda_pcie_axi4_slv0_arfunc</description>
              <bitRange>[16:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_slv0_arregion</name>
              <description>u0_plda_pcie_axi4_slv0_arregion</description>
              <bitRange>[20:17]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg172</name>
          <description>STG SYSCONSAIF SYSCFG 172</description>
          <addressOffset>0xac</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_aruser_31_0</name>
              <description>u0_plda_pcie_axi4_slv0_aruser_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg176</name>
          <description>STG SYSCONSAIF SYSCFG 176</description>
          <addressOffset>0xb0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_aruser_40_32</name>
              <description>u0_plda_pcie_axi4_slv0_aruser_40_32</description>
              <bitRange>[8:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_slv0_awfunc</name>
              <description>u0_plda_pcie_axi4_slv0_awfunc</description>
              <bitRange>[23:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_slv0_awregion</name>
              <description>u0_plda_pcie_axi4_slv0_awregion</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg180</name>
          <description>STG SYSCONSAIF SYSCFG 180</description>
          <addressOffset>0xb4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_awuser_31_0</name>
              <description>u0_plda_pcie_axi4_slv0_awuser_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg184</name>
          <description>STG SYSCONSAIF SYSCFG 184</description>
          <addressOffset>0xb8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_awuser_40_32</name>
              <description>u0_plda_pcie_axi4_slv0_awuser_40_32</description>
              <bitRange>[8:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_slv0_rderr</name>
              <description>u0_plda_pcie_axi4_slv0_rderr</description>
              <bitRange>[16:9]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg188</name>
          <description>STG SYSCONSAIF SYSCFG 188</description>
          <addressOffset>0xbc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_ruser</name>
              <description>u0_plda_pcie_axi4_slv0_ruser</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg192</name>
          <description>STG SYSCONSAIF SYSCFG 192</description>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slv0_wderr</name>
              <description>u0_plda_pcie_axi4_slv0_wderr</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_slvl_arfunc</name>
              <description>u0_plda_pcie_axi4_slvl_arfunc</description>
              <bitRange>[22:8]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg196</name>
          <description>STG SYSCONSAIF SYSCFG 196</description>
          <addressOffset>0xc4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_slvl_awfunc</name>
              <description>u0_plda_pcie_axi4_slvl_awfunc</description>
              <bitRange>[14:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_bus_width_o</name>
              <description>u0_plda_pcie_bus_width_o</description>
              <bitRange>[16:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_bypass_codec</name>
              <description>u0_plda_pcie_bypass_codec</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_ckref_src</name>
              <description>u0_plda_pcie_ckref_src</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_clk_sel</name>
              <description>u0_plda_pcie_clk_sel</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_clkreq</name>
              <description>u0_plda_pcie_clkreq</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg200</name>
          <description>STG SYSCONSAIF SYSCFG 200</description>
          <addressOffset>0xc8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_31_0</name>
              <description>u0_plda_pcie_k_phyparam_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg204</name>
          <description>STG SYSCONSAIF SYSCFG 204</description>
          <addressOffset>0xcc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_63_32</name>
              <description>u0_plda_pcie_k_phyparam_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg208</name>
          <description>STG SYSCONSAIF SYSCFG 208</description>
          <addressOffset>0xd0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_95_64</name>
              <description>u0_plda_pcie_k_phyparam_95_64</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg212</name>
          <description>STG SYSCONSAIF SYSCFG 212</description>
          <addressOffset>0xd4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_127_96</name>
              <description>u0_plda_pcie_k_phyparam_127_96</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg216</name>
          <description>STG SYSCONSAIF SYSCFG 216</description>
          <addressOffset>0xd8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_159_128</name>
              <description>u0_plda_pcie_k_phyparam_159_128</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg220</name>
          <description>STG SYSCONSAIF SYSCFG 220</description>
          <addressOffset>0xdc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_191_160</name>
              <description>u0_plda_pcie_k_phyparam_191_160</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg224</name>
          <description>STG SYSCONSAIF SYSCFG 224</description>
          <addressOffset>0xe0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_223_192</name>
              <description>u0_plda_pcie_k_phyparam_223_192</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg228</name>
          <description>STG SYSCONSAIF SYSCFG 228</description>
          <addressOffset>0xe4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_255_224</name>
              <description>u0_plda_pcie_k_phyparam_255_224</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg232</name>
          <description>STG SYSCONSAIF SYSCFG 232</description>
          <addressOffset>0xe8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_287_256</name>
              <description>u0_plda_pcie_k_phyparam_287_256</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg236</name>
          <description>STG SYSCONSAIF SYSCFG 236</description>
          <addressOffset>0xec</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_319_288</name>
              <description>u0_plda_pcie_k_phyparam_319_288</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg240</name>
          <description>STG SYSCONSAIF SYSCFG 240</description>
          <addressOffset>0xf0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_351_320</name>
              <description>u0_plda_pcie_k_phyparam_351_320</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg244</name>
          <description>STG SYSCONSAIF SYSCFG 244</description>
          <addressOffset>0xf4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_383_352</name>
              <description>u0_plda_pcie_k_phyparam_383_352</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg248</name>
          <description>STG SYSCONSAIF SYSCFG 248</description>
          <addressOffset>0xf8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_415_384</name>
              <description>u0_plda_pcie_k_phyparam_415_384</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg252</name>
          <description>STG SYSCONSAIF SYSCFG 252</description>
          <addressOffset>0xfc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_447_416</name>
              <description>u0_plda_pcie_k_phyparam_447_416</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg256</name>
          <description>STG SYSCONSAIF SYSCFG 256</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_479_448</name>
              <description>u0_plda_pcie_k_phyparam_479_448</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg260</name>
          <description>STG SYSCONSAIF SYSCFG 260</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_511_480</name>
              <description>u0_plda_pcie_k_phyparam_511_480</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg264</name>
          <description>STG SYSCONSAIF SYSCFG 264</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_543_512</name>
              <description>u0_plda_pcie_k_phyparam_543_512</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg268</name>
          <description>STG SYSCONSAIF SYSCFG 268</description>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_575_544</name>
              <description>u0_plda_pcie_k_phyparam_575_544</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg272</name>
          <description>STG SYSCONSAIF SYSCFG 272</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_607_576</name>
              <description>u0_plda_pcie_k_phyparam_607_576</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg276</name>
          <description>STG SYSCONSAIF SYSCFG 276</description>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_639_608</name>
              <description>u0_plda_pcie_k_phyparam_639_608</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg280</name>
          <description>STG SYSCONSAIF SYSCFG 280</description>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_671_640</name>
              <description>u0_plda_pcie_k_phyparam_671_640</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg284</name>
          <description>STG SYSCONSAIF SYSCFG 284</description>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_703_672</name>
              <description>u0_plda_pcie_k_phyparam_703_672</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg288</name>
          <description>STG SYSCONSAIF SYSCFG 288</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_735_704</name>
              <description>u0_plda_pcie_k_phyparam_735_704</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg292</name>
          <description>STG SYSCONSAIF SYSCFG 292</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_767_736</name>
              <description>u0_plda_pcie_k_phyparam_767_736</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg296</name>
          <description>STG SYSCONSAIF SYSCFG 296</description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_799_768</name>
              <description>u0_plda_pcie_k_phyparam_799_768</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg300</name>
          <description>STG SYSCONSAIF SYSCFG 300</description>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_831_800</name>
              <description>u0_plda_pcie_k_phyparam_831_800</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg304</name>
          <description>STG SYSCONSAIF SYSCFG 304</description>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_k_phyparam_839_832</name>
              <description>u0_plda_pcie_k_phyparam_839_832</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_k_rp_nep</name>
              <description>u0_plda_pcie_k_rp_nep</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_l1sub_entack</name>
              <description>u0_plda_pcie_l1sub_entack</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_l1sub_entreq</name>
              <description>u0_plda_pcie_l1sub_entreq</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg308</name>
          <description>STG SYSCONSAIF SYSCFG 308</description>
          <addressOffset>0x134</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_local_interrupt_in</name>
              <description>u0_plda_pcie_local_interrupt_in</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg312</name>
          <description>STG SYSCONSAIF SYSCFG 312</description>
          <addressOffset>0x138</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_mperstn</name>
              <description>u0_plda_pcie_mperstn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_pcie_ebuf_mode</name>
              <description>u0_plda_pcie_pcie_ebuf_mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_pcie_phy_test_cfg</name>
              <description>u0_plda_pcie_pcie_phy_test_cfg</description>
              <bitRange>[24:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_pcie_rx_eq_training</name>
              <description>u0_plda_pcie_pcie_rx_eq_training</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_pcie_rxterm_en</name>
              <description>u0_plda_pcie_pcie_rxterm_en</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_pcie_tx_onezeros</name>
              <description>u0_plda_pcie_pcie_tx_onezeros</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg316</name>
          <description>STG SYSCONSAIF SYSCFG 316</description>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_pf0_offset</name>
              <description>u0_plda_pcie_pf0_offset</description>
              <bitRange>[19:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg320</name>
          <description>STG SYSCONSAIF SYSCFG 320</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_pf1_offset</name>
              <description>u0_plda_pcie_pf1_offset</description>
              <bitRange>[19:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg324</name>
          <description>STG SYSCONSAIF SYSCFG 324</description>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_pf2_offset</name>
              <description>u0_plda_pcie_pf2_offset</description>
              <bitRange>[19:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg328</name>
          <description>STG SYSCONSAIF SYSCFG 328</description>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_pf3_offset</name>
              <description>u0_plda_pcie_pf3_offset</description>
              <bitRange>[19:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_phy_mode</name>
              <description>u0_plda_pcie_phy_mode</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_pl_clkrem_allow</name>
              <description>u0_plda_pcie_pl_clkrem_allow</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_pl_clkreq_oen</name>
              <description>u0_plda_pcie_pl_clkreq_oen</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_pl_equ_phase</name>
              <description>u0_plda_pcie_pl_equ_phase</description>
              <bitRange>[25:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_pl_ltssm</name>
              <description>u0_plda_pcie_pl_ltssm</description>
              <bitRange>[30:26]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg332</name>
          <description>STG SYSCONSAIF SYSCFG 332</description>
          <addressOffset>0x14c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_pl_pclk_rate</name>
              <description>u0_plda_pcie_pl_pclk_rate</description>
              <bitRange>[4:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg336</name>
          <description>STG SYSCONSAIF SYSCFG 336</description>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_pl_sideband_in_31_0</name>
              <description>u0_plda_pcie_pl_sideband_in_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg340</name>
          <description>STG SYSCONSAIF SYSCFG 340</description>
          <addressOffset>0x154</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_pl_sideband_in_63_32</name>
              <description>u0_plda_pcie_pl_sideband_in_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg344</name>
          <description>STG SYSCONSAIF SYSCFG 344</description>
          <addressOffset>0x158</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_pl_sideband_out_31_0</name>
              <description>u0_plda_pcie_pl_sideband_out_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg348</name>
          <description>STG SYSCONSAIF SYSCFG 348</description>
          <addressOffset>0x15c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_pl_sideband_out_63_32</name>
              <description>u0_plda_pcie_pl_sideband_out_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg352</name>
          <description>STG SYSCONSAIF SYSCFG 352</description>
          <addressOffset>0x160</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_pl_wake_in</name>
              <description>u0_plda_pcie_pl_wake_in</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_pl_wake_oen</name>
              <description>u0_plda_pcie_pl_wake_oen</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_rx_standby_0</name>
              <description>u0_plda_pcie_rx_standby_0</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg356</name>
          <description>STG SYSCONSAIF SYSCFG 356</description>
          <addressOffset>0x164</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_in_31_0</name>
              <description>u0_plda_pcie_test_in_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg360</name>
          <description>STG SYSCONSAIF SYSCFG 360</description>
          <addressOffset>0x168</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_in_63_32</name>
              <description>u0_plda_pcie_test_in_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg364</name>
          <description>STG SYSCONSAIF SYSCFG 364</description>
          <addressOffset>0x16c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_31_0</name>
              <description>u0_plda_pcie_test_out_bridge_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg368</name>
          <description>STG SYSCONSAIF SYSCFG 368</description>
          <addressOffset>0x170</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_63_32</name>
              <description>u0_plda_pcie_test_out_bridge_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg372</name>
          <description>STG SYSCONSAIF SYSCFG 372</description>
          <addressOffset>0x174</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_95_64</name>
              <description>u0_plda_pcie_test_out_bridge_95_64</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg376</name>
          <description>STG SYSCONSAIF SYSCFG 376</description>
          <addressOffset>0x178</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_127_96</name>
              <description>u0_plda_pcie_test_out_bridge_127_96</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg380</name>
          <description>STG SYSCONSAIF SYSCFG 380</description>
          <addressOffset>0x17c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_159_128</name>
              <description>u0_plda_pcie_test_out_bridge_159_128</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg384</name>
          <description>STG SYSCONSAIF SYSCFG 384</description>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_191_160</name>
              <description>u0_plda_pcie_test_out_bridge_191_160</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg388</name>
          <description>STG SYSCONSAIF SYSCFG 388</description>
          <addressOffset>0x184</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_223_192</name>
              <description>u0_plda_pcie_test_out_bridge_223_192</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg392</name>
          <description>STG SYSCONSAIF SYSCFG 392</description>
          <addressOffset>0x188</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_255_224</name>
              <description>u0_plda_pcie_test_out_bridge_255_224</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg396</name>
          <description>STG SYSCONSAIF SYSCFG 396</description>
          <addressOffset>0x18c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_287_256</name>
              <description>u0_plda_pcie_test_out_bridge_287_256</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg400</name>
          <description>STG SYSCONSAIF SYSCFG 400</description>
          <addressOffset>0x190</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_319_288</name>
              <description>u0_plda_pcie_test_out_bridge_319_288</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg404</name>
          <description>STG SYSCONSAIF SYSCFG 404</description>
          <addressOffset>0x194</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_351_320</name>
              <description>u0_plda_pcie_test_out_bridge_351_320</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg408</name>
          <description>STG SYSCONSAIF SYSCFG 408</description>
          <addressOffset>0x198</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_383_352</name>
              <description>u0_plda_pcie_test_out_bridge_383_352</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg412</name>
          <description>STG SYSCONSAIF SYSCFG 412</description>
          <addressOffset>0x19c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_415_384</name>
              <description>u0_plda_pcie_test_out_bridge_415_384</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg416</name>
          <description>STG SYSCONSAIF SYSCFG 416</description>
          <addressOffset>0x1a0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_447_416</name>
              <description>u0_plda_pcie_test_out_bridge_447_416</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg420</name>
          <description>STG SYSCONSAIF SYSCFG 420</description>
          <addressOffset>0x1a4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_479_448</name>
              <description>u0_plda_pcie_test_out_bridge_479_448</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg424</name>
          <description>STG SYSCONSAIF SYSCFG 424</description>
          <addressOffset>0x1a8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_bridge_511_480</name>
              <description>u0_plda_pcie_test_out_bridge_511_480</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg428</name>
          <description>STG SYSCONSAIF SYSCFG 428</description>
          <addressOffset>0x1ac</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_31_0</name>
              <description>u0_plda_pcie_test_out_pcie_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg432</name>
          <description>STG SYSCONSAIF SYSCFG 432</description>
          <addressOffset>0x1b0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_63_32</name>
              <description>u0_plda_pcie_test_out_pcie_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg436</name>
          <description>STG SYSCONSAIF SYSCFG 436</description>
          <addressOffset>0x1b4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_95_64</name>
              <description>u0_plda_pcie_test_out_pcie_95_64</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg440</name>
          <description>STG SYSCONSAIF SYSCFG 440</description>
          <addressOffset>0x1b8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_127_96</name>
              <description>u0_plda_pcie_test_out_pcie_127_96</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg444</name>
          <description>STG SYSCONSAIF SYSCFG 444</description>
          <addressOffset>0x1bc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_159_128</name>
              <description>u0_plda_pcie_test_out_pcie_159_128</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg448</name>
          <description>STG SYSCONSAIF SYSCFG 448</description>
          <addressOffset>0x1c0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_191_160</name>
              <description>u0_plda_pcie_test_out_pcie_191_160</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg452</name>
          <description>STG SYSCONSAIF SYSCFG 452</description>
          <addressOffset>0x1c4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_223_192</name>
              <description>u0_plda_pcie_test_out_pcie_223_192</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg456</name>
          <description>STG SYSCONSAIF SYSCFG 456</description>
          <addressOffset>0x1c8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_255_224</name>
              <description>u0_plda_pcie_test_out_pcie_255_224</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg460</name>
          <description>STG SYSCONSAIF SYSCFG 460</description>
          <addressOffset>0x1cc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_287_256</name>
              <description>u0_plda_pcie_test_out_pcie_287_256</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg464</name>
          <description>STG SYSCONSAIF SYSCFG 464</description>
          <addressOffset>0x1d0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_319_288</name>
              <description>u0_plda_pcie_test_out_pcie_319_288</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg468</name>
          <description>STG SYSCONSAIF SYSCFG 468</description>
          <addressOffset>0x1d4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_351_320</name>
              <description>u0_plda_pcie_test_out_pcie_351_320</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg472</name>
          <description>STG SYSCONSAIF SYSCFG 472</description>
          <addressOffset>0x1d8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_383_352</name>
              <description>u0_plda_pcie_test_out_pcie_383_352</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg476</name>
          <description>STG SYSCONSAIF SYSCFG 476</description>
          <addressOffset>0x1dc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_415_384</name>
              <description>u0_plda_pcie_test_out_pcie_415_384</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg480</name>
          <description>STG SYSCONSAIF SYSCFG 480</description>
          <addressOffset>0x1e0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_447_416</name>
              <description>u0_plda_pcie_test_out_pcie_447_416</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg484</name>
          <description>STG SYSCONSAIF SYSCFG 484</description>
          <addressOffset>0x1e4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_479_448</name>
              <description>u0_plda_pcie_test_out_pcie_479_448</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg488</name>
          <description>STG SYSCONSAIF SYSCFG 488</description>
          <addressOffset>0x1e8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_out_pcie_511_480</name>
              <description>u0_plda_pcie_test_out_pcie_511_480</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg492</name>
          <description>STG SYSCONSAIF SYSCFG 492</description>
          <addressOffset>0x1ec</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_test_sel</name>
              <description>u0_plda_pcie_test_sel</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_tl_clock_freq</name>
              <description>u0_plda_pcie_tl_clock_freq</description>
              <bitRange>[25:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg500</name>
          <description>STG SYSCONSAIF SYSCFG 500</description>
          <addressOffset>0x1f4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_tx_pattern</name>
              <description>u0_plda_pcie_tx_pattern</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_usb3_bus_width</name>
              <description>u0_plda_pcie_usb3_bus_width</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_usb3_phy_enable</name>
              <description>u0_plda_pcie_usb3_phy_enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_usb3_rate</name>
              <description>u0_plda_pcie_usb3_rate</description>
              <bitRange>[6:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_usb3_rx_standby</name>
              <description>u0_plda_pcie_usb3_rx_standby</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_xwdecerr</name>
              <description>u0_plda_pcie_xwdecerr</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_xwerrclr</name>
              <description>u0_plda_pcie_xwerrclr</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_xwslverr</name>
              <description>u0_plda_pcie_xwslverr</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_sec_top_sramcfg_slp</name>
              <description>SRAM/ROM configuration. SLP: sleep enable, high active, default is low.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sec_top_sramcfg_sram_config_sd</name>
              <description>SRAM/ROM configuration. SD: shutdown enable, high active, default is low.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sec_top_sramcfg_rtsel</name>
              <description>SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[14:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sec_top_sramcfg_ptsel</name>
              <description>SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[16:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sec_top_sramcfg_trb</name>
              <description>SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sec_top_sramcfg_wtsel</name>
              <description>SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[20:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sec_top_sramcfg_vs</name>
              <description>SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sec_top_sramcfg_vg</name>
              <description>SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_plda_pcie_align_detect</name>
              <description>u0_plda_pcie_align_detect</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg504</name>
          <description>STG SYSCONSAIF SYSCFG 504</description>
          <addressOffset>0x1f8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_31_0</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg508</name>
          <description>STG SYSCONSAIF SYSCFG 508</description>
          <addressOffset>0x1fc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_63_32</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg512</name>
          <description>STG SYSCONSAIF SYSCFG 512</description>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_95_64</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_95_64</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg516</name>
          <description>STG SYSCONSAIF SYSCFG 516</description>
          <addressOffset>0x204</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_127_96</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_127_96</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg520</name>
          <description>STG SYSCONSAIF SYSCFG 520</description>
          <addressOffset>0x208</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_159_128</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_159_128</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg524</name>
          <description>STG SYSCONSAIF SYSCFG 524</description>
          <addressOffset>0x20c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_191_160</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_191_160</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg528</name>
          <description>STG SYSCONSAIF SYSCFG 528</description>
          <addressOffset>0x210</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_223_192</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_223_192</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg532</name>
          <description>STG SYSCONSAIF SYSCFG 532</description>
          <addressOffset>0x214</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_255_224</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_255_224</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg536</name>
          <description>STG SYSCONSAIF SYSCFG 536</description>
          <addressOffset>0x218</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_plda_pcie_axi4_mst0_aratomop_257_256</name>
              <description>u0_plda_pcie_axi4_mst0_aratomop_257_256</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_mst0_arfunc</name>
              <description>u0_plda_pcie_axi4_mst0_arfunc</description>
              <bitRange>[16:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_plda_pcie_axi4_mst0_arregion</name>
              <description>u0_plda_pcie_axi4_mst0_arregion</description>
              <bitRange>[20:17]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg540</name>
          <description>STG SYSCONSAIF SYSCFG 540</description>
          <addressOffset>0x21c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_mst0_aruser_31_0</name>
              <description>u1_plda_pcie_axi4_mst0_aruser_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg544</name>
          <description>STG SYSCONSAIF SYSCFG 544</description>
          <addressOffset>0x220</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_mst0_aruser_52_32</name>
              <description>u1_plda_pcie_axi4_mst0_aruser_52_32</description>
              <bitRange>[20:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg548</name>
          <description>STG SYSCONSAIF SYSCFG 548</description>
          <addressOffset>0x224</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_mst0_awfunc</name>
              <description>u1_plda_pcie_axi4_mst0_awfunc</description>
              <bitRange>[14:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_plda_pcie_axi4_mst0_awregion</name>
              <description>u1_plda_pcie_axi4_mst0_awregion</description>
              <bitRange>[18:15]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg552</name>
          <description>STG SYSCONSAIF SYSCFG 552</description>
          <addressOffset>0x228</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_mst0_awuser_31_0</name>
              <description>u1_plda_pcie_axi4_mst0_awuser_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg556</name>
          <description>STG SYSCONSAIF SYSCFG 556</description>
          <addressOffset>0x22c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_mst0_awuser_42_32</name>
              <description>u1_plda_pcie_axi4_mst0_awuser_42_32</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_plda_pcie_axi4_mst0_rderr</name>
              <description>u1_plda_pcie_axi4_mst0_rderr</description>
              <bitRange>[18:11]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg560</name>
          <description>STG SYSCONSAIF SYSCFG 560</description>
          <addressOffset>0x230</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_mst0_ruser</name>
              <description>u1_plda_pcie_axi4_mst0_ruser</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg564</name>
          <description>STG SYSCONSAIF SYSCFG 564</description>
          <addressOffset>0x234</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_mst0_wderr</name>
              <description>u1_plda_pcie_axi4_mst0_wderr</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg568</name>
          <description>STG SYSCONSAIF SYSCFG 568</description>
          <addressOffset>0x238</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_aratomop_31_0</name>
              <description>u1_plda_pcie_axi4_slv0_aratomop_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg572</name>
          <description>STG SYSCONSAIF SYSCFG 572</description>
          <addressOffset>0x23c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_aratomop_63_32</name>
              <description>u1_plda_pcie_axi4_slv0_aratomop_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg576</name>
          <description>STG SYSCONSAIF SYSCFG 576</description>
          <addressOffset>0x240</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_aratomop_95_64</name>
              <description>u1_plda_pcie_axi4_slv0_aratomop_95_64</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg580</name>
          <description>STG SYSCONSAIF SYSCFG 580</description>
          <addressOffset>0x244</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_aratomop_127_96</name>
              <description>u1_plda_pcie_axi4_slv0_aratomop_127_96</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg584</name>
          <description>STG SYSCONSAIF SYSCFG 584</description>
          <addressOffset>0x248</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_aratomop_159_128</name>
              <description>u1_plda_pcie_axi4_slv0_aratomop_159_128</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg588</name>
          <description>STG SYSCONSAIF SYSCFG 588</description>
          <addressOffset>0x24c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_aratomop_191_160</name>
              <description>u1_plda_pcie_axi4_slv0_aratomop_191_160</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg592</name>
          <description>STG SYSCONSAIF SYSCFG 592</description>
          <addressOffset>0x250</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_aratomop_223_192</name>
              <description>u1_plda_pcie_axi4_slv0_aratomop_223_192</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg596</name>
          <description>STG SYSCONSAIF SYSCFG 596</description>
          <addressOffset>0x254</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_aratomop_255_224</name>
              <description>u1_plda_pcie_axi4_slv0_aratomop_255_224</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg600</name>
          <description>STG SYSCONSAIF SYSCFG 600</description>
          <addressOffset>0x258</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_mst0_aratomop_257_256</name>
              <description>u1_plda_pcie_axi4_mst0_aratomop_257_256</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_axi4_slv0_arfunc</name>
              <description>u1_plda_pcie_axi4_slv0_arfunc</description>
              <bitRange>[16:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_axi4_slv0_arregion</name>
              <description>u1_plda_pcie_axi4_slv0_arregion</description>
              <bitRange>[20:17]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg604</name>
          <description>STG SYSCONSAIF SYSCFG 604</description>
          <addressOffset>0x25c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_aruser_31_0</name>
              <description>u1_plda_pcie_axi4_slv0_aruser_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg608</name>
          <description>STG SYSCONSAIF SYSCFG 608</description>
          <addressOffset>0x260</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_aruser_40_32</name>
              <description>u1_plda_pcie_axi4_slv0_aruser_40_32</description>
              <bitRange>[8:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_axi4_slv0_awfunc</name>
              <description>u1_plda_pcie_axi4_slv0_awfunc</description>
              <bitRange>[23:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_axi4_slv0_awregion</name>
              <description>u1_plda_pcie_axi4_slv0_awregion</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg612</name>
          <description>STG SYSCONSAIF SYSCFG 612</description>
          <addressOffset>0x264</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_awuser_31_0</name>
              <description>u1_plda_pcie_axi4_slv0_awuser_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg616</name>
          <description>STG SYSCONSAIF SYSCFG 616</description>
          <addressOffset>0x268</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_awuser_40_32</name>
              <description>u1_plda_pcie_axi4_slv0_awuser_40_32</description>
              <bitRange>[8:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_axi4_slv0_rderr</name>
              <description>u1_plda_pcie_axi4_slv0_rderr</description>
              <bitRange>[16:9]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg620</name>
          <description>STG SYSCONSAIF SYSCFG 620</description>
          <addressOffset>0x26c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_ruser</name>
              <description>u1_plda_pcie_axi4_slv0_ruser</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg624</name>
          <description>STG SYSCONSAIF SYSCFG 624</description>
          <addressOffset>0x270</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slv0_wderr</name>
              <description>u1_plda_pcie_axi4_slv0_wderr</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_axi4_slvl_arfunc</name>
              <description>u1_plda_pcie_axi4_slvl_arfunc</description>
              <bitRange>[22:8]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg628</name>
          <description>STG SYSCONSAIF SYSCFG 628</description>
          <addressOffset>0x274</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_axi4_slvl_awfunc</name>
              <description>u1_plda_pcie_axi4_slvl_awfunc</description>
              <bitRange>[14:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_bus_width_o</name>
              <description>u1_plda_pcie_bus_width_o</description>
              <bitRange>[16:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_plda_pcie_bypass_codec</name>
              <description>u1_plda_pcie_bypass_codec</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_ckref_src</name>
              <description>u1_plda_pcie_ckref_src</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_clk_sel</name>
              <description>u1_plda_pcie_clk_sel</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_clkreq</name>
              <description>u1_plda_pcie_clkreq</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg632</name>
          <description>STG SYSCONSAIF SYSCFG 632</description>
          <addressOffset>0x278</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_31_0</name>
              <description>u1_plda_pcie_k_phyparam_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg636</name>
          <description>STG SYSCONSAIF SYSCFG 636</description>
          <addressOffset>0x27c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_63_32</name>
              <description>u1_plda_pcie_k_phyparam_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg640</name>
          <description>STG SYSCONSAIF SYSCFG 640</description>
          <addressOffset>0x280</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_95_64</name>
              <description>u1_plda_pcie_k_phyparam_95_64</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg644</name>
          <description>STG SYSCONSAIF SYSCFG 644</description>
          <addressOffset>0x284</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_127_96</name>
              <description>u1_plda_pcie_k_phyparam_127_96</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg648</name>
          <description>STG SYSCONSAIF SYSCFG 648</description>
          <addressOffset>0x288</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_159_128</name>
              <description>u1_plda_pcie_k_phyparam_159_128</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg652</name>
          <description>STG SYSCONSAIF SYSCFG 652</description>
          <addressOffset>0x28c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_191_160</name>
              <description>u1_plda_pcie_k_phyparam_191_160</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg656</name>
          <description>STG SYSCONSAIF SYSCFG 656</description>
          <addressOffset>0x290</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_223_192</name>
              <description>u1_plda_pcie_k_phyparam_223_192</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg660</name>
          <description>STG SYSCONSAIF SYSCFG 660</description>
          <addressOffset>0x294</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_255_224</name>
              <description>u1_plda_pcie_k_phyparam_255_224</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg664</name>
          <description>STG SYSCONSAIF SYSCFG 664</description>
          <addressOffset>0x298</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_287_256</name>
              <description>u1_plda_pcie_k_phyparam_287_256</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg668</name>
          <description>STG SYSCONSAIF SYSCFG 668</description>
          <addressOffset>0x29c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_319_288</name>
              <description>u1_plda_pcie_k_phyparam_319_288</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg672</name>
          <description>STG SYSCONSAIF SYSCFG 672</description>
          <addressOffset>0x2a0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_351_320</name>
              <description>u1_plda_pcie_k_phyparam_351_320</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg676</name>
          <description>STG SYSCONSAIF SYSCFG 676</description>
          <addressOffset>0x2a4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_383_352</name>
              <description>u1_plda_pcie_k_phyparam_383_352</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg680</name>
          <description>STG SYSCONSAIF SYSCFG 680</description>
          <addressOffset>0x2a8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_415_384</name>
              <description>u1_plda_pcie_k_phyparam_415_384</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg684</name>
          <description>STG SYSCONSAIF SYSCFG 684</description>
          <addressOffset>0x2ac</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_447_416</name>
              <description>u1_plda_pcie_k_phyparam_447_416</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg688</name>
          <description>STG SYSCONSAIF SYSCFG 688</description>
          <addressOffset>0x2b0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_479_448</name>
              <description>u1_plda_pcie_k_phyparam_479_448</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg692</name>
          <description>STG SYSCONSAIF SYSCFG 692</description>
          <addressOffset>0x2b4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_511_480</name>
              <description>u1_plda_pcie_k_phyparam_511_480</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg696</name>
          <description>STG SYSCONSAIF SYSCFG 696</description>
          <addressOffset>0x2b8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_543_512</name>
              <description>u1_plda_pcie_k_phyparam_543_512</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg700</name>
          <description>STG SYSCONSAIF SYSCFG 700</description>
          <addressOffset>0x2bc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_575_544</name>
              <description>u1_plda_pcie_k_phyparam_575_544</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg704</name>
          <description>STG SYSCONSAIF SYSCFG 704</description>
          <addressOffset>0x2c0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_607_576</name>
              <description>u1_plda_pcie_k_phyparam_607_576</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg708</name>
          <description>STG SYSCONSAIF SYSCFG 708</description>
          <addressOffset>0x2c4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_639_608</name>
              <description>u1_plda_pcie_k_phyparam_639_608</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg712</name>
          <description>STG SYSCONSAIF SYSCFG 712</description>
          <addressOffset>0x2c8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_671_640</name>
              <description>u1_plda_pcie_k_phyparam_671_640</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg716</name>
          <description>STG SYSCONSAIF SYSCFG 716</description>
          <addressOffset>0x2cc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_703_672</name>
              <description>u1_plda_pcie_k_phyparam_703_672</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg720</name>
          <description>STG SYSCONSAIF SYSCFG 720</description>
          <addressOffset>0x2d0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_735_704</name>
              <description>u1_plda_pcie_k_phyparam_735_704</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg724</name>
          <description>STG SYSCONSAIF SYSCFG 724</description>
          <addressOffset>0x2d4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_767_736</name>
              <description>u1_plda_pcie_k_phyparam_767_736</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg728</name>
          <description>STG SYSCONSAIF SYSCFG 728</description>
          <addressOffset>0x2d8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_799_768</name>
              <description>u1_plda_pcie_k_phyparam_799_768</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg732</name>
          <description>STG SYSCONSAIF SYSCFG 732</description>
          <addressOffset>0x2dc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_831_800</name>
              <description>u1_plda_pcie_k_phyparam_831_800</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg736</name>
          <description>STG SYSCONSAIF SYSCFG 736</description>
          <addressOffset>0x2e0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_k_phyparam_839_832</name>
              <description>u1_plda_pcie_k_phyparam_839_832</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_k_rp_nep</name>
              <description>u1_plda_pcie_k_rp_nep</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_l1sub_entack</name>
              <description>u1_plda_pcie_l1sub_entack</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_plda_pcie_l1sub_entreq</name>
              <description>u1_plda_pcie_l1sub_entreq</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg740</name>
          <description>STG SYSCONSAIF SYSCFG 740</description>
          <addressOffset>0x2e4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_local_interrupt_in</name>
              <description>u1_plda_pcie_local_interrupt_in</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg744</name>
          <description>STG SYSCONSAIF SYSCFG 744</description>
          <addressOffset>0x2e8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_mperstn</name>
              <description>u1_plda_pcie_mperstn</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_pcie_ebuf_mode</name>
              <description>u1_plda_pcie_pcie_ebuf_mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_pcie_phy_test_cfg</name>
              <description>u1_plda_pcie_pcie_phy_test_cfg</description>
              <bitRange>[24:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_pcie_rx_eq_training</name>
              <description>u1_plda_pcie_pcie_rx_eq_training</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_pcie_rxterm_en</name>
              <description>u1_plda_pcie_pcie_rxterm_en</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_pcie_tx_oneszeros</name>
              <description>u1_plda_pcie_pcie_tx_oneszeros</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg748</name>
          <description>STG SYSCONSAIF SYSCFG 748</description>
          <addressOffset>0x2ec</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_pf0_offset</name>
              <description>u1_plda_pcie_pf0_offset</description>
              <bitRange>[19:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg752</name>
          <description>STG SYSCONSAIF SYSCFG 752</description>
          <addressOffset>0x2f0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_pf1_offset</name>
              <description>u1_plda_pcie_pf1_offset</description>
              <bitRange>[19:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg756</name>
          <description>STG SYSCONSAIF SYSCFG 756</description>
          <addressOffset>0x2f4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_pf2_offset</name>
              <description>u1_plda_pcie_pf2_offset</description>
              <bitRange>[19:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg760</name>
          <description>STG SYSCONSAIF SYSCFG 760</description>
          <addressOffset>0x2f8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_pf3_offset</name>
              <description>u1_plda_pcie_pf3_offset</description>
              <bitRange>[19:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_phy_mode</name>
              <description>u1_plda_pcie_phy_mode</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_pl_clkrem_allow</name>
              <description>u1_plda_pcie_pl_clkrem_allow</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_pl_clkreq_oen</name>
              <description>u1_plda_pcie_pl_clkreq_oen</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_plda_pcie_pl_equ_phase</name>
              <description>u1_plda_pcie_pl_equ_phase</description>
              <bitRange>[25:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_plda_pcie_pl_ltssm</name>
              <description>u1_plda_pcie_pl_ltssm</description>
              <bitRange>[30:26]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg764</name>
          <description>STG SYSCONSAIF SYSCFG 764</description>
          <addressOffset>0x2fc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_pl_pclk_rate</name>
              <description>u1_plda_pcie_pl_pclk_rate</description>
              <bitRange>[4:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg768</name>
          <description>STG SYSCONSAIF SYSCFG 768</description>
          <addressOffset>0x300</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_pl_sideband_in_31_0</name>
              <description>u1_plda_pcie_pl_sideband_in_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg772</name>
          <description>STG SYSCONSAIF SYSCFG 772</description>
          <addressOffset>0x304</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_pl_sideband_in_63_32</name>
              <description>u1_plda_pcie_pl_sideband_in_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg776</name>
          <description>STG SYSCONSAIF SYSCFG 776</description>
          <addressOffset>0x308</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_pl_sideband_out_31_0</name>
              <description>u1_plda_pcie_pl_sideband_out_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg780</name>
          <description>STG SYSCONSAIF SYSCFG 780</description>
          <addressOffset>0x30c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_pl_sideband_out_63_32</name>
              <description>u1_plda_pcie_pl_sideband_out_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg784</name>
          <description>STG SYSCONSAIF SYSCFG 784</description>
          <addressOffset>0x310</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_pl_wake_in</name>
              <description>u1_plda_pcie_pl_wake_in</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_pl_wake_oen</name>
              <description>u1_plda_pcie_pl_wake_oen</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_plda_pcie_rx_standby_o</name>
              <description>u1_plda_pcie_rx_standby_o</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg788</name>
          <description>STG SYSCONSAIF SYSCFG 788</description>
          <addressOffset>0x314</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_in_31_0</name>
              <description>u1_plda_pcie_test_in_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg792</name>
          <description>STG SYSCONSAIF SYSCFG 792</description>
          <addressOffset>0x318</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_in_63_32</name>
              <description>u1_plda_pcie_test_in_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg796</name>
          <description>STG SYSCONSAIF SYSCFG 796</description>
          <addressOffset>0x31c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_31_0</name>
              <description>u1_plda_pcie_test_out_bridge_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg800</name>
          <description>STG SYSCONSAIF SYSCFG 800</description>
          <addressOffset>0x320</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_63_32</name>
              <description>u1_plda_pcie_test_out_bridge_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg804</name>
          <description>STG SYSCONSAIF SYSCFG 804</description>
          <addressOffset>0x324</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_95_64</name>
              <description>u1_plda_pcie_test_out_bridge_95_64</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg808</name>
          <description>STG SYSCONSAIF SYSCFG 808</description>
          <addressOffset>0x328</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_127_96</name>
              <description>u1_plda_pcie_test_out_bridge_127_96</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg812</name>
          <description>STG SYSCONSAIF SYSCFG 812</description>
          <addressOffset>0x32c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_159_128</name>
              <description>u1_plda_pcie_test_out_bridge_159_128</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg816</name>
          <description>STG SYSCONSAIF SYSCFG 816</description>
          <addressOffset>0x330</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_191_160</name>
              <description>u1_plda_pcie_test_out_bridge_191_160</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg820</name>
          <description>STG SYSCONSAIF SYSCFG 820</description>
          <addressOffset>0x334</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_223_192</name>
              <description>u1_plda_pcie_test_out_bridge_223_192</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg824</name>
          <description>STG SYSCONSAIF SYSCFG 824</description>
          <addressOffset>0x338</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_255_224</name>
              <description>u1_plda_pcie_test_out_bridge_255_224</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg828</name>
          <description>STG SYSCONSAIF SYSCFG 828</description>
          <addressOffset>0x33c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_287_256</name>
              <description>u1_plda_pcie_test_out_bridge_287_256</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg832</name>
          <description>STG SYSCONSAIF SYSCFG 832</description>
          <addressOffset>0x340</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_319_288</name>
              <description>u1_plda_pcie_test_out_bridge_319_288</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg836</name>
          <description>STG SYSCONSAIF SYSCFG 836</description>
          <addressOffset>0x344</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_351_320</name>
              <description>u1_plda_pcie_test_out_bridge_351_320</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg840</name>
          <description>STG SYSCONSAIF SYSCFG 840</description>
          <addressOffset>0x348</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_383_352</name>
              <description>u1_plda_pcie_test_out_bridge_383_352</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg844</name>
          <description>STG SYSCONSAIF SYSCFG 844</description>
          <addressOffset>0x34c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_415_384</name>
              <description>u1_plda_pcie_test_out_bridge_415_384</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg848</name>
          <description>STG SYSCONSAIF SYSCFG 848</description>
          <addressOffset>0x350</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_447_416</name>
              <description>u1_plda_pcie_test_out_bridge_447_416</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg852</name>
          <description>STG SYSCONSAIF SYSCFG 852</description>
          <addressOffset>0x354</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_479_448</name>
              <description>u1_plda_pcie_test_out_bridge_479_448</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg856</name>
          <description>STG SYSCONSAIF SYSCFG 856</description>
          <addressOffset>0x358</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_bridge_511_480</name>
              <description>u1_plda_pcie_test_out_bridge_511_480</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg860</name>
          <description>STG SYSCONSAIF SYSCFG 860</description>
          <addressOffset>0x35c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_31_0</name>
              <description>u1_plda_pcie_test_out_pcie_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg864</name>
          <description>STG SYSCONSAIF SYSCFG 864</description>
          <addressOffset>0x360</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_63_32</name>
              <description>u1_plda_pcie_test_out_pcie_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg868</name>
          <description>STG SYSCONSAIF SYSCFG 868</description>
          <addressOffset>0x364</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_95_64</name>
              <description>u1_plda_pcie_test_out_pcie_95_64</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg872</name>
          <description>STG SYSCONSAIF SYSCFG 872</description>
          <addressOffset>0x368</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_127_96</name>
              <description>u1_plda_pcie_test_out_pcie_127_96</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg876</name>
          <description>STG SYSCONSAIF SYSCFG 876</description>
          <addressOffset>0x36c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_159_128</name>
              <description>u1_plda_pcie_test_out_pcie_159_128</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg880</name>
          <description>STG SYSCONSAIF SYSCFG 880</description>
          <addressOffset>0x370</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_191_160</name>
              <description>u1_plda_pcie_test_out_pcie_191_160</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg884</name>
          <description>STG SYSCONSAIF SYSCFG 884</description>
          <addressOffset>0x374</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_223_192</name>
              <description>u1_plda_pcie_test_out_pcie_223_192</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg888</name>
          <description>STG SYSCONSAIF SYSCFG 888</description>
          <addressOffset>0x378</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_255_224</name>
              <description>u1_plda_pcie_test_out_pcie_255_224</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg892</name>
          <description>STG SYSCONSAIF SYSCFG 892</description>
          <addressOffset>0x37c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_287_256</name>
              <description>u1_plda_pcie_test_out_pcie_287_256</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg896</name>
          <description>STG SYSCONSAIF SYSCFG 896</description>
          <addressOffset>0x380</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_319_288</name>
              <description>u1_plda_pcie_test_out_pcie_319_288</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg900</name>
          <description>STG SYSCONSAIF SYSCFG 900</description>
          <addressOffset>0x384</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_351_320</name>
              <description>u1_plda_pcie_test_out_pcie_351_320</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg904</name>
          <description>STG SYSCONSAIF SYSCFG 904</description>
          <addressOffset>0x388</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_383_352</name>
              <description>u1_plda_pcie_test_out_pcie_383_352</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg908</name>
          <description>STG SYSCONSAIF SYSCFG 908</description>
          <addressOffset>0x38c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_415_384</name>
              <description>u1_plda_pcie_test_out_pcie_415_384</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg912</name>
          <description>STG SYSCONSAIF SYSCFG 912</description>
          <addressOffset>0x390</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_447_416</name>
              <description>u1_plda_pcie_test_out_pcie_447_416</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg916</name>
          <description>STG SYSCONSAIF SYSCFG 916</description>
          <addressOffset>0x394</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_479_448</name>
              <description>u1_plda_pcie_test_out_pcie_479_448</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg920</name>
          <description>STG SYSCONSAIF SYSCFG 920</description>
          <addressOffset>0x398</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_out_pcie_511_480</name>
              <description>u1_plda_pcie_test_out_pcie_511_480</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg924</name>
          <description>STG SYSCONSAIF SYSCFG 924</description>
          <addressOffset>0x39c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_test_sel</name>
              <description>u1_plda_pcie_test_sel</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_tl_clock_freq</name>
              <description>u1_plda_pcie_tl_clock_freq</description>
              <bitRange>[25:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg928</name>
          <description>STG SYSCONSAIF SYSCFG 928</description>
          <addressOffset>0x3a0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_tl_ctrl_hotplug</name>
              <description>u1_plda_pcie_tl_ctrl_hotplug</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_plda_pcie_tl_report_hotplug</name>
              <description>u1_plda_pcie_tl_report_hotplug</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>stg_sysconsaif_syscfg932</name>
          <description>STG SYSCONSAIF SYSCFG 932</description>
          <addressOffset>0x3a4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_plda_pcie_tx_pattern</name>
              <description>u1_plda_pcie_tx_pattern</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_usb3_bus_width</name>
              <description>u1_plda_pcie_usb3_bus_width</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_usb3_phy_enable</name>
              <description>u1_plda_pcie_usb3_phy_enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_usb3_rate</name>
              <description>u1_plda_pcie_usb3_rate</description>
              <bitRange>[6:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_usb3_rx_standby</name>
              <description>u1_plda_pcie_usb3_rx_standby</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_xwdecerr</name>
              <description>u1_plda_pcie_xwdecerr</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_plda_pcie_xwerrclr</name>
              <description>u1_plda_pcie_xwerrclr</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_plda_pcie_xwslverr</name>
              <description>u1_plda_pcie_xwslverr</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>syscon_0</name>
      <description>From syscon, peripheral generator</description>
      <baseAddress>0x10240000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_dw_apb_uart_3</name>
      <description>From snps,dw-apb-uart, peripheral generator</description>
      <baseAddress>0x12000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_dw_apb_uart_4</name>
      <description>From snps,dw-apb-uart, peripheral generator</description>
      <baseAddress>0x12010000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_dw_apb_uart_5</name>
      <description>From snps,dw-apb-uart, peripheral generator</description>
      <baseAddress>0x12020000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_designware_i2c_3</name>
      <description>From snps,designware-i2c, peripheral generator</description>
      <baseAddress>0x12030000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_designware_i2c_4</name>
      <description>From snps,designware-i2c, peripheral generator</description>
      <baseAddress>0x12040000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_designware_i2c_5</name>
      <description>From snps,designware-i2c, peripheral generator</description>
      <baseAddress>0x12050000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>atmel_24c04_0</name>
      <description>From atmel,24c04, peripheral generator</description>
      <baseAddress>0x50</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x50</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_designware_i2c_6</name>
      <description>From snps,designware-i2c, peripheral generator</description>
      <baseAddress>0x12060000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>jedec_spi_nor_0</name>
      <description>From jedec,spi-nor, peripheral generator</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_pwm_0</name>
      <description>From starfive,jh7110-pwm, peripheral generator</description>
      <baseAddress>0x120D0000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>cntr</name>
          <description>PTC counter register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>cntr</name>
              <description>PWM PTC counter</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>hrc</name>
          <description>PTC duty-cycle register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>hrc</name>
              <description>PWM PTC duty-cycle value</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>lrc</name>
          <description>PTC period register</description>
          <addressOffset>0x8</addressOffset>
          <fields>
            <field>
              <name>lrc</name>
              <description>PWM PTC period value</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ctrl</name>
          <description>PTC control register</description>
          <addressOffset>0xc</addressOffset>
          <fields>
            <field>
              <name>en</name>
              <description>PWM PTC enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>eclk</name>
              <description>PWM PTC enable clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>nec</name>
              <description>PWM PTC nec</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>oe</name>
              <description>PWM PTC oe</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>single</name>
              <description>PWM PTC single</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>inte</name>
              <description>PWM PTC interrupt enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>int</name>
              <description>PWM PTC interrupt</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>cntrrst</name>
              <description>PWM PTC counter reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>capte</name>
              <description>PWM PTC capte</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_syscrg_0</name>
      <description>From starfive,jh7110-syscrg, peripheral generator</description>
      <baseAddress>0x13020000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>clk_cpu_root</name>
          <description>Clock CPU Root</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_osc, clk_pll0</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_cpu_core</name>
          <description>Clock CPU Core</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=7, Default=1, Min=1, Typical=1</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_cpu_bus</name>
          <description>Clock CPU Bus</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gpu_root</name>
          <description>Clock GPU Root</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_pll2, clk_pll1</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_peripheral_root</name>
          <description>Clock Peripheral Root</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_pll0, clk_pll2</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_bus_root</name>
          <description>Clock Bus Root</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_osc, clk_pll2</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_nocstg_bus</name>
          <description>Clock NOCSTG Bus</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=3, Default=3, Min=3, Typical=3</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_axi_cfg0</name>
          <description>Clock AXI Configuration 0</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=3, Default=3, Min=3, Typical=3</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_stg_axiahb</name>
          <description>Clock STG AXI AHB</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_ahb0</name>
          <description>Clock AHB 0</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_ahb1</name>
          <description>Clock AHB 1</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_apb_bus</name>
          <description>Clock APB Bus</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=8, Default=4, Min=4, Typical=4</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_apb0</name>
          <description>Clock APB 0</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_pll0_div2</name>
          <description>Clock PLL 0 Divider 2</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_pll1_div2</name>
          <description>Clock PLL 1 Divider 2</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_pll2_div2</name>
          <description>Clock PLL 2 Divider 2</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_audio_root</name>
          <description>Clock Audio Root</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=8, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_mclk_inner</name>
          <description>Clock MCLK Inner</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=64, Default=12, Min=12, Typical=12</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_mclk</name>
          <description>Clock MCLK</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_mclk_inner, clk_mclk_ext</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_mclk_out</name>
          <description>Clock MCLK Out</description>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_isp_2x</name>
          <description>Clock ISP 2x</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_pll2, clk_pll1</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=8, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_isp_axi</name>
          <description>Clock ISP AXI</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=4, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gclk0</name>
          <description>Clock GCLK 0</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=62, Default=20, Min=16, Typical=20</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gclk1</name>
          <description>Clock GCLK 1</description>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=62, Default=16, Min=16, Typical=16</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gclk2</name>
          <description>Clock GCLK 2</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=62, Default=12, Min=12, Typical=12</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_core0</name>
          <description>U7MC Core Clock 0</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_core1</name>
          <description>U7MC Core Clock 1</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_core2</name>
          <description>U7MC Core Clock 2</description>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_core3</name>
          <description>U7MC Core Clock 3</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_core4</name>
          <description>U7MC Core Clock 4</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_debug</name>
          <description>U7MC Debug Clock</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>u7mc_rtc_toggle</name>
          <description>U7MC RTC Toggle</description>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=6, Default=6, Min=6, Typical=6</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_trace0</name>
          <description>U7MC Trace Clock 0</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_trace1</name>
          <description>U7MC Trace Clock 1</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_trace2</name>
          <description>U7MC Trace Clock 2</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_trace3</name>
          <description>U7MC Trace Clock 3</description>
          <addressOffset>0x8c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_trace4</name>
          <description>U7MC Trace Clock 4</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u7mc_trace_com</name>
          <description>U7MC Trace Clock COM</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_sft7110_noc_bus_clk_cpu_axi</name>
          <description>clk_u0_sft7110_noc_bus_clk_cpu_axi</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_sft7110_noc_bus_clk_axicfg0_axi</name>
          <description>clk_u0_sft7110_noc_bus_clk_axicfg0_axi</description>
          <addressOffset>0x9c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_osc_div2</name>
          <description>clk_osc_div2</description>
          <addressOffset>0xa0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_pll1_div4</name>
          <description>clk_pll1_div4</description>
          <addressOffset>0xa4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_pll1_div8</name>
          <description>clk_pll1_div8</description>
          <addressOffset>0xa8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_ddr_bus</name>
          <description>clk_ddr_bus</description>
          <addressOffset>0xac</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_osc_div2, clk_pll1_div4, clk_pll1_div8</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_ddr_sft7110_clk_axi</name>
          <description>clk_u0_ddr_sfft7110_clk_axi</description>
          <addressOffset>0xb0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gpu_core</name>
          <description>clk_gpu_core</description>
          <addressOffset>0xb4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=7, Default=3, Min=3, Typical=3</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_img_gpu_core_clk</name>
          <description>clk_u0_img_gpu_core_clk</description>
          <addressOffset>0xb8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_img_gpu_sys_clk</name>
          <description>clk_u0_img_gpu_sys_clk</description>
          <addressOffset>0xbc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_img_gpu_clk_apb</name>
          <description>clk_u0_img_gpu_clk_apb</description>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_gpu_rtc_toggle</name>
          <description>clk_u0_gpu_rtc_toggle</description>
          <addressOffset>0xc4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=12, Default=12, Min=12, Typical=12</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_sft7110_noc_bus_clk_gpu_axi</name>
          <description>clk_u0_sft7110_noc_bus_clk_gpu_axi</description>
          <addressOffset>0xc8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_dom_isp_top_clk_dom_isp_top_clk_ispcore_2x</name>
          <description>clk_u0_dom_isp_top_clk_dom_isp_top_clk_ispcore_2x</description>
          <addressOffset>0xcc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_dom_isp_top_clk_dom_isp_top_clk_isp_axi</name>
          <description>clk_u0_dom_isp_top_clk_dom_isp_top_clk_isp_axi</description>
          <addressOffset>0xd0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_sft7110_noc_bux_clk_isp_axi</name>
          <description>clk_u0_sft7110_noc_bux_clk_isp_axi</description>
          <addressOffset>0xd4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_hifi4_core</name>
          <description>clk_hifi4_core</description>
          <addressOffset>0xd8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=15, Default=3, Min=3, Typical=3</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_hifi4_axi</name>
          <description>clk_hifi4_axi</description>
          <addressOffset>0xdc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_axi_cfg1_dec_clk_main</name>
          <description>clk_u0_axi_cfg1_dec_clk_main</description>
          <addressOffset>0xe0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_axi_cfg1_dec_clk_ahb</name>
          <description>clk_u0_axi_cfg1_dec_clk_ahb</description>
          <addressOffset>0xe4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_dom_vout_top_clk_dom_vout_top_clk_vout_src</name>
          <description>clk_u0_dom_vout_top_clk_dom_vout_top_clk_vout_src</description>
          <addressOffset>0xe8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_vout_axi_divcfg</name>
          <description>Clock Video Output AXI DIVCFG</description>
          <addressOffset>0xec</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=7, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_noc_display_axi</name>
          <description>Clock NOC Display AXI</description>
          <addressOffset>0xf0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_vout_ahb</name>
          <description>Clock Video Output AHB</description>
          <addressOffset>0xf4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_vout_axi_icg</name>
          <description>Clock Video Output AXI ICG</description>
          <addressOffset>0xf8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_vout_hdmi_tx0_mclk</name>
          <description>Clock Video Output HDMI TX0 MCLK</description>
          <addressOffset>0xfc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_vout_mipi_phy</name>
          <description>Clock Video Output MIPI PHY Reference</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=2, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_jpeg_codec_axi</name>
          <description>Clock JPEG Codec AXI</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=16, Default=6, Min=6, Typical=6</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_codaj12_axi</name>
          <description>CODAJ12 Clock AXI</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_codaj12_core</name>
          <description>CODAJ12 Clock Core</description>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=16, Default=6, Min=6, Typical=6</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_codaj12_apb</name>
          <description>CODAJ12 Clock APB</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_vdec_axi</name>
          <description>Clock Video Decoder AXI</description>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=7, Default=3, Min=3, Typical=3</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wave511_axi</name>
          <description>Clock WAVE511 AXI</description>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wave511_bpu</name>
          <description>Clock WAVE511 BPU</description>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=7, Default=3, Min=3, Typical=3</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wave511_vce</name>
          <description>Clock WAVE511 VCE</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=7, Default=2, Min=3, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wave511_apb</name>
          <description>Clock WAVE511 APB</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wave511_jpg_arb</name>
          <description>Clock WAVE511 JPG ARB</description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wave511_jpg_main</name>
          <description>Clock WAVE511 JPG Main</description>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_noc_vdec_axi</name>
          <description>Clock NOC Video Decoder AXI</description>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_venc_axi</name>
          <description>Clock Video Encoder AXI</description>
          <addressOffset>0x134</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=15, Default=5, Min=5, Typical=5</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wave420l_axi</name>
          <description>Clock WAVE420L AXI</description>
          <addressOffset>0x138</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wave420l_bpu</name>
          <description>Clock WAVE420L BPU</description>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=15, Default=5, Min=5, Typical=5</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wave420l_vce</name>
          <description>Clock WAVE420L VCE</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=15, Default=5, Min=5, Typical=5</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wave420l_apb</name>
          <description>Clock WAVE420L APB</description>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_noc_venc_axi</name>
          <description>Clock NOC Video Encoder AXI</description>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_axi_cfg0_dec_main_div</name>
          <description>Clock AXI Config 0 DEC Main Divider</description>
          <addressOffset>0x14c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_axi_cfg0_dec_main</name>
          <description>Clock AXI Config 0 DEC Main</description>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_axi_cfg0_dec_hifi4</name>
          <description>Clock AXI Config 0 DEC HIFI4</description>
          <addressOffset>0x154</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_aximem_128b_axi</name>
          <description>Clock AXIMEM 128B AXI</description>
          <addressOffset>0x158</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_qspi_ahb</name>
          <description>Clock QSPI AHB</description>
          <addressOffset>0x15c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_qspi_apb</name>
          <description>Clock QSPI APB</description>
          <addressOffset>0x160</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_qspi_ref_src</name>
          <description>Clock QSPI Reference Source</description>
          <addressOffset>0x164</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=16, Default=10, Min=10, Typical=10</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_qspi_ref</name>
          <description>Clock QSPI Reference</description>
          <addressOffset>0x168</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_osc, clk_qspi_ref_src</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_sd_ahb</name>
          <description>U0 SD Clock AHB</description>
          <addressOffset>0x16c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_sd_ahb</name>
          <description>U1 SD Clock AHB</description>
          <addressOffset>0x170</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_sd_card</name>
          <description>U0 SD Card Clock</description>
          <addressOffset>0x174</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=15, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_sd_card</name>
          <description>U1 SD Card Clock</description>
          <addressOffset>0x178</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=15, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_usb_125m</name>
          <description>Clock USB 125M</description>
          <addressOffset>0x17c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=15, Default=8, Min=12, Typical=10</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_noc_stg_axi</name>
          <description>Clock NOC STG AXI</description>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac5_axi64_ahb</name>
          <description>Clock GMAC 5 AXI 64 AHB</description>
          <addressOffset>0x184</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac5_axi64_axi</name>
          <description>Clock GMAC 5 AXI 64 AXI</description>
          <addressOffset>0x188</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac_src</name>
          <description>Clock GMAC Source</description>
          <addressOffset>0x18c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=7, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac1_gtx</name>
          <description>Clock GMAC 1 GTX</description>
          <addressOffset>0x190</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=15, Default=8, Min=12, Typical=10</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac1_rmii_rtx</name>
          <description>Clock GMAC 1 RMII RTX</description>
          <addressOffset>0x194</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=30, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac5_axi64_ptp</name>
          <description>Clock GMAC 5 AXI 64 PTP</description>
          <addressOffset>0x198</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=31, Default=10, Min=15, Typical=10</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac5_axi64_rx</name>
          <description>Clock GMAC 5 AXI 64 RX</description>
          <addressOffset>0x19c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>dly_chain_sel</name>
              <description>Selector delay chain stage number, totally 32 stages, -50 ps each stage. The register value indicates the delay chain stage number. For example, diy_chain_sel=1 means to delay 1 stage.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac5_axi64_rxi</name>
          <description>Clock GMAC 5 AXI 64 RX Inverter</description>
          <addressOffset>0x1a0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_polarity</name>
              <description>1: Clock inverter, 0: Clock buffer</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac5_axi64_tx</name>
          <description>Clock GMAC 5 AXI 64 TX</description>
          <addressOffset>0x1a4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_gmac1_gtxclk, clk_gmac1_rmii_rtx</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac5_axi64_txi</name>
          <description>Clock GMAC 5 AXI 64 TX Inverter</description>
          <addressOffset>0x1a8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_polarity</name>
              <description>1: Clock inverter, 0: Clock buffer</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac1_gtxclk</name>
          <description>Clock GMAC 1 GTXC</description>
          <addressOffset>0x1ac</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>dly_chain_sel</name>
              <description>Selector delay chain stage number, totally 32 stages, -50 ps each stage. The register value indicates the delay chain stage number. For example, diy_chain_sel=1 means to delay 1 stage.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac0_gtx</name>
          <description>Clock GMAC 0 GTX</description>
          <addressOffset>0x1b0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=15, Default=8, Min=12, Typical=10</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac0_ptp</name>
          <description>Clock GMAC 0 PTP</description>
          <addressOffset>0x1b4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=31, Default=10, Min=15, Typical=25</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac_phy</name>
          <description>Clock GMAC PHY</description>
          <addressOffset>0x1b8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=31, Default=10, Min=15, Typical=25</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac0_gtxclk</name>
          <description>Clock GMAC 0 GTXC</description>
          <addressOffset>0x1bc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>dly_chain_sel</name>
              <description>Selector delay chain stage number, totally 32 stages, -50 ps each stage. The register value indicates the delay chain stage number. For example, diy_chain_sel=1 means to delay 1 stage.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_sys_iomux_pclk</name>
          <description>Clock SYS IOMUX PCLK</description>
          <addressOffset>0x1c0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_mbox_apb</name>
          <description>Clock Mailbox APB</description>
          <addressOffset>0x1c4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_internal_ctrl_apb</name>
          <description>Clock Internal Controller APB</description>
          <addressOffset>0x1c8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_can_ctrl_apb</name>
          <description>U0 Clock CAN Controller APB</description>
          <addressOffset>0x1cc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_can_ctrl_tim</name>
          <description>U0 Clock CAN Controller Timer</description>
          <addressOffset>0x1d0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=24, Default=24, Min=6, Typical=24</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_can_ctrl_can</name>
          <description>U0 Clock CAN Controller CAN</description>
          <addressOffset>0x1d4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=63, Default=8, Min=8, Typical=8</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_can_ctrl_apb</name>
          <description>U1 Clock CAN Controller APB</description>
          <addressOffset>0x1d8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_can_ctrl_tim</name>
          <description>U1 Clock CAN Controller Timer</description>
          <addressOffset>0x1dc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=24, Default=24, Min=6, Typical=24</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_can_ctrl_can</name>
          <description>U1 Clock CAN Controller CAN</description>
          <addressOffset>0x1e0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=63, Default=8, Min=8, Typical=8</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_pwm_apb</name>
          <description>Clock PWM APB</description>
          <addressOffset>0x1e4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wdt_apb</name>
          <description>Clock WDT APB</description>
          <addressOffset>0x1e8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_wdt</name>
          <description>Clock WDT</description>
          <addressOffset>0x1ec</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_tim_apb</name>
          <description>Clock Timer APB</description>
          <addressOffset>0x1f0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_tim0</name>
          <description>Clock Timer 0</description>
          <addressOffset>0x1f4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_tim1</name>
          <description>Clock Timer 1</description>
          <addressOffset>0x1f8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_tim2</name>
          <description>Clock Timer 2</description>
          <addressOffset>0x1fc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_tim3</name>
          <description>Clock Timer 3</description>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_temp_sensor_apb</name>
          <description>Clock Temperature Sensor APB</description>
          <addressOffset>0x204</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_temp_sensor</name>
          <description>Clock Temperature Sensor</description>
          <addressOffset>0x208</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=24, Default=24, Min=24, Typical=24</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_spi_apb</name>
          <description>U0 Clock SPI APB</description>
          <addressOffset>0x20c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_spi_apb</name>
          <description>U1 Clock SPI APB</description>
          <addressOffset>0x210</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u2_spi_apb</name>
          <description>U2 Clock SPI APB</description>
          <addressOffset>0x214</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u3_spi_apb</name>
          <description>U3 Clock SPI APB</description>
          <addressOffset>0x218</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u4_spi_apb</name>
          <description>U4 Clock SPI APB</description>
          <addressOffset>0x21c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u5_spi_apb</name>
          <description>U5 Clock SPI APB</description>
          <addressOffset>0x220</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u6_spi_apb</name>
          <description>U6 Clock SPI APB</description>
          <addressOffset>0x224</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_i2c_apb</name>
          <description>U0 Clock I2C APB</description>
          <addressOffset>0x228</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_i2c_apb</name>
          <description>U1 Clock I2C APB</description>
          <addressOffset>0x22c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u2_i2c_apb</name>
          <description>U2 Clock I2C APB</description>
          <addressOffset>0x230</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u3_i2c_apb</name>
          <description>U3 Clock I2C APB</description>
          <addressOffset>0x234</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u4_i2c_apb</name>
          <description>U4 Clock I2C APB</description>
          <addressOffset>0x238</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u5_i2c_apb</name>
          <description>U5 Clock I2C APB</description>
          <addressOffset>0x23c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u6_i2c_apb</name>
          <description>U6 Clock I2C APB</description>
          <addressOffset>0x240</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_uart_apb</name>
          <description>U0 Clock UART APB</description>
          <addressOffset>0x244</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_uart_core</name>
          <description>U0 Clock UART Core</description>
          <addressOffset>0x248</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_uart_apb</name>
          <description>U1 Clock UART APB</description>
          <addressOffset>0x24c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_uart_core</name>
          <description>U1 Clock UART Core</description>
          <addressOffset>0x250</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u2_uart_apb</name>
          <description>U2 Clock UART APB</description>
          <addressOffset>0x254</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u2_uart_core</name>
          <description>U2 Clock UART Core</description>
          <addressOffset>0x258</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u3_uart_apb</name>
          <description>U3 Clock UART APB</description>
          <addressOffset>0x25c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u3_uart_core</name>
          <description>U3 Clock UART Core</description>
          <addressOffset>0x260</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=131071, Default=2560, Min=2560, Typical=2560</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u4_uart_apb</name>
          <description>U4 Clock UART APB</description>
          <addressOffset>0x264</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u4_uart_core</name>
          <description>U4 Clock UART Core</description>
          <addressOffset>0x268</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=131071, Default=2560, Min=2560, Typical=2560</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u5_uart_apb</name>
          <description>U5 Clock UART APB</description>
          <addressOffset>0x26c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u5_uart_core</name>
          <description>U5 Clock UART Core</description>
          <addressOffset>0x270</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=131071, Default=2560, Min=2560, Typical=2560</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_pwmdac_apb</name>
          <description>Clock PWMDAC APB</description>
          <addressOffset>0x274</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_pwmdac_core</name>
          <description>Clock PWMDAC Core</description>
          <addressOffset>0x278</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=256, Default=12, Min=12, Typical=12</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_spdif_apb</name>
          <description>Clock SPDIF APB</description>
          <addressOffset>0x27c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_spdif_core</name>
          <description>Clock SPDIF Core</description>
          <addressOffset>0x280</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_i2s_tx_apb</name>
          <description>U0 Clock I2S TX APB</description>
          <addressOffset>0x284</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_i2stx_4ch0_bclk_mst</name>
          <description>U0 Clock I2S TX 0 BCLK MST</description>
          <addressOffset>0x288</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=32, Default=4, Min=4, Typical=4</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_i2stx_4ch0_bclk_mst_inv</name>
          <description>U0 Clock I2S TX 0 BCLK MST Inverter</description>
          <addressOffset>0x28c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_polarity</name>
              <description>1: Clock inverter, 0: Clock buffer</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_i2stx0_lrck_mst</name>
          <description>Clock I2S TX 0 LRCK MST</description>
          <addressOffset>0x290</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_i2stx_4ch0_bclk_mst_inv, clk_i2stx_4ch0_bclk_mst</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=64, Default=64, Min=64, Typical=64</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_i2stx_bclk</name>
          <description>U0 Clock I2S TX BCLK</description>
          <addressOffset>0x294</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_i2stx_4ch0_bclk_mst, clk_i2stx_bclk_ext</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_i2stx_bclk_neg</name>
          <description>U0 Clock I2S TX BCLK Negative</description>
          <addressOffset>0x298</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_polarity</name>
              <description>1: Clock inverter, 0: Clock buffer</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u0_i2stx_lrck</name>
          <description>U0 Clock I2S TX LRCK</description>
          <addressOffset>0x29c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_i2stx_4ch0_lrck_mst, clk_i2stx_lrck_ext</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_i2s_tx_apb</name>
          <description>U1 Clock I2S TX APB</description>
          <addressOffset>0x2a0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_i2stx_4ch1_bclk_mst</name>
          <description>U1 Clock I2S TX 1 BCLK MST</description>
          <addressOffset>0x2a4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=32, Default=4, Min=4, Typical=4</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_i2stx_4ch1_bclk_mst_inv</name>
          <description>U1 Clock I2S TX 1 BCLK MST Inverter</description>
          <addressOffset>0x2a8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_polarity</name>
              <description>1: Clock inverter, 0: Clock buffer</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_i2stx1_lrck_mst</name>
          <description>Clock I2S TX 1 LRCK MST</description>
          <addressOffset>0x2ac</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_i2stx_4ch0_bclk_mst_inv, clk_i2stx_4ch0_bclk_mst</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=64, Default=64, Min=64, Typical=64</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_i2stx_bclk</name>
          <description>U1 Clock I2S TX BCLK</description>
          <addressOffset>0x2b0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_i2stx_4ch1_bclk_mst, clk_i2stx_bclk_ext</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_i2stx_bclk_neg</name>
          <description>U1 Clock I2S TX BCLK Negative</description>
          <addressOffset>0x2b4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_polarity</name>
              <description>1: Clock inverter, 0: Clock buffer</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_u1_i2stx_lrck</name>
          <description>U1 Clock I2S TX LRCK</description>
          <addressOffset>0x2b8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_i2stx_4ch1_lrck_mst, clk_i2stx_lrck_ext</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_i2s_apb</name>
          <description>Clock I2S APB</description>
          <addressOffset>0x2bc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_i2s_bclk_mst</name>
          <description>Clock I2S BCLK MST</description>
          <addressOffset>0x2c0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=32, Default=4, Min=4, Typical=4</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_i2s_bclk_mst_inv</name>
          <description>Clock I2S BCLK MST Inverter</description>
          <addressOffset>0x2c4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_polarity</name>
              <description>1: Clock inverter, 0: Clock buffer</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_i2s_lrck_mst</name>
          <description>Clock I2S LRCK MST</description>
          <addressOffset>0x2c8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_i2srx_3ch_bclk_mst_inv, clk_i2srx_3ch_bclk_mst</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=64, Default=64, Min=64, Typical=64</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_i2s_bclk</name>
          <description>Clock I2S BCLK</description>
          <addressOffset>0x2cc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_i2srx_3ch_bclk_mst, clk_i2srx_3ch_bclk_ext</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_i2s_bclk_neg</name>
          <description>Clock I2S BCLK Negative</description>
          <addressOffset>0x2d0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_polarity</name>
              <description>1: Clock inverter, 0: Clock buffer</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_i2s_lrck</name>
          <description>Clock I2S LRCK</description>
          <addressOffset>0x2d4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_i2srx_3ch_lrck_mst, clk_i2srx_3ch_lrck_ext</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_pdm_dmic</name>
          <description>Clock PDM DMIC</description>
          <addressOffset>0x2d8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=64, Default=8, Min=8, Typical=8</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_pdm_apb</name>
          <description>Clock PDM APB</description>
          <addressOffset>0x2dc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_tdm_ahb</name>
          <description>Clock TDM AHB</description>
          <addressOffset>0x2e0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_tdm_apb</name>
          <description>Clock TDM APB</description>
          <addressOffset>0x2e4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_tdm_internal</name>
          <description>Clock TDM Internal</description>
          <addressOffset>0x2e8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=64, Default=1, Min=1, Typical=1</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_tdm</name>
          <description>Clock TDM</description>
          <addressOffset>0x2ec</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_tdm_internal, clk_tdm_ext</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_tdm_neg</name>
          <description>Clock TDM Negative</description>
          <addressOffset>0x2f0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_polarity</name>
              <description>1: Clock inverter, 0: Clock buffer</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_jtag_cert_trng</name>
          <description>Clock JTAG Certification TRNG</description>
          <addressOffset>0x2f4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=4, Default=4, Min=4, Typical=4</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>soft_rst0_addr_sel</name>
          <description>Software RESET 0 Address Selector</description>
          <addressOffset>0x2f8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>rstn_u0_jtag2apb_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_sys_syscon_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_sys_iomux_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_bus</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_debug_reset</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core1</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core2</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core3</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core4</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core0_st</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core1_st</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core2_st</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core3_st</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core4_st</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_rst0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_rst1</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_rst2</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_rst3</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_rst4</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_com_rst</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_img_gpu_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_img_gpu_rstn_doma</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_apb_bus_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_axicfg0_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_cpu_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_disp_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_gpu_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_isp_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_ddrc_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_stg_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_vdec_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>soft_rst1_addr_sel</name>
          <description>Software RESET 1 Address Selector</description>
          <addressOffset>0x2fc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>rstn_u0_sft7100_noc_bus_reset_venc_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_axi_cfg1_dec_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_axi_cfg1_dec_rstn_main</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_axi_cfg0_dec_rstn_main</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_axi_cfg0_dec_rstn_main_div</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_axi_cfg0_dec_rstn_hifi4</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_ddr_sft7110_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_ddr_sft7110_rstn_osc</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_ddr_sft7110_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dom_isp_top_rstn_dom_isp_top_ip_top_reset_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dom_isp_top_rstn_dom_isp_top_rstn_isp_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dom_vout_top_rstn_dom_vout_top_rstn_vout_src</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_codaj12_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_codaj12_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_codaj12_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave511_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave511_rstn_bpu</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave511_rstn_vce</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave511_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_vdec_jpg_arb_jpgresetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_vdec_jpg_arb_mainresetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_aximem_128b_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave420l_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave420l_rstn_bpu</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave420l_rstn_vce</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave420l_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_aximem_128b_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u2_aximem_128b_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_intmem_rom_sram_rstn_rom</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdns_qspi_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdns_qspi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdns_qspi_rstn_ref</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>soft_rst2_addr_sel</name>
          <description>Software RESET 2 Address Selector</description>
          <addressOffset>0x300</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>rstn_u0_sdio_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_sdi_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_gmac5_axi64_aresetn_i</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_gmac5_axi64_hresetn_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_mailbox_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u2_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u3_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u4_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u5_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u6_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u2_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u3_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u4_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u5_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u6_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u2_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u2_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u3_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u3_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u4_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u4_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u5_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u6_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdns_spdif_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>soft_rst3_addr_sel</name>
          <description>Software RESET 3 Address Selector</description>
          <addressOffset>0x304</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>rstn_u0_pwmdac_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_pdm_4mic_rstn_dmic</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_pdm_4mic_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_i2srx_3ch_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_i2srx_3ch_rstn_bclk</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_i2stx_4ch_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_i2stx_4ch_rstn_bclk</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_i2stx_4ch_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_i2stx_4ch_rstn_bclk</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_tdm16slot_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_tdm16slot_rstn_tdm</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_tdm16slot_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_pwm_8ch_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dskit_wdt_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dskit_wdt_rstn_wdt</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_can_ctrl_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_can_ctrl_rstn_can</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_can_ctrl_rstn_timer</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_can_ctrl_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_can_ctrl_rstn_can</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_can_ctrl_rstn_timer</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_si5_timer_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_si5_timer_rstn_timer0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_si5_timer_rstn_time10</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_si5_timer_rstn_timer2</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_si5_timer_rstn_timer3</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_int_ctrl_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_temp_sensor_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_temp_sensor_rstn_temp</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_jtag_certification_rst_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>syscrg_rst0_status</name>
          <description>SYSCRG RESET Status 0</description>
          <addressOffset>0x308</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>rstn_u0_jtag2apb_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_sys_syscon_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_sys_iomux_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_bus</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_debug_reset</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core1</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core2</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core3</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core4</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core0_st</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core1_st</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core2_st</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core3_st</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_rst_core4_st</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_rst0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_rst1</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_rst2</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_rst3</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_rst4</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_trace_com_rst</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_img_gpu_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_img_gpu_rstn_doma</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_apb_bus_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_axicfg0_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_cpu_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_disp_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_gpu_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_isp_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_ddrc_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_stg_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rst_u0_u7mc_sft7110_noc_bus_reset_vdec_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>syscrg_rst1_status</name>
          <description>SYSCRG RESET Status 1</description>
          <addressOffset>0x30c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>rstn_u0_sft7100_noc_bus_reset_venc_axi_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_axi_cfg1_dec_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_axi_cfg1_dec_rstn_main</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_axi_cfg0_dec_rstn_main</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_axi_cfg0_dec_rstn_main_div</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_axi_cfg0_dec_rstn_hifi4</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_ddr_sft7110_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_ddr_sft7110_rstn_osc</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_ddr_sft7110_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dom_isp_top_rstn_dom_isp_top_ip_top_reset_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dom_isp_top_rstn_dom_isp_top_rstn_isp_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dom_vout_top_rstn_dom_vout_top_rstn_vout_src</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_codaj12_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_codaj12_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_codaj12_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave511_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave511_rstn_bpu</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave511_rstn_vce</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave511_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_vdec_jpg_arb_jpgresetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_vdec_jpg_arb_mainresetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_aximem_128b_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave420l_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave420l_rstn_bpu</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave420l_rstn_vce</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_wave420l_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_aximem_128b_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u2_aximem_128b_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_intmem_rom_sram_rstn_rom</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdns_qspi_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdns_qspi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdns_qspi_rstn_ref</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>syscrg_rst2_status</name>
          <description>SYSCRG RESET Status 2</description>
          <addressOffset>0x310</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>rstn_u0_sdio_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_sdi_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_gmac5_axi64_aresetn_i</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_gmac5_axi64_hresetn_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_mailbox_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u2_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u3_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u4_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u5_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u6_ssp_spi_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u2_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u3_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u4_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u5_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u6_i2c_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u2_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u2_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u3_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u3_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u4_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u4_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u5_uart_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u6_uart_rstn_core</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_cdns_spdif_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>syscrg_rst3_status</name>
          <description>SYSCRG RESET Status 3</description>
          <addressOffset>0x314</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>rstn_u0_pwmdac_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_pdm_4mic_rstn_dmic</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_pdm_4mic_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_i2srx_3ch_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_i2srx_3ch_rstn_bclk</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_i2stx_4ch_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_i2stx_4ch_rstn_bclk</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_i2stx_4ch_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_i2stx_4ch_rstn_bclk</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_tdm16slot_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_tdm16slot_rstn_tdm</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_tdm16slot_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_pwm_8ch_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dskit_wdt_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_dskit_wdt_rstn_wdt</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_can_ctrl_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_can_ctrl_rstn_can</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_can_ctrl_rstn_timer</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_can_ctrl_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_can_ctrl_rstn_can</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u1_can_ctrl_rstn_timer</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_si5_timer_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_si5_timer_rstn_timer0</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_si5_timer_rstn_time10</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_si5_timer_rstn_timer2</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_si5_timer_rstn_timer3</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_int_ctrl_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_temp_sensor_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_temp_sensor_rstn_temp</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rstn_u0_jtag_certification_rst_n</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_sys_syscon_0</name>
      <description>From starfive,jh7110-sys-syscon, peripheral generator</description>
      <baseAddress>0x13030000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>sys_sysconsaif_syscfg0</name>
          <description>SYS SYSCONSAIF SYSCFG 0</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>scfg_e24_remap_haddr</name>
              <description>scfg_e24_remap_haddr</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_hifi4_idma_remap_araddr</name>
              <description>scfg_hifi4_idma_remap_araddr</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_hifi4_idma_remap_awaddr</name>
              <description>scfg_hifi4_idma_remap_awaddr</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_hifi4_sys_remap_araddr</name>
              <description>scfg_hifi4_sys_remap_araddr</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_hifi4_sys_remap_awaddr</name>
              <description>scfg_hifi4_sys_remap_awaddr</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_jpg_remap_araddr</name>
              <description>scfg_jpg_remap_araddr</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_jpg_remap_awaddr</name>
              <description>scfg_jpg_remap_awaddr</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_sd0_remap_araddr</name>
              <description>scfg_sd0_remap_araddr</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg4</name>
          <description>SYS SYSCONSAIF SYSCFG 4</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>scfg_sd1_remap_awaddr</name>
              <description>scfg_sd1_remap_awaddr</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_sec_haddr_remap</name>
              <description>scfg_sec_haddr_remap</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_usb_araddr_remap</name>
              <description>scfg_usb_araddr_remap</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_usb_awaddr_remap</name>
              <description>scfg_usb_awaddr_remap</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_vdec_remap_awaddr</name>
              <description>scfg_vdec_remap_awaddr</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_venc_remap_araddr</name>
              <description>scfg_venc_remap_araddr</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_venc_remap_awaddr</name>
              <description>scfg_venc_remap_awaddr</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_vout0_remap_araddr</name>
              <description>scfg_vout0_remap_araddr</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg8</name>
          <description>SYS SYSCONSAIF SYSCFG 8</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>scfg_vout0_remap_awaddr</name>
              <description>scfg_vout0_remap_awaddr</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_vout1_remap_araddr</name>
              <description>scfg_vout1_remap_araddr</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_vout1_remap_awaddr</name>
              <description>scfg_vout1_remap_awaddr</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg12</name>
          <description>SYS SYSCONSAIF SYSCFG 12: Set the GPIO voltage of all the 4 GPIO groups in this register</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>scfg_vout0_remap_awaddr_gpio0</name>
              <description>0: GPIO Group 0 (GPIO21-35) voltage select 3.3V, 1: GPIO Group 0 (GPIO21-35) voltage select 1.8V</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_vout0_remap_awaddr_gpio1</name>
              <description>0: GPIO Group 1 (GPIO36-63) voltage select 3.3V, 1: GPIO Group 1 (GPIO36-63) voltage select 1.8V</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_vout0_remap_awaddr_gpio2</name>
              <description>0: GPIO Group 2 (GPIO0-6) voltage select 3.3V, 1: GPIO Group 2 (GPIO0-6) voltage select 1.8V</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>scfg_vout0_remap_awaddr_gpio3</name>
              <description>0: GPIO Group 3 (GPIO7-20) voltage select 3.3V, 1: GPIO Group 3 (GPIO7-20) voltage select 1.8V</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg16</name>
          <description>SYS SYSCONSAIF SYSCFG 16</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_coda12_o_cur_inst_a</name>
              <description>Tie 0 in JPU internal, do not care</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_wave511_o_vpu_idle</name>
              <description>VPU monitoring signal</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_can_ctrl_can_fd_enable</name>
              <description>u0_can_ctrl_can_fd_enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_can_ctrl_host_ecc_disable</name>
              <description>u0_can_ctrl_host_ecc_disable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_can_ctrl_host_if</name>
              <description>u0_can_ctrl_host_if</description>
              <bitRange>[23:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_cdns_qspi_scfg_qspi_sclk_dlychain_sel</name>
              <description>des_qspi_sclk_dla: clock delay</description>
              <bitRange>[28:24]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg20</name>
          <description>SYS SYSCONSAIF SYSCFG 20</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_cdns_qspi_scfg_sram_config_slp</name>
              <description>SRAM/ROM configuration. SLP: sleep enable, high active, default is low.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_qspi_scfg_sram_config_sram_config_sd</name>
              <description>SRAM/ROM configuration. SD: shutdown enable, high active, default is low.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_qspi_scfg_sram_config_rtsel</name>
              <description>SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_qspi_scfg_sram_config_ptsel</name>
              <description>SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_qspi_scfg_sram_config_trb</name>
              <description>SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_qspi_scfg_sram_config_wtsel</name>
              <description>SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_qspi_scfg_sram_config_vs</name>
              <description>SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_qspi_scfg_sram_config_vg</name>
              <description>SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_spdif_scfg_sram_config_slp</name>
              <description>SRAM/ROM configuration. SLP: sleep enable, high active, default is low.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_spdif_scfg_sram_config_sram_config_sd</name>
              <description>SRAM/ROM configuration. SD: shutdown enable, high active, default is low.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_spdif_scfg_sram_config_rtsel</name>
              <description>SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_spdif_scfg_sram_config_ptsel</name>
              <description>SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_spdif_scfg_sram_config_trb</name>
              <description>SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_spdif_scfg_sram_config_wtsel</name>
              <description>SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_spdif_scfg_sram_config_vs</name>
              <description>SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_spdif_scfg_sram_config_vg</name>
              <description>SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_cdns_spdif_trmodeo</name>
              <description>1 for transmitter 0 for receiver</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_i2c_ic_en</name>
              <description>I2C interface enable</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_sdio_data_strobe_phase_ctrl</name>
              <description>Data strobe delay chain select</description>
              <bitRange>[30:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sdio_hbig_endian</name>
              <description>AHB bus interface endianness: 1: Big-endian AHB bus interface, 0: Little-endian AHB bus interface</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg24</name>
          <description>SYS SYSCONSAIF SYSCFG 24</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_sdio_m_hbig_endian</name>
              <description>AHB master bus interface endianess: 1: Big-endian AHB bus interface, 0: Little-endian AHB bus interface</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_i2srx_3ch_adc_ena</name>
              <description>u0_i2srx_3ch_adc_ena</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_intmem_rom_sram_scfg_disable_rom</name>
              <description>u0_intmem_rom_sram_scfg_disable_rom</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_intmem_rom_sram_sram_config_slp</name>
              <description>SRAM/ROM configuration. SLP: sleep enable, high active, default is low.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_intmem_rom_sram_sram_config_sram_config_sd</name>
              <description>SRAM/ROM configuration. SD: shutdown enable, high active, default is low.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_intmem_rom_sram_sram_config_rtsel</name>
              <description>SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[6:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_intmem_rom_sram_sram_config_ptsel</name>
              <description>SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_intmem_rom_sram_sram_config_trb</name>
              <description>SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[10:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_intmem_rom_sram_sram_config_wtsel</name>
              <description>SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[12:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_intmem_rom_sram_sram_config_vs</name>
              <description>SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_intmem_rom_sram_sram_config_vg</name>
              <description>SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_jtag_daisy_chain_jtag_en_0</name>
              <description>u0_jtag_daisy_chain_jtag_en_0</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_jtag_daisy_chain_jtag_en_1</name>
              <description>u0_jtag_daisy_chain_jtag_en_1</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pdrstn_split_sw_usbpipe_plugen</name>
              <description>u0_pdrstn_split_sw_usbpipe_plugen</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll0_cpi_bias</name>
              <description>u0_pll_wrap_pll0_cpi_bias</description>
              <bitRange>[20:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll0_cpp_bias</name>
              <description>u0_pll_wrap_pll0_cpp_bias</description>
              <bitRange>[23:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll0_dacpd</name>
              <description>u0_pll_wrap_pll0_dacpd</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll0_dsmpd</name>
              <description>u0_pll_wrap_pll0_dsmpd</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg28</name>
          <description>SYS SYSCONSAIF SYSCFG 28</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_pll_wrap_pll0_fbdiv</name>
              <description>u0_pll_wrap_pll0_fbdiv</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg32</name>
          <description>SYS SYSCONSAIF SYSCFG 32</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_pll_wrap_pll0_frac</name>
              <description>u0_pll_wrap_pll0_frac</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll0_gvco_bias</name>
              <description>u0_pll_wrap_pll0_gvco_bias</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll0_lock</name>
              <description>u0_pll_wrap_pll0_lock</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll0_pd</name>
              <description>u0_pll_wrap_pll0_pd</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll0_postdiv1</name>
              <description>u0_pll_wrap_pll0_postdiv1</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll0_postdiv2</name>
              <description>u0_pll_wrap_pll0_postdiv2</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg36</name>
          <description>SYS SYSCONSAIF SYSCFG 36</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_pll_wrap_pll0_prediv</name>
              <description>u0_pll_wrap_pll0_prediv</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll0_testen</name>
              <description>u0_pll_wrap_pll0_testen</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll0_testsel</name>
              <description>u0_pll_wrap_pll0_testsel</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_cpi_bias</name>
              <description>u0_pll_wrap_pll1_cpi_bias</description>
              <bitRange>[11:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_cpp_bias</name>
              <description>u0_pll_wrap_pll1_cpp_bias</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_dacpd</name>
              <description>u0_pll_wrap_pll1_dacpd</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_dsmpd</name>
              <description>u0_pll_wrap_pll1_dsmpd</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_fbdiv</name>
              <description>u0_pll_wrap_pll1_fbdiv</description>
              <bitRange>[28:17]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg40</name>
          <description>SYS SYSCONSAIF SYSCFG 40</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_pll_wrap_pll1_frac</name>
              <description>u0_pll_wrap_pll1_frac</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_gvco_bias</name>
              <description>u0_pll_wrap_pll1_gvco_bias</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_lock</name>
              <description>u0_pll_wrap_pll1_lock</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_pd</name>
              <description>u0_pll_wrap_pll1_pd</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_postdiv1</name>
              <description>u0_pll_wrap_pll1_postdiv1</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_postdiv2</name>
              <description>u0_pll_wrap_pll1_postdiv2</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg44</name>
          <description>SYS SYSCONSAIF SYSCFG 44</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_pll_wrap_pll1_prediv</name>
              <description>u0_pll_wrap_pll1_prediv</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_testen</name>
              <description>u0_pll_wrap_pll1_testen</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll1_testsel</name>
              <description>u0_pll_wrap_pll1_testsel</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_cpi_bias</name>
              <description>u0_pll_wrap_pll2_cpi_bias</description>
              <bitRange>[11:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_cpp_bias</name>
              <description>u0_pll_wrap_pll2_cpp_bias</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_dacpd</name>
              <description>u0_pll_wrap_pll2_dacpd</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_dsmpd</name>
              <description>u0_pll_wrap_pll2_dsmpd</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_fbdiv</name>
              <description>u0_pll_wrap_pll2_fbdiv</description>
              <bitRange>[28:17]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg48</name>
          <description>SYS SYSCONSAIF SYSCFG 48</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_pll_wrap_pll2_frac</name>
              <description>u0_pll_wrap_pll2_frac</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_gvco_bias</name>
              <description>u0_pll_wrap_pll2_gvco_bias</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_lock</name>
              <description>u0_pll_wrap_pll2_lock</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_pd</name>
              <description>u0_pll_wrap_pll2_pd</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_postdiv1</name>
              <description>u0_pll_wrap_pll2_postdiv1</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_postdiv2</name>
              <description>u0_pll_wrap_pll2_postdiv2</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg52</name>
          <description>SYS SYSCONSAIF SYSCFG 52</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_pll_wrap_pll2_prediv</name>
              <description>u0_pll_wrap_pll2_prediv</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_testen</name>
              <description>u0_pll_wrap_pll2_testen</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_pll2_testsel</name>
              <description>u0_pll_wrap_pll2_testsel</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_pll_wrap_syscfg_test_pll_mode</name>
              <description>PLL test mode, only used for PLL BIST through jtag2apb</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_saif_audio_sdin_mux_scfg_i2sdin_sel</name>
              <description>u0_saif_audio_sdin_mux_scfg_i2sdin_sel</description>
              <bitRange>[17:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_clock_gating_off</name>
              <description>u0_sft7110_noc_bus_clock_gating_off</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_0_start</name>
              <description>u0_sft7110_noc_bus_oic_evemon_0_start</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_0_trigger</name>
              <description>u0_sft7110_noc_bus_oic_evemon_0_trigger</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_1_start</name>
              <description>u0_sft7110_noc_bus_oic_evemon_1_start</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_1_trigger</name>
              <description>u0_sft7110_noc_bus_oic_evemon_1_trigger</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_2_start</name>
              <description>u0_sft7110_noc_bus_oic_evemon_2_start</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_2_trigger</name>
              <description>u0_sft7110_noc_bus_oic_evemon_2_trigger</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_3_start</name>
              <description>u0_sft7110_noc_bus_oic_evemon_3_start</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_3_trigger</name>
              <description>u0_sft7110_noc_bus_oic_evemon_3_trigger</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_4_start</name>
              <description>u0_sft7110_noc_bus_oic_evemon_4_start</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_4_trigger</name>
              <description>u0_sft7110_noc_bus_oic_evemon_4_trigger</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_5_start</name>
              <description>u0_sft7110_noc_bus_oic_evemon_5_start</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_5_trigger</name>
              <description>u0_sft7110_noc_bus_oic_evemon_5_trigger</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_6_start</name>
              <description>u0_sft7110_noc_bus_oic_evemon_6_start</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg56</name>
          <description>SYS SYSCONSAIF SYSCFG 56</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_6_trigger</name>
              <description>u0_sft7110_noc_bus_oic_evemon_6_trigger</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_7_start</name>
              <description>u0_sft7110_noc_bus_oic_evemon_7_start</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_7_trigger</name>
              <description>u0_sft7110_noc_bus_oic_evemon_7_trigger</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_8_start</name>
              <description>u0_sft7110_noc_bus_oic_evemon_8_start</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_evemon_8_trigger</name>
              <description>u0_sft7110_noc_bus_oic_evemon_8_trigger</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_ignore_modifiable_0</name>
              <description>u0_sft7110_noc_bus_oic_ignore_modifiable_0</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_ignore_modifiable_1</name>
              <description>u0_sft7110_noc_bus_oic_ignore_modifiable_1</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_ignore_modifiable_2</name>
              <description>u0_sft7110_noc_bus_oic_ignore_modifiable_2</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_ignore_modifiable_3</name>
              <description>u0_sft7110_noc_bus_oic_ignore_modifiable_3</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sft7110_noc_bus_oic_ignore_modifiable_4</name>
              <description>u0_sft7110_noc_bus_oic_ignore_modifiable_4</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg60</name>
          <description>SYS SYSCONSAIF SYSCFG 60</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_0</name>
              <description>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg64</name>
          <description>SYS SYSCONSAIF SYSCFG 64</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_1</name>
              <description>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_1</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg68</name>
          <description>SYS SYSCONSAIF SYSCFG 68</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_2</name>
              <description>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_2</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg72</name>
          <description>SYS SYSCONSAIF SYSCFG 72</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_3</name>
              <description>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_3</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg76</name>
          <description>SYS SYSCONSAIF SYSCFG 76</description>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_4</name>
              <description>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_4</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg80</name>
          <description>SYS SYSCONSAIF SYSCFG 80</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_5</name>
              <description>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_5</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg84</name>
          <description>SYS SYSCONSAIF SYSCFG 84</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_6</name>
              <description>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_6</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg88</name>
          <description>SYS SYSCONSAIF SYSCFG 88</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_7</name>
              <description>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_7</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg92</name>
          <description>SYS SYSCONSAIF SYSCFG 92</description>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_8</name>
              <description>u0_sft7110_noc_bus_oic_qch_clock_stop_threshold_8</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg96</name>
          <description>SYS SYSCONSAIF SYSCFG 96</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_tdm16slot_clkpol</name>
              <description>u0_tdm16slot_clkpol</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_tdm16slot_pcm_ms</name>
              <description>u0_tdm16slot_pcm_ms</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_trace_mtx_scfg_c0_in0_ctl</name>
              <description>u0_trace_mtx_scfg_c0_in0_ctl</description>
              <bitRange>[6:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_trace_mtx_scfg_c0_in1_ctl</name>
              <description>u0_trace_mtx_scfg_c0_in1_ctl</description>
              <bitRange>[11:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_trace_mtx_scfg_c1_in0_ctl</name>
              <description>u0_trace_mtx_scfg_c1_in0_ctl</description>
              <bitRange>[16:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_trace_mtx_scfg_c1_in1_ctl</name>
              <description>u0_trace_mtx_scfg_c1_in1_ctl</description>
              <bitRange>[21:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_trace_mtx_scfg_c2_in0_ctl</name>
              <description>u0_trace_mtx_scfg_c2_in0_ctl</description>
              <bitRange>[26:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_trace_mtx_scfg_c2_in1_ctl</name>
              <description>u0_trace_mtx_scfg_c2_in1_ctl</description>
              <bitRange>[31:27]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg100</name>
          <description>SYS SYSCONSAIF SYSCFG 100</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_trace_mtx_scfg_c3_in0_ctl</name>
              <description>u0_trace_mtx_scfg_c3_in0_ctl</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_trace_mtx_scfg_c3_in1_ctl</name>
              <description>u0_trace_mtx_scfg_c3_in1_ctl</description>
              <bitRange>[9:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_trace_mtx_scfg_c4_in0_ctl</name>
              <description>u0_trace_mtx_scfg_c4_in0_ctl</description>
              <bitRange>[14:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_trace_mtx_scfg_c4_in1_ctl</name>
              <description>u0_trace_mtx_scfg_c4_in1_ctl</description>
              <bitRange>[19:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_u7mc_sft7110_cease_from_tile_0</name>
              <description>u0_u7mc_sft7110_cease_from_tile_0</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_u7mc_sft7110_cease_from_tile_1</name>
              <description>u0_u7mc_sft7110_cease_from_tile_1</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_u7mc_sft7110_cease_from_tile_2</name>
              <description>u0_u7mc_sft7110_cease_from_tile_2</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_u7mc_sft7110_cease_from_tile_3</name>
              <description>u0_u7mc_sft7110_cease_from_tile_3</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_u7mc_sft7110_cease_from_tile_4</name>
              <description>u0_u7mc_sft7110_cease_from_tile_4</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_u7mc_sft7110_halt_from_tile_0</name>
              <description>u0_u7mc_sft7110_halt_from_tile_0</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_u7mc_sft7110_halt_from_tile_1</name>
              <description>u0_u7mc_sft7110_halt_from_tile_1</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_u7mc_sft7110_halt_from_tile_2</name>
              <description>u0_u7mc_sft7110_halt_from_tile_2</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_u7mc_sft7110_halt_from_tile_3</name>
              <description>u0_u7mc_sft7110_halt_from_tile_3</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_u7mc_sft7110_halt_from_tile_4</name>
              <description>u0_u7mc_sft7110_halt_from_tile_4</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg104</name>
          <description>SYS SYSCONSAIF SYSCFG 104</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_u7mc_sft7110_reset_vector_1_31_0</name>
              <description>u0_u7mc_sft7110_reset_vector_1_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg108</name>
          <description>SYS SYSCONSAIF SYSCFG 108</description>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_u7mc_sft7110_reset_vector_1_35_32</name>
              <description>u0_u7mc_sft7110_reset_vector_1_35_32</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg112</name>
          <description>SYS SYSCONSAIF SYSCFG 112</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_u7mc_sft7110_reset_vector_2_31_0</name>
              <description>u0_u7mc_sft7110_reset_vector_2_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg116</name>
          <description>SYS SYSCONSAIF SYSCFG 116</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_u7mc_sft7110_reset_vector_2_35_32</name>
              <description>u0_u7mc_sft7110_reset_vector_2_35_32</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg120</name>
          <description>SYS SYSCONSAIF SYSCFG 120</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_u7mc_sft7110_reset_vector_3_31_0</name>
              <description>u0_u7mc_sft7110_reset_vector_3_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg124</name>
          <description>SYS SYSCONSAIF SYSCFG 124</description>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_u7mc_sft7110_reset_vector_3_35_32</name>
              <description>u0_u7mc_sft7110_reset_vector_3_35_32</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg128</name>
          <description>SYS SYSCONSAIF SYSCFG 128</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_u7mc_sft7110_reset_vector_4_31_0</name>
              <description>u0_u7mc_sft7110_reset_vector_4_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg136</name>
          <description>SYS SYSCONSAIF SYSCFG 136</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_venc_intsram_sram_config_slp</name>
              <description>SRAM/ROM configuration. SLP: sleep enable, high active, default is low.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_venc_intsram_sram_config_sram_config_sd</name>
              <description>SRAM/ROM configuration. SD: shutdown enable, high active, default is low.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_venc_intsram_sram_config_rtsel</name>
              <description>SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_venc_intsram_sram_config_ptsel</name>
              <description>SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_venc_intsram_sram_config_trb</name>
              <description>SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_venc_intsram_sram_config_wtsel</name>
              <description>SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_venc_intsram_sram_config_vs</name>
              <description>SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_venc_intsram_sram_config_vg</name>
              <description>SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_wave420l_i_ipu_current_buffer</name>
              <description>This signal indicates which buffer is currently active so that the VPU can correctly use the ipu_end_of_row signal for row counter.</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_wave420l_i_ipu_end_of_row</name>
              <description>This signal is flipped every time when the IPU completes writing a row.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_wave420l_i_ipu_new_frame</name>
              <description>This signal is flipped every time when the IPU completes writing a new frame.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_wave420l_o_vpu_idle</name>
              <description>VPU monitoring signal. This signal gives out an opposite value of VPU_BUSY register.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_can_ctrl_can_fd_enable</name>
              <description>u1_can_ctrl_can_fd_enable</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_can_ctrl_host_ecc_disable</name>
              <description>u1_can_ctrl_host_ecc_disable</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg140</name>
          <description>SYS SYSCONSAIF SYSCFG 140</description>
          <addressOffset>0x8c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_can_ctrl_host_if</name>
              <description>u1_can_ctrl_host_if</description>
              <bitRange>[18:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_gmac5_axi64_scfg_ram_cfg_slp</name>
              <description>SRAM/ROM configuration. SLP: sleep enable, high active, default is low.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_gmac5_axi64_scfg_ram_cfg_sram_config_sd</name>
              <description>SRAM/ROM configuration. SD: shutdown enable, high active, default is low.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_gmac5_axi64_scfg_ram_cfg_rtsel</name>
              <description>SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[22:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_gmac5_axi64_scfg_ram_cfg_ptsel</name>
              <description>SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[24:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_gmac5_axi64_scfg_ram_cfg_trb</name>
              <description>SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[26:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_gmac5_axi64_scfg_ram_cfg_wtsel</name>
              <description>SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[28:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_gmac5_axi64_scfg_ram_cfg_vs</name>
              <description>SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_gmac5_axi64_scfg_ram_cfg_vg</name>
              <description>SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg144</name>
          <description>SYS SYSCONSAIF SYSCFG 144</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_gmac5_axi64_mac_speed_0</name>
              <description>u1_gmac5_axi64_mac_speed_0</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_gmac5_axi64_phy_intf_sel_i</name>
              <description>Active PHY Selected | When you have multiple GMAC PHY interfaces in your configuration, this field indicates the sampled value of the PHY selector during reset de-assertion. | Values: 0x0:(GMII or MII), 0x01:RGMII, 0x2:SGMII, 0x3:TBI, 0x4:RMII, 0x5:RTBI, 0x6:SMII, 0x7:REVMII</description>
              <bitRange>[4:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg148</name>
          <description>SYS SYSCONSAIF SYSCFG 148</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_gmac5_axi64_ptp_timestamp_o_31_0</name>
              <description>u1_gmac5_axi64_ptp_timestamp_o_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg152</name>
          <description>SYS SYSCONSAIF SYSCFG 152</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_gmac5_axi64_ptp_timestamp_o_63_32</name>
              <description>u1_gmac5_axi64_ptp_timestamp_o_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_sysconsaif_syscfg156</name>
          <description>SYS SYSCONSAIF SYSCFG 156</description>
          <addressOffset>0x9c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u1_i2c_ic_en</name>
              <description>I2C interface enable.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_sdio_data_strobe_phase_ctrl</name>
              <description>Data strobe delay chain select.</description>
              <bitRange>[5:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_sdio_hbig_endian</name>
              <description>AHB bus interface endianness: 1: Big-endian AHB bus interface, 0: Little-endian AHB bus interface</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_sdio_m_hbig_endian</name>
              <description>AHB bus interface endianness: 1: Big-endian AHB bus interface, 0: Little-endian AHB bus interface</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_reset_ctrl_clr_reset_status</name>
              <description>u1_reset_ctrl_clr_reset_status</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_reset_ctrl_pll_timecnt_finish</name>
              <description>u1_reset_ctrl_pll_timecnt_finish</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u1_reset_ctrl_rstn_sw</name>
              <description>u1_reset_ctrl_rstn_sw</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u1_reset_ctrl_sys_reset_status</name>
              <description>u1_reset_ctrl_sys_reset_status</description>
              <bitRange>[14:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u2_i2c_ic_en</name>
              <description>I2C interface enable.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u3_i2c_ic_en</name>
              <description>I2C interface enable.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u4_i2c_ic_en</name>
              <description>I2C interface enable.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u5_i2c_ic_en</name>
              <description>I2C interface enable.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u6_i2c_ic_en</name>
              <description>I2C interface enable.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>syscon_1</name>
      <description>From syscon, peripheral generator</description>
      <baseAddress>0x13030000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>simple_mfd_0</name>
      <description>From simple-mfd, peripheral generator</description>
      <baseAddress>0x13030000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_sys_pinctrl_0</name>
      <description>From starfive,jh7110-sys-pinctrl, peripheral generator</description>
      <baseAddress>0x13040000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux0</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 0</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo0_doen_cfg</name>
              <description>The selected OEN signal for GPIO0. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo1_doen_cfg</name>
              <description>The selected OEN signal for GPIO1. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo2_doen_cfg</name>
              <description>The selected OEN signal for GPIO2. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo3_doen_cfg</name>
              <description>The selected OEN signal for GPIO3. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux1</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 1</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo4_doen_cfg</name>
              <description>The selected OEN signal for GPIO4. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo5_doen_cfg</name>
              <description>The selected OEN signal for GPIO5. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo6_doen_cfg</name>
              <description>The selected OEN signal for GPIO6. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo7_doen_cfg</name>
              <description>The selected OEN signal for GPIO7. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux2</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 2</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo8_doen_cfg</name>
              <description>The selected OEN signal for GPIO8. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo9_doen_cfg</name>
              <description>The selected OEN signal for GPIO9. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo10_doen_cfg</name>
              <description>The selected OEN signal for GPIO10. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo11_doen_cfg</name>
              <description>The selected OEN signal for GPIO11. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux3</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 3</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo12_doen_cfg</name>
              <description>The selected OEN signal for GPIO12. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo13_doen_cfg</name>
              <description>The selected OEN signal for GPIO13. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo14_doen_cfg</name>
              <description>The selected OEN signal for GPIO14. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo15_doen_cfg</name>
              <description>The selected OEN signal for GPIO15. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux4</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 4</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo16_doen_cfg</name>
              <description>The selected OEN signal for GPIO16. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo17_doen_cfg</name>
              <description>The selected OEN signal for GPIO17. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo18_doen_cfg</name>
              <description>The selected OEN signal for GPIO18. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo19_doen_cfg</name>
              <description>The selected OEN signal for GPIO19. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux5</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 5</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo20_doen_cfg</name>
              <description>The selected OEN signal for GPIO20. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo21_doen_cfg</name>
              <description>The selected OEN signal for GPIO21. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo22_doen_cfg</name>
              <description>The selected OEN signal for GPIO22. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo23_doen_cfg</name>
              <description>The selected OEN signal for GPIO23. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux6</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 6</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo24_doen_cfg</name>
              <description>The selected OEN signal for GPIO24. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo25_doen_cfg</name>
              <description>The selected OEN signal for GPIO25. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo26_doen_cfg</name>
              <description>The selected OEN signal for GPIO26. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo27_doen_cfg</name>
              <description>The selected OEN signal for GPIO27. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux7</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 7</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo28_doen_cfg</name>
              <description>The selected OEN signal for GPIO28. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo29_doen_cfg</name>
              <description>The selected OEN signal for GPIO29. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo30_doen_cfg</name>
              <description>The selected OEN signal for GPIO30. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo31_doen_cfg</name>
              <description>The selected OEN signal for GPIO31. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux8</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 8</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo32_doen_cfg</name>
              <description>The selected OEN signal for GPIO32. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo33_doen_cfg</name>
              <description>The selected OEN signal for GPIO33. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo34_doen_cfg</name>
              <description>The selected OEN signal for GPIO34. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo35_doen_cfg</name>
              <description>The selected OEN signal for GPIO35. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux9</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 9</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo36_doen_cfg</name>
              <description>The selected OEN signal for GPIO36. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo37_doen_cfg</name>
              <description>The selected OEN signal for GPIO37. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo38_doen_cfg</name>
              <description>The selected OEN signal for GPIO38. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo39_doen_cfg</name>
              <description>The selected OEN signal for GPIO39. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux10</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 10</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo40_doen_cfg</name>
              <description>The selected OEN signal for GPIO40. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo41_doen_cfg</name>
              <description>The selected OEN signal for GPIO41. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo42_doen_cfg</name>
              <description>The selected OEN signal for GPIO42. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo43_doen_cfg</name>
              <description>The selected OEN signal for GPIO43. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux11</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 11</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo44_doen_cfg</name>
              <description>The selected OEN signal for GPIO44. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo45_doen_cfg</name>
              <description>The selected OEN signal for GPIO45. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo46_doen_cfg</name>
              <description>The selected OEN signal for GPIO46. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo47_doen_cfg</name>
              <description>The selected OEN signal for GPIO47. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux12</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 12</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo48_doen_cfg</name>
              <description>The selected OEN signal for GPIO48. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo49_doen_cfg</name>
              <description>The selected OEN signal for GPIO49. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo50_doen_cfg</name>
              <description>The selected OEN signal for GPIO50. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo51_doen_cfg</name>
              <description>The selected OEN signal for GPIO51. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux13</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 13</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo52_doen_cfg</name>
              <description>The selected OEN signal for GPIO52. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo53_doen_cfg</name>
              <description>The selected OEN signal for GPIO53. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo54_doen_cfg</name>
              <description>The selected OEN signal for GPIO54. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo55_doen_cfg</name>
              <description>The selected OEN signal for GPIO55. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux14</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 14</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo56_doen_cfg</name>
              <description>The selected OEN signal for GPIO56. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo57_doen_cfg</name>
              <description>The selected OEN signal for GPIO57. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo58_doen_cfg</name>
              <description>The selected OEN signal for GPIO58. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo59_doen_cfg</name>
              <description>The selected OEN signal for GPIO59. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux15</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 15</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo60_doen_cfg</name>
              <description>The selected OEN signal for GPIO60. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo61_doen_cfg</name>
              <description>The selected OEN signal for GPIO61. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo62_doen_cfg</name>
              <description>The selected OEN signal for GPIO62. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo63_doen_cfg</name>
              <description>The selected OEN signal for GPIO63. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux16</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 16</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo64_doen_cfg</name>
              <description>The selected OEN signal for GPIO64. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo65_doen_cfg</name>
              <description>The selected OEN signal for GPIO65. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo66_doen_cfg</name>
              <description>The selected OEN signal for GPIO66. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo67_doen_cfg</name>
              <description>The selected OEN signal for GPIO67. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux17</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 17</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo68_doen_cfg</name>
              <description>The selected OEN signal for GPIO68. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo69_doen_cfg</name>
              <description>The selected OEN signal for GPIO69. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo70_doen_cfg</name>
              <description>The selected OEN signal for GPIO70. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo71_doen_cfg</name>
              <description>The selected OEN signal for GPIO71. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux18</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 18</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo72_doen_cfg</name>
              <description>The selected OEN signal for GPIO72. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo73_doen_cfg</name>
              <description>The selected OEN signal for GPIO73. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo74_doen_cfg</name>
              <description>The selected OEN signal for GPIO74. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo75_doen_cfg</name>
              <description>The selected OEN signal for GPIO75. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux19</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 19</description>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo76_doen_cfg</name>
              <description>The selected OEN signal for GPIO76. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo77_doen_cfg</name>
              <description>The selected OEN signal for GPIO77. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo78_doen_cfg</name>
              <description>The selected OEN signal for GPIO78. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo79_doen_cfg</name>
              <description>The selected OEN signal for GPIO79. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux20</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 20</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo80_doen_cfg</name>
              <description>The selected OEN signal for GPIO80. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo81_doen_cfg</name>
              <description>The selected OEN signal for GPIO81. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo82_doen_cfg</name>
              <description>The selected OEN signal for GPIO82. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo83_doen_cfg</name>
              <description>The selected OEN signal for GPIO83. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux21</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 21</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo84_doen_cfg</name>
              <description>The selected OEN signal for GPIO84. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo85_doen_cfg</name>
              <description>The selected OEN signal for GPIO85. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo86_doen_cfg</name>
              <description>The selected OEN signal for GPIO86. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo87_doen_cfg</name>
              <description>The selected OEN signal for GPIO87. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux22</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 22</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo88_doen_cfg</name>
              <description>The selected OEN signal for GPIO88. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo89_doen_cfg</name>
              <description>The selected OEN signal for GPIO89. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo90_doen_cfg</name>
              <description>The selected OEN signal for GPIO90. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo91_doen_cfg</name>
              <description>The selected OEN signal for GPIO91. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux23</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 23</description>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo92_doen_cfg</name>
              <description>The selected OEN signal for GPIO92. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo93_doen_cfg</name>
              <description>The selected OEN signal for GPIO93. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo94_doen_cfg</name>
              <description>The selected OEN signal for GPIO94. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo95_doen_cfg</name>
              <description>The selected OEN signal for GPIO95. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux24</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 24</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo96_doen_cfg</name>
              <description>The selected OEN signal for GPIO96. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo97_doen_cfg</name>
              <description>The selected OEN signal for GPIO97. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo98_doen_cfg</name>
              <description>The selected OEN signal for GPIO98. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo99_doen_cfg</name>
              <description>The selected OEN signal for GPIO99. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux25</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 25</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo100_doen_cfg</name>
              <description>The selected OEN signal for GPIO100. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo101_doen_cfg</name>
              <description>The selected OEN signal for GPIO101. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo102_doen_cfg</name>
              <description>The selected OEN signal for GPIO102. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo103_doen_cfg</name>
              <description>The selected OEN signal for GPIO103. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux26</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 26</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo104_doen_cfg</name>
              <description>The selected OEN signal for GPIO104. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo105_doen_cfg</name>
              <description>The selected OEN signal for GPIO105. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo106_doen_cfg</name>
              <description>The selected OEN signal for GPIO106. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo107_doen_cfg</name>
              <description>The selected OEN signal for GPIO107. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux27</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 27</description>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo108_doen_cfg</name>
              <description>The selected OEN signal for GPIO108. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo109_doen_cfg</name>
              <description>The selected OEN signal for GPIO109. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo110_doen_cfg</name>
              <description>The selected OEN signal for GPIO110. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo111_doen_cfg</name>
              <description>The selected OEN signal for GPIO111. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux28</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 28</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo112_doen_cfg</name>
              <description>The selected OEN signal for GPIO112. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo113_doen_cfg</name>
              <description>The selected OEN signal for GPIO113. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo114_doen_cfg</name>
              <description>The selected OEN signal for GPIO114. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo115_doen_cfg</name>
              <description>The selected OEN signal for GPIO115. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux29</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 29</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo116_doen_cfg</name>
              <description>The selected OEN signal for GPIO116. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo117_doen_cfg</name>
              <description>The selected OEN signal for GPIO117. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo118_doen_cfg</name>
              <description>The selected OEN signal for GPIO118. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo119_doen_cfg</name>
              <description>The selected OEN signal for GPIO119. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux30</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 30</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo120_doen_cfg</name>
              <description>The selected OEN signal for GPIO120. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo121_doen_cfg</name>
              <description>The selected OEN signal for GPIO121. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo122_doen_cfg</name>
              <description>The selected OEN signal for GPIO122. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo123_doen_cfg</name>
              <description>The selected OEN signal for GPIO123. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux31</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 31</description>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo124_doen_cfg</name>
              <description>The selected OEN signal for GPIO124. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo125_doen_cfg</name>
              <description>The selected OEN signal for GPIO125. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo126_doen_cfg</name>
              <description>The selected OEN signal for GPIO126. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo127_doen_cfg</name>
              <description>The selected OEN signal for GPIO127. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux32</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 32</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo128_doen_cfg</name>
              <description>The selected OEN signal for GPIO128. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo129_doen_cfg</name>
              <description>The selected OEN signal for GPIO129. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo130_doen_cfg</name>
              <description>The selected OEN signal for GPIO130. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo131_doen_cfg</name>
              <description>The selected OEN signal for GPIO131. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux33</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 33</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo132_doen_cfg</name>
              <description>The selected OEN signal for GPIO132. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo133_doen_cfg</name>
              <description>The selected OEN signal for GPIO133. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo134_doen_cfg</name>
              <description>The selected OEN signal for GPIO134. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo135_doen_cfg</name>
              <description>The selected OEN signal for GPIO135. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux34</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 34</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo136_doen_cfg</name>
              <description>The selected OEN signal for GPIO136. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo137_doen_cfg</name>
              <description>The selected OEN signal for GPIO137. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo138_doen_cfg</name>
              <description>The selected OEN signal for GPIO138. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo139_doen_cfg</name>
              <description>The selected OEN signal for GPIO139. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux35</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 35</description>
          <addressOffset>0x8c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo140_doen_cfg</name>
              <description>The selected OEN signal for GPIO140. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo141_doen_cfg</name>
              <description>The selected OEN signal for GPIO141. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo142_doen_cfg</name>
              <description>The selected OEN signal for GPIO142. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo143_doen_cfg</name>
              <description>The selected OEN signal for GPIO143. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux36</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 36</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo144_doen_cfg</name>
              <description>The selected OEN signal for GPIO144. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo145_doen_cfg</name>
              <description>The selected OEN signal for GPIO145. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo146_doen_cfg</name>
              <description>The selected OEN signal for GPIO146. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo147_doen_cfg</name>
              <description>The selected OEN signal for GPIO147. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux37</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 37</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo148_doen_cfg</name>
              <description>The selected OEN signal for GPIO148. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo149_doen_cfg</name>
              <description>The selected OEN signal for GPIO149. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo150_doen_cfg</name>
              <description>The selected OEN signal for GPIO150. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo151_doen_cfg</name>
              <description>The selected OEN signal for GPIO151. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux38</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 38</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo152_doen_cfg</name>
              <description>The selected OEN signal for GPIO152. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo153_doen_cfg</name>
              <description>The selected OEN signal for GPIO153. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo154_doen_cfg</name>
              <description>The selected OEN signal for GPIO154. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo155_doen_cfg</name>
              <description>The selected OEN signal for GPIO155. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux39</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 39</description>
          <addressOffset>0x9c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo156_doen_cfg</name>
              <description>The selected OEN signal for GPIO156. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo157_doen_cfg</name>
              <description>The selected OEN signal for GPIO157. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo158_doen_cfg</name>
              <description>The selected OEN signal for GPIO158. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo159_doen_cfg</name>
              <description>The selected OEN signal for GPIO159. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux40</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 40</description>
          <addressOffset>0xa0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo160_doen_cfg</name>
              <description>The selected OEN signal for GPIO160. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo161_doen_cfg</name>
              <description>The selected OEN signal for GPIO161. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo162_doen_cfg</name>
              <description>The selected OEN signal for GPIO162. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo163_doen_cfg</name>
              <description>The selected OEN signal for GPIO163. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux41</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 41</description>
          <addressOffset>0xa4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo164_doen_cfg</name>
              <description>The selected OEN signal for GPIO164. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo165_doen_cfg</name>
              <description>The selected OEN signal for GPIO165. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo166_doen_cfg</name>
              <description>The selected OEN signal for GPIO166. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo167_doen_cfg</name>
              <description>The selected OEN signal for GPIO167. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux42</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 42</description>
          <addressOffset>0xa8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo168_doen_cfg</name>
              <description>The selected OEN signal for GPIO168. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo169_doen_cfg</name>
              <description>The selected OEN signal for GPIO169. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo170_doen_cfg</name>
              <description>The selected OEN signal for GPIO170. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo171_doen_cfg</name>
              <description>The selected OEN signal for GPIO171. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux43</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 43</description>
          <addressOffset>0xac</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo172_doen_cfg</name>
              <description>The selected OEN signal for GPIO172. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo173_doen_cfg</name>
              <description>The selected OEN signal for GPIO173. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo174_doen_cfg</name>
              <description>The selected OEN signal for GPIO174. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo175_doen_cfg</name>
              <description>The selected OEN signal for GPIO175. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux44</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 44</description>
          <addressOffset>0xb0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo176_doen_cfg</name>
              <description>The selected OEN signal for GPIO176. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo177_doen_cfg</name>
              <description>The selected OEN signal for GPIO177. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo178_doen_cfg</name>
              <description>The selected OEN signal for GPIO178. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo179_doen_cfg</name>
              <description>The selected OEN signal for GPIO179. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux45</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 45</description>
          <addressOffset>0xb4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo180_doen_cfg</name>
              <description>The selected OEN signal for GPIO180. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo181_doen_cfg</name>
              <description>The selected OEN signal for GPIO181. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo182_doen_cfg</name>
              <description>The selected OEN signal for GPIO182. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo183_doen_cfg</name>
              <description>The selected OEN signal for GPIO183. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux46</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 46</description>
          <addressOffset>0xb8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo184_doen_cfg</name>
              <description>The selected OEN signal for GPIO184. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo185_doen_cfg</name>
              <description>The selected OEN signal for GPIO185. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo186_doen_cfg</name>
              <description>The selected OEN signal for GPIO186. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo187_doen_cfg</name>
              <description>The selected OEN signal for GPIO187. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux47</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 47</description>
          <addressOffset>0xbc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo188_doen_cfg</name>
              <description>The selected OEN signal for GPIO188. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo189_doen_cfg</name>
              <description>The selected OEN signal for GPIO189. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo190_doen_cfg</name>
              <description>The selected OEN signal for GPIO190. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo191_doen_cfg</name>
              <description>The selected OEN signal for GPIO191. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux48</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 48</description>
          <addressOffset>0xc0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo192_doen_cfg</name>
              <description>The selected OEN signal for GPIO192. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo193_doen_cfg</name>
              <description>The selected OEN signal for GPIO193. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo194_doen_cfg</name>
              <description>The selected OEN signal for GPIO194. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo195_doen_cfg</name>
              <description>The selected OEN signal for GPIO195. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux49</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 49</description>
          <addressOffset>0xc4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo196_doen_cfg</name>
              <description>The selected OEN signal for GPIO196. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo197_doen_cfg</name>
              <description>The selected OEN signal for GPIO197. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo198_doen_cfg</name>
              <description>The selected OEN signal for GPIO198. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo199_doen_cfg</name>
              <description>The selected OEN signal for GPIO199. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux50</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 50</description>
          <addressOffset>0xc8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo200_doen_cfg</name>
              <description>The selected OEN signal for GPIO200. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo201_doen_cfg</name>
              <description>The selected OEN signal for GPIO201. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo202_doen_cfg</name>
              <description>The selected OEN signal for GPIO202. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo203_doen_cfg</name>
              <description>The selected OEN signal for GPIO203. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux51</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 51</description>
          <addressOffset>0xcc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo204_doen_cfg</name>
              <description>The selected OEN signal for GPIO204. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo205_doen_cfg</name>
              <description>The selected OEN signal for GPIO205. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo206_doen_cfg</name>
              <description>The selected OEN signal for GPIO206. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo207_doen_cfg</name>
              <description>The selected OEN signal for GPIO207. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux52</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 52</description>
          <addressOffset>0xd0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo208_doen_cfg</name>
              <description>The selected OEN signal for GPIO208. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo209_doen_cfg</name>
              <description>The selected OEN signal for GPIO209. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo210_doen_cfg</name>
              <description>The selected OEN signal for GPIO210. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo211_doen_cfg</name>
              <description>The selected OEN signal for GPIO211. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux53</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 53</description>
          <addressOffset>0xd4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo212_doen_cfg</name>
              <description>The selected OEN signal for GPIO212. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo213_doen_cfg</name>
              <description>The selected OEN signal for GPIO213. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo214_doen_cfg</name>
              <description>The selected OEN signal for GPIO214. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo215_doen_cfg</name>
              <description>The selected OEN signal for GPIO215. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_fmux54</name>
          <description>SYS IOMUX CFG SAIF SYSCFG FMUX 54</description>
          <addressOffset>0xd8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_iomux_gpo216_doen_cfg</name>
              <description>The selected OEN signal for GPIO216. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo217_doen_cfg</name>
              <description>The selected OEN signal for GPIO217. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo218_doen_cfg</name>
              <description>The selected OEN signal for GPIO218. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>sys_iomux_gpo219_doen_cfg</name>
              <description>The selected OEN signal for GPIO219. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-49. See Table 2-41: GPIO OEN List for SYS_IOMUX (on page 97) for more information.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq55</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 55</description>
          <addressOffset>0xdc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpioen_0_reg</name>
              <description>Enable GPIO IRQ function</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq56</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 56</description>
          <addressOffset>0xe0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpiois_0_reg</name>
              <description>1: Edge trigger, 0: Level trigger</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq57</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 57</description>
          <addressOffset>0xe4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpiois_1_reg</name>
              <description>1: Edge trigger, 0: Level trigger</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq58</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 58</description>
          <addressOffset>0xe8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpioic_0_reg</name>
              <description>1: Do not clear the register, 0: Clear the register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq59</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 59</description>
          <addressOffset>0xec</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpioic_1_reg</name>
              <description>1: Do not clear the register, 0: Clear the register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq60</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 60</description>
          <addressOffset>0xf0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpioibe_0_reg</name>
              <description>1: Trigger on both edges, 0: Trigger on a single edge</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq61</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 61</description>
          <addressOffset>0xf4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpioibe_1_reg</name>
              <description>1: Trigger on both edges, 0: Trigger on a single edge</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq62</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 62</description>
          <addressOffset>0xf8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpioiev_0_reg</name>
              <description>1: Positive/Low, 0: Negative/High</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq63</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 63</description>
          <addressOffset>0xfc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpioiev_1_reg</name>
              <description>1: Positive/Low, 0: Negative/High</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq64</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 64</description>
          <addressOffset>0x100</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpioie_0_reg</name>
              <description>1: Unmask, 0: Mask</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq65</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 65</description>
          <addressOffset>0x104</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpioie_1_reg</name>
              <description>1: Unmask, 0: Mask</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq66</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 66</description>
          <addressOffset>0x108</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpioris_0_reg</name>
              <description>Status of the edge trigger. The register can be cleared by writing gpio ic</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq67</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 67</description>
          <addressOffset>0x10c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpioris_1_reg</name>
              <description>Status of the edge trigger. The register can be cleared by writing gpio ic</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq68</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 68</description>
          <addressOffset>0x110</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpiomis_0_reg</name>
              <description>The masked GPIO IRQ status</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq69</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 69</description>
          <addressOffset>0x114</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpiomis_1_reg</name>
              <description>The masked GPIO IRQ status</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq70</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 70</description>
          <addressOffset>0x118</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpio_in_sync2_0_reg</name>
              <description>Status of the gpio_in after synchronization</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg_ioirq71</name>
          <description>SYS IOMUX CFG SAIF SYSCFG IOIRQ 71</description>
          <addressOffset>0x11c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>sys_gpio_in_sync2_1_reg</name>
              <description>Status of the gpio_in after synchronization</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg288</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 288</description>
          <addressOffset>0x120</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio0_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio0_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio0_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio0_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio0_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio0_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio0_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg292</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 292</description>
          <addressOffset>0x124</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio1_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio1_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio1_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio1_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio1_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio1_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio1_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg296</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 296</description>
          <addressOffset>0x128</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio2_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio2_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio2_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio2_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio2_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio2_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio2_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg300</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 300</description>
          <addressOffset>0x12c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio3_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio3_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio3_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio3_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio3_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio3_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio3_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg304</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 304</description>
          <addressOffset>0x130</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio4_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio4_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio4_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio4_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio4_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio4_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio4_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg308</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 308</description>
          <addressOffset>0x134</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio5_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio5_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio5_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio5_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio5_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio5_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio5_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg312</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 312</description>
          <addressOffset>0x138</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio6_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio6_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio6_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio6_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio6_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio6_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio6_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg316</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 316</description>
          <addressOffset>0x13c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio7_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio7_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio7_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio7_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio7_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio7_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio7_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg320</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 320</description>
          <addressOffset>0x140</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio8_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio8_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio8_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio8_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio8_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio8_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio8_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg324</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 324</description>
          <addressOffset>0x144</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio9_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio9_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio9_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio9_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio9_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio9_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio9_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg328</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 328</description>
          <addressOffset>0x148</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio10_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio10_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio10_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio10_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio10_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio10_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio10_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg332</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 332</description>
          <addressOffset>0x14c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio11_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio11_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio11_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio11_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio11_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio11_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio11_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg336</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 336</description>
          <addressOffset>0x150</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio12_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio12_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio12_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio12_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio12_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio12_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio12_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg340</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 340</description>
          <addressOffset>0x154</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio13_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio13_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio13_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio13_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio13_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio13_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio13_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg344</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 344</description>
          <addressOffset>0x158</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio14_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio14_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio14_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio14_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio14_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio14_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio14_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg348</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 348</description>
          <addressOffset>0x15c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio15_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio15_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio15_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio15_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio15_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio15_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio15_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg352</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 352</description>
          <addressOffset>0x160</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio16_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio16_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio16_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio16_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio16_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio16_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio16_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg356</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 356</description>
          <addressOffset>0x164</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio17_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio17_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio17_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio17_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio17_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio17_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio17_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg360</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 360</description>
          <addressOffset>0x168</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio18_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio18_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio18_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio18_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio18_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio18_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio18_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg364</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 364</description>
          <addressOffset>0x16c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio19_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio19_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio19_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio19_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio19_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio19_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio19_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg368</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 368</description>
          <addressOffset>0x170</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio20_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio20_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio20_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio20_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio20_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio20_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio20_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg372</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 372</description>
          <addressOffset>0x174</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio21_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio21_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio21_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio21_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio21_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio21_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio21_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg376</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 376</description>
          <addressOffset>0x178</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio22_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio22_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio22_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio22_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio22_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio22_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio22_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg380</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 380</description>
          <addressOffset>0x17c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio23_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio23_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio23_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio23_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio23_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio23_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio23_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg384</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 384</description>
          <addressOffset>0x180</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio24_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio24_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio24_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio24_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio24_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio24_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio24_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg388</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 388</description>
          <addressOffset>0x184</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio25_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio25_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio25_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio25_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio25_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio25_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio25_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg392</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 392</description>
          <addressOffset>0x188</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio26_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio26_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio26_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio26_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio26_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio26_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio26_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg396</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 396</description>
          <addressOffset>0x18c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio27_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio27_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio27_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio27_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio27_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio27_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio27_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg400</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 400</description>
          <addressOffset>0x190</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio28_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio28_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio28_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio28_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio28_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio28_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio28_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg404</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 404</description>
          <addressOffset>0x194</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio29_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio29_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio29_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio29_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio29_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio29_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio29_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg408</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 408</description>
          <addressOffset>0x198</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio30_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio30_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio30_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio30_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio30_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio30_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio30_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg412</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 412</description>
          <addressOffset>0x19c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio31_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio31_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio31_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio31_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio31_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio31_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio31_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg416</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 416</description>
          <addressOffset>0x1a0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio32_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio32_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio32_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio32_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio32_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio32_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio32_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg420</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 420</description>
          <addressOffset>0x1a4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio33_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio33_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio33_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio33_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio33_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio33_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio33_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg424</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 424</description>
          <addressOffset>0x1a8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio34_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio34_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio34_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio34_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio34_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio34_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio34_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg428</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 428</description>
          <addressOffset>0x1ac</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio35_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio35_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio35_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio35_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio35_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio35_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio35_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg432</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 432</description>
          <addressOffset>0x1b0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio36_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio36_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio36_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio36_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio36_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio36_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio36_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg436</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 436</description>
          <addressOffset>0x1b4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio37_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio37_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio37_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio37_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio37_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio37_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio37_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg440</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 440</description>
          <addressOffset>0x1b8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio38_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio38_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio38_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio38_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio38_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio38_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio38_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg444</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 444</description>
          <addressOffset>0x1bc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio39_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio39_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio39_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio39_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio39_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio39_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio39_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg448</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 448</description>
          <addressOffset>0x1c0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio40_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio40_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio40_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio40_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio40_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio40_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio40_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg452</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 452</description>
          <addressOffset>0x1c4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio41_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio41_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio41_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio41_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio41_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio41_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio41_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg456</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 456</description>
          <addressOffset>0x1c8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio42_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio42_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio42_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio42_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio42_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio42_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio42_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg460</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 460</description>
          <addressOffset>0x1cc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio43_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio43_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio43_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio43_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio43_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio43_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio43_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg464</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 464</description>
          <addressOffset>0x1d0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio44_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio44_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio44_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio44_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio44_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio44_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio44_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg468</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 468</description>
          <addressOffset>0x1d4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio45_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio45_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio45_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio45_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio45_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio45_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio45_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg472</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 472</description>
          <addressOffset>0x1d8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio46_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio46_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio46_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio46_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio46_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio46_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio46_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg476</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 476</description>
          <addressOffset>0x1dc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio47_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio47_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio47_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio47_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio47_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio47_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio47_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg480</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 480</description>
          <addressOffset>0x1e0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio48_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio48_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio48_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio48_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio48_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio48_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio48_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg484</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 484</description>
          <addressOffset>0x1e4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio49_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio49_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio49_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio49_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio49_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio49_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio49_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg488</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 488</description>
          <addressOffset>0x1e8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio50_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio50_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio50_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio50_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio50_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio50_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio50_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg492</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 492</description>
          <addressOffset>0x1ec</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio51_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio51_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio51_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio51_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio51_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio51_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio51_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg496</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 496</description>
          <addressOffset>0x1f0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio52_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio52_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio52_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio52_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio52_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio52_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio52_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg500</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 500</description>
          <addressOffset>0x1f4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio53_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio53_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio53_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio53_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio53_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio53_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio53_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg504</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 504</description>
          <addressOffset>0x1f8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio54_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio54_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio54_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio54_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio54_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio54_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio54_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg508</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 508</description>
          <addressOffset>0x1fc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio55_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio55_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio55_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio55_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio55_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio55_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio55_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg512</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 512</description>
          <addressOffset>0x200</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio56_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio56_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio56_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio56_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio56_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio56_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio56_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg516</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 516</description>
          <addressOffset>0x204</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio57_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio57_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio57_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio57_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio57_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio57_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio57_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg520</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 520</description>
          <addressOffset>0x208</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio58_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio58_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio58_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio58_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio58_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio58_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio58_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg524</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 524</description>
          <addressOffset>0x20c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio59_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio59_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio59_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio59_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio59_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio59_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio59_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg528</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 528</description>
          <addressOffset>0x210</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio60_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio60_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio60_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio60_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio60_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio60_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio60_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg532</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 532</description>
          <addressOffset>0x214</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio61_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio61_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio61_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio61_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio61_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio61_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio61_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg536</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 536</description>
          <addressOffset>0x218</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio62_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio62_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio62_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio62_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio62_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio62_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio62_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg540</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 540</description>
          <addressOffset>0x21c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gpio63_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio63_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio63_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio63_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio63_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio63_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_gpio63_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg544</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 544</description>
          <addressOffset>0x220</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_sd0_clk_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_clk_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_clk_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_clk_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_clk_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_clk_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_clk_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg548</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 548</description>
          <addressOffset>0x224</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_sd0_cmd_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_cmd_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_cmd_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_cmd_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_cmd_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_cmd_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_cmd_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg552</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 552</description>
          <addressOffset>0x228</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_sd0_data0_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data0_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data0_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data0_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data0_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data0_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data0_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg556</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 556</description>
          <addressOffset>0x22c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_sd0_data1_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data1_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data1_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data1_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data1_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data1_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data1_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg560</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 560</description>
          <addressOffset>0x230</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_sd0_data2_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data2_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data2_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data2_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data2_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data2_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data2_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg564</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 564</description>
          <addressOffset>0x234</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_sd0_data3_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data3_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data3_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data3_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data3_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data3_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data3_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg568</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 568</description>
          <addressOffset>0x238</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_sd0_data4_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data4_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data4_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data4_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data4_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data4_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data4_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg572</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 572</description>
          <addressOffset>0x23c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_sd0_data5_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data5_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data5_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data5_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data5_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data5_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data5_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg576</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 576</description>
          <addressOffset>0x240</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_sd0_data6_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data6_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data6_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data6_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data6_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data6_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data6_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg580</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 580</description>
          <addressOffset>0x244</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_sd0_data7_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data7_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data7_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data7_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data7_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data7_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_data7_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg584</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 584</description>
          <addressOffset>0x248</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_sd0_strb_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_strb_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_strb_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_strb_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_strb_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_strb_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_sd0_strb_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg588</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 588</description>
          <addressOffset>0x24c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_mdc_syscon</name>
              <description>padcfg_pad_gmac1_mdc_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg592</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 592</description>
          <addressOffset>0x250</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_mdio_syscon</name>
              <description>padcfg_pad_gmac1_mdio_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg596</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 596</description>
          <addressOffset>0x254</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_rxd0_syscon</name>
              <description>padcfg_pad_gmac1_rxd0_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg600</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 600</description>
          <addressOffset>0x258</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_rxd1_syscon</name>
              <description>padcfg_pad_gmac1_rxd1_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg604</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 604</description>
          <addressOffset>0x25c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_rxd2_syscon</name>
              <description>padcfg_pad_gmac1_rxd2_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg608</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 608</description>
          <addressOffset>0x260</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_rxd3_syscon</name>
              <description>padcfg_pad_gmac1_rxd3_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg612</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 612</description>
          <addressOffset>0x264</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_rxdv_syscon</name>
              <description>padcfg_pad_gmac1_rxdv_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg616</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 616</description>
          <addressOffset>0x268</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_rxc_syscon</name>
              <description>padcfg_pad_gmac1_rxc_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg620</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 620</description>
          <addressOffset>0x26c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_txd0_syscon</name>
              <description>padcfg_pad_gmac1_txd0_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg624</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 624</description>
          <addressOffset>0x270</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_txd1_syscon</name>
              <description>padcfg_pad_gmac1_txd1_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg628</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 628</description>
          <addressOffset>0x274</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_txd2_syscon</name>
              <description>padcfg_pad_gmac1_txd2_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg632</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 632</description>
          <addressOffset>0x278</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_txd3_syscon</name>
              <description>padcfg_pad_gmac1_txd3_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg636</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 636</description>
          <addressOffset>0x27c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_txen_syscon</name>
              <description>padcfg_pad_gmac1_txen_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg640</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 640</description>
          <addressOffset>0x280</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac1_txc_syscon</name>
              <description>padcfg_pad_gmac1_txc_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg644</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 644</description>
          <addressOffset>0x284</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_qspi_sclk_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_sclk_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_sclk_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_sclk_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_sclk_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_sclk_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_sclk_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg648</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 648</description>
          <addressOffset>0x288</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_qspi_csn0_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_csn0_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_csn0_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_csn0_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_csn0_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_csn0_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_csn0_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg652</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 652</description>
          <addressOffset>0x28c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_qspi_data0_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data0_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data0_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data0_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data0_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data0_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data0_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg656</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 656</description>
          <addressOffset>0x290</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_qspi_data1_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data1_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data1_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data1_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data1_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data1_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data1_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg660</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 660</description>
          <addressOffset>0x294</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_qspi_data2_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data2_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data2_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data2_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data2_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data2_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data2_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg664</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 664</description>
          <addressOffset>0x298</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_qspi_data3_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data3_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data3_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data3_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data3_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data3_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_qspi_data3_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg668</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 668</description>
          <addressOffset>0x29c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>pad_gmac1_rxc_func_sel</name>
              <description>Function selector of GMAC1_RXC: * Function 0: u0_sys_crg.clk_gmac1_rgmii_rx, * Function 1: u0_sys_crg.clk_gmac1_rmii_ref, * Function 2: None, * Function 3: None</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio10_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[4:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio11_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[7:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio12_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio13_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[13:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio14_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[16:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio15_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[19:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio16_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio17_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[25:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio18_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[28:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio19_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[31:29]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg672</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 672</description>
          <addressOffset>0x2a0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>pad_gpio20_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio21_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio22_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[8:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio23_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[11:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio24_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio25_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[17:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio26_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[20:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio27_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[23:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio28_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio29_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[29:27]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg676</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 676</description>
          <addressOffset>0x2a4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>pad_gpio30_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio31_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio32_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[8:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio33_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[11:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio34_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio35_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[17:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio36_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[20:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio37_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[23:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio38_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio39_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[29:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio40_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[32:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg680</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 680</description>
          <addressOffset>0x2a8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>pad_gpio41_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio42_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio43_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[8:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio44_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[11:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio45_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio46_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[17:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio47_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[20:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio48_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[23:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio49_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio50_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[29:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio51_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[32:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg684</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 684</description>
          <addressOffset>0x2ac</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>pad_gpio52_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio53_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio54_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio56_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio57_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[17:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio58_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[20:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio59_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[23:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio60_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio61_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[29:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio62_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[32:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio63_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg688</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 688</description>
          <addressOffset>0x2b0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>pad_gpio6_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio7_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio8_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[8:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pad_gpio9_func_sel</name>
              <description>GPIO function selector: * Function 0: See Function Description no page 84 for more information, * Function 1: See Full Multiplexing for more information, * Function 2: See Function 2 for more information, * Function 3: See Function 3 for more information</description>
              <bitRange>[11:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c0_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[13:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c10_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[16:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c11_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[19:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c1_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c2_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[25:23]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c3_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[28:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c4_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[31:29]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_iomux_cfgsaif_syscfg692</name>
          <description>SYS IOMUX CFG SAIF SYSCFG 692</description>
          <addressOffset>0x2b4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c5_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c6_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c7_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[8:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c8_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[11:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_data_c9_func_sel</name>
              <description>Function Selector of DVP_DATA[idx], see Function 2 for more information</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_hvalid_c_func_sel</name>
              <description>Function Selector of DVP_HSYNC, see Function 2 for more information</description>
              <bitRange>[17:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_dom_isp_top_u0_vin_dvp_vvalid_c_func_sel</name>
              <description>Function Selector of DVP_VSYNC, see Function 2 for more information</description>
              <bitRange>[20:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_sys_crg_dvp_clk_func_sel</name>
              <description>Function Selector of DVP_CLK, see Function 2 for more information</description>
              <bitRange>[23:21]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>snps_dw_mshc_0</name>
      <description>From snps,dw-mshc, peripheral generator</description>
      <baseAddress>0x16010000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_dw_mshc_1</name>
      <description>From snps,dw-mshc, peripheral generator</description>
      <baseAddress>0x16020000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_dwmac_0</name>
      <description>From starfive,jh7110-dwmac, peripheral generator</description>
      <baseAddress>0x16030000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_dwmac_5_20_0</name>
      <description>From snps,dwmac-5_20, peripheral generator</description>
      <baseAddress>0x16030000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_dwmac_1</name>
      <description>From starfive,jh7110-dwmac, peripheral generator</description>
      <baseAddress>0x16040000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>snps_dwmac_5_20_1</name>
      <description>From snps,dwmac-5_20, peripheral generator</description>
      <baseAddress>0x16040000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_aoncrg_0</name>
      <description>From starfive,jh7110-aoncrg, peripheral generator</description>
      <baseAddress>0x17000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>clk_osc</name>
          <description>Oscillator Clock</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=4, Default=4, Min=4, Typical=4</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_aon_apb</name>
          <description>AON APB Function Clock</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_osc_div4, clk_osc</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_ahb_gmac5</name>
          <description>AHB GMAC5 Clock</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_axi_gmac5</name>
          <description>AXI GMAC5 Clock</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac0_rmii_rtx</name>
          <description>GMAC0 RMII RTX Clock</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=30, Default=2, Min=2, Typical=2</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac5_axi64_tx</name>
          <description>GMAC5 AXI64 Clock Transmitter</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: u0_sys_crg_clk_gmac0_gtxclk, clk_gmac0_rmii_rtx</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac5_axi64_txi</name>
          <description>GMAC5 AXI64 Clock Transmission Inverter</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_polarity</name>
              <description>1: Clock inverter, 0: Clock buffer</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac5_axi64_rx</name>
          <description>GMAC5 AXI64 Clock Receiver</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>dly_chain_sel</name>
              <description>Selector delay chain stage number, totally 32 stages, -50 ps each stage. The register value indicates the delay chain stage number. For example, diy_chain_sel=1 means to delay 1 stage.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_gmac5_axi64_rxi</name>
          <description>GMAC5 AXI64 Clock Receiving Inverter</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_polarity</name>
              <description>1: Clock inverter, 0: Clock buffer</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_optc_apb</name>
          <description>OPTC APB Clock</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_rtc_hms_apb</name>
          <description>RTC HMS APB Clock</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_rtc_internal</name>
          <description>RTC Internal Clock</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_divcfg</name>
              <description>Clock divider coefficient: Max=1022, Default=750, Min=750, Typical=750</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_rtc_hms_osc32k</name>
          <description>RTC HMS Clock Oscillator 32K</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_mux_sel</name>
              <description>Clock multiplexing selector: clk_rtc, clk_rtc_internal</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_rtc_hms_cal</name>
          <description>RTC HMS Clock Calculator</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>clk_icg</name>
              <description>1: Clock enable, 0: Clock disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>soft_rst_addr_sel</name>
          <description>Software RESET Address Selector</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>gmac5_axi64_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>gmac5_axi64_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>aon_iomux_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pmu_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pmu_rstn_wkup</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rtc_hms_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rtc_hms_rstn_cal</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rtc_hms_rstn_osc32k</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aoncrg_rst_status</name>
          <description>AONCRG RESET Status</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>gmac5_axi64_rstn_axi</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>gmac5_axi64_rstn_ahb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>aon_iomux_presetn</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pmu_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>pmu_rstn_wkup</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rtc_hms_rstn_apb</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rtc_hms_rstn_cal</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>rtc_hms_rstn_osc32k</name>
              <description>1: Assert reset, 0: De-assert reset</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_aon_syscon_0</name>
      <description>From starfive,jh7110-aon-syscon, peripheral generator</description>
      <baseAddress>0x17010000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>aon_sysconsaif_syscfg0</name>
          <description>AON SYSCONSAIF SYSCFG 0</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_gp_reg</name>
              <description>aon_gp_reg</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_sysconsaif_syscfg4</name>
          <description>AON SYSCONSAIF SYSCFG 4</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_boot_ctrl_boot_status</name>
              <description>u0_boot_ctrl_boot_status</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_sysconsaif_syscfg8</name>
          <description>AON SYSCONSAIF SYSCFG 8</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_boot_ctrl_boot_vector_31_0</name>
              <description>u0_boot_ctrl_boot_vector_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_sysconsaif_syscfg12</name>
          <description>AON SYSCONSAIF SYSCFG 12</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_boot_ctrl_boot_vector_35_32</name>
              <description>u0_boot_ctrl_boot_vector_35_32</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>gmac5_axi64_scfg_ram_cfg_slp</name>
              <description>SRAM/ROM configuration. SLP: sleep enable, high active, default is low.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>gmac5_axi64_scfg_ram_cfg_sram_config_sd</name>
              <description>SRAM/ROM configuration. SD: shutdown enable, high active, default is low.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>gmac5_axi64_scfg_ram_cfg_rtsel</name>
              <description>SRAM/ROM configuration. RTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>gmac5_axi64_scfg_ram_cfg_ptsel</name>
              <description>SRAM/ROM configuration. PTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>gmac5_axi64_scfg_ram_cfg_trb</name>
              <description>SRAM/ROM configuration. TRB: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>gmac5_axi64_scfg_ram_cfg_wtsel</name>
              <description>SRAM/ROM configuration. WTSEL: timing setting for debug purpose, default is 2'b01.</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>gmac5_axi64_scfg_ram_cfg_vs</name>
              <description>SRAM/ROM configuration. VS: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>gmac5_axi64_scfg_ram_cfg_vg</name>
              <description>SRAM/ROM configuration. VG: timing setting for debug purpose, default is 1'b1.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>gmac5_axi64_mac_speed_o</name>
              <description>gmac5_axi64_mac_speed_o</description>
              <bitRange>[17:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>gmac5_axi64_phy_intf_sel_i</name>
              <description>Active PHY Selected. When you have multiple GMAC PHY interfaces in your configuration, this field indicates the sampled value of the PHY selector during reset de-assertion. Values: 0x0 - GMII or MII, 0x1 - RGMII, 0x2 - SGMII, 0x3 - TBI, 0x4 - RMII, 0x5 - RTBI, 0x6 - SMII, 0x7 - REVMII</description>
              <bitRange>[20:18]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_sysconsaif_syscfg16</name>
          <description>AON SYSCONSAIF SYSCFG 16</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>gmac5_axi64_ptp_timestamp_o_31_0</name>
              <description>gmac5_axi64_ptp_timestamp_o_31_0</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_sysconsaif_syscfg20</name>
          <description>AON SYSCONSAIF SYSCFG 20</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>gmac5_axi64_ptp_timestamp_o_63_32</name>
              <description>gmac5_axi64_ptp_timestamp_o_63_32</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_sysconsaif_syscfg24</name>
          <description>AON SYSCONSAIF SYSCFG 24</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_otpc_chip_mode</name>
              <description>u0_otpc_chip_mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_otpc_crc_pass</name>
              <description>u0_otpc_crc_pass</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_otpc_dbg_enable</name>
              <description>u0_otpc_dbg_enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_sysconsaif_syscfg28</name>
          <description>AON SYSCONSAIF SYSCFG 28</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_otpc_fl_func_lock</name>
              <description>u0_otpc_fl_func_lock</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_sysconsaif_syscfg32</name>
          <description>AON SYSCONSAIF SYSCFG 32</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_otpc_fl_pll0_lock</name>
              <description>u0_otpc_fl_pll0_lock</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_sysconsaif_syscfg36</name>
          <description>AON SYSCONSAIF SYSCFG 36</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_otpc_fl_pll1_lock</name>
              <description>u0_otpc_fl_pll1_lock</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_sysconsaif_syscfg40</name>
          <description>AON SYSCONSAIF SYSCFG 40</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>u0_otpc_fl_sec_boot_lmt</name>
              <description>u0_otpc_fl_sec_boot_lmt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_otpc_fl_xip</name>
              <description>u0_otpc_fl_xip</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_otpc_load_busy</name>
              <description>u0_otpc_load_busy</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_reset_ctrl_clr_reset_status</name>
              <description>u0_reset_ctrl_clr_reset_status</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_reset_ctrl_pll_timecnt_finish</name>
              <description>u0_reset_ctrl_pll_timecnt_finish</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>u0_reset_ctrl_rstn_sw</name>
              <description>u0_reset_ctrl_rstn_sw</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>u0_reset_ctrl_sys_reset_status</name>
              <description>u0_reset_ctrl_sys_reset_status</description>
              <bitRange>[9:6]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>syscon_2</name>
      <description>From syscon, peripheral generator</description>
      <baseAddress>0x17010000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_aon_pinctrl_0</name>
      <description>From starfive,jh7110-aon-pinctrl, peripheral generator</description>
      <baseAddress>0x17020000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_fmux0</name>
          <description>AON IOMUX CFG SAIF SYSCFG FMUX 0</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_iomux_gpo0_doen_cfg</name>
              <description>The selected OEN signal for GPIO0. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-5. See Table 2-42: GPIO OEN List for AON_IOMUX for more information.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>aon_iomux_gpo1_doen_cfg</name>
              <description>The selected OEN signal for GPIO1. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-5. See Table 2-42: GPIO OEN List for AON_IOMUX for more information.</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>aon_iomux_gpo2_doen_cfg</name>
              <description>The selected OEN signal for GPIO2. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-5. See Table 2-42: GPIO OEN List for AON_IOMUX for more information.</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>aon_iomux_gpo3_doen_cfg</name>
              <description>The selected OEN signal for GPIO3. The register value indicates the selected GPIO (Output Enable) OEN index from GPIO OEN list 0-5. See Table 2-42: GPIO OEN List for AON_IOMUX for more information.</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_fmux1</name>
          <description>AON IOMUX CFG SAIF SYSCFG FMUX 1</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_iomux_gpo0_dout_cfg</name>
              <description>The selected OEN signal for GPIO0. The register value indicates the selected GPIO output signal list 0-9. See Table 2-42: GPIO OEN List for AON_IOMUX for more information.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>aon_iomux_gpo1_dout_cfg</name>
              <description>The selected OEN signal for GPIO1. The register value indicates the selected GPIO output signal list 0-9. See Table 2-42: GPIO OEN List for AON_IOMUX for more information.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>aon_iomux_gpo2_dout_cfg</name>
              <description>The selected OEN signal for GPIO2. The register value indicates the selected GPIO output signal list 0-9. See Table 2-42: GPIO OEN List for AON_IOMUX for more information.</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>aon_iomux_gpo3_dout_cfg</name>
              <description>The selected OEN signal for GPIO3. The register value indicates the selected GPIO output signal list 0-9. See Table 2-42: GPIO OEN List for AON_IOMUX for more information.</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_fmux2</name>
          <description>AON IOMUX CFG SAIF SYSCFG FMUX 2</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_iomux_gpi_u0_pmu_io_event_stub_gpio_wakeup_0_cfg</name>
              <description>The register value indicates the selected GPIO number + 2 (GPIO2-GPIO63, GPIO0 and GPIO1 are not available) for the input signal.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>aon_iomux_gpi_u0_pmu_io_event_stub_gpio_wakeup_1_cfg</name>
              <description>The register value indicates the selected GPIO number + 2 (GPIO2-GPIO63, GPIO0 and GPIO1 are not available) for the input signal.</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>aon_iomux_gpi_u0_pmu_io_event_stub_gpio_wakeup_2_cfg</name>
              <description>The register value indicates the selected GPIO number + 2 (GPIO2-GPIO63, GPIO0 and GPIO1 are not available) for the input signal.</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>aon_iomux_gpi_u0_pmu_io_event_stub_gpio_wakeup_3_cfg</name>
              <description>The register value indicates the selected GPIO number + 2 (GPIO2-GPIO63, GPIO0 and GPIO1 are not available) for the input signal.</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_fmux3</name>
          <description>AON IOMUX CFG SAIF SYSCFG FMUX 3</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_gpioen_0_reg</name>
              <description>Enable GPIO IRQ function.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_ioirq4</name>
          <description>AON IOMUX CFG SAIF SYSCFG IOIRQ 4</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_gpiois_0_reg</name>
              <description>1: Edge trigger, 0: Level trigger</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_ioirq5</name>
          <description>AON IOMUX CFG SAIF SYSCFG IOIRQ 5</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_gpioic_0_reg</name>
              <description>1: Do not clear the register, 0: Clear the register</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_ioirq6</name>
          <description>AON IOMUX CFG SAIF SYSCFG IOIRQ 6</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_gpioibe_0_reg</name>
              <description>1: Trigger on both edges, 0: Trigger on a single edge</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_ioirq7</name>
          <description>AON IOMUX CFG SAIF SYSCFG IOIRQ 7</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_gpioiev_0_reg</name>
              <description>1: Positive/Low, 0: Negative/High</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_ioirq8</name>
          <description>AON IOMUX CFG SAIF SYSCFG IOIRQ 8</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_gpioie_0_reg</name>
              <description>1: Unmask, 0: Mask</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_ioirq9</name>
          <description>AON IOMUX CFG SAIF SYSCFG IOIRQ 9</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_gpioris_0_reg</name>
              <description>Status of the edge trigger, can be cleared by writing gpioic.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_ioirq10</name>
          <description>AON IOMUX CFG SAIF SYSCFG IOIRQ 10</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_gpiomis_0_reg</name>
              <description>The masked GPIO IRQ status.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg_ioirq11</name>
          <description>AON IOMUX CFG SAIF SYSCFG IOIRQ 11</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>aon_gpio_in_sync2_0_reg</name>
              <description>Status of gpio_in after synchronization.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg48</name>
          <description>AON IOMUX CFG SAIF SYSCFG 48</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_testen_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg52</name>
          <description>AON IOMUX CFG SAIF SYSCFG 52</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_rgpio0_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio0_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio0_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio0_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio0_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio0_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio0_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg56</name>
          <description>AON IOMUX CFG SAIF SYSCFG 56</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_rgpio1_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio1_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio1_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio1_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio1_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio1_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio1_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg60</name>
          <description>AON IOMUX CFG SAIF SYSCFG 60</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_rgpio2_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio2_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio2_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio2_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio2_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio2_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio2_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg64</name>
          <description>AON IOMUX CFG SAIF SYSCFG 64</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_rgpio3_ie</name>
              <description>Input Enable (IE) Controller - 1: Enable the receiver, 0: Disable the receiver</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio3_ds</name>
              <description>Output Drive Strength (DS) - 00: The rated drive strength is 2 mA, 01: The rated drive strength is 4 mA, 10: The rated drive strength is 8 mA, 11: The rated drive strength is 12 mA</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio3_pu</name>
              <description>Pull-Up (PU) settings - 1: Yes, 0: No</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio3_pd</name>
              <description>Pull-Down (PD) settings - 1: Yes, 0: No</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio3_slew</name>
              <description>Slew Rate Control - 0: Slow (Half frequency), 1: Fast</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio3_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger ebabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rgpio3_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg68</name>
          <description>AON IOMUX CFG SAIF SYSCFG 68</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_rstn_smt</name>
              <description>Active high Schmitt (SMT) trigger selector - 0: No hysteresis, 1: Schmitt trigger enabled</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>padcfg_pad_rstn_pos</name>
              <description>Power-on-Start (POS) enabler - 1: Enable active pull-down for loss of core power, 0: Active pull-down capability disabled</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg76</name>
          <description>AON IOMUX CFG SAIF SYSCFG 76</description>
          <addressOffset>0x4c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_rtc_ds</name>
              <description>Output Drive Strength (DS): * 00: The rated drive strength is 2 mA. * 01: The rated drive strength is 4 mA. * 10: The rated drive strength is 8 mA. * 11: The rated drive strength is 12 mA.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg84</name>
          <description>AON IOMUX CFG SAIF SYSCFG 84</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_osc_ds</name>
              <description>Output Drive Strength (DS): * 00: The rated drive strength is 2 mA. * 01: The rated drive strength is 4 mA. * 10: The rated drive strength is 8 mA. * 11: The rated drive strength is 12 mA.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg88</name>
          <description>AON IOMUX CFG SAIF SYSCFG 88</description>
          <addressOffset>0x58</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_mdc_syscon</name>
              <description>padcfg_pad_gmac0_mdc_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg92</name>
          <description>AON IOMUX CFG SAIF SYSCFG 92</description>
          <addressOffset>0x5c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_mdio_syscon</name>
              <description>padcfg_pad_gmac0_mdio_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg96</name>
          <description>AON IOMUX CFG SAIF SYSCFG 96</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_rxd0_syscon</name>
              <description>0: GMAC0 IO voltage select 3.3V, 1: GMAC0 IO voltage select 2.5V, 2: GMAC0 IO voltage select 1.8V</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg100</name>
          <description>AON IOMUX CFG SAIF SYSCFG 100</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_rxd1_syscon</name>
              <description>padcfg_pad_gmac0_rxd1_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg104</name>
          <description>AON IOMUX CFG SAIF SYSCFG 104</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_rxd2_syscon</name>
              <description>padcfg_pad_gmac0_rxd2_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg108</name>
          <description>AON IOMUX CFG SAIF SYSCFG 108</description>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_rxd3_syscon</name>
              <description>padcfg_pad_gmac0_rxd3_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg112</name>
          <description>AON IOMUX CFG SAIF SYSCFG 112</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_rxdv_syscon</name>
              <description>padcfg_pad_gmac0_rxdv_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg116</name>
          <description>AON IOMUX CFG SAIF SYSCFG 116</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_rxc_syscon</name>
              <description>padcfg_pad_gmac0_rxc_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg120</name>
          <description>AON IOMUX CFG SAIF SYSCFG 120</description>
          <addressOffset>0x78</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_txd0_syscon</name>
              <description>padcfg_pad_gmac0_txd0_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg124</name>
          <description>AON IOMUX CFG SAIF SYSCFG 124</description>
          <addressOffset>0x7c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_txd1_syscon</name>
              <description>padcfg_pad_gmac0_txd1_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg128</name>
          <description>AON IOMUX CFG SAIF SYSCFG 128</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_txd2_syscon</name>
              <description>padcfg_pad_gmac0_txd2_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg132</name>
          <description>AON IOMUX CFG SAIF SYSCFG 132</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_txd3_syscon</name>
              <description>padcfg_pad_gmac0_txd3_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg136</name>
          <description>AON IOMUX CFG SAIF SYSCFG 136</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_txen_syscon</name>
              <description>padcfg_pad_gmac0_txen_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg140</name>
          <description>AON IOMUX CFG SAIF SYSCFG 140</description>
          <addressOffset>0x8c</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>padcfg_pad_gmac0_txc_syscon</name>
              <description>padcfg_pad_gmac0_txc_syscon</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>aon_iomux_cfgsaif_syscfg144</name>
          <description>AON IOMUX CFG SAIF SYSCFG 144</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <fields>
            <field>
              <name>pad_gmac0_rxc_func_sel</name>
              <description>Function selector of GMAC0_RXC: * Function 0: u0_aon_crg_clk_gmac0_rgmii_rx, * Function 1: u0_aon_crg_clk_gmac0_rmii_ref, * Function 2: None, * Function 3: None</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_pcie_0</name>
      <description>From starfive,jh7110-pcie,reg peripheral generator</description>
      <baseAddress>0x2B000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_pcie_1</name>
      <description>From starfive,jh7110-pcie,config peripheral generator</description>
      <baseAddress>0x940000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_pcie_2</name>
      <description>From starfive,jh7110-pcie,reg peripheral generator</description>
      <baseAddress>0x2C000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
    <peripheral>
      <name>starfive_jh7110_pcie_3</name>
      <description>From starfive,jh7110-pcie,config peripheral generator</description>
      <baseAddress>0x9C0000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000000</size>
        <usage>registers</usage>
      </addressBlock>
    </peripheral>
  </peripherals>
</device>