

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ClefiaKeySet192_label8100'
================================================================
* Date:           Mon Dec 12 09:00:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ClefiaKeySet192_label8  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     37|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      4|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |skey_U  |clefia_Pipeline_ByteCpy_label157_skey_ROM_AUTO_1R  |        0|  8|   4|    0|    32|    8|     1|          256|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                   |        0|  8|   4|    0|    32|    8|     1|          256|
    +--------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln329_fu_76_p2    |         +|   0|  0|  13|           4|           1|
    |icmp_ln329_fu_70_p2   |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |skey256_1_d0          |       xor|   0|  0|   8|           8|           2|
    |xor_ln330_1_fu_99_p2  |       xor|   0|  0|   5|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  37|          21|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    4|          8|
    |i_fu_32                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_3_reg_120              |  4|   0|    4|          0|
    |i_fu_32                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaKeySet192_label8100|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaKeySet192_label8100|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaKeySet192_label8100|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaKeySet192_label8100|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaKeySet192_label8100|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  clefia_Pipeline_ClefiaKeySet192_label8100|  return value|
|skey256_1_address0  |  out|    5|   ap_memory|                                  skey256_1|         array|
|skey256_1_ce0       |  out|    1|   ap_memory|                                  skey256_1|         array|
|skey256_1_we0       |  out|    1|   ap_memory|                                  skey256_1|         array|
|skey256_1_d0        |  out|    8|   ap_memory|                                  skey256_1|         array|
+--------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i167"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [clefia.c:329->clefia.c:399]   --->   Operation 8 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln329 = icmp_eq  i4 %i_3, i4 8" [clefia.c:329->clefia.c:399]   --->   Operation 10 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln329 = add i4 %i_3, i4 1" [clefia.c:329->clefia.c:399]   --->   Operation 12 'add' 'add_ln329' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %for.inc.split.i172, void %while.body.i.i.i179.preheader.exitStub" [clefia.c:329->clefia.c:399]   --->   Operation 13 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_3_cast676 = zext i4 %i_3" [clefia.c:329->clefia.c:399]   --->   Operation 14 'zext' 'i_3_cast676' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%skey_addr = getelementptr i8 %skey, i64 0, i64 %i_3_cast676" [clefia.c:330->clefia.c:399]   --->   Operation 15 'getelementptr' 'skey_addr' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [clefia.c:330->clefia.c:399]   --->   Operation 16 'load' 'skey_load' <Predicate = (!icmp_ln329)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln329 = store i4 %add_ln329, i4 %i" [clefia.c:329->clefia.c:399]   --->   Operation 17 'store' 'store_ln329' <Predicate = (!icmp_ln329)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln329)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln326 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [clefia.c:326->clefia.c:399]   --->   Operation 18 'specloopname' 'specloopname_ln326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [clefia.c:330->clefia.c:399]   --->   Operation 19 'load' 'skey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%xor_ln330 = xor i8 %skey_load, i8 255" [clefia.c:330->clefia.c:399]   --->   Operation 20 'xor' 'xor_ln330' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%xor_ln330_1 = xor i4 %i_3, i4 8" [clefia.c:330->clefia.c:399]   --->   Operation 21 'xor' 'xor_ln330_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln330 = sext i4 %xor_ln330_1" [clefia.c:330->clefia.c:399]   --->   Operation 22 'sext' 'sext_ln330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i5 %sext_ln330" [clefia.c:330->clefia.c:399]   --->   Operation 23 'zext' 'zext_ln330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%skey256_1_addr = getelementptr i8 %skey256_1, i64 0, i64 %zext_ln330" [clefia.c:330->clefia.c:399]   --->   Operation 24 'getelementptr' 'skey256_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.32ns)   --->   "%store_ln330 = store i8 %xor_ln330, i5 %skey256_1_addr" [clefia.c:330->clefia.c:399]   --->   Operation 25 'store' 'store_ln330' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln329 = br void %for.inc.i167" [clefia.c:329->clefia.c:399]   --->   Operation 26 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ skey256_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skey]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_3                (load             ) [ 011]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln329         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln329          (add              ) [ 000]
br_ln329           (br               ) [ 000]
i_3_cast676        (zext             ) [ 000]
skey_addr          (getelementptr    ) [ 011]
store_ln329        (store            ) [ 000]
specloopname_ln326 (specloopname     ) [ 000]
skey_load          (load             ) [ 000]
xor_ln330          (xor              ) [ 000]
xor_ln330_1        (xor              ) [ 000]
sext_ln330         (sext             ) [ 000]
zext_ln330         (zext             ) [ 000]
skey256_1_addr     (getelementptr    ) [ 000]
store_ln330        (store            ) [ 000]
br_ln329           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="skey256_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skey256_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="skey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skey"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="skey_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="4" slack="0"/>
<pin id="40" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="skey_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="5" slack="0"/>
<pin id="45" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skey_load/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="skey256_1_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="8" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="5" slack="0"/>
<pin id="53" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="skey256_1_addr/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="store_ln330_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln0_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="i_3_load_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="4" slack="0"/>
<pin id="69" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="icmp_ln329_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add_ln329_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_3_cast676_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast676/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln329_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="4" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln329/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="xor_ln330_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln330/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="xor_ln330_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="1"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln330_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln330_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln330/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln330_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln330/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_3_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="skey_addr_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="5" slack="1"/>
<pin id="130" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="skey_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="24" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="24" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="74"><net_src comp="67" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="67" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="67" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="91"><net_src comp="76" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="43" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="92" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="107"><net_src comp="99" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="116"><net_src comp="32" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="123"><net_src comp="67" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="131"><net_src comp="36" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="43" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: skey256_1 | {2 }
	Port: skey | {}
 - Input state : 
	Port: clefia_Pipeline_ClefiaKeySet192_label8100 : skey | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln329 : 2
		add_ln329 : 2
		br_ln329 : 3
		i_3_cast676 : 2
		skey_addr : 3
		skey_load : 4
		store_ln329 : 3
	State 2
		xor_ln330 : 1
		zext_ln330 : 1
		skey256_1_addr : 2
		store_ln330 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln329_fu_76  |    0    |    13   |
|----------|-------------------|---------|---------|
|    xor   |  xor_ln330_fu_92  |    0    |    8    |
|          | xor_ln330_1_fu_99 |    0    |    4    |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln329_fu_70 |    0    |    9    |
|----------|-------------------|---------|---------|
|   zext   | i_3_cast676_fu_82 |    0    |    0    |
|          | zext_ln330_fu_108 |    0    |    0    |
|----------|-------------------|---------|---------|
|   sext   | sext_ln330_fu_104 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    34   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i_3_reg_120   |    4   |
|    i_reg_113    |    4   |
|skey_addr_reg_128|    5   |
+-----------------+--------+
|      Total      |   13   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   34   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   13   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   13   |   43   |
+-----------+--------+--------+--------+
