
lab_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033c8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080035c8  080035c8  000135c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003640  08003640  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08003640  08003640  00013640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003648  08003648  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003648  08003648  00013648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800364c  0800364c  0001364c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003650  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000074  080036c4  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  080036c4  00020128  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007e06  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000014c6  00000000  00000000  00027ea8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006d0  00000000  00000000  00029370  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000618  00000000  00000000  00029a40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000264ca  00000000  00000000  0002a058  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000062de  00000000  00000000  00050522  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f01ff  00000000  00000000  00056800  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001469ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001dd0  00000000  00000000  00146a7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000074 	.word	0x20000074
 800021c:	00000000 	.word	0x00000000
 8000220:	080035b0 	.word	0x080035b0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000078 	.word	0x20000078
 800023c:	080035b0 	.word	0x080035b0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f4:	f000 fa37 	bl	8000a66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f8:	f000 f808 	bl	800060c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fc:	f000 f8b0 	bl	8000760 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000600:	f000 f87e 	bl	8000700 <MX_USART3_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  q3();
 8000604:	f000 f8c4 	bl	8000790 <q3>
 8000608:	e7fc      	b.n	8000604 <main+0x14>
	...

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b0b8      	sub	sp, #224	; 0xe0
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000616:	2234      	movs	r2, #52	; 0x34
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f002 fbba 	bl	8002d94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000630:	f107 0308 	add.w	r3, r7, #8
 8000634:	2290      	movs	r2, #144	; 0x90
 8000636:	2100      	movs	r1, #0
 8000638:	4618      	mov	r0, r3
 800063a:	f002 fbab 	bl	8002d94 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800063e:	4b2e      	ldr	r3, [pc, #184]	; (80006f8 <SystemClock_Config+0xec>)
 8000640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000642:	4a2d      	ldr	r2, [pc, #180]	; (80006f8 <SystemClock_Config+0xec>)
 8000644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000648:	6413      	str	r3, [r2, #64]	; 0x40
 800064a:	4b2b      	ldr	r3, [pc, #172]	; (80006f8 <SystemClock_Config+0xec>)
 800064c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800064e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000656:	4b29      	ldr	r3, [pc, #164]	; (80006fc <SystemClock_Config+0xf0>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800065e:	4a27      	ldr	r2, [pc, #156]	; (80006fc <SystemClock_Config+0xf0>)
 8000660:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000664:	6013      	str	r3, [r2, #0]
 8000666:	4b25      	ldr	r3, [pc, #148]	; (80006fc <SystemClock_Config+0xf0>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800066e:	603b      	str	r3, [r7, #0]
 8000670:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000672:	2302      	movs	r3, #2
 8000674:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000678:	2301      	movs	r3, #1
 800067a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800067e:	2310      	movs	r3, #16
 8000680:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000684:	2300      	movs	r3, #0
 8000686:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800068a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800068e:	4618      	mov	r0, r3
 8000690:	f000 fcf8 	bl	8001084 <HAL_RCC_OscConfig>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800069a:	f000 f8db 	bl	8000854 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800069e:	230f      	movs	r3, #15
 80006a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006a4:	2300      	movs	r3, #0
 80006a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006aa:	2300      	movs	r3, #0
 80006ac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006b0:	2300      	movs	r3, #0
 80006b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b6:	2300      	movs	r3, #0
 80006b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006bc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80006c0:	2100      	movs	r1, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 ff8c 	bl	80015e0 <HAL_RCC_ClockConfig>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006ce:	f000 f8c1 	bl	8000854 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80006d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006d6:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80006d8:	2300      	movs	r3, #0
 80006da:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006dc:	f107 0308 	add.w	r3, r7, #8
 80006e0:	4618      	mov	r0, r3
 80006e2:	f001 f94f 	bl	8001984 <HAL_RCCEx_PeriphCLKConfig>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80006ec:	f000 f8b2 	bl	8000854 <Error_Handler>
  }
}
 80006f0:	bf00      	nop
 80006f2:	37e0      	adds	r7, #224	; 0xe0
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40007000 	.word	0x40007000

08000700 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000704:	4b14      	ldr	r3, [pc, #80]	; (8000758 <MX_USART3_UART_Init+0x58>)
 8000706:	4a15      	ldr	r2, [pc, #84]	; (800075c <MX_USART3_UART_Init+0x5c>)
 8000708:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800070a:	4b13      	ldr	r3, [pc, #76]	; (8000758 <MX_USART3_UART_Init+0x58>)
 800070c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000710:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000712:	4b11      	ldr	r3, [pc, #68]	; (8000758 <MX_USART3_UART_Init+0x58>)
 8000714:	2200      	movs	r2, #0
 8000716:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000718:	4b0f      	ldr	r3, [pc, #60]	; (8000758 <MX_USART3_UART_Init+0x58>)
 800071a:	2200      	movs	r2, #0
 800071c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800071e:	4b0e      	ldr	r3, [pc, #56]	; (8000758 <MX_USART3_UART_Init+0x58>)
 8000720:	2200      	movs	r2, #0
 8000722:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000724:	4b0c      	ldr	r3, [pc, #48]	; (8000758 <MX_USART3_UART_Init+0x58>)
 8000726:	220c      	movs	r2, #12
 8000728:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800072a:	4b0b      	ldr	r3, [pc, #44]	; (8000758 <MX_USART3_UART_Init+0x58>)
 800072c:	2200      	movs	r2, #0
 800072e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000730:	4b09      	ldr	r3, [pc, #36]	; (8000758 <MX_USART3_UART_Init+0x58>)
 8000732:	2200      	movs	r2, #0
 8000734:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000736:	4b08      	ldr	r3, [pc, #32]	; (8000758 <MX_USART3_UART_Init+0x58>)
 8000738:	2200      	movs	r2, #0
 800073a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800073c:	4b06      	ldr	r3, [pc, #24]	; (8000758 <MX_USART3_UART_Init+0x58>)
 800073e:	2200      	movs	r2, #0
 8000740:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000742:	4805      	ldr	r0, [pc, #20]	; (8000758 <MX_USART3_UART_Init+0x58>)
 8000744:	f001 fd44 	bl	80021d0 <HAL_UART_Init>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800074e:	f000 f881 	bl	8000854 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000752:	bf00      	nop
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	2000009c 	.word	0x2000009c
 800075c:	40004800 	.word	0x40004800

08000760 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000766:	4b09      	ldr	r3, [pc, #36]	; (800078c <MX_GPIO_Init+0x2c>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	4a08      	ldr	r2, [pc, #32]	; (800078c <MX_GPIO_Init+0x2c>)
 800076c:	f043 0308 	orr.w	r3, r3, #8
 8000770:	6313      	str	r3, [r2, #48]	; 0x30
 8000772:	4b06      	ldr	r3, [pc, #24]	; (800078c <MX_GPIO_Init+0x2c>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	f003 0308 	and.w	r3, r3, #8
 800077a:	607b      	str	r3, [r7, #4]
 800077c:	687b      	ldr	r3, [r7, #4]

}
 800077e:	bf00      	nop
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	40023800 	.word	0x40023800

08000790 <q3>:
	HAL_UART_Transmit(&huart3,&ch1, sizeof(char), 1000);
	HAL_Delay(100);

}

void q3() {
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0

	if (working_loop_flag){
 8000796:	4b1d      	ldr	r3, [pc, #116]	; (800080c <q3+0x7c>)
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d032      	beq.n	8000804 <q3+0x74>

	while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC)==RESET);
 800079e:	bf00      	nop
 80007a0:	4b1b      	ldr	r3, [pc, #108]	; (8000810 <q3+0x80>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	69db      	ldr	r3, [r3, #28]
 80007a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007aa:	2b40      	cmp	r3, #64	; 0x40
 80007ac:	d1f8      	bne.n	80007a0 <q3+0x10>

	send_str("Input => ");
 80007ae:	4819      	ldr	r0, [pc, #100]	; (8000814 <q3+0x84>)
 80007b0:	f000 f838 	bl	8000824 <send_str>

	// wait for get char
	while (input == 0) {
 80007b4:	e009      	b.n	80007ca <q3+0x3a>
		HAL_UART_Receive(&huart3, &input, sizeof(char), 1000);
 80007b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ba:	2201      	movs	r2, #1
 80007bc:	4916      	ldr	r1, [pc, #88]	; (8000818 <q3+0x88>)
 80007be:	4814      	ldr	r0, [pc, #80]	; (8000810 <q3+0x80>)
 80007c0:	f001 fde5 	bl	800238e <HAL_UART_Receive>
		HAL_Delay(100);
 80007c4:	2064      	movs	r0, #100	; 0x64
 80007c6:	f000 f9ab 	bl	8000b20 <HAL_Delay>
	while (input == 0) {
 80007ca:	4b13      	ldr	r3, [pc, #76]	; (8000818 <q3+0x88>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d0f1      	beq.n	80007b6 <q3+0x26>
	}

	// print  the received char
	char output[10];
	sprintf(output, "%c\r\n", input);
 80007d2:	4b11      	ldr	r3, [pc, #68]	; (8000818 <q3+0x88>)
 80007d4:	781b      	ldrb	r3, [r3, #0]
 80007d6:	461a      	mov	r2, r3
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	4910      	ldr	r1, [pc, #64]	; (800081c <q3+0x8c>)
 80007dc:	4618      	mov	r0, r3
 80007de:	f002 fae1 	bl	8002da4 <siprintf>
	send_str(output);
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	4618      	mov	r0, r3
 80007e6:	f000 f81d 	bl	8000824 <send_str>

	// if user want to quit
	if (input == 'q'){
 80007ea:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <q3+0x88>)
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	2b71      	cmp	r3, #113	; 0x71
 80007f0:	d105      	bne.n	80007fe <q3+0x6e>
		send_str("\r\nQUIT");
 80007f2:	480b      	ldr	r0, [pc, #44]	; (8000820 <q3+0x90>)
 80007f4:	f000 f816 	bl	8000824 <send_str>
		working_loop_flag = 0;
 80007f8:	4b04      	ldr	r3, [pc, #16]	; (800080c <q3+0x7c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	701a      	strb	r2, [r3, #0]
	}

	// reset input value
	input = 0;
 80007fe:	4b06      	ldr	r3, [pc, #24]	; (8000818 <q3+0x88>)
 8000800:	2200      	movs	r2, #0
 8000802:	701a      	strb	r2, [r3, #0]

	}

}
 8000804:	bf00      	nop
 8000806:	3710      	adds	r7, #16
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20000000 	.word	0x20000000
 8000810:	2000009c 	.word	0x2000009c
 8000814:	080035d8 	.word	0x080035d8
 8000818:	2000011c 	.word	0x2000011c
 800081c:	080035e4 	.word	0x080035e4
 8000820:	080035ec 	.word	0x080035ec

08000824 <send_str>:

void send_str(char* str) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*) str, strlen(str), 1000);
 800082c:	6878      	ldr	r0, [r7, #4]
 800082e:	f7ff fd07 	bl	8000240 <strlen>
 8000832:	4603      	mov	r3, r0
 8000834:	b29a      	uxth	r2, r3
 8000836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800083a:	6879      	ldr	r1, [r7, #4]
 800083c:	4804      	ldr	r0, [pc, #16]	; (8000850 <send_str+0x2c>)
 800083e:	f001 fd15 	bl	800226c <HAL_UART_Transmit>
	HAL_Delay(100);
 8000842:	2064      	movs	r0, #100	; 0x64
 8000844:	f000 f96c 	bl	8000b20 <HAL_Delay>
}
 8000848:	bf00      	nop
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	2000009c 	.word	0x2000009c

08000854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000858:	bf00      	nop
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
	...

08000864 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800086a:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <HAL_MspInit+0x44>)
 800086c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086e:	4a0e      	ldr	r2, [pc, #56]	; (80008a8 <HAL_MspInit+0x44>)
 8000870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000874:	6413      	str	r3, [r2, #64]	; 0x40
 8000876:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <HAL_MspInit+0x44>)
 8000878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800087a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000882:	4b09      	ldr	r3, [pc, #36]	; (80008a8 <HAL_MspInit+0x44>)
 8000884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000886:	4a08      	ldr	r2, [pc, #32]	; (80008a8 <HAL_MspInit+0x44>)
 8000888:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800088c:	6453      	str	r3, [r2, #68]	; 0x44
 800088e:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <HAL_MspInit+0x44>)
 8000890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000892:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000896:	603b      	str	r3, [r7, #0]
 8000898:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800089a:	bf00      	nop
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	40023800 	.word	0x40023800

080008ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b08a      	sub	sp, #40	; 0x28
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b4:	f107 0314 	add.w	r3, r7, #20
 80008b8:	2200      	movs	r2, #0
 80008ba:	601a      	str	r2, [r3, #0]
 80008bc:	605a      	str	r2, [r3, #4]
 80008be:	609a      	str	r2, [r3, #8]
 80008c0:	60da      	str	r2, [r3, #12]
 80008c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a17      	ldr	r2, [pc, #92]	; (8000928 <HAL_UART_MspInit+0x7c>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d128      	bne.n	8000920 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80008ce:	4b17      	ldr	r3, [pc, #92]	; (800092c <HAL_UART_MspInit+0x80>)
 80008d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d2:	4a16      	ldr	r2, [pc, #88]	; (800092c <HAL_UART_MspInit+0x80>)
 80008d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008d8:	6413      	str	r3, [r2, #64]	; 0x40
 80008da:	4b14      	ldr	r3, [pc, #80]	; (800092c <HAL_UART_MspInit+0x80>)
 80008dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80008e2:	613b      	str	r3, [r7, #16]
 80008e4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008e6:	4b11      	ldr	r3, [pc, #68]	; (800092c <HAL_UART_MspInit+0x80>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	4a10      	ldr	r2, [pc, #64]	; (800092c <HAL_UART_MspInit+0x80>)
 80008ec:	f043 0308 	orr.w	r3, r3, #8
 80008f0:	6313      	str	r3, [r2, #48]	; 0x30
 80008f2:	4b0e      	ldr	r3, [pc, #56]	; (800092c <HAL_UART_MspInit+0x80>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	f003 0308 	and.w	r3, r3, #8
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80008fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000904:	2302      	movs	r3, #2
 8000906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090c:	2303      	movs	r3, #3
 800090e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000910:	2307      	movs	r3, #7
 8000912:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000914:	f107 0314 	add.w	r3, r7, #20
 8000918:	4619      	mov	r1, r3
 800091a:	4805      	ldr	r0, [pc, #20]	; (8000930 <HAL_UART_MspInit+0x84>)
 800091c:	f000 fa08 	bl	8000d30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000920:	bf00      	nop
 8000922:	3728      	adds	r7, #40	; 0x28
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	40004800 	.word	0x40004800
 800092c:	40023800 	.word	0x40023800
 8000930:	40020c00 	.word	0x40020c00

08000934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000938:	bf00      	nop
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr

08000942 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000942:	b480      	push	{r7}
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000946:	e7fe      	b.n	8000946 <HardFault_Handler+0x4>

08000948 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800094c:	e7fe      	b.n	800094c <MemManage_Handler+0x4>

0800094e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800094e:	b480      	push	{r7}
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000952:	e7fe      	b.n	8000952 <BusFault_Handler+0x4>

08000954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000958:	e7fe      	b.n	8000958 <UsageFault_Handler+0x4>

0800095a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800095a:	b480      	push	{r7}
 800095c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800095e:	bf00      	nop
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800096c:	bf00      	nop
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr

08000976 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000976:	b480      	push	{r7}
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800097a:	bf00      	nop
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr

08000984 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000988:	f000 f8aa 	bl	8000ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800098c:	bf00      	nop
 800098e:	bd80      	pop	{r7, pc}

08000990 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <_sbrk+0x50>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d102      	bne.n	80009a6 <_sbrk+0x16>
		heap_end = &end;
 80009a0:	4b0f      	ldr	r3, [pc, #60]	; (80009e0 <_sbrk+0x50>)
 80009a2:	4a10      	ldr	r2, [pc, #64]	; (80009e4 <_sbrk+0x54>)
 80009a4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <_sbrk+0x50>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80009ac:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <_sbrk+0x50>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	4413      	add	r3, r2
 80009b4:	466a      	mov	r2, sp
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d907      	bls.n	80009ca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80009ba:	f002 f9c1 	bl	8002d40 <__errno>
 80009be:	4602      	mov	r2, r0
 80009c0:	230c      	movs	r3, #12
 80009c2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80009c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009c8:	e006      	b.n	80009d8 <_sbrk+0x48>
	}

	heap_end += incr;
 80009ca:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <_sbrk+0x50>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4413      	add	r3, r2
 80009d2:	4a03      	ldr	r2, [pc, #12]	; (80009e0 <_sbrk+0x50>)
 80009d4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80009d6:	68fb      	ldr	r3, [r7, #12]
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3710      	adds	r7, #16
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20000090 	.word	0x20000090
 80009e4:	20000128 	.word	0x20000128

080009e8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009ec:	4b08      	ldr	r3, [pc, #32]	; (8000a10 <SystemInit+0x28>)
 80009ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009f2:	4a07      	ldr	r2, [pc, #28]	; (8000a10 <SystemInit+0x28>)
 80009f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80009fc:	4b04      	ldr	r3, [pc, #16]	; (8000a10 <SystemInit+0x28>)
 80009fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a02:	609a      	str	r2, [r3, #8]
#endif
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	e000ed00 	.word	0xe000ed00

08000a14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a4c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000a18:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000a1a:	e003      	b.n	8000a24 <LoopCopyDataInit>

08000a1c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	; (8000a50 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000a1e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000a20:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000a22:	3104      	adds	r1, #4

08000a24 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000a24:	480b      	ldr	r0, [pc, #44]	; (8000a54 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000a26:	4b0c      	ldr	r3, [pc, #48]	; (8000a58 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000a28:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000a2a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000a2c:	d3f6      	bcc.n	8000a1c <CopyDataInit>
  ldr  r2, =_sbss
 8000a2e:	4a0b      	ldr	r2, [pc, #44]	; (8000a5c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000a30:	e002      	b.n	8000a38 <LoopFillZerobss>

08000a32 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000a32:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000a34:	f842 3b04 	str.w	r3, [r2], #4

08000a38 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000a38:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000a3a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000a3c:	d3f9      	bcc.n	8000a32 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a3e:	f7ff ffd3 	bl	80009e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a42:	f002 f983 	bl	8002d4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a46:	f7ff fdd3 	bl	80005f0 <main>
  bx  lr    
 8000a4a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a4c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8000a50:	08003650 	.word	0x08003650
  ldr  r0, =_sdata
 8000a54:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000a58:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000a5c:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000a60:	20000128 	.word	0x20000128

08000a64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a64:	e7fe      	b.n	8000a64 <ADC_IRQHandler>

08000a66 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a66:	b580      	push	{r7, lr}
 8000a68:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a6a:	2003      	movs	r0, #3
 8000a6c:	f000 f92c 	bl	8000cc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a70:	2000      	movs	r0, #0
 8000a72:	f000 f805 	bl	8000a80 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000a76:	f7ff fef5 	bl	8000864 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000a7a:	2300      	movs	r3, #0
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a88:	4b12      	ldr	r3, [pc, #72]	; (8000ad4 <HAL_InitTick+0x54>)
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	4b12      	ldr	r3, [pc, #72]	; (8000ad8 <HAL_InitTick+0x58>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	4619      	mov	r1, r3
 8000a92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f000 f939 	bl	8000d16 <HAL_SYSTICK_Config>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	e00e      	b.n	8000acc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2b0f      	cmp	r3, #15
 8000ab2:	d80a      	bhi.n	8000aca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	6879      	ldr	r1, [r7, #4]
 8000ab8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000abc:	f000 f90f 	bl	8000cde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ac0:	4a06      	ldr	r2, [pc, #24]	; (8000adc <HAL_InitTick+0x5c>)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	e000      	b.n	8000acc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aca:	2301      	movs	r3, #1
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3708      	adds	r7, #8
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20000004 	.word	0x20000004
 8000ad8:	2000000c 	.word	0x2000000c
 8000adc:	20000008 	.word	0x20000008

08000ae0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae4:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <HAL_IncTick+0x20>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <HAL_IncTick+0x24>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4413      	add	r3, r2
 8000af0:	4a04      	ldr	r2, [pc, #16]	; (8000b04 <HAL_IncTick+0x24>)
 8000af2:	6013      	str	r3, [r2, #0]
}
 8000af4:	bf00      	nop
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	2000000c 	.word	0x2000000c
 8000b04:	20000120 	.word	0x20000120

08000b08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b0c:	4b03      	ldr	r3, [pc, #12]	; (8000b1c <HAL_GetTick+0x14>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	20000120 	.word	0x20000120

08000b20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b28:	f7ff ffee 	bl	8000b08 <HAL_GetTick>
 8000b2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b38:	d005      	beq.n	8000b46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b3a:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <HAL_Delay+0x40>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	461a      	mov	r2, r3
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	4413      	add	r3, r2
 8000b44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b46:	bf00      	nop
 8000b48:	f7ff ffde 	bl	8000b08 <HAL_GetTick>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	68fa      	ldr	r2, [r7, #12]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d8f7      	bhi.n	8000b48 <HAL_Delay+0x28>
  {
  }
}
 8000b58:	bf00      	nop
 8000b5a:	3710      	adds	r7, #16
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	2000000c 	.word	0x2000000c

08000b64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b085      	sub	sp, #20
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	f003 0307 	and.w	r3, r3, #7
 8000b72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b74:	4b0b      	ldr	r3, [pc, #44]	; (8000ba4 <__NVIC_SetPriorityGrouping+0x40>)
 8000b76:	68db      	ldr	r3, [r3, #12]
 8000b78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b7a:	68ba      	ldr	r2, [r7, #8]
 8000b7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b80:	4013      	ands	r3, r2
 8000b82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000b8c:	4b06      	ldr	r3, [pc, #24]	; (8000ba8 <__NVIC_SetPriorityGrouping+0x44>)
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b92:	4a04      	ldr	r2, [pc, #16]	; (8000ba4 <__NVIC_SetPriorityGrouping+0x40>)
 8000b94:	68bb      	ldr	r3, [r7, #8]
 8000b96:	60d3      	str	r3, [r2, #12]
}
 8000b98:	bf00      	nop
 8000b9a:	3714      	adds	r7, #20
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr
 8000ba4:	e000ed00 	.word	0xe000ed00
 8000ba8:	05fa0000 	.word	0x05fa0000

08000bac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb0:	4b04      	ldr	r3, [pc, #16]	; (8000bc4 <__NVIC_GetPriorityGrouping+0x18>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	0a1b      	lsrs	r3, r3, #8
 8000bb6:	f003 0307 	and.w	r3, r3, #7
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4603      	mov	r3, r0
 8000bd0:	6039      	str	r1, [r7, #0]
 8000bd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	db0a      	blt.n	8000bf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	b2da      	uxtb	r2, r3
 8000be0:	490c      	ldr	r1, [pc, #48]	; (8000c14 <__NVIC_SetPriority+0x4c>)
 8000be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be6:	0112      	lsls	r2, r2, #4
 8000be8:	b2d2      	uxtb	r2, r2
 8000bea:	440b      	add	r3, r1
 8000bec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bf0:	e00a      	b.n	8000c08 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	4908      	ldr	r1, [pc, #32]	; (8000c18 <__NVIC_SetPriority+0x50>)
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	f003 030f 	and.w	r3, r3, #15
 8000bfe:	3b04      	subs	r3, #4
 8000c00:	0112      	lsls	r2, r2, #4
 8000c02:	b2d2      	uxtb	r2, r2
 8000c04:	440b      	add	r3, r1
 8000c06:	761a      	strb	r2, [r3, #24]
}
 8000c08:	bf00      	nop
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	e000e100 	.word	0xe000e100
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b089      	sub	sp, #36	; 0x24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	f003 0307 	and.w	r3, r3, #7
 8000c2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c30:	69fb      	ldr	r3, [r7, #28]
 8000c32:	f1c3 0307 	rsb	r3, r3, #7
 8000c36:	2b04      	cmp	r3, #4
 8000c38:	bf28      	it	cs
 8000c3a:	2304      	movcs	r3, #4
 8000c3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c3e:	69fb      	ldr	r3, [r7, #28]
 8000c40:	3304      	adds	r3, #4
 8000c42:	2b06      	cmp	r3, #6
 8000c44:	d902      	bls.n	8000c4c <NVIC_EncodePriority+0x30>
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	3b03      	subs	r3, #3
 8000c4a:	e000      	b.n	8000c4e <NVIC_EncodePriority+0x32>
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c54:	69bb      	ldr	r3, [r7, #24]
 8000c56:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5a:	43da      	mvns	r2, r3
 8000c5c:	68bb      	ldr	r3, [r7, #8]
 8000c5e:	401a      	ands	r2, r3
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c64:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c6e:	43d9      	mvns	r1, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c74:	4313      	orrs	r3, r2
         );
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3724      	adds	r7, #36	; 0x24
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
	...

08000c84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c94:	d301      	bcc.n	8000c9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c96:	2301      	movs	r3, #1
 8000c98:	e00f      	b.n	8000cba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c9a:	4a0a      	ldr	r2, [pc, #40]	; (8000cc4 <SysTick_Config+0x40>)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	3b01      	subs	r3, #1
 8000ca0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ca2:	210f      	movs	r1, #15
 8000ca4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ca8:	f7ff ff8e 	bl	8000bc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cac:	4b05      	ldr	r3, [pc, #20]	; (8000cc4 <SysTick_Config+0x40>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cb2:	4b04      	ldr	r3, [pc, #16]	; (8000cc4 <SysTick_Config+0x40>)
 8000cb4:	2207      	movs	r2, #7
 8000cb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cb8:	2300      	movs	r3, #0
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	e000e010 	.word	0xe000e010

08000cc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd0:	6878      	ldr	r0, [r7, #4]
 8000cd2:	f7ff ff47 	bl	8000b64 <__NVIC_SetPriorityGrouping>
}
 8000cd6:	bf00      	nop
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}

08000cde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b086      	sub	sp, #24
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607a      	str	r2, [r7, #4]
 8000cea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cf0:	f7ff ff5c 	bl	8000bac <__NVIC_GetPriorityGrouping>
 8000cf4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cf6:	687a      	ldr	r2, [r7, #4]
 8000cf8:	68b9      	ldr	r1, [r7, #8]
 8000cfa:	6978      	ldr	r0, [r7, #20]
 8000cfc:	f7ff ff8e 	bl	8000c1c <NVIC_EncodePriority>
 8000d00:	4602      	mov	r2, r0
 8000d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d06:	4611      	mov	r1, r2
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ff5d 	bl	8000bc8 <__NVIC_SetPriority>
}
 8000d0e:	bf00      	nop
 8000d10:	3718      	adds	r7, #24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b082      	sub	sp, #8
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f7ff ffb0 	bl	8000c84 <SysTick_Config>
 8000d24:	4603      	mov	r3, r0
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
	...

08000d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b089      	sub	sp, #36	; 0x24
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000d42:	2300      	movs	r3, #0
 8000d44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000d46:	2300      	movs	r3, #0
 8000d48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	61fb      	str	r3, [r7, #28]
 8000d4e:	e175      	b.n	800103c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000d50:	2201      	movs	r2, #1
 8000d52:	69fb      	ldr	r3, [r7, #28]
 8000d54:	fa02 f303 	lsl.w	r3, r2, r3
 8000d58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	4013      	ands	r3, r2
 8000d62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d64:	693a      	ldr	r2, [r7, #16]
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	f040 8164 	bne.w	8001036 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d00b      	beq.n	8000d8e <HAL_GPIO_Init+0x5e>
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	2b02      	cmp	r3, #2
 8000d7c:	d007      	beq.n	8000d8e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d82:	2b11      	cmp	r3, #17
 8000d84:	d003      	beq.n	8000d8e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	2b12      	cmp	r3, #18
 8000d8c:	d130      	bne.n	8000df0 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000d94:	69fb      	ldr	r3, [r7, #28]
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	2203      	movs	r2, #3
 8000d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	69ba      	ldr	r2, [r7, #24]
 8000da2:	4013      	ands	r3, r2
 8000da4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	68da      	ldr	r2, [r3, #12]
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	fa02 f303 	lsl.w	r3, r2, r3
 8000db2:	69ba      	ldr	r2, [r7, #24]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	69ba      	ldr	r2, [r7, #24]
 8000dbc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	69ba      	ldr	r2, [r7, #24]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	091b      	lsrs	r3, r3, #4
 8000dda:	f003 0201 	and.w	r2, r3, #1
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	69ba      	ldr	r2, [r7, #24]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	2203      	movs	r2, #3
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	43db      	mvns	r3, r3
 8000e02:	69ba      	ldr	r2, [r7, #24]
 8000e04:	4013      	ands	r3, r2
 8000e06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	689a      	ldr	r2, [r3, #8]
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	69ba      	ldr	r2, [r7, #24]
 8000e16:	4313      	orrs	r3, r2
 8000e18:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	69ba      	ldr	r2, [r7, #24]
 8000e1e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	2b02      	cmp	r3, #2
 8000e26:	d003      	beq.n	8000e30 <HAL_GPIO_Init+0x100>
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	2b12      	cmp	r3, #18
 8000e2e:	d123      	bne.n	8000e78 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	08da      	lsrs	r2, r3, #3
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	3208      	adds	r2, #8
 8000e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	f003 0307 	and.w	r3, r3, #7
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	220f      	movs	r2, #15
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	691a      	ldr	r2, [r3, #16]
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	f003 0307 	and.w	r3, r3, #7
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	69ba      	ldr	r2, [r7, #24]
 8000e66:	4313      	orrs	r3, r2
 8000e68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	08da      	lsrs	r2, r3, #3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	3208      	adds	r2, #8
 8000e72:	69b9      	ldr	r1, [r7, #24]
 8000e74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	005b      	lsls	r3, r3, #1
 8000e82:	2203      	movs	r2, #3
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f003 0203 	and.w	r2, r3, #3
 8000e98:	69fb      	ldr	r3, [r7, #28]
 8000e9a:	005b      	lsls	r3, r3, #1
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	69ba      	ldr	r2, [r7, #24]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	f000 80be 	beq.w	8001036 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eba:	4b65      	ldr	r3, [pc, #404]	; (8001050 <HAL_GPIO_Init+0x320>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ebe:	4a64      	ldr	r2, [pc, #400]	; (8001050 <HAL_GPIO_Init+0x320>)
 8000ec0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ec4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ec6:	4b62      	ldr	r3, [pc, #392]	; (8001050 <HAL_GPIO_Init+0x320>)
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000ed2:	4a60      	ldr	r2, [pc, #384]	; (8001054 <HAL_GPIO_Init+0x324>)
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	089b      	lsrs	r3, r3, #2
 8000ed8:	3302      	adds	r3, #2
 8000eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	f003 0303 	and.w	r3, r3, #3
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	220f      	movs	r2, #15
 8000eea:	fa02 f303 	lsl.w	r3, r2, r3
 8000eee:	43db      	mvns	r3, r3
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a57      	ldr	r2, [pc, #348]	; (8001058 <HAL_GPIO_Init+0x328>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d037      	beq.n	8000f6e <HAL_GPIO_Init+0x23e>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a56      	ldr	r2, [pc, #344]	; (800105c <HAL_GPIO_Init+0x32c>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d031      	beq.n	8000f6a <HAL_GPIO_Init+0x23a>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a55      	ldr	r2, [pc, #340]	; (8001060 <HAL_GPIO_Init+0x330>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d02b      	beq.n	8000f66 <HAL_GPIO_Init+0x236>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a54      	ldr	r2, [pc, #336]	; (8001064 <HAL_GPIO_Init+0x334>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d025      	beq.n	8000f62 <HAL_GPIO_Init+0x232>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a53      	ldr	r2, [pc, #332]	; (8001068 <HAL_GPIO_Init+0x338>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d01f      	beq.n	8000f5e <HAL_GPIO_Init+0x22e>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4a52      	ldr	r2, [pc, #328]	; (800106c <HAL_GPIO_Init+0x33c>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d019      	beq.n	8000f5a <HAL_GPIO_Init+0x22a>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4a51      	ldr	r2, [pc, #324]	; (8001070 <HAL_GPIO_Init+0x340>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d013      	beq.n	8000f56 <HAL_GPIO_Init+0x226>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4a50      	ldr	r2, [pc, #320]	; (8001074 <HAL_GPIO_Init+0x344>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d00d      	beq.n	8000f52 <HAL_GPIO_Init+0x222>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a4f      	ldr	r2, [pc, #316]	; (8001078 <HAL_GPIO_Init+0x348>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d007      	beq.n	8000f4e <HAL_GPIO_Init+0x21e>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a4e      	ldr	r2, [pc, #312]	; (800107c <HAL_GPIO_Init+0x34c>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d101      	bne.n	8000f4a <HAL_GPIO_Init+0x21a>
 8000f46:	2309      	movs	r3, #9
 8000f48:	e012      	b.n	8000f70 <HAL_GPIO_Init+0x240>
 8000f4a:	230a      	movs	r3, #10
 8000f4c:	e010      	b.n	8000f70 <HAL_GPIO_Init+0x240>
 8000f4e:	2308      	movs	r3, #8
 8000f50:	e00e      	b.n	8000f70 <HAL_GPIO_Init+0x240>
 8000f52:	2307      	movs	r3, #7
 8000f54:	e00c      	b.n	8000f70 <HAL_GPIO_Init+0x240>
 8000f56:	2306      	movs	r3, #6
 8000f58:	e00a      	b.n	8000f70 <HAL_GPIO_Init+0x240>
 8000f5a:	2305      	movs	r3, #5
 8000f5c:	e008      	b.n	8000f70 <HAL_GPIO_Init+0x240>
 8000f5e:	2304      	movs	r3, #4
 8000f60:	e006      	b.n	8000f70 <HAL_GPIO_Init+0x240>
 8000f62:	2303      	movs	r3, #3
 8000f64:	e004      	b.n	8000f70 <HAL_GPIO_Init+0x240>
 8000f66:	2302      	movs	r3, #2
 8000f68:	e002      	b.n	8000f70 <HAL_GPIO_Init+0x240>
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e000      	b.n	8000f70 <HAL_GPIO_Init+0x240>
 8000f6e:	2300      	movs	r3, #0
 8000f70:	69fa      	ldr	r2, [r7, #28]
 8000f72:	f002 0203 	and.w	r2, r2, #3
 8000f76:	0092      	lsls	r2, r2, #2
 8000f78:	4093      	lsls	r3, r2
 8000f7a:	69ba      	ldr	r2, [r7, #24]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000f80:	4934      	ldr	r1, [pc, #208]	; (8001054 <HAL_GPIO_Init+0x324>)
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	089b      	lsrs	r3, r3, #2
 8000f86:	3302      	adds	r3, #2
 8000f88:	69ba      	ldr	r2, [r7, #24]
 8000f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f8e:	4b3c      	ldr	r3, [pc, #240]	; (8001080 <HAL_GPIO_Init+0x350>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	43db      	mvns	r3, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d003      	beq.n	8000fb2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fb2:	4a33      	ldr	r2, [pc, #204]	; (8001080 <HAL_GPIO_Init+0x350>)
 8000fb4:	69bb      	ldr	r3, [r7, #24]
 8000fb6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000fb8:	4b31      	ldr	r3, [pc, #196]	; (8001080 <HAL_GPIO_Init+0x350>)
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d003      	beq.n	8000fdc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fdc:	4a28      	ldr	r2, [pc, #160]	; (8001080 <HAL_GPIO_Init+0x350>)
 8000fde:	69bb      	ldr	r3, [r7, #24]
 8000fe0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fe2:	4b27      	ldr	r3, [pc, #156]	; (8001080 <HAL_GPIO_Init+0x350>)
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	43db      	mvns	r3, r3
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d003      	beq.n	8001006 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001006:	4a1e      	ldr	r2, [pc, #120]	; (8001080 <HAL_GPIO_Init+0x350>)
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800100c:	4b1c      	ldr	r3, [pc, #112]	; (8001080 <HAL_GPIO_Init+0x350>)
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	43db      	mvns	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001024:	2b00      	cmp	r3, #0
 8001026:	d003      	beq.n	8001030 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	4313      	orrs	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001030:	4a13      	ldr	r2, [pc, #76]	; (8001080 <HAL_GPIO_Init+0x350>)
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	3301      	adds	r3, #1
 800103a:	61fb      	str	r3, [r7, #28]
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	2b0f      	cmp	r3, #15
 8001040:	f67f ae86 	bls.w	8000d50 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001044:	bf00      	nop
 8001046:	3724      	adds	r7, #36	; 0x24
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr
 8001050:	40023800 	.word	0x40023800
 8001054:	40013800 	.word	0x40013800
 8001058:	40020000 	.word	0x40020000
 800105c:	40020400 	.word	0x40020400
 8001060:	40020800 	.word	0x40020800
 8001064:	40020c00 	.word	0x40020c00
 8001068:	40021000 	.word	0x40021000
 800106c:	40021400 	.word	0x40021400
 8001070:	40021800 	.word	0x40021800
 8001074:	40021c00 	.word	0x40021c00
 8001078:	40022000 	.word	0x40022000
 800107c:	40022400 	.word	0x40022400
 8001080:	40013c00 	.word	0x40013c00

08001084 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800108c:	2300      	movs	r3, #0
 800108e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d101      	bne.n	800109a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001096:	2301      	movs	r3, #1
 8001098:	e29b      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	f000 8087 	beq.w	80011b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010a8:	4b96      	ldr	r3, [pc, #600]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f003 030c 	and.w	r3, r3, #12
 80010b0:	2b04      	cmp	r3, #4
 80010b2:	d00c      	beq.n	80010ce <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010b4:	4b93      	ldr	r3, [pc, #588]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	f003 030c 	and.w	r3, r3, #12
 80010bc:	2b08      	cmp	r3, #8
 80010be:	d112      	bne.n	80010e6 <HAL_RCC_OscConfig+0x62>
 80010c0:	4b90      	ldr	r3, [pc, #576]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010cc:	d10b      	bne.n	80010e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010ce:	4b8d      	ldr	r3, [pc, #564]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d06c      	beq.n	80011b4 <HAL_RCC_OscConfig+0x130>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d168      	bne.n	80011b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e275      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010ee:	d106      	bne.n	80010fe <HAL_RCC_OscConfig+0x7a>
 80010f0:	4b84      	ldr	r3, [pc, #528]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a83      	ldr	r2, [pc, #524]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80010f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010fa:	6013      	str	r3, [r2, #0]
 80010fc:	e02e      	b.n	800115c <HAL_RCC_OscConfig+0xd8>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d10c      	bne.n	8001120 <HAL_RCC_OscConfig+0x9c>
 8001106:	4b7f      	ldr	r3, [pc, #508]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a7e      	ldr	r2, [pc, #504]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 800110c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001110:	6013      	str	r3, [r2, #0]
 8001112:	4b7c      	ldr	r3, [pc, #496]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a7b      	ldr	r2, [pc, #492]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001118:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800111c:	6013      	str	r3, [r2, #0]
 800111e:	e01d      	b.n	800115c <HAL_RCC_OscConfig+0xd8>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001128:	d10c      	bne.n	8001144 <HAL_RCC_OscConfig+0xc0>
 800112a:	4b76      	ldr	r3, [pc, #472]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a75      	ldr	r2, [pc, #468]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001130:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001134:	6013      	str	r3, [r2, #0]
 8001136:	4b73      	ldr	r3, [pc, #460]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a72      	ldr	r2, [pc, #456]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 800113c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001140:	6013      	str	r3, [r2, #0]
 8001142:	e00b      	b.n	800115c <HAL_RCC_OscConfig+0xd8>
 8001144:	4b6f      	ldr	r3, [pc, #444]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a6e      	ldr	r2, [pc, #440]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 800114a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800114e:	6013      	str	r3, [r2, #0]
 8001150:	4b6c      	ldr	r3, [pc, #432]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a6b      	ldr	r2, [pc, #428]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001156:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800115a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d013      	beq.n	800118c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001164:	f7ff fcd0 	bl	8000b08 <HAL_GetTick>
 8001168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800116c:	f7ff fccc 	bl	8000b08 <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b64      	cmp	r3, #100	; 0x64
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e229      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800117e:	4b61      	ldr	r3, [pc, #388]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001186:	2b00      	cmp	r3, #0
 8001188:	d0f0      	beq.n	800116c <HAL_RCC_OscConfig+0xe8>
 800118a:	e014      	b.n	80011b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800118c:	f7ff fcbc 	bl	8000b08 <HAL_GetTick>
 8001190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001194:	f7ff fcb8 	bl	8000b08 <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b64      	cmp	r3, #100	; 0x64
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e215      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011a6:	4b57      	ldr	r3, [pc, #348]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d1f0      	bne.n	8001194 <HAL_RCC_OscConfig+0x110>
 80011b2:	e000      	b.n	80011b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f003 0302 	and.w	r3, r3, #2
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d069      	beq.n	8001296 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011c2:	4b50      	ldr	r3, [pc, #320]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	f003 030c 	and.w	r3, r3, #12
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d00b      	beq.n	80011e6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011ce:	4b4d      	ldr	r3, [pc, #308]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	f003 030c 	and.w	r3, r3, #12
 80011d6:	2b08      	cmp	r3, #8
 80011d8:	d11c      	bne.n	8001214 <HAL_RCC_OscConfig+0x190>
 80011da:	4b4a      	ldr	r3, [pc, #296]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d116      	bne.n	8001214 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011e6:	4b47      	ldr	r3, [pc, #284]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d005      	beq.n	80011fe <HAL_RCC_OscConfig+0x17a>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	68db      	ldr	r3, [r3, #12]
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d001      	beq.n	80011fe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e1e9      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011fe:	4b41      	ldr	r3, [pc, #260]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	691b      	ldr	r3, [r3, #16]
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	493d      	ldr	r1, [pc, #244]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 800120e:	4313      	orrs	r3, r2
 8001210:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001212:	e040      	b.n	8001296 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d023      	beq.n	8001264 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800121c:	4b39      	ldr	r3, [pc, #228]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a38      	ldr	r2, [pc, #224]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001228:	f7ff fc6e 	bl	8000b08 <HAL_GetTick>
 800122c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800122e:	e008      	b.n	8001242 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001230:	f7ff fc6a 	bl	8000b08 <HAL_GetTick>
 8001234:	4602      	mov	r2, r0
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	2b02      	cmp	r3, #2
 800123c:	d901      	bls.n	8001242 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e1c7      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001242:	4b30      	ldr	r3, [pc, #192]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	2b00      	cmp	r3, #0
 800124c:	d0f0      	beq.n	8001230 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800124e:	4b2d      	ldr	r3, [pc, #180]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	691b      	ldr	r3, [r3, #16]
 800125a:	00db      	lsls	r3, r3, #3
 800125c:	4929      	ldr	r1, [pc, #164]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 800125e:	4313      	orrs	r3, r2
 8001260:	600b      	str	r3, [r1, #0]
 8001262:	e018      	b.n	8001296 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001264:	4b27      	ldr	r3, [pc, #156]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a26      	ldr	r2, [pc, #152]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 800126a:	f023 0301 	bic.w	r3, r3, #1
 800126e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001270:	f7ff fc4a 	bl	8000b08 <HAL_GetTick>
 8001274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001276:	e008      	b.n	800128a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001278:	f7ff fc46 	bl	8000b08 <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b02      	cmp	r3, #2
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e1a3      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800128a:	4b1e      	ldr	r3, [pc, #120]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d1f0      	bne.n	8001278 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0308 	and.w	r3, r3, #8
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d038      	beq.n	8001314 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	695b      	ldr	r3, [r3, #20]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d019      	beq.n	80012de <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012aa:	4b16      	ldr	r3, [pc, #88]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80012ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012ae:	4a15      	ldr	r2, [pc, #84]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012b6:	f7ff fc27 	bl	8000b08 <HAL_GetTick>
 80012ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012bc:	e008      	b.n	80012d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012be:	f7ff fc23 	bl	8000b08 <HAL_GetTick>
 80012c2:	4602      	mov	r2, r0
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d901      	bls.n	80012d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e180      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012d0:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80012d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d0f0      	beq.n	80012be <HAL_RCC_OscConfig+0x23a>
 80012dc:	e01a      	b.n	8001314 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80012e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012e2:	4a08      	ldr	r2, [pc, #32]	; (8001304 <HAL_RCC_OscConfig+0x280>)
 80012e4:	f023 0301 	bic.w	r3, r3, #1
 80012e8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012ea:	f7ff fc0d 	bl	8000b08 <HAL_GetTick>
 80012ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012f0:	e00a      	b.n	8001308 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012f2:	f7ff fc09 	bl	8000b08 <HAL_GetTick>
 80012f6:	4602      	mov	r2, r0
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d903      	bls.n	8001308 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	e166      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
 8001304:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001308:	4b92      	ldr	r3, [pc, #584]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 800130a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800130c:	f003 0302 	and.w	r3, r3, #2
 8001310:	2b00      	cmp	r3, #0
 8001312:	d1ee      	bne.n	80012f2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0304 	and.w	r3, r3, #4
 800131c:	2b00      	cmp	r3, #0
 800131e:	f000 80a4 	beq.w	800146a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001322:	4b8c      	ldr	r3, [pc, #560]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d10d      	bne.n	800134a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800132e:	4b89      	ldr	r3, [pc, #548]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001332:	4a88      	ldr	r2, [pc, #544]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001338:	6413      	str	r3, [r2, #64]	; 0x40
 800133a:	4b86      	ldr	r3, [pc, #536]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001342:	60bb      	str	r3, [r7, #8]
 8001344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001346:	2301      	movs	r3, #1
 8001348:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800134a:	4b83      	ldr	r3, [pc, #524]	; (8001558 <HAL_RCC_OscConfig+0x4d4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001352:	2b00      	cmp	r3, #0
 8001354:	d118      	bne.n	8001388 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001356:	4b80      	ldr	r3, [pc, #512]	; (8001558 <HAL_RCC_OscConfig+0x4d4>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a7f      	ldr	r2, [pc, #508]	; (8001558 <HAL_RCC_OscConfig+0x4d4>)
 800135c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001360:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001362:	f7ff fbd1 	bl	8000b08 <HAL_GetTick>
 8001366:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001368:	e008      	b.n	800137c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800136a:	f7ff fbcd 	bl	8000b08 <HAL_GetTick>
 800136e:	4602      	mov	r2, r0
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b64      	cmp	r3, #100	; 0x64
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e12a      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800137c:	4b76      	ldr	r3, [pc, #472]	; (8001558 <HAL_RCC_OscConfig+0x4d4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001384:	2b00      	cmp	r3, #0
 8001386:	d0f0      	beq.n	800136a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	2b01      	cmp	r3, #1
 800138e:	d106      	bne.n	800139e <HAL_RCC_OscConfig+0x31a>
 8001390:	4b70      	ldr	r3, [pc, #448]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001394:	4a6f      	ldr	r2, [pc, #444]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	6713      	str	r3, [r2, #112]	; 0x70
 800139c:	e02d      	b.n	80013fa <HAL_RCC_OscConfig+0x376>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d10c      	bne.n	80013c0 <HAL_RCC_OscConfig+0x33c>
 80013a6:	4b6b      	ldr	r3, [pc, #428]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013aa:	4a6a      	ldr	r2, [pc, #424]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013ac:	f023 0301 	bic.w	r3, r3, #1
 80013b0:	6713      	str	r3, [r2, #112]	; 0x70
 80013b2:	4b68      	ldr	r3, [pc, #416]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013b6:	4a67      	ldr	r2, [pc, #412]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013b8:	f023 0304 	bic.w	r3, r3, #4
 80013bc:	6713      	str	r3, [r2, #112]	; 0x70
 80013be:	e01c      	b.n	80013fa <HAL_RCC_OscConfig+0x376>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	2b05      	cmp	r3, #5
 80013c6:	d10c      	bne.n	80013e2 <HAL_RCC_OscConfig+0x35e>
 80013c8:	4b62      	ldr	r3, [pc, #392]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013cc:	4a61      	ldr	r2, [pc, #388]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013ce:	f043 0304 	orr.w	r3, r3, #4
 80013d2:	6713      	str	r3, [r2, #112]	; 0x70
 80013d4:	4b5f      	ldr	r3, [pc, #380]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d8:	4a5e      	ldr	r2, [pc, #376]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013da:	f043 0301 	orr.w	r3, r3, #1
 80013de:	6713      	str	r3, [r2, #112]	; 0x70
 80013e0:	e00b      	b.n	80013fa <HAL_RCC_OscConfig+0x376>
 80013e2:	4b5c      	ldr	r3, [pc, #368]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013e6:	4a5b      	ldr	r2, [pc, #364]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013e8:	f023 0301 	bic.w	r3, r3, #1
 80013ec:	6713      	str	r3, [r2, #112]	; 0x70
 80013ee:	4b59      	ldr	r3, [pc, #356]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013f2:	4a58      	ldr	r2, [pc, #352]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80013f4:	f023 0304 	bic.w	r3, r3, #4
 80013f8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d015      	beq.n	800142e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001402:	f7ff fb81 	bl	8000b08 <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001408:	e00a      	b.n	8001420 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800140a:	f7ff fb7d 	bl	8000b08 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	f241 3288 	movw	r2, #5000	; 0x1388
 8001418:	4293      	cmp	r3, r2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e0d8      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001420:	4b4c      	ldr	r3, [pc, #304]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001422:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d0ee      	beq.n	800140a <HAL_RCC_OscConfig+0x386>
 800142c:	e014      	b.n	8001458 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800142e:	f7ff fb6b 	bl	8000b08 <HAL_GetTick>
 8001432:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001434:	e00a      	b.n	800144c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001436:	f7ff fb67 	bl	8000b08 <HAL_GetTick>
 800143a:	4602      	mov	r2, r0
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	f241 3288 	movw	r2, #5000	; 0x1388
 8001444:	4293      	cmp	r3, r2
 8001446:	d901      	bls.n	800144c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e0c2      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800144c:	4b41      	ldr	r3, [pc, #260]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 800144e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001450:	f003 0302 	and.w	r3, r3, #2
 8001454:	2b00      	cmp	r3, #0
 8001456:	d1ee      	bne.n	8001436 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001458:	7dfb      	ldrb	r3, [r7, #23]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d105      	bne.n	800146a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800145e:	4b3d      	ldr	r3, [pc, #244]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	4a3c      	ldr	r2, [pc, #240]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001464:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001468:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	2b00      	cmp	r3, #0
 8001470:	f000 80ae 	beq.w	80015d0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001474:	4b37      	ldr	r3, [pc, #220]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	f003 030c 	and.w	r3, r3, #12
 800147c:	2b08      	cmp	r3, #8
 800147e:	d06d      	beq.n	800155c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	2b02      	cmp	r3, #2
 8001486:	d14b      	bne.n	8001520 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001488:	4b32      	ldr	r3, [pc, #200]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a31      	ldr	r2, [pc, #196]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 800148e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001492:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001494:	f7ff fb38 	bl	8000b08 <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800149c:	f7ff fb34 	bl	8000b08 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e091      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014ae:	4b29      	ldr	r3, [pc, #164]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1f0      	bne.n	800149c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	69da      	ldr	r2, [r3, #28]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6a1b      	ldr	r3, [r3, #32]
 80014c2:	431a      	orrs	r2, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c8:	019b      	lsls	r3, r3, #6
 80014ca:	431a      	orrs	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d0:	085b      	lsrs	r3, r3, #1
 80014d2:	3b01      	subs	r3, #1
 80014d4:	041b      	lsls	r3, r3, #16
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014dc:	061b      	lsls	r3, r3, #24
 80014de:	431a      	orrs	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e4:	071b      	lsls	r3, r3, #28
 80014e6:	491b      	ldr	r1, [pc, #108]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80014e8:	4313      	orrs	r3, r2
 80014ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014ec:	4b19      	ldr	r3, [pc, #100]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a18      	ldr	r2, [pc, #96]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 80014f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f8:	f7ff fb06 	bl	8000b08 <HAL_GetTick>
 80014fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014fe:	e008      	b.n	8001512 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001500:	f7ff fb02 	bl	8000b08 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	2b02      	cmp	r3, #2
 800150c:	d901      	bls.n	8001512 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800150e:	2303      	movs	r3, #3
 8001510:	e05f      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001512:	4b10      	ldr	r3, [pc, #64]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d0f0      	beq.n	8001500 <HAL_RCC_OscConfig+0x47c>
 800151e:	e057      	b.n	80015d0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001520:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a0b      	ldr	r2, [pc, #44]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001526:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800152a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800152c:	f7ff faec 	bl	8000b08 <HAL_GetTick>
 8001530:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001532:	e008      	b.n	8001546 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001534:	f7ff fae8 	bl	8000b08 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b02      	cmp	r3, #2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e045      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001546:	4b03      	ldr	r3, [pc, #12]	; (8001554 <HAL_RCC_OscConfig+0x4d0>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d1f0      	bne.n	8001534 <HAL_RCC_OscConfig+0x4b0>
 8001552:	e03d      	b.n	80015d0 <HAL_RCC_OscConfig+0x54c>
 8001554:	40023800 	.word	0x40023800
 8001558:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800155c:	4b1f      	ldr	r3, [pc, #124]	; (80015dc <HAL_RCC_OscConfig+0x558>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	2b01      	cmp	r3, #1
 8001568:	d030      	beq.n	80015cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001574:	429a      	cmp	r2, r3
 8001576:	d129      	bne.n	80015cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001582:	429a      	cmp	r2, r3
 8001584:	d122      	bne.n	80015cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001586:	68fa      	ldr	r2, [r7, #12]
 8001588:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800158c:	4013      	ands	r3, r2
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001592:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001594:	4293      	cmp	r3, r2
 8001596:	d119      	bne.n	80015cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a2:	085b      	lsrs	r3, r3, #1
 80015a4:	3b01      	subs	r3, #1
 80015a6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d10f      	bne.n	80015cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015b6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d107      	bne.n	80015cc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d001      	beq.n	80015d0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e000      	b.n	80015d2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3718      	adds	r7, #24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40023800 	.word	0x40023800

080015e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d101      	bne.n	80015f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e0d0      	b.n	800179a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015f8:	4b6a      	ldr	r3, [pc, #424]	; (80017a4 <HAL_RCC_ClockConfig+0x1c4>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 030f 	and.w	r3, r3, #15
 8001600:	683a      	ldr	r2, [r7, #0]
 8001602:	429a      	cmp	r2, r3
 8001604:	d910      	bls.n	8001628 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001606:	4b67      	ldr	r3, [pc, #412]	; (80017a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f023 020f 	bic.w	r2, r3, #15
 800160e:	4965      	ldr	r1, [pc, #404]	; (80017a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	4313      	orrs	r3, r2
 8001614:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001616:	4b63      	ldr	r3, [pc, #396]	; (80017a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 030f 	and.w	r3, r3, #15
 800161e:	683a      	ldr	r2, [r7, #0]
 8001620:	429a      	cmp	r2, r3
 8001622:	d001      	beq.n	8001628 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e0b8      	b.n	800179a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d020      	beq.n	8001676 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001640:	4b59      	ldr	r3, [pc, #356]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	4a58      	ldr	r2, [pc, #352]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001646:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800164a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0308 	and.w	r3, r3, #8
 8001654:	2b00      	cmp	r3, #0
 8001656:	d005      	beq.n	8001664 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001658:	4b53      	ldr	r3, [pc, #332]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	4a52      	ldr	r2, [pc, #328]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 800165e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001662:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001664:	4b50      	ldr	r3, [pc, #320]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	494d      	ldr	r1, [pc, #308]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001672:	4313      	orrs	r3, r2
 8001674:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	2b00      	cmp	r3, #0
 8001680:	d040      	beq.n	8001704 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d107      	bne.n	800169a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168a:	4b47      	ldr	r3, [pc, #284]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d115      	bne.n	80016c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	e07f      	b.n	800179a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d107      	bne.n	80016b2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a2:	4b41      	ldr	r3, [pc, #260]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d109      	bne.n	80016c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e073      	b.n	800179a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b2:	4b3d      	ldr	r3, [pc, #244]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d101      	bne.n	80016c2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e06b      	b.n	800179a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016c2:	4b39      	ldr	r3, [pc, #228]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f023 0203 	bic.w	r2, r3, #3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	4936      	ldr	r1, [pc, #216]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 80016d0:	4313      	orrs	r3, r2
 80016d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80016d4:	f7ff fa18 	bl	8000b08 <HAL_GetTick>
 80016d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016da:	e00a      	b.n	80016f2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016dc:	f7ff fa14 	bl	8000b08 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e053      	b.n	800179a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016f2:	4b2d      	ldr	r3, [pc, #180]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f003 020c 	and.w	r2, r3, #12
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	429a      	cmp	r2, r3
 8001702:	d1eb      	bne.n	80016dc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001704:	4b27      	ldr	r3, [pc, #156]	; (80017a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 030f 	and.w	r3, r3, #15
 800170c:	683a      	ldr	r2, [r7, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d210      	bcs.n	8001734 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001712:	4b24      	ldr	r3, [pc, #144]	; (80017a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f023 020f 	bic.w	r2, r3, #15
 800171a:	4922      	ldr	r1, [pc, #136]	; (80017a4 <HAL_RCC_ClockConfig+0x1c4>)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	4313      	orrs	r3, r2
 8001720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001722:	4b20      	ldr	r3, [pc, #128]	; (80017a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 030f 	and.w	r3, r3, #15
 800172a:	683a      	ldr	r2, [r7, #0]
 800172c:	429a      	cmp	r2, r3
 800172e:	d001      	beq.n	8001734 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e032      	b.n	800179a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0304 	and.w	r3, r3, #4
 800173c:	2b00      	cmp	r3, #0
 800173e:	d008      	beq.n	8001752 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001740:	4b19      	ldr	r3, [pc, #100]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	4916      	ldr	r1, [pc, #88]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 800174e:	4313      	orrs	r3, r2
 8001750:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 0308 	and.w	r3, r3, #8
 800175a:	2b00      	cmp	r3, #0
 800175c:	d009      	beq.n	8001772 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800175e:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	691b      	ldr	r3, [r3, #16]
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	490e      	ldr	r1, [pc, #56]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 800176e:	4313      	orrs	r3, r2
 8001770:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001772:	f000 f821 	bl	80017b8 <HAL_RCC_GetSysClockFreq>
 8001776:	4601      	mov	r1, r0
 8001778:	4b0b      	ldr	r3, [pc, #44]	; (80017a8 <HAL_RCC_ClockConfig+0x1c8>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	091b      	lsrs	r3, r3, #4
 800177e:	f003 030f 	and.w	r3, r3, #15
 8001782:	4a0a      	ldr	r2, [pc, #40]	; (80017ac <HAL_RCC_ClockConfig+0x1cc>)
 8001784:	5cd3      	ldrb	r3, [r2, r3]
 8001786:	fa21 f303 	lsr.w	r3, r1, r3
 800178a:	4a09      	ldr	r2, [pc, #36]	; (80017b0 <HAL_RCC_ClockConfig+0x1d0>)
 800178c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800178e:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <HAL_RCC_ClockConfig+0x1d4>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff f974 	bl	8000a80 <HAL_InitTick>

  return HAL_OK;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40023c00 	.word	0x40023c00
 80017a8:	40023800 	.word	0x40023800
 80017ac:	080035f4 	.word	0x080035f4
 80017b0:	20000004 	.word	0x20000004
 80017b4:	20000008 	.word	0x20000008

080017b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	607b      	str	r3, [r7, #4]
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	2300      	movs	r3, #0
 80017c8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017ce:	4b50      	ldr	r3, [pc, #320]	; (8001910 <HAL_RCC_GetSysClockFreq+0x158>)
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f003 030c 	and.w	r3, r3, #12
 80017d6:	2b04      	cmp	r3, #4
 80017d8:	d007      	beq.n	80017ea <HAL_RCC_GetSysClockFreq+0x32>
 80017da:	2b08      	cmp	r3, #8
 80017dc:	d008      	beq.n	80017f0 <HAL_RCC_GetSysClockFreq+0x38>
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f040 808d 	bne.w	80018fe <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80017e4:	4b4b      	ldr	r3, [pc, #300]	; (8001914 <HAL_RCC_GetSysClockFreq+0x15c>)
 80017e6:	60bb      	str	r3, [r7, #8]
      break;
 80017e8:	e08c      	b.n	8001904 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80017ea:	4b4b      	ldr	r3, [pc, #300]	; (8001918 <HAL_RCC_GetSysClockFreq+0x160>)
 80017ec:	60bb      	str	r3, [r7, #8]
      break;
 80017ee:	e089      	b.n	8001904 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017f0:	4b47      	ldr	r3, [pc, #284]	; (8001910 <HAL_RCC_GetSysClockFreq+0x158>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017f8:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80017fa:	4b45      	ldr	r3, [pc, #276]	; (8001910 <HAL_RCC_GetSysClockFreq+0x158>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d023      	beq.n	800184e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001806:	4b42      	ldr	r3, [pc, #264]	; (8001910 <HAL_RCC_GetSysClockFreq+0x158>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	099b      	lsrs	r3, r3, #6
 800180c:	f04f 0400 	mov.w	r4, #0
 8001810:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001814:	f04f 0200 	mov.w	r2, #0
 8001818:	ea03 0501 	and.w	r5, r3, r1
 800181c:	ea04 0602 	and.w	r6, r4, r2
 8001820:	4a3d      	ldr	r2, [pc, #244]	; (8001918 <HAL_RCC_GetSysClockFreq+0x160>)
 8001822:	fb02 f106 	mul.w	r1, r2, r6
 8001826:	2200      	movs	r2, #0
 8001828:	fb02 f205 	mul.w	r2, r2, r5
 800182c:	440a      	add	r2, r1
 800182e:	493a      	ldr	r1, [pc, #232]	; (8001918 <HAL_RCC_GetSysClockFreq+0x160>)
 8001830:	fba5 0101 	umull	r0, r1, r5, r1
 8001834:	1853      	adds	r3, r2, r1
 8001836:	4619      	mov	r1, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f04f 0400 	mov.w	r4, #0
 800183e:	461a      	mov	r2, r3
 8001840:	4623      	mov	r3, r4
 8001842:	f7fe fd55 	bl	80002f0 <__aeabi_uldivmod>
 8001846:	4603      	mov	r3, r0
 8001848:	460c      	mov	r4, r1
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	e049      	b.n	80018e2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800184e:	4b30      	ldr	r3, [pc, #192]	; (8001910 <HAL_RCC_GetSysClockFreq+0x158>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	099b      	lsrs	r3, r3, #6
 8001854:	f04f 0400 	mov.w	r4, #0
 8001858:	f240 11ff 	movw	r1, #511	; 0x1ff
 800185c:	f04f 0200 	mov.w	r2, #0
 8001860:	ea03 0501 	and.w	r5, r3, r1
 8001864:	ea04 0602 	and.w	r6, r4, r2
 8001868:	4629      	mov	r1, r5
 800186a:	4632      	mov	r2, r6
 800186c:	f04f 0300 	mov.w	r3, #0
 8001870:	f04f 0400 	mov.w	r4, #0
 8001874:	0154      	lsls	r4, r2, #5
 8001876:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800187a:	014b      	lsls	r3, r1, #5
 800187c:	4619      	mov	r1, r3
 800187e:	4622      	mov	r2, r4
 8001880:	1b49      	subs	r1, r1, r5
 8001882:	eb62 0206 	sbc.w	r2, r2, r6
 8001886:	f04f 0300 	mov.w	r3, #0
 800188a:	f04f 0400 	mov.w	r4, #0
 800188e:	0194      	lsls	r4, r2, #6
 8001890:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001894:	018b      	lsls	r3, r1, #6
 8001896:	1a5b      	subs	r3, r3, r1
 8001898:	eb64 0402 	sbc.w	r4, r4, r2
 800189c:	f04f 0100 	mov.w	r1, #0
 80018a0:	f04f 0200 	mov.w	r2, #0
 80018a4:	00e2      	lsls	r2, r4, #3
 80018a6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80018aa:	00d9      	lsls	r1, r3, #3
 80018ac:	460b      	mov	r3, r1
 80018ae:	4614      	mov	r4, r2
 80018b0:	195b      	adds	r3, r3, r5
 80018b2:	eb44 0406 	adc.w	r4, r4, r6
 80018b6:	f04f 0100 	mov.w	r1, #0
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	02a2      	lsls	r2, r4, #10
 80018c0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80018c4:	0299      	lsls	r1, r3, #10
 80018c6:	460b      	mov	r3, r1
 80018c8:	4614      	mov	r4, r2
 80018ca:	4618      	mov	r0, r3
 80018cc:	4621      	mov	r1, r4
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f04f 0400 	mov.w	r4, #0
 80018d4:	461a      	mov	r2, r3
 80018d6:	4623      	mov	r3, r4
 80018d8:	f7fe fd0a 	bl	80002f0 <__aeabi_uldivmod>
 80018dc:	4603      	mov	r3, r0
 80018de:	460c      	mov	r4, r1
 80018e0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80018e2:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <HAL_RCC_GetSysClockFreq+0x158>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	0c1b      	lsrs	r3, r3, #16
 80018e8:	f003 0303 	and.w	r3, r3, #3
 80018ec:	3301      	adds	r3, #1
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018fa:	60bb      	str	r3, [r7, #8]
      break;
 80018fc:	e002      	b.n	8001904 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018fe:	4b05      	ldr	r3, [pc, #20]	; (8001914 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001900:	60bb      	str	r3, [r7, #8]
      break;
 8001902:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001904:	68bb      	ldr	r3, [r7, #8]
}
 8001906:	4618      	mov	r0, r3
 8001908:	3714      	adds	r7, #20
 800190a:	46bd      	mov	sp, r7
 800190c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800190e:	bf00      	nop
 8001910:	40023800 	.word	0x40023800
 8001914:	00f42400 	.word	0x00f42400
 8001918:	017d7840 	.word	0x017d7840

0800191c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001920:	4b03      	ldr	r3, [pc, #12]	; (8001930 <HAL_RCC_GetHCLKFreq+0x14>)
 8001922:	681b      	ldr	r3, [r3, #0]
}
 8001924:	4618      	mov	r0, r3
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	20000004 	.word	0x20000004

08001934 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001938:	f7ff fff0 	bl	800191c <HAL_RCC_GetHCLKFreq>
 800193c:	4601      	mov	r1, r0
 800193e:	4b05      	ldr	r3, [pc, #20]	; (8001954 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	0a9b      	lsrs	r3, r3, #10
 8001944:	f003 0307 	and.w	r3, r3, #7
 8001948:	4a03      	ldr	r2, [pc, #12]	; (8001958 <HAL_RCC_GetPCLK1Freq+0x24>)
 800194a:	5cd3      	ldrb	r3, [r2, r3]
 800194c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001950:	4618      	mov	r0, r3
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40023800 	.word	0x40023800
 8001958:	08003604 	.word	0x08003604

0800195c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001960:	f7ff ffdc 	bl	800191c <HAL_RCC_GetHCLKFreq>
 8001964:	4601      	mov	r1, r0
 8001966:	4b05      	ldr	r3, [pc, #20]	; (800197c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	0b5b      	lsrs	r3, r3, #13
 800196c:	f003 0307 	and.w	r3, r3, #7
 8001970:	4a03      	ldr	r2, [pc, #12]	; (8001980 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001972:	5cd3      	ldrb	r3, [r2, r3]
 8001974:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001978:	4618      	mov	r0, r3
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40023800 	.word	0x40023800
 8001980:	08003604 	.word	0x08003604

08001984 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b088      	sub	sp, #32
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001990:	2300      	movs	r3, #0
 8001992:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001994:	2300      	movs	r3, #0
 8001996:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800199c:	2300      	movs	r3, #0
 800199e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0301 	and.w	r3, r3, #1
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d012      	beq.n	80019d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80019ac:	4b69      	ldr	r3, [pc, #420]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	4a68      	ldr	r2, [pc, #416]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80019b2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80019b6:	6093      	str	r3, [r2, #8]
 80019b8:	4b66      	ldr	r3, [pc, #408]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80019ba:	689a      	ldr	r2, [r3, #8]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019c0:	4964      	ldr	r1, [pc, #400]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80019c2:	4313      	orrs	r3, r2
 80019c4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80019ce:	2301      	movs	r3, #1
 80019d0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d017      	beq.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80019de:	4b5d      	ldr	r3, [pc, #372]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80019e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80019e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019ec:	4959      	ldr	r1, [pc, #356]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80019ee:	4313      	orrs	r3, r2
 80019f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80019fc:	d101      	bne.n	8001a02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80019fe:	2301      	movs	r3, #1
 8001a00:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d101      	bne.n	8001a0e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d017      	beq.n	8001a4a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001a1a:	4b4e      	ldr	r3, [pc, #312]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001a20:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a28:	494a      	ldr	r1, [pc, #296]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a38:	d101      	bne.n	8001a3e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001a46:	2301      	movs	r3, #1
 8001a48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001a56:	2301      	movs	r3, #1
 8001a58:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0320 	and.w	r3, r3, #32
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	f000 808b 	beq.w	8001b7e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a68:	4b3a      	ldr	r3, [pc, #232]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6c:	4a39      	ldr	r2, [pc, #228]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a72:	6413      	str	r3, [r2, #64]	; 0x40
 8001a74:	4b37      	ldr	r3, [pc, #220]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a7c:	60bb      	str	r3, [r7, #8]
 8001a7e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001a80:	4b35      	ldr	r3, [pc, #212]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a34      	ldr	r2, [pc, #208]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001a86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a8c:	f7ff f83c 	bl	8000b08 <HAL_GetTick>
 8001a90:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001a92:	e008      	b.n	8001aa6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a94:	f7ff f838 	bl	8000b08 <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b64      	cmp	r3, #100	; 0x64
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e38d      	b.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001aa6:	4b2c      	ldr	r3, [pc, #176]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d0f0      	beq.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ab2:	4b28      	ldr	r3, [pc, #160]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ab6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001aba:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d035      	beq.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d02e      	beq.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ad0:	4b20      	ldr	r3, [pc, #128]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ad4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ad8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ada:	4b1e      	ldr	r3, [pc, #120]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ade:	4a1d      	ldr	r2, [pc, #116]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ae4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ae6:	4b1b      	ldr	r3, [pc, #108]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aea:	4a1a      	ldr	r2, [pc, #104]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001aec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001af0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001af2:	4a18      	ldr	r2, [pc, #96]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001af8:	4b16      	ldr	r3, [pc, #88]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001afc:	f003 0301 	and.w	r3, r3, #1
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d114      	bne.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b04:	f7ff f800 	bl	8000b08 <HAL_GetTick>
 8001b08:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b0a:	e00a      	b.n	8001b22 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b0c:	f7fe fffc 	bl	8000b08 <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e34f      	b.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b22:	4b0c      	ldr	r3, [pc, #48]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d0ee      	beq.n	8001b0c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001b3a:	d111      	bne.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001b3c:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b48:	4b04      	ldr	r3, [pc, #16]	; (8001b5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001b4a:	400b      	ands	r3, r1
 8001b4c:	4901      	ldr	r1, [pc, #4]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	608b      	str	r3, [r1, #8]
 8001b52:	e00b      	b.n	8001b6c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40007000 	.word	0x40007000
 8001b5c:	0ffffcff 	.word	0x0ffffcff
 8001b60:	4bb3      	ldr	r3, [pc, #716]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	4ab2      	ldr	r2, [pc, #712]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001b66:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001b6a:	6093      	str	r3, [r2, #8]
 8001b6c:	4bb0      	ldr	r3, [pc, #704]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001b6e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b78:	49ad      	ldr	r1, [pc, #692]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 0310 	and.w	r3, r3, #16
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d010      	beq.n	8001bac <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001b8a:	4ba9      	ldr	r3, [pc, #676]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b90:	4aa7      	ldr	r2, [pc, #668]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001b92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b96:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001b9a:	4ba5      	ldr	r3, [pc, #660]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001b9c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ba4:	49a2      	ldr	r1, [pc, #648]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d00a      	beq.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001bb8:	4b9d      	ldr	r3, [pc, #628]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bbe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001bc6:	499a      	ldr	r1, [pc, #616]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d00a      	beq.n	8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001bda:	4b95      	ldr	r3, [pc, #596]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001be0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001be8:	4991      	ldr	r1, [pc, #580]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d00a      	beq.n	8001c12 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001bfc:	4b8c      	ldr	r3, [pc, #560]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001c0a:	4989      	ldr	r1, [pc, #548]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d00a      	beq.n	8001c34 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001c1e:	4b84      	ldr	r3, [pc, #528]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c24:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c2c:	4980      	ldr	r1, [pc, #512]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d00a      	beq.n	8001c56 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c40:	4b7b      	ldr	r3, [pc, #492]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c46:	f023 0203 	bic.w	r2, r3, #3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4e:	4978      	ldr	r1, [pc, #480]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c50:	4313      	orrs	r3, r2
 8001c52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d00a      	beq.n	8001c78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c62:	4b73      	ldr	r3, [pc, #460]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c68:	f023 020c 	bic.w	r2, r3, #12
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c70:	496f      	ldr	r1, [pc, #444]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c72:	4313      	orrs	r3, r2
 8001c74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d00a      	beq.n	8001c9a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001c84:	4b6a      	ldr	r3, [pc, #424]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c8a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c92:	4967      	ldr	r1, [pc, #412]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001c94:	4313      	orrs	r3, r2
 8001c96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d00a      	beq.n	8001cbc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001ca6:	4b62      	ldr	r3, [pc, #392]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cac:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cb4:	495e      	ldr	r1, [pc, #376]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d00a      	beq.n	8001cde <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001cc8:	4b59      	ldr	r3, [pc, #356]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd6:	4956      	ldr	r1, [pc, #344]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d00a      	beq.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001cea:	4b51      	ldr	r3, [pc, #324]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cf0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf8:	494d      	ldr	r1, [pc, #308]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d00a      	beq.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001d0c:	4b48      	ldr	r3, [pc, #288]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d12:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d1a:	4945      	ldr	r1, [pc, #276]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00a      	beq.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001d2e:	4b40      	ldr	r3, [pc, #256]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d34:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d3c:	493c      	ldr	r1, [pc, #240]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d00a      	beq.n	8001d66 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001d50:	4b37      	ldr	r3, [pc, #220]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d56:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001d5e:	4934      	ldr	r1, [pc, #208]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d60:	4313      	orrs	r3, r2
 8001d62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d011      	beq.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001d72:	4b2f      	ldr	r3, [pc, #188]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d78:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001d80:	492b      	ldr	r1, [pc, #172]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001d82:	4313      	orrs	r3, r2
 8001d84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001d8c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001d90:	d101      	bne.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8001d92:	2301      	movs	r3, #1
 8001d94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0308 	and.w	r3, r3, #8
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8001da2:	2301      	movs	r3, #1
 8001da4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d00a      	beq.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001db2:	4b1f      	ldr	r3, [pc, #124]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001db8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dc0:	491b      	ldr	r1, [pc, #108]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d00b      	beq.n	8001dec <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001dd4:	4b16      	ldr	r3, [pc, #88]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dda:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001de4:	4912      	ldr	r1, [pc, #72]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001de6:	4313      	orrs	r3, r2
 8001de8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d00b      	beq.n	8001e10 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8001df8:	4b0d      	ldr	r3, [pc, #52]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dfe:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e08:	4909      	ldr	r1, [pc, #36]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d00f      	beq.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001e1c:	4b04      	ldr	r3, [pc, #16]	; (8001e30 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8001e1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e22:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e2c:	e002      	b.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8001e2e:	bf00      	nop
 8001e30:	40023800 	.word	0x40023800
 8001e34:	4985      	ldr	r1, [pc, #532]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e36:	4313      	orrs	r3, r2
 8001e38:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d00b      	beq.n	8001e60 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001e48:	4b80      	ldr	r3, [pc, #512]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e4e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e58:	497c      	ldr	r1, [pc, #496]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d005      	beq.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e6e:	f040 80d6 	bne.w	800201e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001e72:	4b76      	ldr	r3, [pc, #472]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a75      	ldr	r2, [pc, #468]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e78:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001e7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e7e:	f7fe fe43 	bl	8000b08 <HAL_GetTick>
 8001e82:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e84:	e008      	b.n	8001e98 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001e86:	f7fe fe3f 	bl	8000b08 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b64      	cmp	r3, #100	; 0x64
 8001e92:	d901      	bls.n	8001e98 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e194      	b.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e98:	4b6c      	ldr	r3, [pc, #432]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d1f0      	bne.n	8001e86 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0301 	and.w	r3, r3, #1
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d021      	beq.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d11d      	bne.n	8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001eb8:	4b64      	ldr	r3, [pc, #400]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001eba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ebe:	0c1b      	lsrs	r3, r3, #16
 8001ec0:	f003 0303 	and.w	r3, r3, #3
 8001ec4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001ec6:	4b61      	ldr	r3, [pc, #388]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ecc:	0e1b      	lsrs	r3, r3, #24
 8001ece:	f003 030f 	and.w	r3, r3, #15
 8001ed2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	019a      	lsls	r2, r3, #6
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	041b      	lsls	r3, r3, #16
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	061b      	lsls	r3, r3, #24
 8001ee4:	431a      	orrs	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	071b      	lsls	r3, r3, #28
 8001eec:	4957      	ldr	r1, [pc, #348]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d004      	beq.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x586>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001f08:	d00a      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d02e      	beq.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f1e:	d129      	bne.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001f20:	4b4a      	ldr	r3, [pc, #296]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f26:	0c1b      	lsrs	r3, r3, #16
 8001f28:	f003 0303 	and.w	r3, r3, #3
 8001f2c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001f2e:	4b47      	ldr	r3, [pc, #284]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f34:	0f1b      	lsrs	r3, r3, #28
 8001f36:	f003 0307 	and.w	r3, r3, #7
 8001f3a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	019a      	lsls	r2, r3, #6
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	041b      	lsls	r3, r3, #16
 8001f46:	431a      	orrs	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	061b      	lsls	r3, r3, #24
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	071b      	lsls	r3, r3, #28
 8001f54:	493d      	ldr	r1, [pc, #244]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001f5c:	4b3b      	ldr	r3, [pc, #236]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f62:	f023 021f 	bic.w	r2, r3, #31
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	4937      	ldr	r1, [pc, #220]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d01d      	beq.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001f80:	4b32      	ldr	r3, [pc, #200]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f86:	0e1b      	lsrs	r3, r3, #24
 8001f88:	f003 030f 	and.w	r3, r3, #15
 8001f8c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001f8e:	4b2f      	ldr	r3, [pc, #188]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f94:	0f1b      	lsrs	r3, r3, #28
 8001f96:	f003 0307 	and.w	r3, r3, #7
 8001f9a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	019a      	lsls	r2, r3, #6
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	041b      	lsls	r3, r3, #16
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	061b      	lsls	r3, r3, #24
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	071b      	lsls	r3, r3, #28
 8001fb4:	4925      	ldr	r1, [pc, #148]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d011      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	019a      	lsls	r2, r3, #6
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	041b      	lsls	r3, r3, #16
 8001fd4:	431a      	orrs	r2, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	68db      	ldr	r3, [r3, #12]
 8001fda:	061b      	lsls	r3, r3, #24
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	071b      	lsls	r3, r3, #28
 8001fe4:	4919      	ldr	r1, [pc, #100]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001fec:	4b17      	ldr	r3, [pc, #92]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a16      	ldr	r2, [pc, #88]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001ff2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001ff6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ff8:	f7fe fd86 	bl	8000b08 <HAL_GetTick>
 8001ffc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001ffe:	e008      	b.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002000:	f7fe fd82 	bl	8000b08 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b64      	cmp	r3, #100	; 0x64
 800200c:	d901      	bls.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e0d7      	b.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002012:	4b0e      	ldr	r3, [pc, #56]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d0f0      	beq.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	2b01      	cmp	r3, #1
 8002022:	f040 80cd 	bne.w	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002026:	4b09      	ldr	r3, [pc, #36]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a08      	ldr	r2, [pc, #32]	; (800204c <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800202c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002030:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002032:	f7fe fd69 	bl	8000b08 <HAL_GetTick>
 8002036:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002038:	e00a      	b.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800203a:	f7fe fd65 	bl	8000b08 <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b64      	cmp	r3, #100	; 0x64
 8002046:	d903      	bls.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e0ba      	b.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 800204c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002050:	4b5e      	ldr	r3, [pc, #376]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002058:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800205c:	d0ed      	beq.n	800203a <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800206e:	2b00      	cmp	r3, #0
 8002070:	d009      	beq.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800207a:	2b00      	cmp	r3, #0
 800207c:	d02e      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	2b00      	cmp	r3, #0
 8002084:	d12a      	bne.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002086:	4b51      	ldr	r3, [pc, #324]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002088:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800208c:	0c1b      	lsrs	r3, r3, #16
 800208e:	f003 0303 	and.w	r3, r3, #3
 8002092:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002094:	4b4d      	ldr	r3, [pc, #308]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800209a:	0f1b      	lsrs	r3, r3, #28
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	019a      	lsls	r2, r3, #6
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	041b      	lsls	r3, r3, #16
 80020ac:	431a      	orrs	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	061b      	lsls	r3, r3, #24
 80020b4:	431a      	orrs	r2, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	071b      	lsls	r3, r3, #28
 80020ba:	4944      	ldr	r1, [pc, #272]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80020bc:	4313      	orrs	r3, r2
 80020be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80020c2:	4b42      	ldr	r3, [pc, #264]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80020c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80020c8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d0:	3b01      	subs	r3, #1
 80020d2:	021b      	lsls	r3, r3, #8
 80020d4:	493d      	ldr	r1, [pc, #244]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80020d6:	4313      	orrs	r3, r2
 80020d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d022      	beq.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80020ec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80020f0:	d11d      	bne.n	800212e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80020f2:	4b36      	ldr	r3, [pc, #216]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80020f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020f8:	0e1b      	lsrs	r3, r3, #24
 80020fa:	f003 030f 	and.w	r3, r3, #15
 80020fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002100:	4b32      	ldr	r3, [pc, #200]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002106:	0f1b      	lsrs	r3, r3, #28
 8002108:	f003 0307 	and.w	r3, r3, #7
 800210c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	695b      	ldr	r3, [r3, #20]
 8002112:	019a      	lsls	r2, r3, #6
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	041b      	lsls	r3, r3, #16
 800211a:	431a      	orrs	r2, r3
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	061b      	lsls	r3, r3, #24
 8002120:	431a      	orrs	r2, r3
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	071b      	lsls	r3, r3, #28
 8002126:	4929      	ldr	r1, [pc, #164]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002128:	4313      	orrs	r3, r2
 800212a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0308 	and.w	r3, r3, #8
 8002136:	2b00      	cmp	r3, #0
 8002138:	d028      	beq.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800213a:	4b24      	ldr	r3, [pc, #144]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800213c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002140:	0e1b      	lsrs	r3, r3, #24
 8002142:	f003 030f 	and.w	r3, r3, #15
 8002146:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002148:	4b20      	ldr	r3, [pc, #128]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800214a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800214e:	0c1b      	lsrs	r3, r3, #16
 8002150:	f003 0303 	and.w	r3, r3, #3
 8002154:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	695b      	ldr	r3, [r3, #20]
 800215a:	019a      	lsls	r2, r3, #6
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	041b      	lsls	r3, r3, #16
 8002160:	431a      	orrs	r2, r3
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	061b      	lsls	r3, r3, #24
 8002166:	431a      	orrs	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	69db      	ldr	r3, [r3, #28]
 800216c:	071b      	lsls	r3, r3, #28
 800216e:	4917      	ldr	r1, [pc, #92]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002170:	4313      	orrs	r3, r2
 8002172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002176:	4b15      	ldr	r3, [pc, #84]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002178:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800217c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002184:	4911      	ldr	r1, [pc, #68]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002186:	4313      	orrs	r3, r2
 8002188:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800218c:	4b0f      	ldr	r3, [pc, #60]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a0e      	ldr	r2, [pc, #56]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002192:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002196:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002198:	f7fe fcb6 	bl	8000b08 <HAL_GetTick>
 800219c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800219e:	e008      	b.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80021a0:	f7fe fcb2 	bl	8000b08 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b64      	cmp	r3, #100	; 0x64
 80021ac:	d901      	bls.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e007      	b.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80021b2:	4b06      	ldr	r3, [pc, #24]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80021ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021be:	d1ef      	bne.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3720      	adds	r7, #32
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40023800 	.word	0x40023800

080021d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e040      	b.n	8002264 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d106      	bne.n	80021f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f7fe fb5a 	bl	80008ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2224      	movs	r2, #36	; 0x24
 80021fc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f022 0201 	bic.w	r2, r2, #1
 800220c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f000 f98a 	bl	8002528 <UART_SetConfig>
 8002214:	4603      	mov	r3, r0
 8002216:	2b01      	cmp	r3, #1
 8002218:	d101      	bne.n	800221e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e022      	b.n	8002264 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002222:	2b00      	cmp	r3, #0
 8002224:	d002      	beq.n	800222c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f000 fc28 	bl	8002a7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800223a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800224a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f042 0201 	orr.w	r2, r2, #1
 800225a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f000 fcaf 	bl	8002bc0 <UART_CheckIdleState>
 8002262:	4603      	mov	r3, r0
}
 8002264:	4618      	mov	r0, r3
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	; 0x28
 8002270:	af02      	add	r7, sp, #8
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	603b      	str	r3, [r7, #0]
 8002278:	4613      	mov	r3, r2
 800227a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002280:	2b20      	cmp	r3, #32
 8002282:	d17f      	bne.n	8002384 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <HAL_UART_Transmit+0x24>
 800228a:	88fb      	ldrh	r3, [r7, #6]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d101      	bne.n	8002294 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e078      	b.n	8002386 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800229a:	2b01      	cmp	r3, #1
 800229c:	d101      	bne.n	80022a2 <HAL_UART_Transmit+0x36>
 800229e:	2302      	movs	r3, #2
 80022a0:	e071      	b.n	8002386 <HAL_UART_Transmit+0x11a>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2201      	movs	r2, #1
 80022a6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2200      	movs	r2, #0
 80022ae:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2221      	movs	r2, #33	; 0x21
 80022b4:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80022b6:	f7fe fc27 	bl	8000b08 <HAL_GetTick>
 80022ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	88fa      	ldrh	r2, [r7, #6]
 80022c0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	88fa      	ldrh	r2, [r7, #6]
 80022c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022d4:	d108      	bne.n	80022e8 <HAL_UART_Transmit+0x7c>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d104      	bne.n	80022e8 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	61bb      	str	r3, [r7, #24]
 80022e6:	e003      	b.n	80022f0 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 80022f8:	e02c      	b.n	8002354 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	9300      	str	r3, [sp, #0]
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	2200      	movs	r2, #0
 8002302:	2180      	movs	r1, #128	; 0x80
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f000 fca0 	bl	8002c4a <UART_WaitOnFlagUntilTimeout>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e038      	b.n	8002386 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d10b      	bne.n	8002332 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	881b      	ldrh	r3, [r3, #0]
 800231e:	461a      	mov	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002328:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	3302      	adds	r3, #2
 800232e:	61bb      	str	r3, [r7, #24]
 8002330:	e007      	b.n	8002342 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	781a      	ldrb	r2, [r3, #0]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	3301      	adds	r3, #1
 8002340:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002348:	b29b      	uxth	r3, r3
 800234a:	3b01      	subs	r3, #1
 800234c:	b29a      	uxth	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800235a:	b29b      	uxth	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1cc      	bne.n	80022fa <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	2200      	movs	r2, #0
 8002368:	2140      	movs	r1, #64	; 0x40
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f000 fc6d 	bl	8002c4a <UART_WaitOnFlagUntilTimeout>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e005      	b.n	8002386 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2220      	movs	r2, #32
 800237e:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8002380:	2300      	movs	r3, #0
 8002382:	e000      	b.n	8002386 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8002384:	2302      	movs	r3, #2
  }
}
 8002386:	4618      	mov	r0, r3
 8002388:	3720      	adds	r7, #32
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}

0800238e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b08a      	sub	sp, #40	; 0x28
 8002392:	af02      	add	r7, sp, #8
 8002394:	60f8      	str	r0, [r7, #12]
 8002396:	60b9      	str	r1, [r7, #8]
 8002398:	603b      	str	r3, [r7, #0]
 800239a:	4613      	mov	r3, r2
 800239c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80023a2:	2b20      	cmp	r3, #32
 80023a4:	f040 80ba 	bne.w	800251c <HAL_UART_Receive+0x18e>
  {
    if ((pData == NULL) || (Size == 0U))
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d002      	beq.n	80023b4 <HAL_UART_Receive+0x26>
 80023ae:	88fb      	ldrh	r3, [r7, #6]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d101      	bne.n	80023b8 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e0b2      	b.n	800251e <HAL_UART_Receive+0x190>
    }

    __HAL_LOCK(huart);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d101      	bne.n	80023c6 <HAL_UART_Receive+0x38>
 80023c2:	2302      	movs	r3, #2
 80023c4:	e0ab      	b.n	800251e <HAL_UART_Receive+0x190>
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2201      	movs	r2, #1
 80023ca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2200      	movs	r2, #0
 80023d2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2222      	movs	r2, #34	; 0x22
 80023d8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80023da:	f7fe fb95 	bl	8000b08 <HAL_GetTick>
 80023de:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	88fa      	ldrh	r2, [r7, #6]
 80023e4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	88fa      	ldrh	r2, [r7, #6]
 80023ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023f8:	d10e      	bne.n	8002418 <HAL_UART_Receive+0x8a>
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	691b      	ldr	r3, [r3, #16]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d105      	bne.n	800240e <HAL_UART_Receive+0x80>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002408:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800240c:	e02d      	b.n	800246a <HAL_UART_Receive+0xdc>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	22ff      	movs	r2, #255	; 0xff
 8002412:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002416:	e028      	b.n	800246a <HAL_UART_Receive+0xdc>
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d10d      	bne.n	800243c <HAL_UART_Receive+0xae>
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d104      	bne.n	8002432 <HAL_UART_Receive+0xa4>
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	22ff      	movs	r2, #255	; 0xff
 800242c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002430:	e01b      	b.n	800246a <HAL_UART_Receive+0xdc>
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	227f      	movs	r2, #127	; 0x7f
 8002436:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800243a:	e016      	b.n	800246a <HAL_UART_Receive+0xdc>
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002444:	d10d      	bne.n	8002462 <HAL_UART_Receive+0xd4>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d104      	bne.n	8002458 <HAL_UART_Receive+0xca>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	227f      	movs	r2, #127	; 0x7f
 8002452:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002456:	e008      	b.n	800246a <HAL_UART_Receive+0xdc>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	223f      	movs	r2, #63	; 0x3f
 800245c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002460:	e003      	b.n	800246a <HAL_UART_Receive+0xdc>
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002470:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800247a:	d108      	bne.n	800248e <HAL_UART_Receive+0x100>
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	691b      	ldr	r3, [r3, #16]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d104      	bne.n	800248e <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8002484:	2300      	movs	r3, #0
 8002486:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	61bb      	str	r3, [r7, #24]
 800248c:	e003      	b.n	8002496 <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002492:	2300      	movs	r3, #0
 8002494:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800249e:	e032      	b.n	8002506 <HAL_UART_Receive+0x178>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2200      	movs	r2, #0
 80024a8:	2120      	movs	r1, #32
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f000 fbcd 	bl	8002c4a <UART_WaitOnFlagUntilTimeout>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e031      	b.n	800251e <HAL_UART_Receive+0x190>
      }
      if (pdata8bits == NULL)
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10c      	bne.n	80024da <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	8a7b      	ldrh	r3, [r7, #18]
 80024ca:	4013      	ands	r3, r2
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80024d2:	69bb      	ldr	r3, [r7, #24]
 80024d4:	3302      	adds	r3, #2
 80024d6:	61bb      	str	r3, [r7, #24]
 80024d8:	e00c      	b.n	80024f4 <HAL_UART_Receive+0x166>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	8a7b      	ldrh	r3, [r7, #18]
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	4013      	ands	r3, r2
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	3301      	adds	r3, #1
 80024f2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	3b01      	subs	r3, #1
 80024fe:	b29a      	uxth	r2, r3
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800250c:	b29b      	uxth	r3, r3
 800250e:	2b00      	cmp	r3, #0
 8002510:	d1c6      	bne.n	80024a0 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2220      	movs	r2, #32
 8002516:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	e000      	b.n	800251e <HAL_UART_Receive+0x190>
  }
  else
  {
    return HAL_BUSY;
 800251c:	2302      	movs	r3, #2
  }
}
 800251e:	4618      	mov	r0, r3
 8002520:	3720      	adds	r7, #32
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b088      	sub	sp, #32
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002530:	2300      	movs	r3, #0
 8002532:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002534:	2300      	movs	r3, #0
 8002536:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	689a      	ldr	r2, [r3, #8]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	431a      	orrs	r2, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	431a      	orrs	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	69db      	ldr	r3, [r3, #28]
 800254c:	4313      	orrs	r3, r2
 800254e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	4bb1      	ldr	r3, [pc, #708]	; (800281c <UART_SetConfig+0x2f4>)
 8002558:	4013      	ands	r3, r2
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6812      	ldr	r2, [r2, #0]
 800255e:	6939      	ldr	r1, [r7, #16]
 8002560:	430b      	orrs	r3, r1
 8002562:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	68da      	ldr	r2, [r3, #12]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	430a      	orrs	r2, r1
 8002578:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a1b      	ldr	r3, [r3, #32]
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	4313      	orrs	r3, r2
 8002588:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	430a      	orrs	r2, r1
 800259c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a9f      	ldr	r2, [pc, #636]	; (8002820 <UART_SetConfig+0x2f8>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d121      	bne.n	80025ec <UART_SetConfig+0xc4>
 80025a8:	4b9e      	ldr	r3, [pc, #632]	; (8002824 <UART_SetConfig+0x2fc>)
 80025aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ae:	f003 0303 	and.w	r3, r3, #3
 80025b2:	2b03      	cmp	r3, #3
 80025b4:	d816      	bhi.n	80025e4 <UART_SetConfig+0xbc>
 80025b6:	a201      	add	r2, pc, #4	; (adr r2, 80025bc <UART_SetConfig+0x94>)
 80025b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025bc:	080025cd 	.word	0x080025cd
 80025c0:	080025d9 	.word	0x080025d9
 80025c4:	080025d3 	.word	0x080025d3
 80025c8:	080025df 	.word	0x080025df
 80025cc:	2301      	movs	r3, #1
 80025ce:	77fb      	strb	r3, [r7, #31]
 80025d0:	e151      	b.n	8002876 <UART_SetConfig+0x34e>
 80025d2:	2302      	movs	r3, #2
 80025d4:	77fb      	strb	r3, [r7, #31]
 80025d6:	e14e      	b.n	8002876 <UART_SetConfig+0x34e>
 80025d8:	2304      	movs	r3, #4
 80025da:	77fb      	strb	r3, [r7, #31]
 80025dc:	e14b      	b.n	8002876 <UART_SetConfig+0x34e>
 80025de:	2308      	movs	r3, #8
 80025e0:	77fb      	strb	r3, [r7, #31]
 80025e2:	e148      	b.n	8002876 <UART_SetConfig+0x34e>
 80025e4:	2310      	movs	r3, #16
 80025e6:	77fb      	strb	r3, [r7, #31]
 80025e8:	bf00      	nop
 80025ea:	e144      	b.n	8002876 <UART_SetConfig+0x34e>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a8d      	ldr	r2, [pc, #564]	; (8002828 <UART_SetConfig+0x300>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d134      	bne.n	8002660 <UART_SetConfig+0x138>
 80025f6:	4b8b      	ldr	r3, [pc, #556]	; (8002824 <UART_SetConfig+0x2fc>)
 80025f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025fc:	f003 030c 	and.w	r3, r3, #12
 8002600:	2b0c      	cmp	r3, #12
 8002602:	d829      	bhi.n	8002658 <UART_SetConfig+0x130>
 8002604:	a201      	add	r2, pc, #4	; (adr r2, 800260c <UART_SetConfig+0xe4>)
 8002606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800260a:	bf00      	nop
 800260c:	08002641 	.word	0x08002641
 8002610:	08002659 	.word	0x08002659
 8002614:	08002659 	.word	0x08002659
 8002618:	08002659 	.word	0x08002659
 800261c:	0800264d 	.word	0x0800264d
 8002620:	08002659 	.word	0x08002659
 8002624:	08002659 	.word	0x08002659
 8002628:	08002659 	.word	0x08002659
 800262c:	08002647 	.word	0x08002647
 8002630:	08002659 	.word	0x08002659
 8002634:	08002659 	.word	0x08002659
 8002638:	08002659 	.word	0x08002659
 800263c:	08002653 	.word	0x08002653
 8002640:	2300      	movs	r3, #0
 8002642:	77fb      	strb	r3, [r7, #31]
 8002644:	e117      	b.n	8002876 <UART_SetConfig+0x34e>
 8002646:	2302      	movs	r3, #2
 8002648:	77fb      	strb	r3, [r7, #31]
 800264a:	e114      	b.n	8002876 <UART_SetConfig+0x34e>
 800264c:	2304      	movs	r3, #4
 800264e:	77fb      	strb	r3, [r7, #31]
 8002650:	e111      	b.n	8002876 <UART_SetConfig+0x34e>
 8002652:	2308      	movs	r3, #8
 8002654:	77fb      	strb	r3, [r7, #31]
 8002656:	e10e      	b.n	8002876 <UART_SetConfig+0x34e>
 8002658:	2310      	movs	r3, #16
 800265a:	77fb      	strb	r3, [r7, #31]
 800265c:	bf00      	nop
 800265e:	e10a      	b.n	8002876 <UART_SetConfig+0x34e>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a71      	ldr	r2, [pc, #452]	; (800282c <UART_SetConfig+0x304>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d120      	bne.n	80026ac <UART_SetConfig+0x184>
 800266a:	4b6e      	ldr	r3, [pc, #440]	; (8002824 <UART_SetConfig+0x2fc>)
 800266c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002670:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002674:	2b10      	cmp	r3, #16
 8002676:	d00f      	beq.n	8002698 <UART_SetConfig+0x170>
 8002678:	2b10      	cmp	r3, #16
 800267a:	d802      	bhi.n	8002682 <UART_SetConfig+0x15a>
 800267c:	2b00      	cmp	r3, #0
 800267e:	d005      	beq.n	800268c <UART_SetConfig+0x164>
 8002680:	e010      	b.n	80026a4 <UART_SetConfig+0x17c>
 8002682:	2b20      	cmp	r3, #32
 8002684:	d005      	beq.n	8002692 <UART_SetConfig+0x16a>
 8002686:	2b30      	cmp	r3, #48	; 0x30
 8002688:	d009      	beq.n	800269e <UART_SetConfig+0x176>
 800268a:	e00b      	b.n	80026a4 <UART_SetConfig+0x17c>
 800268c:	2300      	movs	r3, #0
 800268e:	77fb      	strb	r3, [r7, #31]
 8002690:	e0f1      	b.n	8002876 <UART_SetConfig+0x34e>
 8002692:	2302      	movs	r3, #2
 8002694:	77fb      	strb	r3, [r7, #31]
 8002696:	e0ee      	b.n	8002876 <UART_SetConfig+0x34e>
 8002698:	2304      	movs	r3, #4
 800269a:	77fb      	strb	r3, [r7, #31]
 800269c:	e0eb      	b.n	8002876 <UART_SetConfig+0x34e>
 800269e:	2308      	movs	r3, #8
 80026a0:	77fb      	strb	r3, [r7, #31]
 80026a2:	e0e8      	b.n	8002876 <UART_SetConfig+0x34e>
 80026a4:	2310      	movs	r3, #16
 80026a6:	77fb      	strb	r3, [r7, #31]
 80026a8:	bf00      	nop
 80026aa:	e0e4      	b.n	8002876 <UART_SetConfig+0x34e>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a5f      	ldr	r2, [pc, #380]	; (8002830 <UART_SetConfig+0x308>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d120      	bne.n	80026f8 <UART_SetConfig+0x1d0>
 80026b6:	4b5b      	ldr	r3, [pc, #364]	; (8002824 <UART_SetConfig+0x2fc>)
 80026b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80026c0:	2b40      	cmp	r3, #64	; 0x40
 80026c2:	d00f      	beq.n	80026e4 <UART_SetConfig+0x1bc>
 80026c4:	2b40      	cmp	r3, #64	; 0x40
 80026c6:	d802      	bhi.n	80026ce <UART_SetConfig+0x1a6>
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d005      	beq.n	80026d8 <UART_SetConfig+0x1b0>
 80026cc:	e010      	b.n	80026f0 <UART_SetConfig+0x1c8>
 80026ce:	2b80      	cmp	r3, #128	; 0x80
 80026d0:	d005      	beq.n	80026de <UART_SetConfig+0x1b6>
 80026d2:	2bc0      	cmp	r3, #192	; 0xc0
 80026d4:	d009      	beq.n	80026ea <UART_SetConfig+0x1c2>
 80026d6:	e00b      	b.n	80026f0 <UART_SetConfig+0x1c8>
 80026d8:	2300      	movs	r3, #0
 80026da:	77fb      	strb	r3, [r7, #31]
 80026dc:	e0cb      	b.n	8002876 <UART_SetConfig+0x34e>
 80026de:	2302      	movs	r3, #2
 80026e0:	77fb      	strb	r3, [r7, #31]
 80026e2:	e0c8      	b.n	8002876 <UART_SetConfig+0x34e>
 80026e4:	2304      	movs	r3, #4
 80026e6:	77fb      	strb	r3, [r7, #31]
 80026e8:	e0c5      	b.n	8002876 <UART_SetConfig+0x34e>
 80026ea:	2308      	movs	r3, #8
 80026ec:	77fb      	strb	r3, [r7, #31]
 80026ee:	e0c2      	b.n	8002876 <UART_SetConfig+0x34e>
 80026f0:	2310      	movs	r3, #16
 80026f2:	77fb      	strb	r3, [r7, #31]
 80026f4:	bf00      	nop
 80026f6:	e0be      	b.n	8002876 <UART_SetConfig+0x34e>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a4d      	ldr	r2, [pc, #308]	; (8002834 <UART_SetConfig+0x30c>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d124      	bne.n	800274c <UART_SetConfig+0x224>
 8002702:	4b48      	ldr	r3, [pc, #288]	; (8002824 <UART_SetConfig+0x2fc>)
 8002704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002708:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800270c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002710:	d012      	beq.n	8002738 <UART_SetConfig+0x210>
 8002712:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002716:	d802      	bhi.n	800271e <UART_SetConfig+0x1f6>
 8002718:	2b00      	cmp	r3, #0
 800271a:	d007      	beq.n	800272c <UART_SetConfig+0x204>
 800271c:	e012      	b.n	8002744 <UART_SetConfig+0x21c>
 800271e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002722:	d006      	beq.n	8002732 <UART_SetConfig+0x20a>
 8002724:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002728:	d009      	beq.n	800273e <UART_SetConfig+0x216>
 800272a:	e00b      	b.n	8002744 <UART_SetConfig+0x21c>
 800272c:	2300      	movs	r3, #0
 800272e:	77fb      	strb	r3, [r7, #31]
 8002730:	e0a1      	b.n	8002876 <UART_SetConfig+0x34e>
 8002732:	2302      	movs	r3, #2
 8002734:	77fb      	strb	r3, [r7, #31]
 8002736:	e09e      	b.n	8002876 <UART_SetConfig+0x34e>
 8002738:	2304      	movs	r3, #4
 800273a:	77fb      	strb	r3, [r7, #31]
 800273c:	e09b      	b.n	8002876 <UART_SetConfig+0x34e>
 800273e:	2308      	movs	r3, #8
 8002740:	77fb      	strb	r3, [r7, #31]
 8002742:	e098      	b.n	8002876 <UART_SetConfig+0x34e>
 8002744:	2310      	movs	r3, #16
 8002746:	77fb      	strb	r3, [r7, #31]
 8002748:	bf00      	nop
 800274a:	e094      	b.n	8002876 <UART_SetConfig+0x34e>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a39      	ldr	r2, [pc, #228]	; (8002838 <UART_SetConfig+0x310>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d124      	bne.n	80027a0 <UART_SetConfig+0x278>
 8002756:	4b33      	ldr	r3, [pc, #204]	; (8002824 <UART_SetConfig+0x2fc>)
 8002758:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800275c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002760:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002764:	d012      	beq.n	800278c <UART_SetConfig+0x264>
 8002766:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800276a:	d802      	bhi.n	8002772 <UART_SetConfig+0x24a>
 800276c:	2b00      	cmp	r3, #0
 800276e:	d007      	beq.n	8002780 <UART_SetConfig+0x258>
 8002770:	e012      	b.n	8002798 <UART_SetConfig+0x270>
 8002772:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002776:	d006      	beq.n	8002786 <UART_SetConfig+0x25e>
 8002778:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800277c:	d009      	beq.n	8002792 <UART_SetConfig+0x26a>
 800277e:	e00b      	b.n	8002798 <UART_SetConfig+0x270>
 8002780:	2301      	movs	r3, #1
 8002782:	77fb      	strb	r3, [r7, #31]
 8002784:	e077      	b.n	8002876 <UART_SetConfig+0x34e>
 8002786:	2302      	movs	r3, #2
 8002788:	77fb      	strb	r3, [r7, #31]
 800278a:	e074      	b.n	8002876 <UART_SetConfig+0x34e>
 800278c:	2304      	movs	r3, #4
 800278e:	77fb      	strb	r3, [r7, #31]
 8002790:	e071      	b.n	8002876 <UART_SetConfig+0x34e>
 8002792:	2308      	movs	r3, #8
 8002794:	77fb      	strb	r3, [r7, #31]
 8002796:	e06e      	b.n	8002876 <UART_SetConfig+0x34e>
 8002798:	2310      	movs	r3, #16
 800279a:	77fb      	strb	r3, [r7, #31]
 800279c:	bf00      	nop
 800279e:	e06a      	b.n	8002876 <UART_SetConfig+0x34e>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a25      	ldr	r2, [pc, #148]	; (800283c <UART_SetConfig+0x314>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d124      	bne.n	80027f4 <UART_SetConfig+0x2cc>
 80027aa:	4b1e      	ldr	r3, [pc, #120]	; (8002824 <UART_SetConfig+0x2fc>)
 80027ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80027b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027b8:	d012      	beq.n	80027e0 <UART_SetConfig+0x2b8>
 80027ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027be:	d802      	bhi.n	80027c6 <UART_SetConfig+0x29e>
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d007      	beq.n	80027d4 <UART_SetConfig+0x2ac>
 80027c4:	e012      	b.n	80027ec <UART_SetConfig+0x2c4>
 80027c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027ca:	d006      	beq.n	80027da <UART_SetConfig+0x2b2>
 80027cc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80027d0:	d009      	beq.n	80027e6 <UART_SetConfig+0x2be>
 80027d2:	e00b      	b.n	80027ec <UART_SetConfig+0x2c4>
 80027d4:	2300      	movs	r3, #0
 80027d6:	77fb      	strb	r3, [r7, #31]
 80027d8:	e04d      	b.n	8002876 <UART_SetConfig+0x34e>
 80027da:	2302      	movs	r3, #2
 80027dc:	77fb      	strb	r3, [r7, #31]
 80027de:	e04a      	b.n	8002876 <UART_SetConfig+0x34e>
 80027e0:	2304      	movs	r3, #4
 80027e2:	77fb      	strb	r3, [r7, #31]
 80027e4:	e047      	b.n	8002876 <UART_SetConfig+0x34e>
 80027e6:	2308      	movs	r3, #8
 80027e8:	77fb      	strb	r3, [r7, #31]
 80027ea:	e044      	b.n	8002876 <UART_SetConfig+0x34e>
 80027ec:	2310      	movs	r3, #16
 80027ee:	77fb      	strb	r3, [r7, #31]
 80027f0:	bf00      	nop
 80027f2:	e040      	b.n	8002876 <UART_SetConfig+0x34e>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a11      	ldr	r2, [pc, #68]	; (8002840 <UART_SetConfig+0x318>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d139      	bne.n	8002872 <UART_SetConfig+0x34a>
 80027fe:	4b09      	ldr	r3, [pc, #36]	; (8002824 <UART_SetConfig+0x2fc>)
 8002800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002804:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002808:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800280c:	d027      	beq.n	800285e <UART_SetConfig+0x336>
 800280e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002812:	d817      	bhi.n	8002844 <UART_SetConfig+0x31c>
 8002814:	2b00      	cmp	r3, #0
 8002816:	d01c      	beq.n	8002852 <UART_SetConfig+0x32a>
 8002818:	e027      	b.n	800286a <UART_SetConfig+0x342>
 800281a:	bf00      	nop
 800281c:	efff69f3 	.word	0xefff69f3
 8002820:	40011000 	.word	0x40011000
 8002824:	40023800 	.word	0x40023800
 8002828:	40004400 	.word	0x40004400
 800282c:	40004800 	.word	0x40004800
 8002830:	40004c00 	.word	0x40004c00
 8002834:	40005000 	.word	0x40005000
 8002838:	40011400 	.word	0x40011400
 800283c:	40007800 	.word	0x40007800
 8002840:	40007c00 	.word	0x40007c00
 8002844:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002848:	d006      	beq.n	8002858 <UART_SetConfig+0x330>
 800284a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800284e:	d009      	beq.n	8002864 <UART_SetConfig+0x33c>
 8002850:	e00b      	b.n	800286a <UART_SetConfig+0x342>
 8002852:	2300      	movs	r3, #0
 8002854:	77fb      	strb	r3, [r7, #31]
 8002856:	e00e      	b.n	8002876 <UART_SetConfig+0x34e>
 8002858:	2302      	movs	r3, #2
 800285a:	77fb      	strb	r3, [r7, #31]
 800285c:	e00b      	b.n	8002876 <UART_SetConfig+0x34e>
 800285e:	2304      	movs	r3, #4
 8002860:	77fb      	strb	r3, [r7, #31]
 8002862:	e008      	b.n	8002876 <UART_SetConfig+0x34e>
 8002864:	2308      	movs	r3, #8
 8002866:	77fb      	strb	r3, [r7, #31]
 8002868:	e005      	b.n	8002876 <UART_SetConfig+0x34e>
 800286a:	2310      	movs	r3, #16
 800286c:	77fb      	strb	r3, [r7, #31]
 800286e:	bf00      	nop
 8002870:	e001      	b.n	8002876 <UART_SetConfig+0x34e>
 8002872:	2310      	movs	r3, #16
 8002874:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800287e:	d17f      	bne.n	8002980 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8002880:	7ffb      	ldrb	r3, [r7, #31]
 8002882:	2b08      	cmp	r3, #8
 8002884:	d85c      	bhi.n	8002940 <UART_SetConfig+0x418>
 8002886:	a201      	add	r2, pc, #4	; (adr r2, 800288c <UART_SetConfig+0x364>)
 8002888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800288c:	080028b1 	.word	0x080028b1
 8002890:	080028d1 	.word	0x080028d1
 8002894:	080028f1 	.word	0x080028f1
 8002898:	08002941 	.word	0x08002941
 800289c:	08002909 	.word	0x08002909
 80028a0:	08002941 	.word	0x08002941
 80028a4:	08002941 	.word	0x08002941
 80028a8:	08002941 	.word	0x08002941
 80028ac:	08002929 	.word	0x08002929
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028b0:	f7ff f840 	bl	8001934 <HAL_RCC_GetPCLK1Freq>
 80028b4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	005a      	lsls	r2, r3, #1
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	085b      	lsrs	r3, r3, #1
 80028c0:	441a      	add	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	61bb      	str	r3, [r7, #24]
        break;
 80028ce:	e03a      	b.n	8002946 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80028d0:	f7ff f844 	bl	800195c <HAL_RCC_GetPCLK2Freq>
 80028d4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	005a      	lsls	r2, r3, #1
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	085b      	lsrs	r3, r3, #1
 80028e0:	441a      	add	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	61bb      	str	r3, [r7, #24]
        break;
 80028ee:	e02a      	b.n	8002946 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	085a      	lsrs	r2, r3, #1
 80028f6:	4b5f      	ldr	r3, [pc, #380]	; (8002a74 <UART_SetConfig+0x54c>)
 80028f8:	4413      	add	r3, r2
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	6852      	ldr	r2, [r2, #4]
 80028fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8002902:	b29b      	uxth	r3, r3
 8002904:	61bb      	str	r3, [r7, #24]
        break;
 8002906:	e01e      	b.n	8002946 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002908:	f7fe ff56 	bl	80017b8 <HAL_RCC_GetSysClockFreq>
 800290c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	005a      	lsls	r2, r3, #1
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	085b      	lsrs	r3, r3, #1
 8002918:	441a      	add	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002922:	b29b      	uxth	r3, r3
 8002924:	61bb      	str	r3, [r7, #24]
        break;
 8002926:	e00e      	b.n	8002946 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	085b      	lsrs	r3, r3, #1
 800292e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	fbb2 f3f3 	udiv	r3, r2, r3
 800293a:	b29b      	uxth	r3, r3
 800293c:	61bb      	str	r3, [r7, #24]
        break;
 800293e:	e002      	b.n	8002946 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	75fb      	strb	r3, [r7, #23]
        break;
 8002944:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	2b0f      	cmp	r3, #15
 800294a:	d916      	bls.n	800297a <UART_SetConfig+0x452>
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002952:	d212      	bcs.n	800297a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	b29b      	uxth	r3, r3
 8002958:	f023 030f 	bic.w	r3, r3, #15
 800295c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	085b      	lsrs	r3, r3, #1
 8002962:	b29b      	uxth	r3, r3
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	b29a      	uxth	r2, r3
 800296a:	897b      	ldrh	r3, [r7, #10]
 800296c:	4313      	orrs	r3, r2
 800296e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	897a      	ldrh	r2, [r7, #10]
 8002976:	60da      	str	r2, [r3, #12]
 8002978:	e070      	b.n	8002a5c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	75fb      	strb	r3, [r7, #23]
 800297e:	e06d      	b.n	8002a5c <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8002980:	7ffb      	ldrb	r3, [r7, #31]
 8002982:	2b08      	cmp	r3, #8
 8002984:	d859      	bhi.n	8002a3a <UART_SetConfig+0x512>
 8002986:	a201      	add	r2, pc, #4	; (adr r2, 800298c <UART_SetConfig+0x464>)
 8002988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800298c:	080029b1 	.word	0x080029b1
 8002990:	080029cf 	.word	0x080029cf
 8002994:	080029ed 	.word	0x080029ed
 8002998:	08002a3b 	.word	0x08002a3b
 800299c:	08002a05 	.word	0x08002a05
 80029a0:	08002a3b 	.word	0x08002a3b
 80029a4:	08002a3b 	.word	0x08002a3b
 80029a8:	08002a3b 	.word	0x08002a3b
 80029ac:	08002a23 	.word	0x08002a23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029b0:	f7fe ffc0 	bl	8001934 <HAL_RCC_GetPCLK1Freq>
 80029b4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	085a      	lsrs	r2, r3, #1
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	441a      	add	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	61bb      	str	r3, [r7, #24]
        break;
 80029cc:	e038      	b.n	8002a40 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80029ce:	f7fe ffc5 	bl	800195c <HAL_RCC_GetPCLK2Freq>
 80029d2:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	085a      	lsrs	r2, r3, #1
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	441a      	add	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	61bb      	str	r3, [r7, #24]
        break;
 80029ea:	e029      	b.n	8002a40 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	085a      	lsrs	r2, r3, #1
 80029f2:	4b21      	ldr	r3, [pc, #132]	; (8002a78 <UART_SetConfig+0x550>)
 80029f4:	4413      	add	r3, r2
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6852      	ldr	r2, [r2, #4]
 80029fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80029fe:	b29b      	uxth	r3, r3
 8002a00:	61bb      	str	r3, [r7, #24]
        break;
 8002a02:	e01d      	b.n	8002a40 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a04:	f7fe fed8 	bl	80017b8 <HAL_RCC_GetSysClockFreq>
 8002a08:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	085a      	lsrs	r2, r3, #1
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	441a      	add	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	61bb      	str	r3, [r7, #24]
        break;
 8002a20:	e00e      	b.n	8002a40 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	085b      	lsrs	r3, r3, #1
 8002a28:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	61bb      	str	r3, [r7, #24]
        break;
 8002a38:	e002      	b.n	8002a40 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	75fb      	strb	r3, [r7, #23]
        break;
 8002a3e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	2b0f      	cmp	r3, #15
 8002a44:	d908      	bls.n	8002a58 <UART_SetConfig+0x530>
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a4c:	d204      	bcs.n	8002a58 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	69ba      	ldr	r2, [r7, #24]
 8002a54:	60da      	str	r2, [r3, #12]
 8002a56:	e001      	b.n	8002a5c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002a68:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3720      	adds	r7, #32
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	01e84800 	.word	0x01e84800
 8002a78:	00f42400 	.word	0x00f42400

08002a7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00a      	beq.n	8002aa6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d00a      	beq.n	8002ac8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002acc:	f003 0304 	and.w	r3, r3, #4
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d00a      	beq.n	8002aea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aee:	f003 0308 	and.w	r3, r3, #8
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d00a      	beq.n	8002b0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b10:	f003 0310 	and.w	r3, r3, #16
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d00a      	beq.n	8002b2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b32:	f003 0320 	and.w	r3, r3, #32
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d00a      	beq.n	8002b50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d01a      	beq.n	8002b92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b7a:	d10a      	bne.n	8002b92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00a      	beq.n	8002bb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	605a      	str	r2, [r3, #4]
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af02      	add	r7, sp, #8
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002bce:	f7fd ff9b 	bl	8000b08 <HAL_GetTick>
 8002bd2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0308 	and.w	r3, r3, #8
 8002bde:	2b08      	cmp	r3, #8
 8002be0:	d10e      	bne.n	8002c00 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002be2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002be6:	9300      	str	r3, [sp, #0]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f000 f82a 	bl	8002c4a <UART_WaitOnFlagUntilTimeout>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002bfc:	2303      	movs	r3, #3
 8002bfe:	e020      	b.n	8002c42 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0304 	and.w	r3, r3, #4
 8002c0a:	2b04      	cmp	r3, #4
 8002c0c:	d10e      	bne.n	8002c2c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c0e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002c12:	9300      	str	r3, [sp, #0]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 f814 	bl	8002c4a <UART_WaitOnFlagUntilTimeout>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e00a      	b.n	8002c42 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2220      	movs	r2, #32
 8002c30:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2220      	movs	r2, #32
 8002c36:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b084      	sub	sp, #16
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	60f8      	str	r0, [r7, #12]
 8002c52:	60b9      	str	r1, [r7, #8]
 8002c54:	603b      	str	r3, [r7, #0]
 8002c56:	4613      	mov	r3, r2
 8002c58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c5a:	e05d      	b.n	8002d18 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c62:	d059      	beq.n	8002d18 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c64:	f7fd ff50 	bl	8000b08 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d302      	bcc.n	8002c7a <UART_WaitOnFlagUntilTimeout+0x30>
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d11b      	bne.n	8002cb2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002c88:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f022 0201 	bic.w	r2, r2, #1
 8002c98:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2220      	movs	r2, #32
 8002c9e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e042      	b.n	8002d38 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0304 	and.w	r3, r3, #4
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d02b      	beq.n	8002d18 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	69db      	ldr	r3, [r3, #28]
 8002cc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002cce:	d123      	bne.n	8002d18 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002cd8:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002ce8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 0201 	bic.w	r2, r2, #1
 8002cf8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2220      	movs	r2, #32
 8002cfe:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2220      	movs	r2, #32
 8002d04:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2220      	movs	r2, #32
 8002d0a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e00f      	b.n	8002d38 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	69da      	ldr	r2, [r3, #28]
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	4013      	ands	r3, r2
 8002d22:	68ba      	ldr	r2, [r7, #8]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	bf0c      	ite	eq
 8002d28:	2301      	moveq	r3, #1
 8002d2a:	2300      	movne	r3, #0
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	461a      	mov	r2, r3
 8002d30:	79fb      	ldrb	r3, [r7, #7]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d092      	beq.n	8002c5c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <__errno>:
 8002d40:	4b01      	ldr	r3, [pc, #4]	; (8002d48 <__errno+0x8>)
 8002d42:	6818      	ldr	r0, [r3, #0]
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	20000010 	.word	0x20000010

08002d4c <__libc_init_array>:
 8002d4c:	b570      	push	{r4, r5, r6, lr}
 8002d4e:	4e0d      	ldr	r6, [pc, #52]	; (8002d84 <__libc_init_array+0x38>)
 8002d50:	4c0d      	ldr	r4, [pc, #52]	; (8002d88 <__libc_init_array+0x3c>)
 8002d52:	1ba4      	subs	r4, r4, r6
 8002d54:	10a4      	asrs	r4, r4, #2
 8002d56:	2500      	movs	r5, #0
 8002d58:	42a5      	cmp	r5, r4
 8002d5a:	d109      	bne.n	8002d70 <__libc_init_array+0x24>
 8002d5c:	4e0b      	ldr	r6, [pc, #44]	; (8002d8c <__libc_init_array+0x40>)
 8002d5e:	4c0c      	ldr	r4, [pc, #48]	; (8002d90 <__libc_init_array+0x44>)
 8002d60:	f000 fc26 	bl	80035b0 <_init>
 8002d64:	1ba4      	subs	r4, r4, r6
 8002d66:	10a4      	asrs	r4, r4, #2
 8002d68:	2500      	movs	r5, #0
 8002d6a:	42a5      	cmp	r5, r4
 8002d6c:	d105      	bne.n	8002d7a <__libc_init_array+0x2e>
 8002d6e:	bd70      	pop	{r4, r5, r6, pc}
 8002d70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d74:	4798      	blx	r3
 8002d76:	3501      	adds	r5, #1
 8002d78:	e7ee      	b.n	8002d58 <__libc_init_array+0xc>
 8002d7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d7e:	4798      	blx	r3
 8002d80:	3501      	adds	r5, #1
 8002d82:	e7f2      	b.n	8002d6a <__libc_init_array+0x1e>
 8002d84:	08003648 	.word	0x08003648
 8002d88:	08003648 	.word	0x08003648
 8002d8c:	08003648 	.word	0x08003648
 8002d90:	0800364c 	.word	0x0800364c

08002d94 <memset>:
 8002d94:	4402      	add	r2, r0
 8002d96:	4603      	mov	r3, r0
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d100      	bne.n	8002d9e <memset+0xa>
 8002d9c:	4770      	bx	lr
 8002d9e:	f803 1b01 	strb.w	r1, [r3], #1
 8002da2:	e7f9      	b.n	8002d98 <memset+0x4>

08002da4 <siprintf>:
 8002da4:	b40e      	push	{r1, r2, r3}
 8002da6:	b500      	push	{lr}
 8002da8:	b09c      	sub	sp, #112	; 0x70
 8002daa:	ab1d      	add	r3, sp, #116	; 0x74
 8002dac:	9002      	str	r0, [sp, #8]
 8002dae:	9006      	str	r0, [sp, #24]
 8002db0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002db4:	4809      	ldr	r0, [pc, #36]	; (8002ddc <siprintf+0x38>)
 8002db6:	9107      	str	r1, [sp, #28]
 8002db8:	9104      	str	r1, [sp, #16]
 8002dba:	4909      	ldr	r1, [pc, #36]	; (8002de0 <siprintf+0x3c>)
 8002dbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8002dc0:	9105      	str	r1, [sp, #20]
 8002dc2:	6800      	ldr	r0, [r0, #0]
 8002dc4:	9301      	str	r3, [sp, #4]
 8002dc6:	a902      	add	r1, sp, #8
 8002dc8:	f000 f866 	bl	8002e98 <_svfiprintf_r>
 8002dcc:	9b02      	ldr	r3, [sp, #8]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	701a      	strb	r2, [r3, #0]
 8002dd2:	b01c      	add	sp, #112	; 0x70
 8002dd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8002dd8:	b003      	add	sp, #12
 8002dda:	4770      	bx	lr
 8002ddc:	20000010 	.word	0x20000010
 8002de0:	ffff0208 	.word	0xffff0208

08002de4 <__ssputs_r>:
 8002de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002de8:	688e      	ldr	r6, [r1, #8]
 8002dea:	429e      	cmp	r6, r3
 8002dec:	4682      	mov	sl, r0
 8002dee:	460c      	mov	r4, r1
 8002df0:	4690      	mov	r8, r2
 8002df2:	4699      	mov	r9, r3
 8002df4:	d837      	bhi.n	8002e66 <__ssputs_r+0x82>
 8002df6:	898a      	ldrh	r2, [r1, #12]
 8002df8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002dfc:	d031      	beq.n	8002e62 <__ssputs_r+0x7e>
 8002dfe:	6825      	ldr	r5, [r4, #0]
 8002e00:	6909      	ldr	r1, [r1, #16]
 8002e02:	1a6f      	subs	r7, r5, r1
 8002e04:	6965      	ldr	r5, [r4, #20]
 8002e06:	2302      	movs	r3, #2
 8002e08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002e0c:	fb95 f5f3 	sdiv	r5, r5, r3
 8002e10:	f109 0301 	add.w	r3, r9, #1
 8002e14:	443b      	add	r3, r7
 8002e16:	429d      	cmp	r5, r3
 8002e18:	bf38      	it	cc
 8002e1a:	461d      	movcc	r5, r3
 8002e1c:	0553      	lsls	r3, r2, #21
 8002e1e:	d530      	bpl.n	8002e82 <__ssputs_r+0x9e>
 8002e20:	4629      	mov	r1, r5
 8002e22:	f000 fb2b 	bl	800347c <_malloc_r>
 8002e26:	4606      	mov	r6, r0
 8002e28:	b950      	cbnz	r0, 8002e40 <__ssputs_r+0x5c>
 8002e2a:	230c      	movs	r3, #12
 8002e2c:	f8ca 3000 	str.w	r3, [sl]
 8002e30:	89a3      	ldrh	r3, [r4, #12]
 8002e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e36:	81a3      	strh	r3, [r4, #12]
 8002e38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e40:	463a      	mov	r2, r7
 8002e42:	6921      	ldr	r1, [r4, #16]
 8002e44:	f000 faa8 	bl	8003398 <memcpy>
 8002e48:	89a3      	ldrh	r3, [r4, #12]
 8002e4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002e4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e52:	81a3      	strh	r3, [r4, #12]
 8002e54:	6126      	str	r6, [r4, #16]
 8002e56:	6165      	str	r5, [r4, #20]
 8002e58:	443e      	add	r6, r7
 8002e5a:	1bed      	subs	r5, r5, r7
 8002e5c:	6026      	str	r6, [r4, #0]
 8002e5e:	60a5      	str	r5, [r4, #8]
 8002e60:	464e      	mov	r6, r9
 8002e62:	454e      	cmp	r6, r9
 8002e64:	d900      	bls.n	8002e68 <__ssputs_r+0x84>
 8002e66:	464e      	mov	r6, r9
 8002e68:	4632      	mov	r2, r6
 8002e6a:	4641      	mov	r1, r8
 8002e6c:	6820      	ldr	r0, [r4, #0]
 8002e6e:	f000 fa9e 	bl	80033ae <memmove>
 8002e72:	68a3      	ldr	r3, [r4, #8]
 8002e74:	1b9b      	subs	r3, r3, r6
 8002e76:	60a3      	str	r3, [r4, #8]
 8002e78:	6823      	ldr	r3, [r4, #0]
 8002e7a:	441e      	add	r6, r3
 8002e7c:	6026      	str	r6, [r4, #0]
 8002e7e:	2000      	movs	r0, #0
 8002e80:	e7dc      	b.n	8002e3c <__ssputs_r+0x58>
 8002e82:	462a      	mov	r2, r5
 8002e84:	f000 fb54 	bl	8003530 <_realloc_r>
 8002e88:	4606      	mov	r6, r0
 8002e8a:	2800      	cmp	r0, #0
 8002e8c:	d1e2      	bne.n	8002e54 <__ssputs_r+0x70>
 8002e8e:	6921      	ldr	r1, [r4, #16]
 8002e90:	4650      	mov	r0, sl
 8002e92:	f000 faa5 	bl	80033e0 <_free_r>
 8002e96:	e7c8      	b.n	8002e2a <__ssputs_r+0x46>

08002e98 <_svfiprintf_r>:
 8002e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e9c:	461d      	mov	r5, r3
 8002e9e:	898b      	ldrh	r3, [r1, #12]
 8002ea0:	061f      	lsls	r7, r3, #24
 8002ea2:	b09d      	sub	sp, #116	; 0x74
 8002ea4:	4680      	mov	r8, r0
 8002ea6:	460c      	mov	r4, r1
 8002ea8:	4616      	mov	r6, r2
 8002eaa:	d50f      	bpl.n	8002ecc <_svfiprintf_r+0x34>
 8002eac:	690b      	ldr	r3, [r1, #16]
 8002eae:	b96b      	cbnz	r3, 8002ecc <_svfiprintf_r+0x34>
 8002eb0:	2140      	movs	r1, #64	; 0x40
 8002eb2:	f000 fae3 	bl	800347c <_malloc_r>
 8002eb6:	6020      	str	r0, [r4, #0]
 8002eb8:	6120      	str	r0, [r4, #16]
 8002eba:	b928      	cbnz	r0, 8002ec8 <_svfiprintf_r+0x30>
 8002ebc:	230c      	movs	r3, #12
 8002ebe:	f8c8 3000 	str.w	r3, [r8]
 8002ec2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ec6:	e0c8      	b.n	800305a <_svfiprintf_r+0x1c2>
 8002ec8:	2340      	movs	r3, #64	; 0x40
 8002eca:	6163      	str	r3, [r4, #20]
 8002ecc:	2300      	movs	r3, #0
 8002ece:	9309      	str	r3, [sp, #36]	; 0x24
 8002ed0:	2320      	movs	r3, #32
 8002ed2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ed6:	2330      	movs	r3, #48	; 0x30
 8002ed8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002edc:	9503      	str	r5, [sp, #12]
 8002ede:	f04f 0b01 	mov.w	fp, #1
 8002ee2:	4637      	mov	r7, r6
 8002ee4:	463d      	mov	r5, r7
 8002ee6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002eea:	b10b      	cbz	r3, 8002ef0 <_svfiprintf_r+0x58>
 8002eec:	2b25      	cmp	r3, #37	; 0x25
 8002eee:	d13e      	bne.n	8002f6e <_svfiprintf_r+0xd6>
 8002ef0:	ebb7 0a06 	subs.w	sl, r7, r6
 8002ef4:	d00b      	beq.n	8002f0e <_svfiprintf_r+0x76>
 8002ef6:	4653      	mov	r3, sl
 8002ef8:	4632      	mov	r2, r6
 8002efa:	4621      	mov	r1, r4
 8002efc:	4640      	mov	r0, r8
 8002efe:	f7ff ff71 	bl	8002de4 <__ssputs_r>
 8002f02:	3001      	adds	r0, #1
 8002f04:	f000 80a4 	beq.w	8003050 <_svfiprintf_r+0x1b8>
 8002f08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f0a:	4453      	add	r3, sl
 8002f0c:	9309      	str	r3, [sp, #36]	; 0x24
 8002f0e:	783b      	ldrb	r3, [r7, #0]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 809d 	beq.w	8003050 <_svfiprintf_r+0x1b8>
 8002f16:	2300      	movs	r3, #0
 8002f18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f20:	9304      	str	r3, [sp, #16]
 8002f22:	9307      	str	r3, [sp, #28]
 8002f24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002f28:	931a      	str	r3, [sp, #104]	; 0x68
 8002f2a:	462f      	mov	r7, r5
 8002f2c:	2205      	movs	r2, #5
 8002f2e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002f32:	4850      	ldr	r0, [pc, #320]	; (8003074 <_svfiprintf_r+0x1dc>)
 8002f34:	f7fd f98c 	bl	8000250 <memchr>
 8002f38:	9b04      	ldr	r3, [sp, #16]
 8002f3a:	b9d0      	cbnz	r0, 8002f72 <_svfiprintf_r+0xda>
 8002f3c:	06d9      	lsls	r1, r3, #27
 8002f3e:	bf44      	itt	mi
 8002f40:	2220      	movmi	r2, #32
 8002f42:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002f46:	071a      	lsls	r2, r3, #28
 8002f48:	bf44      	itt	mi
 8002f4a:	222b      	movmi	r2, #43	; 0x2b
 8002f4c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002f50:	782a      	ldrb	r2, [r5, #0]
 8002f52:	2a2a      	cmp	r2, #42	; 0x2a
 8002f54:	d015      	beq.n	8002f82 <_svfiprintf_r+0xea>
 8002f56:	9a07      	ldr	r2, [sp, #28]
 8002f58:	462f      	mov	r7, r5
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	250a      	movs	r5, #10
 8002f5e:	4639      	mov	r1, r7
 8002f60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f64:	3b30      	subs	r3, #48	; 0x30
 8002f66:	2b09      	cmp	r3, #9
 8002f68:	d94d      	bls.n	8003006 <_svfiprintf_r+0x16e>
 8002f6a:	b1b8      	cbz	r0, 8002f9c <_svfiprintf_r+0x104>
 8002f6c:	e00f      	b.n	8002f8e <_svfiprintf_r+0xf6>
 8002f6e:	462f      	mov	r7, r5
 8002f70:	e7b8      	b.n	8002ee4 <_svfiprintf_r+0x4c>
 8002f72:	4a40      	ldr	r2, [pc, #256]	; (8003074 <_svfiprintf_r+0x1dc>)
 8002f74:	1a80      	subs	r0, r0, r2
 8002f76:	fa0b f000 	lsl.w	r0, fp, r0
 8002f7a:	4318      	orrs	r0, r3
 8002f7c:	9004      	str	r0, [sp, #16]
 8002f7e:	463d      	mov	r5, r7
 8002f80:	e7d3      	b.n	8002f2a <_svfiprintf_r+0x92>
 8002f82:	9a03      	ldr	r2, [sp, #12]
 8002f84:	1d11      	adds	r1, r2, #4
 8002f86:	6812      	ldr	r2, [r2, #0]
 8002f88:	9103      	str	r1, [sp, #12]
 8002f8a:	2a00      	cmp	r2, #0
 8002f8c:	db01      	blt.n	8002f92 <_svfiprintf_r+0xfa>
 8002f8e:	9207      	str	r2, [sp, #28]
 8002f90:	e004      	b.n	8002f9c <_svfiprintf_r+0x104>
 8002f92:	4252      	negs	r2, r2
 8002f94:	f043 0302 	orr.w	r3, r3, #2
 8002f98:	9207      	str	r2, [sp, #28]
 8002f9a:	9304      	str	r3, [sp, #16]
 8002f9c:	783b      	ldrb	r3, [r7, #0]
 8002f9e:	2b2e      	cmp	r3, #46	; 0x2e
 8002fa0:	d10c      	bne.n	8002fbc <_svfiprintf_r+0x124>
 8002fa2:	787b      	ldrb	r3, [r7, #1]
 8002fa4:	2b2a      	cmp	r3, #42	; 0x2a
 8002fa6:	d133      	bne.n	8003010 <_svfiprintf_r+0x178>
 8002fa8:	9b03      	ldr	r3, [sp, #12]
 8002faa:	1d1a      	adds	r2, r3, #4
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	9203      	str	r2, [sp, #12]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	bfb8      	it	lt
 8002fb4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002fb8:	3702      	adds	r7, #2
 8002fba:	9305      	str	r3, [sp, #20]
 8002fbc:	4d2e      	ldr	r5, [pc, #184]	; (8003078 <_svfiprintf_r+0x1e0>)
 8002fbe:	7839      	ldrb	r1, [r7, #0]
 8002fc0:	2203      	movs	r2, #3
 8002fc2:	4628      	mov	r0, r5
 8002fc4:	f7fd f944 	bl	8000250 <memchr>
 8002fc8:	b138      	cbz	r0, 8002fda <_svfiprintf_r+0x142>
 8002fca:	2340      	movs	r3, #64	; 0x40
 8002fcc:	1b40      	subs	r0, r0, r5
 8002fce:	fa03 f000 	lsl.w	r0, r3, r0
 8002fd2:	9b04      	ldr	r3, [sp, #16]
 8002fd4:	4303      	orrs	r3, r0
 8002fd6:	3701      	adds	r7, #1
 8002fd8:	9304      	str	r3, [sp, #16]
 8002fda:	7839      	ldrb	r1, [r7, #0]
 8002fdc:	4827      	ldr	r0, [pc, #156]	; (800307c <_svfiprintf_r+0x1e4>)
 8002fde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002fe2:	2206      	movs	r2, #6
 8002fe4:	1c7e      	adds	r6, r7, #1
 8002fe6:	f7fd f933 	bl	8000250 <memchr>
 8002fea:	2800      	cmp	r0, #0
 8002fec:	d038      	beq.n	8003060 <_svfiprintf_r+0x1c8>
 8002fee:	4b24      	ldr	r3, [pc, #144]	; (8003080 <_svfiprintf_r+0x1e8>)
 8002ff0:	bb13      	cbnz	r3, 8003038 <_svfiprintf_r+0x1a0>
 8002ff2:	9b03      	ldr	r3, [sp, #12]
 8002ff4:	3307      	adds	r3, #7
 8002ff6:	f023 0307 	bic.w	r3, r3, #7
 8002ffa:	3308      	adds	r3, #8
 8002ffc:	9303      	str	r3, [sp, #12]
 8002ffe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003000:	444b      	add	r3, r9
 8003002:	9309      	str	r3, [sp, #36]	; 0x24
 8003004:	e76d      	b.n	8002ee2 <_svfiprintf_r+0x4a>
 8003006:	fb05 3202 	mla	r2, r5, r2, r3
 800300a:	2001      	movs	r0, #1
 800300c:	460f      	mov	r7, r1
 800300e:	e7a6      	b.n	8002f5e <_svfiprintf_r+0xc6>
 8003010:	2300      	movs	r3, #0
 8003012:	3701      	adds	r7, #1
 8003014:	9305      	str	r3, [sp, #20]
 8003016:	4619      	mov	r1, r3
 8003018:	250a      	movs	r5, #10
 800301a:	4638      	mov	r0, r7
 800301c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003020:	3a30      	subs	r2, #48	; 0x30
 8003022:	2a09      	cmp	r2, #9
 8003024:	d903      	bls.n	800302e <_svfiprintf_r+0x196>
 8003026:	2b00      	cmp	r3, #0
 8003028:	d0c8      	beq.n	8002fbc <_svfiprintf_r+0x124>
 800302a:	9105      	str	r1, [sp, #20]
 800302c:	e7c6      	b.n	8002fbc <_svfiprintf_r+0x124>
 800302e:	fb05 2101 	mla	r1, r5, r1, r2
 8003032:	2301      	movs	r3, #1
 8003034:	4607      	mov	r7, r0
 8003036:	e7f0      	b.n	800301a <_svfiprintf_r+0x182>
 8003038:	ab03      	add	r3, sp, #12
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	4622      	mov	r2, r4
 800303e:	4b11      	ldr	r3, [pc, #68]	; (8003084 <_svfiprintf_r+0x1ec>)
 8003040:	a904      	add	r1, sp, #16
 8003042:	4640      	mov	r0, r8
 8003044:	f3af 8000 	nop.w
 8003048:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800304c:	4681      	mov	r9, r0
 800304e:	d1d6      	bne.n	8002ffe <_svfiprintf_r+0x166>
 8003050:	89a3      	ldrh	r3, [r4, #12]
 8003052:	065b      	lsls	r3, r3, #25
 8003054:	f53f af35 	bmi.w	8002ec2 <_svfiprintf_r+0x2a>
 8003058:	9809      	ldr	r0, [sp, #36]	; 0x24
 800305a:	b01d      	add	sp, #116	; 0x74
 800305c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003060:	ab03      	add	r3, sp, #12
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	4622      	mov	r2, r4
 8003066:	4b07      	ldr	r3, [pc, #28]	; (8003084 <_svfiprintf_r+0x1ec>)
 8003068:	a904      	add	r1, sp, #16
 800306a:	4640      	mov	r0, r8
 800306c:	f000 f882 	bl	8003174 <_printf_i>
 8003070:	e7ea      	b.n	8003048 <_svfiprintf_r+0x1b0>
 8003072:	bf00      	nop
 8003074:	0800360c 	.word	0x0800360c
 8003078:	08003612 	.word	0x08003612
 800307c:	08003616 	.word	0x08003616
 8003080:	00000000 	.word	0x00000000
 8003084:	08002de5 	.word	0x08002de5

08003088 <_printf_common>:
 8003088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800308c:	4691      	mov	r9, r2
 800308e:	461f      	mov	r7, r3
 8003090:	688a      	ldr	r2, [r1, #8]
 8003092:	690b      	ldr	r3, [r1, #16]
 8003094:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003098:	4293      	cmp	r3, r2
 800309a:	bfb8      	it	lt
 800309c:	4613      	movlt	r3, r2
 800309e:	f8c9 3000 	str.w	r3, [r9]
 80030a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80030a6:	4606      	mov	r6, r0
 80030a8:	460c      	mov	r4, r1
 80030aa:	b112      	cbz	r2, 80030b2 <_printf_common+0x2a>
 80030ac:	3301      	adds	r3, #1
 80030ae:	f8c9 3000 	str.w	r3, [r9]
 80030b2:	6823      	ldr	r3, [r4, #0]
 80030b4:	0699      	lsls	r1, r3, #26
 80030b6:	bf42      	ittt	mi
 80030b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80030bc:	3302      	addmi	r3, #2
 80030be:	f8c9 3000 	strmi.w	r3, [r9]
 80030c2:	6825      	ldr	r5, [r4, #0]
 80030c4:	f015 0506 	ands.w	r5, r5, #6
 80030c8:	d107      	bne.n	80030da <_printf_common+0x52>
 80030ca:	f104 0a19 	add.w	sl, r4, #25
 80030ce:	68e3      	ldr	r3, [r4, #12]
 80030d0:	f8d9 2000 	ldr.w	r2, [r9]
 80030d4:	1a9b      	subs	r3, r3, r2
 80030d6:	42ab      	cmp	r3, r5
 80030d8:	dc28      	bgt.n	800312c <_printf_common+0xa4>
 80030da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80030de:	6822      	ldr	r2, [r4, #0]
 80030e0:	3300      	adds	r3, #0
 80030e2:	bf18      	it	ne
 80030e4:	2301      	movne	r3, #1
 80030e6:	0692      	lsls	r2, r2, #26
 80030e8:	d42d      	bmi.n	8003146 <_printf_common+0xbe>
 80030ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030ee:	4639      	mov	r1, r7
 80030f0:	4630      	mov	r0, r6
 80030f2:	47c0      	blx	r8
 80030f4:	3001      	adds	r0, #1
 80030f6:	d020      	beq.n	800313a <_printf_common+0xb2>
 80030f8:	6823      	ldr	r3, [r4, #0]
 80030fa:	68e5      	ldr	r5, [r4, #12]
 80030fc:	f8d9 2000 	ldr.w	r2, [r9]
 8003100:	f003 0306 	and.w	r3, r3, #6
 8003104:	2b04      	cmp	r3, #4
 8003106:	bf08      	it	eq
 8003108:	1aad      	subeq	r5, r5, r2
 800310a:	68a3      	ldr	r3, [r4, #8]
 800310c:	6922      	ldr	r2, [r4, #16]
 800310e:	bf0c      	ite	eq
 8003110:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003114:	2500      	movne	r5, #0
 8003116:	4293      	cmp	r3, r2
 8003118:	bfc4      	itt	gt
 800311a:	1a9b      	subgt	r3, r3, r2
 800311c:	18ed      	addgt	r5, r5, r3
 800311e:	f04f 0900 	mov.w	r9, #0
 8003122:	341a      	adds	r4, #26
 8003124:	454d      	cmp	r5, r9
 8003126:	d11a      	bne.n	800315e <_printf_common+0xd6>
 8003128:	2000      	movs	r0, #0
 800312a:	e008      	b.n	800313e <_printf_common+0xb6>
 800312c:	2301      	movs	r3, #1
 800312e:	4652      	mov	r2, sl
 8003130:	4639      	mov	r1, r7
 8003132:	4630      	mov	r0, r6
 8003134:	47c0      	blx	r8
 8003136:	3001      	adds	r0, #1
 8003138:	d103      	bne.n	8003142 <_printf_common+0xba>
 800313a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800313e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003142:	3501      	adds	r5, #1
 8003144:	e7c3      	b.n	80030ce <_printf_common+0x46>
 8003146:	18e1      	adds	r1, r4, r3
 8003148:	1c5a      	adds	r2, r3, #1
 800314a:	2030      	movs	r0, #48	; 0x30
 800314c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003150:	4422      	add	r2, r4
 8003152:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003156:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800315a:	3302      	adds	r3, #2
 800315c:	e7c5      	b.n	80030ea <_printf_common+0x62>
 800315e:	2301      	movs	r3, #1
 8003160:	4622      	mov	r2, r4
 8003162:	4639      	mov	r1, r7
 8003164:	4630      	mov	r0, r6
 8003166:	47c0      	blx	r8
 8003168:	3001      	adds	r0, #1
 800316a:	d0e6      	beq.n	800313a <_printf_common+0xb2>
 800316c:	f109 0901 	add.w	r9, r9, #1
 8003170:	e7d8      	b.n	8003124 <_printf_common+0x9c>
	...

08003174 <_printf_i>:
 8003174:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003178:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800317c:	460c      	mov	r4, r1
 800317e:	7e09      	ldrb	r1, [r1, #24]
 8003180:	b085      	sub	sp, #20
 8003182:	296e      	cmp	r1, #110	; 0x6e
 8003184:	4617      	mov	r7, r2
 8003186:	4606      	mov	r6, r0
 8003188:	4698      	mov	r8, r3
 800318a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800318c:	f000 80b3 	beq.w	80032f6 <_printf_i+0x182>
 8003190:	d822      	bhi.n	80031d8 <_printf_i+0x64>
 8003192:	2963      	cmp	r1, #99	; 0x63
 8003194:	d036      	beq.n	8003204 <_printf_i+0x90>
 8003196:	d80a      	bhi.n	80031ae <_printf_i+0x3a>
 8003198:	2900      	cmp	r1, #0
 800319a:	f000 80b9 	beq.w	8003310 <_printf_i+0x19c>
 800319e:	2958      	cmp	r1, #88	; 0x58
 80031a0:	f000 8083 	beq.w	80032aa <_printf_i+0x136>
 80031a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80031ac:	e032      	b.n	8003214 <_printf_i+0xa0>
 80031ae:	2964      	cmp	r1, #100	; 0x64
 80031b0:	d001      	beq.n	80031b6 <_printf_i+0x42>
 80031b2:	2969      	cmp	r1, #105	; 0x69
 80031b4:	d1f6      	bne.n	80031a4 <_printf_i+0x30>
 80031b6:	6820      	ldr	r0, [r4, #0]
 80031b8:	6813      	ldr	r3, [r2, #0]
 80031ba:	0605      	lsls	r5, r0, #24
 80031bc:	f103 0104 	add.w	r1, r3, #4
 80031c0:	d52a      	bpl.n	8003218 <_printf_i+0xa4>
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6011      	str	r1, [r2, #0]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	da03      	bge.n	80031d2 <_printf_i+0x5e>
 80031ca:	222d      	movs	r2, #45	; 0x2d
 80031cc:	425b      	negs	r3, r3
 80031ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80031d2:	486f      	ldr	r0, [pc, #444]	; (8003390 <_printf_i+0x21c>)
 80031d4:	220a      	movs	r2, #10
 80031d6:	e039      	b.n	800324c <_printf_i+0xd8>
 80031d8:	2973      	cmp	r1, #115	; 0x73
 80031da:	f000 809d 	beq.w	8003318 <_printf_i+0x1a4>
 80031de:	d808      	bhi.n	80031f2 <_printf_i+0x7e>
 80031e0:	296f      	cmp	r1, #111	; 0x6f
 80031e2:	d020      	beq.n	8003226 <_printf_i+0xb2>
 80031e4:	2970      	cmp	r1, #112	; 0x70
 80031e6:	d1dd      	bne.n	80031a4 <_printf_i+0x30>
 80031e8:	6823      	ldr	r3, [r4, #0]
 80031ea:	f043 0320 	orr.w	r3, r3, #32
 80031ee:	6023      	str	r3, [r4, #0]
 80031f0:	e003      	b.n	80031fa <_printf_i+0x86>
 80031f2:	2975      	cmp	r1, #117	; 0x75
 80031f4:	d017      	beq.n	8003226 <_printf_i+0xb2>
 80031f6:	2978      	cmp	r1, #120	; 0x78
 80031f8:	d1d4      	bne.n	80031a4 <_printf_i+0x30>
 80031fa:	2378      	movs	r3, #120	; 0x78
 80031fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003200:	4864      	ldr	r0, [pc, #400]	; (8003394 <_printf_i+0x220>)
 8003202:	e055      	b.n	80032b0 <_printf_i+0x13c>
 8003204:	6813      	ldr	r3, [r2, #0]
 8003206:	1d19      	adds	r1, r3, #4
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6011      	str	r1, [r2, #0]
 800320c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003210:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003214:	2301      	movs	r3, #1
 8003216:	e08c      	b.n	8003332 <_printf_i+0x1be>
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	6011      	str	r1, [r2, #0]
 800321c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003220:	bf18      	it	ne
 8003222:	b21b      	sxthne	r3, r3
 8003224:	e7cf      	b.n	80031c6 <_printf_i+0x52>
 8003226:	6813      	ldr	r3, [r2, #0]
 8003228:	6825      	ldr	r5, [r4, #0]
 800322a:	1d18      	adds	r0, r3, #4
 800322c:	6010      	str	r0, [r2, #0]
 800322e:	0628      	lsls	r0, r5, #24
 8003230:	d501      	bpl.n	8003236 <_printf_i+0xc2>
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	e002      	b.n	800323c <_printf_i+0xc8>
 8003236:	0668      	lsls	r0, r5, #25
 8003238:	d5fb      	bpl.n	8003232 <_printf_i+0xbe>
 800323a:	881b      	ldrh	r3, [r3, #0]
 800323c:	4854      	ldr	r0, [pc, #336]	; (8003390 <_printf_i+0x21c>)
 800323e:	296f      	cmp	r1, #111	; 0x6f
 8003240:	bf14      	ite	ne
 8003242:	220a      	movne	r2, #10
 8003244:	2208      	moveq	r2, #8
 8003246:	2100      	movs	r1, #0
 8003248:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800324c:	6865      	ldr	r5, [r4, #4]
 800324e:	60a5      	str	r5, [r4, #8]
 8003250:	2d00      	cmp	r5, #0
 8003252:	f2c0 8095 	blt.w	8003380 <_printf_i+0x20c>
 8003256:	6821      	ldr	r1, [r4, #0]
 8003258:	f021 0104 	bic.w	r1, r1, #4
 800325c:	6021      	str	r1, [r4, #0]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d13d      	bne.n	80032de <_printf_i+0x16a>
 8003262:	2d00      	cmp	r5, #0
 8003264:	f040 808e 	bne.w	8003384 <_printf_i+0x210>
 8003268:	4665      	mov	r5, ip
 800326a:	2a08      	cmp	r2, #8
 800326c:	d10b      	bne.n	8003286 <_printf_i+0x112>
 800326e:	6823      	ldr	r3, [r4, #0]
 8003270:	07db      	lsls	r3, r3, #31
 8003272:	d508      	bpl.n	8003286 <_printf_i+0x112>
 8003274:	6923      	ldr	r3, [r4, #16]
 8003276:	6862      	ldr	r2, [r4, #4]
 8003278:	429a      	cmp	r2, r3
 800327a:	bfde      	ittt	le
 800327c:	2330      	movle	r3, #48	; 0x30
 800327e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003282:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003286:	ebac 0305 	sub.w	r3, ip, r5
 800328a:	6123      	str	r3, [r4, #16]
 800328c:	f8cd 8000 	str.w	r8, [sp]
 8003290:	463b      	mov	r3, r7
 8003292:	aa03      	add	r2, sp, #12
 8003294:	4621      	mov	r1, r4
 8003296:	4630      	mov	r0, r6
 8003298:	f7ff fef6 	bl	8003088 <_printf_common>
 800329c:	3001      	adds	r0, #1
 800329e:	d14d      	bne.n	800333c <_printf_i+0x1c8>
 80032a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032a4:	b005      	add	sp, #20
 80032a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80032aa:	4839      	ldr	r0, [pc, #228]	; (8003390 <_printf_i+0x21c>)
 80032ac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80032b0:	6813      	ldr	r3, [r2, #0]
 80032b2:	6821      	ldr	r1, [r4, #0]
 80032b4:	1d1d      	adds	r5, r3, #4
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6015      	str	r5, [r2, #0]
 80032ba:	060a      	lsls	r2, r1, #24
 80032bc:	d50b      	bpl.n	80032d6 <_printf_i+0x162>
 80032be:	07ca      	lsls	r2, r1, #31
 80032c0:	bf44      	itt	mi
 80032c2:	f041 0120 	orrmi.w	r1, r1, #32
 80032c6:	6021      	strmi	r1, [r4, #0]
 80032c8:	b91b      	cbnz	r3, 80032d2 <_printf_i+0x15e>
 80032ca:	6822      	ldr	r2, [r4, #0]
 80032cc:	f022 0220 	bic.w	r2, r2, #32
 80032d0:	6022      	str	r2, [r4, #0]
 80032d2:	2210      	movs	r2, #16
 80032d4:	e7b7      	b.n	8003246 <_printf_i+0xd2>
 80032d6:	064d      	lsls	r5, r1, #25
 80032d8:	bf48      	it	mi
 80032da:	b29b      	uxthmi	r3, r3
 80032dc:	e7ef      	b.n	80032be <_printf_i+0x14a>
 80032de:	4665      	mov	r5, ip
 80032e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80032e4:	fb02 3311 	mls	r3, r2, r1, r3
 80032e8:	5cc3      	ldrb	r3, [r0, r3]
 80032ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80032ee:	460b      	mov	r3, r1
 80032f0:	2900      	cmp	r1, #0
 80032f2:	d1f5      	bne.n	80032e0 <_printf_i+0x16c>
 80032f4:	e7b9      	b.n	800326a <_printf_i+0xf6>
 80032f6:	6813      	ldr	r3, [r2, #0]
 80032f8:	6825      	ldr	r5, [r4, #0]
 80032fa:	6961      	ldr	r1, [r4, #20]
 80032fc:	1d18      	adds	r0, r3, #4
 80032fe:	6010      	str	r0, [r2, #0]
 8003300:	0628      	lsls	r0, r5, #24
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	d501      	bpl.n	800330a <_printf_i+0x196>
 8003306:	6019      	str	r1, [r3, #0]
 8003308:	e002      	b.n	8003310 <_printf_i+0x19c>
 800330a:	066a      	lsls	r2, r5, #25
 800330c:	d5fb      	bpl.n	8003306 <_printf_i+0x192>
 800330e:	8019      	strh	r1, [r3, #0]
 8003310:	2300      	movs	r3, #0
 8003312:	6123      	str	r3, [r4, #16]
 8003314:	4665      	mov	r5, ip
 8003316:	e7b9      	b.n	800328c <_printf_i+0x118>
 8003318:	6813      	ldr	r3, [r2, #0]
 800331a:	1d19      	adds	r1, r3, #4
 800331c:	6011      	str	r1, [r2, #0]
 800331e:	681d      	ldr	r5, [r3, #0]
 8003320:	6862      	ldr	r2, [r4, #4]
 8003322:	2100      	movs	r1, #0
 8003324:	4628      	mov	r0, r5
 8003326:	f7fc ff93 	bl	8000250 <memchr>
 800332a:	b108      	cbz	r0, 8003330 <_printf_i+0x1bc>
 800332c:	1b40      	subs	r0, r0, r5
 800332e:	6060      	str	r0, [r4, #4]
 8003330:	6863      	ldr	r3, [r4, #4]
 8003332:	6123      	str	r3, [r4, #16]
 8003334:	2300      	movs	r3, #0
 8003336:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800333a:	e7a7      	b.n	800328c <_printf_i+0x118>
 800333c:	6923      	ldr	r3, [r4, #16]
 800333e:	462a      	mov	r2, r5
 8003340:	4639      	mov	r1, r7
 8003342:	4630      	mov	r0, r6
 8003344:	47c0      	blx	r8
 8003346:	3001      	adds	r0, #1
 8003348:	d0aa      	beq.n	80032a0 <_printf_i+0x12c>
 800334a:	6823      	ldr	r3, [r4, #0]
 800334c:	079b      	lsls	r3, r3, #30
 800334e:	d413      	bmi.n	8003378 <_printf_i+0x204>
 8003350:	68e0      	ldr	r0, [r4, #12]
 8003352:	9b03      	ldr	r3, [sp, #12]
 8003354:	4298      	cmp	r0, r3
 8003356:	bfb8      	it	lt
 8003358:	4618      	movlt	r0, r3
 800335a:	e7a3      	b.n	80032a4 <_printf_i+0x130>
 800335c:	2301      	movs	r3, #1
 800335e:	464a      	mov	r2, r9
 8003360:	4639      	mov	r1, r7
 8003362:	4630      	mov	r0, r6
 8003364:	47c0      	blx	r8
 8003366:	3001      	adds	r0, #1
 8003368:	d09a      	beq.n	80032a0 <_printf_i+0x12c>
 800336a:	3501      	adds	r5, #1
 800336c:	68e3      	ldr	r3, [r4, #12]
 800336e:	9a03      	ldr	r2, [sp, #12]
 8003370:	1a9b      	subs	r3, r3, r2
 8003372:	42ab      	cmp	r3, r5
 8003374:	dcf2      	bgt.n	800335c <_printf_i+0x1e8>
 8003376:	e7eb      	b.n	8003350 <_printf_i+0x1dc>
 8003378:	2500      	movs	r5, #0
 800337a:	f104 0919 	add.w	r9, r4, #25
 800337e:	e7f5      	b.n	800336c <_printf_i+0x1f8>
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1ac      	bne.n	80032de <_printf_i+0x16a>
 8003384:	7803      	ldrb	r3, [r0, #0]
 8003386:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800338a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800338e:	e76c      	b.n	800326a <_printf_i+0xf6>
 8003390:	0800361d 	.word	0x0800361d
 8003394:	0800362e 	.word	0x0800362e

08003398 <memcpy>:
 8003398:	b510      	push	{r4, lr}
 800339a:	1e43      	subs	r3, r0, #1
 800339c:	440a      	add	r2, r1
 800339e:	4291      	cmp	r1, r2
 80033a0:	d100      	bne.n	80033a4 <memcpy+0xc>
 80033a2:	bd10      	pop	{r4, pc}
 80033a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80033ac:	e7f7      	b.n	800339e <memcpy+0x6>

080033ae <memmove>:
 80033ae:	4288      	cmp	r0, r1
 80033b0:	b510      	push	{r4, lr}
 80033b2:	eb01 0302 	add.w	r3, r1, r2
 80033b6:	d807      	bhi.n	80033c8 <memmove+0x1a>
 80033b8:	1e42      	subs	r2, r0, #1
 80033ba:	4299      	cmp	r1, r3
 80033bc:	d00a      	beq.n	80033d4 <memmove+0x26>
 80033be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033c2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80033c6:	e7f8      	b.n	80033ba <memmove+0xc>
 80033c8:	4283      	cmp	r3, r0
 80033ca:	d9f5      	bls.n	80033b8 <memmove+0xa>
 80033cc:	1881      	adds	r1, r0, r2
 80033ce:	1ad2      	subs	r2, r2, r3
 80033d0:	42d3      	cmn	r3, r2
 80033d2:	d100      	bne.n	80033d6 <memmove+0x28>
 80033d4:	bd10      	pop	{r4, pc}
 80033d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80033da:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80033de:	e7f7      	b.n	80033d0 <memmove+0x22>

080033e0 <_free_r>:
 80033e0:	b538      	push	{r3, r4, r5, lr}
 80033e2:	4605      	mov	r5, r0
 80033e4:	2900      	cmp	r1, #0
 80033e6:	d045      	beq.n	8003474 <_free_r+0x94>
 80033e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033ec:	1f0c      	subs	r4, r1, #4
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	bfb8      	it	lt
 80033f2:	18e4      	addlt	r4, r4, r3
 80033f4:	f000 f8d2 	bl	800359c <__malloc_lock>
 80033f8:	4a1f      	ldr	r2, [pc, #124]	; (8003478 <_free_r+0x98>)
 80033fa:	6813      	ldr	r3, [r2, #0]
 80033fc:	4610      	mov	r0, r2
 80033fe:	b933      	cbnz	r3, 800340e <_free_r+0x2e>
 8003400:	6063      	str	r3, [r4, #4]
 8003402:	6014      	str	r4, [r2, #0]
 8003404:	4628      	mov	r0, r5
 8003406:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800340a:	f000 b8c8 	b.w	800359e <__malloc_unlock>
 800340e:	42a3      	cmp	r3, r4
 8003410:	d90c      	bls.n	800342c <_free_r+0x4c>
 8003412:	6821      	ldr	r1, [r4, #0]
 8003414:	1862      	adds	r2, r4, r1
 8003416:	4293      	cmp	r3, r2
 8003418:	bf04      	itt	eq
 800341a:	681a      	ldreq	r2, [r3, #0]
 800341c:	685b      	ldreq	r3, [r3, #4]
 800341e:	6063      	str	r3, [r4, #4]
 8003420:	bf04      	itt	eq
 8003422:	1852      	addeq	r2, r2, r1
 8003424:	6022      	streq	r2, [r4, #0]
 8003426:	6004      	str	r4, [r0, #0]
 8003428:	e7ec      	b.n	8003404 <_free_r+0x24>
 800342a:	4613      	mov	r3, r2
 800342c:	685a      	ldr	r2, [r3, #4]
 800342e:	b10a      	cbz	r2, 8003434 <_free_r+0x54>
 8003430:	42a2      	cmp	r2, r4
 8003432:	d9fa      	bls.n	800342a <_free_r+0x4a>
 8003434:	6819      	ldr	r1, [r3, #0]
 8003436:	1858      	adds	r0, r3, r1
 8003438:	42a0      	cmp	r0, r4
 800343a:	d10b      	bne.n	8003454 <_free_r+0x74>
 800343c:	6820      	ldr	r0, [r4, #0]
 800343e:	4401      	add	r1, r0
 8003440:	1858      	adds	r0, r3, r1
 8003442:	4282      	cmp	r2, r0
 8003444:	6019      	str	r1, [r3, #0]
 8003446:	d1dd      	bne.n	8003404 <_free_r+0x24>
 8003448:	6810      	ldr	r0, [r2, #0]
 800344a:	6852      	ldr	r2, [r2, #4]
 800344c:	605a      	str	r2, [r3, #4]
 800344e:	4401      	add	r1, r0
 8003450:	6019      	str	r1, [r3, #0]
 8003452:	e7d7      	b.n	8003404 <_free_r+0x24>
 8003454:	d902      	bls.n	800345c <_free_r+0x7c>
 8003456:	230c      	movs	r3, #12
 8003458:	602b      	str	r3, [r5, #0]
 800345a:	e7d3      	b.n	8003404 <_free_r+0x24>
 800345c:	6820      	ldr	r0, [r4, #0]
 800345e:	1821      	adds	r1, r4, r0
 8003460:	428a      	cmp	r2, r1
 8003462:	bf04      	itt	eq
 8003464:	6811      	ldreq	r1, [r2, #0]
 8003466:	6852      	ldreq	r2, [r2, #4]
 8003468:	6062      	str	r2, [r4, #4]
 800346a:	bf04      	itt	eq
 800346c:	1809      	addeq	r1, r1, r0
 800346e:	6021      	streq	r1, [r4, #0]
 8003470:	605c      	str	r4, [r3, #4]
 8003472:	e7c7      	b.n	8003404 <_free_r+0x24>
 8003474:	bd38      	pop	{r3, r4, r5, pc}
 8003476:	bf00      	nop
 8003478:	20000094 	.word	0x20000094

0800347c <_malloc_r>:
 800347c:	b570      	push	{r4, r5, r6, lr}
 800347e:	1ccd      	adds	r5, r1, #3
 8003480:	f025 0503 	bic.w	r5, r5, #3
 8003484:	3508      	adds	r5, #8
 8003486:	2d0c      	cmp	r5, #12
 8003488:	bf38      	it	cc
 800348a:	250c      	movcc	r5, #12
 800348c:	2d00      	cmp	r5, #0
 800348e:	4606      	mov	r6, r0
 8003490:	db01      	blt.n	8003496 <_malloc_r+0x1a>
 8003492:	42a9      	cmp	r1, r5
 8003494:	d903      	bls.n	800349e <_malloc_r+0x22>
 8003496:	230c      	movs	r3, #12
 8003498:	6033      	str	r3, [r6, #0]
 800349a:	2000      	movs	r0, #0
 800349c:	bd70      	pop	{r4, r5, r6, pc}
 800349e:	f000 f87d 	bl	800359c <__malloc_lock>
 80034a2:	4a21      	ldr	r2, [pc, #132]	; (8003528 <_malloc_r+0xac>)
 80034a4:	6814      	ldr	r4, [r2, #0]
 80034a6:	4621      	mov	r1, r4
 80034a8:	b991      	cbnz	r1, 80034d0 <_malloc_r+0x54>
 80034aa:	4c20      	ldr	r4, [pc, #128]	; (800352c <_malloc_r+0xb0>)
 80034ac:	6823      	ldr	r3, [r4, #0]
 80034ae:	b91b      	cbnz	r3, 80034b8 <_malloc_r+0x3c>
 80034b0:	4630      	mov	r0, r6
 80034b2:	f000 f863 	bl	800357c <_sbrk_r>
 80034b6:	6020      	str	r0, [r4, #0]
 80034b8:	4629      	mov	r1, r5
 80034ba:	4630      	mov	r0, r6
 80034bc:	f000 f85e 	bl	800357c <_sbrk_r>
 80034c0:	1c43      	adds	r3, r0, #1
 80034c2:	d124      	bne.n	800350e <_malloc_r+0x92>
 80034c4:	230c      	movs	r3, #12
 80034c6:	6033      	str	r3, [r6, #0]
 80034c8:	4630      	mov	r0, r6
 80034ca:	f000 f868 	bl	800359e <__malloc_unlock>
 80034ce:	e7e4      	b.n	800349a <_malloc_r+0x1e>
 80034d0:	680b      	ldr	r3, [r1, #0]
 80034d2:	1b5b      	subs	r3, r3, r5
 80034d4:	d418      	bmi.n	8003508 <_malloc_r+0x8c>
 80034d6:	2b0b      	cmp	r3, #11
 80034d8:	d90f      	bls.n	80034fa <_malloc_r+0x7e>
 80034da:	600b      	str	r3, [r1, #0]
 80034dc:	50cd      	str	r5, [r1, r3]
 80034de:	18cc      	adds	r4, r1, r3
 80034e0:	4630      	mov	r0, r6
 80034e2:	f000 f85c 	bl	800359e <__malloc_unlock>
 80034e6:	f104 000b 	add.w	r0, r4, #11
 80034ea:	1d23      	adds	r3, r4, #4
 80034ec:	f020 0007 	bic.w	r0, r0, #7
 80034f0:	1ac3      	subs	r3, r0, r3
 80034f2:	d0d3      	beq.n	800349c <_malloc_r+0x20>
 80034f4:	425a      	negs	r2, r3
 80034f6:	50e2      	str	r2, [r4, r3]
 80034f8:	e7d0      	b.n	800349c <_malloc_r+0x20>
 80034fa:	428c      	cmp	r4, r1
 80034fc:	684b      	ldr	r3, [r1, #4]
 80034fe:	bf16      	itet	ne
 8003500:	6063      	strne	r3, [r4, #4]
 8003502:	6013      	streq	r3, [r2, #0]
 8003504:	460c      	movne	r4, r1
 8003506:	e7eb      	b.n	80034e0 <_malloc_r+0x64>
 8003508:	460c      	mov	r4, r1
 800350a:	6849      	ldr	r1, [r1, #4]
 800350c:	e7cc      	b.n	80034a8 <_malloc_r+0x2c>
 800350e:	1cc4      	adds	r4, r0, #3
 8003510:	f024 0403 	bic.w	r4, r4, #3
 8003514:	42a0      	cmp	r0, r4
 8003516:	d005      	beq.n	8003524 <_malloc_r+0xa8>
 8003518:	1a21      	subs	r1, r4, r0
 800351a:	4630      	mov	r0, r6
 800351c:	f000 f82e 	bl	800357c <_sbrk_r>
 8003520:	3001      	adds	r0, #1
 8003522:	d0cf      	beq.n	80034c4 <_malloc_r+0x48>
 8003524:	6025      	str	r5, [r4, #0]
 8003526:	e7db      	b.n	80034e0 <_malloc_r+0x64>
 8003528:	20000094 	.word	0x20000094
 800352c:	20000098 	.word	0x20000098

08003530 <_realloc_r>:
 8003530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003532:	4607      	mov	r7, r0
 8003534:	4614      	mov	r4, r2
 8003536:	460e      	mov	r6, r1
 8003538:	b921      	cbnz	r1, 8003544 <_realloc_r+0x14>
 800353a:	4611      	mov	r1, r2
 800353c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003540:	f7ff bf9c 	b.w	800347c <_malloc_r>
 8003544:	b922      	cbnz	r2, 8003550 <_realloc_r+0x20>
 8003546:	f7ff ff4b 	bl	80033e0 <_free_r>
 800354a:	4625      	mov	r5, r4
 800354c:	4628      	mov	r0, r5
 800354e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003550:	f000 f826 	bl	80035a0 <_malloc_usable_size_r>
 8003554:	42a0      	cmp	r0, r4
 8003556:	d20f      	bcs.n	8003578 <_realloc_r+0x48>
 8003558:	4621      	mov	r1, r4
 800355a:	4638      	mov	r0, r7
 800355c:	f7ff ff8e 	bl	800347c <_malloc_r>
 8003560:	4605      	mov	r5, r0
 8003562:	2800      	cmp	r0, #0
 8003564:	d0f2      	beq.n	800354c <_realloc_r+0x1c>
 8003566:	4631      	mov	r1, r6
 8003568:	4622      	mov	r2, r4
 800356a:	f7ff ff15 	bl	8003398 <memcpy>
 800356e:	4631      	mov	r1, r6
 8003570:	4638      	mov	r0, r7
 8003572:	f7ff ff35 	bl	80033e0 <_free_r>
 8003576:	e7e9      	b.n	800354c <_realloc_r+0x1c>
 8003578:	4635      	mov	r5, r6
 800357a:	e7e7      	b.n	800354c <_realloc_r+0x1c>

0800357c <_sbrk_r>:
 800357c:	b538      	push	{r3, r4, r5, lr}
 800357e:	4c06      	ldr	r4, [pc, #24]	; (8003598 <_sbrk_r+0x1c>)
 8003580:	2300      	movs	r3, #0
 8003582:	4605      	mov	r5, r0
 8003584:	4608      	mov	r0, r1
 8003586:	6023      	str	r3, [r4, #0]
 8003588:	f7fd fa02 	bl	8000990 <_sbrk>
 800358c:	1c43      	adds	r3, r0, #1
 800358e:	d102      	bne.n	8003596 <_sbrk_r+0x1a>
 8003590:	6823      	ldr	r3, [r4, #0]
 8003592:	b103      	cbz	r3, 8003596 <_sbrk_r+0x1a>
 8003594:	602b      	str	r3, [r5, #0]
 8003596:	bd38      	pop	{r3, r4, r5, pc}
 8003598:	20000124 	.word	0x20000124

0800359c <__malloc_lock>:
 800359c:	4770      	bx	lr

0800359e <__malloc_unlock>:
 800359e:	4770      	bx	lr

080035a0 <_malloc_usable_size_r>:
 80035a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035a4:	1f18      	subs	r0, r3, #4
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	bfbc      	itt	lt
 80035aa:	580b      	ldrlt	r3, [r1, r0]
 80035ac:	18c0      	addlt	r0, r0, r3
 80035ae:	4770      	bx	lr

080035b0 <_init>:
 80035b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035b2:	bf00      	nop
 80035b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035b6:	bc08      	pop	{r3}
 80035b8:	469e      	mov	lr, r3
 80035ba:	4770      	bx	lr

080035bc <_fini>:
 80035bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035be:	bf00      	nop
 80035c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035c2:	bc08      	pop	{r3}
 80035c4:	469e      	mov	lr, r3
 80035c6:	4770      	bx	lr
