

================================================================
== Vivado HLS Report for 'deta_LUT'
================================================================
* Date:           Mon Aug 20 16:37:53 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_deta_LUT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.37|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: data_V_read (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %data_V_read = call i11 @_ssdm_op_Read.ap_auto.i11P(i11* %data_V)

ST_1: sext_cast (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %sext_cast = sext i11 %data_V_read to i24

ST_1: mul (10)  [3/3] 2.94ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %mul = mul i24 2185, %sext_cast

ST_1: tmp_6 (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %data_V_read, i32 10)


 <State 2>: 2.94ns
ST_2: mul (10)  [2/3] 2.94ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %mul = mul i24 2185, %sext_cast


 <State 3>: 0.00ns
ST_3: mul (10)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %mul = mul i24 2185, %sext_cast

ST_3: tmp_1 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %tmp_1 = trunc i24 %mul to i23

ST_3: tmp_8 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %tmp_8 = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %mul, i32 15, i32 23)


 <State 4>: 1.51ns
ST_4: neg_mul (12)  [1/1] 1.51ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %neg_mul = sub i23 0, %tmp_1

ST_4: tmp_7 (14)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %neg_mul, i32 15, i32 22)


 <State 5>: 3.37ns
ST_5: tmp (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %tmp = sext i8 %tmp_7 to i12

ST_5: tmp_5 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %tmp_5 = sext i9 %tmp_8 to i12

ST_5: p_v (18)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %p_v = select i1 %tmp_6, i12 %tmp, i12 %tmp_5

ST_5: tmp_10 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %tmp_10 = trunc i12 %p_v to i9

ST_5: neg_ti (20)  [1/1] 1.33ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  %neg_ti = sub i9 0, %tmp_10

ST_5: tmp_11 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:17  %tmp_11 = trunc i12 %p_v to i9

ST_5: tmp_9 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:18  %tmp_9 = select i1 %tmp_6, i9 %neg_ti, i9 %tmp_11

ST_5: r_V (23)  [1/1] 1.33ns  loc: src/tk-mu_simple.h:88 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:19  %r_V = sub i9 64, %tmp_9

ST_5: tmp_12 (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:90
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:22  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)

ST_5: tmp_13 (27)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:91
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:23  %tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %r_V, i32 6, i32 8)


 <State 6>: 2.39ns
ST_6: tmp_2 (24)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:20  %tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %r_V, i4 0)

ST_6: index (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:88
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:21  %index = sext i13 %tmp_2 to i32

ST_6: icmp (28)  [1/1] 0.94ns  loc: src/tk-mu_simple.h:91
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %icmp = icmp sgt i3 %tmp_13, 0

ST_6: tmp_3 (29)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:92
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:25  %tmp_3 = zext i32 %index to i64

ST_6: deta_table1_addr (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:92
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:26  %deta_table1_addr = getelementptr [1024 x i5]* @deta_table1, i64 0, i64 %tmp_3

ST_6: deta_table1_load (31)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:92
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %deta_table1_load = load i5* %deta_table1_addr, align 1


 <State 7>: 3.10ns
ST_7: StgValue_34 (4)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i11* %data_V), !map !388

ST_7: StgValue_35 (5)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i14* %res_V), !map !392

ST_7: StgValue_36 (6)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @deta_LUT_str) nounwind

ST_7: StgValue_37 (7)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:85
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str59) nounwind

ST_7: deta_table1_load (31)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:92
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %deta_table1_load = load i5* %deta_table1_addr, align 1

ST_7: sel_tmp1 (32)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:90 (grouped into LUT with out node sel_tmp2)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:28  %sel_tmp1 = xor i1 %tmp_12, true

ST_7: sel_tmp2 (33)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:91 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:29  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_7: sel_tmp_cast (34)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:91 (grouped into LUT with out node storemerge1)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:30  %sel_tmp_cast = select i1 %sel_tmp2, i5 0, i5 -5

ST_7: tmp_4 (35)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:91 (grouped into LUT with out node storemerge1)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:31  %tmp_4 = or i1 %sel_tmp2, %tmp_12

ST_7: storemerge1 (36)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:91 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:32  %storemerge1 = select i1 %tmp_4, i5 %sel_tmp_cast, i5 %deta_table1_load

ST_7: storemerge1_cast (37)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:91
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:33  %storemerge1_cast = zext i5 %storemerge1 to i14

ST_7: StgValue_45 (38)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:90
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:34  call void @_ssdm_op_Write.ap_auto.i14P(i14* %res_V, i14 %storemerge1_cast)

ST_7: StgValue_46 (39)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:94
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:35  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.11ns, clock uncertainty: 0.514ns.

 <State 1>: 2.94ns
The critical path consists of the following:
	wire read on port 'data_V' (src/tk-mu_simple.h:88) [8]  (0 ns)
	'mul' operation ('mul', src/tk-mu_simple.h:88) [10]  (2.94 ns)

 <State 2>: 2.94ns
The critical path consists of the following:
	'mul' operation ('mul', src/tk-mu_simple.h:88) [10]  (2.94 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.51ns
The critical path consists of the following:
	'sub' operation ('neg_mul', src/tk-mu_simple.h:88) [12]  (1.51 ns)

 <State 5>: 3.37ns
The critical path consists of the following:
	'select' operation ('p_v', src/tk-mu_simple.h:88) [18]  (0.71 ns)
	'sub' operation ('neg_ti', src/tk-mu_simple.h:88) [20]  (1.33 ns)
	'select' operation ('tmp_9', src/tk-mu_simple.h:88) [22]  (0 ns)
	'sub' operation ('r_V', src/tk-mu_simple.h:88) [23]  (1.33 ns)

 <State 6>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('deta_table1_addr', src/tk-mu_simple.h:92) [30]  (0 ns)
	'load' operation ('deta_table1_load', src/tk-mu_simple.h:92) on array 'deta_table1' [31]  (2.39 ns)

 <State 7>: 3.1ns
The critical path consists of the following:
	'load' operation ('deta_table1_load', src/tk-mu_simple.h:92) on array 'deta_table1' [31]  (2.39 ns)
	'select' operation ('storemerge1', src/tk-mu_simple.h:91) [36]  (0.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
