
LVI_Gimbal2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ace4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d0  0800ae88  0800ae88  0001ae88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b658  0800b658  000221e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b658  0800b658  0001b658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b660  0800b660  000221e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b660  0800b660  0001b660  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b664  0800b664  0001b664  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000021e8  20000000  0800b668  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042cc  200021e8  0800d850  000221e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200064b4  0800d850  000264b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000221e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025fc6  00000000  00000000  00022218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046a9  00000000  00000000  000481de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00016c0f  00000000  00000000  0004c887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e88  00000000  00000000  00063498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002ab0  00000000  00000000  00064320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b0a2  00000000  00000000  00066dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021478  00000000  00000000  00081e72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009e9f7  00000000  00000000  000a32ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00141ce1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004a4c  00000000  00000000  00141d34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200021e8 	.word	0x200021e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ae6c 	.word	0x0800ae6c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200021ec 	.word	0x200021ec
 80001dc:	0800ae6c 	.word	0x0800ae6c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <as5048a_read>:
uint8_t calcEvenParity(uint16_t value) {
	uint8_t cnt = 0;

	for (uint8_t i = 0; i < 16; i++) {
		if (value & 0x1) {
			cnt++;
 8000f50:	f001 0301 	and.w	r3, r1, #1
	uint16_t cmd = CMD_READ | reg;
 8000f54:	f441 4280 	orr.w	r2, r1, #16384	; 0x4000
uint16_t as5048a_read(uint16_t ss, uint16_t reg) {
 8000f58:	b530      	push	{r4, r5, lr}
 8000f5a:	4604      	mov	r4, r0
		if (value & 0x1) {
 8000f5c:	0788      	lsls	r0, r1, #30
			cnt++;
 8000f5e:	bf48      	it	mi
 8000f60:	3301      	addmi	r3, #1
		if (value & 0x1) {
 8000f62:	0751      	lsls	r1, r2, #29
			cnt++;
 8000f64:	bf44      	itt	mi
 8000f66:	3301      	addmi	r3, #1
 8000f68:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f6a:	0715      	lsls	r5, r2, #28
			cnt++;
 8000f6c:	bf44      	itt	mi
 8000f6e:	3301      	addmi	r3, #1
 8000f70:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f72:	06d0      	lsls	r0, r2, #27
			cnt++;
 8000f74:	bf44      	itt	mi
 8000f76:	3301      	addmi	r3, #1
 8000f78:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f7a:	0691      	lsls	r1, r2, #26
			cnt++;
 8000f7c:	bf44      	itt	mi
 8000f7e:	3301      	addmi	r3, #1
 8000f80:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f82:	0655      	lsls	r5, r2, #25
			cnt++;
 8000f84:	bf44      	itt	mi
 8000f86:	3301      	addmi	r3, #1
 8000f88:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f8a:	0610      	lsls	r0, r2, #24
			cnt++;
 8000f8c:	bf44      	itt	mi
 8000f8e:	3301      	addmi	r3, #1
 8000f90:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f92:	05d1      	lsls	r1, r2, #23
			cnt++;
 8000f94:	bf44      	itt	mi
 8000f96:	3301      	addmi	r3, #1
 8000f98:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000f9a:	0595      	lsls	r5, r2, #22
			cnt++;
 8000f9c:	bf44      	itt	mi
 8000f9e:	3301      	addmi	r3, #1
 8000fa0:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fa2:	0550      	lsls	r0, r2, #21
			cnt++;
 8000fa4:	bf44      	itt	mi
 8000fa6:	3301      	addmi	r3, #1
 8000fa8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000faa:	0511      	lsls	r1, r2, #20
			cnt++;
 8000fac:	bf44      	itt	mi
 8000fae:	3301      	addmi	r3, #1
 8000fb0:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fb2:	04d5      	lsls	r5, r2, #19
			cnt++;
 8000fb4:	bf44      	itt	mi
 8000fb6:	3301      	addmi	r3, #1
 8000fb8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fba:	0490      	lsls	r0, r2, #18
			cnt++;
 8000fbc:	bf44      	itt	mi
 8000fbe:	3301      	addmi	r3, #1
 8000fc0:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fc2:	0451      	lsls	r1, r2, #17
			cnt++;
 8000fc4:	bf44      	itt	mi
 8000fc6:	3301      	addmi	r3, #1
 8000fc8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fca:	0bd1      	lsrs	r1, r2, #15
			cnt++;
 8000fcc:	bf1c      	itt	ne
 8000fce:	3301      	addne	r3, #1
 8000fd0:	b2db      	uxtbne	r3, r3
	cmd |= ((uint16_t) calcEvenParity(cmd) << 15);
 8000fd2:	f003 0301 	and.w	r3, r3, #1
uint16_t as5048a_read(uint16_t ss, uint16_t reg) {
 8000fd6:	b083      	sub	sp, #12
	cmd |= ((uint16_t) calcEvenParity(cmd) << 15);
 8000fd8:	ea42 33c3 	orr.w	r3, r2, r3, lsl #15
	data[0] = (cmd >> 8) & 0xFF;
 8000fdc:	ba5b      	rev16	r3, r3
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_RESET);
 8000fde:	481d      	ldr	r0, [pc, #116]	; (8001054 <as5048a_read+0x104>)
	data[0] = (cmd >> 8) & 0xFF;
 8000fe0:	f8ad 3004 	strh.w	r3, [sp, #4]
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_RESET);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	4621      	mov	r1, r4
 8000fe8:	f003 fba6 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 2, 0xFFFF);
 8000fec:	481a      	ldr	r0, [pc, #104]	; (8001058 <as5048a_read+0x108>)
 8000fee:	a901      	add	r1, sp, #4
 8000ff0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ff4:	2202      	movs	r2, #2
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 8000ff6:	4605      	mov	r5, r0
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 2, 0xFFFF);
 8000ff8:	f003 ff3c 	bl	8004e74 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 8000ffc:	4628      	mov	r0, r5
 8000ffe:	f004 faef 	bl	80055e0 <HAL_SPI_GetState>
 8001002:	2801      	cmp	r0, #1
 8001004:	d1fa      	bne.n	8000ffc <as5048a_read+0xac>
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_SET);
 8001006:	4602      	mov	r2, r0
 8001008:	4621      	mov	r1, r4
 800100a:	4812      	ldr	r0, [pc, #72]	; (8001054 <as5048a_read+0x104>)
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 800100c:	4d12      	ldr	r5, [pc, #72]	; (8001058 <as5048a_read+0x108>)
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_SET);
 800100e:	f003 fb93 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_RESET);
 8001012:	4810      	ldr	r0, [pc, #64]	; (8001054 <as5048a_read+0x104>)
 8001014:	2200      	movs	r2, #0
 8001016:	4621      	mov	r1, r4
 8001018:	f003 fb8e 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 2, 0xFFFF);
 800101c:	a901      	add	r1, sp, #4
 800101e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001022:	2202      	movs	r2, #2
 8001024:	4628      	mov	r0, r5
 8001026:	f004 f9cf 	bl	80053c8 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 800102a:	4628      	mov	r0, r5
 800102c:	f004 fad8 	bl	80055e0 <HAL_SPI_GetState>
 8001030:	2801      	cmp	r0, #1
 8001032:	d1fa      	bne.n	800102a <as5048a_read+0xda>
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_SET);
 8001034:	4602      	mov	r2, r0
 8001036:	4621      	mov	r1, r4
 8001038:	4806      	ldr	r0, [pc, #24]	; (8001054 <as5048a_read+0x104>)
 800103a:	f003 fb7d 	bl	8004738 <HAL_GPIO_WritePin>
	return (((data[0] & 0xFF) << 8) | (data[1] & 0xFF)) & ~0xC000; //wat
 800103e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001042:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8001046:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
}
 800104a:	f3c0 000d 	ubfx	r0, r0, #0, #14
 800104e:	b003      	add	sp, #12
 8001050:	bd30      	pop	{r4, r5, pc}
 8001052:	bf00      	nop
 8001054:	40020400 	.word	0x40020400
 8001058:	200063bc 	.word	0x200063bc
 800105c:	00000000 	.word	0x00000000

08001060 <as5048a_init>:
void as5048a_init(MotorDriver *driver) {
 8001060:	b538      	push	{r3, r4, r5, lr}
 8001062:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(PINBUS_ENC, driver->PIN_ENC, GPIO_PIN_SET);
 8001064:	2201      	movs	r2, #1
 8001066:	8801      	ldrh	r1, [r0, #0]
 8001068:	482b      	ldr	r0, [pc, #172]	; (8001118 <as5048a_init+0xb8>)
 800106a:	f003 fb65 	bl	8004738 <HAL_GPIO_WritePin>
	return as5048a_read(ss, REG_ANGLE);
 800106e:	8820      	ldrh	r0, [r4, #0]
 8001070:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8001074:	f7ff ff6c 	bl	8000f50 <as5048a_read>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 8001078:	ee07 0a90 	vmov	s15, r0
 800107c:	ed9f 6a27 	vldr	s12, [pc, #156]	; 800111c <as5048a_init+0xbc>
	angle += _PI;
 8001080:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001120 <as5048a_init+0xc0>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 8001084:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001088:	eddf 7a26 	vldr	s15, [pc, #152]	; 8001124 <as5048a_init+0xc4>
 800108c:	eee7 7a06 	vfma.f32	s15, s14, s12
/** @brief Get angle from encoder on selected motor.
 *
 */
void as5048a_getAngle(MotorDriver *driver) {
	float angle = as5048a_readToAngle(as5048a_getRawRotation(driver->PIN_ENC)); //- driver->zero_pos_map;
	driver->angle = lpf_exec(&driver->LPF_angle_measure, as5048a_normalize(angle));
 8001090:	f504 75b2 	add.w	r5, r4, #356	; 0x164
	angle += _PI;
 8001094:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
	angle = fmod(angle, _2PI);
 8001098:	eee7 6a87 	vfma.f32	s13, s15, s14
 800109c:	ee16 0a90 	vmov	r0, s13
 80010a0:	f7ff fa5a 	bl	8000558 <__aeabi_f2d>
 80010a4:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8001110 <as5048a_init+0xb0>
 80010a8:	ec41 0b10 	vmov	d0, r0, r1
 80010ac:	f008 f870 	bl	8009190 <fmod>
 80010b0:	ec51 0b10 	vmov	r0, r1, d0
 80010b4:	f7ff fd80 	bl	8000bb8 <__aeabi_d2f>
 80010b8:	ee07 0a90 	vmov	s15, r0
	if (angle < 0) {
 80010bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		angle += _2PI;
 80010c4:	bf48      	it	mi
 80010c6:	ed9f 7a18 	vldrmi	s14, [pc, #96]	; 8001128 <as5048a_init+0xc8>
	angle -= _PI;
 80010ca:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8001120 <as5048a_init+0xc0>
		angle += _2PI;
 80010ce:	bf48      	it	mi
 80010d0:	ee77 7a87 	vaddmi.f32	s15, s15, s14
	driver->angle = lpf_exec(&driver->LPF_angle_measure, as5048a_normalize(angle));
 80010d4:	4628      	mov	r0, r5
 80010d6:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80010da:	f001 fa91 	bl	8002600 <lpf_exec>
 80010de:	ed84 0a63 	vstr	s0, [r4, #396]	; 0x18c
 80010e2:	ee10 0a10 	vmov	r0, s0
 * @brief Set the zero position to arbitrary value.
 * Use: When moving the camera by hand, you could make the zero position the same as the current angle
 * @param input angle
 */
void as5048a_setZeroArg(MotorDriver *driver, float arg_pos) {
	driver->zero_pos_map = fmod(arg_pos, _2PI);
 80010e6:	f7ff fa37 	bl	8000558 <__aeabi_f2d>
 80010ea:	ed9f 1b09 	vldr	d1, [pc, #36]	; 8001110 <as5048a_init+0xb0>
 80010ee:	ec41 0b10 	vmov	d0, r0, r1
 80010f2:	f008 f84d 	bl	8009190 <fmod>
 80010f6:	ec51 0b10 	vmov	r0, r1, d0
 80010fa:	f7ff fd5d 	bl	8000bb8 <__aeabi_d2f>
	lpf_init(&driver->LPF_angle_measure, 0.005f);
 80010fe:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 800112c <as5048a_init+0xcc>
	driver->zero_pos_map = fmod(arg_pos, _2PI);
 8001102:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
	lpf_init(&driver->LPF_angle_measure, 0.005f);
 8001106:	4628      	mov	r0, r5
}
 8001108:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	lpf_init(&driver->LPF_angle_measure, 0.005f);
 800110c:	f001 ba6e 	b.w	80025ec <lpf_init>
 8001110:	60000000 	.word	0x60000000
 8001114:	401921fb 	.word	0x401921fb
 8001118:	40020400 	.word	0x40020400
 800111c:	39c90fdb 	.word	0x39c90fdb
 8001120:	40490fdb 	.word	0x40490fdb
 8001124:	c0490fdb 	.word	0xc0490fdb
 8001128:	40c90fdb 	.word	0x40c90fdb
 800112c:	3ba3d70a 	.word	0x3ba3d70a

08001130 <as5048a_getAngle>:
void as5048a_getAngle(MotorDriver *driver) {
 8001130:	b538      	push	{r3, r4, r5, lr}
	return as5048a_read(ss, REG_ANGLE);
 8001132:	f643 71ff 	movw	r1, #16383	; 0x3fff
void as5048a_getAngle(MotorDriver *driver) {
 8001136:	4604      	mov	r4, r0
	return as5048a_read(ss, REG_ANGLE);
 8001138:	8800      	ldrh	r0, [r0, #0]
 800113a:	f7ff ff09 	bl	8000f50 <as5048a_read>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 800113e:	ee07 0a90 	vmov	s15, r0
 8001142:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 80011b8 <as5048a_getAngle+0x88>
	angle += _PI;
 8001146:	eddf 6a1d 	vldr	s13, [pc, #116]	; 80011bc <as5048a_getAngle+0x8c>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 800114a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800114e:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80011c0 <as5048a_getAngle+0x90>
 8001152:	eee7 7a06 	vfma.f32	s15, s14, s12
	driver->angle = lpf_exec(&driver->LPF_angle_measure, as5048a_normalize(angle));
 8001156:	f504 75b2 	add.w	r5, r4, #356	; 0x164
	angle += _PI;
 800115a:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
	angle = fmod(angle, _2PI);
 800115e:	eee7 6a87 	vfma.f32	s13, s15, s14
 8001162:	ee16 0a90 	vmov	r0, s13
 8001166:	f7ff f9f7 	bl	8000558 <__aeabi_f2d>
 800116a:	ed9f 1b11 	vldr	d1, [pc, #68]	; 80011b0 <as5048a_getAngle+0x80>
 800116e:	ec41 0b10 	vmov	d0, r0, r1
 8001172:	f008 f80d 	bl	8009190 <fmod>
 8001176:	ec51 0b10 	vmov	r0, r1, d0
 800117a:	f7ff fd1d 	bl	8000bb8 <__aeabi_d2f>
 800117e:	ee07 0a90 	vmov	s15, r0
	if (angle < 0) {
 8001182:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		angle += _2PI;
 800118a:	bf48      	it	mi
 800118c:	ed9f 7a0d 	vldrmi	s14, [pc, #52]	; 80011c4 <as5048a_getAngle+0x94>
	angle -= _PI;
 8001190:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 80011bc <as5048a_getAngle+0x8c>
		angle += _2PI;
 8001194:	bf48      	it	mi
 8001196:	ee77 7a87 	vaddmi.f32	s15, s15, s14
	driver->angle = lpf_exec(&driver->LPF_angle_measure, as5048a_normalize(angle));
 800119a:	4628      	mov	r0, r5
 800119c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80011a0:	f001 fa2e 	bl	8002600 <lpf_exec>
 80011a4:	ed84 0a63 	vstr	s0, [r4, #396]	; 0x18c
}
 80011a8:	bd38      	pop	{r3, r4, r5, pc}
 80011aa:	bf00      	nop
 80011ac:	f3af 8000 	nop.w
 80011b0:	60000000 	.word	0x60000000
 80011b4:	401921fb 	.word	0x401921fb
 80011b8:	39c90fdb 	.word	0x39c90fdb
 80011bc:	40490fdb 	.word	0x40490fdb
 80011c0:	c0490fdb 	.word	0xc0490fdb
 80011c4:	40c90fdb 	.word	0x40c90fdb

080011c8 <as5048a_setZeroArg>:
void as5048a_setZeroArg(MotorDriver *driver, float arg_pos) {
 80011c8:	b510      	push	{r4, lr}
 80011ca:	4604      	mov	r4, r0
	driver->zero_pos_map = fmod(arg_pos, _2PI);
 80011cc:	ee10 0a10 	vmov	r0, s0
 80011d0:	f7ff f9c2 	bl	8000558 <__aeabi_f2d>
 80011d4:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80011f0 <as5048a_setZeroArg+0x28>
 80011d8:	ec41 0b10 	vmov	d0, r0, r1
 80011dc:	f007 ffd8 	bl	8009190 <fmod>
 80011e0:	ec51 0b10 	vmov	r0, r1, d0
 80011e4:	f7ff fce8 	bl	8000bb8 <__aeabi_d2f>
 80011e8:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
}
 80011ec:	bd10      	pop	{r4, pc}
 80011ee:	bf00      	nop
 80011f0:	60000000 	.word	0x60000000
 80011f4:	401921fb 	.word	0x401921fb

080011f8 <as5048a_getVelocity>:
}

/**@brief Calculate speed in ˚/s using angular values and input time
 *@param Motor driver containing anglular values
 */
void as5048a_getVelocity(MotorDriver *driver){
 80011f8:	b538      	push	{r3, r4, r5, lr}
 80011fa:	4604      	mov	r4, r0
 80011fc:	ed2d 8b02 	vpush	{d8}

//	as5048a_getAngle(driver);
	uint32_t timestamp_us = get_us();
 8001200:	f002 fc90 	bl	8003b24 <get_us>

	float T_samp = (timestamp_us - driver->prev_timestamp_us) * 1e-6f;
 8001204:	f8d4 3198 	ldr.w	r3, [r4, #408]	; 0x198
 8001208:	ed9f 8a39 	vldr	s16, [pc, #228]	; 80012f0 <as5048a_getVelocity+0xf8>
	if(T_samp <= 0 || T_samp > 0.5f) T_samp = 1e-3;

	/* Calculate difference between current and previous angles */
	float angle_diff = fmod(driver->angle - driver->prev_angle + _PI, _2PI) - _PI;
 800120c:	edd4 8a63 	vldr	s17, [r4, #396]	; 0x18c
	float T_samp = (timestamp_us - driver->prev_timestamp_us) * 1e-6f;
 8001210:	1ac3      	subs	r3, r0, r3
 8001212:	ee07 3a90 	vmov	s15, r3
 8001216:	eef8 7a67 	vcvt.f32.u32	s15, s15
	uint32_t timestamp_us = get_us();
 800121a:	4605      	mov	r5, r0
	float T_samp = (timestamp_us - driver->prev_timestamp_us) * 1e-6f;
 800121c:	ee27 8a88 	vmul.f32	s16, s15, s16
	if(T_samp <= 0 || T_samp > 0.5f) T_samp = 1e-3;
 8001220:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8001224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001228:	d92e      	bls.n	8001288 <as5048a_getVelocity+0x90>
 800122a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80012f4 <as5048a_getVelocity+0xfc>
 800122e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001236:	dc27      	bgt.n	8001288 <as5048a_getVelocity+0x90>
	float angle_diff = fmod(driver->angle - driver->prev_angle + _PI, _2PI) - _PI;
 8001238:	eddf 7a2f 	vldr	s15, [pc, #188]	; 80012f8 <as5048a_getVelocity+0x100>
 800123c:	ed94 7a64 	vldr	s14, [r4, #400]	; 0x190
 8001240:	ee78 7aa7 	vadd.f32	s15, s17, s15
 8001244:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001248:	ee17 0a90 	vmov	r0, s15
 800124c:	f7ff f984 	bl	8000558 <__aeabi_f2d>
 8001250:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80012e0 <as5048a_getVelocity+0xe8>
 8001254:	ec41 0b10 	vmov	d0, r0, r1
 8001258:	f007 ff9a 	bl	8009190 <fmod>
 800125c:	a322      	add	r3, pc, #136	; (adr r3, 80012e8 <as5048a_getVelocity+0xf0>)
 800125e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001262:	ec51 0b10 	vmov	r0, r1, d0
 8001266:	f7ff f817 	bl	8000298 <__aeabi_dsub>
 800126a:	f7ff fca5 	bl	8000bb8 <__aeabi_d2f>

	/* Calculate velocity */
	driver->velocity = angle_diff/T_samp;
 800126e:	ee07 0a90 	vmov	s15, r0
 8001272:	eec7 7a88 	vdiv.f32	s15, s15, s16
	if(T_samp == 0) driver->velocity = 0;

	driver->prev_timestamp_us = timestamp_us;
 8001276:	f8c4 5198 	str.w	r5, [r4, #408]	; 0x198
	driver->prev_angle = driver->angle;
 800127a:	edc4 8a64 	vstr	s17, [r4, #400]	; 0x190
}
 800127e:	ecbd 8b02 	vpop	{d8}
	driver->velocity = angle_diff/T_samp;
 8001282:	edc4 7a67 	vstr	s15, [r4, #412]	; 0x19c
}
 8001286:	bd38      	pop	{r3, r4, r5, pc}
	float angle_diff = fmod(driver->angle - driver->prev_angle + _PI, _2PI) - _PI;
 8001288:	eddf 7a1b 	vldr	s15, [pc, #108]	; 80012f8 <as5048a_getVelocity+0x100>
 800128c:	ed94 7a64 	vldr	s14, [r4, #400]	; 0x190
 8001290:	ee78 7aa7 	vadd.f32	s15, s17, s15
 8001294:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001298:	ee17 0a90 	vmov	r0, s15
 800129c:	f7ff f95c 	bl	8000558 <__aeabi_f2d>
 80012a0:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 80012e0 <as5048a_getVelocity+0xe8>
 80012a4:	ec41 0b10 	vmov	d0, r0, r1
 80012a8:	f007 ff72 	bl	8009190 <fmod>
 80012ac:	a30e      	add	r3, pc, #56	; (adr r3, 80012e8 <as5048a_getVelocity+0xf0>)
 80012ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b2:	ec51 0b10 	vmov	r0, r1, d0
 80012b6:	f7fe ffef 	bl	8000298 <__aeabi_dsub>
 80012ba:	f7ff fc7d 	bl	8000bb8 <__aeabi_d2f>
	driver->prev_angle = driver->angle;
 80012be:	edc4 8a64 	vstr	s17, [r4, #400]	; 0x190
}
 80012c2:	ecbd 8b02 	vpop	{d8}
	driver->velocity = angle_diff/T_samp;
 80012c6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80012fc <as5048a_getVelocity+0x104>
	driver->prev_timestamp_us = timestamp_us;
 80012ca:	f8c4 5198 	str.w	r5, [r4, #408]	; 0x198
	driver->velocity = angle_diff/T_samp;
 80012ce:	ee07 0a10 	vmov	s14, r0
 80012d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012d6:	edc4 7a67 	vstr	s15, [r4, #412]	; 0x19c
}
 80012da:	bd38      	pop	{r3, r4, r5, pc}
 80012dc:	f3af 8000 	nop.w
 80012e0:	60000000 	.word	0x60000000
 80012e4:	401921fb 	.word	0x401921fb
 80012e8:	60000000 	.word	0x60000000
 80012ec:	400921fb 	.word	0x400921fb
 80012f0:	358637bd 	.word	0x358637bd
 80012f4:	48f42400 	.word	0x48f42400
 80012f8:	40490fdb 	.word	0x40490fdb
 80012fc:	4479ffff 	.word	0x4479ffff

08001300 <bmi270_spi_init>:
uint16_t factor_zx_div = 512; //2^9

/*
 * @brief Initialization sequence for BMI270 as described on p. 20 in datasheet.
 */
void bmi270_spi_init() {
 8001300:	b570      	push	{r4, r5, r6, lr}
	uint8_t chip_id = 0;

	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001302:	2201      	movs	r2, #1
void bmi270_spi_init() {
 8001304:	b082      	sub	sp, #8
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001306:	4611      	mov	r1, r2
/*
 * @brief Read 8 bits of data from SDO-pin on BMI270.
 * @param Which BMI270-register to perform the read on
 */
uint8_t bmi270_spi_read_8(uint8_t reg) {
	uint8_t dummy = 0x00;
 8001308:	2400      	movs	r4, #0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 800130a:	486a      	ldr	r0, [pc, #424]	; (80014b4 <bmi270_spi_init+0x1b4>)
 800130c:	f003 fa14 	bl	8004738 <HAL_GPIO_WritePin>
	uint8_t data = 0x00;
	uint8_t cmd = reg | 0x80;
 8001310:	2380      	movs	r3, #128	; 0x80

	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001312:	4868      	ldr	r0, [pc, #416]	; (80014b4 <bmi270_spi_init+0x1b4>)
	uint8_t cmd = reg | 0x80;
 8001314:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001318:	4622      	mov	r2, r4
 800131a:	2101      	movs	r1, #1
	uint8_t dummy = 0x00;
 800131c:	f88d 4005 	strb.w	r4, [sp, #5]
	uint8_t data = 0x00;
 8001320:	f88d 4006 	strb.w	r4, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001324:	f003 fa08 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001328:	f10d 0107 	add.w	r1, sp, #7
 800132c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001330:	2201      	movs	r2, #1
 8001332:	4861      	ldr	r0, [pc, #388]	; (80014b8 <bmi270_spi_init+0x1b8>)
 8001334:	f003 fd9e 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001338:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800133c:	2201      	movs	r2, #1
 800133e:	f10d 0105 	add.w	r1, sp, #5
 8001342:	485d      	ldr	r0, [pc, #372]	; (80014b8 <bmi270_spi_init+0x1b8>)
 8001344:	f004 f840 	bl	80053c8 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001348:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800134c:	f10d 0106 	add.w	r1, sp, #6
 8001350:	2201      	movs	r2, #1
 8001352:	4859      	ldr	r0, [pc, #356]	; (80014b8 <bmi270_spi_init+0x1b8>)
 8001354:	f004 f838 	bl	80053c8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001358:	2201      	movs	r2, #1
 800135a:	4856      	ldr	r0, [pc, #344]	; (80014b4 <bmi270_spi_init+0x1b4>)
 800135c:	4611      	mov	r1, r2
 800135e:	f003 f9eb 	bl	8004738 <HAL_GPIO_WritePin>

	return data;
 8001362:	f89d 3006 	ldrb.w	r3, [sp, #6]
	if (chip_id != 0x24) {
 8001366:	2b24      	cmp	r3, #36	; 0x24
 8001368:	d00a      	beq.n	8001380 <bmi270_spi_init+0x80>
void bmi270_print(uint16_t code) {
	if ((uint16_t*) code != NULL) {
		sprintf((char*) buff, "BMI270: %s\r\n", bmi270_codeToStr(code));
	}

	HAL_UART_Transmit(&huart2, buff, strlen((char*) buff), 200);
 800136a:	4854      	ldr	r0, [pc, #336]	; (80014bc <bmi270_spi_init+0x1bc>)
 800136c:	f7fe ff38 	bl	80001e0 <strlen>
 8001370:	4952      	ldr	r1, [pc, #328]	; (80014bc <bmi270_spi_init+0x1bc>)
 8001372:	b282      	uxth	r2, r0
 8001374:	23c8      	movs	r3, #200	; 0xc8
 8001376:	4852      	ldr	r0, [pc, #328]	; (80014c0 <bmi270_spi_init+0x1c0>)
 8001378:	f004 feb4 	bl	80060e4 <HAL_UART_Transmit>
}
 800137c:	b002      	add	sp, #8
 800137e:	bd70      	pop	{r4, r5, r6, pc}
		sprintf((char*) buff, "BMI270: %s\r\n", bmi270_codeToStr(code));
 8001380:	4a50      	ldr	r2, [pc, #320]	; (80014c4 <bmi270_spi_init+0x1c4>)
 8001382:	4951      	ldr	r1, [pc, #324]	; (80014c8 <bmi270_spi_init+0x1c8>)
 8001384:	484d      	ldr	r0, [pc, #308]	; (80014bc <bmi270_spi_init+0x1bc>)
 8001386:	f005 fbf7 	bl	8006b78 <siprintf>
	HAL_UART_Transmit(&huart2, buff, strlen((char*) buff), 200);
 800138a:	484c      	ldr	r0, [pc, #304]	; (80014bc <bmi270_spi_init+0x1bc>)
 800138c:	f7fe ff28 	bl	80001e0 <strlen>
 8001390:	494a      	ldr	r1, [pc, #296]	; (80014bc <bmi270_spi_init+0x1bc>)
 8001392:	b282      	uxth	r2, r0
 8001394:	23c8      	movs	r3, #200	; 0xc8
 8001396:	484a      	ldr	r0, [pc, #296]	; (80014c0 <bmi270_spi_init+0x1c0>)
 8001398:	f004 fea4 	bl	80060e4 <HAL_UART_Transmit>
	uint8_t cmd = reg | 0x00; //write command
 800139c:	237c      	movs	r3, #124	; 0x7c
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800139e:	4845      	ldr	r0, [pc, #276]	; (80014b4 <bmi270_spi_init+0x1b4>)
	uint8_t cmd = reg | 0x00; //write command
 80013a0:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80013a4:	4622      	mov	r2, r4
 80013a6:	2101      	movs	r1, #1
 80013a8:	f88d 4006 	strb.w	r4, [sp, #6]
 80013ac:	f003 f9c4 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80013b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013b4:	2201      	movs	r2, #1
 80013b6:	f10d 0107 	add.w	r1, sp, #7
 80013ba:	483f      	ldr	r0, [pc, #252]	; (80014b8 <bmi270_spi_init+0x1b8>)
 80013bc:	f003 fd5a 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80013c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013c4:	2201      	movs	r2, #1
 80013c6:	f10d 0106 	add.w	r1, sp, #6
 80013ca:	483b      	ldr	r0, [pc, #236]	; (80014b8 <bmi270_spi_init+0x1b8>)
 80013cc:	f003 fd52 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80013d0:	2201      	movs	r2, #1
 80013d2:	4611      	mov	r1, r2
 80013d4:	4837      	ldr	r0, [pc, #220]	; (80014b4 <bmi270_spi_init+0x1b4>)
 80013d6:	f003 f9af 	bl	8004738 <HAL_GPIO_WritePin>
		HAL_Delay(1);								//wait for 450us
 80013da:	2001      	movs	r0, #1
 80013dc:	f002 fc26 	bl	8003c2c <HAL_Delay>
	uint8_t cmd = reg | 0x00; //write command
 80013e0:	2359      	movs	r3, #89	; 0x59
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80013e2:	4834      	ldr	r0, [pc, #208]	; (80014b4 <bmi270_spi_init+0x1b4>)
	uint8_t cmd = reg | 0x00; //write command
 80013e4:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80013e8:	4622      	mov	r2, r4
 80013ea:	2101      	movs	r1, #1
 80013ec:	f88d 4006 	strb.w	r4, [sp, #6]
 80013f0:	f003 f9a2 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80013f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013f8:	2201      	movs	r2, #1
 80013fa:	f10d 0107 	add.w	r1, sp, #7
 80013fe:	482e      	ldr	r0, [pc, #184]	; (80014b8 <bmi270_spi_init+0x1b8>)
 8001400:	f003 fd38 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001404:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001408:	2201      	movs	r2, #1
 800140a:	f10d 0106 	add.w	r1, sp, #6
 800140e:	482a      	ldr	r0, [pc, #168]	; (80014b8 <bmi270_spi_init+0x1b8>)
 8001410:	f003 fd30 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001414:	2201      	movs	r2, #1
 8001416:	4611      	mov	r1, r2
 8001418:	4826      	ldr	r0, [pc, #152]	; (80014b4 <bmi270_spi_init+0x1b4>)
 800141a:	f003 f98d 	bl	8004738 <HAL_GPIO_WritePin>
		bmi270_spi_write_burst(REG_INIT_DATA, bmi270_config_file, bmi270_config_size); //burst write to reg INIT_DATA. Start with byte 0.
 800141e:	4b2b      	ldr	r3, [pc, #172]	; (80014cc <bmi270_spi_init+0x1cc>)
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001420:	4824      	ldr	r0, [pc, #144]	; (80014b4 <bmi270_spi_init+0x1b4>)
		bmi270_spi_write_burst(REG_INIT_DATA, bmi270_config_file, bmi270_config_size); //burst write to reg INIT_DATA. Start with byte 0.
 8001422:	881d      	ldrh	r5, [r3, #0]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001424:	4622      	mov	r2, r4
	uint8_t cmd = reg | 0x00; //write command
 8001426:	235e      	movs	r3, #94	; 0x5e
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001428:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 800142a:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800142e:	f003 f983 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001432:	4821      	ldr	r0, [pc, #132]	; (80014b8 <bmi270_spi_init+0x1b8>)
 8001434:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001438:	2201      	movs	r2, #1
 800143a:	f10d 0107 	add.w	r1, sp, #7
 800143e:	f003 fd19 	bl	8004e74 <HAL_SPI_Transmit>
	for (i = 0; i < data_size; i++) {
 8001442:	b17d      	cbz	r5, 8001464 <bmi270_spi_init+0x164>
 8001444:	4c22      	ldr	r4, [pc, #136]	; (80014d0 <bmi270_spi_init+0x1d0>)
		HAL_SPI_Transmit(&hspi1, (uint8_t*) &data[i], 1, 0xFFFF);
 8001446:	4e1c      	ldr	r6, [pc, #112]	; (80014b8 <bmi270_spi_init+0x1b8>)
 8001448:	3d01      	subs	r5, #1
 800144a:	1c63      	adds	r3, r4, #1
 800144c:	fa13 f585 	uxtah	r5, r3, r5
 8001450:	2201      	movs	r2, #1
 8001452:	4621      	mov	r1, r4
 8001454:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001458:	4414      	add	r4, r2
 800145a:	4630      	mov	r0, r6
 800145c:	f003 fd0a 	bl	8004e74 <HAL_SPI_Transmit>
	for (i = 0; i < data_size; i++) {
 8001460:	42a5      	cmp	r5, r4
 8001462:	d1f5      	bne.n	8001450 <bmi270_spi_init+0x150>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001464:	2201      	movs	r2, #1
 8001466:	4614      	mov	r4, r2
 8001468:	4611      	mov	r1, r2
 800146a:	4812      	ldr	r0, [pc, #72]	; (80014b4 <bmi270_spi_init+0x1b4>)
 800146c:	f003 f964 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001470:	4621      	mov	r1, r4
	uint8_t cmd = reg | 0x00; //write command
 8001472:	2359      	movs	r3, #89	; 0x59
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001474:	480f      	ldr	r0, [pc, #60]	; (80014b4 <bmi270_spi_init+0x1b4>)
	uint8_t cmd = reg | 0x00; //write command
 8001476:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	f88d 4006 	strb.w	r4, [sp, #6]
 8001480:	f003 f95a 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001484:	f10d 0107 	add.w	r1, sp, #7
 8001488:	4622      	mov	r2, r4
 800148a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800148e:	480a      	ldr	r0, [pc, #40]	; (80014b8 <bmi270_spi_init+0x1b8>)
 8001490:	f003 fcf0 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001494:	f10d 0106 	add.w	r1, sp, #6
 8001498:	4622      	mov	r2, r4
 800149a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800149e:	4806      	ldr	r0, [pc, #24]	; (80014b8 <bmi270_spi_init+0x1b8>)
 80014a0:	f003 fce8 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80014a4:	4803      	ldr	r0, [pc, #12]	; (80014b4 <bmi270_spi_init+0x1b4>)
 80014a6:	4622      	mov	r2, r4
 80014a8:	4621      	mov	r1, r4
 80014aa:	f003 f945 	bl	8004738 <HAL_GPIO_WritePin>
}
 80014ae:	b002      	add	sp, #8
 80014b0:	bd70      	pop	{r4, r5, r6, pc}
 80014b2:	bf00      	nop
 80014b4:	40020400 	.word	0x40020400
 80014b8:	200063bc 	.word	0x200063bc
 80014bc:	20002228 	.word	0x20002228
 80014c0:	2000645c 	.word	0x2000645c
 80014c4:	0800ae88 	.word	0x0800ae88
 80014c8:	0800ae98 	.word	0x0800ae98
 80014cc:	20002000 	.word	0x20002000
 80014d0:	20000000 	.word	0x20000000

080014d4 <bmi270_spi_init_check>:
void bmi270_spi_init_check() {
 80014d4:	b570      	push	{r4, r5, r6, lr}
	sprintf((char*) buff, "BMI270: initialization sequence complete\r\n");
 80014d6:	4d38      	ldr	r5, [pc, #224]	; (80015b8 <bmi270_spi_init_check+0xe4>)
 80014d8:	4c38      	ldr	r4, [pc, #224]	; (80015bc <bmi270_spi_init_check+0xe8>)
 80014da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014e6:	c403      	stmia	r4!, {r0, r1}
 80014e8:	f824 2b02 	strh.w	r2, [r4], #2
 80014ec:	4621      	mov	r1, r4
 80014ee:	0c12      	lsrs	r2, r2, #16
void bmi270_spi_init_check() {
 80014f0:	b082      	sub	sp, #8
	sprintf((char*) buff, "BMI270: initialization sequence complete\r\n");
 80014f2:	f801 292a 	strb.w	r2, [r1], #-42
	HAL_UART_Transmit(&huart2, buff, strlen(buff), 200);
 80014f6:	23c8      	movs	r3, #200	; 0xc8
 80014f8:	222a      	movs	r2, #42	; 0x2a
 80014fa:	4831      	ldr	r0, [pc, #196]	; (80015c0 <bmi270_spi_init_check+0xec>)
 80014fc:	f004 fdf2 	bl	80060e4 <HAL_UART_Transmit>
	HAL_Delay(150); //wait >140 ms
 8001500:	2096      	movs	r0, #150	; 0x96
 8001502:	f002 fb93 	bl	8003c2c <HAL_Delay>
	uint8_t dummy = 0x00;
 8001506:	2200      	movs	r2, #0
	uint8_t cmd = reg | 0x80;
 8001508:	23a1      	movs	r3, #161	; 0xa1
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800150a:	482e      	ldr	r0, [pc, #184]	; (80015c4 <bmi270_spi_init_check+0xf0>)
	uint8_t dummy = 0x00;
 800150c:	f88d 2005 	strb.w	r2, [sp, #5]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001510:	2101      	movs	r1, #1
	uint8_t data = 0x00;
 8001512:	f88d 2006 	strb.w	r2, [sp, #6]
	uint8_t cmd = reg | 0x80;
 8001516:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800151a:	f003 f90d 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 800151e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001522:	2201      	movs	r2, #1
 8001524:	f10d 0107 	add.w	r1, sp, #7
 8001528:	4827      	ldr	r0, [pc, #156]	; (80015c8 <bmi270_spi_init_check+0xf4>)
 800152a:	f003 fca3 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 800152e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001532:	2201      	movs	r2, #1
 8001534:	f10d 0105 	add.w	r1, sp, #5
 8001538:	4823      	ldr	r0, [pc, #140]	; (80015c8 <bmi270_spi_init_check+0xf4>)
 800153a:	f003 ff45 	bl	80053c8 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 800153e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001542:	2201      	movs	r2, #1
 8001544:	f10d 0106 	add.w	r1, sp, #6
 8001548:	481f      	ldr	r0, [pc, #124]	; (80015c8 <bmi270_spi_init_check+0xf4>)
 800154a:	f003 ff3d 	bl	80053c8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 800154e:	2201      	movs	r2, #1
 8001550:	481c      	ldr	r0, [pc, #112]	; (80015c4 <bmi270_spi_init_check+0xf0>)
 8001552:	4611      	mov	r1, r2
 8001554:	f003 f8f0 	bl	8004738 <HAL_GPIO_WritePin>
	return data;
 8001558:	f89d 3006 	ldrb.w	r3, [sp, #6]
	init_status &= 0x0F;
 800155c:	f003 030f 	and.w	r3, r3, #15
}

const char* bmi270_codeToStr(uint16_t code) {

	//error codes
	switch (code) {
 8001560:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001564:	f5a3 4340 	sub.w	r3, r3, #49152	; 0xc000
 8001568:	2b07      	cmp	r3, #7
 800156a:	d806      	bhi.n	800157a <bmi270_spi_init_check+0xa6>
 800156c:	e8df f003 	tbb	[pc, r3]
 8001570:	04211715 	.word	0x04211715
 8001574:	191b1d1f 	.word	0x191b1d1f
	case 0xc001:
		return "REG_INTERNAL_STATUS: init_ok";
	case 0xc002:
		return "REG_INTERNAL_STATUS: init_err";
	case 0xc003:
		return "REG_INTERNAL_STATUS: drv_error";
 8001578:	4e14      	ldr	r6, [pc, #80]	; (80015cc <bmi270_spi_init_check+0xf8>)
		sprintf((char*) buff, "BMI270: %s\r\n", bmi270_codeToStr(code));
 800157a:	4915      	ldr	r1, [pc, #84]	; (80015d0 <bmi270_spi_init_check+0xfc>)
 800157c:	480f      	ldr	r0, [pc, #60]	; (80015bc <bmi270_spi_init_check+0xe8>)
 800157e:	4632      	mov	r2, r6
 8001580:	f005 fafa 	bl	8006b78 <siprintf>
	HAL_UART_Transmit(&huart2, buff, strlen((char*) buff), 200);
 8001584:	480d      	ldr	r0, [pc, #52]	; (80015bc <bmi270_spi_init_check+0xe8>)
 8001586:	f7fe fe2b 	bl	80001e0 <strlen>
 800158a:	490c      	ldr	r1, [pc, #48]	; (80015bc <bmi270_spi_init_check+0xe8>)
 800158c:	b282      	uxth	r2, r0
 800158e:	23c8      	movs	r3, #200	; 0xc8
 8001590:	480b      	ldr	r0, [pc, #44]	; (80015c0 <bmi270_spi_init_check+0xec>)
 8001592:	f004 fda7 	bl	80060e4 <HAL_UART_Transmit>
}
 8001596:	b002      	add	sp, #8
 8001598:	bd70      	pop	{r4, r5, r6, pc}
	init_status |= 0xC000;
 800159a:	4e0e      	ldr	r6, [pc, #56]	; (80015d4 <bmi270_spi_init_check+0x100>)
 800159c:	e7ed      	b.n	800157a <bmi270_spi_init_check+0xa6>
		return "REG_INTERNAL_STATUS: init_ok";
 800159e:	4e0e      	ldr	r6, [pc, #56]	; (80015d8 <bmi270_spi_init_check+0x104>)
 80015a0:	e7eb      	b.n	800157a <bmi270_spi_init_check+0xa6>
	case 0xc005:
		return "REG_INTERNAL_STATUS: nvm_error";
	case 0xc006:
		return "REG_INTERNAL_STATUS: start_up_error";
	case 0xc007:
		return "REG_INTERNAL_STATUS: compat_error";
 80015a2:	4e0e      	ldr	r6, [pc, #56]	; (80015dc <bmi270_spi_init_check+0x108>)
 80015a4:	e7e9      	b.n	800157a <bmi270_spi_init_check+0xa6>
		return "REG_INTERNAL_STATUS: start_up_error";
 80015a6:	4e0e      	ldr	r6, [pc, #56]	; (80015e0 <bmi270_spi_init_check+0x10c>)
 80015a8:	e7e7      	b.n	800157a <bmi270_spi_init_check+0xa6>
		return "REG_INTERNAL_STATUS: nvm_error";
 80015aa:	4e0e      	ldr	r6, [pc, #56]	; (80015e4 <bmi270_spi_init_check+0x110>)
 80015ac:	e7e5      	b.n	800157a <bmi270_spi_init_check+0xa6>
		return "REG_INTERNAL_STATUS: sns_stop";
 80015ae:	4e0e      	ldr	r6, [pc, #56]	; (80015e8 <bmi270_spi_init_check+0x114>)
 80015b0:	e7e3      	b.n	800157a <bmi270_spi_init_check+0xa6>
		return "REG_INTERNAL_STATUS: init_err";
 80015b2:	4e0e      	ldr	r6, [pc, #56]	; (80015ec <bmi270_spi_init_check+0x118>)
 80015b4:	e7e1      	b.n	800157a <bmi270_spi_init_check+0xa6>
 80015b6:	bf00      	nop
 80015b8:	0800afb0 	.word	0x0800afb0
 80015bc:	20002228 	.word	0x20002228
 80015c0:	2000645c 	.word	0x2000645c
 80015c4:	40020400 	.word	0x40020400
 80015c8:	200063bc 	.word	0x200063bc
 80015cc:	0800aec8 	.word	0x0800aec8
 80015d0:	0800ae98 	.word	0x0800ae98
 80015d4:	0800af90 	.word	0x0800af90
 80015d8:	0800af08 	.word	0x0800af08
 80015dc:	0800af28 	.word	0x0800af28
 80015e0:	0800af4c 	.word	0x0800af4c
 80015e4:	0800af70 	.word	0x0800af70
 80015e8:	0800aea8 	.word	0x0800aea8
 80015ec:	0800aee8 	.word	0x0800aee8

080015f0 <bmi270_pwr_conf>:
void bmi270_pwr_conf(uint8_t pwr_mode) {
 80015f0:	b530      	push	{r4, r5, lr}
	if (pwr_mode == BMI270_PWR_MODE_LOW) {
 80015f2:	4604      	mov	r4, r0
void bmi270_pwr_conf(uint8_t pwr_mode) {
 80015f4:	b083      	sub	sp, #12
	if (pwr_mode == BMI270_PWR_MODE_LOW) {
 80015f6:	b130      	cbz	r0, 8001606 <bmi270_pwr_conf+0x16>
	} else if (pwr_mode == BMI270_PWR_MODE_NORM) {
 80015f8:	2801      	cmp	r0, #1
 80015fa:	f000 80c9 	beq.w	8001790 <bmi270_pwr_conf+0x1a0>
	} else if (pwr_mode == BMI270_PWR_MODE_PERF) {
 80015fe:	2802      	cmp	r0, #2
 8001600:	d063      	beq.n	80016ca <bmi270_pwr_conf+0xda>
}
 8001602:	b003      	add	sp, #12
 8001604:	bd30      	pop	{r4, r5, pc}
	uint8_t cmd = reg | 0x00; //write command
 8001606:	237d      	movs	r3, #125	; 0x7d
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001608:	4602      	mov	r2, r0
 800160a:	2504      	movs	r5, #4
 800160c:	4894      	ldr	r0, [pc, #592]	; (8001860 <bmi270_pwr_conf+0x270>)
 800160e:	f88d 5006 	strb.w	r5, [sp, #6]
 8001612:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001614:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001618:	f003 f88e 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 800161c:	f10d 0107 	add.w	r1, sp, #7
 8001620:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001624:	2201      	movs	r2, #1
 8001626:	488f      	ldr	r0, [pc, #572]	; (8001864 <bmi270_pwr_conf+0x274>)
 8001628:	f003 fc24 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 800162c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001630:	f10d 0106 	add.w	r1, sp, #6
 8001634:	2201      	movs	r2, #1
 8001636:	488b      	ldr	r0, [pc, #556]	; (8001864 <bmi270_pwr_conf+0x274>)
 8001638:	f003 fc1c 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 800163c:	2201      	movs	r2, #1
 800163e:	4611      	mov	r1, r2
 8001640:	4887      	ldr	r0, [pc, #540]	; (8001860 <bmi270_pwr_conf+0x270>)
 8001642:	f003 f879 	bl	8004738 <HAL_GPIO_WritePin>
		bmi270_spi_write_8(REG_ACC_CONF, 0x17); //disable the acc_filter_perf bit; set acc_bwp to 2 repetitions; set acc_odr to 50 Hz
 8001646:	2517      	movs	r5, #23
	uint8_t cmd = reg | 0x00; //write command
 8001648:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800164a:	4622      	mov	r2, r4
 800164c:	4884      	ldr	r0, [pc, #528]	; (8001860 <bmi270_pwr_conf+0x270>)
	uint8_t cmd = reg | 0x00; //write command
 800164e:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001652:	2101      	movs	r1, #1
 8001654:	f88d 5006 	strb.w	r5, [sp, #6]
 8001658:	f003 f86e 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 800165c:	f10d 0107 	add.w	r1, sp, #7
 8001660:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001664:	2201      	movs	r2, #1
 8001666:	487f      	ldr	r0, [pc, #508]	; (8001864 <bmi270_pwr_conf+0x274>)
 8001668:	f003 fc04 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 800166c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001670:	f10d 0106 	add.w	r1, sp, #6
 8001674:	2201      	movs	r2, #1
 8001676:	487b      	ldr	r0, [pc, #492]	; (8001864 <bmi270_pwr_conf+0x274>)
 8001678:	f003 fbfc 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 800167c:	2201      	movs	r2, #1
 800167e:	4611      	mov	r1, r2
 8001680:	4877      	ldr	r0, [pc, #476]	; (8001860 <bmi270_pwr_conf+0x270>)
 8001682:	f003 f859 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001686:	4622      	mov	r2, r4
	uint8_t cmd = reg | 0x00; //write command
 8001688:	237c      	movs	r3, #124	; 0x7c
 800168a:	2403      	movs	r4, #3
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800168c:	4874      	ldr	r0, [pc, #464]	; (8001860 <bmi270_pwr_conf+0x270>)
 800168e:	f88d 4006 	strb.w	r4, [sp, #6]
 8001692:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001694:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001698:	f003 f84e 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 800169c:	f10d 0107 	add.w	r1, sp, #7
 80016a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016a4:	2201      	movs	r2, #1
 80016a6:	486f      	ldr	r0, [pc, #444]	; (8001864 <bmi270_pwr_conf+0x274>)
 80016a8:	f003 fbe4 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80016ac:	f10d 0106 	add.w	r1, sp, #6
 80016b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016b4:	2201      	movs	r2, #1
 80016b6:	486b      	ldr	r0, [pc, #428]	; (8001864 <bmi270_pwr_conf+0x274>)
 80016b8:	f003 fbdc 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80016bc:	2201      	movs	r2, #1
 80016be:	4868      	ldr	r0, [pc, #416]	; (8001860 <bmi270_pwr_conf+0x270>)
 80016c0:	4611      	mov	r1, r2
 80016c2:	f003 f839 	bl	8004738 <HAL_GPIO_WritePin>
}
 80016c6:	b003      	add	sp, #12
 80016c8:	bd30      	pop	{r4, r5, pc}
	uint8_t cmd = reg | 0x00; //write command
 80016ca:	237d      	movs	r3, #125	; 0x7d
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80016cc:	4864      	ldr	r0, [pc, #400]	; (8001860 <bmi270_pwr_conf+0x270>)
	uint8_t cmd = reg | 0x00; //write command
 80016ce:	f88d 3007 	strb.w	r3, [sp, #7]
 80016d2:	250e      	movs	r5, #14
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80016d4:	2200      	movs	r2, #0
 80016d6:	2101      	movs	r1, #1
 80016d8:	f88d 5006 	strb.w	r5, [sp, #6]
 80016dc:	f003 f82c 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80016e0:	f10d 0107 	add.w	r1, sp, #7
 80016e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016e8:	2201      	movs	r2, #1
 80016ea:	485e      	ldr	r0, [pc, #376]	; (8001864 <bmi270_pwr_conf+0x274>)
 80016ec:	f003 fbc2 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80016f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016f4:	f10d 0106 	add.w	r1, sp, #6
 80016f8:	2201      	movs	r2, #1
 80016fa:	485a      	ldr	r0, [pc, #360]	; (8001864 <bmi270_pwr_conf+0x274>)
 80016fc:	f003 fbba 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001700:	2201      	movs	r2, #1
 8001702:	4611      	mov	r1, r2
 8001704:	4856      	ldr	r0, [pc, #344]	; (8001860 <bmi270_pwr_conf+0x270>)
 8001706:	f003 f817 	bl	8004738 <HAL_GPIO_WritePin>
		bmi270_spi_write_8(REG_ACC_CONF, 0xA8); //enable the acc_filter_perf bit; set acc_bwp to normal mode; set acc_odr to 100 Hz
 800170a:	25a8      	movs	r5, #168	; 0xa8
	uint8_t cmd = reg | 0x00; //write command
 800170c:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800170e:	4854      	ldr	r0, [pc, #336]	; (8001860 <bmi270_pwr_conf+0x270>)
 8001710:	f88d 5006 	strb.w	r5, [sp, #6]
 8001714:	2200      	movs	r2, #0
 8001716:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001718:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800171c:	f003 f80c 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001720:	f10d 0107 	add.w	r1, sp, #7
 8001724:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001728:	2201      	movs	r2, #1
 800172a:	484e      	ldr	r0, [pc, #312]	; (8001864 <bmi270_pwr_conf+0x274>)
 800172c:	f003 fba2 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001730:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001734:	f10d 0106 	add.w	r1, sp, #6
 8001738:	2201      	movs	r2, #1
 800173a:	484a      	ldr	r0, [pc, #296]	; (8001864 <bmi270_pwr_conf+0x274>)
 800173c:	f003 fb9a 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001740:	2201      	movs	r2, #1
 8001742:	4611      	mov	r1, r2
 8001744:	4846      	ldr	r0, [pc, #280]	; (8001860 <bmi270_pwr_conf+0x270>)
 8001746:	f002 fff7 	bl	8004738 <HAL_GPIO_WritePin>
		bmi270_spi_write_8(REG_GYR_CONF, 0xE9); //enable the gyr_filter_perf bit; enable gyr_noise_perf bit; set gyr_bwp to normal mode; set gyr_odr to 200 Hz
 800174a:	25e9      	movs	r5, #233	; 0xe9
	uint8_t cmd = reg | 0x00; //write command
 800174c:	2342      	movs	r3, #66	; 0x42
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800174e:	4844      	ldr	r0, [pc, #272]	; (8001860 <bmi270_pwr_conf+0x270>)
	uint8_t cmd = reg | 0x00; //write command
 8001750:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001754:	2200      	movs	r2, #0
 8001756:	2101      	movs	r1, #1
 8001758:	f88d 5006 	strb.w	r5, [sp, #6]
 800175c:	f002 ffec 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001760:	f10d 0107 	add.w	r1, sp, #7
 8001764:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001768:	2201      	movs	r2, #1
 800176a:	483e      	ldr	r0, [pc, #248]	; (8001864 <bmi270_pwr_conf+0x274>)
 800176c:	f003 fb82 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001770:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001774:	f10d 0106 	add.w	r1, sp, #6
 8001778:	2201      	movs	r2, #1
 800177a:	483a      	ldr	r0, [pc, #232]	; (8001864 <bmi270_pwr_conf+0x274>)
 800177c:	f003 fb7a 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001780:	2201      	movs	r2, #1
 8001782:	4611      	mov	r1, r2
 8001784:	4836      	ldr	r0, [pc, #216]	; (8001860 <bmi270_pwr_conf+0x270>)
 8001786:	f002 ffd7 	bl	8004738 <HAL_GPIO_WritePin>
	uint8_t cmd = reg | 0x00; //write command
 800178a:	237c      	movs	r3, #124	; 0x7c
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800178c:	2200      	movs	r2, #0
 800178e:	e77d      	b.n	800168c <bmi270_pwr_conf+0x9c>
	uint8_t cmd = reg | 0x00; //write command
 8001790:	237d      	movs	r3, #125	; 0x7d
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001792:	4601      	mov	r1, r0
 8001794:	250e      	movs	r5, #14
 8001796:	4832      	ldr	r0, [pc, #200]	; (8001860 <bmi270_pwr_conf+0x270>)
 8001798:	f88d 5006 	strb.w	r5, [sp, #6]
 800179c:	2200      	movs	r2, #0
	uint8_t cmd = reg | 0x00; //write command
 800179e:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80017a2:	f002 ffc9 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80017a6:	f10d 0107 	add.w	r1, sp, #7
 80017aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017ae:	4622      	mov	r2, r4
 80017b0:	482c      	ldr	r0, [pc, #176]	; (8001864 <bmi270_pwr_conf+0x274>)
 80017b2:	f003 fb5f 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80017b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017ba:	f10d 0106 	add.w	r1, sp, #6
 80017be:	4622      	mov	r2, r4
 80017c0:	4828      	ldr	r0, [pc, #160]	; (8001864 <bmi270_pwr_conf+0x274>)
 80017c2:	f003 fb57 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80017c6:	4826      	ldr	r0, [pc, #152]	; (8001860 <bmi270_pwr_conf+0x270>)
 80017c8:	4622      	mov	r2, r4
 80017ca:	4621      	mov	r1, r4
 80017cc:	f002 ffb4 	bl	8004738 <HAL_GPIO_WritePin>
		bmi270_spi_write_8(REG_ACC_CONF, 0xA8); //enable the acc_filter_perf bit; set acc_bwp to normal mode; set acc_odr to 100 Hz
 80017d0:	25a8      	movs	r5, #168	; 0xa8
	uint8_t cmd = reg | 0x00; //write command
 80017d2:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80017d4:	4822      	ldr	r0, [pc, #136]	; (8001860 <bmi270_pwr_conf+0x270>)
 80017d6:	f88d 5006 	strb.w	r5, [sp, #6]
 80017da:	2200      	movs	r2, #0
 80017dc:	4621      	mov	r1, r4
	uint8_t cmd = reg | 0x00; //write command
 80017de:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80017e2:	f002 ffa9 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80017e6:	f10d 0107 	add.w	r1, sp, #7
 80017ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017ee:	4622      	mov	r2, r4
 80017f0:	481c      	ldr	r0, [pc, #112]	; (8001864 <bmi270_pwr_conf+0x274>)
 80017f2:	f003 fb3f 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80017f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017fa:	f10d 0106 	add.w	r1, sp, #6
 80017fe:	4622      	mov	r2, r4
 8001800:	4818      	ldr	r0, [pc, #96]	; (8001864 <bmi270_pwr_conf+0x274>)
 8001802:	f003 fb37 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001806:	4816      	ldr	r0, [pc, #88]	; (8001860 <bmi270_pwr_conf+0x270>)
 8001808:	4622      	mov	r2, r4
 800180a:	4621      	mov	r1, r4
 800180c:	f002 ff94 	bl	8004738 <HAL_GPIO_WritePin>
		bmi270_spi_write_8(REG_GYR_CONF, 0xA9); //enable the gyr_filter_perf bit; set gyr_bwp to normal mode; set gyr_odr to 200 Hz
 8001810:	25a9      	movs	r5, #169	; 0xa9
	uint8_t cmd = reg | 0x00; //write command
 8001812:	2342      	movs	r3, #66	; 0x42
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001814:	4812      	ldr	r0, [pc, #72]	; (8001860 <bmi270_pwr_conf+0x270>)
 8001816:	f88d 5006 	strb.w	r5, [sp, #6]
 800181a:	2200      	movs	r2, #0
 800181c:	4621      	mov	r1, r4
	uint8_t cmd = reg | 0x00; //write command
 800181e:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001822:	f002 ff89 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001826:	f10d 0107 	add.w	r1, sp, #7
 800182a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800182e:	4622      	mov	r2, r4
 8001830:	480c      	ldr	r0, [pc, #48]	; (8001864 <bmi270_pwr_conf+0x274>)
 8001832:	f003 fb1f 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001836:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800183a:	f10d 0106 	add.w	r1, sp, #6
 800183e:	4622      	mov	r2, r4
 8001840:	4808      	ldr	r0, [pc, #32]	; (8001864 <bmi270_pwr_conf+0x274>)
 8001842:	f003 fb17 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001846:	2502      	movs	r5, #2
 8001848:	4805      	ldr	r0, [pc, #20]	; (8001860 <bmi270_pwr_conf+0x270>)
 800184a:	4622      	mov	r2, r4
 800184c:	4621      	mov	r1, r4
 800184e:	f002 ff73 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001852:	4803      	ldr	r0, [pc, #12]	; (8001860 <bmi270_pwr_conf+0x270>)
 8001854:	f88d 5006 	strb.w	r5, [sp, #6]
	uint8_t cmd = reg | 0x00; //write command
 8001858:	237c      	movs	r3, #124	; 0x7c
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800185a:	2200      	movs	r2, #0
 800185c:	4621      	mov	r1, r4
 800185e:	e719      	b.n	8001694 <bmi270_pwr_conf+0xa4>
 8001860:	40020400 	.word	0x40020400
 8001864:	200063bc 	.word	0x200063bc

08001868 <bmi270_read_gyro>:
uint16_t bmi270_read_gyro(uint8_t axis){
 8001868:	b5f0      	push	{r4, r5, r6, r7, lr}
	data = bmi270_spi_read_8(2 * axis + REG_DATA_14);
 800186a:	f100 0409 	add.w	r4, r0, #9
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800186e:	4f31      	ldr	r7, [pc, #196]	; (8001934 <bmi270_read_gyro+0xcc>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001870:	4d31      	ldr	r5, [pc, #196]	; (8001938 <bmi270_read_gyro+0xd0>)
	data = bmi270_spi_read_8(2 * axis + REG_DATA_14);
 8001872:	0064      	lsls	r4, r4, #1
uint16_t bmi270_read_gyro(uint8_t axis){
 8001874:	b083      	sub	sp, #12
	uint8_t dummy = 0x00;
 8001876:	2600      	movs	r6, #0
	data = bmi270_spi_read_8(2 * axis + REG_DATA_14);
 8001878:	b2e4      	uxtb	r4, r4
	uint8_t cmd = reg | 0x80;
 800187a:	f064 037f 	orn	r3, r4, #127	; 0x7f
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800187e:	4638      	mov	r0, r7
 8001880:	4632      	mov	r2, r6
 8001882:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x80;
 8001884:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t dummy = 0x00;
 8001888:	f88d 6005 	strb.w	r6, [sp, #5]
	uint8_t data = 0x00;
 800188c:	f88d 6006 	strb.w	r6, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001890:	f002 ff52 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001894:	f10d 0107 	add.w	r1, sp, #7
 8001898:	4628      	mov	r0, r5
 800189a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800189e:	2201      	movs	r2, #1
 80018a0:	f003 fae8 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 80018a4:	f10d 0105 	add.w	r1, sp, #5
 80018a8:	4628      	mov	r0, r5
 80018aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ae:	2201      	movs	r2, #1
 80018b0:	f003 fd8a 	bl	80053c8 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80018b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018b8:	f10d 0106 	add.w	r1, sp, #6
 80018bc:	4628      	mov	r0, r5
 80018be:	2201      	movs	r2, #1
 80018c0:	f003 fd82 	bl	80053c8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80018c4:	2201      	movs	r2, #1
 80018c6:	4638      	mov	r0, r7
 80018c8:	4611      	mov	r1, r2
	data |= bmi270_spi_read_8(2 * axis + REG_DATA_14 + 1)<<8;
 80018ca:	3401      	adds	r4, #1
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80018cc:	f002 ff34 	bl	8004738 <HAL_GPIO_WritePin>
	uint8_t cmd = reg | 0x80;
 80018d0:	f064 047f 	orn	r4, r4, #127	; 0x7f
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80018d4:	4632      	mov	r2, r6
 80018d6:	4638      	mov	r0, r7
 80018d8:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x80;
 80018da:	f88d 4007 	strb.w	r4, [sp, #7]
	uint8_t dummy = 0x00;
 80018de:	f88d 6005 	strb.w	r6, [sp, #5]
	return data;
 80018e2:	f89d 4006 	ldrb.w	r4, [sp, #6]
	uint8_t data = 0x00;
 80018e6:	f88d 6006 	strb.w	r6, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80018ea:	f002 ff25 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80018ee:	f10d 0107 	add.w	r1, sp, #7
 80018f2:	4628      	mov	r0, r5
 80018f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018f8:	2201      	movs	r2, #1
 80018fa:	f003 fabb 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 80018fe:	f10d 0105 	add.w	r1, sp, #5
 8001902:	4628      	mov	r0, r5
 8001904:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001908:	2201      	movs	r2, #1
 800190a:	f003 fd5d 	bl	80053c8 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 800190e:	f10d 0106 	add.w	r1, sp, #6
 8001912:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001916:	4628      	mov	r0, r5
 8001918:	2201      	movs	r2, #1
 800191a:	f003 fd55 	bl	80053c8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 800191e:	2201      	movs	r2, #1
 8001920:	4638      	mov	r0, r7
 8001922:	4611      	mov	r1, r2
 8001924:	f002 ff08 	bl	8004738 <HAL_GPIO_WritePin>
	return data;
 8001928:	f89d 0006 	ldrb.w	r0, [sp, #6]
}
 800192c:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
 8001930:	b003      	add	sp, #12
 8001932:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001934:	40020400 	.word	0x40020400
 8001938:	200063bc 	.word	0x200063bc

0800193c <bmi270_read_accel>:
uint16_t bmi270_read_accel(uint8_t axis){
 800193c:	b5f0      	push	{r4, r5, r6, r7, lr}
	data = bmi270_spi_read_8(2 * axis + REG_DATA_8);
 800193e:	1d84      	adds	r4, r0, #6
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001940:	4f31      	ldr	r7, [pc, #196]	; (8001a08 <bmi270_read_accel+0xcc>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001942:	4d32      	ldr	r5, [pc, #200]	; (8001a0c <bmi270_read_accel+0xd0>)
	data = bmi270_spi_read_8(2 * axis + REG_DATA_8);
 8001944:	0064      	lsls	r4, r4, #1
uint16_t bmi270_read_accel(uint8_t axis){
 8001946:	b083      	sub	sp, #12
	uint8_t dummy = 0x00;
 8001948:	2600      	movs	r6, #0
	data = bmi270_spi_read_8(2 * axis + REG_DATA_8);
 800194a:	b2e4      	uxtb	r4, r4
	uint8_t cmd = reg | 0x80;
 800194c:	f064 037f 	orn	r3, r4, #127	; 0x7f
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001950:	4638      	mov	r0, r7
 8001952:	4632      	mov	r2, r6
 8001954:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x80;
 8001956:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t dummy = 0x00;
 800195a:	f88d 6005 	strb.w	r6, [sp, #5]
	uint8_t data = 0x00;
 800195e:	f88d 6006 	strb.w	r6, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001962:	f002 fee9 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001966:	f10d 0107 	add.w	r1, sp, #7
 800196a:	4628      	mov	r0, r5
 800196c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001970:	2201      	movs	r2, #1
 8001972:	f003 fa7f 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001976:	f10d 0105 	add.w	r1, sp, #5
 800197a:	4628      	mov	r0, r5
 800197c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001980:	2201      	movs	r2, #1
 8001982:	f003 fd21 	bl	80053c8 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001986:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800198a:	f10d 0106 	add.w	r1, sp, #6
 800198e:	4628      	mov	r0, r5
 8001990:	2201      	movs	r2, #1
 8001992:	f003 fd19 	bl	80053c8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001996:	2201      	movs	r2, #1
 8001998:	4638      	mov	r0, r7
 800199a:	4611      	mov	r1, r2
	data |= (bmi270_spi_read_8(2 * axis + REG_DATA_8 + 1)<<8);
 800199c:	3401      	adds	r4, #1
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 800199e:	f002 fecb 	bl	8004738 <HAL_GPIO_WritePin>
	uint8_t cmd = reg | 0x80;
 80019a2:	f064 047f 	orn	r4, r4, #127	; 0x7f
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80019a6:	4632      	mov	r2, r6
 80019a8:	4638      	mov	r0, r7
 80019aa:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x80;
 80019ac:	f88d 4007 	strb.w	r4, [sp, #7]
	uint8_t dummy = 0x00;
 80019b0:	f88d 6005 	strb.w	r6, [sp, #5]
	return data;
 80019b4:	f89d 4006 	ldrb.w	r4, [sp, #6]
	uint8_t data = 0x00;
 80019b8:	f88d 6006 	strb.w	r6, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80019bc:	f002 febc 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80019c0:	f10d 0107 	add.w	r1, sp, #7
 80019c4:	4628      	mov	r0, r5
 80019c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019ca:	2201      	movs	r2, #1
 80019cc:	f003 fa52 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 80019d0:	f10d 0105 	add.w	r1, sp, #5
 80019d4:	4628      	mov	r0, r5
 80019d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019da:	2201      	movs	r2, #1
 80019dc:	f003 fcf4 	bl	80053c8 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80019e0:	f10d 0106 	add.w	r1, sp, #6
 80019e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019e8:	4628      	mov	r0, r5
 80019ea:	2201      	movs	r2, #1
 80019ec:	f003 fcec 	bl	80053c8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80019f0:	2201      	movs	r2, #1
 80019f2:	4638      	mov	r0, r7
 80019f4:	4611      	mov	r1, r2
 80019f6:	f002 fe9f 	bl	8004738 <HAL_GPIO_WritePin>
	return data;
 80019fa:	f89d 0006 	ldrb.w	r0, [sp, #6]
}
 80019fe:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
 8001a02:	b003      	add	sp, #12
 8001a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40020400 	.word	0x40020400
 8001a0c:	200063bc 	.word	0x200063bc

08001a10 <bmi270_spi_write_8>:
void bmi270_spi_write_8(uint8_t reg, uint8_t data) {
 8001a10:	b570      	push	{r4, r5, r6, lr}
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a12:	4c12      	ldr	r4, [pc, #72]	; (8001a5c <bmi270_spi_write_8+0x4c>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001a14:	4d12      	ldr	r5, [pc, #72]	; (8001a60 <bmi270_spi_write_8+0x50>)
void bmi270_spi_write_8(uint8_t reg, uint8_t data) {
 8001a16:	b084      	sub	sp, #16
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4606      	mov	r6, r0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	4620      	mov	r0, r4
 8001a20:	2101      	movs	r1, #1
void bmi270_spi_write_8(uint8_t reg, uint8_t data) {
 8001a22:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t cmd = reg | 0x00; //write command
 8001a26:	f88d 600f 	strb.w	r6, [sp, #15]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a2a:	f002 fe85 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001a2e:	f10d 010f 	add.w	r1, sp, #15
 8001a32:	4628      	mov	r0, r5
 8001a34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f003 fa1b 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001a3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a42:	f10d 0107 	add.w	r1, sp, #7
 8001a46:	4628      	mov	r0, r5
 8001a48:	2201      	movs	r2, #1
 8001a4a:	f003 fa13 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001a4e:	2201      	movs	r2, #1
 8001a50:	4620      	mov	r0, r4
 8001a52:	4611      	mov	r1, r2
 8001a54:	f002 fe70 	bl	8004738 <HAL_GPIO_WritePin>
}
 8001a58:	b004      	add	sp, #16
 8001a5a:	bd70      	pop	{r4, r5, r6, pc}
 8001a5c:	40020400 	.word	0x40020400
 8001a60:	200063bc 	.word	0x200063bc

08001a64 <bmi270_getGyroConf>:
void bmi270_getGyroConf(IMU *Imu){
 8001a64:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a66:	4f22      	ldr	r7, [pc, #136]	; (8001af0 <bmi270_getGyroConf+0x8c>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001a68:	4e22      	ldr	r6, [pc, #136]	; (8001af4 <bmi270_getGyroConf+0x90>)
void bmi270_getGyroConf(IMU *Imu){
 8001a6a:	b083      	sub	sp, #12
	uint8_t dummy = 0x00;
 8001a6c:	2400      	movs	r4, #0
void bmi270_getGyroConf(IMU *Imu){
 8001a6e:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a70:	4622      	mov	r2, r4
 8001a72:	4638      	mov	r0, r7
	uint8_t cmd = reg | 0x80;
 8001a74:	23c2      	movs	r3, #194	; 0xc2
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a76:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x80;
 8001a78:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t dummy = 0x00;
 8001a7c:	f88d 4005 	strb.w	r4, [sp, #5]
	uint8_t data = 0x00;
 8001a80:	f88d 4006 	strb.w	r4, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a84:	f002 fe58 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001a88:	f10d 0107 	add.w	r1, sp, #7
 8001a8c:	4630      	mov	r0, r6
 8001a8e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a92:	2201      	movs	r2, #1
 8001a94:	f003 f9ee 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001a98:	f10d 0105 	add.w	r1, sp, #5
 8001a9c:	4630      	mov	r0, r6
 8001a9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f003 fc90 	bl	80053c8 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001aa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aac:	f10d 0106 	add.w	r1, sp, #6
 8001ab0:	4630      	mov	r0, r6
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	f003 fc88 	bl	80053c8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	4611      	mov	r1, r2
 8001abc:	4638      	mov	r0, r7
 8001abe:	f002 fe3b 	bl	8004738 <HAL_GPIO_WritePin>
	return data;
 8001ac2:	f89d 3006 	ldrb.w	r3, [sp, #6]
	Imu->gyr_odr = read_data&0x0F;
 8001ac6:	4622      	mov	r2, r4
 8001ac8:	f003 010f 	and.w	r1, r3, #15
 8001acc:	f361 0207 	bfi	r2, r1, #0, #8
	Imu->gyr_bwp = read_data&0x30;
 8001ad0:	f003 0130 	and.w	r1, r3, #48	; 0x30
	Imu->gyr_odr = read_data&0x0F;
 8001ad4:	f361 220f 	bfi	r2, r1, #8, #8
	Imu->gyr_noise_perf = read_data&0x40;
 8001ad8:	f003 0140 	and.w	r1, r3, #64	; 0x40
	Imu->gyr_odr = read_data&0x0F;
 8001adc:	f361 4217 	bfi	r2, r1, #16, #8
	Imu->gyr_filter_perf = read_data&0x80;
 8001ae0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
	Imu->gyr_odr = read_data&0x0F;
 8001ae4:	f363 621f 	bfi	r2, r3, #24, #8
 8001ae8:	f8c5 2066 	str.w	r2, [r5, #102]	; 0x66
}
 8001aec:	b003      	add	sp, #12
 8001aee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001af0:	40020400 	.word	0x40020400
 8001af4:	200063bc 	.word	0x200063bc

08001af8 <bmi270_setGyroConf>:
void bmi270_setGyroConf(IMU *Imu){
 8001af8:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001afa:	4c43      	ldr	r4, [pc, #268]	; (8001c08 <bmi270_setGyroConf+0x110>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001afc:	4d43      	ldr	r5, [pc, #268]	; (8001c0c <bmi270_setGyroConf+0x114>)
 8001afe:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
void bmi270_setGyroConf(IMU *Imu){
 8001b02:	b083      	sub	sp, #12
 8001b04:	4606      	mov	r6, r0
	uint8_t cmd = reg | 0x00; //write command
 8001b06:	2742      	movs	r7, #66	; 0x42
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001b08:	4620      	mov	r0, r4
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t cmd = reg | 0x00; //write command
 8001b12:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001b16:	f002 fe0f 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001b1a:	f10d 0107 	add.w	r1, sp, #7
 8001b1e:	4628      	mov	r0, r5
 8001b20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b24:	2201      	movs	r2, #1
 8001b26:	f003 f9a5 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001b2a:	f10d 0106 	add.w	r1, sp, #6
 8001b2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b32:	4628      	mov	r0, r5
 8001b34:	2201      	movs	r2, #1
 8001b36:	f003 f99d 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	4611      	mov	r1, r2
 8001b40:	f002 fdfa 	bl	8004738 <HAL_GPIO_WritePin>
	bmi270_spi_write_8(REG_GYR_CONF, Imu->gyr_bwp);
 8001b44:	f896 3067 	ldrb.w	r3, [r6, #103]	; 0x67
 8001b48:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001b4c:	4620      	mov	r0, r4
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001b52:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001b56:	f002 fdef 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001b5a:	f10d 0107 	add.w	r1, sp, #7
 8001b5e:	4628      	mov	r0, r5
 8001b60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b64:	2201      	movs	r2, #1
 8001b66:	f003 f985 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001b6a:	f10d 0106 	add.w	r1, sp, #6
 8001b6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b72:	4628      	mov	r0, r5
 8001b74:	2201      	movs	r2, #1
 8001b76:	f003 f97d 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	4620      	mov	r0, r4
 8001b7e:	4611      	mov	r1, r2
 8001b80:	f002 fdda 	bl	8004738 <HAL_GPIO_WritePin>
	bmi270_spi_write_8(REG_GYR_CONF, Imu->gyr_noise_perf);
 8001b84:	f896 3068 	ldrb.w	r3, [r6, #104]	; 0x68
 8001b88:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001b8c:	4620      	mov	r0, r4
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001b92:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001b96:	f002 fdcf 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001b9a:	f10d 0107 	add.w	r1, sp, #7
 8001b9e:	4628      	mov	r0, r5
 8001ba0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f003 f965 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001baa:	f10d 0106 	add.w	r1, sp, #6
 8001bae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bb2:	4628      	mov	r0, r5
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f003 f95d 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001bba:	2201      	movs	r2, #1
 8001bbc:	4620      	mov	r0, r4
 8001bbe:	4611      	mov	r1, r2
 8001bc0:	f002 fdba 	bl	8004738 <HAL_GPIO_WritePin>
	bmi270_spi_write_8(REG_GYR_CONF, Imu->gyr_filter_perf);
 8001bc4:	f896 3069 	ldrb.w	r3, [r6, #105]	; 0x69
 8001bc8:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001bcc:	4620      	mov	r0, r4
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001bd2:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001bd6:	f002 fdaf 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001bda:	f10d 0107 	add.w	r1, sp, #7
 8001bde:	4628      	mov	r0, r5
 8001be0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001be4:	2201      	movs	r2, #1
 8001be6:	f003 f945 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001bea:	f10d 0106 	add.w	r1, sp, #6
 8001bee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bf2:	4628      	mov	r0, r5
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f003 f93d 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	4620      	mov	r0, r4
 8001bfe:	4611      	mov	r1, r2
 8001c00:	f002 fd9a 	bl	8004738 <HAL_GPIO_WritePin>
}
 8001c04:	b003      	add	sp, #12
 8001c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c08:	40020400 	.word	0x40020400
 8001c0c:	200063bc 	.word	0x200063bc

08001c10 <bmi270_getAccConf>:
void bmi270_getAccConf(IMU *Imu){
 8001c10:	b570      	push	{r4, r5, r6, lr}
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001c12:	4e1e      	ldr	r6, [pc, #120]	; (8001c8c <bmi270_getAccConf+0x7c>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001c14:	4d1e      	ldr	r5, [pc, #120]	; (8001c90 <bmi270_getAccConf+0x80>)
void bmi270_getAccConf(IMU *Imu){
 8001c16:	b082      	sub	sp, #8
 8001c18:	4604      	mov	r4, r0
	uint8_t dummy = 0x00;
 8001c1a:	2200      	movs	r2, #0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001c1c:	4630      	mov	r0, r6
	uint8_t cmd = reg | 0x80;
 8001c1e:	23c0      	movs	r3, #192	; 0xc0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001c20:	2101      	movs	r1, #1
	uint8_t dummy = 0x00;
 8001c22:	f88d 2005 	strb.w	r2, [sp, #5]
	uint8_t data = 0x00;
 8001c26:	f88d 2006 	strb.w	r2, [sp, #6]
	uint8_t cmd = reg | 0x80;
 8001c2a:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001c2e:	f002 fd83 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001c32:	f10d 0107 	add.w	r1, sp, #7
 8001c36:	4628      	mov	r0, r5
 8001c38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f003 f919 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001c42:	f10d 0105 	add.w	r1, sp, #5
 8001c46:	4628      	mov	r0, r5
 8001c48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f003 fbbb 	bl	80053c8 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001c52:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c56:	f10d 0106 	add.w	r1, sp, #6
 8001c5a:	4628      	mov	r0, r5
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	f003 fbb3 	bl	80053c8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001c62:	2201      	movs	r2, #1
 8001c64:	4611      	mov	r1, r2
 8001c66:	4630      	mov	r0, r6
 8001c68:	f002 fd66 	bl	8004738 <HAL_GPIO_WritePin>
	return data;
 8001c6c:	f89d 3006 	ldrb.w	r3, [sp, #6]
	Imu->acc_odr = read_data&0x0F;
 8001c70:	f003 010f 	and.w	r1, r3, #15
	Imu->acc_bwp = read_data&0x70;
 8001c74:	f003 0270 	and.w	r2, r3, #112	; 0x70
	Imu->acc_filter_perf = read_data&0x80;
 8001c78:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
	Imu->acc_odr = read_data&0x0F;
 8001c7c:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
	Imu->acc_bwp = read_data&0x70;
 8001c80:	f884 206b 	strb.w	r2, [r4, #107]	; 0x6b
	Imu->acc_filter_perf = read_data&0x80;
 8001c84:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
}
 8001c88:	b002      	add	sp, #8
 8001c8a:	bd70      	pop	{r4, r5, r6, pc}
 8001c8c:	40020400 	.word	0x40020400
 8001c90:	200063bc 	.word	0x200063bc

08001c94 <bmi270_setAccConf>:
void bmi270_setAccConf(IMU *Imu){
 8001c94:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001c96:	4c33      	ldr	r4, [pc, #204]	; (8001d64 <bmi270_setAccConf+0xd0>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001c98:	4d33      	ldr	r5, [pc, #204]	; (8001d68 <bmi270_setAccConf+0xd4>)
 8001c9a:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
void bmi270_setAccConf(IMU *Imu){
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	4606      	mov	r6, r0
	uint8_t cmd = reg | 0x00; //write command
 8001ca2:	2740      	movs	r7, #64	; 0x40
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001ca4:	4620      	mov	r0, r4
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2101      	movs	r1, #1
 8001caa:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t cmd = reg | 0x00; //write command
 8001cae:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001cb2:	f002 fd41 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001cb6:	f10d 0107 	add.w	r1, sp, #7
 8001cba:	4628      	mov	r0, r5
 8001cbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	f003 f8d7 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001cc6:	f10d 0106 	add.w	r1, sp, #6
 8001cca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cce:	4628      	mov	r0, r5
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f003 f8cf 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	4620      	mov	r0, r4
 8001cda:	4611      	mov	r1, r2
 8001cdc:	f002 fd2c 	bl	8004738 <HAL_GPIO_WritePin>
	bmi270_spi_write_8(REG_ACC_CONF, Imu->acc_bwp);
 8001ce0:	f896 306b 	ldrb.w	r3, [r6, #107]	; 0x6b
 8001ce4:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001ce8:	4620      	mov	r0, r4
 8001cea:	2200      	movs	r2, #0
 8001cec:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001cee:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001cf2:	f002 fd21 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001cf6:	f10d 0107 	add.w	r1, sp, #7
 8001cfa:	4628      	mov	r0, r5
 8001cfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d00:	2201      	movs	r2, #1
 8001d02:	f003 f8b7 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001d06:	f10d 0106 	add.w	r1, sp, #6
 8001d0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d0e:	4628      	mov	r0, r5
 8001d10:	2201      	movs	r2, #1
 8001d12:	f003 f8af 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001d16:	2201      	movs	r2, #1
 8001d18:	4620      	mov	r0, r4
 8001d1a:	4611      	mov	r1, r2
 8001d1c:	f002 fd0c 	bl	8004738 <HAL_GPIO_WritePin>
	bmi270_spi_write_8(REG_ACC_CONF, Imu->acc_filter_perf);
 8001d20:	f896 306c 	ldrb.w	r3, [r6, #108]	; 0x6c
 8001d24:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001d28:	4620      	mov	r0, r4
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001d2e:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001d32:	f002 fd01 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001d36:	f10d 0107 	add.w	r1, sp, #7
 8001d3a:	4628      	mov	r0, r5
 8001d3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d40:	2201      	movs	r2, #1
 8001d42:	f003 f897 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001d46:	f10d 0106 	add.w	r1, sp, #6
 8001d4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d4e:	4628      	mov	r0, r5
 8001d50:	2201      	movs	r2, #1
 8001d52:	f003 f88f 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001d56:	2201      	movs	r2, #1
 8001d58:	4620      	mov	r0, r4
 8001d5a:	4611      	mov	r1, r2
 8001d5c:	f002 fcec 	bl	8004738 <HAL_GPIO_WritePin>
}
 8001d60:	b003      	add	sp, #12
 8001d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d64:	40020400 	.word	0x40020400
 8001d68:	200063bc 	.word	0x200063bc

08001d6c <bmi270_getGyroRange>:
void bmi270_getGyroRange(IMU *Imu){
 8001d6c:	b510      	push	{r4, lr}
 8001d6e:	b082      	sub	sp, #8
	uint8_t dummy = 0x00;
 8001d70:	2200      	movs	r2, #0
	uint8_t cmd = reg | 0x80;
 8001d72:	23c3      	movs	r3, #195	; 0xc3
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001d74:	2101      	movs	r1, #1
void bmi270_getGyroRange(IMU *Imu){
 8001d76:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001d78:	482e      	ldr	r0, [pc, #184]	; (8001e34 <bmi270_getGyroRange+0xc8>)
	uint8_t dummy = 0x00;
 8001d7a:	f88d 2005 	strb.w	r2, [sp, #5]
	uint8_t data = 0x00;
 8001d7e:	f88d 2006 	strb.w	r2, [sp, #6]
	uint8_t cmd = reg | 0x80;
 8001d82:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001d86:	f002 fcd7 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001d8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d8e:	2201      	movs	r2, #1
 8001d90:	f10d 0107 	add.w	r1, sp, #7
 8001d94:	4828      	ldr	r0, [pc, #160]	; (8001e38 <bmi270_getGyroRange+0xcc>)
 8001d96:	f003 f86d 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001d9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d9e:	2201      	movs	r2, #1
 8001da0:	f10d 0105 	add.w	r1, sp, #5
 8001da4:	4824      	ldr	r0, [pc, #144]	; (8001e38 <bmi270_getGyroRange+0xcc>)
 8001da6:	f003 fb0f 	bl	80053c8 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001daa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dae:	2201      	movs	r2, #1
 8001db0:	f10d 0106 	add.w	r1, sp, #6
 8001db4:	4820      	ldr	r0, [pc, #128]	; (8001e38 <bmi270_getGyroRange+0xcc>)
 8001db6:	f003 fb07 	bl	80053c8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001dba:	2201      	movs	r2, #1
 8001dbc:	481d      	ldr	r0, [pc, #116]	; (8001e34 <bmi270_getGyroRange+0xc8>)
 8001dbe:	4611      	mov	r1, r2
 8001dc0:	f002 fcba 	bl	8004738 <HAL_GPIO_WritePin>
	return data;
 8001dc4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001dc8:	2b04      	cmp	r3, #4
 8001dca:	d82c      	bhi.n	8001e26 <bmi270_getGyroRange+0xba>
 8001dcc:	e8df f003 	tbb	[pc, r3]
 8001dd0:	231b130b 	.word	0x231b130b
 8001dd4:	03          	.byte	0x03
 8001dd5:	00          	.byte	0x00
		Imu->gyr_range = BMI270_GYRO_125_DPS;
 8001dd6:	4b19      	ldr	r3, [pc, #100]	; (8001e3c <bmi270_getGyroRange+0xd0>)
		break;
 8001dd8:	eddf 7a19 	vldr	s15, [pc, #100]	; 8001e40 <bmi270_getGyroRange+0xd4>
		Imu->gyr_range = BMI270_GYRO_125_DPS;
 8001ddc:	6023      	str	r3, [r4, #0]
	Imu->inv_gyr_range = 1/Imu->gyr_range;
 8001dde:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8001de2:	b002      	add	sp, #8
 8001de4:	bd10      	pop	{r4, pc}
		Imu->gyr_range = BMI270_GYRO_2000_DPS;
 8001de6:	4b17      	ldr	r3, [pc, #92]	; (8001e44 <bmi270_getGyroRange+0xd8>)
		break;
 8001de8:	eddf 7a17 	vldr	s15, [pc, #92]	; 8001e48 <bmi270_getGyroRange+0xdc>
		Imu->gyr_range = BMI270_GYRO_2000_DPS;
 8001dec:	6023      	str	r3, [r4, #0]
	Imu->inv_gyr_range = 1/Imu->gyr_range;
 8001dee:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8001df2:	b002      	add	sp, #8
 8001df4:	bd10      	pop	{r4, pc}
		Imu->gyr_range = BMI270_GYRO_1000_DPS;
 8001df6:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <bmi270_getGyroRange+0xe0>)
		break;
 8001df8:	eddf 7a15 	vldr	s15, [pc, #84]	; 8001e50 <bmi270_getGyroRange+0xe4>
		Imu->gyr_range = BMI270_GYRO_1000_DPS;
 8001dfc:	6023      	str	r3, [r4, #0]
	Imu->inv_gyr_range = 1/Imu->gyr_range;
 8001dfe:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8001e02:	b002      	add	sp, #8
 8001e04:	bd10      	pop	{r4, pc}
		Imu->gyr_range = BMI270_GYRO_500_DPS;
 8001e06:	4b13      	ldr	r3, [pc, #76]	; (8001e54 <bmi270_getGyroRange+0xe8>)
		break;
 8001e08:	eddf 7a13 	vldr	s15, [pc, #76]	; 8001e58 <bmi270_getGyroRange+0xec>
		Imu->gyr_range = BMI270_GYRO_500_DPS;
 8001e0c:	6023      	str	r3, [r4, #0]
	Imu->inv_gyr_range = 1/Imu->gyr_range;
 8001e0e:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8001e12:	b002      	add	sp, #8
 8001e14:	bd10      	pop	{r4, pc}
		Imu->gyr_range = BMI270_GYRO_250_DPS;
 8001e16:	4b11      	ldr	r3, [pc, #68]	; (8001e5c <bmi270_getGyroRange+0xf0>)
		break;
 8001e18:	eddf 7a11 	vldr	s15, [pc, #68]	; 8001e60 <bmi270_getGyroRange+0xf4>
		Imu->gyr_range = BMI270_GYRO_250_DPS;
 8001e1c:	6023      	str	r3, [r4, #0]
	Imu->inv_gyr_range = 1/Imu->gyr_range;
 8001e1e:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8001e22:	b002      	add	sp, #8
 8001e24:	bd10      	pop	{r4, pc}
 8001e26:	ed94 7a00 	vldr	s14, [r4]
 8001e2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e32:	e7d4      	b.n	8001dde <bmi270_getGyroRange+0x72>
 8001e34:	40020400 	.word	0x40020400
 8001e38:	200063bc 	.word	0x200063bc
 8001e3c:	4383126f 	.word	0x4383126f
 8001e40:	3b79ffff 	.word	0x3b79ffff
 8001e44:	4183126f 	.word	0x4183126f
 8001e48:	3d79ffff 	.word	0x3d79ffff
 8001e4c:	4203126f 	.word	0x4203126f
 8001e50:	3cf9ffff 	.word	0x3cf9ffff
 8001e54:	4283126f 	.word	0x4283126f
 8001e58:	3c79ffff 	.word	0x3c79ffff
 8001e5c:	4303126f 	.word	0x4303126f
 8001e60:	3bf9ffff 	.word	0x3bf9ffff

08001e64 <bmi270_getAccelRange>:
void bmi270_getAccelRange(IMU *Imu){
 8001e64:	b510      	push	{r4, lr}
 8001e66:	b082      	sub	sp, #8
	uint8_t dummy = 0x00;
 8001e68:	2200      	movs	r2, #0
	uint8_t cmd = reg | 0x80;
 8001e6a:	23c1      	movs	r3, #193	; 0xc1
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001e6c:	2101      	movs	r1, #1
void bmi270_getAccelRange(IMU *Imu){
 8001e6e:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001e70:	482c      	ldr	r0, [pc, #176]	; (8001f24 <bmi270_getAccelRange+0xc0>)
	uint8_t dummy = 0x00;
 8001e72:	f88d 2005 	strb.w	r2, [sp, #5]
	uint8_t data = 0x00;
 8001e76:	f88d 2006 	strb.w	r2, [sp, #6]
	uint8_t cmd = reg | 0x80;
 8001e7a:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001e7e:	f002 fc5b 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001e82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e86:	2201      	movs	r2, #1
 8001e88:	f10d 0107 	add.w	r1, sp, #7
 8001e8c:	4826      	ldr	r0, [pc, #152]	; (8001f28 <bmi270_getAccelRange+0xc4>)
 8001e8e:	f002 fff1 	bl	8004e74 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001e92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e96:	2201      	movs	r2, #1
 8001e98:	f10d 0105 	add.w	r1, sp, #5
 8001e9c:	4822      	ldr	r0, [pc, #136]	; (8001f28 <bmi270_getAccelRange+0xc4>)
 8001e9e:	f003 fa93 	bl	80053c8 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001ea2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f10d 0106 	add.w	r1, sp, #6
 8001eac:	481e      	ldr	r0, [pc, #120]	; (8001f28 <bmi270_getAccelRange+0xc4>)
 8001eae:	f003 fa8b 	bl	80053c8 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	481b      	ldr	r0, [pc, #108]	; (8001f24 <bmi270_getAccelRange+0xc0>)
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	f002 fc3e 	bl	8004738 <HAL_GPIO_WritePin>
	return data;
 8001ebc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001ec0:	2b03      	cmp	r3, #3
 8001ec2:	d827      	bhi.n	8001f14 <bmi270_getAccelRange+0xb0>
 8001ec4:	e8df f003 	tbb	[pc, r3]
 8001ec8:	021d140b 	.word	0x021d140b
		Imu->acc_range = BMI270_ACCEL_16G;
 8001ecc:	f04f 438a 	mov.w	r3, #1157627904	; 0x45000000
		break;
 8001ed0:	eddf 7a16 	vldr	s15, [pc, #88]	; 8001f2c <bmi270_getAccelRange+0xc8>
		Imu->acc_range = BMI270_ACCEL_16G;
 8001ed4:	6063      	str	r3, [r4, #4]
	Imu->inv_acc_range = 1/Imu->acc_range;
 8001ed6:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8001eda:	b002      	add	sp, #8
 8001edc:	bd10      	pop	{r4, pc}
		break;
 8001ede:	eddf 7a14 	vldr	s15, [pc, #80]	; 8001f30 <bmi270_getAccelRange+0xcc>
		Imu->acc_range = BMI270_ACCEL_2G;
 8001ee2:	f04f 438d 	mov.w	r3, #1182793728	; 0x46800000
 8001ee6:	6063      	str	r3, [r4, #4]
	Imu->inv_acc_range = 1/Imu->acc_range;
 8001ee8:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8001eec:	b002      	add	sp, #8
 8001eee:	bd10      	pop	{r4, pc}
		break;
 8001ef0:	eddf 7a10 	vldr	s15, [pc, #64]	; 8001f34 <bmi270_getAccelRange+0xd0>
		Imu->acc_range = BMI270_ACCEL_4G;
 8001ef4:	f04f 438c 	mov.w	r3, #1174405120	; 0x46000000
 8001ef8:	6063      	str	r3, [r4, #4]
	Imu->inv_acc_range = 1/Imu->acc_range;
 8001efa:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8001efe:	b002      	add	sp, #8
 8001f00:	bd10      	pop	{r4, pc}
		break;
 8001f02:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8001f38 <bmi270_getAccelRange+0xd4>
		Imu->acc_range = BMI270_ACCEL_8G;
 8001f06:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 8001f0a:	6063      	str	r3, [r4, #4]
	Imu->inv_acc_range = 1/Imu->acc_range;
 8001f0c:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8001f10:	b002      	add	sp, #8
 8001f12:	bd10      	pop	{r4, pc}
 8001f14:	ed94 7a01 	vldr	s14, [r4, #4]
 8001f18:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001f1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f20:	e7d9      	b.n	8001ed6 <bmi270_getAccelRange+0x72>
 8001f22:	bf00      	nop
 8001f24:	40020400 	.word	0x40020400
 8001f28:	200063bc 	.word	0x200063bc
 8001f2c:	3a000000 	.word	0x3a000000
 8001f30:	38800000 	.word	0x38800000
 8001f34:	39000000 	.word	0x39000000
 8001f38:	39800000 	.word	0x39800000

08001f3c <bmi270_calibrateInit>:
	Imu->calibration_c = 0;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	f8a0 3064 	strh.w	r3, [r0, #100]	; 0x64
	Imu->gyr_lim_min_x = lim;
 8001f42:	ed80 0a10 	vstr	s0, [r0, #64]	; 0x40
	Imu->gyr_lim_min_y = lim;
 8001f46:	ed80 0a11 	vstr	s0, [r0, #68]	; 0x44
	Imu->gyr_lim_min_z = lim;
 8001f4a:	ed80 0a12 	vstr	s0, [r0, #72]	; 0x48
	Imu->gyr_lim_max_x = lim;
 8001f4e:	ed80 0a13 	vstr	s0, [r0, #76]	; 0x4c
	Imu->gyr_lim_max_y = lim;
 8001f52:	ed80 0a14 	vstr	s0, [r0, #80]	; 0x50
	Imu->gyr_lim_max_z = lim;
 8001f56:	ed80 0a15 	vstr	s0, [r0, #84]	; 0x54
}
 8001f5a:	4770      	bx	lr

08001f5c <drv8313_init>:
 * 1: Set nRESET and nSLEEP to inactive HIGH to enable the three phase H-bridge.
 * 2: Read the nFAULT pin. If the pin is active HIGH, the initialization stops. If inactive LOW, the procedure continues.
 * 3: Pass references to timers and timer channels so that the PWM function of each timer may be used.
 * 4: Start PWM.
 */
uint8_t drv8313_init(MotorDriver *driver, TIM_HandleTypeDef *htim) {
 8001f5c:	b570      	push	{r4, r5, r6, lr}
 8001f5e:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(PINBUS_DRV8313, PIN_nSLEEP, GPIO_PIN_SET); /* Enable the unit by setting nRESET + nSLEEP to HIGH*/
 8001f60:	484f      	ldr	r0, [pc, #316]	; (80020a0 <drv8313_init+0x144>)
uint8_t drv8313_init(MotorDriver *driver, TIM_HandleTypeDef *htim) {
 8001f62:	460e      	mov	r6, r1
 8001f64:	ed2d 8b02 	vpush	{d8}
	HAL_GPIO_WritePin(PINBUS_DRV8313, PIN_nSLEEP, GPIO_PIN_SET); /* Enable the unit by setting nRESET + nSLEEP to HIGH*/
 8001f68:	2201      	movs	r2, #1
 8001f6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
//	HAL_Delay(1); //Misread prevention delay.

	/* Wait for nFAULT to flag inactive HIGH, before init */
	while(!HAL_GPIO_ReadPin(PINBUS_DRV8313, driver->PIN_nFAULT)) {
 8001f6e:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(PINBUS_DRV8313, PIN_nSLEEP, GPIO_PIN_SET); /* Enable the unit by setting nRESET + nSLEEP to HIGH*/
 8001f70:	f002 fbe2 	bl	8004738 <HAL_GPIO_WritePin>
	while(!HAL_GPIO_ReadPin(PINBUS_DRV8313, driver->PIN_nFAULT)) {
 8001f74:	8861      	ldrh	r1, [r4, #2]
 8001f76:	4628      	mov	r0, r5
 8001f78:	f002 fbd8 	bl	800472c <HAL_GPIO_ReadPin>
 8001f7c:	2800      	cmp	r0, #0
 8001f7e:	d0f9      	beq.n	8001f74 <drv8313_init+0x18>
	}

	driver->update_ctr = 0;
 8001f80:	f44f 3100 	mov.w	r1, #131072	; 0x20000
	driver->update_goal = 2;

	driver->timer = htim;

	driver->pwm_ch1 = TIM_CHANNEL_1;
 8001f84:	f44f 6280 	mov.w	r2, #1024	; 0x400
	driver->pwm_ch2 = TIM_CHANNEL_2;
	driver->pwm_ch3 = TIM_CHANNEL_3;
 8001f88:	2308      	movs	r3, #8
	driver->update_ctr = 0;
 8001f8a:	6061      	str	r1, [r4, #4]
	driver->pwm_ch1 = TIM_CHANNEL_1;
 8001f8c:	f8a4 2174 	strh.w	r2, [r4, #372]	; 0x174
	driver->pwm_ch3 = TIM_CHANNEL_3;
 8001f90:	f884 3176 	strb.w	r3, [r4, #374]	; 0x176

	/* PID config */
	PID_Init(&driver->d_reg);
 8001f94:	f104 0030 	add.w	r0, r4, #48	; 0x30
	driver->timer = htim;
 8001f98:	f8c4 6170 	str.w	r6, [r4, #368]	; 0x170
	PID_Init(&driver->d_reg);
 8001f9c:	f001 faa6 	bl	80034ec <PID_Init>
	PID_Init(&driver->q_reg);
 8001fa0:	f104 0064 	add.w	r0, r4, #100	; 0x64
 8001fa4:	f001 faa2 	bl	80034ec <PID_Init>
	PID_Init(&driver->speed_reg);
 8001fa8:	f104 0098 	add.w	r0, r4, #152	; 0x98
 8001fac:	f001 fa9e 	bl	80034ec <PID_Init>
	PID_Init(&driver->pos_reg);
 8001fb0:	f104 00cc 	add.w	r0, r4, #204	; 0xcc
 8001fb4:	f001 fa9a 	bl	80034ec <PID_Init>
	PID_Init(&driver->imu_reg);
 8001fb8:	f504 7080 	add.w	r0, r4, #256	; 0x100
 8001fbc:	f001 fa96 	bl	80034ec <PID_Init>
	driver->imu_reg.lim_min = -50.0f;
	driver->imu_reg.lim_max = 50.0f;

	/* d-regulator */
	driver->d_reg.Kp = 1.0f;
	driver->d_reg.Ki = 0.0f;
 8001fc0:	ed9f 8a38 	vldr	s16, [pc, #224]	; 80020a4 <drv8313_init+0x148>
	driver->speed_reg.lim_min = -BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 8001fc4:	4d38      	ldr	r5, [pc, #224]	; (80020a8 <drv8313_init+0x14c>)
	driver->speed_reg.lim_max = BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 8001fc6:	4939      	ldr	r1, [pc, #228]	; (80020ac <drv8313_init+0x150>)
	driver->pos_reg.lim_min = -52.35f; 		/* rad/s */
 8001fc8:	4a39      	ldr	r2, [pc, #228]	; (80020b0 <drv8313_init+0x154>)
	driver->pos_reg.lim_max = 52.35f;		/* rad/s */
 8001fca:	4b3a      	ldr	r3, [pc, #232]	; (80020b4 <drv8313_init+0x158>)
	driver->imu_reg.lim_min = -50.0f;
 8001fcc:	483a      	ldr	r0, [pc, #232]	; (80020b8 <drv8313_init+0x15c>)
	driver->speed_reg.lim_min = -BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 8001fce:	f8c4 50a4 	str.w	r5, [r4, #164]	; 0xa4
	driver->speed_reg.lim_max = BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 8001fd2:	f8c4 10a8 	str.w	r1, [r4, #168]	; 0xa8
	driver->pos_reg.lim_min = -52.35f; 		/* rad/s */
 8001fd6:	f8c4 20d8 	str.w	r2, [r4, #216]	; 0xd8
	driver->d_reg.lim_min = -BLDC_MAX_VOLTAGE;
 8001fda:	4938      	ldr	r1, [pc, #224]	; (80020bc <drv8313_init+0x160>)
	driver->d_reg.lim_max = BLDC_MAX_VOLTAGE;
 8001fdc:	4a38      	ldr	r2, [pc, #224]	; (80020c0 <drv8313_init+0x164>)
	driver->pos_reg.lim_max = 52.35f;		/* rad/s */
 8001fde:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
	driver->imu_reg.lim_min = -50.0f;
 8001fe2:	f8c4 010c 	str.w	r0, [r4, #268]	; 0x10c
	driver->d_reg.Kp = 1.0f;
 8001fe6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
	driver->pos_reg.Kp = 1.0f;
	driver->pos_reg.Ki = 0.0f;
	driver->pos_reg.Kd = 0.0f;

	/* imu regulator */
	driver->imu_reg.Kp = 2.0f;
 8001fea:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	driver->imu_reg.lim_max = 50.0f;
 8001fee:	4d35      	ldr	r5, [pc, #212]	; (80020c4 <drv8313_init+0x168>)
	driver->d_reg.Kp = 1.0f;
 8001ff0:	6323      	str	r3, [r4, #48]	; 0x30
	driver->q_reg.Kp = 1.0f;
 8001ff2:	6663      	str	r3, [r4, #100]	; 0x64
	driver->speed_reg.Kp = 1.0f;
 8001ff4:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	driver->pos_reg.Kp = 1.0f;
 8001ff8:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
	driver->d_reg.lim_max = BLDC_MAX_VOLTAGE;
 8001ffc:	6422      	str	r2, [r4, #64]	; 0x40
	driver->q_reg.lim_max = BLDC_MAX_VOLTAGE;
 8001ffe:	6762      	str	r2, [r4, #116]	; 0x74
	driver->d_reg.lim_min = -BLDC_MAX_VOLTAGE;
 8002000:	63e1      	str	r1, [r4, #60]	; 0x3c
	driver->q_reg.lim_min = -BLDC_MAX_VOLTAGE;
 8002002:	6721      	str	r1, [r4, #112]	; 0x70
	driver->imu_reg.Kd = 0.0f;

	driver->offset = 0.0f;

	/* LPF config */
	lpf_init(&driver->LPF_current_d, 0.00f);
 8002004:	eeb0 0a48 	vmov.f32	s0, s16
	driver->d_reg.Ki = 0.0f;
 8002008:	ed84 8a0d 	vstr	s16, [r4, #52]	; 0x34
	driver->d_reg.Kd = 0.0f;
 800200c:	ed84 8a0e 	vstr	s16, [r4, #56]	; 0x38
	driver->q_reg.Ki = 0.0f;
 8002010:	ed84 8a1a 	vstr	s16, [r4, #104]	; 0x68
	driver->q_reg.Kd = 0.0f;
 8002014:	ed84 8a1b 	vstr	s16, [r4, #108]	; 0x6c
	driver->speed_reg.Ki = 0.0f;
 8002018:	ed84 8a27 	vstr	s16, [r4, #156]	; 0x9c
	driver->speed_reg.Kd = 0.0f; /* NOPE. DON'T. EDIT. */
 800201c:	ed84 8a28 	vstr	s16, [r4, #160]	; 0xa0
	driver->pos_reg.Ki = 0.0f;
 8002020:	ed84 8a34 	vstr	s16, [r4, #208]	; 0xd0
	driver->pos_reg.Kd = 0.0f;
 8002024:	ed84 8a35 	vstr	s16, [r4, #212]	; 0xd4
	driver->imu_reg.Ki = 0.0f;
 8002028:	ed84 8a41 	vstr	s16, [r4, #260]	; 0x104
	driver->imu_reg.Kd = 0.0f;
 800202c:	ed84 8a42 	vstr	s16, [r4, #264]	; 0x108
	driver->offset = 0.0f;
 8002030:	ed84 8a0b 	vstr	s16, [r4, #44]	; 0x2c
	driver->imu_reg.Kp = 2.0f;
 8002034:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
	driver->imu_reg.lim_max = 50.0f;
 8002038:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
	lpf_init(&driver->LPF_current_d, 0.00f);
 800203c:	f504 709a 	add.w	r0, r4, #308	; 0x134
 8002040:	f000 fad4 	bl	80025ec <lpf_init>
	lpf_init(&driver->LPF_current_q, 0.00f);
 8002044:	eeb0 0a48 	vmov.f32	s0, s16
 8002048:	f504 70a0 	add.w	r0, r4, #320	; 0x140
 800204c:	f000 face 	bl	80025ec <lpf_init>
	lpf_init(&driver->LPF_velocity, 0.00f);
 8002050:	eeb0 0a48 	vmov.f32	s0, s16
 8002054:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
 8002058:	f000 fac8 	bl	80025ec <lpf_init>
	lpf_init(&driver->LPF_angle, 0.00f);
 800205c:	eeb0 0a48 	vmov.f32	s0, s16
 8002060:	f504 70ac 	add.w	r0, r4, #344	; 0x158
 8002064:	f000 fac2 	bl	80025ec <lpf_init>

	HAL_TIM_PWM_Start(driver->timer, driver->pwm_ch1);
 8002068:	f894 1174 	ldrb.w	r1, [r4, #372]	; 0x174
 800206c:	f8d4 0170 	ldr.w	r0, [r4, #368]	; 0x170
 8002070:	f003 fc36 	bl	80058e0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(driver->timer, driver->pwm_ch2);
 8002074:	f894 1175 	ldrb.w	r1, [r4, #373]	; 0x175
 8002078:	f8d4 0170 	ldr.w	r0, [r4, #368]	; 0x170
 800207c:	f003 fc30 	bl	80058e0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(driver->timer, driver->pwm_ch3);
 8002080:	f894 1176 	ldrb.w	r1, [r4, #374]	; 0x176
 8002084:	f8d4 0170 	ldr.w	r0, [r4, #368]	; 0x170
 8002088:	f003 fc2a 	bl	80058e0 <HAL_TIM_PWM_Start>

	/* Calculate PWM period */
	driver->pwm_period = driver->timer->Init.Period + 1;
 800208c:	f8d4 3170 	ldr.w	r3, [r4, #368]	; 0x170

	return 1;

}
 8002090:	ecbd 8b02 	vpop	{d8}
	driver->pwm_period = driver->timer->Init.Period + 1;
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	3301      	adds	r3, #1
}
 8002098:	2001      	movs	r0, #1
	driver->pwm_period = driver->timer->Init.Period + 1;
 800209a:	f8a4 3178 	strh.w	r3, [r4, #376]	; 0x178
}
 800209e:	bd70      	pop	{r4, r5, r6, pc}
 80020a0:	40020400 	.word	0x40020400
 80020a4:	00000000 	.word	0x00000000
 80020a8:	c01197a8 	.word	0xc01197a8
 80020ac:	401197a8 	.word	0x401197a8
 80020b0:	c2516666 	.word	0xc2516666
 80020b4:	42516666 	.word	0x42516666
 80020b8:	c2480000 	.word	0xc2480000
 80020bc:	c1400000 	.word	0xc1400000
 80020c0:	41400000 	.word	0x41400000
 80020c4:	42480000 	.word	0x42480000

080020c8 <drv8313_setPWM>:
	/* Wait for PWM period to finish before setting new duty period
	 * Note: May be unnecessary, but used as a safety measure for now */
//	while(tim_instance->CNT != 0){
//	}

	tim_instance->CCR1 = duty_a * driver->pwm_period;
 80020c8:	f8b0 3178 	ldrh.w	r3, [r0, #376]	; 0x178
 80020cc:	ee07 3a90 	vmov	s15, r3
 80020d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020d4:	ee27 0a80 	vmul.f32	s0, s15, s0
	tim_instance->CCR2 = duty_b * driver->pwm_period;
 80020d8:	ee67 0aa0 	vmul.f32	s1, s15, s1
	tim_instance->CCR3 = duty_c * driver->pwm_period;
 80020dc:	ee27 1a81 	vmul.f32	s2, s15, s2
	tim_instance->CCR1 = duty_a * driver->pwm_period;
 80020e0:	eebc 0ac0 	vcvt.u32.f32	s0, s0
	tim_instance->CCR2 = duty_b * driver->pwm_period;
 80020e4:	eefc 0ae0 	vcvt.u32.f32	s1, s1
	tim_instance->CCR3 = duty_c * driver->pwm_period;
 80020e8:	eebc 1ac1 	vcvt.u32.f32	s2, s2
	tim_instance->CCR1 = duty_a * driver->pwm_period;
 80020ec:	ed81 0a0d 	vstr	s0, [r1, #52]	; 0x34
	tim_instance->CCR2 = duty_b * driver->pwm_period;
 80020f0:	edc1 0a0e 	vstr	s1, [r1, #56]	; 0x38
	tim_instance->CCR3 = duty_c * driver->pwm_period;
 80020f4:	ed81 1a0f 	vstr	s2, [r1, #60]	; 0x3c
}
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop

080020fc <foc_pi_control>:
}

/**
 * @brief All PI regulation required to get dq-reference voltages
 */
void foc_pi_control(MotorDriver *driver, float target) {
 80020fc:	b510      	push	{r4, lr}



	/* Check which type of regulation should be used */
//	if (CONTROL_TYPE == CONTROL_POSITION){
		driver->velocity_target = PID_Update(&driver->pos_reg, target, driver->angle);
 80020fe:	edd0 0a63 	vldr	s1, [r0, #396]	; 0x18c
void foc_pi_control(MotorDriver *driver, float target) {
 8002102:	4604      	mov	r4, r0
 8002104:	ed2d 8b02 	vpush	{d8}
		driver->velocity_target = PID_Update(&driver->pos_reg, target, driver->angle);
 8002108:	30cc      	adds	r0, #204	; 0xcc
 800210a:	f001 fa03 	bl	8003514 <PID_Update>
//		driver->velocity_target = target;
//	}

	/* Velocity regulation --> i_qref
	 * Note: Setpoint should be set by main function later*/
	float i_qref = PID_Update(&driver->speed_reg, driver->velocity_target,
 800210e:	edd4 0a67 	vldr	s1, [r4, #412]	; 0x19c
		driver->velocity_target = PID_Update(&driver->pos_reg, target, driver->angle);
 8002112:	ed84 0a68 	vstr	s0, [r4, #416]	; 0x1a0
	float i_qref = PID_Update(&driver->speed_reg, driver->velocity_target,
 8002116:	f104 0098 	add.w	r0, r4, #152	; 0x98
 800211a:	f001 f9fb 	bl	8003514 <PID_Update>
			driver->velocity);

	driver->i_d = lpf_exec(&driver->LPF_current_d, driver->i_d);
 800211e:	f504 709a 	add.w	r0, r4, #308	; 0x134
	float i_qref = PID_Update(&driver->speed_reg, driver->velocity_target,
 8002122:	eeb0 8a40 	vmov.f32	s16, s0
	driver->i_d = lpf_exec(&driver->LPF_current_d, driver->i_d);
 8002126:	ed94 0a04 	vldr	s0, [r4, #16]
 800212a:	f000 fa69 	bl	8002600 <lpf_exec>
	driver->i_q = lpf_exec(&driver->LPF_current_q, driver->i_q);
 800212e:	f504 70a0 	add.w	r0, r4, #320	; 0x140
	driver->i_d = lpf_exec(&driver->LPF_current_d, driver->i_d);
 8002132:	ed84 0a04 	vstr	s0, [r4, #16]
	driver->i_q = lpf_exec(&driver->LPF_current_q, driver->i_q);
 8002136:	ed94 0a05 	vldr	s0, [r4, #20]
 800213a:	f000 fa61 	bl	8002600 <lpf_exec>
	/* current PI stuff */
	driver->V_d = PID_Update(&driver->d_reg, 0, driver->i_d);
 800213e:	edd4 0a04 	vldr	s1, [r4, #16]
	driver->i_q = lpf_exec(&driver->LPF_current_q, driver->i_q);
 8002142:	ed84 0a05 	vstr	s0, [r4, #20]
	driver->V_d = PID_Update(&driver->d_reg, 0, driver->i_d);
 8002146:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800214a:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8002170 <foc_pi_control+0x74>
 800214e:	f001 f9e1 	bl	8003514 <PID_Update>
	driver->V_q = PID_Update(&driver->q_reg, i_qref, driver->i_q);
 8002152:	edd4 0a05 	vldr	s1, [r4, #20]
	driver->V_d = PID_Update(&driver->d_reg, 0, driver->i_d);
 8002156:	ed84 0a08 	vstr	s0, [r4, #32]
	driver->V_q = PID_Update(&driver->q_reg, i_qref, driver->i_q);
 800215a:	f104 0064 	add.w	r0, r4, #100	; 0x64
 800215e:	eeb0 0a48 	vmov.f32	s0, s16
 8002162:	f001 f9d7 	bl	8003514 <PID_Update>
}
 8002166:	ecbd 8b02 	vpop	{d8}
	driver->V_q = PID_Update(&driver->q_reg, i_qref, driver->i_q);
 800216a:	ed84 0a07 	vstr	s0, [r4, #28]
}
 800216e:	bd10      	pop	{r4, pc}
	...

08002178 <foc_setPhaseVoltage>:
 */
void foc_setPhaseVoltage(MotorDriver *driver, float V_d, float V_q) {

	float V_ref, a_duty = 0, b_duty = 0, c_duty = 0;

	V_ref = sqrtApprox(V_d * V_d + V_q * V_q);
 8002178:	ee60 7aa0 	vmul.f32	s15, s1, s1
void foc_setPhaseVoltage(MotorDriver *driver, float V_d, float V_q) {
 800217c:	b5f0      	push	{r4, r5, r6, r7, lr}
	V_ref = sqrtApprox(V_d * V_d + V_q * V_q);
 800217e:	eee0 7a00 	vfma.f32	s15, s0, s0
	i = 0x5f375a86 - (i >> 1);
 8002182:	4bc5      	ldr	r3, [pc, #788]	; (8002498 <foc_setPhaseVoltage+0x320>)
void foc_setPhaseVoltage(MotorDriver *driver, float V_d, float V_q) {
 8002184:	4605      	mov	r5, r0
	i = 0x5f375a86 - (i >> 1);
 8002186:	ee17 2a90 	vmov	r2, s15
 800218a:	eba3 0062 	sub.w	r0, r3, r2, asr #1

	float T1, T2, T0;

	float m = _SQRT3 * V_ref * _1_Vdc;
 800218e:	ee07 0a10 	vmov	s14, r0
void foc_setPhaseVoltage(MotorDriver *driver, float V_d, float V_q) {
 8002192:	ed2d 8b04 	vpush	{d8-d9}
	float m = _SQRT3 * V_ref * _1_Vdc;
 8002196:	ee67 7a87 	vmul.f32	s15, s15, s14
void foc_setPhaseVoltage(MotorDriver *driver, float V_d, float V_q) {
 800219a:	b083      	sub	sp, #12
	float m = _SQRT3 * V_ref * _1_Vdc;
 800219c:	ee17 0a90 	vmov	r0, s15
void foc_setPhaseVoltage(MotorDriver *driver, float V_d, float V_q) {
 80021a0:	eeb0 8a60 	vmov.f32	s16, s1
 80021a4:	eef0 8a40 	vmov.f32	s17, s0
	float m = _SQRT3 * V_ref * _1_Vdc;
 80021a8:	f7fe f9d6 	bl	8000558 <__aeabi_f2d>
 80021ac:	a3b6      	add	r3, pc, #728	; (adr r3, 8002488 <foc_setPhaseVoltage+0x310>)
 80021ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b2:	f7fe fa29 	bl	8000608 <__aeabi_dmul>
 80021b6:	f7fe fcff 	bl	8000bb8 <__aeabi_d2f>
 80021ba:	4604      	mov	r4, r0
//	float theta = fmod(atan2(V_beta, V_alpha) + _2PI, _2PI);

	float theta = _normalizeAngle(driver->angle_electrical + atan2(V_q, V_d));
 80021bc:	ee18 0a90 	vmov	r0, s17
 80021c0:	f7fe f9ca 	bl	8000558 <__aeabi_f2d>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	ee18 0a10 	vmov	r0, s16
 80021cc:	ec43 2b18 	vmov	d8, r2, r3
 80021d0:	f7fe f9c2 	bl	8000558 <__aeabi_f2d>
 80021d4:	eeb0 1a48 	vmov.f32	s2, s16
 80021d8:	eef0 1a68 	vmov.f32	s3, s17
 80021dc:	ec41 0b10 	vmov	d0, r0, r1
 80021e0:	f006 ffd4 	bl	800918c <atan2>
 80021e4:	ec57 6b10 	vmov	r6, r7, d0
 80021e8:	f8d5 0194 	ldr.w	r0, [r5, #404]	; 0x194

	/*Sector selection*/
	uint8_t sector = theta * _3_PI + 1;

	/* Duty time calculation */
	T1 = m * sin(sector * _PI_3 - theta);
 80021ec:	eddf 9aab 	vldr	s19, [pc, #684]	; 800249c <foc_setPhaseVoltage+0x324>
	float theta = _normalizeAngle(driver->angle_electrical + atan2(V_q, V_d));
 80021f0:	f7fe f9b2 	bl	8000558 <__aeabi_f2d>
 80021f4:	4632      	mov	r2, r6
 80021f6:	463b      	mov	r3, r7
 80021f8:	f7fe f850 	bl	800029c <__adddf3>
 80021fc:	f7fe fcdc 	bl	8000bb8 <__aeabi_d2f>
	float a = fmod(angle, _2PI);
 8002200:	f7fe f9aa 	bl	8000558 <__aeabi_f2d>
 8002204:	ed9f 1ba2 	vldr	d1, [pc, #648]	; 8002490 <foc_setPhaseVoltage+0x318>
 8002208:	ec41 0b10 	vmov	d0, r0, r1
 800220c:	f006 ffc0 	bl	8009190 <fmod>
 8002210:	ec51 0b10 	vmov	r0, r1, d0
 8002214:	f7fe fcd0 	bl	8000bb8 <__aeabi_d2f>
 8002218:	ee08 0a90 	vmov	s17, r0
	return a >= 0 ? a : (a + _2PI);
 800221c:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8002220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002224:	bf48      	it	mi
 8002226:	eddf 7a9e 	vldrmi	s15, [pc, #632]	; 80024a0 <foc_setPhaseVoltage+0x328>
	uint8_t sector = theta * _3_PI + 1;
 800222a:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	return a >= 0 ? a : (a + _2PI);
 800222e:	bf48      	it	mi
 8002230:	ee78 8aa7 	vaddmi.f32	s17, s17, s15
	uint8_t sector = theta * _3_PI + 1;
 8002234:	eddf 7a9b 	vldr	s15, [pc, #620]	; 80024a4 <foc_setPhaseVoltage+0x32c>
 8002238:	eeb0 7a48 	vmov.f32	s14, s16
 800223c:	eea8 7aa7 	vfma.f32	s14, s17, s15
	T1 = m * sin(sector * _PI_3 - theta);
 8002240:	4620      	mov	r0, r4
	uint8_t sector = theta * _3_PI + 1;
 8002242:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8002246:	edcd 7a00 	vstr	s15, [sp]
 800224a:	f89d 4000 	ldrb.w	r4, [sp]
	T1 = m * sin(sector * _PI_3 - theta);
 800224e:	f7fe f983 	bl	8000558 <__aeabi_f2d>
 8002252:	ee07 4a90 	vmov	s15, r4
 8002256:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800225a:	eeb0 7a68 	vmov.f32	s14, s17
 800225e:	ee97 7aa9 	vfnms.f32	s14, s15, s19
 8002262:	4606      	mov	r6, r0
 8002264:	460f      	mov	r7, r1
	T2 = m * sin(theta - (sector - 1) * _PI_3);
 8002266:	3c01      	subs	r4, #1
	T1 = m * sin(sector * _PI_3 - theta);
 8002268:	ee17 0a10 	vmov	r0, s14
 800226c:	f7fe f974 	bl	8000558 <__aeabi_f2d>
 8002270:	ec41 0b10 	vmov	d0, r0, r1
 8002274:	f006 fefc 	bl	8009070 <sin>
 8002278:	4630      	mov	r0, r6
 800227a:	ec53 2b10 	vmov	r2, r3, d0
 800227e:	4639      	mov	r1, r7
 8002280:	f7fe f9c2 	bl	8000608 <__aeabi_dmul>
 8002284:	f7fe fc98 	bl	8000bb8 <__aeabi_d2f>
	T2 = m * sin(theta - (sector - 1) * _PI_3);
 8002288:	ee07 4a90 	vmov	s15, r4
 800228c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	T1 = m * sin(sector * _PI_3 - theta);
 8002290:	ee09 0a10 	vmov	s18, r0
	T2 = m * sin(theta - (sector - 1) * _PI_3);
 8002294:	eee7 8ae9 	vfms.f32	s17, s15, s19
 8002298:	ee18 0a90 	vmov	r0, s17
 800229c:	f7fe f95c 	bl	8000558 <__aeabi_f2d>
 80022a0:	ec41 0b10 	vmov	d0, r0, r1
 80022a4:	f006 fee4 	bl	8009070 <sin>
 80022a8:	4630      	mov	r0, r6
 80022aa:	ec53 2b10 	vmov	r2, r3, d0
 80022ae:	4639      	mov	r1, r7
 80022b0:	f7fe f9aa 	bl	8000608 <__aeabi_dmul>
 80022b4:	f7fe fc80 	bl	8000bb8 <__aeabi_d2f>
 80022b8:	ee08 0a90 	vmov	s17, r0
	T0 = 1 - T1 - T2;
 80022bc:	ee79 9a28 	vadd.f32	s19, s18, s17
 80022c0:	ee38 8a69 	vsub.f32	s16, s16, s19

	switch (sector) {
 80022c4:	2c05      	cmp	r4, #5
 80022c6:	f200 80d7 	bhi.w	8002478 <foc_setPhaseVoltage+0x300>
 80022ca:	e8df f004 	tbb	[pc, r4]
 80022ce:	633a      	.short	0x633a
 80022d0:	03bb9b7b 	.word	0x03bb9b7b
			a_duty = T2 + T0 * 0.5;
			b_duty = T0 * 0.5;
			c_duty = T1 + T2 + T0 * 0.5;
			break;
		case 6:
			a_duty = T1 + T2 + T0 * 0.5;
 80022d4:	ee18 0a10 	vmov	r0, s16
 80022d8:	f7fe f93e 	bl	8000558 <__aeabi_f2d>
 80022dc:	4b72      	ldr	r3, [pc, #456]	; (80024a8 <foc_setPhaseVoltage+0x330>)
 80022de:	2200      	movs	r2, #0
 80022e0:	f7fe f992 	bl	8000608 <__aeabi_dmul>
 80022e4:	4606      	mov	r6, r0
 80022e6:	460f      	mov	r7, r1
 80022e8:	ee19 0a90 	vmov	r0, s19
 80022ec:	f7fe f934 	bl	8000558 <__aeabi_f2d>
 80022f0:	463b      	mov	r3, r7
 80022f2:	4632      	mov	r2, r6
 80022f4:	f7fd ffd2 	bl	800029c <__adddf3>
 80022f8:	f7fe fc5e 	bl	8000bb8 <__aeabi_d2f>
 80022fc:	4603      	mov	r3, r0
			b_duty = T0 * 0.5;
			c_duty = T1 + T0 * 0.5;
 80022fe:	ee19 0a10 	vmov	r0, s18
			b_duty = T0 * 0.5;
 8002302:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8002306:	ee68 0a20 	vmul.f32	s1, s16, s1
			a_duty = T1 + T2 + T0 * 0.5;
 800230a:	9301      	str	r3, [sp, #4]
			b_duty = T0 * 0.5;
 800230c:	edcd 0a00 	vstr	s1, [sp]
			c_duty = T1 + T0 * 0.5;
 8002310:	f7fe f922 	bl	8000558 <__aeabi_f2d>
 8002314:	4632      	mov	r2, r6
 8002316:	463b      	mov	r3, r7
 8002318:	f7fd ffc0 	bl	800029c <__adddf3>
 800231c:	f7fe fc4c 	bl	8000bb8 <__aeabi_d2f>
			break;
 8002320:	eddd 0a00 	vldr	s1, [sp]
 8002324:	ed9d 0a01 	vldr	s0, [sp, #4]
			c_duty = T1 + T0 * 0.5;
 8002328:	ee01 0a10 	vmov	s2, r0
	}

	drv8313_setPWM(driver, driver->timer->Instance, a_duty, b_duty, c_duty);
 800232c:	f8d5 3170 	ldr.w	r3, [r5, #368]	; 0x170
 8002330:	6819      	ldr	r1, [r3, #0]
 8002332:	4628      	mov	r0, r5
}
 8002334:	b003      	add	sp, #12
 8002336:	ecbd 8b04 	vpop	{d8-d9}
 800233a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	drv8313_setPWM(driver, driver->timer->Instance, a_duty, b_duty, c_duty);
 800233e:	f7ff bec3 	b.w	80020c8 <drv8313_setPWM>
			a_duty = T1 + T2 + T0 * 0.5;
 8002342:	ee18 0a10 	vmov	r0, s16
 8002346:	f7fe f907 	bl	8000558 <__aeabi_f2d>
 800234a:	4b57      	ldr	r3, [pc, #348]	; (80024a8 <foc_setPhaseVoltage+0x330>)
 800234c:	2200      	movs	r2, #0
 800234e:	f7fe f95b 	bl	8000608 <__aeabi_dmul>
 8002352:	4606      	mov	r6, r0
 8002354:	460f      	mov	r7, r1
 8002356:	ee19 0a90 	vmov	r0, s19
 800235a:	f7fe f8fd 	bl	8000558 <__aeabi_f2d>
 800235e:	463b      	mov	r3, r7
 8002360:	4632      	mov	r2, r6
 8002362:	f7fd ff9b 	bl	800029c <__adddf3>
 8002366:	f7fe fc27 	bl	8000bb8 <__aeabi_d2f>
 800236a:	4603      	mov	r3, r0
			b_duty = T2 + T0 * 0.5;
 800236c:	ee18 0a90 	vmov	r0, s17
			a_duty = T1 + T0 * 0.5;
 8002370:	9300      	str	r3, [sp, #0]
			b_duty = T1 + T2 + T0 * 0.5;
 8002372:	f7fe f8f1 	bl	8000558 <__aeabi_f2d>
 8002376:	4632      	mov	r2, r6
 8002378:	463b      	mov	r3, r7
 800237a:	f7fd ff8f 	bl	800029c <__adddf3>
 800237e:	f7fe fc1b 	bl	8000bb8 <__aeabi_d2f>
			c_duty = T0 * 0.5;
 8002382:	eeb6 1a00 	vmov.f32	s2, #96	; 0x3f000000  0.5
			b_duty = T1 + T2 + T0 * 0.5;
 8002386:	ee00 0a90 	vmov	s1, r0
			c_duty = T0 * 0.5;
 800238a:	ee28 1a01 	vmul.f32	s2, s16, s2
			break;
 800238e:	ed9d 0a00 	vldr	s0, [sp]
 8002392:	e7cb      	b.n	800232c <foc_setPhaseVoltage+0x1b4>
			a_duty = T1 + T0 * 0.5;
 8002394:	ee18 0a10 	vmov	r0, s16
 8002398:	f7fe f8de 	bl	8000558 <__aeabi_f2d>
 800239c:	4b42      	ldr	r3, [pc, #264]	; (80024a8 <foc_setPhaseVoltage+0x330>)
 800239e:	2200      	movs	r2, #0
 80023a0:	f7fe f932 	bl	8000608 <__aeabi_dmul>
 80023a4:	4606      	mov	r6, r0
 80023a6:	460f      	mov	r7, r1
 80023a8:	ee19 0a10 	vmov	r0, s18
 80023ac:	f7fe f8d4 	bl	8000558 <__aeabi_f2d>
 80023b0:	463b      	mov	r3, r7
 80023b2:	4632      	mov	r2, r6
 80023b4:	f7fd ff72 	bl	800029c <__adddf3>
 80023b8:	f7fe fbfe 	bl	8000bb8 <__aeabi_d2f>
 80023bc:	4603      	mov	r3, r0
			b_duty = T1 + T2 + T0 * 0.5;
 80023be:	ee19 0a90 	vmov	r0, s19
 80023c2:	e7d5      	b.n	8002370 <foc_setPhaseVoltage+0x1f8>
			a_duty = T0 * 0.5;
 80023c4:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80023c8:	ee28 0a00 	vmul.f32	s0, s16, s0
			b_duty = T1 + T2 + T0 * 0.5;
 80023cc:	ee18 0a10 	vmov	r0, s16
			a_duty = T0 * 0.5;
 80023d0:	ed8d 0a01 	vstr	s0, [sp, #4]
			b_duty = T1 + T2 + T0 * 0.5;
 80023d4:	f7fe f8c0 	bl	8000558 <__aeabi_f2d>
 80023d8:	4b33      	ldr	r3, [pc, #204]	; (80024a8 <foc_setPhaseVoltage+0x330>)
 80023da:	2200      	movs	r2, #0
 80023dc:	f7fe f914 	bl	8000608 <__aeabi_dmul>
 80023e0:	4606      	mov	r6, r0
 80023e2:	460f      	mov	r7, r1
 80023e4:	ee19 0a90 	vmov	r0, s19
 80023e8:	f7fe f8b6 	bl	8000558 <__aeabi_f2d>
 80023ec:	463b      	mov	r3, r7
 80023ee:	4632      	mov	r2, r6
 80023f0:	f7fd ff54 	bl	800029c <__adddf3>
 80023f4:	f7fe fbe0 	bl	8000bb8 <__aeabi_d2f>
 80023f8:	4603      	mov	r3, r0
 80023fa:	ee00 3a90 	vmov	s1, r3
			c_duty = T2 + T0 * 0.5;
 80023fe:	ee18 0a90 	vmov	r0, s17
 8002402:	e783      	b.n	800230c <foc_setPhaseVoltage+0x194>
			a_duty = T0 * 0.5;
 8002404:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8002408:	ee28 0a00 	vmul.f32	s0, s16, s0
			b_duty = T1 + T0 * 0.5;
 800240c:	ee18 0a10 	vmov	r0, s16
			a_duty = T0 * 0.5;
 8002410:	ed8d 0a01 	vstr	s0, [sp, #4]
			b_duty = T1 + T0 * 0.5;
 8002414:	f7fe f8a0 	bl	8000558 <__aeabi_f2d>
 8002418:	4b23      	ldr	r3, [pc, #140]	; (80024a8 <foc_setPhaseVoltage+0x330>)
 800241a:	2200      	movs	r2, #0
 800241c:	f7fe f8f4 	bl	8000608 <__aeabi_dmul>
 8002420:	4606      	mov	r6, r0
 8002422:	460f      	mov	r7, r1
 8002424:	ee19 0a10 	vmov	r0, s18
 8002428:	f7fe f896 	bl	8000558 <__aeabi_f2d>
 800242c:	463b      	mov	r3, r7
 800242e:	4632      	mov	r2, r6
 8002430:	f7fd ff34 	bl	800029c <__adddf3>
 8002434:	f7fe fbc0 	bl	8000bb8 <__aeabi_d2f>
 8002438:	4603      	mov	r3, r0
 800243a:	ee00 3a90 	vmov	s1, r3
			c_duty = T1 + T2 + T0 * 0.5;
 800243e:	ee19 0a90 	vmov	r0, s19
 8002442:	e763      	b.n	800230c <foc_setPhaseVoltage+0x194>
			a_duty = T2 + T0 * 0.5;
 8002444:	ee18 0a10 	vmov	r0, s16
 8002448:	f7fe f886 	bl	8000558 <__aeabi_f2d>
 800244c:	4b16      	ldr	r3, [pc, #88]	; (80024a8 <foc_setPhaseVoltage+0x330>)
 800244e:	2200      	movs	r2, #0
 8002450:	f7fe f8da 	bl	8000608 <__aeabi_dmul>
 8002454:	4606      	mov	r6, r0
 8002456:	460f      	mov	r7, r1
 8002458:	ee18 0a90 	vmov	r0, s17
 800245c:	f7fe f87c 	bl	8000558 <__aeabi_f2d>
 8002460:	463b      	mov	r3, r7
 8002462:	4632      	mov	r2, r6
 8002464:	f7fd ff1a 	bl	800029c <__adddf3>
 8002468:	f7fe fba6 	bl	8000bb8 <__aeabi_d2f>
			b_duty = T0 * 0.5;
 800246c:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
			a_duty = T2 + T0 * 0.5;
 8002470:	4603      	mov	r3, r0
			c_duty = T1 + T2 + T0 * 0.5;
 8002472:	ee19 0a90 	vmov	r0, s19
 8002476:	e746      	b.n	8002306 <foc_setPhaseVoltage+0x18e>
	T0 = 1 - T1 - T2;
 8002478:	ed9f 1a0c 	vldr	s2, [pc, #48]	; 80024ac <foc_setPhaseVoltage+0x334>
 800247c:	eef0 0a41 	vmov.f32	s1, s2
 8002480:	eeb0 0a41 	vmov.f32	s0, s2
 8002484:	e752      	b.n	800232c <foc_setPhaseVoltage+0x1b4>
 8002486:	bf00      	nop
 8002488:	c6f05b8e 	.word	0xc6f05b8e
 800248c:	3fc279a6 	.word	0x3fc279a6
 8002490:	60000000 	.word	0x60000000
 8002494:	401921fb 	.word	0x401921fb
 8002498:	5f375a86 	.word	0x5f375a86
 800249c:	3f860a92 	.word	0x3f860a92
 80024a0:	40c90fdb 	.word	0x40c90fdb
 80024a4:	3f747645 	.word	0x3f747645
 80024a8:	3fe00000 	.word	0x3fe00000
 80024ac:	00000000 	.word	0x00000000

080024b0 <foc_update>:
void foc_update(MotorDriver *driver, float target) {
 80024b0:	b570      	push	{r4, r5, r6, lr}
 80024b2:	4604      	mov	r4, r0
 80024b4:	ed2d 8b06 	vpush	{d8-d10}
 80024b8:	eeb0 aa40 	vmov.f32	s20, s0
		as5048a_getAngle(driver);
 80024bc:	f7fe fe38 	bl	8001130 <as5048a_getAngle>
			driver->pole_pairs * driver->angle + driver->offset - _PI, _2PI);
 80024c0:	f8b4 31a4 	ldrh.w	r3, [r4, #420]	; 0x1a4
 80024c4:	ed9f 6a46 	vldr	s12, [pc, #280]	; 80025e0 <foc_update+0x130>
 80024c8:	edd4 7a0b 	vldr	s15, [r4, #44]	; 0x2c
 80024cc:	edd4 6a63 	vldr	s13, [r4, #396]	; 0x18c
	sin_val = sin(driver->angle_electrical);
 80024d0:	4e44      	ldr	r6, [pc, #272]	; (80025e4 <foc_update+0x134>)
			driver->pole_pairs * driver->angle + driver->offset - _PI, _2PI);
 80024d2:	ee07 3a10 	vmov	s14, r3
 80024d6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80024da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	driver->angle_electrical = fmod(
 80024de:	eee7 7a26 	vfma.f32	s15, s14, s13
 80024e2:	ee17 0a90 	vmov	r0, s15
 80024e6:	f7fe f837 	bl	8000558 <__aeabi_f2d>
 80024ea:	ed9f 1b39 	vldr	d1, [pc, #228]	; 80025d0 <foc_update+0x120>
 80024ee:	ec41 0b10 	vmov	d0, r0, r1
 80024f2:	f006 fe4d 	bl	8009190 <fmod>
 80024f6:	ec51 0b10 	vmov	r0, r1, d0
 80024fa:	f7fe fb5d 	bl	8000bb8 <__aeabi_d2f>
	float i_alpha = driver->i_a;
 80024fe:	edd4 aa02 	vldr	s21, [r4, #8]
	float i_beta = (driver->i_a + 2 * driver->i_b) * _1_SQRT3;
 8002502:	ed94 7a03 	vldr	s14, [r4, #12]
	driver->angle_electrical = fmod(
 8002506:	f8c4 0194 	str.w	r0, [r4, #404]	; 0x194
	float i_beta = (driver->i_a + 2 * driver->i_b) * _1_SQRT3;
 800250a:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800250e:	eef0 6a6a 	vmov.f32	s13, s21
 8002512:	eee7 6a27 	vfma.f32	s13, s14, s15
	driver->angle_electrical = fmod(
 8002516:	4605      	mov	r5, r0
	float i_beta = (driver->i_a + 2 * driver->i_b) * _1_SQRT3;
 8002518:	ee16 0a90 	vmov	r0, s13
 800251c:	f7fe f81c 	bl	8000558 <__aeabi_f2d>
 8002520:	a32d      	add	r3, pc, #180	; (adr r3, 80025d8 <foc_update+0x128>)
 8002522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002526:	f7fe f86f 	bl	8000608 <__aeabi_dmul>
 800252a:	f7fe fb45 	bl	8000bb8 <__aeabi_d2f>
 800252e:	4603      	mov	r3, r0
	sin_val = sin(driver->angle_electrical);
 8002530:	4628      	mov	r0, r5
	float i_beta = (driver->i_a + 2 * driver->i_b) * _1_SQRT3;
 8002532:	ee08 3a90 	vmov	s17, r3
	sin_val = sin(driver->angle_electrical);
 8002536:	f7fe f80f 	bl	8000558 <__aeabi_f2d>
 800253a:	ec41 0b10 	vmov	d0, r0, r1
 800253e:	ec41 0b19 	vmov	d9, r0, r1
 8002542:	f006 fd95 	bl	8009070 <sin>
 8002546:	ec51 0b10 	vmov	r0, r1, d0
 800254a:	f7fe fb35 	bl	8000bb8 <__aeabi_d2f>
	cos_val = cos(driver->angle_electrical);
 800254e:	eeb0 0a49 	vmov.f32	s0, s18
 8002552:	eef0 0a69 	vmov.f32	s1, s19
	sin_val = sin(driver->angle_electrical);
 8002556:	ee08 0a10 	vmov	s16, r0
 800255a:	6030      	str	r0, [r6, #0]
	cos_val = cos(driver->angle_electrical);
 800255c:	f006 fd38 	bl	8008fd0 <cos>
 8002560:	ec51 0b10 	vmov	r0, r1, d0
 8002564:	f7fe fb28 	bl	8000bb8 <__aeabi_d2f>
	driver->i_d = i_alpha * cos_val + i_beta * sin_val;
 8002568:	ee28 7a88 	vmul.f32	s14, s17, s16
	cos_val = cos(driver->angle_electrical);
 800256c:	ee07 0a90 	vmov	s15, r0
	driver->i_q = i_beta * cos_val - i_alpha * sin_val;
 8002570:	ee28 8a6a 	vnmul.f32	s16, s16, s21
	driver->i_d = i_alpha * cos_val + i_beta * sin_val;
 8002574:	eeaa 7aa7 	vfma.f32	s14, s21, s15
	cos_val = cos(driver->angle_electrical);
 8002578:	4d1b      	ldr	r5, [pc, #108]	; (80025e8 <foc_update+0x138>)
	driver->i_q = i_beta * cos_val - i_alpha * sin_val;
 800257a:	eea8 8aa7 	vfma.f32	s16, s17, s15
		as5048a_getVelocity(driver);
 800257e:	4620      	mov	r0, r4
	driver->i_d = i_alpha * cos_val + i_beta * sin_val;
 8002580:	ed84 7a04 	vstr	s14, [r4, #16]
	driver->i_q = i_beta * cos_val - i_alpha * sin_val;
 8002584:	ed84 8a05 	vstr	s16, [r4, #20]
	cos_val = cos(driver->angle_electrical);
 8002588:	edc5 7a00 	vstr	s15, [r5]
		as5048a_getVelocity(driver);
 800258c:	f7fe fe34 	bl	80011f8 <as5048a_getVelocity>
		foc_pi_control(driver, target);
 8002590:	eeb0 0a4a 	vmov.f32	s0, s20
 8002594:	4620      	mov	r0, r4
 8002596:	f7ff fdb1 	bl	80020fc <foc_pi_control>
	driver->V_alpha = cos_val * driver->V_d - sin_val * driver->V_q;
 800259a:	edd4 0a07 	vldr	s1, [r4, #28]
 800259e:	edd6 6a00 	vldr	s13, [r6]
 80025a2:	ed95 6a00 	vldr	s12, [r5]
 80025a6:	ed94 0a08 	vldr	s0, [r4, #32]
 80025aa:	ee26 7ae0 	vnmul.f32	s14, s13, s1
	driver->V_beta = sin_val * driver->V_d + cos_val * driver->V_q;
 80025ae:	ee66 7a20 	vmul.f32	s15, s12, s1
}
 80025b2:	ecbd 8b06 	vpop	{d8-d10}
	driver->V_alpha = cos_val * driver->V_d - sin_val * driver->V_q;
 80025b6:	eea0 7a06 	vfma.f32	s14, s0, s12
	foc_setPhaseVoltage(driver, driver->V_d, driver->V_q);
 80025ba:	4620      	mov	r0, r4
	driver->V_beta = sin_val * driver->V_d + cos_val * driver->V_q;
 80025bc:	eee0 7a26 	vfma.f32	s15, s0, s13
	driver->V_alpha = cos_val * driver->V_d - sin_val * driver->V_q;
 80025c0:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
	driver->V_beta = sin_val * driver->V_d + cos_val * driver->V_q;
 80025c4:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
}
 80025c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	foc_setPhaseVoltage(driver, driver->V_d, driver->V_q);
 80025cc:	f7ff bdd4 	b.w	8002178 <foc_setPhaseVoltage>
 80025d0:	60000000 	.word	0x60000000
 80025d4:	401921fb 	.word	0x401921fb
 80025d8:	561abec8 	.word	0x561abec8
 80025dc:	3fe279a7 	.word	0x3fe279a7
 80025e0:	40490fdb 	.word	0x40490fdb
 80025e4:	20002224 	.word	0x20002224
 80025e8:	20002220 	.word	0x20002220

080025ec <lpf_init>:
 *      Author: maxborglowe
 */

#include "LowPassFilter.h"

void lpf_init(struct LPF *lpf, float Tf_init){
 80025ec:	b510      	push	{r4, lr}
	lpf->Tf = Tf_init;
	lpf->out_prev = 0;
 80025ee:	2300      	movs	r3, #0
	lpf->Tf = Tf_init;
 80025f0:	ed80 0a02 	vstr	s0, [r0, #8]
	lpf->out_prev = 0;
 80025f4:	6043      	str	r3, [r0, #4]
void lpf_init(struct LPF *lpf, float Tf_init){
 80025f6:	4604      	mov	r4, r0
	lpf->timestamp_prev = get_us();
 80025f8:	f001 fa94 	bl	8003b24 <get_us>
 80025fc:	6020      	str	r0, [r4, #0]
}
 80025fe:	bd10      	pop	{r4, pc}

08002600 <lpf_exec>:

float lpf_exec(struct LPF *lpf, float input){
 8002600:	b510      	push	{r4, lr}
 8002602:	4604      	mov	r4, r0
 8002604:	ed2d 8b02 	vpush	{d8}
 8002608:	eeb0 8a40 	vmov.f32	s16, s0
	uint32_t timestamp = get_us();
 800260c:	f001 fa8a 	bl	8003b24 <get_us>
	float dt = (timestamp - lpf->timestamp_prev) * 1e-6f;
 8002610:	6823      	ldr	r3, [r4, #0]

	if (dt < 0.0f ) dt = 1e-3f;
	else if(dt > 0.3f) {
 8002612:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8002670 <lpf_exec+0x70>
	float dt = (timestamp - lpf->timestamp_prev) * 1e-6f;
 8002616:	1ac3      	subs	r3, r0, r3
 8002618:	ee07 3a90 	vmov	s15, r3
 800261c:	eef8 7a67 	vcvt.f32.u32	s15, s15
	else if(dt > 0.3f) {
 8002620:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002628:	dc19      	bgt.n	800265e <lpf_exec+0x5e>
		lpf->out_prev = input;
		lpf->timestamp_prev = timestamp;
		return input;
	}

	float alpha = lpf->Tf/(lpf->Tf + dt);
 800262a:	ed94 7a02 	vldr	s14, [r4, #8]
 800262e:	ed9f 6a11 	vldr	s12, [pc, #68]	; 8002674 <lpf_exec+0x74>
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 8002632:	edd4 6a01 	vldr	s13, [r4, #4]
 8002636:	6020      	str	r0, [r4, #0]
	float alpha = lpf->Tf/(lpf->Tf + dt);
 8002638:	eef0 5a47 	vmov.f32	s11, s14
 800263c:	eee7 5a86 	vfma.f32	s11, s15, s12
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 8002640:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
	float alpha = lpf->Tf/(lpf->Tf + dt);
 8002644:	eec7 7a25 	vdiv.f32	s15, s14, s11
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 8002648:	ee30 0a67 	vsub.f32	s0, s0, s15
 800264c:	ee20 0a08 	vmul.f32	s0, s0, s16
	lpf->out_prev = out;
	lpf->timestamp_prev = timestamp;
	return out;
}
 8002650:	ecbd 8b02 	vpop	{d8}
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 8002654:	eea6 0aa7 	vfma.f32	s0, s13, s15
	return out;
 8002658:	ed84 0a01 	vstr	s0, [r4, #4]
}
 800265c:	bd10      	pop	{r4, pc}
		return input;
 800265e:	eeb0 0a48 	vmov.f32	s0, s16
}
 8002662:	ecbd 8b02 	vpop	{d8}
 8002666:	6020      	str	r0, [r4, #0]
 8002668:	ed84 0a01 	vstr	s0, [r4, #4]
 800266c:	bd10      	pop	{r4, pc}
 800266e:	bf00      	nop
 8002670:	48927c00 	.word	0x48927c00
 8002674:	358637bd 	.word	0x358637bd

08002678 <filterUpdate>:
 * @param Current acceleration on x-axis from accelerometer
 * @param Current acceleration on y-axis from accelerometer
 * @param Current acceleration on z-axis from accelerometer
 * @param Time passed since last conversion
 */
void filterUpdate(float gx, float gy, float gz, float ax, float ay, float az, float time) {
 8002678:	b410      	push	{r4}
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1,
			q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800267a:	4ac8      	ldr	r2, [pc, #800]	; (800299c <filterUpdate+0x324>)
 800267c:	4bc8      	ldr	r3, [pc, #800]	; (80029a0 <filterUpdate+0x328>)
 800267e:	48c9      	ldr	r0, [pc, #804]	; (80029a4 <filterUpdate+0x32c>)
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002680:	4cc9      	ldr	r4, [pc, #804]	; (80029a8 <filterUpdate+0x330>)
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002682:	ed92 4a00 	vldr	s8, [r2]
void filterUpdate(float gx, float gy, float gz, float ax, float ay, float az, float time) {
 8002686:	ed2d 8b10 	vpush	{d8-d15}
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800268a:	edd3 8a00 	vldr	s17, [r3]
 800268e:	ed90 6a00 	vldr	s12, [r0]
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002692:	edd4 3a00 	vldr	s7, [r4]
 8002696:	edd3 4a00 	vldr	s9, [r3]
 800269a:	edd0 6a00 	vldr	s13, [r0]
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800269e:	ed94 8a00 	vldr	s16, [r4]
 80026a2:	ed92 7a00 	vldr	s14, [r2]
 80026a6:	ed90 5a00 	vldr	s10, [r0]
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80026aa:	edd4 5a00 	vldr	s11, [r4]
 80026ae:	edd2 7a00 	vldr	s15, [r2]
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80026b2:	ee26 6a01 	vmul.f32	s12, s12, s2
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80026b6:	ee21 7a47 	vnmul.f32	s14, s2, s14
 80026ba:	ee60 6ae6 	vnmul.f32	s13, s1, s13
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80026be:	ee67 7aa0 	vmul.f32	s15, s15, s1
 80026c2:	eee3 6a80 	vfma.f32	s13, s7, s0
 80026c6:	eee5 7a81 	vfma.f32	s15, s11, s2
 80026ca:	eea8 6aa0 	vfma.f32	s12, s17, s1
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80026ce:	eea8 7a20 	vfma.f32	s14, s16, s1
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80026d2:	edd3 5a00 	vldr	s11, [r3]
 80026d6:	eea4 6a00 	vfma.f32	s12, s8, s0
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80026da:	eee4 6a81 	vfma.f32	s13, s9, s2
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80026de:	eea5 7a00 	vfma.f32	s14, s10, s0
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80026e2:	eee5 7ac0 	vfms.f32	s15, s11, s0

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80026e6:	eef5 1a40 	vcmp.f32	s3, #0.0
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80026ea:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80026ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80026f2:	ee66 3a64 	vnmul.f32	s7, s12, s9
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80026f6:	ee26 1aa4 	vmul.f32	s2, s13, s9
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80026fa:	ee27 4a24 	vmul.f32	s8, s14, s9
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80026fe:	ee67 4aa4 	vmul.f32	s9, s15, s9
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002702:	d105      	bne.n	8002710 <filterUpdate+0x98>
 8002704:	eeb5 2a40 	vcmp.f32	s4, #0.0
 8002708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800270c:	f000 813f 	beq.w	800298e <filterUpdate+0x316>
		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8002710:	ee22 7aa2 	vmul.f32	s14, s5, s5
 */
float invSqrt(float x) {
	float halfx = 0.5f * x;
	float y = x;
	long i = *(long*) &y;
	i = 0x5f3759df - (i >> 1);
 8002714:	49a5      	ldr	r1, [pc, #660]	; (80029ac <filterUpdate+0x334>)
		_2q0 = 2.0f * q0;
 8002716:	edd4 8a00 	vldr	s17, [r4]
		_2q1 = 2.0f * q1;
 800271a:	edd2 aa00 	vldr	s21, [r2]
		_2q2 = 2.0f * q2;
 800271e:	edd3 7a00 	vldr	s15, [r3]
		_2q3 = 2.0f * q3;
 8002722:	edd0 9a00 	vldr	s19, [r0]
		_4q0 = 4.0f * q0;
 8002726:	ed94 aa00 	vldr	s20, [r4]
		_4q1 = 4.0f * q1;
 800272a:	ed92 ba00 	vldr	s22, [r2]
		_4q2 = 4.0f * q2;
 800272e:	ed93 ca00 	vldr	s24, [r3]
		_8q1 = 8.0f * q1;
 8002732:	edd2 ba00 	vldr	s23, [r2]
		_8q2 = 8.0f * q2;
 8002736:	edd3 da00 	vldr	s27, [r3]
		q0q0 = q0 * q0;
 800273a:	edd4 ca00 	vldr	s25, [r4]
 800273e:	edd4 6a00 	vldr	s13, [r4]
		q1q1 = q1 * q1;
 8002742:	ed92 ea00 	vldr	s28, [r2]
 8002746:	ed92 da00 	vldr	s26, [r2]
		q2q2 = q2 * q2;
 800274a:	ed93 8a00 	vldr	s16, [r3]
 800274e:	ed93 5a00 	vldr	s10, [r3]
		q3q3 = q3 * q3;
 8002752:	ed90 9a00 	vldr	s18, [r0]
 8002756:	edd0 0a00 	vldr	s1, [r0]
 800275a:	eea2 7a02 	vfma.f32	s14, s4, s4
	float halfx = 0.5f * x;
 800275e:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8002762:	eea1 7aa1 	vfma.f32	s14, s3, s3
	y = *(float*) &i;
	y = y * (1.5f - (halfx * y * y));
 8002766:	eeb7 6a08 	vmov.f32	s12, #120	; 0x3fc00000  1.5
	y = *(float*) &i;
 800276a:	ee17 ca10 	vmov	ip, s14
 800276e:	eba1 0c6c 	sub.w	ip, r1, ip, asr #1
 8002772:	ee05 ca90 	vmov	s11, ip
		q0q0 = q0 * q0;
 8002776:	ee6c caa6 	vmul.f32	s25, s25, s13
	float halfx = 0.5f * x;
 800277a:	ee67 6a00 	vmul.f32	s13, s14, s0
	y = y * (1.5f - (halfx * y * y));
 800277e:	ee25 7ae5 	vnmul.f32	s14, s11, s11
 8002782:	eef0 ea46 	vmov.f32	s29, s12
 8002786:	eee7 ea26 	vfma.f32	s29, s14, s13
		q2q2 = q2 * q2;
 800278a:	ee28 5a05 	vmul.f32	s10, s16, s10
	y = y * (1.5f - (halfx * y * y));
 800278e:	eeb0 7a6e 	vmov.f32	s14, s29
		_4q1 = 4.0f * q1;
 8002792:	eeb1 8a00 	vmov.f32	s16, #16	; 0x40800000  4.0
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1
 8002796:	edd2 ea00 	vldr	s29, [r2]
	y = y * (1.5f - (halfx * y * y));
 800279a:	ee65 5a87 	vmul.f32	s11, s11, s14
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2
 800279e:	ed93 7a00 	vldr	s14, [r3]
		_4q2 = 4.0f * q2;
 80027a2:	ee2c ca08 	vmul.f32	s24, s24, s16
 80027a6:	ee27 7a08 	vmul.f32	s14, s14, s16
	y = y * (1.5f - (halfx * y * y));
 80027aa:	ee25 fae5 	vnmul.f32	s30, s11, s11
		q1q1 = q1 * q1;
 80027ae:	ee2e da0d 	vmul.f32	s26, s28, s26
		q3q3 = q3 * q3;
 80027b2:	ee29 9a20 	vmul.f32	s18, s18, s1
 80027b6:	eeb0 ea4c 	vmov.f32	s28, s24
	y = y * (1.5f - (halfx * y * y));
 80027ba:	eef0 0a46 	vmov.f32	s1, s12
 80027be:	eeef 0a26 	vfma.f32	s1, s30, s13
 80027c2:	ee9c ea87 	vfnms.f32	s28, s25, s14
 80027c6:	ee65 5aa0 	vmul.f32	s11, s11, s1
		ax *= recipNorm;
 80027ca:	eeb0 7a4e 	vmov.f32	s14, s28
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80027ce:	ed90 ea00 	vldr	s28, [r0]
 80027d2:	edd0 0a00 	vldr	s1, [r0]
 80027d6:	ee60 0a88 	vmul.f32	s1, s1, s16
 80027da:	ee2e ea08 	vmul.f32	s28, s28, s16
 80027de:	ee60 0a85 	vmul.f32	s1, s1, s10
 80027e2:	ee3d 5a05 	vadd.f32	s10, s26, s10
 80027e6:	eeed 0a0e 	vfma.f32	s1, s26, s28
		_8q1 = 8.0f * q1;
 80027ea:	eeb2 da00 	vmov.f32	s26, #32	; 0x41000000  8.0
		_8q2 = 8.0f * q2;
 80027ee:	ee6d da8d 	vmul.f32	s27, s27, s26
		_4q1 = 4.0f * q1;
 80027f2:	ee2b ba08 	vmul.f32	s22, s22, s16
 80027f6:	eead 7a85 	vfma.f32	s14, s27, s10
 80027fa:	ee6e 6a88 	vmul.f32	s13, s29, s16
		ax *= recipNorm;
 80027fe:	ee61 1aa5 	vmul.f32	s3, s3, s11
		_2q0 = 2.0f * q0;
 8002802:	ee78 8aa8 	vadd.f32	s17, s17, s17
		_2q1 = 2.0f * q1;
 8002806:	eef0 da4b 	vmov.f32	s27, s22
 800280a:	eedc daa6 	vfnms.f32	s27, s25, s13
 800280e:	eea2 9aa5 	vfma.f32	s18, s5, s11
 8002812:	eea1 7aa8 	vfma.f32	s14, s3, s17
 8002816:	ee7a aaaa 	vadd.f32	s21, s21, s21
		_8q1 = 8.0f * q1;
 800281a:	ee6b ba8d 	vmul.f32	s23, s23, s26
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 800281e:	eee1 0aea 	vfms.f32	s1, s3, s21
 8002822:	eef0 6a6d 	vmov.f32	s13, s27
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002826:	ee25 2ac2 	vnmul.f32	s4, s11, s4
 800282a:	eeeb 6a85 	vfma.f32	s13, s23, s10
		_2q2 = 2.0f * q2;
 800282e:	ee77 7aa7 	vadd.f32	s15, s15, s15
		_2q3 = 2.0f * q3;
 8002832:	eeac 7a09 	vfma.f32	s14, s24, s18
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8002836:	eee2 0a27 	vfma.f32	s1, s4, s15
		_2q3 = 2.0f * q3;
 800283a:	ee79 9aa9 	vadd.f32	s19, s19, s19
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 800283e:	ee61 7aa7 	vmul.f32	s15, s3, s15
		_4q0 = 4.0f * q0;
 8002842:	ee2a 8a08 	vmul.f32	s16, s20, s16
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2
 8002846:	eea2 7a29 	vfma.f32	s14, s4, s19
 800284a:	eee8 7a05 	vfma.f32	s15, s16, s10
 800284e:	eeeb 6a09 	vfma.f32	s13, s22, s18
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8002852:	ee20 5aa0 	vmul.f32	s10, s1, s1
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002856:	eee2 7a2a 	vfma.f32	s15, s4, s21
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1
 800285a:	eee1 6ae9 	vfms.f32	s13, s3, s19
 800285e:	eea7 5a07 	vfma.f32	s10, s14, s14
 8002862:	eee2 6a28 	vfma.f32	s13, s4, s17
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8002866:	eea7 5aa7 	vfma.f32	s10, s15, s15
	y = y * (1.5f - (halfx * y * y));
 800286a:	eef0 1a46 	vmov.f32	s3, s12
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800286e:	eea6 5aa6 	vfma.f32	s10, s13, s13
		qDot1 -= beta * s0;
 8002872:	eddf 2a4f 	vldr	s5, [pc, #316]	; 80029b0 <filterUpdate+0x338>
	y = *(float*) &i;
 8002876:	ee15 ca10 	vmov	ip, s10
 800287a:	eba1 016c 	sub.w	r1, r1, ip, asr #1
 800287e:	ee05 1a90 	vmov	s11, r1
	y = y * (1.5f - (halfx * y * y));
 8002882:	ee20 5a45 	vnmul.f32	s10, s0, s10
 8002886:	ee25 2aa5 	vmul.f32	s4, s11, s11
		qDot1 -= beta * s0;
 800288a:	ee67 7aa2 	vmul.f32	s15, s15, s5
	y = y * (1.5f - (halfx * y * y));
 800288e:	eee5 1a02 	vfma.f32	s3, s10, s4
		qDot2 -= beta * s1;
 8002892:	ee66 6aa2 	vmul.f32	s13, s13, s5
	y = y * (1.5f - (halfx * y * y));
 8002896:	ee65 5aa1 	vmul.f32	s11, s11, s3
		qDot3 -= beta * s2;
 800289a:	ee27 7a22 	vmul.f32	s14, s14, s5
	y = y * (1.5f - (halfx * y * y));
 800289e:	ee25 2aa5 	vmul.f32	s4, s11, s11
		qDot4 -= beta * s3;
 80028a2:	ee60 2aa2 	vmul.f32	s5, s1, s5
	y = y * (1.5f - (halfx * y * y));
 80028a6:	eea5 6a02 	vfma.f32	s12, s10, s4
		qDot1 -= beta * s0;
 80028aa:	ee26 6a65 	vnmul.f32	s12, s12, s11
 80028ae:	eee6 3a27 	vfma.f32	s7, s12, s15
		qDot2 -= beta * s1;
 80028b2:	eea6 1a26 	vfma.f32	s2, s12, s13
		qDot3 -= beta * s2;
 80028b6:	eea6 4a07 	vfma.f32	s8, s12, s14
		qDot4 -= beta * s3;
 80028ba:	eee6 4a22 	vfma.f32	s9, s12, s5
	i = 0x5f3759df - (i >> 1);
 80028be:	493b      	ldr	r1, [pc, #236]	; (80029ac <filterUpdate+0x334>)
	q0 += qDot1 * time;
 80028c0:	edd4 7a00 	vldr	s15, [r4]
 80028c4:	eee3 7a83 	vfma.f32	s15, s7, s6
}
 80028c8:	ecbd 8b10 	vpop	{d8-d15}
	q0 += qDot1 * time;
 80028cc:	edc4 7a00 	vstr	s15, [r4]
	q1 += qDot2 * time;
 80028d0:	ed92 7a00 	vldr	s14, [r2]
 80028d4:	eea1 7a03 	vfma.f32	s14, s2, s6
	float halfx = 0.5f * x;
 80028d8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
	q1 += qDot2 * time;
 80028dc:	ed82 7a00 	vstr	s14, [r2]
	q2 += qDot3 * time;
 80028e0:	ed93 7a00 	vldr	s14, [r3]
 80028e4:	eea4 7a03 	vfma.f32	s14, s8, s6
	y = y * (1.5f - (halfx * y * y));
 80028e8:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
	q2 += qDot3 * time;
 80028ec:	ed83 7a00 	vstr	s14, [r3]
	q3 += qDot4 * time;
 80028f0:	ed90 7a00 	vldr	s14, [r0]
 80028f4:	eea4 7a83 	vfma.f32	s14, s9, s6
 80028f8:	ed80 7a00 	vstr	s14, [r0]
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80028fc:	ed94 3a00 	vldr	s6, [r4]
 8002900:	edd4 3a00 	vldr	s7, [r4]
 8002904:	edd2 6a00 	vldr	s13, [r2]
 8002908:	edd2 2a00 	vldr	s5, [r2]
 800290c:	ed93 4a00 	vldr	s8, [r3]
 8002910:	edd3 4a00 	vldr	s9, [r3]
 8002914:	ed90 5a00 	vldr	s10, [r0]
 8002918:	ed90 7a00 	vldr	s14, [r0]
	q0 *= recipNorm;
 800291c:	edd4 5a00 	vldr	s11, [r4]
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002920:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8002924:	eee3 6a23 	vfma.f32	s13, s6, s7
 8002928:	eee4 6a24 	vfma.f32	s13, s8, s9
 800292c:	eee5 6a07 	vfma.f32	s13, s10, s14
	y = y * (1.5f - (halfx * y * y));
 8002930:	eeb0 5a67 	vmov.f32	s10, s15
	y = *(float*) &i;
 8002934:	ee16 ca90 	vmov	ip, s13
 8002938:	eba1 016c 	sub.w	r1, r1, ip, asr #1
 800293c:	ee07 1a10 	vmov	s14, r1
	y = y * (1.5f - (halfx * y * y));
 8002940:	ee66 6a66 	vnmul.f32	s13, s12, s13
 8002944:	ee27 6a07 	vmul.f32	s12, s14, s14
 8002948:	eea6 5a86 	vfma.f32	s10, s13, s12
 800294c:	ee27 7a05 	vmul.f32	s14, s14, s10
	y = y * (1.5f - (halfx * y * y));
 8002950:	ee27 6a07 	vmul.f32	s12, s14, s14
 8002954:	eee6 7a86 	vfma.f32	s15, s13, s12
 8002958:	ee67 7a27 	vmul.f32	s15, s14, s15
	q0 *= recipNorm;
 800295c:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8002960:	ed84 7a00 	vstr	s14, [r4]
	q1 *= recipNorm;
 8002964:	ed92 7a00 	vldr	s14, [r2]
 8002968:	ee27 7a27 	vmul.f32	s14, s14, s15
 800296c:	ed82 7a00 	vstr	s14, [r2]
	q2 *= recipNorm;
 8002970:	ed93 7a00 	vldr	s14, [r3]
 8002974:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002978:	ed83 7a00 	vstr	s14, [r3]
	q3 *= recipNorm;
 800297c:	ed90 7a00 	vldr	s14, [r0]
 8002980:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002984:	edc0 7a00 	vstr	s15, [r0]
}
 8002988:	f85d 4b04 	ldr.w	r4, [sp], #4
 800298c:	4770      	bx	lr
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800298e:	eef5 2a40 	vcmp.f32	s5, #0.0
 8002992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002996:	d092      	beq.n	80028be <filterUpdate+0x246>
 8002998:	e6ba      	b.n	8002710 <filterUpdate+0x98>
 800299a:	bf00      	nop
 800299c:	20002208 	.word	0x20002208
 80029a0:	2000220c 	.word	0x2000220c
 80029a4:	20002210 	.word	0x20002210
 80029a8:	20002004 	.word	0x20002004
 80029ac:	5f3759df 	.word	0x5f3759df
 80029b0:	3dcccccd 	.word	0x3dcccccd

080029b4 <ToEulerAngles>:
			_q0 * _q0 - _q1 * _q1 - _q2 * _q2 + _q3 * _q3);
 80029b4:	ee61 7aa1 	vmul.f32	s15, s3, s3
struct EulerAngles ToEulerAngles(float _q0, float _q1, float _q2, float _q3) {
 80029b8:	b530      	push	{r4, r5, lr}
 80029ba:	eee1 7a41 	vfms.f32	s15, s2, s2
 80029be:	ed2d 8b06 	vpush	{d8-d10}
 80029c2:	eee0 7a00 	vfma.f32	s15, s0, s0
 80029c6:	b08b      	sub	sp, #44	; 0x2c
	angles.x = -atan2(2 * (_q0 * _q1 + _q2 * _q3),
 80029c8:	ee21 aa21 	vmul.f32	s20, s2, s3
 80029cc:	eee0 7ae0 	vfms.f32	s15, s1, s1
 80029d0:	eea0 aa20 	vfma.f32	s20, s0, s1
 80029d4:	ee17 0a90 	vmov	r0, s15
struct EulerAngles ToEulerAngles(float _q0, float _q1, float _q2, float _q3) {
 80029d8:	eef0 8a41 	vmov.f32	s17, s2
 80029dc:	eeb0 9a40 	vmov.f32	s18, s0
 80029e0:	eef0 9a60 	vmov.f32	s19, s1
 80029e4:	eeb0 8a61 	vmov.f32	s16, s3
	angles.x = -atan2(2 * (_q0 * _q1 + _q2 * _q3),
 80029e8:	f7fd fdb6 	bl	8000558 <__aeabi_f2d>
 80029ec:	ee7a 7a0a 	vadd.f32	s15, s20, s20
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 80029f0:	ee28 8a69 	vnmul.f32	s16, s16, s19
	angles.x = -atan2(2 * (_q0 * _q1 + _q2 * _q3),
 80029f4:	4602      	mov	r2, r0
 80029f6:	460b      	mov	r3, r1
 80029f8:	ee17 0a90 	vmov	r0, s15
 80029fc:	ec43 2b1a 	vmov	d10, r2, r3
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 8002a00:	eea9 8a28 	vfma.f32	s16, s18, s17
	angles.x = -atan2(2 * (_q0 * _q1 + _q2 * _q3),
 8002a04:	f7fd fda8 	bl	8000558 <__aeabi_f2d>
 8002a08:	eeb0 1a4a 	vmov.f32	s2, s20
 8002a0c:	eef0 1a6a 	vmov.f32	s3, s21
 8002a10:	ec41 0b10 	vmov	d0, r0, r1
 8002a14:	f006 fbba 	bl	800918c <atan2>
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 8002a18:	ee78 7a08 	vadd.f32	s15, s16, s16
	angles.x = -atan2(2 * (_q0 * _q1 + _q2 * _q3),
 8002a1c:	ec55 4b10 	vmov	r4, r5, d0
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 8002a20:	ee17 0a90 	vmov	r0, s15
 8002a24:	f7fd fd98 	bl	8000558 <__aeabi_f2d>
 8002a28:	ec41 0b10 	vmov	d0, r0, r1
 8002a2c:	f006 fb74 	bl	8009118 <asin>
	angles.x = -atan2(2 * (_q0 * _q1 + _q2 * _q3),
 8002a30:	4629      	mov	r1, r5
 8002a32:	4620      	mov	r0, r4
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 8002a34:	ec55 4b10 	vmov	r4, r5, d0
	angles.x = -atan2(2 * (_q0 * _q1 + _q2 * _q3),
 8002a38:	f7fe f8be 	bl	8000bb8 <__aeabi_d2f>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	ee07 3a90 	vmov	s15, r3
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 8002a42:	4620      	mov	r0, r4
	angles.x = -atan2(2 * (_q0 * _q1 + _q2 * _q3),
 8002a44:	eeb1 0a67 	vneg.f32	s0, s15
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 8002a48:	4629      	mov	r1, r5
	angles.x = -atan2(2 * (_q0 * _q1 + _q2 * _q3),
 8002a4a:	ed8d 0a01 	vstr	s0, [sp, #4]
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 8002a4e:	f7fe f8b3 	bl	8000bb8 <__aeabi_d2f>
}
 8002a52:	ed9d 0a01 	vldr	s0, [sp, #4]
 8002a56:	ed9d 1a09 	vldr	s2, [sp, #36]	; 0x24
 8002a5a:	ee00 0a90 	vmov	s1, r0
 8002a5e:	b00b      	add	sp, #44	; 0x2c
 8002a60:	ecbd 8b06 	vpop	{d8-d10}
 8002a64:	bd30      	pop	{r4, r5, pc}
 8002a66:	bf00      	nop

08002a68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a68:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a6a:	2300      	movs	r3, #0
{
 8002a6c:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a6e:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8002a72:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a76:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002a7a:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a7e:	4923      	ldr	r1, [pc, #140]	; (8002b0c <SystemClock_Config+0xa4>)
 8002a80:	9300      	str	r3, [sp, #0]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a82:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a84:	9302      	str	r3, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a86:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a88:	4a21      	ldr	r2, [pc, #132]	; (8002b10 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a8a:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8002a8e:	6408      	str	r0, [r1, #64]	; 0x40
 8002a90:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002a92:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8002a96:	9100      	str	r1, [sp, #0]
 8002a98:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a9a:	9301      	str	r3, [sp, #4]
 8002a9c:	6813      	ldr	r3, [r2, #0]
 8002a9e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002aa2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002aa6:	6013      	str	r3, [r2, #0]
 8002aa8:	6813      	ldr	r3, [r2, #0]
 8002aaa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002aae:	9301      	str	r3, [sp, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ab0:	2301      	movs	r3, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ab2:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ab4:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	2300      	movs	r3, #0
 8002aba:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8002abe:	2208      	movs	r2, #8
 8002ac0:	2354      	movs	r3, #84	; 0x54
 8002ac2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ac6:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ac8:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002aca:	2202      	movs	r2, #2
 8002acc:	2307      	movs	r3, #7
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 84;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ace:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ad0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ad4:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ad6:	910c      	str	r1, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ad8:	f001 fe32 	bl	8004740 <HAL_RCC_OscConfig>
 8002adc:	b108      	cbz	r0, 8002ae2 <SystemClock_Config+0x7a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ade:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002ae0:	e7fe      	b.n	8002ae0 <SystemClock_Config+0x78>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ae2:	4603      	mov	r3, r0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002ae4:	4621      	mov	r1, r4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ae6:	2502      	movs	r5, #2
 8002ae8:	240f      	movs	r4, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002aea:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002aec:	2200      	movs	r2, #0
 8002aee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002af2:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002af4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002af8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002afc:	f002 f83c 	bl	8004b78 <HAL_RCC_ClockConfig>
 8002b00:	b108      	cbz	r0, 8002b06 <SystemClock_Config+0x9e>
 8002b02:	b672      	cpsid	i
	while (1) {
 8002b04:	e7fe      	b.n	8002b04 <SystemClock_Config+0x9c>
}
 8002b06:	b015      	add	sp, #84	; 0x54
 8002b08:	bd30      	pop	{r4, r5, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40023800 	.word	0x40023800
 8002b10:	40007000 	.word	0x40007000
 8002b14:	00000000 	.word	0x00000000

08002b18 <main>:
{
 8002b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b1c:	ed2d 8b04 	vpush	{d8-d9}
 8002b20:	f5ad 7d7f 	sub.w	sp, sp, #1020	; 0x3fc
	volatile clock_t us_t = 0;
 8002b24:	2400      	movs	r4, #0
	volatile float ina_ref = 0.0f;    //should be at 1.65 V for INA2181
 8002b26:	2300      	movs	r3, #0
	volatile clock_t us_t = 0;
 8002b28:	9400      	str	r4, [sp, #0]
	volatile clock_t us_t_prev = 0;
 8002b2a:	9401      	str	r4, [sp, #4]
	volatile float ina_ref = 0.0f;    //should be at 1.65 V for INA2181
 8002b2c:	9304      	str	r3, [sp, #16]
  HAL_Init();
 8002b2e:	f001 f851 	bl	8003bd4 <HAL_Init>
  SystemClock_Config();
 8002b32:	f7ff ff99 	bl	8002a68 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b36:	e9cd 4494 	strd	r4, r4, [sp, #592]	; 0x250
 8002b3a:	e9cd 4496 	strd	r4, r4, [sp, #600]	; 0x258
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b3e:	4dab      	ldr	r5, [pc, #684]	; (8002dec <main+0x2d4>)
 8002b40:	9406      	str	r4, [sp, #24]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b42:	9498      	str	r4, [sp, #608]	; 0x260
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b44:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_GPIO_WritePin(FLAG_WHILE_LOOP_DONE_GPIO_Port, FLAG_WHILE_LOOP_DONE_Pin, GPIO_PIN_RESET);
 8002b46:	48aa      	ldr	r0, [pc, #680]	; (8002df0 <main+0x2d8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b48:	f043 0304 	orr.w	r3, r3, #4
 8002b4c:	632b      	str	r3, [r5, #48]	; 0x30
 8002b4e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	9306      	str	r3, [sp, #24]
 8002b56:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b58:	9407      	str	r4, [sp, #28]
 8002b5a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002b5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b60:	632b      	str	r3, [r5, #48]	; 0x30
 8002b62:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002b64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b68:	9307      	str	r3, [sp, #28]
 8002b6a:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b6c:	9408      	str	r4, [sp, #32]
 8002b6e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002b70:	f043 0301 	orr.w	r3, r3, #1
 8002b74:	632b      	str	r3, [r5, #48]	; 0x30
 8002b76:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	9308      	str	r3, [sp, #32]
 8002b7e:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b80:	9409      	str	r4, [sp, #36]	; 0x24
 8002b82:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002b84:	f043 0302 	orr.w	r3, r3, #2
 8002b88:	632b      	str	r3, [r5, #48]	; 0x30
 8002b8a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002b8c:	f003 0302 	and.w	r3, r3, #2
 8002b90:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(FLAG_WHILE_LOOP_DONE_GPIO_Port, FLAG_WHILE_LOOP_DONE_Pin, GPIO_PIN_RESET);
 8002b92:	4622      	mov	r2, r4
 8002b94:	2110      	movs	r1, #16
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(FLAG_WHILE_LOOP_DONE_GPIO_Port, FLAG_WHILE_LOOP_DONE_Pin, GPIO_PIN_RESET);
 8002b98:	f001 fdce 	bl	8004738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, BMI270_CS_Pin|MotorX_encoder_CS_Pin|MotorY_encoder_CS_Pin|MotorZ_encoder_CS_Pin, GPIO_PIN_SET);
 8002b9c:	4895      	ldr	r0, [pc, #596]	; (8002df4 <main+0x2dc>)
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	2171      	movs	r1, #113	; 0x71
 8002ba2:	f001 fdc9 	bl	8004738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(nSLEEP_GPIO_Port, nSLEEP_Pin, GPIO_PIN_RESET);
 8002ba6:	4893      	ldr	r0, [pc, #588]	; (8002df4 <main+0x2dc>)
 8002ba8:	4622      	mov	r2, r4
 8002baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002bae:	f001 fdc3 	bl	8004738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002bb2:	4891      	ldr	r0, [pc, #580]	; (8002df8 <main+0x2e0>)
 8002bb4:	4622      	mov	r2, r4
 8002bb6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bba:	f001 fdbd 	bl	8004738 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Reset_program_Pin;
 8002bbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bc2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(Reset_program_GPIO_Port, &GPIO_InitStruct);
 8002bc6:	488a      	ldr	r0, [pc, #552]	; (8002df0 <main+0x2d8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc8:	9496      	str	r4, [sp, #600]	; 0x258
  HAL_GPIO_Init(Reset_program_GPIO_Port, &GPIO_InitStruct);
 8002bca:	a994      	add	r1, sp, #592	; 0x250
  GPIO_InitStruct.Pin = Reset_program_Pin;
 8002bcc:	e9cd 2394 	strd	r2, r3, [sp, #592]	; 0x250
  GPIO_InitStruct.Pin = FLAG_WHILE_LOOP_DONE_Pin;
 8002bd0:	2600      	movs	r6, #0
  HAL_GPIO_Init(Reset_program_GPIO_Port, &GPIO_InitStruct);
 8002bd2:	f001 fcbf 	bl	8004554 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FLAG_WHILE_LOOP_DONE_Pin;
 8002bd6:	2700      	movs	r7, #0
 8002bd8:	2210      	movs	r2, #16
 8002bda:	2301      	movs	r3, #1
  HAL_GPIO_Init(FLAG_WHILE_LOOP_DONE_GPIO_Port, &GPIO_InitStruct);
 8002bdc:	4884      	ldr	r0, [pc, #528]	; (8002df0 <main+0x2d8>)
 8002bde:	a994      	add	r1, sp, #592	; 0x250
  GPIO_InitStruct.Pin = FLAG_WHILE_LOOP_DONE_Pin;
 8002be0:	e9cd 2394 	strd	r2, r3, [sp, #592]	; 0x250
 8002be4:	e9cd 6796 	strd	r6, r7, [sp, #600]	; 0x258
  HAL_GPIO_Init(FLAG_WHILE_LOOP_DONE_GPIO_Port, &GPIO_InitStruct);
 8002be8:	f001 fcb4 	bl	8004554 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BMI270_CS_Pin|nSLEEP_Pin|MotorX_encoder_CS_Pin|MotorY_encoder_CS_Pin
 8002bec:	f242 0271 	movw	r2, #8305	; 0x2071
 8002bf0:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bf2:	4880      	ldr	r0, [pc, #512]	; (8002df4 <main+0x2dc>)
 8002bf4:	a994      	add	r1, sp, #592	; 0x250
  GPIO_InitStruct.Pin = BMI270_CS_Pin|nSLEEP_Pin|MotorX_encoder_CS_Pin|MotorY_encoder_CS_Pin
 8002bf6:	e9cd 2394 	strd	r2, r3, [sp, #592]	; 0x250
 8002bfa:	e9cd 6796 	strd	r6, r7, [sp, #600]	; 0x258
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bfe:	f001 fca9 	bl	8004554 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = nFAULT_Z_Pin|nFAULT_X_Pin|nFAULT_Y_Pin;
 8002c02:	f44f 4250 	mov.w	r2, #53248	; 0xd000
 8002c06:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c08:	487a      	ldr	r0, [pc, #488]	; (8002df4 <main+0x2dc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0a:	9496      	str	r4, [sp, #600]	; 0x258
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c0c:	a994      	add	r1, sp, #592	; 0x250
  GPIO_InitStruct.Pin = nFAULT_Z_Pin|nFAULT_X_Pin|nFAULT_Y_Pin;
 8002c0e:	e9cd 2394 	strd	r2, r3, [sp, #592]	; 0x250
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c12:	f001 fc9f 	bl	8004554 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c16:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c1a:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c1c:	4876      	ldr	r0, [pc, #472]	; (8002df8 <main+0x2e0>)
 8002c1e:	a994      	add	r1, sp, #592	; 0x250
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c20:	e9cd 2394 	strd	r2, r3, [sp, #592]	; 0x250
 8002c24:	e9cd 6796 	strd	r6, r7, [sp, #600]	; 0x258
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c28:	f001 fc94 	bl	8004554 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8002c2c:	4873      	ldr	r0, [pc, #460]	; (8002dfc <main+0x2e4>)
 8002c2e:	4974      	ldr	r1, [pc, #464]	; (8002e00 <main+0x2e8>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c30:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8002c32:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c36:	230c      	movs	r3, #12
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c38:	e9c0 4403 	strd	r4, r4, [r0, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c3c:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart2.Init.BaudRate = 115200;
 8002c40:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c44:	6143      	str	r3, [r0, #20]
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8002c46:	f003 f9ad 	bl	8005fa4 <HAL_HalfDuplex_Init>
 8002c4a:	b108      	cbz	r0, 8002c50 <main+0x138>
 8002c4c:	b672      	cpsid	i
	while (1) {
 8002c4e:	e7fe      	b.n	8002c4e <main+0x136>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c50:	9005      	str	r0, [sp, #20]
 8002c52:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  hadc1.Instance = ADC1;
 8002c54:	4c6b      	ldr	r4, [pc, #428]	; (8002e04 <main+0x2ec>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c56:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c5a:	632b      	str	r3, [r5, #48]	; 0x30
 8002c5c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002c5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c62:	4606      	mov	r6, r0
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002c64:	4602      	mov	r2, r0
 8002c66:	4601      	mov	r1, r0
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c68:	9305      	str	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002c6a:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002c6c:	9b05      	ldr	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002c6e:	f001 fa49 	bl	8004104 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002c72:	2038      	movs	r0, #56	; 0x38
 8002c74:	f001 fa7e 	bl	8004174 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 8002c78:	4b63      	ldr	r3, [pc, #396]	; (8002e08 <main+0x2f0>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c7a:	4a64      	ldr	r2, [pc, #400]	; (8002e0c <main+0x2f4>)
  hadc1.Instance = ADC1;
 8002c7c:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ENABLE;
 8002c7e:	2701      	movs	r7, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002c80:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  hadc1.Init.NbrOfConversion = 5;
 8002c84:	2305      	movs	r3, #5
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c86:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 8002c88:	e9cd 6694 	strd	r6, r6, [sp, #592]	; 0x250
 8002c8c:	e9cd 6696 	strd	r6, r6, [sp, #600]	; 0x258
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c90:	60a6      	str	r6, [r4, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c92:	f884 6020 	strb.w	r6, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c96:	62e6      	str	r6, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c98:	60e6      	str	r6, [r4, #12]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002c9a:	6061      	str	r1, [r4, #4]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c9c:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.NbrOfConversion = 5;
 8002c9e:	61e3      	str	r3, [r4, #28]
  hadc1.Init.ScanConvMode = ENABLE;
 8002ca0:	6127      	str	r7, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002ca2:	7627      	strb	r7, [r4, #24]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002ca4:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ca8:	6167      	str	r7, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002caa:	f000 ffd1 	bl	8003c50 <HAL_ADC_Init>
 8002cae:	b108      	cbz	r0, 8002cb4 <main+0x19c>
 8002cb0:	b672      	cpsid	i
	while (1) {
 8002cb2:	e7fe      	b.n	8002cb2 <main+0x19a>
  sConfig.Channel = ADC_CHANNEL_0;
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	2301      	movs	r3, #1
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002cb8:	9096      	str	r0, [sp, #600]	; 0x258
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cba:	a994      	add	r1, sp, #592	; 0x250
 8002cbc:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_0;
 8002cbe:	e9cd 2394 	strd	r2, r3, [sp, #592]	; 0x250
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cc2:	f001 f963 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002cc6:	b108      	cbz	r0, 8002ccc <main+0x1b4>
 8002cc8:	b672      	cpsid	i
	while (1) {
 8002cca:	e7fe      	b.n	8002cca <main+0x1b2>
  sConfig.Channel = ADC_CHANNEL_4;
 8002ccc:	2204      	movs	r2, #4
 8002cce:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cd0:	a994      	add	r1, sp, #592	; 0x250
 8002cd2:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 8002cd4:	e9cd 2394 	strd	r2, r3, [sp, #592]	; 0x250
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cd8:	f001 f958 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002cdc:	b108      	cbz	r0, 8002ce2 <main+0x1ca>
 8002cde:	b672      	cpsid	i
	while (1) {
 8002ce0:	e7fe      	b.n	8002ce0 <main+0x1c8>
  sConfig.Channel = ADC_CHANNEL_9;
 8002ce2:	2209      	movs	r2, #9
 8002ce4:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ce6:	a994      	add	r1, sp, #592	; 0x250
 8002ce8:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 8002cea:	e9cd 2394 	strd	r2, r3, [sp, #592]	; 0x250
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cee:	f001 f94d 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002cf2:	b108      	cbz	r0, 8002cf8 <main+0x1e0>
 8002cf4:	b672      	cpsid	i
	while (1) {
 8002cf6:	e7fe      	b.n	8002cf6 <main+0x1de>
  sConfig.Channel = ADC_CHANNEL_10;
 8002cf8:	220a      	movs	r2, #10
 8002cfa:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cfc:	a994      	add	r1, sp, #592	; 0x250
 8002cfe:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_10;
 8002d00:	e9cd 2394 	strd	r2, r3, [sp, #592]	; 0x250
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d04:	f001 f942 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002d08:	b108      	cbz	r0, 8002d0e <main+0x1f6>
 8002d0a:	b672      	cpsid	i
	while (1) {
 8002d0c:	e7fe      	b.n	8002d0c <main+0x1f4>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d0e:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_13;
 8002d10:	220d      	movs	r2, #13
 8002d12:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d14:	a994      	add	r1, sp, #592	; 0x250
  sConfig.Channel = ADC_CHANNEL_13;
 8002d16:	e9cd 2394 	strd	r2, r3, [sp, #592]	; 0x250
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d1a:	f001 f937 	bl	8003f8c <HAL_ADC_ConfigChannel>
 8002d1e:	4604      	mov	r4, r0
 8002d20:	b108      	cbz	r0, 8002d26 <main+0x20e>
 8002d22:	b672      	cpsid	i
	while (1) {
 8002d24:	e7fe      	b.n	8002d24 <main+0x20c>
  htim1.Instance = TIM1;
 8002d26:	4d3a      	ldr	r5, [pc, #232]	; (8002e10 <main+0x2f8>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d28:	900e      	str	r0, [sp, #56]	; 0x38
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d2a:	2620      	movs	r6, #32
 8002d2c:	4632      	mov	r2, r6
 8002d2e:	4601      	mov	r1, r0
 8002d30:	a894      	add	r0, sp, #592	; 0x250
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d32:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d36:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d3a:	e9cd 442a 	strd	r4, r4, [sp, #168]	; 0xa8
 8002d3e:	e9cd 442c 	strd	r4, r4, [sp, #176]	; 0xb0
 8002d42:	e9cd 442e 	strd	r4, r4, [sp, #184]	; 0xb8
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d46:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d48:	9430      	str	r4, [sp, #192]	; 0xc0
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d4a:	f003 faa3 	bl	8006294 <memset>
  htim1.Instance = TIM1;
 8002d4e:	4a31      	ldr	r2, [pc, #196]	; (8002e14 <main+0x2fc>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002d50:	60ae      	str	r6, [r5, #8]
  htim1.Init.Period = 1024-1;
 8002d52:	f240 33ff 	movw	r3, #1023	; 0x3ff
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002d56:	4628      	mov	r0, r5
  htim1.Init.RepetitionCounter = 0;
 8002d58:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Init.Prescaler = 1;
 8002d5c:	606f      	str	r7, [r5, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d5e:	61ac      	str	r4, [r5, #24]
  htim1.Instance = TIM1;
 8002d60:	602a      	str	r2, [r5, #0]
  htim1.Init.Period = 1024-1;
 8002d62:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002d64:	f002 fc40 	bl	80055e8 <HAL_TIM_Base_Init>
 8002d68:	b108      	cbz	r0, 8002d6e <main+0x256>
 8002d6a:	b672      	cpsid	i
	while (1) {
 8002d6c:	e7fe      	b.n	8002d6c <main+0x254>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002d72:	a90e      	add	r1, sp, #56	; 0x38
 8002d74:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d76:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002d78:	f003 f800 	bl	8005d7c <HAL_TIM_ConfigClockSource>
 8002d7c:	b108      	cbz	r0, 8002d82 <main+0x26a>
 8002d7e:	b672      	cpsid	i
	while (1) {
 8002d80:	e7fe      	b.n	8002d80 <main+0x268>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002d82:	4628      	mov	r0, r5
 8002d84:	f002 fd2e 	bl	80057e4 <HAL_TIM_PWM_Init>
 8002d88:	b108      	cbz	r0, 8002d8e <main+0x276>
 8002d8a:	b672      	cpsid	i
	while (1) {
 8002d8c:	e7fe      	b.n	8002d8c <main+0x274>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d8e:	2400      	movs	r4, #0
 8002d90:	2500      	movs	r5, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d92:	481f      	ldr	r0, [pc, #124]	; (8002e10 <main+0x2f8>)
 8002d94:	a90a      	add	r1, sp, #40	; 0x28
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d96:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d9a:	f003 f89f 	bl	8005edc <HAL_TIMEx_MasterConfigSynchronization>
 8002d9e:	b108      	cbz	r0, 8002da4 <main+0x28c>
 8002da0:	b672      	cpsid	i
	while (1) {
 8002da2:	e7fe      	b.n	8002da2 <main+0x28a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002da4:	2660      	movs	r6, #96	; 0x60
 8002da6:	2700      	movs	r7, #0
 8002da8:	e9cd 672a 	strd	r6, r7, [sp, #168]	; 0xa8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002dac:	4602      	mov	r2, r0
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002dae:	9030      	str	r0, [sp, #192]	; 0xc0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002db0:	2604      	movs	r6, #4
 8002db2:	2700      	movs	r7, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002db4:	4816      	ldr	r0, [pc, #88]	; (8002e10 <main+0x2f8>)
 8002db6:	a92a      	add	r1, sp, #168	; 0xa8
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002db8:	e9cd 452c 	strd	r4, r5, [sp, #176]	; 0xb0
 8002dbc:	e9cd 672e 	strd	r6, r7, [sp, #184]	; 0xb8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002dc0:	f002 fecc 	bl	8005b5c <HAL_TIM_PWM_ConfigChannel>
 8002dc4:	b108      	cbz	r0, 8002dca <main+0x2b2>
 8002dc6:	b672      	cpsid	i
	while (1) {
 8002dc8:	e7fe      	b.n	8002dc8 <main+0x2b0>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002dca:	4811      	ldr	r0, [pc, #68]	; (8002e10 <main+0x2f8>)
 8002dcc:	2204      	movs	r2, #4
 8002dce:	a92a      	add	r1, sp, #168	; 0xa8
 8002dd0:	f002 fec4 	bl	8005b5c <HAL_TIM_PWM_ConfigChannel>
 8002dd4:	b108      	cbz	r0, 8002dda <main+0x2c2>
 8002dd6:	b672      	cpsid	i
	while (1) {
 8002dd8:	e7fe      	b.n	8002dd8 <main+0x2c0>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002dda:	480d      	ldr	r0, [pc, #52]	; (8002e10 <main+0x2f8>)
 8002ddc:	2208      	movs	r2, #8
 8002dde:	a92a      	add	r1, sp, #168	; 0xa8
 8002de0:	f002 febc 	bl	8005b5c <HAL_TIM_PWM_ConfigChannel>
 8002de4:	b1c0      	cbz	r0, 8002e18 <main+0x300>
 8002de6:	b672      	cpsid	i
	while (1) {
 8002de8:	e7fe      	b.n	8002de8 <main+0x2d0>
 8002dea:	bf00      	nop
 8002dec:	40023800 	.word	0x40023800
 8002df0:	40020800 	.word	0x40020800
 8002df4:	40020400 	.word	0x40020400
 8002df8:	40020000 	.word	0x40020000
 8002dfc:	2000645c 	.word	0x2000645c
 8002e00:	40004400 	.word	0x40004400
 8002e04:	200062c4 	.word	0x200062c4
 8002e08:	40012000 	.word	0x40012000
 8002e0c:	0f000001 	.word	0x0f000001
 8002e10:	20006374 	.word	0x20006374
 8002e14:	40010000 	.word	0x40010000
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e1e:	909b      	str	r0, [sp, #620]	; 0x26c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002e20:	a994      	add	r1, sp, #592	; 0x250
 8002e22:	488a      	ldr	r0, [pc, #552]	; (800304c <main+0x534>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e24:	e9cd 4594 	strd	r4, r5, [sp, #592]	; 0x250
 8002e28:	e9cd 4596 	strd	r4, r5, [sp, #600]	; 0x258
 8002e2c:	e9cd 2398 	strd	r2, r3, [sp, #608]	; 0x260
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002e30:	f003 f88e 	bl	8005f50 <HAL_TIMEx_ConfigBreakDeadTime>
 8002e34:	4606      	mov	r6, r0
 8002e36:	b108      	cbz	r0, 8002e3c <main+0x324>
 8002e38:	b672      	cpsid	i
	while (1) {
 8002e3a:	e7fe      	b.n	8002e3a <main+0x322>
  HAL_TIM_MspPostInit(&htim1);
 8002e3c:	4883      	ldr	r0, [pc, #524]	; (800304c <main+0x534>)
 8002e3e:	f000 fd39 	bl	80038b4 <HAL_TIM_MspPostInit>
  hspi1.Instance = SPI1;
 8002e42:	4883      	ldr	r0, [pc, #524]	; (8003050 <main+0x538>)
 8002e44:	4a83      	ldr	r2, [pc, #524]	; (8003054 <main+0x53c>)
 8002e46:	6002      	str	r2, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e48:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002e4c:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e50:	6041      	str	r1, [r0, #4]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002e52:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002e54:	2110      	movs	r1, #16
  hspi1.Init.CRCPolynomial = 10;
 8002e56:	220a      	movs	r2, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e58:	e9c0 6602 	strd	r6, r6, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e5c:	e9c0 6604 	strd	r6, r6, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e60:	e9c0 6608 	strd	r6, r6, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e64:	6286      	str	r6, [r0, #40]	; 0x28
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002e66:	61c1      	str	r1, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 8002e68:	62c2      	str	r2, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002e6a:	f001 ffa3 	bl	8004db4 <HAL_SPI_Init>
 8002e6e:	b108      	cbz	r0, 8002e74 <main+0x35c>
 8002e70:	b672      	cpsid	i
	while (1) {
 8002e72:	e7fe      	b.n	8002e72 <main+0x35a>
  htim2.Instance = TIM2;
 8002e74:	4e78      	ldr	r6, [pc, #480]	; (8003058 <main+0x540>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e76:	902a      	str	r0, [sp, #168]	; 0xa8
  htim2.Instance = TIM2;
 8002e78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 1;
 8002e7c:	2301      	movs	r3, #1
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e7e:	e9cd 002b 	strd	r0, r0, [sp, #172]	; 0xac
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e82:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e86:	e9cd 0094 	strd	r0, r0, [sp, #592]	; 0x250
 8002e8a:	e9cd 0096 	strd	r0, r0, [sp, #600]	; 0x258
 8002e8e:	e9cd 0098 	strd	r0, r0, [sp, #608]	; 0x260
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e92:	902d      	str	r0, [sp, #180]	; 0xb4
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e94:	909a      	str	r0, [sp, #616]	; 0x268
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e96:	6130      	str	r0, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e98:	61b0      	str	r0, [r6, #24]
  htim2.Instance = TIM2;
 8002e9a:	6032      	str	r2, [r6, #0]
  htim2.Init.Prescaler = 1;
 8002e9c:	6073      	str	r3, [r6, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002e9e:	2220      	movs	r2, #32
  htim2.Init.Period = 1024-1;
 8002ea0:	f240 33ff 	movw	r3, #1023	; 0x3ff
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ea4:	4630      	mov	r0, r6
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002ea6:	60b2      	str	r2, [r6, #8]
  htim2.Init.Period = 1024-1;
 8002ea8:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002eaa:	f002 fb9d 	bl	80055e8 <HAL_TIM_Base_Init>
 8002eae:	b108      	cbz	r0, 8002eb4 <main+0x39c>
 8002eb0:	b672      	cpsid	i
	while (1) {
 8002eb2:	e7fe      	b.n	8002eb2 <main+0x39a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002eb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002eb8:	a92a      	add	r1, sp, #168	; 0xa8
 8002eba:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ebc:	932a      	str	r3, [sp, #168]	; 0xa8
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002ebe:	f002 ff5d 	bl	8005d7c <HAL_TIM_ConfigClockSource>
 8002ec2:	b108      	cbz	r0, 8002ec8 <main+0x3b0>
 8002ec4:	b672      	cpsid	i
	while (1) {
 8002ec6:	e7fe      	b.n	8002ec6 <main+0x3ae>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002ec8:	4630      	mov	r0, r6
 8002eca:	f002 fc8b 	bl	80057e4 <HAL_TIM_PWM_Init>
 8002ece:	b108      	cbz	r0, 8002ed4 <main+0x3bc>
 8002ed0:	b672      	cpsid	i
	while (1) {
 8002ed2:	e7fe      	b.n	8002ed2 <main+0x3ba>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ed4:	4630      	mov	r0, r6
 8002ed6:	a90e      	add	r1, sp, #56	; 0x38
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ed8:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002edc:	f002 fffe 	bl	8005edc <HAL_TIMEx_MasterConfigSynchronization>
 8002ee0:	b108      	cbz	r0, 8002ee6 <main+0x3ce>
 8002ee2:	b672      	cpsid	i
	while (1) {
 8002ee4:	e7fe      	b.n	8002ee4 <main+0x3cc>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ee6:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ee8:	2660      	movs	r6, #96	; 0x60
 8002eea:	2700      	movs	r7, #0
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002eec:	f04f 0804 	mov.w	r8, #4
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ef0:	4859      	ldr	r0, [pc, #356]	; (8003058 <main+0x540>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ef2:	9296      	str	r2, [sp, #600]	; 0x258
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ef4:	a994      	add	r1, sp, #592	; 0x250
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ef6:	e9cd 6794 	strd	r6, r7, [sp, #592]	; 0x250
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002efa:	f8cd 8260 	str.w	r8, [sp, #608]	; 0x260
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002efe:	f002 fe2d 	bl	8005b5c <HAL_TIM_PWM_ConfigChannel>
 8002f02:	b108      	cbz	r0, 8002f08 <main+0x3f0>
 8002f04:	b672      	cpsid	i
	while (1) {
 8002f06:	e7fe      	b.n	8002f06 <main+0x3ee>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002f08:	4853      	ldr	r0, [pc, #332]	; (8003058 <main+0x540>)
 8002f0a:	4642      	mov	r2, r8
 8002f0c:	a994      	add	r1, sp, #592	; 0x250
 8002f0e:	f002 fe25 	bl	8005b5c <HAL_TIM_PWM_ConfigChannel>
 8002f12:	b108      	cbz	r0, 8002f18 <main+0x400>
 8002f14:	b672      	cpsid	i
	while (1) {
 8002f16:	e7fe      	b.n	8002f16 <main+0x3fe>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002f18:	484f      	ldr	r0, [pc, #316]	; (8003058 <main+0x540>)
 8002f1a:	2208      	movs	r2, #8
 8002f1c:	a994      	add	r1, sp, #592	; 0x250
 8002f1e:	f002 fe1d 	bl	8005b5c <HAL_TIM_PWM_ConfigChannel>
 8002f22:	4604      	mov	r4, r0
 8002f24:	b108      	cbz	r0, 8002f2a <main+0x412>
 8002f26:	b672      	cpsid	i
	while (1) {
 8002f28:	e7fe      	b.n	8002f28 <main+0x410>
  htim3.Instance = TIM3;
 8002f2a:	4d4c      	ldr	r5, [pc, #304]	; (800305c <main+0x544>)
  HAL_TIM_MspPostInit(&htim2);
 8002f2c:	484a      	ldr	r0, [pc, #296]	; (8003058 <main+0x540>)
 8002f2e:	f000 fcc1 	bl	80038b4 <HAL_TIM_MspPostInit>
  htim3.Instance = TIM3;
 8002f32:	4a4b      	ldr	r2, [pc, #300]	; (8003060 <main+0x548>)
 8002f34:	602a      	str	r2, [r5, #0]
  htim3.Init.Prescaler = 1;
 8002f36:	2301      	movs	r3, #1
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002f38:	2220      	movs	r2, #32
  htim3.Init.Prescaler = 1;
 8002f3a:	606b      	str	r3, [r5, #4]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f3c:	4628      	mov	r0, r5
  htim3.Init.Period = 1024-1;
 8002f3e:	f240 33ff 	movw	r3, #1023	; 0x3ff
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f42:	e9cd 442a 	strd	r4, r4, [sp, #168]	; 0xa8
 8002f46:	e9cd 442c 	strd	r4, r4, [sp, #176]	; 0xb0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f4a:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f4e:	e9cd 4494 	strd	r4, r4, [sp, #592]	; 0x250
 8002f52:	e9cd 4496 	strd	r4, r4, [sp, #600]	; 0x258
 8002f56:	e9cd 4498 	strd	r4, r4, [sp, #608]	; 0x260
 8002f5a:	949a      	str	r4, [sp, #616]	; 0x268
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f5c:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f5e:	61ac      	str	r4, [r5, #24]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002f60:	60aa      	str	r2, [r5, #8]
  htim3.Init.Period = 1024-1;
 8002f62:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f64:	f002 fb40 	bl	80055e8 <HAL_TIM_Base_Init>
 8002f68:	b108      	cbz	r0, 8002f6e <main+0x456>
 8002f6a:	b672      	cpsid	i
	while (1) {
 8002f6c:	e7fe      	b.n	8002f6c <main+0x454>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f72:	a92a      	add	r1, sp, #168	; 0xa8
 8002f74:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f76:	932a      	str	r3, [sp, #168]	; 0xa8
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f78:	f002 ff00 	bl	8005d7c <HAL_TIM_ConfigClockSource>
 8002f7c:	b108      	cbz	r0, 8002f82 <main+0x46a>
 8002f7e:	b672      	cpsid	i
	while (1) {
 8002f80:	e7fe      	b.n	8002f80 <main+0x468>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002f82:	4628      	mov	r0, r5
 8002f84:	f002 fc2e 	bl	80057e4 <HAL_TIM_PWM_Init>
 8002f88:	b108      	cbz	r0, 8002f8e <main+0x476>
 8002f8a:	b672      	cpsid	i
	while (1) {
 8002f8c:	e7fe      	b.n	8002f8c <main+0x474>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f8e:	2200      	movs	r2, #0
 8002f90:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f92:	a90e      	add	r1, sp, #56	; 0x38
 8002f94:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f96:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f9a:	f002 ff9f 	bl	8005edc <HAL_TIMEx_MasterConfigSynchronization>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	b108      	cbz	r0, 8002fa6 <main+0x48e>
 8002fa2:	b672      	cpsid	i
	while (1) {
 8002fa4:	e7fe      	b.n	8002fa4 <main+0x48c>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fa6:	a994      	add	r1, sp, #592	; 0x250
 8002fa8:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002faa:	e9cd 6794 	strd	r6, r7, [sp, #592]	; 0x250
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fae:	9296      	str	r2, [sp, #600]	; 0x258
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002fb0:	f8cd 8260 	str.w	r8, [sp, #608]	; 0x260
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fb4:	f002 fdd2 	bl	8005b5c <HAL_TIM_PWM_ConfigChannel>
 8002fb8:	b108      	cbz	r0, 8002fbe <main+0x4a6>
 8002fba:	b672      	cpsid	i
	while (1) {
 8002fbc:	e7fe      	b.n	8002fbc <main+0x4a4>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002fbe:	4642      	mov	r2, r8
 8002fc0:	a994      	add	r1, sp, #592	; 0x250
 8002fc2:	4628      	mov	r0, r5
 8002fc4:	f002 fdca 	bl	8005b5c <HAL_TIM_PWM_ConfigChannel>
 8002fc8:	b108      	cbz	r0, 8002fce <main+0x4b6>
 8002fca:	b672      	cpsid	i
	while (1) {
 8002fcc:	e7fe      	b.n	8002fcc <main+0x4b4>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002fce:	4628      	mov	r0, r5
 8002fd0:	2208      	movs	r2, #8
 8002fd2:	a994      	add	r1, sp, #592	; 0x250
 8002fd4:	f002 fdc2 	bl	8005b5c <HAL_TIM_PWM_ConfigChannel>
 8002fd8:	b108      	cbz	r0, 8002fde <main+0x4c6>
 8002fda:	b672      	cpsid	i
	while (1) {
 8002fdc:	e7fe      	b.n	8002fdc <main+0x4c4>
  htim5.Instance = TIM5;
 8002fde:	4c21      	ldr	r4, [pc, #132]	; (8003064 <main+0x54c>)
  HAL_TIM_MspPostInit(&htim3);
 8002fe0:	481e      	ldr	r0, [pc, #120]	; (800305c <main+0x544>)
 8002fe2:	f000 fc67 	bl	80038b4 <HAL_TIM_MspPostInit>
  htim5.Instance = TIM5;
 8002fe6:	4b20      	ldr	r3, [pc, #128]	; (8003068 <main+0x550>)
  htim5.Init.Period = 999999;
 8002fe8:	4a20      	ldr	r2, [pc, #128]	; (800306c <main+0x554>)
  htim5.Instance = TIM5;
 8002fea:	6023      	str	r3, [r4, #0]
  htim5.Init.Prescaler = 84;
 8002fec:	2354      	movs	r3, #84	; 0x54
 8002fee:	6063      	str	r3, [r4, #4]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8002ff0:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ff2:	2300      	movs	r3, #0
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ff4:	e9c4 3202 	strd	r3, r2, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ff8:	e9cd 332a 	strd	r3, r3, [sp, #168]	; 0xa8
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ffc:	e9cd 3394 	strd	r3, r3, [sp, #592]	; 0x250
 8003000:	e9cd 3396 	strd	r3, r3, [sp, #600]	; 0x258
 8003004:	e9cd 3398 	strd	r3, r3, [sp, #608]	; 0x260
 8003008:	939a      	str	r3, [sp, #616]	; 0x268
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800300a:	6123      	str	r3, [r4, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800300c:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 800300e:	f002 fb69 	bl	80056e4 <HAL_TIM_OC_Init>
 8003012:	b108      	cbz	r0, 8003018 <main+0x500>
 8003014:	b672      	cpsid	i
	while (1) {
 8003016:	e7fe      	b.n	8003016 <main+0x4fe>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003018:	2600      	movs	r6, #0
 800301a:	2700      	movs	r7, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800301c:	a92a      	add	r1, sp, #168	; 0xa8
 800301e:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003020:	e9cd 672a 	strd	r6, r7, [sp, #168]	; 0xa8
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003024:	f002 ff5a 	bl	8005edc <HAL_TIMEx_MasterConfigSynchronization>
 8003028:	4603      	mov	r3, r0
 800302a:	b108      	cbz	r0, 8003030 <main+0x518>
 800302c:	b672      	cpsid	i
	while (1) {
 800302e:	e7fe      	b.n	800302e <main+0x516>
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003030:	4620      	mov	r0, r4
 8003032:	220c      	movs	r2, #12
 8003034:	a994      	add	r1, sp, #592	; 0x250
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003036:	e9cd 6794 	strd	r6, r7, [sp, #592]	; 0x250
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800303a:	9396      	str	r3, [sp, #600]	; 0x258
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800303c:	9398      	str	r3, [sp, #608]	; 0x260
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800303e:	f002 fcb7 	bl	80059b0 <HAL_TIM_OC_ConfigChannel>
 8003042:	4607      	mov	r7, r0
 8003044:	b1a0      	cbz	r0, 8003070 <main+0x558>
 8003046:	b672      	cpsid	i
	while (1) {
 8003048:	e7fe      	b.n	8003048 <main+0x530>
 800304a:	bf00      	nop
 800304c:	20006374 	.word	0x20006374
 8003050:	200063bc 	.word	0x200063bc
 8003054:	40013000 	.word	0x40013000
 8003058:	20006414 	.word	0x20006414
 800305c:	20006270 	.word	0x20006270
 8003060:	40000400 	.word	0x40000400
 8003064:	20006228 	.word	0x20006228
 8003068:	40000c00 	.word	0x40000c00
 800306c:	000f423f 	.word	0x000f423f
		sprintf((char*) buff, "\r\n###########################\r\n");
 8003070:	4dc9      	ldr	r5, [pc, #804]	; (8003398 <main+0x880>)
 8003072:	4cca      	ldr	r4, [pc, #808]	; (800339c <main+0x884>)
		bmi270_calibrateInit(&Imu, 0);
 8003074:	ed9f 8aca 	vldr	s16, [pc, #808]	; 80033a0 <main+0x888>
 8003078:	4eca      	ldr	r6, [pc, #808]	; (80033a4 <main+0x88c>)
		sprintf((char*) buff, "\r\n###########################\r\n");
 800307a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800307c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800307e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003082:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_UART_Transmit(&huart2, (uint8_t*) buff, strlen((char*) buff),
 8003086:	f1a4 0110 	sub.w	r1, r4, #16
 800308a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800308e:	221f      	movs	r2, #31
 8003090:	48c5      	ldr	r0, [pc, #788]	; (80033a8 <main+0x890>)
 8003092:	f003 f827 	bl	80060e4 <HAL_UART_Transmit>
uint32_t get_ms();
uint32_t get_us();

__STATIC_INLINE void DWT_Init(void)
{
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8003096:	49c5      	ldr	r1, [pc, #788]	; (80033ac <main+0x894>)
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8003098:	4ac5      	ldr	r2, [pc, #788]	; (80033b0 <main+0x898>)
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800309a:	68cb      	ldr	r3, [r1, #12]
 800309c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030a0:	60cb      	str	r3, [r1, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80030a2:	6813      	ldr	r3, [r2, #0]
 80030a4:	f043 0301 	orr.w	r3, r3, #1
 80030a8:	6013      	str	r3, [r2, #0]
		bmi270_spi_init();
 80030aa:	f7fe f929 	bl	8001300 <bmi270_spi_init>
		bmi270_spi_init_check(); //if (!USE_IMU_VIS)
 80030ae:	f7fe fa11 	bl	80014d4 <bmi270_spi_init_check>
		bmi270_pwr_conf(BMI270_PWR_MODE_PERF);
 80030b2:	2002      	movs	r0, #2
 80030b4:	f7fe fa9c 	bl	80015f0 <bmi270_pwr_conf>
		bmi270_spi_write_8(REG_GYR_RANGE, range_2000);
 80030b8:	4639      	mov	r1, r7
 80030ba:	2043      	movs	r0, #67	; 0x43
 80030bc:	f7fe fca8 	bl	8001a10 <bmi270_spi_write_8>
		bmi270_spi_write_8(REG_ACC_RANGE, range_16g);
 80030c0:	2103      	movs	r1, #3
 80030c2:	2041      	movs	r0, #65	; 0x41
 80030c4:	f7fe fca4 	bl	8001a10 <bmi270_spi_write_8>
		bmi270_getGyroRange(&Imu);
 80030c8:	a80e      	add	r0, sp, #56	; 0x38
 80030ca:	f7fe fe4f 	bl	8001d6c <bmi270_getGyroRange>
		bmi270_getAccelRange(&Imu);
 80030ce:	a80e      	add	r0, sp, #56	; 0x38
 80030d0:	f7fe fec8 	bl	8001e64 <bmi270_getAccelRange>
		bmi270_calibrateInit(&Imu, 0);
 80030d4:	eeb0 0a48 	vmov.f32	s0, s16
 80030d8:	a80e      	add	r0, sp, #56	; 0x38
 80030da:	f7fe ff2f 	bl	8001f3c <bmi270_calibrateInit>
		Imu.gyr_odr = gyr_odr_25; /* Set gyro 3dB LP-filter cutoff to 50Hz */
 80030de:	2306      	movs	r3, #6
		bmi270_setGyroConf(&Imu);
 80030e0:	a80e      	add	r0, sp, #56	; 0x38
		Imu.gyr_odr = gyr_odr_25; /* Set gyro 3dB LP-filter cutoff to 50Hz */
 80030e2:	f8cd 309e 	str.w	r3, [sp, #158]	; 0x9e
		bmi270_setGyroConf(&Imu);
 80030e6:	f7fe fd07 	bl	8001af8 <bmi270_setGyroConf>
		bmi270_getGyroConf(&Imu);
 80030ea:	a80e      	add	r0, sp, #56	; 0x38
 80030ec:	f7fe fcba 	bl	8001a64 <bmi270_getGyroConf>
		Imu.acc_odr = acc_odr_12p5; /* Set accel 3dB LP-filter cutoff to 50Hz */
 80030f0:	f240 7305 	movw	r3, #1797	; 0x705
		bmi270_setAccConf(&Imu);
 80030f4:	a80e      	add	r0, sp, #56	; 0x38
		Imu.acc_odr = acc_odr_12p5; /* Set accel 3dB LP-filter cutoff to 50Hz */
 80030f6:	f8ad 30a2 	strh.w	r3, [sp, #162]	; 0xa2
		Imu.acc_filter_perf = acc_ulp;
 80030fa:	f88d 70a4 	strb.w	r7, [sp, #164]	; 0xa4
		bmi270_setAccConf(&Imu);
 80030fe:	f7fe fdc9 	bl	8001c94 <bmi270_setAccConf>
		bmi270_getAccConf(&Imu);
 8003102:	a80e      	add	r0, sp, #56	; 0x38
 8003104:	f7fe fd84 	bl	8001c10 <bmi270_getAccConf>
	MotorX.PIN_ENC = PIN_ENC_X;
 8003108:	4aaa      	ldr	r2, [pc, #680]	; (80033b4 <main+0x89c>)
		Imu.pitch_sp = Imu.pitch;
 800310a:	9919      	ldr	r1, [sp, #100]	; 0x64
	MotorY.PIN_ENC = PIN_ENC_Y;
 800310c:	4baa      	ldr	r3, [pc, #680]	; (80033b8 <main+0x8a0>)
		Imu.roll_sp = Imu.roll;
 800310e:	9c18      	ldr	r4, [sp, #96]	; 0x60
	MotorX.PIN_ENC = PIN_ENC_X;
 8003110:	922a      	str	r2, [sp, #168]	; 0xa8
		as5048a_init(&MotorX);
 8003112:	a82a      	add	r0, sp, #168	; 0xa8
		Imu.pitch_sp = Imu.pitch;
 8003114:	911c      	str	r1, [sp, #112]	; 0x70
	MotorY.PIN_ENC = PIN_ENC_Y;
 8003116:	9394      	str	r3, [sp, #592]	; 0x250
		Imu.imu_filter.Tf = 0.0f;
 8003118:	ed8d 8a26 	vstr	s16, [sp, #152]	; 0x98
		Imu.roll_sp = Imu.roll;
 800311c:	941b      	str	r4, [sp, #108]	; 0x6c
		as5048a_init(&MotorX);
 800311e:	f7fd ff9f 	bl	8001060 <as5048a_init>
		as5048a_init(&MotorY);
 8003122:	a894      	add	r0, sp, #592	; 0x250
 8003124:	f7fd ff9c 	bl	8001060 <as5048a_init>
		MotorX.LPF_angle_measure.Tf = 0.001f;
 8003128:	4ba4      	ldr	r3, [pc, #656]	; (80033bc <main+0x8a4>)
		drv8313_init(&MotorX, &htim1);
 800312a:	49a5      	ldr	r1, [pc, #660]	; (80033c0 <main+0x8a8>)
		MotorX.LPF_angle_measure.Tf = 0.001f;
 800312c:	9385      	str	r3, [sp, #532]	; 0x214
		drv8313_init(&MotorX, &htim1);
 800312e:	a82a      	add	r0, sp, #168	; 0xa8
		MotorY.LPF_angle_measure.Tf = 0.001f;
 8003130:	93ef      	str	r3, [sp, #956]	; 0x3bc
		drv8313_init(&MotorX, &htim1);
 8003132:	f7fe ff13 	bl	8001f5c <drv8313_init>
		drv8313_init(&MotorY, &htim2);
 8003136:	49a3      	ldr	r1, [pc, #652]	; (80033c4 <main+0x8ac>)
 8003138:	a894      	add	r0, sp, #592	; 0x250
 800313a:	f7fe ff0f 	bl	8001f5c <drv8313_init>
		MotorX.pole_pairs = 11;
 800313e:	230b      	movs	r3, #11
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_read, 5);
 8003140:	49a1      	ldr	r1, [pc, #644]	; (80033c8 <main+0x8b0>)
 8003142:	48a2      	ldr	r0, [pc, #648]	; (80033cc <main+0x8b4>)
		MotorX.pole_pairs = 11;
 8003144:	f8ad 324c 	strh.w	r3, [sp, #588]	; 0x24c
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_read, 5);
 8003148:	2205      	movs	r2, #5
		MotorY.pole_pairs = 11;
 800314a:	f8ad 33f4 	strh.w	r3, [sp, #1012]	; 0x3f4
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_read, 5);
 800314e:	f000 fe2d 	bl	8003dac <HAL_ADC_Start_DMA>
		while (adcConvComplete == 0) {
 8003152:	7833      	ldrb	r3, [r6, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d0fc      	beq.n	8003152 <main+0x63a>
		ina_ref = adc_read[4] * adc_factor;
 8003158:	4c9b      	ldr	r4, [pc, #620]	; (80033c8 <main+0x8b0>)
 800315a:	eddf 5a9d 	vldr	s11, [pc, #628]	; 80033d0 <main+0x8b8>
				* sense_ratio;
 800315e:	ed9f 3a9d 	vldr	s6, [pc, #628]	; 80033d4 <main+0x8bc>
 8003162:	f8df a284 	ldr.w	sl, [pc, #644]	; 80033e8 <main+0x8d0>
 8003166:	f8df 9284 	ldr.w	r9, [pc, #644]	; 80033ec <main+0x8d4>
 800316a:	f8df 8284 	ldr.w	r8, [pc, #644]	; 80033f0 <main+0x8d8>
 800316e:	4f9a      	ldr	r7, [pc, #616]	; (80033d8 <main+0x8c0>)
		HAL_GPIO_WritePin(GPIOC, FLAG_WHILE_LOOP_DONE_Pin, SET);
 8003170:	4d9a      	ldr	r5, [pc, #616]	; (80033dc <main+0x8c4>)
			target_roll = PID_Update(&MotorX.imu_reg, 0, Imu.roll);
 8003172:	eddf 8a8b 	vldr	s17, [pc, #556]	; 80033a0 <main+0x888>
		adcConvComplete = 0;
 8003176:	2200      	movs	r2, #0
 8003178:	7032      	strb	r2, [r6, #0]
		ina_ref = adc_read[4] * adc_factor;
 800317a:	8923      	ldrh	r3, [r4, #8]
 800317c:	b29b      	uxth	r3, r3
 800317e:	ee07 3a90 	vmov	s15, r3
 8003182:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		HAL_GPIO_WritePin(GPIOC, FLAG_WHILE_LOOP_DONE_Pin, RESET);
 8003186:	4693      	mov	fp, r2
		ina_ref = adc_read[4] * adc_factor;
 8003188:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800318c:	edcd 7a04 	vstr	s15, [sp, #16]
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref)
 8003190:	8820      	ldrh	r0, [r4, #0]
 8003192:	ed9d 6a04 	vldr	s12, [sp, #16]
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref)
 8003196:	8861      	ldrh	r1, [r4, #2]
 8003198:	eddd 6a04 	vldr	s13, [sp, #16]
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref)
 800319c:	88a2      	ldrh	r2, [r4, #4]
 800319e:	ed9d 7a04 	vldr	s14, [sp, #16]
		MotorY.i_b = (adc_read[3] * adc_factor - ina_ref)
 80031a2:	88e3      	ldrh	r3, [r4, #6]
 80031a4:	eddd 7a04 	vldr	s15, [sp, #16]
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref)
 80031a8:	b280      	uxth	r0, r0
 80031aa:	ee05 0a10 	vmov	s10, r0
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref)
 80031ae:	b289      	uxth	r1, r1
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref)
 80031b0:	eef8 3ac5 	vcvt.f32.s32	s7, s10
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref)
 80031b4:	ee05 1a10 	vmov	s10, r1
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref)
 80031b8:	b292      	uxth	r2, r2
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref)
 80031ba:	eeb8 4ac5 	vcvt.f32.s32	s8, s10
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref)
 80031be:	ee05 2a10 	vmov	s10, r2
		MotorY.i_b = (adc_read[3] * adc_factor - ina_ref)
 80031c2:	b29b      	uxth	r3, r3
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref)
 80031c4:	eef8 4ac5 	vcvt.f32.s32	s9, s10
		MotorY.i_b = (adc_read[3] * adc_factor - ina_ref)
 80031c8:	ee05 3a10 	vmov	s10, r3
 80031cc:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref)
 80031d0:	ee93 6aa5 	vfnms.f32	s12, s7, s11
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref)
 80031d4:	eed4 6a25 	vfnms.f32	s13, s8, s11
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref)
 80031d8:	ee94 7aa5 	vfnms.f32	s14, s9, s11
		MotorY.i_b = (adc_read[3] * adc_factor - ina_ref)
 80031dc:	eed5 7a25 	vfnms.f32	s15, s10, s11
				* sense_ratio;
 80031e0:	ee26 6a03 	vmul.f32	s12, s12, s6
				* sense_ratio;
 80031e4:	ee66 6a83 	vmul.f32	s13, s13, s6
				* sense_ratio;
 80031e8:	ee27 7a03 	vmul.f32	s14, s14, s6
				* sense_ratio;
 80031ec:	ee67 7a83 	vmul.f32	s15, s15, s6
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref)
 80031f0:	ed8d 6a2c 	vstr	s12, [sp, #176]	; 0xb0
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref)
 80031f4:	edcd 6a2d 	vstr	s13, [sp, #180]	; 0xb4
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref)
 80031f8:	ed8d 7a96 	vstr	s14, [sp, #600]	; 0x258
		MotorY.i_b = (adc_read[3] * adc_factor - ina_ref)
 80031fc:	edcd 7a97 	vstr	s15, [sp, #604]	; 0x25c
		HAL_GPIO_WritePin(GPIOC, FLAG_WHILE_LOOP_DONE_Pin, SET);
 8003200:	2201      	movs	r2, #1
 8003202:	2110      	movs	r1, #16
 8003204:	4628      	mov	r0, r5
 8003206:	f001 fa97 	bl	8004738 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, FLAG_WHILE_LOOP_DONE_Pin, RESET);
 800320a:	2200      	movs	r2, #0
 800320c:	2110      	movs	r1, #16
 800320e:	4628      	mov	r0, r5
 8003210:	f001 fa92 	bl	8004738 <HAL_GPIO_WritePin>
		t1 = HAL_GetTick();
 8003214:	f000 fd04 	bl	8003c20 <HAL_GetTick>
 8003218:	9002      	str	r0, [sp, #8]
			while (adcConvComplete == 0) {
 800321a:	7833      	ldrb	r3, [r6, #0]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d0fc      	beq.n	800321a <main+0x702>
			adcConvComplete = 0;
 8003220:	f886 b000 	strb.w	fp, [r6]
			ina_ref = adc_read[4] * adc_factor;
 8003224:	8923      	ldrh	r3, [r4, #8]
 8003226:	ed9f 8a6a 	vldr	s16, [pc, #424]	; 80033d0 <main+0x8b8>
					* sense_ratio;
 800322a:	eddf 9a6a 	vldr	s19, [pc, #424]	; 80033d4 <main+0x8bc>
			target_roll = PID_Update(&MotorX.imu_reg, 0, Imu.roll);
 800322e:	eddd 0a18 	vldr	s1, [sp, #96]	; 0x60
			ina_ref = adc_read[4] * adc_factor;
 8003232:	b29b      	uxth	r3, r3
 8003234:	ee07 3a90 	vmov	s15, r3
 8003238:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			target_roll = PID_Update(&MotorX.imu_reg, 0, Imu.roll);
 800323c:	a86a      	add	r0, sp, #424	; 0x1a8
			ina_ref = adc_read[4] * adc_factor;
 800323e:	ee67 7a88 	vmul.f32	s15, s15, s16
			target_roll = PID_Update(&MotorX.imu_reg, 0, Imu.roll);
 8003242:	eeb0 0a68 	vmov.f32	s0, s17
			ina_ref = adc_read[4] * adc_factor;
 8003246:	edcd 7a04 	vstr	s15, [sp, #16]
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref)
 800324a:	8822      	ldrh	r2, [r4, #0]
 800324c:	ed9d 7a04 	vldr	s14, [sp, #16]
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref)
 8003250:	8863      	ldrh	r3, [r4, #2]
 8003252:	eddd 7a04 	vldr	s15, [sp, #16]
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref)
 8003256:	b292      	uxth	r2, r2
 8003258:	ee06 2a90 	vmov	s13, r2
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref)
 800325c:	b29b      	uxth	r3, r3
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref)
 800325e:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref)
 8003262:	ee06 3a90 	vmov	s13, r3
 8003266:	eef8 6ae6 	vcvt.f32.s32	s13, s13
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref)
 800326a:	ee96 7a08 	vfnms.f32	s14, s12, s16
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref)
 800326e:	eed6 7a88 	vfnms.f32	s15, s13, s16
					* sense_ratio;
 8003272:	ee27 7a29 	vmul.f32	s14, s14, s19
					* sense_ratio;
 8003276:	ee67 7aa9 	vmul.f32	s15, s15, s19
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref)
 800327a:	ed8d 7a2c 	vstr	s14, [sp, #176]	; 0xb0
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref)
 800327e:	edcd 7a2d 	vstr	s15, [sp, #180]	; 0xb4
			target_roll = PID_Update(&MotorX.imu_reg, 0, Imu.roll);
 8003282:	f000 f947 	bl	8003514 <PID_Update>
 8003286:	4b56      	ldr	r3, [pc, #344]	; (80033e0 <main+0x8c8>)
			foc_update(&MotorX, target_roll);
 8003288:	a82a      	add	r0, sp, #168	; 0xa8
			target_roll = PID_Update(&MotorX.imu_reg, 0, Imu.roll);
 800328a:	ed83 0a00 	vstr	s0, [r3]
			foc_update(&MotorX, target_roll);
 800328e:	f7ff f90f 	bl	80024b0 <foc_update>
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref)
 8003292:	88a2      	ldrh	r2, [r4, #4]
 8003294:	ed9d 7a04 	vldr	s14, [sp, #16]
			MotorY.i_b = (adc_read[3] * adc_factor - ina_ref)
 8003298:	88e3      	ldrh	r3, [r4, #6]
 800329a:	eddd 7a04 	vldr	s15, [sp, #16]
			target_pitch = PID_Update(&MotorY.imu_reg, 0, Imu.pitch);
 800329e:	eddd 0a19 	vldr	s1, [sp, #100]	; 0x64
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref)
 80032a2:	b292      	uxth	r2, r2
 80032a4:	ee06 2a90 	vmov	s13, r2
			MotorY.i_b = (adc_read[3] * adc_factor - ina_ref)
 80032a8:	b29b      	uxth	r3, r3
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref)
 80032aa:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
			MotorY.i_b = (adc_read[3] * adc_factor - ina_ref)
 80032ae:	ee06 3a90 	vmov	s13, r3
 80032b2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref)
 80032b6:	ee96 7a08 	vfnms.f32	s14, s12, s16
			target_pitch = PID_Update(&MotorY.imu_reg, 0, Imu.pitch);
 80032ba:	a8d4      	add	r0, sp, #848	; 0x350
			MotorY.i_b = (adc_read[3] * adc_factor - ina_ref)
 80032bc:	eed6 7a88 	vfnms.f32	s15, s13, s16
					* sense_ratio;
 80032c0:	ee27 7a29 	vmul.f32	s14, s14, s19
					* sense_ratio;
 80032c4:	ee67 7aa9 	vmul.f32	s15, s15, s19
			target_pitch = PID_Update(&MotorY.imu_reg, 0, Imu.pitch);
 80032c8:	eeb0 0a68 	vmov.f32	s0, s17
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref)
 80032cc:	ed8d 7a96 	vstr	s14, [sp, #600]	; 0x258
			MotorY.i_b = (adc_read[3] * adc_factor - ina_ref)
 80032d0:	edcd 7a97 	vstr	s15, [sp, #604]	; 0x25c
			target_pitch = PID_Update(&MotorY.imu_reg, 0, Imu.pitch);
 80032d4:	f000 f91e 	bl	8003514 <PID_Update>
 80032d8:	4b42      	ldr	r3, [pc, #264]	; (80033e4 <main+0x8cc>)
			foc_update(&MotorY, target_pitch);
 80032da:	a894      	add	r0, sp, #592	; 0x250
			target_pitch = PID_Update(&MotorY.imu_reg, 0, Imu.pitch);
 80032dc:	ed83 0a00 	vstr	s0, [r3]
			foc_update(&MotorY, target_pitch);
 80032e0:	f7ff f8e6 	bl	80024b0 <foc_update>
		HAL_GPIO_WritePin(GPIOC, FLAG_WHILE_LOOP_DONE_Pin, SET);
 80032e4:	2201      	movs	r2, #1
 80032e6:	2110      	movs	r1, #16
 80032e8:	4628      	mov	r0, r5
 80032ea:	f001 fa25 	bl	8004738 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, FLAG_WHILE_LOOP_DONE_Pin, RESET);
 80032ee:	2110      	movs	r1, #16
 80032f0:	4628      	mov	r0, r5
 80032f2:	2200      	movs	r2, #0
 80032f4:	f001 fa20 	bl	8004738 <HAL_GPIO_WritePin>
		if(USE_AS5048A && !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){
 80032f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032fc:	4628      	mov	r0, r5
 80032fe:	f001 fa15 	bl	800472c <HAL_GPIO_ReadPin>
 8003302:	b968      	cbnz	r0, 8003320 <main+0x808>
			as5048a_setZeroArg(&MotorX, Imu.roll);
 8003304:	ed9d 0a18 	vldr	s0, [sp, #96]	; 0x60
 8003308:	a82a      	add	r0, sp, #168	; 0xa8
 800330a:	f7fd ff5d 	bl	80011c8 <as5048a_setZeroArg>
			as5048a_setZeroArg(&MotorY, Imu.pitch);
 800330e:	ed9d 0a19 	vldr	s0, [sp, #100]	; 0x64
 8003312:	a894      	add	r0, sp, #592	; 0x250
 8003314:	f7fd ff58 	bl	80011c8 <as5048a_setZeroArg>
			Imu.roll_sp = Imu.roll;
 8003318:	9a18      	ldr	r2, [sp, #96]	; 0x60
			Imu.pitch_sp = Imu.pitch;
 800331a:	9b19      	ldr	r3, [sp, #100]	; 0x64
			Imu.roll_sp = Imu.roll;
 800331c:	921b      	str	r2, [sp, #108]	; 0x6c
			Imu.pitch_sp = Imu.pitch;
 800331e:	931c      	str	r3, [sp, #112]	; 0x70
			Imu.gyr_x = (int16_t) bmi270_read_gyro(AXIS_X) * Imu.inv_gyr_range;
 8003320:	2000      	movs	r0, #0
 8003322:	f7fe faa1 	bl	8001868 <bmi270_read_gyro>
 8003326:	b200      	sxth	r0, r0
 8003328:	ee07 0a90 	vmov	s15, r0
 800332c:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
 8003330:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			Imu.gyr_y = (int16_t) bmi270_read_gyro(AXIS_Y) * Imu.inv_gyr_range;
 8003334:	2001      	movs	r0, #1
			Imu.gyr_x = (int16_t) bmi270_read_gyro(AXIS_X) * Imu.inv_gyr_range;
 8003336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800333a:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
			Imu.gyr_y = (int16_t) bmi270_read_gyro(AXIS_Y) * Imu.inv_gyr_range;
 800333e:	f7fe fa93 	bl	8001868 <bmi270_read_gyro>
 8003342:	b200      	sxth	r0, r0
 8003344:	ee07 0a90 	vmov	s15, r0
 8003348:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
 800334c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			Imu.gyr_z = (int16_t) bmi270_read_gyro(AXIS_Z) * Imu.inv_gyr_range;
 8003350:	2002      	movs	r0, #2
			Imu.gyr_y = (int16_t) bmi270_read_gyro(AXIS_Y) * Imu.inv_gyr_range;
 8003352:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003356:	edcd 7a13 	vstr	s15, [sp, #76]	; 0x4c
			Imu.gyr_z = (int16_t) bmi270_read_gyro(AXIS_Z) * Imu.inv_gyr_range;
 800335a:	f7fe fa85 	bl	8001868 <bmi270_read_gyro>
 800335e:	b200      	sxth	r0, r0
 8003360:	ee07 0a90 	vmov	s15, r0
 8003364:	ed9d 7a10 	vldr	s14, [sp, #64]	; 0x40
 8003368:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) {
 800336c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
			Imu.gyr_z = (int16_t) bmi270_read_gyro(AXIS_Z) * Imu.inv_gyr_range;
 8003370:	ee67 7a87 	vmul.f32	s15, s15, s14
			if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) {
 8003374:	4628      	mov	r0, r5
			Imu.gyr_z = (int16_t) bmi270_read_gyro(AXIS_Z) * Imu.inv_gyr_range;
 8003376:	edcd 7a14 	vstr	s15, [sp, #80]	; 0x50
			if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) {
 800337a:	f001 f9d7 	bl	800472c <HAL_GPIO_ReadPin>
 800337e:	bbc8      	cbnz	r0, 80033f4 <main+0x8dc>
				q0 = 1.0f, q1 = 0.0f, q2 = 0.0f, q3 = 0.0f;
 8003380:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003384:	f8ca 3000 	str.w	r3, [sl]
 8003388:	edc9 8a00 	vstr	s17, [r9]
 800338c:	edc8 8a00 	vstr	s17, [r8]
 8003390:	edc7 8a00 	vstr	s17, [r7]
 8003394:	e02e      	b.n	80033f4 <main+0x8dc>
 8003396:	bf00      	nop
 8003398:	0800afdc 	.word	0x0800afdc
 800339c:	20002228 	.word	0x20002228
 80033a0:	00000000 	.word	0x00000000
 80033a4:	20002204 	.word	0x20002204
 80033a8:	2000645c 	.word	0x2000645c
 80033ac:	e000edf0 	.word	0xe000edf0
 80033b0:	e0001000 	.word	0xe0001000
 80033b4:	40000010 	.word	0x40000010
 80033b8:	80000020 	.word	0x80000020
 80033bc:	3a83126f 	.word	0x3a83126f
 80033c0:	20006374 	.word	0x20006374
 80033c4:	20006414 	.word	0x20006414
 80033c8:	200062b8 	.word	0x200062b8
 80033cc:	200062c4 	.word	0x200062c4
 80033d0:	3a533333 	.word	0x3a533333
 80033d4:	3e628c76 	.word	0x3e628c76
 80033d8:	20002210 	.word	0x20002210
 80033dc:	40020800 	.word	0x40020800
 80033e0:	20006310 	.word	0x20006310
 80033e4:	2000630c 	.word	0x2000630c
 80033e8:	20002004 	.word	0x20002004
 80033ec:	20002208 	.word	0x20002208
 80033f0:	2000220c 	.word	0x2000220c
			Imu.acc_x = (int16_t) bmi270_read_accel(AXIS_X) * Imu.inv_acc_range;
 80033f4:	2000      	movs	r0, #0
 80033f6:	f7fe faa1 	bl	800193c <bmi270_read_accel>
 80033fa:	b200      	sxth	r0, r0
 80033fc:	ee07 0a90 	vmov	s15, r0
 8003400:	ed9d 7a11 	vldr	s14, [sp, #68]	; 0x44
 8003404:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			Imu.acc_y = (int16_t) bmi270_read_accel(AXIS_Y) * Imu.inv_acc_range;
 8003408:	2001      	movs	r0, #1
			Imu.acc_x = (int16_t) bmi270_read_accel(AXIS_X) * Imu.inv_acc_range;
 800340a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800340e:	edcd 7a15 	vstr	s15, [sp, #84]	; 0x54
			Imu.acc_y = (int16_t) bmi270_read_accel(AXIS_Y) * Imu.inv_acc_range;
 8003412:	f7fe fa93 	bl	800193c <bmi270_read_accel>
 8003416:	b200      	sxth	r0, r0
 8003418:	ee07 0a90 	vmov	s15, r0
 800341c:	ed9d 7a11 	vldr	s14, [sp, #68]	; 0x44
 8003420:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			Imu.acc_z = (int16_t) bmi270_read_accel(AXIS_Z) * Imu.inv_acc_range;
 8003424:	2002      	movs	r0, #2
			Imu.acc_y = (int16_t) bmi270_read_accel(AXIS_Y) * Imu.inv_acc_range;
 8003426:	ee67 7a87 	vmul.f32	s15, s15, s14
 800342a:	edcd 7a16 	vstr	s15, [sp, #88]	; 0x58
			Imu.acc_z = (int16_t) bmi270_read_accel(AXIS_Z) * Imu.inv_acc_range;
 800342e:	f7fe fa85 	bl	800193c <bmi270_read_accel>
 8003432:	b200      	sxth	r0, r0
 8003434:	ee07 0a90 	vmov	s15, r0
 8003438:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800343c:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 8003440:	ee28 8a27 	vmul.f32	s16, s16, s15
					loop_time * 1e-3);
 8003444:	ee19 0a10 	vmov	r0, s18
			Imu.acc_z = (int16_t) bmi270_read_accel(AXIS_Z) * Imu.inv_acc_range;
 8003448:	ed8d 8a17 	vstr	s16, [sp, #92]	; 0x5c
					loop_time * 1e-3);
 800344c:	f7fd f884 	bl	8000558 <__aeabi_f2d>
 8003450:	a320      	add	r3, pc, #128	; (adr r3, 80034d4 <main+0x9bc>)
 8003452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003456:	f7fd f8d7 	bl	8000608 <__aeabi_dmul>
			filterUpdate(Imu.gyr_x * DEG_TO_RAD, Imu.gyr_y * DEG_TO_RAD,
 800345a:	f7fd fbad 	bl	8000bb8 <__aeabi_d2f>
 800345e:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80034d0 <main+0x9b8>
 8003462:	ed9d 1a14 	vldr	s2, [sp, #80]	; 0x50
 8003466:	eddd 0a13 	vldr	s1, [sp, #76]	; 0x4c
 800346a:	ed9d 0a12 	vldr	s0, [sp, #72]	; 0x48
 800346e:	ed9d 2a16 	vldr	s4, [sp, #88]	; 0x58
 8003472:	eddd 1a15 	vldr	s3, [sp, #84]	; 0x54
 8003476:	ee21 1a27 	vmul.f32	s2, s2, s15
 800347a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800347e:	ee20 0a27 	vmul.f32	s0, s0, s15
 8003482:	ee03 0a10 	vmov	s6, r0
 8003486:	eef0 2a48 	vmov.f32	s5, s16
 800348a:	f7ff f8f5 	bl	8002678 <filterUpdate>
			Euler = ToEulerAngles(q0, q1, q2, q3);
 800348e:	ed9a 0a00 	vldr	s0, [sl]
 8003492:	edd9 0a00 	vldr	s1, [r9]
 8003496:	ed98 1a00 	vldr	s2, [r8]
 800349a:	edd7 1a00 	vldr	s3, [r7]
 800349e:	f7ff fa89 	bl	80029b4 <ToEulerAngles>
 80034a2:	edcd 0a0b 	vstr	s1, [sp, #44]	; 0x2c
			Imu.pitch = Euler.y;
 80034a6:	edcd 0a19 	vstr	s1, [sp, #100]	; 0x64
			Euler = ToEulerAngles(q0, q1, q2, q3);
 80034aa:	ed8d 1a0c 	vstr	s2, [sp, #48]	; 0x30
 80034ae:	ed8d 0a0a 	vstr	s0, [sp, #40]	; 0x28
			Imu.roll = Euler.x;
 80034b2:	ed8d 0a18 	vstr	s0, [sp, #96]	; 0x60
		t2 = HAL_GetTick() - t1;
 80034b6:	f000 fbb3 	bl	8003c20 <HAL_GetTick>
 80034ba:	9b02      	ldr	r3, [sp, #8]
 80034bc:	1ac0      	subs	r0, r0, r3
 80034be:	9003      	str	r0, [sp, #12]
		loop_time = t2;
 80034c0:	ed9d 9a03 	vldr	s18, [sp, #12]
 80034c4:	eeb8 9a49 	vcvt.f32.u32	s18, s18
		HAL_GPIO_WritePin(GPIOC, FLAG_WHILE_LOOP_DONE_Pin, SET);
 80034c8:	e69a      	b.n	8003200 <main+0x6e8>
 80034ca:	bf00      	nop
 80034cc:	f3af 8000 	nop.w
 80034d0:	3c8efa35 	.word	0x3c8efa35
 80034d4:	d2f1a9fc 	.word	0xd2f1a9fc
 80034d8:	3f50624d 	.word	0x3f50624d

080034dc <HAL_ADC_ConvCpltCallback>:
	adcConvComplete = 1;
 80034dc:	4b01      	ldr	r3, [pc, #4]	; (80034e4 <HAL_ADC_ConvCpltCallback+0x8>)
 80034de:	2201      	movs	r2, #1
 80034e0:	701a      	strb	r2, [r3, #0]
}
 80034e2:	4770      	bx	lr
 80034e4:	20002204 	.word	0x20002204

080034e8 <Error_Handler>:
 80034e8:	b672      	cpsid	i
	while (1) {
 80034ea:	e7fe      	b.n	80034ea <Error_Handler+0x2>

080034ec <PID_Init>:
 *      Author: maxborglowe
 */

#include "pid.h"

void PID_Init(struct PID *pid) {
 80034ec:	b510      	push	{r4, lr}
	pid->integrator = 0.0f;
 80034ee:	2300      	movs	r3, #0
	pid->prevMeas = 0.0f;
	pid->out = 0.0f;
	pid->Kp = 0.0f;
	pid->Ki = 0.0f;
	pid->Kd = 0.0f;
	pid->tau = 0.001f;
 80034f0:	4a07      	ldr	r2, [pc, #28]	; (8003510 <PID_Init+0x24>)
 80034f2:	61c2      	str	r2, [r0, #28]
	pid->integrator = 0.0f;
 80034f4:	6203      	str	r3, [r0, #32]
	pid->prevErr = 0.0f;
 80034f6:	6243      	str	r3, [r0, #36]	; 0x24
	pid->differentiator = 0.0f;
 80034f8:	6283      	str	r3, [r0, #40]	; 0x28
	pid->prevMeas = 0.0f;
 80034fa:	62c3      	str	r3, [r0, #44]	; 0x2c
	pid->out = 0.0f;
 80034fc:	6303      	str	r3, [r0, #48]	; 0x30
	pid->Kp = 0.0f;
 80034fe:	6003      	str	r3, [r0, #0]
	pid->Ki = 0.0f;
 8003500:	6043      	str	r3, [r0, #4]
	pid->Kd = 0.0f;
 8003502:	6083      	str	r3, [r0, #8]
void PID_Init(struct PID *pid) {
 8003504:	4604      	mov	r4, r0

	pid->timestamp_prev = get_ms();
 8003506:	f000 fb15 	bl	8003b34 <get_ms>
 800350a:	6160      	str	r0, [r4, #20]
}
 800350c:	bd10      	pop	{r4, pc}
 800350e:	bf00      	nop
 8003510:	3a83126f 	.word	0x3a83126f

08003514 <PID_Update>:
/**
 * @brief Update the pid output based on error
 * @param The value to be achieved
 * @param Measured value
 */
float PID_Update(struct PID *pid, float setpoint, float meas) {
 8003514:	b510      	push	{r4, lr}
 8003516:	4604      	mov	r4, r0
 8003518:	ed2d 8b02 	vpush	{d8}
 800351c:	eeb0 8a40 	vmov.f32	s16, s0
 8003520:	eef0 8a60 	vmov.f32	s17, s1

	uint32_t timestamp_now = get_ms();
 8003524:	f000 fb06 	bl	8003b34 <get_ms>
	float Ts = (timestamp_now - pid->timestamp_prev) * 1e-3f;
 8003528:	6963      	ldr	r3, [r4, #20]
 800352a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8003650 <PID_Update+0x13c>
 800352e:	1ac3      	subs	r3, r0, r3
 8003530:	ee07 3a90 	vmov	s15, r3
 8003534:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003538:	ee67 5a87 	vmul.f32	s11, s15, s14
	/* fix micros overflow */
	if(Ts <= 0.0f || Ts > 0.5f) Ts = 1e-3f;
 800353c:	eef5 5ac0 	vcmpe.f32	s11, #0.0
 8003540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003544:	f240 8081 	bls.w	800364a <PID_Update+0x136>
 8003548:	eddf 6a42 	vldr	s13, [pc, #264]	; 8003654 <PID_Update+0x140>
 800354c:	eef4 7a66 	vcmp.f32	s15, s13
 8003550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003554:	bfc8      	it	gt
 8003556:	eef0 5a47 	vmovgt.f32	s11, s14

	/* Error output from leftmost summer*/
	float err = setpoint - meas;
 800355a:	ee38 7a68 	vsub.f32	s14, s16, s17

	/* Proportional */
	float prop = pid->Kp * err;

	/* Integrator */
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 800355e:	edd4 6a09 	vldr	s13, [r4, #36]	; 0x24
 8003562:	ed94 5a01 	vldr	s10, [r4, #4]
	float prop = pid->Kp * err;
 8003566:	edd4 7a00 	vldr	s15, [r4]
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 800356a:	ed94 6a08 	vldr	s12, [r4, #32]

	/* Anti-windup scheme */
	float lim_min_int, lim_max_int;
	if (pid->lim_max > prop) {
 800356e:	ed94 4a04 	vldr	s8, [r4, #16]
		lim_max_int = pid->lim_max - prop;
	} else {
		lim_max_int = 0.0f;
	}

	if (pid->lim_min < prop) {
 8003572:	ed94 0a03 	vldr	s0, [r4, #12]
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 8003576:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800357a:	ee25 5a24 	vmul.f32	s10, s10, s9
 800357e:	ee77 6a26 	vadd.f32	s13, s14, s13
	float prop = pid->Kp * err;
 8003582:	ee67 7a27 	vmul.f32	s15, s14, s15
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 8003586:	ee66 6a85 	vmul.f32	s13, s13, s10
	if (pid->lim_max > prop) {
 800358a:	eeb4 4ae7 	vcmpe.f32	s8, s15
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 800358e:	eea5 6aa6 	vfma.f32	s12, s11, s13
	if (pid->lim_max > prop) {
 8003592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	if (pid->lim_min < prop) {
 8003596:	eeb4 0ae7 	vcmpe.f32	s0, s15
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 800359a:	eef0 6a46 	vmov.f32	s13, s12
		lim_max_int = pid->lim_max - prop;
 800359e:	bfcc      	ite	gt
 80035a0:	ee34 6a67 	vsubgt.f32	s12, s8, s15
		lim_max_int = 0.0f;
 80035a4:	ed9f 6a2c 	vldrle	s12, [pc, #176]	; 8003658 <PID_Update+0x144>
	if (pid->lim_min < prop) {
 80035a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		lim_min_int = pid->lim_min - prop;
 80035ac:	bf4c      	ite	mi
 80035ae:	ee30 5a67 	vsubmi.f32	s10, s0, s15
	} else {
		lim_min_int = 0.0f;
 80035b2:	ed9f 5a29 	vldrpl	s10, [pc, #164]	; 8003658 <PID_Update+0x144>
	}

	/* Clamp integrator -> prevents integrator from growing out of proportions */
	pid->integrator = _clamp(pid->integrator, lim_min_int, lim_max_int);
 80035b6:	eef4 6ac5 	vcmpe.f32	s13, s10
 80035ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035be:	db08      	blt.n	80035d2 <PID_Update+0xbe>
 80035c0:	eef4 6ac6 	vcmpe.f32	s13, s12
 80035c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035c8:	bf8c      	ite	hi
 80035ca:	eeb0 5a46 	vmovhi.f32	s10, s12
 80035ce:	eeb0 5a66 	vmovls.f32	s10, s13

	/* Derivative: might not be necessary for FOC */
	pid->differentiator = (2.0f * pid->Kd * (meas - pid->prevMeas)
			+ (2.0f * pid->tau - pid->Ts) * pid->differentiator)
 80035d2:	ed94 6a06 	vldr	s12, [r4, #24]
 80035d6:	ed94 3a07 	vldr	s6, [r4, #28]
 80035da:	edd4 2a0a 	vldr	s5, [r4, #40]	; 0x28
	pid->differentiator = (2.0f * pid->Kd * (meas - pid->prevMeas)
 80035de:	edd4 4a0b 	vldr	s9, [r4, #44]	; 0x2c
			+ (2.0f * pid->tau - pid->Ts) * pid->differentiator)
 80035e2:	edd4 5a02 	vldr	s11, [r4, #8]
	pid->integrator = _clamp(pid->integrator, lim_min_int, lim_max_int);
 80035e6:	ed84 5a08 	vstr	s10, [r4, #32]
			+ (2.0f * pid->tau - pid->Ts) * pid->differentiator)
 80035ea:	eef0 3a00 	vmov.f32	s7, #0	; 0x40000000  2.0
 80035ee:	eef0 6a46 	vmov.f32	s13, s12
 80035f2:	eed3 6a23 	vfnms.f32	s13, s6, s7
 80035f6:	ee75 5aa5 	vadd.f32	s11, s11, s11
	pid->differentiator = (2.0f * pid->Kd * (meas - pid->prevMeas)
 80035fa:	ee78 4ae4 	vsub.f32	s9, s17, s9
			+ (2.0f * pid->tau - pid->Ts) * pid->differentiator)
 80035fe:	ee66 6aa2 	vmul.f32	s13, s13, s5
			/ (2.0f * pid->tau + pid->Ts);
 8003602:	eea3 6a23 	vfma.f32	s12, s6, s7
			+ (2.0f * pid->tau - pid->Ts) * pid->differentiator)
 8003606:	eee4 6aa5 	vfma.f32	s13, s9, s11
			/ (2.0f * pid->tau + pid->Ts);
 800360a:	eec6 5a86 	vdiv.f32	s11, s13, s12

	/* Output */
	pid->out = prop + pid->integrator + pid->differentiator;
 800360e:	ee75 7aa7 	vadd.f32	s15, s11, s15
	pid->differentiator = (2.0f * pid->Kd * (meas - pid->prevMeas)
 8003612:	edc4 5a0a 	vstr	s11, [r4, #40]	; 0x28
	pid->out = prop + pid->integrator + pid->differentiator;
 8003616:	ee77 7a85 	vadd.f32	s15, s15, s10

	/* Limiter */
	pid->out = _clamp(pid->out, pid->lim_min, pid->lim_max);
 800361a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800361e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003622:	dc08      	bgt.n	8003636 <PID_Update+0x122>
 8003624:	eeb4 4ae7 	vcmpe.f32	s8, s15
 8003628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800362c:	bf8c      	ite	hi
 800362e:	eeb0 0a67 	vmovhi.f32	s0, s15
 8003632:	eeb0 0a44 	vmovls.f32	s0, s8

	/* Store error and measurement in PID struct*/
	pid->prevErr = err;
	pid->prevMeas = meas;
 8003636:	edc4 8a0b 	vstr	s17, [r4, #44]	; 0x2c
	pid->timestamp_prev = timestamp_now;

	return pid->out;
}
 800363a:	ecbd 8b02 	vpop	{d8}
	pid->out = _clamp(pid->out, pid->lim_min, pid->lim_max);
 800363e:	ed84 0a0c 	vstr	s0, [r4, #48]	; 0x30
	pid->prevErr = err;
 8003642:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
	pid->timestamp_prev = timestamp_now;
 8003646:	6160      	str	r0, [r4, #20]
}
 8003648:	bd10      	pop	{r4, pc}
	if(Ts <= 0.0f || Ts > 0.5f) Ts = 1e-3f;
 800364a:	eef0 5a47 	vmov.f32	s11, s14
 800364e:	e784      	b.n	800355a <PID_Update+0x46>
 8003650:	3a83126f 	.word	0x3a83126f
 8003654:	43f9ffff 	.word	0x43f9ffff
 8003658:	00000000 	.word	0x00000000

0800365c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800365c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800365e:	4b0d      	ldr	r3, [pc, #52]	; (8003694 <HAL_MspInit+0x38>)
 8003660:	2100      	movs	r1, #0
 8003662:	9100      	str	r1, [sp, #0]
 8003664:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003666:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800366a:	645a      	str	r2, [r3, #68]	; 0x44
 800366c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800366e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003672:	9200      	str	r2, [sp, #0]
 8003674:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003676:	9101      	str	r1, [sp, #4]
 8003678:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800367a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800367e:	641a      	str	r2, [r3, #64]	; 0x40
 8003680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003686:	9301      	str	r3, [sp, #4]
 8003688:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800368a:	2007      	movs	r0, #7
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800368c:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800368e:	f000 bd25 	b.w	80040dc <HAL_NVIC_SetPriorityGrouping>
 8003692:	bf00      	nop
 8003694:	40023800 	.word	0x40023800

08003698 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003698:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 800369a:	6802      	ldr	r2, [r0, #0]
 800369c:	4b38      	ldr	r3, [pc, #224]	; (8003780 <HAL_ADC_MspInit+0xe8>)
{
 800369e:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a0:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 80036a2:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a4:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80036a8:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80036ac:	9408      	str	r4, [sp, #32]
  if(hadc->Instance==ADC1)
 80036ae:	d001      	beq.n	80036b4 <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80036b0:	b00a      	add	sp, #40	; 0x28
 80036b2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80036b4:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80036b8:	9400      	str	r4, [sp, #0]
 80036ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 80036bc:	4e31      	ldr	r6, [pc, #196]	; (8003784 <HAL_ADC_MspInit+0xec>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80036be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036c2:	645a      	str	r2, [r3, #68]	; 0x44
 80036c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036c6:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80036ca:	9200      	str	r2, [sp, #0]
 80036cc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036ce:	9401      	str	r4, [sp, #4]
 80036d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036d2:	f042 0204 	orr.w	r2, r2, #4
 80036d6:	631a      	str	r2, [r3, #48]	; 0x30
 80036d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036da:	f002 0204 	and.w	r2, r2, #4
 80036de:	9201      	str	r2, [sp, #4]
 80036e0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e2:	9402      	str	r4, [sp, #8]
 80036e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036e6:	f042 0201 	orr.w	r2, r2, #1
 80036ea:	631a      	str	r2, [r3, #48]	; 0x30
 80036ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036ee:	f002 0201 	and.w	r2, r2, #1
 80036f2:	9202      	str	r2, [sp, #8]
 80036f4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036f6:	9403      	str	r4, [sp, #12]
 80036f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036fa:	f042 0202 	orr.w	r2, r2, #2
 80036fe:	631a      	str	r2, [r3, #48]	; 0x30
 8003700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003702:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003704:	f003 0302 	and.w	r3, r3, #2
 8003708:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = MotorY_i_b_Pin|MotorZ_i_a_Pin|MotorZ_i_b_Pin|current_sense_REF_Pin;
 800370a:	220f      	movs	r2, #15
 800370c:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800370e:	9903      	ldr	r1, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003710:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003712:	a904      	add	r1, sp, #16
 8003714:	481c      	ldr	r0, [pc, #112]	; (8003788 <HAL_ADC_MspInit+0xf0>)
    GPIO_InitStruct.Pin = MotorY_i_b_Pin|MotorZ_i_a_Pin|MotorZ_i_b_Pin|current_sense_REF_Pin;
 8003716:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800371a:	f000 ff1b 	bl	8004554 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MotorX_i_a_Pin|MotorX_i_b_Pin;
 800371e:	2211      	movs	r2, #17
 8003720:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003722:	481a      	ldr	r0, [pc, #104]	; (800378c <HAL_ADC_MspInit+0xf4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003724:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003726:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = MotorX_i_a_Pin|MotorX_i_b_Pin;
 8003728:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800372c:	f000 ff12 	bl	8004554 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MotorY_i_a_Pin;
 8003730:	2202      	movs	r2, #2
 8003732:	2303      	movs	r3, #3
    HAL_GPIO_Init(MotorY_i_a_GPIO_Port, &GPIO_InitStruct);
 8003734:	4816      	ldr	r0, [pc, #88]	; (8003790 <HAL_ADC_MspInit+0xf8>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003736:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(MotorY_i_a_GPIO_Port, &GPIO_InitStruct);
 8003738:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = MotorY_i_a_Pin;
 800373a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MotorY_i_a_GPIO_Port, &GPIO_InitStruct);
 800373e:	f000 ff09 	bl	8004554 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8003742:	4b14      	ldr	r3, [pc, #80]	; (8003794 <HAL_ADC_MspInit+0xfc>)
 8003744:	6033      	str	r3, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003746:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800374a:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800374e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003752:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003756:	6130      	str	r0, [r6, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003758:	4630      	mov	r0, r6
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800375a:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800375e:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003762:	e9c6 1205 	strd	r1, r2, [r6, #20]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003766:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003768:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800376a:	f000 fd2b 	bl	80041c4 <HAL_DMA_Init>
 800376e:	b918      	cbnz	r0, 8003778 <HAL_ADC_MspInit+0xe0>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003770:	63ae      	str	r6, [r5, #56]	; 0x38
 8003772:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8003774:	b00a      	add	sp, #40	; 0x28
 8003776:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8003778:	f7ff feb6 	bl	80034e8 <Error_Handler>
 800377c:	e7f8      	b.n	8003770 <HAL_ADC_MspInit+0xd8>
 800377e:	bf00      	nop
 8003780:	40012000 	.word	0x40012000
 8003784:	20006314 	.word	0x20006314
 8003788:	40020800 	.word	0x40020800
 800378c:	40020000 	.word	0x40020000
 8003790:	40020400 	.word	0x40020400
 8003794:	40026410 	.word	0x40026410

08003798 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003798:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 800379a:	6801      	ldr	r1, [r0, #0]
 800379c:	4a18      	ldr	r2, [pc, #96]	; (8003800 <HAL_SPI_MspInit+0x68>)
{
 800379e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037a0:	2300      	movs	r3, #0
  if(hspi->Instance==SPI1)
 80037a2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037a4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80037a8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80037ac:	9306      	str	r3, [sp, #24]
  if(hspi->Instance==SPI1)
 80037ae:	d001      	beq.n	80037b4 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80037b0:	b009      	add	sp, #36	; 0x24
 80037b2:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 80037b4:	f502 3284 	add.w	r2, r2, #67584	; 0x10800
 80037b8:	9300      	str	r3, [sp, #0]
 80037ba:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037bc:	4811      	ldr	r0, [pc, #68]	; (8003804 <HAL_SPI_MspInit+0x6c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80037be:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 80037c2:	6451      	str	r1, [r2, #68]	; 0x44
 80037c4:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80037c6:	f401 5180 	and.w	r1, r1, #4096	; 0x1000
 80037ca:	9100      	str	r1, [sp, #0]
 80037cc:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ce:	9301      	str	r3, [sp, #4]
 80037d0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80037d2:	f043 0301 	orr.w	r3, r3, #1
 80037d6:	6313      	str	r3, [r2, #48]	; 0x30
 80037d8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80037e0:	2305      	movs	r3, #5
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037e2:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80037e4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80037e6:	2200      	movs	r2, #0
 80037e8:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ea:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80037ec:	24e0      	movs	r4, #224	; 0xe0
 80037ee:	2502      	movs	r5, #2
 80037f0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80037f4:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037f8:	f000 feac 	bl	8004554 <HAL_GPIO_Init>
}
 80037fc:	b009      	add	sp, #36	; 0x24
 80037fe:	bd30      	pop	{r4, r5, pc}
 8003800:	40013000 	.word	0x40013000
 8003804:	40020000 	.word	0x40020000

08003808 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8003808:	4a1b      	ldr	r2, [pc, #108]	; (8003878 <HAL_TIM_Base_MspInit+0x70>)
 800380a:	6803      	ldr	r3, [r0, #0]
 800380c:	4293      	cmp	r3, r2
{
 800380e:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM1)
 8003810:	d016      	beq.n	8003840 <HAL_TIM_Base_MspInit+0x38>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8003812:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003816:	d004      	beq.n	8003822 <HAL_TIM_Base_MspInit+0x1a>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8003818:	4a18      	ldr	r2, [pc, #96]	; (800387c <HAL_TIM_Base_MspInit+0x74>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d01e      	beq.n	800385c <HAL_TIM_Base_MspInit+0x54>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800381e:	b004      	add	sp, #16
 8003820:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003822:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8003826:	2200      	movs	r2, #0
 8003828:	9202      	str	r2, [sp, #8]
 800382a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800382c:	f042 0201 	orr.w	r2, r2, #1
 8003830:	641a      	str	r2, [r3, #64]	; 0x40
 8003832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	9302      	str	r3, [sp, #8]
 800383a:	9b02      	ldr	r3, [sp, #8]
}
 800383c:	b004      	add	sp, #16
 800383e:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003840:	4b0f      	ldr	r3, [pc, #60]	; (8003880 <HAL_TIM_Base_MspInit+0x78>)
 8003842:	2200      	movs	r2, #0
 8003844:	9201      	str	r2, [sp, #4]
 8003846:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003848:	f042 0201 	orr.w	r2, r2, #1
 800384c:	645a      	str	r2, [r3, #68]	; 0x44
 800384e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	9301      	str	r3, [sp, #4]
 8003856:	9b01      	ldr	r3, [sp, #4]
}
 8003858:	b004      	add	sp, #16
 800385a:	4770      	bx	lr
    __HAL_RCC_TIM3_CLK_ENABLE();
 800385c:	4b08      	ldr	r3, [pc, #32]	; (8003880 <HAL_TIM_Base_MspInit+0x78>)
 800385e:	2200      	movs	r2, #0
 8003860:	9203      	str	r2, [sp, #12]
 8003862:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003864:	f042 0202 	orr.w	r2, r2, #2
 8003868:	641a      	str	r2, [r3, #64]	; 0x40
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	9303      	str	r3, [sp, #12]
 8003872:	9b03      	ldr	r3, [sp, #12]
}
 8003874:	b004      	add	sp, #16
 8003876:	4770      	bx	lr
 8003878:	40010000 	.word	0x40010000
 800387c:	40000400 	.word	0x40000400
 8003880:	40023800 	.word	0x40023800

08003884 <HAL_TIM_OC_MspInit>:
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
  if(htim_oc->Instance==TIM5)
 8003884:	4b0a      	ldr	r3, [pc, #40]	; (80038b0 <HAL_TIM_OC_MspInit+0x2c>)
 8003886:	6802      	ldr	r2, [r0, #0]
 8003888:	429a      	cmp	r2, r3
 800388a:	d000      	beq.n	800388e <HAL_TIM_OC_MspInit+0xa>
 800388c:	4770      	bx	lr
{
 800388e:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003890:	f503 330b 	add.w	r3, r3, #142336	; 0x22c00
 8003894:	2200      	movs	r2, #0
 8003896:	9201      	str	r2, [sp, #4]
 8003898:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800389a:	f042 0208 	orr.w	r2, r2, #8
 800389e:	641a      	str	r2, [r3, #64]	; 0x40
 80038a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a2:	f003 0308 	and.w	r3, r3, #8
 80038a6:	9301      	str	r3, [sp, #4]
 80038a8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80038aa:	b002      	add	sp, #8
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	40000c00 	.word	0x40000c00

080038b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80038b4:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 80038b6:	6802      	ldr	r2, [r0, #0]
 80038b8:	4939      	ldr	r1, [pc, #228]	; (80039a0 <HAL_TIM_MspPostInit+0xec>)
{
 80038ba:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038bc:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 80038be:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038c0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80038c4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80038c8:	9308      	str	r3, [sp, #32]
  if(htim->Instance==TIM1)
 80038ca:	d007      	beq.n	80038dc <HAL_TIM_MspPostInit+0x28>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM2)
 80038cc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80038d0:	d020      	beq.n	8003914 <HAL_TIM_MspPostInit+0x60>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(htim->Instance==TIM3)
 80038d2:	4934      	ldr	r1, [pc, #208]	; (80039a4 <HAL_TIM_MspPostInit+0xf0>)
 80038d4:	428a      	cmp	r2, r1
 80038d6:	d050      	beq.n	800397a <HAL_TIM_MspPostInit+0xc6>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80038d8:	b00a      	add	sp, #40	; 0x28
 80038da:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038dc:	4a32      	ldr	r2, [pc, #200]	; (80039a8 <HAL_TIM_MspPostInit+0xf4>)
 80038de:	9300      	str	r3, [sp, #0]
 80038e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038e2:	4832      	ldr	r0, [pc, #200]	; (80039ac <HAL_TIM_MspPostInit+0xf8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038e4:	f043 0301 	orr.w	r3, r3, #1
 80038e8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ea:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	9a00      	ldr	r2, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038f4:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = MotorX_pwm1_Pin|MotorX_pwm2_Pin|MotorX_pwm3_Pin;
 80038f6:	f44f 64e0 	mov.w	r4, #1792	; 0x700
 80038fa:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80038fc:	2301      	movs	r3, #1
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80038fe:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = MotorZ_pwm1_Pin|MotorZ_pwm2_Pin|MotorZ_pwm3_Pin;
 8003900:	2200      	movs	r2, #0
 8003902:	2300      	movs	r3, #0
 8003904:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8003908:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800390c:	f000 fe22 	bl	8004554 <HAL_GPIO_Init>
}
 8003910:	b00a      	add	sp, #40	; 0x28
 8003912:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003914:	f502 320e 	add.w	r2, r2, #145408	; 0x23800
 8003918:	9301      	str	r3, [sp, #4]
 800391a:	6b11      	ldr	r1, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800391c:	4823      	ldr	r0, [pc, #140]	; (80039ac <HAL_TIM_MspPostInit+0xf8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800391e:	f041 0101 	orr.w	r1, r1, #1
 8003922:	6311      	str	r1, [r2, #48]	; 0x30
 8003924:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003926:	f001 0101 	and.w	r1, r1, #1
 800392a:	9101      	str	r1, [sp, #4]
 800392c:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800392e:	9302      	str	r3, [sp, #8]
 8003930:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003932:	f043 0302 	orr.w	r3, r3, #2
 8003936:	6313      	str	r3, [r2, #48]	; 0x30
 8003938:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	9302      	str	r3, [sp, #8]
 8003940:	9902      	ldr	r1, [sp, #8]
    GPIO_InitStruct.Pin = MotorY_pwm2_Pin|MotorY_pwm1_Pin;
 8003942:	f248 0202 	movw	r2, #32770	; 0x8002
 8003946:	2302      	movs	r3, #2
 8003948:	2400      	movs	r4, #0
 800394a:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800394c:	2601      	movs	r6, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800394e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = MotorY_pwm2_Pin|MotorY_pwm1_Pin;
 8003950:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003954:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003958:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800395a:	f000 fdfb 	bl	8004554 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MotorY_pwm3_Pin;
 800395e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003962:	2302      	movs	r3, #2
    HAL_GPIO_Init(MotorY_pwm3_GPIO_Port, &GPIO_InitStruct);
 8003964:	4812      	ldr	r0, [pc, #72]	; (80039b0 <HAL_TIM_MspPostInit+0xfc>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003966:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(MotorY_pwm3_GPIO_Port, &GPIO_InitStruct);
 8003968:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = MotorY_pwm3_Pin;
 800396a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800396e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MotorY_pwm3_GPIO_Port, &GPIO_InitStruct);
 8003972:	f000 fdef 	bl	8004554 <HAL_GPIO_Init>
}
 8003976:	b00a      	add	sp, #40	; 0x28
 8003978:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800397a:	4a0b      	ldr	r2, [pc, #44]	; (80039a8 <HAL_TIM_MspPostInit+0xf4>)
 800397c:	9303      	str	r3, [sp, #12]
 800397e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003980:	480c      	ldr	r0, [pc, #48]	; (80039b4 <HAL_TIM_MspPostInit+0x100>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003982:	f043 0304 	orr.w	r3, r3, #4
 8003986:	6313      	str	r3, [r2, #48]	; 0x30
 8003988:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800398a:	f003 0304 	and.w	r3, r3, #4
 800398e:	9303      	str	r3, [sp, #12]
 8003990:	9a03      	ldr	r2, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003992:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = MotorZ_pwm1_Pin|MotorZ_pwm2_Pin|MotorZ_pwm3_Pin;
 8003994:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8003998:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800399a:	2302      	movs	r3, #2
 800399c:	e7af      	b.n	80038fe <HAL_TIM_MspPostInit+0x4a>
 800399e:	bf00      	nop
 80039a0:	40010000 	.word	0x40010000
 80039a4:	40000400 	.word	0x40000400
 80039a8:	40023800 	.word	0x40023800
 80039ac:	40020000 	.word	0x40020000
 80039b0:	40020400 	.word	0x40020400
 80039b4:	40020800 	.word	0x40020800

080039b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039b8:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 80039ba:	6801      	ldr	r1, [r0, #0]
 80039bc:	4a18      	ldr	r2, [pc, #96]	; (8003a20 <HAL_UART_MspInit+0x68>)
{
 80039be:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c0:	2300      	movs	r3, #0
  if(huart->Instance==USART2)
 80039c2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80039c8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80039cc:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART2)
 80039ce:	d001      	beq.n	80039d4 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80039d0:	b009      	add	sp, #36	; 0x24
 80039d2:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80039d4:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039dc:	4811      	ldr	r0, [pc, #68]	; (8003a24 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80039de:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80039e2:	6411      	str	r1, [r2, #64]	; 0x40
 80039e4:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80039e6:	f401 3100 	and.w	r1, r1, #131072	; 0x20000
 80039ea:	9100      	str	r1, [sp, #0]
 80039ec:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ee:	9301      	str	r3, [sp, #4]
 80039f0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80039f2:	f043 0301 	orr.w	r3, r3, #1
 80039f6:	6313      	str	r3, [r2, #48]	; 0x30
 80039f8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a00:	2307      	movs	r3, #7
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a02:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a04:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003a06:	2200      	movs	r2, #0
 8003a08:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a0a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003a0c:	2404      	movs	r4, #4
 8003a0e:	2512      	movs	r5, #18
 8003a10:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003a14:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a18:	f000 fd9c 	bl	8004554 <HAL_GPIO_Init>
}
 8003a1c:	b009      	add	sp, #36	; 0x24
 8003a1e:	bd30      	pop	{r4, r5, pc}
 8003a20:	40004400 	.word	0x40004400
 8003a24:	40020000 	.word	0x40020000

08003a28 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8003a28:	e7fe      	b.n	8003a28 <NMI_Handler>
 8003a2a:	bf00      	nop

08003a2c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a2c:	e7fe      	b.n	8003a2c <HardFault_Handler>
 8003a2e:	bf00      	nop

08003a30 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a30:	e7fe      	b.n	8003a30 <MemManage_Handler>
 8003a32:	bf00      	nop

08003a34 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a34:	e7fe      	b.n	8003a34 <BusFault_Handler>
 8003a36:	bf00      	nop

08003a38 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a38:	e7fe      	b.n	8003a38 <UsageFault_Handler>
 8003a3a:	bf00      	nop

08003a3c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop

08003a40 <DebugMon_Handler>:
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop

08003a44 <PendSV_Handler>:
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop

08003a48 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a48:	f000 b8de 	b.w	8003c08 <HAL_IncTick>

08003a4c <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003a4c:	4801      	ldr	r0, [pc, #4]	; (8003a54 <DMA2_Stream0_IRQHandler+0x8>)
 8003a4e:	f000 bc91 	b.w	8004374 <HAL_DMA_IRQHandler>
 8003a52:	bf00      	nop
 8003a54:	20006314 	.word	0x20006314

08003a58 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003a58:	2001      	movs	r0, #1
 8003a5a:	4770      	bx	lr

08003a5c <_kill>:

int _kill(int pid, int sig)
{
 8003a5c:	b508      	push	{r3, lr}
	errno = EINVAL;
 8003a5e:	f002 fbef 	bl	8006240 <__errno>
 8003a62:	2316      	movs	r3, #22
 8003a64:	6003      	str	r3, [r0, #0]
	return -1;
}
 8003a66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a6a:	bd08      	pop	{r3, pc}

08003a6c <_exit>:

void _exit (int status)
{
 8003a6c:	b508      	push	{r3, lr}
	errno = EINVAL;
 8003a6e:	f002 fbe7 	bl	8006240 <__errno>
 8003a72:	2316      	movs	r3, #22
 8003a74:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8003a76:	e7fe      	b.n	8003a76 <_exit+0xa>

08003a78 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a78:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a7a:	1e16      	subs	r6, r2, #0
 8003a7c:	dd07      	ble.n	8003a8e <_read+0x16>
 8003a7e:	460c      	mov	r4, r1
 8003a80:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8003a82:	f3af 8000 	nop.w
 8003a86:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a8a:	42a5      	cmp	r5, r4
 8003a8c:	d1f9      	bne.n	8003a82 <_read+0xa>
	}

return len;
}
 8003a8e:	4630      	mov	r0, r6
 8003a90:	bd70      	pop	{r4, r5, r6, pc}
 8003a92:	bf00      	nop

08003a94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a94:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a96:	1e16      	subs	r6, r2, #0
 8003a98:	dd07      	ble.n	8003aaa <_write+0x16>
 8003a9a:	460c      	mov	r4, r1
 8003a9c:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8003a9e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003aa2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aa6:	42ac      	cmp	r4, r5
 8003aa8:	d1f9      	bne.n	8003a9e <_write+0xa>
	}
	return len;
}
 8003aaa:	4630      	mov	r0, r6
 8003aac:	bd70      	pop	{r4, r5, r6, pc}
 8003aae:	bf00      	nop

08003ab0 <_close>:

int _close(int file)
{
	return -1;
}
 8003ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop

08003ab8 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003ab8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003abc:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003abe:	2000      	movs	r0, #0
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop

08003ac4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003ac4:	2001      	movs	r0, #1
 8003ac6:	4770      	bx	lr

08003ac8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003ac8:	2000      	movs	r0, #0
 8003aca:	4770      	bx	lr

08003acc <_sbrk>:
			- (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8003acc:	490c      	ldr	r1, [pc, #48]	; (8003b00 <_sbrk+0x34>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8003ace:	4a0d      	ldr	r2, [pc, #52]	; (8003b04 <_sbrk+0x38>)
	if (NULL == __sbrk_heap_end) {
 8003ad0:	680b      	ldr	r3, [r1, #0]
void* _sbrk(ptrdiff_t incr) {
 8003ad2:	b510      	push	{r4, lr}
	const uint32_t stack_limit = (uint32_t) &_estack
 8003ad4:	4c0c      	ldr	r4, [pc, #48]	; (8003b08 <_sbrk+0x3c>)
 8003ad6:	1b12      	subs	r2, r2, r4
	if (NULL == __sbrk_heap_end) {
 8003ad8:	b12b      	cbz	r3, 8003ae6 <_sbrk+0x1a>
		__sbrk_heap_end = &_end;
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8003ada:	4418      	add	r0, r3
 8003adc:	4290      	cmp	r0, r2
 8003ade:	d807      	bhi.n	8003af0 <_sbrk+0x24>
		errno = ENOMEM;
		return (void*) -1;
	}

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;
 8003ae0:	6008      	str	r0, [r1, #0]

	return (void*) prev_heap_end;
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	bd10      	pop	{r4, pc}
		__sbrk_heap_end = &_end;
 8003ae6:	4b09      	ldr	r3, [pc, #36]	; (8003b0c <_sbrk+0x40>)
 8003ae8:	600b      	str	r3, [r1, #0]
	if (__sbrk_heap_end + incr > max_heap) {
 8003aea:	4418      	add	r0, r3
 8003aec:	4290      	cmp	r0, r2
 8003aee:	d9f7      	bls.n	8003ae0 <_sbrk+0x14>
		errno = ENOMEM;
 8003af0:	f002 fba6 	bl	8006240 <__errno>
 8003af4:	230c      	movs	r3, #12
 8003af6:	6003      	str	r3, [r0, #0]
		return (void*) -1;
 8003af8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	bd10      	pop	{r4, pc}
 8003b00:	20002214 	.word	0x20002214
 8003b04:	20018000 	.word	0x20018000
 8003b08:	00000400 	.word	0x00000400
 8003b0c:	200064b8 	.word	0x200064b8

08003b10 <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 8003b10:	4a03      	ldr	r2, [pc, #12]	; (8003b20 <SystemInit+0x10>)
 8003b12:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003b16:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b1a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b1e:	4770      	bx	lr
 8003b20:	e000ed00 	.word	0xe000ed00

08003b24 <get_us>:
 *      Author: maxborglowe
 */

#include "time_utils.h"

uint32_t get_us(){
 8003b24:	b508      	push	{r3, lr}
	return HAL_GetTick()*1000;
 8003b26:	f000 f87b 	bl	8003c20 <HAL_GetTick>
 8003b2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 8003b2e:	fb03 f000 	mul.w	r0, r3, r0
 8003b32:	bd08      	pop	{r3, pc}

08003b34 <get_ms>:

uint32_t get_ms(){
	return HAL_GetTick();
 8003b34:	f000 b874 	b.w	8003c20 <HAL_GetTick>

08003b38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003b38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003b3c:	480d      	ldr	r0, [pc, #52]	; (8003b74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003b3e:	490e      	ldr	r1, [pc, #56]	; (8003b78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003b40:	4a0e      	ldr	r2, [pc, #56]	; (8003b7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b44:	e002      	b.n	8003b4c <LoopCopyDataInit>

08003b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b4a:	3304      	adds	r3, #4

08003b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b50:	d3f9      	bcc.n	8003b46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b52:	4a0b      	ldr	r2, [pc, #44]	; (8003b80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003b54:	4c0b      	ldr	r4, [pc, #44]	; (8003b84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b58:	e001      	b.n	8003b5e <LoopFillZerobss>

08003b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b5c:	3204      	adds	r2, #4

08003b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b60:	d3fb      	bcc.n	8003b5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003b62:	f7ff ffd5 	bl	8003b10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b66:	f002 fb71 	bl	800624c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b6a:	f7fe ffd5 	bl	8002b18 <main>
  bx  lr    
 8003b6e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003b70:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003b74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b78:	200021e8 	.word	0x200021e8
  ldr r2, =_sidata
 8003b7c:	0800b668 	.word	0x0800b668
  ldr r2, =_sbss
 8003b80:	200021e8 	.word	0x200021e8
  ldr r4, =_ebss
 8003b84:	200064b4 	.word	0x200064b4

08003b88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b88:	e7fe      	b.n	8003b88 <ADC_IRQHandler>
	...

08003b8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b8c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b8e:	4a0e      	ldr	r2, [pc, #56]	; (8003bc8 <HAL_InitTick+0x3c>)
 8003b90:	4b0e      	ldr	r3, [pc, #56]	; (8003bcc <HAL_InitTick+0x40>)
 8003b92:	7812      	ldrb	r2, [r2, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
{
 8003b96:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b9c:	fbb0 f0f2 	udiv	r0, r0, r2
 8003ba0:	fbb3 f0f0 	udiv	r0, r3, r0
 8003ba4:	f000 faf4 	bl	8004190 <HAL_SYSTICK_Config>
 8003ba8:	b908      	cbnz	r0, 8003bae <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003baa:	2d0f      	cmp	r5, #15
 8003bac:	d901      	bls.n	8003bb2 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8003bae:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003bb0:	bd38      	pop	{r3, r4, r5, pc}
 8003bb2:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	4629      	mov	r1, r5
 8003bb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003bbc:	f000 faa2 	bl	8004104 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003bc0:	4b03      	ldr	r3, [pc, #12]	; (8003bd0 <HAL_InitTick+0x44>)
 8003bc2:	4620      	mov	r0, r4
 8003bc4:	601d      	str	r5, [r3, #0]
}
 8003bc6:	bd38      	pop	{r3, r4, r5, pc}
 8003bc8:	2000200c 	.word	0x2000200c
 8003bcc:	20002008 	.word	0x20002008
 8003bd0:	20002010 	.word	0x20002010

08003bd4 <HAL_Init>:
{
 8003bd4:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bd6:	4b0b      	ldr	r3, [pc, #44]	; (8003c04 <HAL_Init+0x30>)
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bde:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003be6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bee:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bf0:	2003      	movs	r0, #3
 8003bf2:	f000 fa73 	bl	80040dc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	f7ff ffc8 	bl	8003b8c <HAL_InitTick>
  HAL_MspInit();
 8003bfc:	f7ff fd2e 	bl	800365c <HAL_MspInit>
}
 8003c00:	2000      	movs	r0, #0
 8003c02:	bd08      	pop	{r3, pc}
 8003c04:	40023c00 	.word	0x40023c00

08003c08 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003c08:	4a03      	ldr	r2, [pc, #12]	; (8003c18 <HAL_IncTick+0x10>)
 8003c0a:	4b04      	ldr	r3, [pc, #16]	; (8003c1c <HAL_IncTick+0x14>)
 8003c0c:	6811      	ldr	r1, [r2, #0]
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	440b      	add	r3, r1
 8003c12:	6013      	str	r3, [r2, #0]
}
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	200064a0 	.word	0x200064a0
 8003c1c:	2000200c 	.word	0x2000200c

08003c20 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003c20:	4b01      	ldr	r3, [pc, #4]	; (8003c28 <HAL_GetTick+0x8>)
 8003c22:	6818      	ldr	r0, [r3, #0]
}
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	200064a0 	.word	0x200064a0

08003c2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c2c:	b538      	push	{r3, r4, r5, lr}
 8003c2e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003c30:	f7ff fff6 	bl	8003c20 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c34:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8003c36:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8003c38:	d002      	beq.n	8003c40 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c3a:	4b04      	ldr	r3, [pc, #16]	; (8003c4c <HAL_Delay+0x20>)
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c40:	f7ff ffee 	bl	8003c20 <HAL_GetTick>
 8003c44:	1b43      	subs	r3, r0, r5
 8003c46:	42a3      	cmp	r3, r4
 8003c48:	d3fa      	bcc.n	8003c40 <HAL_Delay+0x14>
  {
  }
}
 8003c4a:	bd38      	pop	{r3, r4, r5, pc}
 8003c4c:	2000200c 	.word	0x2000200c

08003c50 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c50:	2800      	cmp	r0, #0
 8003c52:	f000 80a0 	beq.w	8003d96 <HAL_ADC_Init+0x146>
{
 8003c56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003c58:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003c5a:	4604      	mov	r4, r0
 8003c5c:	b13d      	cbz	r5, 8003c6e <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003c60:	06db      	lsls	r3, r3, #27
 8003c62:	d50c      	bpl.n	8003c7e <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003c64:	2300      	movs	r3, #0
 8003c66:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 8003c6a:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8003c6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 8003c6e:	f7ff fd13 	bl	8003698 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003c72:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c74:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8003c76:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c7a:	06db      	lsls	r3, r3, #27
 8003c7c:	d4f2      	bmi.n	8003c64 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8003c7e:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003c80:	4948      	ldr	r1, [pc, #288]	; (8003da4 <HAL_ADC_Init+0x154>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003c82:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c84:	4d48      	ldr	r5, [pc, #288]	; (8003da8 <HAL_ADC_Init+0x158>)
    ADC_STATE_CLR_SET(hadc->State,
 8003c86:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8003c8a:	f022 0202 	bic.w	r2, r2, #2
 8003c8e:	f042 0202 	orr.w	r2, r2, #2
 8003c92:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003c94:	684a      	ldr	r2, [r1, #4]
 8003c96:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8003c9a:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003c9c:	684a      	ldr	r2, [r1, #4]
 8003c9e:	6860      	ldr	r0, [r4, #4]
 8003ca0:	4302      	orrs	r2, r0
 8003ca2:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003ca4:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ca6:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003ca8:	68a7      	ldr	r7, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003caa:	68e6      	ldr	r6, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003cac:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8003cb0:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003cb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003cba:	6858      	ldr	r0, [r3, #4]
 8003cbc:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 8003cc0:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003cc2:	6859      	ldr	r1, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cc4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003cc6:	4339      	orrs	r1, r7
 8003cc8:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003cca:	6899      	ldr	r1, [r3, #8]
 8003ccc:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8003cd0:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003cd2:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cd4:	42a8      	cmp	r0, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003cd6:	ea42 0206 	orr.w	r2, r2, r6
 8003cda:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003cdc:	d052      	beq.n	8003d84 <HAL_ADC_Init+0x134>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003cde:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003ce0:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003ce2:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8003ce6:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003ce8:	689a      	ldr	r2, [r3, #8]
 8003cea:	4310      	orrs	r0, r2
 8003cec:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cee:	6899      	ldr	r1, [r3, #8]
 8003cf0:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8003cf4:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	432a      	orrs	r2, r5
 8003cfa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003cfc:	689a      	ldr	r2, [r3, #8]
 8003cfe:	f022 0202 	bic.w	r2, r2, #2
 8003d02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003d04:	689a      	ldr	r2, [r3, #8]
 8003d06:	7e21      	ldrb	r1, [r4, #24]
 8003d08:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8003d0c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003d0e:	f894 2020 	ldrb.w	r2, [r4, #32]
 8003d12:	2a00      	cmp	r2, #0
 8003d14:	d041      	beq.n	8003d9a <HAL_ADC_Init+0x14a>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d16:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d18:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003d1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d1e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d20:	685a      	ldr	r2, [r3, #4]
 8003d22:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003d26:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d28:	685a      	ldr	r2, [r3, #4]
 8003d2a:	3901      	subs	r1, #1
 8003d2c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8003d30:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003d34:	69e0      	ldr	r0, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003d36:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003d38:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003d3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003d3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d40:	3801      	subs	r0, #1
 8003d42:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
 8003d46:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003d48:	6899      	ldr	r1, [r3, #8]
 8003d4a:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8003d4e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003d50:	6899      	ldr	r1, [r3, #8]
 8003d52:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8003d56:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 8003d5a:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003d5c:	6899      	ldr	r1, [r3, #8]
 8003d5e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003d62:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003d64:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8003d66:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003d68:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 8003d6c:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8003d6e:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8003d70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d72:	f023 0303 	bic.w	r3, r3, #3
 8003d76:	f043 0301 	orr.w	r3, r3, #1
 8003d7a:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003d84:	689a      	ldr	r2, [r3, #8]
 8003d86:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d8a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003d8c:	689a      	ldr	r2, [r3, #8]
 8003d8e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003d92:	609a      	str	r2, [r3, #8]
 8003d94:	e7b2      	b.n	8003cfc <HAL_ADC_Init+0xac>
    return HAL_ERROR;
 8003d96:	2001      	movs	r0, #1
}
 8003d98:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003d9a:	685a      	ldr	r2, [r3, #4]
 8003d9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003da0:	605a      	str	r2, [r3, #4]
 8003da2:	e7c6      	b.n	8003d32 <HAL_ADC_Init+0xe2>
 8003da4:	40012300 	.word	0x40012300
 8003da8:	0f000001 	.word	0x0f000001

08003dac <HAL_ADC_Start_DMA>:
{
 8003dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dae:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8003db0:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
{
 8003db4:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8003db6:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8003db8:	2801      	cmp	r0, #1
  __IO uint32_t counter = 0U;
 8003dba:	9401      	str	r4, [sp, #4]
  __HAL_LOCK(hadc);
 8003dbc:	f000 8088 	beq.w	8003ed0 <HAL_ADC_Start_DMA+0x124>
 8003dc0:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003dc2:	682e      	ldr	r6, [r5, #0]
  __HAL_LOCK(hadc);
 8003dc4:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003dc8:	68b3      	ldr	r3, [r6, #8]
 8003dca:	07dc      	lsls	r4, r3, #31
 8003dcc:	d414      	bmi.n	8003df8 <HAL_ADC_Start_DMA+0x4c>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003dce:	4b42      	ldr	r3, [pc, #264]	; (8003ed8 <HAL_ADC_Start_DMA+0x12c>)
 8003dd0:	4c42      	ldr	r4, [pc, #264]	; (8003edc <HAL_ADC_Start_DMA+0x130>)
 8003dd2:	6818      	ldr	r0, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 8003dd4:	68b3      	ldr	r3, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003dd6:	fba4 4000 	umull	r4, r0, r4, r0
 8003dda:	0c80      	lsrs	r0, r0, #18
    __HAL_ADC_ENABLE(hadc);
 8003ddc:	f043 0301 	orr.w	r3, r3, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003de0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    __HAL_ADC_ENABLE(hadc);
 8003de4:	60b3      	str	r3, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003de6:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8003de8:	9b01      	ldr	r3, [sp, #4]
 8003dea:	b12b      	cbz	r3, 8003df8 <HAL_ADC_Start_DMA+0x4c>
      counter--;
 8003dec:	9c01      	ldr	r4, [sp, #4]
 8003dee:	3c01      	subs	r4, #1
 8003df0:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 8003df2:	9801      	ldr	r0, [sp, #4]
 8003df4:	2800      	cmp	r0, #0
 8003df6:	d1f9      	bne.n	8003dec <HAL_ADC_Start_DMA+0x40>
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003df8:	68b3      	ldr	r3, [r6, #8]
 8003dfa:	05d8      	lsls	r0, r3, #23
 8003dfc:	d503      	bpl.n	8003e06 <HAL_ADC_Start_DMA+0x5a>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003dfe:	68b3      	ldr	r3, [r6, #8]
 8003e00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e04:	60b3      	str	r3, [r6, #8]
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003e06:	68b0      	ldr	r0, [r6, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8003e08:	6c2b      	ldr	r3, [r5, #64]	; 0x40
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003e0a:	f010 0001 	ands.w	r0, r0, #1
 8003e0e:	d043      	beq.n	8003e98 <HAL_ADC_Start_DMA+0xec>
    ADC_STATE_CLR_SET(hadc->State,
 8003e10:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003e14:	f023 0301 	bic.w	r3, r3, #1
 8003e18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e1c:	642b      	str	r3, [r5, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003e1e:	6873      	ldr	r3, [r6, #4]
 8003e20:	055b      	lsls	r3, r3, #21
 8003e22:	d505      	bpl.n	8003e30 <HAL_ADC_Start_DMA+0x84>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003e24:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8003e26:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003e2a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e2e:	642b      	str	r3, [r5, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e30:	6c2b      	ldr	r3, [r5, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003e32:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8003e34:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 8003ef0 <HAL_ADC_Start_DMA+0x144>
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003e38:	4f29      	ldr	r7, [pc, #164]	; (8003ee0 <HAL_ADC_Start_DMA+0x134>)
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e3a:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003e3e:	bf1c      	itt	ne
 8003e40:	6c6b      	ldrne	r3, [r5, #68]	; 0x44
 8003e42:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8003e46:	646b      	str	r3, [r5, #68]	; 0x44
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003e48:	4b26      	ldr	r3, [pc, #152]	; (8003ee4 <HAL_ADC_Start_DMA+0x138>)
    __HAL_UNLOCK(hadc);   
 8003e4a:	2400      	movs	r4, #0
 8003e4c:	f885 403c 	strb.w	r4, [r5, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003e50:	e9c0 c30f 	strd	ip, r3, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003e54:	f06f 0322 	mvn.w	r3, #34	; 0x22
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003e58:	64c7      	str	r7, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003e5a:	6033      	str	r3, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003e5c:	6873      	ldr	r3, [r6, #4]
 8003e5e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e62:	6073      	str	r3, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003e64:	68b7      	ldr	r7, [r6, #8]
 8003e66:	f447 7780 	orr.w	r7, r7, #256	; 0x100
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003e6a:	4613      	mov	r3, r2
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003e6c:	60b7      	str	r7, [r6, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003e6e:	460a      	mov	r2, r1
 8003e70:	f106 014c 	add.w	r1, r6, #76	; 0x4c
 8003e74:	f000 fa40 	bl	80042f8 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003e78:	4b1b      	ldr	r3, [pc, #108]	; (8003ee8 <HAL_ADC_Start_DMA+0x13c>)
 8003e7a:	685a      	ldr	r2, [r3, #4]
 8003e7c:	f012 021f 	ands.w	r2, r2, #31
 8003e80:	d113      	bne.n	8003eaa <HAL_ADC_Start_DMA+0xfe>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003e82:	6829      	ldr	r1, [r5, #0]
 8003e84:	6888      	ldr	r0, [r1, #8]
 8003e86:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8003e8a:	d115      	bne.n	8003eb8 <HAL_ADC_Start_DMA+0x10c>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003e8c:	688b      	ldr	r3, [r1, #8]
 8003e8e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003e92:	608b      	str	r3, [r1, #8]
}
 8003e94:	b003      	add	sp, #12
 8003e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e98:	f043 0310 	orr.w	r3, r3, #16
 8003e9c:	642b      	str	r3, [r5, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e9e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8003ea0:	f043 0301 	orr.w	r3, r3, #1
 8003ea4:	646b      	str	r3, [r5, #68]	; 0x44
}
 8003ea6:	b003      	add	sp, #12
 8003ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003eaa:	682b      	ldr	r3, [r5, #0]
 8003eac:	4a0f      	ldr	r2, [pc, #60]	; (8003eec <HAL_ADC_Start_DMA+0x140>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d005      	beq.n	8003ebe <HAL_ADC_Start_DMA+0x112>
  return HAL_OK;
 8003eb2:	4620      	mov	r0, r4
}
 8003eb4:	b003      	add	sp, #12
 8003eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return HAL_OK;
 8003eb8:	4610      	mov	r0, r2
}
 8003eba:	b003      	add	sp, #12
 8003ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003ebe:	6898      	ldr	r0, [r3, #8]
 8003ec0:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8003ec4:	d1f5      	bne.n	8003eb2 <HAL_ADC_Start_DMA+0x106>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003ec6:	689a      	ldr	r2, [r3, #8]
 8003ec8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003ecc:	609a      	str	r2, [r3, #8]
 8003ece:	e7ea      	b.n	8003ea6 <HAL_ADC_Start_DMA+0xfa>
  __HAL_LOCK(hadc);
 8003ed0:	2002      	movs	r0, #2
}
 8003ed2:	b003      	add	sp, #12
 8003ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	20002008 	.word	0x20002008
 8003edc:	431bde83 	.word	0x431bde83
 8003ee0:	08003f09 	.word	0x08003f09
 8003ee4:	08003ef9 	.word	0x08003ef9
 8003ee8:	40012300 	.word	0x40012300
 8003eec:	40012000 	.word	0x40012000
 8003ef0:	08003f21 	.word	0x08003f21

08003ef4 <HAL_ADC_ConvHalfCpltCallback>:
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop

08003ef8 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003ef8:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003efa:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003efc:	f7ff fffa 	bl	8003ef4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f00:	bd08      	pop	{r3, pc}
 8003f02:	bf00      	nop

08003f04 <HAL_ADC_ErrorCallback>:
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop

08003f08 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f08:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003f0a:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003f0c:	2340      	movs	r3, #64	; 0x40
 8003f0e:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003f10:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003f12:	f043 0304 	orr.w	r3, r3, #4
 8003f16:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f18:	f7ff fff4 	bl	8003f04 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f1c:	bd08      	pop	{r3, pc}
 8003f1e:	bf00      	nop

08003f20 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f20:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003f22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f24:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8003f28:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003f2c:	d123      	bne.n	8003f76 <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f32:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f34:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003f36:	688a      	ldr	r2, [r1, #8]
 8003f38:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8003f3c:	d117      	bne.n	8003f6e <ADC_DMAConvCplt+0x4e>
 8003f3e:	7e1a      	ldrb	r2, [r3, #24]
 8003f40:	b9aa      	cbnz	r2, 8003f6e <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003f42:	6aca      	ldr	r2, [r1, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003f44:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8003f48:	d002      	beq.n	8003f50 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003f4a:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003f4c:	0550      	lsls	r0, r2, #21
 8003f4e:	d40e      	bmi.n	8003f6e <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003f50:	684a      	ldr	r2, [r1, #4]
 8003f52:	f022 0220 	bic.w	r2, r2, #32
 8003f56:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f5e:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f62:	04d1      	lsls	r1, r2, #19
 8003f64:	d403      	bmi.n	8003f6e <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f68:	f042 0201 	orr.w	r2, r2, #1
 8003f6c:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7ff fab4 	bl	80034dc <HAL_ADC_ConvCpltCallback>
}
 8003f74:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003f76:	06d2      	lsls	r2, r2, #27
 8003f78:	d404      	bmi.n	8003f84 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8003f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f82:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7ff ffbd 	bl	8003f04 <HAL_ADC_ErrorCallback>
}
 8003f8a:	bd10      	pop	{r4, pc}

08003f8c <HAL_ADC_ConfigChannel>:
{
 8003f8c:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 8003f8e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003f92:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8003f94:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8003f96:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8003f98:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003f9a:	f000 8094 	beq.w	80040c6 <HAL_ADC_ConfigChannel+0x13a>
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003fa4:	680d      	ldr	r5, [r1, #0]
 8003fa6:	2d09      	cmp	r5, #9
 8003fa8:	d829      	bhi.n	8003ffe <HAL_ADC_ConfigChannel+0x72>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003faa:	6804      	ldr	r4, [r0, #0]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003fac:	688b      	ldr	r3, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003fae:	6922      	ldr	r2, [r4, #16]
 8003fb0:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8003fb4:	2607      	movs	r6, #7
 8003fb6:	40be      	lsls	r6, r7
 8003fb8:	ea22 0206 	bic.w	r2, r2, r6
 8003fbc:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003fbe:	6922      	ldr	r2, [r4, #16]
 8003fc0:	40bb      	lsls	r3, r7
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	6123      	str	r3, [r4, #16]
  if (sConfig->Rank < 7U)
 8003fc6:	684b      	ldr	r3, [r1, #4]
 8003fc8:	2b06      	cmp	r3, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003fca:	462e      	mov	r6, r5
  if (sConfig->Rank < 7U)
 8003fcc:	d82c      	bhi.n	8004028 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003fce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003fd2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003fd4:	3b05      	subs	r3, #5
 8003fd6:	211f      	movs	r1, #31
 8003fd8:	4099      	lsls	r1, r3
 8003fda:	ea22 0201 	bic.w	r2, r2, r1
 8003fde:	6362      	str	r2, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003fe0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003fe2:	fa06 f303 	lsl.w	r3, r6, r3
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003fea:	4b39      	ldr	r3, [pc, #228]	; (80040d0 <HAL_ADC_ConfigChannel+0x144>)
 8003fec:	429c      	cmp	r4, r3
 8003fee:	d02f      	beq.n	8004050 <HAL_ADC_ConfigChannel+0xc4>
  __HAL_UNLOCK(hadc);
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8003ff6:	4618      	mov	r0, r3
}
 8003ff8:	b002      	add	sp, #8
 8003ffa:	bcf0      	pop	{r4, r5, r6, r7}
 8003ffc:	4770      	bx	lr
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003ffe:	6804      	ldr	r4, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004000:	688b      	ldr	r3, [r1, #8]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004002:	68e7      	ldr	r7, [r4, #12]
 8004004:	b2ae      	uxth	r6, r5
 8004006:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 800400a:	3a1e      	subs	r2, #30
 800400c:	f04f 0c07 	mov.w	ip, #7
 8004010:	fa0c fc02 	lsl.w	ip, ip, r2
 8004014:	ea27 070c 	bic.w	r7, r7, ip
 8004018:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800401a:	68e7      	ldr	r7, [r4, #12]
 800401c:	4093      	lsls	r3, r2
 800401e:	433b      	orrs	r3, r7
 8004020:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 8004022:	684b      	ldr	r3, [r1, #4]
 8004024:	2b06      	cmp	r3, #6
 8004026:	d9d2      	bls.n	8003fce <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 8004028:	2b0c      	cmp	r3, #12
 800402a:	d837      	bhi.n	800409c <HAL_ADC_ConfigChannel+0x110>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800402c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004030:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 8004034:	221f      	movs	r2, #31
 8004036:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004038:	408a      	lsls	r2, r1
 800403a:	ea23 0302 	bic.w	r3, r3, r2
 800403e:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004040:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004042:	fa06 f101 	lsl.w	r1, r6, r1
 8004046:	4319      	orrs	r1, r3
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004048:	4b21      	ldr	r3, [pc, #132]	; (80040d0 <HAL_ADC_ConfigChannel+0x144>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800404a:	6321      	str	r1, [r4, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800404c:	429c      	cmp	r4, r3
 800404e:	d1cf      	bne.n	8003ff0 <HAL_ADC_ConfigChannel+0x64>
 8004050:	2d12      	cmp	r5, #18
 8004052:	d032      	beq.n	80040ba <HAL_ADC_ConfigChannel+0x12e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004054:	f1a5 0310 	sub.w	r3, r5, #16
 8004058:	2b01      	cmp	r3, #1
 800405a:	d8c9      	bhi.n	8003ff0 <HAL_ADC_ConfigChannel+0x64>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800405c:	4a1d      	ldr	r2, [pc, #116]	; (80040d4 <HAL_ADC_ConfigChannel+0x148>)
 800405e:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004060:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004062:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004066:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004068:	d1c2      	bne.n	8003ff0 <HAL_ADC_ConfigChannel+0x64>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800406a:	4b1b      	ldr	r3, [pc, #108]	; (80040d8 <HAL_ADC_ConfigChannel+0x14c>)
 800406c:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 8004076:	f202 3283 	addw	r2, r2, #899	; 0x383
 800407a:	fba2 2303 	umull	r2, r3, r2, r3
 800407e:	0c9b      	lsrs	r3, r3, #18
 8004080:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004084:	005b      	lsls	r3, r3, #1
 8004086:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8004088:	9b01      	ldr	r3, [sp, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d0b0      	beq.n	8003ff0 <HAL_ADC_ConfigChannel+0x64>
        counter--;
 800408e:	9b01      	ldr	r3, [sp, #4]
 8004090:	3b01      	subs	r3, #1
 8004092:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8004094:	9b01      	ldr	r3, [sp, #4]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f9      	bne.n	800408e <HAL_ADC_ConfigChannel+0x102>
 800409a:	e7a9      	b.n	8003ff0 <HAL_ADC_ConfigChannel+0x64>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800409c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80040a0:	3a41      	subs	r2, #65	; 0x41
 80040a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80040a4:	211f      	movs	r1, #31
 80040a6:	4091      	lsls	r1, r2
 80040a8:	ea23 0301 	bic.w	r3, r3, r1
 80040ac:	62e3      	str	r3, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80040ae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80040b0:	fa06 f102 	lsl.w	r1, r6, r2
 80040b4:	4319      	orrs	r1, r3
 80040b6:	62e1      	str	r1, [r4, #44]	; 0x2c
 80040b8:	e797      	b.n	8003fea <HAL_ADC_ConfigChannel+0x5e>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80040ba:	4a06      	ldr	r2, [pc, #24]	; (80040d4 <HAL_ADC_ConfigChannel+0x148>)
 80040bc:	6853      	ldr	r3, [r2, #4]
 80040be:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80040c2:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80040c4:	e794      	b.n	8003ff0 <HAL_ADC_ConfigChannel+0x64>
  __HAL_LOCK(hadc);
 80040c6:	2002      	movs	r0, #2
}
 80040c8:	b002      	add	sp, #8
 80040ca:	bcf0      	pop	{r4, r5, r6, r7}
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	40012000 	.word	0x40012000
 80040d4:	40012300 	.word	0x40012300
 80040d8:	20002008 	.word	0x20002008

080040dc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040dc:	4908      	ldr	r1, [pc, #32]	; (8004100 <HAL_NVIC_SetPriorityGrouping+0x24>)
 80040de:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040e0:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040e2:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040e4:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 80040e8:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040ea:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80040f8:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 80040fc:	60cb      	str	r3, [r1, #12]
 80040fe:	4770      	bx	lr
 8004100:	e000ed00 	.word	0xe000ed00

08004104 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004104:	4b19      	ldr	r3, [pc, #100]	; (800416c <HAL_NVIC_SetPriority+0x68>)
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800410c:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800410e:	f1c3 0507 	rsb	r5, r3, #7
 8004112:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004114:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004118:	bf28      	it	cs
 800411a:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800411c:	2c06      	cmp	r4, #6
 800411e:	d919      	bls.n	8004154 <HAL_NVIC_SetPriority+0x50>
 8004120:	3b03      	subs	r3, #3
 8004122:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004126:	409c      	lsls	r4, r3
 8004128:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800412c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004130:	40ac      	lsls	r4, r5
 8004132:	ea21 0104 	bic.w	r1, r1, r4
 8004136:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8004138:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800413a:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 800413e:	db0c      	blt.n	800415a <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004140:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004144:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004148:	0109      	lsls	r1, r1, #4
 800414a:	b2c9      	uxtb	r1, r1
 800414c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004150:	bc30      	pop	{r4, r5}
 8004152:	4770      	bx	lr
 8004154:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004156:	4613      	mov	r3, r2
 8004158:	e7e8      	b.n	800412c <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800415a:	4b05      	ldr	r3, [pc, #20]	; (8004170 <HAL_NVIC_SetPriority+0x6c>)
 800415c:	f000 000f 	and.w	r0, r0, #15
 8004160:	0109      	lsls	r1, r1, #4
 8004162:	4403      	add	r3, r0
 8004164:	b2c9      	uxtb	r1, r1
 8004166:	7619      	strb	r1, [r3, #24]
 8004168:	bc30      	pop	{r4, r5}
 800416a:	4770      	bx	lr
 800416c:	e000ed00 	.word	0xe000ed00
 8004170:	e000ecfc 	.word	0xe000ecfc

08004174 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004174:	2800      	cmp	r0, #0
 8004176:	db07      	blt.n	8004188 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004178:	f000 011f 	and.w	r1, r0, #31
 800417c:	4a03      	ldr	r2, [pc, #12]	; (800418c <HAL_NVIC_EnableIRQ+0x18>)
 800417e:	0940      	lsrs	r0, r0, #5
 8004180:	2301      	movs	r3, #1
 8004182:	408b      	lsls	r3, r1
 8004184:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	e000e100 	.word	0xe000e100

08004190 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004190:	3801      	subs	r0, #1
 8004192:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004196:	d20e      	bcs.n	80041b6 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004198:	4b08      	ldr	r3, [pc, #32]	; (80041bc <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800419a:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800419c:	4c08      	ldr	r4, [pc, #32]	; (80041c0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800419e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041a0:	20f0      	movs	r0, #240	; 0xf0
 80041a2:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041a6:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041a8:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041aa:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041ac:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 80041ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041b2:	6019      	str	r1, [r3, #0]
 80041b4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80041b6:	2001      	movs	r0, #1
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	e000e010 	.word	0xe000e010
 80041c0:	e000ed00 	.word	0xe000ed00

080041c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041c6:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80041c8:	f7ff fd2a 	bl	8003c20 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80041cc:	2c00      	cmp	r4, #0
 80041ce:	d054      	beq.n	800427a <HAL_DMA_Init+0xb6>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80041d0:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 80041d2:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 80041d4:	2102      	movs	r1, #2
 80041d6:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 80041da:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	f022 0201 	bic.w	r2, r2, #1
 80041e4:	4605      	mov	r5, r0
 80041e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041e8:	e005      	b.n	80041f6 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041ea:	f7ff fd19 	bl	8003c20 <HAL_GetTick>
 80041ee:	1b43      	subs	r3, r0, r5
 80041f0:	2b05      	cmp	r3, #5
 80041f2:	d83b      	bhi.n	800426c <HAL_DMA_Init+0xa8>
 80041f4:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	07d1      	lsls	r1, r2, #31
 80041fa:	d4f6      	bmi.n	80041ea <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041fc:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004200:	e9d4 5003 	ldrd	r5, r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004204:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004206:	6961      	ldr	r1, [r4, #20]
  tmp = hdma->Instance->CR;
 8004208:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800420a:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800420c:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004210:	4302      	orrs	r2, r0
 8004212:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8004214:	6a20      	ldr	r0, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004216:	4935      	ldr	r1, [pc, #212]	; (80042ec <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004218:	4332      	orrs	r2, r6
 800421a:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800421c:	4302      	orrs	r2, r0

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800421e:	6a60      	ldr	r0, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004220:	4039      	ands	r1, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004222:	2804      	cmp	r0, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004224:	ea41 0102 	orr.w	r1, r1, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004228:	d029      	beq.n	800427e <HAL_DMA_Init+0xba>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800422a:	6019      	str	r1, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800422c:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800422e:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004232:	4310      	orrs	r0, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004234:	b2da      	uxtb	r2, r3
 8004236:	492e      	ldr	r1, [pc, #184]	; (80042f0 <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 8004238:	6158      	str	r0, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800423a:	3a10      	subs	r2, #16
 800423c:	fba1 0102 	umull	r0, r1, r1, r2
 8004240:	0909      	lsrs	r1, r1, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004242:	482c      	ldr	r0, [pc, #176]	; (80042f4 <HAL_DMA_Init+0x130>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004244:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004248:	5c41      	ldrb	r1, [r0, r1]
 800424a:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800424c:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 8004250:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004252:	bf88      	it	hi
 8004254:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004256:	223f      	movs	r2, #63	; 0x3f
 8004258:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 800425a:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800425c:	2100      	movs	r1, #0
 800425e:	65a3      	str	r3, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004260:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004262:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8004264:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 8004268:	4608      	mov	r0, r1
}
 800426a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800426c:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800426e:	2220      	movs	r2, #32
 8004270:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004272:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8004276:	4618      	mov	r0, r3
}
 8004278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800427a:	2001      	movs	r0, #1
}
 800427c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800427e:	e9d4 500b 	ldrd	r5, r0, [r4, #44]	; 0x2c
 8004282:	4328      	orrs	r0, r5
 8004284:	4301      	orrs	r1, r0
    tmp |= hdma->Init.FIFOThreshold;
 8004286:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 8004288:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 800428a:	6958      	ldr	r0, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800428c:	f020 0007 	bic.w	r0, r0, #7
 8004290:	4310      	orrs	r0, r2
    tmp |= hdma->Init.FIFOThreshold;
 8004292:	f040 0004 	orr.w	r0, r0, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004296:	2d00      	cmp	r5, #0
 8004298:	d0cc      	beq.n	8004234 <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800429a:	b17e      	cbz	r6, 80042bc <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800429c:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 80042a0:	d012      	beq.n	80042c8 <HAL_DMA_Init+0x104>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80042a2:	2a02      	cmp	r2, #2
 80042a4:	d903      	bls.n	80042ae <HAL_DMA_Init+0xea>
 80042a6:	2a03      	cmp	r2, #3
 80042a8:	d1c4      	bne.n	8004234 <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80042aa:	01ea      	lsls	r2, r5, #7
 80042ac:	d5c2      	bpl.n	8004234 <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 80042ae:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042b0:	2240      	movs	r2, #64	; 0x40
 80042b2:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80042b4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR; 
 80042b8:	4618      	mov	r0, r3
}
 80042ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 80042bc:	2a01      	cmp	r2, #1
 80042be:	d011      	beq.n	80042e4 <HAL_DMA_Init+0x120>
 80042c0:	f032 0202 	bics.w	r2, r2, #2
 80042c4:	d1b6      	bne.n	8004234 <HAL_DMA_Init+0x70>
 80042c6:	e7f0      	b.n	80042aa <HAL_DMA_Init+0xe6>
    switch (tmp)
 80042c8:	2a03      	cmp	r2, #3
 80042ca:	d8b3      	bhi.n	8004234 <HAL_DMA_Init+0x70>
 80042cc:	a101      	add	r1, pc, #4	; (adr r1, 80042d4 <HAL_DMA_Init+0x110>)
 80042ce:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80042d2:	bf00      	nop
 80042d4:	080042af 	.word	0x080042af
 80042d8:	080042ab 	.word	0x080042ab
 80042dc:	080042af 	.word	0x080042af
 80042e0:	080042e5 	.word	0x080042e5
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80042e4:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80042e8:	d1a4      	bne.n	8004234 <HAL_DMA_Init+0x70>
 80042ea:	e7e0      	b.n	80042ae <HAL_DMA_Init+0xea>
 80042ec:	f010803f 	.word	0xf010803f
 80042f0:	aaaaaaab 	.word	0xaaaaaaab
 80042f4:	0800b014 	.word	0x0800b014

080042f8 <HAL_DMA_Start_IT>:
{
 80042f8:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 80042fa:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042fe:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8004300:	2c01      	cmp	r4, #1
 8004302:	d034      	beq.n	800436e <HAL_DMA_Start_IT+0x76>
  if(HAL_DMA_STATE_READY == hdma->State)
 8004304:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  __HAL_LOCK(hdma);
 8004308:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800430a:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 800430c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8004310:	d005      	beq.n	800431e <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);	  
 8004312:	2300      	movs	r3, #0
 8004314:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
}
 8004318:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 800431a:	2002      	movs	r0, #2
}
 800431c:	4770      	bx	lr
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800431e:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 8004320:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004322:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8004324:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004328:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800432a:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800432c:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800432e:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004332:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004334:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8004336:	6063      	str	r3, [r4, #4]
    hdma->Instance->PAR = DstAddress;
 8004338:	bf0a      	itet	eq
 800433a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 800433c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 800433e:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004340:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = DstAddress;
 8004342:	bf18      	it	ne
 8004344:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004346:	233f      	movs	r3, #63	; 0x3f
 8004348:	408b      	lsls	r3, r1
    if(hdma->XferHalfCpltCallback != NULL)
 800434a:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800434c:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800434e:	6823      	ldr	r3, [r4, #0]
 8004350:	f043 0316 	orr.w	r3, r3, #22
 8004354:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8004356:	b11a      	cbz	r2, 8004360 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	f043 0308 	orr.w	r3, r3, #8
 800435e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	f043 0301 	orr.w	r3, r3, #1
 8004366:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004368:	2000      	movs	r0, #0
}
 800436a:	bcf0      	pop	{r4, r5, r6, r7}
 800436c:	4770      	bx	lr
  __HAL_LOCK(hdma);
 800436e:	2002      	movs	r0, #2
}
 8004370:	bcf0      	pop	{r4, r5, r6, r7}
 8004372:	4770      	bx	lr

08004374 <HAL_DMA_IRQHandler>:
{
 8004374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004378:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800437a:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800437c:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 800437e:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004380:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8004382:	6834      	ldr	r4, [r6, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004384:	4971      	ldr	r1, [pc, #452]	; (800454c <HAL_DMA_IRQHandler+0x1d8>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004386:	2208      	movs	r2, #8
 8004388:	409a      	lsls	r2, r3
 800438a:	4222      	tst	r2, r4
  uint32_t timeout = SystemCoreClock / 9600U;
 800438c:	680d      	ldr	r5, [r1, #0]
{
 800438e:	4680      	mov	r8, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004390:	d004      	beq.n	800439c <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004392:	6801      	ldr	r1, [r0, #0]
 8004394:	680f      	ldr	r7, [r1, #0]
 8004396:	0778      	lsls	r0, r7, #29
 8004398:	f100 808a 	bmi.w	80044b0 <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800439c:	2201      	movs	r2, #1
 800439e:	409a      	lsls	r2, r3
 80043a0:	4222      	tst	r2, r4
 80043a2:	d004      	beq.n	80043ae <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80043a4:	f8d8 1000 	ldr.w	r1, [r8]
 80043a8:	6949      	ldr	r1, [r1, #20]
 80043aa:	0609      	lsls	r1, r1, #24
 80043ac:	d478      	bmi.n	80044a0 <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80043ae:	2204      	movs	r2, #4
 80043b0:	409a      	lsls	r2, r3
 80043b2:	4222      	tst	r2, r4
 80043b4:	d004      	beq.n	80043c0 <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80043b6:	f8d8 1000 	ldr.w	r1, [r8]
 80043ba:	6809      	ldr	r1, [r1, #0]
 80043bc:	078f      	lsls	r7, r1, #30
 80043be:	d467      	bmi.n	8004490 <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043c0:	2210      	movs	r2, #16
 80043c2:	409a      	lsls	r2, r3
 80043c4:	4222      	tst	r2, r4
 80043c6:	d004      	beq.n	80043d2 <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043c8:	f8d8 1000 	ldr.w	r1, [r8]
 80043cc:	680f      	ldr	r7, [r1, #0]
 80043ce:	0738      	lsls	r0, r7, #28
 80043d0:	d449      	bmi.n	8004466 <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80043d2:	2220      	movs	r2, #32
 80043d4:	409a      	lsls	r2, r3
 80043d6:	4222      	tst	r2, r4
 80043d8:	d017      	beq.n	800440a <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80043da:	f8d8 1000 	ldr.w	r1, [r8]
 80043de:	680c      	ldr	r4, [r1, #0]
 80043e0:	06e0      	lsls	r0, r4, #27
 80043e2:	d512      	bpl.n	800440a <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80043e4:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80043e6:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 80043ea:	2a05      	cmp	r2, #5
 80043ec:	d073      	beq.n	80044d6 <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043ee:	680b      	ldr	r3, [r1, #0]
 80043f0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043f4:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043f6:	f000 8090 	beq.w	800451a <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043fa:	0319      	lsls	r1, r3, #12
 80043fc:	f140 809b 	bpl.w	8004536 <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 8004400:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 8004404:	b10b      	cbz	r3, 800440a <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 8004406:	4640      	mov	r0, r8
 8004408:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800440a:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 800440e:	b33b      	cbz	r3, 8004460 <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004410:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8004414:	07da      	lsls	r2, r3, #31
 8004416:	d51b      	bpl.n	8004450 <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 8004418:	f8d8 2000 	ldr.w	r2, [r8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800441c:	494c      	ldr	r1, [pc, #304]	; (8004550 <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 800441e:	2305      	movs	r3, #5
 8004420:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8004424:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004426:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 800442a:	f023 0301 	bic.w	r3, r3, #1
 800442e:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004430:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 8004432:	e002      	b.n	800443a <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004434:	6813      	ldr	r3, [r2, #0]
 8004436:	07db      	lsls	r3, r3, #31
 8004438:	d504      	bpl.n	8004444 <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 800443a:	9b01      	ldr	r3, [sp, #4]
 800443c:	3301      	adds	r3, #1
 800443e:	42ab      	cmp	r3, r5
 8004440:	9301      	str	r3, [sp, #4]
 8004442:	d9f7      	bls.n	8004434 <HAL_DMA_IRQHandler+0xc0>
      hdma->State = HAL_DMA_STATE_READY;
 8004444:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8004446:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8004448:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 800444c:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8004450:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8004454:	b123      	cbz	r3, 8004460 <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 8004456:	4640      	mov	r0, r8
}
 8004458:	b002      	add	sp, #8
 800445a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 800445e:	4718      	bx	r3
}
 8004460:	b002      	add	sp, #8
 8004462:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004466:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004468:	680a      	ldr	r2, [r1, #0]
 800446a:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800446e:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004470:	d12a      	bne.n	80044c8 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004472:	05d7      	lsls	r7, r2, #23
 8004474:	d403      	bmi.n	800447e <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004476:	680a      	ldr	r2, [r1, #0]
 8004478:	f022 0208 	bic.w	r2, r2, #8
 800447c:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800447e:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8004482:	2a00      	cmp	r2, #0
 8004484:	d0a5      	beq.n	80043d2 <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 8004486:	4640      	mov	r0, r8
 8004488:	4790      	blx	r2
 800448a:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 800448e:	e7a0      	b.n	80043d2 <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004490:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004492:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8004496:	f042 0204 	orr.w	r2, r2, #4
 800449a:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 800449e:	e78f      	b.n	80043c0 <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80044a0:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80044a2:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80044a6:	f042 0202 	orr.w	r2, r2, #2
 80044aa:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80044ae:	e77e      	b.n	80043ae <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80044b0:	680f      	ldr	r7, [r1, #0]
 80044b2:	f027 0704 	bic.w	r7, r7, #4
 80044b6:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80044b8:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80044ba:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80044be:	f042 0201 	orr.w	r2, r2, #1
 80044c2:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80044c6:	e769      	b.n	800439c <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80044c8:	0312      	lsls	r2, r2, #12
 80044ca:	d5d8      	bpl.n	800447e <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80044cc:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 80044d0:	2a00      	cmp	r2, #0
 80044d2:	d1d8      	bne.n	8004486 <HAL_DMA_IRQHandler+0x112>
 80044d4:	e77d      	b.n	80043d2 <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044d6:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044d8:	f8d8 4040 	ldr.w	r4, [r8, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044dc:	f022 0216 	bic.w	r2, r2, #22
 80044e0:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044e2:	694a      	ldr	r2, [r1, #20]
 80044e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044e8:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044ea:	b354      	cbz	r4, 8004542 <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044ec:	680a      	ldr	r2, [r1, #0]
 80044ee:	f022 0208 	bic.w	r2, r2, #8
 80044f2:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044f4:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 80044f6:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044fa:	fa02 f303 	lsl.w	r3, r2, r3
        hdma->State = HAL_DMA_STATE_READY;
 80044fe:	2401      	movs	r4, #1
        __HAL_UNLOCK(hdma);
 8004500:	2200      	movs	r2, #0
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004502:	60b3      	str	r3, [r6, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8004504:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8004508:	f888 2034 	strb.w	r2, [r8, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 800450c:	2900      	cmp	r1, #0
 800450e:	d0a7      	beq.n	8004460 <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 8004510:	4640      	mov	r0, r8
}
 8004512:	b002      	add	sp, #8
 8004514:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 8004518:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800451a:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800451e:	f47f af6f 	bne.w	8004400 <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004522:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8004524:	2401      	movs	r4, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004526:	f022 0210 	bic.w	r2, r2, #16
 800452a:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 800452c:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8004530:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8004534:	e764      	b.n	8004400 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 8004536:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 800453a:	2b00      	cmp	r3, #0
 800453c:	f47f af63 	bne.w	8004406 <HAL_DMA_IRQHandler+0x92>
 8004540:	e763      	b.n	800440a <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004542:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8004546:	2a00      	cmp	r2, #0
 8004548:	d1d0      	bne.n	80044ec <HAL_DMA_IRQHandler+0x178>
 800454a:	e7d3      	b.n	80044f4 <HAL_DMA_IRQHandler+0x180>
 800454c:	20002008 	.word	0x20002008
 8004550:	1b4e81b5 	.word	0x1b4e81b5

08004554 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004558:	468b      	mov	fp, r1
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800455a:	f8df c1cc 	ldr.w	ip, [pc, #460]	; 8004728 <HAL_GPIO_Init+0x1d4>
 800455e:	6809      	ldr	r1, [r1, #0]
{
 8004560:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004562:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8004564:	f04f 0a01 	mov.w	sl, #1
 8004568:	46d9      	mov	r9, fp
 800456a:	e002      	b.n	8004572 <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 800456c:	3301      	adds	r3, #1
 800456e:	2b10      	cmp	r3, #16
 8004570:	d079      	beq.n	8004666 <HAL_GPIO_Init+0x112>
    ioposition = 0x01U << position;
 8004572:	fa0a f203 	lsl.w	r2, sl, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004576:	ea02 0b01 	and.w	fp, r2, r1
    if(iocurrent == ioposition)
 800457a:	438a      	bics	r2, r1
 800457c:	d1f6      	bne.n	800456c <HAL_GPIO_Init+0x18>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800457e:	f8d9 5004 	ldr.w	r5, [r9, #4]
 8004582:	f005 0203 	and.w	r2, r5, #3
 8004586:	1e54      	subs	r4, r2, #1
 8004588:	2c01      	cmp	r4, #1
 800458a:	ea4f 0743 	mov.w	r7, r3, lsl #1
 800458e:	d96d      	bls.n	800466c <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004590:	2a03      	cmp	r2, #3
 8004592:	f040 80ab 	bne.w	80046ec <HAL_GPIO_Init+0x198>
 8004596:	40ba      	lsls	r2, r7
 8004598:	43d4      	mvns	r4, r2
 800459a:	9400      	str	r4, [sp, #0]
      temp = GPIOx->MODER;
 800459c:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800459e:	9c00      	ldr	r4, [sp, #0]
 80045a0:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80045a2:	4322      	orrs	r2, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80045a4:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 80045a8:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80045aa:	d0df      	beq.n	800456c <HAL_GPIO_Init+0x18>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045ac:	4c59      	ldr	r4, [pc, #356]	; (8004714 <HAL_GPIO_Init+0x1c0>)
 80045ae:	2200      	movs	r2, #0
 80045b0:	9203      	str	r2, [sp, #12]
 80045b2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80045b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045b8:	6462      	str	r2, [r4, #68]	; 0x44
 80045ba:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80045bc:	f023 0603 	bic.w	r6, r3, #3
 80045c0:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80045c4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80045c8:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
 80045cc:	9203      	str	r2, [sp, #12]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045ce:	f003 0403 	and.w	r4, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045d2:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80045d4:	68b7      	ldr	r7, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045d6:	00a4      	lsls	r4, r4, #2
 80045d8:	220f      	movs	r2, #15
 80045da:	40a2      	lsls	r2, r4
 80045dc:	ea27 0202 	bic.w	r2, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045e0:	4f4d      	ldr	r7, [pc, #308]	; (8004718 <HAL_GPIO_Init+0x1c4>)
 80045e2:	42b8      	cmp	r0, r7
 80045e4:	d014      	beq.n	8004610 <HAL_GPIO_Init+0xbc>
 80045e6:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80045ea:	42b8      	cmp	r0, r7
 80045ec:	f000 8083 	beq.w	80046f6 <HAL_GPIO_Init+0x1a2>
 80045f0:	4f4a      	ldr	r7, [pc, #296]	; (800471c <HAL_GPIO_Init+0x1c8>)
 80045f2:	42b8      	cmp	r0, r7
 80045f4:	f000 8083 	beq.w	80046fe <HAL_GPIO_Init+0x1aa>
 80045f8:	4f49      	ldr	r7, [pc, #292]	; (8004720 <HAL_GPIO_Init+0x1cc>)
 80045fa:	42b8      	cmp	r0, r7
 80045fc:	f000 8084 	beq.w	8004708 <HAL_GPIO_Init+0x1b4>
 8004600:	4f48      	ldr	r7, [pc, #288]	; (8004724 <HAL_GPIO_Init+0x1d0>)
 8004602:	42b8      	cmp	r0, r7
 8004604:	bf0c      	ite	eq
 8004606:	2704      	moveq	r7, #4
 8004608:	2707      	movne	r7, #7
 800460a:	fa07 f404 	lsl.w	r4, r7, r4
 800460e:	4322      	orrs	r2, r4
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004610:	60b2      	str	r2, [r6, #8]
        temp = EXTI->IMR;
 8004612:	f8dc 2000 	ldr.w	r2, [ip]
        temp &= ~((uint32_t)iocurrent);
 8004616:	ea6f 060b 	mvn.w	r6, fp
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800461a:	03ec      	lsls	r4, r5, #15
        temp &= ~((uint32_t)iocurrent);
 800461c:	bf54      	ite	pl
 800461e:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8004620:	ea4b 0202 	orrmi.w	r2, fp, r2
        }
        EXTI->IMR = temp;
 8004624:	f8cc 2000 	str.w	r2, [ip]

        temp = EXTI->EMR;
 8004628:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800462c:	03aa      	lsls	r2, r5, #14
        temp &= ~((uint32_t)iocurrent);
 800462e:	bf54      	ite	pl
 8004630:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8004632:	ea4b 0404 	orrmi.w	r4, fp, r4
        }
        EXTI->EMR = temp;
 8004636:	f8cc 4004 	str.w	r4, [ip, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800463a:	f8dc 4008 	ldr.w	r4, [ip, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800463e:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 8004640:	bf54      	ite	pl
 8004642:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8004644:	ea4b 0404 	orrmi.w	r4, fp, r4
        }
        EXTI->RTSR = temp;
 8004648:	f8cc 4008 	str.w	r4, [ip, #8]

        temp = EXTI->FTSR;
 800464c:	f8dc 200c 	ldr.w	r2, [ip, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004650:	02ac      	lsls	r4, r5, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004652:	f103 0301 	add.w	r3, r3, #1
        temp &= ~((uint32_t)iocurrent);
 8004656:	bf54      	ite	pl
 8004658:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 800465a:	ea4b 0202 	orrmi.w	r2, fp, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 800465e:	2b10      	cmp	r3, #16
        }
        EXTI->FTSR = temp;
 8004660:	f8cc 200c 	str.w	r2, [ip, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004664:	d185      	bne.n	8004572 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8004666:	b005      	add	sp, #20
 8004668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 800466c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800466e:	2403      	movs	r4, #3
 8004670:	40bc      	lsls	r4, r7
 8004672:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004676:	f8d9 600c 	ldr.w	r6, [r9, #12]
 800467a:	40be      	lsls	r6, r7
 800467c:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OSPEEDR = temp;
 8004680:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8004682:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004686:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800468a:	ea2e 0e0b 	bic.w	lr, lr, fp
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800468e:	409e      	lsls	r6, r3
 8004690:	ea46 060e 	orr.w	r6, r6, lr
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004694:	43e4      	mvns	r4, r4
 8004696:	9400      	str	r4, [sp, #0]
        GPIOx->OTYPER = temp;
 8004698:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 800469a:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800469c:	ea06 0e04 	and.w	lr, r6, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046a0:	f8d9 6008 	ldr.w	r6, [r9, #8]
 80046a4:	40be      	lsls	r6, r7
 80046a6:	ea46 060e 	orr.w	r6, r6, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046aa:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 80046ac:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046ae:	d001      	beq.n	80046b4 <HAL_GPIO_Init+0x160>
 80046b0:	40ba      	lsls	r2, r7
 80046b2:	e773      	b.n	800459c <HAL_GPIO_Init+0x48>
        temp = GPIOx->AFR[position >> 3U];
 80046b4:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 80046b8:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046bc:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80046c0:	f8d8 4020 	ldr.w	r4, [r8, #32]
 80046c4:	9401      	str	r4, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046c6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80046ca:	240f      	movs	r4, #15
 80046cc:	fa04 f60e 	lsl.w	r6, r4, lr
 80046d0:	9c01      	ldr	r4, [sp, #4]
 80046d2:	ea24 0606 	bic.w	r6, r4, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80046d6:	f8d9 4010 	ldr.w	r4, [r9, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046da:	9601      	str	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80046dc:	fa04 f60e 	lsl.w	r6, r4, lr
 80046e0:	9c01      	ldr	r4, [sp, #4]
 80046e2:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3U] = temp;
 80046e4:	40ba      	lsls	r2, r7
 80046e6:	f8c8 6020 	str.w	r6, [r8, #32]
 80046ea:	e757      	b.n	800459c <HAL_GPIO_Init+0x48>
 80046ec:	2403      	movs	r4, #3
 80046ee:	40bc      	lsls	r4, r7
 80046f0:	43e4      	mvns	r4, r4
 80046f2:	9400      	str	r4, [sp, #0]
 80046f4:	e7d1      	b.n	800469a <HAL_GPIO_Init+0x146>
 80046f6:	fa0a f404 	lsl.w	r4, sl, r4
 80046fa:	4322      	orrs	r2, r4
 80046fc:	e788      	b.n	8004610 <HAL_GPIO_Init+0xbc>
 80046fe:	2702      	movs	r7, #2
 8004700:	fa07 f404 	lsl.w	r4, r7, r4
 8004704:	4322      	orrs	r2, r4
 8004706:	e783      	b.n	8004610 <HAL_GPIO_Init+0xbc>
 8004708:	2703      	movs	r7, #3
 800470a:	fa07 f404 	lsl.w	r4, r7, r4
 800470e:	4322      	orrs	r2, r4
 8004710:	e77e      	b.n	8004610 <HAL_GPIO_Init+0xbc>
 8004712:	bf00      	nop
 8004714:	40023800 	.word	0x40023800
 8004718:	40020000 	.word	0x40020000
 800471c:	40020800 	.word	0x40020800
 8004720:	40020c00 	.word	0x40020c00
 8004724:	40021000 	.word	0x40021000
 8004728:	40013c00 	.word	0x40013c00

0800472c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800472c:	6903      	ldr	r3, [r0, #16]
 800472e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8004730:	bf14      	ite	ne
 8004732:	2001      	movne	r0, #1
 8004734:	2000      	moveq	r0, #0
 8004736:	4770      	bx	lr

08004738 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004738:	b902      	cbnz	r2, 800473c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800473a:	0409      	lsls	r1, r1, #16
 800473c:	6181      	str	r1, [r0, #24]
  }
}
 800473e:	4770      	bx	lr

08004740 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004740:	2800      	cmp	r0, #0
 8004742:	f000 81a5 	beq.w	8004a90 <HAL_RCC_OscConfig+0x350>
{
 8004746:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800474a:	6803      	ldr	r3, [r0, #0]
 800474c:	07dd      	lsls	r5, r3, #31
{
 800474e:	b082      	sub	sp, #8
 8004750:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004752:	d52f      	bpl.n	80047b4 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004754:	49ac      	ldr	r1, [pc, #688]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
 8004756:	688a      	ldr	r2, [r1, #8]
 8004758:	f002 020c 	and.w	r2, r2, #12
 800475c:	2a04      	cmp	r2, #4
 800475e:	f000 80ec 	beq.w	800493a <HAL_RCC_OscConfig+0x1fa>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004762:	688a      	ldr	r2, [r1, #8]
 8004764:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004768:	2a08      	cmp	r2, #8
 800476a:	f000 80e2 	beq.w	8004932 <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800476e:	6863      	ldr	r3, [r4, #4]
 8004770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004774:	f000 80eb 	beq.w	800494e <HAL_RCC_OscConfig+0x20e>
 8004778:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800477c:	f000 8178 	beq.w	8004a70 <HAL_RCC_OscConfig+0x330>
 8004780:	4da1      	ldr	r5, [pc, #644]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
 8004782:	682a      	ldr	r2, [r5, #0]
 8004784:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004788:	602a      	str	r2, [r5, #0]
 800478a:	682a      	ldr	r2, [r5, #0]
 800478c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004790:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004792:	2b00      	cmp	r3, #0
 8004794:	f040 80e0 	bne.w	8004958 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004798:	f7ff fa42 	bl	8003c20 <HAL_GetTick>
 800479c:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800479e:	e005      	b.n	80047ac <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047a0:	f7ff fa3e 	bl	8003c20 <HAL_GetTick>
 80047a4:	1b80      	subs	r0, r0, r6
 80047a6:	2864      	cmp	r0, #100	; 0x64
 80047a8:	f200 8100 	bhi.w	80049ac <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ac:	682b      	ldr	r3, [r5, #0]
 80047ae:	039b      	lsls	r3, r3, #14
 80047b0:	d4f6      	bmi.n	80047a0 <HAL_RCC_OscConfig+0x60>
 80047b2:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047b4:	079f      	lsls	r7, r3, #30
 80047b6:	d528      	bpl.n	800480a <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047b8:	4a93      	ldr	r2, [pc, #588]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
 80047ba:	6891      	ldr	r1, [r2, #8]
 80047bc:	f011 0f0c 	tst.w	r1, #12
 80047c0:	f000 8090 	beq.w	80048e4 <HAL_RCC_OscConfig+0x1a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047c4:	6891      	ldr	r1, [r2, #8]
 80047c6:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047ca:	2908      	cmp	r1, #8
 80047cc:	f000 8086 	beq.w	80048dc <HAL_RCC_OscConfig+0x19c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80047d0:	68e3      	ldr	r3, [r4, #12]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	f000 8106 	beq.w	80049e4 <HAL_RCC_OscConfig+0x2a4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047d8:	4b8c      	ldr	r3, [pc, #560]	; (8004a0c <HAL_RCC_OscConfig+0x2cc>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047da:	4e8b      	ldr	r6, [pc, #556]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 80047dc:	2201      	movs	r2, #1
 80047de:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80047e0:	f7ff fa1e 	bl	8003c20 <HAL_GetTick>
 80047e4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047e6:	e005      	b.n	80047f4 <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047e8:	f7ff fa1a 	bl	8003c20 <HAL_GetTick>
 80047ec:	1b40      	subs	r0, r0, r5
 80047ee:	2802      	cmp	r0, #2
 80047f0:	f200 80dc 	bhi.w	80049ac <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047f4:	6833      	ldr	r3, [r6, #0]
 80047f6:	0798      	lsls	r0, r3, #30
 80047f8:	d5f6      	bpl.n	80047e8 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047fa:	6833      	ldr	r3, [r6, #0]
 80047fc:	6922      	ldr	r2, [r4, #16]
 80047fe:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004802:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004806:	6033      	str	r3, [r6, #0]
 8004808:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800480a:	071a      	lsls	r2, r3, #28
 800480c:	d452      	bmi.n	80048b4 <HAL_RCC_OscConfig+0x174>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800480e:	0758      	lsls	r0, r3, #29
 8004810:	d52f      	bpl.n	8004872 <HAL_RCC_OscConfig+0x132>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004812:	4a7d      	ldr	r2, [pc, #500]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
 8004814:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004816:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 800481a:	d07e      	beq.n	800491a <HAL_RCC_OscConfig+0x1da>
    FlagStatus       pwrclkchanged = RESET;
 800481c:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800481e:	4e7c      	ldr	r6, [pc, #496]	; (8004a10 <HAL_RCC_OscConfig+0x2d0>)
 8004820:	6833      	ldr	r3, [r6, #0]
 8004822:	05d9      	lsls	r1, r3, #23
 8004824:	f140 80b2 	bpl.w	800498c <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004828:	68a3      	ldr	r3, [r4, #8]
 800482a:	2b01      	cmp	r3, #1
 800482c:	f000 80c2 	beq.w	80049b4 <HAL_RCC_OscConfig+0x274>
 8004830:	2b05      	cmp	r3, #5
 8004832:	f000 812f 	beq.w	8004a94 <HAL_RCC_OscConfig+0x354>
 8004836:	4e74      	ldr	r6, [pc, #464]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
 8004838:	6f32      	ldr	r2, [r6, #112]	; 0x70
 800483a:	f022 0201 	bic.w	r2, r2, #1
 800483e:	6732      	str	r2, [r6, #112]	; 0x70
 8004840:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8004842:	f022 0204 	bic.w	r2, r2, #4
 8004846:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004848:	2b00      	cmp	r3, #0
 800484a:	f040 80b8 	bne.w	80049be <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800484e:	f7ff f9e7 	bl	8003c20 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004852:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004856:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004858:	e005      	b.n	8004866 <HAL_RCC_OscConfig+0x126>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800485a:	f7ff f9e1 	bl	8003c20 <HAL_GetTick>
 800485e:	1bc0      	subs	r0, r0, r7
 8004860:	4540      	cmp	r0, r8
 8004862:	f200 80a3 	bhi.w	80049ac <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004866:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8004868:	0798      	lsls	r0, r3, #30
 800486a:	d4f6      	bmi.n	800485a <HAL_RCC_OscConfig+0x11a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800486c:	2d00      	cmp	r5, #0
 800486e:	f040 8109 	bne.w	8004a84 <HAL_RCC_OscConfig+0x344>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004872:	69a0      	ldr	r0, [r4, #24]
 8004874:	b1d0      	cbz	r0, 80048ac <HAL_RCC_OscConfig+0x16c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004876:	4d64      	ldr	r5, [pc, #400]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
 8004878:	68ab      	ldr	r3, [r5, #8]
 800487a:	f003 030c 	and.w	r3, r3, #12
 800487e:	2b08      	cmp	r3, #8
 8004880:	f000 80cc 	beq.w	8004a1c <HAL_RCC_OscConfig+0x2dc>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004884:	4b63      	ldr	r3, [pc, #396]	; (8004a14 <HAL_RCC_OscConfig+0x2d4>)
 8004886:	2200      	movs	r2, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004888:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800488a:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800488c:	f000 810c 	beq.w	8004aa8 <HAL_RCC_OscConfig+0x368>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004890:	f7ff f9c6 	bl	8003c20 <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004894:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8004896:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004898:	e005      	b.n	80048a6 <HAL_RCC_OscConfig+0x166>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800489a:	f7ff f9c1 	bl	8003c20 <HAL_GetTick>
 800489e:	1b40      	subs	r0, r0, r5
 80048a0:	2802      	cmp	r0, #2
 80048a2:	f200 8083 	bhi.w	80049ac <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048a6:	6823      	ldr	r3, [r4, #0]
 80048a8:	019b      	lsls	r3, r3, #6
 80048aa:	d4f6      	bmi.n	800489a <HAL_RCC_OscConfig+0x15a>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80048ac:	2000      	movs	r0, #0
}
 80048ae:	b002      	add	sp, #8
 80048b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80048b4:	6963      	ldr	r3, [r4, #20]
 80048b6:	b303      	cbz	r3, 80048fa <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_LSI_ENABLE();
 80048b8:	4b57      	ldr	r3, [pc, #348]	; (8004a18 <HAL_RCC_OscConfig+0x2d8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048ba:	4e53      	ldr	r6, [pc, #332]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 80048bc:	2201      	movs	r2, #1
 80048be:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80048c0:	f7ff f9ae 	bl	8003c20 <HAL_GetTick>
 80048c4:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048c6:	e004      	b.n	80048d2 <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048c8:	f7ff f9aa 	bl	8003c20 <HAL_GetTick>
 80048cc:	1b40      	subs	r0, r0, r5
 80048ce:	2802      	cmp	r0, #2
 80048d0:	d86c      	bhi.n	80049ac <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048d2:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80048d4:	079b      	lsls	r3, r3, #30
 80048d6:	d5f7      	bpl.n	80048c8 <HAL_RCC_OscConfig+0x188>
 80048d8:	6823      	ldr	r3, [r4, #0]
 80048da:	e798      	b.n	800480e <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048dc:	6852      	ldr	r2, [r2, #4]
 80048de:	0256      	lsls	r6, r2, #9
 80048e0:	f53f af76 	bmi.w	80047d0 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048e4:	4a48      	ldr	r2, [pc, #288]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
 80048e6:	6812      	ldr	r2, [r2, #0]
 80048e8:	0795      	lsls	r5, r2, #30
 80048ea:	d543      	bpl.n	8004974 <HAL_RCC_OscConfig+0x234>
 80048ec:	68e2      	ldr	r2, [r4, #12]
 80048ee:	2a01      	cmp	r2, #1
 80048f0:	d040      	beq.n	8004974 <HAL_RCC_OscConfig+0x234>
        return HAL_ERROR;
 80048f2:	2001      	movs	r0, #1
}
 80048f4:	b002      	add	sp, #8
 80048f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80048fa:	4a47      	ldr	r2, [pc, #284]	; (8004a18 <HAL_RCC_OscConfig+0x2d8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048fc:	4e42      	ldr	r6, [pc, #264]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 80048fe:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004900:	f7ff f98e 	bl	8003c20 <HAL_GetTick>
 8004904:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004906:	e004      	b.n	8004912 <HAL_RCC_OscConfig+0x1d2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004908:	f7ff f98a 	bl	8003c20 <HAL_GetTick>
 800490c:	1b40      	subs	r0, r0, r5
 800490e:	2802      	cmp	r0, #2
 8004910:	d84c      	bhi.n	80049ac <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004912:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8004914:	079f      	lsls	r7, r3, #30
 8004916:	d4f7      	bmi.n	8004908 <HAL_RCC_OscConfig+0x1c8>
 8004918:	e7de      	b.n	80048d8 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_ENABLE();
 800491a:	9301      	str	r3, [sp, #4]
 800491c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800491e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004922:	6413      	str	r3, [r2, #64]	; 0x40
 8004924:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800492a:	9301      	str	r3, [sp, #4]
 800492c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800492e:	2501      	movs	r5, #1
 8004930:	e775      	b.n	800481e <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004932:	684a      	ldr	r2, [r1, #4]
 8004934:	0250      	lsls	r0, r2, #9
 8004936:	f57f af1a 	bpl.w	800476e <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800493a:	4a33      	ldr	r2, [pc, #204]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
 800493c:	6812      	ldr	r2, [r2, #0]
 800493e:	0391      	lsls	r1, r2, #14
 8004940:	f57f af38 	bpl.w	80047b4 <HAL_RCC_OscConfig+0x74>
 8004944:	6862      	ldr	r2, [r4, #4]
 8004946:	2a00      	cmp	r2, #0
 8004948:	f47f af34 	bne.w	80047b4 <HAL_RCC_OscConfig+0x74>
 800494c:	e7d1      	b.n	80048f2 <HAL_RCC_OscConfig+0x1b2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800494e:	4a2e      	ldr	r2, [pc, #184]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
 8004950:	6813      	ldr	r3, [r2, #0]
 8004952:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004956:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004958:	f7ff f962 	bl	8003c20 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800495c:	4e2a      	ldr	r6, [pc, #168]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 800495e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004960:	e004      	b.n	800496c <HAL_RCC_OscConfig+0x22c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004962:	f7ff f95d 	bl	8003c20 <HAL_GetTick>
 8004966:	1b40      	subs	r0, r0, r5
 8004968:	2864      	cmp	r0, #100	; 0x64
 800496a:	d81f      	bhi.n	80049ac <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800496c:	6833      	ldr	r3, [r6, #0]
 800496e:	039a      	lsls	r2, r3, #14
 8004970:	d5f7      	bpl.n	8004962 <HAL_RCC_OscConfig+0x222>
 8004972:	e71e      	b.n	80047b2 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004974:	4924      	ldr	r1, [pc, #144]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
 8004976:	6920      	ldr	r0, [r4, #16]
 8004978:	680a      	ldr	r2, [r1, #0]
 800497a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800497e:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8004982:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004984:	071a      	lsls	r2, r3, #28
 8004986:	f57f af42 	bpl.w	800480e <HAL_RCC_OscConfig+0xce>
 800498a:	e793      	b.n	80048b4 <HAL_RCC_OscConfig+0x174>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800498c:	6833      	ldr	r3, [r6, #0]
 800498e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004992:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004994:	f7ff f944 	bl	8003c20 <HAL_GetTick>
 8004998:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800499a:	6833      	ldr	r3, [r6, #0]
 800499c:	05da      	lsls	r2, r3, #23
 800499e:	f53f af43 	bmi.w	8004828 <HAL_RCC_OscConfig+0xe8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049a2:	f7ff f93d 	bl	8003c20 <HAL_GetTick>
 80049a6:	1bc0      	subs	r0, r0, r7
 80049a8:	2802      	cmp	r0, #2
 80049aa:	d9f6      	bls.n	800499a <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 80049ac:	2003      	movs	r0, #3
}
 80049ae:	b002      	add	sp, #8
 80049b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049b4:	4a14      	ldr	r2, [pc, #80]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
 80049b6:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80049b8:	f043 0301 	orr.w	r3, r3, #1
 80049bc:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 80049be:	f7ff f92f 	bl	8003c20 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049c2:	4f11      	ldr	r7, [pc, #68]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 80049c4:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049c6:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ca:	e004      	b.n	80049d6 <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049cc:	f7ff f928 	bl	8003c20 <HAL_GetTick>
 80049d0:	1b80      	subs	r0, r0, r6
 80049d2:	4540      	cmp	r0, r8
 80049d4:	d8ea      	bhi.n	80049ac <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049d8:	079b      	lsls	r3, r3, #30
 80049da:	d5f7      	bpl.n	80049cc <HAL_RCC_OscConfig+0x28c>
    if(pwrclkchanged == SET)
 80049dc:	2d00      	cmp	r5, #0
 80049de:	f43f af48 	beq.w	8004872 <HAL_RCC_OscConfig+0x132>
 80049e2:	e04f      	b.n	8004a84 <HAL_RCC_OscConfig+0x344>
        __HAL_RCC_HSI_DISABLE();
 80049e4:	4a09      	ldr	r2, [pc, #36]	; (8004a0c <HAL_RCC_OscConfig+0x2cc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049e6:	4e08      	ldr	r6, [pc, #32]	; (8004a08 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_DISABLE();
 80049e8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80049ea:	f7ff f919 	bl	8003c20 <HAL_GetTick>
 80049ee:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049f0:	e004      	b.n	80049fc <HAL_RCC_OscConfig+0x2bc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049f2:	f7ff f915 	bl	8003c20 <HAL_GetTick>
 80049f6:	1b40      	subs	r0, r0, r5
 80049f8:	2802      	cmp	r0, #2
 80049fa:	d8d7      	bhi.n	80049ac <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049fc:	6833      	ldr	r3, [r6, #0]
 80049fe:	0799      	lsls	r1, r3, #30
 8004a00:	d4f7      	bmi.n	80049f2 <HAL_RCC_OscConfig+0x2b2>
 8004a02:	6823      	ldr	r3, [r4, #0]
 8004a04:	e701      	b.n	800480a <HAL_RCC_OscConfig+0xca>
 8004a06:	bf00      	nop
 8004a08:	40023800 	.word	0x40023800
 8004a0c:	42470000 	.word	0x42470000
 8004a10:	40007000 	.word	0x40007000
 8004a14:	42470060 	.word	0x42470060
 8004a18:	42470e80 	.word	0x42470e80
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a1c:	2801      	cmp	r0, #1
 8004a1e:	f43f af46 	beq.w	80048ae <HAL_RCC_OscConfig+0x16e>
        pll_config = RCC->PLLCFGR;
 8004a22:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a24:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a26:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a2a:	4291      	cmp	r1, r2
 8004a2c:	f47f af61 	bne.w	80048f2 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a30:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a32:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a36:	4291      	cmp	r1, r2
 8004a38:	f47f af5b 	bne.w	80048f2 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a3c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004a3e:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8004a42:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a44:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004a48:	f47f af53 	bne.w	80048f2 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a4c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004a4e:	0852      	lsrs	r2, r2, #1
 8004a50:	3a01      	subs	r2, #1
 8004a52:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a56:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004a5a:	f47f af4a 	bne.w	80048f2 <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a5e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004a60:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a64:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8004a68:	bf14      	ite	ne
 8004a6a:	2001      	movne	r0, #1
 8004a6c:	2000      	moveq	r0, #0
 8004a6e:	e71e      	b.n	80048ae <HAL_RCC_OscConfig+0x16e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a70:	4b24      	ldr	r3, [pc, #144]	; (8004b04 <HAL_RCC_OscConfig+0x3c4>)
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004a78:	601a      	str	r2, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004a80:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a82:	e769      	b.n	8004958 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a84:	4a1f      	ldr	r2, [pc, #124]	; (8004b04 <HAL_RCC_OscConfig+0x3c4>)
 8004a86:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004a88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a8e:	e6f0      	b.n	8004872 <HAL_RCC_OscConfig+0x132>
    return HAL_ERROR;
 8004a90:	2001      	movs	r0, #1
}
 8004a92:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a94:	4b1b      	ldr	r3, [pc, #108]	; (8004b04 <HAL_RCC_OscConfig+0x3c4>)
 8004a96:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004a98:	f042 0204 	orr.w	r2, r2, #4
 8004a9c:	671a      	str	r2, [r3, #112]	; 0x70
 8004a9e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004aa0:	f042 0201 	orr.w	r2, r2, #1
 8004aa4:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004aa6:	e78a      	b.n	80049be <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8004aa8:	f7ff f8ba 	bl	8003c20 <HAL_GetTick>
 8004aac:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aae:	e005      	b.n	8004abc <HAL_RCC_OscConfig+0x37c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ab0:	f7ff f8b6 	bl	8003c20 <HAL_GetTick>
 8004ab4:	1b80      	subs	r0, r0, r6
 8004ab6:	2802      	cmp	r0, #2
 8004ab8:	f63f af78 	bhi.w	80049ac <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004abc:	682b      	ldr	r3, [r5, #0]
 8004abe:	0199      	lsls	r1, r3, #6
 8004ac0:	d4f6      	bmi.n	8004ab0 <HAL_RCC_OscConfig+0x370>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ac2:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 8004ac6:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8004aca:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004acc:	4333      	orrs	r3, r6
 8004ace:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8004ad2:	0852      	lsrs	r2, r2, #1
 8004ad4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004ad8:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004ada:	490b      	ldr	r1, [pc, #44]	; (8004b08 <HAL_RCC_OscConfig+0x3c8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004adc:	4e09      	ldr	r6, [pc, #36]	; (8004b04 <HAL_RCC_OscConfig+0x3c4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ade:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004ae2:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ae4:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004ae6:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8004ae8:	f7ff f89a 	bl	8003c20 <HAL_GetTick>
 8004aec:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aee:	e005      	b.n	8004afc <HAL_RCC_OscConfig+0x3bc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004af0:	f7ff f896 	bl	8003c20 <HAL_GetTick>
 8004af4:	1b00      	subs	r0, r0, r4
 8004af6:	2802      	cmp	r0, #2
 8004af8:	f63f af58 	bhi.w	80049ac <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004afc:	6833      	ldr	r3, [r6, #0]
 8004afe:	019a      	lsls	r2, r3, #6
 8004b00:	d5f6      	bpl.n	8004af0 <HAL_RCC_OscConfig+0x3b0>
 8004b02:	e6d3      	b.n	80048ac <HAL_RCC_OscConfig+0x16c>
 8004b04:	40023800 	.word	0x40023800
 8004b08:	42470060 	.word	0x42470060

08004b0c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b0c:	4917      	ldr	r1, [pc, #92]	; (8004b6c <HAL_RCC_GetSysClockFreq+0x60>)
{
 8004b0e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b10:	688b      	ldr	r3, [r1, #8]
 8004b12:	f003 030c 	and.w	r3, r3, #12
 8004b16:	2b04      	cmp	r3, #4
 8004b18:	d01b      	beq.n	8004b52 <HAL_RCC_GetSysClockFreq+0x46>
 8004b1a:	2b08      	cmp	r3, #8
 8004b1c:	d117      	bne.n	8004b4e <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b1e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b20:	684b      	ldr	r3, [r1, #4]
 8004b22:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b26:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b2a:	d114      	bne.n	8004b56 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b2c:	6849      	ldr	r1, [r1, #4]
 8004b2e:	4810      	ldr	r0, [pc, #64]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x64>)
 8004b30:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004b34:	fba1 0100 	umull	r0, r1, r1, r0
 8004b38:	f7fc f88e 	bl	8000c58 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b3c:	4b0b      	ldr	r3, [pc, #44]	; (8004b6c <HAL_RCC_GetSysClockFreq+0x60>)
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004b44:	3301      	adds	r3, #1
 8004b46:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8004b48:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004b4c:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8004b4e:	4808      	ldr	r0, [pc, #32]	; (8004b70 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8004b50:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b52:	4808      	ldr	r0, [pc, #32]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8004b54:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b56:	684b      	ldr	r3, [r1, #4]
 8004b58:	4806      	ldr	r0, [pc, #24]	; (8004b74 <HAL_RCC_GetSysClockFreq+0x68>)
 8004b5a:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8004b5e:	fba3 0100 	umull	r0, r1, r3, r0
 8004b62:	2300      	movs	r3, #0
 8004b64:	f7fc f878 	bl	8000c58 <__aeabi_uldivmod>
 8004b68:	e7e8      	b.n	8004b3c <HAL_RCC_GetSysClockFreq+0x30>
 8004b6a:	bf00      	nop
 8004b6c:	40023800 	.word	0x40023800
 8004b70:	00f42400 	.word	0x00f42400
 8004b74:	007a1200 	.word	0x007a1200

08004b78 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004b78:	2800      	cmp	r0, #0
 8004b7a:	f000 8087 	beq.w	8004c8c <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b7e:	4a48      	ldr	r2, [pc, #288]	; (8004ca0 <HAL_RCC_ClockConfig+0x128>)
 8004b80:	6813      	ldr	r3, [r2, #0]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	428b      	cmp	r3, r1
{
 8004b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b8c:	460d      	mov	r5, r1
 8004b8e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b90:	d209      	bcs.n	8004ba6 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b92:	b2cb      	uxtb	r3, r1
 8004b94:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b96:	6813      	ldr	r3, [r2, #0]
 8004b98:	f003 0307 	and.w	r3, r3, #7
 8004b9c:	428b      	cmp	r3, r1
 8004b9e:	d002      	beq.n	8004ba6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004ba0:	2001      	movs	r0, #1
}
 8004ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ba6:	6823      	ldr	r3, [r4, #0]
 8004ba8:	0798      	lsls	r0, r3, #30
 8004baa:	d514      	bpl.n	8004bd6 <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bac:	0759      	lsls	r1, r3, #29
 8004bae:	d504      	bpl.n	8004bba <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bb0:	493c      	ldr	r1, [pc, #240]	; (8004ca4 <HAL_RCC_ClockConfig+0x12c>)
 8004bb2:	688a      	ldr	r2, [r1, #8]
 8004bb4:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8004bb8:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bba:	071a      	lsls	r2, r3, #28
 8004bbc:	d504      	bpl.n	8004bc8 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bbe:	4939      	ldr	r1, [pc, #228]	; (8004ca4 <HAL_RCC_ClockConfig+0x12c>)
 8004bc0:	688a      	ldr	r2, [r1, #8]
 8004bc2:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8004bc6:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bc8:	4936      	ldr	r1, [pc, #216]	; (8004ca4 <HAL_RCC_ClockConfig+0x12c>)
 8004bca:	68a0      	ldr	r0, [r4, #8]
 8004bcc:	688a      	ldr	r2, [r1, #8]
 8004bce:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004bd2:	4302      	orrs	r2, r0
 8004bd4:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bd6:	07df      	lsls	r7, r3, #31
 8004bd8:	d521      	bpl.n	8004c1e <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bda:	6862      	ldr	r2, [r4, #4]
 8004bdc:	2a01      	cmp	r2, #1
 8004bde:	d057      	beq.n	8004c90 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004be0:	1e93      	subs	r3, r2, #2
 8004be2:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004be4:	4b2f      	ldr	r3, [pc, #188]	; (8004ca4 <HAL_RCC_ClockConfig+0x12c>)
 8004be6:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004be8:	d94d      	bls.n	8004c86 <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bea:	0799      	lsls	r1, r3, #30
 8004bec:	d5d8      	bpl.n	8004ba0 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bee:	4e2d      	ldr	r6, [pc, #180]	; (8004ca4 <HAL_RCC_ClockConfig+0x12c>)
 8004bf0:	68b3      	ldr	r3, [r6, #8]
 8004bf2:	f023 0303 	bic.w	r3, r3, #3
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8004bfa:	f7ff f811 	bl	8003c20 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bfe:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8004c02:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c04:	e004      	b.n	8004c10 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c06:	f7ff f80b 	bl	8003c20 <HAL_GetTick>
 8004c0a:	1bc0      	subs	r0, r0, r7
 8004c0c:	4540      	cmp	r0, r8
 8004c0e:	d844      	bhi.n	8004c9a <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c10:	68b3      	ldr	r3, [r6, #8]
 8004c12:	6862      	ldr	r2, [r4, #4]
 8004c14:	f003 030c 	and.w	r3, r3, #12
 8004c18:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004c1c:	d1f3      	bne.n	8004c06 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c1e:	4a20      	ldr	r2, [pc, #128]	; (8004ca0 <HAL_RCC_ClockConfig+0x128>)
 8004c20:	6813      	ldr	r3, [r2, #0]
 8004c22:	f003 0307 	and.w	r3, r3, #7
 8004c26:	42ab      	cmp	r3, r5
 8004c28:	d906      	bls.n	8004c38 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c2a:	b2eb      	uxtb	r3, r5
 8004c2c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c2e:	6813      	ldr	r3, [r2, #0]
 8004c30:	f003 0307 	and.w	r3, r3, #7
 8004c34:	42ab      	cmp	r3, r5
 8004c36:	d1b3      	bne.n	8004ba0 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c38:	6823      	ldr	r3, [r4, #0]
 8004c3a:	075a      	lsls	r2, r3, #29
 8004c3c:	d506      	bpl.n	8004c4c <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c3e:	4919      	ldr	r1, [pc, #100]	; (8004ca4 <HAL_RCC_ClockConfig+0x12c>)
 8004c40:	68e0      	ldr	r0, [r4, #12]
 8004c42:	688a      	ldr	r2, [r1, #8]
 8004c44:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8004c48:	4302      	orrs	r2, r0
 8004c4a:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c4c:	071b      	lsls	r3, r3, #28
 8004c4e:	d507      	bpl.n	8004c60 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c50:	4a14      	ldr	r2, [pc, #80]	; (8004ca4 <HAL_RCC_ClockConfig+0x12c>)
 8004c52:	6921      	ldr	r1, [r4, #16]
 8004c54:	6893      	ldr	r3, [r2, #8]
 8004c56:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004c5a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004c5e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c60:	f7ff ff54 	bl	8004b0c <HAL_RCC_GetSysClockFreq>
 8004c64:	4a0f      	ldr	r2, [pc, #60]	; (8004ca4 <HAL_RCC_ClockConfig+0x12c>)
 8004c66:	4c10      	ldr	r4, [pc, #64]	; (8004ca8 <HAL_RCC_ClockConfig+0x130>)
 8004c68:	6892      	ldr	r2, [r2, #8]
 8004c6a:	4910      	ldr	r1, [pc, #64]	; (8004cac <HAL_RCC_ClockConfig+0x134>)
 8004c6c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8004c70:	4603      	mov	r3, r0
 8004c72:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8004c74:	480e      	ldr	r0, [pc, #56]	; (8004cb0 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c76:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8004c78:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c7a:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8004c7c:	f7fe ff86 	bl	8003b8c <HAL_InitTick>
  return HAL_OK;
 8004c80:	2000      	movs	r0, #0
}
 8004c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c86:	0198      	lsls	r0, r3, #6
 8004c88:	d4b1      	bmi.n	8004bee <HAL_RCC_ClockConfig+0x76>
 8004c8a:	e789      	b.n	8004ba0 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8004c8c:	2001      	movs	r0, #1
}
 8004c8e:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c90:	4b04      	ldr	r3, [pc, #16]	; (8004ca4 <HAL_RCC_ClockConfig+0x12c>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	039e      	lsls	r6, r3, #14
 8004c96:	d4aa      	bmi.n	8004bee <HAL_RCC_ClockConfig+0x76>
 8004c98:	e782      	b.n	8004ba0 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8004c9a:	2003      	movs	r0, #3
 8004c9c:	e781      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x2a>
 8004c9e:	bf00      	nop
 8004ca0:	40023c00 	.word	0x40023c00
 8004ca4:	40023800 	.word	0x40023800
 8004ca8:	0800affc 	.word	0x0800affc
 8004cac:	20002008 	.word	0x20002008
 8004cb0:	20002010 	.word	0x20002010

08004cb4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004cb4:	4b04      	ldr	r3, [pc, #16]	; (8004cc8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8004cb6:	4a05      	ldr	r2, [pc, #20]	; (8004ccc <HAL_RCC_GetPCLK1Freq+0x18>)
 8004cb8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8004cba:	4905      	ldr	r1, [pc, #20]	; (8004cd0 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004cbc:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8004cc0:	6808      	ldr	r0, [r1, #0]
 8004cc2:	5cd3      	ldrb	r3, [r2, r3]
}
 8004cc4:	40d8      	lsrs	r0, r3
 8004cc6:	4770      	bx	lr
 8004cc8:	40023800 	.word	0x40023800
 8004ccc:	0800b00c 	.word	0x0800b00c
 8004cd0:	20002008 	.word	0x20002008

08004cd4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004cd4:	4b04      	ldr	r3, [pc, #16]	; (8004ce8 <HAL_RCC_GetPCLK2Freq+0x14>)
 8004cd6:	4a05      	ldr	r2, [pc, #20]	; (8004cec <HAL_RCC_GetPCLK2Freq+0x18>)
 8004cd8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8004cda:	4905      	ldr	r1, [pc, #20]	; (8004cf0 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004cdc:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004ce0:	6808      	ldr	r0, [r1, #0]
 8004ce2:	5cd3      	ldrb	r3, [r2, r3]
}
 8004ce4:	40d8      	lsrs	r0, r3
 8004ce6:	4770      	bx	lr
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	0800b00c 	.word	0x0800b00c
 8004cf0:	20002008 	.word	0x20002008

08004cf4 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8004cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cf8:	b082      	sub	sp, #8
 8004cfa:	4698      	mov	r8, r3
 8004cfc:	4616      	mov	r6, r2
 8004cfe:	460c      	mov	r4, r1
 8004d00:	4607      	mov	r7, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d02:	f7fe ff8d 	bl	8003c20 <HAL_GetTick>
 8004d06:	44b0      	add	r8, r6
 8004d08:	eba8 0500 	sub.w	r5, r8, r0
  tmp_tickstart = HAL_GetTick();
 8004d0c:	f7fe ff88 	bl	8003c20 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d10:	4b27      	ldr	r3, [pc, #156]	; (8004db0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xbc>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8004d18:	fb05 f303 	mul.w	r3, r5, r3
  tmp_tickstart = HAL_GetTick();
 8004d1c:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d1e:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d20:	1c73      	adds	r3, r6, #1
 8004d22:	6839      	ldr	r1, [r7, #0]
 8004d24:	d107      	bne.n	8004d36 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x42>
 8004d26:	688b      	ldr	r3, [r1, #8]
 8004d28:	ea34 0303 	bics.w	r3, r4, r3
 8004d2c:	d0fb      	beq.n	8004d26 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x32>
      }
      count--;
    }
  }

  return HAL_OK;
 8004d2e:	2000      	movs	r0, #0
}
 8004d30:	b002      	add	sp, #8
 8004d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d36:	688b      	ldr	r3, [r1, #8]
 8004d38:	ea34 0303 	bics.w	r3, r4, r3
 8004d3c:	d1f7      	bne.n	8004d2e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d3e:	f7fe ff6f 	bl	8003c20 <HAL_GetTick>
 8004d42:	eba0 0308 	sub.w	r3, r0, r8
 8004d46:	42ab      	cmp	r3, r5
 8004d48:	d208      	bcs.n	8004d5c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
      if(count == 0U)
 8004d4a:	9a01      	ldr	r2, [sp, #4]
      count--;
 8004d4c:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8004d4e:	2a00      	cmp	r2, #0
      count--;
 8004d50:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
        tmp_timeout = 0U;
 8004d54:	bf08      	it	eq
 8004d56:	2500      	moveq	r5, #0
      count--;
 8004d58:	9301      	str	r3, [sp, #4]
 8004d5a:	e7e1      	b.n	8004d20 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d5c:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d60:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d62:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d66:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d6a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d6c:	d014      	beq.n	8004d98 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d70:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8004d74:	d007      	beq.n	8004d86 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 8004d76:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8004d78:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8004d7a:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004d7e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8004d82:	2003      	movs	r0, #3
 8004d84:	e7d4      	b.n	8004d30 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
          SPI_RESET_CRC(hspi);
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d8c:	601a      	str	r2, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d94:	601a      	str	r2, [r3, #0]
 8004d96:	e7ee      	b.n	8004d76 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8004d9e:	d002      	beq.n	8004da6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb2>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004da0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8004da4:	d1e3      	bne.n	8004d6e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
          __HAL_SPI_DISABLE(hspi);
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004dac:	601a      	str	r2, [r3, #0]
 8004dae:	e7de      	b.n	8004d6e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
 8004db0:	20002008 	.word	0x20002008

08004db4 <HAL_SPI_Init>:
  if (hspi == NULL)
 8004db4:	2800      	cmp	r0, #0
 8004db6:	d05b      	beq.n	8004e70 <HAL_SPI_Init+0xbc>
{
 8004db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004dba:	6a47      	ldr	r7, [r0, #36]	; 0x24
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	2f00      	cmp	r7, #0
 8004dc0:	d046      	beq.n	8004e50 <HAL_SPI_Init+0x9c>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004dc2:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004dc4:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004dc8:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004dcc:	2000      	movs	r0, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004dce:	f002 01ff 	and.w	r1, r2, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004dd2:	62a0      	str	r0, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004dd4:	2a00      	cmp	r2, #0
 8004dd6:	d041      	beq.n	8004e5c <HAL_SPI_Init+0xa8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004dd8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8004ddc:	68e1      	ldr	r1, [r4, #12]
 8004dde:	69a6      	ldr	r6, [r4, #24]
 8004de0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004de4:	f405 4504 	and.w	r5, r5, #33792	; 0x8400
 8004de8:	6923      	ldr	r3, [r4, #16]
 8004dea:	432a      	orrs	r2, r5
 8004dec:	f401 6100 	and.w	r1, r1, #2048	; 0x800
 8004df0:	430a      	orrs	r2, r1
 8004df2:	f003 0102 	and.w	r1, r3, #2
 8004df6:	6963      	ldr	r3, [r4, #20]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	69e3      	ldr	r3, [r4, #28]
  __HAL_SPI_DISABLE(hspi);
 8004e02:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e04:	f003 0e38 	and.w	lr, r3, #56	; 0x38
 8004e08:	f406 7300 	and.w	r3, r6, #512	; 0x200
 8004e0c:	4313      	orrs	r3, r2
  hspi->State = HAL_SPI_STATE_BUSY;
 8004e0e:	2202      	movs	r2, #2
 8004e10:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e14:	6a22      	ldr	r2, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e16:	0c35      	lsrs	r5, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e18:	ea43 030e 	orr.w	r3, r3, lr
 8004e1c:	f002 0680 	and.w	r6, r2, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e20:	f005 0204 	and.w	r2, r5, #4
  __HAL_SPI_DISABLE(hspi);
 8004e24:	680d      	ldr	r5, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e26:	f007 0710 	and.w	r7, r7, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e2a:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e2c:	433a      	orrs	r2, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e2e:	4303      	orrs	r3, r0
  __HAL_SPI_DISABLE(hspi);
 8004e30:	f025 0540 	bic.w	r5, r5, #64	; 0x40
 8004e34:	600d      	str	r5, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e36:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e38:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e3a:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e3c:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8004e42:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004e44:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e46:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e48:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  return HAL_OK;
 8004e4c:	4610      	mov	r0, r2
}
 8004e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e50:	6843      	ldr	r3, [r0, #4]
 8004e52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e56:	d0b7      	beq.n	8004dc8 <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e58:	61c7      	str	r7, [r0, #28]
 8004e5a:	e7b5      	b.n	8004dc8 <HAL_SPI_Init+0x14>
    HAL_SPI_MspInit(hspi);
 8004e5c:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8004e5e:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8004e62:	f7fe fc99 	bl	8003798 <HAL_SPI_MspInit>
 8004e66:	e9d4 7309 	ldrd	r7, r3, [r4, #36]	; 0x24
 8004e6a:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 8004e6e:	e7b3      	b.n	8004dd8 <HAL_SPI_Init+0x24>
    return HAL_ERROR;
 8004e70:	2001      	movs	r0, #1
}
 8004e72:	4770      	bx	lr

08004e74 <HAL_SPI_Transmit>:
{
 8004e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e78:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8004e7a:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 8004e7e:	2801      	cmp	r0, #1
{
 8004e80:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8004e82:	f000 8086 	beq.w	8004f92 <HAL_SPI_Transmit+0x11e>
 8004e86:	461d      	mov	r5, r3
 8004e88:	2301      	movs	r3, #1
 8004e8a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8004e8e:	4688      	mov	r8, r1
 8004e90:	4617      	mov	r7, r2
 8004e92:	f7fe fec5 	bl	8003c20 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8004e96:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8004e9a:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8004e9c:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8004e9e:	b2d8      	uxtb	r0, r3
 8004ea0:	d009      	beq.n	8004eb6 <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 8004ea2:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8004ea4:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8004ea6:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8004ea8:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004eac:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8004eb0:	b002      	add	sp, #8
 8004eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8004eb6:	f1b8 0f00 	cmp.w	r8, #0
 8004eba:	d0f3      	beq.n	8004ea4 <HAL_SPI_Transmit+0x30>
 8004ebc:	2f00      	cmp	r7, #0
 8004ebe:	d0f1      	beq.n	8004ea4 <HAL_SPI_Transmit+0x30>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ec0:	68a2      	ldr	r2, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8004ec2:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004ec4:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ece:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ed2:	f04f 0300 	mov.w	r3, #0
 8004ed6:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8004ed8:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8004edc:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004ede:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004ee0:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004ee2:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004ee4:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ee6:	f000 8085 	beq.w	8004ff4 <HAL_SPI_Transmit+0x180>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004eea:	6802      	ldr	r2, [r0, #0]
 8004eec:	0652      	lsls	r2, r2, #25
    __HAL_SPI_DISABLE(hspi);
 8004eee:	4603      	mov	r3, r0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ef0:	d403      	bmi.n	8004efa <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 8004ef2:	6802      	ldr	r2, [r0, #0]
 8004ef4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ef8:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004efa:	68e2      	ldr	r2, [r4, #12]
 8004efc:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8004f00:	d04b      	beq.n	8004f9a <HAL_SPI_Transmit+0x126>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f02:	6863      	ldr	r3, [r4, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	f000 8097 	beq.w	8005038 <HAL_SPI_Transmit+0x1c4>
 8004f0a:	2f01      	cmp	r7, #1
 8004f0c:	f000 8094 	beq.w	8005038 <HAL_SPI_Transmit+0x1c4>
    while (hspi->TxXferCount > 0U)
 8004f10:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	b1ab      	cbz	r3, 8004f42 <HAL_SPI_Transmit+0xce>
 8004f16:	1c68      	adds	r0, r5, #1
 8004f18:	f040 8083 	bne.w	8005022 <HAL_SPI_Transmit+0x1ae>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f1c:	6823      	ldr	r3, [r4, #0]
 8004f1e:	689a      	ldr	r2, [r3, #8]
 8004f20:	0791      	lsls	r1, r2, #30
 8004f22:	f140 8094 	bpl.w	800504e <HAL_SPI_Transmit+0x1da>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f26:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004f28:	7812      	ldrb	r2, [r2, #0]
 8004f2a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8004f2c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f2e:	6b23      	ldr	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8004f30:	3a01      	subs	r2, #1
 8004f32:	b292      	uxth	r2, r2
 8004f34:	86e2      	strh	r2, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8004f36:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f38:	3301      	adds	r3, #1
    while (hspi->TxXferCount > 0U)
 8004f3a:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f3c:	6323      	str	r3, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 8004f3e:	2a00      	cmp	r2, #0
 8004f40:	d1ec      	bne.n	8004f1c <HAL_SPI_Transmit+0xa8>
 8004f42:	6861      	ldr	r1, [r4, #4]
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f44:	4b5b      	ldr	r3, [pc, #364]	; (80050b4 <HAL_SPI_Transmit+0x240>)
 8004f46:	4a5c      	ldr	r2, [pc, #368]	; (80050b8 <HAL_SPI_Transmit+0x244>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4e:	0d5b      	lsrs	r3, r3, #21
 8004f50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004f54:	fb02 f303 	mul.w	r3, r2, r3
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f58:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004f5c:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f5e:	d107      	bne.n	8004f70 <HAL_SPI_Transmit+0xfc>
 8004f60:	e098      	b.n	8005094 <HAL_SPI_Transmit+0x220>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8004f62:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004f64:	6822      	ldr	r2, [r4, #0]
      count--;
 8004f66:	3b01      	subs	r3, #1
 8004f68:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004f6a:	6893      	ldr	r3, [r2, #8]
 8004f6c:	061b      	lsls	r3, r3, #24
 8004f6e:	d502      	bpl.n	8004f76 <HAL_SPI_Transmit+0x102>
      if (count == 0U)
 8004f70:	9b01      	ldr	r3, [sp, #4]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d1f5      	bne.n	8004f62 <HAL_SPI_Transmit+0xee>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f76:	68a3      	ldr	r3, [r4, #8]
 8004f78:	b933      	cbnz	r3, 8004f88 <HAL_SPI_Transmit+0x114>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f7a:	6822      	ldr	r2, [r4, #0]
 8004f7c:	9300      	str	r3, [sp, #0]
 8004f7e:	68d3      	ldr	r3, [r2, #12]
 8004f80:	9300      	str	r3, [sp, #0]
 8004f82:	6893      	ldr	r3, [r2, #8]
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	9b00      	ldr	r3, [sp, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f88:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8004f8a:	3800      	subs	r0, #0
 8004f8c:	bf18      	it	ne
 8004f8e:	2001      	movne	r0, #1
error:
 8004f90:	e788      	b.n	8004ea4 <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 8004f92:	2002      	movs	r0, #2
}
 8004f94:	b002      	add	sp, #8
 8004f96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f9a:	6861      	ldr	r1, [r4, #4]
 8004f9c:	2900      	cmp	r1, #0
 8004f9e:	d176      	bne.n	800508e <HAL_SPI_Transmit+0x21a>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fa0:	4647      	mov	r7, r8
 8004fa2:	f837 2b02 	ldrh.w	r2, [r7], #2
 8004fa6:	60c2      	str	r2, [r0, #12]
      hspi->TxXferCount--;
 8004fa8:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004faa:	6327      	str	r7, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8004fac:	3a01      	subs	r2, #1
 8004fae:	b292      	uxth	r2, r2
 8004fb0:	86e2      	strh	r2, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8004fb2:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8004fb4:	b292      	uxth	r2, r2
 8004fb6:	2a00      	cmp	r2, #0
 8004fb8:	d0c4      	beq.n	8004f44 <HAL_SPI_Transmit+0xd0>
 8004fba:	1c6a      	adds	r2, r5, #1
 8004fbc:	d15e      	bne.n	800507c <HAL_SPI_Transmit+0x208>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fbe:	6883      	ldr	r3, [r0, #8]
 8004fc0:	079f      	lsls	r7, r3, #30
 8004fc2:	d50f      	bpl.n	8004fe4 <HAL_SPI_Transmit+0x170>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fc4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004fc6:	f832 3b02 	ldrh.w	r3, [r2], #2
 8004fca:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 8004fcc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fce:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8004fd6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0b1      	beq.n	8004f42 <HAL_SPI_Transmit+0xce>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fde:	6883      	ldr	r3, [r0, #8]
 8004fe0:	079f      	lsls	r7, r3, #30
 8004fe2:	d4ef      	bmi.n	8004fc4 <HAL_SPI_Transmit+0x150>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fe4:	f7fe fe1c 	bl	8003c20 <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 8004fe8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d0a8      	beq.n	8004f42 <HAL_SPI_Transmit+0xce>
 8004ff0:	6820      	ldr	r0, [r4, #0]
 8004ff2:	e7e4      	b.n	8004fbe <HAL_SPI_Transmit+0x14a>
    __HAL_SPI_DISABLE(hspi);
 8004ff4:	6803      	ldr	r3, [r0, #0]
 8004ff6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ffa:	6003      	str	r3, [r0, #0]
    SPI_1LINE_TX(hspi);
 8004ffc:	6803      	ldr	r3, [r0, #0]
 8004ffe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005002:	6003      	str	r3, [r0, #0]
 8005004:	e771      	b.n	8004eea <HAL_SPI_Transmit+0x76>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005006:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005008:	7812      	ldrb	r2, [r2, #0]
 800500a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800500c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800500e:	6b22      	ldr	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005010:	3b01      	subs	r3, #1
 8005012:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005014:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8005016:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005018:	6322      	str	r2, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 800501a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800501c:	b29b      	uxth	r3, r3
 800501e:	2b00      	cmp	r3, #0
 8005020:	d08f      	beq.n	8004f42 <HAL_SPI_Transmit+0xce>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005022:	6823      	ldr	r3, [r4, #0]
 8005024:	689a      	ldr	r2, [r3, #8]
 8005026:	0792      	lsls	r2, r2, #30
 8005028:	d4ed      	bmi.n	8005006 <HAL_SPI_Transmit+0x192>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800502a:	f7fe fdf9 	bl	8003c20 <HAL_GetTick>
 800502e:	1b80      	subs	r0, r0, r6
 8005030:	42a8      	cmp	r0, r5
 8005032:	d3f2      	bcc.n	800501a <HAL_SPI_Transmit+0x1a6>
          errorcode = HAL_TIMEOUT;
 8005034:	2003      	movs	r0, #3
 8005036:	e735      	b.n	8004ea4 <HAL_SPI_Transmit+0x30>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005038:	f898 3000 	ldrb.w	r3, [r8]
 800503c:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 800503e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005040:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005042:	3b01      	subs	r3, #1
 8005044:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005046:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 8005048:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800504a:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800504c:	e760      	b.n	8004f10 <HAL_SPI_Transmit+0x9c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800504e:	f7fe fde7 	bl	8003c20 <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 8005052:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005054:	b29b      	uxth	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	f47f af60 	bne.w	8004f1c <HAL_SPI_Transmit+0xa8>
 800505c:	e771      	b.n	8004f42 <HAL_SPI_Transmit+0xce>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800505e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005060:	f832 1b02 	ldrh.w	r1, [r2], #2
 8005064:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 8005066:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005068:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800506a:	3b01      	subs	r3, #1
 800506c:	b29b      	uxth	r3, r3
 800506e:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8005070:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005072:	b29b      	uxth	r3, r3
 8005074:	2b00      	cmp	r3, #0
 8005076:	f43f af64 	beq.w	8004f42 <HAL_SPI_Transmit+0xce>
 800507a:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800507c:	689a      	ldr	r2, [r3, #8]
 800507e:	0791      	lsls	r1, r2, #30
 8005080:	d4ed      	bmi.n	800505e <HAL_SPI_Transmit+0x1ea>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005082:	f7fe fdcd 	bl	8003c20 <HAL_GetTick>
 8005086:	1b80      	subs	r0, r0, r6
 8005088:	42a8      	cmp	r0, r5
 800508a:	d3f1      	bcc.n	8005070 <HAL_SPI_Transmit+0x1fc>
 800508c:	e7d2      	b.n	8005034 <HAL_SPI_Transmit+0x1c0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800508e:	2f01      	cmp	r7, #1
 8005090:	d18f      	bne.n	8004fb2 <HAL_SPI_Transmit+0x13e>
 8005092:	e785      	b.n	8004fa0 <HAL_SPI_Transmit+0x12c>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005094:	4633      	mov	r3, r6
 8005096:	462a      	mov	r2, r5
 8005098:	2180      	movs	r1, #128	; 0x80
 800509a:	4620      	mov	r0, r4
 800509c:	f7ff fe2a 	bl	8004cf4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80050a0:	2800      	cmp	r0, #0
 80050a2:	f43f af68 	beq.w	8004f76 <HAL_SPI_Transmit+0x102>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050a8:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050aa:	4313      	orrs	r3, r2
 80050ac:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050ae:	6562      	str	r2, [r4, #84]	; 0x54
 80050b0:	e761      	b.n	8004f76 <HAL_SPI_Transmit+0x102>
 80050b2:	bf00      	nop
 80050b4:	20002008 	.word	0x20002008
 80050b8:	165e9f81 	.word	0x165e9f81

080050bc <HAL_SPI_TransmitReceive>:
{
 80050bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80050c0:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80050c2:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 80050c6:	2801      	cmp	r0, #1
{
 80050c8:	b083      	sub	sp, #12
  __HAL_LOCK(hspi);
 80050ca:	f000 80a4 	beq.w	8005216 <HAL_SPI_TransmitReceive+0x15a>
 80050ce:	461f      	mov	r7, r3
 80050d0:	2301      	movs	r3, #1
 80050d2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 80050d6:	4691      	mov	r9, r2
 80050d8:	4688      	mov	r8, r1
 80050da:	f7fe fda1 	bl	8003c20 <HAL_GetTick>
  tmp_state           = hspi->State;
 80050de:	f894 6051 	ldrb.w	r6, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 80050e2:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050e4:	2e01      	cmp	r6, #1
  tickstart = HAL_GetTick();
 80050e6:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 80050e8:	b2f2      	uxtb	r2, r6
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050ea:	d011      	beq.n	8005110 <HAL_SPI_TransmitReceive+0x54>
 80050ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050f0:	d009      	beq.n	8005106 <HAL_SPI_TransmitReceive+0x4a>
    errorcode = HAL_BUSY;
 80050f2:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80050f4:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 80050f6:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 80050f8:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80050fc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8005100:	b003      	add	sp, #12
 8005102:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005106:	68a1      	ldr	r1, [r4, #8]
 8005108:	2900      	cmp	r1, #0
 800510a:	d1f2      	bne.n	80050f2 <HAL_SPI_TransmitReceive+0x36>
 800510c:	2a04      	cmp	r2, #4
 800510e:	d1f0      	bne.n	80050f2 <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005110:	f1b8 0f00 	cmp.w	r8, #0
 8005114:	f000 8083 	beq.w	800521e <HAL_SPI_TransmitReceive+0x162>
 8005118:	f1b9 0f00 	cmp.w	r9, #0
 800511c:	d07f      	beq.n	800521e <HAL_SPI_TransmitReceive+0x162>
 800511e:	2f00      	cmp	r7, #0
 8005120:	d07d      	beq.n	800521e <HAL_SPI_TransmitReceive+0x162>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005122:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005126:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005128:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800512c:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800512e:	bf1c      	itt	ne
 8005130:	2205      	movne	r2, #5
 8005132:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005136:	2200      	movs	r2, #0
 8005138:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 800513a:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800513c:	86e7      	strh	r7, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800513e:	6801      	ldr	r1, [r0, #0]
  hspi->RxXferSize  = Size;
 8005140:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 8005142:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005146:	064a      	lsls	r2, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005148:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800514c:	86a7      	strh	r7, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800514e:	d403      	bmi.n	8005158 <HAL_SPI_TransmitReceive+0x9c>
    __HAL_SPI_ENABLE(hspi);
 8005150:	6802      	ldr	r2, [r0, #0]
 8005152:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005156:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005158:	68e2      	ldr	r2, [r4, #12]
 800515a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800515e:	f000 80ac 	beq.w	80052ba <HAL_SPI_TransmitReceive+0x1fe>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005162:	2b00      	cmp	r3, #0
 8005164:	f000 809e 	beq.w	80052a4 <HAL_SPI_TransmitReceive+0x1e8>
 8005168:	2f01      	cmp	r7, #1
 800516a:	f000 809b 	beq.w	80052a4 <HAL_SPI_TransmitReceive+0x1e8>
 800516e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005170:	3301      	adds	r3, #1
        txallowed = 1U;
 8005172:	f04f 0601 	mov.w	r6, #1
 8005176:	d028      	beq.n	80051ca <HAL_SPI_TransmitReceive+0x10e>
 8005178:	e053      	b.n	8005222 <HAL_SPI_TransmitReceive+0x166>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800517a:	6822      	ldr	r2, [r4, #0]
 800517c:	6893      	ldr	r3, [r2, #8]
 800517e:	0798      	lsls	r0, r3, #30
 8005180:	d50f      	bpl.n	80051a2 <HAL_SPI_TransmitReceive+0xe6>
 8005182:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005184:	b29b      	uxth	r3, r3
 8005186:	b163      	cbz	r3, 80051a2 <HAL_SPI_TransmitReceive+0xe6>
 8005188:	b15e      	cbz	r6, 80051a2 <HAL_SPI_TransmitReceive+0xe6>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800518a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800518c:	781b      	ldrb	r3, [r3, #0]
 800518e:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8005190:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8005192:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005194:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 8005196:	3b01      	subs	r3, #1
 8005198:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 800519a:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 800519c:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800519e:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 80051a0:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051a2:	6893      	ldr	r3, [r2, #8]
 80051a4:	f013 0301 	ands.w	r3, r3, #1
 80051a8:	d00d      	beq.n	80051c6 <HAL_SPI_TransmitReceive+0x10a>
 80051aa:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 80051ac:	b289      	uxth	r1, r1
 80051ae:	b151      	cbz	r1, 80051c6 <HAL_SPI_TransmitReceive+0x10a>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80051b0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80051b2:	68d2      	ldr	r2, [r2, #12]
 80051b4:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 80051b6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80051b8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80051ba:	3a01      	subs	r2, #1
 80051bc:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 80051be:	3101      	adds	r1, #1
        txallowed = 1U;
 80051c0:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80051c2:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80051c4:	63a1      	str	r1, [r4, #56]	; 0x38
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80051c6:	f7fe fd2b 	bl	8003c20 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051ca:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1d3      	bne.n	800517a <HAL_SPI_TransmitReceive+0xbe>
 80051d2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1cf      	bne.n	800517a <HAL_SPI_TransmitReceive+0xbe>
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80051da:	4b79      	ldr	r3, [pc, #484]	; (80053c0 <HAL_SPI_TransmitReceive+0x304>)
 80051dc:	4a79      	ldr	r2, [pc, #484]	; (80053c4 <HAL_SPI_TransmitReceive+0x308>)
 80051de:	681b      	ldr	r3, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051e0:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80051e2:	fba2 2303 	umull	r2, r3, r2, r3
 80051e6:	0d5b      	lsrs	r3, r3, #21
 80051e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80051ec:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051f0:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80051f4:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051f6:	d146      	bne.n	8005286 <HAL_SPI_TransmitReceive+0x1ca>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051fa:	462b      	mov	r3, r5
 80051fc:	2180      	movs	r1, #128	; 0x80
 80051fe:	4620      	mov	r0, r4
 8005200:	f7ff fd78 	bl	8004cf4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8005204:	2800      	cmp	r0, #0
 8005206:	d041      	beq.n	800528c <HAL_SPI_TransmitReceive+0x1d0>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005208:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800520a:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800520c:	4313      	orrs	r3, r2
 800520e:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8005210:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005212:	6562      	str	r2, [r4, #84]	; 0x54
    goto error;
 8005214:	e76e      	b.n	80050f4 <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 8005216:	2002      	movs	r0, #2
}
 8005218:	b003      	add	sp, #12
 800521a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 800521e:	2001      	movs	r0, #1
 8005220:	e768      	b.n	80050f4 <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005222:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005224:	b29b      	uxth	r3, r3
 8005226:	b91b      	cbnz	r3, 8005230 <HAL_SPI_TransmitReceive+0x174>
 8005228:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800522a:	b29b      	uxth	r3, r3
 800522c:	2b00      	cmp	r3, #0
 800522e:	d0d4      	beq.n	80051da <HAL_SPI_TransmitReceive+0x11e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005230:	6822      	ldr	r2, [r4, #0]
 8005232:	6893      	ldr	r3, [r2, #8]
 8005234:	0799      	lsls	r1, r3, #30
 8005236:	d50f      	bpl.n	8005258 <HAL_SPI_TransmitReceive+0x19c>
 8005238:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800523a:	b29b      	uxth	r3, r3
 800523c:	b163      	cbz	r3, 8005258 <HAL_SPI_TransmitReceive+0x19c>
 800523e:	b15e      	cbz	r6, 8005258 <HAL_SPI_TransmitReceive+0x19c>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005240:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005242:	781b      	ldrb	r3, [r3, #0]
 8005244:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8005246:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8005248:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800524a:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 800524c:	3b01      	subs	r3, #1
 800524e:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8005250:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8005252:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8005254:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8005256:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005258:	6893      	ldr	r3, [r2, #8]
 800525a:	f013 0301 	ands.w	r3, r3, #1
 800525e:	d003      	beq.n	8005268 <HAL_SPI_TransmitReceive+0x1ac>
 8005260:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8005262:	b289      	uxth	r1, r1
 8005264:	2900      	cmp	r1, #0
 8005266:	d167      	bne.n	8005338 <HAL_SPI_TransmitReceive+0x27c>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005268:	f7fe fcda 	bl	8003c20 <HAL_GetTick>
 800526c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800526e:	1b40      	subs	r0, r0, r5
 8005270:	4298      	cmp	r0, r3
 8005272:	d3d6      	bcc.n	8005222 <HAL_SPI_TransmitReceive+0x166>
        errorcode = HAL_TIMEOUT;
 8005274:	2003      	movs	r0, #3
 8005276:	e73d      	b.n	80050f4 <HAL_SPI_TransmitReceive+0x38>
      count--;
 8005278:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800527a:	6822      	ldr	r2, [r4, #0]
      count--;
 800527c:	3b01      	subs	r3, #1
 800527e:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005280:	6893      	ldr	r3, [r2, #8]
 8005282:	061b      	lsls	r3, r3, #24
 8005284:	d502      	bpl.n	800528c <HAL_SPI_TransmitReceive+0x1d0>
      if (count == 0U)
 8005286:	9b01      	ldr	r3, [sp, #4]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1f5      	bne.n	8005278 <HAL_SPI_TransmitReceive+0x1bc>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800528c:	68a0      	ldr	r0, [r4, #8]
 800528e:	2800      	cmp	r0, #0
 8005290:	f040 8093 	bne.w	80053ba <HAL_SPI_TransmitReceive+0x2fe>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005294:	6823      	ldr	r3, [r4, #0]
 8005296:	9000      	str	r0, [sp, #0]
 8005298:	68da      	ldr	r2, [r3, #12]
 800529a:	9200      	str	r2, [sp, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	9300      	str	r3, [sp, #0]
 80052a0:	9b00      	ldr	r3, [sp, #0]
 80052a2:	e727      	b.n	80050f4 <HAL_SPI_TransmitReceive+0x38>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052a4:	f898 3000 	ldrb.w	r3, [r8]
 80052a8:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 80052aa:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052ac:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80052ae:	3b01      	subs	r3, #1
 80052b0:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052b2:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 80052b4:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052b6:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80052b8:	e759      	b.n	800516e <HAL_SPI_TransmitReceive+0xb2>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d148      	bne.n	8005350 <HAL_SPI_TransmitReceive+0x294>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052be:	4641      	mov	r1, r8
 80052c0:	f831 3b02 	ldrh.w	r3, [r1], #2
 80052c4:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 80052c6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052c8:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80052ca:	3b01      	subs	r3, #1
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	86e3      	strh	r3, [r4, #54]	; 0x36
 80052d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052d2:	3301      	adds	r3, #1
{
 80052d4:	f04f 0601 	mov.w	r6, #1
 80052d8:	d025      	beq.n	8005326 <HAL_SPI_TransmitReceive+0x26a>
 80052da:	e03c      	b.n	8005356 <HAL_SPI_TransmitReceive+0x29a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052dc:	6822      	ldr	r2, [r4, #0]
 80052de:	6893      	ldr	r3, [r2, #8]
 80052e0:	079b      	lsls	r3, r3, #30
 80052e2:	d50d      	bpl.n	8005300 <HAL_SPI_TransmitReceive+0x244>
 80052e4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	b153      	cbz	r3, 8005300 <HAL_SPI_TransmitReceive+0x244>
 80052ea:	b14e      	cbz	r6, 8005300 <HAL_SPI_TransmitReceive+0x244>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80052ee:	f831 3b02 	ldrh.w	r3, [r1], #2
 80052f2:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 80052f4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052f6:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80052f8:	3b01      	subs	r3, #1
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80052fe:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005300:	6893      	ldr	r3, [r2, #8]
 8005302:	f013 0301 	ands.w	r3, r3, #1
 8005306:	d00c      	beq.n	8005322 <HAL_SPI_TransmitReceive+0x266>
 8005308:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800530a:	b289      	uxth	r1, r1
 800530c:	b149      	cbz	r1, 8005322 <HAL_SPI_TransmitReceive+0x266>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800530e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005310:	68d2      	ldr	r2, [r2, #12]
 8005312:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 8005316:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005318:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800531a:	3a01      	subs	r2, #1
 800531c:	b292      	uxth	r2, r2
        txallowed = 1U;
 800531e:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8005320:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005322:	f7fe fc7d 	bl	8003c20 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005326:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005328:	b29b      	uxth	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1d6      	bne.n	80052dc <HAL_SPI_TransmitReceive+0x220>
 800532e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005330:	b29b      	uxth	r3, r3
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1d2      	bne.n	80052dc <HAL_SPI_TransmitReceive+0x220>
 8005336:	e750      	b.n	80051da <HAL_SPI_TransmitReceive+0x11e>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005338:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800533a:	68d2      	ldr	r2, [r2, #12]
 800533c:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 800533e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8005340:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005342:	3a01      	subs	r2, #1
 8005344:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 8005346:	3101      	adds	r1, #1
        txallowed = 1U;
 8005348:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 800534a:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800534c:	63a1      	str	r1, [r4, #56]	; 0x38
        txallowed = 1U;
 800534e:	e78b      	b.n	8005268 <HAL_SPI_TransmitReceive+0x1ac>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005350:	2f01      	cmp	r7, #1
 8005352:	d1bd      	bne.n	80052d0 <HAL_SPI_TransmitReceive+0x214>
 8005354:	e7b3      	b.n	80052be <HAL_SPI_TransmitReceive+0x202>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005356:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005358:	b29b      	uxth	r3, r3
 800535a:	b923      	cbnz	r3, 8005366 <HAL_SPI_TransmitReceive+0x2aa>
 800535c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800535e:	b29b      	uxth	r3, r3
 8005360:	2b00      	cmp	r3, #0
 8005362:	f43f af3a 	beq.w	80051da <HAL_SPI_TransmitReceive+0x11e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005366:	6822      	ldr	r2, [r4, #0]
 8005368:	6893      	ldr	r3, [r2, #8]
 800536a:	079f      	lsls	r7, r3, #30
 800536c:	d50d      	bpl.n	800538a <HAL_SPI_TransmitReceive+0x2ce>
 800536e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005370:	b29b      	uxth	r3, r3
 8005372:	b153      	cbz	r3, 800538a <HAL_SPI_TransmitReceive+0x2ce>
 8005374:	b14e      	cbz	r6, 800538a <HAL_SPI_TransmitReceive+0x2ce>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005376:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005378:	f831 3b02 	ldrh.w	r3, [r1], #2
 800537c:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 800537e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005380:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005382:	3b01      	subs	r3, #1
 8005384:	b29b      	uxth	r3, r3
 8005386:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8005388:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800538a:	6893      	ldr	r3, [r2, #8]
 800538c:	f013 0301 	ands.w	r3, r3, #1
 8005390:	d00c      	beq.n	80053ac <HAL_SPI_TransmitReceive+0x2f0>
 8005392:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8005394:	b289      	uxth	r1, r1
 8005396:	b149      	cbz	r1, 80053ac <HAL_SPI_TransmitReceive+0x2f0>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005398:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800539a:	68d2      	ldr	r2, [r2, #12]
 800539c:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 80053a0:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80053a2:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80053a4:	3a01      	subs	r2, #1
 80053a6:	b292      	uxth	r2, r2
        txallowed = 1U;
 80053a8:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80053aa:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80053ac:	f7fe fc38 	bl	8003c20 <HAL_GetTick>
 80053b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053b2:	1b40      	subs	r0, r0, r5
 80053b4:	4298      	cmp	r0, r3
 80053b6:	d3ce      	bcc.n	8005356 <HAL_SPI_TransmitReceive+0x29a>
 80053b8:	e75c      	b.n	8005274 <HAL_SPI_TransmitReceive+0x1b8>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80053ba:	2000      	movs	r0, #0
 80053bc:	e69a      	b.n	80050f4 <HAL_SPI_TransmitReceive+0x38>
 80053be:	bf00      	nop
 80053c0:	20002008 	.word	0x20002008
 80053c4:	165e9f81 	.word	0x165e9f81

080053c8 <HAL_SPI_Receive>:
{
 80053c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80053cc:	6846      	ldr	r6, [r0, #4]
 80053ce:	f5b6 7f82 	cmp.w	r6, #260	; 0x104
{
 80053d2:	b083      	sub	sp, #12
 80053d4:	4604      	mov	r4, r0
 80053d6:	4691      	mov	r9, r2
 80053d8:	461d      	mov	r5, r3
 80053da:	4688      	mov	r8, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80053dc:	d06d      	beq.n	80054ba <HAL_SPI_Receive+0xf2>
  __HAL_LOCK(hspi);
 80053de:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d075      	beq.n	80054d2 <HAL_SPI_Receive+0x10a>
 80053e6:	2301      	movs	r3, #1
 80053e8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 80053ec:	f7fe fc18 	bl	8003c20 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80053f0:	f894 7051 	ldrb.w	r7, [r4, #81]	; 0x51
 80053f4:	2f01      	cmp	r7, #1
  tickstart = HAL_GetTick();
 80053f6:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80053f8:	b2f8      	uxtb	r0, r7
 80053fa:	d009      	beq.n	8005410 <HAL_SPI_Receive+0x48>
    errorcode = HAL_BUSY;
 80053fc:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80053fe:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8005400:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8005402:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005406:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800540a:	b003      	add	sp, #12
 800540c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if ((pData == NULL) || (Size == 0U))
 8005410:	f1b8 0f00 	cmp.w	r8, #0
 8005414:	d0f3      	beq.n	80053fe <HAL_SPI_Receive+0x36>
 8005416:	f1b9 0f00 	cmp.w	r9, #0
 800541a:	d0f0      	beq.n	80053fe <HAL_SPI_Receive+0x36>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800541c:	68a2      	ldr	r2, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 800541e:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005420:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005424:	2304      	movs	r3, #4
 8005426:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800542a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800542e:	f04f 0300 	mov.w	r3, #0
 8005432:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 8005434:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005438:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800543c:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005440:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005442:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005444:	86e3      	strh	r3, [r4, #54]	; 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005446:	d107      	bne.n	8005458 <HAL_SPI_Receive+0x90>
    __HAL_SPI_DISABLE(hspi);
 8005448:	680b      	ldr	r3, [r1, #0]
 800544a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800544e:	600b      	str	r3, [r1, #0]
    SPI_1LINE_RX(hspi);
 8005450:	680b      	ldr	r3, [r1, #0]
 8005452:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005456:	600b      	str	r3, [r1, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005458:	680a      	ldr	r2, [r1, #0]
 800545a:	0650      	lsls	r0, r2, #25
    __HAL_SPI_DISABLE(hspi);
 800545c:	460b      	mov	r3, r1
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800545e:	d403      	bmi.n	8005468 <HAL_SPI_Receive+0xa0>
    __HAL_SPI_ENABLE(hspi);
 8005460:	680a      	ldr	r2, [r1, #0]
 8005462:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005466:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005468:	68e2      	ldr	r2, [r4, #12]
 800546a:	2a00      	cmp	r2, #0
 800546c:	d055      	beq.n	800551a <HAL_SPI_Receive+0x152>
    while (hspi->RxXferCount > 0U)
 800546e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005470:	b292      	uxth	r2, r2
 8005472:	b18a      	cbz	r2, 8005498 <HAL_SPI_Receive+0xd0>
 8005474:	1c6a      	adds	r2, r5, #1
 8005476:	d13e      	bne.n	80054f6 <HAL_SPI_Receive+0x12e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005478:	688b      	ldr	r3, [r1, #8]
 800547a:	07db      	lsls	r3, r3, #31
 800547c:	d545      	bpl.n	800550a <HAL_SPI_Receive+0x142>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800547e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005480:	68ca      	ldr	r2, [r1, #12]
 8005482:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->RxXferCount--;
 8005486:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005488:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800548a:	3a01      	subs	r2, #1
 800548c:	b292      	uxth	r2, r2
 800548e:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8005490:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005492:	b29b      	uxth	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1ef      	bne.n	8005478 <HAL_SPI_Receive+0xb0>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005498:	6863      	ldr	r3, [r4, #4]
 800549a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800549e:	d074      	beq.n	800558a <HAL_SPI_Receive+0x1c2>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80054a0:	4633      	mov	r3, r6
 80054a2:	462a      	mov	r2, r5
 80054a4:	2101      	movs	r1, #1
 80054a6:	4620      	mov	r0, r4
 80054a8:	f7ff fc24 	bl	8004cf4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80054ac:	2800      	cmp	r0, #0
 80054ae:	d17b      	bne.n	80055a8 <HAL_SPI_Receive+0x1e0>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80054b2:	3800      	subs	r0, #0
 80054b4:	bf18      	it	ne
 80054b6:	2001      	movne	r0, #1
error :
 80054b8:	e7a1      	b.n	80053fe <HAL_SPI_Receive+0x36>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80054ba:	6883      	ldr	r3, [r0, #8]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d18e      	bne.n	80053de <HAL_SPI_Receive+0x16>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80054c0:	2604      	movs	r6, #4
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80054c2:	9500      	str	r5, [sp, #0]
 80054c4:	4613      	mov	r3, r2
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80054c6:	f880 6051 	strb.w	r6, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80054ca:	460a      	mov	r2, r1
 80054cc:	f7ff fdf6 	bl	80050bc <HAL_SPI_TransmitReceive>
 80054d0:	e79b      	b.n	800540a <HAL_SPI_Receive+0x42>
  __HAL_LOCK(hspi);
 80054d2:	2002      	movs	r0, #2
}
 80054d4:	b003      	add	sp, #12
 80054d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80054da:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 80054e2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80054e4:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80054e6:	3b01      	subs	r3, #1
 80054e8:	b29b      	uxth	r3, r3
 80054ea:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 80054ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d0d1      	beq.n	8005498 <HAL_SPI_Receive+0xd0>
 80054f4:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80054f6:	689a      	ldr	r2, [r3, #8]
 80054f8:	07d2      	lsls	r2, r2, #31
 80054fa:	d4ee      	bmi.n	80054da <HAL_SPI_Receive+0x112>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054fc:	f7fe fb90 	bl	8003c20 <HAL_GetTick>
 8005500:	1b80      	subs	r0, r0, r6
 8005502:	42a8      	cmp	r0, r5
 8005504:	d3f2      	bcc.n	80054ec <HAL_SPI_Receive+0x124>
          errorcode = HAL_TIMEOUT;
 8005506:	2003      	movs	r0, #3
 8005508:	e779      	b.n	80053fe <HAL_SPI_Receive+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800550a:	f7fe fb89 	bl	8003c20 <HAL_GetTick>
    while (hspi->RxXferCount > 0U)
 800550e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005510:	b29b      	uxth	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d0c0      	beq.n	8005498 <HAL_SPI_Receive+0xd0>
 8005516:	6821      	ldr	r1, [r4, #0]
 8005518:	e7ae      	b.n	8005478 <HAL_SPI_Receive+0xb0>
    while (hspi->RxXferCount > 0U)
 800551a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800551c:	b292      	uxth	r2, r2
 800551e:	2a00      	cmp	r2, #0
 8005520:	d0ba      	beq.n	8005498 <HAL_SPI_Receive+0xd0>
 8005522:	1c6f      	adds	r7, r5, #1
 8005524:	d00f      	beq.n	8005546 <HAL_SPI_Receive+0x17e>
 8005526:	e027      	b.n	8005578 <HAL_SPI_Receive+0x1b0>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005528:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800552a:	7b1b      	ldrb	r3, [r3, #12]
 800552c:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800552e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005530:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005532:	3a01      	subs	r2, #1
 8005534:	b292      	uxth	r2, r2
 8005536:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8005538:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800553a:	3101      	adds	r1, #1
    while (hspi->RxXferCount > 0U)
 800553c:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800553e:	63a1      	str	r1, [r4, #56]	; 0x38
    while (hspi->RxXferCount > 0U)
 8005540:	2b00      	cmp	r3, #0
 8005542:	d0a9      	beq.n	8005498 <HAL_SPI_Receive+0xd0>
 8005544:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005546:	689a      	ldr	r2, [r3, #8]
 8005548:	07d0      	lsls	r0, r2, #31
 800554a:	d4ed      	bmi.n	8005528 <HAL_SPI_Receive+0x160>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800554c:	f7fe fb68 	bl	8003c20 <HAL_GetTick>
    while (hspi->RxXferCount > 0U)
 8005550:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005552:	b29b      	uxth	r3, r3
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1f5      	bne.n	8005544 <HAL_SPI_Receive+0x17c>
 8005558:	e79e      	b.n	8005498 <HAL_SPI_Receive+0xd0>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800555a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800555c:	7b1b      	ldrb	r3, [r3, #12]
 800555e:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 8005560:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005562:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005564:	3b01      	subs	r3, #1
 8005566:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005568:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 800556a:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800556c:	63a2      	str	r2, [r4, #56]	; 0x38
    while (hspi->RxXferCount > 0U)
 800556e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005570:	b29b      	uxth	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d090      	beq.n	8005498 <HAL_SPI_Receive+0xd0>
 8005576:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005578:	689a      	ldr	r2, [r3, #8]
 800557a:	07d1      	lsls	r1, r2, #31
 800557c:	d4ed      	bmi.n	800555a <HAL_SPI_Receive+0x192>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800557e:	f7fe fb4f 	bl	8003c20 <HAL_GetTick>
 8005582:	1b80      	subs	r0, r0, r6
 8005584:	42a8      	cmp	r0, r5
 8005586:	d3f2      	bcc.n	800556e <HAL_SPI_Receive+0x1a6>
 8005588:	e7bd      	b.n	8005506 <HAL_SPI_Receive+0x13e>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800558a:	68a3      	ldr	r3, [r4, #8]
 800558c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005590:	d020      	beq.n	80055d4 <HAL_SPI_Receive+0x20c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005596:	d00e      	beq.n	80055b6 <HAL_SPI_Receive+0x1ee>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005598:	4633      	mov	r3, r6
 800559a:	462a      	mov	r2, r5
 800559c:	2180      	movs	r1, #128	; 0x80
 800559e:	4620      	mov	r0, r4
 80055a0:	f7ff fba8 	bl	8004cf4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80055a4:	2800      	cmp	r0, #0
 80055a6:	d083      	beq.n	80054b0 <HAL_SPI_Receive+0xe8>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055a8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80055aa:	f043 0320 	orr.w	r3, r3, #32
 80055ae:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055b0:	2320      	movs	r3, #32
 80055b2:	6563      	str	r3, [r4, #84]	; 0x54
 80055b4:	e77c      	b.n	80054b0 <HAL_SPI_Receive+0xe8>
    __HAL_SPI_DISABLE(hspi);
 80055b6:	6820      	ldr	r0, [r4, #0]
 80055b8:	6801      	ldr	r1, [r0, #0]
 80055ba:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 80055be:	6001      	str	r1, [r0, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80055c0:	4633      	mov	r3, r6
 80055c2:	462a      	mov	r2, r5
 80055c4:	2101      	movs	r1, #1
 80055c6:	4620      	mov	r0, r4
 80055c8:	f7ff fb94 	bl	8004cf4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80055cc:	2800      	cmp	r0, #0
 80055ce:	f43f af6f 	beq.w	80054b0 <HAL_SPI_Receive+0xe8>
 80055d2:	e7e9      	b.n	80055a8 <HAL_SPI_Receive+0x1e0>
    __HAL_SPI_DISABLE(hspi);
 80055d4:	6822      	ldr	r2, [r4, #0]
 80055d6:	6813      	ldr	r3, [r2, #0]
 80055d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055dc:	6013      	str	r3, [r2, #0]
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80055de:	e7db      	b.n	8005598 <HAL_SPI_Receive+0x1d0>

080055e0 <HAL_SPI_GetState>:
  return hspi->State;
 80055e0:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop

080055e8 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055e8:	2800      	cmp	r0, #0
 80055ea:	d076      	beq.n	80056da <HAL_TIM_Base_Init+0xf2>
{
 80055ec:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055ee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80055f2:	4604      	mov	r4, r0
 80055f4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d055      	beq.n	80056a8 <HAL_TIM_Base_Init+0xc0>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055fc:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055fe:	4938      	ldr	r1, [pc, #224]	; (80056e0 <HAL_TIM_Base_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005600:	2302      	movs	r3, #2
 8005602:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005606:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005608:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800560a:	d052      	beq.n	80056b2 <HAL_TIM_Base_Init+0xca>
 800560c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005610:	d021      	beq.n	8005656 <HAL_TIM_Base_Init+0x6e>
 8005612:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8005616:	428a      	cmp	r2, r1
 8005618:	d01d      	beq.n	8005656 <HAL_TIM_Base_Init+0x6e>
 800561a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800561e:	428a      	cmp	r2, r1
 8005620:	d019      	beq.n	8005656 <HAL_TIM_Base_Init+0x6e>
 8005622:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005626:	428a      	cmp	r2, r1
 8005628:	d015      	beq.n	8005656 <HAL_TIM_Base_Init+0x6e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800562a:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800562e:	428a      	cmp	r2, r1
 8005630:	d015      	beq.n	800565e <HAL_TIM_Base_Init+0x76>
 8005632:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005636:	428a      	cmp	r2, r1
 8005638:	d011      	beq.n	800565e <HAL_TIM_Base_Init+0x76>
 800563a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800563e:	428a      	cmp	r2, r1
 8005640:	d00d      	beq.n	800565e <HAL_TIM_Base_Init+0x76>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005642:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005644:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005646:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005648:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800564c:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800564e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005650:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005652:	6291      	str	r1, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005654:	e010      	b.n	8005678 <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8005656:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005658:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800565c:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800565e:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005660:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005662:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005664:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005668:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800566a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800566e:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8005670:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005672:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005674:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005676:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005678:	2301      	movs	r3, #1
 800567a:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800567c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005680:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005684:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005688:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800568c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005690:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005694:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005698:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800569c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80056a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80056a4:	2000      	movs	r0, #0
}
 80056a6:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 80056a8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80056ac:	f7fe f8ac 	bl	8003808 <HAL_TIM_Base_MspInit>
 80056b0:	e7a4      	b.n	80055fc <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80056b2:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056b4:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056b6:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80056bc:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80056be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056c2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056c8:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80056ca:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056cc:	68e3      	ldr	r3, [r4, #12]
 80056ce:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80056d0:	6863      	ldr	r3, [r4, #4]
 80056d2:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80056d4:	6963      	ldr	r3, [r4, #20]
 80056d6:	6313      	str	r3, [r2, #48]	; 0x30
 80056d8:	e7ce      	b.n	8005678 <HAL_TIM_Base_Init+0x90>
    return HAL_ERROR;
 80056da:	2001      	movs	r0, #1
}
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	40010000 	.word	0x40010000

080056e4 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 80056e4:	2800      	cmp	r0, #0
 80056e6:	d076      	beq.n	80057d6 <HAL_TIM_OC_Init+0xf2>
{
 80056e8:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80056ea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80056ee:	4604      	mov	r4, r0
 80056f0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d055      	beq.n	80057a4 <HAL_TIM_OC_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80056f8:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056fa:	4938      	ldr	r1, [pc, #224]	; (80057dc <HAL_TIM_OC_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 80056fc:	2302      	movs	r3, #2
 80056fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005702:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005704:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005706:	d052      	beq.n	80057ae <HAL_TIM_OC_Init+0xca>
 8005708:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800570c:	d021      	beq.n	8005752 <HAL_TIM_OC_Init+0x6e>
 800570e:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8005712:	428a      	cmp	r2, r1
 8005714:	d01d      	beq.n	8005752 <HAL_TIM_OC_Init+0x6e>
 8005716:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800571a:	428a      	cmp	r2, r1
 800571c:	d019      	beq.n	8005752 <HAL_TIM_OC_Init+0x6e>
 800571e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005722:	428a      	cmp	r2, r1
 8005724:	d015      	beq.n	8005752 <HAL_TIM_OC_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005726:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800572a:	428a      	cmp	r2, r1
 800572c:	d015      	beq.n	800575a <HAL_TIM_OC_Init+0x76>
 800572e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005732:	428a      	cmp	r2, r1
 8005734:	d011      	beq.n	800575a <HAL_TIM_OC_Init+0x76>
 8005736:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800573a:	428a      	cmp	r2, r1
 800573c:	d00d      	beq.n	800575a <HAL_TIM_OC_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800573e:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005740:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8005742:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005744:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005748:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800574a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800574c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800574e:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005750:	e010      	b.n	8005774 <HAL_TIM_OC_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8005752:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005754:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005758:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800575a:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800575c:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800575e:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005760:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005764:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005766:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800576a:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800576c:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800576e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005770:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005772:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005774:	2301      	movs	r3, #1
 8005776:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005778:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800577c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005780:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005784:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005788:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800578c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005790:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005794:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005798:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800579c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80057a0:	2000      	movs	r0, #0
}
 80057a2:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 80057a4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 80057a8:	f7fe f86c 	bl	8003884 <HAL_TIM_OC_MspInit>
 80057ac:	e7a4      	b.n	80056f8 <HAL_TIM_OC_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80057ae:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057b0:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057b2:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80057b8:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80057ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057be:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057c4:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80057c6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057c8:	68e3      	ldr	r3, [r4, #12]
 80057ca:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80057cc:	6863      	ldr	r3, [r4, #4]
 80057ce:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80057d0:	6963      	ldr	r3, [r4, #20]
 80057d2:	6313      	str	r3, [r2, #48]	; 0x30
 80057d4:	e7ce      	b.n	8005774 <HAL_TIM_OC_Init+0x90>
    return HAL_ERROR;
 80057d6:	2001      	movs	r0, #1
}
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	40010000 	.word	0x40010000

080057e0 <HAL_TIM_PWM_MspInit>:
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop

080057e4 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80057e4:	2800      	cmp	r0, #0
 80057e6:	d076      	beq.n	80058d6 <HAL_TIM_PWM_Init+0xf2>
{
 80057e8:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80057ea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80057ee:	4604      	mov	r4, r0
 80057f0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d055      	beq.n	80058a4 <HAL_TIM_PWM_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057f8:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057fa:	4938      	ldr	r1, [pc, #224]	; (80058dc <HAL_TIM_PWM_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 80057fc:	2302      	movs	r3, #2
 80057fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005802:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005804:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005806:	d052      	beq.n	80058ae <HAL_TIM_PWM_Init+0xca>
 8005808:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800580c:	d021      	beq.n	8005852 <HAL_TIM_PWM_Init+0x6e>
 800580e:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8005812:	428a      	cmp	r2, r1
 8005814:	d01d      	beq.n	8005852 <HAL_TIM_PWM_Init+0x6e>
 8005816:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800581a:	428a      	cmp	r2, r1
 800581c:	d019      	beq.n	8005852 <HAL_TIM_PWM_Init+0x6e>
 800581e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005822:	428a      	cmp	r2, r1
 8005824:	d015      	beq.n	8005852 <HAL_TIM_PWM_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005826:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800582a:	428a      	cmp	r2, r1
 800582c:	d015      	beq.n	800585a <HAL_TIM_PWM_Init+0x76>
 800582e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005832:	428a      	cmp	r2, r1
 8005834:	d011      	beq.n	800585a <HAL_TIM_PWM_Init+0x76>
 8005836:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800583a:	428a      	cmp	r2, r1
 800583c:	d00d      	beq.n	800585a <HAL_TIM_PWM_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800583e:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005840:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8005842:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005844:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005848:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800584a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800584c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800584e:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005850:	e010      	b.n	8005874 <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8005852:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005854:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005858:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800585a:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800585c:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800585e:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005860:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005864:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005866:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800586a:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800586c:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800586e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005870:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005872:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005874:	2301      	movs	r3, #1
 8005876:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005878:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800587c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005880:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005884:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005888:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800588c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005890:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005894:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005898:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800589c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80058a0:	2000      	movs	r0, #0
}
 80058a2:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 80058a4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80058a8:	f7ff ff9a 	bl	80057e0 <HAL_TIM_PWM_MspInit>
 80058ac:	e7a4      	b.n	80057f8 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80058ae:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058b0:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058b2:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80058b8:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80058ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058be:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058c4:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80058c6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058c8:	68e3      	ldr	r3, [r4, #12]
 80058ca:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80058cc:	6863      	ldr	r3, [r4, #4]
 80058ce:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80058d0:	6963      	ldr	r3, [r4, #20]
 80058d2:	6313      	str	r3, [r2, #48]	; 0x30
 80058d4:	e7ce      	b.n	8005874 <HAL_TIM_PWM_Init+0x90>
    return HAL_ERROR;
 80058d6:	2001      	movs	r0, #1
}
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	40010000 	.word	0x40010000

080058e0 <HAL_TIM_PWM_Start>:
 80058e0:	2900      	cmp	r1, #0
 80058e2:	d136      	bne.n	8005952 <HAL_TIM_PWM_Start+0x72>
 80058e4:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d13a      	bne.n	8005962 <HAL_TIM_PWM_Start+0x82>
 80058ec:	2302      	movs	r3, #2
 80058ee:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 80058f2:	6803      	ldr	r3, [r0, #0]
 80058f4:	2201      	movs	r2, #1
 80058f6:	6a18      	ldr	r0, [r3, #32]
 80058f8:	f001 011f 	and.w	r1, r1, #31
 80058fc:	fa02 f101 	lsl.w	r1, r2, r1
 8005900:	ea20 0001 	bic.w	r0, r0, r1
 8005904:	b410      	push	{r4}
 8005906:	6218      	str	r0, [r3, #32]
 8005908:	6a1a      	ldr	r2, [r3, #32]
 800590a:	4c27      	ldr	r4, [pc, #156]	; (80059a8 <HAL_TIM_PWM_Start+0xc8>)
 800590c:	4311      	orrs	r1, r2
 800590e:	42a3      	cmp	r3, r4
 8005910:	6219      	str	r1, [r3, #32]
 8005912:	d02c      	beq.n	800596e <HAL_TIM_PWM_Start+0x8e>
 8005914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005918:	d00e      	beq.n	8005938 <HAL_TIM_PWM_Start+0x58>
 800591a:	4a24      	ldr	r2, [pc, #144]	; (80059ac <HAL_TIM_PWM_Start+0xcc>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d00b      	beq.n	8005938 <HAL_TIM_PWM_Start+0x58>
 8005920:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005924:	4293      	cmp	r3, r2
 8005926:	d007      	beq.n	8005938 <HAL_TIM_PWM_Start+0x58>
 8005928:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800592c:	4293      	cmp	r3, r2
 800592e:	d003      	beq.n	8005938 <HAL_TIM_PWM_Start+0x58>
 8005930:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005934:	4293      	cmp	r3, r2
 8005936:	d104      	bne.n	8005942 <HAL_TIM_PWM_Start+0x62>
 8005938:	689a      	ldr	r2, [r3, #8]
 800593a:	f002 0207 	and.w	r2, r2, #7
 800593e:	2a06      	cmp	r2, #6
 8005940:	d01e      	beq.n	8005980 <HAL_TIM_PWM_Start+0xa0>
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005948:	f042 0201 	orr.w	r2, r2, #1
 800594c:	2000      	movs	r0, #0
 800594e:	601a      	str	r2, [r3, #0]
 8005950:	4770      	bx	lr
 8005952:	2904      	cmp	r1, #4
 8005954:	d018      	beq.n	8005988 <HAL_TIM_PWM_Start+0xa8>
 8005956:	2908      	cmp	r1, #8
 8005958:	d01e      	beq.n	8005998 <HAL_TIM_PWM_Start+0xb8>
 800595a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800595e:	2b01      	cmp	r3, #1
 8005960:	d001      	beq.n	8005966 <HAL_TIM_PWM_Start+0x86>
 8005962:	2001      	movs	r0, #1
 8005964:	4770      	bx	lr
 8005966:	2302      	movs	r3, #2
 8005968:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 800596c:	e7c1      	b.n	80058f2 <HAL_TIM_PWM_Start+0x12>
 800596e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005970:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005974:	645a      	str	r2, [r3, #68]	; 0x44
 8005976:	689a      	ldr	r2, [r3, #8]
 8005978:	f002 0207 	and.w	r2, r2, #7
 800597c:	2a06      	cmp	r2, #6
 800597e:	d1e0      	bne.n	8005942 <HAL_TIM_PWM_Start+0x62>
 8005980:	2000      	movs	r0, #0
 8005982:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005986:	4770      	bx	lr
 8005988:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 800598c:	2b01      	cmp	r3, #1
 800598e:	d1e8      	bne.n	8005962 <HAL_TIM_PWM_Start+0x82>
 8005990:	2302      	movs	r3, #2
 8005992:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8005996:	e7ac      	b.n	80058f2 <HAL_TIM_PWM_Start+0x12>
 8005998:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800599c:	2b01      	cmp	r3, #1
 800599e:	d1e0      	bne.n	8005962 <HAL_TIM_PWM_Start+0x82>
 80059a0:	2302      	movs	r3, #2
 80059a2:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80059a6:	e7a4      	b.n	80058f2 <HAL_TIM_PWM_Start+0x12>
 80059a8:	40010000 	.word	0x40010000
 80059ac:	40000400 	.word	0x40000400

080059b0 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 80059b0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	f000 809a 	beq.w	8005aee <HAL_TIM_OC_ConfigChannel+0x13e>
 80059ba:	2301      	movs	r3, #1
{
 80059bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80059be:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80059c2:	2a0c      	cmp	r2, #12
 80059c4:	d808      	bhi.n	80059d8 <HAL_TIM_OC_ConfigChannel+0x28>
 80059c6:	e8df f002 	tbb	[pc, r2]
 80059ca:	072f      	.short	0x072f
 80059cc:	07500707 	.word	0x07500707
 80059d0:	07710707 	.word	0x07710707
 80059d4:	0707      	.short	0x0707
 80059d6:	0d          	.byte	0x0d
 80059d7:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80059d8:	2200      	movs	r2, #0
  __HAL_LOCK(htim);
 80059da:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80059dc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059e4:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80059e6:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059ea:	6a13      	ldr	r3, [r2, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059ec:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059ee:	4e5a      	ldr	r6, [pc, #360]	; (8005b58 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059f4:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 80059f6:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80059f8:	6853      	ldr	r3, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 80059fa:	69d5      	ldr	r5, [r2, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80059fc:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a00:	f425 45e6 	bic.w	r5, r5, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a04:	42b2      	cmp	r2, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a06:	ea44 340c 	orr.w	r4, r4, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a0a:	ea45 2507 	orr.w	r5, r5, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a0e:	f000 808e 	beq.w	8005b2e <HAL_TIM_OC_ConfigChannel+0x17e>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a12:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005a14:	6053      	str	r3, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005a16:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8005a18:	6411      	str	r1, [r2, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a1a:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8005a1c:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005a1e:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8005a20:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a28:	6802      	ldr	r2, [r0, #0]
  tmpccer |= OC_Config->OCPolarity;
 8005a2a:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a2e:	6a13      	ldr	r3, [r2, #32]
  tmpccmrx |= OC_Config->OCMode;
 8005a30:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a32:	4e49      	ldr	r6, [pc, #292]	; (8005b58 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a34:	f023 0301 	bic.w	r3, r3, #1
 8005a38:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 8005a3a:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8005a3c:	6853      	ldr	r3, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8005a3e:	6995      	ldr	r5, [r2, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8005a40:	f024 0402 	bic.w	r4, r4, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a44:	f025 0573 	bic.w	r5, r5, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a48:	42b2      	cmp	r2, r6
  tmpccer |= OC_Config->OCPolarity;
 8005a4a:	ea44 040e 	orr.w	r4, r4, lr
  tmpccmrx |= OC_Config->OCMode;
 8005a4e:	ea45 0507 	orr.w	r5, r5, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a52:	d04f      	beq.n	8005af4 <HAL_TIM_OC_ConfigChannel+0x144>
  TIMx->CCR1 = OC_Config->Pulse;
 8005a54:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005a56:	6053      	str	r3, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005a58:	6195      	str	r5, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8005a5a:	6351      	str	r1, [r2, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8005a5c:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8005a5e:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005a60:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8005a62:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a6a:	6802      	ldr	r2, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a6c:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a70:	6a15      	ldr	r5, [r2, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a72:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a74:	4e38      	ldr	r6, [pc, #224]	; (8005b58 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a76:	f025 0510 	bic.w	r5, r5, #16
 8005a7a:	6215      	str	r5, [r2, #32]
  tmpccer = TIMx->CCER;
 8005a7c:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8005a7e:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8005a80:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8005a82:	f024 0420 	bic.w	r4, r4, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a86:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a8a:	42b2      	cmp	r2, r6
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a8c:	ea44 140e 	orr.w	r4, r4, lr, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a90:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a94:	d03c      	beq.n	8005b10 <HAL_TIM_OC_ConfigChannel+0x160>
  TIMx->CCR2 = OC_Config->Pulse;
 8005a96:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005a98:	6055      	str	r5, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005a9a:	6197      	str	r7, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005a9c:	6391      	str	r1, [r2, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8005a9e:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8005aa0:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005aa2:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8005aa4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005aac:	6802      	ldr	r2, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005aae:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ab2:	6a15      	ldr	r5, [r2, #32]
  tmpccmrx |= OC_Config->OCMode;
 8005ab4:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ab6:	4e28      	ldr	r6, [pc, #160]	; (8005b58 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ab8:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8005abc:	6215      	str	r5, [r2, #32]
  tmpccer = TIMx->CCER;
 8005abe:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8005ac0:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 8005ac2:	69d3      	ldr	r3, [r2, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8005ac4:	f424 7400 	bic.w	r4, r4, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ac8:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005acc:	42b2      	cmp	r2, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ace:	ea44 240e 	orr.w	r4, r4, lr, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8005ad2:	ea47 0703 	orr.w	r7, r7, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ad6:	d030      	beq.n	8005b3a <HAL_TIM_OC_ConfigChannel+0x18a>
  TIMx->CCR3 = OC_Config->Pulse;
 8005ad8:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005ada:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005adc:	61d7      	str	r7, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8005ade:	63d1      	str	r1, [r2, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8005ae0:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8005ae2:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005ae4:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8005ae6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8005aee:	2302      	movs	r3, #2
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005af4:	f423 7c40 	bic.w	ip, r3, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 8005af8:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8005afa:	698e      	ldr	r6, [r1, #24]
 8005afc:	694b      	ldr	r3, [r1, #20]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005afe:	f024 0408 	bic.w	r4, r4, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005b02:	433c      	orrs	r4, r7
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b04:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b06:	f024 0404 	bic.w	r4, r4, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b0a:	ea43 030c 	orr.w	r3, r3, ip
 8005b0e:	e7a1      	b.n	8005a54 <HAL_TIM_OC_ConfigChannel+0xa4>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b10:	e9d1 3605 	ldrd	r3, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b14:	f425 6c40 	bic.w	ip, r5, #3072	; 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b18:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b1a:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b1e:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b22:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b24:	f024 0440 	bic.w	r4, r4, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b28:	ea4c 0583 	orr.w	r5, ip, r3, lsl #2
 8005b2c:	e7b3      	b.n	8005a96 <HAL_TIM_OC_ConfigChannel+0xe6>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b2e:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b34:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 8005b38:	e76b      	b.n	8005a12 <HAL_TIM_OC_ConfigChannel+0x62>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b3a:	e9d1 3605 	ldrd	r3, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b3e:	f425 5c40 	bic.w	ip, r5, #12288	; 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b42:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b44:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b48:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b4c:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b4e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b52:	ea4c 1503 	orr.w	r5, ip, r3, lsl #4
 8005b56:	e7bf      	b.n	8005ad8 <HAL_TIM_OC_ConfigChannel+0x128>
 8005b58:	40010000 	.word	0x40010000

08005b5c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8005b5c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	f000 80d4 	beq.w	8005d0e <HAL_TIM_PWM_ConfigChannel+0x1b2>
 8005b66:	2301      	movs	r3, #1
{
 8005b68:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8005b6a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8005b6e:	2a0c      	cmp	r2, #12
 8005b70:	d808      	bhi.n	8005b84 <HAL_TIM_PWM_ConfigChannel+0x28>
 8005b72:	e8df f002 	tbb	[pc, r2]
 8005b76:	073e      	.short	0x073e
 8005b78:	076d0707 	.word	0x076d0707
 8005b7c:	079d0707 	.word	0x079d0707
 8005b80:	0707      	.short	0x0707
 8005b82:	0d          	.byte	0x0d
 8005b83:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8005b84:	2200      	movs	r2, #0
  __HAL_LOCK(htim);
 8005b86:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8005b88:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b90:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b92:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b94:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b96:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b98:	f8df c1dc 	ldr.w	ip, [pc, #476]	; 8005d78 <HAL_TIM_PWM_ConfigChannel+0x21c>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b9c:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 8005ba0:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8005ba2:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005ba4:	f8d3 e004 	ldr.w	lr, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005ba8:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8005baa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bae:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb2:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005bb4:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bb8:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bbc:	f000 80c7 	beq.w	8005d4e <HAL_TIM_PWM_ConfigChannel+0x1f2>
  TIMx->CCR4 = OC_Config->Pulse;
 8005bc0:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005bc2:	f8c3 e004 	str.w	lr, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005bc6:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8005bc8:	641d      	str	r5, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8005bca:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bcc:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005bce:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005bd0:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8005bd4:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005bd6:	69d9      	ldr	r1, [r3, #28]
 8005bd8:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8005bdc:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005bde:	69da      	ldr	r2, [r3, #28]
 8005be0:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8005be4:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8005be6:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005be8:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8005bea:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005bf2:	6803      	ldr	r3, [r0, #0]
  tmpccer |= OC_Config->OCPolarity;
 8005bf4:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bf8:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8005bfa:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005bfc:	4e5e      	ldr	r6, [pc, #376]	; (8005d78 <HAL_TIM_PWM_ConfigChannel+0x21c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bfe:	f025 0501 	bic.w	r5, r5, #1
 8005c02:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8005c04:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005c06:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8005c0a:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8005c0c:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c10:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c14:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 8005c16:	ea42 020e 	orr.w	r2, r2, lr
  tmpccmrx |= OC_Config->OCMode;
 8005c1a:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c1e:	d079      	beq.n	8005d14 <HAL_TIM_PWM_ConfigChannel+0x1b8>
  TIMx->CCR1 = OC_Config->Pulse;
 8005c20:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005c22:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005c26:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8005c28:	635d      	str	r5, [r3, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8005c2a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c2c:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c2e:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c30:	f044 0408 	orr.w	r4, r4, #8
 8005c34:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c36:	6999      	ldr	r1, [r3, #24]
 8005c38:	f021 0104 	bic.w	r1, r1, #4
 8005c3c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c3e:	699a      	ldr	r2, [r3, #24]
 8005c40:	432a      	orrs	r2, r5
 8005c42:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8005c44:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005c46:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8005c48:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c50:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c52:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c54:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c56:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c58:	f8df e11c 	ldr.w	lr, [pc, #284]	; 8005d78 <HAL_TIM_PWM_ConfigChannel+0x21c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c5c:	f025 0510 	bic.w	r5, r5, #16
 8005c60:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8005c62:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005c64:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8005c68:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8005c6a:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c6e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c72:	4573      	cmp	r3, lr
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c74:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c78:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c7c:	d058      	beq.n	8005d30 <HAL_TIM_PWM_ConfigChannel+0x1d4>
  TIMx->CCR2 = OC_Config->Pulse;
 8005c7e:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005c80:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005c84:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005c86:	639d      	str	r5, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8005c88:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c8a:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c8c:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c8e:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8005c92:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c94:	6999      	ldr	r1, [r3, #24]
 8005c96:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8005c9a:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c9c:	699a      	ldr	r2, [r3, #24]
 8005c9e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8005ca2:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8005ca4:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005ca6:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8005ca8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005cb0:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cb2:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cb4:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8005cb6:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005cb8:	f8df e0bc 	ldr.w	lr, [pc, #188]	; 8005d78 <HAL_TIM_PWM_ConfigChannel+0x21c>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cbc:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8005cc0:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8005cc2:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005cc4:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005cc8:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8005cca:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005cce:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005cd2:	4573      	cmp	r3, lr
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005cd4:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8005cd8:	ea44 0406 	orr.w	r4, r4, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005cdc:	d03d      	beq.n	8005d5a <HAL_TIM_PWM_ConfigChannel+0x1fe>
  TIMx->CCR3 = OC_Config->Pulse;
 8005cde:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005ce0:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8005ce4:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8005ce6:	63dd      	str	r5, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8005ce8:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cea:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005cec:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cee:	f044 0408 	orr.w	r4, r4, #8
 8005cf2:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005cf4:	69d9      	ldr	r1, [r3, #28]
 8005cf6:	f021 0104 	bic.w	r1, r1, #4
 8005cfa:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005cfc:	69da      	ldr	r2, [r3, #28]
 8005cfe:	432a      	orrs	r2, r5
 8005d00:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8005d02:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005d04:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8005d06:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8005d0e:	2302      	movs	r3, #2
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	4770      	bx	lr
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d14:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpccer |= OC_Config->OCNPolarity;
 8005d18:	68cf      	ldr	r7, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d1a:	f022 0208 	bic.w	r2, r2, #8
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d1e:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 8005d22:	433a      	orrs	r2, r7
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d24:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d26:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d2a:	ea45 0c0c 	orr.w	ip, r5, ip
 8005d2e:	e777      	b.n	8005c20 <HAL_TIM_PWM_ConfigChannel+0xc4>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d30:	e9d1 7505 	ldrd	r7, r5, [r1, #20]
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d34:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d3a:	f42c 6c40 	bic.w	ip, ip, #3072	; 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d3e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d42:	433d      	orrs	r5, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d44:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d48:	ea4c 0c85 	orr.w	ip, ip, r5, lsl #2
 8005d4c:	e797      	b.n	8005c7e <HAL_TIM_PWM_ConfigChannel+0x122>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d4e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d50:	f42e 4e80 	bic.w	lr, lr, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d54:	ea4e 1e85 	orr.w	lr, lr, r5, lsl #6
 8005d58:	e732      	b.n	8005bc0 <HAL_TIM_PWM_ConfigChannel+0x64>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d5a:	e9d1 7505 	ldrd	r7, r5, [r1, #20]
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d5e:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d64:	f42c 5c40 	bic.w	ip, ip, #12288	; 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d68:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d6c:	433d      	orrs	r5, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d72:	ea4c 1c05 	orr.w	ip, ip, r5, lsl #4
 8005d76:	e7b2      	b.n	8005cde <HAL_TIM_PWM_ConfigChannel+0x182>
 8005d78:	40010000 	.word	0x40010000

08005d7c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005d7c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d075      	beq.n	8005e70 <HAL_TIM_ConfigClockSource+0xf4>
 8005d84:	4602      	mov	r2, r0
{
 8005d86:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8005d88:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8005d8a:	6814      	ldr	r4, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005d8c:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 8005d90:	2001      	movs	r0, #1
 8005d92:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8005d96:	68a5      	ldr	r5, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8005d98:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d9a:	f425 457f 	bic.w	r5, r5, #65280	; 0xff00
 8005d9e:	f025 0577 	bic.w	r5, r5, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 8005da2:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8005da4:	60a5      	str	r5, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8005da6:	d065      	beq.n	8005e74 <HAL_TIM_ConfigClockSource+0xf8>
 8005da8:	d824      	bhi.n	8005df4 <HAL_TIM_ConfigClockSource+0x78>
 8005daa:	2b40      	cmp	r3, #64	; 0x40
 8005dac:	d07c      	beq.n	8005ea8 <HAL_TIM_ConfigClockSource+0x12c>
 8005dae:	d94b      	bls.n	8005e48 <HAL_TIM_ConfigClockSource+0xcc>
 8005db0:	2b50      	cmp	r3, #80	; 0x50
 8005db2:	d117      	bne.n	8005de4 <HAL_TIM_ConfigClockSource+0x68>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005db4:	6a25      	ldr	r5, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005db6:	6a26      	ldr	r6, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005db8:	6848      	ldr	r0, [r1, #4]
 8005dba:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dbc:	f026 0601 	bic.w	r6, r6, #1
 8005dc0:	6226      	str	r6, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dc2:	69a3      	ldr	r3, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dc4:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dc8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8005dcc:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005dce:	ea43 1307 	orr.w	r3, r3, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dd2:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005dd4:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dd6:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ddc:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005de0:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005de2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005de4:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8005de6:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8005de8:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005dec:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8005df0:	bcf0      	pop	{r4, r5, r6, r7}
 8005df2:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8005df4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005df8:	d038      	beq.n	8005e6c <HAL_TIM_ConfigClockSource+0xf0>
 8005dfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dfe:	d110      	bne.n	8005e22 <HAL_TIM_ConfigClockSource+0xa6>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e00:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8005e04:	68c8      	ldr	r0, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8005e06:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e08:	432b      	orrs	r3, r5
 8005e0a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e0e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e12:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e14:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e16:	68a3      	ldr	r3, [r4, #8]
 8005e18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e1c:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005e1e:	2000      	movs	r0, #0
      break;
 8005e20:	e7e0      	b.n	8005de4 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8005e22:	2b70      	cmp	r3, #112	; 0x70
 8005e24:	d1de      	bne.n	8005de4 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e26:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8005e2a:	68c8      	ldr	r0, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8005e2c:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e2e:	432b      	orrs	r3, r5
 8005e30:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e34:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e38:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8005e3a:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8005e3c:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e3e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005e42:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005e44:	2000      	movs	r0, #0
      break;
 8005e46:	e7cd      	b.n	8005de4 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8005e48:	2b20      	cmp	r3, #32
 8005e4a:	d002      	beq.n	8005e52 <HAL_TIM_ConfigClockSource+0xd6>
 8005e4c:	d90a      	bls.n	8005e64 <HAL_TIM_ConfigClockSource+0xe8>
 8005e4e:	2b30      	cmp	r3, #48	; 0x30
 8005e50:	d1c8      	bne.n	8005de4 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 8005e52:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e54:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e58:	430b      	orrs	r3, r1
 8005e5a:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8005e5e:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005e60:	2000      	movs	r0, #0
}
 8005e62:	e7bf      	b.n	8005de4 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8005e64:	f033 0110 	bics.w	r1, r3, #16
 8005e68:	d1bc      	bne.n	8005de4 <HAL_TIM_ConfigClockSource+0x68>
 8005e6a:	e7f2      	b.n	8005e52 <HAL_TIM_ConfigClockSource+0xd6>
  HAL_StatusTypeDef status = HAL_OK;
 8005e6c:	2000      	movs	r0, #0
 8005e6e:	e7b9      	b.n	8005de4 <HAL_TIM_ConfigClockSource+0x68>
  __HAL_LOCK(htim);
 8005e70:	2002      	movs	r0, #2
}
 8005e72:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e74:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e76:	684d      	ldr	r5, [r1, #4]
 8005e78:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e7a:	f020 0010 	bic.w	r0, r0, #16
 8005e7e:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e80:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 8005e82:	6a23      	ldr	r3, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e84:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e88:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e8c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e90:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8005e94:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8005e96:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005e98:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e9e:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8005ea2:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005ea4:	2000      	movs	r0, #0
}
 8005ea6:	e79d      	b.n	8005de4 <HAL_TIM_ConfigClockSource+0x68>
  tmpccer = TIMx->CCER;
 8005ea8:	6a25      	ldr	r5, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005eaa:	6a26      	ldr	r6, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eac:	6848      	ldr	r0, [r1, #4]
 8005eae:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005eb0:	f026 0601 	bic.w	r6, r6, #1
 8005eb4:	6226      	str	r6, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eb6:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005eb8:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ebc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8005ec0:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ec2:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8005ec6:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005ec8:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8005eca:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ecc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ed0:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8005ed4:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005ed6:	2000      	movs	r0, #0
}
 8005ed8:	e784      	b.n	8005de4 <HAL_TIM_ConfigClockSource+0x68>
 8005eda:	bf00      	nop

08005edc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005edc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d02e      	beq.n	8005f42 <HAL_TIMEx_MasterConfigSynchronization+0x66>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ee4:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005ee6:	2202      	movs	r2, #2
{
 8005ee8:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005eea:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8005eee:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ef0:	680c      	ldr	r4, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ef2:	4d15      	ldr	r5, [pc, #84]	; (8005f48 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ef4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ef8:	4322      	orrs	r2, r4
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005efa:	42ab      	cmp	r3, r5
  tmpsmcr = htim->Instance->SMCR;
 8005efc:	689c      	ldr	r4, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 8005efe:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f00:	d011      	beq.n	8005f26 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8005f02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f06:	d00e      	beq.n	8005f26 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8005f08:	4a10      	ldr	r2, [pc, #64]	; (8005f4c <HAL_TIMEx_MasterConfigSynchronization+0x70>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d00b      	beq.n	8005f26 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8005f0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d007      	beq.n	8005f26 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8005f16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d003      	beq.n	8005f26 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 8005f1e:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d104      	bne.n	8005f30 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f26:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f28:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f2c:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f2e:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8005f30:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8005f32:	2201      	movs	r2, #1
 8005f34:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005f38:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8005f3c:	bc30      	pop	{r4, r5}
  return HAL_OK;
 8005f3e:	4618      	mov	r0, r3
}
 8005f40:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005f42:	2002      	movs	r0, #2
}
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	40010000 	.word	0x40010000
 8005f4c:	40000400 	.word	0x40000400

08005f50 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f50:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d022      	beq.n	8005f9e <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
{
 8005f58:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005f5a:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8005f5e:	4604      	mov	r4, r0
 8005f60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f64:	e9d1 2000 	ldrd	r2, r0, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005f68:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005f6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f6e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f74:	e9d1 5004 	ldrd	r5, r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f78:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005f7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f7e:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f84:	69c9      	ldr	r1, [r1, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005f86:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f88:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f8e:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 8005f90:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8005f92:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8005f94:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

  return HAL_OK;
 8005f98:	4608      	mov	r0, r1
}
 8005f9a:	bc30      	pop	{r4, r5}
 8005f9c:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005f9e:	2002      	movs	r0, #2
}
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop

08005fa4 <HAL_HalfDuplex_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	f000 8094 	beq.w	80060d2 <HAL_HalfDuplex_Init+0x12e>
{
 8005faa:	b570      	push	{r4, r5, r6, lr}
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fac:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005fb0:	4604      	mov	r4, r0
 8005fb2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f000 8086 	beq.w	80060c8 <HAL_HalfDuplex_Init+0x124>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fbc:	6823      	ldr	r3, [r4, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fbe:	6926      	ldr	r6, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8005fc0:	2224      	movs	r2, #36	; 0x24
 8005fc2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8005fc6:	68d8      	ldr	r0, [r3, #12]
 8005fc8:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fcc:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8005fd0:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fd2:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fd4:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fd6:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8005fda:	4329      	orrs	r1, r5
 8005fdc:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8005fde:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fe0:	6965      	ldr	r5, [r4, #20]
 8005fe2:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1,
 8005fe4:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fe8:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8005fea:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fee:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ff4:	695a      	ldr	r2, [r3, #20]
 8005ff6:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ff8:	4937      	ldr	r1, [pc, #220]	; (80060d8 <HAL_HalfDuplex_Init+0x134>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ffa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005ffe:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006000:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006002:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006004:	d039      	beq.n	800607a <HAL_HalfDuplex_Init+0xd6>
 8006006:	4a35      	ldr	r2, [pc, #212]	; (80060dc <HAL_HalfDuplex_Init+0x138>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d036      	beq.n	800607a <HAL_HalfDuplex_Init+0xd6>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800600c:	f7fe fe52 	bl	8004cb4 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006010:	69e3      	ldr	r3, [r4, #28]
 8006012:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006016:	d036      	beq.n	8006086 <HAL_HalfDuplex_Init+0xe2>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006018:	6863      	ldr	r3, [r4, #4]
 800601a:	4e31      	ldr	r6, [pc, #196]	; (80060e0 <HAL_HalfDuplex_Init+0x13c>)
 800601c:	2119      	movs	r1, #25
 800601e:	009a      	lsls	r2, r3, #2
 8006020:	fba0 0101 	umull	r0, r1, r0, r1
 8006024:	0f9b      	lsrs	r3, r3, #30
 8006026:	f7fa fe17 	bl	8000c58 <__aeabi_uldivmod>
 800602a:	fba6 2500 	umull	r2, r5, r6, r0
 800602e:	096d      	lsrs	r5, r5, #5
 8006030:	2164      	movs	r1, #100	; 0x64
 8006032:	fb01 0215 	mls	r2, r1, r5, r0
 8006036:	0112      	lsls	r2, r2, #4
 8006038:	3232      	adds	r2, #50	; 0x32
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	fba6 1202 	umull	r1, r2, r6, r2
 8006040:	012d      	lsls	r5, r5, #4
 8006042:	eb05 1252 	add.w	r2, r5, r2, lsr #5
 8006046:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006048:	691a      	ldr	r2, [r3, #16]
 800604a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800604e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8006050:	695a      	ldr	r2, [r3, #20]
 8006052:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8006056:	615a      	str	r2, [r3, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006058:	695a      	ldr	r2, [r3, #20]
 800605a:	f042 0208 	orr.w	r2, r2, #8
 800605e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8006060:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006062:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8006064:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8006066:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800606a:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800606c:	6425      	str	r5, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800606e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006072:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  return HAL_OK;
 8006076:	4628      	mov	r0, r5
}
 8006078:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 800607a:	f7fe fe2b 	bl	8004cd4 <HAL_RCC_GetPCLK2Freq>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800607e:	69e3      	ldr	r3, [r4, #28]
 8006080:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006084:	d1c8      	bne.n	8006018 <HAL_HalfDuplex_Init+0x74>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006086:	6862      	ldr	r2, [r4, #4]
 8006088:	4e15      	ldr	r6, [pc, #84]	; (80060e0 <HAL_HalfDuplex_Init+0x13c>)
 800608a:	1892      	adds	r2, r2, r2
 800608c:	f04f 0300 	mov.w	r3, #0
 8006090:	f04f 0119 	mov.w	r1, #25
 8006094:	415b      	adcs	r3, r3
 8006096:	fba0 0101 	umull	r0, r1, r0, r1
 800609a:	f7fa fddd 	bl	8000c58 <__aeabi_uldivmod>
 800609e:	fba6 2100 	umull	r2, r1, r6, r0
 80060a2:	094d      	lsrs	r5, r1, #5
 80060a4:	2164      	movs	r1, #100	; 0x64
 80060a6:	fb01 0215 	mls	r2, r1, r5, r0
 80060aa:	00d2      	lsls	r2, r2, #3
 80060ac:	3232      	adds	r2, #50	; 0x32
 80060ae:	fba6 1202 	umull	r1, r2, r6, r2
 80060b2:	f3c2 1142 	ubfx	r1, r2, #5, #3
 80060b6:	0912      	lsrs	r2, r2, #4
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 80060be:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 80060c2:	440a      	add	r2, r1
 80060c4:	609a      	str	r2, [r3, #8]
 80060c6:	e7bf      	b.n	8006048 <HAL_HalfDuplex_Init+0xa4>
    huart->Lock = HAL_UNLOCKED;
 80060c8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 80060cc:	f7fd fc74 	bl	80039b8 <HAL_UART_MspInit>
 80060d0:	e774      	b.n	8005fbc <HAL_HalfDuplex_Init+0x18>
    return HAL_ERROR;
 80060d2:	2001      	movs	r0, #1
}
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	40011000 	.word	0x40011000
 80060dc:	40011400 	.word	0x40011400
 80060e0:	51eb851f 	.word	0x51eb851f

080060e4 <HAL_UART_Transmit>:
{
 80060e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060e8:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80060ea:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
 80060ee:	2820      	cmp	r0, #32
 80060f0:	d177      	bne.n	80061e2 <HAL_UART_Transmit+0xfe>
    if ((pData == NULL) || (Size == 0U))
 80060f2:	4688      	mov	r8, r1
 80060f4:	2900      	cmp	r1, #0
 80060f6:	d040      	beq.n	800617a <HAL_UART_Transmit+0x96>
 80060f8:	4617      	mov	r7, r2
 80060fa:	2a00      	cmp	r2, #0
 80060fc:	d03d      	beq.n	800617a <HAL_UART_Transmit+0x96>
 80060fe:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 8006100:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8006104:	2b01      	cmp	r3, #1
 8006106:	d06c      	beq.n	80061e2 <HAL_UART_Transmit+0xfe>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006108:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 800610a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800610c:	f04f 0900 	mov.w	r9, #0
 8006110:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
    __HAL_LOCK(huart);
 8006114:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006118:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    tickstart = HAL_GetTick();
 800611c:	f7fd fd80 	bl	8003c20 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006120:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize = Size;
 8006122:	84a7      	strh	r7, [r4, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006124:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8006128:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800612a:	84e7      	strh	r7, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800612c:	d05c      	beq.n	80061e8 <HAL_UART_Transmit+0x104>
    while (huart->TxXferCount > 0U)
 800612e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 8006130:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 8006132:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 8006134:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 8006138:	2b00      	cmp	r3, #0
 800613a:	d07e      	beq.n	800623a <HAL_UART_Transmit+0x156>
 800613c:	6822      	ldr	r2, [r4, #0]
 800613e:	1c69      	adds	r1, r5, #1
 8006140:	d11e      	bne.n	8006180 <HAL_UART_Transmit+0x9c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006142:	6813      	ldr	r3, [r2, #0]
 8006144:	061b      	lsls	r3, r3, #24
 8006146:	d5fc      	bpl.n	8006142 <HAL_UART_Transmit+0x5e>
      if (pdata8bits == NULL)
 8006148:	f1b8 0f00 	cmp.w	r8, #0
 800614c:	d044      	beq.n	80061d8 <HAL_UART_Transmit+0xf4>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800614e:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006152:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8006154:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8006156:	3b01      	subs	r3, #1
 8006158:	b29b      	uxth	r3, r3
 800615a:	84e3      	strh	r3, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800615c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800615e:	b29b      	uxth	r3, r3
 8006160:	2b00      	cmp	r3, #0
 8006162:	d1ec      	bne.n	800613e <HAL_UART_Transmit+0x5a>
 8006164:	1c68      	adds	r0, r5, #1
 8006166:	d145      	bne.n	80061f4 <HAL_UART_Transmit+0x110>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006168:	6813      	ldr	r3, [r2, #0]
 800616a:	0659      	lsls	r1, r3, #25
 800616c:	d5fc      	bpl.n	8006168 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 800616e:	2320      	movs	r3, #32
 8006170:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 8006174:	2000      	movs	r0, #0
}
 8006176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 800617a:	2001      	movs	r0, #1
}
 800617c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006180:	6813      	ldr	r3, [r2, #0]
 8006182:	061f      	lsls	r7, r3, #24
 8006184:	d4e0      	bmi.n	8006148 <HAL_UART_Transmit+0x64>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006186:	b12d      	cbz	r5, 8006194 <HAL_UART_Transmit+0xb0>
 8006188:	f7fd fd4a 	bl	8003c20 <HAL_GetTick>
 800618c:	1b80      	subs	r0, r0, r6
 800618e:	4285      	cmp	r5, r0
 8006190:	6822      	ldr	r2, [r4, #0]
 8006192:	d2d4      	bcs.n	800613e <HAL_UART_Transmit+0x5a>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006194:	f102 030c 	add.w	r3, r2, #12
 8006198:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800619c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a0:	f102 000c 	add.w	r0, r2, #12
 80061a4:	e840 3100 	strex	r1, r3, [r0]
 80061a8:	2900      	cmp	r1, #0
 80061aa:	d1f3      	bne.n	8006194 <HAL_UART_Transmit+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ac:	f102 0314 	add.w	r3, r2, #20
 80061b0:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061b4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b8:	f102 0014 	add.w	r0, r2, #20
 80061bc:	e840 3100 	strex	r1, r3, [r0]
 80061c0:	2900      	cmp	r1, #0
 80061c2:	d1f3      	bne.n	80061ac <HAL_UART_Transmit+0xc8>
        huart->gState  = HAL_UART_STATE_READY;
 80061c4:	2320      	movs	r3, #32
 80061c6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        __HAL_UNLOCK(huart);
 80061ca:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
        huart->RxState = HAL_UART_STATE_READY;
 80061ce:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      return HAL_TIMEOUT;
 80061d2:	2003      	movs	r0, #3
}
 80061d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061d8:	f839 3b02 	ldrh.w	r3, [r9], #2
 80061dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061e0:	e7b7      	b.n	8006152 <HAL_UART_Transmit+0x6e>
    return HAL_BUSY;
 80061e2:	2002      	movs	r0, #2
}
 80061e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061e8:	6923      	ldr	r3, [r4, #16]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d19f      	bne.n	800612e <HAL_UART_Transmit+0x4a>
 80061ee:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 80061f0:	4698      	mov	r8, r3
 80061f2:	e79c      	b.n	800612e <HAL_UART_Transmit+0x4a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061f4:	6813      	ldr	r3, [r2, #0]
 80061f6:	065b      	lsls	r3, r3, #25
 80061f8:	d4b9      	bmi.n	800616e <HAL_UART_Transmit+0x8a>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80061fa:	b12d      	cbz	r5, 8006208 <HAL_UART_Transmit+0x124>
 80061fc:	f7fd fd10 	bl	8003c20 <HAL_GetTick>
 8006200:	1b80      	subs	r0, r0, r6
 8006202:	4285      	cmp	r5, r0
 8006204:	6822      	ldr	r2, [r4, #0]
 8006206:	d2ad      	bcs.n	8006164 <HAL_UART_Transmit+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006208:	f102 030c 	add.w	r3, r2, #12
 800620c:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006210:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006214:	f102 000c 	add.w	r0, r2, #12
 8006218:	e840 3100 	strex	r1, r3, [r0]
 800621c:	2900      	cmp	r1, #0
 800621e:	d1f3      	bne.n	8006208 <HAL_UART_Transmit+0x124>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006220:	f102 0314 	add.w	r3, r2, #20
 8006224:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006228:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800622c:	f102 0014 	add.w	r0, r2, #20
 8006230:	e840 3100 	strex	r1, r3, [r0]
 8006234:	2900      	cmp	r1, #0
 8006236:	d1f3      	bne.n	8006220 <HAL_UART_Transmit+0x13c>
 8006238:	e7c4      	b.n	80061c4 <HAL_UART_Transmit+0xe0>
 800623a:	6822      	ldr	r2, [r4, #0]
 800623c:	e792      	b.n	8006164 <HAL_UART_Transmit+0x80>
 800623e:	bf00      	nop

08006240 <__errno>:
 8006240:	4b01      	ldr	r3, [pc, #4]	; (8006248 <__errno+0x8>)
 8006242:	6818      	ldr	r0, [r3, #0]
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	20002014 	.word	0x20002014

0800624c <__libc_init_array>:
 800624c:	b570      	push	{r4, r5, r6, lr}
 800624e:	4d0d      	ldr	r5, [pc, #52]	; (8006284 <__libc_init_array+0x38>)
 8006250:	4c0d      	ldr	r4, [pc, #52]	; (8006288 <__libc_init_array+0x3c>)
 8006252:	1b64      	subs	r4, r4, r5
 8006254:	10a4      	asrs	r4, r4, #2
 8006256:	2600      	movs	r6, #0
 8006258:	42a6      	cmp	r6, r4
 800625a:	d109      	bne.n	8006270 <__libc_init_array+0x24>
 800625c:	4d0b      	ldr	r5, [pc, #44]	; (800628c <__libc_init_array+0x40>)
 800625e:	4c0c      	ldr	r4, [pc, #48]	; (8006290 <__libc_init_array+0x44>)
 8006260:	f004 fe04 	bl	800ae6c <_init>
 8006264:	1b64      	subs	r4, r4, r5
 8006266:	10a4      	asrs	r4, r4, #2
 8006268:	2600      	movs	r6, #0
 800626a:	42a6      	cmp	r6, r4
 800626c:	d105      	bne.n	800627a <__libc_init_array+0x2e>
 800626e:	bd70      	pop	{r4, r5, r6, pc}
 8006270:	f855 3b04 	ldr.w	r3, [r5], #4
 8006274:	4798      	blx	r3
 8006276:	3601      	adds	r6, #1
 8006278:	e7ee      	b.n	8006258 <__libc_init_array+0xc>
 800627a:	f855 3b04 	ldr.w	r3, [r5], #4
 800627e:	4798      	blx	r3
 8006280:	3601      	adds	r6, #1
 8006282:	e7f2      	b.n	800626a <__libc_init_array+0x1e>
 8006284:	0800b660 	.word	0x0800b660
 8006288:	0800b660 	.word	0x0800b660
 800628c:	0800b660 	.word	0x0800b660
 8006290:	0800b664 	.word	0x0800b664

08006294 <memset>:
 8006294:	4402      	add	r2, r0
 8006296:	4603      	mov	r3, r0
 8006298:	4293      	cmp	r3, r2
 800629a:	d100      	bne.n	800629e <memset+0xa>
 800629c:	4770      	bx	lr
 800629e:	f803 1b01 	strb.w	r1, [r3], #1
 80062a2:	e7f9      	b.n	8006298 <memset+0x4>

080062a4 <__cvt>:
 80062a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062a8:	ec55 4b10 	vmov	r4, r5, d0
 80062ac:	2d00      	cmp	r5, #0
 80062ae:	460e      	mov	r6, r1
 80062b0:	4619      	mov	r1, r3
 80062b2:	462b      	mov	r3, r5
 80062b4:	bfbb      	ittet	lt
 80062b6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80062ba:	461d      	movlt	r5, r3
 80062bc:	2300      	movge	r3, #0
 80062be:	232d      	movlt	r3, #45	; 0x2d
 80062c0:	700b      	strb	r3, [r1, #0]
 80062c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062c4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80062c8:	4691      	mov	r9, r2
 80062ca:	f023 0820 	bic.w	r8, r3, #32
 80062ce:	bfbc      	itt	lt
 80062d0:	4622      	movlt	r2, r4
 80062d2:	4614      	movlt	r4, r2
 80062d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062d8:	d005      	beq.n	80062e6 <__cvt+0x42>
 80062da:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80062de:	d100      	bne.n	80062e2 <__cvt+0x3e>
 80062e0:	3601      	adds	r6, #1
 80062e2:	2102      	movs	r1, #2
 80062e4:	e000      	b.n	80062e8 <__cvt+0x44>
 80062e6:	2103      	movs	r1, #3
 80062e8:	ab03      	add	r3, sp, #12
 80062ea:	9301      	str	r3, [sp, #4]
 80062ec:	ab02      	add	r3, sp, #8
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	ec45 4b10 	vmov	d0, r4, r5
 80062f4:	4653      	mov	r3, sl
 80062f6:	4632      	mov	r2, r6
 80062f8:	f000 fcea 	bl	8006cd0 <_dtoa_r>
 80062fc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006300:	4607      	mov	r7, r0
 8006302:	d102      	bne.n	800630a <__cvt+0x66>
 8006304:	f019 0f01 	tst.w	r9, #1
 8006308:	d022      	beq.n	8006350 <__cvt+0xac>
 800630a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800630e:	eb07 0906 	add.w	r9, r7, r6
 8006312:	d110      	bne.n	8006336 <__cvt+0x92>
 8006314:	783b      	ldrb	r3, [r7, #0]
 8006316:	2b30      	cmp	r3, #48	; 0x30
 8006318:	d10a      	bne.n	8006330 <__cvt+0x8c>
 800631a:	2200      	movs	r2, #0
 800631c:	2300      	movs	r3, #0
 800631e:	4620      	mov	r0, r4
 8006320:	4629      	mov	r1, r5
 8006322:	f7fa fbd9 	bl	8000ad8 <__aeabi_dcmpeq>
 8006326:	b918      	cbnz	r0, 8006330 <__cvt+0x8c>
 8006328:	f1c6 0601 	rsb	r6, r6, #1
 800632c:	f8ca 6000 	str.w	r6, [sl]
 8006330:	f8da 3000 	ldr.w	r3, [sl]
 8006334:	4499      	add	r9, r3
 8006336:	2200      	movs	r2, #0
 8006338:	2300      	movs	r3, #0
 800633a:	4620      	mov	r0, r4
 800633c:	4629      	mov	r1, r5
 800633e:	f7fa fbcb 	bl	8000ad8 <__aeabi_dcmpeq>
 8006342:	b108      	cbz	r0, 8006348 <__cvt+0xa4>
 8006344:	f8cd 900c 	str.w	r9, [sp, #12]
 8006348:	2230      	movs	r2, #48	; 0x30
 800634a:	9b03      	ldr	r3, [sp, #12]
 800634c:	454b      	cmp	r3, r9
 800634e:	d307      	bcc.n	8006360 <__cvt+0xbc>
 8006350:	9b03      	ldr	r3, [sp, #12]
 8006352:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006354:	1bdb      	subs	r3, r3, r7
 8006356:	4638      	mov	r0, r7
 8006358:	6013      	str	r3, [r2, #0]
 800635a:	b004      	add	sp, #16
 800635c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006360:	1c59      	adds	r1, r3, #1
 8006362:	9103      	str	r1, [sp, #12]
 8006364:	701a      	strb	r2, [r3, #0]
 8006366:	e7f0      	b.n	800634a <__cvt+0xa6>

08006368 <__exponent>:
 8006368:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800636a:	4603      	mov	r3, r0
 800636c:	2900      	cmp	r1, #0
 800636e:	bfb8      	it	lt
 8006370:	4249      	neglt	r1, r1
 8006372:	f803 2b02 	strb.w	r2, [r3], #2
 8006376:	bfb4      	ite	lt
 8006378:	222d      	movlt	r2, #45	; 0x2d
 800637a:	222b      	movge	r2, #43	; 0x2b
 800637c:	2909      	cmp	r1, #9
 800637e:	7042      	strb	r2, [r0, #1]
 8006380:	dd2a      	ble.n	80063d8 <__exponent+0x70>
 8006382:	f10d 0407 	add.w	r4, sp, #7
 8006386:	46a4      	mov	ip, r4
 8006388:	270a      	movs	r7, #10
 800638a:	46a6      	mov	lr, r4
 800638c:	460a      	mov	r2, r1
 800638e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006392:	fb07 1516 	mls	r5, r7, r6, r1
 8006396:	3530      	adds	r5, #48	; 0x30
 8006398:	2a63      	cmp	r2, #99	; 0x63
 800639a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800639e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80063a2:	4631      	mov	r1, r6
 80063a4:	dcf1      	bgt.n	800638a <__exponent+0x22>
 80063a6:	3130      	adds	r1, #48	; 0x30
 80063a8:	f1ae 0502 	sub.w	r5, lr, #2
 80063ac:	f804 1c01 	strb.w	r1, [r4, #-1]
 80063b0:	1c44      	adds	r4, r0, #1
 80063b2:	4629      	mov	r1, r5
 80063b4:	4561      	cmp	r1, ip
 80063b6:	d30a      	bcc.n	80063ce <__exponent+0x66>
 80063b8:	f10d 0209 	add.w	r2, sp, #9
 80063bc:	eba2 020e 	sub.w	r2, r2, lr
 80063c0:	4565      	cmp	r5, ip
 80063c2:	bf88      	it	hi
 80063c4:	2200      	movhi	r2, #0
 80063c6:	4413      	add	r3, r2
 80063c8:	1a18      	subs	r0, r3, r0
 80063ca:	b003      	add	sp, #12
 80063cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80063d2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80063d6:	e7ed      	b.n	80063b4 <__exponent+0x4c>
 80063d8:	2330      	movs	r3, #48	; 0x30
 80063da:	3130      	adds	r1, #48	; 0x30
 80063dc:	7083      	strb	r3, [r0, #2]
 80063de:	70c1      	strb	r1, [r0, #3]
 80063e0:	1d03      	adds	r3, r0, #4
 80063e2:	e7f1      	b.n	80063c8 <__exponent+0x60>

080063e4 <_printf_float>:
 80063e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e8:	ed2d 8b02 	vpush	{d8}
 80063ec:	b08d      	sub	sp, #52	; 0x34
 80063ee:	460c      	mov	r4, r1
 80063f0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80063f4:	4616      	mov	r6, r2
 80063f6:	461f      	mov	r7, r3
 80063f8:	4605      	mov	r5, r0
 80063fa:	f001 fa55 	bl	80078a8 <_localeconv_r>
 80063fe:	f8d0 a000 	ldr.w	sl, [r0]
 8006402:	4650      	mov	r0, sl
 8006404:	f7f9 feec 	bl	80001e0 <strlen>
 8006408:	2300      	movs	r3, #0
 800640a:	930a      	str	r3, [sp, #40]	; 0x28
 800640c:	6823      	ldr	r3, [r4, #0]
 800640e:	9305      	str	r3, [sp, #20]
 8006410:	f8d8 3000 	ldr.w	r3, [r8]
 8006414:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006418:	3307      	adds	r3, #7
 800641a:	f023 0307 	bic.w	r3, r3, #7
 800641e:	f103 0208 	add.w	r2, r3, #8
 8006422:	f8c8 2000 	str.w	r2, [r8]
 8006426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800642e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006432:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006436:	9307      	str	r3, [sp, #28]
 8006438:	f8cd 8018 	str.w	r8, [sp, #24]
 800643c:	ee08 0a10 	vmov	s16, r0
 8006440:	4b9f      	ldr	r3, [pc, #636]	; (80066c0 <_printf_float+0x2dc>)
 8006442:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006446:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800644a:	f7fa fb77 	bl	8000b3c <__aeabi_dcmpun>
 800644e:	bb88      	cbnz	r0, 80064b4 <_printf_float+0xd0>
 8006450:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006454:	4b9a      	ldr	r3, [pc, #616]	; (80066c0 <_printf_float+0x2dc>)
 8006456:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800645a:	f7fa fb51 	bl	8000b00 <__aeabi_dcmple>
 800645e:	bb48      	cbnz	r0, 80064b4 <_printf_float+0xd0>
 8006460:	2200      	movs	r2, #0
 8006462:	2300      	movs	r3, #0
 8006464:	4640      	mov	r0, r8
 8006466:	4649      	mov	r1, r9
 8006468:	f7fa fb40 	bl	8000aec <__aeabi_dcmplt>
 800646c:	b110      	cbz	r0, 8006474 <_printf_float+0x90>
 800646e:	232d      	movs	r3, #45	; 0x2d
 8006470:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006474:	4b93      	ldr	r3, [pc, #588]	; (80066c4 <_printf_float+0x2e0>)
 8006476:	4894      	ldr	r0, [pc, #592]	; (80066c8 <_printf_float+0x2e4>)
 8006478:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800647c:	bf94      	ite	ls
 800647e:	4698      	movls	r8, r3
 8006480:	4680      	movhi	r8, r0
 8006482:	2303      	movs	r3, #3
 8006484:	6123      	str	r3, [r4, #16]
 8006486:	9b05      	ldr	r3, [sp, #20]
 8006488:	f023 0204 	bic.w	r2, r3, #4
 800648c:	6022      	str	r2, [r4, #0]
 800648e:	f04f 0900 	mov.w	r9, #0
 8006492:	9700      	str	r7, [sp, #0]
 8006494:	4633      	mov	r3, r6
 8006496:	aa0b      	add	r2, sp, #44	; 0x2c
 8006498:	4621      	mov	r1, r4
 800649a:	4628      	mov	r0, r5
 800649c:	f000 f9d8 	bl	8006850 <_printf_common>
 80064a0:	3001      	adds	r0, #1
 80064a2:	f040 8090 	bne.w	80065c6 <_printf_float+0x1e2>
 80064a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064aa:	b00d      	add	sp, #52	; 0x34
 80064ac:	ecbd 8b02 	vpop	{d8}
 80064b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064b4:	4642      	mov	r2, r8
 80064b6:	464b      	mov	r3, r9
 80064b8:	4640      	mov	r0, r8
 80064ba:	4649      	mov	r1, r9
 80064bc:	f7fa fb3e 	bl	8000b3c <__aeabi_dcmpun>
 80064c0:	b140      	cbz	r0, 80064d4 <_printf_float+0xf0>
 80064c2:	464b      	mov	r3, r9
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	bfbc      	itt	lt
 80064c8:	232d      	movlt	r3, #45	; 0x2d
 80064ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80064ce:	487f      	ldr	r0, [pc, #508]	; (80066cc <_printf_float+0x2e8>)
 80064d0:	4b7f      	ldr	r3, [pc, #508]	; (80066d0 <_printf_float+0x2ec>)
 80064d2:	e7d1      	b.n	8006478 <_printf_float+0x94>
 80064d4:	6863      	ldr	r3, [r4, #4]
 80064d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80064da:	9206      	str	r2, [sp, #24]
 80064dc:	1c5a      	adds	r2, r3, #1
 80064de:	d13f      	bne.n	8006560 <_printf_float+0x17c>
 80064e0:	2306      	movs	r3, #6
 80064e2:	6063      	str	r3, [r4, #4]
 80064e4:	9b05      	ldr	r3, [sp, #20]
 80064e6:	6861      	ldr	r1, [r4, #4]
 80064e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80064ec:	2300      	movs	r3, #0
 80064ee:	9303      	str	r3, [sp, #12]
 80064f0:	ab0a      	add	r3, sp, #40	; 0x28
 80064f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80064f6:	ab09      	add	r3, sp, #36	; 0x24
 80064f8:	ec49 8b10 	vmov	d0, r8, r9
 80064fc:	9300      	str	r3, [sp, #0]
 80064fe:	6022      	str	r2, [r4, #0]
 8006500:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006504:	4628      	mov	r0, r5
 8006506:	f7ff fecd 	bl	80062a4 <__cvt>
 800650a:	9b06      	ldr	r3, [sp, #24]
 800650c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800650e:	2b47      	cmp	r3, #71	; 0x47
 8006510:	4680      	mov	r8, r0
 8006512:	d108      	bne.n	8006526 <_printf_float+0x142>
 8006514:	1cc8      	adds	r0, r1, #3
 8006516:	db02      	blt.n	800651e <_printf_float+0x13a>
 8006518:	6863      	ldr	r3, [r4, #4]
 800651a:	4299      	cmp	r1, r3
 800651c:	dd41      	ble.n	80065a2 <_printf_float+0x1be>
 800651e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006522:	fa5f fb8b 	uxtb.w	fp, fp
 8006526:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800652a:	d820      	bhi.n	800656e <_printf_float+0x18a>
 800652c:	3901      	subs	r1, #1
 800652e:	465a      	mov	r2, fp
 8006530:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006534:	9109      	str	r1, [sp, #36]	; 0x24
 8006536:	f7ff ff17 	bl	8006368 <__exponent>
 800653a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800653c:	1813      	adds	r3, r2, r0
 800653e:	2a01      	cmp	r2, #1
 8006540:	4681      	mov	r9, r0
 8006542:	6123      	str	r3, [r4, #16]
 8006544:	dc02      	bgt.n	800654c <_printf_float+0x168>
 8006546:	6822      	ldr	r2, [r4, #0]
 8006548:	07d2      	lsls	r2, r2, #31
 800654a:	d501      	bpl.n	8006550 <_printf_float+0x16c>
 800654c:	3301      	adds	r3, #1
 800654e:	6123      	str	r3, [r4, #16]
 8006550:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006554:	2b00      	cmp	r3, #0
 8006556:	d09c      	beq.n	8006492 <_printf_float+0xae>
 8006558:	232d      	movs	r3, #45	; 0x2d
 800655a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800655e:	e798      	b.n	8006492 <_printf_float+0xae>
 8006560:	9a06      	ldr	r2, [sp, #24]
 8006562:	2a47      	cmp	r2, #71	; 0x47
 8006564:	d1be      	bne.n	80064e4 <_printf_float+0x100>
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1bc      	bne.n	80064e4 <_printf_float+0x100>
 800656a:	2301      	movs	r3, #1
 800656c:	e7b9      	b.n	80064e2 <_printf_float+0xfe>
 800656e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006572:	d118      	bne.n	80065a6 <_printf_float+0x1c2>
 8006574:	2900      	cmp	r1, #0
 8006576:	6863      	ldr	r3, [r4, #4]
 8006578:	dd0b      	ble.n	8006592 <_printf_float+0x1ae>
 800657a:	6121      	str	r1, [r4, #16]
 800657c:	b913      	cbnz	r3, 8006584 <_printf_float+0x1a0>
 800657e:	6822      	ldr	r2, [r4, #0]
 8006580:	07d0      	lsls	r0, r2, #31
 8006582:	d502      	bpl.n	800658a <_printf_float+0x1a6>
 8006584:	3301      	adds	r3, #1
 8006586:	440b      	add	r3, r1
 8006588:	6123      	str	r3, [r4, #16]
 800658a:	65a1      	str	r1, [r4, #88]	; 0x58
 800658c:	f04f 0900 	mov.w	r9, #0
 8006590:	e7de      	b.n	8006550 <_printf_float+0x16c>
 8006592:	b913      	cbnz	r3, 800659a <_printf_float+0x1b6>
 8006594:	6822      	ldr	r2, [r4, #0]
 8006596:	07d2      	lsls	r2, r2, #31
 8006598:	d501      	bpl.n	800659e <_printf_float+0x1ba>
 800659a:	3302      	adds	r3, #2
 800659c:	e7f4      	b.n	8006588 <_printf_float+0x1a4>
 800659e:	2301      	movs	r3, #1
 80065a0:	e7f2      	b.n	8006588 <_printf_float+0x1a4>
 80065a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80065a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065a8:	4299      	cmp	r1, r3
 80065aa:	db05      	blt.n	80065b8 <_printf_float+0x1d4>
 80065ac:	6823      	ldr	r3, [r4, #0]
 80065ae:	6121      	str	r1, [r4, #16]
 80065b0:	07d8      	lsls	r0, r3, #31
 80065b2:	d5ea      	bpl.n	800658a <_printf_float+0x1a6>
 80065b4:	1c4b      	adds	r3, r1, #1
 80065b6:	e7e7      	b.n	8006588 <_printf_float+0x1a4>
 80065b8:	2900      	cmp	r1, #0
 80065ba:	bfd4      	ite	le
 80065bc:	f1c1 0202 	rsble	r2, r1, #2
 80065c0:	2201      	movgt	r2, #1
 80065c2:	4413      	add	r3, r2
 80065c4:	e7e0      	b.n	8006588 <_printf_float+0x1a4>
 80065c6:	6823      	ldr	r3, [r4, #0]
 80065c8:	055a      	lsls	r2, r3, #21
 80065ca:	d407      	bmi.n	80065dc <_printf_float+0x1f8>
 80065cc:	6923      	ldr	r3, [r4, #16]
 80065ce:	4642      	mov	r2, r8
 80065d0:	4631      	mov	r1, r6
 80065d2:	4628      	mov	r0, r5
 80065d4:	47b8      	blx	r7
 80065d6:	3001      	adds	r0, #1
 80065d8:	d12c      	bne.n	8006634 <_printf_float+0x250>
 80065da:	e764      	b.n	80064a6 <_printf_float+0xc2>
 80065dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80065e0:	f240 80e0 	bls.w	80067a4 <_printf_float+0x3c0>
 80065e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065e8:	2200      	movs	r2, #0
 80065ea:	2300      	movs	r3, #0
 80065ec:	f7fa fa74 	bl	8000ad8 <__aeabi_dcmpeq>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	d034      	beq.n	800665e <_printf_float+0x27a>
 80065f4:	4a37      	ldr	r2, [pc, #220]	; (80066d4 <_printf_float+0x2f0>)
 80065f6:	2301      	movs	r3, #1
 80065f8:	4631      	mov	r1, r6
 80065fa:	4628      	mov	r0, r5
 80065fc:	47b8      	blx	r7
 80065fe:	3001      	adds	r0, #1
 8006600:	f43f af51 	beq.w	80064a6 <_printf_float+0xc2>
 8006604:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006608:	429a      	cmp	r2, r3
 800660a:	db02      	blt.n	8006612 <_printf_float+0x22e>
 800660c:	6823      	ldr	r3, [r4, #0]
 800660e:	07d8      	lsls	r0, r3, #31
 8006610:	d510      	bpl.n	8006634 <_printf_float+0x250>
 8006612:	ee18 3a10 	vmov	r3, s16
 8006616:	4652      	mov	r2, sl
 8006618:	4631      	mov	r1, r6
 800661a:	4628      	mov	r0, r5
 800661c:	47b8      	blx	r7
 800661e:	3001      	adds	r0, #1
 8006620:	f43f af41 	beq.w	80064a6 <_printf_float+0xc2>
 8006624:	f04f 0800 	mov.w	r8, #0
 8006628:	f104 091a 	add.w	r9, r4, #26
 800662c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800662e:	3b01      	subs	r3, #1
 8006630:	4543      	cmp	r3, r8
 8006632:	dc09      	bgt.n	8006648 <_printf_float+0x264>
 8006634:	6823      	ldr	r3, [r4, #0]
 8006636:	079b      	lsls	r3, r3, #30
 8006638:	f100 8105 	bmi.w	8006846 <_printf_float+0x462>
 800663c:	68e0      	ldr	r0, [r4, #12]
 800663e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006640:	4298      	cmp	r0, r3
 8006642:	bfb8      	it	lt
 8006644:	4618      	movlt	r0, r3
 8006646:	e730      	b.n	80064aa <_printf_float+0xc6>
 8006648:	2301      	movs	r3, #1
 800664a:	464a      	mov	r2, r9
 800664c:	4631      	mov	r1, r6
 800664e:	4628      	mov	r0, r5
 8006650:	47b8      	blx	r7
 8006652:	3001      	adds	r0, #1
 8006654:	f43f af27 	beq.w	80064a6 <_printf_float+0xc2>
 8006658:	f108 0801 	add.w	r8, r8, #1
 800665c:	e7e6      	b.n	800662c <_printf_float+0x248>
 800665e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006660:	2b00      	cmp	r3, #0
 8006662:	dc39      	bgt.n	80066d8 <_printf_float+0x2f4>
 8006664:	4a1b      	ldr	r2, [pc, #108]	; (80066d4 <_printf_float+0x2f0>)
 8006666:	2301      	movs	r3, #1
 8006668:	4631      	mov	r1, r6
 800666a:	4628      	mov	r0, r5
 800666c:	47b8      	blx	r7
 800666e:	3001      	adds	r0, #1
 8006670:	f43f af19 	beq.w	80064a6 <_printf_float+0xc2>
 8006674:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006678:	4313      	orrs	r3, r2
 800667a:	d102      	bne.n	8006682 <_printf_float+0x29e>
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	07d9      	lsls	r1, r3, #31
 8006680:	d5d8      	bpl.n	8006634 <_printf_float+0x250>
 8006682:	ee18 3a10 	vmov	r3, s16
 8006686:	4652      	mov	r2, sl
 8006688:	4631      	mov	r1, r6
 800668a:	4628      	mov	r0, r5
 800668c:	47b8      	blx	r7
 800668e:	3001      	adds	r0, #1
 8006690:	f43f af09 	beq.w	80064a6 <_printf_float+0xc2>
 8006694:	f04f 0900 	mov.w	r9, #0
 8006698:	f104 0a1a 	add.w	sl, r4, #26
 800669c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800669e:	425b      	negs	r3, r3
 80066a0:	454b      	cmp	r3, r9
 80066a2:	dc01      	bgt.n	80066a8 <_printf_float+0x2c4>
 80066a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066a6:	e792      	b.n	80065ce <_printf_float+0x1ea>
 80066a8:	2301      	movs	r3, #1
 80066aa:	4652      	mov	r2, sl
 80066ac:	4631      	mov	r1, r6
 80066ae:	4628      	mov	r0, r5
 80066b0:	47b8      	blx	r7
 80066b2:	3001      	adds	r0, #1
 80066b4:	f43f aef7 	beq.w	80064a6 <_printf_float+0xc2>
 80066b8:	f109 0901 	add.w	r9, r9, #1
 80066bc:	e7ee      	b.n	800669c <_printf_float+0x2b8>
 80066be:	bf00      	nop
 80066c0:	7fefffff 	.word	0x7fefffff
 80066c4:	0800b020 	.word	0x0800b020
 80066c8:	0800b024 	.word	0x0800b024
 80066cc:	0800b02c 	.word	0x0800b02c
 80066d0:	0800b028 	.word	0x0800b028
 80066d4:	0800b030 	.word	0x0800b030
 80066d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066dc:	429a      	cmp	r2, r3
 80066de:	bfa8      	it	ge
 80066e0:	461a      	movge	r2, r3
 80066e2:	2a00      	cmp	r2, #0
 80066e4:	4691      	mov	r9, r2
 80066e6:	dc37      	bgt.n	8006758 <_printf_float+0x374>
 80066e8:	f04f 0b00 	mov.w	fp, #0
 80066ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066f0:	f104 021a 	add.w	r2, r4, #26
 80066f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066f6:	9305      	str	r3, [sp, #20]
 80066f8:	eba3 0309 	sub.w	r3, r3, r9
 80066fc:	455b      	cmp	r3, fp
 80066fe:	dc33      	bgt.n	8006768 <_printf_float+0x384>
 8006700:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006704:	429a      	cmp	r2, r3
 8006706:	db3b      	blt.n	8006780 <_printf_float+0x39c>
 8006708:	6823      	ldr	r3, [r4, #0]
 800670a:	07da      	lsls	r2, r3, #31
 800670c:	d438      	bmi.n	8006780 <_printf_float+0x39c>
 800670e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006710:	9b05      	ldr	r3, [sp, #20]
 8006712:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	eba2 0901 	sub.w	r9, r2, r1
 800671a:	4599      	cmp	r9, r3
 800671c:	bfa8      	it	ge
 800671e:	4699      	movge	r9, r3
 8006720:	f1b9 0f00 	cmp.w	r9, #0
 8006724:	dc35      	bgt.n	8006792 <_printf_float+0x3ae>
 8006726:	f04f 0800 	mov.w	r8, #0
 800672a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800672e:	f104 0a1a 	add.w	sl, r4, #26
 8006732:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006736:	1a9b      	subs	r3, r3, r2
 8006738:	eba3 0309 	sub.w	r3, r3, r9
 800673c:	4543      	cmp	r3, r8
 800673e:	f77f af79 	ble.w	8006634 <_printf_float+0x250>
 8006742:	2301      	movs	r3, #1
 8006744:	4652      	mov	r2, sl
 8006746:	4631      	mov	r1, r6
 8006748:	4628      	mov	r0, r5
 800674a:	47b8      	blx	r7
 800674c:	3001      	adds	r0, #1
 800674e:	f43f aeaa 	beq.w	80064a6 <_printf_float+0xc2>
 8006752:	f108 0801 	add.w	r8, r8, #1
 8006756:	e7ec      	b.n	8006732 <_printf_float+0x34e>
 8006758:	4613      	mov	r3, r2
 800675a:	4631      	mov	r1, r6
 800675c:	4642      	mov	r2, r8
 800675e:	4628      	mov	r0, r5
 8006760:	47b8      	blx	r7
 8006762:	3001      	adds	r0, #1
 8006764:	d1c0      	bne.n	80066e8 <_printf_float+0x304>
 8006766:	e69e      	b.n	80064a6 <_printf_float+0xc2>
 8006768:	2301      	movs	r3, #1
 800676a:	4631      	mov	r1, r6
 800676c:	4628      	mov	r0, r5
 800676e:	9205      	str	r2, [sp, #20]
 8006770:	47b8      	blx	r7
 8006772:	3001      	adds	r0, #1
 8006774:	f43f ae97 	beq.w	80064a6 <_printf_float+0xc2>
 8006778:	9a05      	ldr	r2, [sp, #20]
 800677a:	f10b 0b01 	add.w	fp, fp, #1
 800677e:	e7b9      	b.n	80066f4 <_printf_float+0x310>
 8006780:	ee18 3a10 	vmov	r3, s16
 8006784:	4652      	mov	r2, sl
 8006786:	4631      	mov	r1, r6
 8006788:	4628      	mov	r0, r5
 800678a:	47b8      	blx	r7
 800678c:	3001      	adds	r0, #1
 800678e:	d1be      	bne.n	800670e <_printf_float+0x32a>
 8006790:	e689      	b.n	80064a6 <_printf_float+0xc2>
 8006792:	9a05      	ldr	r2, [sp, #20]
 8006794:	464b      	mov	r3, r9
 8006796:	4442      	add	r2, r8
 8006798:	4631      	mov	r1, r6
 800679a:	4628      	mov	r0, r5
 800679c:	47b8      	blx	r7
 800679e:	3001      	adds	r0, #1
 80067a0:	d1c1      	bne.n	8006726 <_printf_float+0x342>
 80067a2:	e680      	b.n	80064a6 <_printf_float+0xc2>
 80067a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067a6:	2a01      	cmp	r2, #1
 80067a8:	dc01      	bgt.n	80067ae <_printf_float+0x3ca>
 80067aa:	07db      	lsls	r3, r3, #31
 80067ac:	d538      	bpl.n	8006820 <_printf_float+0x43c>
 80067ae:	2301      	movs	r3, #1
 80067b0:	4642      	mov	r2, r8
 80067b2:	4631      	mov	r1, r6
 80067b4:	4628      	mov	r0, r5
 80067b6:	47b8      	blx	r7
 80067b8:	3001      	adds	r0, #1
 80067ba:	f43f ae74 	beq.w	80064a6 <_printf_float+0xc2>
 80067be:	ee18 3a10 	vmov	r3, s16
 80067c2:	4652      	mov	r2, sl
 80067c4:	4631      	mov	r1, r6
 80067c6:	4628      	mov	r0, r5
 80067c8:	47b8      	blx	r7
 80067ca:	3001      	adds	r0, #1
 80067cc:	f43f ae6b 	beq.w	80064a6 <_printf_float+0xc2>
 80067d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80067d4:	2200      	movs	r2, #0
 80067d6:	2300      	movs	r3, #0
 80067d8:	f7fa f97e 	bl	8000ad8 <__aeabi_dcmpeq>
 80067dc:	b9d8      	cbnz	r0, 8006816 <_printf_float+0x432>
 80067de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067e0:	f108 0201 	add.w	r2, r8, #1
 80067e4:	3b01      	subs	r3, #1
 80067e6:	4631      	mov	r1, r6
 80067e8:	4628      	mov	r0, r5
 80067ea:	47b8      	blx	r7
 80067ec:	3001      	adds	r0, #1
 80067ee:	d10e      	bne.n	800680e <_printf_float+0x42a>
 80067f0:	e659      	b.n	80064a6 <_printf_float+0xc2>
 80067f2:	2301      	movs	r3, #1
 80067f4:	4652      	mov	r2, sl
 80067f6:	4631      	mov	r1, r6
 80067f8:	4628      	mov	r0, r5
 80067fa:	47b8      	blx	r7
 80067fc:	3001      	adds	r0, #1
 80067fe:	f43f ae52 	beq.w	80064a6 <_printf_float+0xc2>
 8006802:	f108 0801 	add.w	r8, r8, #1
 8006806:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006808:	3b01      	subs	r3, #1
 800680a:	4543      	cmp	r3, r8
 800680c:	dcf1      	bgt.n	80067f2 <_printf_float+0x40e>
 800680e:	464b      	mov	r3, r9
 8006810:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006814:	e6dc      	b.n	80065d0 <_printf_float+0x1ec>
 8006816:	f04f 0800 	mov.w	r8, #0
 800681a:	f104 0a1a 	add.w	sl, r4, #26
 800681e:	e7f2      	b.n	8006806 <_printf_float+0x422>
 8006820:	2301      	movs	r3, #1
 8006822:	4642      	mov	r2, r8
 8006824:	e7df      	b.n	80067e6 <_printf_float+0x402>
 8006826:	2301      	movs	r3, #1
 8006828:	464a      	mov	r2, r9
 800682a:	4631      	mov	r1, r6
 800682c:	4628      	mov	r0, r5
 800682e:	47b8      	blx	r7
 8006830:	3001      	adds	r0, #1
 8006832:	f43f ae38 	beq.w	80064a6 <_printf_float+0xc2>
 8006836:	f108 0801 	add.w	r8, r8, #1
 800683a:	68e3      	ldr	r3, [r4, #12]
 800683c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800683e:	1a5b      	subs	r3, r3, r1
 8006840:	4543      	cmp	r3, r8
 8006842:	dcf0      	bgt.n	8006826 <_printf_float+0x442>
 8006844:	e6fa      	b.n	800663c <_printf_float+0x258>
 8006846:	f04f 0800 	mov.w	r8, #0
 800684a:	f104 0919 	add.w	r9, r4, #25
 800684e:	e7f4      	b.n	800683a <_printf_float+0x456>

08006850 <_printf_common>:
 8006850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006854:	4616      	mov	r6, r2
 8006856:	4699      	mov	r9, r3
 8006858:	688a      	ldr	r2, [r1, #8]
 800685a:	690b      	ldr	r3, [r1, #16]
 800685c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006860:	4293      	cmp	r3, r2
 8006862:	bfb8      	it	lt
 8006864:	4613      	movlt	r3, r2
 8006866:	6033      	str	r3, [r6, #0]
 8006868:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800686c:	4607      	mov	r7, r0
 800686e:	460c      	mov	r4, r1
 8006870:	b10a      	cbz	r2, 8006876 <_printf_common+0x26>
 8006872:	3301      	adds	r3, #1
 8006874:	6033      	str	r3, [r6, #0]
 8006876:	6823      	ldr	r3, [r4, #0]
 8006878:	0699      	lsls	r1, r3, #26
 800687a:	bf42      	ittt	mi
 800687c:	6833      	ldrmi	r3, [r6, #0]
 800687e:	3302      	addmi	r3, #2
 8006880:	6033      	strmi	r3, [r6, #0]
 8006882:	6825      	ldr	r5, [r4, #0]
 8006884:	f015 0506 	ands.w	r5, r5, #6
 8006888:	d106      	bne.n	8006898 <_printf_common+0x48>
 800688a:	f104 0a19 	add.w	sl, r4, #25
 800688e:	68e3      	ldr	r3, [r4, #12]
 8006890:	6832      	ldr	r2, [r6, #0]
 8006892:	1a9b      	subs	r3, r3, r2
 8006894:	42ab      	cmp	r3, r5
 8006896:	dc26      	bgt.n	80068e6 <_printf_common+0x96>
 8006898:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800689c:	1e13      	subs	r3, r2, #0
 800689e:	6822      	ldr	r2, [r4, #0]
 80068a0:	bf18      	it	ne
 80068a2:	2301      	movne	r3, #1
 80068a4:	0692      	lsls	r2, r2, #26
 80068a6:	d42b      	bmi.n	8006900 <_printf_common+0xb0>
 80068a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80068ac:	4649      	mov	r1, r9
 80068ae:	4638      	mov	r0, r7
 80068b0:	47c0      	blx	r8
 80068b2:	3001      	adds	r0, #1
 80068b4:	d01e      	beq.n	80068f4 <_printf_common+0xa4>
 80068b6:	6823      	ldr	r3, [r4, #0]
 80068b8:	68e5      	ldr	r5, [r4, #12]
 80068ba:	6832      	ldr	r2, [r6, #0]
 80068bc:	f003 0306 	and.w	r3, r3, #6
 80068c0:	2b04      	cmp	r3, #4
 80068c2:	bf08      	it	eq
 80068c4:	1aad      	subeq	r5, r5, r2
 80068c6:	68a3      	ldr	r3, [r4, #8]
 80068c8:	6922      	ldr	r2, [r4, #16]
 80068ca:	bf0c      	ite	eq
 80068cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068d0:	2500      	movne	r5, #0
 80068d2:	4293      	cmp	r3, r2
 80068d4:	bfc4      	itt	gt
 80068d6:	1a9b      	subgt	r3, r3, r2
 80068d8:	18ed      	addgt	r5, r5, r3
 80068da:	2600      	movs	r6, #0
 80068dc:	341a      	adds	r4, #26
 80068de:	42b5      	cmp	r5, r6
 80068e0:	d11a      	bne.n	8006918 <_printf_common+0xc8>
 80068e2:	2000      	movs	r0, #0
 80068e4:	e008      	b.n	80068f8 <_printf_common+0xa8>
 80068e6:	2301      	movs	r3, #1
 80068e8:	4652      	mov	r2, sl
 80068ea:	4649      	mov	r1, r9
 80068ec:	4638      	mov	r0, r7
 80068ee:	47c0      	blx	r8
 80068f0:	3001      	adds	r0, #1
 80068f2:	d103      	bne.n	80068fc <_printf_common+0xac>
 80068f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80068f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068fc:	3501      	adds	r5, #1
 80068fe:	e7c6      	b.n	800688e <_printf_common+0x3e>
 8006900:	18e1      	adds	r1, r4, r3
 8006902:	1c5a      	adds	r2, r3, #1
 8006904:	2030      	movs	r0, #48	; 0x30
 8006906:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800690a:	4422      	add	r2, r4
 800690c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006910:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006914:	3302      	adds	r3, #2
 8006916:	e7c7      	b.n	80068a8 <_printf_common+0x58>
 8006918:	2301      	movs	r3, #1
 800691a:	4622      	mov	r2, r4
 800691c:	4649      	mov	r1, r9
 800691e:	4638      	mov	r0, r7
 8006920:	47c0      	blx	r8
 8006922:	3001      	adds	r0, #1
 8006924:	d0e6      	beq.n	80068f4 <_printf_common+0xa4>
 8006926:	3601      	adds	r6, #1
 8006928:	e7d9      	b.n	80068de <_printf_common+0x8e>
	...

0800692c <_printf_i>:
 800692c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006930:	460c      	mov	r4, r1
 8006932:	4691      	mov	r9, r2
 8006934:	7e27      	ldrb	r7, [r4, #24]
 8006936:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006938:	2f78      	cmp	r7, #120	; 0x78
 800693a:	4680      	mov	r8, r0
 800693c:	469a      	mov	sl, r3
 800693e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006942:	d807      	bhi.n	8006954 <_printf_i+0x28>
 8006944:	2f62      	cmp	r7, #98	; 0x62
 8006946:	d80a      	bhi.n	800695e <_printf_i+0x32>
 8006948:	2f00      	cmp	r7, #0
 800694a:	f000 80d8 	beq.w	8006afe <_printf_i+0x1d2>
 800694e:	2f58      	cmp	r7, #88	; 0x58
 8006950:	f000 80a3 	beq.w	8006a9a <_printf_i+0x16e>
 8006954:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006958:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800695c:	e03a      	b.n	80069d4 <_printf_i+0xa8>
 800695e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006962:	2b15      	cmp	r3, #21
 8006964:	d8f6      	bhi.n	8006954 <_printf_i+0x28>
 8006966:	a001      	add	r0, pc, #4	; (adr r0, 800696c <_printf_i+0x40>)
 8006968:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800696c:	080069c5 	.word	0x080069c5
 8006970:	080069d9 	.word	0x080069d9
 8006974:	08006955 	.word	0x08006955
 8006978:	08006955 	.word	0x08006955
 800697c:	08006955 	.word	0x08006955
 8006980:	08006955 	.word	0x08006955
 8006984:	080069d9 	.word	0x080069d9
 8006988:	08006955 	.word	0x08006955
 800698c:	08006955 	.word	0x08006955
 8006990:	08006955 	.word	0x08006955
 8006994:	08006955 	.word	0x08006955
 8006998:	08006ae5 	.word	0x08006ae5
 800699c:	08006a09 	.word	0x08006a09
 80069a0:	08006ac7 	.word	0x08006ac7
 80069a4:	08006955 	.word	0x08006955
 80069a8:	08006955 	.word	0x08006955
 80069ac:	08006b07 	.word	0x08006b07
 80069b0:	08006955 	.word	0x08006955
 80069b4:	08006a09 	.word	0x08006a09
 80069b8:	08006955 	.word	0x08006955
 80069bc:	08006955 	.word	0x08006955
 80069c0:	08006acf 	.word	0x08006acf
 80069c4:	680b      	ldr	r3, [r1, #0]
 80069c6:	1d1a      	adds	r2, r3, #4
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	600a      	str	r2, [r1, #0]
 80069cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80069d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069d4:	2301      	movs	r3, #1
 80069d6:	e0a3      	b.n	8006b20 <_printf_i+0x1f4>
 80069d8:	6825      	ldr	r5, [r4, #0]
 80069da:	6808      	ldr	r0, [r1, #0]
 80069dc:	062e      	lsls	r6, r5, #24
 80069de:	f100 0304 	add.w	r3, r0, #4
 80069e2:	d50a      	bpl.n	80069fa <_printf_i+0xce>
 80069e4:	6805      	ldr	r5, [r0, #0]
 80069e6:	600b      	str	r3, [r1, #0]
 80069e8:	2d00      	cmp	r5, #0
 80069ea:	da03      	bge.n	80069f4 <_printf_i+0xc8>
 80069ec:	232d      	movs	r3, #45	; 0x2d
 80069ee:	426d      	negs	r5, r5
 80069f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069f4:	485e      	ldr	r0, [pc, #376]	; (8006b70 <_printf_i+0x244>)
 80069f6:	230a      	movs	r3, #10
 80069f8:	e019      	b.n	8006a2e <_printf_i+0x102>
 80069fa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80069fe:	6805      	ldr	r5, [r0, #0]
 8006a00:	600b      	str	r3, [r1, #0]
 8006a02:	bf18      	it	ne
 8006a04:	b22d      	sxthne	r5, r5
 8006a06:	e7ef      	b.n	80069e8 <_printf_i+0xbc>
 8006a08:	680b      	ldr	r3, [r1, #0]
 8006a0a:	6825      	ldr	r5, [r4, #0]
 8006a0c:	1d18      	adds	r0, r3, #4
 8006a0e:	6008      	str	r0, [r1, #0]
 8006a10:	0628      	lsls	r0, r5, #24
 8006a12:	d501      	bpl.n	8006a18 <_printf_i+0xec>
 8006a14:	681d      	ldr	r5, [r3, #0]
 8006a16:	e002      	b.n	8006a1e <_printf_i+0xf2>
 8006a18:	0669      	lsls	r1, r5, #25
 8006a1a:	d5fb      	bpl.n	8006a14 <_printf_i+0xe8>
 8006a1c:	881d      	ldrh	r5, [r3, #0]
 8006a1e:	4854      	ldr	r0, [pc, #336]	; (8006b70 <_printf_i+0x244>)
 8006a20:	2f6f      	cmp	r7, #111	; 0x6f
 8006a22:	bf0c      	ite	eq
 8006a24:	2308      	moveq	r3, #8
 8006a26:	230a      	movne	r3, #10
 8006a28:	2100      	movs	r1, #0
 8006a2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a2e:	6866      	ldr	r6, [r4, #4]
 8006a30:	60a6      	str	r6, [r4, #8]
 8006a32:	2e00      	cmp	r6, #0
 8006a34:	bfa2      	ittt	ge
 8006a36:	6821      	ldrge	r1, [r4, #0]
 8006a38:	f021 0104 	bicge.w	r1, r1, #4
 8006a3c:	6021      	strge	r1, [r4, #0]
 8006a3e:	b90d      	cbnz	r5, 8006a44 <_printf_i+0x118>
 8006a40:	2e00      	cmp	r6, #0
 8006a42:	d04d      	beq.n	8006ae0 <_printf_i+0x1b4>
 8006a44:	4616      	mov	r6, r2
 8006a46:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a4a:	fb03 5711 	mls	r7, r3, r1, r5
 8006a4e:	5dc7      	ldrb	r7, [r0, r7]
 8006a50:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a54:	462f      	mov	r7, r5
 8006a56:	42bb      	cmp	r3, r7
 8006a58:	460d      	mov	r5, r1
 8006a5a:	d9f4      	bls.n	8006a46 <_printf_i+0x11a>
 8006a5c:	2b08      	cmp	r3, #8
 8006a5e:	d10b      	bne.n	8006a78 <_printf_i+0x14c>
 8006a60:	6823      	ldr	r3, [r4, #0]
 8006a62:	07df      	lsls	r7, r3, #31
 8006a64:	d508      	bpl.n	8006a78 <_printf_i+0x14c>
 8006a66:	6923      	ldr	r3, [r4, #16]
 8006a68:	6861      	ldr	r1, [r4, #4]
 8006a6a:	4299      	cmp	r1, r3
 8006a6c:	bfde      	ittt	le
 8006a6e:	2330      	movle	r3, #48	; 0x30
 8006a70:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a74:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006a78:	1b92      	subs	r2, r2, r6
 8006a7a:	6122      	str	r2, [r4, #16]
 8006a7c:	f8cd a000 	str.w	sl, [sp]
 8006a80:	464b      	mov	r3, r9
 8006a82:	aa03      	add	r2, sp, #12
 8006a84:	4621      	mov	r1, r4
 8006a86:	4640      	mov	r0, r8
 8006a88:	f7ff fee2 	bl	8006850 <_printf_common>
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	d14c      	bne.n	8006b2a <_printf_i+0x1fe>
 8006a90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a94:	b004      	add	sp, #16
 8006a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a9a:	4835      	ldr	r0, [pc, #212]	; (8006b70 <_printf_i+0x244>)
 8006a9c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006aa0:	6823      	ldr	r3, [r4, #0]
 8006aa2:	680e      	ldr	r6, [r1, #0]
 8006aa4:	061f      	lsls	r7, r3, #24
 8006aa6:	f856 5b04 	ldr.w	r5, [r6], #4
 8006aaa:	600e      	str	r6, [r1, #0]
 8006aac:	d514      	bpl.n	8006ad8 <_printf_i+0x1ac>
 8006aae:	07d9      	lsls	r1, r3, #31
 8006ab0:	bf44      	itt	mi
 8006ab2:	f043 0320 	orrmi.w	r3, r3, #32
 8006ab6:	6023      	strmi	r3, [r4, #0]
 8006ab8:	b91d      	cbnz	r5, 8006ac2 <_printf_i+0x196>
 8006aba:	6823      	ldr	r3, [r4, #0]
 8006abc:	f023 0320 	bic.w	r3, r3, #32
 8006ac0:	6023      	str	r3, [r4, #0]
 8006ac2:	2310      	movs	r3, #16
 8006ac4:	e7b0      	b.n	8006a28 <_printf_i+0xfc>
 8006ac6:	6823      	ldr	r3, [r4, #0]
 8006ac8:	f043 0320 	orr.w	r3, r3, #32
 8006acc:	6023      	str	r3, [r4, #0]
 8006ace:	2378      	movs	r3, #120	; 0x78
 8006ad0:	4828      	ldr	r0, [pc, #160]	; (8006b74 <_printf_i+0x248>)
 8006ad2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006ad6:	e7e3      	b.n	8006aa0 <_printf_i+0x174>
 8006ad8:	065e      	lsls	r6, r3, #25
 8006ada:	bf48      	it	mi
 8006adc:	b2ad      	uxthmi	r5, r5
 8006ade:	e7e6      	b.n	8006aae <_printf_i+0x182>
 8006ae0:	4616      	mov	r6, r2
 8006ae2:	e7bb      	b.n	8006a5c <_printf_i+0x130>
 8006ae4:	680b      	ldr	r3, [r1, #0]
 8006ae6:	6826      	ldr	r6, [r4, #0]
 8006ae8:	6960      	ldr	r0, [r4, #20]
 8006aea:	1d1d      	adds	r5, r3, #4
 8006aec:	600d      	str	r5, [r1, #0]
 8006aee:	0635      	lsls	r5, r6, #24
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	d501      	bpl.n	8006af8 <_printf_i+0x1cc>
 8006af4:	6018      	str	r0, [r3, #0]
 8006af6:	e002      	b.n	8006afe <_printf_i+0x1d2>
 8006af8:	0671      	lsls	r1, r6, #25
 8006afa:	d5fb      	bpl.n	8006af4 <_printf_i+0x1c8>
 8006afc:	8018      	strh	r0, [r3, #0]
 8006afe:	2300      	movs	r3, #0
 8006b00:	6123      	str	r3, [r4, #16]
 8006b02:	4616      	mov	r6, r2
 8006b04:	e7ba      	b.n	8006a7c <_printf_i+0x150>
 8006b06:	680b      	ldr	r3, [r1, #0]
 8006b08:	1d1a      	adds	r2, r3, #4
 8006b0a:	600a      	str	r2, [r1, #0]
 8006b0c:	681e      	ldr	r6, [r3, #0]
 8006b0e:	6862      	ldr	r2, [r4, #4]
 8006b10:	2100      	movs	r1, #0
 8006b12:	4630      	mov	r0, r6
 8006b14:	f7f9 fb6c 	bl	80001f0 <memchr>
 8006b18:	b108      	cbz	r0, 8006b1e <_printf_i+0x1f2>
 8006b1a:	1b80      	subs	r0, r0, r6
 8006b1c:	6060      	str	r0, [r4, #4]
 8006b1e:	6863      	ldr	r3, [r4, #4]
 8006b20:	6123      	str	r3, [r4, #16]
 8006b22:	2300      	movs	r3, #0
 8006b24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b28:	e7a8      	b.n	8006a7c <_printf_i+0x150>
 8006b2a:	6923      	ldr	r3, [r4, #16]
 8006b2c:	4632      	mov	r2, r6
 8006b2e:	4649      	mov	r1, r9
 8006b30:	4640      	mov	r0, r8
 8006b32:	47d0      	blx	sl
 8006b34:	3001      	adds	r0, #1
 8006b36:	d0ab      	beq.n	8006a90 <_printf_i+0x164>
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	079b      	lsls	r3, r3, #30
 8006b3c:	d413      	bmi.n	8006b66 <_printf_i+0x23a>
 8006b3e:	68e0      	ldr	r0, [r4, #12]
 8006b40:	9b03      	ldr	r3, [sp, #12]
 8006b42:	4298      	cmp	r0, r3
 8006b44:	bfb8      	it	lt
 8006b46:	4618      	movlt	r0, r3
 8006b48:	e7a4      	b.n	8006a94 <_printf_i+0x168>
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	4632      	mov	r2, r6
 8006b4e:	4649      	mov	r1, r9
 8006b50:	4640      	mov	r0, r8
 8006b52:	47d0      	blx	sl
 8006b54:	3001      	adds	r0, #1
 8006b56:	d09b      	beq.n	8006a90 <_printf_i+0x164>
 8006b58:	3501      	adds	r5, #1
 8006b5a:	68e3      	ldr	r3, [r4, #12]
 8006b5c:	9903      	ldr	r1, [sp, #12]
 8006b5e:	1a5b      	subs	r3, r3, r1
 8006b60:	42ab      	cmp	r3, r5
 8006b62:	dcf2      	bgt.n	8006b4a <_printf_i+0x21e>
 8006b64:	e7eb      	b.n	8006b3e <_printf_i+0x212>
 8006b66:	2500      	movs	r5, #0
 8006b68:	f104 0619 	add.w	r6, r4, #25
 8006b6c:	e7f5      	b.n	8006b5a <_printf_i+0x22e>
 8006b6e:	bf00      	nop
 8006b70:	0800b032 	.word	0x0800b032
 8006b74:	0800b043 	.word	0x0800b043

08006b78 <siprintf>:
 8006b78:	b40e      	push	{r1, r2, r3}
 8006b7a:	b500      	push	{lr}
 8006b7c:	b09c      	sub	sp, #112	; 0x70
 8006b7e:	ab1d      	add	r3, sp, #116	; 0x74
 8006b80:	9002      	str	r0, [sp, #8]
 8006b82:	9006      	str	r0, [sp, #24]
 8006b84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006b88:	4809      	ldr	r0, [pc, #36]	; (8006bb0 <siprintf+0x38>)
 8006b8a:	9107      	str	r1, [sp, #28]
 8006b8c:	9104      	str	r1, [sp, #16]
 8006b8e:	4909      	ldr	r1, [pc, #36]	; (8006bb4 <siprintf+0x3c>)
 8006b90:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b94:	9105      	str	r1, [sp, #20]
 8006b96:	6800      	ldr	r0, [r0, #0]
 8006b98:	9301      	str	r3, [sp, #4]
 8006b9a:	a902      	add	r1, sp, #8
 8006b9c:	f001 fb32 	bl	8008204 <_svfiprintf_r>
 8006ba0:	9b02      	ldr	r3, [sp, #8]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	701a      	strb	r2, [r3, #0]
 8006ba6:	b01c      	add	sp, #112	; 0x70
 8006ba8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bac:	b003      	add	sp, #12
 8006bae:	4770      	bx	lr
 8006bb0:	20002014 	.word	0x20002014
 8006bb4:	ffff0208 	.word	0xffff0208

08006bb8 <quorem>:
 8006bb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bbc:	6903      	ldr	r3, [r0, #16]
 8006bbe:	690c      	ldr	r4, [r1, #16]
 8006bc0:	42a3      	cmp	r3, r4
 8006bc2:	4607      	mov	r7, r0
 8006bc4:	f2c0 8081 	blt.w	8006cca <quorem+0x112>
 8006bc8:	3c01      	subs	r4, #1
 8006bca:	f101 0814 	add.w	r8, r1, #20
 8006bce:	f100 0514 	add.w	r5, r0, #20
 8006bd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bd6:	9301      	str	r3, [sp, #4]
 8006bd8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006bdc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006be0:	3301      	adds	r3, #1
 8006be2:	429a      	cmp	r2, r3
 8006be4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006be8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bec:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bf0:	d331      	bcc.n	8006c56 <quorem+0x9e>
 8006bf2:	f04f 0e00 	mov.w	lr, #0
 8006bf6:	4640      	mov	r0, r8
 8006bf8:	46ac      	mov	ip, r5
 8006bfa:	46f2      	mov	sl, lr
 8006bfc:	f850 2b04 	ldr.w	r2, [r0], #4
 8006c00:	b293      	uxth	r3, r2
 8006c02:	fb06 e303 	mla	r3, r6, r3, lr
 8006c06:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	ebaa 0303 	sub.w	r3, sl, r3
 8006c10:	0c12      	lsrs	r2, r2, #16
 8006c12:	f8dc a000 	ldr.w	sl, [ip]
 8006c16:	fb06 e202 	mla	r2, r6, r2, lr
 8006c1a:	fa13 f38a 	uxtah	r3, r3, sl
 8006c1e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c22:	fa1f fa82 	uxth.w	sl, r2
 8006c26:	f8dc 2000 	ldr.w	r2, [ip]
 8006c2a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006c2e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c38:	4581      	cmp	r9, r0
 8006c3a:	f84c 3b04 	str.w	r3, [ip], #4
 8006c3e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006c42:	d2db      	bcs.n	8006bfc <quorem+0x44>
 8006c44:	f855 300b 	ldr.w	r3, [r5, fp]
 8006c48:	b92b      	cbnz	r3, 8006c56 <quorem+0x9e>
 8006c4a:	9b01      	ldr	r3, [sp, #4]
 8006c4c:	3b04      	subs	r3, #4
 8006c4e:	429d      	cmp	r5, r3
 8006c50:	461a      	mov	r2, r3
 8006c52:	d32e      	bcc.n	8006cb2 <quorem+0xfa>
 8006c54:	613c      	str	r4, [r7, #16]
 8006c56:	4638      	mov	r0, r7
 8006c58:	f001 f8be 	bl	8007dd8 <__mcmp>
 8006c5c:	2800      	cmp	r0, #0
 8006c5e:	db24      	blt.n	8006caa <quorem+0xf2>
 8006c60:	3601      	adds	r6, #1
 8006c62:	4628      	mov	r0, r5
 8006c64:	f04f 0c00 	mov.w	ip, #0
 8006c68:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c6c:	f8d0 e000 	ldr.w	lr, [r0]
 8006c70:	b293      	uxth	r3, r2
 8006c72:	ebac 0303 	sub.w	r3, ip, r3
 8006c76:	0c12      	lsrs	r2, r2, #16
 8006c78:	fa13 f38e 	uxtah	r3, r3, lr
 8006c7c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006c80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c8a:	45c1      	cmp	r9, r8
 8006c8c:	f840 3b04 	str.w	r3, [r0], #4
 8006c90:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006c94:	d2e8      	bcs.n	8006c68 <quorem+0xb0>
 8006c96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c9e:	b922      	cbnz	r2, 8006caa <quorem+0xf2>
 8006ca0:	3b04      	subs	r3, #4
 8006ca2:	429d      	cmp	r5, r3
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	d30a      	bcc.n	8006cbe <quorem+0x106>
 8006ca8:	613c      	str	r4, [r7, #16]
 8006caa:	4630      	mov	r0, r6
 8006cac:	b003      	add	sp, #12
 8006cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cb2:	6812      	ldr	r2, [r2, #0]
 8006cb4:	3b04      	subs	r3, #4
 8006cb6:	2a00      	cmp	r2, #0
 8006cb8:	d1cc      	bne.n	8006c54 <quorem+0x9c>
 8006cba:	3c01      	subs	r4, #1
 8006cbc:	e7c7      	b.n	8006c4e <quorem+0x96>
 8006cbe:	6812      	ldr	r2, [r2, #0]
 8006cc0:	3b04      	subs	r3, #4
 8006cc2:	2a00      	cmp	r2, #0
 8006cc4:	d1f0      	bne.n	8006ca8 <quorem+0xf0>
 8006cc6:	3c01      	subs	r4, #1
 8006cc8:	e7eb      	b.n	8006ca2 <quorem+0xea>
 8006cca:	2000      	movs	r0, #0
 8006ccc:	e7ee      	b.n	8006cac <quorem+0xf4>
	...

08006cd0 <_dtoa_r>:
 8006cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd4:	ed2d 8b02 	vpush	{d8}
 8006cd8:	ec57 6b10 	vmov	r6, r7, d0
 8006cdc:	b095      	sub	sp, #84	; 0x54
 8006cde:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006ce0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006ce4:	9105      	str	r1, [sp, #20]
 8006ce6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006cea:	4604      	mov	r4, r0
 8006cec:	9209      	str	r2, [sp, #36]	; 0x24
 8006cee:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cf0:	b975      	cbnz	r5, 8006d10 <_dtoa_r+0x40>
 8006cf2:	2010      	movs	r0, #16
 8006cf4:	f000 fddc 	bl	80078b0 <malloc>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	6260      	str	r0, [r4, #36]	; 0x24
 8006cfc:	b920      	cbnz	r0, 8006d08 <_dtoa_r+0x38>
 8006cfe:	4bb2      	ldr	r3, [pc, #712]	; (8006fc8 <_dtoa_r+0x2f8>)
 8006d00:	21ea      	movs	r1, #234	; 0xea
 8006d02:	48b2      	ldr	r0, [pc, #712]	; (8006fcc <_dtoa_r+0x2fc>)
 8006d04:	f001 fb8e 	bl	8008424 <__assert_func>
 8006d08:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006d0c:	6005      	str	r5, [r0, #0]
 8006d0e:	60c5      	str	r5, [r0, #12]
 8006d10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d12:	6819      	ldr	r1, [r3, #0]
 8006d14:	b151      	cbz	r1, 8006d2c <_dtoa_r+0x5c>
 8006d16:	685a      	ldr	r2, [r3, #4]
 8006d18:	604a      	str	r2, [r1, #4]
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	4093      	lsls	r3, r2
 8006d1e:	608b      	str	r3, [r1, #8]
 8006d20:	4620      	mov	r0, r4
 8006d22:	f000 fe1b 	bl	800795c <_Bfree>
 8006d26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d28:	2200      	movs	r2, #0
 8006d2a:	601a      	str	r2, [r3, #0]
 8006d2c:	1e3b      	subs	r3, r7, #0
 8006d2e:	bfb9      	ittee	lt
 8006d30:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006d34:	9303      	strlt	r3, [sp, #12]
 8006d36:	2300      	movge	r3, #0
 8006d38:	f8c8 3000 	strge.w	r3, [r8]
 8006d3c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006d40:	4ba3      	ldr	r3, [pc, #652]	; (8006fd0 <_dtoa_r+0x300>)
 8006d42:	bfbc      	itt	lt
 8006d44:	2201      	movlt	r2, #1
 8006d46:	f8c8 2000 	strlt.w	r2, [r8]
 8006d4a:	ea33 0309 	bics.w	r3, r3, r9
 8006d4e:	d11b      	bne.n	8006d88 <_dtoa_r+0xb8>
 8006d50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006d52:	f242 730f 	movw	r3, #9999	; 0x270f
 8006d56:	6013      	str	r3, [r2, #0]
 8006d58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d5c:	4333      	orrs	r3, r6
 8006d5e:	f000 857a 	beq.w	8007856 <_dtoa_r+0xb86>
 8006d62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d64:	b963      	cbnz	r3, 8006d80 <_dtoa_r+0xb0>
 8006d66:	4b9b      	ldr	r3, [pc, #620]	; (8006fd4 <_dtoa_r+0x304>)
 8006d68:	e024      	b.n	8006db4 <_dtoa_r+0xe4>
 8006d6a:	4b9b      	ldr	r3, [pc, #620]	; (8006fd8 <_dtoa_r+0x308>)
 8006d6c:	9300      	str	r3, [sp, #0]
 8006d6e:	3308      	adds	r3, #8
 8006d70:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006d72:	6013      	str	r3, [r2, #0]
 8006d74:	9800      	ldr	r0, [sp, #0]
 8006d76:	b015      	add	sp, #84	; 0x54
 8006d78:	ecbd 8b02 	vpop	{d8}
 8006d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d80:	4b94      	ldr	r3, [pc, #592]	; (8006fd4 <_dtoa_r+0x304>)
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	3303      	adds	r3, #3
 8006d86:	e7f3      	b.n	8006d70 <_dtoa_r+0xa0>
 8006d88:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	ec51 0b17 	vmov	r0, r1, d7
 8006d92:	2300      	movs	r3, #0
 8006d94:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006d98:	f7f9 fe9e 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d9c:	4680      	mov	r8, r0
 8006d9e:	b158      	cbz	r0, 8006db8 <_dtoa_r+0xe8>
 8006da0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006da2:	2301      	movs	r3, #1
 8006da4:	6013      	str	r3, [r2, #0]
 8006da6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	f000 8551 	beq.w	8007850 <_dtoa_r+0xb80>
 8006dae:	488b      	ldr	r0, [pc, #556]	; (8006fdc <_dtoa_r+0x30c>)
 8006db0:	6018      	str	r0, [r3, #0]
 8006db2:	1e43      	subs	r3, r0, #1
 8006db4:	9300      	str	r3, [sp, #0]
 8006db6:	e7dd      	b.n	8006d74 <_dtoa_r+0xa4>
 8006db8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006dbc:	aa12      	add	r2, sp, #72	; 0x48
 8006dbe:	a913      	add	r1, sp, #76	; 0x4c
 8006dc0:	4620      	mov	r0, r4
 8006dc2:	f001 f8ad 	bl	8007f20 <__d2b>
 8006dc6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006dca:	4683      	mov	fp, r0
 8006dcc:	2d00      	cmp	r5, #0
 8006dce:	d07c      	beq.n	8006eca <_dtoa_r+0x1fa>
 8006dd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dd2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006dd6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006dda:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006dde:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006de2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006de6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006dea:	4b7d      	ldr	r3, [pc, #500]	; (8006fe0 <_dtoa_r+0x310>)
 8006dec:	2200      	movs	r2, #0
 8006dee:	4630      	mov	r0, r6
 8006df0:	4639      	mov	r1, r7
 8006df2:	f7f9 fa51 	bl	8000298 <__aeabi_dsub>
 8006df6:	a36e      	add	r3, pc, #440	; (adr r3, 8006fb0 <_dtoa_r+0x2e0>)
 8006df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfc:	f7f9 fc04 	bl	8000608 <__aeabi_dmul>
 8006e00:	a36d      	add	r3, pc, #436	; (adr r3, 8006fb8 <_dtoa_r+0x2e8>)
 8006e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e06:	f7f9 fa49 	bl	800029c <__adddf3>
 8006e0a:	4606      	mov	r6, r0
 8006e0c:	4628      	mov	r0, r5
 8006e0e:	460f      	mov	r7, r1
 8006e10:	f7f9 fb90 	bl	8000534 <__aeabi_i2d>
 8006e14:	a36a      	add	r3, pc, #424	; (adr r3, 8006fc0 <_dtoa_r+0x2f0>)
 8006e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e1a:	f7f9 fbf5 	bl	8000608 <__aeabi_dmul>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	460b      	mov	r3, r1
 8006e22:	4630      	mov	r0, r6
 8006e24:	4639      	mov	r1, r7
 8006e26:	f7f9 fa39 	bl	800029c <__adddf3>
 8006e2a:	4606      	mov	r6, r0
 8006e2c:	460f      	mov	r7, r1
 8006e2e:	f7f9 fe9b 	bl	8000b68 <__aeabi_d2iz>
 8006e32:	2200      	movs	r2, #0
 8006e34:	4682      	mov	sl, r0
 8006e36:	2300      	movs	r3, #0
 8006e38:	4630      	mov	r0, r6
 8006e3a:	4639      	mov	r1, r7
 8006e3c:	f7f9 fe56 	bl	8000aec <__aeabi_dcmplt>
 8006e40:	b148      	cbz	r0, 8006e56 <_dtoa_r+0x186>
 8006e42:	4650      	mov	r0, sl
 8006e44:	f7f9 fb76 	bl	8000534 <__aeabi_i2d>
 8006e48:	4632      	mov	r2, r6
 8006e4a:	463b      	mov	r3, r7
 8006e4c:	f7f9 fe44 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e50:	b908      	cbnz	r0, 8006e56 <_dtoa_r+0x186>
 8006e52:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006e56:	f1ba 0f16 	cmp.w	sl, #22
 8006e5a:	d854      	bhi.n	8006f06 <_dtoa_r+0x236>
 8006e5c:	4b61      	ldr	r3, [pc, #388]	; (8006fe4 <_dtoa_r+0x314>)
 8006e5e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e66:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006e6a:	f7f9 fe3f 	bl	8000aec <__aeabi_dcmplt>
 8006e6e:	2800      	cmp	r0, #0
 8006e70:	d04b      	beq.n	8006f0a <_dtoa_r+0x23a>
 8006e72:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006e76:	2300      	movs	r3, #0
 8006e78:	930e      	str	r3, [sp, #56]	; 0x38
 8006e7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e7c:	1b5d      	subs	r5, r3, r5
 8006e7e:	1e6b      	subs	r3, r5, #1
 8006e80:	9304      	str	r3, [sp, #16]
 8006e82:	bf43      	ittte	mi
 8006e84:	2300      	movmi	r3, #0
 8006e86:	f1c5 0801 	rsbmi	r8, r5, #1
 8006e8a:	9304      	strmi	r3, [sp, #16]
 8006e8c:	f04f 0800 	movpl.w	r8, #0
 8006e90:	f1ba 0f00 	cmp.w	sl, #0
 8006e94:	db3b      	blt.n	8006f0e <_dtoa_r+0x23e>
 8006e96:	9b04      	ldr	r3, [sp, #16]
 8006e98:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006e9c:	4453      	add	r3, sl
 8006e9e:	9304      	str	r3, [sp, #16]
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	9306      	str	r3, [sp, #24]
 8006ea4:	9b05      	ldr	r3, [sp, #20]
 8006ea6:	2b09      	cmp	r3, #9
 8006ea8:	d869      	bhi.n	8006f7e <_dtoa_r+0x2ae>
 8006eaa:	2b05      	cmp	r3, #5
 8006eac:	bfc4      	itt	gt
 8006eae:	3b04      	subgt	r3, #4
 8006eb0:	9305      	strgt	r3, [sp, #20]
 8006eb2:	9b05      	ldr	r3, [sp, #20]
 8006eb4:	f1a3 0302 	sub.w	r3, r3, #2
 8006eb8:	bfcc      	ite	gt
 8006eba:	2500      	movgt	r5, #0
 8006ebc:	2501      	movle	r5, #1
 8006ebe:	2b03      	cmp	r3, #3
 8006ec0:	d869      	bhi.n	8006f96 <_dtoa_r+0x2c6>
 8006ec2:	e8df f003 	tbb	[pc, r3]
 8006ec6:	4e2c      	.short	0x4e2c
 8006ec8:	5a4c      	.short	0x5a4c
 8006eca:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006ece:	441d      	add	r5, r3
 8006ed0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006ed4:	2b20      	cmp	r3, #32
 8006ed6:	bfc1      	itttt	gt
 8006ed8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006edc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006ee0:	fa09 f303 	lslgt.w	r3, r9, r3
 8006ee4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006ee8:	bfda      	itte	le
 8006eea:	f1c3 0320 	rsble	r3, r3, #32
 8006eee:	fa06 f003 	lslle.w	r0, r6, r3
 8006ef2:	4318      	orrgt	r0, r3
 8006ef4:	f7f9 fb0e 	bl	8000514 <__aeabi_ui2d>
 8006ef8:	2301      	movs	r3, #1
 8006efa:	4606      	mov	r6, r0
 8006efc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006f00:	3d01      	subs	r5, #1
 8006f02:	9310      	str	r3, [sp, #64]	; 0x40
 8006f04:	e771      	b.n	8006dea <_dtoa_r+0x11a>
 8006f06:	2301      	movs	r3, #1
 8006f08:	e7b6      	b.n	8006e78 <_dtoa_r+0x1a8>
 8006f0a:	900e      	str	r0, [sp, #56]	; 0x38
 8006f0c:	e7b5      	b.n	8006e7a <_dtoa_r+0x1aa>
 8006f0e:	f1ca 0300 	rsb	r3, sl, #0
 8006f12:	9306      	str	r3, [sp, #24]
 8006f14:	2300      	movs	r3, #0
 8006f16:	eba8 080a 	sub.w	r8, r8, sl
 8006f1a:	930d      	str	r3, [sp, #52]	; 0x34
 8006f1c:	e7c2      	b.n	8006ea4 <_dtoa_r+0x1d4>
 8006f1e:	2300      	movs	r3, #0
 8006f20:	9308      	str	r3, [sp, #32]
 8006f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	dc39      	bgt.n	8006f9c <_dtoa_r+0x2cc>
 8006f28:	f04f 0901 	mov.w	r9, #1
 8006f2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006f30:	464b      	mov	r3, r9
 8006f32:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006f36:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006f38:	2200      	movs	r2, #0
 8006f3a:	6042      	str	r2, [r0, #4]
 8006f3c:	2204      	movs	r2, #4
 8006f3e:	f102 0614 	add.w	r6, r2, #20
 8006f42:	429e      	cmp	r6, r3
 8006f44:	6841      	ldr	r1, [r0, #4]
 8006f46:	d92f      	bls.n	8006fa8 <_dtoa_r+0x2d8>
 8006f48:	4620      	mov	r0, r4
 8006f4a:	f000 fcc7 	bl	80078dc <_Balloc>
 8006f4e:	9000      	str	r0, [sp, #0]
 8006f50:	2800      	cmp	r0, #0
 8006f52:	d14b      	bne.n	8006fec <_dtoa_r+0x31c>
 8006f54:	4b24      	ldr	r3, [pc, #144]	; (8006fe8 <_dtoa_r+0x318>)
 8006f56:	4602      	mov	r2, r0
 8006f58:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006f5c:	e6d1      	b.n	8006d02 <_dtoa_r+0x32>
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e7de      	b.n	8006f20 <_dtoa_r+0x250>
 8006f62:	2300      	movs	r3, #0
 8006f64:	9308      	str	r3, [sp, #32]
 8006f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f68:	eb0a 0903 	add.w	r9, sl, r3
 8006f6c:	f109 0301 	add.w	r3, r9, #1
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	9301      	str	r3, [sp, #4]
 8006f74:	bfb8      	it	lt
 8006f76:	2301      	movlt	r3, #1
 8006f78:	e7dd      	b.n	8006f36 <_dtoa_r+0x266>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e7f2      	b.n	8006f64 <_dtoa_r+0x294>
 8006f7e:	2501      	movs	r5, #1
 8006f80:	2300      	movs	r3, #0
 8006f82:	9305      	str	r3, [sp, #20]
 8006f84:	9508      	str	r5, [sp, #32]
 8006f86:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006f90:	2312      	movs	r3, #18
 8006f92:	9209      	str	r2, [sp, #36]	; 0x24
 8006f94:	e7cf      	b.n	8006f36 <_dtoa_r+0x266>
 8006f96:	2301      	movs	r3, #1
 8006f98:	9308      	str	r3, [sp, #32]
 8006f9a:	e7f4      	b.n	8006f86 <_dtoa_r+0x2b6>
 8006f9c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006fa0:	f8cd 9004 	str.w	r9, [sp, #4]
 8006fa4:	464b      	mov	r3, r9
 8006fa6:	e7c6      	b.n	8006f36 <_dtoa_r+0x266>
 8006fa8:	3101      	adds	r1, #1
 8006faa:	6041      	str	r1, [r0, #4]
 8006fac:	0052      	lsls	r2, r2, #1
 8006fae:	e7c6      	b.n	8006f3e <_dtoa_r+0x26e>
 8006fb0:	636f4361 	.word	0x636f4361
 8006fb4:	3fd287a7 	.word	0x3fd287a7
 8006fb8:	8b60c8b3 	.word	0x8b60c8b3
 8006fbc:	3fc68a28 	.word	0x3fc68a28
 8006fc0:	509f79fb 	.word	0x509f79fb
 8006fc4:	3fd34413 	.word	0x3fd34413
 8006fc8:	0800b061 	.word	0x0800b061
 8006fcc:	0800b078 	.word	0x0800b078
 8006fd0:	7ff00000 	.word	0x7ff00000
 8006fd4:	0800b05d 	.word	0x0800b05d
 8006fd8:	0800b054 	.word	0x0800b054
 8006fdc:	0800b031 	.word	0x0800b031
 8006fe0:	3ff80000 	.word	0x3ff80000
 8006fe4:	0800b170 	.word	0x0800b170
 8006fe8:	0800b0d7 	.word	0x0800b0d7
 8006fec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fee:	9a00      	ldr	r2, [sp, #0]
 8006ff0:	601a      	str	r2, [r3, #0]
 8006ff2:	9b01      	ldr	r3, [sp, #4]
 8006ff4:	2b0e      	cmp	r3, #14
 8006ff6:	f200 80ad 	bhi.w	8007154 <_dtoa_r+0x484>
 8006ffa:	2d00      	cmp	r5, #0
 8006ffc:	f000 80aa 	beq.w	8007154 <_dtoa_r+0x484>
 8007000:	f1ba 0f00 	cmp.w	sl, #0
 8007004:	dd36      	ble.n	8007074 <_dtoa_r+0x3a4>
 8007006:	4ac3      	ldr	r2, [pc, #780]	; (8007314 <_dtoa_r+0x644>)
 8007008:	f00a 030f 	and.w	r3, sl, #15
 800700c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007010:	ed93 7b00 	vldr	d7, [r3]
 8007014:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007018:	ea4f 172a 	mov.w	r7, sl, asr #4
 800701c:	eeb0 8a47 	vmov.f32	s16, s14
 8007020:	eef0 8a67 	vmov.f32	s17, s15
 8007024:	d016      	beq.n	8007054 <_dtoa_r+0x384>
 8007026:	4bbc      	ldr	r3, [pc, #752]	; (8007318 <_dtoa_r+0x648>)
 8007028:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800702c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007030:	f7f9 fc14 	bl	800085c <__aeabi_ddiv>
 8007034:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007038:	f007 070f 	and.w	r7, r7, #15
 800703c:	2503      	movs	r5, #3
 800703e:	4eb6      	ldr	r6, [pc, #728]	; (8007318 <_dtoa_r+0x648>)
 8007040:	b957      	cbnz	r7, 8007058 <_dtoa_r+0x388>
 8007042:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007046:	ec53 2b18 	vmov	r2, r3, d8
 800704a:	f7f9 fc07 	bl	800085c <__aeabi_ddiv>
 800704e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007052:	e029      	b.n	80070a8 <_dtoa_r+0x3d8>
 8007054:	2502      	movs	r5, #2
 8007056:	e7f2      	b.n	800703e <_dtoa_r+0x36e>
 8007058:	07f9      	lsls	r1, r7, #31
 800705a:	d508      	bpl.n	800706e <_dtoa_r+0x39e>
 800705c:	ec51 0b18 	vmov	r0, r1, d8
 8007060:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007064:	f7f9 fad0 	bl	8000608 <__aeabi_dmul>
 8007068:	ec41 0b18 	vmov	d8, r0, r1
 800706c:	3501      	adds	r5, #1
 800706e:	107f      	asrs	r7, r7, #1
 8007070:	3608      	adds	r6, #8
 8007072:	e7e5      	b.n	8007040 <_dtoa_r+0x370>
 8007074:	f000 80a6 	beq.w	80071c4 <_dtoa_r+0x4f4>
 8007078:	f1ca 0600 	rsb	r6, sl, #0
 800707c:	4ba5      	ldr	r3, [pc, #660]	; (8007314 <_dtoa_r+0x644>)
 800707e:	4fa6      	ldr	r7, [pc, #664]	; (8007318 <_dtoa_r+0x648>)
 8007080:	f006 020f 	and.w	r2, r6, #15
 8007084:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800708c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007090:	f7f9 faba 	bl	8000608 <__aeabi_dmul>
 8007094:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007098:	1136      	asrs	r6, r6, #4
 800709a:	2300      	movs	r3, #0
 800709c:	2502      	movs	r5, #2
 800709e:	2e00      	cmp	r6, #0
 80070a0:	f040 8085 	bne.w	80071ae <_dtoa_r+0x4de>
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d1d2      	bne.n	800704e <_dtoa_r+0x37e>
 80070a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	f000 808c 	beq.w	80071c8 <_dtoa_r+0x4f8>
 80070b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80070b4:	4b99      	ldr	r3, [pc, #612]	; (800731c <_dtoa_r+0x64c>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	4630      	mov	r0, r6
 80070ba:	4639      	mov	r1, r7
 80070bc:	f7f9 fd16 	bl	8000aec <__aeabi_dcmplt>
 80070c0:	2800      	cmp	r0, #0
 80070c2:	f000 8081 	beq.w	80071c8 <_dtoa_r+0x4f8>
 80070c6:	9b01      	ldr	r3, [sp, #4]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d07d      	beq.n	80071c8 <_dtoa_r+0x4f8>
 80070cc:	f1b9 0f00 	cmp.w	r9, #0
 80070d0:	dd3c      	ble.n	800714c <_dtoa_r+0x47c>
 80070d2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80070d6:	9307      	str	r3, [sp, #28]
 80070d8:	2200      	movs	r2, #0
 80070da:	4b91      	ldr	r3, [pc, #580]	; (8007320 <_dtoa_r+0x650>)
 80070dc:	4630      	mov	r0, r6
 80070de:	4639      	mov	r1, r7
 80070e0:	f7f9 fa92 	bl	8000608 <__aeabi_dmul>
 80070e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070e8:	3501      	adds	r5, #1
 80070ea:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80070ee:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80070f2:	4628      	mov	r0, r5
 80070f4:	f7f9 fa1e 	bl	8000534 <__aeabi_i2d>
 80070f8:	4632      	mov	r2, r6
 80070fa:	463b      	mov	r3, r7
 80070fc:	f7f9 fa84 	bl	8000608 <__aeabi_dmul>
 8007100:	4b88      	ldr	r3, [pc, #544]	; (8007324 <_dtoa_r+0x654>)
 8007102:	2200      	movs	r2, #0
 8007104:	f7f9 f8ca 	bl	800029c <__adddf3>
 8007108:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800710c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007110:	9303      	str	r3, [sp, #12]
 8007112:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007114:	2b00      	cmp	r3, #0
 8007116:	d15c      	bne.n	80071d2 <_dtoa_r+0x502>
 8007118:	4b83      	ldr	r3, [pc, #524]	; (8007328 <_dtoa_r+0x658>)
 800711a:	2200      	movs	r2, #0
 800711c:	4630      	mov	r0, r6
 800711e:	4639      	mov	r1, r7
 8007120:	f7f9 f8ba 	bl	8000298 <__aeabi_dsub>
 8007124:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007128:	4606      	mov	r6, r0
 800712a:	460f      	mov	r7, r1
 800712c:	f7f9 fcfc 	bl	8000b28 <__aeabi_dcmpgt>
 8007130:	2800      	cmp	r0, #0
 8007132:	f040 8296 	bne.w	8007662 <_dtoa_r+0x992>
 8007136:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800713a:	4630      	mov	r0, r6
 800713c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007140:	4639      	mov	r1, r7
 8007142:	f7f9 fcd3 	bl	8000aec <__aeabi_dcmplt>
 8007146:	2800      	cmp	r0, #0
 8007148:	f040 8288 	bne.w	800765c <_dtoa_r+0x98c>
 800714c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007150:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007154:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007156:	2b00      	cmp	r3, #0
 8007158:	f2c0 8158 	blt.w	800740c <_dtoa_r+0x73c>
 800715c:	f1ba 0f0e 	cmp.w	sl, #14
 8007160:	f300 8154 	bgt.w	800740c <_dtoa_r+0x73c>
 8007164:	4b6b      	ldr	r3, [pc, #428]	; (8007314 <_dtoa_r+0x644>)
 8007166:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800716a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800716e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007170:	2b00      	cmp	r3, #0
 8007172:	f280 80e3 	bge.w	800733c <_dtoa_r+0x66c>
 8007176:	9b01      	ldr	r3, [sp, #4]
 8007178:	2b00      	cmp	r3, #0
 800717a:	f300 80df 	bgt.w	800733c <_dtoa_r+0x66c>
 800717e:	f040 826d 	bne.w	800765c <_dtoa_r+0x98c>
 8007182:	4b69      	ldr	r3, [pc, #420]	; (8007328 <_dtoa_r+0x658>)
 8007184:	2200      	movs	r2, #0
 8007186:	4640      	mov	r0, r8
 8007188:	4649      	mov	r1, r9
 800718a:	f7f9 fa3d 	bl	8000608 <__aeabi_dmul>
 800718e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007192:	f7f9 fcbf 	bl	8000b14 <__aeabi_dcmpge>
 8007196:	9e01      	ldr	r6, [sp, #4]
 8007198:	4637      	mov	r7, r6
 800719a:	2800      	cmp	r0, #0
 800719c:	f040 8243 	bne.w	8007626 <_dtoa_r+0x956>
 80071a0:	9d00      	ldr	r5, [sp, #0]
 80071a2:	2331      	movs	r3, #49	; 0x31
 80071a4:	f805 3b01 	strb.w	r3, [r5], #1
 80071a8:	f10a 0a01 	add.w	sl, sl, #1
 80071ac:	e23f      	b.n	800762e <_dtoa_r+0x95e>
 80071ae:	07f2      	lsls	r2, r6, #31
 80071b0:	d505      	bpl.n	80071be <_dtoa_r+0x4ee>
 80071b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071b6:	f7f9 fa27 	bl	8000608 <__aeabi_dmul>
 80071ba:	3501      	adds	r5, #1
 80071bc:	2301      	movs	r3, #1
 80071be:	1076      	asrs	r6, r6, #1
 80071c0:	3708      	adds	r7, #8
 80071c2:	e76c      	b.n	800709e <_dtoa_r+0x3ce>
 80071c4:	2502      	movs	r5, #2
 80071c6:	e76f      	b.n	80070a8 <_dtoa_r+0x3d8>
 80071c8:	9b01      	ldr	r3, [sp, #4]
 80071ca:	f8cd a01c 	str.w	sl, [sp, #28]
 80071ce:	930c      	str	r3, [sp, #48]	; 0x30
 80071d0:	e78d      	b.n	80070ee <_dtoa_r+0x41e>
 80071d2:	9900      	ldr	r1, [sp, #0]
 80071d4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80071d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80071d8:	4b4e      	ldr	r3, [pc, #312]	; (8007314 <_dtoa_r+0x644>)
 80071da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80071de:	4401      	add	r1, r0
 80071e0:	9102      	str	r1, [sp, #8]
 80071e2:	9908      	ldr	r1, [sp, #32]
 80071e4:	eeb0 8a47 	vmov.f32	s16, s14
 80071e8:	eef0 8a67 	vmov.f32	s17, s15
 80071ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80071f4:	2900      	cmp	r1, #0
 80071f6:	d045      	beq.n	8007284 <_dtoa_r+0x5b4>
 80071f8:	494c      	ldr	r1, [pc, #304]	; (800732c <_dtoa_r+0x65c>)
 80071fa:	2000      	movs	r0, #0
 80071fc:	f7f9 fb2e 	bl	800085c <__aeabi_ddiv>
 8007200:	ec53 2b18 	vmov	r2, r3, d8
 8007204:	f7f9 f848 	bl	8000298 <__aeabi_dsub>
 8007208:	9d00      	ldr	r5, [sp, #0]
 800720a:	ec41 0b18 	vmov	d8, r0, r1
 800720e:	4639      	mov	r1, r7
 8007210:	4630      	mov	r0, r6
 8007212:	f7f9 fca9 	bl	8000b68 <__aeabi_d2iz>
 8007216:	900c      	str	r0, [sp, #48]	; 0x30
 8007218:	f7f9 f98c 	bl	8000534 <__aeabi_i2d>
 800721c:	4602      	mov	r2, r0
 800721e:	460b      	mov	r3, r1
 8007220:	4630      	mov	r0, r6
 8007222:	4639      	mov	r1, r7
 8007224:	f7f9 f838 	bl	8000298 <__aeabi_dsub>
 8007228:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800722a:	3330      	adds	r3, #48	; 0x30
 800722c:	f805 3b01 	strb.w	r3, [r5], #1
 8007230:	ec53 2b18 	vmov	r2, r3, d8
 8007234:	4606      	mov	r6, r0
 8007236:	460f      	mov	r7, r1
 8007238:	f7f9 fc58 	bl	8000aec <__aeabi_dcmplt>
 800723c:	2800      	cmp	r0, #0
 800723e:	d165      	bne.n	800730c <_dtoa_r+0x63c>
 8007240:	4632      	mov	r2, r6
 8007242:	463b      	mov	r3, r7
 8007244:	4935      	ldr	r1, [pc, #212]	; (800731c <_dtoa_r+0x64c>)
 8007246:	2000      	movs	r0, #0
 8007248:	f7f9 f826 	bl	8000298 <__aeabi_dsub>
 800724c:	ec53 2b18 	vmov	r2, r3, d8
 8007250:	f7f9 fc4c 	bl	8000aec <__aeabi_dcmplt>
 8007254:	2800      	cmp	r0, #0
 8007256:	f040 80b9 	bne.w	80073cc <_dtoa_r+0x6fc>
 800725a:	9b02      	ldr	r3, [sp, #8]
 800725c:	429d      	cmp	r5, r3
 800725e:	f43f af75 	beq.w	800714c <_dtoa_r+0x47c>
 8007262:	4b2f      	ldr	r3, [pc, #188]	; (8007320 <_dtoa_r+0x650>)
 8007264:	ec51 0b18 	vmov	r0, r1, d8
 8007268:	2200      	movs	r2, #0
 800726a:	f7f9 f9cd 	bl	8000608 <__aeabi_dmul>
 800726e:	4b2c      	ldr	r3, [pc, #176]	; (8007320 <_dtoa_r+0x650>)
 8007270:	ec41 0b18 	vmov	d8, r0, r1
 8007274:	2200      	movs	r2, #0
 8007276:	4630      	mov	r0, r6
 8007278:	4639      	mov	r1, r7
 800727a:	f7f9 f9c5 	bl	8000608 <__aeabi_dmul>
 800727e:	4606      	mov	r6, r0
 8007280:	460f      	mov	r7, r1
 8007282:	e7c4      	b.n	800720e <_dtoa_r+0x53e>
 8007284:	ec51 0b17 	vmov	r0, r1, d7
 8007288:	f7f9 f9be 	bl	8000608 <__aeabi_dmul>
 800728c:	9b02      	ldr	r3, [sp, #8]
 800728e:	9d00      	ldr	r5, [sp, #0]
 8007290:	930c      	str	r3, [sp, #48]	; 0x30
 8007292:	ec41 0b18 	vmov	d8, r0, r1
 8007296:	4639      	mov	r1, r7
 8007298:	4630      	mov	r0, r6
 800729a:	f7f9 fc65 	bl	8000b68 <__aeabi_d2iz>
 800729e:	9011      	str	r0, [sp, #68]	; 0x44
 80072a0:	f7f9 f948 	bl	8000534 <__aeabi_i2d>
 80072a4:	4602      	mov	r2, r0
 80072a6:	460b      	mov	r3, r1
 80072a8:	4630      	mov	r0, r6
 80072aa:	4639      	mov	r1, r7
 80072ac:	f7f8 fff4 	bl	8000298 <__aeabi_dsub>
 80072b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80072b2:	3330      	adds	r3, #48	; 0x30
 80072b4:	f805 3b01 	strb.w	r3, [r5], #1
 80072b8:	9b02      	ldr	r3, [sp, #8]
 80072ba:	429d      	cmp	r5, r3
 80072bc:	4606      	mov	r6, r0
 80072be:	460f      	mov	r7, r1
 80072c0:	f04f 0200 	mov.w	r2, #0
 80072c4:	d134      	bne.n	8007330 <_dtoa_r+0x660>
 80072c6:	4b19      	ldr	r3, [pc, #100]	; (800732c <_dtoa_r+0x65c>)
 80072c8:	ec51 0b18 	vmov	r0, r1, d8
 80072cc:	f7f8 ffe6 	bl	800029c <__adddf3>
 80072d0:	4602      	mov	r2, r0
 80072d2:	460b      	mov	r3, r1
 80072d4:	4630      	mov	r0, r6
 80072d6:	4639      	mov	r1, r7
 80072d8:	f7f9 fc26 	bl	8000b28 <__aeabi_dcmpgt>
 80072dc:	2800      	cmp	r0, #0
 80072de:	d175      	bne.n	80073cc <_dtoa_r+0x6fc>
 80072e0:	ec53 2b18 	vmov	r2, r3, d8
 80072e4:	4911      	ldr	r1, [pc, #68]	; (800732c <_dtoa_r+0x65c>)
 80072e6:	2000      	movs	r0, #0
 80072e8:	f7f8 ffd6 	bl	8000298 <__aeabi_dsub>
 80072ec:	4602      	mov	r2, r0
 80072ee:	460b      	mov	r3, r1
 80072f0:	4630      	mov	r0, r6
 80072f2:	4639      	mov	r1, r7
 80072f4:	f7f9 fbfa 	bl	8000aec <__aeabi_dcmplt>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	f43f af27 	beq.w	800714c <_dtoa_r+0x47c>
 80072fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007300:	1e6b      	subs	r3, r5, #1
 8007302:	930c      	str	r3, [sp, #48]	; 0x30
 8007304:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007308:	2b30      	cmp	r3, #48	; 0x30
 800730a:	d0f8      	beq.n	80072fe <_dtoa_r+0x62e>
 800730c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007310:	e04a      	b.n	80073a8 <_dtoa_r+0x6d8>
 8007312:	bf00      	nop
 8007314:	0800b170 	.word	0x0800b170
 8007318:	0800b148 	.word	0x0800b148
 800731c:	3ff00000 	.word	0x3ff00000
 8007320:	40240000 	.word	0x40240000
 8007324:	401c0000 	.word	0x401c0000
 8007328:	40140000 	.word	0x40140000
 800732c:	3fe00000 	.word	0x3fe00000
 8007330:	4baf      	ldr	r3, [pc, #700]	; (80075f0 <_dtoa_r+0x920>)
 8007332:	f7f9 f969 	bl	8000608 <__aeabi_dmul>
 8007336:	4606      	mov	r6, r0
 8007338:	460f      	mov	r7, r1
 800733a:	e7ac      	b.n	8007296 <_dtoa_r+0x5c6>
 800733c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007340:	9d00      	ldr	r5, [sp, #0]
 8007342:	4642      	mov	r2, r8
 8007344:	464b      	mov	r3, r9
 8007346:	4630      	mov	r0, r6
 8007348:	4639      	mov	r1, r7
 800734a:	f7f9 fa87 	bl	800085c <__aeabi_ddiv>
 800734e:	f7f9 fc0b 	bl	8000b68 <__aeabi_d2iz>
 8007352:	9002      	str	r0, [sp, #8]
 8007354:	f7f9 f8ee 	bl	8000534 <__aeabi_i2d>
 8007358:	4642      	mov	r2, r8
 800735a:	464b      	mov	r3, r9
 800735c:	f7f9 f954 	bl	8000608 <__aeabi_dmul>
 8007360:	4602      	mov	r2, r0
 8007362:	460b      	mov	r3, r1
 8007364:	4630      	mov	r0, r6
 8007366:	4639      	mov	r1, r7
 8007368:	f7f8 ff96 	bl	8000298 <__aeabi_dsub>
 800736c:	9e02      	ldr	r6, [sp, #8]
 800736e:	9f01      	ldr	r7, [sp, #4]
 8007370:	3630      	adds	r6, #48	; 0x30
 8007372:	f805 6b01 	strb.w	r6, [r5], #1
 8007376:	9e00      	ldr	r6, [sp, #0]
 8007378:	1bae      	subs	r6, r5, r6
 800737a:	42b7      	cmp	r7, r6
 800737c:	4602      	mov	r2, r0
 800737e:	460b      	mov	r3, r1
 8007380:	d137      	bne.n	80073f2 <_dtoa_r+0x722>
 8007382:	f7f8 ff8b 	bl	800029c <__adddf3>
 8007386:	4642      	mov	r2, r8
 8007388:	464b      	mov	r3, r9
 800738a:	4606      	mov	r6, r0
 800738c:	460f      	mov	r7, r1
 800738e:	f7f9 fbcb 	bl	8000b28 <__aeabi_dcmpgt>
 8007392:	b9c8      	cbnz	r0, 80073c8 <_dtoa_r+0x6f8>
 8007394:	4642      	mov	r2, r8
 8007396:	464b      	mov	r3, r9
 8007398:	4630      	mov	r0, r6
 800739a:	4639      	mov	r1, r7
 800739c:	f7f9 fb9c 	bl	8000ad8 <__aeabi_dcmpeq>
 80073a0:	b110      	cbz	r0, 80073a8 <_dtoa_r+0x6d8>
 80073a2:	9b02      	ldr	r3, [sp, #8]
 80073a4:	07d9      	lsls	r1, r3, #31
 80073a6:	d40f      	bmi.n	80073c8 <_dtoa_r+0x6f8>
 80073a8:	4620      	mov	r0, r4
 80073aa:	4659      	mov	r1, fp
 80073ac:	f000 fad6 	bl	800795c <_Bfree>
 80073b0:	2300      	movs	r3, #0
 80073b2:	702b      	strb	r3, [r5, #0]
 80073b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073b6:	f10a 0001 	add.w	r0, sl, #1
 80073ba:	6018      	str	r0, [r3, #0]
 80073bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f43f acd8 	beq.w	8006d74 <_dtoa_r+0xa4>
 80073c4:	601d      	str	r5, [r3, #0]
 80073c6:	e4d5      	b.n	8006d74 <_dtoa_r+0xa4>
 80073c8:	f8cd a01c 	str.w	sl, [sp, #28]
 80073cc:	462b      	mov	r3, r5
 80073ce:	461d      	mov	r5, r3
 80073d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073d4:	2a39      	cmp	r2, #57	; 0x39
 80073d6:	d108      	bne.n	80073ea <_dtoa_r+0x71a>
 80073d8:	9a00      	ldr	r2, [sp, #0]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d1f7      	bne.n	80073ce <_dtoa_r+0x6fe>
 80073de:	9a07      	ldr	r2, [sp, #28]
 80073e0:	9900      	ldr	r1, [sp, #0]
 80073e2:	3201      	adds	r2, #1
 80073e4:	9207      	str	r2, [sp, #28]
 80073e6:	2230      	movs	r2, #48	; 0x30
 80073e8:	700a      	strb	r2, [r1, #0]
 80073ea:	781a      	ldrb	r2, [r3, #0]
 80073ec:	3201      	adds	r2, #1
 80073ee:	701a      	strb	r2, [r3, #0]
 80073f0:	e78c      	b.n	800730c <_dtoa_r+0x63c>
 80073f2:	4b7f      	ldr	r3, [pc, #508]	; (80075f0 <_dtoa_r+0x920>)
 80073f4:	2200      	movs	r2, #0
 80073f6:	f7f9 f907 	bl	8000608 <__aeabi_dmul>
 80073fa:	2200      	movs	r2, #0
 80073fc:	2300      	movs	r3, #0
 80073fe:	4606      	mov	r6, r0
 8007400:	460f      	mov	r7, r1
 8007402:	f7f9 fb69 	bl	8000ad8 <__aeabi_dcmpeq>
 8007406:	2800      	cmp	r0, #0
 8007408:	d09b      	beq.n	8007342 <_dtoa_r+0x672>
 800740a:	e7cd      	b.n	80073a8 <_dtoa_r+0x6d8>
 800740c:	9a08      	ldr	r2, [sp, #32]
 800740e:	2a00      	cmp	r2, #0
 8007410:	f000 80c4 	beq.w	800759c <_dtoa_r+0x8cc>
 8007414:	9a05      	ldr	r2, [sp, #20]
 8007416:	2a01      	cmp	r2, #1
 8007418:	f300 80a8 	bgt.w	800756c <_dtoa_r+0x89c>
 800741c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800741e:	2a00      	cmp	r2, #0
 8007420:	f000 80a0 	beq.w	8007564 <_dtoa_r+0x894>
 8007424:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007428:	9e06      	ldr	r6, [sp, #24]
 800742a:	4645      	mov	r5, r8
 800742c:	9a04      	ldr	r2, [sp, #16]
 800742e:	2101      	movs	r1, #1
 8007430:	441a      	add	r2, r3
 8007432:	4620      	mov	r0, r4
 8007434:	4498      	add	r8, r3
 8007436:	9204      	str	r2, [sp, #16]
 8007438:	f000 fb4c 	bl	8007ad4 <__i2b>
 800743c:	4607      	mov	r7, r0
 800743e:	2d00      	cmp	r5, #0
 8007440:	dd0b      	ble.n	800745a <_dtoa_r+0x78a>
 8007442:	9b04      	ldr	r3, [sp, #16]
 8007444:	2b00      	cmp	r3, #0
 8007446:	dd08      	ble.n	800745a <_dtoa_r+0x78a>
 8007448:	42ab      	cmp	r3, r5
 800744a:	9a04      	ldr	r2, [sp, #16]
 800744c:	bfa8      	it	ge
 800744e:	462b      	movge	r3, r5
 8007450:	eba8 0803 	sub.w	r8, r8, r3
 8007454:	1aed      	subs	r5, r5, r3
 8007456:	1ad3      	subs	r3, r2, r3
 8007458:	9304      	str	r3, [sp, #16]
 800745a:	9b06      	ldr	r3, [sp, #24]
 800745c:	b1fb      	cbz	r3, 800749e <_dtoa_r+0x7ce>
 800745e:	9b08      	ldr	r3, [sp, #32]
 8007460:	2b00      	cmp	r3, #0
 8007462:	f000 809f 	beq.w	80075a4 <_dtoa_r+0x8d4>
 8007466:	2e00      	cmp	r6, #0
 8007468:	dd11      	ble.n	800748e <_dtoa_r+0x7be>
 800746a:	4639      	mov	r1, r7
 800746c:	4632      	mov	r2, r6
 800746e:	4620      	mov	r0, r4
 8007470:	f000 fbec 	bl	8007c4c <__pow5mult>
 8007474:	465a      	mov	r2, fp
 8007476:	4601      	mov	r1, r0
 8007478:	4607      	mov	r7, r0
 800747a:	4620      	mov	r0, r4
 800747c:	f000 fb40 	bl	8007b00 <__multiply>
 8007480:	4659      	mov	r1, fp
 8007482:	9007      	str	r0, [sp, #28]
 8007484:	4620      	mov	r0, r4
 8007486:	f000 fa69 	bl	800795c <_Bfree>
 800748a:	9b07      	ldr	r3, [sp, #28]
 800748c:	469b      	mov	fp, r3
 800748e:	9b06      	ldr	r3, [sp, #24]
 8007490:	1b9a      	subs	r2, r3, r6
 8007492:	d004      	beq.n	800749e <_dtoa_r+0x7ce>
 8007494:	4659      	mov	r1, fp
 8007496:	4620      	mov	r0, r4
 8007498:	f000 fbd8 	bl	8007c4c <__pow5mult>
 800749c:	4683      	mov	fp, r0
 800749e:	2101      	movs	r1, #1
 80074a0:	4620      	mov	r0, r4
 80074a2:	f000 fb17 	bl	8007ad4 <__i2b>
 80074a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	4606      	mov	r6, r0
 80074ac:	dd7c      	ble.n	80075a8 <_dtoa_r+0x8d8>
 80074ae:	461a      	mov	r2, r3
 80074b0:	4601      	mov	r1, r0
 80074b2:	4620      	mov	r0, r4
 80074b4:	f000 fbca 	bl	8007c4c <__pow5mult>
 80074b8:	9b05      	ldr	r3, [sp, #20]
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	4606      	mov	r6, r0
 80074be:	dd76      	ble.n	80075ae <_dtoa_r+0x8de>
 80074c0:	2300      	movs	r3, #0
 80074c2:	9306      	str	r3, [sp, #24]
 80074c4:	6933      	ldr	r3, [r6, #16]
 80074c6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80074ca:	6918      	ldr	r0, [r3, #16]
 80074cc:	f000 fab2 	bl	8007a34 <__hi0bits>
 80074d0:	f1c0 0020 	rsb	r0, r0, #32
 80074d4:	9b04      	ldr	r3, [sp, #16]
 80074d6:	4418      	add	r0, r3
 80074d8:	f010 001f 	ands.w	r0, r0, #31
 80074dc:	f000 8086 	beq.w	80075ec <_dtoa_r+0x91c>
 80074e0:	f1c0 0320 	rsb	r3, r0, #32
 80074e4:	2b04      	cmp	r3, #4
 80074e6:	dd7f      	ble.n	80075e8 <_dtoa_r+0x918>
 80074e8:	f1c0 001c 	rsb	r0, r0, #28
 80074ec:	9b04      	ldr	r3, [sp, #16]
 80074ee:	4403      	add	r3, r0
 80074f0:	4480      	add	r8, r0
 80074f2:	4405      	add	r5, r0
 80074f4:	9304      	str	r3, [sp, #16]
 80074f6:	f1b8 0f00 	cmp.w	r8, #0
 80074fa:	dd05      	ble.n	8007508 <_dtoa_r+0x838>
 80074fc:	4659      	mov	r1, fp
 80074fe:	4642      	mov	r2, r8
 8007500:	4620      	mov	r0, r4
 8007502:	f000 fbfd 	bl	8007d00 <__lshift>
 8007506:	4683      	mov	fp, r0
 8007508:	9b04      	ldr	r3, [sp, #16]
 800750a:	2b00      	cmp	r3, #0
 800750c:	dd05      	ble.n	800751a <_dtoa_r+0x84a>
 800750e:	4631      	mov	r1, r6
 8007510:	461a      	mov	r2, r3
 8007512:	4620      	mov	r0, r4
 8007514:	f000 fbf4 	bl	8007d00 <__lshift>
 8007518:	4606      	mov	r6, r0
 800751a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800751c:	2b00      	cmp	r3, #0
 800751e:	d069      	beq.n	80075f4 <_dtoa_r+0x924>
 8007520:	4631      	mov	r1, r6
 8007522:	4658      	mov	r0, fp
 8007524:	f000 fc58 	bl	8007dd8 <__mcmp>
 8007528:	2800      	cmp	r0, #0
 800752a:	da63      	bge.n	80075f4 <_dtoa_r+0x924>
 800752c:	2300      	movs	r3, #0
 800752e:	4659      	mov	r1, fp
 8007530:	220a      	movs	r2, #10
 8007532:	4620      	mov	r0, r4
 8007534:	f000 fa34 	bl	80079a0 <__multadd>
 8007538:	9b08      	ldr	r3, [sp, #32]
 800753a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800753e:	4683      	mov	fp, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	f000 818f 	beq.w	8007864 <_dtoa_r+0xb94>
 8007546:	4639      	mov	r1, r7
 8007548:	2300      	movs	r3, #0
 800754a:	220a      	movs	r2, #10
 800754c:	4620      	mov	r0, r4
 800754e:	f000 fa27 	bl	80079a0 <__multadd>
 8007552:	f1b9 0f00 	cmp.w	r9, #0
 8007556:	4607      	mov	r7, r0
 8007558:	f300 808e 	bgt.w	8007678 <_dtoa_r+0x9a8>
 800755c:	9b05      	ldr	r3, [sp, #20]
 800755e:	2b02      	cmp	r3, #2
 8007560:	dc50      	bgt.n	8007604 <_dtoa_r+0x934>
 8007562:	e089      	b.n	8007678 <_dtoa_r+0x9a8>
 8007564:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007566:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800756a:	e75d      	b.n	8007428 <_dtoa_r+0x758>
 800756c:	9b01      	ldr	r3, [sp, #4]
 800756e:	1e5e      	subs	r6, r3, #1
 8007570:	9b06      	ldr	r3, [sp, #24]
 8007572:	42b3      	cmp	r3, r6
 8007574:	bfbf      	itttt	lt
 8007576:	9b06      	ldrlt	r3, [sp, #24]
 8007578:	9606      	strlt	r6, [sp, #24]
 800757a:	1af2      	sublt	r2, r6, r3
 800757c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800757e:	bfb6      	itet	lt
 8007580:	189b      	addlt	r3, r3, r2
 8007582:	1b9e      	subge	r6, r3, r6
 8007584:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007586:	9b01      	ldr	r3, [sp, #4]
 8007588:	bfb8      	it	lt
 800758a:	2600      	movlt	r6, #0
 800758c:	2b00      	cmp	r3, #0
 800758e:	bfb5      	itete	lt
 8007590:	eba8 0503 	sublt.w	r5, r8, r3
 8007594:	9b01      	ldrge	r3, [sp, #4]
 8007596:	2300      	movlt	r3, #0
 8007598:	4645      	movge	r5, r8
 800759a:	e747      	b.n	800742c <_dtoa_r+0x75c>
 800759c:	9e06      	ldr	r6, [sp, #24]
 800759e:	9f08      	ldr	r7, [sp, #32]
 80075a0:	4645      	mov	r5, r8
 80075a2:	e74c      	b.n	800743e <_dtoa_r+0x76e>
 80075a4:	9a06      	ldr	r2, [sp, #24]
 80075a6:	e775      	b.n	8007494 <_dtoa_r+0x7c4>
 80075a8:	9b05      	ldr	r3, [sp, #20]
 80075aa:	2b01      	cmp	r3, #1
 80075ac:	dc18      	bgt.n	80075e0 <_dtoa_r+0x910>
 80075ae:	9b02      	ldr	r3, [sp, #8]
 80075b0:	b9b3      	cbnz	r3, 80075e0 <_dtoa_r+0x910>
 80075b2:	9b03      	ldr	r3, [sp, #12]
 80075b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075b8:	b9a3      	cbnz	r3, 80075e4 <_dtoa_r+0x914>
 80075ba:	9b03      	ldr	r3, [sp, #12]
 80075bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80075c0:	0d1b      	lsrs	r3, r3, #20
 80075c2:	051b      	lsls	r3, r3, #20
 80075c4:	b12b      	cbz	r3, 80075d2 <_dtoa_r+0x902>
 80075c6:	9b04      	ldr	r3, [sp, #16]
 80075c8:	3301      	adds	r3, #1
 80075ca:	9304      	str	r3, [sp, #16]
 80075cc:	f108 0801 	add.w	r8, r8, #1
 80075d0:	2301      	movs	r3, #1
 80075d2:	9306      	str	r3, [sp, #24]
 80075d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f47f af74 	bne.w	80074c4 <_dtoa_r+0x7f4>
 80075dc:	2001      	movs	r0, #1
 80075de:	e779      	b.n	80074d4 <_dtoa_r+0x804>
 80075e0:	2300      	movs	r3, #0
 80075e2:	e7f6      	b.n	80075d2 <_dtoa_r+0x902>
 80075e4:	9b02      	ldr	r3, [sp, #8]
 80075e6:	e7f4      	b.n	80075d2 <_dtoa_r+0x902>
 80075e8:	d085      	beq.n	80074f6 <_dtoa_r+0x826>
 80075ea:	4618      	mov	r0, r3
 80075ec:	301c      	adds	r0, #28
 80075ee:	e77d      	b.n	80074ec <_dtoa_r+0x81c>
 80075f0:	40240000 	.word	0x40240000
 80075f4:	9b01      	ldr	r3, [sp, #4]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	dc38      	bgt.n	800766c <_dtoa_r+0x99c>
 80075fa:	9b05      	ldr	r3, [sp, #20]
 80075fc:	2b02      	cmp	r3, #2
 80075fe:	dd35      	ble.n	800766c <_dtoa_r+0x99c>
 8007600:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007604:	f1b9 0f00 	cmp.w	r9, #0
 8007608:	d10d      	bne.n	8007626 <_dtoa_r+0x956>
 800760a:	4631      	mov	r1, r6
 800760c:	464b      	mov	r3, r9
 800760e:	2205      	movs	r2, #5
 8007610:	4620      	mov	r0, r4
 8007612:	f000 f9c5 	bl	80079a0 <__multadd>
 8007616:	4601      	mov	r1, r0
 8007618:	4606      	mov	r6, r0
 800761a:	4658      	mov	r0, fp
 800761c:	f000 fbdc 	bl	8007dd8 <__mcmp>
 8007620:	2800      	cmp	r0, #0
 8007622:	f73f adbd 	bgt.w	80071a0 <_dtoa_r+0x4d0>
 8007626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007628:	9d00      	ldr	r5, [sp, #0]
 800762a:	ea6f 0a03 	mvn.w	sl, r3
 800762e:	f04f 0800 	mov.w	r8, #0
 8007632:	4631      	mov	r1, r6
 8007634:	4620      	mov	r0, r4
 8007636:	f000 f991 	bl	800795c <_Bfree>
 800763a:	2f00      	cmp	r7, #0
 800763c:	f43f aeb4 	beq.w	80073a8 <_dtoa_r+0x6d8>
 8007640:	f1b8 0f00 	cmp.w	r8, #0
 8007644:	d005      	beq.n	8007652 <_dtoa_r+0x982>
 8007646:	45b8      	cmp	r8, r7
 8007648:	d003      	beq.n	8007652 <_dtoa_r+0x982>
 800764a:	4641      	mov	r1, r8
 800764c:	4620      	mov	r0, r4
 800764e:	f000 f985 	bl	800795c <_Bfree>
 8007652:	4639      	mov	r1, r7
 8007654:	4620      	mov	r0, r4
 8007656:	f000 f981 	bl	800795c <_Bfree>
 800765a:	e6a5      	b.n	80073a8 <_dtoa_r+0x6d8>
 800765c:	2600      	movs	r6, #0
 800765e:	4637      	mov	r7, r6
 8007660:	e7e1      	b.n	8007626 <_dtoa_r+0x956>
 8007662:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007664:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007668:	4637      	mov	r7, r6
 800766a:	e599      	b.n	80071a0 <_dtoa_r+0x4d0>
 800766c:	9b08      	ldr	r3, [sp, #32]
 800766e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007672:	2b00      	cmp	r3, #0
 8007674:	f000 80fd 	beq.w	8007872 <_dtoa_r+0xba2>
 8007678:	2d00      	cmp	r5, #0
 800767a:	dd05      	ble.n	8007688 <_dtoa_r+0x9b8>
 800767c:	4639      	mov	r1, r7
 800767e:	462a      	mov	r2, r5
 8007680:	4620      	mov	r0, r4
 8007682:	f000 fb3d 	bl	8007d00 <__lshift>
 8007686:	4607      	mov	r7, r0
 8007688:	9b06      	ldr	r3, [sp, #24]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d05c      	beq.n	8007748 <_dtoa_r+0xa78>
 800768e:	6879      	ldr	r1, [r7, #4]
 8007690:	4620      	mov	r0, r4
 8007692:	f000 f923 	bl	80078dc <_Balloc>
 8007696:	4605      	mov	r5, r0
 8007698:	b928      	cbnz	r0, 80076a6 <_dtoa_r+0x9d6>
 800769a:	4b80      	ldr	r3, [pc, #512]	; (800789c <_dtoa_r+0xbcc>)
 800769c:	4602      	mov	r2, r0
 800769e:	f240 21ea 	movw	r1, #746	; 0x2ea
 80076a2:	f7ff bb2e 	b.w	8006d02 <_dtoa_r+0x32>
 80076a6:	693a      	ldr	r2, [r7, #16]
 80076a8:	3202      	adds	r2, #2
 80076aa:	0092      	lsls	r2, r2, #2
 80076ac:	f107 010c 	add.w	r1, r7, #12
 80076b0:	300c      	adds	r0, #12
 80076b2:	f000 f905 	bl	80078c0 <memcpy>
 80076b6:	2201      	movs	r2, #1
 80076b8:	4629      	mov	r1, r5
 80076ba:	4620      	mov	r0, r4
 80076bc:	f000 fb20 	bl	8007d00 <__lshift>
 80076c0:	9b00      	ldr	r3, [sp, #0]
 80076c2:	3301      	adds	r3, #1
 80076c4:	9301      	str	r3, [sp, #4]
 80076c6:	9b00      	ldr	r3, [sp, #0]
 80076c8:	444b      	add	r3, r9
 80076ca:	9307      	str	r3, [sp, #28]
 80076cc:	9b02      	ldr	r3, [sp, #8]
 80076ce:	f003 0301 	and.w	r3, r3, #1
 80076d2:	46b8      	mov	r8, r7
 80076d4:	9306      	str	r3, [sp, #24]
 80076d6:	4607      	mov	r7, r0
 80076d8:	9b01      	ldr	r3, [sp, #4]
 80076da:	4631      	mov	r1, r6
 80076dc:	3b01      	subs	r3, #1
 80076de:	4658      	mov	r0, fp
 80076e0:	9302      	str	r3, [sp, #8]
 80076e2:	f7ff fa69 	bl	8006bb8 <quorem>
 80076e6:	4603      	mov	r3, r0
 80076e8:	3330      	adds	r3, #48	; 0x30
 80076ea:	9004      	str	r0, [sp, #16]
 80076ec:	4641      	mov	r1, r8
 80076ee:	4658      	mov	r0, fp
 80076f0:	9308      	str	r3, [sp, #32]
 80076f2:	f000 fb71 	bl	8007dd8 <__mcmp>
 80076f6:	463a      	mov	r2, r7
 80076f8:	4681      	mov	r9, r0
 80076fa:	4631      	mov	r1, r6
 80076fc:	4620      	mov	r0, r4
 80076fe:	f000 fb87 	bl	8007e10 <__mdiff>
 8007702:	68c2      	ldr	r2, [r0, #12]
 8007704:	9b08      	ldr	r3, [sp, #32]
 8007706:	4605      	mov	r5, r0
 8007708:	bb02      	cbnz	r2, 800774c <_dtoa_r+0xa7c>
 800770a:	4601      	mov	r1, r0
 800770c:	4658      	mov	r0, fp
 800770e:	f000 fb63 	bl	8007dd8 <__mcmp>
 8007712:	9b08      	ldr	r3, [sp, #32]
 8007714:	4602      	mov	r2, r0
 8007716:	4629      	mov	r1, r5
 8007718:	4620      	mov	r0, r4
 800771a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800771e:	f000 f91d 	bl	800795c <_Bfree>
 8007722:	9b05      	ldr	r3, [sp, #20]
 8007724:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007726:	9d01      	ldr	r5, [sp, #4]
 8007728:	ea43 0102 	orr.w	r1, r3, r2
 800772c:	9b06      	ldr	r3, [sp, #24]
 800772e:	430b      	orrs	r3, r1
 8007730:	9b08      	ldr	r3, [sp, #32]
 8007732:	d10d      	bne.n	8007750 <_dtoa_r+0xa80>
 8007734:	2b39      	cmp	r3, #57	; 0x39
 8007736:	d029      	beq.n	800778c <_dtoa_r+0xabc>
 8007738:	f1b9 0f00 	cmp.w	r9, #0
 800773c:	dd01      	ble.n	8007742 <_dtoa_r+0xa72>
 800773e:	9b04      	ldr	r3, [sp, #16]
 8007740:	3331      	adds	r3, #49	; 0x31
 8007742:	9a02      	ldr	r2, [sp, #8]
 8007744:	7013      	strb	r3, [r2, #0]
 8007746:	e774      	b.n	8007632 <_dtoa_r+0x962>
 8007748:	4638      	mov	r0, r7
 800774a:	e7b9      	b.n	80076c0 <_dtoa_r+0x9f0>
 800774c:	2201      	movs	r2, #1
 800774e:	e7e2      	b.n	8007716 <_dtoa_r+0xa46>
 8007750:	f1b9 0f00 	cmp.w	r9, #0
 8007754:	db06      	blt.n	8007764 <_dtoa_r+0xa94>
 8007756:	9905      	ldr	r1, [sp, #20]
 8007758:	ea41 0909 	orr.w	r9, r1, r9
 800775c:	9906      	ldr	r1, [sp, #24]
 800775e:	ea59 0101 	orrs.w	r1, r9, r1
 8007762:	d120      	bne.n	80077a6 <_dtoa_r+0xad6>
 8007764:	2a00      	cmp	r2, #0
 8007766:	ddec      	ble.n	8007742 <_dtoa_r+0xa72>
 8007768:	4659      	mov	r1, fp
 800776a:	2201      	movs	r2, #1
 800776c:	4620      	mov	r0, r4
 800776e:	9301      	str	r3, [sp, #4]
 8007770:	f000 fac6 	bl	8007d00 <__lshift>
 8007774:	4631      	mov	r1, r6
 8007776:	4683      	mov	fp, r0
 8007778:	f000 fb2e 	bl	8007dd8 <__mcmp>
 800777c:	2800      	cmp	r0, #0
 800777e:	9b01      	ldr	r3, [sp, #4]
 8007780:	dc02      	bgt.n	8007788 <_dtoa_r+0xab8>
 8007782:	d1de      	bne.n	8007742 <_dtoa_r+0xa72>
 8007784:	07da      	lsls	r2, r3, #31
 8007786:	d5dc      	bpl.n	8007742 <_dtoa_r+0xa72>
 8007788:	2b39      	cmp	r3, #57	; 0x39
 800778a:	d1d8      	bne.n	800773e <_dtoa_r+0xa6e>
 800778c:	9a02      	ldr	r2, [sp, #8]
 800778e:	2339      	movs	r3, #57	; 0x39
 8007790:	7013      	strb	r3, [r2, #0]
 8007792:	462b      	mov	r3, r5
 8007794:	461d      	mov	r5, r3
 8007796:	3b01      	subs	r3, #1
 8007798:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800779c:	2a39      	cmp	r2, #57	; 0x39
 800779e:	d050      	beq.n	8007842 <_dtoa_r+0xb72>
 80077a0:	3201      	adds	r2, #1
 80077a2:	701a      	strb	r2, [r3, #0]
 80077a4:	e745      	b.n	8007632 <_dtoa_r+0x962>
 80077a6:	2a00      	cmp	r2, #0
 80077a8:	dd03      	ble.n	80077b2 <_dtoa_r+0xae2>
 80077aa:	2b39      	cmp	r3, #57	; 0x39
 80077ac:	d0ee      	beq.n	800778c <_dtoa_r+0xabc>
 80077ae:	3301      	adds	r3, #1
 80077b0:	e7c7      	b.n	8007742 <_dtoa_r+0xa72>
 80077b2:	9a01      	ldr	r2, [sp, #4]
 80077b4:	9907      	ldr	r1, [sp, #28]
 80077b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80077ba:	428a      	cmp	r2, r1
 80077bc:	d02a      	beq.n	8007814 <_dtoa_r+0xb44>
 80077be:	4659      	mov	r1, fp
 80077c0:	2300      	movs	r3, #0
 80077c2:	220a      	movs	r2, #10
 80077c4:	4620      	mov	r0, r4
 80077c6:	f000 f8eb 	bl	80079a0 <__multadd>
 80077ca:	45b8      	cmp	r8, r7
 80077cc:	4683      	mov	fp, r0
 80077ce:	f04f 0300 	mov.w	r3, #0
 80077d2:	f04f 020a 	mov.w	r2, #10
 80077d6:	4641      	mov	r1, r8
 80077d8:	4620      	mov	r0, r4
 80077da:	d107      	bne.n	80077ec <_dtoa_r+0xb1c>
 80077dc:	f000 f8e0 	bl	80079a0 <__multadd>
 80077e0:	4680      	mov	r8, r0
 80077e2:	4607      	mov	r7, r0
 80077e4:	9b01      	ldr	r3, [sp, #4]
 80077e6:	3301      	adds	r3, #1
 80077e8:	9301      	str	r3, [sp, #4]
 80077ea:	e775      	b.n	80076d8 <_dtoa_r+0xa08>
 80077ec:	f000 f8d8 	bl	80079a0 <__multadd>
 80077f0:	4639      	mov	r1, r7
 80077f2:	4680      	mov	r8, r0
 80077f4:	2300      	movs	r3, #0
 80077f6:	220a      	movs	r2, #10
 80077f8:	4620      	mov	r0, r4
 80077fa:	f000 f8d1 	bl	80079a0 <__multadd>
 80077fe:	4607      	mov	r7, r0
 8007800:	e7f0      	b.n	80077e4 <_dtoa_r+0xb14>
 8007802:	f1b9 0f00 	cmp.w	r9, #0
 8007806:	9a00      	ldr	r2, [sp, #0]
 8007808:	bfcc      	ite	gt
 800780a:	464d      	movgt	r5, r9
 800780c:	2501      	movle	r5, #1
 800780e:	4415      	add	r5, r2
 8007810:	f04f 0800 	mov.w	r8, #0
 8007814:	4659      	mov	r1, fp
 8007816:	2201      	movs	r2, #1
 8007818:	4620      	mov	r0, r4
 800781a:	9301      	str	r3, [sp, #4]
 800781c:	f000 fa70 	bl	8007d00 <__lshift>
 8007820:	4631      	mov	r1, r6
 8007822:	4683      	mov	fp, r0
 8007824:	f000 fad8 	bl	8007dd8 <__mcmp>
 8007828:	2800      	cmp	r0, #0
 800782a:	dcb2      	bgt.n	8007792 <_dtoa_r+0xac2>
 800782c:	d102      	bne.n	8007834 <_dtoa_r+0xb64>
 800782e:	9b01      	ldr	r3, [sp, #4]
 8007830:	07db      	lsls	r3, r3, #31
 8007832:	d4ae      	bmi.n	8007792 <_dtoa_r+0xac2>
 8007834:	462b      	mov	r3, r5
 8007836:	461d      	mov	r5, r3
 8007838:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800783c:	2a30      	cmp	r2, #48	; 0x30
 800783e:	d0fa      	beq.n	8007836 <_dtoa_r+0xb66>
 8007840:	e6f7      	b.n	8007632 <_dtoa_r+0x962>
 8007842:	9a00      	ldr	r2, [sp, #0]
 8007844:	429a      	cmp	r2, r3
 8007846:	d1a5      	bne.n	8007794 <_dtoa_r+0xac4>
 8007848:	f10a 0a01 	add.w	sl, sl, #1
 800784c:	2331      	movs	r3, #49	; 0x31
 800784e:	e779      	b.n	8007744 <_dtoa_r+0xa74>
 8007850:	4b13      	ldr	r3, [pc, #76]	; (80078a0 <_dtoa_r+0xbd0>)
 8007852:	f7ff baaf 	b.w	8006db4 <_dtoa_r+0xe4>
 8007856:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007858:	2b00      	cmp	r3, #0
 800785a:	f47f aa86 	bne.w	8006d6a <_dtoa_r+0x9a>
 800785e:	4b11      	ldr	r3, [pc, #68]	; (80078a4 <_dtoa_r+0xbd4>)
 8007860:	f7ff baa8 	b.w	8006db4 <_dtoa_r+0xe4>
 8007864:	f1b9 0f00 	cmp.w	r9, #0
 8007868:	dc03      	bgt.n	8007872 <_dtoa_r+0xba2>
 800786a:	9b05      	ldr	r3, [sp, #20]
 800786c:	2b02      	cmp	r3, #2
 800786e:	f73f aec9 	bgt.w	8007604 <_dtoa_r+0x934>
 8007872:	9d00      	ldr	r5, [sp, #0]
 8007874:	4631      	mov	r1, r6
 8007876:	4658      	mov	r0, fp
 8007878:	f7ff f99e 	bl	8006bb8 <quorem>
 800787c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007880:	f805 3b01 	strb.w	r3, [r5], #1
 8007884:	9a00      	ldr	r2, [sp, #0]
 8007886:	1aaa      	subs	r2, r5, r2
 8007888:	4591      	cmp	r9, r2
 800788a:	ddba      	ble.n	8007802 <_dtoa_r+0xb32>
 800788c:	4659      	mov	r1, fp
 800788e:	2300      	movs	r3, #0
 8007890:	220a      	movs	r2, #10
 8007892:	4620      	mov	r0, r4
 8007894:	f000 f884 	bl	80079a0 <__multadd>
 8007898:	4683      	mov	fp, r0
 800789a:	e7eb      	b.n	8007874 <_dtoa_r+0xba4>
 800789c:	0800b0d7 	.word	0x0800b0d7
 80078a0:	0800b030 	.word	0x0800b030
 80078a4:	0800b054 	.word	0x0800b054

080078a8 <_localeconv_r>:
 80078a8:	4800      	ldr	r0, [pc, #0]	; (80078ac <_localeconv_r+0x4>)
 80078aa:	4770      	bx	lr
 80078ac:	20002168 	.word	0x20002168

080078b0 <malloc>:
 80078b0:	4b02      	ldr	r3, [pc, #8]	; (80078bc <malloc+0xc>)
 80078b2:	4601      	mov	r1, r0
 80078b4:	6818      	ldr	r0, [r3, #0]
 80078b6:	f000 bbef 	b.w	8008098 <_malloc_r>
 80078ba:	bf00      	nop
 80078bc:	20002014 	.word	0x20002014

080078c0 <memcpy>:
 80078c0:	440a      	add	r2, r1
 80078c2:	4291      	cmp	r1, r2
 80078c4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80078c8:	d100      	bne.n	80078cc <memcpy+0xc>
 80078ca:	4770      	bx	lr
 80078cc:	b510      	push	{r4, lr}
 80078ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078d6:	4291      	cmp	r1, r2
 80078d8:	d1f9      	bne.n	80078ce <memcpy+0xe>
 80078da:	bd10      	pop	{r4, pc}

080078dc <_Balloc>:
 80078dc:	b570      	push	{r4, r5, r6, lr}
 80078de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80078e0:	4604      	mov	r4, r0
 80078e2:	460d      	mov	r5, r1
 80078e4:	b976      	cbnz	r6, 8007904 <_Balloc+0x28>
 80078e6:	2010      	movs	r0, #16
 80078e8:	f7ff ffe2 	bl	80078b0 <malloc>
 80078ec:	4602      	mov	r2, r0
 80078ee:	6260      	str	r0, [r4, #36]	; 0x24
 80078f0:	b920      	cbnz	r0, 80078fc <_Balloc+0x20>
 80078f2:	4b18      	ldr	r3, [pc, #96]	; (8007954 <_Balloc+0x78>)
 80078f4:	4818      	ldr	r0, [pc, #96]	; (8007958 <_Balloc+0x7c>)
 80078f6:	2166      	movs	r1, #102	; 0x66
 80078f8:	f000 fd94 	bl	8008424 <__assert_func>
 80078fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007900:	6006      	str	r6, [r0, #0]
 8007902:	60c6      	str	r6, [r0, #12]
 8007904:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007906:	68f3      	ldr	r3, [r6, #12]
 8007908:	b183      	cbz	r3, 800792c <_Balloc+0x50>
 800790a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007912:	b9b8      	cbnz	r0, 8007944 <_Balloc+0x68>
 8007914:	2101      	movs	r1, #1
 8007916:	fa01 f605 	lsl.w	r6, r1, r5
 800791a:	1d72      	adds	r2, r6, #5
 800791c:	0092      	lsls	r2, r2, #2
 800791e:	4620      	mov	r0, r4
 8007920:	f000 fb5a 	bl	8007fd8 <_calloc_r>
 8007924:	b160      	cbz	r0, 8007940 <_Balloc+0x64>
 8007926:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800792a:	e00e      	b.n	800794a <_Balloc+0x6e>
 800792c:	2221      	movs	r2, #33	; 0x21
 800792e:	2104      	movs	r1, #4
 8007930:	4620      	mov	r0, r4
 8007932:	f000 fb51 	bl	8007fd8 <_calloc_r>
 8007936:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007938:	60f0      	str	r0, [r6, #12]
 800793a:	68db      	ldr	r3, [r3, #12]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d1e4      	bne.n	800790a <_Balloc+0x2e>
 8007940:	2000      	movs	r0, #0
 8007942:	bd70      	pop	{r4, r5, r6, pc}
 8007944:	6802      	ldr	r2, [r0, #0]
 8007946:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800794a:	2300      	movs	r3, #0
 800794c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007950:	e7f7      	b.n	8007942 <_Balloc+0x66>
 8007952:	bf00      	nop
 8007954:	0800b061 	.word	0x0800b061
 8007958:	0800b0e8 	.word	0x0800b0e8

0800795c <_Bfree>:
 800795c:	b570      	push	{r4, r5, r6, lr}
 800795e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007960:	4605      	mov	r5, r0
 8007962:	460c      	mov	r4, r1
 8007964:	b976      	cbnz	r6, 8007984 <_Bfree+0x28>
 8007966:	2010      	movs	r0, #16
 8007968:	f7ff ffa2 	bl	80078b0 <malloc>
 800796c:	4602      	mov	r2, r0
 800796e:	6268      	str	r0, [r5, #36]	; 0x24
 8007970:	b920      	cbnz	r0, 800797c <_Bfree+0x20>
 8007972:	4b09      	ldr	r3, [pc, #36]	; (8007998 <_Bfree+0x3c>)
 8007974:	4809      	ldr	r0, [pc, #36]	; (800799c <_Bfree+0x40>)
 8007976:	218a      	movs	r1, #138	; 0x8a
 8007978:	f000 fd54 	bl	8008424 <__assert_func>
 800797c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007980:	6006      	str	r6, [r0, #0]
 8007982:	60c6      	str	r6, [r0, #12]
 8007984:	b13c      	cbz	r4, 8007996 <_Bfree+0x3a>
 8007986:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007988:	6862      	ldr	r2, [r4, #4]
 800798a:	68db      	ldr	r3, [r3, #12]
 800798c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007990:	6021      	str	r1, [r4, #0]
 8007992:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007996:	bd70      	pop	{r4, r5, r6, pc}
 8007998:	0800b061 	.word	0x0800b061
 800799c:	0800b0e8 	.word	0x0800b0e8

080079a0 <__multadd>:
 80079a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079a4:	690e      	ldr	r6, [r1, #16]
 80079a6:	4607      	mov	r7, r0
 80079a8:	4698      	mov	r8, r3
 80079aa:	460c      	mov	r4, r1
 80079ac:	f101 0014 	add.w	r0, r1, #20
 80079b0:	2300      	movs	r3, #0
 80079b2:	6805      	ldr	r5, [r0, #0]
 80079b4:	b2a9      	uxth	r1, r5
 80079b6:	fb02 8101 	mla	r1, r2, r1, r8
 80079ba:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80079be:	0c2d      	lsrs	r5, r5, #16
 80079c0:	fb02 c505 	mla	r5, r2, r5, ip
 80079c4:	b289      	uxth	r1, r1
 80079c6:	3301      	adds	r3, #1
 80079c8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80079cc:	429e      	cmp	r6, r3
 80079ce:	f840 1b04 	str.w	r1, [r0], #4
 80079d2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80079d6:	dcec      	bgt.n	80079b2 <__multadd+0x12>
 80079d8:	f1b8 0f00 	cmp.w	r8, #0
 80079dc:	d022      	beq.n	8007a24 <__multadd+0x84>
 80079de:	68a3      	ldr	r3, [r4, #8]
 80079e0:	42b3      	cmp	r3, r6
 80079e2:	dc19      	bgt.n	8007a18 <__multadd+0x78>
 80079e4:	6861      	ldr	r1, [r4, #4]
 80079e6:	4638      	mov	r0, r7
 80079e8:	3101      	adds	r1, #1
 80079ea:	f7ff ff77 	bl	80078dc <_Balloc>
 80079ee:	4605      	mov	r5, r0
 80079f0:	b928      	cbnz	r0, 80079fe <__multadd+0x5e>
 80079f2:	4602      	mov	r2, r0
 80079f4:	4b0d      	ldr	r3, [pc, #52]	; (8007a2c <__multadd+0x8c>)
 80079f6:	480e      	ldr	r0, [pc, #56]	; (8007a30 <__multadd+0x90>)
 80079f8:	21b5      	movs	r1, #181	; 0xb5
 80079fa:	f000 fd13 	bl	8008424 <__assert_func>
 80079fe:	6922      	ldr	r2, [r4, #16]
 8007a00:	3202      	adds	r2, #2
 8007a02:	f104 010c 	add.w	r1, r4, #12
 8007a06:	0092      	lsls	r2, r2, #2
 8007a08:	300c      	adds	r0, #12
 8007a0a:	f7ff ff59 	bl	80078c0 <memcpy>
 8007a0e:	4621      	mov	r1, r4
 8007a10:	4638      	mov	r0, r7
 8007a12:	f7ff ffa3 	bl	800795c <_Bfree>
 8007a16:	462c      	mov	r4, r5
 8007a18:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007a1c:	3601      	adds	r6, #1
 8007a1e:	f8c3 8014 	str.w	r8, [r3, #20]
 8007a22:	6126      	str	r6, [r4, #16]
 8007a24:	4620      	mov	r0, r4
 8007a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a2a:	bf00      	nop
 8007a2c:	0800b0d7 	.word	0x0800b0d7
 8007a30:	0800b0e8 	.word	0x0800b0e8

08007a34 <__hi0bits>:
 8007a34:	0c03      	lsrs	r3, r0, #16
 8007a36:	041b      	lsls	r3, r3, #16
 8007a38:	b9d3      	cbnz	r3, 8007a70 <__hi0bits+0x3c>
 8007a3a:	0400      	lsls	r0, r0, #16
 8007a3c:	2310      	movs	r3, #16
 8007a3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007a42:	bf04      	itt	eq
 8007a44:	0200      	lsleq	r0, r0, #8
 8007a46:	3308      	addeq	r3, #8
 8007a48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007a4c:	bf04      	itt	eq
 8007a4e:	0100      	lsleq	r0, r0, #4
 8007a50:	3304      	addeq	r3, #4
 8007a52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007a56:	bf04      	itt	eq
 8007a58:	0080      	lsleq	r0, r0, #2
 8007a5a:	3302      	addeq	r3, #2
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	db05      	blt.n	8007a6c <__hi0bits+0x38>
 8007a60:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007a64:	f103 0301 	add.w	r3, r3, #1
 8007a68:	bf08      	it	eq
 8007a6a:	2320      	moveq	r3, #32
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	4770      	bx	lr
 8007a70:	2300      	movs	r3, #0
 8007a72:	e7e4      	b.n	8007a3e <__hi0bits+0xa>

08007a74 <__lo0bits>:
 8007a74:	6803      	ldr	r3, [r0, #0]
 8007a76:	f013 0207 	ands.w	r2, r3, #7
 8007a7a:	4601      	mov	r1, r0
 8007a7c:	d00b      	beq.n	8007a96 <__lo0bits+0x22>
 8007a7e:	07da      	lsls	r2, r3, #31
 8007a80:	d424      	bmi.n	8007acc <__lo0bits+0x58>
 8007a82:	0798      	lsls	r0, r3, #30
 8007a84:	bf49      	itett	mi
 8007a86:	085b      	lsrmi	r3, r3, #1
 8007a88:	089b      	lsrpl	r3, r3, #2
 8007a8a:	2001      	movmi	r0, #1
 8007a8c:	600b      	strmi	r3, [r1, #0]
 8007a8e:	bf5c      	itt	pl
 8007a90:	600b      	strpl	r3, [r1, #0]
 8007a92:	2002      	movpl	r0, #2
 8007a94:	4770      	bx	lr
 8007a96:	b298      	uxth	r0, r3
 8007a98:	b9b0      	cbnz	r0, 8007ac8 <__lo0bits+0x54>
 8007a9a:	0c1b      	lsrs	r3, r3, #16
 8007a9c:	2010      	movs	r0, #16
 8007a9e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007aa2:	bf04      	itt	eq
 8007aa4:	0a1b      	lsreq	r3, r3, #8
 8007aa6:	3008      	addeq	r0, #8
 8007aa8:	071a      	lsls	r2, r3, #28
 8007aaa:	bf04      	itt	eq
 8007aac:	091b      	lsreq	r3, r3, #4
 8007aae:	3004      	addeq	r0, #4
 8007ab0:	079a      	lsls	r2, r3, #30
 8007ab2:	bf04      	itt	eq
 8007ab4:	089b      	lsreq	r3, r3, #2
 8007ab6:	3002      	addeq	r0, #2
 8007ab8:	07da      	lsls	r2, r3, #31
 8007aba:	d403      	bmi.n	8007ac4 <__lo0bits+0x50>
 8007abc:	085b      	lsrs	r3, r3, #1
 8007abe:	f100 0001 	add.w	r0, r0, #1
 8007ac2:	d005      	beq.n	8007ad0 <__lo0bits+0x5c>
 8007ac4:	600b      	str	r3, [r1, #0]
 8007ac6:	4770      	bx	lr
 8007ac8:	4610      	mov	r0, r2
 8007aca:	e7e8      	b.n	8007a9e <__lo0bits+0x2a>
 8007acc:	2000      	movs	r0, #0
 8007ace:	4770      	bx	lr
 8007ad0:	2020      	movs	r0, #32
 8007ad2:	4770      	bx	lr

08007ad4 <__i2b>:
 8007ad4:	b510      	push	{r4, lr}
 8007ad6:	460c      	mov	r4, r1
 8007ad8:	2101      	movs	r1, #1
 8007ada:	f7ff feff 	bl	80078dc <_Balloc>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	b928      	cbnz	r0, 8007aee <__i2b+0x1a>
 8007ae2:	4b05      	ldr	r3, [pc, #20]	; (8007af8 <__i2b+0x24>)
 8007ae4:	4805      	ldr	r0, [pc, #20]	; (8007afc <__i2b+0x28>)
 8007ae6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007aea:	f000 fc9b 	bl	8008424 <__assert_func>
 8007aee:	2301      	movs	r3, #1
 8007af0:	6144      	str	r4, [r0, #20]
 8007af2:	6103      	str	r3, [r0, #16]
 8007af4:	bd10      	pop	{r4, pc}
 8007af6:	bf00      	nop
 8007af8:	0800b0d7 	.word	0x0800b0d7
 8007afc:	0800b0e8 	.word	0x0800b0e8

08007b00 <__multiply>:
 8007b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b04:	4614      	mov	r4, r2
 8007b06:	690a      	ldr	r2, [r1, #16]
 8007b08:	6923      	ldr	r3, [r4, #16]
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	bfb8      	it	lt
 8007b0e:	460b      	movlt	r3, r1
 8007b10:	460d      	mov	r5, r1
 8007b12:	bfbc      	itt	lt
 8007b14:	4625      	movlt	r5, r4
 8007b16:	461c      	movlt	r4, r3
 8007b18:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007b1c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007b20:	68ab      	ldr	r3, [r5, #8]
 8007b22:	6869      	ldr	r1, [r5, #4]
 8007b24:	eb0a 0709 	add.w	r7, sl, r9
 8007b28:	42bb      	cmp	r3, r7
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	bfb8      	it	lt
 8007b2e:	3101      	addlt	r1, #1
 8007b30:	f7ff fed4 	bl	80078dc <_Balloc>
 8007b34:	b930      	cbnz	r0, 8007b44 <__multiply+0x44>
 8007b36:	4602      	mov	r2, r0
 8007b38:	4b42      	ldr	r3, [pc, #264]	; (8007c44 <__multiply+0x144>)
 8007b3a:	4843      	ldr	r0, [pc, #268]	; (8007c48 <__multiply+0x148>)
 8007b3c:	f240 115d 	movw	r1, #349	; 0x15d
 8007b40:	f000 fc70 	bl	8008424 <__assert_func>
 8007b44:	f100 0614 	add.w	r6, r0, #20
 8007b48:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007b4c:	4633      	mov	r3, r6
 8007b4e:	2200      	movs	r2, #0
 8007b50:	4543      	cmp	r3, r8
 8007b52:	d31e      	bcc.n	8007b92 <__multiply+0x92>
 8007b54:	f105 0c14 	add.w	ip, r5, #20
 8007b58:	f104 0314 	add.w	r3, r4, #20
 8007b5c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007b60:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007b64:	9202      	str	r2, [sp, #8]
 8007b66:	ebac 0205 	sub.w	r2, ip, r5
 8007b6a:	3a15      	subs	r2, #21
 8007b6c:	f022 0203 	bic.w	r2, r2, #3
 8007b70:	3204      	adds	r2, #4
 8007b72:	f105 0115 	add.w	r1, r5, #21
 8007b76:	458c      	cmp	ip, r1
 8007b78:	bf38      	it	cc
 8007b7a:	2204      	movcc	r2, #4
 8007b7c:	9201      	str	r2, [sp, #4]
 8007b7e:	9a02      	ldr	r2, [sp, #8]
 8007b80:	9303      	str	r3, [sp, #12]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d808      	bhi.n	8007b98 <__multiply+0x98>
 8007b86:	2f00      	cmp	r7, #0
 8007b88:	dc55      	bgt.n	8007c36 <__multiply+0x136>
 8007b8a:	6107      	str	r7, [r0, #16]
 8007b8c:	b005      	add	sp, #20
 8007b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b92:	f843 2b04 	str.w	r2, [r3], #4
 8007b96:	e7db      	b.n	8007b50 <__multiply+0x50>
 8007b98:	f8b3 a000 	ldrh.w	sl, [r3]
 8007b9c:	f1ba 0f00 	cmp.w	sl, #0
 8007ba0:	d020      	beq.n	8007be4 <__multiply+0xe4>
 8007ba2:	f105 0e14 	add.w	lr, r5, #20
 8007ba6:	46b1      	mov	r9, r6
 8007ba8:	2200      	movs	r2, #0
 8007baa:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007bae:	f8d9 b000 	ldr.w	fp, [r9]
 8007bb2:	b2a1      	uxth	r1, r4
 8007bb4:	fa1f fb8b 	uxth.w	fp, fp
 8007bb8:	fb0a b101 	mla	r1, sl, r1, fp
 8007bbc:	4411      	add	r1, r2
 8007bbe:	f8d9 2000 	ldr.w	r2, [r9]
 8007bc2:	0c24      	lsrs	r4, r4, #16
 8007bc4:	0c12      	lsrs	r2, r2, #16
 8007bc6:	fb0a 2404 	mla	r4, sl, r4, r2
 8007bca:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007bce:	b289      	uxth	r1, r1
 8007bd0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007bd4:	45f4      	cmp	ip, lr
 8007bd6:	f849 1b04 	str.w	r1, [r9], #4
 8007bda:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007bde:	d8e4      	bhi.n	8007baa <__multiply+0xaa>
 8007be0:	9901      	ldr	r1, [sp, #4]
 8007be2:	5072      	str	r2, [r6, r1]
 8007be4:	9a03      	ldr	r2, [sp, #12]
 8007be6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007bea:	3304      	adds	r3, #4
 8007bec:	f1b9 0f00 	cmp.w	r9, #0
 8007bf0:	d01f      	beq.n	8007c32 <__multiply+0x132>
 8007bf2:	6834      	ldr	r4, [r6, #0]
 8007bf4:	f105 0114 	add.w	r1, r5, #20
 8007bf8:	46b6      	mov	lr, r6
 8007bfa:	f04f 0a00 	mov.w	sl, #0
 8007bfe:	880a      	ldrh	r2, [r1, #0]
 8007c00:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007c04:	fb09 b202 	mla	r2, r9, r2, fp
 8007c08:	4492      	add	sl, r2
 8007c0a:	b2a4      	uxth	r4, r4
 8007c0c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007c10:	f84e 4b04 	str.w	r4, [lr], #4
 8007c14:	f851 4b04 	ldr.w	r4, [r1], #4
 8007c18:	f8be 2000 	ldrh.w	r2, [lr]
 8007c1c:	0c24      	lsrs	r4, r4, #16
 8007c1e:	fb09 2404 	mla	r4, r9, r4, r2
 8007c22:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007c26:	458c      	cmp	ip, r1
 8007c28:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007c2c:	d8e7      	bhi.n	8007bfe <__multiply+0xfe>
 8007c2e:	9a01      	ldr	r2, [sp, #4]
 8007c30:	50b4      	str	r4, [r6, r2]
 8007c32:	3604      	adds	r6, #4
 8007c34:	e7a3      	b.n	8007b7e <__multiply+0x7e>
 8007c36:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d1a5      	bne.n	8007b8a <__multiply+0x8a>
 8007c3e:	3f01      	subs	r7, #1
 8007c40:	e7a1      	b.n	8007b86 <__multiply+0x86>
 8007c42:	bf00      	nop
 8007c44:	0800b0d7 	.word	0x0800b0d7
 8007c48:	0800b0e8 	.word	0x0800b0e8

08007c4c <__pow5mult>:
 8007c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c50:	4615      	mov	r5, r2
 8007c52:	f012 0203 	ands.w	r2, r2, #3
 8007c56:	4606      	mov	r6, r0
 8007c58:	460f      	mov	r7, r1
 8007c5a:	d007      	beq.n	8007c6c <__pow5mult+0x20>
 8007c5c:	4c25      	ldr	r4, [pc, #148]	; (8007cf4 <__pow5mult+0xa8>)
 8007c5e:	3a01      	subs	r2, #1
 8007c60:	2300      	movs	r3, #0
 8007c62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c66:	f7ff fe9b 	bl	80079a0 <__multadd>
 8007c6a:	4607      	mov	r7, r0
 8007c6c:	10ad      	asrs	r5, r5, #2
 8007c6e:	d03d      	beq.n	8007cec <__pow5mult+0xa0>
 8007c70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007c72:	b97c      	cbnz	r4, 8007c94 <__pow5mult+0x48>
 8007c74:	2010      	movs	r0, #16
 8007c76:	f7ff fe1b 	bl	80078b0 <malloc>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	6270      	str	r0, [r6, #36]	; 0x24
 8007c7e:	b928      	cbnz	r0, 8007c8c <__pow5mult+0x40>
 8007c80:	4b1d      	ldr	r3, [pc, #116]	; (8007cf8 <__pow5mult+0xac>)
 8007c82:	481e      	ldr	r0, [pc, #120]	; (8007cfc <__pow5mult+0xb0>)
 8007c84:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007c88:	f000 fbcc 	bl	8008424 <__assert_func>
 8007c8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c90:	6004      	str	r4, [r0, #0]
 8007c92:	60c4      	str	r4, [r0, #12]
 8007c94:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007c98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c9c:	b94c      	cbnz	r4, 8007cb2 <__pow5mult+0x66>
 8007c9e:	f240 2171 	movw	r1, #625	; 0x271
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	f7ff ff16 	bl	8007ad4 <__i2b>
 8007ca8:	2300      	movs	r3, #0
 8007caa:	f8c8 0008 	str.w	r0, [r8, #8]
 8007cae:	4604      	mov	r4, r0
 8007cb0:	6003      	str	r3, [r0, #0]
 8007cb2:	f04f 0900 	mov.w	r9, #0
 8007cb6:	07eb      	lsls	r3, r5, #31
 8007cb8:	d50a      	bpl.n	8007cd0 <__pow5mult+0x84>
 8007cba:	4639      	mov	r1, r7
 8007cbc:	4622      	mov	r2, r4
 8007cbe:	4630      	mov	r0, r6
 8007cc0:	f7ff ff1e 	bl	8007b00 <__multiply>
 8007cc4:	4639      	mov	r1, r7
 8007cc6:	4680      	mov	r8, r0
 8007cc8:	4630      	mov	r0, r6
 8007cca:	f7ff fe47 	bl	800795c <_Bfree>
 8007cce:	4647      	mov	r7, r8
 8007cd0:	106d      	asrs	r5, r5, #1
 8007cd2:	d00b      	beq.n	8007cec <__pow5mult+0xa0>
 8007cd4:	6820      	ldr	r0, [r4, #0]
 8007cd6:	b938      	cbnz	r0, 8007ce8 <__pow5mult+0x9c>
 8007cd8:	4622      	mov	r2, r4
 8007cda:	4621      	mov	r1, r4
 8007cdc:	4630      	mov	r0, r6
 8007cde:	f7ff ff0f 	bl	8007b00 <__multiply>
 8007ce2:	6020      	str	r0, [r4, #0]
 8007ce4:	f8c0 9000 	str.w	r9, [r0]
 8007ce8:	4604      	mov	r4, r0
 8007cea:	e7e4      	b.n	8007cb6 <__pow5mult+0x6a>
 8007cec:	4638      	mov	r0, r7
 8007cee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cf2:	bf00      	nop
 8007cf4:	0800b238 	.word	0x0800b238
 8007cf8:	0800b061 	.word	0x0800b061
 8007cfc:	0800b0e8 	.word	0x0800b0e8

08007d00 <__lshift>:
 8007d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d04:	460c      	mov	r4, r1
 8007d06:	6849      	ldr	r1, [r1, #4]
 8007d08:	6923      	ldr	r3, [r4, #16]
 8007d0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d0e:	68a3      	ldr	r3, [r4, #8]
 8007d10:	4607      	mov	r7, r0
 8007d12:	4691      	mov	r9, r2
 8007d14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d18:	f108 0601 	add.w	r6, r8, #1
 8007d1c:	42b3      	cmp	r3, r6
 8007d1e:	db0b      	blt.n	8007d38 <__lshift+0x38>
 8007d20:	4638      	mov	r0, r7
 8007d22:	f7ff fddb 	bl	80078dc <_Balloc>
 8007d26:	4605      	mov	r5, r0
 8007d28:	b948      	cbnz	r0, 8007d3e <__lshift+0x3e>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	4b28      	ldr	r3, [pc, #160]	; (8007dd0 <__lshift+0xd0>)
 8007d2e:	4829      	ldr	r0, [pc, #164]	; (8007dd4 <__lshift+0xd4>)
 8007d30:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007d34:	f000 fb76 	bl	8008424 <__assert_func>
 8007d38:	3101      	adds	r1, #1
 8007d3a:	005b      	lsls	r3, r3, #1
 8007d3c:	e7ee      	b.n	8007d1c <__lshift+0x1c>
 8007d3e:	2300      	movs	r3, #0
 8007d40:	f100 0114 	add.w	r1, r0, #20
 8007d44:	f100 0210 	add.w	r2, r0, #16
 8007d48:	4618      	mov	r0, r3
 8007d4a:	4553      	cmp	r3, sl
 8007d4c:	db33      	blt.n	8007db6 <__lshift+0xb6>
 8007d4e:	6920      	ldr	r0, [r4, #16]
 8007d50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d54:	f104 0314 	add.w	r3, r4, #20
 8007d58:	f019 091f 	ands.w	r9, r9, #31
 8007d5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d64:	d02b      	beq.n	8007dbe <__lshift+0xbe>
 8007d66:	f1c9 0e20 	rsb	lr, r9, #32
 8007d6a:	468a      	mov	sl, r1
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	6818      	ldr	r0, [r3, #0]
 8007d70:	fa00 f009 	lsl.w	r0, r0, r9
 8007d74:	4302      	orrs	r2, r0
 8007d76:	f84a 2b04 	str.w	r2, [sl], #4
 8007d7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d7e:	459c      	cmp	ip, r3
 8007d80:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d84:	d8f3      	bhi.n	8007d6e <__lshift+0x6e>
 8007d86:	ebac 0304 	sub.w	r3, ip, r4
 8007d8a:	3b15      	subs	r3, #21
 8007d8c:	f023 0303 	bic.w	r3, r3, #3
 8007d90:	3304      	adds	r3, #4
 8007d92:	f104 0015 	add.w	r0, r4, #21
 8007d96:	4584      	cmp	ip, r0
 8007d98:	bf38      	it	cc
 8007d9a:	2304      	movcc	r3, #4
 8007d9c:	50ca      	str	r2, [r1, r3]
 8007d9e:	b10a      	cbz	r2, 8007da4 <__lshift+0xa4>
 8007da0:	f108 0602 	add.w	r6, r8, #2
 8007da4:	3e01      	subs	r6, #1
 8007da6:	4638      	mov	r0, r7
 8007da8:	612e      	str	r6, [r5, #16]
 8007daa:	4621      	mov	r1, r4
 8007dac:	f7ff fdd6 	bl	800795c <_Bfree>
 8007db0:	4628      	mov	r0, r5
 8007db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007db6:	f842 0f04 	str.w	r0, [r2, #4]!
 8007dba:	3301      	adds	r3, #1
 8007dbc:	e7c5      	b.n	8007d4a <__lshift+0x4a>
 8007dbe:	3904      	subs	r1, #4
 8007dc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dc4:	f841 2f04 	str.w	r2, [r1, #4]!
 8007dc8:	459c      	cmp	ip, r3
 8007dca:	d8f9      	bhi.n	8007dc0 <__lshift+0xc0>
 8007dcc:	e7ea      	b.n	8007da4 <__lshift+0xa4>
 8007dce:	bf00      	nop
 8007dd0:	0800b0d7 	.word	0x0800b0d7
 8007dd4:	0800b0e8 	.word	0x0800b0e8

08007dd8 <__mcmp>:
 8007dd8:	b530      	push	{r4, r5, lr}
 8007dda:	6902      	ldr	r2, [r0, #16]
 8007ddc:	690c      	ldr	r4, [r1, #16]
 8007dde:	1b12      	subs	r2, r2, r4
 8007de0:	d10e      	bne.n	8007e00 <__mcmp+0x28>
 8007de2:	f100 0314 	add.w	r3, r0, #20
 8007de6:	3114      	adds	r1, #20
 8007de8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007dec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007df0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007df4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007df8:	42a5      	cmp	r5, r4
 8007dfa:	d003      	beq.n	8007e04 <__mcmp+0x2c>
 8007dfc:	d305      	bcc.n	8007e0a <__mcmp+0x32>
 8007dfe:	2201      	movs	r2, #1
 8007e00:	4610      	mov	r0, r2
 8007e02:	bd30      	pop	{r4, r5, pc}
 8007e04:	4283      	cmp	r3, r0
 8007e06:	d3f3      	bcc.n	8007df0 <__mcmp+0x18>
 8007e08:	e7fa      	b.n	8007e00 <__mcmp+0x28>
 8007e0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e0e:	e7f7      	b.n	8007e00 <__mcmp+0x28>

08007e10 <__mdiff>:
 8007e10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e14:	460c      	mov	r4, r1
 8007e16:	4606      	mov	r6, r0
 8007e18:	4611      	mov	r1, r2
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	4617      	mov	r7, r2
 8007e1e:	f7ff ffdb 	bl	8007dd8 <__mcmp>
 8007e22:	1e05      	subs	r5, r0, #0
 8007e24:	d110      	bne.n	8007e48 <__mdiff+0x38>
 8007e26:	4629      	mov	r1, r5
 8007e28:	4630      	mov	r0, r6
 8007e2a:	f7ff fd57 	bl	80078dc <_Balloc>
 8007e2e:	b930      	cbnz	r0, 8007e3e <__mdiff+0x2e>
 8007e30:	4b39      	ldr	r3, [pc, #228]	; (8007f18 <__mdiff+0x108>)
 8007e32:	4602      	mov	r2, r0
 8007e34:	f240 2132 	movw	r1, #562	; 0x232
 8007e38:	4838      	ldr	r0, [pc, #224]	; (8007f1c <__mdiff+0x10c>)
 8007e3a:	f000 faf3 	bl	8008424 <__assert_func>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e48:	bfa4      	itt	ge
 8007e4a:	463b      	movge	r3, r7
 8007e4c:	4627      	movge	r7, r4
 8007e4e:	4630      	mov	r0, r6
 8007e50:	6879      	ldr	r1, [r7, #4]
 8007e52:	bfa6      	itte	ge
 8007e54:	461c      	movge	r4, r3
 8007e56:	2500      	movge	r5, #0
 8007e58:	2501      	movlt	r5, #1
 8007e5a:	f7ff fd3f 	bl	80078dc <_Balloc>
 8007e5e:	b920      	cbnz	r0, 8007e6a <__mdiff+0x5a>
 8007e60:	4b2d      	ldr	r3, [pc, #180]	; (8007f18 <__mdiff+0x108>)
 8007e62:	4602      	mov	r2, r0
 8007e64:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007e68:	e7e6      	b.n	8007e38 <__mdiff+0x28>
 8007e6a:	693e      	ldr	r6, [r7, #16]
 8007e6c:	60c5      	str	r5, [r0, #12]
 8007e6e:	6925      	ldr	r5, [r4, #16]
 8007e70:	f107 0114 	add.w	r1, r7, #20
 8007e74:	f104 0914 	add.w	r9, r4, #20
 8007e78:	f100 0e14 	add.w	lr, r0, #20
 8007e7c:	f107 0210 	add.w	r2, r7, #16
 8007e80:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007e84:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007e88:	46f2      	mov	sl, lr
 8007e8a:	2700      	movs	r7, #0
 8007e8c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007e90:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007e94:	fa1f f883 	uxth.w	r8, r3
 8007e98:	fa17 f78b 	uxtah	r7, r7, fp
 8007e9c:	0c1b      	lsrs	r3, r3, #16
 8007e9e:	eba7 0808 	sub.w	r8, r7, r8
 8007ea2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007ea6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007eaa:	fa1f f888 	uxth.w	r8, r8
 8007eae:	141f      	asrs	r7, r3, #16
 8007eb0:	454d      	cmp	r5, r9
 8007eb2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007eb6:	f84a 3b04 	str.w	r3, [sl], #4
 8007eba:	d8e7      	bhi.n	8007e8c <__mdiff+0x7c>
 8007ebc:	1b2b      	subs	r3, r5, r4
 8007ebe:	3b15      	subs	r3, #21
 8007ec0:	f023 0303 	bic.w	r3, r3, #3
 8007ec4:	3304      	adds	r3, #4
 8007ec6:	3415      	adds	r4, #21
 8007ec8:	42a5      	cmp	r5, r4
 8007eca:	bf38      	it	cc
 8007ecc:	2304      	movcc	r3, #4
 8007ece:	4419      	add	r1, r3
 8007ed0:	4473      	add	r3, lr
 8007ed2:	469e      	mov	lr, r3
 8007ed4:	460d      	mov	r5, r1
 8007ed6:	4565      	cmp	r5, ip
 8007ed8:	d30e      	bcc.n	8007ef8 <__mdiff+0xe8>
 8007eda:	f10c 0203 	add.w	r2, ip, #3
 8007ede:	1a52      	subs	r2, r2, r1
 8007ee0:	f022 0203 	bic.w	r2, r2, #3
 8007ee4:	3903      	subs	r1, #3
 8007ee6:	458c      	cmp	ip, r1
 8007ee8:	bf38      	it	cc
 8007eea:	2200      	movcc	r2, #0
 8007eec:	441a      	add	r2, r3
 8007eee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007ef2:	b17b      	cbz	r3, 8007f14 <__mdiff+0x104>
 8007ef4:	6106      	str	r6, [r0, #16]
 8007ef6:	e7a5      	b.n	8007e44 <__mdiff+0x34>
 8007ef8:	f855 8b04 	ldr.w	r8, [r5], #4
 8007efc:	fa17 f488 	uxtah	r4, r7, r8
 8007f00:	1422      	asrs	r2, r4, #16
 8007f02:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007f06:	b2a4      	uxth	r4, r4
 8007f08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007f0c:	f84e 4b04 	str.w	r4, [lr], #4
 8007f10:	1417      	asrs	r7, r2, #16
 8007f12:	e7e0      	b.n	8007ed6 <__mdiff+0xc6>
 8007f14:	3e01      	subs	r6, #1
 8007f16:	e7ea      	b.n	8007eee <__mdiff+0xde>
 8007f18:	0800b0d7 	.word	0x0800b0d7
 8007f1c:	0800b0e8 	.word	0x0800b0e8

08007f20 <__d2b>:
 8007f20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f24:	4689      	mov	r9, r1
 8007f26:	2101      	movs	r1, #1
 8007f28:	ec57 6b10 	vmov	r6, r7, d0
 8007f2c:	4690      	mov	r8, r2
 8007f2e:	f7ff fcd5 	bl	80078dc <_Balloc>
 8007f32:	4604      	mov	r4, r0
 8007f34:	b930      	cbnz	r0, 8007f44 <__d2b+0x24>
 8007f36:	4602      	mov	r2, r0
 8007f38:	4b25      	ldr	r3, [pc, #148]	; (8007fd0 <__d2b+0xb0>)
 8007f3a:	4826      	ldr	r0, [pc, #152]	; (8007fd4 <__d2b+0xb4>)
 8007f3c:	f240 310a 	movw	r1, #778	; 0x30a
 8007f40:	f000 fa70 	bl	8008424 <__assert_func>
 8007f44:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007f48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007f4c:	bb35      	cbnz	r5, 8007f9c <__d2b+0x7c>
 8007f4e:	2e00      	cmp	r6, #0
 8007f50:	9301      	str	r3, [sp, #4]
 8007f52:	d028      	beq.n	8007fa6 <__d2b+0x86>
 8007f54:	4668      	mov	r0, sp
 8007f56:	9600      	str	r6, [sp, #0]
 8007f58:	f7ff fd8c 	bl	8007a74 <__lo0bits>
 8007f5c:	9900      	ldr	r1, [sp, #0]
 8007f5e:	b300      	cbz	r0, 8007fa2 <__d2b+0x82>
 8007f60:	9a01      	ldr	r2, [sp, #4]
 8007f62:	f1c0 0320 	rsb	r3, r0, #32
 8007f66:	fa02 f303 	lsl.w	r3, r2, r3
 8007f6a:	430b      	orrs	r3, r1
 8007f6c:	40c2      	lsrs	r2, r0
 8007f6e:	6163      	str	r3, [r4, #20]
 8007f70:	9201      	str	r2, [sp, #4]
 8007f72:	9b01      	ldr	r3, [sp, #4]
 8007f74:	61a3      	str	r3, [r4, #24]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	bf14      	ite	ne
 8007f7a:	2202      	movne	r2, #2
 8007f7c:	2201      	moveq	r2, #1
 8007f7e:	6122      	str	r2, [r4, #16]
 8007f80:	b1d5      	cbz	r5, 8007fb8 <__d2b+0x98>
 8007f82:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007f86:	4405      	add	r5, r0
 8007f88:	f8c9 5000 	str.w	r5, [r9]
 8007f8c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007f90:	f8c8 0000 	str.w	r0, [r8]
 8007f94:	4620      	mov	r0, r4
 8007f96:	b003      	add	sp, #12
 8007f98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007fa0:	e7d5      	b.n	8007f4e <__d2b+0x2e>
 8007fa2:	6161      	str	r1, [r4, #20]
 8007fa4:	e7e5      	b.n	8007f72 <__d2b+0x52>
 8007fa6:	a801      	add	r0, sp, #4
 8007fa8:	f7ff fd64 	bl	8007a74 <__lo0bits>
 8007fac:	9b01      	ldr	r3, [sp, #4]
 8007fae:	6163      	str	r3, [r4, #20]
 8007fb0:	2201      	movs	r2, #1
 8007fb2:	6122      	str	r2, [r4, #16]
 8007fb4:	3020      	adds	r0, #32
 8007fb6:	e7e3      	b.n	8007f80 <__d2b+0x60>
 8007fb8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007fbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007fc0:	f8c9 0000 	str.w	r0, [r9]
 8007fc4:	6918      	ldr	r0, [r3, #16]
 8007fc6:	f7ff fd35 	bl	8007a34 <__hi0bits>
 8007fca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007fce:	e7df      	b.n	8007f90 <__d2b+0x70>
 8007fd0:	0800b0d7 	.word	0x0800b0d7
 8007fd4:	0800b0e8 	.word	0x0800b0e8

08007fd8 <_calloc_r>:
 8007fd8:	b513      	push	{r0, r1, r4, lr}
 8007fda:	434a      	muls	r2, r1
 8007fdc:	4611      	mov	r1, r2
 8007fde:	9201      	str	r2, [sp, #4]
 8007fe0:	f000 f85a 	bl	8008098 <_malloc_r>
 8007fe4:	4604      	mov	r4, r0
 8007fe6:	b118      	cbz	r0, 8007ff0 <_calloc_r+0x18>
 8007fe8:	9a01      	ldr	r2, [sp, #4]
 8007fea:	2100      	movs	r1, #0
 8007fec:	f7fe f952 	bl	8006294 <memset>
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	b002      	add	sp, #8
 8007ff4:	bd10      	pop	{r4, pc}
	...

08007ff8 <_free_r>:
 8007ff8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ffa:	2900      	cmp	r1, #0
 8007ffc:	d048      	beq.n	8008090 <_free_r+0x98>
 8007ffe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008002:	9001      	str	r0, [sp, #4]
 8008004:	2b00      	cmp	r3, #0
 8008006:	f1a1 0404 	sub.w	r4, r1, #4
 800800a:	bfb8      	it	lt
 800800c:	18e4      	addlt	r4, r4, r3
 800800e:	f000 fa65 	bl	80084dc <__malloc_lock>
 8008012:	4a20      	ldr	r2, [pc, #128]	; (8008094 <_free_r+0x9c>)
 8008014:	9801      	ldr	r0, [sp, #4]
 8008016:	6813      	ldr	r3, [r2, #0]
 8008018:	4615      	mov	r5, r2
 800801a:	b933      	cbnz	r3, 800802a <_free_r+0x32>
 800801c:	6063      	str	r3, [r4, #4]
 800801e:	6014      	str	r4, [r2, #0]
 8008020:	b003      	add	sp, #12
 8008022:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008026:	f000 ba5f 	b.w	80084e8 <__malloc_unlock>
 800802a:	42a3      	cmp	r3, r4
 800802c:	d90b      	bls.n	8008046 <_free_r+0x4e>
 800802e:	6821      	ldr	r1, [r4, #0]
 8008030:	1862      	adds	r2, r4, r1
 8008032:	4293      	cmp	r3, r2
 8008034:	bf04      	itt	eq
 8008036:	681a      	ldreq	r2, [r3, #0]
 8008038:	685b      	ldreq	r3, [r3, #4]
 800803a:	6063      	str	r3, [r4, #4]
 800803c:	bf04      	itt	eq
 800803e:	1852      	addeq	r2, r2, r1
 8008040:	6022      	streq	r2, [r4, #0]
 8008042:	602c      	str	r4, [r5, #0]
 8008044:	e7ec      	b.n	8008020 <_free_r+0x28>
 8008046:	461a      	mov	r2, r3
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	b10b      	cbz	r3, 8008050 <_free_r+0x58>
 800804c:	42a3      	cmp	r3, r4
 800804e:	d9fa      	bls.n	8008046 <_free_r+0x4e>
 8008050:	6811      	ldr	r1, [r2, #0]
 8008052:	1855      	adds	r5, r2, r1
 8008054:	42a5      	cmp	r5, r4
 8008056:	d10b      	bne.n	8008070 <_free_r+0x78>
 8008058:	6824      	ldr	r4, [r4, #0]
 800805a:	4421      	add	r1, r4
 800805c:	1854      	adds	r4, r2, r1
 800805e:	42a3      	cmp	r3, r4
 8008060:	6011      	str	r1, [r2, #0]
 8008062:	d1dd      	bne.n	8008020 <_free_r+0x28>
 8008064:	681c      	ldr	r4, [r3, #0]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	6053      	str	r3, [r2, #4]
 800806a:	4421      	add	r1, r4
 800806c:	6011      	str	r1, [r2, #0]
 800806e:	e7d7      	b.n	8008020 <_free_r+0x28>
 8008070:	d902      	bls.n	8008078 <_free_r+0x80>
 8008072:	230c      	movs	r3, #12
 8008074:	6003      	str	r3, [r0, #0]
 8008076:	e7d3      	b.n	8008020 <_free_r+0x28>
 8008078:	6825      	ldr	r5, [r4, #0]
 800807a:	1961      	adds	r1, r4, r5
 800807c:	428b      	cmp	r3, r1
 800807e:	bf04      	itt	eq
 8008080:	6819      	ldreq	r1, [r3, #0]
 8008082:	685b      	ldreq	r3, [r3, #4]
 8008084:	6063      	str	r3, [r4, #4]
 8008086:	bf04      	itt	eq
 8008088:	1949      	addeq	r1, r1, r5
 800808a:	6021      	streq	r1, [r4, #0]
 800808c:	6054      	str	r4, [r2, #4]
 800808e:	e7c7      	b.n	8008020 <_free_r+0x28>
 8008090:	b003      	add	sp, #12
 8008092:	bd30      	pop	{r4, r5, pc}
 8008094:	20002218 	.word	0x20002218

08008098 <_malloc_r>:
 8008098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800809a:	1ccd      	adds	r5, r1, #3
 800809c:	f025 0503 	bic.w	r5, r5, #3
 80080a0:	3508      	adds	r5, #8
 80080a2:	2d0c      	cmp	r5, #12
 80080a4:	bf38      	it	cc
 80080a6:	250c      	movcc	r5, #12
 80080a8:	2d00      	cmp	r5, #0
 80080aa:	4606      	mov	r6, r0
 80080ac:	db01      	blt.n	80080b2 <_malloc_r+0x1a>
 80080ae:	42a9      	cmp	r1, r5
 80080b0:	d903      	bls.n	80080ba <_malloc_r+0x22>
 80080b2:	230c      	movs	r3, #12
 80080b4:	6033      	str	r3, [r6, #0]
 80080b6:	2000      	movs	r0, #0
 80080b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080ba:	f000 fa0f 	bl	80084dc <__malloc_lock>
 80080be:	4921      	ldr	r1, [pc, #132]	; (8008144 <_malloc_r+0xac>)
 80080c0:	680a      	ldr	r2, [r1, #0]
 80080c2:	4614      	mov	r4, r2
 80080c4:	b99c      	cbnz	r4, 80080ee <_malloc_r+0x56>
 80080c6:	4f20      	ldr	r7, [pc, #128]	; (8008148 <_malloc_r+0xb0>)
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	b923      	cbnz	r3, 80080d6 <_malloc_r+0x3e>
 80080cc:	4621      	mov	r1, r4
 80080ce:	4630      	mov	r0, r6
 80080d0:	f000 f998 	bl	8008404 <_sbrk_r>
 80080d4:	6038      	str	r0, [r7, #0]
 80080d6:	4629      	mov	r1, r5
 80080d8:	4630      	mov	r0, r6
 80080da:	f000 f993 	bl	8008404 <_sbrk_r>
 80080de:	1c43      	adds	r3, r0, #1
 80080e0:	d123      	bne.n	800812a <_malloc_r+0x92>
 80080e2:	230c      	movs	r3, #12
 80080e4:	6033      	str	r3, [r6, #0]
 80080e6:	4630      	mov	r0, r6
 80080e8:	f000 f9fe 	bl	80084e8 <__malloc_unlock>
 80080ec:	e7e3      	b.n	80080b6 <_malloc_r+0x1e>
 80080ee:	6823      	ldr	r3, [r4, #0]
 80080f0:	1b5b      	subs	r3, r3, r5
 80080f2:	d417      	bmi.n	8008124 <_malloc_r+0x8c>
 80080f4:	2b0b      	cmp	r3, #11
 80080f6:	d903      	bls.n	8008100 <_malloc_r+0x68>
 80080f8:	6023      	str	r3, [r4, #0]
 80080fa:	441c      	add	r4, r3
 80080fc:	6025      	str	r5, [r4, #0]
 80080fe:	e004      	b.n	800810a <_malloc_r+0x72>
 8008100:	6863      	ldr	r3, [r4, #4]
 8008102:	42a2      	cmp	r2, r4
 8008104:	bf0c      	ite	eq
 8008106:	600b      	streq	r3, [r1, #0]
 8008108:	6053      	strne	r3, [r2, #4]
 800810a:	4630      	mov	r0, r6
 800810c:	f000 f9ec 	bl	80084e8 <__malloc_unlock>
 8008110:	f104 000b 	add.w	r0, r4, #11
 8008114:	1d23      	adds	r3, r4, #4
 8008116:	f020 0007 	bic.w	r0, r0, #7
 800811a:	1ac2      	subs	r2, r0, r3
 800811c:	d0cc      	beq.n	80080b8 <_malloc_r+0x20>
 800811e:	1a1b      	subs	r3, r3, r0
 8008120:	50a3      	str	r3, [r4, r2]
 8008122:	e7c9      	b.n	80080b8 <_malloc_r+0x20>
 8008124:	4622      	mov	r2, r4
 8008126:	6864      	ldr	r4, [r4, #4]
 8008128:	e7cc      	b.n	80080c4 <_malloc_r+0x2c>
 800812a:	1cc4      	adds	r4, r0, #3
 800812c:	f024 0403 	bic.w	r4, r4, #3
 8008130:	42a0      	cmp	r0, r4
 8008132:	d0e3      	beq.n	80080fc <_malloc_r+0x64>
 8008134:	1a21      	subs	r1, r4, r0
 8008136:	4630      	mov	r0, r6
 8008138:	f000 f964 	bl	8008404 <_sbrk_r>
 800813c:	3001      	adds	r0, #1
 800813e:	d1dd      	bne.n	80080fc <_malloc_r+0x64>
 8008140:	e7cf      	b.n	80080e2 <_malloc_r+0x4a>
 8008142:	bf00      	nop
 8008144:	20002218 	.word	0x20002218
 8008148:	2000221c 	.word	0x2000221c

0800814c <__ssputs_r>:
 800814c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008150:	688e      	ldr	r6, [r1, #8]
 8008152:	429e      	cmp	r6, r3
 8008154:	4682      	mov	sl, r0
 8008156:	460c      	mov	r4, r1
 8008158:	4690      	mov	r8, r2
 800815a:	461f      	mov	r7, r3
 800815c:	d838      	bhi.n	80081d0 <__ssputs_r+0x84>
 800815e:	898a      	ldrh	r2, [r1, #12]
 8008160:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008164:	d032      	beq.n	80081cc <__ssputs_r+0x80>
 8008166:	6825      	ldr	r5, [r4, #0]
 8008168:	6909      	ldr	r1, [r1, #16]
 800816a:	eba5 0901 	sub.w	r9, r5, r1
 800816e:	6965      	ldr	r5, [r4, #20]
 8008170:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008174:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008178:	3301      	adds	r3, #1
 800817a:	444b      	add	r3, r9
 800817c:	106d      	asrs	r5, r5, #1
 800817e:	429d      	cmp	r5, r3
 8008180:	bf38      	it	cc
 8008182:	461d      	movcc	r5, r3
 8008184:	0553      	lsls	r3, r2, #21
 8008186:	d531      	bpl.n	80081ec <__ssputs_r+0xa0>
 8008188:	4629      	mov	r1, r5
 800818a:	f7ff ff85 	bl	8008098 <_malloc_r>
 800818e:	4606      	mov	r6, r0
 8008190:	b950      	cbnz	r0, 80081a8 <__ssputs_r+0x5c>
 8008192:	230c      	movs	r3, #12
 8008194:	f8ca 3000 	str.w	r3, [sl]
 8008198:	89a3      	ldrh	r3, [r4, #12]
 800819a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800819e:	81a3      	strh	r3, [r4, #12]
 80081a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081a8:	6921      	ldr	r1, [r4, #16]
 80081aa:	464a      	mov	r2, r9
 80081ac:	f7ff fb88 	bl	80078c0 <memcpy>
 80081b0:	89a3      	ldrh	r3, [r4, #12]
 80081b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80081b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081ba:	81a3      	strh	r3, [r4, #12]
 80081bc:	6126      	str	r6, [r4, #16]
 80081be:	6165      	str	r5, [r4, #20]
 80081c0:	444e      	add	r6, r9
 80081c2:	eba5 0509 	sub.w	r5, r5, r9
 80081c6:	6026      	str	r6, [r4, #0]
 80081c8:	60a5      	str	r5, [r4, #8]
 80081ca:	463e      	mov	r6, r7
 80081cc:	42be      	cmp	r6, r7
 80081ce:	d900      	bls.n	80081d2 <__ssputs_r+0x86>
 80081d0:	463e      	mov	r6, r7
 80081d2:	4632      	mov	r2, r6
 80081d4:	6820      	ldr	r0, [r4, #0]
 80081d6:	4641      	mov	r1, r8
 80081d8:	f000 f966 	bl	80084a8 <memmove>
 80081dc:	68a3      	ldr	r3, [r4, #8]
 80081de:	6822      	ldr	r2, [r4, #0]
 80081e0:	1b9b      	subs	r3, r3, r6
 80081e2:	4432      	add	r2, r6
 80081e4:	60a3      	str	r3, [r4, #8]
 80081e6:	6022      	str	r2, [r4, #0]
 80081e8:	2000      	movs	r0, #0
 80081ea:	e7db      	b.n	80081a4 <__ssputs_r+0x58>
 80081ec:	462a      	mov	r2, r5
 80081ee:	f000 f981 	bl	80084f4 <_realloc_r>
 80081f2:	4606      	mov	r6, r0
 80081f4:	2800      	cmp	r0, #0
 80081f6:	d1e1      	bne.n	80081bc <__ssputs_r+0x70>
 80081f8:	6921      	ldr	r1, [r4, #16]
 80081fa:	4650      	mov	r0, sl
 80081fc:	f7ff fefc 	bl	8007ff8 <_free_r>
 8008200:	e7c7      	b.n	8008192 <__ssputs_r+0x46>
	...

08008204 <_svfiprintf_r>:
 8008204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008208:	4698      	mov	r8, r3
 800820a:	898b      	ldrh	r3, [r1, #12]
 800820c:	061b      	lsls	r3, r3, #24
 800820e:	b09d      	sub	sp, #116	; 0x74
 8008210:	4607      	mov	r7, r0
 8008212:	460d      	mov	r5, r1
 8008214:	4614      	mov	r4, r2
 8008216:	d50e      	bpl.n	8008236 <_svfiprintf_r+0x32>
 8008218:	690b      	ldr	r3, [r1, #16]
 800821a:	b963      	cbnz	r3, 8008236 <_svfiprintf_r+0x32>
 800821c:	2140      	movs	r1, #64	; 0x40
 800821e:	f7ff ff3b 	bl	8008098 <_malloc_r>
 8008222:	6028      	str	r0, [r5, #0]
 8008224:	6128      	str	r0, [r5, #16]
 8008226:	b920      	cbnz	r0, 8008232 <_svfiprintf_r+0x2e>
 8008228:	230c      	movs	r3, #12
 800822a:	603b      	str	r3, [r7, #0]
 800822c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008230:	e0d1      	b.n	80083d6 <_svfiprintf_r+0x1d2>
 8008232:	2340      	movs	r3, #64	; 0x40
 8008234:	616b      	str	r3, [r5, #20]
 8008236:	2300      	movs	r3, #0
 8008238:	9309      	str	r3, [sp, #36]	; 0x24
 800823a:	2320      	movs	r3, #32
 800823c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008240:	f8cd 800c 	str.w	r8, [sp, #12]
 8008244:	2330      	movs	r3, #48	; 0x30
 8008246:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80083f0 <_svfiprintf_r+0x1ec>
 800824a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800824e:	f04f 0901 	mov.w	r9, #1
 8008252:	4623      	mov	r3, r4
 8008254:	469a      	mov	sl, r3
 8008256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800825a:	b10a      	cbz	r2, 8008260 <_svfiprintf_r+0x5c>
 800825c:	2a25      	cmp	r2, #37	; 0x25
 800825e:	d1f9      	bne.n	8008254 <_svfiprintf_r+0x50>
 8008260:	ebba 0b04 	subs.w	fp, sl, r4
 8008264:	d00b      	beq.n	800827e <_svfiprintf_r+0x7a>
 8008266:	465b      	mov	r3, fp
 8008268:	4622      	mov	r2, r4
 800826a:	4629      	mov	r1, r5
 800826c:	4638      	mov	r0, r7
 800826e:	f7ff ff6d 	bl	800814c <__ssputs_r>
 8008272:	3001      	adds	r0, #1
 8008274:	f000 80aa 	beq.w	80083cc <_svfiprintf_r+0x1c8>
 8008278:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800827a:	445a      	add	r2, fp
 800827c:	9209      	str	r2, [sp, #36]	; 0x24
 800827e:	f89a 3000 	ldrb.w	r3, [sl]
 8008282:	2b00      	cmp	r3, #0
 8008284:	f000 80a2 	beq.w	80083cc <_svfiprintf_r+0x1c8>
 8008288:	2300      	movs	r3, #0
 800828a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800828e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008292:	f10a 0a01 	add.w	sl, sl, #1
 8008296:	9304      	str	r3, [sp, #16]
 8008298:	9307      	str	r3, [sp, #28]
 800829a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800829e:	931a      	str	r3, [sp, #104]	; 0x68
 80082a0:	4654      	mov	r4, sl
 80082a2:	2205      	movs	r2, #5
 80082a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082a8:	4851      	ldr	r0, [pc, #324]	; (80083f0 <_svfiprintf_r+0x1ec>)
 80082aa:	f7f7 ffa1 	bl	80001f0 <memchr>
 80082ae:	9a04      	ldr	r2, [sp, #16]
 80082b0:	b9d8      	cbnz	r0, 80082ea <_svfiprintf_r+0xe6>
 80082b2:	06d0      	lsls	r0, r2, #27
 80082b4:	bf44      	itt	mi
 80082b6:	2320      	movmi	r3, #32
 80082b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082bc:	0711      	lsls	r1, r2, #28
 80082be:	bf44      	itt	mi
 80082c0:	232b      	movmi	r3, #43	; 0x2b
 80082c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082c6:	f89a 3000 	ldrb.w	r3, [sl]
 80082ca:	2b2a      	cmp	r3, #42	; 0x2a
 80082cc:	d015      	beq.n	80082fa <_svfiprintf_r+0xf6>
 80082ce:	9a07      	ldr	r2, [sp, #28]
 80082d0:	4654      	mov	r4, sl
 80082d2:	2000      	movs	r0, #0
 80082d4:	f04f 0c0a 	mov.w	ip, #10
 80082d8:	4621      	mov	r1, r4
 80082da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082de:	3b30      	subs	r3, #48	; 0x30
 80082e0:	2b09      	cmp	r3, #9
 80082e2:	d94e      	bls.n	8008382 <_svfiprintf_r+0x17e>
 80082e4:	b1b0      	cbz	r0, 8008314 <_svfiprintf_r+0x110>
 80082e6:	9207      	str	r2, [sp, #28]
 80082e8:	e014      	b.n	8008314 <_svfiprintf_r+0x110>
 80082ea:	eba0 0308 	sub.w	r3, r0, r8
 80082ee:	fa09 f303 	lsl.w	r3, r9, r3
 80082f2:	4313      	orrs	r3, r2
 80082f4:	9304      	str	r3, [sp, #16]
 80082f6:	46a2      	mov	sl, r4
 80082f8:	e7d2      	b.n	80082a0 <_svfiprintf_r+0x9c>
 80082fa:	9b03      	ldr	r3, [sp, #12]
 80082fc:	1d19      	adds	r1, r3, #4
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	9103      	str	r1, [sp, #12]
 8008302:	2b00      	cmp	r3, #0
 8008304:	bfbb      	ittet	lt
 8008306:	425b      	neglt	r3, r3
 8008308:	f042 0202 	orrlt.w	r2, r2, #2
 800830c:	9307      	strge	r3, [sp, #28]
 800830e:	9307      	strlt	r3, [sp, #28]
 8008310:	bfb8      	it	lt
 8008312:	9204      	strlt	r2, [sp, #16]
 8008314:	7823      	ldrb	r3, [r4, #0]
 8008316:	2b2e      	cmp	r3, #46	; 0x2e
 8008318:	d10c      	bne.n	8008334 <_svfiprintf_r+0x130>
 800831a:	7863      	ldrb	r3, [r4, #1]
 800831c:	2b2a      	cmp	r3, #42	; 0x2a
 800831e:	d135      	bne.n	800838c <_svfiprintf_r+0x188>
 8008320:	9b03      	ldr	r3, [sp, #12]
 8008322:	1d1a      	adds	r2, r3, #4
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	9203      	str	r2, [sp, #12]
 8008328:	2b00      	cmp	r3, #0
 800832a:	bfb8      	it	lt
 800832c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008330:	3402      	adds	r4, #2
 8008332:	9305      	str	r3, [sp, #20]
 8008334:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008400 <_svfiprintf_r+0x1fc>
 8008338:	7821      	ldrb	r1, [r4, #0]
 800833a:	2203      	movs	r2, #3
 800833c:	4650      	mov	r0, sl
 800833e:	f7f7 ff57 	bl	80001f0 <memchr>
 8008342:	b140      	cbz	r0, 8008356 <_svfiprintf_r+0x152>
 8008344:	2340      	movs	r3, #64	; 0x40
 8008346:	eba0 000a 	sub.w	r0, r0, sl
 800834a:	fa03 f000 	lsl.w	r0, r3, r0
 800834e:	9b04      	ldr	r3, [sp, #16]
 8008350:	4303      	orrs	r3, r0
 8008352:	3401      	adds	r4, #1
 8008354:	9304      	str	r3, [sp, #16]
 8008356:	f814 1b01 	ldrb.w	r1, [r4], #1
 800835a:	4826      	ldr	r0, [pc, #152]	; (80083f4 <_svfiprintf_r+0x1f0>)
 800835c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008360:	2206      	movs	r2, #6
 8008362:	f7f7 ff45 	bl	80001f0 <memchr>
 8008366:	2800      	cmp	r0, #0
 8008368:	d038      	beq.n	80083dc <_svfiprintf_r+0x1d8>
 800836a:	4b23      	ldr	r3, [pc, #140]	; (80083f8 <_svfiprintf_r+0x1f4>)
 800836c:	bb1b      	cbnz	r3, 80083b6 <_svfiprintf_r+0x1b2>
 800836e:	9b03      	ldr	r3, [sp, #12]
 8008370:	3307      	adds	r3, #7
 8008372:	f023 0307 	bic.w	r3, r3, #7
 8008376:	3308      	adds	r3, #8
 8008378:	9303      	str	r3, [sp, #12]
 800837a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800837c:	4433      	add	r3, r6
 800837e:	9309      	str	r3, [sp, #36]	; 0x24
 8008380:	e767      	b.n	8008252 <_svfiprintf_r+0x4e>
 8008382:	fb0c 3202 	mla	r2, ip, r2, r3
 8008386:	460c      	mov	r4, r1
 8008388:	2001      	movs	r0, #1
 800838a:	e7a5      	b.n	80082d8 <_svfiprintf_r+0xd4>
 800838c:	2300      	movs	r3, #0
 800838e:	3401      	adds	r4, #1
 8008390:	9305      	str	r3, [sp, #20]
 8008392:	4619      	mov	r1, r3
 8008394:	f04f 0c0a 	mov.w	ip, #10
 8008398:	4620      	mov	r0, r4
 800839a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800839e:	3a30      	subs	r2, #48	; 0x30
 80083a0:	2a09      	cmp	r2, #9
 80083a2:	d903      	bls.n	80083ac <_svfiprintf_r+0x1a8>
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d0c5      	beq.n	8008334 <_svfiprintf_r+0x130>
 80083a8:	9105      	str	r1, [sp, #20]
 80083aa:	e7c3      	b.n	8008334 <_svfiprintf_r+0x130>
 80083ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80083b0:	4604      	mov	r4, r0
 80083b2:	2301      	movs	r3, #1
 80083b4:	e7f0      	b.n	8008398 <_svfiprintf_r+0x194>
 80083b6:	ab03      	add	r3, sp, #12
 80083b8:	9300      	str	r3, [sp, #0]
 80083ba:	462a      	mov	r2, r5
 80083bc:	4b0f      	ldr	r3, [pc, #60]	; (80083fc <_svfiprintf_r+0x1f8>)
 80083be:	a904      	add	r1, sp, #16
 80083c0:	4638      	mov	r0, r7
 80083c2:	f7fe f80f 	bl	80063e4 <_printf_float>
 80083c6:	1c42      	adds	r2, r0, #1
 80083c8:	4606      	mov	r6, r0
 80083ca:	d1d6      	bne.n	800837a <_svfiprintf_r+0x176>
 80083cc:	89ab      	ldrh	r3, [r5, #12]
 80083ce:	065b      	lsls	r3, r3, #25
 80083d0:	f53f af2c 	bmi.w	800822c <_svfiprintf_r+0x28>
 80083d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083d6:	b01d      	add	sp, #116	; 0x74
 80083d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083dc:	ab03      	add	r3, sp, #12
 80083de:	9300      	str	r3, [sp, #0]
 80083e0:	462a      	mov	r2, r5
 80083e2:	4b06      	ldr	r3, [pc, #24]	; (80083fc <_svfiprintf_r+0x1f8>)
 80083e4:	a904      	add	r1, sp, #16
 80083e6:	4638      	mov	r0, r7
 80083e8:	f7fe faa0 	bl	800692c <_printf_i>
 80083ec:	e7eb      	b.n	80083c6 <_svfiprintf_r+0x1c2>
 80083ee:	bf00      	nop
 80083f0:	0800b244 	.word	0x0800b244
 80083f4:	0800b24e 	.word	0x0800b24e
 80083f8:	080063e5 	.word	0x080063e5
 80083fc:	0800814d 	.word	0x0800814d
 8008400:	0800b24a 	.word	0x0800b24a

08008404 <_sbrk_r>:
 8008404:	b538      	push	{r3, r4, r5, lr}
 8008406:	4d06      	ldr	r5, [pc, #24]	; (8008420 <_sbrk_r+0x1c>)
 8008408:	2300      	movs	r3, #0
 800840a:	4604      	mov	r4, r0
 800840c:	4608      	mov	r0, r1
 800840e:	602b      	str	r3, [r5, #0]
 8008410:	f7fb fb5c 	bl	8003acc <_sbrk>
 8008414:	1c43      	adds	r3, r0, #1
 8008416:	d102      	bne.n	800841e <_sbrk_r+0x1a>
 8008418:	682b      	ldr	r3, [r5, #0]
 800841a:	b103      	cbz	r3, 800841e <_sbrk_r+0x1a>
 800841c:	6023      	str	r3, [r4, #0]
 800841e:	bd38      	pop	{r3, r4, r5, pc}
 8008420:	200064a4 	.word	0x200064a4

08008424 <__assert_func>:
 8008424:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008426:	4614      	mov	r4, r2
 8008428:	461a      	mov	r2, r3
 800842a:	4b09      	ldr	r3, [pc, #36]	; (8008450 <__assert_func+0x2c>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4605      	mov	r5, r0
 8008430:	68d8      	ldr	r0, [r3, #12]
 8008432:	b14c      	cbz	r4, 8008448 <__assert_func+0x24>
 8008434:	4b07      	ldr	r3, [pc, #28]	; (8008454 <__assert_func+0x30>)
 8008436:	9100      	str	r1, [sp, #0]
 8008438:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800843c:	4906      	ldr	r1, [pc, #24]	; (8008458 <__assert_func+0x34>)
 800843e:	462b      	mov	r3, r5
 8008440:	f000 f80e 	bl	8008460 <fiprintf>
 8008444:	f000 faa4 	bl	8008990 <abort>
 8008448:	4b04      	ldr	r3, [pc, #16]	; (800845c <__assert_func+0x38>)
 800844a:	461c      	mov	r4, r3
 800844c:	e7f3      	b.n	8008436 <__assert_func+0x12>
 800844e:	bf00      	nop
 8008450:	20002014 	.word	0x20002014
 8008454:	0800b255 	.word	0x0800b255
 8008458:	0800b262 	.word	0x0800b262
 800845c:	0800b290 	.word	0x0800b290

08008460 <fiprintf>:
 8008460:	b40e      	push	{r1, r2, r3}
 8008462:	b503      	push	{r0, r1, lr}
 8008464:	4601      	mov	r1, r0
 8008466:	ab03      	add	r3, sp, #12
 8008468:	4805      	ldr	r0, [pc, #20]	; (8008480 <fiprintf+0x20>)
 800846a:	f853 2b04 	ldr.w	r2, [r3], #4
 800846e:	6800      	ldr	r0, [r0, #0]
 8008470:	9301      	str	r3, [sp, #4]
 8008472:	f000 f88f 	bl	8008594 <_vfiprintf_r>
 8008476:	b002      	add	sp, #8
 8008478:	f85d eb04 	ldr.w	lr, [sp], #4
 800847c:	b003      	add	sp, #12
 800847e:	4770      	bx	lr
 8008480:	20002014 	.word	0x20002014

08008484 <__ascii_mbtowc>:
 8008484:	b082      	sub	sp, #8
 8008486:	b901      	cbnz	r1, 800848a <__ascii_mbtowc+0x6>
 8008488:	a901      	add	r1, sp, #4
 800848a:	b142      	cbz	r2, 800849e <__ascii_mbtowc+0x1a>
 800848c:	b14b      	cbz	r3, 80084a2 <__ascii_mbtowc+0x1e>
 800848e:	7813      	ldrb	r3, [r2, #0]
 8008490:	600b      	str	r3, [r1, #0]
 8008492:	7812      	ldrb	r2, [r2, #0]
 8008494:	1e10      	subs	r0, r2, #0
 8008496:	bf18      	it	ne
 8008498:	2001      	movne	r0, #1
 800849a:	b002      	add	sp, #8
 800849c:	4770      	bx	lr
 800849e:	4610      	mov	r0, r2
 80084a0:	e7fb      	b.n	800849a <__ascii_mbtowc+0x16>
 80084a2:	f06f 0001 	mvn.w	r0, #1
 80084a6:	e7f8      	b.n	800849a <__ascii_mbtowc+0x16>

080084a8 <memmove>:
 80084a8:	4288      	cmp	r0, r1
 80084aa:	b510      	push	{r4, lr}
 80084ac:	eb01 0402 	add.w	r4, r1, r2
 80084b0:	d902      	bls.n	80084b8 <memmove+0x10>
 80084b2:	4284      	cmp	r4, r0
 80084b4:	4623      	mov	r3, r4
 80084b6:	d807      	bhi.n	80084c8 <memmove+0x20>
 80084b8:	1e43      	subs	r3, r0, #1
 80084ba:	42a1      	cmp	r1, r4
 80084bc:	d008      	beq.n	80084d0 <memmove+0x28>
 80084be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80084c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80084c6:	e7f8      	b.n	80084ba <memmove+0x12>
 80084c8:	4402      	add	r2, r0
 80084ca:	4601      	mov	r1, r0
 80084cc:	428a      	cmp	r2, r1
 80084ce:	d100      	bne.n	80084d2 <memmove+0x2a>
 80084d0:	bd10      	pop	{r4, pc}
 80084d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80084d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80084da:	e7f7      	b.n	80084cc <memmove+0x24>

080084dc <__malloc_lock>:
 80084dc:	4801      	ldr	r0, [pc, #4]	; (80084e4 <__malloc_lock+0x8>)
 80084de:	f000 bc17 	b.w	8008d10 <__retarget_lock_acquire_recursive>
 80084e2:	bf00      	nop
 80084e4:	200064ac 	.word	0x200064ac

080084e8 <__malloc_unlock>:
 80084e8:	4801      	ldr	r0, [pc, #4]	; (80084f0 <__malloc_unlock+0x8>)
 80084ea:	f000 bc12 	b.w	8008d12 <__retarget_lock_release_recursive>
 80084ee:	bf00      	nop
 80084f0:	200064ac 	.word	0x200064ac

080084f4 <_realloc_r>:
 80084f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f6:	4607      	mov	r7, r0
 80084f8:	4614      	mov	r4, r2
 80084fa:	460e      	mov	r6, r1
 80084fc:	b921      	cbnz	r1, 8008508 <_realloc_r+0x14>
 80084fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008502:	4611      	mov	r1, r2
 8008504:	f7ff bdc8 	b.w	8008098 <_malloc_r>
 8008508:	b922      	cbnz	r2, 8008514 <_realloc_r+0x20>
 800850a:	f7ff fd75 	bl	8007ff8 <_free_r>
 800850e:	4625      	mov	r5, r4
 8008510:	4628      	mov	r0, r5
 8008512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008514:	f000 fc62 	bl	8008ddc <_malloc_usable_size_r>
 8008518:	42a0      	cmp	r0, r4
 800851a:	d20f      	bcs.n	800853c <_realloc_r+0x48>
 800851c:	4621      	mov	r1, r4
 800851e:	4638      	mov	r0, r7
 8008520:	f7ff fdba 	bl	8008098 <_malloc_r>
 8008524:	4605      	mov	r5, r0
 8008526:	2800      	cmp	r0, #0
 8008528:	d0f2      	beq.n	8008510 <_realloc_r+0x1c>
 800852a:	4631      	mov	r1, r6
 800852c:	4622      	mov	r2, r4
 800852e:	f7ff f9c7 	bl	80078c0 <memcpy>
 8008532:	4631      	mov	r1, r6
 8008534:	4638      	mov	r0, r7
 8008536:	f7ff fd5f 	bl	8007ff8 <_free_r>
 800853a:	e7e9      	b.n	8008510 <_realloc_r+0x1c>
 800853c:	4635      	mov	r5, r6
 800853e:	e7e7      	b.n	8008510 <_realloc_r+0x1c>

08008540 <__sfputc_r>:
 8008540:	6893      	ldr	r3, [r2, #8]
 8008542:	3b01      	subs	r3, #1
 8008544:	2b00      	cmp	r3, #0
 8008546:	b410      	push	{r4}
 8008548:	6093      	str	r3, [r2, #8]
 800854a:	da08      	bge.n	800855e <__sfputc_r+0x1e>
 800854c:	6994      	ldr	r4, [r2, #24]
 800854e:	42a3      	cmp	r3, r4
 8008550:	db01      	blt.n	8008556 <__sfputc_r+0x16>
 8008552:	290a      	cmp	r1, #10
 8008554:	d103      	bne.n	800855e <__sfputc_r+0x1e>
 8008556:	f85d 4b04 	ldr.w	r4, [sp], #4
 800855a:	f000 b94b 	b.w	80087f4 <__swbuf_r>
 800855e:	6813      	ldr	r3, [r2, #0]
 8008560:	1c58      	adds	r0, r3, #1
 8008562:	6010      	str	r0, [r2, #0]
 8008564:	7019      	strb	r1, [r3, #0]
 8008566:	4608      	mov	r0, r1
 8008568:	f85d 4b04 	ldr.w	r4, [sp], #4
 800856c:	4770      	bx	lr

0800856e <__sfputs_r>:
 800856e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008570:	4606      	mov	r6, r0
 8008572:	460f      	mov	r7, r1
 8008574:	4614      	mov	r4, r2
 8008576:	18d5      	adds	r5, r2, r3
 8008578:	42ac      	cmp	r4, r5
 800857a:	d101      	bne.n	8008580 <__sfputs_r+0x12>
 800857c:	2000      	movs	r0, #0
 800857e:	e007      	b.n	8008590 <__sfputs_r+0x22>
 8008580:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008584:	463a      	mov	r2, r7
 8008586:	4630      	mov	r0, r6
 8008588:	f7ff ffda 	bl	8008540 <__sfputc_r>
 800858c:	1c43      	adds	r3, r0, #1
 800858e:	d1f3      	bne.n	8008578 <__sfputs_r+0xa>
 8008590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008594 <_vfiprintf_r>:
 8008594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008598:	460d      	mov	r5, r1
 800859a:	b09d      	sub	sp, #116	; 0x74
 800859c:	4614      	mov	r4, r2
 800859e:	4698      	mov	r8, r3
 80085a0:	4606      	mov	r6, r0
 80085a2:	b118      	cbz	r0, 80085ac <_vfiprintf_r+0x18>
 80085a4:	6983      	ldr	r3, [r0, #24]
 80085a6:	b90b      	cbnz	r3, 80085ac <_vfiprintf_r+0x18>
 80085a8:	f000 fb14 	bl	8008bd4 <__sinit>
 80085ac:	4b89      	ldr	r3, [pc, #548]	; (80087d4 <_vfiprintf_r+0x240>)
 80085ae:	429d      	cmp	r5, r3
 80085b0:	d11b      	bne.n	80085ea <_vfiprintf_r+0x56>
 80085b2:	6875      	ldr	r5, [r6, #4]
 80085b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085b6:	07d9      	lsls	r1, r3, #31
 80085b8:	d405      	bmi.n	80085c6 <_vfiprintf_r+0x32>
 80085ba:	89ab      	ldrh	r3, [r5, #12]
 80085bc:	059a      	lsls	r2, r3, #22
 80085be:	d402      	bmi.n	80085c6 <_vfiprintf_r+0x32>
 80085c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085c2:	f000 fba5 	bl	8008d10 <__retarget_lock_acquire_recursive>
 80085c6:	89ab      	ldrh	r3, [r5, #12]
 80085c8:	071b      	lsls	r3, r3, #28
 80085ca:	d501      	bpl.n	80085d0 <_vfiprintf_r+0x3c>
 80085cc:	692b      	ldr	r3, [r5, #16]
 80085ce:	b9eb      	cbnz	r3, 800860c <_vfiprintf_r+0x78>
 80085d0:	4629      	mov	r1, r5
 80085d2:	4630      	mov	r0, r6
 80085d4:	f000 f96e 	bl	80088b4 <__swsetup_r>
 80085d8:	b1c0      	cbz	r0, 800860c <_vfiprintf_r+0x78>
 80085da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085dc:	07dc      	lsls	r4, r3, #31
 80085de:	d50e      	bpl.n	80085fe <_vfiprintf_r+0x6a>
 80085e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085e4:	b01d      	add	sp, #116	; 0x74
 80085e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085ea:	4b7b      	ldr	r3, [pc, #492]	; (80087d8 <_vfiprintf_r+0x244>)
 80085ec:	429d      	cmp	r5, r3
 80085ee:	d101      	bne.n	80085f4 <_vfiprintf_r+0x60>
 80085f0:	68b5      	ldr	r5, [r6, #8]
 80085f2:	e7df      	b.n	80085b4 <_vfiprintf_r+0x20>
 80085f4:	4b79      	ldr	r3, [pc, #484]	; (80087dc <_vfiprintf_r+0x248>)
 80085f6:	429d      	cmp	r5, r3
 80085f8:	bf08      	it	eq
 80085fa:	68f5      	ldreq	r5, [r6, #12]
 80085fc:	e7da      	b.n	80085b4 <_vfiprintf_r+0x20>
 80085fe:	89ab      	ldrh	r3, [r5, #12]
 8008600:	0598      	lsls	r0, r3, #22
 8008602:	d4ed      	bmi.n	80085e0 <_vfiprintf_r+0x4c>
 8008604:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008606:	f000 fb84 	bl	8008d12 <__retarget_lock_release_recursive>
 800860a:	e7e9      	b.n	80085e0 <_vfiprintf_r+0x4c>
 800860c:	2300      	movs	r3, #0
 800860e:	9309      	str	r3, [sp, #36]	; 0x24
 8008610:	2320      	movs	r3, #32
 8008612:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008616:	f8cd 800c 	str.w	r8, [sp, #12]
 800861a:	2330      	movs	r3, #48	; 0x30
 800861c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80087e0 <_vfiprintf_r+0x24c>
 8008620:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008624:	f04f 0901 	mov.w	r9, #1
 8008628:	4623      	mov	r3, r4
 800862a:	469a      	mov	sl, r3
 800862c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008630:	b10a      	cbz	r2, 8008636 <_vfiprintf_r+0xa2>
 8008632:	2a25      	cmp	r2, #37	; 0x25
 8008634:	d1f9      	bne.n	800862a <_vfiprintf_r+0x96>
 8008636:	ebba 0b04 	subs.w	fp, sl, r4
 800863a:	d00b      	beq.n	8008654 <_vfiprintf_r+0xc0>
 800863c:	465b      	mov	r3, fp
 800863e:	4622      	mov	r2, r4
 8008640:	4629      	mov	r1, r5
 8008642:	4630      	mov	r0, r6
 8008644:	f7ff ff93 	bl	800856e <__sfputs_r>
 8008648:	3001      	adds	r0, #1
 800864a:	f000 80aa 	beq.w	80087a2 <_vfiprintf_r+0x20e>
 800864e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008650:	445a      	add	r2, fp
 8008652:	9209      	str	r2, [sp, #36]	; 0x24
 8008654:	f89a 3000 	ldrb.w	r3, [sl]
 8008658:	2b00      	cmp	r3, #0
 800865a:	f000 80a2 	beq.w	80087a2 <_vfiprintf_r+0x20e>
 800865e:	2300      	movs	r3, #0
 8008660:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008664:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008668:	f10a 0a01 	add.w	sl, sl, #1
 800866c:	9304      	str	r3, [sp, #16]
 800866e:	9307      	str	r3, [sp, #28]
 8008670:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008674:	931a      	str	r3, [sp, #104]	; 0x68
 8008676:	4654      	mov	r4, sl
 8008678:	2205      	movs	r2, #5
 800867a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800867e:	4858      	ldr	r0, [pc, #352]	; (80087e0 <_vfiprintf_r+0x24c>)
 8008680:	f7f7 fdb6 	bl	80001f0 <memchr>
 8008684:	9a04      	ldr	r2, [sp, #16]
 8008686:	b9d8      	cbnz	r0, 80086c0 <_vfiprintf_r+0x12c>
 8008688:	06d1      	lsls	r1, r2, #27
 800868a:	bf44      	itt	mi
 800868c:	2320      	movmi	r3, #32
 800868e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008692:	0713      	lsls	r3, r2, #28
 8008694:	bf44      	itt	mi
 8008696:	232b      	movmi	r3, #43	; 0x2b
 8008698:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800869c:	f89a 3000 	ldrb.w	r3, [sl]
 80086a0:	2b2a      	cmp	r3, #42	; 0x2a
 80086a2:	d015      	beq.n	80086d0 <_vfiprintf_r+0x13c>
 80086a4:	9a07      	ldr	r2, [sp, #28]
 80086a6:	4654      	mov	r4, sl
 80086a8:	2000      	movs	r0, #0
 80086aa:	f04f 0c0a 	mov.w	ip, #10
 80086ae:	4621      	mov	r1, r4
 80086b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086b4:	3b30      	subs	r3, #48	; 0x30
 80086b6:	2b09      	cmp	r3, #9
 80086b8:	d94e      	bls.n	8008758 <_vfiprintf_r+0x1c4>
 80086ba:	b1b0      	cbz	r0, 80086ea <_vfiprintf_r+0x156>
 80086bc:	9207      	str	r2, [sp, #28]
 80086be:	e014      	b.n	80086ea <_vfiprintf_r+0x156>
 80086c0:	eba0 0308 	sub.w	r3, r0, r8
 80086c4:	fa09 f303 	lsl.w	r3, r9, r3
 80086c8:	4313      	orrs	r3, r2
 80086ca:	9304      	str	r3, [sp, #16]
 80086cc:	46a2      	mov	sl, r4
 80086ce:	e7d2      	b.n	8008676 <_vfiprintf_r+0xe2>
 80086d0:	9b03      	ldr	r3, [sp, #12]
 80086d2:	1d19      	adds	r1, r3, #4
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	9103      	str	r1, [sp, #12]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	bfbb      	ittet	lt
 80086dc:	425b      	neglt	r3, r3
 80086de:	f042 0202 	orrlt.w	r2, r2, #2
 80086e2:	9307      	strge	r3, [sp, #28]
 80086e4:	9307      	strlt	r3, [sp, #28]
 80086e6:	bfb8      	it	lt
 80086e8:	9204      	strlt	r2, [sp, #16]
 80086ea:	7823      	ldrb	r3, [r4, #0]
 80086ec:	2b2e      	cmp	r3, #46	; 0x2e
 80086ee:	d10c      	bne.n	800870a <_vfiprintf_r+0x176>
 80086f0:	7863      	ldrb	r3, [r4, #1]
 80086f2:	2b2a      	cmp	r3, #42	; 0x2a
 80086f4:	d135      	bne.n	8008762 <_vfiprintf_r+0x1ce>
 80086f6:	9b03      	ldr	r3, [sp, #12]
 80086f8:	1d1a      	adds	r2, r3, #4
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	9203      	str	r2, [sp, #12]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	bfb8      	it	lt
 8008702:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008706:	3402      	adds	r4, #2
 8008708:	9305      	str	r3, [sp, #20]
 800870a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80087f0 <_vfiprintf_r+0x25c>
 800870e:	7821      	ldrb	r1, [r4, #0]
 8008710:	2203      	movs	r2, #3
 8008712:	4650      	mov	r0, sl
 8008714:	f7f7 fd6c 	bl	80001f0 <memchr>
 8008718:	b140      	cbz	r0, 800872c <_vfiprintf_r+0x198>
 800871a:	2340      	movs	r3, #64	; 0x40
 800871c:	eba0 000a 	sub.w	r0, r0, sl
 8008720:	fa03 f000 	lsl.w	r0, r3, r0
 8008724:	9b04      	ldr	r3, [sp, #16]
 8008726:	4303      	orrs	r3, r0
 8008728:	3401      	adds	r4, #1
 800872a:	9304      	str	r3, [sp, #16]
 800872c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008730:	482c      	ldr	r0, [pc, #176]	; (80087e4 <_vfiprintf_r+0x250>)
 8008732:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008736:	2206      	movs	r2, #6
 8008738:	f7f7 fd5a 	bl	80001f0 <memchr>
 800873c:	2800      	cmp	r0, #0
 800873e:	d03f      	beq.n	80087c0 <_vfiprintf_r+0x22c>
 8008740:	4b29      	ldr	r3, [pc, #164]	; (80087e8 <_vfiprintf_r+0x254>)
 8008742:	bb1b      	cbnz	r3, 800878c <_vfiprintf_r+0x1f8>
 8008744:	9b03      	ldr	r3, [sp, #12]
 8008746:	3307      	adds	r3, #7
 8008748:	f023 0307 	bic.w	r3, r3, #7
 800874c:	3308      	adds	r3, #8
 800874e:	9303      	str	r3, [sp, #12]
 8008750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008752:	443b      	add	r3, r7
 8008754:	9309      	str	r3, [sp, #36]	; 0x24
 8008756:	e767      	b.n	8008628 <_vfiprintf_r+0x94>
 8008758:	fb0c 3202 	mla	r2, ip, r2, r3
 800875c:	460c      	mov	r4, r1
 800875e:	2001      	movs	r0, #1
 8008760:	e7a5      	b.n	80086ae <_vfiprintf_r+0x11a>
 8008762:	2300      	movs	r3, #0
 8008764:	3401      	adds	r4, #1
 8008766:	9305      	str	r3, [sp, #20]
 8008768:	4619      	mov	r1, r3
 800876a:	f04f 0c0a 	mov.w	ip, #10
 800876e:	4620      	mov	r0, r4
 8008770:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008774:	3a30      	subs	r2, #48	; 0x30
 8008776:	2a09      	cmp	r2, #9
 8008778:	d903      	bls.n	8008782 <_vfiprintf_r+0x1ee>
 800877a:	2b00      	cmp	r3, #0
 800877c:	d0c5      	beq.n	800870a <_vfiprintf_r+0x176>
 800877e:	9105      	str	r1, [sp, #20]
 8008780:	e7c3      	b.n	800870a <_vfiprintf_r+0x176>
 8008782:	fb0c 2101 	mla	r1, ip, r1, r2
 8008786:	4604      	mov	r4, r0
 8008788:	2301      	movs	r3, #1
 800878a:	e7f0      	b.n	800876e <_vfiprintf_r+0x1da>
 800878c:	ab03      	add	r3, sp, #12
 800878e:	9300      	str	r3, [sp, #0]
 8008790:	462a      	mov	r2, r5
 8008792:	4b16      	ldr	r3, [pc, #88]	; (80087ec <_vfiprintf_r+0x258>)
 8008794:	a904      	add	r1, sp, #16
 8008796:	4630      	mov	r0, r6
 8008798:	f7fd fe24 	bl	80063e4 <_printf_float>
 800879c:	4607      	mov	r7, r0
 800879e:	1c78      	adds	r0, r7, #1
 80087a0:	d1d6      	bne.n	8008750 <_vfiprintf_r+0x1bc>
 80087a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087a4:	07d9      	lsls	r1, r3, #31
 80087a6:	d405      	bmi.n	80087b4 <_vfiprintf_r+0x220>
 80087a8:	89ab      	ldrh	r3, [r5, #12]
 80087aa:	059a      	lsls	r2, r3, #22
 80087ac:	d402      	bmi.n	80087b4 <_vfiprintf_r+0x220>
 80087ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087b0:	f000 faaf 	bl	8008d12 <__retarget_lock_release_recursive>
 80087b4:	89ab      	ldrh	r3, [r5, #12]
 80087b6:	065b      	lsls	r3, r3, #25
 80087b8:	f53f af12 	bmi.w	80085e0 <_vfiprintf_r+0x4c>
 80087bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087be:	e711      	b.n	80085e4 <_vfiprintf_r+0x50>
 80087c0:	ab03      	add	r3, sp, #12
 80087c2:	9300      	str	r3, [sp, #0]
 80087c4:	462a      	mov	r2, r5
 80087c6:	4b09      	ldr	r3, [pc, #36]	; (80087ec <_vfiprintf_r+0x258>)
 80087c8:	a904      	add	r1, sp, #16
 80087ca:	4630      	mov	r0, r6
 80087cc:	f7fe f8ae 	bl	800692c <_printf_i>
 80087d0:	e7e4      	b.n	800879c <_vfiprintf_r+0x208>
 80087d2:	bf00      	nop
 80087d4:	0800b3bc 	.word	0x0800b3bc
 80087d8:	0800b3dc 	.word	0x0800b3dc
 80087dc:	0800b39c 	.word	0x0800b39c
 80087e0:	0800b244 	.word	0x0800b244
 80087e4:	0800b24e 	.word	0x0800b24e
 80087e8:	080063e5 	.word	0x080063e5
 80087ec:	0800856f 	.word	0x0800856f
 80087f0:	0800b24a 	.word	0x0800b24a

080087f4 <__swbuf_r>:
 80087f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087f6:	460e      	mov	r6, r1
 80087f8:	4614      	mov	r4, r2
 80087fa:	4605      	mov	r5, r0
 80087fc:	b118      	cbz	r0, 8008806 <__swbuf_r+0x12>
 80087fe:	6983      	ldr	r3, [r0, #24]
 8008800:	b90b      	cbnz	r3, 8008806 <__swbuf_r+0x12>
 8008802:	f000 f9e7 	bl	8008bd4 <__sinit>
 8008806:	4b21      	ldr	r3, [pc, #132]	; (800888c <__swbuf_r+0x98>)
 8008808:	429c      	cmp	r4, r3
 800880a:	d12b      	bne.n	8008864 <__swbuf_r+0x70>
 800880c:	686c      	ldr	r4, [r5, #4]
 800880e:	69a3      	ldr	r3, [r4, #24]
 8008810:	60a3      	str	r3, [r4, #8]
 8008812:	89a3      	ldrh	r3, [r4, #12]
 8008814:	071a      	lsls	r2, r3, #28
 8008816:	d52f      	bpl.n	8008878 <__swbuf_r+0x84>
 8008818:	6923      	ldr	r3, [r4, #16]
 800881a:	b36b      	cbz	r3, 8008878 <__swbuf_r+0x84>
 800881c:	6923      	ldr	r3, [r4, #16]
 800881e:	6820      	ldr	r0, [r4, #0]
 8008820:	1ac0      	subs	r0, r0, r3
 8008822:	6963      	ldr	r3, [r4, #20]
 8008824:	b2f6      	uxtb	r6, r6
 8008826:	4283      	cmp	r3, r0
 8008828:	4637      	mov	r7, r6
 800882a:	dc04      	bgt.n	8008836 <__swbuf_r+0x42>
 800882c:	4621      	mov	r1, r4
 800882e:	4628      	mov	r0, r5
 8008830:	f000 f93c 	bl	8008aac <_fflush_r>
 8008834:	bb30      	cbnz	r0, 8008884 <__swbuf_r+0x90>
 8008836:	68a3      	ldr	r3, [r4, #8]
 8008838:	3b01      	subs	r3, #1
 800883a:	60a3      	str	r3, [r4, #8]
 800883c:	6823      	ldr	r3, [r4, #0]
 800883e:	1c5a      	adds	r2, r3, #1
 8008840:	6022      	str	r2, [r4, #0]
 8008842:	701e      	strb	r6, [r3, #0]
 8008844:	6963      	ldr	r3, [r4, #20]
 8008846:	3001      	adds	r0, #1
 8008848:	4283      	cmp	r3, r0
 800884a:	d004      	beq.n	8008856 <__swbuf_r+0x62>
 800884c:	89a3      	ldrh	r3, [r4, #12]
 800884e:	07db      	lsls	r3, r3, #31
 8008850:	d506      	bpl.n	8008860 <__swbuf_r+0x6c>
 8008852:	2e0a      	cmp	r6, #10
 8008854:	d104      	bne.n	8008860 <__swbuf_r+0x6c>
 8008856:	4621      	mov	r1, r4
 8008858:	4628      	mov	r0, r5
 800885a:	f000 f927 	bl	8008aac <_fflush_r>
 800885e:	b988      	cbnz	r0, 8008884 <__swbuf_r+0x90>
 8008860:	4638      	mov	r0, r7
 8008862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008864:	4b0a      	ldr	r3, [pc, #40]	; (8008890 <__swbuf_r+0x9c>)
 8008866:	429c      	cmp	r4, r3
 8008868:	d101      	bne.n	800886e <__swbuf_r+0x7a>
 800886a:	68ac      	ldr	r4, [r5, #8]
 800886c:	e7cf      	b.n	800880e <__swbuf_r+0x1a>
 800886e:	4b09      	ldr	r3, [pc, #36]	; (8008894 <__swbuf_r+0xa0>)
 8008870:	429c      	cmp	r4, r3
 8008872:	bf08      	it	eq
 8008874:	68ec      	ldreq	r4, [r5, #12]
 8008876:	e7ca      	b.n	800880e <__swbuf_r+0x1a>
 8008878:	4621      	mov	r1, r4
 800887a:	4628      	mov	r0, r5
 800887c:	f000 f81a 	bl	80088b4 <__swsetup_r>
 8008880:	2800      	cmp	r0, #0
 8008882:	d0cb      	beq.n	800881c <__swbuf_r+0x28>
 8008884:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008888:	e7ea      	b.n	8008860 <__swbuf_r+0x6c>
 800888a:	bf00      	nop
 800888c:	0800b3bc 	.word	0x0800b3bc
 8008890:	0800b3dc 	.word	0x0800b3dc
 8008894:	0800b39c 	.word	0x0800b39c

08008898 <__ascii_wctomb>:
 8008898:	b149      	cbz	r1, 80088ae <__ascii_wctomb+0x16>
 800889a:	2aff      	cmp	r2, #255	; 0xff
 800889c:	bf85      	ittet	hi
 800889e:	238a      	movhi	r3, #138	; 0x8a
 80088a0:	6003      	strhi	r3, [r0, #0]
 80088a2:	700a      	strbls	r2, [r1, #0]
 80088a4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80088a8:	bf98      	it	ls
 80088aa:	2001      	movls	r0, #1
 80088ac:	4770      	bx	lr
 80088ae:	4608      	mov	r0, r1
 80088b0:	4770      	bx	lr
	...

080088b4 <__swsetup_r>:
 80088b4:	4b32      	ldr	r3, [pc, #200]	; (8008980 <__swsetup_r+0xcc>)
 80088b6:	b570      	push	{r4, r5, r6, lr}
 80088b8:	681d      	ldr	r5, [r3, #0]
 80088ba:	4606      	mov	r6, r0
 80088bc:	460c      	mov	r4, r1
 80088be:	b125      	cbz	r5, 80088ca <__swsetup_r+0x16>
 80088c0:	69ab      	ldr	r3, [r5, #24]
 80088c2:	b913      	cbnz	r3, 80088ca <__swsetup_r+0x16>
 80088c4:	4628      	mov	r0, r5
 80088c6:	f000 f985 	bl	8008bd4 <__sinit>
 80088ca:	4b2e      	ldr	r3, [pc, #184]	; (8008984 <__swsetup_r+0xd0>)
 80088cc:	429c      	cmp	r4, r3
 80088ce:	d10f      	bne.n	80088f0 <__swsetup_r+0x3c>
 80088d0:	686c      	ldr	r4, [r5, #4]
 80088d2:	89a3      	ldrh	r3, [r4, #12]
 80088d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088d8:	0719      	lsls	r1, r3, #28
 80088da:	d42c      	bmi.n	8008936 <__swsetup_r+0x82>
 80088dc:	06dd      	lsls	r5, r3, #27
 80088de:	d411      	bmi.n	8008904 <__swsetup_r+0x50>
 80088e0:	2309      	movs	r3, #9
 80088e2:	6033      	str	r3, [r6, #0]
 80088e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80088e8:	81a3      	strh	r3, [r4, #12]
 80088ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088ee:	e03e      	b.n	800896e <__swsetup_r+0xba>
 80088f0:	4b25      	ldr	r3, [pc, #148]	; (8008988 <__swsetup_r+0xd4>)
 80088f2:	429c      	cmp	r4, r3
 80088f4:	d101      	bne.n	80088fa <__swsetup_r+0x46>
 80088f6:	68ac      	ldr	r4, [r5, #8]
 80088f8:	e7eb      	b.n	80088d2 <__swsetup_r+0x1e>
 80088fa:	4b24      	ldr	r3, [pc, #144]	; (800898c <__swsetup_r+0xd8>)
 80088fc:	429c      	cmp	r4, r3
 80088fe:	bf08      	it	eq
 8008900:	68ec      	ldreq	r4, [r5, #12]
 8008902:	e7e6      	b.n	80088d2 <__swsetup_r+0x1e>
 8008904:	0758      	lsls	r0, r3, #29
 8008906:	d512      	bpl.n	800892e <__swsetup_r+0x7a>
 8008908:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800890a:	b141      	cbz	r1, 800891e <__swsetup_r+0x6a>
 800890c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008910:	4299      	cmp	r1, r3
 8008912:	d002      	beq.n	800891a <__swsetup_r+0x66>
 8008914:	4630      	mov	r0, r6
 8008916:	f7ff fb6f 	bl	8007ff8 <_free_r>
 800891a:	2300      	movs	r3, #0
 800891c:	6363      	str	r3, [r4, #52]	; 0x34
 800891e:	89a3      	ldrh	r3, [r4, #12]
 8008920:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008924:	81a3      	strh	r3, [r4, #12]
 8008926:	2300      	movs	r3, #0
 8008928:	6063      	str	r3, [r4, #4]
 800892a:	6923      	ldr	r3, [r4, #16]
 800892c:	6023      	str	r3, [r4, #0]
 800892e:	89a3      	ldrh	r3, [r4, #12]
 8008930:	f043 0308 	orr.w	r3, r3, #8
 8008934:	81a3      	strh	r3, [r4, #12]
 8008936:	6923      	ldr	r3, [r4, #16]
 8008938:	b94b      	cbnz	r3, 800894e <__swsetup_r+0x9a>
 800893a:	89a3      	ldrh	r3, [r4, #12]
 800893c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008940:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008944:	d003      	beq.n	800894e <__swsetup_r+0x9a>
 8008946:	4621      	mov	r1, r4
 8008948:	4630      	mov	r0, r6
 800894a:	f000 fa07 	bl	8008d5c <__smakebuf_r>
 800894e:	89a0      	ldrh	r0, [r4, #12]
 8008950:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008954:	f010 0301 	ands.w	r3, r0, #1
 8008958:	d00a      	beq.n	8008970 <__swsetup_r+0xbc>
 800895a:	2300      	movs	r3, #0
 800895c:	60a3      	str	r3, [r4, #8]
 800895e:	6963      	ldr	r3, [r4, #20]
 8008960:	425b      	negs	r3, r3
 8008962:	61a3      	str	r3, [r4, #24]
 8008964:	6923      	ldr	r3, [r4, #16]
 8008966:	b943      	cbnz	r3, 800897a <__swsetup_r+0xc6>
 8008968:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800896c:	d1ba      	bne.n	80088e4 <__swsetup_r+0x30>
 800896e:	bd70      	pop	{r4, r5, r6, pc}
 8008970:	0781      	lsls	r1, r0, #30
 8008972:	bf58      	it	pl
 8008974:	6963      	ldrpl	r3, [r4, #20]
 8008976:	60a3      	str	r3, [r4, #8]
 8008978:	e7f4      	b.n	8008964 <__swsetup_r+0xb0>
 800897a:	2000      	movs	r0, #0
 800897c:	e7f7      	b.n	800896e <__swsetup_r+0xba>
 800897e:	bf00      	nop
 8008980:	20002014 	.word	0x20002014
 8008984:	0800b3bc 	.word	0x0800b3bc
 8008988:	0800b3dc 	.word	0x0800b3dc
 800898c:	0800b39c 	.word	0x0800b39c

08008990 <abort>:
 8008990:	b508      	push	{r3, lr}
 8008992:	2006      	movs	r0, #6
 8008994:	f000 fa52 	bl	8008e3c <raise>
 8008998:	2001      	movs	r0, #1
 800899a:	f7fb f867 	bl	8003a6c <_exit>
	...

080089a0 <__sflush_r>:
 80089a0:	898a      	ldrh	r2, [r1, #12]
 80089a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089a6:	4605      	mov	r5, r0
 80089a8:	0710      	lsls	r0, r2, #28
 80089aa:	460c      	mov	r4, r1
 80089ac:	d458      	bmi.n	8008a60 <__sflush_r+0xc0>
 80089ae:	684b      	ldr	r3, [r1, #4]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	dc05      	bgt.n	80089c0 <__sflush_r+0x20>
 80089b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	dc02      	bgt.n	80089c0 <__sflush_r+0x20>
 80089ba:	2000      	movs	r0, #0
 80089bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089c2:	2e00      	cmp	r6, #0
 80089c4:	d0f9      	beq.n	80089ba <__sflush_r+0x1a>
 80089c6:	2300      	movs	r3, #0
 80089c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80089cc:	682f      	ldr	r7, [r5, #0]
 80089ce:	602b      	str	r3, [r5, #0]
 80089d0:	d032      	beq.n	8008a38 <__sflush_r+0x98>
 80089d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80089d4:	89a3      	ldrh	r3, [r4, #12]
 80089d6:	075a      	lsls	r2, r3, #29
 80089d8:	d505      	bpl.n	80089e6 <__sflush_r+0x46>
 80089da:	6863      	ldr	r3, [r4, #4]
 80089dc:	1ac0      	subs	r0, r0, r3
 80089de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80089e0:	b10b      	cbz	r3, 80089e6 <__sflush_r+0x46>
 80089e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80089e4:	1ac0      	subs	r0, r0, r3
 80089e6:	2300      	movs	r3, #0
 80089e8:	4602      	mov	r2, r0
 80089ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089ec:	6a21      	ldr	r1, [r4, #32]
 80089ee:	4628      	mov	r0, r5
 80089f0:	47b0      	blx	r6
 80089f2:	1c43      	adds	r3, r0, #1
 80089f4:	89a3      	ldrh	r3, [r4, #12]
 80089f6:	d106      	bne.n	8008a06 <__sflush_r+0x66>
 80089f8:	6829      	ldr	r1, [r5, #0]
 80089fa:	291d      	cmp	r1, #29
 80089fc:	d82c      	bhi.n	8008a58 <__sflush_r+0xb8>
 80089fe:	4a2a      	ldr	r2, [pc, #168]	; (8008aa8 <__sflush_r+0x108>)
 8008a00:	40ca      	lsrs	r2, r1
 8008a02:	07d6      	lsls	r6, r2, #31
 8008a04:	d528      	bpl.n	8008a58 <__sflush_r+0xb8>
 8008a06:	2200      	movs	r2, #0
 8008a08:	6062      	str	r2, [r4, #4]
 8008a0a:	04d9      	lsls	r1, r3, #19
 8008a0c:	6922      	ldr	r2, [r4, #16]
 8008a0e:	6022      	str	r2, [r4, #0]
 8008a10:	d504      	bpl.n	8008a1c <__sflush_r+0x7c>
 8008a12:	1c42      	adds	r2, r0, #1
 8008a14:	d101      	bne.n	8008a1a <__sflush_r+0x7a>
 8008a16:	682b      	ldr	r3, [r5, #0]
 8008a18:	b903      	cbnz	r3, 8008a1c <__sflush_r+0x7c>
 8008a1a:	6560      	str	r0, [r4, #84]	; 0x54
 8008a1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a1e:	602f      	str	r7, [r5, #0]
 8008a20:	2900      	cmp	r1, #0
 8008a22:	d0ca      	beq.n	80089ba <__sflush_r+0x1a>
 8008a24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a28:	4299      	cmp	r1, r3
 8008a2a:	d002      	beq.n	8008a32 <__sflush_r+0x92>
 8008a2c:	4628      	mov	r0, r5
 8008a2e:	f7ff fae3 	bl	8007ff8 <_free_r>
 8008a32:	2000      	movs	r0, #0
 8008a34:	6360      	str	r0, [r4, #52]	; 0x34
 8008a36:	e7c1      	b.n	80089bc <__sflush_r+0x1c>
 8008a38:	6a21      	ldr	r1, [r4, #32]
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	4628      	mov	r0, r5
 8008a3e:	47b0      	blx	r6
 8008a40:	1c41      	adds	r1, r0, #1
 8008a42:	d1c7      	bne.n	80089d4 <__sflush_r+0x34>
 8008a44:	682b      	ldr	r3, [r5, #0]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d0c4      	beq.n	80089d4 <__sflush_r+0x34>
 8008a4a:	2b1d      	cmp	r3, #29
 8008a4c:	d001      	beq.n	8008a52 <__sflush_r+0xb2>
 8008a4e:	2b16      	cmp	r3, #22
 8008a50:	d101      	bne.n	8008a56 <__sflush_r+0xb6>
 8008a52:	602f      	str	r7, [r5, #0]
 8008a54:	e7b1      	b.n	80089ba <__sflush_r+0x1a>
 8008a56:	89a3      	ldrh	r3, [r4, #12]
 8008a58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a5c:	81a3      	strh	r3, [r4, #12]
 8008a5e:	e7ad      	b.n	80089bc <__sflush_r+0x1c>
 8008a60:	690f      	ldr	r7, [r1, #16]
 8008a62:	2f00      	cmp	r7, #0
 8008a64:	d0a9      	beq.n	80089ba <__sflush_r+0x1a>
 8008a66:	0793      	lsls	r3, r2, #30
 8008a68:	680e      	ldr	r6, [r1, #0]
 8008a6a:	bf08      	it	eq
 8008a6c:	694b      	ldreq	r3, [r1, #20]
 8008a6e:	600f      	str	r7, [r1, #0]
 8008a70:	bf18      	it	ne
 8008a72:	2300      	movne	r3, #0
 8008a74:	eba6 0807 	sub.w	r8, r6, r7
 8008a78:	608b      	str	r3, [r1, #8]
 8008a7a:	f1b8 0f00 	cmp.w	r8, #0
 8008a7e:	dd9c      	ble.n	80089ba <__sflush_r+0x1a>
 8008a80:	6a21      	ldr	r1, [r4, #32]
 8008a82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a84:	4643      	mov	r3, r8
 8008a86:	463a      	mov	r2, r7
 8008a88:	4628      	mov	r0, r5
 8008a8a:	47b0      	blx	r6
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	dc06      	bgt.n	8008a9e <__sflush_r+0xfe>
 8008a90:	89a3      	ldrh	r3, [r4, #12]
 8008a92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a96:	81a3      	strh	r3, [r4, #12]
 8008a98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a9c:	e78e      	b.n	80089bc <__sflush_r+0x1c>
 8008a9e:	4407      	add	r7, r0
 8008aa0:	eba8 0800 	sub.w	r8, r8, r0
 8008aa4:	e7e9      	b.n	8008a7a <__sflush_r+0xda>
 8008aa6:	bf00      	nop
 8008aa8:	20400001 	.word	0x20400001

08008aac <_fflush_r>:
 8008aac:	b538      	push	{r3, r4, r5, lr}
 8008aae:	690b      	ldr	r3, [r1, #16]
 8008ab0:	4605      	mov	r5, r0
 8008ab2:	460c      	mov	r4, r1
 8008ab4:	b913      	cbnz	r3, 8008abc <_fflush_r+0x10>
 8008ab6:	2500      	movs	r5, #0
 8008ab8:	4628      	mov	r0, r5
 8008aba:	bd38      	pop	{r3, r4, r5, pc}
 8008abc:	b118      	cbz	r0, 8008ac6 <_fflush_r+0x1a>
 8008abe:	6983      	ldr	r3, [r0, #24]
 8008ac0:	b90b      	cbnz	r3, 8008ac6 <_fflush_r+0x1a>
 8008ac2:	f000 f887 	bl	8008bd4 <__sinit>
 8008ac6:	4b14      	ldr	r3, [pc, #80]	; (8008b18 <_fflush_r+0x6c>)
 8008ac8:	429c      	cmp	r4, r3
 8008aca:	d11b      	bne.n	8008b04 <_fflush_r+0x58>
 8008acc:	686c      	ldr	r4, [r5, #4]
 8008ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d0ef      	beq.n	8008ab6 <_fflush_r+0xa>
 8008ad6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008ad8:	07d0      	lsls	r0, r2, #31
 8008ada:	d404      	bmi.n	8008ae6 <_fflush_r+0x3a>
 8008adc:	0599      	lsls	r1, r3, #22
 8008ade:	d402      	bmi.n	8008ae6 <_fflush_r+0x3a>
 8008ae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ae2:	f000 f915 	bl	8008d10 <__retarget_lock_acquire_recursive>
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	4621      	mov	r1, r4
 8008aea:	f7ff ff59 	bl	80089a0 <__sflush_r>
 8008aee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008af0:	07da      	lsls	r2, r3, #31
 8008af2:	4605      	mov	r5, r0
 8008af4:	d4e0      	bmi.n	8008ab8 <_fflush_r+0xc>
 8008af6:	89a3      	ldrh	r3, [r4, #12]
 8008af8:	059b      	lsls	r3, r3, #22
 8008afa:	d4dd      	bmi.n	8008ab8 <_fflush_r+0xc>
 8008afc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008afe:	f000 f908 	bl	8008d12 <__retarget_lock_release_recursive>
 8008b02:	e7d9      	b.n	8008ab8 <_fflush_r+0xc>
 8008b04:	4b05      	ldr	r3, [pc, #20]	; (8008b1c <_fflush_r+0x70>)
 8008b06:	429c      	cmp	r4, r3
 8008b08:	d101      	bne.n	8008b0e <_fflush_r+0x62>
 8008b0a:	68ac      	ldr	r4, [r5, #8]
 8008b0c:	e7df      	b.n	8008ace <_fflush_r+0x22>
 8008b0e:	4b04      	ldr	r3, [pc, #16]	; (8008b20 <_fflush_r+0x74>)
 8008b10:	429c      	cmp	r4, r3
 8008b12:	bf08      	it	eq
 8008b14:	68ec      	ldreq	r4, [r5, #12]
 8008b16:	e7da      	b.n	8008ace <_fflush_r+0x22>
 8008b18:	0800b3bc 	.word	0x0800b3bc
 8008b1c:	0800b3dc 	.word	0x0800b3dc
 8008b20:	0800b39c 	.word	0x0800b39c

08008b24 <std>:
 8008b24:	2300      	movs	r3, #0
 8008b26:	b510      	push	{r4, lr}
 8008b28:	4604      	mov	r4, r0
 8008b2a:	e9c0 3300 	strd	r3, r3, [r0]
 8008b2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b32:	6083      	str	r3, [r0, #8]
 8008b34:	8181      	strh	r1, [r0, #12]
 8008b36:	6643      	str	r3, [r0, #100]	; 0x64
 8008b38:	81c2      	strh	r2, [r0, #14]
 8008b3a:	6183      	str	r3, [r0, #24]
 8008b3c:	4619      	mov	r1, r3
 8008b3e:	2208      	movs	r2, #8
 8008b40:	305c      	adds	r0, #92	; 0x5c
 8008b42:	f7fd fba7 	bl	8006294 <memset>
 8008b46:	4b05      	ldr	r3, [pc, #20]	; (8008b5c <std+0x38>)
 8008b48:	6263      	str	r3, [r4, #36]	; 0x24
 8008b4a:	4b05      	ldr	r3, [pc, #20]	; (8008b60 <std+0x3c>)
 8008b4c:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b4e:	4b05      	ldr	r3, [pc, #20]	; (8008b64 <std+0x40>)
 8008b50:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b52:	4b05      	ldr	r3, [pc, #20]	; (8008b68 <std+0x44>)
 8008b54:	6224      	str	r4, [r4, #32]
 8008b56:	6323      	str	r3, [r4, #48]	; 0x30
 8008b58:	bd10      	pop	{r4, pc}
 8008b5a:	bf00      	nop
 8008b5c:	08008e75 	.word	0x08008e75
 8008b60:	08008e97 	.word	0x08008e97
 8008b64:	08008ecf 	.word	0x08008ecf
 8008b68:	08008ef3 	.word	0x08008ef3

08008b6c <_cleanup_r>:
 8008b6c:	4901      	ldr	r1, [pc, #4]	; (8008b74 <_cleanup_r+0x8>)
 8008b6e:	f000 b8af 	b.w	8008cd0 <_fwalk_reent>
 8008b72:	bf00      	nop
 8008b74:	08008aad 	.word	0x08008aad

08008b78 <__sfmoreglue>:
 8008b78:	b570      	push	{r4, r5, r6, lr}
 8008b7a:	1e4a      	subs	r2, r1, #1
 8008b7c:	2568      	movs	r5, #104	; 0x68
 8008b7e:	4355      	muls	r5, r2
 8008b80:	460e      	mov	r6, r1
 8008b82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008b86:	f7ff fa87 	bl	8008098 <_malloc_r>
 8008b8a:	4604      	mov	r4, r0
 8008b8c:	b140      	cbz	r0, 8008ba0 <__sfmoreglue+0x28>
 8008b8e:	2100      	movs	r1, #0
 8008b90:	e9c0 1600 	strd	r1, r6, [r0]
 8008b94:	300c      	adds	r0, #12
 8008b96:	60a0      	str	r0, [r4, #8]
 8008b98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008b9c:	f7fd fb7a 	bl	8006294 <memset>
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	bd70      	pop	{r4, r5, r6, pc}

08008ba4 <__sfp_lock_acquire>:
 8008ba4:	4801      	ldr	r0, [pc, #4]	; (8008bac <__sfp_lock_acquire+0x8>)
 8008ba6:	f000 b8b3 	b.w	8008d10 <__retarget_lock_acquire_recursive>
 8008baa:	bf00      	nop
 8008bac:	200064b0 	.word	0x200064b0

08008bb0 <__sfp_lock_release>:
 8008bb0:	4801      	ldr	r0, [pc, #4]	; (8008bb8 <__sfp_lock_release+0x8>)
 8008bb2:	f000 b8ae 	b.w	8008d12 <__retarget_lock_release_recursive>
 8008bb6:	bf00      	nop
 8008bb8:	200064b0 	.word	0x200064b0

08008bbc <__sinit_lock_acquire>:
 8008bbc:	4801      	ldr	r0, [pc, #4]	; (8008bc4 <__sinit_lock_acquire+0x8>)
 8008bbe:	f000 b8a7 	b.w	8008d10 <__retarget_lock_acquire_recursive>
 8008bc2:	bf00      	nop
 8008bc4:	200064ab 	.word	0x200064ab

08008bc8 <__sinit_lock_release>:
 8008bc8:	4801      	ldr	r0, [pc, #4]	; (8008bd0 <__sinit_lock_release+0x8>)
 8008bca:	f000 b8a2 	b.w	8008d12 <__retarget_lock_release_recursive>
 8008bce:	bf00      	nop
 8008bd0:	200064ab 	.word	0x200064ab

08008bd4 <__sinit>:
 8008bd4:	b510      	push	{r4, lr}
 8008bd6:	4604      	mov	r4, r0
 8008bd8:	f7ff fff0 	bl	8008bbc <__sinit_lock_acquire>
 8008bdc:	69a3      	ldr	r3, [r4, #24]
 8008bde:	b11b      	cbz	r3, 8008be8 <__sinit+0x14>
 8008be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008be4:	f7ff bff0 	b.w	8008bc8 <__sinit_lock_release>
 8008be8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008bec:	6523      	str	r3, [r4, #80]	; 0x50
 8008bee:	4b13      	ldr	r3, [pc, #76]	; (8008c3c <__sinit+0x68>)
 8008bf0:	4a13      	ldr	r2, [pc, #76]	; (8008c40 <__sinit+0x6c>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	62a2      	str	r2, [r4, #40]	; 0x28
 8008bf6:	42a3      	cmp	r3, r4
 8008bf8:	bf04      	itt	eq
 8008bfa:	2301      	moveq	r3, #1
 8008bfc:	61a3      	streq	r3, [r4, #24]
 8008bfe:	4620      	mov	r0, r4
 8008c00:	f000 f820 	bl	8008c44 <__sfp>
 8008c04:	6060      	str	r0, [r4, #4]
 8008c06:	4620      	mov	r0, r4
 8008c08:	f000 f81c 	bl	8008c44 <__sfp>
 8008c0c:	60a0      	str	r0, [r4, #8]
 8008c0e:	4620      	mov	r0, r4
 8008c10:	f000 f818 	bl	8008c44 <__sfp>
 8008c14:	2200      	movs	r2, #0
 8008c16:	60e0      	str	r0, [r4, #12]
 8008c18:	2104      	movs	r1, #4
 8008c1a:	6860      	ldr	r0, [r4, #4]
 8008c1c:	f7ff ff82 	bl	8008b24 <std>
 8008c20:	68a0      	ldr	r0, [r4, #8]
 8008c22:	2201      	movs	r2, #1
 8008c24:	2109      	movs	r1, #9
 8008c26:	f7ff ff7d 	bl	8008b24 <std>
 8008c2a:	68e0      	ldr	r0, [r4, #12]
 8008c2c:	2202      	movs	r2, #2
 8008c2e:	2112      	movs	r1, #18
 8008c30:	f7ff ff78 	bl	8008b24 <std>
 8008c34:	2301      	movs	r3, #1
 8008c36:	61a3      	str	r3, [r4, #24]
 8008c38:	e7d2      	b.n	8008be0 <__sinit+0xc>
 8008c3a:	bf00      	nop
 8008c3c:	0800b01c 	.word	0x0800b01c
 8008c40:	08008b6d 	.word	0x08008b6d

08008c44 <__sfp>:
 8008c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c46:	4607      	mov	r7, r0
 8008c48:	f7ff ffac 	bl	8008ba4 <__sfp_lock_acquire>
 8008c4c:	4b1e      	ldr	r3, [pc, #120]	; (8008cc8 <__sfp+0x84>)
 8008c4e:	681e      	ldr	r6, [r3, #0]
 8008c50:	69b3      	ldr	r3, [r6, #24]
 8008c52:	b913      	cbnz	r3, 8008c5a <__sfp+0x16>
 8008c54:	4630      	mov	r0, r6
 8008c56:	f7ff ffbd 	bl	8008bd4 <__sinit>
 8008c5a:	3648      	adds	r6, #72	; 0x48
 8008c5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008c60:	3b01      	subs	r3, #1
 8008c62:	d503      	bpl.n	8008c6c <__sfp+0x28>
 8008c64:	6833      	ldr	r3, [r6, #0]
 8008c66:	b30b      	cbz	r3, 8008cac <__sfp+0x68>
 8008c68:	6836      	ldr	r6, [r6, #0]
 8008c6a:	e7f7      	b.n	8008c5c <__sfp+0x18>
 8008c6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008c70:	b9d5      	cbnz	r5, 8008ca8 <__sfp+0x64>
 8008c72:	4b16      	ldr	r3, [pc, #88]	; (8008ccc <__sfp+0x88>)
 8008c74:	60e3      	str	r3, [r4, #12]
 8008c76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008c7a:	6665      	str	r5, [r4, #100]	; 0x64
 8008c7c:	f000 f847 	bl	8008d0e <__retarget_lock_init_recursive>
 8008c80:	f7ff ff96 	bl	8008bb0 <__sfp_lock_release>
 8008c84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008c88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008c8c:	6025      	str	r5, [r4, #0]
 8008c8e:	61a5      	str	r5, [r4, #24]
 8008c90:	2208      	movs	r2, #8
 8008c92:	4629      	mov	r1, r5
 8008c94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008c98:	f7fd fafc 	bl	8006294 <memset>
 8008c9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008ca0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008ca4:	4620      	mov	r0, r4
 8008ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ca8:	3468      	adds	r4, #104	; 0x68
 8008caa:	e7d9      	b.n	8008c60 <__sfp+0x1c>
 8008cac:	2104      	movs	r1, #4
 8008cae:	4638      	mov	r0, r7
 8008cb0:	f7ff ff62 	bl	8008b78 <__sfmoreglue>
 8008cb4:	4604      	mov	r4, r0
 8008cb6:	6030      	str	r0, [r6, #0]
 8008cb8:	2800      	cmp	r0, #0
 8008cba:	d1d5      	bne.n	8008c68 <__sfp+0x24>
 8008cbc:	f7ff ff78 	bl	8008bb0 <__sfp_lock_release>
 8008cc0:	230c      	movs	r3, #12
 8008cc2:	603b      	str	r3, [r7, #0]
 8008cc4:	e7ee      	b.n	8008ca4 <__sfp+0x60>
 8008cc6:	bf00      	nop
 8008cc8:	0800b01c 	.word	0x0800b01c
 8008ccc:	ffff0001 	.word	0xffff0001

08008cd0 <_fwalk_reent>:
 8008cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cd4:	4606      	mov	r6, r0
 8008cd6:	4688      	mov	r8, r1
 8008cd8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008cdc:	2700      	movs	r7, #0
 8008cde:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ce2:	f1b9 0901 	subs.w	r9, r9, #1
 8008ce6:	d505      	bpl.n	8008cf4 <_fwalk_reent+0x24>
 8008ce8:	6824      	ldr	r4, [r4, #0]
 8008cea:	2c00      	cmp	r4, #0
 8008cec:	d1f7      	bne.n	8008cde <_fwalk_reent+0xe>
 8008cee:	4638      	mov	r0, r7
 8008cf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cf4:	89ab      	ldrh	r3, [r5, #12]
 8008cf6:	2b01      	cmp	r3, #1
 8008cf8:	d907      	bls.n	8008d0a <_fwalk_reent+0x3a>
 8008cfa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008cfe:	3301      	adds	r3, #1
 8008d00:	d003      	beq.n	8008d0a <_fwalk_reent+0x3a>
 8008d02:	4629      	mov	r1, r5
 8008d04:	4630      	mov	r0, r6
 8008d06:	47c0      	blx	r8
 8008d08:	4307      	orrs	r7, r0
 8008d0a:	3568      	adds	r5, #104	; 0x68
 8008d0c:	e7e9      	b.n	8008ce2 <_fwalk_reent+0x12>

08008d0e <__retarget_lock_init_recursive>:
 8008d0e:	4770      	bx	lr

08008d10 <__retarget_lock_acquire_recursive>:
 8008d10:	4770      	bx	lr

08008d12 <__retarget_lock_release_recursive>:
 8008d12:	4770      	bx	lr

08008d14 <__swhatbuf_r>:
 8008d14:	b570      	push	{r4, r5, r6, lr}
 8008d16:	460e      	mov	r6, r1
 8008d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d1c:	2900      	cmp	r1, #0
 8008d1e:	b096      	sub	sp, #88	; 0x58
 8008d20:	4614      	mov	r4, r2
 8008d22:	461d      	mov	r5, r3
 8008d24:	da07      	bge.n	8008d36 <__swhatbuf_r+0x22>
 8008d26:	2300      	movs	r3, #0
 8008d28:	602b      	str	r3, [r5, #0]
 8008d2a:	89b3      	ldrh	r3, [r6, #12]
 8008d2c:	061a      	lsls	r2, r3, #24
 8008d2e:	d410      	bmi.n	8008d52 <__swhatbuf_r+0x3e>
 8008d30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d34:	e00e      	b.n	8008d54 <__swhatbuf_r+0x40>
 8008d36:	466a      	mov	r2, sp
 8008d38:	f000 f902 	bl	8008f40 <_fstat_r>
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	dbf2      	blt.n	8008d26 <__swhatbuf_r+0x12>
 8008d40:	9a01      	ldr	r2, [sp, #4]
 8008d42:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008d46:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008d4a:	425a      	negs	r2, r3
 8008d4c:	415a      	adcs	r2, r3
 8008d4e:	602a      	str	r2, [r5, #0]
 8008d50:	e7ee      	b.n	8008d30 <__swhatbuf_r+0x1c>
 8008d52:	2340      	movs	r3, #64	; 0x40
 8008d54:	2000      	movs	r0, #0
 8008d56:	6023      	str	r3, [r4, #0]
 8008d58:	b016      	add	sp, #88	; 0x58
 8008d5a:	bd70      	pop	{r4, r5, r6, pc}

08008d5c <__smakebuf_r>:
 8008d5c:	898b      	ldrh	r3, [r1, #12]
 8008d5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d60:	079d      	lsls	r5, r3, #30
 8008d62:	4606      	mov	r6, r0
 8008d64:	460c      	mov	r4, r1
 8008d66:	d507      	bpl.n	8008d78 <__smakebuf_r+0x1c>
 8008d68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d6c:	6023      	str	r3, [r4, #0]
 8008d6e:	6123      	str	r3, [r4, #16]
 8008d70:	2301      	movs	r3, #1
 8008d72:	6163      	str	r3, [r4, #20]
 8008d74:	b002      	add	sp, #8
 8008d76:	bd70      	pop	{r4, r5, r6, pc}
 8008d78:	ab01      	add	r3, sp, #4
 8008d7a:	466a      	mov	r2, sp
 8008d7c:	f7ff ffca 	bl	8008d14 <__swhatbuf_r>
 8008d80:	9900      	ldr	r1, [sp, #0]
 8008d82:	4605      	mov	r5, r0
 8008d84:	4630      	mov	r0, r6
 8008d86:	f7ff f987 	bl	8008098 <_malloc_r>
 8008d8a:	b948      	cbnz	r0, 8008da0 <__smakebuf_r+0x44>
 8008d8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d90:	059a      	lsls	r2, r3, #22
 8008d92:	d4ef      	bmi.n	8008d74 <__smakebuf_r+0x18>
 8008d94:	f023 0303 	bic.w	r3, r3, #3
 8008d98:	f043 0302 	orr.w	r3, r3, #2
 8008d9c:	81a3      	strh	r3, [r4, #12]
 8008d9e:	e7e3      	b.n	8008d68 <__smakebuf_r+0xc>
 8008da0:	4b0d      	ldr	r3, [pc, #52]	; (8008dd8 <__smakebuf_r+0x7c>)
 8008da2:	62b3      	str	r3, [r6, #40]	; 0x28
 8008da4:	89a3      	ldrh	r3, [r4, #12]
 8008da6:	6020      	str	r0, [r4, #0]
 8008da8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008dac:	81a3      	strh	r3, [r4, #12]
 8008dae:	9b00      	ldr	r3, [sp, #0]
 8008db0:	6163      	str	r3, [r4, #20]
 8008db2:	9b01      	ldr	r3, [sp, #4]
 8008db4:	6120      	str	r0, [r4, #16]
 8008db6:	b15b      	cbz	r3, 8008dd0 <__smakebuf_r+0x74>
 8008db8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dbc:	4630      	mov	r0, r6
 8008dbe:	f000 f8d1 	bl	8008f64 <_isatty_r>
 8008dc2:	b128      	cbz	r0, 8008dd0 <__smakebuf_r+0x74>
 8008dc4:	89a3      	ldrh	r3, [r4, #12]
 8008dc6:	f023 0303 	bic.w	r3, r3, #3
 8008dca:	f043 0301 	orr.w	r3, r3, #1
 8008dce:	81a3      	strh	r3, [r4, #12]
 8008dd0:	89a0      	ldrh	r0, [r4, #12]
 8008dd2:	4305      	orrs	r5, r0
 8008dd4:	81a5      	strh	r5, [r4, #12]
 8008dd6:	e7cd      	b.n	8008d74 <__smakebuf_r+0x18>
 8008dd8:	08008b6d 	.word	0x08008b6d

08008ddc <_malloc_usable_size_r>:
 8008ddc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008de0:	1f18      	subs	r0, r3, #4
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	bfbc      	itt	lt
 8008de6:	580b      	ldrlt	r3, [r1, r0]
 8008de8:	18c0      	addlt	r0, r0, r3
 8008dea:	4770      	bx	lr

08008dec <_raise_r>:
 8008dec:	291f      	cmp	r1, #31
 8008dee:	b538      	push	{r3, r4, r5, lr}
 8008df0:	4604      	mov	r4, r0
 8008df2:	460d      	mov	r5, r1
 8008df4:	d904      	bls.n	8008e00 <_raise_r+0x14>
 8008df6:	2316      	movs	r3, #22
 8008df8:	6003      	str	r3, [r0, #0]
 8008dfa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008dfe:	bd38      	pop	{r3, r4, r5, pc}
 8008e00:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008e02:	b112      	cbz	r2, 8008e0a <_raise_r+0x1e>
 8008e04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e08:	b94b      	cbnz	r3, 8008e1e <_raise_r+0x32>
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	f000 f830 	bl	8008e70 <_getpid_r>
 8008e10:	462a      	mov	r2, r5
 8008e12:	4601      	mov	r1, r0
 8008e14:	4620      	mov	r0, r4
 8008e16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e1a:	f000 b817 	b.w	8008e4c <_kill_r>
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d00a      	beq.n	8008e38 <_raise_r+0x4c>
 8008e22:	1c59      	adds	r1, r3, #1
 8008e24:	d103      	bne.n	8008e2e <_raise_r+0x42>
 8008e26:	2316      	movs	r3, #22
 8008e28:	6003      	str	r3, [r0, #0]
 8008e2a:	2001      	movs	r0, #1
 8008e2c:	e7e7      	b.n	8008dfe <_raise_r+0x12>
 8008e2e:	2400      	movs	r4, #0
 8008e30:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008e34:	4628      	mov	r0, r5
 8008e36:	4798      	blx	r3
 8008e38:	2000      	movs	r0, #0
 8008e3a:	e7e0      	b.n	8008dfe <_raise_r+0x12>

08008e3c <raise>:
 8008e3c:	4b02      	ldr	r3, [pc, #8]	; (8008e48 <raise+0xc>)
 8008e3e:	4601      	mov	r1, r0
 8008e40:	6818      	ldr	r0, [r3, #0]
 8008e42:	f7ff bfd3 	b.w	8008dec <_raise_r>
 8008e46:	bf00      	nop
 8008e48:	20002014 	.word	0x20002014

08008e4c <_kill_r>:
 8008e4c:	b538      	push	{r3, r4, r5, lr}
 8008e4e:	4d07      	ldr	r5, [pc, #28]	; (8008e6c <_kill_r+0x20>)
 8008e50:	2300      	movs	r3, #0
 8008e52:	4604      	mov	r4, r0
 8008e54:	4608      	mov	r0, r1
 8008e56:	4611      	mov	r1, r2
 8008e58:	602b      	str	r3, [r5, #0]
 8008e5a:	f7fa fdff 	bl	8003a5c <_kill>
 8008e5e:	1c43      	adds	r3, r0, #1
 8008e60:	d102      	bne.n	8008e68 <_kill_r+0x1c>
 8008e62:	682b      	ldr	r3, [r5, #0]
 8008e64:	b103      	cbz	r3, 8008e68 <_kill_r+0x1c>
 8008e66:	6023      	str	r3, [r4, #0]
 8008e68:	bd38      	pop	{r3, r4, r5, pc}
 8008e6a:	bf00      	nop
 8008e6c:	200064a4 	.word	0x200064a4

08008e70 <_getpid_r>:
 8008e70:	f7fa bdf2 	b.w	8003a58 <_getpid>

08008e74 <__sread>:
 8008e74:	b510      	push	{r4, lr}
 8008e76:	460c      	mov	r4, r1
 8008e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e7c:	f000 f894 	bl	8008fa8 <_read_r>
 8008e80:	2800      	cmp	r0, #0
 8008e82:	bfab      	itete	ge
 8008e84:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e86:	89a3      	ldrhlt	r3, [r4, #12]
 8008e88:	181b      	addge	r3, r3, r0
 8008e8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e8e:	bfac      	ite	ge
 8008e90:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e92:	81a3      	strhlt	r3, [r4, #12]
 8008e94:	bd10      	pop	{r4, pc}

08008e96 <__swrite>:
 8008e96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e9a:	461f      	mov	r7, r3
 8008e9c:	898b      	ldrh	r3, [r1, #12]
 8008e9e:	05db      	lsls	r3, r3, #23
 8008ea0:	4605      	mov	r5, r0
 8008ea2:	460c      	mov	r4, r1
 8008ea4:	4616      	mov	r6, r2
 8008ea6:	d505      	bpl.n	8008eb4 <__swrite+0x1e>
 8008ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eac:	2302      	movs	r3, #2
 8008eae:	2200      	movs	r2, #0
 8008eb0:	f000 f868 	bl	8008f84 <_lseek_r>
 8008eb4:	89a3      	ldrh	r3, [r4, #12]
 8008eb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008eba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ebe:	81a3      	strh	r3, [r4, #12]
 8008ec0:	4632      	mov	r2, r6
 8008ec2:	463b      	mov	r3, r7
 8008ec4:	4628      	mov	r0, r5
 8008ec6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008eca:	f000 b817 	b.w	8008efc <_write_r>

08008ece <__sseek>:
 8008ece:	b510      	push	{r4, lr}
 8008ed0:	460c      	mov	r4, r1
 8008ed2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ed6:	f000 f855 	bl	8008f84 <_lseek_r>
 8008eda:	1c43      	adds	r3, r0, #1
 8008edc:	89a3      	ldrh	r3, [r4, #12]
 8008ede:	bf15      	itete	ne
 8008ee0:	6560      	strne	r0, [r4, #84]	; 0x54
 8008ee2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008ee6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008eea:	81a3      	strheq	r3, [r4, #12]
 8008eec:	bf18      	it	ne
 8008eee:	81a3      	strhne	r3, [r4, #12]
 8008ef0:	bd10      	pop	{r4, pc}

08008ef2 <__sclose>:
 8008ef2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ef6:	f000 b813 	b.w	8008f20 <_close_r>
	...

08008efc <_write_r>:
 8008efc:	b538      	push	{r3, r4, r5, lr}
 8008efe:	4d07      	ldr	r5, [pc, #28]	; (8008f1c <_write_r+0x20>)
 8008f00:	4604      	mov	r4, r0
 8008f02:	4608      	mov	r0, r1
 8008f04:	4611      	mov	r1, r2
 8008f06:	2200      	movs	r2, #0
 8008f08:	602a      	str	r2, [r5, #0]
 8008f0a:	461a      	mov	r2, r3
 8008f0c:	f7fa fdc2 	bl	8003a94 <_write>
 8008f10:	1c43      	adds	r3, r0, #1
 8008f12:	d102      	bne.n	8008f1a <_write_r+0x1e>
 8008f14:	682b      	ldr	r3, [r5, #0]
 8008f16:	b103      	cbz	r3, 8008f1a <_write_r+0x1e>
 8008f18:	6023      	str	r3, [r4, #0]
 8008f1a:	bd38      	pop	{r3, r4, r5, pc}
 8008f1c:	200064a4 	.word	0x200064a4

08008f20 <_close_r>:
 8008f20:	b538      	push	{r3, r4, r5, lr}
 8008f22:	4d06      	ldr	r5, [pc, #24]	; (8008f3c <_close_r+0x1c>)
 8008f24:	2300      	movs	r3, #0
 8008f26:	4604      	mov	r4, r0
 8008f28:	4608      	mov	r0, r1
 8008f2a:	602b      	str	r3, [r5, #0]
 8008f2c:	f7fa fdc0 	bl	8003ab0 <_close>
 8008f30:	1c43      	adds	r3, r0, #1
 8008f32:	d102      	bne.n	8008f3a <_close_r+0x1a>
 8008f34:	682b      	ldr	r3, [r5, #0]
 8008f36:	b103      	cbz	r3, 8008f3a <_close_r+0x1a>
 8008f38:	6023      	str	r3, [r4, #0]
 8008f3a:	bd38      	pop	{r3, r4, r5, pc}
 8008f3c:	200064a4 	.word	0x200064a4

08008f40 <_fstat_r>:
 8008f40:	b538      	push	{r3, r4, r5, lr}
 8008f42:	4d07      	ldr	r5, [pc, #28]	; (8008f60 <_fstat_r+0x20>)
 8008f44:	2300      	movs	r3, #0
 8008f46:	4604      	mov	r4, r0
 8008f48:	4608      	mov	r0, r1
 8008f4a:	4611      	mov	r1, r2
 8008f4c:	602b      	str	r3, [r5, #0]
 8008f4e:	f7fa fdb3 	bl	8003ab8 <_fstat>
 8008f52:	1c43      	adds	r3, r0, #1
 8008f54:	d102      	bne.n	8008f5c <_fstat_r+0x1c>
 8008f56:	682b      	ldr	r3, [r5, #0]
 8008f58:	b103      	cbz	r3, 8008f5c <_fstat_r+0x1c>
 8008f5a:	6023      	str	r3, [r4, #0]
 8008f5c:	bd38      	pop	{r3, r4, r5, pc}
 8008f5e:	bf00      	nop
 8008f60:	200064a4 	.word	0x200064a4

08008f64 <_isatty_r>:
 8008f64:	b538      	push	{r3, r4, r5, lr}
 8008f66:	4d06      	ldr	r5, [pc, #24]	; (8008f80 <_isatty_r+0x1c>)
 8008f68:	2300      	movs	r3, #0
 8008f6a:	4604      	mov	r4, r0
 8008f6c:	4608      	mov	r0, r1
 8008f6e:	602b      	str	r3, [r5, #0]
 8008f70:	f7fa fda8 	bl	8003ac4 <_isatty>
 8008f74:	1c43      	adds	r3, r0, #1
 8008f76:	d102      	bne.n	8008f7e <_isatty_r+0x1a>
 8008f78:	682b      	ldr	r3, [r5, #0]
 8008f7a:	b103      	cbz	r3, 8008f7e <_isatty_r+0x1a>
 8008f7c:	6023      	str	r3, [r4, #0]
 8008f7e:	bd38      	pop	{r3, r4, r5, pc}
 8008f80:	200064a4 	.word	0x200064a4

08008f84 <_lseek_r>:
 8008f84:	b538      	push	{r3, r4, r5, lr}
 8008f86:	4d07      	ldr	r5, [pc, #28]	; (8008fa4 <_lseek_r+0x20>)
 8008f88:	4604      	mov	r4, r0
 8008f8a:	4608      	mov	r0, r1
 8008f8c:	4611      	mov	r1, r2
 8008f8e:	2200      	movs	r2, #0
 8008f90:	602a      	str	r2, [r5, #0]
 8008f92:	461a      	mov	r2, r3
 8008f94:	f7fa fd98 	bl	8003ac8 <_lseek>
 8008f98:	1c43      	adds	r3, r0, #1
 8008f9a:	d102      	bne.n	8008fa2 <_lseek_r+0x1e>
 8008f9c:	682b      	ldr	r3, [r5, #0]
 8008f9e:	b103      	cbz	r3, 8008fa2 <_lseek_r+0x1e>
 8008fa0:	6023      	str	r3, [r4, #0]
 8008fa2:	bd38      	pop	{r3, r4, r5, pc}
 8008fa4:	200064a4 	.word	0x200064a4

08008fa8 <_read_r>:
 8008fa8:	b538      	push	{r3, r4, r5, lr}
 8008faa:	4d07      	ldr	r5, [pc, #28]	; (8008fc8 <_read_r+0x20>)
 8008fac:	4604      	mov	r4, r0
 8008fae:	4608      	mov	r0, r1
 8008fb0:	4611      	mov	r1, r2
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	602a      	str	r2, [r5, #0]
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	f7fa fd5e 	bl	8003a78 <_read>
 8008fbc:	1c43      	adds	r3, r0, #1
 8008fbe:	d102      	bne.n	8008fc6 <_read_r+0x1e>
 8008fc0:	682b      	ldr	r3, [r5, #0]
 8008fc2:	b103      	cbz	r3, 8008fc6 <_read_r+0x1e>
 8008fc4:	6023      	str	r3, [r4, #0]
 8008fc6:	bd38      	pop	{r3, r4, r5, pc}
 8008fc8:	200064a4 	.word	0x200064a4
 8008fcc:	00000000 	.word	0x00000000

08008fd0 <cos>:
 8008fd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008fd2:	ec53 2b10 	vmov	r2, r3, d0
 8008fd6:	4824      	ldr	r0, [pc, #144]	; (8009068 <cos+0x98>)
 8008fd8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008fdc:	4281      	cmp	r1, r0
 8008fde:	dc06      	bgt.n	8008fee <cos+0x1e>
 8008fe0:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8009060 <cos+0x90>
 8008fe4:	f000 ffc0 	bl	8009f68 <__kernel_cos>
 8008fe8:	ec51 0b10 	vmov	r0, r1, d0
 8008fec:	e007      	b.n	8008ffe <cos+0x2e>
 8008fee:	481f      	ldr	r0, [pc, #124]	; (800906c <cos+0x9c>)
 8008ff0:	4281      	cmp	r1, r0
 8008ff2:	dd09      	ble.n	8009008 <cos+0x38>
 8008ff4:	ee10 0a10 	vmov	r0, s0
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	f7f7 f94d 	bl	8000298 <__aeabi_dsub>
 8008ffe:	ec41 0b10 	vmov	d0, r0, r1
 8009002:	b005      	add	sp, #20
 8009004:	f85d fb04 	ldr.w	pc, [sp], #4
 8009008:	4668      	mov	r0, sp
 800900a:	f000 fced 	bl	80099e8 <__ieee754_rem_pio2>
 800900e:	f000 0003 	and.w	r0, r0, #3
 8009012:	2801      	cmp	r0, #1
 8009014:	d007      	beq.n	8009026 <cos+0x56>
 8009016:	2802      	cmp	r0, #2
 8009018:	d012      	beq.n	8009040 <cos+0x70>
 800901a:	b9c0      	cbnz	r0, 800904e <cos+0x7e>
 800901c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009020:	ed9d 0b00 	vldr	d0, [sp]
 8009024:	e7de      	b.n	8008fe4 <cos+0x14>
 8009026:	ed9d 1b02 	vldr	d1, [sp, #8]
 800902a:	ed9d 0b00 	vldr	d0, [sp]
 800902e:	f001 fba3 	bl	800a778 <__kernel_sin>
 8009032:	ec53 2b10 	vmov	r2, r3, d0
 8009036:	ee10 0a10 	vmov	r0, s0
 800903a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800903e:	e7de      	b.n	8008ffe <cos+0x2e>
 8009040:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009044:	ed9d 0b00 	vldr	d0, [sp]
 8009048:	f000 ff8e 	bl	8009f68 <__kernel_cos>
 800904c:	e7f1      	b.n	8009032 <cos+0x62>
 800904e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009052:	ed9d 0b00 	vldr	d0, [sp]
 8009056:	2001      	movs	r0, #1
 8009058:	f001 fb8e 	bl	800a778 <__kernel_sin>
 800905c:	e7c4      	b.n	8008fe8 <cos+0x18>
 800905e:	bf00      	nop
	...
 8009068:	3fe921fb 	.word	0x3fe921fb
 800906c:	7fefffff 	.word	0x7fefffff

08009070 <sin>:
 8009070:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009072:	ec53 2b10 	vmov	r2, r3, d0
 8009076:	4826      	ldr	r0, [pc, #152]	; (8009110 <sin+0xa0>)
 8009078:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800907c:	4281      	cmp	r1, r0
 800907e:	dc07      	bgt.n	8009090 <sin+0x20>
 8009080:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8009108 <sin+0x98>
 8009084:	2000      	movs	r0, #0
 8009086:	f001 fb77 	bl	800a778 <__kernel_sin>
 800908a:	ec51 0b10 	vmov	r0, r1, d0
 800908e:	e007      	b.n	80090a0 <sin+0x30>
 8009090:	4820      	ldr	r0, [pc, #128]	; (8009114 <sin+0xa4>)
 8009092:	4281      	cmp	r1, r0
 8009094:	dd09      	ble.n	80090aa <sin+0x3a>
 8009096:	ee10 0a10 	vmov	r0, s0
 800909a:	4619      	mov	r1, r3
 800909c:	f7f7 f8fc 	bl	8000298 <__aeabi_dsub>
 80090a0:	ec41 0b10 	vmov	d0, r0, r1
 80090a4:	b005      	add	sp, #20
 80090a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80090aa:	4668      	mov	r0, sp
 80090ac:	f000 fc9c 	bl	80099e8 <__ieee754_rem_pio2>
 80090b0:	f000 0003 	and.w	r0, r0, #3
 80090b4:	2801      	cmp	r0, #1
 80090b6:	d008      	beq.n	80090ca <sin+0x5a>
 80090b8:	2802      	cmp	r0, #2
 80090ba:	d00d      	beq.n	80090d8 <sin+0x68>
 80090bc:	b9d0      	cbnz	r0, 80090f4 <sin+0x84>
 80090be:	ed9d 1b02 	vldr	d1, [sp, #8]
 80090c2:	ed9d 0b00 	vldr	d0, [sp]
 80090c6:	2001      	movs	r0, #1
 80090c8:	e7dd      	b.n	8009086 <sin+0x16>
 80090ca:	ed9d 1b02 	vldr	d1, [sp, #8]
 80090ce:	ed9d 0b00 	vldr	d0, [sp]
 80090d2:	f000 ff49 	bl	8009f68 <__kernel_cos>
 80090d6:	e7d8      	b.n	800908a <sin+0x1a>
 80090d8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80090dc:	ed9d 0b00 	vldr	d0, [sp]
 80090e0:	2001      	movs	r0, #1
 80090e2:	f001 fb49 	bl	800a778 <__kernel_sin>
 80090e6:	ec53 2b10 	vmov	r2, r3, d0
 80090ea:	ee10 0a10 	vmov	r0, s0
 80090ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80090f2:	e7d5      	b.n	80090a0 <sin+0x30>
 80090f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80090f8:	ed9d 0b00 	vldr	d0, [sp]
 80090fc:	f000 ff34 	bl	8009f68 <__kernel_cos>
 8009100:	e7f1      	b.n	80090e6 <sin+0x76>
 8009102:	bf00      	nop
 8009104:	f3af 8000 	nop.w
	...
 8009110:	3fe921fb 	.word	0x3fe921fb
 8009114:	7fefffff 	.word	0x7fefffff

08009118 <asin>:
 8009118:	b538      	push	{r3, r4, r5, lr}
 800911a:	ed2d 8b02 	vpush	{d8}
 800911e:	ec55 4b10 	vmov	r4, r5, d0
 8009122:	f000 f871 	bl	8009208 <__ieee754_asin>
 8009126:	4b16      	ldr	r3, [pc, #88]	; (8009180 <asin+0x68>)
 8009128:	eeb0 8a40 	vmov.f32	s16, s0
 800912c:	eef0 8a60 	vmov.f32	s17, s1
 8009130:	f993 3000 	ldrsb.w	r3, [r3]
 8009134:	3301      	adds	r3, #1
 8009136:	d01c      	beq.n	8009172 <asin+0x5a>
 8009138:	4622      	mov	r2, r4
 800913a:	462b      	mov	r3, r5
 800913c:	4620      	mov	r0, r4
 800913e:	4629      	mov	r1, r5
 8009140:	f7f7 fcfc 	bl	8000b3c <__aeabi_dcmpun>
 8009144:	b9a8      	cbnz	r0, 8009172 <asin+0x5a>
 8009146:	ec45 4b10 	vmov	d0, r4, r5
 800914a:	f001 fd75 	bl	800ac38 <fabs>
 800914e:	4b0d      	ldr	r3, [pc, #52]	; (8009184 <asin+0x6c>)
 8009150:	ec51 0b10 	vmov	r0, r1, d0
 8009154:	2200      	movs	r2, #0
 8009156:	f7f7 fce7 	bl	8000b28 <__aeabi_dcmpgt>
 800915a:	b150      	cbz	r0, 8009172 <asin+0x5a>
 800915c:	f7fd f870 	bl	8006240 <__errno>
 8009160:	ecbd 8b02 	vpop	{d8}
 8009164:	2321      	movs	r3, #33	; 0x21
 8009166:	6003      	str	r3, [r0, #0]
 8009168:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800916c:	4806      	ldr	r0, [pc, #24]	; (8009188 <asin+0x70>)
 800916e:	f001 bdef 	b.w	800ad50 <nan>
 8009172:	eeb0 0a48 	vmov.f32	s0, s16
 8009176:	eef0 0a68 	vmov.f32	s1, s17
 800917a:	ecbd 8b02 	vpop	{d8}
 800917e:	bd38      	pop	{r3, r4, r5, pc}
 8009180:	200021e4 	.word	0x200021e4
 8009184:	3ff00000 	.word	0x3ff00000
 8009188:	0800b290 	.word	0x0800b290

0800918c <atan2>:
 800918c:	f000 ba50 	b.w	8009630 <__ieee754_atan2>

08009190 <fmod>:
 8009190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009192:	ed2d 8b02 	vpush	{d8}
 8009196:	ec57 6b10 	vmov	r6, r7, d0
 800919a:	ec55 4b11 	vmov	r4, r5, d1
 800919e:	f000 fb11 	bl	80097c4 <__ieee754_fmod>
 80091a2:	4b18      	ldr	r3, [pc, #96]	; (8009204 <fmod+0x74>)
 80091a4:	eeb0 8a40 	vmov.f32	s16, s0
 80091a8:	eef0 8a60 	vmov.f32	s17, s1
 80091ac:	f993 3000 	ldrsb.w	r3, [r3]
 80091b0:	3301      	adds	r3, #1
 80091b2:	d020      	beq.n	80091f6 <fmod+0x66>
 80091b4:	4622      	mov	r2, r4
 80091b6:	462b      	mov	r3, r5
 80091b8:	4620      	mov	r0, r4
 80091ba:	4629      	mov	r1, r5
 80091bc:	f7f7 fcbe 	bl	8000b3c <__aeabi_dcmpun>
 80091c0:	b9c8      	cbnz	r0, 80091f6 <fmod+0x66>
 80091c2:	4632      	mov	r2, r6
 80091c4:	463b      	mov	r3, r7
 80091c6:	4630      	mov	r0, r6
 80091c8:	4639      	mov	r1, r7
 80091ca:	f7f7 fcb7 	bl	8000b3c <__aeabi_dcmpun>
 80091ce:	b990      	cbnz	r0, 80091f6 <fmod+0x66>
 80091d0:	2200      	movs	r2, #0
 80091d2:	2300      	movs	r3, #0
 80091d4:	4620      	mov	r0, r4
 80091d6:	4629      	mov	r1, r5
 80091d8:	f7f7 fc7e 	bl	8000ad8 <__aeabi_dcmpeq>
 80091dc:	b158      	cbz	r0, 80091f6 <fmod+0x66>
 80091de:	f7fd f82f 	bl	8006240 <__errno>
 80091e2:	2321      	movs	r3, #33	; 0x21
 80091e4:	6003      	str	r3, [r0, #0]
 80091e6:	2200      	movs	r2, #0
 80091e8:	2300      	movs	r3, #0
 80091ea:	4610      	mov	r0, r2
 80091ec:	4619      	mov	r1, r3
 80091ee:	f7f7 fb35 	bl	800085c <__aeabi_ddiv>
 80091f2:	ec41 0b18 	vmov	d8, r0, r1
 80091f6:	eeb0 0a48 	vmov.f32	s0, s16
 80091fa:	eef0 0a68 	vmov.f32	s1, s17
 80091fe:	ecbd 8b02 	vpop	{d8}
 8009202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009204:	200021e4 	.word	0x200021e4

08009208 <__ieee754_asin>:
 8009208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800920c:	ed2d 8b04 	vpush	{d8-d9}
 8009210:	ec55 4b10 	vmov	r4, r5, d0
 8009214:	4bcc      	ldr	r3, [pc, #816]	; (8009548 <__ieee754_asin+0x340>)
 8009216:	b083      	sub	sp, #12
 8009218:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800921c:	4598      	cmp	r8, r3
 800921e:	9501      	str	r5, [sp, #4]
 8009220:	dd35      	ble.n	800928e <__ieee754_asin+0x86>
 8009222:	ee10 3a10 	vmov	r3, s0
 8009226:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 800922a:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 800922e:	ea58 0303 	orrs.w	r3, r8, r3
 8009232:	d117      	bne.n	8009264 <__ieee754_asin+0x5c>
 8009234:	a3aa      	add	r3, pc, #680	; (adr r3, 80094e0 <__ieee754_asin+0x2d8>)
 8009236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800923a:	ee10 0a10 	vmov	r0, s0
 800923e:	4629      	mov	r1, r5
 8009240:	f7f7 f9e2 	bl	8000608 <__aeabi_dmul>
 8009244:	a3a8      	add	r3, pc, #672	; (adr r3, 80094e8 <__ieee754_asin+0x2e0>)
 8009246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800924a:	4606      	mov	r6, r0
 800924c:	460f      	mov	r7, r1
 800924e:	4620      	mov	r0, r4
 8009250:	4629      	mov	r1, r5
 8009252:	f7f7 f9d9 	bl	8000608 <__aeabi_dmul>
 8009256:	4602      	mov	r2, r0
 8009258:	460b      	mov	r3, r1
 800925a:	4630      	mov	r0, r6
 800925c:	4639      	mov	r1, r7
 800925e:	f7f7 f81d 	bl	800029c <__adddf3>
 8009262:	e00b      	b.n	800927c <__ieee754_asin+0x74>
 8009264:	ee10 2a10 	vmov	r2, s0
 8009268:	462b      	mov	r3, r5
 800926a:	ee10 0a10 	vmov	r0, s0
 800926e:	4629      	mov	r1, r5
 8009270:	f7f7 f812 	bl	8000298 <__aeabi_dsub>
 8009274:	4602      	mov	r2, r0
 8009276:	460b      	mov	r3, r1
 8009278:	f7f7 faf0 	bl	800085c <__aeabi_ddiv>
 800927c:	4604      	mov	r4, r0
 800927e:	460d      	mov	r5, r1
 8009280:	ec45 4b10 	vmov	d0, r4, r5
 8009284:	b003      	add	sp, #12
 8009286:	ecbd 8b04 	vpop	{d8-d9}
 800928a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800928e:	4baf      	ldr	r3, [pc, #700]	; (800954c <__ieee754_asin+0x344>)
 8009290:	4598      	cmp	r8, r3
 8009292:	dc11      	bgt.n	80092b8 <__ieee754_asin+0xb0>
 8009294:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8009298:	f280 80ae 	bge.w	80093f8 <__ieee754_asin+0x1f0>
 800929c:	a394      	add	r3, pc, #592	; (adr r3, 80094f0 <__ieee754_asin+0x2e8>)
 800929e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a2:	ee10 0a10 	vmov	r0, s0
 80092a6:	4629      	mov	r1, r5
 80092a8:	f7f6 fff8 	bl	800029c <__adddf3>
 80092ac:	4ba8      	ldr	r3, [pc, #672]	; (8009550 <__ieee754_asin+0x348>)
 80092ae:	2200      	movs	r2, #0
 80092b0:	f7f7 fc3a 	bl	8000b28 <__aeabi_dcmpgt>
 80092b4:	2800      	cmp	r0, #0
 80092b6:	d1e3      	bne.n	8009280 <__ieee754_asin+0x78>
 80092b8:	ec45 4b10 	vmov	d0, r4, r5
 80092bc:	f001 fcbc 	bl	800ac38 <fabs>
 80092c0:	49a3      	ldr	r1, [pc, #652]	; (8009550 <__ieee754_asin+0x348>)
 80092c2:	ec53 2b10 	vmov	r2, r3, d0
 80092c6:	2000      	movs	r0, #0
 80092c8:	f7f6 ffe6 	bl	8000298 <__aeabi_dsub>
 80092cc:	4ba1      	ldr	r3, [pc, #644]	; (8009554 <__ieee754_asin+0x34c>)
 80092ce:	2200      	movs	r2, #0
 80092d0:	f7f7 f99a 	bl	8000608 <__aeabi_dmul>
 80092d4:	a388      	add	r3, pc, #544	; (adr r3, 80094f8 <__ieee754_asin+0x2f0>)
 80092d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092da:	4604      	mov	r4, r0
 80092dc:	460d      	mov	r5, r1
 80092de:	f7f7 f993 	bl	8000608 <__aeabi_dmul>
 80092e2:	a387      	add	r3, pc, #540	; (adr r3, 8009500 <__ieee754_asin+0x2f8>)
 80092e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092e8:	f7f6 ffd8 	bl	800029c <__adddf3>
 80092ec:	4622      	mov	r2, r4
 80092ee:	462b      	mov	r3, r5
 80092f0:	f7f7 f98a 	bl	8000608 <__aeabi_dmul>
 80092f4:	a384      	add	r3, pc, #528	; (adr r3, 8009508 <__ieee754_asin+0x300>)
 80092f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092fa:	f7f6 ffcd 	bl	8000298 <__aeabi_dsub>
 80092fe:	4622      	mov	r2, r4
 8009300:	462b      	mov	r3, r5
 8009302:	f7f7 f981 	bl	8000608 <__aeabi_dmul>
 8009306:	a382      	add	r3, pc, #520	; (adr r3, 8009510 <__ieee754_asin+0x308>)
 8009308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800930c:	f7f6 ffc6 	bl	800029c <__adddf3>
 8009310:	4622      	mov	r2, r4
 8009312:	462b      	mov	r3, r5
 8009314:	f7f7 f978 	bl	8000608 <__aeabi_dmul>
 8009318:	a37f      	add	r3, pc, #508	; (adr r3, 8009518 <__ieee754_asin+0x310>)
 800931a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800931e:	f7f6 ffbb 	bl	8000298 <__aeabi_dsub>
 8009322:	4622      	mov	r2, r4
 8009324:	462b      	mov	r3, r5
 8009326:	f7f7 f96f 	bl	8000608 <__aeabi_dmul>
 800932a:	a37d      	add	r3, pc, #500	; (adr r3, 8009520 <__ieee754_asin+0x318>)
 800932c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009330:	f7f6 ffb4 	bl	800029c <__adddf3>
 8009334:	4622      	mov	r2, r4
 8009336:	462b      	mov	r3, r5
 8009338:	f7f7 f966 	bl	8000608 <__aeabi_dmul>
 800933c:	a37a      	add	r3, pc, #488	; (adr r3, 8009528 <__ieee754_asin+0x320>)
 800933e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009342:	ec41 0b18 	vmov	d8, r0, r1
 8009346:	4620      	mov	r0, r4
 8009348:	4629      	mov	r1, r5
 800934a:	f7f7 f95d 	bl	8000608 <__aeabi_dmul>
 800934e:	a378      	add	r3, pc, #480	; (adr r3, 8009530 <__ieee754_asin+0x328>)
 8009350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009354:	f7f6 ffa0 	bl	8000298 <__aeabi_dsub>
 8009358:	4622      	mov	r2, r4
 800935a:	462b      	mov	r3, r5
 800935c:	f7f7 f954 	bl	8000608 <__aeabi_dmul>
 8009360:	a375      	add	r3, pc, #468	; (adr r3, 8009538 <__ieee754_asin+0x330>)
 8009362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009366:	f7f6 ff99 	bl	800029c <__adddf3>
 800936a:	4622      	mov	r2, r4
 800936c:	462b      	mov	r3, r5
 800936e:	f7f7 f94b 	bl	8000608 <__aeabi_dmul>
 8009372:	a373      	add	r3, pc, #460	; (adr r3, 8009540 <__ieee754_asin+0x338>)
 8009374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009378:	f7f6 ff8e 	bl	8000298 <__aeabi_dsub>
 800937c:	4622      	mov	r2, r4
 800937e:	462b      	mov	r3, r5
 8009380:	f7f7 f942 	bl	8000608 <__aeabi_dmul>
 8009384:	4b72      	ldr	r3, [pc, #456]	; (8009550 <__ieee754_asin+0x348>)
 8009386:	2200      	movs	r2, #0
 8009388:	f7f6 ff88 	bl	800029c <__adddf3>
 800938c:	ec45 4b10 	vmov	d0, r4, r5
 8009390:	4606      	mov	r6, r0
 8009392:	460f      	mov	r7, r1
 8009394:	f000 fd32 	bl	8009dfc <__ieee754_sqrt>
 8009398:	4b6f      	ldr	r3, [pc, #444]	; (8009558 <__ieee754_asin+0x350>)
 800939a:	4598      	cmp	r8, r3
 800939c:	ec5b ab10 	vmov	sl, fp, d0
 80093a0:	f340 80dc 	ble.w	800955c <__ieee754_asin+0x354>
 80093a4:	4632      	mov	r2, r6
 80093a6:	463b      	mov	r3, r7
 80093a8:	ec51 0b18 	vmov	r0, r1, d8
 80093ac:	f7f7 fa56 	bl	800085c <__aeabi_ddiv>
 80093b0:	4652      	mov	r2, sl
 80093b2:	465b      	mov	r3, fp
 80093b4:	f7f7 f928 	bl	8000608 <__aeabi_dmul>
 80093b8:	4652      	mov	r2, sl
 80093ba:	465b      	mov	r3, fp
 80093bc:	f7f6 ff6e 	bl	800029c <__adddf3>
 80093c0:	4602      	mov	r2, r0
 80093c2:	460b      	mov	r3, r1
 80093c4:	f7f6 ff6a 	bl	800029c <__adddf3>
 80093c8:	a347      	add	r3, pc, #284	; (adr r3, 80094e8 <__ieee754_asin+0x2e0>)
 80093ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ce:	f7f6 ff63 	bl	8000298 <__aeabi_dsub>
 80093d2:	4602      	mov	r2, r0
 80093d4:	460b      	mov	r3, r1
 80093d6:	a142      	add	r1, pc, #264	; (adr r1, 80094e0 <__ieee754_asin+0x2d8>)
 80093d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093dc:	f7f6 ff5c 	bl	8000298 <__aeabi_dsub>
 80093e0:	9b01      	ldr	r3, [sp, #4]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	bfdc      	itt	le
 80093e6:	4602      	movle	r2, r0
 80093e8:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 80093ec:	4604      	mov	r4, r0
 80093ee:	460d      	mov	r5, r1
 80093f0:	bfdc      	itt	le
 80093f2:	4614      	movle	r4, r2
 80093f4:	461d      	movle	r5, r3
 80093f6:	e743      	b.n	8009280 <__ieee754_asin+0x78>
 80093f8:	ee10 2a10 	vmov	r2, s0
 80093fc:	ee10 0a10 	vmov	r0, s0
 8009400:	462b      	mov	r3, r5
 8009402:	4629      	mov	r1, r5
 8009404:	f7f7 f900 	bl	8000608 <__aeabi_dmul>
 8009408:	a33b      	add	r3, pc, #236	; (adr r3, 80094f8 <__ieee754_asin+0x2f0>)
 800940a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800940e:	4606      	mov	r6, r0
 8009410:	460f      	mov	r7, r1
 8009412:	f7f7 f8f9 	bl	8000608 <__aeabi_dmul>
 8009416:	a33a      	add	r3, pc, #232	; (adr r3, 8009500 <__ieee754_asin+0x2f8>)
 8009418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800941c:	f7f6 ff3e 	bl	800029c <__adddf3>
 8009420:	4632      	mov	r2, r6
 8009422:	463b      	mov	r3, r7
 8009424:	f7f7 f8f0 	bl	8000608 <__aeabi_dmul>
 8009428:	a337      	add	r3, pc, #220	; (adr r3, 8009508 <__ieee754_asin+0x300>)
 800942a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800942e:	f7f6 ff33 	bl	8000298 <__aeabi_dsub>
 8009432:	4632      	mov	r2, r6
 8009434:	463b      	mov	r3, r7
 8009436:	f7f7 f8e7 	bl	8000608 <__aeabi_dmul>
 800943a:	a335      	add	r3, pc, #212	; (adr r3, 8009510 <__ieee754_asin+0x308>)
 800943c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009440:	f7f6 ff2c 	bl	800029c <__adddf3>
 8009444:	4632      	mov	r2, r6
 8009446:	463b      	mov	r3, r7
 8009448:	f7f7 f8de 	bl	8000608 <__aeabi_dmul>
 800944c:	a332      	add	r3, pc, #200	; (adr r3, 8009518 <__ieee754_asin+0x310>)
 800944e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009452:	f7f6 ff21 	bl	8000298 <__aeabi_dsub>
 8009456:	4632      	mov	r2, r6
 8009458:	463b      	mov	r3, r7
 800945a:	f7f7 f8d5 	bl	8000608 <__aeabi_dmul>
 800945e:	a330      	add	r3, pc, #192	; (adr r3, 8009520 <__ieee754_asin+0x318>)
 8009460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009464:	f7f6 ff1a 	bl	800029c <__adddf3>
 8009468:	4632      	mov	r2, r6
 800946a:	463b      	mov	r3, r7
 800946c:	f7f7 f8cc 	bl	8000608 <__aeabi_dmul>
 8009470:	a32d      	add	r3, pc, #180	; (adr r3, 8009528 <__ieee754_asin+0x320>)
 8009472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009476:	4680      	mov	r8, r0
 8009478:	4689      	mov	r9, r1
 800947a:	4630      	mov	r0, r6
 800947c:	4639      	mov	r1, r7
 800947e:	f7f7 f8c3 	bl	8000608 <__aeabi_dmul>
 8009482:	a32b      	add	r3, pc, #172	; (adr r3, 8009530 <__ieee754_asin+0x328>)
 8009484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009488:	f7f6 ff06 	bl	8000298 <__aeabi_dsub>
 800948c:	4632      	mov	r2, r6
 800948e:	463b      	mov	r3, r7
 8009490:	f7f7 f8ba 	bl	8000608 <__aeabi_dmul>
 8009494:	a328      	add	r3, pc, #160	; (adr r3, 8009538 <__ieee754_asin+0x330>)
 8009496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800949a:	f7f6 feff 	bl	800029c <__adddf3>
 800949e:	4632      	mov	r2, r6
 80094a0:	463b      	mov	r3, r7
 80094a2:	f7f7 f8b1 	bl	8000608 <__aeabi_dmul>
 80094a6:	a326      	add	r3, pc, #152	; (adr r3, 8009540 <__ieee754_asin+0x338>)
 80094a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ac:	f7f6 fef4 	bl	8000298 <__aeabi_dsub>
 80094b0:	4632      	mov	r2, r6
 80094b2:	463b      	mov	r3, r7
 80094b4:	f7f7 f8a8 	bl	8000608 <__aeabi_dmul>
 80094b8:	4b25      	ldr	r3, [pc, #148]	; (8009550 <__ieee754_asin+0x348>)
 80094ba:	2200      	movs	r2, #0
 80094bc:	f7f6 feee 	bl	800029c <__adddf3>
 80094c0:	4602      	mov	r2, r0
 80094c2:	460b      	mov	r3, r1
 80094c4:	4640      	mov	r0, r8
 80094c6:	4649      	mov	r1, r9
 80094c8:	f7f7 f9c8 	bl	800085c <__aeabi_ddiv>
 80094cc:	4622      	mov	r2, r4
 80094ce:	462b      	mov	r3, r5
 80094d0:	f7f7 f89a 	bl	8000608 <__aeabi_dmul>
 80094d4:	4602      	mov	r2, r0
 80094d6:	460b      	mov	r3, r1
 80094d8:	4620      	mov	r0, r4
 80094da:	4629      	mov	r1, r5
 80094dc:	e6bf      	b.n	800925e <__ieee754_asin+0x56>
 80094de:	bf00      	nop
 80094e0:	54442d18 	.word	0x54442d18
 80094e4:	3ff921fb 	.word	0x3ff921fb
 80094e8:	33145c07 	.word	0x33145c07
 80094ec:	3c91a626 	.word	0x3c91a626
 80094f0:	8800759c 	.word	0x8800759c
 80094f4:	7e37e43c 	.word	0x7e37e43c
 80094f8:	0dfdf709 	.word	0x0dfdf709
 80094fc:	3f023de1 	.word	0x3f023de1
 8009500:	7501b288 	.word	0x7501b288
 8009504:	3f49efe0 	.word	0x3f49efe0
 8009508:	b5688f3b 	.word	0xb5688f3b
 800950c:	3fa48228 	.word	0x3fa48228
 8009510:	0e884455 	.word	0x0e884455
 8009514:	3fc9c155 	.word	0x3fc9c155
 8009518:	03eb6f7d 	.word	0x03eb6f7d
 800951c:	3fd4d612 	.word	0x3fd4d612
 8009520:	55555555 	.word	0x55555555
 8009524:	3fc55555 	.word	0x3fc55555
 8009528:	b12e9282 	.word	0xb12e9282
 800952c:	3fb3b8c5 	.word	0x3fb3b8c5
 8009530:	1b8d0159 	.word	0x1b8d0159
 8009534:	3fe6066c 	.word	0x3fe6066c
 8009538:	9c598ac8 	.word	0x9c598ac8
 800953c:	40002ae5 	.word	0x40002ae5
 8009540:	1c8a2d4b 	.word	0x1c8a2d4b
 8009544:	40033a27 	.word	0x40033a27
 8009548:	3fefffff 	.word	0x3fefffff
 800954c:	3fdfffff 	.word	0x3fdfffff
 8009550:	3ff00000 	.word	0x3ff00000
 8009554:	3fe00000 	.word	0x3fe00000
 8009558:	3fef3332 	.word	0x3fef3332
 800955c:	ee10 2a10 	vmov	r2, s0
 8009560:	ee10 0a10 	vmov	r0, s0
 8009564:	465b      	mov	r3, fp
 8009566:	4659      	mov	r1, fp
 8009568:	f7f6 fe98 	bl	800029c <__adddf3>
 800956c:	4632      	mov	r2, r6
 800956e:	463b      	mov	r3, r7
 8009570:	ec41 0b19 	vmov	d9, r0, r1
 8009574:	ec51 0b18 	vmov	r0, r1, d8
 8009578:	f7f7 f970 	bl	800085c <__aeabi_ddiv>
 800957c:	4602      	mov	r2, r0
 800957e:	460b      	mov	r3, r1
 8009580:	ec51 0b19 	vmov	r0, r1, d9
 8009584:	f7f7 f840 	bl	8000608 <__aeabi_dmul>
 8009588:	f04f 0800 	mov.w	r8, #0
 800958c:	4606      	mov	r6, r0
 800958e:	460f      	mov	r7, r1
 8009590:	4642      	mov	r2, r8
 8009592:	465b      	mov	r3, fp
 8009594:	4640      	mov	r0, r8
 8009596:	4659      	mov	r1, fp
 8009598:	f7f7 f836 	bl	8000608 <__aeabi_dmul>
 800959c:	4602      	mov	r2, r0
 800959e:	460b      	mov	r3, r1
 80095a0:	4620      	mov	r0, r4
 80095a2:	4629      	mov	r1, r5
 80095a4:	f7f6 fe78 	bl	8000298 <__aeabi_dsub>
 80095a8:	4642      	mov	r2, r8
 80095aa:	4604      	mov	r4, r0
 80095ac:	460d      	mov	r5, r1
 80095ae:	465b      	mov	r3, fp
 80095b0:	4650      	mov	r0, sl
 80095b2:	4659      	mov	r1, fp
 80095b4:	f7f6 fe72 	bl	800029c <__adddf3>
 80095b8:	4602      	mov	r2, r0
 80095ba:	460b      	mov	r3, r1
 80095bc:	4620      	mov	r0, r4
 80095be:	4629      	mov	r1, r5
 80095c0:	f7f7 f94c 	bl	800085c <__aeabi_ddiv>
 80095c4:	4602      	mov	r2, r0
 80095c6:	460b      	mov	r3, r1
 80095c8:	f7f6 fe68 	bl	800029c <__adddf3>
 80095cc:	4602      	mov	r2, r0
 80095ce:	460b      	mov	r3, r1
 80095d0:	a113      	add	r1, pc, #76	; (adr r1, 8009620 <__ieee754_asin+0x418>)
 80095d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095d6:	f7f6 fe5f 	bl	8000298 <__aeabi_dsub>
 80095da:	4602      	mov	r2, r0
 80095dc:	460b      	mov	r3, r1
 80095de:	4630      	mov	r0, r6
 80095e0:	4639      	mov	r1, r7
 80095e2:	f7f6 fe59 	bl	8000298 <__aeabi_dsub>
 80095e6:	4642      	mov	r2, r8
 80095e8:	4604      	mov	r4, r0
 80095ea:	460d      	mov	r5, r1
 80095ec:	465b      	mov	r3, fp
 80095ee:	4640      	mov	r0, r8
 80095f0:	4659      	mov	r1, fp
 80095f2:	f7f6 fe53 	bl	800029c <__adddf3>
 80095f6:	4602      	mov	r2, r0
 80095f8:	460b      	mov	r3, r1
 80095fa:	a10b      	add	r1, pc, #44	; (adr r1, 8009628 <__ieee754_asin+0x420>)
 80095fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009600:	f7f6 fe4a 	bl	8000298 <__aeabi_dsub>
 8009604:	4602      	mov	r2, r0
 8009606:	460b      	mov	r3, r1
 8009608:	4620      	mov	r0, r4
 800960a:	4629      	mov	r1, r5
 800960c:	f7f6 fe44 	bl	8000298 <__aeabi_dsub>
 8009610:	4602      	mov	r2, r0
 8009612:	460b      	mov	r3, r1
 8009614:	a104      	add	r1, pc, #16	; (adr r1, 8009628 <__ieee754_asin+0x420>)
 8009616:	e9d1 0100 	ldrd	r0, r1, [r1]
 800961a:	e6df      	b.n	80093dc <__ieee754_asin+0x1d4>
 800961c:	f3af 8000 	nop.w
 8009620:	33145c07 	.word	0x33145c07
 8009624:	3c91a626 	.word	0x3c91a626
 8009628:	54442d18 	.word	0x54442d18
 800962c:	3fe921fb 	.word	0x3fe921fb

08009630 <__ieee754_atan2>:
 8009630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009634:	ec57 6b11 	vmov	r6, r7, d1
 8009638:	4273      	negs	r3, r6
 800963a:	f8df e184 	ldr.w	lr, [pc, #388]	; 80097c0 <__ieee754_atan2+0x190>
 800963e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8009642:	4333      	orrs	r3, r6
 8009644:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009648:	4573      	cmp	r3, lr
 800964a:	ec51 0b10 	vmov	r0, r1, d0
 800964e:	ee11 8a10 	vmov	r8, s2
 8009652:	d80a      	bhi.n	800966a <__ieee754_atan2+0x3a>
 8009654:	4244      	negs	r4, r0
 8009656:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800965a:	4304      	orrs	r4, r0
 800965c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8009660:	4574      	cmp	r4, lr
 8009662:	ee10 9a10 	vmov	r9, s0
 8009666:	468c      	mov	ip, r1
 8009668:	d907      	bls.n	800967a <__ieee754_atan2+0x4a>
 800966a:	4632      	mov	r2, r6
 800966c:	463b      	mov	r3, r7
 800966e:	f7f6 fe15 	bl	800029c <__adddf3>
 8009672:	ec41 0b10 	vmov	d0, r0, r1
 8009676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800967a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800967e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009682:	4334      	orrs	r4, r6
 8009684:	d103      	bne.n	800968e <__ieee754_atan2+0x5e>
 8009686:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800968a:	f001 b935 	b.w	800a8f8 <atan>
 800968e:	17bc      	asrs	r4, r7, #30
 8009690:	f004 0402 	and.w	r4, r4, #2
 8009694:	ea53 0909 	orrs.w	r9, r3, r9
 8009698:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800969c:	d107      	bne.n	80096ae <__ieee754_atan2+0x7e>
 800969e:	2c02      	cmp	r4, #2
 80096a0:	d060      	beq.n	8009764 <__ieee754_atan2+0x134>
 80096a2:	2c03      	cmp	r4, #3
 80096a4:	d1e5      	bne.n	8009672 <__ieee754_atan2+0x42>
 80096a6:	a142      	add	r1, pc, #264	; (adr r1, 80097b0 <__ieee754_atan2+0x180>)
 80096a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096ac:	e7e1      	b.n	8009672 <__ieee754_atan2+0x42>
 80096ae:	ea52 0808 	orrs.w	r8, r2, r8
 80096b2:	d106      	bne.n	80096c2 <__ieee754_atan2+0x92>
 80096b4:	f1bc 0f00 	cmp.w	ip, #0
 80096b8:	da5f      	bge.n	800977a <__ieee754_atan2+0x14a>
 80096ba:	a13f      	add	r1, pc, #252	; (adr r1, 80097b8 <__ieee754_atan2+0x188>)
 80096bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096c0:	e7d7      	b.n	8009672 <__ieee754_atan2+0x42>
 80096c2:	4572      	cmp	r2, lr
 80096c4:	d10f      	bne.n	80096e6 <__ieee754_atan2+0xb6>
 80096c6:	4293      	cmp	r3, r2
 80096c8:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80096cc:	d107      	bne.n	80096de <__ieee754_atan2+0xae>
 80096ce:	2c02      	cmp	r4, #2
 80096d0:	d84c      	bhi.n	800976c <__ieee754_atan2+0x13c>
 80096d2:	4b35      	ldr	r3, [pc, #212]	; (80097a8 <__ieee754_atan2+0x178>)
 80096d4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80096d8:	e9d4 0100 	ldrd	r0, r1, [r4]
 80096dc:	e7c9      	b.n	8009672 <__ieee754_atan2+0x42>
 80096de:	2c02      	cmp	r4, #2
 80096e0:	d848      	bhi.n	8009774 <__ieee754_atan2+0x144>
 80096e2:	4b32      	ldr	r3, [pc, #200]	; (80097ac <__ieee754_atan2+0x17c>)
 80096e4:	e7f6      	b.n	80096d4 <__ieee754_atan2+0xa4>
 80096e6:	4573      	cmp	r3, lr
 80096e8:	d0e4      	beq.n	80096b4 <__ieee754_atan2+0x84>
 80096ea:	1a9b      	subs	r3, r3, r2
 80096ec:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80096f0:	ea4f 5223 	mov.w	r2, r3, asr #20
 80096f4:	da1e      	bge.n	8009734 <__ieee754_atan2+0x104>
 80096f6:	2f00      	cmp	r7, #0
 80096f8:	da01      	bge.n	80096fe <__ieee754_atan2+0xce>
 80096fa:	323c      	adds	r2, #60	; 0x3c
 80096fc:	db1e      	blt.n	800973c <__ieee754_atan2+0x10c>
 80096fe:	4632      	mov	r2, r6
 8009700:	463b      	mov	r3, r7
 8009702:	f7f7 f8ab 	bl	800085c <__aeabi_ddiv>
 8009706:	ec41 0b10 	vmov	d0, r0, r1
 800970a:	f001 fa95 	bl	800ac38 <fabs>
 800970e:	f001 f8f3 	bl	800a8f8 <atan>
 8009712:	ec51 0b10 	vmov	r0, r1, d0
 8009716:	2c01      	cmp	r4, #1
 8009718:	d013      	beq.n	8009742 <__ieee754_atan2+0x112>
 800971a:	2c02      	cmp	r4, #2
 800971c:	d015      	beq.n	800974a <__ieee754_atan2+0x11a>
 800971e:	2c00      	cmp	r4, #0
 8009720:	d0a7      	beq.n	8009672 <__ieee754_atan2+0x42>
 8009722:	a319      	add	r3, pc, #100	; (adr r3, 8009788 <__ieee754_atan2+0x158>)
 8009724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009728:	f7f6 fdb6 	bl	8000298 <__aeabi_dsub>
 800972c:	a318      	add	r3, pc, #96	; (adr r3, 8009790 <__ieee754_atan2+0x160>)
 800972e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009732:	e014      	b.n	800975e <__ieee754_atan2+0x12e>
 8009734:	a118      	add	r1, pc, #96	; (adr r1, 8009798 <__ieee754_atan2+0x168>)
 8009736:	e9d1 0100 	ldrd	r0, r1, [r1]
 800973a:	e7ec      	b.n	8009716 <__ieee754_atan2+0xe6>
 800973c:	2000      	movs	r0, #0
 800973e:	2100      	movs	r1, #0
 8009740:	e7e9      	b.n	8009716 <__ieee754_atan2+0xe6>
 8009742:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009746:	4619      	mov	r1, r3
 8009748:	e793      	b.n	8009672 <__ieee754_atan2+0x42>
 800974a:	a30f      	add	r3, pc, #60	; (adr r3, 8009788 <__ieee754_atan2+0x158>)
 800974c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009750:	f7f6 fda2 	bl	8000298 <__aeabi_dsub>
 8009754:	4602      	mov	r2, r0
 8009756:	460b      	mov	r3, r1
 8009758:	a10d      	add	r1, pc, #52	; (adr r1, 8009790 <__ieee754_atan2+0x160>)
 800975a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800975e:	f7f6 fd9b 	bl	8000298 <__aeabi_dsub>
 8009762:	e786      	b.n	8009672 <__ieee754_atan2+0x42>
 8009764:	a10a      	add	r1, pc, #40	; (adr r1, 8009790 <__ieee754_atan2+0x160>)
 8009766:	e9d1 0100 	ldrd	r0, r1, [r1]
 800976a:	e782      	b.n	8009672 <__ieee754_atan2+0x42>
 800976c:	a10c      	add	r1, pc, #48	; (adr r1, 80097a0 <__ieee754_atan2+0x170>)
 800976e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009772:	e77e      	b.n	8009672 <__ieee754_atan2+0x42>
 8009774:	2000      	movs	r0, #0
 8009776:	2100      	movs	r1, #0
 8009778:	e77b      	b.n	8009672 <__ieee754_atan2+0x42>
 800977a:	a107      	add	r1, pc, #28	; (adr r1, 8009798 <__ieee754_atan2+0x168>)
 800977c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009780:	e777      	b.n	8009672 <__ieee754_atan2+0x42>
 8009782:	bf00      	nop
 8009784:	f3af 8000 	nop.w
 8009788:	33145c07 	.word	0x33145c07
 800978c:	3ca1a626 	.word	0x3ca1a626
 8009790:	54442d18 	.word	0x54442d18
 8009794:	400921fb 	.word	0x400921fb
 8009798:	54442d18 	.word	0x54442d18
 800979c:	3ff921fb 	.word	0x3ff921fb
 80097a0:	54442d18 	.word	0x54442d18
 80097a4:	3fe921fb 	.word	0x3fe921fb
 80097a8:	0800b400 	.word	0x0800b400
 80097ac:	0800b418 	.word	0x0800b418
 80097b0:	54442d18 	.word	0x54442d18
 80097b4:	c00921fb 	.word	0xc00921fb
 80097b8:	54442d18 	.word	0x54442d18
 80097bc:	bff921fb 	.word	0xbff921fb
 80097c0:	7ff00000 	.word	0x7ff00000

080097c4 <__ieee754_fmod>:
 80097c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097c8:	ec53 2b11 	vmov	r2, r3, d1
 80097cc:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 80097d0:	ea5e 0402 	orrs.w	r4, lr, r2
 80097d4:	ec51 0b10 	vmov	r0, r1, d0
 80097d8:	ee11 7a10 	vmov	r7, s2
 80097dc:	ee11 ca10 	vmov	ip, s2
 80097e0:	461e      	mov	r6, r3
 80097e2:	d00d      	beq.n	8009800 <__ieee754_fmod+0x3c>
 80097e4:	4c7a      	ldr	r4, [pc, #488]	; (80099d0 <__ieee754_fmod+0x20c>)
 80097e6:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 80097ea:	45a0      	cmp	r8, r4
 80097ec:	4689      	mov	r9, r1
 80097ee:	dc07      	bgt.n	8009800 <__ieee754_fmod+0x3c>
 80097f0:	4254      	negs	r4, r2
 80097f2:	4d78      	ldr	r5, [pc, #480]	; (80099d4 <__ieee754_fmod+0x210>)
 80097f4:	4314      	orrs	r4, r2
 80097f6:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 80097fa:	42ac      	cmp	r4, r5
 80097fc:	46ab      	mov	fp, r5
 80097fe:	d909      	bls.n	8009814 <__ieee754_fmod+0x50>
 8009800:	f7f6 ff02 	bl	8000608 <__aeabi_dmul>
 8009804:	4602      	mov	r2, r0
 8009806:	460b      	mov	r3, r1
 8009808:	f7f7 f828 	bl	800085c <__aeabi_ddiv>
 800980c:	ec41 0b10 	vmov	d0, r0, r1
 8009810:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009814:	45f0      	cmp	r8, lr
 8009816:	ee10 aa10 	vmov	sl, s0
 800981a:	ee10 4a10 	vmov	r4, s0
 800981e:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009822:	dc0a      	bgt.n	800983a <__ieee754_fmod+0x76>
 8009824:	dbf2      	blt.n	800980c <__ieee754_fmod+0x48>
 8009826:	4290      	cmp	r0, r2
 8009828:	d3f0      	bcc.n	800980c <__ieee754_fmod+0x48>
 800982a:	d106      	bne.n	800983a <__ieee754_fmod+0x76>
 800982c:	4a6a      	ldr	r2, [pc, #424]	; (80099d8 <__ieee754_fmod+0x214>)
 800982e:	0fed      	lsrs	r5, r5, #31
 8009830:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8009834:	e9d5 0100 	ldrd	r0, r1, [r5]
 8009838:	e7e8      	b.n	800980c <__ieee754_fmod+0x48>
 800983a:	ea19 0f0b 	tst.w	r9, fp
 800983e:	d14a      	bne.n	80098d6 <__ieee754_fmod+0x112>
 8009840:	f1b8 0f00 	cmp.w	r8, #0
 8009844:	d13f      	bne.n	80098c6 <__ieee754_fmod+0x102>
 8009846:	4965      	ldr	r1, [pc, #404]	; (80099dc <__ieee754_fmod+0x218>)
 8009848:	4653      	mov	r3, sl
 800984a:	2b00      	cmp	r3, #0
 800984c:	dc38      	bgt.n	80098c0 <__ieee754_fmod+0xfc>
 800984e:	4b61      	ldr	r3, [pc, #388]	; (80099d4 <__ieee754_fmod+0x210>)
 8009850:	4033      	ands	r3, r6
 8009852:	2b00      	cmp	r3, #0
 8009854:	d14f      	bne.n	80098f6 <__ieee754_fmod+0x132>
 8009856:	f1be 0f00 	cmp.w	lr, #0
 800985a:	d144      	bne.n	80098e6 <__ieee754_fmod+0x122>
 800985c:	4a5f      	ldr	r2, [pc, #380]	; (80099dc <__ieee754_fmod+0x218>)
 800985e:	463b      	mov	r3, r7
 8009860:	2b00      	cmp	r3, #0
 8009862:	dc3d      	bgt.n	80098e0 <__ieee754_fmod+0x11c>
 8009864:	4b5e      	ldr	r3, [pc, #376]	; (80099e0 <__ieee754_fmod+0x21c>)
 8009866:	4299      	cmp	r1, r3
 8009868:	db4a      	blt.n	8009900 <__ieee754_fmod+0x13c>
 800986a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800986e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009872:	485b      	ldr	r0, [pc, #364]	; (80099e0 <__ieee754_fmod+0x21c>)
 8009874:	4282      	cmp	r2, r0
 8009876:	db57      	blt.n	8009928 <__ieee754_fmod+0x164>
 8009878:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800987c:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8009880:	1a89      	subs	r1, r1, r2
 8009882:	1b98      	subs	r0, r3, r6
 8009884:	eba4 070c 	sub.w	r7, r4, ip
 8009888:	2900      	cmp	r1, #0
 800988a:	d164      	bne.n	8009956 <__ieee754_fmod+0x192>
 800988c:	4564      	cmp	r4, ip
 800988e:	bf38      	it	cc
 8009890:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 8009894:	2800      	cmp	r0, #0
 8009896:	bfa4      	itt	ge
 8009898:	463c      	movge	r4, r7
 800989a:	4603      	movge	r3, r0
 800989c:	ea53 0104 	orrs.w	r1, r3, r4
 80098a0:	d0c4      	beq.n	800982c <__ieee754_fmod+0x68>
 80098a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80098a6:	db6b      	blt.n	8009980 <__ieee754_fmod+0x1bc>
 80098a8:	494d      	ldr	r1, [pc, #308]	; (80099e0 <__ieee754_fmod+0x21c>)
 80098aa:	428a      	cmp	r2, r1
 80098ac:	db6e      	blt.n	800998c <__ieee754_fmod+0x1c8>
 80098ae:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80098b2:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 80098b6:	431d      	orrs	r5, r3
 80098b8:	ea45 5102 	orr.w	r1, r5, r2, lsl #20
 80098bc:	4620      	mov	r0, r4
 80098be:	e7a5      	b.n	800980c <__ieee754_fmod+0x48>
 80098c0:	3901      	subs	r1, #1
 80098c2:	005b      	lsls	r3, r3, #1
 80098c4:	e7c1      	b.n	800984a <__ieee754_fmod+0x86>
 80098c6:	4946      	ldr	r1, [pc, #280]	; (80099e0 <__ieee754_fmod+0x21c>)
 80098c8:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	ddbe      	ble.n	800984e <__ieee754_fmod+0x8a>
 80098d0:	3901      	subs	r1, #1
 80098d2:	005b      	lsls	r3, r3, #1
 80098d4:	e7fa      	b.n	80098cc <__ieee754_fmod+0x108>
 80098d6:	ea4f 5128 	mov.w	r1, r8, asr #20
 80098da:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80098de:	e7b6      	b.n	800984e <__ieee754_fmod+0x8a>
 80098e0:	3a01      	subs	r2, #1
 80098e2:	005b      	lsls	r3, r3, #1
 80098e4:	e7bc      	b.n	8009860 <__ieee754_fmod+0x9c>
 80098e6:	4a3e      	ldr	r2, [pc, #248]	; (80099e0 <__ieee754_fmod+0x21c>)
 80098e8:	ea4f 23ce 	mov.w	r3, lr, lsl #11
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	ddb9      	ble.n	8009864 <__ieee754_fmod+0xa0>
 80098f0:	3a01      	subs	r2, #1
 80098f2:	005b      	lsls	r3, r3, #1
 80098f4:	e7fa      	b.n	80098ec <__ieee754_fmod+0x128>
 80098f6:	ea4f 522e 	mov.w	r2, lr, asr #20
 80098fa:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80098fe:	e7b1      	b.n	8009864 <__ieee754_fmod+0xa0>
 8009900:	1a5c      	subs	r4, r3, r1
 8009902:	2c1f      	cmp	r4, #31
 8009904:	dc0a      	bgt.n	800991c <__ieee754_fmod+0x158>
 8009906:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 800990a:	fa08 f804 	lsl.w	r8, r8, r4
 800990e:	fa2a f303 	lsr.w	r3, sl, r3
 8009912:	ea43 0308 	orr.w	r3, r3, r8
 8009916:	fa0a f404 	lsl.w	r4, sl, r4
 800991a:	e7aa      	b.n	8009872 <__ieee754_fmod+0xae>
 800991c:	4b31      	ldr	r3, [pc, #196]	; (80099e4 <__ieee754_fmod+0x220>)
 800991e:	1a5b      	subs	r3, r3, r1
 8009920:	fa0a f303 	lsl.w	r3, sl, r3
 8009924:	2400      	movs	r4, #0
 8009926:	e7a4      	b.n	8009872 <__ieee754_fmod+0xae>
 8009928:	eba0 0c02 	sub.w	ip, r0, r2
 800992c:	f1bc 0f1f 	cmp.w	ip, #31
 8009930:	dc0a      	bgt.n	8009948 <__ieee754_fmod+0x184>
 8009932:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 8009936:	fa0e fe0c 	lsl.w	lr, lr, ip
 800993a:	fa27 f606 	lsr.w	r6, r7, r6
 800993e:	ea46 060e 	orr.w	r6, r6, lr
 8009942:	fa07 fc0c 	lsl.w	ip, r7, ip
 8009946:	e79b      	b.n	8009880 <__ieee754_fmod+0xbc>
 8009948:	4e26      	ldr	r6, [pc, #152]	; (80099e4 <__ieee754_fmod+0x220>)
 800994a:	1ab6      	subs	r6, r6, r2
 800994c:	fa07 f606 	lsl.w	r6, r7, r6
 8009950:	f04f 0c00 	mov.w	ip, #0
 8009954:	e794      	b.n	8009880 <__ieee754_fmod+0xbc>
 8009956:	4564      	cmp	r4, ip
 8009958:	bf38      	it	cc
 800995a:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 800995e:	2800      	cmp	r0, #0
 8009960:	da05      	bge.n	800996e <__ieee754_fmod+0x1aa>
 8009962:	0fe0      	lsrs	r0, r4, #31
 8009964:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8009968:	0064      	lsls	r4, r4, #1
 800996a:	3901      	subs	r1, #1
 800996c:	e789      	b.n	8009882 <__ieee754_fmod+0xbe>
 800996e:	ea50 0307 	orrs.w	r3, r0, r7
 8009972:	f43f af5b 	beq.w	800982c <__ieee754_fmod+0x68>
 8009976:	0ffb      	lsrs	r3, r7, #31
 8009978:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800997c:	007c      	lsls	r4, r7, #1
 800997e:	e7f4      	b.n	800996a <__ieee754_fmod+0x1a6>
 8009980:	0fe1      	lsrs	r1, r4, #31
 8009982:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8009986:	0064      	lsls	r4, r4, #1
 8009988:	3a01      	subs	r2, #1
 800998a:	e78a      	b.n	80098a2 <__ieee754_fmod+0xde>
 800998c:	1a89      	subs	r1, r1, r2
 800998e:	2914      	cmp	r1, #20
 8009990:	dc0a      	bgt.n	80099a8 <__ieee754_fmod+0x1e4>
 8009992:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8009996:	fa03 f202 	lsl.w	r2, r3, r2
 800999a:	40cc      	lsrs	r4, r1
 800999c:	4322      	orrs	r2, r4
 800999e:	410b      	asrs	r3, r1
 80099a0:	ea43 0105 	orr.w	r1, r3, r5
 80099a4:	4610      	mov	r0, r2
 80099a6:	e731      	b.n	800980c <__ieee754_fmod+0x48>
 80099a8:	291f      	cmp	r1, #31
 80099aa:	dc07      	bgt.n	80099bc <__ieee754_fmod+0x1f8>
 80099ac:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 80099b0:	40cc      	lsrs	r4, r1
 80099b2:	fa03 f202 	lsl.w	r2, r3, r2
 80099b6:	4322      	orrs	r2, r4
 80099b8:	462b      	mov	r3, r5
 80099ba:	e7f1      	b.n	80099a0 <__ieee754_fmod+0x1dc>
 80099bc:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 80099c0:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80099c4:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 80099c8:	32e2      	adds	r2, #226	; 0xe2
 80099ca:	fa43 f202 	asr.w	r2, r3, r2
 80099ce:	e7f3      	b.n	80099b8 <__ieee754_fmod+0x1f4>
 80099d0:	7fefffff 	.word	0x7fefffff
 80099d4:	7ff00000 	.word	0x7ff00000
 80099d8:	0800b430 	.word	0x0800b430
 80099dc:	fffffbed 	.word	0xfffffbed
 80099e0:	fffffc02 	.word	0xfffffc02
 80099e4:	fffffbe2 	.word	0xfffffbe2

080099e8 <__ieee754_rem_pio2>:
 80099e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ec:	ed2d 8b02 	vpush	{d8}
 80099f0:	ec55 4b10 	vmov	r4, r5, d0
 80099f4:	4bca      	ldr	r3, [pc, #808]	; (8009d20 <__ieee754_rem_pio2+0x338>)
 80099f6:	b08b      	sub	sp, #44	; 0x2c
 80099f8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80099fc:	4598      	cmp	r8, r3
 80099fe:	4682      	mov	sl, r0
 8009a00:	9502      	str	r5, [sp, #8]
 8009a02:	dc08      	bgt.n	8009a16 <__ieee754_rem_pio2+0x2e>
 8009a04:	2200      	movs	r2, #0
 8009a06:	2300      	movs	r3, #0
 8009a08:	ed80 0b00 	vstr	d0, [r0]
 8009a0c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009a10:	f04f 0b00 	mov.w	fp, #0
 8009a14:	e028      	b.n	8009a68 <__ieee754_rem_pio2+0x80>
 8009a16:	4bc3      	ldr	r3, [pc, #780]	; (8009d24 <__ieee754_rem_pio2+0x33c>)
 8009a18:	4598      	cmp	r8, r3
 8009a1a:	dc78      	bgt.n	8009b0e <__ieee754_rem_pio2+0x126>
 8009a1c:	9b02      	ldr	r3, [sp, #8]
 8009a1e:	4ec2      	ldr	r6, [pc, #776]	; (8009d28 <__ieee754_rem_pio2+0x340>)
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	ee10 0a10 	vmov	r0, s0
 8009a26:	a3b0      	add	r3, pc, #704	; (adr r3, 8009ce8 <__ieee754_rem_pio2+0x300>)
 8009a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2c:	4629      	mov	r1, r5
 8009a2e:	dd39      	ble.n	8009aa4 <__ieee754_rem_pio2+0xbc>
 8009a30:	f7f6 fc32 	bl	8000298 <__aeabi_dsub>
 8009a34:	45b0      	cmp	r8, r6
 8009a36:	4604      	mov	r4, r0
 8009a38:	460d      	mov	r5, r1
 8009a3a:	d01b      	beq.n	8009a74 <__ieee754_rem_pio2+0x8c>
 8009a3c:	a3ac      	add	r3, pc, #688	; (adr r3, 8009cf0 <__ieee754_rem_pio2+0x308>)
 8009a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a42:	f7f6 fc29 	bl	8000298 <__aeabi_dsub>
 8009a46:	4602      	mov	r2, r0
 8009a48:	460b      	mov	r3, r1
 8009a4a:	e9ca 2300 	strd	r2, r3, [sl]
 8009a4e:	4620      	mov	r0, r4
 8009a50:	4629      	mov	r1, r5
 8009a52:	f7f6 fc21 	bl	8000298 <__aeabi_dsub>
 8009a56:	a3a6      	add	r3, pc, #664	; (adr r3, 8009cf0 <__ieee754_rem_pio2+0x308>)
 8009a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5c:	f7f6 fc1c 	bl	8000298 <__aeabi_dsub>
 8009a60:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009a64:	f04f 0b01 	mov.w	fp, #1
 8009a68:	4658      	mov	r0, fp
 8009a6a:	b00b      	add	sp, #44	; 0x2c
 8009a6c:	ecbd 8b02 	vpop	{d8}
 8009a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a74:	a3a0      	add	r3, pc, #640	; (adr r3, 8009cf8 <__ieee754_rem_pio2+0x310>)
 8009a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7a:	f7f6 fc0d 	bl	8000298 <__aeabi_dsub>
 8009a7e:	a3a0      	add	r3, pc, #640	; (adr r3, 8009d00 <__ieee754_rem_pio2+0x318>)
 8009a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a84:	4604      	mov	r4, r0
 8009a86:	460d      	mov	r5, r1
 8009a88:	f7f6 fc06 	bl	8000298 <__aeabi_dsub>
 8009a8c:	4602      	mov	r2, r0
 8009a8e:	460b      	mov	r3, r1
 8009a90:	e9ca 2300 	strd	r2, r3, [sl]
 8009a94:	4620      	mov	r0, r4
 8009a96:	4629      	mov	r1, r5
 8009a98:	f7f6 fbfe 	bl	8000298 <__aeabi_dsub>
 8009a9c:	a398      	add	r3, pc, #608	; (adr r3, 8009d00 <__ieee754_rem_pio2+0x318>)
 8009a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa2:	e7db      	b.n	8009a5c <__ieee754_rem_pio2+0x74>
 8009aa4:	f7f6 fbfa 	bl	800029c <__adddf3>
 8009aa8:	45b0      	cmp	r8, r6
 8009aaa:	4604      	mov	r4, r0
 8009aac:	460d      	mov	r5, r1
 8009aae:	d016      	beq.n	8009ade <__ieee754_rem_pio2+0xf6>
 8009ab0:	a38f      	add	r3, pc, #572	; (adr r3, 8009cf0 <__ieee754_rem_pio2+0x308>)
 8009ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab6:	f7f6 fbf1 	bl	800029c <__adddf3>
 8009aba:	4602      	mov	r2, r0
 8009abc:	460b      	mov	r3, r1
 8009abe:	e9ca 2300 	strd	r2, r3, [sl]
 8009ac2:	4620      	mov	r0, r4
 8009ac4:	4629      	mov	r1, r5
 8009ac6:	f7f6 fbe7 	bl	8000298 <__aeabi_dsub>
 8009aca:	a389      	add	r3, pc, #548	; (adr r3, 8009cf0 <__ieee754_rem_pio2+0x308>)
 8009acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad0:	f7f6 fbe4 	bl	800029c <__adddf3>
 8009ad4:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8009ad8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009adc:	e7c4      	b.n	8009a68 <__ieee754_rem_pio2+0x80>
 8009ade:	a386      	add	r3, pc, #536	; (adr r3, 8009cf8 <__ieee754_rem_pio2+0x310>)
 8009ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae4:	f7f6 fbda 	bl	800029c <__adddf3>
 8009ae8:	a385      	add	r3, pc, #532	; (adr r3, 8009d00 <__ieee754_rem_pio2+0x318>)
 8009aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aee:	4604      	mov	r4, r0
 8009af0:	460d      	mov	r5, r1
 8009af2:	f7f6 fbd3 	bl	800029c <__adddf3>
 8009af6:	4602      	mov	r2, r0
 8009af8:	460b      	mov	r3, r1
 8009afa:	e9ca 2300 	strd	r2, r3, [sl]
 8009afe:	4620      	mov	r0, r4
 8009b00:	4629      	mov	r1, r5
 8009b02:	f7f6 fbc9 	bl	8000298 <__aeabi_dsub>
 8009b06:	a37e      	add	r3, pc, #504	; (adr r3, 8009d00 <__ieee754_rem_pio2+0x318>)
 8009b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b0c:	e7e0      	b.n	8009ad0 <__ieee754_rem_pio2+0xe8>
 8009b0e:	4b87      	ldr	r3, [pc, #540]	; (8009d2c <__ieee754_rem_pio2+0x344>)
 8009b10:	4598      	cmp	r8, r3
 8009b12:	f300 80d9 	bgt.w	8009cc8 <__ieee754_rem_pio2+0x2e0>
 8009b16:	f001 f88f 	bl	800ac38 <fabs>
 8009b1a:	ec55 4b10 	vmov	r4, r5, d0
 8009b1e:	ee10 0a10 	vmov	r0, s0
 8009b22:	a379      	add	r3, pc, #484	; (adr r3, 8009d08 <__ieee754_rem_pio2+0x320>)
 8009b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b28:	4629      	mov	r1, r5
 8009b2a:	f7f6 fd6d 	bl	8000608 <__aeabi_dmul>
 8009b2e:	4b80      	ldr	r3, [pc, #512]	; (8009d30 <__ieee754_rem_pio2+0x348>)
 8009b30:	2200      	movs	r2, #0
 8009b32:	f7f6 fbb3 	bl	800029c <__adddf3>
 8009b36:	f7f7 f817 	bl	8000b68 <__aeabi_d2iz>
 8009b3a:	4683      	mov	fp, r0
 8009b3c:	f7f6 fcfa 	bl	8000534 <__aeabi_i2d>
 8009b40:	4602      	mov	r2, r0
 8009b42:	460b      	mov	r3, r1
 8009b44:	ec43 2b18 	vmov	d8, r2, r3
 8009b48:	a367      	add	r3, pc, #412	; (adr r3, 8009ce8 <__ieee754_rem_pio2+0x300>)
 8009b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4e:	f7f6 fd5b 	bl	8000608 <__aeabi_dmul>
 8009b52:	4602      	mov	r2, r0
 8009b54:	460b      	mov	r3, r1
 8009b56:	4620      	mov	r0, r4
 8009b58:	4629      	mov	r1, r5
 8009b5a:	f7f6 fb9d 	bl	8000298 <__aeabi_dsub>
 8009b5e:	a364      	add	r3, pc, #400	; (adr r3, 8009cf0 <__ieee754_rem_pio2+0x308>)
 8009b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b64:	4606      	mov	r6, r0
 8009b66:	460f      	mov	r7, r1
 8009b68:	ec51 0b18 	vmov	r0, r1, d8
 8009b6c:	f7f6 fd4c 	bl	8000608 <__aeabi_dmul>
 8009b70:	f1bb 0f1f 	cmp.w	fp, #31
 8009b74:	4604      	mov	r4, r0
 8009b76:	460d      	mov	r5, r1
 8009b78:	dc0d      	bgt.n	8009b96 <__ieee754_rem_pio2+0x1ae>
 8009b7a:	4b6e      	ldr	r3, [pc, #440]	; (8009d34 <__ieee754_rem_pio2+0x34c>)
 8009b7c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8009b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b84:	4543      	cmp	r3, r8
 8009b86:	d006      	beq.n	8009b96 <__ieee754_rem_pio2+0x1ae>
 8009b88:	4622      	mov	r2, r4
 8009b8a:	462b      	mov	r3, r5
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	4639      	mov	r1, r7
 8009b90:	f7f6 fb82 	bl	8000298 <__aeabi_dsub>
 8009b94:	e00f      	b.n	8009bb6 <__ieee754_rem_pio2+0x1ce>
 8009b96:	462b      	mov	r3, r5
 8009b98:	4622      	mov	r2, r4
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	f7f6 fb7b 	bl	8000298 <__aeabi_dsub>
 8009ba2:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009ba6:	9303      	str	r3, [sp, #12]
 8009ba8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009bac:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8009bb0:	f1b8 0f10 	cmp.w	r8, #16
 8009bb4:	dc02      	bgt.n	8009bbc <__ieee754_rem_pio2+0x1d4>
 8009bb6:	e9ca 0100 	strd	r0, r1, [sl]
 8009bba:	e039      	b.n	8009c30 <__ieee754_rem_pio2+0x248>
 8009bbc:	a34e      	add	r3, pc, #312	; (adr r3, 8009cf8 <__ieee754_rem_pio2+0x310>)
 8009bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc2:	ec51 0b18 	vmov	r0, r1, d8
 8009bc6:	f7f6 fd1f 	bl	8000608 <__aeabi_dmul>
 8009bca:	4604      	mov	r4, r0
 8009bcc:	460d      	mov	r5, r1
 8009bce:	4602      	mov	r2, r0
 8009bd0:	460b      	mov	r3, r1
 8009bd2:	4630      	mov	r0, r6
 8009bd4:	4639      	mov	r1, r7
 8009bd6:	f7f6 fb5f 	bl	8000298 <__aeabi_dsub>
 8009bda:	4602      	mov	r2, r0
 8009bdc:	460b      	mov	r3, r1
 8009bde:	4680      	mov	r8, r0
 8009be0:	4689      	mov	r9, r1
 8009be2:	4630      	mov	r0, r6
 8009be4:	4639      	mov	r1, r7
 8009be6:	f7f6 fb57 	bl	8000298 <__aeabi_dsub>
 8009bea:	4622      	mov	r2, r4
 8009bec:	462b      	mov	r3, r5
 8009bee:	f7f6 fb53 	bl	8000298 <__aeabi_dsub>
 8009bf2:	a343      	add	r3, pc, #268	; (adr r3, 8009d00 <__ieee754_rem_pio2+0x318>)
 8009bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf8:	4604      	mov	r4, r0
 8009bfa:	460d      	mov	r5, r1
 8009bfc:	ec51 0b18 	vmov	r0, r1, d8
 8009c00:	f7f6 fd02 	bl	8000608 <__aeabi_dmul>
 8009c04:	4622      	mov	r2, r4
 8009c06:	462b      	mov	r3, r5
 8009c08:	f7f6 fb46 	bl	8000298 <__aeabi_dsub>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	4604      	mov	r4, r0
 8009c12:	460d      	mov	r5, r1
 8009c14:	4640      	mov	r0, r8
 8009c16:	4649      	mov	r1, r9
 8009c18:	f7f6 fb3e 	bl	8000298 <__aeabi_dsub>
 8009c1c:	9a03      	ldr	r2, [sp, #12]
 8009c1e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009c22:	1ad3      	subs	r3, r2, r3
 8009c24:	2b31      	cmp	r3, #49	; 0x31
 8009c26:	dc24      	bgt.n	8009c72 <__ieee754_rem_pio2+0x28a>
 8009c28:	e9ca 0100 	strd	r0, r1, [sl]
 8009c2c:	4646      	mov	r6, r8
 8009c2e:	464f      	mov	r7, r9
 8009c30:	e9da 8900 	ldrd	r8, r9, [sl]
 8009c34:	4630      	mov	r0, r6
 8009c36:	4642      	mov	r2, r8
 8009c38:	464b      	mov	r3, r9
 8009c3a:	4639      	mov	r1, r7
 8009c3c:	f7f6 fb2c 	bl	8000298 <__aeabi_dsub>
 8009c40:	462b      	mov	r3, r5
 8009c42:	4622      	mov	r2, r4
 8009c44:	f7f6 fb28 	bl	8000298 <__aeabi_dsub>
 8009c48:	9b02      	ldr	r3, [sp, #8]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009c50:	f6bf af0a 	bge.w	8009a68 <__ieee754_rem_pio2+0x80>
 8009c54:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009c58:	f8ca 3004 	str.w	r3, [sl, #4]
 8009c5c:	f8ca 8000 	str.w	r8, [sl]
 8009c60:	f8ca 0008 	str.w	r0, [sl, #8]
 8009c64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009c68:	f8ca 300c 	str.w	r3, [sl, #12]
 8009c6c:	f1cb 0b00 	rsb	fp, fp, #0
 8009c70:	e6fa      	b.n	8009a68 <__ieee754_rem_pio2+0x80>
 8009c72:	a327      	add	r3, pc, #156	; (adr r3, 8009d10 <__ieee754_rem_pio2+0x328>)
 8009c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c78:	ec51 0b18 	vmov	r0, r1, d8
 8009c7c:	f7f6 fcc4 	bl	8000608 <__aeabi_dmul>
 8009c80:	4604      	mov	r4, r0
 8009c82:	460d      	mov	r5, r1
 8009c84:	4602      	mov	r2, r0
 8009c86:	460b      	mov	r3, r1
 8009c88:	4640      	mov	r0, r8
 8009c8a:	4649      	mov	r1, r9
 8009c8c:	f7f6 fb04 	bl	8000298 <__aeabi_dsub>
 8009c90:	4602      	mov	r2, r0
 8009c92:	460b      	mov	r3, r1
 8009c94:	4606      	mov	r6, r0
 8009c96:	460f      	mov	r7, r1
 8009c98:	4640      	mov	r0, r8
 8009c9a:	4649      	mov	r1, r9
 8009c9c:	f7f6 fafc 	bl	8000298 <__aeabi_dsub>
 8009ca0:	4622      	mov	r2, r4
 8009ca2:	462b      	mov	r3, r5
 8009ca4:	f7f6 faf8 	bl	8000298 <__aeabi_dsub>
 8009ca8:	a31b      	add	r3, pc, #108	; (adr r3, 8009d18 <__ieee754_rem_pio2+0x330>)
 8009caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cae:	4604      	mov	r4, r0
 8009cb0:	460d      	mov	r5, r1
 8009cb2:	ec51 0b18 	vmov	r0, r1, d8
 8009cb6:	f7f6 fca7 	bl	8000608 <__aeabi_dmul>
 8009cba:	4622      	mov	r2, r4
 8009cbc:	462b      	mov	r3, r5
 8009cbe:	f7f6 faeb 	bl	8000298 <__aeabi_dsub>
 8009cc2:	4604      	mov	r4, r0
 8009cc4:	460d      	mov	r5, r1
 8009cc6:	e75f      	b.n	8009b88 <__ieee754_rem_pio2+0x1a0>
 8009cc8:	4b1b      	ldr	r3, [pc, #108]	; (8009d38 <__ieee754_rem_pio2+0x350>)
 8009cca:	4598      	cmp	r8, r3
 8009ccc:	dd36      	ble.n	8009d3c <__ieee754_rem_pio2+0x354>
 8009cce:	ee10 2a10 	vmov	r2, s0
 8009cd2:	462b      	mov	r3, r5
 8009cd4:	4620      	mov	r0, r4
 8009cd6:	4629      	mov	r1, r5
 8009cd8:	f7f6 fade 	bl	8000298 <__aeabi_dsub>
 8009cdc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009ce0:	e9ca 0100 	strd	r0, r1, [sl]
 8009ce4:	e694      	b.n	8009a10 <__ieee754_rem_pio2+0x28>
 8009ce6:	bf00      	nop
 8009ce8:	54400000 	.word	0x54400000
 8009cec:	3ff921fb 	.word	0x3ff921fb
 8009cf0:	1a626331 	.word	0x1a626331
 8009cf4:	3dd0b461 	.word	0x3dd0b461
 8009cf8:	1a600000 	.word	0x1a600000
 8009cfc:	3dd0b461 	.word	0x3dd0b461
 8009d00:	2e037073 	.word	0x2e037073
 8009d04:	3ba3198a 	.word	0x3ba3198a
 8009d08:	6dc9c883 	.word	0x6dc9c883
 8009d0c:	3fe45f30 	.word	0x3fe45f30
 8009d10:	2e000000 	.word	0x2e000000
 8009d14:	3ba3198a 	.word	0x3ba3198a
 8009d18:	252049c1 	.word	0x252049c1
 8009d1c:	397b839a 	.word	0x397b839a
 8009d20:	3fe921fb 	.word	0x3fe921fb
 8009d24:	4002d97b 	.word	0x4002d97b
 8009d28:	3ff921fb 	.word	0x3ff921fb
 8009d2c:	413921fb 	.word	0x413921fb
 8009d30:	3fe00000 	.word	0x3fe00000
 8009d34:	0800b440 	.word	0x0800b440
 8009d38:	7fefffff 	.word	0x7fefffff
 8009d3c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8009d40:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8009d44:	ee10 0a10 	vmov	r0, s0
 8009d48:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8009d4c:	ee10 6a10 	vmov	r6, s0
 8009d50:	460f      	mov	r7, r1
 8009d52:	f7f6 ff09 	bl	8000b68 <__aeabi_d2iz>
 8009d56:	f7f6 fbed 	bl	8000534 <__aeabi_i2d>
 8009d5a:	4602      	mov	r2, r0
 8009d5c:	460b      	mov	r3, r1
 8009d5e:	4630      	mov	r0, r6
 8009d60:	4639      	mov	r1, r7
 8009d62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d66:	f7f6 fa97 	bl	8000298 <__aeabi_dsub>
 8009d6a:	4b22      	ldr	r3, [pc, #136]	; (8009df4 <__ieee754_rem_pio2+0x40c>)
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f7f6 fc4b 	bl	8000608 <__aeabi_dmul>
 8009d72:	460f      	mov	r7, r1
 8009d74:	4606      	mov	r6, r0
 8009d76:	f7f6 fef7 	bl	8000b68 <__aeabi_d2iz>
 8009d7a:	f7f6 fbdb 	bl	8000534 <__aeabi_i2d>
 8009d7e:	4602      	mov	r2, r0
 8009d80:	460b      	mov	r3, r1
 8009d82:	4630      	mov	r0, r6
 8009d84:	4639      	mov	r1, r7
 8009d86:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009d8a:	f7f6 fa85 	bl	8000298 <__aeabi_dsub>
 8009d8e:	4b19      	ldr	r3, [pc, #100]	; (8009df4 <__ieee754_rem_pio2+0x40c>)
 8009d90:	2200      	movs	r2, #0
 8009d92:	f7f6 fc39 	bl	8000608 <__aeabi_dmul>
 8009d96:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009d9a:	ad04      	add	r5, sp, #16
 8009d9c:	f04f 0803 	mov.w	r8, #3
 8009da0:	46a9      	mov	r9, r5
 8009da2:	2600      	movs	r6, #0
 8009da4:	2700      	movs	r7, #0
 8009da6:	4632      	mov	r2, r6
 8009da8:	463b      	mov	r3, r7
 8009daa:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8009dae:	46c3      	mov	fp, r8
 8009db0:	3d08      	subs	r5, #8
 8009db2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8009db6:	f7f6 fe8f 	bl	8000ad8 <__aeabi_dcmpeq>
 8009dba:	2800      	cmp	r0, #0
 8009dbc:	d1f3      	bne.n	8009da6 <__ieee754_rem_pio2+0x3be>
 8009dbe:	4b0e      	ldr	r3, [pc, #56]	; (8009df8 <__ieee754_rem_pio2+0x410>)
 8009dc0:	9301      	str	r3, [sp, #4]
 8009dc2:	2302      	movs	r3, #2
 8009dc4:	9300      	str	r3, [sp, #0]
 8009dc6:	4622      	mov	r2, r4
 8009dc8:	465b      	mov	r3, fp
 8009dca:	4651      	mov	r1, sl
 8009dcc:	4648      	mov	r0, r9
 8009dce:	f000 f993 	bl	800a0f8 <__kernel_rem_pio2>
 8009dd2:	9b02      	ldr	r3, [sp, #8]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	4683      	mov	fp, r0
 8009dd8:	f6bf ae46 	bge.w	8009a68 <__ieee754_rem_pio2+0x80>
 8009ddc:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009de0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009de4:	f8ca 3004 	str.w	r3, [sl, #4]
 8009de8:	f8da 300c 	ldr.w	r3, [sl, #12]
 8009dec:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009df0:	e73a      	b.n	8009c68 <__ieee754_rem_pio2+0x280>
 8009df2:	bf00      	nop
 8009df4:	41700000 	.word	0x41700000
 8009df8:	0800b4c0 	.word	0x0800b4c0

08009dfc <__ieee754_sqrt>:
 8009dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e00:	ec55 4b10 	vmov	r4, r5, d0
 8009e04:	4e56      	ldr	r6, [pc, #344]	; (8009f60 <__ieee754_sqrt+0x164>)
 8009e06:	43ae      	bics	r6, r5
 8009e08:	ee10 0a10 	vmov	r0, s0
 8009e0c:	ee10 3a10 	vmov	r3, s0
 8009e10:	4629      	mov	r1, r5
 8009e12:	462a      	mov	r2, r5
 8009e14:	d110      	bne.n	8009e38 <__ieee754_sqrt+0x3c>
 8009e16:	ee10 2a10 	vmov	r2, s0
 8009e1a:	462b      	mov	r3, r5
 8009e1c:	f7f6 fbf4 	bl	8000608 <__aeabi_dmul>
 8009e20:	4602      	mov	r2, r0
 8009e22:	460b      	mov	r3, r1
 8009e24:	4620      	mov	r0, r4
 8009e26:	4629      	mov	r1, r5
 8009e28:	f7f6 fa38 	bl	800029c <__adddf3>
 8009e2c:	4604      	mov	r4, r0
 8009e2e:	460d      	mov	r5, r1
 8009e30:	ec45 4b10 	vmov	d0, r4, r5
 8009e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e38:	2d00      	cmp	r5, #0
 8009e3a:	dc10      	bgt.n	8009e5e <__ieee754_sqrt+0x62>
 8009e3c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009e40:	4330      	orrs	r0, r6
 8009e42:	d0f5      	beq.n	8009e30 <__ieee754_sqrt+0x34>
 8009e44:	b15d      	cbz	r5, 8009e5e <__ieee754_sqrt+0x62>
 8009e46:	ee10 2a10 	vmov	r2, s0
 8009e4a:	462b      	mov	r3, r5
 8009e4c:	ee10 0a10 	vmov	r0, s0
 8009e50:	f7f6 fa22 	bl	8000298 <__aeabi_dsub>
 8009e54:	4602      	mov	r2, r0
 8009e56:	460b      	mov	r3, r1
 8009e58:	f7f6 fd00 	bl	800085c <__aeabi_ddiv>
 8009e5c:	e7e6      	b.n	8009e2c <__ieee754_sqrt+0x30>
 8009e5e:	1509      	asrs	r1, r1, #20
 8009e60:	d076      	beq.n	8009f50 <__ieee754_sqrt+0x154>
 8009e62:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8009e66:	07ce      	lsls	r6, r1, #31
 8009e68:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8009e6c:	bf5e      	ittt	pl
 8009e6e:	0fda      	lsrpl	r2, r3, #31
 8009e70:	005b      	lslpl	r3, r3, #1
 8009e72:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8009e76:	0fda      	lsrs	r2, r3, #31
 8009e78:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8009e7c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8009e80:	2000      	movs	r0, #0
 8009e82:	106d      	asrs	r5, r5, #1
 8009e84:	005b      	lsls	r3, r3, #1
 8009e86:	f04f 0e16 	mov.w	lr, #22
 8009e8a:	4684      	mov	ip, r0
 8009e8c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009e90:	eb0c 0401 	add.w	r4, ip, r1
 8009e94:	4294      	cmp	r4, r2
 8009e96:	bfde      	ittt	le
 8009e98:	1b12      	suble	r2, r2, r4
 8009e9a:	eb04 0c01 	addle.w	ip, r4, r1
 8009e9e:	1840      	addle	r0, r0, r1
 8009ea0:	0052      	lsls	r2, r2, #1
 8009ea2:	f1be 0e01 	subs.w	lr, lr, #1
 8009ea6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8009eaa:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009eae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009eb2:	d1ed      	bne.n	8009e90 <__ieee754_sqrt+0x94>
 8009eb4:	4671      	mov	r1, lr
 8009eb6:	2720      	movs	r7, #32
 8009eb8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009ebc:	4562      	cmp	r2, ip
 8009ebe:	eb04 060e 	add.w	r6, r4, lr
 8009ec2:	dc02      	bgt.n	8009eca <__ieee754_sqrt+0xce>
 8009ec4:	d113      	bne.n	8009eee <__ieee754_sqrt+0xf2>
 8009ec6:	429e      	cmp	r6, r3
 8009ec8:	d811      	bhi.n	8009eee <__ieee754_sqrt+0xf2>
 8009eca:	2e00      	cmp	r6, #0
 8009ecc:	eb06 0e04 	add.w	lr, r6, r4
 8009ed0:	da43      	bge.n	8009f5a <__ieee754_sqrt+0x15e>
 8009ed2:	f1be 0f00 	cmp.w	lr, #0
 8009ed6:	db40      	blt.n	8009f5a <__ieee754_sqrt+0x15e>
 8009ed8:	f10c 0801 	add.w	r8, ip, #1
 8009edc:	eba2 020c 	sub.w	r2, r2, ip
 8009ee0:	429e      	cmp	r6, r3
 8009ee2:	bf88      	it	hi
 8009ee4:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8009ee8:	1b9b      	subs	r3, r3, r6
 8009eea:	4421      	add	r1, r4
 8009eec:	46c4      	mov	ip, r8
 8009eee:	0052      	lsls	r2, r2, #1
 8009ef0:	3f01      	subs	r7, #1
 8009ef2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8009ef6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009efa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009efe:	d1dd      	bne.n	8009ebc <__ieee754_sqrt+0xc0>
 8009f00:	4313      	orrs	r3, r2
 8009f02:	d006      	beq.n	8009f12 <__ieee754_sqrt+0x116>
 8009f04:	1c4c      	adds	r4, r1, #1
 8009f06:	bf13      	iteet	ne
 8009f08:	3101      	addne	r1, #1
 8009f0a:	3001      	addeq	r0, #1
 8009f0c:	4639      	moveq	r1, r7
 8009f0e:	f021 0101 	bicne.w	r1, r1, #1
 8009f12:	1043      	asrs	r3, r0, #1
 8009f14:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009f18:	0849      	lsrs	r1, r1, #1
 8009f1a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009f1e:	07c2      	lsls	r2, r0, #31
 8009f20:	bf48      	it	mi
 8009f22:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8009f26:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8009f2a:	460c      	mov	r4, r1
 8009f2c:	463d      	mov	r5, r7
 8009f2e:	e77f      	b.n	8009e30 <__ieee754_sqrt+0x34>
 8009f30:	0ada      	lsrs	r2, r3, #11
 8009f32:	3815      	subs	r0, #21
 8009f34:	055b      	lsls	r3, r3, #21
 8009f36:	2a00      	cmp	r2, #0
 8009f38:	d0fa      	beq.n	8009f30 <__ieee754_sqrt+0x134>
 8009f3a:	02d7      	lsls	r7, r2, #11
 8009f3c:	d50a      	bpl.n	8009f54 <__ieee754_sqrt+0x158>
 8009f3e:	f1c1 0420 	rsb	r4, r1, #32
 8009f42:	fa23 f404 	lsr.w	r4, r3, r4
 8009f46:	1e4d      	subs	r5, r1, #1
 8009f48:	408b      	lsls	r3, r1
 8009f4a:	4322      	orrs	r2, r4
 8009f4c:	1b41      	subs	r1, r0, r5
 8009f4e:	e788      	b.n	8009e62 <__ieee754_sqrt+0x66>
 8009f50:	4608      	mov	r0, r1
 8009f52:	e7f0      	b.n	8009f36 <__ieee754_sqrt+0x13a>
 8009f54:	0052      	lsls	r2, r2, #1
 8009f56:	3101      	adds	r1, #1
 8009f58:	e7ef      	b.n	8009f3a <__ieee754_sqrt+0x13e>
 8009f5a:	46e0      	mov	r8, ip
 8009f5c:	e7be      	b.n	8009edc <__ieee754_sqrt+0xe0>
 8009f5e:	bf00      	nop
 8009f60:	7ff00000 	.word	0x7ff00000
 8009f64:	00000000 	.word	0x00000000

08009f68 <__kernel_cos>:
 8009f68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f6c:	ec57 6b10 	vmov	r6, r7, d0
 8009f70:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009f74:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8009f78:	ed8d 1b00 	vstr	d1, [sp]
 8009f7c:	da07      	bge.n	8009f8e <__kernel_cos+0x26>
 8009f7e:	ee10 0a10 	vmov	r0, s0
 8009f82:	4639      	mov	r1, r7
 8009f84:	f7f6 fdf0 	bl	8000b68 <__aeabi_d2iz>
 8009f88:	2800      	cmp	r0, #0
 8009f8a:	f000 8088 	beq.w	800a09e <__kernel_cos+0x136>
 8009f8e:	4632      	mov	r2, r6
 8009f90:	463b      	mov	r3, r7
 8009f92:	4630      	mov	r0, r6
 8009f94:	4639      	mov	r1, r7
 8009f96:	f7f6 fb37 	bl	8000608 <__aeabi_dmul>
 8009f9a:	4b51      	ldr	r3, [pc, #324]	; (800a0e0 <__kernel_cos+0x178>)
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	4604      	mov	r4, r0
 8009fa0:	460d      	mov	r5, r1
 8009fa2:	f7f6 fb31 	bl	8000608 <__aeabi_dmul>
 8009fa6:	a340      	add	r3, pc, #256	; (adr r3, 800a0a8 <__kernel_cos+0x140>)
 8009fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fac:	4682      	mov	sl, r0
 8009fae:	468b      	mov	fp, r1
 8009fb0:	4620      	mov	r0, r4
 8009fb2:	4629      	mov	r1, r5
 8009fb4:	f7f6 fb28 	bl	8000608 <__aeabi_dmul>
 8009fb8:	a33d      	add	r3, pc, #244	; (adr r3, 800a0b0 <__kernel_cos+0x148>)
 8009fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fbe:	f7f6 f96d 	bl	800029c <__adddf3>
 8009fc2:	4622      	mov	r2, r4
 8009fc4:	462b      	mov	r3, r5
 8009fc6:	f7f6 fb1f 	bl	8000608 <__aeabi_dmul>
 8009fca:	a33b      	add	r3, pc, #236	; (adr r3, 800a0b8 <__kernel_cos+0x150>)
 8009fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd0:	f7f6 f962 	bl	8000298 <__aeabi_dsub>
 8009fd4:	4622      	mov	r2, r4
 8009fd6:	462b      	mov	r3, r5
 8009fd8:	f7f6 fb16 	bl	8000608 <__aeabi_dmul>
 8009fdc:	a338      	add	r3, pc, #224	; (adr r3, 800a0c0 <__kernel_cos+0x158>)
 8009fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe2:	f7f6 f95b 	bl	800029c <__adddf3>
 8009fe6:	4622      	mov	r2, r4
 8009fe8:	462b      	mov	r3, r5
 8009fea:	f7f6 fb0d 	bl	8000608 <__aeabi_dmul>
 8009fee:	a336      	add	r3, pc, #216	; (adr r3, 800a0c8 <__kernel_cos+0x160>)
 8009ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff4:	f7f6 f950 	bl	8000298 <__aeabi_dsub>
 8009ff8:	4622      	mov	r2, r4
 8009ffa:	462b      	mov	r3, r5
 8009ffc:	f7f6 fb04 	bl	8000608 <__aeabi_dmul>
 800a000:	a333      	add	r3, pc, #204	; (adr r3, 800a0d0 <__kernel_cos+0x168>)
 800a002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a006:	f7f6 f949 	bl	800029c <__adddf3>
 800a00a:	4622      	mov	r2, r4
 800a00c:	462b      	mov	r3, r5
 800a00e:	f7f6 fafb 	bl	8000608 <__aeabi_dmul>
 800a012:	4622      	mov	r2, r4
 800a014:	462b      	mov	r3, r5
 800a016:	f7f6 faf7 	bl	8000608 <__aeabi_dmul>
 800a01a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a01e:	4604      	mov	r4, r0
 800a020:	460d      	mov	r5, r1
 800a022:	4630      	mov	r0, r6
 800a024:	4639      	mov	r1, r7
 800a026:	f7f6 faef 	bl	8000608 <__aeabi_dmul>
 800a02a:	460b      	mov	r3, r1
 800a02c:	4602      	mov	r2, r0
 800a02e:	4629      	mov	r1, r5
 800a030:	4620      	mov	r0, r4
 800a032:	f7f6 f931 	bl	8000298 <__aeabi_dsub>
 800a036:	4b2b      	ldr	r3, [pc, #172]	; (800a0e4 <__kernel_cos+0x17c>)
 800a038:	4598      	cmp	r8, r3
 800a03a:	4606      	mov	r6, r0
 800a03c:	460f      	mov	r7, r1
 800a03e:	dc10      	bgt.n	800a062 <__kernel_cos+0xfa>
 800a040:	4602      	mov	r2, r0
 800a042:	460b      	mov	r3, r1
 800a044:	4650      	mov	r0, sl
 800a046:	4659      	mov	r1, fp
 800a048:	f7f6 f926 	bl	8000298 <__aeabi_dsub>
 800a04c:	460b      	mov	r3, r1
 800a04e:	4926      	ldr	r1, [pc, #152]	; (800a0e8 <__kernel_cos+0x180>)
 800a050:	4602      	mov	r2, r0
 800a052:	2000      	movs	r0, #0
 800a054:	f7f6 f920 	bl	8000298 <__aeabi_dsub>
 800a058:	ec41 0b10 	vmov	d0, r0, r1
 800a05c:	b003      	add	sp, #12
 800a05e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a062:	4b22      	ldr	r3, [pc, #136]	; (800a0ec <__kernel_cos+0x184>)
 800a064:	4920      	ldr	r1, [pc, #128]	; (800a0e8 <__kernel_cos+0x180>)
 800a066:	4598      	cmp	r8, r3
 800a068:	bfcc      	ite	gt
 800a06a:	4d21      	ldrgt	r5, [pc, #132]	; (800a0f0 <__kernel_cos+0x188>)
 800a06c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800a070:	2400      	movs	r4, #0
 800a072:	4622      	mov	r2, r4
 800a074:	462b      	mov	r3, r5
 800a076:	2000      	movs	r0, #0
 800a078:	f7f6 f90e 	bl	8000298 <__aeabi_dsub>
 800a07c:	4622      	mov	r2, r4
 800a07e:	4680      	mov	r8, r0
 800a080:	4689      	mov	r9, r1
 800a082:	462b      	mov	r3, r5
 800a084:	4650      	mov	r0, sl
 800a086:	4659      	mov	r1, fp
 800a088:	f7f6 f906 	bl	8000298 <__aeabi_dsub>
 800a08c:	4632      	mov	r2, r6
 800a08e:	463b      	mov	r3, r7
 800a090:	f7f6 f902 	bl	8000298 <__aeabi_dsub>
 800a094:	4602      	mov	r2, r0
 800a096:	460b      	mov	r3, r1
 800a098:	4640      	mov	r0, r8
 800a09a:	4649      	mov	r1, r9
 800a09c:	e7da      	b.n	800a054 <__kernel_cos+0xec>
 800a09e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800a0d8 <__kernel_cos+0x170>
 800a0a2:	e7db      	b.n	800a05c <__kernel_cos+0xf4>
 800a0a4:	f3af 8000 	nop.w
 800a0a8:	be8838d4 	.word	0xbe8838d4
 800a0ac:	bda8fae9 	.word	0xbda8fae9
 800a0b0:	bdb4b1c4 	.word	0xbdb4b1c4
 800a0b4:	3e21ee9e 	.word	0x3e21ee9e
 800a0b8:	809c52ad 	.word	0x809c52ad
 800a0bc:	3e927e4f 	.word	0x3e927e4f
 800a0c0:	19cb1590 	.word	0x19cb1590
 800a0c4:	3efa01a0 	.word	0x3efa01a0
 800a0c8:	16c15177 	.word	0x16c15177
 800a0cc:	3f56c16c 	.word	0x3f56c16c
 800a0d0:	5555554c 	.word	0x5555554c
 800a0d4:	3fa55555 	.word	0x3fa55555
 800a0d8:	00000000 	.word	0x00000000
 800a0dc:	3ff00000 	.word	0x3ff00000
 800a0e0:	3fe00000 	.word	0x3fe00000
 800a0e4:	3fd33332 	.word	0x3fd33332
 800a0e8:	3ff00000 	.word	0x3ff00000
 800a0ec:	3fe90000 	.word	0x3fe90000
 800a0f0:	3fd20000 	.word	0x3fd20000
 800a0f4:	00000000 	.word	0x00000000

0800a0f8 <__kernel_rem_pio2>:
 800a0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0fc:	ed2d 8b02 	vpush	{d8}
 800a100:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800a104:	f112 0f14 	cmn.w	r2, #20
 800a108:	9308      	str	r3, [sp, #32]
 800a10a:	9101      	str	r1, [sp, #4]
 800a10c:	4bc6      	ldr	r3, [pc, #792]	; (800a428 <__kernel_rem_pio2+0x330>)
 800a10e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800a110:	9009      	str	r0, [sp, #36]	; 0x24
 800a112:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a116:	9304      	str	r3, [sp, #16]
 800a118:	9b08      	ldr	r3, [sp, #32]
 800a11a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800a11e:	bfa8      	it	ge
 800a120:	1ed4      	subge	r4, r2, #3
 800a122:	9306      	str	r3, [sp, #24]
 800a124:	bfb2      	itee	lt
 800a126:	2400      	movlt	r4, #0
 800a128:	2318      	movge	r3, #24
 800a12a:	fb94 f4f3 	sdivge	r4, r4, r3
 800a12e:	f06f 0317 	mvn.w	r3, #23
 800a132:	fb04 3303 	mla	r3, r4, r3, r3
 800a136:	eb03 0a02 	add.w	sl, r3, r2
 800a13a:	9b04      	ldr	r3, [sp, #16]
 800a13c:	9a06      	ldr	r2, [sp, #24]
 800a13e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800a418 <__kernel_rem_pio2+0x320>
 800a142:	eb03 0802 	add.w	r8, r3, r2
 800a146:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a148:	1aa7      	subs	r7, r4, r2
 800a14a:	ae20      	add	r6, sp, #128	; 0x80
 800a14c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a150:	2500      	movs	r5, #0
 800a152:	4545      	cmp	r5, r8
 800a154:	dd18      	ble.n	800a188 <__kernel_rem_pio2+0x90>
 800a156:	9b08      	ldr	r3, [sp, #32]
 800a158:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800a15c:	aa20      	add	r2, sp, #128	; 0x80
 800a15e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800a418 <__kernel_rem_pio2+0x320>
 800a162:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a166:	f1c3 0301 	rsb	r3, r3, #1
 800a16a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800a16e:	9307      	str	r3, [sp, #28]
 800a170:	9b07      	ldr	r3, [sp, #28]
 800a172:	9a04      	ldr	r2, [sp, #16]
 800a174:	4443      	add	r3, r8
 800a176:	429a      	cmp	r2, r3
 800a178:	db2f      	blt.n	800a1da <__kernel_rem_pio2+0xe2>
 800a17a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a17e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a182:	462f      	mov	r7, r5
 800a184:	2600      	movs	r6, #0
 800a186:	e01b      	b.n	800a1c0 <__kernel_rem_pio2+0xc8>
 800a188:	42ef      	cmn	r7, r5
 800a18a:	d407      	bmi.n	800a19c <__kernel_rem_pio2+0xa4>
 800a18c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a190:	f7f6 f9d0 	bl	8000534 <__aeabi_i2d>
 800a194:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a198:	3501      	adds	r5, #1
 800a19a:	e7da      	b.n	800a152 <__kernel_rem_pio2+0x5a>
 800a19c:	ec51 0b18 	vmov	r0, r1, d8
 800a1a0:	e7f8      	b.n	800a194 <__kernel_rem_pio2+0x9c>
 800a1a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a1a6:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a1aa:	f7f6 fa2d 	bl	8000608 <__aeabi_dmul>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	460b      	mov	r3, r1
 800a1b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1b6:	f7f6 f871 	bl	800029c <__adddf3>
 800a1ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1be:	3601      	adds	r6, #1
 800a1c0:	9b06      	ldr	r3, [sp, #24]
 800a1c2:	429e      	cmp	r6, r3
 800a1c4:	f1a7 0708 	sub.w	r7, r7, #8
 800a1c8:	ddeb      	ble.n	800a1a2 <__kernel_rem_pio2+0xaa>
 800a1ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a1ce:	3508      	adds	r5, #8
 800a1d0:	ecab 7b02 	vstmia	fp!, {d7}
 800a1d4:	f108 0801 	add.w	r8, r8, #1
 800a1d8:	e7ca      	b.n	800a170 <__kernel_rem_pio2+0x78>
 800a1da:	9b04      	ldr	r3, [sp, #16]
 800a1dc:	aa0c      	add	r2, sp, #48	; 0x30
 800a1de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a1e2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a1e4:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a1e6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a1ea:	9c04      	ldr	r4, [sp, #16]
 800a1ec:	930a      	str	r3, [sp, #40]	; 0x28
 800a1ee:	ab98      	add	r3, sp, #608	; 0x260
 800a1f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a1f4:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800a1f8:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800a1fc:	f8cd b008 	str.w	fp, [sp, #8]
 800a200:	4625      	mov	r5, r4
 800a202:	2d00      	cmp	r5, #0
 800a204:	dc78      	bgt.n	800a2f8 <__kernel_rem_pio2+0x200>
 800a206:	ec47 6b10 	vmov	d0, r6, r7
 800a20a:	4650      	mov	r0, sl
 800a20c:	f000 fda8 	bl	800ad60 <scalbn>
 800a210:	ec57 6b10 	vmov	r6, r7, d0
 800a214:	2200      	movs	r2, #0
 800a216:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a21a:	ee10 0a10 	vmov	r0, s0
 800a21e:	4639      	mov	r1, r7
 800a220:	f7f6 f9f2 	bl	8000608 <__aeabi_dmul>
 800a224:	ec41 0b10 	vmov	d0, r0, r1
 800a228:	f000 fd12 	bl	800ac50 <floor>
 800a22c:	4b7f      	ldr	r3, [pc, #508]	; (800a42c <__kernel_rem_pio2+0x334>)
 800a22e:	ec51 0b10 	vmov	r0, r1, d0
 800a232:	2200      	movs	r2, #0
 800a234:	f7f6 f9e8 	bl	8000608 <__aeabi_dmul>
 800a238:	4602      	mov	r2, r0
 800a23a:	460b      	mov	r3, r1
 800a23c:	4630      	mov	r0, r6
 800a23e:	4639      	mov	r1, r7
 800a240:	f7f6 f82a 	bl	8000298 <__aeabi_dsub>
 800a244:	460f      	mov	r7, r1
 800a246:	4606      	mov	r6, r0
 800a248:	f7f6 fc8e 	bl	8000b68 <__aeabi_d2iz>
 800a24c:	9007      	str	r0, [sp, #28]
 800a24e:	f7f6 f971 	bl	8000534 <__aeabi_i2d>
 800a252:	4602      	mov	r2, r0
 800a254:	460b      	mov	r3, r1
 800a256:	4630      	mov	r0, r6
 800a258:	4639      	mov	r1, r7
 800a25a:	f7f6 f81d 	bl	8000298 <__aeabi_dsub>
 800a25e:	f1ba 0f00 	cmp.w	sl, #0
 800a262:	4606      	mov	r6, r0
 800a264:	460f      	mov	r7, r1
 800a266:	dd70      	ble.n	800a34a <__kernel_rem_pio2+0x252>
 800a268:	1e62      	subs	r2, r4, #1
 800a26a:	ab0c      	add	r3, sp, #48	; 0x30
 800a26c:	9d07      	ldr	r5, [sp, #28]
 800a26e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a272:	f1ca 0118 	rsb	r1, sl, #24
 800a276:	fa40 f301 	asr.w	r3, r0, r1
 800a27a:	441d      	add	r5, r3
 800a27c:	408b      	lsls	r3, r1
 800a27e:	1ac0      	subs	r0, r0, r3
 800a280:	ab0c      	add	r3, sp, #48	; 0x30
 800a282:	9507      	str	r5, [sp, #28]
 800a284:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a288:	f1ca 0317 	rsb	r3, sl, #23
 800a28c:	fa40 f303 	asr.w	r3, r0, r3
 800a290:	9302      	str	r3, [sp, #8]
 800a292:	9b02      	ldr	r3, [sp, #8]
 800a294:	2b00      	cmp	r3, #0
 800a296:	dd66      	ble.n	800a366 <__kernel_rem_pio2+0x26e>
 800a298:	9b07      	ldr	r3, [sp, #28]
 800a29a:	2200      	movs	r2, #0
 800a29c:	3301      	adds	r3, #1
 800a29e:	9307      	str	r3, [sp, #28]
 800a2a0:	4615      	mov	r5, r2
 800a2a2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a2a6:	4294      	cmp	r4, r2
 800a2a8:	f300 8099 	bgt.w	800a3de <__kernel_rem_pio2+0x2e6>
 800a2ac:	f1ba 0f00 	cmp.w	sl, #0
 800a2b0:	dd07      	ble.n	800a2c2 <__kernel_rem_pio2+0x1ca>
 800a2b2:	f1ba 0f01 	cmp.w	sl, #1
 800a2b6:	f000 80a5 	beq.w	800a404 <__kernel_rem_pio2+0x30c>
 800a2ba:	f1ba 0f02 	cmp.w	sl, #2
 800a2be:	f000 80c1 	beq.w	800a444 <__kernel_rem_pio2+0x34c>
 800a2c2:	9b02      	ldr	r3, [sp, #8]
 800a2c4:	2b02      	cmp	r3, #2
 800a2c6:	d14e      	bne.n	800a366 <__kernel_rem_pio2+0x26e>
 800a2c8:	4632      	mov	r2, r6
 800a2ca:	463b      	mov	r3, r7
 800a2cc:	4958      	ldr	r1, [pc, #352]	; (800a430 <__kernel_rem_pio2+0x338>)
 800a2ce:	2000      	movs	r0, #0
 800a2d0:	f7f5 ffe2 	bl	8000298 <__aeabi_dsub>
 800a2d4:	4606      	mov	r6, r0
 800a2d6:	460f      	mov	r7, r1
 800a2d8:	2d00      	cmp	r5, #0
 800a2da:	d044      	beq.n	800a366 <__kernel_rem_pio2+0x26e>
 800a2dc:	4650      	mov	r0, sl
 800a2de:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800a420 <__kernel_rem_pio2+0x328>
 800a2e2:	f000 fd3d 	bl	800ad60 <scalbn>
 800a2e6:	4630      	mov	r0, r6
 800a2e8:	4639      	mov	r1, r7
 800a2ea:	ec53 2b10 	vmov	r2, r3, d0
 800a2ee:	f7f5 ffd3 	bl	8000298 <__aeabi_dsub>
 800a2f2:	4606      	mov	r6, r0
 800a2f4:	460f      	mov	r7, r1
 800a2f6:	e036      	b.n	800a366 <__kernel_rem_pio2+0x26e>
 800a2f8:	4b4e      	ldr	r3, [pc, #312]	; (800a434 <__kernel_rem_pio2+0x33c>)
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	4639      	mov	r1, r7
 800a300:	f7f6 f982 	bl	8000608 <__aeabi_dmul>
 800a304:	f7f6 fc30 	bl	8000b68 <__aeabi_d2iz>
 800a308:	f7f6 f914 	bl	8000534 <__aeabi_i2d>
 800a30c:	4b4a      	ldr	r3, [pc, #296]	; (800a438 <__kernel_rem_pio2+0x340>)
 800a30e:	2200      	movs	r2, #0
 800a310:	4680      	mov	r8, r0
 800a312:	4689      	mov	r9, r1
 800a314:	f7f6 f978 	bl	8000608 <__aeabi_dmul>
 800a318:	4602      	mov	r2, r0
 800a31a:	460b      	mov	r3, r1
 800a31c:	4630      	mov	r0, r6
 800a31e:	4639      	mov	r1, r7
 800a320:	f7f5 ffba 	bl	8000298 <__aeabi_dsub>
 800a324:	f7f6 fc20 	bl	8000b68 <__aeabi_d2iz>
 800a328:	9b02      	ldr	r3, [sp, #8]
 800a32a:	f843 0b04 	str.w	r0, [r3], #4
 800a32e:	3d01      	subs	r5, #1
 800a330:	9302      	str	r3, [sp, #8]
 800a332:	ab70      	add	r3, sp, #448	; 0x1c0
 800a334:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33c:	4640      	mov	r0, r8
 800a33e:	4649      	mov	r1, r9
 800a340:	f7f5 ffac 	bl	800029c <__adddf3>
 800a344:	4606      	mov	r6, r0
 800a346:	460f      	mov	r7, r1
 800a348:	e75b      	b.n	800a202 <__kernel_rem_pio2+0x10a>
 800a34a:	d105      	bne.n	800a358 <__kernel_rem_pio2+0x260>
 800a34c:	1e63      	subs	r3, r4, #1
 800a34e:	aa0c      	add	r2, sp, #48	; 0x30
 800a350:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a354:	15c3      	asrs	r3, r0, #23
 800a356:	e79b      	b.n	800a290 <__kernel_rem_pio2+0x198>
 800a358:	4b38      	ldr	r3, [pc, #224]	; (800a43c <__kernel_rem_pio2+0x344>)
 800a35a:	2200      	movs	r2, #0
 800a35c:	f7f6 fbda 	bl	8000b14 <__aeabi_dcmpge>
 800a360:	2800      	cmp	r0, #0
 800a362:	d139      	bne.n	800a3d8 <__kernel_rem_pio2+0x2e0>
 800a364:	9002      	str	r0, [sp, #8]
 800a366:	2200      	movs	r2, #0
 800a368:	2300      	movs	r3, #0
 800a36a:	4630      	mov	r0, r6
 800a36c:	4639      	mov	r1, r7
 800a36e:	f7f6 fbb3 	bl	8000ad8 <__aeabi_dcmpeq>
 800a372:	2800      	cmp	r0, #0
 800a374:	f000 80b4 	beq.w	800a4e0 <__kernel_rem_pio2+0x3e8>
 800a378:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 800a37c:	465b      	mov	r3, fp
 800a37e:	2200      	movs	r2, #0
 800a380:	9904      	ldr	r1, [sp, #16]
 800a382:	428b      	cmp	r3, r1
 800a384:	da65      	bge.n	800a452 <__kernel_rem_pio2+0x35a>
 800a386:	2a00      	cmp	r2, #0
 800a388:	d07b      	beq.n	800a482 <__kernel_rem_pio2+0x38a>
 800a38a:	ab0c      	add	r3, sp, #48	; 0x30
 800a38c:	f1aa 0a18 	sub.w	sl, sl, #24
 800a390:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800a394:	2b00      	cmp	r3, #0
 800a396:	f000 80a0 	beq.w	800a4da <__kernel_rem_pio2+0x3e2>
 800a39a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800a420 <__kernel_rem_pio2+0x328>
 800a39e:	4650      	mov	r0, sl
 800a3a0:	f000 fcde 	bl	800ad60 <scalbn>
 800a3a4:	4f23      	ldr	r7, [pc, #140]	; (800a434 <__kernel_rem_pio2+0x33c>)
 800a3a6:	ec55 4b10 	vmov	r4, r5, d0
 800a3aa:	46d8      	mov	r8, fp
 800a3ac:	2600      	movs	r6, #0
 800a3ae:	f1b8 0f00 	cmp.w	r8, #0
 800a3b2:	f280 80cf 	bge.w	800a554 <__kernel_rem_pio2+0x45c>
 800a3b6:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800a418 <__kernel_rem_pio2+0x320>
 800a3ba:	465f      	mov	r7, fp
 800a3bc:	f04f 0800 	mov.w	r8, #0
 800a3c0:	2f00      	cmp	r7, #0
 800a3c2:	f2c0 80fd 	blt.w	800a5c0 <__kernel_rem_pio2+0x4c8>
 800a3c6:	ab70      	add	r3, sp, #448	; 0x1c0
 800a3c8:	f8df a074 	ldr.w	sl, [pc, #116]	; 800a440 <__kernel_rem_pio2+0x348>
 800a3cc:	ec55 4b18 	vmov	r4, r5, d8
 800a3d0:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800a3d4:	2600      	movs	r6, #0
 800a3d6:	e0e5      	b.n	800a5a4 <__kernel_rem_pio2+0x4ac>
 800a3d8:	2302      	movs	r3, #2
 800a3da:	9302      	str	r3, [sp, #8]
 800a3dc:	e75c      	b.n	800a298 <__kernel_rem_pio2+0x1a0>
 800a3de:	f8db 3000 	ldr.w	r3, [fp]
 800a3e2:	b955      	cbnz	r5, 800a3fa <__kernel_rem_pio2+0x302>
 800a3e4:	b123      	cbz	r3, 800a3f0 <__kernel_rem_pio2+0x2f8>
 800a3e6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a3ea:	f8cb 3000 	str.w	r3, [fp]
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	3201      	adds	r2, #1
 800a3f2:	f10b 0b04 	add.w	fp, fp, #4
 800a3f6:	461d      	mov	r5, r3
 800a3f8:	e755      	b.n	800a2a6 <__kernel_rem_pio2+0x1ae>
 800a3fa:	1acb      	subs	r3, r1, r3
 800a3fc:	f8cb 3000 	str.w	r3, [fp]
 800a400:	462b      	mov	r3, r5
 800a402:	e7f5      	b.n	800a3f0 <__kernel_rem_pio2+0x2f8>
 800a404:	1e62      	subs	r2, r4, #1
 800a406:	ab0c      	add	r3, sp, #48	; 0x30
 800a408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a40c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a410:	a90c      	add	r1, sp, #48	; 0x30
 800a412:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a416:	e754      	b.n	800a2c2 <__kernel_rem_pio2+0x1ca>
	...
 800a424:	3ff00000 	.word	0x3ff00000
 800a428:	0800b608 	.word	0x0800b608
 800a42c:	40200000 	.word	0x40200000
 800a430:	3ff00000 	.word	0x3ff00000
 800a434:	3e700000 	.word	0x3e700000
 800a438:	41700000 	.word	0x41700000
 800a43c:	3fe00000 	.word	0x3fe00000
 800a440:	0800b5c8 	.word	0x0800b5c8
 800a444:	1e62      	subs	r2, r4, #1
 800a446:	ab0c      	add	r3, sp, #48	; 0x30
 800a448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a44c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a450:	e7de      	b.n	800a410 <__kernel_rem_pio2+0x318>
 800a452:	a90c      	add	r1, sp, #48	; 0x30
 800a454:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a458:	3b01      	subs	r3, #1
 800a45a:	430a      	orrs	r2, r1
 800a45c:	e790      	b.n	800a380 <__kernel_rem_pio2+0x288>
 800a45e:	3301      	adds	r3, #1
 800a460:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a464:	2900      	cmp	r1, #0
 800a466:	d0fa      	beq.n	800a45e <__kernel_rem_pio2+0x366>
 800a468:	9a08      	ldr	r2, [sp, #32]
 800a46a:	18e3      	adds	r3, r4, r3
 800a46c:	18a6      	adds	r6, r4, r2
 800a46e:	aa20      	add	r2, sp, #128	; 0x80
 800a470:	1c65      	adds	r5, r4, #1
 800a472:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a476:	9302      	str	r3, [sp, #8]
 800a478:	9b02      	ldr	r3, [sp, #8]
 800a47a:	42ab      	cmp	r3, r5
 800a47c:	da04      	bge.n	800a488 <__kernel_rem_pio2+0x390>
 800a47e:	461c      	mov	r4, r3
 800a480:	e6b5      	b.n	800a1ee <__kernel_rem_pio2+0xf6>
 800a482:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a484:	2301      	movs	r3, #1
 800a486:	e7eb      	b.n	800a460 <__kernel_rem_pio2+0x368>
 800a488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a48a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a48e:	f7f6 f851 	bl	8000534 <__aeabi_i2d>
 800a492:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a498:	46b3      	mov	fp, r6
 800a49a:	461c      	mov	r4, r3
 800a49c:	2700      	movs	r7, #0
 800a49e:	f04f 0800 	mov.w	r8, #0
 800a4a2:	f04f 0900 	mov.w	r9, #0
 800a4a6:	9b06      	ldr	r3, [sp, #24]
 800a4a8:	429f      	cmp	r7, r3
 800a4aa:	dd06      	ble.n	800a4ba <__kernel_rem_pio2+0x3c2>
 800a4ac:	ab70      	add	r3, sp, #448	; 0x1c0
 800a4ae:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a4b2:	e9c3 8900 	strd	r8, r9, [r3]
 800a4b6:	3501      	adds	r5, #1
 800a4b8:	e7de      	b.n	800a478 <__kernel_rem_pio2+0x380>
 800a4ba:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a4be:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a4c2:	f7f6 f8a1 	bl	8000608 <__aeabi_dmul>
 800a4c6:	4602      	mov	r2, r0
 800a4c8:	460b      	mov	r3, r1
 800a4ca:	4640      	mov	r0, r8
 800a4cc:	4649      	mov	r1, r9
 800a4ce:	f7f5 fee5 	bl	800029c <__adddf3>
 800a4d2:	3701      	adds	r7, #1
 800a4d4:	4680      	mov	r8, r0
 800a4d6:	4689      	mov	r9, r1
 800a4d8:	e7e5      	b.n	800a4a6 <__kernel_rem_pio2+0x3ae>
 800a4da:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a4de:	e754      	b.n	800a38a <__kernel_rem_pio2+0x292>
 800a4e0:	ec47 6b10 	vmov	d0, r6, r7
 800a4e4:	f1ca 0000 	rsb	r0, sl, #0
 800a4e8:	f000 fc3a 	bl	800ad60 <scalbn>
 800a4ec:	ec57 6b10 	vmov	r6, r7, d0
 800a4f0:	4b9f      	ldr	r3, [pc, #636]	; (800a770 <__kernel_rem_pio2+0x678>)
 800a4f2:	ee10 0a10 	vmov	r0, s0
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	4639      	mov	r1, r7
 800a4fa:	f7f6 fb0b 	bl	8000b14 <__aeabi_dcmpge>
 800a4fe:	b300      	cbz	r0, 800a542 <__kernel_rem_pio2+0x44a>
 800a500:	4b9c      	ldr	r3, [pc, #624]	; (800a774 <__kernel_rem_pio2+0x67c>)
 800a502:	2200      	movs	r2, #0
 800a504:	4630      	mov	r0, r6
 800a506:	4639      	mov	r1, r7
 800a508:	f7f6 f87e 	bl	8000608 <__aeabi_dmul>
 800a50c:	f7f6 fb2c 	bl	8000b68 <__aeabi_d2iz>
 800a510:	4605      	mov	r5, r0
 800a512:	f7f6 f80f 	bl	8000534 <__aeabi_i2d>
 800a516:	4b96      	ldr	r3, [pc, #600]	; (800a770 <__kernel_rem_pio2+0x678>)
 800a518:	2200      	movs	r2, #0
 800a51a:	f7f6 f875 	bl	8000608 <__aeabi_dmul>
 800a51e:	460b      	mov	r3, r1
 800a520:	4602      	mov	r2, r0
 800a522:	4639      	mov	r1, r7
 800a524:	4630      	mov	r0, r6
 800a526:	f7f5 feb7 	bl	8000298 <__aeabi_dsub>
 800a52a:	f7f6 fb1d 	bl	8000b68 <__aeabi_d2iz>
 800a52e:	f104 0b01 	add.w	fp, r4, #1
 800a532:	ab0c      	add	r3, sp, #48	; 0x30
 800a534:	f10a 0a18 	add.w	sl, sl, #24
 800a538:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a53c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800a540:	e72b      	b.n	800a39a <__kernel_rem_pio2+0x2a2>
 800a542:	4630      	mov	r0, r6
 800a544:	4639      	mov	r1, r7
 800a546:	f7f6 fb0f 	bl	8000b68 <__aeabi_d2iz>
 800a54a:	ab0c      	add	r3, sp, #48	; 0x30
 800a54c:	46a3      	mov	fp, r4
 800a54e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a552:	e722      	b.n	800a39a <__kernel_rem_pio2+0x2a2>
 800a554:	ab70      	add	r3, sp, #448	; 0x1c0
 800a556:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800a55a:	ab0c      	add	r3, sp, #48	; 0x30
 800a55c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a560:	f7f5 ffe8 	bl	8000534 <__aeabi_i2d>
 800a564:	4622      	mov	r2, r4
 800a566:	462b      	mov	r3, r5
 800a568:	f7f6 f84e 	bl	8000608 <__aeabi_dmul>
 800a56c:	4632      	mov	r2, r6
 800a56e:	e9c9 0100 	strd	r0, r1, [r9]
 800a572:	463b      	mov	r3, r7
 800a574:	4620      	mov	r0, r4
 800a576:	4629      	mov	r1, r5
 800a578:	f7f6 f846 	bl	8000608 <__aeabi_dmul>
 800a57c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800a580:	4604      	mov	r4, r0
 800a582:	460d      	mov	r5, r1
 800a584:	e713      	b.n	800a3ae <__kernel_rem_pio2+0x2b6>
 800a586:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800a58a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800a58e:	f7f6 f83b 	bl	8000608 <__aeabi_dmul>
 800a592:	4602      	mov	r2, r0
 800a594:	460b      	mov	r3, r1
 800a596:	4620      	mov	r0, r4
 800a598:	4629      	mov	r1, r5
 800a59a:	f7f5 fe7f 	bl	800029c <__adddf3>
 800a59e:	3601      	adds	r6, #1
 800a5a0:	4604      	mov	r4, r0
 800a5a2:	460d      	mov	r5, r1
 800a5a4:	9b04      	ldr	r3, [sp, #16]
 800a5a6:	429e      	cmp	r6, r3
 800a5a8:	dc01      	bgt.n	800a5ae <__kernel_rem_pio2+0x4b6>
 800a5aa:	45b0      	cmp	r8, r6
 800a5ac:	daeb      	bge.n	800a586 <__kernel_rem_pio2+0x48e>
 800a5ae:	ab48      	add	r3, sp, #288	; 0x120
 800a5b0:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a5b4:	e9c3 4500 	strd	r4, r5, [r3]
 800a5b8:	3f01      	subs	r7, #1
 800a5ba:	f108 0801 	add.w	r8, r8, #1
 800a5be:	e6ff      	b.n	800a3c0 <__kernel_rem_pio2+0x2c8>
 800a5c0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800a5c2:	2b02      	cmp	r3, #2
 800a5c4:	dc0b      	bgt.n	800a5de <__kernel_rem_pio2+0x4e6>
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	dc6e      	bgt.n	800a6a8 <__kernel_rem_pio2+0x5b0>
 800a5ca:	d045      	beq.n	800a658 <__kernel_rem_pio2+0x560>
 800a5cc:	9b07      	ldr	r3, [sp, #28]
 800a5ce:	f003 0007 	and.w	r0, r3, #7
 800a5d2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800a5d6:	ecbd 8b02 	vpop	{d8}
 800a5da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5de:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800a5e0:	2b03      	cmp	r3, #3
 800a5e2:	d1f3      	bne.n	800a5cc <__kernel_rem_pio2+0x4d4>
 800a5e4:	ab48      	add	r3, sp, #288	; 0x120
 800a5e6:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800a5ea:	46d0      	mov	r8, sl
 800a5ec:	46d9      	mov	r9, fp
 800a5ee:	f1b9 0f00 	cmp.w	r9, #0
 800a5f2:	f1a8 0808 	sub.w	r8, r8, #8
 800a5f6:	dc64      	bgt.n	800a6c2 <__kernel_rem_pio2+0x5ca>
 800a5f8:	465c      	mov	r4, fp
 800a5fa:	2c01      	cmp	r4, #1
 800a5fc:	f1aa 0a08 	sub.w	sl, sl, #8
 800a600:	dc7e      	bgt.n	800a700 <__kernel_rem_pio2+0x608>
 800a602:	2000      	movs	r0, #0
 800a604:	2100      	movs	r1, #0
 800a606:	f1bb 0f01 	cmp.w	fp, #1
 800a60a:	f300 8097 	bgt.w	800a73c <__kernel_rem_pio2+0x644>
 800a60e:	9b02      	ldr	r3, [sp, #8]
 800a610:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800a614:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800a618:	2b00      	cmp	r3, #0
 800a61a:	f040 8099 	bne.w	800a750 <__kernel_rem_pio2+0x658>
 800a61e:	9b01      	ldr	r3, [sp, #4]
 800a620:	e9c3 5600 	strd	r5, r6, [r3]
 800a624:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800a628:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a62c:	e7ce      	b.n	800a5cc <__kernel_rem_pio2+0x4d4>
 800a62e:	ab48      	add	r3, sp, #288	; 0x120
 800a630:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a638:	f7f5 fe30 	bl	800029c <__adddf3>
 800a63c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a640:	f1bb 0f00 	cmp.w	fp, #0
 800a644:	daf3      	bge.n	800a62e <__kernel_rem_pio2+0x536>
 800a646:	9b02      	ldr	r3, [sp, #8]
 800a648:	b113      	cbz	r3, 800a650 <__kernel_rem_pio2+0x558>
 800a64a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a64e:	4619      	mov	r1, r3
 800a650:	9b01      	ldr	r3, [sp, #4]
 800a652:	e9c3 0100 	strd	r0, r1, [r3]
 800a656:	e7b9      	b.n	800a5cc <__kernel_rem_pio2+0x4d4>
 800a658:	2000      	movs	r0, #0
 800a65a:	2100      	movs	r1, #0
 800a65c:	e7f0      	b.n	800a640 <__kernel_rem_pio2+0x548>
 800a65e:	ab48      	add	r3, sp, #288	; 0x120
 800a660:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a668:	f7f5 fe18 	bl	800029c <__adddf3>
 800a66c:	3c01      	subs	r4, #1
 800a66e:	2c00      	cmp	r4, #0
 800a670:	daf5      	bge.n	800a65e <__kernel_rem_pio2+0x566>
 800a672:	9b02      	ldr	r3, [sp, #8]
 800a674:	b1e3      	cbz	r3, 800a6b0 <__kernel_rem_pio2+0x5b8>
 800a676:	4602      	mov	r2, r0
 800a678:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a67c:	9c01      	ldr	r4, [sp, #4]
 800a67e:	e9c4 2300 	strd	r2, r3, [r4]
 800a682:	4602      	mov	r2, r0
 800a684:	460b      	mov	r3, r1
 800a686:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800a68a:	f7f5 fe05 	bl	8000298 <__aeabi_dsub>
 800a68e:	ad4a      	add	r5, sp, #296	; 0x128
 800a690:	2401      	movs	r4, #1
 800a692:	45a3      	cmp	fp, r4
 800a694:	da0f      	bge.n	800a6b6 <__kernel_rem_pio2+0x5be>
 800a696:	9b02      	ldr	r3, [sp, #8]
 800a698:	b113      	cbz	r3, 800a6a0 <__kernel_rem_pio2+0x5a8>
 800a69a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a69e:	4619      	mov	r1, r3
 800a6a0:	9b01      	ldr	r3, [sp, #4]
 800a6a2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a6a6:	e791      	b.n	800a5cc <__kernel_rem_pio2+0x4d4>
 800a6a8:	465c      	mov	r4, fp
 800a6aa:	2000      	movs	r0, #0
 800a6ac:	2100      	movs	r1, #0
 800a6ae:	e7de      	b.n	800a66e <__kernel_rem_pio2+0x576>
 800a6b0:	4602      	mov	r2, r0
 800a6b2:	460b      	mov	r3, r1
 800a6b4:	e7e2      	b.n	800a67c <__kernel_rem_pio2+0x584>
 800a6b6:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800a6ba:	f7f5 fdef 	bl	800029c <__adddf3>
 800a6be:	3401      	adds	r4, #1
 800a6c0:	e7e7      	b.n	800a692 <__kernel_rem_pio2+0x59a>
 800a6c2:	e9d8 4500 	ldrd	r4, r5, [r8]
 800a6c6:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800a6ca:	4620      	mov	r0, r4
 800a6cc:	4632      	mov	r2, r6
 800a6ce:	463b      	mov	r3, r7
 800a6d0:	4629      	mov	r1, r5
 800a6d2:	f7f5 fde3 	bl	800029c <__adddf3>
 800a6d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a6da:	4602      	mov	r2, r0
 800a6dc:	460b      	mov	r3, r1
 800a6de:	4620      	mov	r0, r4
 800a6e0:	4629      	mov	r1, r5
 800a6e2:	f7f5 fdd9 	bl	8000298 <__aeabi_dsub>
 800a6e6:	4632      	mov	r2, r6
 800a6e8:	463b      	mov	r3, r7
 800a6ea:	f7f5 fdd7 	bl	800029c <__adddf3>
 800a6ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a6f2:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800a6f6:	ed88 7b00 	vstr	d7, [r8]
 800a6fa:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800a6fe:	e776      	b.n	800a5ee <__kernel_rem_pio2+0x4f6>
 800a700:	e9da 8900 	ldrd	r8, r9, [sl]
 800a704:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800a708:	4640      	mov	r0, r8
 800a70a:	4632      	mov	r2, r6
 800a70c:	463b      	mov	r3, r7
 800a70e:	4649      	mov	r1, r9
 800a710:	f7f5 fdc4 	bl	800029c <__adddf3>
 800a714:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a718:	4602      	mov	r2, r0
 800a71a:	460b      	mov	r3, r1
 800a71c:	4640      	mov	r0, r8
 800a71e:	4649      	mov	r1, r9
 800a720:	f7f5 fdba 	bl	8000298 <__aeabi_dsub>
 800a724:	4632      	mov	r2, r6
 800a726:	463b      	mov	r3, r7
 800a728:	f7f5 fdb8 	bl	800029c <__adddf3>
 800a72c:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a730:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a734:	ed8a 7b00 	vstr	d7, [sl]
 800a738:	3c01      	subs	r4, #1
 800a73a:	e75e      	b.n	800a5fa <__kernel_rem_pio2+0x502>
 800a73c:	ab48      	add	r3, sp, #288	; 0x120
 800a73e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a746:	f7f5 fda9 	bl	800029c <__adddf3>
 800a74a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a74e:	e75a      	b.n	800a606 <__kernel_rem_pio2+0x50e>
 800a750:	9b01      	ldr	r3, [sp, #4]
 800a752:	9a01      	ldr	r2, [sp, #4]
 800a754:	601d      	str	r5, [r3, #0]
 800a756:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800a75a:	605c      	str	r4, [r3, #4]
 800a75c:	609f      	str	r7, [r3, #8]
 800a75e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800a762:	60d3      	str	r3, [r2, #12]
 800a764:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a768:	6110      	str	r0, [r2, #16]
 800a76a:	6153      	str	r3, [r2, #20]
 800a76c:	e72e      	b.n	800a5cc <__kernel_rem_pio2+0x4d4>
 800a76e:	bf00      	nop
 800a770:	41700000 	.word	0x41700000
 800a774:	3e700000 	.word	0x3e700000

0800a778 <__kernel_sin>:
 800a778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a77c:	ed2d 8b04 	vpush	{d8-d9}
 800a780:	eeb0 8a41 	vmov.f32	s16, s2
 800a784:	eef0 8a61 	vmov.f32	s17, s3
 800a788:	ec55 4b10 	vmov	r4, r5, d0
 800a78c:	b083      	sub	sp, #12
 800a78e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a792:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800a796:	9001      	str	r0, [sp, #4]
 800a798:	da06      	bge.n	800a7a8 <__kernel_sin+0x30>
 800a79a:	ee10 0a10 	vmov	r0, s0
 800a79e:	4629      	mov	r1, r5
 800a7a0:	f7f6 f9e2 	bl	8000b68 <__aeabi_d2iz>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	d051      	beq.n	800a84c <__kernel_sin+0xd4>
 800a7a8:	4622      	mov	r2, r4
 800a7aa:	462b      	mov	r3, r5
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	4629      	mov	r1, r5
 800a7b0:	f7f5 ff2a 	bl	8000608 <__aeabi_dmul>
 800a7b4:	4682      	mov	sl, r0
 800a7b6:	468b      	mov	fp, r1
 800a7b8:	4602      	mov	r2, r0
 800a7ba:	460b      	mov	r3, r1
 800a7bc:	4620      	mov	r0, r4
 800a7be:	4629      	mov	r1, r5
 800a7c0:	f7f5 ff22 	bl	8000608 <__aeabi_dmul>
 800a7c4:	a341      	add	r3, pc, #260	; (adr r3, 800a8cc <__kernel_sin+0x154>)
 800a7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ca:	4680      	mov	r8, r0
 800a7cc:	4689      	mov	r9, r1
 800a7ce:	4650      	mov	r0, sl
 800a7d0:	4659      	mov	r1, fp
 800a7d2:	f7f5 ff19 	bl	8000608 <__aeabi_dmul>
 800a7d6:	a33f      	add	r3, pc, #252	; (adr r3, 800a8d4 <__kernel_sin+0x15c>)
 800a7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7dc:	f7f5 fd5c 	bl	8000298 <__aeabi_dsub>
 800a7e0:	4652      	mov	r2, sl
 800a7e2:	465b      	mov	r3, fp
 800a7e4:	f7f5 ff10 	bl	8000608 <__aeabi_dmul>
 800a7e8:	a33c      	add	r3, pc, #240	; (adr r3, 800a8dc <__kernel_sin+0x164>)
 800a7ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ee:	f7f5 fd55 	bl	800029c <__adddf3>
 800a7f2:	4652      	mov	r2, sl
 800a7f4:	465b      	mov	r3, fp
 800a7f6:	f7f5 ff07 	bl	8000608 <__aeabi_dmul>
 800a7fa:	a33a      	add	r3, pc, #232	; (adr r3, 800a8e4 <__kernel_sin+0x16c>)
 800a7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a800:	f7f5 fd4a 	bl	8000298 <__aeabi_dsub>
 800a804:	4652      	mov	r2, sl
 800a806:	465b      	mov	r3, fp
 800a808:	f7f5 fefe 	bl	8000608 <__aeabi_dmul>
 800a80c:	a337      	add	r3, pc, #220	; (adr r3, 800a8ec <__kernel_sin+0x174>)
 800a80e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a812:	f7f5 fd43 	bl	800029c <__adddf3>
 800a816:	9b01      	ldr	r3, [sp, #4]
 800a818:	4606      	mov	r6, r0
 800a81a:	460f      	mov	r7, r1
 800a81c:	b9eb      	cbnz	r3, 800a85a <__kernel_sin+0xe2>
 800a81e:	4602      	mov	r2, r0
 800a820:	460b      	mov	r3, r1
 800a822:	4650      	mov	r0, sl
 800a824:	4659      	mov	r1, fp
 800a826:	f7f5 feef 	bl	8000608 <__aeabi_dmul>
 800a82a:	a325      	add	r3, pc, #148	; (adr r3, 800a8c0 <__kernel_sin+0x148>)
 800a82c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a830:	f7f5 fd32 	bl	8000298 <__aeabi_dsub>
 800a834:	4642      	mov	r2, r8
 800a836:	464b      	mov	r3, r9
 800a838:	f7f5 fee6 	bl	8000608 <__aeabi_dmul>
 800a83c:	4602      	mov	r2, r0
 800a83e:	460b      	mov	r3, r1
 800a840:	4620      	mov	r0, r4
 800a842:	4629      	mov	r1, r5
 800a844:	f7f5 fd2a 	bl	800029c <__adddf3>
 800a848:	4604      	mov	r4, r0
 800a84a:	460d      	mov	r5, r1
 800a84c:	ec45 4b10 	vmov	d0, r4, r5
 800a850:	b003      	add	sp, #12
 800a852:	ecbd 8b04 	vpop	{d8-d9}
 800a856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a85a:	4b1b      	ldr	r3, [pc, #108]	; (800a8c8 <__kernel_sin+0x150>)
 800a85c:	ec51 0b18 	vmov	r0, r1, d8
 800a860:	2200      	movs	r2, #0
 800a862:	f7f5 fed1 	bl	8000608 <__aeabi_dmul>
 800a866:	4632      	mov	r2, r6
 800a868:	ec41 0b19 	vmov	d9, r0, r1
 800a86c:	463b      	mov	r3, r7
 800a86e:	4640      	mov	r0, r8
 800a870:	4649      	mov	r1, r9
 800a872:	f7f5 fec9 	bl	8000608 <__aeabi_dmul>
 800a876:	4602      	mov	r2, r0
 800a878:	460b      	mov	r3, r1
 800a87a:	ec51 0b19 	vmov	r0, r1, d9
 800a87e:	f7f5 fd0b 	bl	8000298 <__aeabi_dsub>
 800a882:	4652      	mov	r2, sl
 800a884:	465b      	mov	r3, fp
 800a886:	f7f5 febf 	bl	8000608 <__aeabi_dmul>
 800a88a:	ec53 2b18 	vmov	r2, r3, d8
 800a88e:	f7f5 fd03 	bl	8000298 <__aeabi_dsub>
 800a892:	a30b      	add	r3, pc, #44	; (adr r3, 800a8c0 <__kernel_sin+0x148>)
 800a894:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a898:	4606      	mov	r6, r0
 800a89a:	460f      	mov	r7, r1
 800a89c:	4640      	mov	r0, r8
 800a89e:	4649      	mov	r1, r9
 800a8a0:	f7f5 feb2 	bl	8000608 <__aeabi_dmul>
 800a8a4:	4602      	mov	r2, r0
 800a8a6:	460b      	mov	r3, r1
 800a8a8:	4630      	mov	r0, r6
 800a8aa:	4639      	mov	r1, r7
 800a8ac:	f7f5 fcf6 	bl	800029c <__adddf3>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	460b      	mov	r3, r1
 800a8b4:	4620      	mov	r0, r4
 800a8b6:	4629      	mov	r1, r5
 800a8b8:	f7f5 fcee 	bl	8000298 <__aeabi_dsub>
 800a8bc:	e7c4      	b.n	800a848 <__kernel_sin+0xd0>
 800a8be:	bf00      	nop
 800a8c0:	55555549 	.word	0x55555549
 800a8c4:	3fc55555 	.word	0x3fc55555
 800a8c8:	3fe00000 	.word	0x3fe00000
 800a8cc:	5acfd57c 	.word	0x5acfd57c
 800a8d0:	3de5d93a 	.word	0x3de5d93a
 800a8d4:	8a2b9ceb 	.word	0x8a2b9ceb
 800a8d8:	3e5ae5e6 	.word	0x3e5ae5e6
 800a8dc:	57b1fe7d 	.word	0x57b1fe7d
 800a8e0:	3ec71de3 	.word	0x3ec71de3
 800a8e4:	19c161d5 	.word	0x19c161d5
 800a8e8:	3f2a01a0 	.word	0x3f2a01a0
 800a8ec:	1110f8a6 	.word	0x1110f8a6
 800a8f0:	3f811111 	.word	0x3f811111
 800a8f4:	00000000 	.word	0x00000000

0800a8f8 <atan>:
 800a8f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8fc:	ec55 4b10 	vmov	r4, r5, d0
 800a900:	4bc3      	ldr	r3, [pc, #780]	; (800ac10 <atan+0x318>)
 800a902:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a906:	429e      	cmp	r6, r3
 800a908:	46ab      	mov	fp, r5
 800a90a:	dd18      	ble.n	800a93e <atan+0x46>
 800a90c:	4bc1      	ldr	r3, [pc, #772]	; (800ac14 <atan+0x31c>)
 800a90e:	429e      	cmp	r6, r3
 800a910:	dc01      	bgt.n	800a916 <atan+0x1e>
 800a912:	d109      	bne.n	800a928 <atan+0x30>
 800a914:	b144      	cbz	r4, 800a928 <atan+0x30>
 800a916:	4622      	mov	r2, r4
 800a918:	462b      	mov	r3, r5
 800a91a:	4620      	mov	r0, r4
 800a91c:	4629      	mov	r1, r5
 800a91e:	f7f5 fcbd 	bl	800029c <__adddf3>
 800a922:	4604      	mov	r4, r0
 800a924:	460d      	mov	r5, r1
 800a926:	e006      	b.n	800a936 <atan+0x3e>
 800a928:	f1bb 0f00 	cmp.w	fp, #0
 800a92c:	f300 8131 	bgt.w	800ab92 <atan+0x29a>
 800a930:	a59b      	add	r5, pc, #620	; (adr r5, 800aba0 <atan+0x2a8>)
 800a932:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a936:	ec45 4b10 	vmov	d0, r4, r5
 800a93a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a93e:	4bb6      	ldr	r3, [pc, #728]	; (800ac18 <atan+0x320>)
 800a940:	429e      	cmp	r6, r3
 800a942:	dc14      	bgt.n	800a96e <atan+0x76>
 800a944:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800a948:	429e      	cmp	r6, r3
 800a94a:	dc0d      	bgt.n	800a968 <atan+0x70>
 800a94c:	a396      	add	r3, pc, #600	; (adr r3, 800aba8 <atan+0x2b0>)
 800a94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a952:	ee10 0a10 	vmov	r0, s0
 800a956:	4629      	mov	r1, r5
 800a958:	f7f5 fca0 	bl	800029c <__adddf3>
 800a95c:	4baf      	ldr	r3, [pc, #700]	; (800ac1c <atan+0x324>)
 800a95e:	2200      	movs	r2, #0
 800a960:	f7f6 f8e2 	bl	8000b28 <__aeabi_dcmpgt>
 800a964:	2800      	cmp	r0, #0
 800a966:	d1e6      	bne.n	800a936 <atan+0x3e>
 800a968:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800a96c:	e02b      	b.n	800a9c6 <atan+0xce>
 800a96e:	f000 f963 	bl	800ac38 <fabs>
 800a972:	4bab      	ldr	r3, [pc, #684]	; (800ac20 <atan+0x328>)
 800a974:	429e      	cmp	r6, r3
 800a976:	ec55 4b10 	vmov	r4, r5, d0
 800a97a:	f300 80bf 	bgt.w	800aafc <atan+0x204>
 800a97e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800a982:	429e      	cmp	r6, r3
 800a984:	f300 80a0 	bgt.w	800aac8 <atan+0x1d0>
 800a988:	ee10 2a10 	vmov	r2, s0
 800a98c:	ee10 0a10 	vmov	r0, s0
 800a990:	462b      	mov	r3, r5
 800a992:	4629      	mov	r1, r5
 800a994:	f7f5 fc82 	bl	800029c <__adddf3>
 800a998:	4ba0      	ldr	r3, [pc, #640]	; (800ac1c <atan+0x324>)
 800a99a:	2200      	movs	r2, #0
 800a99c:	f7f5 fc7c 	bl	8000298 <__aeabi_dsub>
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	4606      	mov	r6, r0
 800a9a4:	460f      	mov	r7, r1
 800a9a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a9aa:	4620      	mov	r0, r4
 800a9ac:	4629      	mov	r1, r5
 800a9ae:	f7f5 fc75 	bl	800029c <__adddf3>
 800a9b2:	4602      	mov	r2, r0
 800a9b4:	460b      	mov	r3, r1
 800a9b6:	4630      	mov	r0, r6
 800a9b8:	4639      	mov	r1, r7
 800a9ba:	f7f5 ff4f 	bl	800085c <__aeabi_ddiv>
 800a9be:	f04f 0a00 	mov.w	sl, #0
 800a9c2:	4604      	mov	r4, r0
 800a9c4:	460d      	mov	r5, r1
 800a9c6:	4622      	mov	r2, r4
 800a9c8:	462b      	mov	r3, r5
 800a9ca:	4620      	mov	r0, r4
 800a9cc:	4629      	mov	r1, r5
 800a9ce:	f7f5 fe1b 	bl	8000608 <__aeabi_dmul>
 800a9d2:	4602      	mov	r2, r0
 800a9d4:	460b      	mov	r3, r1
 800a9d6:	4680      	mov	r8, r0
 800a9d8:	4689      	mov	r9, r1
 800a9da:	f7f5 fe15 	bl	8000608 <__aeabi_dmul>
 800a9de:	a374      	add	r3, pc, #464	; (adr r3, 800abb0 <atan+0x2b8>)
 800a9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e4:	4606      	mov	r6, r0
 800a9e6:	460f      	mov	r7, r1
 800a9e8:	f7f5 fe0e 	bl	8000608 <__aeabi_dmul>
 800a9ec:	a372      	add	r3, pc, #456	; (adr r3, 800abb8 <atan+0x2c0>)
 800a9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f2:	f7f5 fc53 	bl	800029c <__adddf3>
 800a9f6:	4632      	mov	r2, r6
 800a9f8:	463b      	mov	r3, r7
 800a9fa:	f7f5 fe05 	bl	8000608 <__aeabi_dmul>
 800a9fe:	a370      	add	r3, pc, #448	; (adr r3, 800abc0 <atan+0x2c8>)
 800aa00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa04:	f7f5 fc4a 	bl	800029c <__adddf3>
 800aa08:	4632      	mov	r2, r6
 800aa0a:	463b      	mov	r3, r7
 800aa0c:	f7f5 fdfc 	bl	8000608 <__aeabi_dmul>
 800aa10:	a36d      	add	r3, pc, #436	; (adr r3, 800abc8 <atan+0x2d0>)
 800aa12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa16:	f7f5 fc41 	bl	800029c <__adddf3>
 800aa1a:	4632      	mov	r2, r6
 800aa1c:	463b      	mov	r3, r7
 800aa1e:	f7f5 fdf3 	bl	8000608 <__aeabi_dmul>
 800aa22:	a36b      	add	r3, pc, #428	; (adr r3, 800abd0 <atan+0x2d8>)
 800aa24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa28:	f7f5 fc38 	bl	800029c <__adddf3>
 800aa2c:	4632      	mov	r2, r6
 800aa2e:	463b      	mov	r3, r7
 800aa30:	f7f5 fdea 	bl	8000608 <__aeabi_dmul>
 800aa34:	a368      	add	r3, pc, #416	; (adr r3, 800abd8 <atan+0x2e0>)
 800aa36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3a:	f7f5 fc2f 	bl	800029c <__adddf3>
 800aa3e:	4642      	mov	r2, r8
 800aa40:	464b      	mov	r3, r9
 800aa42:	f7f5 fde1 	bl	8000608 <__aeabi_dmul>
 800aa46:	a366      	add	r3, pc, #408	; (adr r3, 800abe0 <atan+0x2e8>)
 800aa48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa4c:	4680      	mov	r8, r0
 800aa4e:	4689      	mov	r9, r1
 800aa50:	4630      	mov	r0, r6
 800aa52:	4639      	mov	r1, r7
 800aa54:	f7f5 fdd8 	bl	8000608 <__aeabi_dmul>
 800aa58:	a363      	add	r3, pc, #396	; (adr r3, 800abe8 <atan+0x2f0>)
 800aa5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa5e:	f7f5 fc1b 	bl	8000298 <__aeabi_dsub>
 800aa62:	4632      	mov	r2, r6
 800aa64:	463b      	mov	r3, r7
 800aa66:	f7f5 fdcf 	bl	8000608 <__aeabi_dmul>
 800aa6a:	a361      	add	r3, pc, #388	; (adr r3, 800abf0 <atan+0x2f8>)
 800aa6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa70:	f7f5 fc12 	bl	8000298 <__aeabi_dsub>
 800aa74:	4632      	mov	r2, r6
 800aa76:	463b      	mov	r3, r7
 800aa78:	f7f5 fdc6 	bl	8000608 <__aeabi_dmul>
 800aa7c:	a35e      	add	r3, pc, #376	; (adr r3, 800abf8 <atan+0x300>)
 800aa7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa82:	f7f5 fc09 	bl	8000298 <__aeabi_dsub>
 800aa86:	4632      	mov	r2, r6
 800aa88:	463b      	mov	r3, r7
 800aa8a:	f7f5 fdbd 	bl	8000608 <__aeabi_dmul>
 800aa8e:	a35c      	add	r3, pc, #368	; (adr r3, 800ac00 <atan+0x308>)
 800aa90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa94:	f7f5 fc00 	bl	8000298 <__aeabi_dsub>
 800aa98:	4632      	mov	r2, r6
 800aa9a:	463b      	mov	r3, r7
 800aa9c:	f7f5 fdb4 	bl	8000608 <__aeabi_dmul>
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	4640      	mov	r0, r8
 800aaa6:	4649      	mov	r1, r9
 800aaa8:	f7f5 fbf8 	bl	800029c <__adddf3>
 800aaac:	4622      	mov	r2, r4
 800aaae:	462b      	mov	r3, r5
 800aab0:	f7f5 fdaa 	bl	8000608 <__aeabi_dmul>
 800aab4:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800aab8:	4602      	mov	r2, r0
 800aaba:	460b      	mov	r3, r1
 800aabc:	d14b      	bne.n	800ab56 <atan+0x25e>
 800aabe:	4620      	mov	r0, r4
 800aac0:	4629      	mov	r1, r5
 800aac2:	f7f5 fbe9 	bl	8000298 <__aeabi_dsub>
 800aac6:	e72c      	b.n	800a922 <atan+0x2a>
 800aac8:	ee10 0a10 	vmov	r0, s0
 800aacc:	4b53      	ldr	r3, [pc, #332]	; (800ac1c <atan+0x324>)
 800aace:	2200      	movs	r2, #0
 800aad0:	4629      	mov	r1, r5
 800aad2:	f7f5 fbe1 	bl	8000298 <__aeabi_dsub>
 800aad6:	4b51      	ldr	r3, [pc, #324]	; (800ac1c <atan+0x324>)
 800aad8:	4606      	mov	r6, r0
 800aada:	460f      	mov	r7, r1
 800aadc:	2200      	movs	r2, #0
 800aade:	4620      	mov	r0, r4
 800aae0:	4629      	mov	r1, r5
 800aae2:	f7f5 fbdb 	bl	800029c <__adddf3>
 800aae6:	4602      	mov	r2, r0
 800aae8:	460b      	mov	r3, r1
 800aaea:	4630      	mov	r0, r6
 800aaec:	4639      	mov	r1, r7
 800aaee:	f7f5 feb5 	bl	800085c <__aeabi_ddiv>
 800aaf2:	f04f 0a01 	mov.w	sl, #1
 800aaf6:	4604      	mov	r4, r0
 800aaf8:	460d      	mov	r5, r1
 800aafa:	e764      	b.n	800a9c6 <atan+0xce>
 800aafc:	4b49      	ldr	r3, [pc, #292]	; (800ac24 <atan+0x32c>)
 800aafe:	429e      	cmp	r6, r3
 800ab00:	da1d      	bge.n	800ab3e <atan+0x246>
 800ab02:	ee10 0a10 	vmov	r0, s0
 800ab06:	4b48      	ldr	r3, [pc, #288]	; (800ac28 <atan+0x330>)
 800ab08:	2200      	movs	r2, #0
 800ab0a:	4629      	mov	r1, r5
 800ab0c:	f7f5 fbc4 	bl	8000298 <__aeabi_dsub>
 800ab10:	4b45      	ldr	r3, [pc, #276]	; (800ac28 <atan+0x330>)
 800ab12:	4606      	mov	r6, r0
 800ab14:	460f      	mov	r7, r1
 800ab16:	2200      	movs	r2, #0
 800ab18:	4620      	mov	r0, r4
 800ab1a:	4629      	mov	r1, r5
 800ab1c:	f7f5 fd74 	bl	8000608 <__aeabi_dmul>
 800ab20:	4b3e      	ldr	r3, [pc, #248]	; (800ac1c <atan+0x324>)
 800ab22:	2200      	movs	r2, #0
 800ab24:	f7f5 fbba 	bl	800029c <__adddf3>
 800ab28:	4602      	mov	r2, r0
 800ab2a:	460b      	mov	r3, r1
 800ab2c:	4630      	mov	r0, r6
 800ab2e:	4639      	mov	r1, r7
 800ab30:	f7f5 fe94 	bl	800085c <__aeabi_ddiv>
 800ab34:	f04f 0a02 	mov.w	sl, #2
 800ab38:	4604      	mov	r4, r0
 800ab3a:	460d      	mov	r5, r1
 800ab3c:	e743      	b.n	800a9c6 <atan+0xce>
 800ab3e:	462b      	mov	r3, r5
 800ab40:	ee10 2a10 	vmov	r2, s0
 800ab44:	4939      	ldr	r1, [pc, #228]	; (800ac2c <atan+0x334>)
 800ab46:	2000      	movs	r0, #0
 800ab48:	f7f5 fe88 	bl	800085c <__aeabi_ddiv>
 800ab4c:	f04f 0a03 	mov.w	sl, #3
 800ab50:	4604      	mov	r4, r0
 800ab52:	460d      	mov	r5, r1
 800ab54:	e737      	b.n	800a9c6 <atan+0xce>
 800ab56:	4b36      	ldr	r3, [pc, #216]	; (800ac30 <atan+0x338>)
 800ab58:	4e36      	ldr	r6, [pc, #216]	; (800ac34 <atan+0x33c>)
 800ab5a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ab5e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800ab62:	e9da 2300 	ldrd	r2, r3, [sl]
 800ab66:	f7f5 fb97 	bl	8000298 <__aeabi_dsub>
 800ab6a:	4622      	mov	r2, r4
 800ab6c:	462b      	mov	r3, r5
 800ab6e:	f7f5 fb93 	bl	8000298 <__aeabi_dsub>
 800ab72:	4602      	mov	r2, r0
 800ab74:	460b      	mov	r3, r1
 800ab76:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ab7a:	f7f5 fb8d 	bl	8000298 <__aeabi_dsub>
 800ab7e:	f1bb 0f00 	cmp.w	fp, #0
 800ab82:	4604      	mov	r4, r0
 800ab84:	460d      	mov	r5, r1
 800ab86:	f6bf aed6 	bge.w	800a936 <atan+0x3e>
 800ab8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab8e:	461d      	mov	r5, r3
 800ab90:	e6d1      	b.n	800a936 <atan+0x3e>
 800ab92:	a51d      	add	r5, pc, #116	; (adr r5, 800ac08 <atan+0x310>)
 800ab94:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ab98:	e6cd      	b.n	800a936 <atan+0x3e>
 800ab9a:	bf00      	nop
 800ab9c:	f3af 8000 	nop.w
 800aba0:	54442d18 	.word	0x54442d18
 800aba4:	bff921fb 	.word	0xbff921fb
 800aba8:	8800759c 	.word	0x8800759c
 800abac:	7e37e43c 	.word	0x7e37e43c
 800abb0:	e322da11 	.word	0xe322da11
 800abb4:	3f90ad3a 	.word	0x3f90ad3a
 800abb8:	24760deb 	.word	0x24760deb
 800abbc:	3fa97b4b 	.word	0x3fa97b4b
 800abc0:	a0d03d51 	.word	0xa0d03d51
 800abc4:	3fb10d66 	.word	0x3fb10d66
 800abc8:	c54c206e 	.word	0xc54c206e
 800abcc:	3fb745cd 	.word	0x3fb745cd
 800abd0:	920083ff 	.word	0x920083ff
 800abd4:	3fc24924 	.word	0x3fc24924
 800abd8:	5555550d 	.word	0x5555550d
 800abdc:	3fd55555 	.word	0x3fd55555
 800abe0:	2c6a6c2f 	.word	0x2c6a6c2f
 800abe4:	bfa2b444 	.word	0xbfa2b444
 800abe8:	52defd9a 	.word	0x52defd9a
 800abec:	3fadde2d 	.word	0x3fadde2d
 800abf0:	af749a6d 	.word	0xaf749a6d
 800abf4:	3fb3b0f2 	.word	0x3fb3b0f2
 800abf8:	fe231671 	.word	0xfe231671
 800abfc:	3fbc71c6 	.word	0x3fbc71c6
 800ac00:	9998ebc4 	.word	0x9998ebc4
 800ac04:	3fc99999 	.word	0x3fc99999
 800ac08:	54442d18 	.word	0x54442d18
 800ac0c:	3ff921fb 	.word	0x3ff921fb
 800ac10:	440fffff 	.word	0x440fffff
 800ac14:	7ff00000 	.word	0x7ff00000
 800ac18:	3fdbffff 	.word	0x3fdbffff
 800ac1c:	3ff00000 	.word	0x3ff00000
 800ac20:	3ff2ffff 	.word	0x3ff2ffff
 800ac24:	40038000 	.word	0x40038000
 800ac28:	3ff80000 	.word	0x3ff80000
 800ac2c:	bff00000 	.word	0xbff00000
 800ac30:	0800b638 	.word	0x0800b638
 800ac34:	0800b618 	.word	0x0800b618

0800ac38 <fabs>:
 800ac38:	ec51 0b10 	vmov	r0, r1, d0
 800ac3c:	ee10 2a10 	vmov	r2, s0
 800ac40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ac44:	ec43 2b10 	vmov	d0, r2, r3
 800ac48:	4770      	bx	lr
 800ac4a:	0000      	movs	r0, r0
 800ac4c:	0000      	movs	r0, r0
	...

0800ac50 <floor>:
 800ac50:	ec51 0b10 	vmov	r0, r1, d0
 800ac54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac58:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ac5c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ac60:	2e13      	cmp	r6, #19
 800ac62:	ee10 5a10 	vmov	r5, s0
 800ac66:	ee10 8a10 	vmov	r8, s0
 800ac6a:	460c      	mov	r4, r1
 800ac6c:	dc32      	bgt.n	800acd4 <floor+0x84>
 800ac6e:	2e00      	cmp	r6, #0
 800ac70:	da14      	bge.n	800ac9c <floor+0x4c>
 800ac72:	a333      	add	r3, pc, #204	; (adr r3, 800ad40 <floor+0xf0>)
 800ac74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac78:	f7f5 fb10 	bl	800029c <__adddf3>
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	2300      	movs	r3, #0
 800ac80:	f7f5 ff52 	bl	8000b28 <__aeabi_dcmpgt>
 800ac84:	b138      	cbz	r0, 800ac96 <floor+0x46>
 800ac86:	2c00      	cmp	r4, #0
 800ac88:	da57      	bge.n	800ad3a <floor+0xea>
 800ac8a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ac8e:	431d      	orrs	r5, r3
 800ac90:	d001      	beq.n	800ac96 <floor+0x46>
 800ac92:	4c2d      	ldr	r4, [pc, #180]	; (800ad48 <floor+0xf8>)
 800ac94:	2500      	movs	r5, #0
 800ac96:	4621      	mov	r1, r4
 800ac98:	4628      	mov	r0, r5
 800ac9a:	e025      	b.n	800ace8 <floor+0x98>
 800ac9c:	4f2b      	ldr	r7, [pc, #172]	; (800ad4c <floor+0xfc>)
 800ac9e:	4137      	asrs	r7, r6
 800aca0:	ea01 0307 	and.w	r3, r1, r7
 800aca4:	4303      	orrs	r3, r0
 800aca6:	d01f      	beq.n	800ace8 <floor+0x98>
 800aca8:	a325      	add	r3, pc, #148	; (adr r3, 800ad40 <floor+0xf0>)
 800acaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acae:	f7f5 faf5 	bl	800029c <__adddf3>
 800acb2:	2200      	movs	r2, #0
 800acb4:	2300      	movs	r3, #0
 800acb6:	f7f5 ff37 	bl	8000b28 <__aeabi_dcmpgt>
 800acba:	2800      	cmp	r0, #0
 800acbc:	d0eb      	beq.n	800ac96 <floor+0x46>
 800acbe:	2c00      	cmp	r4, #0
 800acc0:	bfbe      	ittt	lt
 800acc2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800acc6:	fa43 f606 	asrlt.w	r6, r3, r6
 800acca:	19a4      	addlt	r4, r4, r6
 800accc:	ea24 0407 	bic.w	r4, r4, r7
 800acd0:	2500      	movs	r5, #0
 800acd2:	e7e0      	b.n	800ac96 <floor+0x46>
 800acd4:	2e33      	cmp	r6, #51	; 0x33
 800acd6:	dd0b      	ble.n	800acf0 <floor+0xa0>
 800acd8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800acdc:	d104      	bne.n	800ace8 <floor+0x98>
 800acde:	ee10 2a10 	vmov	r2, s0
 800ace2:	460b      	mov	r3, r1
 800ace4:	f7f5 fada 	bl	800029c <__adddf3>
 800ace8:	ec41 0b10 	vmov	d0, r0, r1
 800acec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acf0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800acf4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800acf8:	fa23 f707 	lsr.w	r7, r3, r7
 800acfc:	4207      	tst	r7, r0
 800acfe:	d0f3      	beq.n	800ace8 <floor+0x98>
 800ad00:	a30f      	add	r3, pc, #60	; (adr r3, 800ad40 <floor+0xf0>)
 800ad02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad06:	f7f5 fac9 	bl	800029c <__adddf3>
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	f7f5 ff0b 	bl	8000b28 <__aeabi_dcmpgt>
 800ad12:	2800      	cmp	r0, #0
 800ad14:	d0bf      	beq.n	800ac96 <floor+0x46>
 800ad16:	2c00      	cmp	r4, #0
 800ad18:	da02      	bge.n	800ad20 <floor+0xd0>
 800ad1a:	2e14      	cmp	r6, #20
 800ad1c:	d103      	bne.n	800ad26 <floor+0xd6>
 800ad1e:	3401      	adds	r4, #1
 800ad20:	ea25 0507 	bic.w	r5, r5, r7
 800ad24:	e7b7      	b.n	800ac96 <floor+0x46>
 800ad26:	2301      	movs	r3, #1
 800ad28:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ad2c:	fa03 f606 	lsl.w	r6, r3, r6
 800ad30:	4435      	add	r5, r6
 800ad32:	4545      	cmp	r5, r8
 800ad34:	bf38      	it	cc
 800ad36:	18e4      	addcc	r4, r4, r3
 800ad38:	e7f2      	b.n	800ad20 <floor+0xd0>
 800ad3a:	2500      	movs	r5, #0
 800ad3c:	462c      	mov	r4, r5
 800ad3e:	e7aa      	b.n	800ac96 <floor+0x46>
 800ad40:	8800759c 	.word	0x8800759c
 800ad44:	7e37e43c 	.word	0x7e37e43c
 800ad48:	bff00000 	.word	0xbff00000
 800ad4c:	000fffff 	.word	0x000fffff

0800ad50 <nan>:
 800ad50:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ad58 <nan+0x8>
 800ad54:	4770      	bx	lr
 800ad56:	bf00      	nop
 800ad58:	00000000 	.word	0x00000000
 800ad5c:	7ff80000 	.word	0x7ff80000

0800ad60 <scalbn>:
 800ad60:	b570      	push	{r4, r5, r6, lr}
 800ad62:	ec55 4b10 	vmov	r4, r5, d0
 800ad66:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ad6a:	4606      	mov	r6, r0
 800ad6c:	462b      	mov	r3, r5
 800ad6e:	b99a      	cbnz	r2, 800ad98 <scalbn+0x38>
 800ad70:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ad74:	4323      	orrs	r3, r4
 800ad76:	d036      	beq.n	800ade6 <scalbn+0x86>
 800ad78:	4b39      	ldr	r3, [pc, #228]	; (800ae60 <scalbn+0x100>)
 800ad7a:	4629      	mov	r1, r5
 800ad7c:	ee10 0a10 	vmov	r0, s0
 800ad80:	2200      	movs	r2, #0
 800ad82:	f7f5 fc41 	bl	8000608 <__aeabi_dmul>
 800ad86:	4b37      	ldr	r3, [pc, #220]	; (800ae64 <scalbn+0x104>)
 800ad88:	429e      	cmp	r6, r3
 800ad8a:	4604      	mov	r4, r0
 800ad8c:	460d      	mov	r5, r1
 800ad8e:	da10      	bge.n	800adb2 <scalbn+0x52>
 800ad90:	a32b      	add	r3, pc, #172	; (adr r3, 800ae40 <scalbn+0xe0>)
 800ad92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad96:	e03a      	b.n	800ae0e <scalbn+0xae>
 800ad98:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800ad9c:	428a      	cmp	r2, r1
 800ad9e:	d10c      	bne.n	800adba <scalbn+0x5a>
 800ada0:	ee10 2a10 	vmov	r2, s0
 800ada4:	4620      	mov	r0, r4
 800ada6:	4629      	mov	r1, r5
 800ada8:	f7f5 fa78 	bl	800029c <__adddf3>
 800adac:	4604      	mov	r4, r0
 800adae:	460d      	mov	r5, r1
 800adb0:	e019      	b.n	800ade6 <scalbn+0x86>
 800adb2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800adb6:	460b      	mov	r3, r1
 800adb8:	3a36      	subs	r2, #54	; 0x36
 800adba:	4432      	add	r2, r6
 800adbc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800adc0:	428a      	cmp	r2, r1
 800adc2:	dd08      	ble.n	800add6 <scalbn+0x76>
 800adc4:	2d00      	cmp	r5, #0
 800adc6:	a120      	add	r1, pc, #128	; (adr r1, 800ae48 <scalbn+0xe8>)
 800adc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adcc:	da1c      	bge.n	800ae08 <scalbn+0xa8>
 800adce:	a120      	add	r1, pc, #128	; (adr r1, 800ae50 <scalbn+0xf0>)
 800add0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800add4:	e018      	b.n	800ae08 <scalbn+0xa8>
 800add6:	2a00      	cmp	r2, #0
 800add8:	dd08      	ble.n	800adec <scalbn+0x8c>
 800adda:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800adde:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ade2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ade6:	ec45 4b10 	vmov	d0, r4, r5
 800adea:	bd70      	pop	{r4, r5, r6, pc}
 800adec:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800adf0:	da19      	bge.n	800ae26 <scalbn+0xc6>
 800adf2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800adf6:	429e      	cmp	r6, r3
 800adf8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800adfc:	dd0a      	ble.n	800ae14 <scalbn+0xb4>
 800adfe:	a112      	add	r1, pc, #72	; (adr r1, 800ae48 <scalbn+0xe8>)
 800ae00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d1e2      	bne.n	800adce <scalbn+0x6e>
 800ae08:	a30f      	add	r3, pc, #60	; (adr r3, 800ae48 <scalbn+0xe8>)
 800ae0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae0e:	f7f5 fbfb 	bl	8000608 <__aeabi_dmul>
 800ae12:	e7cb      	b.n	800adac <scalbn+0x4c>
 800ae14:	a10a      	add	r1, pc, #40	; (adr r1, 800ae40 <scalbn+0xe0>)
 800ae16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d0b8      	beq.n	800ad90 <scalbn+0x30>
 800ae1e:	a10e      	add	r1, pc, #56	; (adr r1, 800ae58 <scalbn+0xf8>)
 800ae20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ae24:	e7b4      	b.n	800ad90 <scalbn+0x30>
 800ae26:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ae2a:	3236      	adds	r2, #54	; 0x36
 800ae2c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ae30:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ae34:	4620      	mov	r0, r4
 800ae36:	4b0c      	ldr	r3, [pc, #48]	; (800ae68 <scalbn+0x108>)
 800ae38:	2200      	movs	r2, #0
 800ae3a:	e7e8      	b.n	800ae0e <scalbn+0xae>
 800ae3c:	f3af 8000 	nop.w
 800ae40:	c2f8f359 	.word	0xc2f8f359
 800ae44:	01a56e1f 	.word	0x01a56e1f
 800ae48:	8800759c 	.word	0x8800759c
 800ae4c:	7e37e43c 	.word	0x7e37e43c
 800ae50:	8800759c 	.word	0x8800759c
 800ae54:	fe37e43c 	.word	0xfe37e43c
 800ae58:	c2f8f359 	.word	0xc2f8f359
 800ae5c:	81a56e1f 	.word	0x81a56e1f
 800ae60:	43500000 	.word	0x43500000
 800ae64:	ffff3cb0 	.word	0xffff3cb0
 800ae68:	3c900000 	.word	0x3c900000

0800ae6c <_init>:
 800ae6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae6e:	bf00      	nop
 800ae70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae72:	bc08      	pop	{r3}
 800ae74:	469e      	mov	lr, r3
 800ae76:	4770      	bx	lr

0800ae78 <_fini>:
 800ae78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae7a:	bf00      	nop
 800ae7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae7e:	bc08      	pop	{r3}
 800ae80:	469e      	mov	lr, r3
 800ae82:	4770      	bx	lr
