TimeQuest Timing Analyzer report for top
Tue Jul 11 15:32:29 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 12. Setup: 'clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 15. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 16. Hold: 'clk'
 17. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 18. Hold: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 19. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 20. Hold: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 21. Recovery: 'rs232_rx'
 22. Recovery: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 23. Recovery: 'clk'
 24. Recovery: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 25. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 26. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 27. Removal: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 28. Removal: 'clk'
 29. Removal: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 30. Removal: 'rs232_rx'
 31. Setup Transfers
 32. Hold Transfers
 33. Recovery Transfers
 34. Removal Transfers
 35. Report TCCS
 36. Report RSKM
 37. Unconstrained Paths Summary
 38. Clock Status Summary
 39. Unconstrained Input Ports
 40. Unconstrained Output Ports
 41. Unconstrained Input Ports
 42. Unconstrained Output Ports
 43. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM570T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; Clock Name                                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                       ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; clk                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                       ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack } ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { I2C_MASTER:I2C_MASTER_instance|scl_clk }                    ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }                       ;
; rs232_rx                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                                  ;
; speed_select:speed_select|buad_clk_rx_reg                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg }                 ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                    ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 60.73 MHz  ; 60.73 MHz       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ;      ;
; 88.46 MHz  ; 88.46 MHz       ; speed_select:speed_select|buad_clk_rx_reg                 ;      ;
; 106.83 MHz ; 106.83 MHz      ; clk                                                       ;      ;
; 196.0 MHz  ; 196.0 MHz       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ;      ;
; 441.11 MHz ; 441.11 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg                       ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Setup Summary                                                                       ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -12.483 ; -647.283      ;
; clk                                                       ; -8.526  ; -1026.303     ;
; speed_select:speed_select|buad_clk_rx_reg                 ; -5.152  ; -90.855       ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; -4.102  ; -31.928       ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; -1.267  ; -1.267        ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Hold Summary                                                                       ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -2.139 ; -2.139        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; -1.361 ; -10.888       ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -1.303 ; -1.303        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 1.713  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 2.126  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Recovery Summary                                                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; rs232_rx                                                  ; -5.050 ; -5.050        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -4.298 ; -188.295      ;
; clk                                                       ; -4.214 ; -400.200      ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; -1.928 ; -15.424       ;
; speed_select:speed_select|buad_clk_rx_reg                 ; 1.366  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Removal Summary                                                                    ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg                 ; -1.420 ; -1.420        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 2.374  ; 0.000         ;
; clk                                                       ; 2.974  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 3.401  ; 0.000         ;
; rs232_rx                                                  ; 5.496  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                        ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -2.289 ; -2.289        ;
; rs232_rx                                                  ; -2.289 ; -2.289        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.234  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 0.234  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg                 ; 0.234  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                                                                                                                ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                   ; To Node                                                                     ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -12.483 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.150     ;
; -12.404 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 13.071     ;
; -12.297 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.964     ;
; -12.161 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.828     ;
; -12.082 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.749     ;
; -12.064 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.731     ;
; -11.975 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.642     ;
; -11.854 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.521     ;
; -11.732 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.399     ;
; -11.685 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.352     ;
; -11.685 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.352     ;
; -11.685 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.352     ;
; -11.670 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.337     ;
; -11.666 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.333     ;
; -11.659 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.326     ;
; -11.642 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.309     ;
; -11.606 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.273     ;
; -11.606 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.273     ;
; -11.606 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.273     ;
; -11.591 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.258     ;
; -11.587 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.254     ;
; -11.580 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.247     ;
; -11.553 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.220     ;
; -11.532 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.199     ;
; -11.499 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.166     ;
; -11.499 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.166     ;
; -11.499 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.166     ;
; -11.484 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.151     ;
; -11.480 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.147     ;
; -11.474 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.141     ;
; -11.473 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.140     ;
; -11.461 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.128     ;
; -11.417 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.084     ;
; -11.410 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.077     ;
; -11.402 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.069     ;
; -11.382 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.049     ;
; -11.358 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.025     ;
; -11.320 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.987     ;
; -11.275 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.942     ;
; -11.253 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.920     ;
; -11.237 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.904     ;
; -11.232 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.899     ;
; -11.232 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.899     ;
; -11.232 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.899     ;
; -11.212 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.879     ;
; -11.166 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.833     ;
; -11.165 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.832     ;
; -11.153 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.820     ;
; -11.153 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.820     ;
; -11.153 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.820     ;
; -11.152 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.819     ;
; -11.087 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.754     ;
; -11.086 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.753     ;
; -11.064 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.731     ;
; -11.056 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.723     ;
; -11.056 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.723     ;
; -11.056 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.723     ;
; -11.052 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.719     ;
; -11.046 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.713     ;
; -11.046 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.713     ;
; -11.046 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.713     ;
; -11.041 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.708     ;
; -11.037 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.704     ;
; -11.036 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.703     ;
; -11.030 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.697     ;
; -10.980 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.647     ;
; -10.979 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.646     ;
; -10.934 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.601     ;
; -10.934 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.601     ;
; -10.934 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.601     ;
; -10.926 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.593     ;
; -10.890 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.557     ;
; -10.847 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.514     ;
; -10.844 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.511     ;
; -10.844 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.511     ;
; -10.844 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.511     ;
; -10.832 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.499     ;
; -10.828 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.495     ;
; -10.824 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.491     ;
; -10.817 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.484     ;
; -10.788 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.455     ;
; -10.776 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.443     ;
; -10.764 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.431     ;
; -10.760 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.427     ;
; -10.753 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.420     ;
; -10.740 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.407     ;
; -10.697 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.364     ;
; -10.688 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.355     ;
; -10.688 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.355     ;
; -10.688 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.355     ;
; -10.688 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.355     ;
; -10.688 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.355     ;
; -10.688 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.355     ;
; -10.688 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.355     ;
; -10.676 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.343     ;
; -10.676 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.343     ;
; -10.676 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.343     ;
; -10.660 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.327     ;
; -10.656 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.323     ;
; -10.649 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.316     ;
+---------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                           ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -8.526 ; my_uart_rx:my_uart_rx|rx_data_reg[6]                                         ; Current.S1                                                                        ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -1.556     ; 7.137      ;
; -8.361 ; Rx_cmd[4]                                                                    ; linkICS                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.028      ;
; -8.299 ; my_uart_rx:my_uart_rx|rx_data_reg[1]                                         ; Current.S1                                                                        ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -1.556     ; 6.910      ;
; -8.230 ; Rx_cmd[3]                                                                    ; linkICS                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.897      ;
; -8.158 ; my_uart_rx:my_uart_rx|rx_data_reg[4]                                         ; Current.S1                                                                        ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -1.556     ; 6.769      ;
; -8.015 ; my_uart_rx:my_uart_rx|rx_data_reg[7]                                         ; Current.S1                                                                        ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -1.556     ; 6.626      ;
; -7.928 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                                 ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 7.506      ;
; -7.888 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                                 ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 7.466      ;
; -7.769 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                                 ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 7.347      ;
; -7.742 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                                 ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 7.320      ;
; -7.718 ; Rx_cmd[4]                                                                    ; i2c_rst                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.385      ;
; -7.686 ; Rx_cmd[5]                                                                    ; linkICS                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.353      ;
; -7.604 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                                 ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 7.182      ;
; -7.598 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                                 ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 7.176      ;
; -7.587 ; Rx_cmd[3]                                                                    ; i2c_rst                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.254      ;
; -7.498 ; Rx_cmd[13]                                                                   ; linkICS                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.165      ;
; -7.472 ; Rx_cmd[8]                                                                    ; linkICS                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.139      ;
; -7.409 ; my_uart_rx:my_uart_rx|rx_data_reg[6]                                         ; Current.SAVE                                                                      ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -1.556     ; 6.020      ;
; -7.355 ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                                 ; I2C_MASTER:I2C_MASTER_instance|WR                                                 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 6.933      ;
; -7.331 ; Rx_cmd[11]                                                                   ; linkICS                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.998      ;
; -7.315 ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                                 ; I2C_MASTER:I2C_MASTER_instance|WR                                                 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 6.893      ;
; -7.302 ; Rx_cmd[23]                                                                   ; linkICS                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.969      ;
; -7.245 ; Rx_cmd[7]                                                                    ; linkICS                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.912      ;
; -7.232 ; speed_select:speed_select|cnt_rx[3]                                          ; speed_select:speed_select|cnt_rx[9]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.899      ;
; -7.232 ; speed_select:speed_select|cnt_rx[3]                                          ; speed_select:speed_select|cnt_rx[8]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.899      ;
; -7.232 ; speed_select:speed_select|cnt_rx[3]                                          ; speed_select:speed_select|cnt_rx[12]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.899      ;
; -7.232 ; speed_select:speed_select|cnt_rx[3]                                          ; speed_select:speed_select|cnt_rx[10]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.899      ;
; -7.232 ; speed_select:speed_select|cnt_rx[3]                                          ; speed_select:speed_select|cnt_rx[11]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.899      ;
; -7.232 ; speed_select:speed_select|cnt_rx[3]                                          ; speed_select:speed_select|cnt_rx[6]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.899      ;
; -7.232 ; speed_select:speed_select|cnt_rx[3]                                          ; speed_select:speed_select|cnt_rx[7]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.899      ;
; -7.219 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.886      ;
; -7.215 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.882      ;
; -7.196 ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                                 ; I2C_MASTER:I2C_MASTER_instance|WR                                                 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 6.774      ;
; -7.182 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[5]     ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.849      ;
; -7.182 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[4]     ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.849      ;
; -7.182 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[6]     ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.849      ;
; -7.182 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]     ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.849      ;
; -7.182 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]     ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.849      ;
; -7.182 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]     ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.849      ;
; -7.182 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]     ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.849      ;
; -7.182 ; my_uart_rx:my_uart_rx|rx_data_reg[1]                                         ; Current.SAVE                                                                      ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -1.556     ; 5.793      ;
; -7.169 ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                                 ; I2C_MASTER:I2C_MASTER_instance|WR                                                 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 6.747      ;
; -7.158 ; Rx_cmd[6]                                                                    ; linkICS                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.825      ;
; -7.117 ; Rx_cmd[21]                                                                   ; linkICS                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.784      ;
; -7.091 ; my_uart_rx:my_uart_rx|rx_data_reg[2]                                         ; Current.S1                                                                        ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -1.556     ; 5.702      ;
; -7.088 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[3]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.755      ;
; -7.085 ; speed_select:speed_select|cnt_rx[4]                                          ; speed_select:speed_select|cnt_rx[9]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.752      ;
; -7.085 ; speed_select:speed_select|cnt_rx[4]                                          ; speed_select:speed_select|cnt_rx[8]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.752      ;
; -7.085 ; speed_select:speed_select|cnt_rx[4]                                          ; speed_select:speed_select|cnt_rx[12]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.752      ;
; -7.085 ; speed_select:speed_select|cnt_rx[4]                                          ; speed_select:speed_select|cnt_rx[10]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.752      ;
; -7.085 ; speed_select:speed_select|cnt_rx[4]                                          ; speed_select:speed_select|cnt_rx[11]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.752      ;
; -7.085 ; speed_select:speed_select|cnt_rx[4]                                          ; speed_select:speed_select|cnt_rx[6]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.752      ;
; -7.085 ; speed_select:speed_select|cnt_rx[4]                                          ; speed_select:speed_select|cnt_rx[7]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.752      ;
; -7.077 ; speed_select:speed_select|cnt_rx[2]                                          ; speed_select:speed_select|cnt_rx[9]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.744      ;
; -7.077 ; speed_select:speed_select|cnt_rx[2]                                          ; speed_select:speed_select|cnt_rx[8]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.744      ;
; -7.077 ; speed_select:speed_select|cnt_rx[2]                                          ; speed_select:speed_select|cnt_rx[12]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.744      ;
; -7.077 ; speed_select:speed_select|cnt_rx[2]                                          ; speed_select:speed_select|cnt_rx[10]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.744      ;
; -7.077 ; speed_select:speed_select|cnt_rx[2]                                          ; speed_select:speed_select|cnt_rx[11]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.744      ;
; -7.077 ; speed_select:speed_select|cnt_rx[2]                                          ; speed_select:speed_select|cnt_rx[6]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.744      ;
; -7.077 ; speed_select:speed_select|cnt_rx[2]                                          ; speed_select:speed_select|cnt_rx[7]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.744      ;
; -7.076 ; Rx_cmd[4]                                                                    ; led~reg0                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.743      ;
; -7.076 ; Rx_cmd[4]                                                                    ; linkICR                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.743      ;
; -7.072 ; Rx_cmd[4]                                                                    ; i2c_rst_slv                                                                       ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.739      ;
; -7.070 ; Rx_cmd[4]                                                                    ; linkICW                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.737      ;
; -7.067 ; Rx_cmd[4]                                                                    ; RD_EN                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.734      ;
; -7.063 ; speed_select:speed_select|cnt_rx[1]                                          ; speed_select:speed_select|cnt_rx[9]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.730      ;
; -7.063 ; speed_select:speed_select|cnt_rx[1]                                          ; speed_select:speed_select|cnt_rx[8]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.730      ;
; -7.063 ; speed_select:speed_select|cnt_rx[1]                                          ; speed_select:speed_select|cnt_rx[12]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.730      ;
; -7.063 ; speed_select:speed_select|cnt_rx[1]                                          ; speed_select:speed_select|cnt_rx[10]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.730      ;
; -7.063 ; speed_select:speed_select|cnt_rx[1]                                          ; speed_select:speed_select|cnt_rx[11]                                              ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.730      ;
; -7.063 ; speed_select:speed_select|cnt_rx[1]                                          ; speed_select:speed_select|cnt_rx[6]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.730      ;
; -7.063 ; speed_select:speed_select|cnt_rx[1]                                          ; speed_select:speed_select|cnt_rx[7]                                               ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.730      ;
; -7.059 ; Rx_cmd[4]                                                                    ; WR_EN                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.726      ;
; -7.043 ; Rx_cmd[5]                                                                    ; i2c_rst                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.710      ;
; -7.041 ; my_uart_rx:my_uart_rx|rx_data_reg[4]                                         ; Current.SAVE                                                                      ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -1.556     ; 5.652      ;
; -7.031 ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                                 ; I2C_MASTER:I2C_MASTER_instance|WR                                                 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 6.609      ;
; -7.025 ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                                 ; I2C_MASTER:I2C_MASTER_instance|WR                                                 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -1.089     ; 6.603      ;
; -7.000 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.667      ;
; -6.996 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.663      ;
; -6.980 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi         ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                  ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.647      ;
; -6.952 ; Rx_cmd[10]                                                                   ; linkICS                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.619      ;
; -6.945 ; Rx_cmd[3]                                                                    ; led~reg0                                                                          ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.612      ;
; -6.945 ; Rx_cmd[3]                                                                    ; linkICR                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.612      ;
; -6.941 ; Rx_cmd[3]                                                                    ; i2c_rst_slv                                                                       ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.608      ;
; -6.939 ; Rx_cmd[3]                                                                    ; linkICW                                                                           ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.606      ;
; -6.936 ; Rx_cmd[3]                                                                    ; RD_EN                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.603      ;
; -6.928 ; Rx_cmd[3]                                                                    ; WR_EN                                                                             ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.595      ;
; -6.898 ; my_uart_rx:my_uart_rx|rx_data_reg[7]                                         ; Current.SAVE                                                                      ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -1.556     ; 5.509      ;
; -6.888 ; linkICS                                                                      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                  ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.555      ;
; -6.881 ; my_uart_rx:my_uart_rx|rx_data_reg[5]                                         ; Current.S1                                                                        ; speed_select:speed_select|buad_clk_rx_reg                 ; clk         ; 0.500        ; -1.556     ; 5.492      ;
; -6.869 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.536      ;
; -6.869 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.536      ;
; -6.869 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.536      ;
; -6.869 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6] ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 7.536      ;
+--------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.152 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.319      ;
; -5.105 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.272      ;
; -5.020 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.187      ;
; -5.020 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.187      ;
; -5.020 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.187      ;
; -5.020 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.187      ;
; -5.020 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.187      ;
; -5.020 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.187      ;
; -5.020 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.187      ;
; -5.020 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.187      ;
; -5.012 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.179      ;
; -4.895 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.062      ;
; -4.895 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.062      ;
; -4.834 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.001      ;
; -4.834 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.001      ;
; -4.834 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.001      ;
; -4.834 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.001      ;
; -4.834 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.001      ;
; -4.834 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.001      ;
; -4.834 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.001      ;
; -4.834 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.001      ;
; -4.822 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.989      ;
; -4.795 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.962      ;
; -4.795 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.962      ;
; -4.792 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.959      ;
; -4.780 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.947      ;
; -4.780 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.947      ;
; -4.769 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.936      ;
; -4.759 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.926      ;
; -4.727 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.894      ;
; -4.690 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.857      ;
; -4.690 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.857      ;
; -4.690 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.857      ;
; -4.690 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.857      ;
; -4.690 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.857      ;
; -4.690 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.857      ;
; -4.690 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.857      ;
; -4.690 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.857      ;
; -4.634 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.801      ;
; -4.592 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.759      ;
; -4.555 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.722      ;
; -4.555 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.722      ;
; -4.550 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.717      ;
; -4.541 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.708      ;
; -4.541 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.708      ;
; -4.428 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.595      ;
; -4.360 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.527      ;
; -4.335 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.502      ;
; -4.332 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.499      ;
; -4.322 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.489      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.266 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.433      ;
; -4.220 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.387      ;
; -4.038 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.205      ;
; -4.038 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.205      ;
; -4.038 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.205      ;
; -4.038 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.205      ;
; -4.038 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.205      ;
; -4.038 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.205      ;
; -4.038 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.205      ;
; -4.038 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.205      ;
; -3.987 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.154      ;
; -3.740 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.907      ;
; -3.385 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.552      ;
; -3.213 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.380      ;
; -3.055 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.222      ;
; -3.050 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.717      ;
; -2.912 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.579      ;
; -2.837 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.504      ;
; -2.789 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.956      ;
; -2.431 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.598      ;
; -2.384 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.051      ;
; -2.299 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.966      ;
; -2.287 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.954      ;
; -2.245 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.912      ;
; -2.162 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.829      ;
; -2.149 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.816      ;
; -2.148 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.815      ;
; -2.023 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.690      ;
; -2.021 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.688      ;
; -1.935 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.602      ;
; -1.924 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.591      ;
; -1.923 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.590      ;
; -1.897 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.564      ;
; -1.804 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.471      ;
; -1.802 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.469      ;
; -1.793 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.460      ;
; -1.710 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.377      ;
; -1.662 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.329      ;
; -1.590 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.257      ;
; -1.566 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.233      ;
; -1.565 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.232      ;
; -1.546 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.213      ;
; -1.471 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.138      ;
; -1.355 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.022      ;
; -1.328 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.995      ;
; -1.322 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.989      ;
; -1.322 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.989      ;
; -1.262 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.929      ;
; -1.260 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.927      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -4.102 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.769      ;
; -4.102 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.769      ;
; -4.102 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.769      ;
; -4.102 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.769      ;
; -4.102 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.769      ;
; -4.102 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.769      ;
; -4.102 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.769      ;
; -3.887 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.554      ;
; -3.887 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.554      ;
; -3.887 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.554      ;
; -3.887 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.554      ;
; -3.887 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.554      ;
; -3.887 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.554      ;
; -3.887 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.554      ;
; -3.584 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.251      ;
; -3.584 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.251      ;
; -3.584 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.251      ;
; -3.584 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.251      ;
; -3.584 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.251      ;
; -3.584 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.251      ;
; -3.584 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.251      ;
; -3.460 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.127      ;
; -3.460 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.127      ;
; -3.460 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.127      ;
; -3.240 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.907      ;
; -3.240 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.907      ;
; -3.240 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.907      ;
; -3.220 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.887      ;
; -3.220 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.887      ;
; -3.220 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.887      ;
; -3.214 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.881      ;
; -3.127 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.794      ;
; -3.127 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.794      ;
; -3.127 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.794      ;
; -3.046 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.713      ;
; -3.046 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.713      ;
; -3.046 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.713      ;
; -2.993 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.660      ;
; -2.870 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.537      ;
; -2.802 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.469      ;
; -2.773 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.440      ;
; -2.753 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.420      ;
; -2.747 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.414      ;
; -2.660 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.327      ;
; -2.650 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.317      ;
; -2.537 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.204      ;
; -2.527 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.194      ;
; -2.415 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.082      ;
; -1.873 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.540      ;
; -1.797 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.464      ;
; -1.791 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.458      ;
; -1.785 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.452      ;
; -1.690 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.357      ;
; -1.680 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 2.347      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.267 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.934      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -2.139 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                 ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; clk         ; 0.000        ; 3.681      ; 2.139      ;
; -1.639 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                 ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; clk         ; -0.500       ; 3.681      ; 2.139      ;
; 0.854  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|buad_clk_rx_reg                                              ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.132      ;
; 1.281  ; flag_reg                                                                                ; Current.WAIT                                                                           ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 0.940      ; 1.942      ;
; 1.331  ; flag_reg                                                                                ; Flag_temp                                                                              ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 0.940      ; 1.992      ;
; 1.354  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|buad_clk_rx_reg                                              ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.132      ;
; 1.401  ; i2c_rst_slv                                                                             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n1                   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.622      ;
; 1.405  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out0   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.626      ;
; 1.414  ; Buff_temp[3]                                                                            ; Rx_cmd[3]                                                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.635      ;
; 1.420  ; Buff_temp[14]                                                                           ; Rx_cmd[14]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.641      ;
; 1.427  ; Buff_temp[17]                                                                           ; Rx_cmd[17]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.648      ;
; 1.430  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.651      ;
; 1.435  ; Buff_temp[2]                                                                            ; Rx_cmd[2]                                                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.656      ;
; 1.477  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[5]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.755      ;
; 1.477  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[3]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.755      ;
; 1.477  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[4]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.755      ;
; 1.477  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[0]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.755      ;
; 1.477  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[1]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.755      ;
; 1.477  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[2]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.755      ;
; 1.646  ; Flag_temp                                                                               ; Current.S1                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.649  ; Buff_temp[20]                                                                           ; Buff_temp[20]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.870      ;
; 1.659  ; Buff_temp[10]                                                                           ; Buff_temp[10]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.659  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.661  ; Buff_temp[13]                                                                           ; Buff_temp[13]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.882      ;
; 1.662  ; Buff_temp[13]                                                                           ; Buff_temp[21]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.883      ;
; 1.668  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.889      ;
; 1.672  ; Buff_temp[0]                                                                            ; Buff_temp[8]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.893      ;
; 1.679  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.900      ;
; 1.680  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.901      ;
; 1.762  ; Buff_temp[22]                                                                           ; Rx_cmd[22]                                                                             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.983      ;
; 1.785  ; flag_reg                                                                                ; Current.S1                                                                             ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 0.940      ; 2.446      ;
; 1.809  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.030      ;
; 1.856  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.077      ;
; 1.873  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.094      ;
; 1.894  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[9]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.172      ;
; 1.894  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[8]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.172      ;
; 1.894  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[12]                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.172      ;
; 1.894  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[10]                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.172      ;
; 1.894  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[11]                                                   ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.172      ;
; 1.894  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[6]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.172      ;
; 1.894  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[7]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 6.172      ;
; 1.907  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.128      ;
; 1.908  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.129      ;
; 1.912  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00               ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.133      ;
; 1.917  ; WR_EN                                                                                   ; WR_EN                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.138      ;
; 1.918  ; Buff_temp[9]                                                                            ; Buff_temp[9]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.919  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[6]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[6]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.140      ;
; 1.923  ; Current.SAVE                                                                            ; Current.WAIT                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.144      ;
; 1.923  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.144      ;
; 1.924  ; Buff_temp[9]                                                                            ; Buff_temp[17]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.145      ;
; 1.925  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack         ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.925  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.929  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.150      ;
; 1.930  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack     ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.if_rep_start    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.151      ;
; 1.935  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.938  ; Buff_temp[14]                                                                           ; Buff_temp[14]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.159      ;
; 1.939  ; Buff_temp[21]                                                                           ; Buff_temp[21]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 1.939  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack         ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.160      ;
; 1.942  ; Buff_temp[14]                                                                           ; Buff_temp[22]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.163      ;
; 1.946  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.167      ;
; 1.947  ; Buff_temp[8]                                                                            ; Buff_temp[16]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.168      ;
; 1.948  ; Buff_temp[3]                                                                            ; Buff_temp[11]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.169      ;
; 1.952  ; Buff_temp[2]                                                                            ; Buff_temp[2]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.173      ;
; 1.963  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.184      ;
; 1.964  ; Buff_temp[2]                                                                            ; Buff_temp[10]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.185      ;
; 1.977  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[5]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.755      ;
; 1.977  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[3]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.755      ;
; 1.977  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[4]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.755      ;
; 1.977  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[0]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.755      ;
; 1.977  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[1]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.755      ;
; 1.977  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|cnt_rx[2]                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.755      ;
; 2.009  ; flag_reg                                                                                ; Current.SAVE                                                                           ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 0.940      ; 2.670      ;
; 2.048  ; speed_select:speed_select|cnt_rx[12]                                                    ; speed_select:speed_select|cnt_rx[12]                                                   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.051  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out_end ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.272      ;
; 2.088  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write       ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.309      ;
; 2.107  ; Buff_temp[22]                                                                           ; Buff_temp[22]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; Buff_temp[7]                                                                            ; Buff_temp[7]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; RD_EN                                                                                   ; RD_EN                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; speed_select:speed_select|cnt_rx[5]                                                     ; speed_select:speed_select|cnt_rx[5]                                                    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.118  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.119  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                   ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.340      ;
; 2.125  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.130  ; Buff_temp[10]                                                                           ; Buff_temp[18]                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.351      ;
; 2.133  ; speed_select:speed_select|cnt_rx[6]                                                     ; speed_select:speed_select|cnt_rx[6]                                                    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.134  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[8]                                                     ; speed_select:speed_select|cnt_rx[8]                                                    ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.141  ; linkICS                                                                                 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.141  ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                               ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.141  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.362      ;
; 2.143  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                       ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.364      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.361 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 4.473      ;
; -1.361 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 4.473      ;
; -1.361 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 4.473      ;
; -1.361 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 4.473      ;
; -1.361 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 4.473      ;
; -1.361 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 4.473      ;
; -1.361 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 4.473      ;
; -1.361 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 4.473      ;
; -0.861 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 4.473      ;
; -0.861 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 4.473      ;
; -0.861 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 4.473      ;
; -0.861 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 4.473      ;
; -0.861 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 4.473      ;
; -0.861 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 4.473      ;
; -0.861 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 4.473      ;
; -0.861 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 4.473      ;
; 0.615  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 6.073      ;
; 0.680  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 6.138      ;
; 0.683  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 6.141      ;
; 0.708  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 6.166      ;
; 0.801  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 6.259      ;
; 0.802  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 6.260      ;
; 0.812  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 6.270      ;
; 0.853  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 6.311      ;
; 1.115  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 6.073      ;
; 1.180  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 6.138      ;
; 1.183  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 6.141      ;
; 1.208  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 6.166      ;
; 1.301  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 6.259      ;
; 1.302  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 6.260      ;
; 1.312  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 6.270      ;
; 1.353  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 6.311      ;
; 1.706  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.927      ;
; 1.708  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.929      ;
; 1.768  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.989      ;
; 1.768  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.989      ;
; 1.774  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.995      ;
; 1.801  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.022      ;
; 1.917  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.138      ;
; 1.992  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.213      ;
; 2.011  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.232      ;
; 2.012  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.233      ;
; 2.036  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.257      ;
; 2.108  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.329      ;
; 2.156  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.377      ;
; 2.239  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.460      ;
; 2.248  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.469      ;
; 2.250  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.471      ;
; 2.343  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.564      ;
; 2.369  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.590      ;
; 2.370  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.591      ;
; 2.381  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.602      ;
; 2.467  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.688      ;
; 2.469  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.690      ;
; 2.594  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.815      ;
; 2.595  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.816      ;
; 2.608  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.829      ;
; 2.691  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.912      ;
; 2.733  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.954      ;
; 2.745  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.966      ;
; 2.830  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.051      ;
; 2.877  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.598      ;
; 3.235  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.956      ;
; 3.283  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.504      ;
; 3.358  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.579      ;
; 3.451  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.172      ;
; 3.460  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.181      ;
; 3.474  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.195      ;
; 3.496  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.717      ;
; 3.501  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.222      ;
; 3.659  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.380      ;
; 3.663  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.384      ;
; 3.725  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.446      ;
; 3.831  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.552      ;
; 3.931  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.652      ;
; 3.967  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.688      ;
; 3.968  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.689      ;
; 4.000  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.721      ;
; 4.065  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.786      ;
; 4.186  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.907      ;
; 4.201  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.922      ;
; 4.344  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.065      ;
; 4.396  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.117      ;
; 4.484  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.205      ;
; 4.484  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.205      ;
; 4.484  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.205      ;
; 4.484  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.205      ;
; 4.484  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.205      ;
; 4.484  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.205      ;
; 4.484  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.205      ;
; 4.484  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.205      ;
; 4.538  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.259      ;
; 4.636  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.357      ;
; 4.664  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.385      ;
; 4.666  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.387      ;
; 4.736  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.457      ;
; 4.768  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.489      ;
; 4.771  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.492      ;
; 4.806  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.527      ;
; 4.874  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.595      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                              ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.303 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 3.785      ; 3.079      ;
; -0.803 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 3.785      ; 3.079      ;
; 1.414  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.635      ;
; 1.416  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.637      ;
; 1.601  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 1.926      ;
; 1.649  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.870      ;
; 1.650  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.871      ;
; 1.668  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.889      ;
; 1.672  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.893      ;
; 1.678  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.899      ;
; 1.678  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.899      ;
; 1.683  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.904      ;
; 1.685  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.906      ;
; 1.851  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 2.176      ;
; 1.853  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 2.178      ;
; 1.916  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.137      ;
; 1.925  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.146      ;
; 1.931  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.152      ;
; 1.951  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.172      ;
; 1.991  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.212      ;
; 2.069  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 2.394      ;
; 2.097  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.318      ;
; 2.102  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 2.427      ;
; 2.107  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.328      ;
; 2.119  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.340      ;
; 2.136  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.357      ;
; 2.137  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.358      ;
; 2.147  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.368      ;
; 2.160  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.381      ;
; 2.166  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.387      ;
; 2.169  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.390      ;
; 2.176  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.397      ;
; 2.211  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.432      ;
; 2.212  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.222  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.222  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.222  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.224  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.445      ;
; 2.225  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.446      ;
; 2.231  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.237  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.458      ;
; 2.242  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.463      ;
; 2.250  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.250  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.250  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.251  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.472      ;
; 2.251  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.472      ;
; 2.252  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.473      ;
; 2.259  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.480      ;
; 2.270  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 2.595      ;
; 2.271  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.492      ;
; 2.275  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.496      ;
; 2.282  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.503      ;
; 2.286  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.507      ;
; 2.288  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.509      ;
; 2.298  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.519      ;
; 2.320  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.541      ;
; 2.322  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.543      ;
; 2.423  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.644      ;
; 2.432  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.653      ;
; 2.453  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 2.778      ;
; 2.510  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.731      ;
; 2.525  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.746      ;
; 2.579  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 2.904      ;
; 2.637  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.858      ;
; 2.643  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.864      ;
; 2.646  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.867      ;
; 2.787  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.008      ;
; 2.852  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.073      ;
; 2.861  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.082      ;
; 2.871  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.092      ;
; 2.873  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.094      ;
; 2.874  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.095      ;
; 2.875  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.096      ;
; 2.922  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.143      ;
; 3.104  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.325      ;
; 3.142  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.363      ;
; 3.152  ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 3.477      ;
; 3.156  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.377      ;
; 3.221  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.442      ;
; 3.225  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.446      ;
; 3.229  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.450      ;
; 3.243  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.464      ;
; 3.254  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.475      ;
; 3.287  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.508      ;
; 3.314  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.535      ;
; 3.322  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.543      ;
; 3.345  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.566      ;
; 3.363  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.584      ;
; 3.378  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.599      ;
; 3.422  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 0.000      ; 3.143      ;
; 3.425  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.646      ;
; 3.434  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.655      ;
; 3.435  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.656      ;
; 3.483  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.704      ;
; 3.524  ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 3.849      ;
; 3.562  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 3.887      ;
; 3.574  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.795      ;
; 3.610  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.831      ;
; 3.735  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.956      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.713 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.934      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.126 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.347      ;
; 2.136 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.357      ;
; 2.231 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.452      ;
; 2.237 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.458      ;
; 2.239 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.460      ;
; 2.243 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.464      ;
; 2.319 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.540      ;
; 2.621 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.842      ;
; 2.861 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.082      ;
; 2.862 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.083      ;
; 2.958 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.179      ;
; 2.968 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.189      ;
; 3.069 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.290      ;
; 3.079 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.300      ;
; 3.177 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.398      ;
; 3.179 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.401      ;
; 3.183 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.404      ;
; 3.248 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.469      ;
; 3.288 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.509      ;
; 3.290 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.511      ;
; 3.399 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.620      ;
; 3.453 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.674      ;
; 3.492 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.713      ;
; 3.548 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.769      ;
; 3.548 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.769      ;
; 3.548 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.769      ;
; 3.649 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.870      ;
; 3.652 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.873      ;
; 3.652 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.873      ;
; 3.652 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.873      ;
; 3.660 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.881      ;
; 3.868 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.089      ;
; 3.868 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.089      ;
; 3.868 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.089      ;
; 4.030 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.251      ;
; 4.030 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.251      ;
; 4.030 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.251      ;
; 4.030 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.251      ;
; 4.333 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.554      ;
; 4.333 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.554      ;
; 4.333 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.554      ;
; 4.333 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.554      ;
; 4.333 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.554      ;
; 4.548 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.769      ;
; 4.548 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.769      ;
; 4.548 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.769      ;
; 4.548 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.769      ;
; 4.548 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.769      ;
; 4.548 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.769      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -5.050 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.279     ; 4.438      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                 ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                      ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -4.298 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 5.069      ;
; -4.298 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 5.069      ;
; -4.298 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 5.069      ;
; -4.298 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 5.069      ;
; -4.298 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 5.069      ;
; -4.298 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 5.069      ;
; -4.298 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 5.069      ;
; -3.873 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.644      ;
; -3.873 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.644      ;
; -3.873 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.644      ;
; -3.873 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.644      ;
; -3.873 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.644      ;
; -3.873 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.644      ;
; -3.858 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.629      ;
; -3.858 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.629      ;
; -3.858 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.629      ;
; -3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.599      ;
; -3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.599      ;
; -3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.599      ;
; -3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.599      ;
; -3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.599      ;
; -3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.599      ;
; -3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.599      ;
; -3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.599      ;
; -3.828 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.599      ;
; -3.822 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.593      ;
; -3.822 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.593      ;
; -3.822 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.593      ;
; -3.822 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.593      ;
; -3.816 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.500        ; 0.104      ; 4.087      ;
; -3.809 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.580      ;
; -3.780 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.551      ;
; -3.752 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.523      ;
; -3.752 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.523      ;
; -3.752 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.523      ;
; -3.752 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.523      ;
; -3.743 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.514      ;
; -3.743 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.514      ;
; -3.569 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.340      ;
; -3.569 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.340      ;
; -3.569 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.340      ;
; -3.569 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.340      ;
; -3.569 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.340      ;
; -3.569 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.340      ;
; -3.569 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 4.340      ;
; -2.955 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 3.726      ;
; -2.955 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 3.726      ;
; -2.955 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 3.726      ;
; -2.955 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 3.726      ;
; -2.955 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.104      ; 3.726      ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.214 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.881      ;
; -4.214 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.881      ;
; -3.921 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.588      ;
; -3.866 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[6]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.866 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.533      ;
; -3.770 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.753 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[5]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[4]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[6]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.753 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.420      ;
; -3.723 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.390      ;
; -3.723 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.if_rep_start     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.390      ;
; -3.723 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.390      ;
; -3.723 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.390      ;
; -3.723 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.390      ;
; -3.719 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.386      ;
; -3.719 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.386      ;
; -3.719 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.386      ;
; -3.719 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.386      ;
; -3.718 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.385      ;
; -3.718 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.385      ;
; -3.718 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.385      ;
; -3.718 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.385      ;
; -3.718 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.385      ;
; -3.718 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.385      ;
; -3.718 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.385      ;
; -3.718 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_end      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.385      ;
; -3.702 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.369      ;
; -3.702 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.369      ;
; -3.702 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.369      ;
; -3.702 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.369      ;
; -3.702 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.369      ;
; -3.702 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.369      ;
; -3.702 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.369      ;
; -3.702 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.369      ;
; -3.702 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.369      ;
; -3.673 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.340      ;
; -3.514 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.181      ;
; -3.514 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.181      ;
; -3.514 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.181      ;
; -3.514 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.181      ;
; -3.514 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.181      ;
; -3.514 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[4]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.181      ;
; -3.514 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.181      ;
; -3.514 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.181      ;
; -3.514 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.181      ;
; -3.508 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.175      ;
; -3.508 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[0]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.175      ;
; -3.508 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[3]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.175      ;
; -3.508 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[2]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.175      ;
; -3.508 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[5]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.175      ;
; -3.508 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.175      ;
; -3.508 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[4]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.175      ;
; -3.508 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[6]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.175      ;
; -3.508 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[7]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.175      ;
; -3.505 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.172      ;
; -3.505 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.172      ;
; -3.505 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.172      ;
; -3.505 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[3]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.172      ;
; -3.505 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.172      ;
; -3.505 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.172      ;
; -3.505 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.172      ;
; -3.505 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.172      ;
; -3.486 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.153      ;
; -3.486 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.153      ;
; -3.486 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.153      ;
; -3.486 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out3    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.153      ;
; -3.486 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.153      ;
; -3.486 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.153      ;
; -3.486 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.153      ;
; -3.486 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out0    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.153      ;
; -3.486 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out_end ; clk          ; clk         ; 1.000        ; 0.000      ; 4.153      ;
; -3.059 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|WR                                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.726      ;
; -3.059 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|RD                                                       ; clk          ; clk         ; 1.000        ; 0.000      ; 3.726      ;
; -2.941 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.608      ;
; -2.941 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.608      ;
; -2.941 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.608      ;
; -2.941 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.608      ;
; -2.941 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.608      ;
; -2.941 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.608      ;
; -2.941 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.608      ;
; -2.941 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.608      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                 ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.928 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 1.089      ; 3.684      ;
; -1.928 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 1.089      ; 3.684      ;
; -1.928 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 1.089      ; 3.684      ;
; -1.928 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 1.089      ; 3.684      ;
; -1.928 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 1.089      ; 3.684      ;
; -1.928 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 1.089      ; 3.684      ;
; -1.928 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 1.089      ; 3.684      ;
; -1.928 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 1.089      ; 3.684      ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.366 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.237      ; 4.414      ;
; 1.866 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.237      ; 4.414      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.420 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.237      ; 4.414      ;
; -0.920 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.237      ; 4.414      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                 ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.374 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.089      ; 3.684      ;
; 2.374 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.089      ; 3.684      ;
; 2.374 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.089      ; 3.684      ;
; 2.374 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.089      ; 3.684      ;
; 2.374 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.089      ; 3.684      ;
; 2.374 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.089      ; 3.684      ;
; 2.374 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.089      ; 3.684      ;
; 2.374 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.089      ; 3.684      ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.974 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[7]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.195      ;
; 2.974 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[6]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.195      ;
; 2.974 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.195      ;
; 2.974 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.195      ;
; 2.974 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.195      ;
; 2.974 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.195      ;
; 2.974 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.195      ;
; 2.980 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_end      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 2.980 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.201      ;
; 3.387 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.608      ;
; 3.387 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.608      ;
; 3.387 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.608      ;
; 3.387 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.608      ;
; 3.387 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.608      ;
; 3.387 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.608      ;
; 3.387 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.608      ;
; 3.387 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.608      ;
; 3.505 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|WR                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.726      ;
; 3.505 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|RD                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.726      ;
; 3.932 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.153      ;
; 3.932 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.153      ;
; 3.932 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.153      ;
; 3.932 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out3    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.153      ;
; 3.932 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.153      ;
; 3.932 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.153      ;
; 3.932 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.153      ;
; 3.932 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out0    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.153      ;
; 3.932 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out_end ; clk          ; clk         ; 0.000        ; 0.000      ; 4.153      ;
; 3.951 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.172      ;
; 3.951 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.172      ;
; 3.951 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.172      ;
; 3.951 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.172      ;
; 3.951 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.172      ;
; 3.951 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.172      ;
; 3.951 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.172      ;
; 3.951 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.172      ;
; 3.954 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.175      ;
; 3.954 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.175      ;
; 3.954 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[3]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.175      ;
; 3.954 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.175      ;
; 3.954 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[5]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.175      ;
; 3.954 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.175      ;
; 3.954 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[4]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.175      ;
; 3.954 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[6]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.175      ;
; 3.954 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[7]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.175      ;
; 3.960 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.181      ;
; 3.960 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.181      ;
; 3.960 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.181      ;
; 3.960 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.181      ;
; 3.960 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.181      ;
; 3.960 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.181      ;
; 3.960 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.181      ;
; 3.960 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.181      ;
; 3.960 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.181      ;
; 4.119 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[5]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.340      ;
; 4.148 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.369      ;
; 4.148 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.369      ;
; 4.148 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.369      ;
; 4.148 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.369      ;
; 4.148 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.369      ;
; 4.148 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.369      ;
; 4.148 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.369      ;
; 4.148 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.369      ;
; 4.148 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.369      ;
; 4.164 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.385      ;
; 4.164 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.385      ;
; 4.164 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.385      ;
; 4.164 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.385      ;
; 4.164 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.385      ;
; 4.164 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.385      ;
; 4.164 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.385      ;
; 4.164 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_end      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.385      ;
; 4.165 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.386      ;
; 4.165 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.386      ;
; 4.165 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.386      ;
; 4.165 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.386      ;
; 4.169 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.390      ;
; 4.169 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.if_rep_start     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.390      ;
; 4.169 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.390      ;
; 4.169 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.390      ;
; 4.169 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.390      ;
; 4.199 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[5]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[4]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[6]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.199 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.420      ;
; 4.216 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.437      ;
; 4.216 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.437      ;
; 4.216 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.437      ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                 ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                      ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 3.401 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 3.726      ;
; 3.401 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 3.726      ;
; 3.401 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 3.726      ;
; 3.401 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 3.726      ;
; 3.401 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 3.726      ;
; 4.015 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.340      ;
; 4.015 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.340      ;
; 4.015 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.340      ;
; 4.015 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.340      ;
; 4.015 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.340      ;
; 4.015 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.340      ;
; 4.015 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.340      ;
; 4.189 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.514      ;
; 4.189 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.514      ;
; 4.198 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.523      ;
; 4.198 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.523      ;
; 4.198 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.523      ;
; 4.198 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.523      ;
; 4.226 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.551      ;
; 4.255 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.580      ;
; 4.262 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 0.104      ; 4.087      ;
; 4.268 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.593      ;
; 4.268 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.593      ;
; 4.268 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.593      ;
; 4.268 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.593      ;
; 4.274 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.599      ;
; 4.274 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.599      ;
; 4.274 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.599      ;
; 4.274 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.599      ;
; 4.274 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.599      ;
; 4.274 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.599      ;
; 4.274 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.599      ;
; 4.274 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.599      ;
; 4.274 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.599      ;
; 4.304 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.629      ;
; 4.304 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.629      ;
; 4.304 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.629      ;
; 4.319 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.644      ;
; 4.319 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.644      ;
; 4.319 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.644      ;
; 4.319 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.644      ;
; 4.319 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.644      ;
; 4.319 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 4.644      ;
; 4.744 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 5.069      ;
; 4.744 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 5.069      ;
; 4.744 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 5.069      ;
; 4.744 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 5.069      ;
; 4.744 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 5.069      ;
; 4.744 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 5.069      ;
; 4.744 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.104      ; 5.069      ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 5.496 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.279     ; 4.438      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 1939     ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk                                                       ; 88       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; clk                                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; clk                                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; clk                                                       ; 0        ; 40       ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 84       ; 0        ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 47       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1        ; 1        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1708     ; 96       ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                                  ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; speed_select:speed_select|buad_clk_rx_reg                 ; 15       ; 0        ; 91       ; 17       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 1939     ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk                                                       ; 88       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; clk                                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; clk                                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; clk                                                       ; 0        ; 40       ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 84       ; 0        ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 47       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1        ; 1        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1708     ; 96       ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                                  ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; speed_select:speed_select|buad_clk_rx_reg                 ; 15       ; 0        ; 91       ; 17       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                       ; 116      ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 8        ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 49       ; 0        ; 1        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                       ; 116      ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 8        ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 49       ; 0        ; 1        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 186   ; 186  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                       ;
+-----------------------------------------------------------+-----------------------------------------------------------+------+-------------+
; Target                                                    ; Clock                                                     ; Type ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+------+-------------+
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Base ; Constrained ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; Base ; Constrained ;
; clk                                                       ; clk                                                       ; Base ; Constrained ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg                       ; Base ; Constrained ;
; rs232_rx                                                  ; rs232_rx                                                  ; Base ; Constrained ;
; speed_select:speed_select|buad_clk_rx_reg                 ; speed_select:speed_select|buad_clk_rx_reg                 ; Base ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[50]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[52]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[50]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[52]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BusA[50]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[52]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BusA[50]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BusA[52]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Tue Jul 11 15:32:26 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance|scl_clk I2C_MASTER:I2C_MASTER_instance|scl_clk
    Info (332105): create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.483            -647.283 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -8.526           -1026.303 clk 
    Info (332119):    -5.152             -90.855 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -4.102             -31.928 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):    -1.267              -1.267 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.139              -2.139 clk 
    Info (332119):    -1.361             -10.888 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.303              -1.303 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     1.713               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     2.126               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
Info (332146): Worst-case recovery slack is -5.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.050              -5.050 rs232_rx 
    Info (332119):    -4.298            -188.295 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -4.214            -400.200 clk 
    Info (332119):    -1.928             -15.424 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     1.366               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -1.420
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.420              -1.420 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     2.374               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     2.974               0.000 clk 
    Info (332119):     3.401               0.000 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     5.496               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     0.234               0.000 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 713 megabytes
    Info: Processing ended: Tue Jul 11 15:32:29 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


