

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Fri Jul 20 11:59:19 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        -|        -|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|        -|    -|
|Register         |        -|      -|        -|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|        0|        0|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|        0|        0|    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_ready      | out |    1| ap_ctrl_hs |  write_data  | return value |
|ap_return_0   | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_1   | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_2   | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_3   | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_4   | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_5   | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_6   | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_7   | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_8   | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_9   | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_10  | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_11  | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_12  | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_13  | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_14  | out |    8| ap_ctrl_hs |  write_data  | return value |
|ap_return_15  | out |    8| ap_ctrl_hs |  write_data  | return value |
|buf_0_0_read  |  in |    8|   ap_none  | buf_0_0_read |    scalar    |
|buf_0_1_read  |  in |    8|   ap_none  | buf_0_1_read |    scalar    |
|buf_0_2_read  |  in |    8|   ap_none  | buf_0_2_read |    scalar    |
|buf_0_3_read  |  in |    8|   ap_none  | buf_0_3_read |    scalar    |
|buf_1_0_read  |  in |    8|   ap_none  | buf_1_0_read |    scalar    |
|buf_1_1_read  |  in |    8|   ap_none  | buf_1_1_read |    scalar    |
|buf_1_2_read  |  in |    8|   ap_none  | buf_1_2_read |    scalar    |
|buf_1_3_read  |  in |    8|   ap_none  | buf_1_3_read |    scalar    |
|buf_2_0_read  |  in |    8|   ap_none  | buf_2_0_read |    scalar    |
|buf_2_1_read  |  in |    8|   ap_none  | buf_2_1_read |    scalar    |
|buf_2_2_read  |  in |    8|   ap_none  | buf_2_2_read |    scalar    |
|buf_2_3_read  |  in |    8|   ap_none  | buf_2_3_read |    scalar    |
|buf_3_0_read  |  in |    8|   ap_none  | buf_3_0_read |    scalar    |
|buf_3_1_read  |  in |    8|   ap_none  | buf_3_1_read |    scalar    |
|buf_3_2_read  |  in |    8|   ap_none  | buf_3_2_read |    scalar    |
|buf_3_3_read  |  in |    8|   ap_none  | buf_3_3_read |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%buf_3_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_3_3_read)"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%buf_3_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_3_2_read)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%buf_3_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_3_1_read)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%buf_3_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_3_0_read)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%buf_2_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_2_3_read)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%buf_2_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_2_2_read)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%buf_2_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_2_1_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%buf_2_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_2_0_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%buf_1_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_1_3_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buf_1_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_1_2_read)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buf_1_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_1_1_read)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buf_1_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_1_0_read)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_0_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_0_3_read)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_0_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_0_2_read)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_0_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_0_1_read)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_0_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %buf_0_0_read)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct_hls/dct.cpp:108]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %buf_0_0_read_1, 0" [dct_hls/dct.cpp:116]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %buf_0_1_read_1, 1" [dct_hls/dct.cpp:116]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %buf_0_2_read_1, 2" [dct_hls/dct.cpp:116]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %buf_0_3_read_1, 3" [dct_hls/dct.cpp:116]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %buf_1_0_read_1, 4" [dct_hls/dct.cpp:116]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %buf_1_1_read_1, 5" [dct_hls/dct.cpp:116]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %buf_1_2_read_1, 6" [dct_hls/dct.cpp:116]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %buf_1_3_read_1, 7" [dct_hls/dct.cpp:116]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %buf_2_0_read_1, 8" [dct_hls/dct.cpp:116]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %buf_2_1_read_1, 9" [dct_hls/dct.cpp:116]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %buf_2_2_read_1, 10" [dct_hls/dct.cpp:116]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s, i8 %buf_2_3_read_1, 11" [dct_hls/dct.cpp:116]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %buf_3_0_read_1, 12" [dct_hls/dct.cpp:116]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11, i8 %buf_3_1_read_1, 13" [dct_hls/dct.cpp:116]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %buf_3_2_read_1, 14" [dct_hls/dct.cpp:116]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %buf_3_3_read_1, 15" [dct_hls/dct.cpp:116]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14" [dct_hls/dct.cpp:116]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_0_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_0_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_0_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_0_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_1_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_1_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_1_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_1_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_2_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_2_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_2_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_2_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_3_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_3_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_3_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_3_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_3_3_read_1 (read        ) [ 00]
buf_3_2_read_1 (read        ) [ 00]
buf_3_1_read_1 (read        ) [ 00]
buf_3_0_read_1 (read        ) [ 00]
buf_2_3_read_1 (read        ) [ 00]
buf_2_2_read_1 (read        ) [ 00]
buf_2_1_read_1 (read        ) [ 00]
buf_2_0_read_1 (read        ) [ 00]
buf_1_3_read_1 (read        ) [ 00]
buf_1_2_read_1 (read        ) [ 00]
buf_1_1_read_1 (read        ) [ 00]
buf_1_0_read_1 (read        ) [ 00]
buf_0_3_read_1 (read        ) [ 00]
buf_0_2_read_1 (read        ) [ 00]
buf_0_1_read_1 (read        ) [ 00]
buf_0_0_read_1 (read        ) [ 00]
StgValue_18    (specpipeline) [ 00]
mrv            (insertvalue ) [ 00]
mrv_1          (insertvalue ) [ 00]
mrv_2          (insertvalue ) [ 00]
mrv_3          (insertvalue ) [ 00]
mrv_4          (insertvalue ) [ 00]
mrv_5          (insertvalue ) [ 00]
mrv_6          (insertvalue ) [ 00]
mrv_7          (insertvalue ) [ 00]
mrv_8          (insertvalue ) [ 00]
mrv_9          (insertvalue ) [ 00]
mrv_s          (insertvalue ) [ 00]
mrv_10         (insertvalue ) [ 00]
mrv_11         (insertvalue ) [ 00]
mrv_12         (insertvalue ) [ 00]
mrv_13         (insertvalue ) [ 00]
mrv_14         (insertvalue ) [ 00]
StgValue_35    (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_0_0_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0_0_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_0_1_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0_1_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_0_2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0_2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_0_3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0_3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_1_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_1_1_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1_1_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_1_2_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1_2_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_1_3_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1_3_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_2_0_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2_0_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_2_1_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2_1_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf_2_2_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2_2_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf_2_3_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2_3_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buf_3_0_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3_0_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buf_3_1_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3_1_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buf_3_2_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3_2_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buf_3_3_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3_3_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="buf_3_3_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_3_3_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="buf_3_2_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_3_2_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="buf_3_1_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_3_1_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buf_3_0_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_3_0_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="buf_2_3_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_2_3_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buf_2_2_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_2_2_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_2_1_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_2_1_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_2_0_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_2_0_read_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_1_3_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_1_3_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_1_2_read_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_1_2_read_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_1_1_read_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_1_1_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_1_0_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_1_0_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_0_3_read_1_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_0_3_read_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buf_0_2_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_0_2_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="buf_0_1_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_0_1_read_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buf_0_0_read_1_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_0_0_read_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mrv_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="128" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mrv_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="128" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mrv_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mrv_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="128" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mrv_4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="128" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mrv_5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mrv_6_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="128" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mrv_7_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="128" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mrv_8_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="128" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mrv_9_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="128" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mrv_s_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mrv_10_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="128" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mrv_11_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="128" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="mrv_12_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="128" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mrv_13_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="128" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mrv_14_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="128" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="130" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="124" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="118" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="112" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="106" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="100" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="94" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="88" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="82" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="76" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="70" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="64" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="58" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="52" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="46" pin="2"/><net_sink comp="232" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: write_data : buf_0_0_read | {1 }
	Port: write_data : buf_0_1_read | {1 }
	Port: write_data : buf_0_2_read | {1 }
	Port: write_data : buf_0_3_read | {1 }
	Port: write_data : buf_1_0_read | {1 }
	Port: write_data : buf_1_1_read | {1 }
	Port: write_data : buf_1_2_read | {1 }
	Port: write_data : buf_1_3_read | {1 }
	Port: write_data : buf_2_0_read | {1 }
	Port: write_data : buf_2_1_read | {1 }
	Port: write_data : buf_2_2_read | {1 }
	Port: write_data : buf_2_3_read | {1 }
	Port: write_data : buf_3_0_read | {1 }
	Port: write_data : buf_3_1_read | {1 }
	Port: write_data : buf_3_2_read | {1 }
	Port: write_data : buf_3_3_read | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		mrv_8 : 8
		mrv_9 : 9
		mrv_s : 10
		mrv_10 : 11
		mrv_11 : 12
		mrv_12 : 13
		mrv_13 : 14
		mrv_14 : 15
		StgValue_35 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
|          |  buf_3_3_read_1_read_fu_46 |
|          |  buf_3_2_read_1_read_fu_52 |
|          |  buf_3_1_read_1_read_fu_58 |
|          |  buf_3_0_read_1_read_fu_64 |
|          |  buf_2_3_read_1_read_fu_70 |
|          |  buf_2_2_read_1_read_fu_76 |
|          |  buf_2_1_read_1_read_fu_82 |
|   read   |  buf_2_0_read_1_read_fu_88 |
|          |  buf_1_3_read_1_read_fu_94 |
|          | buf_1_2_read_1_read_fu_100 |
|          | buf_1_1_read_1_read_fu_106 |
|          | buf_1_0_read_1_read_fu_112 |
|          | buf_0_3_read_1_read_fu_118 |
|          | buf_0_2_read_1_read_fu_124 |
|          | buf_0_1_read_1_read_fu_130 |
|          | buf_0_0_read_1_read_fu_136 |
|----------|----------------------------|
|          |         mrv_fu_142         |
|          |        mrv_1_fu_148        |
|          |        mrv_2_fu_154        |
|          |        mrv_3_fu_160        |
|          |        mrv_4_fu_166        |
|          |        mrv_5_fu_172        |
|          |        mrv_6_fu_178        |
|insertvalue|        mrv_7_fu_184        |
|          |        mrv_8_fu_190        |
|          |        mrv_9_fu_196        |
|          |        mrv_s_fu_202        |
|          |        mrv_10_fu_208       |
|          |        mrv_11_fu_214       |
|          |        mrv_12_fu_220       |
|          |        mrv_13_fu_226       |
|          |        mrv_14_fu_232       |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
