

================================================================
== Vivado HLS Report for 'compute_blur'
================================================================
* Date:           Mon May  5 11:38:45 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment6
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 3.748 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 50.000 ns | 50.000 ns |    2|    2| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     28|        -|        -|    -|
|Expression           |        -|      -|        0|      482|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      294|    -|
|Register             |        -|      -|      536|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     28|      536|      776|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+----------------+
    |         Instance         |        Module        |   Expression   |
    +--------------------------+----------------------+----------------+
    |example_am_addmulbkb_U2   |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U3   |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U4   |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U5   |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U6   |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U7   |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U8   |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U9   |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U10  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U11  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U12  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U13  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U14  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U15  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U16  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U17  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U18  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U19  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U20  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U21  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U22  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U23  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U24  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U25  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U26  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U27  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U28  |example_am_addmulbkb  | (i0 + i1) * i2 |
    |example_am_addmulbkb_U29  |example_am_addmulbkb  | (i0 + i1) * i2 |
    +--------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1353_10_fu_779_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_12_fu_804_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_14_fu_829_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_16_fu_854_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_18_fu_879_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_20_fu_904_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_22_fu_929_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_24_fu_954_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_26_fu_976_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_28_fu_274_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_2_fu_679_p2            |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_30_fu_301_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_32_fu_328_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_34_fu_355_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_36_fu_382_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_38_fu_409_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_40_fu_436_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_42_fu_463_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_44_fu_490_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_46_fu_517_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_48_fu_544_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_4_fu_704_p2            |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_50_fu_571_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_52_fu_598_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_54_fu_625_p2           |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_6_fu_729_p2            |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_8_fu_754_p2            |     +    |      0|  0|  17|          10|          10|
    |add_ln1353_fu_654_p2              |     +    |      0|  0|  17|          10|          10|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 482|         283|         284|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_return_0              |   9|          2|    9|         18|
    |ap_return_1              |   9|          2|    9|         18|
    |ap_return_10             |   9|          2|    9|         18|
    |ap_return_11             |   9|          2|    9|         18|
    |ap_return_12             |   9|          2|    9|         18|
    |ap_return_13             |   9|          2|    9|         18|
    |ap_return_14             |   9|          2|    9|         18|
    |ap_return_15             |   9|          2|    9|         18|
    |ap_return_16             |   9|          2|    9|         18|
    |ap_return_17             |   9|          2|    9|         18|
    |ap_return_18             |   9|          2|    9|         18|
    |ap_return_19             |   9|          2|    9|         18|
    |ap_return_2              |   9|          2|    9|         18|
    |ap_return_20             |   9|          2|    9|         18|
    |ap_return_21             |   9|          2|    9|         18|
    |ap_return_22             |   9|          2|    9|         18|
    |ap_return_23             |   9|          2|    9|         18|
    |ap_return_24             |   9|          2|    9|         18|
    |ap_return_25             |   9|          2|    9|         18|
    |ap_return_26             |   9|          2|    9|         18|
    |ap_return_27             |   9|          2|    9|         18|
    |ap_return_3              |   9|          2|    9|         18|
    |ap_return_4              |   9|          2|    9|         18|
    |ap_return_5              |   9|          2|    9|         18|
    |ap_return_6              |   9|          2|    9|         18|
    |ap_return_7              |   9|          2|    9|         18|
    |ap_return_8              |   9|          2|    9|         18|
    |ap_return_9              |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 294|         65|  256|        513|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  2|   0|    2|          0|
    |ap_done_reg                   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |  1|   0|    1|          0|
    |ap_return_0_preg              |  9|   0|    9|          0|
    |ap_return_10_preg             |  9|   0|    9|          0|
    |ap_return_11_preg             |  9|   0|    9|          0|
    |ap_return_12_preg             |  9|   0|    9|          0|
    |ap_return_13_preg             |  9|   0|    9|          0|
    |ap_return_14_preg             |  9|   0|    9|          0|
    |ap_return_15_preg             |  9|   0|    9|          0|
    |ap_return_16_preg             |  9|   0|    9|          0|
    |ap_return_17_preg             |  9|   0|    9|          0|
    |ap_return_18_preg             |  9|   0|    9|          0|
    |ap_return_19_preg             |  9|   0|    9|          0|
    |ap_return_1_preg              |  9|   0|    9|          0|
    |ap_return_20_preg             |  9|   0|    9|          0|
    |ap_return_21_preg             |  9|   0|    9|          0|
    |ap_return_22_preg             |  9|   0|    9|          0|
    |ap_return_23_preg             |  9|   0|    9|          0|
    |ap_return_24_preg             |  9|   0|    9|          0|
    |ap_return_25_preg             |  9|   0|    9|          0|
    |ap_return_26_preg             |  9|   0|    9|          0|
    |ap_return_27_preg             |  9|   0|    9|          0|
    |ap_return_2_preg              |  9|   0|    9|          0|
    |ap_return_3_preg              |  9|   0|    9|          0|
    |ap_return_4_preg              |  9|   0|    9|          0|
    |ap_return_5_preg              |  9|   0|    9|          0|
    |ap_return_6_preg              |  9|   0|    9|          0|
    |ap_return_7_preg              |  9|   0|    9|          0|
    |ap_return_8_preg              |  9|   0|    9|          0|
    |ap_return_9_preg              |  9|   0|    9|          0|
    |in_c_0_0_V_read_1_reg_1490    |  9|   0|    9|          0|
    |in_c_0_1_V_read_1_reg_1484    |  9|   0|    9|          0|
    |in_c_0_2_V_read_1_reg_1478    |  9|   0|    9|          0|
    |in_c_0_3_V_read_1_reg_1472    |  9|   0|    9|          0|
    |in_c_0_4_V_read_1_reg_1466    |  9|   0|    9|          0|
    |in_c_0_5_V_read_1_reg_1460    |  9|   0|    9|          0|
    |in_c_0_6_V_read_1_reg_1454    |  9|   0|    9|          0|
    |in_c_0_7_V_read_1_reg_1449    |  9|   0|    9|          0|
    |in_c_1_0_V_read_1_reg_1444    |  9|   0|    9|          0|
    |in_c_1_1_V_read_1_reg_1438    |  9|   0|    9|          0|
    |in_c_1_2_V_read_1_reg_1432    |  9|   0|    9|          0|
    |in_c_1_3_V_read_1_reg_1426    |  9|   0|    9|          0|
    |in_c_1_4_V_read_1_reg_1420    |  9|   0|    9|          0|
    |in_c_1_5_V_read_1_reg_1414    |  9|   0|    9|          0|
    |in_c_1_6_V_read_1_reg_1408    |  9|   0|    9|          0|
    |in_c_1_7_V_read_1_reg_1403    |  9|   0|    9|          0|
    |out_c_0_10_V_write_reg_1525   |  9|   0|    9|          0|
    |out_c_0_11_V_write_reg_1535   |  9|   0|    9|          0|
    |out_c_0_12_V_write_reg_1545   |  9|   0|    9|          0|
    |out_c_0_13_V_write_reg_1555   |  9|   0|    9|          0|
    |out_c_0_14_V_write_reg_1565   |  9|   0|    9|          0|
    |out_c_0_8_V_write_s_reg_1505  |  9|   0|    9|          0|
    |out_c_0_9_V_write_s_reg_1515  |  9|   0|    9|          0|
    |out_c_1_10_V_write_reg_1530   |  9|   0|    9|          0|
    |out_c_1_11_V_write_reg_1540   |  9|   0|    9|          0|
    |out_c_1_12_V_write_reg_1550   |  9|   0|    9|          0|
    |out_c_1_13_V_write_reg_1560   |  9|   0|    9|          0|
    |out_c_1_7_V_write_s_reg_1500  |  9|   0|    9|          0|
    |out_c_1_8_V_write_s_reg_1510  |  9|   0|    9|          0|
    |out_c_1_9_V_write_s_reg_1520  |  9|   0|    9|          0|
    |zext_ln215_40_reg_1495        |  9|   0|   10|          1|
    +------------------------------+---+----+-----+-----------+
    |Total                         |536|   0|  537|          1|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   compute_blur   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   compute_blur   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   compute_blur   | return value |
|ap_done           | out |    1| ap_ctrl_hs |   compute_blur   | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |   compute_blur   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   compute_blur   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_0       | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_1       | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_2       | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_3       | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_4       | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_5       | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_6       | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_7       | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_8       | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_9       | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_10      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_11      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_12      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_13      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_14      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_15      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_16      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_17      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_18      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_19      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_20      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_21      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_22      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_23      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_24      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_25      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_26      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|ap_return_27      | out |    9| ap_ctrl_hs |   compute_blur   | return value |
|in_c_0_0_V_read   |  in |    9|   ap_none  |  in_c_0_0_V_read |    scalar    |
|in_c_0_1_V_read   |  in |    9|   ap_none  |  in_c_0_1_V_read |    scalar    |
|in_c_0_2_V_read   |  in |    9|   ap_none  |  in_c_0_2_V_read |    scalar    |
|in_c_0_3_V_read   |  in |    9|   ap_none  |  in_c_0_3_V_read |    scalar    |
|in_c_0_4_V_read   |  in |    9|   ap_none  |  in_c_0_4_V_read |    scalar    |
|in_c_0_5_V_read   |  in |    9|   ap_none  |  in_c_0_5_V_read |    scalar    |
|in_c_0_6_V_read   |  in |    9|   ap_none  |  in_c_0_6_V_read |    scalar    |
|in_c_0_7_V_read   |  in |    9|   ap_none  |  in_c_0_7_V_read |    scalar    |
|in_c_0_8_V_read   |  in |    9|   ap_none  |  in_c_0_8_V_read |    scalar    |
|in_c_0_9_V_read   |  in |    9|   ap_none  |  in_c_0_9_V_read |    scalar    |
|in_c_0_10_V_read  |  in |    9|   ap_none  | in_c_0_10_V_read |    scalar    |
|in_c_0_11_V_read  |  in |    9|   ap_none  | in_c_0_11_V_read |    scalar    |
|in_c_0_12_V_read  |  in |    9|   ap_none  | in_c_0_12_V_read |    scalar    |
|in_c_0_13_V_read  |  in |    9|   ap_none  | in_c_0_13_V_read |    scalar    |
|in_c_0_14_V_read  |  in |    9|   ap_none  | in_c_0_14_V_read |    scalar    |
|in_c_1_0_V_read   |  in |    9|   ap_none  |  in_c_1_0_V_read |    scalar    |
|in_c_1_1_V_read   |  in |    9|   ap_none  |  in_c_1_1_V_read |    scalar    |
|in_c_1_2_V_read   |  in |    9|   ap_none  |  in_c_1_2_V_read |    scalar    |
|in_c_1_3_V_read   |  in |    9|   ap_none  |  in_c_1_3_V_read |    scalar    |
|in_c_1_4_V_read   |  in |    9|   ap_none  |  in_c_1_4_V_read |    scalar    |
|in_c_1_5_V_read   |  in |    9|   ap_none  |  in_c_1_5_V_read |    scalar    |
|in_c_1_6_V_read   |  in |    9|   ap_none  |  in_c_1_6_V_read |    scalar    |
|in_c_1_7_V_read   |  in |    9|   ap_none  |  in_c_1_7_V_read |    scalar    |
|in_c_1_8_V_read   |  in |    9|   ap_none  |  in_c_1_8_V_read |    scalar    |
|in_c_1_9_V_read   |  in |    9|   ap_none  |  in_c_1_9_V_read |    scalar    |
|in_c_1_10_V_read  |  in |    9|   ap_none  | in_c_1_10_V_read |    scalar    |
|in_c_1_11_V_read  |  in |    9|   ap_none  | in_c_1_11_V_read |    scalar    |
|in_c_1_12_V_read  |  in |    9|   ap_none  | in_c_1_12_V_read |    scalar    |
|in_c_1_13_V_read  |  in |    9|   ap_none  | in_c_1_13_V_read |    scalar    |
|in_c_1_14_V_read  |  in |    9|   ap_none  | in_c_1_14_V_read |    scalar    |
+------------------+-----+-----+------------+------------------+--------------+

