verilog work ../../clk_wiz_v3_3.v
verilog work ../example_design/clk_wiz_v3_3_exdes.v
