as can be seen by applying the voltage difference form of KVL to the model in Figure 7.49c, we use
the former because, by a quirk of chance, it is reminiscent of our MOSFET drain-to-gate voltage
constraint (namely,