@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF236 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":94:16:94:27|Generating a type sdiv divider 
@N: FX493 |Applying initial value "0110010" on instance PW[6:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_7[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_6[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_5[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_4[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_3[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_2[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_1[7:0].
@N: FX493 |Applying initial value "0000000000000001" on instance mux[15:0].
@N: FX271 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Replicating instance PW[0] (in view: work.Marquezina(arch_marquezina)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Replicating instance PW[3] (in view: work.Marquezina(arch_marquezina)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Replicating instance PW[4] (in view: work.Marquezina(arch_marquezina)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Replicating instance PW[5] (in view: work.Marquezina(arch_marquezina)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Replicating instance PW[6] (in view: work.Marquezina(arch_marquezina)) with 8 loads 1 time to improve timing.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\impl1\PWM_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
