<profile>

<section name = "Vitis HLS Report for 'mem_streaming_Pipeline_VITIS_LOOP_40_1'" level="0">
<item name = "Date">Mon May 27 19:22:01 2024
</item>
<item name = "Version">2023.2.1 (Build 4070103 on Dec 13 2023)</item>
<item name = "Project">axi_port_fixed_point</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.991 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">52, 52, 0.520 us, 0.520 us, 52, 52, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_40_1">50, 50, 2, 1, 1, 50, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 143, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 26, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 51, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_11_3_16_1_1_U8">sparsemux_11_3_16_1_1, 0, 0, 0, 26, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln40_1_fu_209_p2">+, 0, 0, 20, 13, 7</column>
<column name="add_ln40_2_fu_238_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln40_fu_200_p2">+, 0, 0, 13, 6, 1</column>
<column name="sub_ln41_1_fu_342_p2">-, 0, 0, 23, 1, 16</column>
<column name="sub_ln41_fu_312_p2">-, 0, 0, 24, 1, 17</column>
<column name="icmp_ln40_1_fu_244_p2">icmp, 0, 0, 13, 6, 3</column>
<column name="icmp_ln40_fu_194_p2">icmp, 0, 0, 13, 6, 5</column>
<column name="select_ln40_fu_250_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln41_fu_348_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_phi_mul_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_phi_urem_load">9, 2, 6, 12</column>
<column name="i_1_fu_84">9, 2, 6, 12</column>
<column name="phi_mul_fu_80">9, 2, 13, 26</column>
<column name="phi_urem_fu_76">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="data_buf_1_addr_reg_396">4, 0, 4, 0</column>
<column name="data_buf_2_addr_reg_402">4, 0, 4, 0</column>
<column name="data_buf_3_addr_reg_408">4, 0, 4, 0</column>
<column name="data_buf_4_addr_reg_414">4, 0, 4, 0</column>
<column name="data_buf_addr_reg_390">4, 0, 4, 0</column>
<column name="i_1_fu_84">6, 0, 6, 0</column>
<column name="phi_mul_fu_80">13, 0, 13, 0</column>
<column name="phi_urem_fu_76">6, 0, 6, 0</column>
<column name="trunc_ln40_reg_385">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mem_streaming_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="data_buf_4_address0">out, 4, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_ce0">out, 1, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_we0">out, 1, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_d0">out, 16, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_address1">out, 4, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_ce1">out, 1, ap_memory, data_buf_4, array</column>
<column name="data_buf_4_q1">in, 16, ap_memory, data_buf_4, array</column>
<column name="data_buf_3_address0">out, 4, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_ce0">out, 1, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_we0">out, 1, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_d0">out, 16, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_address1">out, 4, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_ce1">out, 1, ap_memory, data_buf_3, array</column>
<column name="data_buf_3_q1">in, 16, ap_memory, data_buf_3, array</column>
<column name="data_buf_2_address0">out, 4, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_ce0">out, 1, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_we0">out, 1, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_d0">out, 16, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_address1">out, 4, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_ce1">out, 1, ap_memory, data_buf_2, array</column>
<column name="data_buf_2_q1">in, 16, ap_memory, data_buf_2, array</column>
<column name="data_buf_1_address0">out, 4, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_ce0">out, 1, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_we0">out, 1, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_d0">out, 16, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_address1">out, 4, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_ce1">out, 1, ap_memory, data_buf_1, array</column>
<column name="data_buf_1_q1">in, 16, ap_memory, data_buf_1, array</column>
<column name="data_buf_address0">out, 4, ap_memory, data_buf, array</column>
<column name="data_buf_ce0">out, 1, ap_memory, data_buf, array</column>
<column name="data_buf_we0">out, 1, ap_memory, data_buf, array</column>
<column name="data_buf_d0">out, 16, ap_memory, data_buf, array</column>
<column name="data_buf_address1">out, 4, ap_memory, data_buf, array</column>
<column name="data_buf_ce1">out, 1, ap_memory, data_buf, array</column>
<column name="data_buf_q1">in, 16, ap_memory, data_buf, array</column>
</table>
</item>
</section>
</profile>
