{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736322687594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736322687594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 07 23:51:27 2025 " "Processing started: Tue Jan 07 23:51:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736322687594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736322687594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_RSA_Calculator -c FPGA_RSA_Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_RSA_Calculator -c FPGA_RSA_Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736322687594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736322687952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736322687952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modular_arithmetic.v 4 4 " "Found 4 design units, including 4 entities, in source file modular_arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_mult " "Found entity 1: mod_mult" {  } { { "modular_arithmetic.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/modular_arithmetic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736322694644 ""} { "Info" "ISGN_ENTITY_NAME" "2 mod_exp " "Found entity 2: mod_exp" {  } { { "modular_arithmetic.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/modular_arithmetic.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736322694644 ""} { "Info" "ISGN_ENTITY_NAME" "3 montgomery_reduction " "Found entity 3: montgomery_reduction" {  } { { "modular_arithmetic.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/modular_arithmetic.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736322694644 ""} { "Info" "ISGN_ENTITY_NAME" "4 compute_n_prime " "Found entity 4: compute_n_prime" {  } { { "modular_arithmetic.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/modular_arithmetic.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736322694644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736322694644 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand key_generation.v(96) " "Verilog HDL Declaration warning at key_generation.v(96): \"rand\" is SystemVerilog-2005 keyword" {  } { { "key_generation.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/key_generation.v" 96 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1736322694646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_generation.v 3 3 " "Found 3 design units, including 3 entities, in source file key_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_generation " "Found entity 1: key_generation" {  } { { "key_generation.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/key_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736322694647 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_number_generator " "Found entity 2: random_number_generator" {  } { { "key_generation.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/key_generation.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736322694647 ""} { "Info" "ISGN_ENTITY_NAME" "3 is_prime_fermat " "Found entity 3: is_prime_fermat" {  } { { "key_generation.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/key_generation.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736322694647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736322694647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsa_encrypt_decrypt.v 2 2 " "Found 2 design units, including 2 entities, in source file rsa_encrypt_decrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsa_encrypt " "Found entity 1: rsa_encrypt" {  } { { "rsa_encrypt_decrypt.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/rsa_encrypt_decrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736322694649 ""} { "Info" "ISGN_ENTITY_NAME" "2 rsa_decrypt " "Found entity 2: rsa_decrypt" {  } { { "rsa_encrypt_decrypt.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/rsa_encrypt_decrypt.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736322694649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736322694649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 2 2 " "Found 2 design units, including 2 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_receiver " "Found entity 1: i2c_receiver" {  } { { "i2c.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/i2c.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736322694652 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_transmitter " "Found entity 2: i2c_transmitter" {  } { { "i2c.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/i2c.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736322694652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736322694652 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "result rsa_encrypt_decrypt.v(50) " "Verilog HDL error at rsa_encrypt_decrypt.v(50): object \"result\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rsa_encrypt_decrypt.v" "" { Text "C:/Users/jerem/Desktop/fpga-flipper-rsa-transmitter/fpga_verilog/rsa_encrypt_decrypt.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1736322694653 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736322694721 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 07 23:51:34 2025 " "Processing ended: Tue Jan 07 23:51:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736322694721 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736322694721 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736322694721 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736322694721 ""}
