// Seed: 2923825271
module module_0;
  logic id_1, id_2, id_3;
  assign id_3 = 1;
  assign id_3 = id_2;
  logic id_4;
  type_7(
      1 == 1
  );
  assign id_4 = 1 && "";
  assign id_1 = 1;
  logic id_5;
endmodule
`define pp_0 0
`timescale 1ps / 1 ps
