 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:20:18 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row2_reg[1]/CK (DFF_X2)                               0.0000     0.0000 r
  row2_reg[1]/Q (DFF_X2)                                0.6179     0.6179 f
  U1243/ZN (XNOR2_X2)                                   0.3092     0.9272 f
  U1244/ZN (XNOR2_X2)                                   0.2963     1.2235 f
  U1246/ZN (XNOR2_X2)                                   0.2678     1.4912 f
  U752/ZN (NOR2_X2)                                     0.2102     1.7014 r
  U750/ZN (NAND2_X1)                                    0.0873     1.7887 f
  U749/ZN (NAND2_X2)                                    0.1228     1.9115 r
  U744/ZN (NAND2_X2)                                    0.0591     1.9706 f
  U1260/ZN (NAND2_X2)                                   0.0829     2.0535 r
  U1261/ZN (NAND2_X2)                                   0.0586     2.1121 f
  dut_sram_write_data_reg[1]/D (DFF_X2)                 0.0000     2.1121 f
  data arrival time                                                2.1121

  clock clk (rise edge)                                 2.4600     2.4600
  clock network delay (ideal)                           0.0000     2.4600
  clock uncertainty                                    -0.0500     2.4100
  dut_sram_write_data_reg[1]/CK (DFF_X2)                0.0000     2.4100 r
  library setup time                                   -0.2977     2.1123
  data required time                                               2.1123
  --------------------------------------------------------------------------
  data required time                                               2.1123
  data arrival time                                               -2.1121
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0002


1
