{"vcs1":{"timestamp_begin":1759370925.293599697, "rt":0.91, "ut":0.36, "st":0.17}}
{"vcselab":{"timestamp_begin":1759370926.276542147, "rt":0.54, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1759370926.873971803, "rt":0.21, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759370924.920398593}
{"VCS_COMP_START_TIME": 1759370924.920398593}
{"VCS_COMP_END_TIME": 1759370927.960760617}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0+FSDB_ALL +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 371328}}
{"vcselab": {"peak_mem": 246344}}
