/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module GJC46(reset, enable_n, data_i, bitslip_ctrl_n, clkGHz, data_o, ready);
  input bitslip_ctrl_n;
  input clkGHz;
  input data_i;
  output data_o;
  input enable_n;
  output ready;
  input reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92.17-92.42" *)
  wire \$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ;
  wire \$abc$1161$abc$702$li0_li0 ;
  wire \$abc$1161$abc$702$li1_li1 ;
  wire \$abc$1161$abc$702$li2_li2 ;
  wire \$abc$1161$abc$702$li3_li3 ;
  wire \$abc$1161$abc$702$li4_li4 ;
  wire \$abc$1161$abc$702$li5_li5 ;
  wire \$abc$1161$abc$702$li6_li6 ;
  wire \$abc$1161$abc$702$li7_li7 ;
  wire \$abc$1729$new_new_n29__ ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ;
  wire \$auto$clkbufmap.cc:266:execute$1746 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:36.10-36.22" *)
  wire bitslip_ctrl;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:13.18-13.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:13.18-13.32" *)
  wire bitslip_ctrl_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:35.10-35.28" *)
  wire bitslip_ctrl_n_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:38.10-38.27" *)
  wire buf_output_enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:14.18-14.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:14.18-14.24" *)
  wire clkGHz;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:37.10-37.20" *)
  wire clkGHz_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:26.10-26.23" *)
  wire clkGHz_clkbuf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:12.18-12.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:12.18-12.24" *)
  wire data_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:23.10-23.20" *)
  wire data_i_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:24.10-24.22" *)
  wire data_i_delay;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire [9:0] data_i_serdes;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire [9:0] data_i_serdes_reg;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:31.10-31.22" *)
  wire data_i_valid;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:15.18-15.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:15.18-15.24" *)
  wire data_o;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:39.10-39.18" *)
  wire delay_in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:40.10-40.19" *)
  wire delay_out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:22.10-22.20" *)
  wire enable_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:21.10-21.22" *)
  wire enable_buf_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:11.18-11.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:11.18-11.26" *)
  wire enable_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:28.10-28.24" *)
  wire fabric_clk_div;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:16.17-16.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:16.17-16.22" *)
  wire ready;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:33.10-33.19" *)
  wire ready_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:10.18-10.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:10.18-10.23" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:19.10-19.19" *)
  wire reset_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:20.10-20.21" *)
  wire reset_buf_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:34.10-34.25" *)
  wire serdes_dpa_lock;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:32.15-32.23" *)
  wire [7:0] wait_pll;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1730  (
    .A({ wait_pll[5:3], wait_pll[1:0], wait_pll[2] }),
    .Y(\$abc$1729$new_new_n29__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h7f)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1731  (
    .A({ \$abc$1729$new_new_n29__ , wait_pll[7:6] }),
    .Y(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1732  (
    .A(wait_pll[2:0]),
    .Y(\$abc$1161$abc$702$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1733  (
    .A(wait_pll[1:0]),
    .Y(\$abc$1161$abc$702$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1734  (
    .A({ \$abc$1729$new_new_n29__ , data_i_valid, serdes_dpa_lock, wait_pll[7:6] }),
    .Y(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1735  (
    .A({ \$abc$1729$new_new_n29__ , serdes_dpa_lock, wait_pll[7:6] }),
    .Y(ready_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1736  (
    .A({ wait_pll[4:3], wait_pll[1:0], wait_pll[2] }),
    .Y(\$abc$1161$abc$702$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1737  (
    .A({ wait_pll[7], \$abc$1729$new_new_n29__ , wait_pll[6] }),
    .Y(\$abc$1161$abc$702$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1738  (
    .A({ wait_pll[5:3], wait_pll[1:0], wait_pll[2] }),
    .Y(\$abc$1161$abc$702$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1739  (
    .A({ \$abc$1729$new_new_n29__ , wait_pll[6] }),
    .Y(\$abc$1161$abc$702$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1740  (
    .A({ wait_pll[3], wait_pll[1:0], wait_pll[2] }),
    .Y(\$abc$1161$abc$702$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1741  (
    .A(reset_buf),
    .Y(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1742  (
    .A(wait_pll[0]),
    .Y(\$abc$1161$abc$702$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1743  (
    .A(enable_buf_n),
    .Y(enable_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1744  (
    .A(bitslip_ctrl_n_buf),
    .Y(bitslip_ctrl)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$667  (
    .C(fabric_clk_div),
    .D(data_i_serdes[0]),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(data_i_serdes_reg[0]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$668  (
    .C(fabric_clk_div),
    .D(data_i_serdes[1]),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(data_i_serdes_reg[1]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$669  (
    .C(fabric_clk_div),
    .D(data_i_serdes[2]),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(data_i_serdes_reg[2]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$670  (
    .C(fabric_clk_div),
    .D(data_i_serdes[3]),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(data_i_serdes_reg[3]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$671  (
    .C(fabric_clk_div),
    .D(data_i_serdes[4]),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(data_i_serdes_reg[4]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$672  (
    .C(fabric_clk_div),
    .D(data_i_serdes[5]),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(data_i_serdes_reg[5]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$673  (
    .C(fabric_clk_div),
    .D(data_i_serdes[6]),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(data_i_serdes_reg[6]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$674  (
    .C(fabric_clk_div),
    .D(data_i_serdes[7]),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(data_i_serdes_reg[7]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$675  (
    .C(fabric_clk_div),
    .D(data_i_serdes[8]),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(data_i_serdes_reg[8]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$676  (
    .C(fabric_clk_div),
    .D(data_i_serdes[9]),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(data_i_serdes_reg[9]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$703  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li0_li0 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(wait_pll[0]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$704  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li1_li1 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(wait_pll[1]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$705  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li2_li2 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(wait_pll[2]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$706  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li3_li3 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(wait_pll[3]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$707  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li4_li4 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(wait_pll[4]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$708  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li5_li5 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(wait_pll[5]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$709  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li6_li6 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(wait_pll[6]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$710  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li7_li7 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(wait_pll[7]),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:265:execute$1745  (
    .I(\$auto$clkbufmap.cc:266:execute$1746 ),
    .O(fabric_clk_div)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:54.37-54.112" *)
  I_BUF #(
    .WEAK_KEEPER("PULLUP")
  ) bitslip_buffer0 (
    .EN(1'h1),
    .I(bitslip_ctrl_n),
    .O(bitslip_ctrl_n_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:55.39-55.96" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) clk_i_buffer0 (
    .EN(1'h1),
    .I(clkGHz),
    .O(clkGHz_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:56.13-56.53" *)
  CLK_BUF clock_buffer (
    .I(clkGHz_buf),
    .O(clkGHz_clkbuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:129.12-133.6" *)
  O_BUFT counter_o_buft (
    .I(delay_out),
    .O(data_o),
    .T(buf_output_enable)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:120.7-127.6" *)
  O_DELAY #(
    .DELAY(32'sh00000000)
  ) counter_o_delay (
    .CLK_IN(clkGHz_clkbuf),
    .DLY_ADJ(1'h0),
    .DLY_INCDEC(1'h0),
    .DLY_LOAD(1'h0),
    .I(delay_in),
    .O(delay_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:106.7-116.6" *)
  O_SERDES #(
    .DATA_RATE("SDR"),
    .WIDTH(32'sh0000000a)
  ) counter_o_serdes (
    .CLK_IN(fabric_clk_div),
    .D(data_i_serdes_reg),
    .LOAD_WORD(enable_buf),
    .OE_IN(enable_buf),
    .OE_OUT(buf_output_enable),
    .PLL_CLK(clkGHz_clkbuf),
    .PLL_LOCK(1'h1),
    .Q(delay_in),
    .RST(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:53.39-53.97" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) data_i_buffer0 (
    .EN(1'h1),
    .I(data_i),
    .O(data_i_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:52.37-52.97" *)
  I_BUF #(
    .WEAK_KEEPER("PULLUP")
  ) enable_buffer0 (
    .EN(1'h1),
    .I(enable_n),
    .O(enable_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:62.13-69.6" *)
  I_DELAY input_data_delay (
    .CLK_IN(clkGHz_clkbuf),
    .DLY_ADJ(1'h0),
    .DLY_INCDEC(1'h0),
    .DLY_LOAD(1'h0),
    .I(data_i_buf),
    .O(data_i_delay)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:75.7-87.6" *)
  I_SERDES #(
    .DPA_MODE("DPA"),
    .WIDTH(32'sh0000000a)
  ) input_data_serdes (
    .BITSLIP_ADJ(bitslip_ctrl),
    .CLK_IN(fabric_clk_div),
    .CLK_OUT(\$auto$clkbufmap.cc:266:execute$1746 ),
    .D(data_i_delay),
    .DATA_VALID(data_i_valid),
    .DPA_LOCK(serdes_dpa_lock),
    .EN(enable_buf),
    .PLL_CLK(clkGHz_clkbuf),
    .PLL_LOCK(1'h1),
    .Q(data_i_serdes),
    .RX_RST(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:59.11-59.53" *)
  O_BUF ready_o_buffer0 (
    .I(ready_buf),
    .O(ready)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:51.39-51.94" *)
  I_BUF #(
    .WEAK_KEEPER("PULLDOWN")
  ) reset_buffer0 (
    .EN(1'h1),
    .I(reset),
    .O(reset_buf)
  );
endmodule
