

================================================================
== Vitis HLS Report for 'Loop_OUTPUT_WRITE_proc'
================================================================
* Date:           Thu Oct  2 21:26:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      782|      782|  3.128 us|  3.128 us|  768|  768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTPUT_WRITE  |      780|      780|        14|          1|          1|   768|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i96 = alloca i32 1"   --->   Operation 17 'alloca' 'i96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_51, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 35 'read' 'p_read_1' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %i96"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln166 = br void %new.header" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 37 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i96_load = load i10 %i96" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 38 'load' 'i96_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.60ns)   --->   "%first_iter_0 = icmp_eq  i10 %i96_load, i10 0" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 39 'icmp' 'first_iter_0' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %first_iter_0, void %for.inc240.split.i, void %for.first.iter.for.inc240.split.i" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 40 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.71ns)   --->   "%i = add i10 %i96_load, i10 1" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 41 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i10 %i96_load" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 42 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i96_load, i32 4, i32 9" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 43 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i6 %lshr_ln" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 44 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%xb2_0_addr = getelementptr i32 %xb2_0, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 45 'getelementptr' 'xb2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%xb2_1_addr = getelementptr i32 %xb2_1, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 46 'getelementptr' 'xb2_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%xb2_2_addr = getelementptr i32 %xb2_2, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 47 'getelementptr' 'xb2_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%xb2_3_addr = getelementptr i32 %xb2_3, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 48 'getelementptr' 'xb2_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%xb2_4_addr = getelementptr i32 %xb2_4, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 49 'getelementptr' 'xb2_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%xb2_5_addr = getelementptr i32 %xb2_5, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 50 'getelementptr' 'xb2_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%xb2_6_addr = getelementptr i32 %xb2_6, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 51 'getelementptr' 'xb2_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%xb2_7_addr = getelementptr i32 %xb2_7, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 52 'getelementptr' 'xb2_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%xb2_8_addr = getelementptr i32 %xb2_8, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 53 'getelementptr' 'xb2_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%xb2_9_addr = getelementptr i32 %xb2_9, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 54 'getelementptr' 'xb2_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%xb2_10_addr = getelementptr i32 %xb2_10, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 55 'getelementptr' 'xb2_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%xb2_11_addr = getelementptr i32 %xb2_11, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 56 'getelementptr' 'xb2_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%xb2_12_addr = getelementptr i32 %xb2_12, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 57 'getelementptr' 'xb2_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%xb2_13_addr = getelementptr i32 %xb2_13, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 58 'getelementptr' 'xb2_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%xb2_14_addr = getelementptr i32 %xb2_14, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 59 'getelementptr' 'xb2_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%xb2_15_addr = getelementptr i32 %xb2_15, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 60 'getelementptr' 'xb2_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_0_load = muxlogic i6 %xb2_0_addr"   --->   Operation 61 'muxlogic' 'muxLogicRAMAddr_to_xb2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_0_load = load i6 %xb2_0_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 62 'load' 'xb2_0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_1_load = muxlogic i6 %xb2_1_addr"   --->   Operation 63 'muxlogic' 'muxLogicRAMAddr_to_xb2_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_1_load = load i6 %xb2_1_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 64 'load' 'xb2_1_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_2_load = muxlogic i6 %xb2_2_addr"   --->   Operation 65 'muxlogic' 'muxLogicRAMAddr_to_xb2_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_2_load = load i6 %xb2_2_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 66 'load' 'xb2_2_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_3_load = muxlogic i6 %xb2_3_addr"   --->   Operation 67 'muxlogic' 'muxLogicRAMAddr_to_xb2_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_3_load = load i6 %xb2_3_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 68 'load' 'xb2_3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_4_load = muxlogic i6 %xb2_4_addr"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_xb2_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_4_load = load i6 %xb2_4_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 70 'load' 'xb2_4_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_5_load = muxlogic i6 %xb2_5_addr"   --->   Operation 71 'muxlogic' 'muxLogicRAMAddr_to_xb2_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_5_load = load i6 %xb2_5_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 72 'load' 'xb2_5_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_6_load = muxlogic i6 %xb2_6_addr"   --->   Operation 73 'muxlogic' 'muxLogicRAMAddr_to_xb2_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_6_load = load i6 %xb2_6_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 74 'load' 'xb2_6_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_7_load = muxlogic i6 %xb2_7_addr"   --->   Operation 75 'muxlogic' 'muxLogicRAMAddr_to_xb2_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_7_load = load i6 %xb2_7_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 76 'load' 'xb2_7_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_8_load = muxlogic i6 %xb2_8_addr"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_xb2_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_8_load = load i6 %xb2_8_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 78 'load' 'xb2_8_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_9_load = muxlogic i6 %xb2_9_addr"   --->   Operation 79 'muxlogic' 'muxLogicRAMAddr_to_xb2_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_9_load = load i6 %xb2_9_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 80 'load' 'xb2_9_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_10_load = muxlogic i6 %xb2_10_addr"   --->   Operation 81 'muxlogic' 'muxLogicRAMAddr_to_xb2_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_10_load = load i6 %xb2_10_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 82 'load' 'xb2_10_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_11_load = muxlogic i6 %xb2_11_addr"   --->   Operation 83 'muxlogic' 'muxLogicRAMAddr_to_xb2_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_11_load = load i6 %xb2_11_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 84 'load' 'xb2_11_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_12_load = muxlogic i6 %xb2_12_addr"   --->   Operation 85 'muxlogic' 'muxLogicRAMAddr_to_xb2_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_12_load = load i6 %xb2_12_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 86 'load' 'xb2_12_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_13_load = muxlogic i6 %xb2_13_addr"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_xb2_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_13_load = load i6 %xb2_13_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 88 'load' 'xb2_13_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_14_load = muxlogic i6 %xb2_14_addr"   --->   Operation 89 'muxlogic' 'muxLogicRAMAddr_to_xb2_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_14_load = load i6 %xb2_14_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 90 'load' 'xb2_14_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_15_load = muxlogic i6 %xb2_15_addr"   --->   Operation 91 'muxlogic' 'muxLogicRAMAddr_to_xb2_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_15_load = load i6 %xb2_15_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 92 'load' 'xb2_15_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 93 [1/1] (0.60ns)   --->   "%icmp_ln166 = icmp_eq  i10 %i96_load, i10 767" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 93 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %new.latch.for.inc240.split.i.split, void %last.iter.for.inc240.split.i.split" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 94 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.39ns)   --->   "%store_ln166 = store i10 %i, i10 %i96" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 95 'store' 'store_ln166' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %new.header, void %Loop_OUTPUT_WRITE_proc.1.exit" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 96 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_read_1, i32 2, i32 63" [kernel_MHSA.cpp:166]   --->   Operation 97 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i62 %trunc_ln" [kernel_MHSA.cpp:166]   --->   Operation 98 'sext' 'sext_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln166" [kernel_MHSA.cpp:166]   --->   Operation 99 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem0_addr"   --->   Operation 100 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 101 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.08ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i64 768" [kernel_MHSA.cpp:166]   --->   Operation 102 'writereq' 'empty' <Predicate = (first_iter_0)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc240.split.i"   --->   Operation 103 'br' 'br_ln0' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 104 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_0_load = load i6 %xb2_0_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 104 'load' 'xb2_0_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 105 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_1_load = load i6 %xb2_1_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 105 'load' 'xb2_1_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 106 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_2_load = load i6 %xb2_2_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 106 'load' 'xb2_2_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 107 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_3_load = load i6 %xb2_3_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 107 'load' 'xb2_3_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 108 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_4_load = load i6 %xb2_4_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 108 'load' 'xb2_4_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_5_load = load i6 %xb2_5_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 109 'load' 'xb2_5_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 110 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_6_load = load i6 %xb2_6_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 110 'load' 'xb2_6_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_7_load = load i6 %xb2_7_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 111 'load' 'xb2_7_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 112 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_8_load = load i6 %xb2_8_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 112 'load' 'xb2_8_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 113 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_9_load = load i6 %xb2_9_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 113 'load' 'xb2_9_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 114 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_10_load = load i6 %xb2_10_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 114 'load' 'xb2_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 115 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_11_load = load i6 %xb2_11_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 115 'load' 'xb2_11_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 116 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_12_load = load i6 %xb2_12_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 116 'load' 'xb2_12_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 117 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_13_load = load i6 %xb2_13_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 117 'load' 'xb2_13_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 118 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_14_load = load i6 %xb2_14_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 118 'load' 'xb2_14_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 119 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_15_load = load i6 %xb2_15_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 119 'load' 'xb2_15_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 120 [1/1] (0.79ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %xb2_0_load, i4 1, i32 %xb2_1_load, i4 2, i32 %xb2_2_load, i4 3, i32 %xb2_3_load, i4 4, i32 %xb2_4_load, i4 5, i32 %xb2_5_load, i4 6, i32 %xb2_6_load, i4 7, i32 %xb2_7_load, i4 8, i32 %xb2_8_load, i4 9, i32 %xb2_9_load, i4 10, i32 %xb2_10_load, i4 11, i32 %xb2_11_load, i4 12, i32 %xb2_12_load, i4 13, i32 %xb2_13_load, i4 14, i32 %xb2_14_load, i4 15, i32 %xb2_15_load, i32 <undef>, i4 %trunc_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 120 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MHSA.cpp:167->kernel_MHSA.cpp:166]   --->   Operation 121 'specpipeline' 'specpipeline_ln167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln166 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 123 'specloopname' 'specloopname_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln168 = bitcast i32 %tmp" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 124 'bitcast' 'bitcast_ln168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln168 = muxlogic i32 %bitcast_ln168"   --->   Operation 125 'muxlogic' 'muxLogicAXIMData_to_write_ln168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln168 = muxlogic i4 15"   --->   Operation 126 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.08ns)   --->   "%write_ln168 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %bitcast_ln168, i4 15" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 127 'write' 'write_ln168' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_506 = muxlogic"   --->   Operation 128 'muxlogic' 'muxLogicAXIMCE_to_empty_506' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 129 [11/11] (1.08ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 129 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 130 [10/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 130 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 131 [9/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 131 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 132 [8/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 132 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 133 [7/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 133 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 134 [6/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 134 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 135 [5/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 135 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 136 [4/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 136 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 137 [3/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 137 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 138 [2/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 138 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.89>
ST_14 : Operation 139 [1/11] (0.89ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 139 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln166 = br void %new.latch.for.inc240.split.i.split" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 140 'br' 'br_ln166' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln166)> <Delay = 0.28>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.503ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i96' [38]  (0.393 ns)
	'load' operation 10 bit ('i96_load', kernel_MHSA.cpp:166->kernel_MHSA.cpp:166) on local variable 'i96' [41]  (0.000 ns)
	'add' operation 10 bit ('i', kernel_MHSA.cpp:166->kernel_MHSA.cpp:166) [53]  (0.717 ns)
	'store' operation 0 bit ('store_ln166', kernel_MHSA.cpp:166->kernel_MHSA.cpp:166) of variable 'i', kernel_MHSA.cpp:166->kernel_MHSA.cpp:166 on local variable 'i96' [120]  (0.393 ns)

 <State 2>: 1.673ns
The critical path consists of the following:
	'load' operation 32 bit ('xb2_0_load', kernel_MHSA.cpp:168->kernel_MHSA.cpp:166) on array 'xb2_0' [77]  (0.883 ns)
	'sparsemux' operation 32 bit ('tmp', kernel_MHSA.cpp:168->kernel_MHSA.cpp:166) [108]  (0.790 ns)

 <State 3>: 1.082ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicAXIMData_to_write_ln168') [110]  (0.000 ns)
	bus write operation ('write_ln168', kernel_MHSA.cpp:168->kernel_MHSA.cpp:166) on port 'gmem0' (kernel_MHSA.cpp:168->kernel_MHSA.cpp:166) [112]  (1.082 ns)

 <State 4>: 1.082ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicAXIMCE_to_empty_506') [116]  (0.000 ns)
	bus response operation ('empty_506', kernel_MHSA.cpp:170) on port 'gmem0' (kernel_MHSA.cpp:170) [117]  (1.082 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_506', kernel_MHSA.cpp:170) on port 'gmem0' (kernel_MHSA.cpp:170) [117]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_506', kernel_MHSA.cpp:170) on port 'gmem0' (kernel_MHSA.cpp:170) [117]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_506', kernel_MHSA.cpp:170) on port 'gmem0' (kernel_MHSA.cpp:170) [117]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_506', kernel_MHSA.cpp:170) on port 'gmem0' (kernel_MHSA.cpp:170) [117]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_506', kernel_MHSA.cpp:170) on port 'gmem0' (kernel_MHSA.cpp:170) [117]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_506', kernel_MHSA.cpp:170) on port 'gmem0' (kernel_MHSA.cpp:170) [117]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_506', kernel_MHSA.cpp:170) on port 'gmem0' (kernel_MHSA.cpp:170) [117]  (2.920 ns)

 <State 12>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_506', kernel_MHSA.cpp:170) on port 'gmem0' (kernel_MHSA.cpp:170) [117]  (2.920 ns)

 <State 13>: 2.920ns
The critical path consists of the following:
	bus response operation ('empty_506', kernel_MHSA.cpp:170) on port 'gmem0' (kernel_MHSA.cpp:170) [117]  (2.920 ns)

 <State 14>: 0.892ns
The critical path consists of the following:
	bus response operation ('empty_506', kernel_MHSA.cpp:170) on port 'gmem0' (kernel_MHSA.cpp:170) [117]  (0.892 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
