# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.gen/sources_1/ip/OR_BIT_32_0/src/OR_BIT_32.v" \
"../../../../ALU.gen/sources_1/ip/OR_BIT_32_0/sim/OR_BIT_32_0.v" \
"../../../../ALU.gen/sources_1/ip/M8132_0/src/M8132.v" \
"../../../../ALU.gen/sources_1/ip/M8132_0/sim/M8132_0.v" \
"../../../../ALU.gen/sources_1/ip/ADC32_0/src/ADC32.v" \
"../../../../ALU.gen/sources_1/ip/ADC32_0/sim/ADC32_0.v" \
"../../../../ALU.gen/sources_1/ip/XOR32_0/src/XOR32.v" \
"../../../../ALU.gen/sources_1/ip/XOR32_0/sim/XOR32_0.v" \
"../../../../ALU.gen/sources_1/ip/SEXT1_32_0/src/SEXT1_32.v" \
"../../../../ALU.gen/sources_1/ip/SEXT1_32_0/sim/SEXT1_32_0.v" \
"../../../../ALU.gen/sources_1/ip/SRL32_0/src/SRL32.v" \
"../../../../ALU.gen/sources_1/ip/SRL32_0/sim/SRL32_0.v" \
"../../../../ALU.gen/sources_1/ip/NOR32_0/src/NOR32.v" \
"../../../../ALU.gen/sources_1/ip/NOR32_0/sim/NOR32_0.v" \
"../../../../ALU.gen/sources_1/ip/OR32_0/src/OR32.v" \
"../../../../ALU.gen/sources_1/ip/OR32_0/sim/OR32_0.v" \
"../../../../ALU.gen/sources_1/ip/AND32_0/src/AND32.v" \
"../../../../ALU.gen/sources_1/ip/AND32_0/sim/AND32_0.v" \
"../../../../ALU.srcs/sources_1/new/ALU.v" \
"../../../../ALU.srcs/sim_1/new/ALU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
