<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">R600ExpandSpecialInstrs.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="R600ExpandSpecialInstrs_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- R600ExpandSpecialInstrs.cpp - Expand special instructions ----------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Vector, Reduction, and Cube instructions need to fill the entire instruction</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// group to work correctly.  This pass expands these individual instructions</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// into several instructions that will completely fill the instruction group.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600Defines_8h.html">R600Defines.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600InstrInfo_8h.html">R600InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="R600ExpandSpecialInstrs_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   35</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;r600-expand-special-instrs&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">class </span>R600ExpandSpecialInstrsPass : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordtype">void</span> SetFlagInNewMI(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OldMI,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  R600ExpandSpecialInstrsPass() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;R600 Expand special instructions pass&quot;</span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  }</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;};</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<a class="code" href="R600ExpandSpecialInstrs_8cpp.html#abe3549ee697d252143a4373f5d85c513">INITIALIZE_PASS_BEGIN</a>(R600ExpandSpecialInstrsPass, <a class="code" href="R600ExpandSpecialInstrs_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                     <span class="stringliteral">&quot;R600 Expand Special Instrs&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="R600ExpandSpecialInstrs_8cpp.html#a022d9122eb81b02d60c125ce6514c201">   62</a></span>&#160;<a class="code" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(R600ExpandSpecialInstrsPass, <a class="code" href="R600ExpandSpecialInstrs_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                    &quot;<a class="code" href="R600ExpandSpecialInstrs_8cpp.html#a022d9122eb81b02d60c125ce6514c201">R600ExpandSpecialInstrs</a>&quot;, <a class="code" href="namespacefalse.html">false</a>, <a class="code" href="namespacefalse.html">false</a>)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keywordtype">char</span> R600ExpandSpecialInstrsPass::<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = 0;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm.html#adf42e0b40e74c5164680298161fa2e5c">   67</a></span>&#160;<span class="keywordtype">char</span> &amp;<a class="code" href="namespacellvm.html">llvm</a>::<a class="code" href="namespacellvm.html#adf42e0b40e74c5164680298161fa2e5c">R600ExpandSpecialInstrsPassID</a> = R600ExpandSpecialInstrsPass::<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm.html#a23bb818ded9cfbc558c2f05c7341c421">   69</a></span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html">llvm</a>::<a class="code" href="namespacellvm.html#a23bb818ded9cfbc558c2f05c7341c421">createR600ExpandSpecialInstrsPass</a>() {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> R600ExpandSpecialInstrsPass();</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;}</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keywordtype">void</span> R600ExpandSpecialInstrsPass::SetFlagInNewMI(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OldMI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordtype">int</span> OpIdx = <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getOperandIdx(*OldMI, Op);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">if</span> (OpIdx &gt; -1) {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    uint64_t Val = OldMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;setImmOperand(*NewMI, Op, Val);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keywordtype">bool</span> R600ExpandSpecialInstrsPass::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a>&gt;();</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.<a class="code" href="classllvm_1_1R600Subtarget.html#ac83763b3b08e06ba3ce3e32bb1db3182">getInstrInfo</a>();</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = TII-&gt;<a class="code" href="classllvm_1_1R600Subtarget.html#a9786b7eae138fd311b3486fd16c245d7">getRegisterInfo</a>();</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a> BB = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>(), BB_E = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>();</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                                  BB != BB_E; ++BB) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *BB;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">while</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      I = std::next(I);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="comment">// Expand LDS_*_RET instructions</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <span class="keywordflow">if</span> (TII-&gt;isLDSRetInstr(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keywordtype">int</span> DstIdx = TII-&gt;getOperandIdx(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), R600::OpName::dst);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstIdx != -1);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1DstOp.html">DstOp</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(DstIdx);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Mov = TII-&gt;buildMovInstr(&amp;MBB, I,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                               DstOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), R600::OQAP);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        DstOp.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(R600::OQAP);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="keywordtype">int</span> LDSPredSelIdx = TII-&gt;getOperandIdx(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(),</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                           R600::OpName::pred_sel);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordtype">int</span> MovPredSelIdx = TII-&gt;getOperandIdx(Mov-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(),</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                           R600::OpName::pred_sel);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <span class="comment">// Copy the pred_sel bit</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        Mov-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MovPredSelIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(LDSPredSelIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <span class="comment">// Expand PRED_X to one of the PRED_SET instructions.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      <span class="keywordflow">case</span> R600::PRED_X: {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        uint64_t Flags = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="comment">// The native opcode used by PRED_X is stored as an immediate in the</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="comment">// third operand.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PredSet = TII-&gt;buildDefaultInstruction(MBB, I,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), <span class="comment">// opcode</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <span class="comment">// dst</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <span class="comment">// src0</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            R600::ZERO);             <span class="comment">// src1</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        TII-&gt;addFlag(*PredSet, 0, <a class="code" href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a>);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <span class="keywordflow">if</span> (Flags &amp; <a class="code" href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>) {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;          TII-&gt;setImmOperand(*PredSet, R600::OpName::update_exec_mask, 1);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;          TII-&gt;setImmOperand(*PredSet, R600::OpName::update_pred, 1);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        }</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        }</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">case</span> R600::DOT_4: {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <span class="keyword">const</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;TRI = TII-&gt;<a class="code" href="classllvm_1_1R600Subtarget.html#a9786b7eae138fd311b3486fd16c245d7">getRegisterInfo</a>();</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordtype">unsigned</span> DstBase = TRI.getEncodingValue(DstReg) &amp; <a class="code" href="R600Defines_8h.html#a9ee06da3aba2ab7e875ea36d1529bf4d">HW_REG_MASK</a>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Chan = 0; Chan &lt; 4; ++Chan) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;          <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = (Chan != TRI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">getHWRegChan</a>(DstReg));</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;          <span class="keywordtype">unsigned</span> SubDstReg =</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;              R600::R600_TReg32RegClass.getRegister((DstBase * 4) + Chan);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BMI =</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;              TII-&gt;buildSlotOfVectorInstruction(MBB, &amp;MI, Chan, SubDstReg);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;          <span class="keywordflow">if</span> (Chan &gt; 0) {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            BMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0aad617bc1bdef5bda2689f7a9fd06f6">bundleWithPred</a>();</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;          }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;          <span class="keywordflow">if</span> (Mask) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;            TII-&gt;addFlag(*BMI, 0, <a class="code" href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;          }</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;          <span class="keywordflow">if</span> (Chan != 3)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            TII-&gt;addFlag(*BMI, 0, <a class="code" href="R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a>);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;          <span class="keywordtype">unsigned</span> Opcode = BMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;          <span class="comment">// While not strictly necessary from hw point of view, we force</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;          <span class="comment">// all src operands of a dot4 inst to belong to the same slot.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> Src0 =</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;              BMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(TII-&gt;getOperandIdx(Opcode, R600::OpName::src0))</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                  .<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> Src1 =</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;              BMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(TII-&gt;getOperandIdx(Opcode, R600::OpName::src1))</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                  .<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;          (void) Src0;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;          (void) Src1;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;          <span class="keywordflow">if</span> ((TRI.getEncodingValue(Src0) &amp; 0xff) &lt; 127 &amp;&amp;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;              (TRI.getEncodingValue(Src1) &amp; 0xff) &lt; 127)</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TRI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">getHWRegChan</a>(Src0) == TRI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">getHWRegChan</a>(Src1));</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;      }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <span class="keywordtype">bool</span> IsReduction = TII-&gt;isReductionOp(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      <span class="keywordtype">bool</span> IsVector = TII-&gt;isVector(MI);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      <span class="keywordtype">bool</span> IsCube = TII-&gt;isCubeOp(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <span class="keywordflow">if</span> (!IsReduction &amp;&amp; !IsVector &amp;&amp; !IsCube) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="comment">// Expand the instruction</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="comment">// Reduction instructions:</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <span class="comment">// T0_X = DP4 T1_XYZW, T2_XYZW</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <span class="comment">// becomes:</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <span class="comment">// TO_X = DP4 T1_X, T2_X</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="comment">// TO_Y (write masked) = DP4 T1_Y, T2_Y</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <span class="comment">// TO_Z (write masked) = DP4 T1_Z, T2_Z</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <span class="comment">// TO_W (write masked) = DP4 T1_W, T2_W</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <span class="comment">// Vector instructions:</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;      <span class="comment">// T0_X = MULLO_INT T1_X, T2_X</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="comment">// becomes:</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="comment">// T0_X = MULLO_INT T1_X, T2_X</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="comment">// T0_Y (write masked) = MULLO_INT T1_X, T2_X</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="comment">// T0_Z (write masked) = MULLO_INT T1_X, T2_X</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <span class="comment">// T0_W (write masked) = MULLO_INT T1_X, T2_X</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <span class="comment">// Cube instructions:</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="comment">// T0_XYZW = CUBE T1_XYZW</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <span class="comment">// becomes:</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      <span class="comment">// TO_X = CUBE T1_Z, T1_Y</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      <span class="comment">// T0_Y = CUBE T1_Z, T1_X</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <span class="comment">// T0_Z = CUBE T1_X, T1_Z</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;      <span class="comment">// T0_W = CUBE T1_Y, T1_Z</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Chan = 0; Chan &lt; 4; Chan++) {</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg =</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(TII-&gt;getOperandIdx(MI, R600::OpName::dst)).<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> Src0 =</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(TII-&gt;getOperandIdx(MI, R600::OpName::src0)).<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <span class="keywordtype">unsigned</span> Src1 = 0;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="comment">// Determine the correct source registers</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="keywordflow">if</span> (!IsCube) {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;          <span class="keywordtype">int</span> Src1Idx = TII-&gt;getOperandIdx(MI, R600::OpName::src1);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;          <span class="keywordflow">if</span> (Src1Idx != -1) {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            Src1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Src1Idx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;          }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordflow">if</span> (IsReduction) {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;          <span class="keywordtype">unsigned</span> SubRegIndex = <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">AMDGPURegisterInfo::getSubRegFromChannel</a>(Chan);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;          Src0 = TRI.getSubReg(Src0, SubRegIndex);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;          Src1 = TRI.getSubReg(Src1, SubRegIndex);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsCube) {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;          <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> CubeSrcSwz[] = {2, 2, 0, 1};</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;          <span class="keywordtype">unsigned</span> SubRegIndex0 = <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">AMDGPURegisterInfo::getSubRegFromChannel</a>(CubeSrcSwz[Chan]);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;          <span class="keywordtype">unsigned</span> SubRegIndex1 = <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">AMDGPURegisterInfo::getSubRegFromChannel</a>(CubeSrcSwz[3 - Chan]);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;          Src1 = TRI.getSubReg(Src0, SubRegIndex1);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;          Src0 = TRI.getSubReg(Src0, SubRegIndex0);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        }</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="comment">// Determine the correct destination registers;</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keywordtype">bool</span> NotLast = <span class="keyword">true</span>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keywordflow">if</span> (IsCube) {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;          <span class="keywordtype">unsigned</span> SubRegIndex = <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">AMDGPURegisterInfo::getSubRegFromChannel</a>(Chan);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;          DstReg = TRI.getSubReg(DstReg, SubRegIndex);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;          <span class="comment">// Mask the write if the original instruction does not write to</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;          <span class="comment">// the current Channel.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;          Mask = (Chan != TRI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">getHWRegChan</a>(DstReg));</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;          <span class="keywordtype">unsigned</span> DstBase = TRI.getEncodingValue(DstReg) &amp; <a class="code" href="R600Defines_8h.html#a9ee06da3aba2ab7e875ea36d1529bf4d">HW_REG_MASK</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;          DstReg = R600::R600_TReg32RegClass.getRegister((DstBase * 4) + Chan);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        }</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="comment">// Set the IsLast bit</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        NotLast = (Chan != 3 );</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="comment">// Add the new instruction</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <span class="keywordflow">case</span> R600::CUBE_r600_pseudo:</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;          Opcode = R600::CUBE_r600_real;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <span class="keywordflow">case</span> R600::CUBE_eg_pseudo:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;          Opcode = R600::CUBE_eg_real;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI =</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;          TII-&gt;buildDefaultInstruction(MBB, I, Opcode, DstReg, Src0, Src1);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <span class="keywordflow">if</span> (Chan != 0)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;          NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0aad617bc1bdef5bda2689f7a9fd06f6">bundleWithPred</a>();</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <span class="keywordflow">if</span> (Mask) {</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;          TII-&gt;addFlag(*NewMI, 0, <a class="code" href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a>);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        }</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        <span class="keywordflow">if</span> (NotLast) {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;          TII-&gt;addFlag(*NewMI, 0, <a class="code" href="R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a>);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        SetFlagInNewMI(NewMI, &amp;MI, R600::OpName::clamp);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        SetFlagInNewMI(NewMI, &amp;MI, R600::OpName::literal);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        SetFlagInNewMI(NewMI, &amp;MI, R600::OpName::src0_abs);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        SetFlagInNewMI(NewMI, &amp;MI, R600::OpName::src1_abs);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        SetFlagInNewMI(NewMI, &amp;MI, R600::OpName::src0_neg);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        SetFlagInNewMI(NewMI, &amp;MI, R600::OpName::src1_neg);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    }</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;}</div><div class="ttc" id="classllvm_1_1MachineInstr_html_a0aad617bc1bdef5bda2689f7a9fd06f6"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0aad617bc1bdef5bda2689f7a9fd06f6">llvm::MachineInstr::bundleWithPred</a></div><div class="ttdeci">void bundleWithPred()</div><div class="ttdoc">Bundle this instruction with its predecessor. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00732">MachineInstr.cpp:732</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="R600InstrInfo_8h_html"><div class="ttname"><a href="R600InstrInfo_8h.html">R600InstrInfo.h</a></div><div class="ttdoc">Interface definition for R600InstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a9d017af749f76484cb9aec9ff6e4330c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">llvm::MachineFunction::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00653">MachineFunction.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab0789854909cf47f640a85fa2bac29c7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">llvm::MachineFunction::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00651">MachineFunction.h:651</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html"><div class="ttname"><a href="classllvm_1_1DstOp.html">llvm::DstOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00059">MachineIRBuilder.h:59</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="R600RegisterInfo_8h_html"><div class="ttname"><a href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a></div><div class="ttdoc">Interface definition for R600RegisterInfo. </div></div>
<div class="ttc" id="R600ExpandSpecialInstrs_8cpp_html_abe3549ee697d252143a4373f5d85c513"><div class="ttname"><a href="R600ExpandSpecialInstrs_8cpp.html#abe3549ee697d252143a4373f5d85c513">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(R600ExpandSpecialInstrsPass, DEBUG_TYPE, &quot;R600 Expand Special Instrs&quot;, false, false) INITIALIZE_PASS_END(R600ExpandSpecialInstrsPass</div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_html_a23bb818ded9cfbc558c2f05c7341c421"><div class="ttname"><a href="namespacellvm.html#a23bb818ded9cfbc558c2f05c7341c421">llvm::createR600ExpandSpecialInstrsPass</a></div><div class="ttdeci">FunctionPass * createR600ExpandSpecialInstrsPass()</div><div class="ttdef"><b>Definition:</b> <a href="R600ExpandSpecialInstrs_8cpp_source.html#l00069">R600ExpandSpecialInstrs.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html">llvm::R600Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01219">AMDGPUSubtarget.h:1219</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a92eaf16a3f17dbb2598ffdbdd8f196d3"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel, unsigned NumRegs=1)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00075">AMDGPURegisterInfo.cpp:75</a></div></div>
<div class="ttc" id="namespacellvm_html_adf42e0b40e74c5164680298161fa2e5c"><div class="ttname"><a href="namespacellvm.html#adf42e0b40e74c5164680298161fa2e5c">llvm::R600ExpandSpecialInstrsPassID</a></div><div class="ttdeci">char &amp; R600ExpandSpecialInstrsPassID</div><div class="ttdef"><b>Definition:</b> <a href="R600ExpandSpecialInstrs_8cpp_source.html#l00067">R600ExpandSpecialInstrs.cpp:67</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a9ee06da3aba2ab7e875ea36d1529bf4d"><div class="ttname"><a href="R600Defines_8h.html#a9ee06da3aba2ab7e875ea36d1529bf4d">HW_REG_MASK</a></div><div class="ttdeci">#define HW_REG_MASK</div><div class="ttdoc">Defines for extracting register information from register encoding. </div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00055">R600Defines.h:55</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_ac83763b3b08e06ba3ce3e32bb1db3182"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#ac83763b3b08e06ba3ce3e32bb1db3182">llvm::R600Subtarget::getInstrInfo</a></div><div class="ttdeci">const R600InstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01240">AMDGPUSubtarget.h:1240</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00039">R600InstrInfo.h:39</a></div></div>
<div class="ttc" id="RegBankSelect_8cpp_html_a0eee13989797c0d4612066f84ff7a7b8"><div class="ttname"><a href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a></div><div class="ttdeci">INITIALIZE_PASS_END(RegBankSelect, DEBUG_TYPE, &quot;Assign register bank of generic virtual registers&quot;, false, false) RegBankSelect</div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8cpp_source.html#l00069">RegBankSelect.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_a9786b7eae138fd311b3486fd16c245d7"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#a9786b7eae138fd311b3486fd16c245d7">llvm::R600Subtarget::getRegisterInfo</a></div><div class="ttdeci">const R600RegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01250">AMDGPUSubtarget.h:1250</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="R600ExpandSpecialInstrs_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="R600ExpandSpecialInstrs_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="R600ExpandSpecialInstrs_8cpp_source.html#l00035">R600ExpandSpecialInstrs.cpp:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a72acf2b975fb767795a57a6b72816cc8"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">llvm::R600RegisterInfo::getHWRegChan</a></div><div class="ttdeci">unsigned getHWRegChan(unsigned reg) const</div><div class="ttdoc">get the HW encoding for a register&amp;#39;s channel. </div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00074">R600RegisterInfo.cpp:74</a></div></div>
<div class="ttc" id="R600Defines_8h_html"><div class="ttname"><a href="R600Defines_8h.html">R600Defines.h</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html">llvm::R600RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8h_source.html#l00022">R600RegisterInfo.h:22</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a9cdbc1e11dd9a91f7f8798472db60fc8"><div class="ttname"><a href="R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a></div><div class="ttdeci">#define MO_FLAG_NOT_LAST</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00021">R600Defines.h:21</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="R600Defines_8h_html_ae930f7daa3ebaac65c1bdcb69492ea7c"><div class="ttname"><a href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a></div><div class="ttdeci">#define MO_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00019">R600Defines.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="R600ExpandSpecialInstrs_8cpp_html_a022d9122eb81b02d60c125ce6514c201"><div class="ttname"><a href="R600ExpandSpecialInstrs_8cpp.html#a022d9122eb81b02d60c125ce6514c201">R600ExpandSpecialInstrs</a></div><div class="ttdeci">R600ExpandSpecialInstrs</div><div class="ttdef"><b>Definition:</b> <a href="R600ExpandSpecialInstrs_8cpp_source.html#l00062">R600ExpandSpecialInstrs.cpp:62</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="R600Defines_8h_html_afeec7edbcb979a86b4d931ecce39750c"><div class="ttname"><a href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a></div><div class="ttdeci">#define MO_FLAG_PUSH</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00020">R600Defines.h:20</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:35 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
