library ieee;
use ieee.std_logic_1164.all;

entity simpleALU is
	port(
	
	);
	
 architecture behaviuor of simpleALU is
 begin
 
 end behaviuor;