<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1606' ll='1609' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildIntrinsicTrunc(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, Optional&lt;unsigned int&gt; Flags = None)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1605'>/// Build and insert \p Dst = G_INTRINSIC_TRUNC \p Src0</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5525' u='c' c='_ZN4llvm15LegalizerHelper19lowerIntrinsicRoundERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5556' u='c' c='_ZN4llvm15LegalizerHelper11lowerFFloorERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1898' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo13legalizeFceilERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1922' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo12legalizeFremERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2038' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2850' u='c' c='_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE'/>
