INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/bcd_to_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_to_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/circ_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circ_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/convertMessagetoTime.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convertMessagetoTime'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/convertTimetoMessage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convertTimetoMessage'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/display_selec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_selector'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/findAverage.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'findAverage'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/findMax.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'findMax'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/findMin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'findMin'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/imports/ENEL373/finite_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'finite_state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/timer_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "P:/Desktop/FriGroup13/CLK_Divider.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_tb'
