# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3 {C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:03 on Feb 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3" C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/ripple_adder.sv 
# -- Compiling module ripple_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 01:51:03 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3 {C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/reg_17.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:03 on Feb 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3" C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/reg_17.sv 
# -- Compiling module reg_17
# 
# Top level modules:
# 	reg_17
# End time: 01:51:03 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3 {C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/mux2_1_17.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:03 on Feb 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3" C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/mux2_1_17.sv 
# -- Compiling module mux2_1_17
# 
# Top level modules:
# 	mux2_1_17
# End time: 01:51:03 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3 {C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:03 on Feb 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3" C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:51:03 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3 {C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:03 on Feb 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3" C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 01:51:03 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3 {C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/adder_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:51:03 on Feb 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Soumi/Documents/GitHub/ECE385/Lab3" C:/Users/Soumi/Documents/GitHub/ECE385/Lab3/adder_toplevel.sv 
# -- Compiling module adder_toplevel
# 
# Top level modules:
# 	adder_toplevel
# End time: 01:51:03 on Feb 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
