;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-26
	SUB -207, <-120
	ADD 210, 30
	ADD 210, 30
	SUB -207, <-120
	ADD 6, -2
	ADD 196, 202
	SUB @127, 106
	ADD 190, 200
	SUB @127, 106
	ADD 6, -2
	SUB @-127, 100
	ADD 210, 68
	SUB #72, @200
	CMP <0, @2
	SUB @9, @20
	MOV -1, <-26
	CMP @121, 103
	SPL 960, 20
	ADD 210, 30
	SUB @19, 20
	JMN 0, #2
	MOV 20, @12
	SUB 0, -0
	MOV 717, <-20
	SUB -207, <-120
	SLT 196, 202
	ADD #-270, <1
	SLT 20, @12
	SUB @9, @20
	SLT 190, 200
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	SUB 100, -100
	DJN -1, @-20
	CMP -207, <-120
	SLT 121, 0
	SPL 900, 1
	DAT #210, #60
	ADD 190, 200
	ADD 190, 200
	MOV -1, <-26
	MOV -1, <-26
