

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22'
================================================================
* Date:           Fri Nov 22 20:01:11 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.816 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1_VITIS_LOOP_53_2  |       29|       29|         6|          1|          1|    25|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     651|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     475|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     475|     819|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln52_1_fu_234_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln52_fu_211_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln53_fu_384_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln58_1_fu_336_p2     |         +|   0|  0|  12|           5|           4|
    |add_ln58_2_fu_346_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln58_fu_314_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln62_1_fu_378_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln62_fu_368_p2       |         +|   0|  0|  12|           4|           4|
    |empty_fu_199_p2          |         +|   0|  0|  14|           7|           7|
    |p_mid110_fu_280_p2       |         +|   0|  0|  14|           7|           7|
    |and_ln59_1_fu_524_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_2_fu_530_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_3_fu_613_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_4_fu_619_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_5_fu_702_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_6_fu_708_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_fu_440_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln52_fu_205_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln53_fu_220_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln59_10_fu_666_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_11_fu_672_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_12_fu_684_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_13_fu_690_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_1_fu_428_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_2_fu_488_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_3_fu_494_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_4_fu_506_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_5_fu_512_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_6_fu_577_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_7_fu_583_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_8_fu_595_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_9_fu_601_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_fu_422_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln58_1_fu_357_p2      |        or|   0|  0|   7|           1|           7|
    |or_ln58_fu_325_p2        |        or|   0|  0|   7|           1|           7|
    |or_ln59_1_fu_500_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_2_fu_518_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_3_fu_589_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_4_fu_607_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_5_fu_678_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_6_fu_696_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_fu_434_p2        |        or|   0|  0|   2|           1|           1|
    |pool2_output_d0          |    select|   0|  0|  32|           1|          32|
    |select_ln52_1_fu_240_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln52_2_fu_260_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln52_3_fu_286_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln52_fu_226_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln59_1_fu_536_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln59_2_fu_625_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln59_fu_446_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 651|         303|         246|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                    |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_1_load               |   9|          2|    3|          6|
    |i_fu_70                                 |   9|          2|    3|          6|
    |indvar_flatten12_fu_74                  |   9|          2|    5|         10|
    |j_1_fu_66                               |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   24|         48|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln62_1_reg_770                         |   5|   0|    5|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |conv2_output_load_1_reg_782                |  32|   0|   32|          0|
    |conv2_output_load_1_reg_782_pp0_iter2_reg  |  32|   0|   32|          0|
    |conv2_output_load_2_reg_789                |  32|   0|   32|          0|
    |conv2_output_load_3_reg_796                |  32|   0|   32|          0|
    |conv2_output_load_reg_775                  |  32|   0|   32|          0|
    |i_fu_70                                    |   3|   0|    3|          0|
    |indvar_flatten12_fu_74                     |   5|   0|    5|          0|
    |j_1_fu_66                                  |   3|   0|    3|          0|
    |select_ln59_1_reg_810                      |  32|   0|   32|          0|
    |select_ln59_2_reg_817                      |  32|   0|   32|          0|
    |select_ln59_reg_803                        |  32|   0|   32|          0|
    |add_ln62_1_reg_770                         |  64|  32|    5|          0|
    |conv2_output_load_2_reg_789                |  64|  32|   32|          0|
    |conv2_output_load_3_reg_796                |  64|  32|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 475|  96|  352|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_308_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_308_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_308_p_opcode    |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_308_p_dout0     |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_308_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_702_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_702_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_702_p_opcode    |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_702_p_dout0     |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_702_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_706_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_706_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_706_p_opcode    |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_706_p_dout0     |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_706_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_710_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_710_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_710_p_opcode    |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_710_p_dout0     |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_710_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|conv2_output_address0  |  out|   11|   ap_memory|                                             conv2_output|         array|
|conv2_output_ce0       |  out|    1|   ap_memory|                                             conv2_output|         array|
|conv2_output_q0        |   in|   32|   ap_memory|                                             conv2_output|         array|
|conv2_output_address1  |  out|   11|   ap_memory|                                             conv2_output|         array|
|conv2_output_ce1       |  out|    1|   ap_memory|                                             conv2_output|         array|
|conv2_output_q1        |   in|   32|   ap_memory|                                             conv2_output|         array|
|conv2_output_address2  |  out|   11|   ap_memory|                                             conv2_output|         array|
|conv2_output_ce2       |  out|    1|   ap_memory|                                             conv2_output|         array|
|conv2_output_q2        |   in|   32|   ap_memory|                                             conv2_output|         array|
|conv2_output_address3  |  out|   11|   ap_memory|                                             conv2_output|         array|
|conv2_output_ce3       |  out|    1|   ap_memory|                                             conv2_output|         array|
|conv2_output_q3        |   in|   32|   ap_memory|                                             conv2_output|         array|
|pool2_output_address0  |  out|    9|   ap_memory|                                             pool2_output|         array|
|pool2_output_ce0       |  out|    1|   ap_memory|                                             pool2_output|         array|
|pool2_output_we0       |  out|    1|   ap_memory|                                             pool2_output|         array|
|pool2_output_d0        |  out|   32|   ap_memory|                                             pool2_output|         array|
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 9 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.40ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten12"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 13 [1/1] (0.40ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 14 [1/1] (0.40ns)   --->   "%store_ln0 = store i3 0, i3 %j_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_57_4.i14"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i5 %indvar_flatten12" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 17 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_1, i2 0" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 18 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i5 %p_shl6" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 19 'zext' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i_1, i4 0" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 20 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%empty = add i7 %p_shl4, i7 %p_shl6_cast" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 21 'add' 'empty' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%icmp_ln52 = icmp_eq  i5 %indvar_flatten12_load, i5 25" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 23 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%add_ln52 = add i5 %indvar_flatten12_load, i5 1" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 24 'add' 'add_ln52' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc28.i29, void %VITIS_LOOP_72_2.i.preheader.exitStub" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 25 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_1_load = load i3 %j_1" [lenet_support.cpp:53->lenet_main.cpp:42]   --->   Operation 26 'load' 'j_1_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.61ns)   --->   "%icmp_ln53 = icmp_eq  i3 %j_1_load, i3 5" [lenet_support.cpp:53->lenet_main.cpp:42]   --->   Operation 27 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.18ns)   --->   "%select_ln52 = select i1 %icmp_ln53, i3 0, i3 %j_1_load" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 28 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.61ns)   --->   "%add_ln52_1 = add i3 %i_1, i3 1" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 29 'add' 'add_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.18ns)   --->   "%select_ln52_1 = select i1 %icmp_ln53, i3 %add_ln52_1, i3 %i_1" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 30 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %select_ln52_1" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 31 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl6_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln52_1, i2 0" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 32 'bitconcatenate' 'p_shl6_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_1)   --->   "%select_ln52_2 = select i1 %icmp_ln53, i5 %p_shl6_mid1, i5 %p_shl6" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 33 'select' 'select_ln52_2' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl6_cast_mid1 = zext i5 %p_shl6_mid1" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 34 'zext' 'p_shl6_cast_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl4_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %add_ln52_1, i4 0" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 35 'bitconcatenate' 'p_shl4_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%p_mid110 = add i7 %p_shl4_mid1, i7 %p_shl6_cast_mid1" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 36 'add' 'p_mid110' <Predicate = (!icmp_ln52)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.32ns)   --->   "%select_ln52_3 = select i1 %icmp_ln53, i7 %p_mid110, i7 %empty" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 37 'select' 'select_ln52_3' <Predicate = (!icmp_ln52)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_1_cast = zext i3 %select_ln52" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 38 'zext' 'j_1_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln52, i1 0" [lenet_support.cpp:52->lenet_main.cpp:42]   --->   Operation 39 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i4 %tmp_s" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 40 'zext' 'zext_ln58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i4 %tmp_s" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 41 'zext' 'zext_ln58_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln58 = add i7 %zext_ln58_1, i7 %select_ln52_3" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 42 'add' 'add_ln58' <Predicate = (!icmp_ln52)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i7 %add_ln58" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 43 'zext' 'zext_ln58_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv2_output_addr = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln58_2" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 44 'getelementptr' 'conv2_output_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.09ns)   --->   "%conv2_output_load = load i11 %conv2_output_addr" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 45 'load' 'conv2_output_load' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln58 = or i7 %add_ln58, i7 1" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 46 'or' 'or_ln58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i7 %or_ln58" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 47 'zext' 'zext_ln58_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv2_output_addr_1 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln58_3" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 48 'getelementptr' 'conv2_output_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.09ns)   --->   "%conv2_output_load_1 = load i11 %conv2_output_addr_1" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 49 'load' 'conv2_output_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_1 : Operation 50 [1/1] (0.71ns)   --->   "%add_ln58_1 = add i5 %zext_ln58, i5 10" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 50 'add' 'add_ln58_1' <Predicate = (!icmp_ln52)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln58_4 = zext i5 %add_ln58_1" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 51 'zext' 'zext_ln58_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln58_2 = add i7 %zext_ln58_4, i7 %select_ln52_3" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 52 'add' 'add_ln58_2' <Predicate = (!icmp_ln52)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln58_5 = zext i7 %add_ln58_2" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 53 'zext' 'zext_ln58_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv2_output_addr_2 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln58_5" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 54 'getelementptr' 'conv2_output_addr_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.09ns)   --->   "%conv2_output_load_2 = load i11 %conv2_output_addr_2" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 55 'load' 'conv2_output_load_2' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln58_1 = or i7 %add_ln58_2, i7 1" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 56 'or' 'or_ln58_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln58_6 = zext i7 %or_ln58_1" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 57 'zext' 'zext_ln58_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv2_output_addr_3 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln58_6" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 58 'getelementptr' 'conv2_output_addr_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.09ns)   --->   "%conv2_output_load_3 = load i11 %conv2_output_addr_3" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 59 'load' 'conv2_output_load_3' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_1 : Operation 60 [1/1] (0.61ns)   --->   "%add_ln62 = add i4 %zext_ln52, i4 %j_1_cast" [lenet_support.cpp:62->lenet_main.cpp:42]   --->   Operation 60 'add' 'add_ln62' <Predicate = (!icmp_ln52)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_1)   --->   "%zext_ln62 = zext i4 %add_ln62" [lenet_support.cpp:62->lenet_main.cpp:42]   --->   Operation 61 'zext' 'zext_ln62' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln62_1 = add i5 %zext_ln62, i5 %select_ln52_2" [lenet_support.cpp:62->lenet_main.cpp:42]   --->   Operation 62 'add' 'add_ln62_1' <Predicate = (!icmp_ln52)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.61ns)   --->   "%add_ln53 = add i3 %select_ln52, i3 1" [lenet_support.cpp:53->lenet_main.cpp:42]   --->   Operation 63 'add' 'add_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.40ns)   --->   "%store_ln53 = store i5 %add_ln52, i5 %indvar_flatten12" [lenet_support.cpp:53->lenet_main.cpp:42]   --->   Operation 64 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.40>
ST_1 : Operation 65 [1/1] (0.40ns)   --->   "%store_ln53 = store i3 %select_ln52_1, i3 %i" [lenet_support.cpp:53->lenet_main.cpp:42]   --->   Operation 65 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.40>
ST_1 : Operation 66 [1/1] (0.40ns)   --->   "%store_ln53 = store i3 %add_ln53, i3 %j_1" [lenet_support.cpp:53->lenet_main.cpp:42]   --->   Operation 66 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 3.67>
ST_2 : Operation 67 [1/2] (1.09ns)   --->   "%conv2_output_load = load i11 %conv2_output_addr" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 67 'load' 'conv2_output_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 68 '%tmp_2 = fcmp_ogt  i32 %conv2_output_load, i32 -inf'
ST_2 : Operation 68 [2/2] (1.85ns)   --->   "%tmp_2 = fcmp_ogt  i32 %conv2_output_load, i32 -inf" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 68 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/2] (1.09ns)   --->   "%conv2_output_load_1 = load i11 %conv2_output_addr_1" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 69 'load' 'conv2_output_load_1' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_2 : Operation 70 [1/2] (1.09ns)   --->   "%conv2_output_load_2 = load i11 %conv2_output_addr_2" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 70 'load' 'conv2_output_load_2' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>
ST_2 : Operation 71 [1/2] (1.09ns)   --->   "%conv2_output_load_3 = load i11 %conv2_output_addr_3" [lenet_support.cpp:58->lenet_main.cpp:42]   --->   Operation 71 'load' 'conv2_output_load_3' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1600> <RAM>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %conv2_output_load" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 72 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 73 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i32 %bitcast_ln59" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 74 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln59 = icmp_ne  i8 %tmp_1, i8 255" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 75 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.88ns)   --->   "%icmp_ln59_1 = icmp_eq  i23 %trunc_ln59, i23 0" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 76 'icmp' 'icmp_ln59_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln59)   --->   "%or_ln59 = or i1 %icmp_ln59_1, i1 %icmp_ln59" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 77 'or' 'or_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/2] (2.57ns)   --->   "%tmp_2 = fcmp_ogt  i32 %conv2_output_load, i32 -inf" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 78 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln59)   --->   "%and_ln59 = and i1 %or_ln59, i1 %tmp_2" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 79 'and' 'and_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln59 = select i1 %and_ln59, i32 %conv2_output_load, i32 -inf" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 80 'select' 'select_ln59' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : [1/1] (0.71ns)   --->   Input mux for Operation 81 '%tmp_5 = fcmp_ogt  i32 %conv2_output_load_1, i32 %select_ln59'
ST_3 : Operation 81 [2/2] (1.85ns)   --->   "%tmp_5 = fcmp_ogt  i32 %conv2_output_load_1, i32 %select_ln59" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 81 'fcmp' 'tmp_5' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.81>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln59_1 = bitcast i32 %conv2_output_load_1" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 82 'bitcast' 'bitcast_ln59_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_1, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 83 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i32 %bitcast_ln59_1" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 84 'trunc' 'trunc_ln59_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln59_2 = bitcast i32 %select_ln59" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 85 'bitcast' 'bitcast_ln59_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_2, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 86 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln59_2 = trunc i32 %bitcast_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 87 'trunc' 'trunc_ln59_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.70ns)   --->   "%icmp_ln59_2 = icmp_ne  i8 %tmp_3, i8 255" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 88 'icmp' 'icmp_ln59_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.88ns)   --->   "%icmp_ln59_3 = icmp_eq  i23 %trunc_ln59_1, i23 0" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 89 'icmp' 'icmp_ln59_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_2)   --->   "%or_ln59_1 = or i1 %icmp_ln59_3, i1 %icmp_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 90 'or' 'or_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.70ns)   --->   "%icmp_ln59_4 = icmp_ne  i8 %tmp_4, i8 255" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 91 'icmp' 'icmp_ln59_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.88ns)   --->   "%icmp_ln59_5 = icmp_eq  i23 %trunc_ln59_2, i23 0" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 92 'icmp' 'icmp_ln59_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_2)   --->   "%or_ln59_2 = or i1 %icmp_ln59_5, i1 %icmp_ln59_4" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 93 'or' 'or_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_2)   --->   "%and_ln59_1 = and i1 %or_ln59_1, i1 %or_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 94 'and' 'and_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (2.57ns)   --->   "%tmp_5 = fcmp_ogt  i32 %conv2_output_load_1, i32 %select_ln59" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 95 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln59_2 = and i1 %and_ln59_1, i1 %tmp_5" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 96 'and' 'and_ln59_2' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln59_1 = select i1 %and_ln59_2, i32 %conv2_output_load_1, i32 %select_ln59" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 97 'select' 'select_ln59_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : [1/1] (0.71ns)   --->   Input mux for Operation 98 '%tmp_8 = fcmp_ogt  i32 %conv2_output_load_2, i32 %select_ln59_1'
ST_4 : Operation 98 [2/2] (1.85ns)   --->   "%tmp_8 = fcmp_ogt  i32 %conv2_output_load_2, i32 %select_ln59_1" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 98 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.81>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln59_3 = bitcast i32 %conv2_output_load_2" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 99 'bitcast' 'bitcast_ln59_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_3, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 100 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln59_3 = trunc i32 %bitcast_ln59_3" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 101 'trunc' 'trunc_ln59_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln59_4 = bitcast i32 %select_ln59_1" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 102 'bitcast' 'bitcast_ln59_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_4, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 103 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln59_4 = trunc i32 %bitcast_ln59_4" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 104 'trunc' 'trunc_ln59_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.70ns)   --->   "%icmp_ln59_6 = icmp_ne  i8 %tmp_6, i8 255" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 105 'icmp' 'icmp_ln59_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.88ns)   --->   "%icmp_ln59_7 = icmp_eq  i23 %trunc_ln59_3, i23 0" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 106 'icmp' 'icmp_ln59_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_4)   --->   "%or_ln59_3 = or i1 %icmp_ln59_7, i1 %icmp_ln59_6" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 107 'or' 'or_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln59_8 = icmp_ne  i8 %tmp_7, i8 255" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 108 'icmp' 'icmp_ln59_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.88ns)   --->   "%icmp_ln59_9 = icmp_eq  i23 %trunc_ln59_4, i23 0" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 109 'icmp' 'icmp_ln59_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_4)   --->   "%or_ln59_4 = or i1 %icmp_ln59_9, i1 %icmp_ln59_8" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 110 'or' 'or_ln59_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_4)   --->   "%and_ln59_3 = and i1 %or_ln59_3, i1 %or_ln59_4" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 111 'and' 'and_ln59_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (2.57ns)   --->   "%tmp_8 = fcmp_ogt  i32 %conv2_output_load_2, i32 %select_ln59_1" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 112 'fcmp' 'tmp_8' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln59_4 = and i1 %and_ln59_3, i1 %tmp_8" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 113 'and' 'and_ln59_4' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln59_2 = select i1 %and_ln59_4, i32 %conv2_output_load_2, i32 %select_ln59_1" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 114 'select' 'select_ln59_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : [1/1] (0.71ns)   --->   Input mux for Operation 115 '%tmp_11 = fcmp_ogt  i32 %conv2_output_load_3, i32 %select_ln59_2'
ST_5 : Operation 115 [2/2] (1.85ns)   --->   "%tmp_11 = fcmp_ogt  i32 %conv2_output_load_3, i32 %select_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 115 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.34>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_1_VITIS_LOOP_53_2_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [lenet_support.cpp:53->lenet_main.cpp:42]   --->   Operation 119 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln59_5 = bitcast i32 %conv2_output_load_3" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 120 'bitcast' 'bitcast_ln59_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_5, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 121 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln59_5 = trunc i32 %bitcast_ln59_5" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 122 'trunc' 'trunc_ln59_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln59_6 = bitcast i32 %select_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 123 'bitcast' 'bitcast_ln59_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln59_6, i32 23, i32 30" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 124 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln59_6 = trunc i32 %bitcast_ln59_6" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 125 'trunc' 'trunc_ln59_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.70ns)   --->   "%icmp_ln59_10 = icmp_ne  i8 %tmp_9, i8 255" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 126 'icmp' 'icmp_ln59_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.88ns)   --->   "%icmp_ln59_11 = icmp_eq  i23 %trunc_ln59_5, i23 0" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 127 'icmp' 'icmp_ln59_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_6)   --->   "%or_ln59_5 = or i1 %icmp_ln59_11, i1 %icmp_ln59_10" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 128 'or' 'or_ln59_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.70ns)   --->   "%icmp_ln59_12 = icmp_ne  i8 %tmp_10, i8 255" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 129 'icmp' 'icmp_ln59_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.88ns)   --->   "%icmp_ln59_13 = icmp_eq  i23 %trunc_ln59_6, i23 0" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 130 'icmp' 'icmp_ln59_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_6)   --->   "%or_ln59_6 = or i1 %icmp_ln59_13, i1 %icmp_ln59_12" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 131 'or' 'or_ln59_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln59_6)   --->   "%and_ln59_5 = and i1 %or_ln59_5, i1 %or_ln59_6" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 132 'and' 'and_ln59_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/2] (2.57ns)   --->   "%tmp_11 = fcmp_ogt  i32 %conv2_output_load_3, i32 %select_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 133 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln59_6 = and i1 %and_ln59_5, i1 %tmp_11" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 134 'and' 'and_ln59_6' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln59_3 = select i1 %and_ln59_6, i32 %conv2_output_load_3, i32 %select_ln59_2" [lenet_support.cpp:59->lenet_main.cpp:42]   --->   Operation 135 'select' 'select_ln59_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i5 %add_ln62_1" [lenet_support.cpp:62->lenet_main.cpp:42]   --->   Operation 136 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%pool2_output_addr = getelementptr i32 %pool2_output, i64 0, i64 %zext_ln62_1" [lenet_support.cpp:62->lenet_main.cpp:42]   --->   Operation 137 'getelementptr' 'pool2_output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.09ns)   --->   "%store_ln62 = store i32 %select_ln59_3, i9 %pool2_output_addr" [lenet_support.cpp:62->lenet_main.cpp:42]   --->   Operation 138 'store' 'store_ln62' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_57_4.i14" [lenet_support.cpp:53->lenet_main.cpp:42]   --->   Operation 139 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ pool2_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 0100000]
i                     (alloca           ) [ 0100000]
indvar_flatten12      (alloca           ) [ 0100000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
i_1                   (load             ) [ 0000000]
indvar_flatten12_load (load             ) [ 0000000]
p_shl6                (bitconcatenate   ) [ 0000000]
p_shl6_cast           (zext             ) [ 0000000]
p_shl4                (bitconcatenate   ) [ 0000000]
empty                 (add              ) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
icmp_ln52             (icmp             ) [ 0111110]
add_ln52              (add              ) [ 0000000]
br_ln52               (br               ) [ 0000000]
j_1_load              (load             ) [ 0000000]
icmp_ln53             (icmp             ) [ 0000000]
select_ln52           (select           ) [ 0000000]
add_ln52_1            (add              ) [ 0000000]
select_ln52_1         (select           ) [ 0000000]
zext_ln52             (zext             ) [ 0000000]
p_shl6_mid1           (bitconcatenate   ) [ 0000000]
select_ln52_2         (select           ) [ 0000000]
p_shl6_cast_mid1      (zext             ) [ 0000000]
p_shl4_mid1           (bitconcatenate   ) [ 0000000]
p_mid110              (add              ) [ 0000000]
select_ln52_3         (select           ) [ 0000000]
j_1_cast              (zext             ) [ 0000000]
tmp_s                 (bitconcatenate   ) [ 0000000]
zext_ln58             (zext             ) [ 0000000]
zext_ln58_1           (zext             ) [ 0000000]
add_ln58              (add              ) [ 0000000]
zext_ln58_2           (zext             ) [ 0000000]
conv2_output_addr     (getelementptr    ) [ 0110000]
or_ln58               (or               ) [ 0000000]
zext_ln58_3           (zext             ) [ 0000000]
conv2_output_addr_1   (getelementptr    ) [ 0110000]
add_ln58_1            (add              ) [ 0000000]
zext_ln58_4           (zext             ) [ 0000000]
add_ln58_2            (add              ) [ 0000000]
zext_ln58_5           (zext             ) [ 0000000]
conv2_output_addr_2   (getelementptr    ) [ 0110000]
or_ln58_1             (or               ) [ 0000000]
zext_ln58_6           (zext             ) [ 0000000]
conv2_output_addr_3   (getelementptr    ) [ 0110000]
add_ln62              (add              ) [ 0000000]
zext_ln62             (zext             ) [ 0000000]
add_ln62_1            (add              ) [ 0111111]
add_ln53              (add              ) [ 0000000]
store_ln53            (store            ) [ 0000000]
store_ln53            (store            ) [ 0000000]
store_ln53            (store            ) [ 0000000]
conv2_output_load     (load             ) [ 0101000]
conv2_output_load_1   (load             ) [ 0101100]
conv2_output_load_2   (load             ) [ 0101110]
conv2_output_load_3   (load             ) [ 0101111]
bitcast_ln59          (bitcast          ) [ 0000000]
tmp_1                 (partselect       ) [ 0000000]
trunc_ln59            (trunc            ) [ 0000000]
icmp_ln59             (icmp             ) [ 0000000]
icmp_ln59_1           (icmp             ) [ 0000000]
or_ln59               (or               ) [ 0000000]
tmp_2                 (fcmp             ) [ 0000000]
and_ln59              (and              ) [ 0000000]
select_ln59           (select           ) [ 0100100]
bitcast_ln59_1        (bitcast          ) [ 0000000]
tmp_3                 (partselect       ) [ 0000000]
trunc_ln59_1          (trunc            ) [ 0000000]
bitcast_ln59_2        (bitcast          ) [ 0000000]
tmp_4                 (partselect       ) [ 0000000]
trunc_ln59_2          (trunc            ) [ 0000000]
icmp_ln59_2           (icmp             ) [ 0000000]
icmp_ln59_3           (icmp             ) [ 0000000]
or_ln59_1             (or               ) [ 0000000]
icmp_ln59_4           (icmp             ) [ 0000000]
icmp_ln59_5           (icmp             ) [ 0000000]
or_ln59_2             (or               ) [ 0000000]
and_ln59_1            (and              ) [ 0000000]
tmp_5                 (fcmp             ) [ 0000000]
and_ln59_2            (and              ) [ 0000000]
select_ln59_1         (select           ) [ 0100010]
bitcast_ln59_3        (bitcast          ) [ 0000000]
tmp_6                 (partselect       ) [ 0000000]
trunc_ln59_3          (trunc            ) [ 0000000]
bitcast_ln59_4        (bitcast          ) [ 0000000]
tmp_7                 (partselect       ) [ 0000000]
trunc_ln59_4          (trunc            ) [ 0000000]
icmp_ln59_6           (icmp             ) [ 0000000]
icmp_ln59_7           (icmp             ) [ 0000000]
or_ln59_3             (or               ) [ 0000000]
icmp_ln59_8           (icmp             ) [ 0000000]
icmp_ln59_9           (icmp             ) [ 0000000]
or_ln59_4             (or               ) [ 0000000]
and_ln59_3            (and              ) [ 0000000]
tmp_8                 (fcmp             ) [ 0000000]
and_ln59_4            (and              ) [ 0000000]
select_ln59_2         (select           ) [ 0100001]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln0      (specpipeline     ) [ 0000000]
specloopname_ln53     (specloopname     ) [ 0000000]
bitcast_ln59_5        (bitcast          ) [ 0000000]
tmp_9                 (partselect       ) [ 0000000]
trunc_ln59_5          (trunc            ) [ 0000000]
bitcast_ln59_6        (bitcast          ) [ 0000000]
tmp_10                (partselect       ) [ 0000000]
trunc_ln59_6          (trunc            ) [ 0000000]
icmp_ln59_10          (icmp             ) [ 0000000]
icmp_ln59_11          (icmp             ) [ 0000000]
or_ln59_5             (or               ) [ 0000000]
icmp_ln59_12          (icmp             ) [ 0000000]
icmp_ln59_13          (icmp             ) [ 0000000]
or_ln59_6             (or               ) [ 0000000]
and_ln59_5            (and              ) [ 0000000]
tmp_11                (fcmp             ) [ 0000000]
and_ln59_6            (and              ) [ 0000000]
select_ln59_3         (select           ) [ 0000000]
zext_ln62_1           (zext             ) [ 0000000]
pool2_output_addr     (getelementptr    ) [ 0000000]
store_ln62            (store            ) [ 0000000]
br_ln53               (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool2_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_52_1_VITIS_LOOP_53_2_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="j_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten12_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="conv2_output_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="32" slack="0"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="8" bw="11" slack="0"/>
<pin id="95" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="12" bw="11" slack="2147483647"/>
<pin id="99" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="3"/>
<pin id="93" dir="1" index="7" bw="32" slack="2"/>
<pin id="97" dir="1" index="11" bw="32" slack="1"/>
<pin id="101" dir="1" index="15" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_output_load/1 conv2_output_load_1/1 conv2_output_load_2/1 conv2_output_load_3/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="conv2_output_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="conv2_output_addr_2_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr_2/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="conv2_output_addr_3_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr_3/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="pool2_output_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool2_output_addr/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln62_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="3"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_1_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten12_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_shl6_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_shl6_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_shl4_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="empty_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln52_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln52_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="j_1_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln53_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln52_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln52_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln52_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln52_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_shl6_mid1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_mid1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln52_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_2/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_shl6_cast_mid1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast_mid1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_shl4_mid1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_mid1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_mid110_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid110/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln52_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_3/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="j_1_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln58_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln58_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln58_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln58_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_2/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_ln58_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="7" slack="0"/>
<pin id="328" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln58_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_3/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln58_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln58_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_4/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln58_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="7" slack="0"/>
<pin id="349" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_2/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln58_5_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_5/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="or_ln58_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln58_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln58_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_6/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln62_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln62_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln62_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="5" slack="0"/>
<pin id="381" dir="1" index="2" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_1/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln53_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln53_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="5" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln53_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="0" index="1" bw="3" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln53_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="3" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="bitcast_ln59_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln59_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln59_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln59_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="23" slack="0"/>
<pin id="430" dir="0" index="1" bw="23" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_1/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln59_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="and_ln59_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln59_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="0" index="2" bw="32" slack="0"/>
<pin id="450" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="bitcast_ln59_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_1/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="0" index="3" bw="6" slack="0"/>
<pin id="462" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln59_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_1/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="bitcast_ln59_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_2/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_4_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="0" index="3" bw="6" slack="0"/>
<pin id="479" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="trunc_ln59_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_2/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln59_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_2/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln59_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="23" slack="0"/>
<pin id="496" dir="0" index="1" bw="23" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_3/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln59_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_1/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln59_4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_4/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln59_5_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="23" slack="0"/>
<pin id="514" dir="0" index="1" bw="23" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_5/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="or_ln59_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_2/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="and_ln59_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_1/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="and_ln59_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_2/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln59_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="2"/>
<pin id="539" dir="0" index="2" bw="32" slack="1"/>
<pin id="540" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_1/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="bitcast_ln59_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="3"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_3/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="6" slack="0"/>
<pin id="550" dir="0" index="3" bw="6" slack="0"/>
<pin id="551" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln59_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_3/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="bitcast_ln59_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_4/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_7_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="0" index="2" bw="6" slack="0"/>
<pin id="567" dir="0" index="3" bw="6" slack="0"/>
<pin id="568" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln59_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_4/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln59_6_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="0" index="1" bw="8" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_6/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln59_7_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="23" slack="0"/>
<pin id="585" dir="0" index="1" bw="23" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_7/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln59_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_3/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln59_8_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_8/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="icmp_ln59_9_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="23" slack="0"/>
<pin id="603" dir="0" index="1" bw="23" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_9/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="or_ln59_4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_4/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="and_ln59_3_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_3/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="and_ln59_4_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_4/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="select_ln59_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="3"/>
<pin id="628" dir="0" index="2" bw="32" slack="1"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_2/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="bitcast_ln59_5_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="4"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_5/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_9_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="6" slack="0"/>
<pin id="639" dir="0" index="3" bw="6" slack="0"/>
<pin id="640" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="trunc_ln59_5_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_5/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="bitcast_ln59_6_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59_6/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_10_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="6" slack="0"/>
<pin id="656" dir="0" index="3" bw="6" slack="0"/>
<pin id="657" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="trunc_ln59_6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_6/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln59_10_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_10/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln59_11_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="23" slack="0"/>
<pin id="674" dir="0" index="1" bw="23" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_11/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="or_ln59_5_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_5/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln59_12_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_12/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln59_13_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="23" slack="0"/>
<pin id="692" dir="0" index="1" bw="23" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59_13/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="or_ln59_6_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59_6/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="and_ln59_5_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_5/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="and_ln59_6_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_6/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="select_ln59_3_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="4"/>
<pin id="717" dir="0" index="2" bw="32" slack="1"/>
<pin id="718" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59_3/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln62_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="5"/>
<pin id="723" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62_1/6 "/>
</bind>
</comp>

<comp id="725" class="1005" name="j_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="3" slack="0"/>
<pin id="727" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="i_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="0"/>
<pin id="734" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="739" class="1005" name="indvar_flatten12_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="0"/>
<pin id="741" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="746" class="1005" name="icmp_ln52_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="4"/>
<pin id="748" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="750" class="1005" name="conv2_output_addr_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="11" slack="1"/>
<pin id="752" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr "/>
</bind>
</comp>

<comp id="755" class="1005" name="conv2_output_addr_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="1"/>
<pin id="757" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr_1 "/>
</bind>
</comp>

<comp id="760" class="1005" name="conv2_output_addr_2_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="11" slack="1"/>
<pin id="762" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr_2 "/>
</bind>
</comp>

<comp id="765" class="1005" name="conv2_output_addr_3_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="11" slack="1"/>
<pin id="767" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr_3 "/>
</bind>
</comp>

<comp id="770" class="1005" name="add_ln62_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="5" slack="5"/>
<pin id="772" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="775" class="1005" name="conv2_output_load_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_load "/>
</bind>
</comp>

<comp id="782" class="1005" name="conv2_output_load_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_load_1 "/>
</bind>
</comp>

<comp id="789" class="1005" name="conv2_output_load_2_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="2"/>
<pin id="791" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv2_output_load_2 "/>
</bind>
</comp>

<comp id="796" class="1005" name="conv2_output_load_3_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="3"/>
<pin id="798" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2_output_load_3 "/>
</bind>
</comp>

<comp id="803" class="1005" name="select_ln59_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59 "/>
</bind>
</comp>

<comp id="810" class="1005" name="select_ln59_1_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59_1 "/>
</bind>
</comp>

<comp id="817" class="1005" name="select_ln59_2_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln59_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="102"><net_src comp="78" pin="3"/><net_sink comp="85" pin=8"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="85" pin=5"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="85" pin="15"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="173" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="173" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="187" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="176" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="176" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="217" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="173" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="220" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="173" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="234" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="220" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="252" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="179" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="252" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="234" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="268" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="220" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="199" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="226" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="226" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="298" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="286" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="329"><net_src comp="314" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="340"><net_src comp="306" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="286" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="361"><net_src comp="346" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="372"><net_src comp="248" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="294" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="260" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="226" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="211" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="240" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="384" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="48" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="50" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="405" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="408" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="418" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="422" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="140" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="44" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="463"><net_src comp="46" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="48" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="50" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="470"><net_src comp="454" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="480"><net_src comp="46" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="48" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="487"><net_src comp="471" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="457" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="52" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="467" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="488" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="474" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="52" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="484" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="54" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="506" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="500" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="146" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="536" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="552"><net_src comp="46" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="48" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="50" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="559"><net_src comp="543" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="569"><net_src comp="46" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="560" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="48" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="50" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="576"><net_src comp="560" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="546" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="556" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="54" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="577" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="563" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="52" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="573" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="54" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="595" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="589" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="150" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="625" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="641"><net_src comp="46" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="632" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="644"><net_src comp="50" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="648"><net_src comp="632" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="658"><net_src comp="46" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="649" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="48" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="661"><net_src comp="50" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="665"><net_src comp="649" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="635" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="52" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="645" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="54" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="666" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="652" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="52" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="662" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="54" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="684" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="678" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="154" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="719"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="714" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="724"><net_src comp="721" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="728"><net_src comp="66" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="735"><net_src comp="70" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="742"><net_src comp="74" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="749"><net_src comp="205" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="78" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="85" pin=8"/></net>

<net id="758"><net_src comp="103" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="85" pin=5"/></net>

<net id="763"><net_src comp="111" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="768"><net_src comp="119" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="773"><net_src comp="378" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="778"><net_src comp="85" pin="15"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="785"><net_src comp="85" pin="11"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="792"><net_src comp="85" pin="7"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="799"><net_src comp="85" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="806"><net_src comp="446" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="813"><net_src comp="536" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="816"><net_src comp="810" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="820"><net_src comp="625" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="714" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool2_output | {6 }
 - Input state : 
	Port: lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22 : conv2_output | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		indvar_flatten12_load : 1
		p_shl6 : 2
		p_shl6_cast : 3
		p_shl4 : 2
		empty : 4
		icmp_ln52 : 2
		add_ln52 : 2
		br_ln52 : 3
		j_1_load : 1
		icmp_ln53 : 2
		select_ln52 : 3
		add_ln52_1 : 2
		select_ln52_1 : 3
		zext_ln52 : 4
		p_shl6_mid1 : 3
		select_ln52_2 : 4
		p_shl6_cast_mid1 : 4
		p_shl4_mid1 : 3
		p_mid110 : 5
		select_ln52_3 : 6
		j_1_cast : 4
		tmp_s : 4
		zext_ln58 : 5
		zext_ln58_1 : 5
		add_ln58 : 7
		zext_ln58_2 : 8
		conv2_output_addr : 9
		conv2_output_load : 10
		or_ln58 : 8
		zext_ln58_3 : 8
		conv2_output_addr_1 : 9
		conv2_output_load_1 : 10
		add_ln58_1 : 6
		zext_ln58_4 : 7
		add_ln58_2 : 8
		zext_ln58_5 : 9
		conv2_output_addr_2 : 10
		conv2_output_load_2 : 11
		or_ln58_1 : 9
		zext_ln58_6 : 9
		conv2_output_addr_3 : 10
		conv2_output_load_3 : 11
		add_ln62 : 5
		zext_ln62 : 6
		add_ln62_1 : 7
		add_ln53 : 4
		store_ln53 : 3
		store_ln53 : 4
		store_ln53 : 5
	State 2
		tmp_2 : 1
	State 3
		tmp_1 : 1
		trunc_ln59 : 1
		icmp_ln59 : 2
		icmp_ln59_1 : 2
		or_ln59 : 3
		and_ln59 : 3
		select_ln59 : 3
		tmp_5 : 4
	State 4
		tmp_3 : 1
		trunc_ln59_1 : 1
		tmp_4 : 1
		trunc_ln59_2 : 1
		icmp_ln59_2 : 2
		icmp_ln59_3 : 2
		or_ln59_1 : 3
		icmp_ln59_4 : 2
		icmp_ln59_5 : 2
		or_ln59_2 : 3
		and_ln59_1 : 3
		and_ln59_2 : 3
		select_ln59_1 : 3
		tmp_8 : 4
	State 5
		tmp_6 : 1
		trunc_ln59_3 : 1
		tmp_7 : 1
		trunc_ln59_4 : 1
		icmp_ln59_6 : 2
		icmp_ln59_7 : 2
		or_ln59_3 : 3
		icmp_ln59_8 : 2
		icmp_ln59_9 : 2
		or_ln59_4 : 3
		and_ln59_3 : 3
		and_ln59_4 : 3
		select_ln59_2 : 3
		tmp_11 : 4
	State 6
		tmp_9 : 1
		trunc_ln59_5 : 1
		tmp_10 : 1
		trunc_ln59_6 : 1
		icmp_ln59_10 : 2
		icmp_ln59_11 : 2
		or_ln59_5 : 3
		icmp_ln59_12 : 2
		icmp_ln59_13 : 2
		or_ln59_6 : 3
		and_ln59_5 : 3
		and_ln59_6 : 3
		select_ln59_3 : 3
		pool2_output_addr : 1
		store_ln62 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln52_fu_205    |    0    |    12   |
|          |     icmp_ln53_fu_220    |    0    |    10   |
|          |     icmp_ln59_fu_422    |    0    |    15   |
|          |    icmp_ln59_1_fu_428   |    0    |    30   |
|          |    icmp_ln59_2_fu_488   |    0    |    15   |
|          |    icmp_ln59_3_fu_494   |    0    |    30   |
|          |    icmp_ln59_4_fu_506   |    0    |    15   |
|   icmp   |    icmp_ln59_5_fu_512   |    0    |    30   |
|          |    icmp_ln59_6_fu_577   |    0    |    15   |
|          |    icmp_ln59_7_fu_583   |    0    |    30   |
|          |    icmp_ln59_8_fu_595   |    0    |    15   |
|          |    icmp_ln59_9_fu_601   |    0    |    30   |
|          |   icmp_ln59_10_fu_666   |    0    |    15   |
|          |   icmp_ln59_11_fu_672   |    0    |    30   |
|          |   icmp_ln59_12_fu_684   |    0    |    15   |
|          |   icmp_ln59_13_fu_690   |    0    |    30   |
|----------|-------------------------|---------|---------|
|          |    select_ln52_fu_226   |    0    |    3    |
|          |   select_ln52_1_fu_240  |    0    |    3    |
|          |   select_ln52_2_fu_260  |    0    |    5    |
|  select  |   select_ln52_3_fu_286  |    0    |    7    |
|          |    select_ln59_fu_446   |    0    |    32   |
|          |   select_ln59_1_fu_536  |    0    |    32   |
|          |   select_ln59_2_fu_625  |    0    |    32   |
|          |   select_ln59_3_fu_714  |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |       empty_fu_199      |    0    |    14   |
|          |     add_ln52_fu_211     |    0    |    12   |
|          |    add_ln52_1_fu_234    |    0    |    10   |
|          |     p_mid110_fu_280     |    0    |    14   |
|    add   |     add_ln58_fu_314     |    0    |    14   |
|          |    add_ln58_1_fu_336    |    0    |    12   |
|          |    add_ln58_2_fu_346    |    0    |    14   |
|          |     add_ln62_fu_368     |    0    |    10   |
|          |    add_ln62_1_fu_378    |    0    |    12   |
|          |     add_ln53_fu_384     |    0    |    10   |
|----------|-------------------------|---------|---------|
|          |      or_ln58_fu_325     |    0    |    0    |
|          |     or_ln58_1_fu_357    |    0    |    0    |
|          |      or_ln59_fu_434     |    0    |    2    |
|          |     or_ln59_1_fu_500    |    0    |    2    |
|    or    |     or_ln59_2_fu_518    |    0    |    2    |
|          |     or_ln59_3_fu_589    |    0    |    2    |
|          |     or_ln59_4_fu_607    |    0    |    2    |
|          |     or_ln59_5_fu_678    |    0    |    2    |
|          |     or_ln59_6_fu_696    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     and_ln59_fu_440     |    0    |    2    |
|          |    and_ln59_1_fu_524    |    0    |    2    |
|          |    and_ln59_2_fu_530    |    0    |    2    |
|    and   |    and_ln59_3_fu_613    |    0    |    2    |
|          |    and_ln59_4_fu_619    |    0    |    2    |
|          |    and_ln59_5_fu_702    |    0    |    2    |
|          |    and_ln59_6_fu_708    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |        grp_fu_140       |    0    |    0    |
|   fcmp   |        grp_fu_146       |    0    |    0    |
|          |        grp_fu_150       |    0    |    0    |
|          |        grp_fu_154       |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      p_shl6_fu_179      |    0    |    0    |
|          |      p_shl4_fu_191      |    0    |    0    |
|bitconcatenate|    p_shl6_mid1_fu_252   |    0    |    0    |
|          |    p_shl4_mid1_fu_272   |    0    |    0    |
|          |       tmp_s_fu_298      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_shl6_cast_fu_187   |    0    |    0    |
|          |     zext_ln52_fu_248    |    0    |    0    |
|          | p_shl6_cast_mid1_fu_268 |    0    |    0    |
|          |     j_1_cast_fu_294     |    0    |    0    |
|          |     zext_ln58_fu_306    |    0    |    0    |
|          |    zext_ln58_1_fu_310   |    0    |    0    |
|   zext   |    zext_ln58_2_fu_320   |    0    |    0    |
|          |    zext_ln58_3_fu_331   |    0    |    0    |
|          |    zext_ln58_4_fu_342   |    0    |    0    |
|          |    zext_ln58_5_fu_352   |    0    |    0    |
|          |    zext_ln58_6_fu_363   |    0    |    0    |
|          |     zext_ln62_fu_374    |    0    |    0    |
|          |    zext_ln62_1_fu_721   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_1_fu_408      |    0    |    0    |
|          |       tmp_3_fu_457      |    0    |    0    |
|          |       tmp_4_fu_474      |    0    |    0    |
|partselect|       tmp_6_fu_546      |    0    |    0    |
|          |       tmp_7_fu_563      |    0    |    0    |
|          |       tmp_9_fu_635      |    0    |    0    |
|          |      tmp_10_fu_652      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln59_fu_418    |    0    |    0    |
|          |   trunc_ln59_1_fu_467   |    0    |    0    |
|          |   trunc_ln59_2_fu_484   |    0    |    0    |
|   trunc  |   trunc_ln59_3_fu_556   |    0    |    0    |
|          |   trunc_ln59_4_fu_573   |    0    |    0    |
|          |   trunc_ln59_5_fu_645   |    0    |    0    |
|          |   trunc_ln59_6_fu_662   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   633   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln62_1_reg_770    |    5   |
|conv2_output_addr_1_reg_755|   11   |
|conv2_output_addr_2_reg_760|   11   |
|conv2_output_addr_3_reg_765|   11   |
| conv2_output_addr_reg_750 |   11   |
|conv2_output_load_1_reg_782|   32   |
|conv2_output_load_2_reg_789|   32   |
|conv2_output_load_3_reg_796|   32   |
| conv2_output_load_reg_775 |   32   |
|         i_reg_732         |    3   |
|     icmp_ln52_reg_746     |    1   |
|  indvar_flatten12_reg_739 |    5   |
|        j_1_reg_725        |    3   |
|   select_ln59_1_reg_810   |   32   |
|   select_ln59_2_reg_817   |   32   |
|    select_ln59_reg_803    |   32   |
+---------------------------+--------+
|           Total           |   285  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_85 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_85 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_85 |  p8  |   2  |  11  |   22   ||    9    |
|    grp_fu_140    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_146    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_150    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_154    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   364  ||  3.216  ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   633  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   285  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   285  |   705  |
+-----------+--------+--------+--------+
