#include "asm51.h"

const struct instruction all_instructions[256] = {
    {mn_nop,{op_none,op_none,op_none}},
    {mn_ajmp,{op_addr11,op_none,op_none}},
    {mn_ljmp,{op_addr16,op_none,op_none}},
    {mn_rr,{op_a,op_none,op_none}},
    {mn_inc,{op_a,op_none,op_none}},
    {mn_inc,{op_direct,op_none,op_none}},
    {mn_inc,{op_ar0,op_none,op_none}},
    {mn_inc,{op_ar1,op_none,op_none}},
    {mn_inc,{op_r0,op_none,op_none}},
    {mn_inc,{op_r1,op_none,op_none}},
    {mn_inc,{op_r2,op_none,op_none}},
    {mn_inc,{op_r3,op_none,op_none}},
    {mn_inc,{op_r4,op_none,op_none}},
    {mn_inc,{op_r5,op_none,op_none}},
    {mn_inc,{op_r6,op_none,op_none}},
    {mn_inc,{op_r7,op_none,op_none}},
    {mn_jbc,{op_bit,op_offset,op_none}},
    {mn_acall,{op_addr11,op_none,op_none}},
    {mn_lcall,{op_addr16,op_none,op_none}},
    {mn_rrc,{op_a,op_none,op_none}},
    {mn_dec,{op_a,op_none,op_none}},
    {mn_dec,{op_direct,op_none,op_none}},
    {mn_dec,{op_ar0,op_none,op_none}},
    {mn_dec,{op_ar1,op_none,op_none}},
    {mn_dec,{op_r0,op_none,op_none}},
    {mn_dec,{op_r1,op_none,op_none}},
    {mn_dec,{op_r2,op_none,op_none}},
    {mn_dec,{op_r3,op_none,op_none}},
    {mn_dec,{op_r4,op_none,op_none}},
    {mn_dec,{op_r5,op_none,op_none}},
    {mn_dec,{op_r6,op_none,op_none}},
    {mn_dec,{op_r7,op_none,op_none}},
    {mn_jb,{op_bit,op_offset,op_none}},
    {mn_ajmp,{op_addr11,op_none,op_none}},
    {mn_ret,{op_none,op_none,op_none}},
    {mn_rl,{op_a,op_none,op_none}},
    {mn_add,{op_a,op_immed,op_none}},
    {mn_add,{op_a,op_direct,op_none}},
    {mn_add,{op_a,op_ar0,op_none}},
    {mn_add,{op_a,op_ar1,op_none}},
    {mn_add,{op_a,op_r0,op_none}},
    {mn_add,{op_a,op_r1,op_none}},
    {mn_add,{op_a,op_r2,op_none}},
    {mn_add,{op_a,op_r3,op_none}},
    {mn_add,{op_a,op_r4,op_none}},
    {mn_add,{op_a,op_r5,op_none}},
    {mn_add,{op_a,op_r6,op_none}},
    {mn_add,{op_a,op_r7,op_none}},
    {mn_jnb,{op_bit,op_offset,op_none}},
    {mn_acall,{op_addr11,op_none,op_none}},
    {mn_reti,{op_none,op_none,op_none}},
    {mn_rlc,{op_a,op_none,op_none}},
    {mn_addc,{op_a,op_immed,op_none}},
    {mn_addc,{op_a,op_direct,op_none}},
    {mn_addc,{op_a,op_ar0,op_none}},
    {mn_addc,{op_a,op_ar1,op_none}},
    {mn_addc,{op_a,op_r0,op_none}},
    {mn_addc,{op_a,op_r1,op_none}},
    {mn_addc,{op_a,op_r2,op_none}},
    {mn_addc,{op_a,op_r3,op_none}},
    {mn_addc,{op_a,op_r4,op_none}},
    {mn_addc,{op_a,op_r5,op_none}},
    {mn_addc,{op_a,op_r6,op_none}},
    {mn_addc,{op_a,op_r7,op_none}},
    {mn_jc,{op_offset,op_none,op_none}},
    {mn_ajmp,{op_addr11,op_none,op_none}},
    {mn_orl,{op_direct,op_a,op_none}},
    {mn_orl,{op_direct,op_immed,op_none}},
    {mn_orl,{op_a,op_immed,op_none}},
    {mn_orl,{op_a,op_direct,op_none}},
    {mn_orl,{op_a,op_ar0,op_none}},
    {mn_orl,{op_a,op_ar1,op_none}},
    {mn_orl,{op_a,op_r0,op_none}},
    {mn_orl,{op_a,op_r1,op_none}},
    {mn_orl,{op_a,op_r2,op_none}},
    {mn_orl,{op_a,op_r3,op_none}},
    {mn_orl,{op_a,op_r4,op_none}},
    {mn_orl,{op_a,op_r5,op_none}},
    {mn_orl,{op_a,op_r6,op_none}},
    {mn_orl,{op_a,op_r7,op_none}},
    {mn_jnc,{op_offset,op_none,op_none}},
    {mn_acall,{op_addr11,op_none,op_none}},
    {mn_anl,{op_direct,op_a,op_none}},
    {mn_anl,{op_direct,op_immed,op_none}},
    {mn_anl,{op_a,op_immed,op_none}},
    {mn_anl,{op_a,op_direct,op_none}},
    {mn_anl,{op_a,op_ar0,op_none}},
    {mn_anl,{op_a,op_ar1,op_none}},
    {mn_anl,{op_a,op_r0,op_none}},
    {mn_anl,{op_a,op_r1,op_none}},
    {mn_anl,{op_a,op_r2,op_none}},
    {mn_anl,{op_a,op_r3,op_none}},
    {mn_anl,{op_a,op_r4,op_none}},
    {mn_anl,{op_a,op_r5,op_none}},
    {mn_anl,{op_a,op_r6,op_none}},
    {mn_anl,{op_a,op_r7,op_none}},
    {mn_jz,{op_offset,op_none,op_none}},
    {mn_ajmp,{op_addr11,op_none,op_none}},
    {mn_xrl,{op_direct,op_a,op_none}},
    {mn_xrl,{op_direct,op_immed,op_none}},
    {mn_xrl,{op_a,op_immed,op_none}},
    {mn_xrl,{op_a,op_direct,op_none}},
    {mn_xrl,{op_a,op_ar0,op_none}},
    {mn_xrl,{op_a,op_ar1,op_none}},
    {mn_xrl,{op_a,op_r0,op_none}},
    {mn_xrl,{op_a,op_r1,op_none}},
    {mn_xrl,{op_a,op_r2,op_none}},
    {mn_xrl,{op_a,op_r3,op_none}},
    {mn_xrl,{op_a,op_r4,op_none}},
    {mn_xrl,{op_a,op_r5,op_none}},
    {mn_xrl,{op_a,op_r6,op_none}},
    {mn_xrl,{op_a,op_r7,op_none}},
    {mn_jnz,{op_offset,op_none,op_none}},
    {mn_acall,{op_addr11,op_none,op_none}},
    {mn_orl,{op_c,op_bit,op_none}},
    {mn_jmp,{op_aa_dptr,op_none,op_none}},
    {mn_mov,{op_a,op_immed,op_none}},
    {mn_mov,{op_direct,op_immed,op_none}},
    {mn_mov,{op_ar0,op_immed,op_none}},
    {mn_mov,{op_ar1,op_immed,op_none}},
    {mn_mov,{op_r0,op_immed,op_none}},
    {mn_mov,{op_r1,op_immed,op_none}},
    {mn_mov,{op_r2,op_immed,op_none}},
    {mn_mov,{op_r3,op_immed,op_none}},
    {mn_mov,{op_r4,op_immed,op_none}},
    {mn_mov,{op_r5,op_immed,op_none}},
    {mn_mov,{op_r6,op_immed,op_none}},
    {mn_mov,{op_r7,op_immed,op_none}},
    {mn_sjmp,{op_offset,op_none,op_none}},
    {mn_ajmp,{op_addr11,op_none,op_none}},
    {mn_anl,{op_c,op_bit,op_none}},
    {mn_movc,{op_a,op_aa_pc,op_none}},
    {mn_div,{op_ab,op_none,op_none}},
    {mn_mov,{op_direct,op_direct,op_none}},
    {mn_mov,{op_direct,op_ar0,op_none}},
    {mn_mov,{op_direct,op_ar1,op_none}},
    {mn_mov,{op_direct,op_r0,op_none}},
    {mn_mov,{op_direct,op_r1,op_none}},
    {mn_mov,{op_direct,op_r2,op_none}},
    {mn_mov,{op_direct,op_r3,op_none}},
    {mn_mov,{op_direct,op_r4,op_none}},
    {mn_mov,{op_direct,op_r5,op_none}},
    {mn_mov,{op_direct,op_r6,op_none}},
    {mn_mov,{op_direct,op_r7,op_none}},
    {mn_mov,{op_dptr,op_immed,op_none}},
    {mn_acall,{op_addr11,op_none,op_none}},
    {mn_mov,{op_bit,op_c,op_none}},
    {mn_movc,{op_a,op_aa_dptr,op_none}},
    {mn_subb,{op_a,op_immed,op_none}},
    {mn_subb,{op_a,op_direct,op_none}},
    {mn_subb,{op_a,op_ar0,op_none}},
    {mn_subb,{op_a,op_ar1,op_none}},
    {mn_subb,{op_a,op_r0,op_none}},
    {mn_subb,{op_a,op_r1,op_none}},
    {mn_subb,{op_a,op_r2,op_none}},
    {mn_subb,{op_a,op_r3,op_none}},
    {mn_subb,{op_a,op_r4,op_none}},
    {mn_subb,{op_a,op_r5,op_none}},
    {mn_subb,{op_a,op_r6,op_none}},
    {mn_subb,{op_a,op_r7,op_none}},
    {mn_orl,{op_c,op_bit,op_none}},
    {mn_ajmp,{op_addr11,op_none,op_none}},
    {mn_mov,{op_c,op_bit,op_none}},
    {mn_inc,{op_dptr,op_none,op_none}},
    {mn_mul,{op_ab,op_none,op_none}},
    {mn_none,{op_none,op_none,op_none}},    // reserved 0xA5
    {mn_mov,{op_ar0,op_direct,op_none}},
    {mn_mov,{op_ar1,op_direct,op_none}},
    {mn_mov,{op_r0,op_direct,op_none}},
    {mn_mov,{op_r1,op_direct,op_none}},
    {mn_mov,{op_r2,op_direct,op_none}},
    {mn_mov,{op_r3,op_direct,op_none}},
    {mn_mov,{op_r4,op_direct,op_none}},
    {mn_mov,{op_r5,op_direct,op_none}},
    {mn_mov,{op_r6,op_direct,op_none}},
    {mn_mov,{op_r7,op_direct,op_none}},
    {mn_anl,{op_c,op_bit,op_none}},
    {mn_acall,{op_addr11,op_none,op_none}},
    {mn_cpl,{op_bit,op_none,op_none}},
    {mn_cpl,{op_c,op_none,op_none}},
    {mn_cjne,{op_a,op_immed,op_offset}},
    {mn_cjne,{op_a,op_direct,op_offset}},
    {mn_cjne,{op_ar0,op_immed,op_offset}},
    {mn_cjne,{op_ar1,op_immed,op_offset}},
    {mn_cjne,{op_r0,op_immed,op_offset}},
    {mn_cjne,{op_r1,op_immed,op_offset}},
    {mn_cjne,{op_r2,op_immed,op_offset}},
    {mn_cjne,{op_r3,op_immed,op_offset}},
    {mn_cjne,{op_r4,op_immed,op_offset}},
    {mn_cjne,{op_r5,op_immed,op_offset}},
    {mn_cjne,{op_r6,op_immed,op_offset}},
    {mn_cjne,{op_r7,op_immed,op_offset}},
    {mn_push,{op_direct,op_none,op_none}},
    {mn_ajmp,{op_addr11,op_none,op_none}},
    {mn_clr,{op_bit,op_none,op_none}},
    {mn_clr,{op_c,op_none,op_none}},
    {mn_swap,{op_a,op_none,op_none}},
    {mn_xch,{op_a,op_direct,op_none}},
    {mn_xch,{op_a,op_ar0,op_none}},
    {mn_xch,{op_a,op_ar1,op_none}},
    {mn_xch,{op_a,op_r0,op_none}},
    {mn_xch,{op_a,op_r1,op_none}},
    {mn_xch,{op_a,op_r2,op_none}},
    {mn_xch,{op_a,op_r3,op_none}},
    {mn_xch,{op_a,op_r4,op_none}},
    {mn_xch,{op_a,op_r5,op_none}},
    {mn_xch,{op_a,op_r6,op_none}},
    {mn_xch,{op_a,op_r7,op_none}},
    {mn_pop,{op_direct,op_none,op_none}},
    {mn_acall,{op_addr11,op_none,op_none}},
    {mn_setb,{op_bit,op_none,op_none}},
    {mn_setb,{op_c,op_none,op_none}},
    {mn_da,{op_a,op_none,op_none}},
    {mn_djnz,{op_direct,op_offset,op_none}},
    {mn_xchd,{op_a,op_ar0,op_none}},
    {mn_xchd,{op_a,op_ar1,op_none}},
    {mn_djnz,{op_r0,op_offset,op_none}},
    {mn_djnz,{op_r1,op_offset,op_none}},
    {mn_djnz,{op_r2,op_offset,op_none}},
    {mn_djnz,{op_r3,op_offset,op_none}},
    {mn_djnz,{op_r4,op_offset,op_none}},
    {mn_djnz,{op_r5,op_offset,op_none}},
    {mn_djnz,{op_r6,op_offset,op_none}},
    {mn_djnz,{op_r7,op_offset,op_none}},
    {mn_movx,{op_a,op_adptr,op_none}},
    {mn_ajmp,{op_addr11,op_none,op_none}},
    {mn_movx,{op_a,op_ar0,op_none}},
    {mn_movx,{op_a,op_ar1,op_none}},
    {mn_clr,{op_a,op_none,op_none}},
    {mn_mov,{op_a,op_direct,op_none}},
    {mn_mov,{op_a,op_ar0,op_none}},
    {mn_mov,{op_a,op_ar1,op_none}},
    {mn_mov,{op_a,op_r0,op_none}},
    {mn_mov,{op_a,op_r1,op_none}},
    {mn_mov,{op_a,op_r2,op_none}},
    {mn_mov,{op_a,op_r3,op_none}},
    {mn_mov,{op_a,op_r4,op_none}},
    {mn_mov,{op_a,op_r5,op_none}},
    {mn_mov,{op_a,op_r6,op_none}},
    {mn_mov,{op_a,op_r7,op_none}},
    {mn_movx,{op_adptr,op_a,op_none}},
    {mn_acall,{op_addr11,op_none,op_none}},
    {mn_movx,{op_ar0,op_a,op_none}},
    {mn_movx,{op_ar1,op_a,op_none}},
    {mn_cpl,{op_a,op_none,op_none}},
    {mn_mov,{op_direct,op_a,op_none}},
    {mn_mov,{op_ar0,op_a,op_none}},
    {mn_mov,{op_ar1,op_a,op_none}},
    {mn_mov,{op_r0,op_a,op_none}},
    {mn_mov,{op_r1,op_a,op_none}},
    {mn_mov,{op_r2,op_a,op_none}},
    {mn_mov,{op_r3,op_a,op_none}},
    {mn_mov,{op_r4,op_a,op_none}},
    {mn_mov,{op_r5,op_a,op_none}},
    {mn_mov,{op_r6,op_a,op_none}},
    {mn_mov,{op_r7,op_a,op_none}},
};

// return opcode of matching instruction
unsigned char get_opcode(enum mnemonic_type mn,struct operand op[]){
    for(int i=0;i<=0xff;i++){
        if(mn!=all_instructions[i].mnemonic){
            continue;
        }
        int j;
        for(j=0;j<3;j++){
            enum operand_type search = all_instructions[i].operands[j];
            if(op[j].type==op_label){   // labels can replace offset,addr16,addr11
                if(search<=op_offset && search>=op_addr11){
                    continue;
                }
            }
            if(op[j].type!=search){
                break;
            }
        }
        if(j==3){
            return i;   // return instruction opcode
        }
    }
    return 0xa5;    // no matching instruction found
}
