// Seed: 1730014874
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_15 = 1'h0;
  wand id_16 = 1 - id_9;
  assign id_9 = 1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input wor id_4,
    input supply0 id_5
);
  wire id_7;
  wire id_8;
  tri0 id_9;
  uwire id_10, id_11;
  module_0(
      id_11, id_7, id_7, id_9, id_7, id_11, id_10, id_8, id_10, id_10, id_10, id_8, id_9, id_11
  ); id_12(
      .id_0(id_2), .id_1(id_2 < id_3), .id_2(id_10 & 1)
  );
  wire id_13;
  assign #id_14 id_9 = 1;
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
