// Seed: 564375475
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4, id_5;
  assign module_2.type_1 = 0;
endmodule
module module_1 ();
  logic [7:0] id_2;
  assign id_2 = id_2[1];
  wire id_3;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input  wor   id_0,
    output uwire id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wire  id_4,
    output uwire id_5,
    input  tri1  id_6,
    input  wand  id_7,
    output wand  id_8,
    input  wand  id_9,
    input  wor   id_10,
    output wire  id_11
);
  always
  fork
  join_none
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
