
Efinix FPGA Placement and Routing.
Version: 2018.4.285 
Compiled: Jan 27 2019.

Copyright (C) 2013 - 2018 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T8F81" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "C:/Efinity/2018.4/project/counter/counter.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.030272 seconds.
	VDB Netlist Checker took 0.031 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 12.548 MB, end = 12.548 MB, delta = 0 MB
	VDB Netlist Checker peak virtual memory usage = 65.096 MB
VDB Netlist Checker resident set memory usage: begin = 15.932 MB, end = 16.044 MB, delta = 0.112 MB
	VDB Netlist Checker peak resident set memory usage = 54.388 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'C:/Efinity/2018.4/project/counter/outflow/counter.interface.csv'.
Successfully processed interface constraints file "C:/Efinity/2018.4/project/counter/outflow/counter.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
Pass 0: Swept away 0 blocks with no fanout.
Swept away 0 nets and 0 blocks in total.
Removed 0 LUT buffers.
Successfully created VPR logical netlist from Verific binary DataBase file "C:/Efinity/2018.4/project/counter/counter.vdb".
Netlist pre-processing took 0.0435956 seconds.
	Netlist pre-processing took 0.044 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 12.532 MB, end = 12.548 MB, delta = 0.016 MB
	Netlist pre-processing peak virtual memory usage = 65.096 MB
Netlist pre-processing resident set memory usage: begin = 15.532 MB, end = 16.384 MB, delta = 0.852 MB
	Netlist pre-processing peak resident set memory usage = 54.388 MB
***** Ending stage netlist pre-processing *****
***** Beginning stage packing ... *****
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****
SetupClusteredData num_clusters=83
Generate proto netlist for file "C:/Efinity/2018.4/project/counter/work_pnr\counter.net_proto" took 0.002 seconds
Creating IO constraints file 'C:/Efinity/2018.4/project/counter/work_pnr\counter.io_place'
Packing took 0.0871516 seconds.
	Packing took 0.088 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 12.548 MB, end = 16.668 MB, delta = 4.12 MB
	Packing peak virtual memory usage = 65.096 MB
Packing resident set memory usage: begin = 16.404 MB, end = 20.32 MB, delta = 3.916 MB
	Packing peak resident set memory usage = 58.188 MB
***** Ending stage packing *****
***** Beginning stage packed netlist loading ... *****
Read proto netlist file C:/Efinity/2018.4/project/counter/work_pnr\counter.net_proto
Read proto netlist for file "C:/Efinity/2018.4/project/counter/work_pnr\counter.net_proto" took 0 seconds
Setup net and block data structure took 0.01 seconds
Packed netlist loading took 0.0288364 seconds.
	Packed netlist loading took 0.029 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 13.364 MB, end = 16.492 MB, delta = 3.128 MB
	Packed netlist loading peak virtual memory usage = 65.096 MB
Packed netlist loading resident set memory usage: begin = 17.548 MB, end = 20.732 MB, delta = 3.184 MB
	Packed netlist loading peak resident set memory usage = 59.796 MB
***** Ending stage packed netlist loading *****
***** Beginning stage pre-placement ... *****

FPGA Resource Usage...
	Netlist      0	blocks of type: <EMPTY>
	Netlist      9	blocks of type: io
	Netlist      0	blocks of type: eftio
	Netlist      2	blocks of type: gbuf_block
	Netlist      0	blocks of type: gbuf_ctrl_block
	Netlist      23	blocks of type: efl
	Netlist      49	blocks of type: eft
	Netlist      0	blocks of type: memory
	Netlist      0	blocks of type: mult

***** Ending stage pre-placement *****

No SDC file found.  Using default timing constraint of 10 ns.
NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.


Defaulting to: constrain all 4 inputs and 5 outputs on a virtual external clock;
	cut paths between netlist clock domains; and
	optimize all clocks to run as fast as possible.
***** Beginning stage initial placement ... *****
Reading core interface constraints from 'C:/Efinity/2018.4/project/counter/outflow/counter.interface.csv'.
Successfully processed interface constraints file "C:/Efinity/2018.4/project/counter/outflow/counter.interface.csv".
Writing IO placement constraints to 'C:/Efinity/2018.4/project/counter/outflow\counter.interface.io'.

Reading placement constraints from 'C:/Efinity/2018.4/project/counter/outflow\counter.interface.io'.

Reading placement constraints from 'C:/Efinity/2018.4/project/counter/work_pnr\counter.io_place'.
***** Ending stage initial placement *****
***** Beginning stage placement ... *****
Placing core ... done
Legalizing ... done
Starting annealer

 ----------     -------  --------------     -------
  Iteration     BB Cost  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0        1632           24481        30.0
          1        2530           25397        30.0
          2        2607           23712        30.0
          3        2878           23712        30.0
          4        2944           23921        30.0
          5        3056           23921        30.0
          6        2628           23921        30.0
          7        2667           23921        30.0
          8        2491           23921        30.0
          9        2681           23921        30.0
         10        2563           23512        30.0
         11        2593           23512        30.0
         12        2493           23512        30.0
         13        2558           23512        30.0
         14        2565           23073        30.0
         15        2753           23073        30.0
         16        2506           22958        30.0
         17        2784           23450        30.0
         18        2614           23773        30.0
         19        2580           23773        30.0
         20        2486           23773        30.0
         21        2216           23923        30.0
         22        2107           23923        30.0
         23        1964           23923        30.0
         24        2022           23923        30.0
         25        2012           23165        30.0
         26        1930           23172        30.0
         27        1941           23165        30.0
         28        1964           23165        30.0
         29        1884           23165        30.0
         30        1868           23165        30.0
         31        1978           23465        30.0
         32        1900           23465        30.0
         33        1870           23465        30.0
         34        1902           23465        30.0
         35        1921           23465        30.0
         36        1937           23465        30.0
         37        1838           24391        30.0
         38        1762           24391        30.0
         39        1760           23201        30.0
         40        1775           23201        30.0
         41        1677           23201        30.0
         42        1643           24245        30.0
         43        1648           24245        30.0
         44        1648           23909        30.0
         45        1712           22851        30.0
         46        1671           22851        30.0
         47        1630           23060        30.0
         48        1653           23060        30.0
         49        1662           23060        30.0
         50        1599           23060        30.0
         51        1602           23060        30.0
         52        1555           22851        30.0
         53        1595           22898        30.0
         54        1595           22885        30.0
         55        1611           23409        30.0
         56        1600           23409        30.0
         57        1680           23537        30.0
         58        1683           23537        30.0
         59        1664           23537        30.0
         60        1661           23537        30.0
         61        1581           22849        30.0
         62        1577           22865        30.0
         63        1573           23686        29.6
         64        1563           23686        30.0
         65        1573           23686        30.0
         66        1553           23686        30.0
         67        1569           23092        30.0
         68        1578           23012        30.0
         69        1544           23371        30.0
         70        1557           23396        30.0
         71        1552           24884        30.0
         72        1516           24522        30.0
         73        1516           24522        30.0
         74        1528           23149        30.0
         75        1515           23149        29.7
         76        1552           23456        30.0
         77        1580           24563        30.0
         78        1610           25134        30.0
         79        1583           23840        29.2
         80        1674           23840        30.0
         81        1642           24159        30.0
         82        1553           23350        30.0
         83        1553           23350        29.9
         84        1542           23350        30.0
         85        1532           23350        30.0
         86        1524           23350        30.0
         87        1513           22726        29.6
         88        1491           22726        29.8
         89        1515           23164        30.0
         90        1469           23164        30.0
         91        1488           23164        30.0
         92        1490           23164        29.4
         93        1504           23977        28.6
         94        1474           23428        29.5
         95        1480           23187        28.1
         96        1582           23512        28.1
         97        1579           23512        27.5
         98        1576           23512        27.2
         99        1579           24055        25.0
        100        1558           24544        26.6
        101        1580           23155        26.5
        102        1579           23155        25.9
        103        1579           23158        25.6
        104        1578           23158        25.5
        105        1526           22873        25.5
        106        1533           22942        25.3
        107        1540           23149        25.5
        108        1526           22725        24.9
        109        1541           22768        25.6
        110        1531           22768        25.8
        111        1529           22768        26.0
        112        1485           22363        25.1
        113        1467           22363        24.5
        114        1467           22026        24.8
        115        1440           21705        25.8
        116        1439           21705        24.8
        117        1436           22341        23.6
        118        1512           22648        22.6
        119        1509           22360        22.2
        120        1510           22360        21.5
        121        1438           22341        21.4
        122        1436           21986        20.4
        123        1441           21896        20.3
        124        1428           23131        19.7
        125        1397           22462        19.9
        126        1405           22642        20.2
        127        1401           22642        19.3
        128        1399           22642        18.9
        129        1399           22010        18.9
        130        1398           21884        19.3
        131        1419           22685        18.9
        132        1402           22685        18.1
        133        1424           22568        16.9
        134        1424           22568        17.4
        135        1424           22568        18.0
        136        1418           22080        18.2
        137        1451           23882        17.3
        138        1448           23482        17.4
        139        1443           23444        17.9
        140        1464           23945        18.4
        141        1453           23779        18.2
        142        1403           23994        17.8
        143        1405           22999        16.8
        144        1411           22999        15.9
        145        1434           24416        15.8
        146        1467           23155        15.1
Placement successful: 72 cells are placed

Reading placement constraints from 'C:/Efinity/2018.4/project/counter/outflow/counter.qplace'.
Finish Realign Types (12 blocks need type change)

Completed placement consistency check successfully.

Placement estimated critical path delay: 15.1972 ns
Successfully created FPGA place file 'C:/Efinity/2018.4/project/counter/outflow/counter.place'
Placement took 3.76333 seconds.
	Placement took 3.764 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 17.584 MB, end = 23.832 MB, delta = 6.248 MB
	Placement peak virtual memory usage = 65.316 MB
Placement resident set memory usage: begin = 21.532 MB, end = 29.504 MB, delta = 7.972 MB
	Placement peak resident set memory usage = 69.384 MB
***** Ending stage placement *****
