INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/new/FullSend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/new/FuckingSegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FuckingSegment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/new/bitBitch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitBitch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.srcs/sim_1/imports/Downloads/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
