TimeQuest Timing Analyzer report for top
Mon May 18 19:32:38 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'iCLK_100'
 12. Slow Model Setup: 'iCLK_11MHz'
 13. Slow Model Setup: 'mTransmitter:mTransmitter|current_state.finish'
 14. Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 15. Slow Model Setup: 'AUD_BCLK'
 16. Slow Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 17. Slow Model Setup: 'AN831:AN831|out_page_sample_available'
 18. Slow Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'
 19. Slow Model Hold: 'iCLK_100'
 20. Slow Model Hold: 'iCLK_11MHz'
 21. Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 22. Slow Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'
 23. Slow Model Hold: 'mTransmitter:mTransmitter|current_state.finish'
 24. Slow Model Hold: 'AUD_BCLK'
 25. Slow Model Hold: 'AN831:AN831|out_page_sample_available'
 26. Slow Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 27. Slow Model Minimum Pulse Width: 'iCLK_11MHz'
 28. Slow Model Minimum Pulse Width: 'AUD_BCLK'
 29. Slow Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'
 30. Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 31. Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'
 32. Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 33. Slow Model Minimum Pulse Width: 'iCLK_100'
 34. Slow Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Fast Model Setup Summary
 44. Fast Model Hold Summary
 45. Fast Model Recovery Summary
 46. Fast Model Removal Summary
 47. Fast Model Minimum Pulse Width Summary
 48. Fast Model Setup: 'iCLK_100'
 49. Fast Model Setup: 'iCLK_11MHz'
 50. Fast Model Setup: 'mTransmitter:mTransmitter|current_state.finish'
 51. Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 52. Fast Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 53. Fast Model Setup: 'AUD_BCLK'
 54. Fast Model Setup: 'AN831:AN831|out_page_sample_available'
 55. Fast Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'
 56. Fast Model Hold: 'iCLK_100'
 57. Fast Model Hold: 'iCLK_11MHz'
 58. Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 59. Fast Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'
 60. Fast Model Hold: 'AUD_BCLK'
 61. Fast Model Hold: 'AN831:AN831|out_page_sample_available'
 62. Fast Model Hold: 'mTransmitter:mTransmitter|current_state.finish'
 63. Fast Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 64. Fast Model Minimum Pulse Width: 'iCLK_11MHz'
 65. Fast Model Minimum Pulse Width: 'AUD_BCLK'
 66. Fast Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'
 67. Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'
 68. Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'
 69. Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'
 70. Fast Model Minimum Pulse Width: 'iCLK_100'
 71. Fast Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Multicorner Timing Analysis Summary
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. Setup Transfers
 86. Hold Transfers
 87. Report TCCS
 88. Report RSKM
 89. Unconstrained Paths
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                 ; Targets                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int } ;
; AN831:AN831|out_page_sample_available                                                                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AN831:AN831|out_page_sample_available }                                                                        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; iCLK_100 ; AN831|c0|altpll_component|pll|inclk[0] ; { AN831|c0|altpll_component|pll|clk[0] }                                                                         ;
; AUD_BCLK                                                                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { AUD_BCLK }                                                                                                     ;
; iCLK_11MHz                                                                                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { iCLK_11MHz }                                                                                                   ;
; iCLK_100                                                                                                     ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { iCLK_100 }                                                                                                     ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { mTransmitter:mTransmitter|current_state.finish }                                                               ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start }                                                     ;
+--------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                             ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                   ; Note                                                  ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; 133.42 MHz ; 133.42 MHz      ; iCLK_100                                                                                                     ;                                                       ;
; 133.98 MHz ; 133.98 MHz      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ;                                                       ;
; 147.45 MHz ; 147.45 MHz      ; iCLK_11MHz                                                                                                   ;                                                       ;
; 153.61 MHz ; 153.61 MHz      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;                                                       ;
; 242.6 MHz  ; 242.6 MHz       ; AUD_BCLK                                                                                                     ;                                                       ;
; 533.05 MHz ; 402.58 MHz      ; AN831:AN831|out_page_sample_available                                                                        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_100                                                                                                     ; -6.786 ; -53.505       ;
; iCLK_11MHz                                                                                                   ; -5.782 ; -516.854      ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; -4.274 ; -30.694       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -3.333 ; -163.391      ;
; AUD_BCLK                                                                                                     ; -3.122 ; -214.549      ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; -2.874 ; -17.526       ;
; AN831:AN831|out_page_sample_available                                                                        ; -1.038 ; -16.958       ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 0.362  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_100                                                                                                     ; -3.101 ; -3.101        ;
; iCLK_11MHz                                                                                                   ; -2.435 ; -62.463       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -1.011 ; -2.021        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; -0.128 ; -0.128        ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; 0.217  ; 0.000         ;
; AUD_BCLK                                                                                                     ; 0.499  ; 0.000         ;
; AN831:AN831|out_page_sample_available                                                                        ; 0.747  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0.841  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                   ; -1.941 ; -166.665      ;
; AUD_BCLK                                                                                                     ; -1.941 ; -116.209      ;
; AN831:AN831|out_page_sample_available                                                                        ; -0.742 ; -94.976       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.742 ; -92.008       ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; 0.500  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0.500  ; 0.000         ;
; iCLK_100                                                                                                     ; 3.758  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 8.758  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_100'                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -6.786 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.836      ;
; -6.785 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.835      ;
; -6.785 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.835      ;
; -6.759 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.009      ; 7.808      ;
; -6.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.794      ;
; -6.731 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.778      ;
; -6.726 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.776      ;
; -6.725 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.775      ;
; -6.725 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.775      ;
; -6.699 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.009      ; 7.748      ;
; -6.687 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.734      ;
; -6.671 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.718      ;
; -6.579 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.629      ;
; -6.578 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.628      ;
; -6.578 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.628      ;
; -6.552 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.009      ; 7.601      ;
; -6.540 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.587      ;
; -6.524 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.571      ;
; -6.507 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.557      ;
; -6.452 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.502      ;
; -6.451 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.501      ;
; -6.451 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.501      ;
; -6.447 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.497      ;
; -6.425 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.009      ; 7.474      ;
; -6.413 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.460      ;
; -6.407 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.457      ;
; -6.406 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.456      ;
; -6.406 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.456      ;
; -6.405 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.452      ;
; -6.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.444      ;
; -6.380 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.009      ; 7.429      ;
; -6.368 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.415      ;
; -6.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.399      ;
; -6.345 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.392      ;
; -6.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.350      ;
; -6.280 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.330      ;
; -6.279 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.329      ;
; -6.279 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.329      ;
; -6.253 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.009      ; 7.302      ;
; -6.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.288      ;
; -6.236 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.286      ;
; -6.235 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.285      ;
; -6.235 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.285      ;
; -6.225 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.272      ;
; -6.209 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.009      ; 7.258      ;
; -6.198 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.245      ;
; -6.197 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.244      ;
; -6.181 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.228      ;
; -6.173 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.223      ;
; -6.128 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.178      ;
; -6.104 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.154      ;
; -6.103 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.153      ;
; -6.103 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.153      ;
; -6.077 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.009      ; 7.126      ;
; -6.071 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.118      ;
; -6.065 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.112      ;
; -6.049 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.096      ;
; -6.026 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.073      ;
; -6.024 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.074      ;
; -6.023 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.073      ;
; -6.023 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.073      ;
; -6.001 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.051      ;
; -5.997 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.009      ; 7.046      ;
; -5.985 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.032      ;
; -5.969 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 7.016      ;
; -5.958 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.008      ;
; -5.957 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.007      ;
; -5.957 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.007      ;
; -5.957 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 7.007      ;
; -5.931 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.009      ; 6.980      ;
; -5.919 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 6.966      ;
; -5.903 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 6.950      ;
; -5.899 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 6.946      ;
; -5.855 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 6.902      ;
; -5.825 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 6.875      ;
; -5.791 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 6.838      ;
; -5.775 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 6.822      ;
; -5.761 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.815      ;
; -5.760 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.814      ;
; -5.760 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.814      ;
; -5.745 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 6.795      ;
; -5.734 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.013      ; 6.787      ;
; -5.723 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 6.770      ;
; -5.722 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.011      ; 6.773      ;
; -5.717 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 6.767      ;
; -5.706 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.011      ; 6.757      ;
; -5.679 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.010      ; 6.729      ;
; -5.673 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.727      ;
; -5.672 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.726      ;
; -5.672 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.726      ;
; -5.646 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.013      ; 6.699      ;
; -5.643 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 6.690      ;
; -5.640 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.694      ;
; -5.639 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.693      ;
; -5.639 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.693      ;
; -5.639 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.693      ;
; -5.638 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.692      ;
; -5.638 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.014      ; 6.692      ;
; -5.613 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.013      ; 6.666      ;
; -5.612 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.013      ; 6.665      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_11MHz'                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.782 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 6.832      ;
; -5.664 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 6.714      ;
; -5.508 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 6.558      ;
; -5.427 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 6.477      ;
; -5.385 ; mTransmitter:mTransmitter|ticker[4]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.447      ;
; -5.355 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 6.405      ;
; -5.330 ; mTransmitter:mTransmitter|ticker[3]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.392      ;
; -5.319 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.357      ;
; -5.319 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.357      ;
; -5.318 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 6.368      ;
; -5.306 ; mTransmitter:mTransmitter|ticker[30]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 6.356      ;
; -5.276 ; mTransmitter:mTransmitter|ticker[1]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.338      ;
; -5.266 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|send_valid                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.304      ;
; -5.201 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.239      ;
; -5.201 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.239      ;
; -5.178 ; mTransmitter:mTransmitter|ticker[8]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.240      ;
; -5.148 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|send_valid                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.186      ;
; -5.142 ; mTransmitter:mTransmitter|ticker[24]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 6.192      ;
; -5.125 ; mTransmitter:mTransmitter|ticker[29]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 6.175      ;
; -5.114 ; mTransmitter:mTransmitter|ticker[2]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.176      ;
; -5.107 ; mTransmitter:mTransmitter|ticker[5]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.169      ;
; -5.099 ; mTransmitter:mTransmitter|ticker[0]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.161      ;
; -5.054 ; mTransmitter:mTransmitter|ticker[31]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 6.104      ;
; -5.045 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.083      ;
; -5.045 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.083      ;
; -5.021 ; mTransmitter:mTransmitter|ticker[9]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 6.083      ;
; -4.992 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|send_valid                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.030      ;
; -4.985 ; mTransmitter:mTransmitter|ticker[28]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 6.035      ;
; -4.964 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.002      ;
; -4.964 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 6.002      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[0]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[1]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[2]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[3]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[4]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[5]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[6]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[7]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[8]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[9]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[10]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[11]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[12]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[13]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[14]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.949 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[15]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.977      ;
; -4.922 ; mTransmitter:mTransmitter|ticker[4]           ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 5.972      ;
; -4.922 ; mTransmitter:mTransmitter|ticker[4]           ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 5.972      ;
; -4.911 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|send_valid                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 5.949      ;
; -4.892 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 5.930      ;
; -4.892 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 5.930      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.882 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.954      ;
; -4.877 ; mTransmitter:mTransmitter|ticker[6]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 5.939      ;
; -4.867 ; mTransmitter:mTransmitter|ticker[3]           ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 5.917      ;
; -4.867 ; mTransmitter:mTransmitter|ticker[3]           ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 5.917      ;
; -4.864 ; mTransmitter:mTransmitter|ticker[13]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 5.926      ;
; -4.855 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 5.893      ;
; -4.855 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 5.893      ;
; -4.850 ; mTransmitter:mTransmitter|ticker[18]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 5.900      ;
; -4.843 ; mTransmitter:mTransmitter|ticker[30]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 5.881      ;
; -4.843 ; mTransmitter:mTransmitter|ticker[30]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 5.881      ;
; -4.841 ; mTransmitter:mTransmitter|ticker[10]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.022      ; 5.903      ;
; -4.839 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|send_valid                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 5.877      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.837 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.032      ; 5.909      ;
; -4.831 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|ticker[0]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.859      ;
; -4.831 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|ticker[1]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.859      ;
; -4.831 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|ticker[2]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.859      ;
; -4.831 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|ticker[3]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.859      ;
; -4.831 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|ticker[4]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.859      ;
; -4.831 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|ticker[5]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.012     ; 5.859      ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.274 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 4.252      ;
; -4.200 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.329      ; 4.104      ;
; -4.166 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.601      ; 4.089      ;
; -4.056 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.601      ; 3.979      ;
; -4.023 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.329      ; 3.927      ;
; -3.965 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 3.944      ;
; -3.960 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 3.938      ;
; -3.931 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.329      ; 3.835      ;
; -3.815 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.601      ; 3.738      ;
; -3.810 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.601      ; 3.733      ;
; -3.771 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.329      ; 3.675      ;
; -3.755 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.832      ; 5.214      ;
; -3.721 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.823      ; 5.172      ;
; -3.710 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 3.689      ;
; -3.702 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.325      ; 3.597      ;
; -3.701 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.823      ; 5.152      ;
; -3.700 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 3.678      ;
; -3.699 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.325      ; 3.594      ;
; -3.695 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.832      ; 5.154      ;
; -3.591 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.803      ; 4.969      ;
; -3.585 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 3.563      ;
; -3.574 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 3.552      ;
; -3.560 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.340      ; 3.475      ;
; -3.537 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 3.457      ;
; -3.536 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.329      ; 3.440      ;
; -3.524 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.325      ; 3.419      ;
; -3.517 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 3.495      ;
; -3.516 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.325      ; 3.411      ;
; -3.466 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.803      ; 4.844      ;
; -3.424 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 3.402      ;
; -3.414 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.601      ; 3.337      ;
; -3.413 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.329      ; 3.317      ;
; -3.385 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 2.084      ; 4.791      ;
; -3.383 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.340      ; 3.298      ;
; -3.378 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.325      ; 3.273      ;
; -3.360 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 3.338      ;
; -3.330 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 3.250      ;
; -3.325 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 3.303      ;
; -3.295 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.352      ; 3.275      ;
; -3.256 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 3.234      ;
; -3.254 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.601      ; 3.177      ;
; -3.253 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.809      ; 4.632      ;
; -3.237 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 2.084      ; 4.643      ;
; -3.208 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.809      ; 4.587      ;
; -3.203 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 3.123      ;
; -3.194 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.325      ; 3.089      ;
; -3.189 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 3.109      ;
; -3.175 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.352      ; 3.155      ;
; -3.129 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.813      ; 4.517      ;
; -3.110 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.352      ; 3.090      ;
; -3.108 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.601      ; 3.031      ;
; -3.093 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.833      ; 4.554      ;
; -3.086 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.813      ; 4.474      ;
; -3.080 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.352      ; 3.060      ;
; -3.078 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 2.998      ;
; -3.033 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.352      ; 3.013      ;
; -3.032 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.833      ; 4.493      ;
; -2.979 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.325      ; 2.874      ;
; -2.974 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.340      ; 2.889      ;
; -2.957 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.340      ; 2.872      ;
; -2.949 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.329      ; 2.853      ;
; -2.943 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.822      ; 4.335      ;
; -2.929 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 2.849      ;
; -2.928 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 2.907      ;
; -2.921 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.822      ; 4.313      ;
; -2.913 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.352      ; 2.893      ;
; -2.845 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.340      ; 2.760      ;
; -2.837 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 2.815      ;
; -2.802 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.601      ; 2.725      ;
; -2.743 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.351      ; 2.721      ;
; -2.695 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.325      ; 2.590      ;
; -2.692 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.340      ; 2.607      ;
; -2.687 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.329      ; 2.591      ;
; -2.679 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 2.657      ;
; -2.664 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.340      ; 2.579      ;
; -2.620 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.804      ; 3.999      ;
; -2.586 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.803      ; 3.964      ;
; -2.558 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 2.084      ; 3.964      ;
; -2.503 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.832      ; 3.962      ;
; -2.346 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 2.266      ;
; -2.340 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.352      ; 2.320      ;
; -2.307 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.810      ; 3.687      ;
; -2.245 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 2.085      ; 3.652      ;
; -2.205 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.350      ; 2.125      ;
; -2.189 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.833      ; 3.649      ;
; -2.171 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.352      ; 2.151      ;
; -2.147 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.809      ; 3.526      ;
; -2.124 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.823      ; 3.575      ;
; -2.114 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.340      ; 2.029      ;
; -1.710 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.804      ; 3.089      ;
; -1.697 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 2.085      ; 3.104      ;
; -1.688 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.833      ; 3.149      ;
; -1.672 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.813      ; 3.060      ;
; -1.665 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.814      ; 3.054      ;
; -1.650 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.834      ; 3.112      ;
; -1.648 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.810      ; 3.028      ;
; -1.634 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.833      ; 3.094      ;
; -1.472 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.824      ; 2.924      ;
; -1.209 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.824      ; 2.661      ;
; -1.040 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 1.822      ; 2.432      ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.373      ;
; -3.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.373      ;
; -3.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 4.371      ;
; -3.284 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 4.330      ;
; -3.284 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 4.330      ;
; -3.284 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 4.330      ;
; -3.284 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 4.330      ;
; -3.284 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 4.330      ;
; -3.284 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 4.330      ;
; -3.284 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 4.330      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.260      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.261      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.265      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.265      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.265      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.265      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.265      ;
; -3.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.265      ;
; -3.215 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.258      ;
; -3.215 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.258      ;
; -3.215 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.258      ;
; -3.215 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.258      ;
; -3.215 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.258      ;
; -3.215 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 4.258      ;
; -3.167 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 4.206      ;
; -3.133 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 4.174      ;
; -3.070 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 4.115      ;
; -3.066 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.104      ;
; -3.035 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.005      ; 4.080      ;
; -3.017 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.055      ;
; -3.017 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.055      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.053      ;
; -2.979 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.017      ;
; -2.978 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 4.016      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.012      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.012      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.012      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.012      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.012      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.012      ;
; -2.968 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 4.012      ;
; -2.930 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.970      ;
; -2.928 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.002     ; 3.966      ;
; -2.928 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.967      ;
; -2.906 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.948      ;
; -2.906 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.947      ;
; -2.906 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.947      ;
; -2.906 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.947      ;
; -2.906 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.947      ;
; -2.906 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.947      ;
; -2.906 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.947      ;
; -2.899 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.940      ;
; -2.899 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.940      ;
; -2.899 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.940      ;
; -2.899 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.940      ;
; -2.899 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.940      ;
; -2.899 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.940      ;
; -2.894 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.934      ;
; -2.894 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.934      ;
; -2.892 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.932      ;
; -2.880 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.919      ;
; -2.878 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.918      ;
; -2.873 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.912      ;
; -2.870 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.003     ; 3.907      ;
; -2.862 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.902      ;
; -2.862 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.902      ;
; -2.860 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 3.900      ;
; -2.845 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.891      ;
; -2.845 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.891      ;
; -2.845 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.891      ;
; -2.845 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.891      ;
; -2.845 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.891      ;
; -2.845 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.891      ;
; -2.845 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.891      ;
; -2.820 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 3.864      ;
; -2.820 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 3.864      ;
; -2.820 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 3.864      ;
; -2.820 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 3.864      ;
; -2.820 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 3.864      ;
; -2.820 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 3.864      ;
; -2.820 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 3.864      ;
; -2.814 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 3.855      ;
; -2.813 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.855      ;
; -2.813 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.859      ;
; -2.813 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.859      ;
; -2.813 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.859      ;
; -2.813 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.859      ;
; -2.813 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.859      ;
; -2.813 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.859      ;
; -2.813 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 3.859      ;
; -2.807 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.849      ;
; -2.807 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.849      ;
; -2.803 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.002      ; 3.845      ;
; -2.802 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.837      ;
; -2.802 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.837      ;
; -2.800 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.005     ; 3.835      ;
; -2.798 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; -0.001     ; 3.837      ;
; -2.783 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 3.826      ;
; -2.783 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 3.826      ;
; -2.783 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 3.826      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.122 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.161      ;
; -3.122 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.161      ;
; -3.122 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.161      ;
; -3.122 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.161      ;
; -3.122 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.161      ;
; -3.111 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.147      ;
; -3.111 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.147      ;
; -3.111 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.147      ;
; -3.111 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.147      ;
; -3.111 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.147      ;
; -3.111 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.147      ;
; -3.101 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.140      ;
; -3.101 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.140      ;
; -3.101 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.140      ;
; -3.101 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.140      ;
; -3.101 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.140      ;
; -3.101 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.140      ;
; -3.101 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.140      ;
; -3.101 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.140      ;
; -3.101 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.140      ;
; -3.101 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.140      ;
; -3.052 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 4.096      ;
; -3.052 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 4.096      ;
; -3.033 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.080      ;
; -3.033 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.080      ;
; -3.033 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 4.080      ;
; -3.026 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.065      ;
; -3.026 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.065      ;
; -3.026 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.065      ;
; -3.026 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.065      ;
; -3.026 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 4.065      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.051      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.051      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.051      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.051      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.051      ;
; -3.015 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 4.051      ;
; -2.956 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 4.000      ;
; -2.956 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 4.000      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.990      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.990      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.990      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.990      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.990      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.990      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.990      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.990      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.990      ;
; -2.951 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.990      ;
; -2.937 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 3.984      ;
; -2.937 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 3.984      ;
; -2.937 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 3.984      ;
; -2.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.924      ;
; -2.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.924      ;
; -2.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.924      ;
; -2.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.924      ;
; -2.885 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.924      ;
; -2.874 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.910      ;
; -2.874 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.910      ;
; -2.874 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.910      ;
; -2.874 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.910      ;
; -2.874 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.910      ;
; -2.874 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.910      ;
; -2.864 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.903      ;
; -2.864 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.903      ;
; -2.864 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.903      ;
; -2.864 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.903      ;
; -2.864 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.903      ;
; -2.864 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.903      ;
; -2.864 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.903      ;
; -2.864 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.903      ;
; -2.864 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.903      ;
; -2.864 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.903      ;
; -2.822 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.861      ;
; -2.822 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.861      ;
; -2.822 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.861      ;
; -2.822 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.861      ;
; -2.822 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.861      ;
; -2.815 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 3.859      ;
; -2.815 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 3.859      ;
; -2.811 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.847      ;
; -2.811 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.847      ;
; -2.811 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.847      ;
; -2.811 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.847      ;
; -2.811 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.847      ;
; -2.811 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 3.847      ;
; -2.796 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 3.843      ;
; -2.796 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 3.843      ;
; -2.796 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 3.843      ;
; -2.752 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 3.796      ;
; -2.752 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 3.796      ;
; -2.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.786      ;
; -2.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.786      ;
; -2.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.786      ;
; -2.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.786      ;
; -2.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.786      ;
; -2.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.786      ;
; -2.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.786      ;
; -2.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.786      ;
; -2.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 3.786      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.874 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.235      ; 0.580      ;
; -2.668 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.237      ; 0.579      ;
; -2.493 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.237      ; 0.585      ;
; -2.137 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.228      ; 0.581      ;
; -2.126 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.236      ; 0.577      ;
; -1.966 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; -0.017     ; 0.579      ;
; -1.784 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.227      ; 0.578      ;
; -1.478 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.031      ; 0.584      ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.038 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.442      ; 3.520      ;
; -0.888 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.438      ; 3.366      ;
; -0.876 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.916      ;
; -0.847 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.438      ; 3.325      ;
; -0.830 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.437      ; 3.307      ;
; -0.821 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.446      ; 3.307      ;
; -0.657 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.697      ;
; -0.646 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.452      ; 3.138      ;
; -0.504 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.544      ;
; -0.491 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.531      ;
; -0.490 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.448      ; 2.978      ;
; -0.484 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.524      ;
; -0.476 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.516      ;
; -0.470 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.510      ;
; -0.468 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 1.449      ; 2.957      ;
; -0.464 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.504      ;
; -0.463 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.503      ;
; -0.457 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.497      ;
; -0.215 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.001      ; 1.256      ;
; -0.186 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.226      ;
; -0.186 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.226      ;
; -0.185 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.225      ;
; -0.184 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.224      ;
; -0.184 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.224      ;
; -0.184 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.224      ;
; -0.184 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.224      ;
; -0.183 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.223      ;
; -0.182 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.222      ;
; -0.182 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.222      ;
; -0.181 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.221      ;
; -0.181 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.221      ;
; -0.181 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.221      ;
; -0.180 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.220      ;
; -0.180 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.220      ;
; -0.180 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.220      ;
; -0.179 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.219      ;
; -0.178 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.218      ;
; -0.177 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.217      ;
; -0.177 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.217      ;
; -0.177 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.217      ;
; -0.175 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.215      ;
; -0.175 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.215      ;
; -0.174 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.214      ;
; -0.173 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.213      ;
; -0.171 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.211      ;
; -0.164 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.204      ;
; -0.163 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.203      ;
; -0.030 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.070      ;
; -0.028 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.068      ;
; -0.028 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.068      ;
; -0.027 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.067      ;
; -0.025 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.065      ;
; -0.024 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.064      ;
; -0.024 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.064      ;
; -0.022 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.062      ;
; -0.022 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.062      ;
; -0.020 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.060      ;
; -0.020 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.060      ;
; -0.019 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.059      ;
; -0.018 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.058      ;
; -0.018 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.058      ;
; -0.015 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.055      ;
; -0.014 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.054      ;
; -0.013 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 1.053      ;
+--------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.362  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.500        ; 0.323      ; 0.805      ;
; 0.862  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 1.000        ; 0.323      ; 0.805      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.536 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.504      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.689 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.351      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.788 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 7.252      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.885 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 7.162      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.890 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 7.143      ;
; 12.897 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.145      ;
; 12.897 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.145      ;
; 12.897 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 7.145      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.043 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 6.990      ;
; 13.044 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 6.996      ;
; 13.044 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 6.996      ;
; 13.044 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 6.996      ;
; 13.044 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 6.996      ;
; 13.044 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 6.996      ;
; 13.044 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 6.996      ;
; 13.044 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 6.996      ;
; 13.044 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 6.996      ;
; 13.044 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 6.996      ;
; 13.044 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 6.996      ;
; 13.044 ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 6.996      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_100'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -3.101 ; AN831:AN831|out_page_sample_available                                                                                            ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; 0.000        ; 3.296      ; 0.805      ;
; -2.601 ; AN831:AN831|out_page_sample_available                                                                                            ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; -0.500       ; 3.296      ; 0.805      ;
; 1.009  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.315      ;
; 1.013  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.319      ;
; 1.013  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.319      ;
; 1.016  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.322      ;
; 1.022  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.328      ;
; 1.023  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.329      ;
; 1.177  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.483      ;
; 1.193  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.499      ;
; 1.193  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.499      ;
; 1.194  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.500      ;
; 1.513  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.003      ; 1.822      ;
; 1.707  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.012     ; 2.001      ;
; 1.831  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.016      ; 2.153      ;
; 2.108  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.007     ; 2.407      ;
; 2.109  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.007     ; 2.408      ;
; 2.112  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.007     ; 2.411      ;
; 2.122  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.003      ; 2.431      ;
; 2.163  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.469      ;
; 2.163  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.469      ;
; 2.163  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.469      ;
; 2.163  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.469      ;
; 2.163  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.469      ;
; 2.163  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.469      ;
; 2.163  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.469      ;
; 2.216  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.005      ; 2.527      ;
; 2.264  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.021      ; 2.591      ;
; 2.266  ; AN831:AN831|count_value[15]                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.572      ;
; 2.274  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.007     ; 2.573      ;
; 2.306  ; AN831:AN831|count_value[25]                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.612      ;
; 2.318  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.624      ;
; 2.326  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.632      ;
; 2.326  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.632      ;
; 2.326  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.632      ;
; 2.326  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.632      ;
; 2.326  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.632      ;
; 2.326  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.632      ;
; 2.347  ; AN831:AN831|count_value[28]                                                                                                      ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.653      ;
; 2.353  ; AN831:AN831|count_value[30]                                                                                                      ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.659      ;
; 2.356  ; AN831:AN831|count_value[5]                                                                                                       ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.662      ;
; 2.357  ; AN831:AN831|count_value[17]                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.663      ;
; 2.364  ; AN831:AN831|count_value[4]                                                                                                       ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.670      ;
; 2.410  ; AN831:AN831|count_value[26]                                                                                                      ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.716      ;
; 2.437  ; AN831:AN831|count_value[14]                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 2.741      ;
; 2.443  ; AN831:AN831|count_value[2]                                                                                                       ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.749      ;
; 2.484  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.005     ; 2.785      ;
; 2.484  ; AN831:AN831|count_value[23]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.790      ;
; 2.492  ; AN831:AN831|count_value[29]                                                                                                      ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.798      ;
; 2.529  ; AN831:AN831|count_value[24]                                                                                                      ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.835      ;
; 2.540  ; AN831:AN831|count_value[16]                                                                                                      ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.846      ;
; 2.542  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.005      ; 2.853      ;
; 2.562  ; AN831:AN831|count_value[1]                                                                                                       ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.868      ;
; 2.562  ; AN831:AN831|count_value[1]                                                                                                       ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.868      ;
; 2.562  ; AN831:AN831|count_value[1]                                                                                                       ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.868      ;
; 2.562  ; AN831:AN831|count_value[1]                                                                                                       ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.868      ;
; 2.562  ; AN831:AN831|count_value[1]                                                                                                       ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.868      ;
; 2.562  ; AN831:AN831|count_value[1]                                                                                                       ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.868      ;
; 2.562  ; AN831:AN831|count_value[1]                                                                                                       ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.868      ;
; 2.580  ; AN831:AN831|count_value[19]                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 2.886      ;
; 2.585  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.003      ; 2.894      ;
; 2.589  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[4]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; 0.007      ; 2.902      ;
; 2.620  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.003     ; 2.923      ;
; 2.647  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.005     ; 2.948      ;
; 2.649  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.010     ; 2.945      ;
; 2.699  ; AN831:AN831|count_value[21]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.003     ; 3.002      ;
; 2.707  ; AN831:AN831|count_value[27]                                                                                                      ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.013      ;
; 2.708  ; AN831:AN831|count_value[3]                                                                                                       ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.014      ;
; 2.710  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 3.018      ;
; 2.732  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.010     ; 3.028      ;
; 2.736  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[9]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.010     ; 3.032      ;
; 2.766  ; AN831:AN831|count_value[14]                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 3.082      ;
; 2.767  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.018      ; 3.091      ;
; 2.774  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.003      ; 3.083      ;
; 2.782  ; AN831:AN831|count_value[10]                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 3.086      ;
; 2.793  ; AN831:AN831|count_value[20]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.003     ; 3.096      ;
; 2.798  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[1]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; 0.014      ; 3.118      ;
; 2.810  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.003     ; 3.113      ;
; 2.820  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 3.124      ;
; 2.820  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 3.124      ;
; 2.820  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 3.124      ;
; 2.820  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 3.124      ;
; 2.821  ; AN831:AN831|count_value[25]                                                                                                      ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.127      ;
; 2.823  ; AN831:AN831|count_value[29]                                                                                                      ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.129      ;
; 2.827  ; AN831:AN831|count_value[0]                                                                                                       ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.003      ; 3.136      ;
; 2.830  ; AN831:AN831|count_value[16]                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.136      ;
; 2.833  ; AN831:AN831|count_value[24]                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.139      ;
; 2.837  ; AN831:AN831|count_value[0]                                                                                                       ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.003      ; 3.146      ;
; 2.838  ; AN831:AN831|count_value[4]                                                                                                       ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.144      ;
; 2.841  ; AN831:AN831|count_value[3]                                                                                                       ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.147      ;
; 2.846  ; AN831:AN831|count_value[2]                                                                                                       ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.152      ;
; 2.868  ; AN831:AN831|count_value[14]                                                                                                      ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.010      ; 3.184      ;
; 2.869  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[6]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; 0.007      ; 3.182      ;
; 2.883  ; AN831:AN831|count_value[27]                                                                                                      ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 3.189      ;
; 2.883  ; AN831:AN831|count_value[1]                                                                                                       ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.005     ; 3.184      ;
; 2.885  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.005     ; 3.186      ;
; 2.885  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.005     ; 3.186      ;
; 2.885  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.005     ; 3.186      ;
; 2.885  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.005     ; 3.186      ;
; 2.885  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.005     ; 3.186      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_11MHz'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                   ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.435 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; 0.000        ; 3.310      ; 1.485      ;
; -2.422 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 1.485      ;
; -2.022 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 1.898      ;
; -1.935 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; -0.500       ; 3.310      ; 1.485      ;
; -1.922 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.297      ; 1.485      ;
; -1.522 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.310      ; 1.898      ;
; -1.404 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.303      ; 2.509      ;
; -1.394 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 2.526      ;
; -1.365 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.303      ; 2.548      ;
; -0.904 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.303      ; 2.509      ;
; -0.894 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.310      ; 2.526      ;
; -0.879 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|send_valid                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.029      ;
; -0.876 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.044      ;
; -0.876 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.044      ;
; -0.865 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.303      ; 2.548      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.780 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.310      ; 3.140      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[16]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[17]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[18]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[19]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[20]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[21]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[22]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[23]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[24]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[25]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[26]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[27]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[28]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[29]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[30]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.743 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[31]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.300      ; 3.167      ;
; -0.599 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|y_counter[0]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.309      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.595 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.321      ; 3.336      ;
; -0.552 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.send              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.355      ;
; -0.552 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[0]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.355      ;
; -0.552 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[1]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.355      ;
; -0.552 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[2]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.297      ; 3.355      ;
; -0.379 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|send_valid                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 3.298      ; 3.029      ;
; -0.376 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.310      ; 3.044      ;
; -0.376 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 3.310      ; 3.044      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.372 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 3.298      ; 3.536      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[0]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[1]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[2]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[3]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[4]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[5]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[6]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[7]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[8]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[9]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[10]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[11]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
; -0.328 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[12]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 3.288      ; 3.570      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.011 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 2.877      ; 2.172      ;
; -1.010 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 2.877      ; 2.173      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.805      ;
; 0.746  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.052      ;
; 0.749  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.055      ;
; 0.750  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.056      ;
; 0.754  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.060      ;
; 0.903  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.209      ;
; 0.912  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.218      ;
; 0.914  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.220      ;
; 0.917  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.223      ;
; 0.919  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.225      ;
; 0.927  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.233      ;
; 0.949  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.255      ;
; 0.956  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.262      ;
; 1.147  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.453      ;
; 1.165  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.471      ;
; 1.166  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.472      ;
; 1.168  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.474      ;
; 1.185  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.491      ;
; 1.211  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.517      ;
; 1.218  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 1.522      ;
; 1.221  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.527      ;
; 1.221  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.527      ;
; 1.222  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.528      ;
; 1.224  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.530      ;
; 1.230  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.536      ;
; 1.231  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.537      ;
; 1.238  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.544      ;
; 1.246  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.052      ;
; 1.247  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.053      ;
; 1.393  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 1.702      ;
; 1.412  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.717      ;
; 1.412  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 1.715      ;
; 1.413  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 1.716      ;
; 1.428  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.734      ;
; 1.475  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 1.780      ;
; 1.539  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.845      ;
; 1.549  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.855      ;
; 1.551  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.857      ;
; 1.560  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.001     ; 1.365      ;
; 1.568  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 1.877      ;
; 1.579  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 1.885      ;
; 1.590  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 1.893      ;
; 1.642  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 1.952      ;
; 1.645  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 1.955      ;
; 1.652  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 1.962      ;
; 1.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 1.964      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 1.965      ;
; 1.677  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.483      ;
; 1.683  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.991      ;
; 1.684  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 1.992      ;
; 1.688  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 1.995      ;
; 1.693  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 2.000      ;
; 1.703  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 2.010      ;
; 1.703  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 2.010      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 2.012      ;
; 1.715  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 2.023      ;
; 1.716  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 2.024      ;
; 1.734  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 2.043      ;
; 1.788  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 2.093      ;
; 1.800  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 2.108      ;
; 1.822  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 2.127      ;
; 1.826  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; 0.000      ; 1.632      ;
; 1.829  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 2.133      ;
; 1.830  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 2.134      ;
; 1.837  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 2.141      ;
; 1.838  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.144      ;
; 1.839  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 2.145      ;
; 1.852  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.004     ; 1.654      ;
; 1.854  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.004     ; 1.656      ;
; 1.858  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 2.163      ;
; 1.886  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 2.190      ;
; 1.903  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 2.213      ;
; 1.907  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 2.217      ;
; 1.913  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.003     ; 1.716      ;
; 1.917  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 2.225      ;
; 1.917  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.004     ; 1.719      ;
; 1.921  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.004     ; 1.723      ;
; 1.924  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500       ; -0.004     ; 1.726      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.128 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.323      ; 0.805      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; -0.500       ; 0.323      ; 0.805      ;
; 0.499  ; AN831:AN831|cnt[0]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.753  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.753  ; AN831:AN831|cnt[31]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 1.159  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.166  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.166  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.168  ; AN831:AN831|cnt[2]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.172  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.175  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.175  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.175  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[7]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[23]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.182  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.488      ;
; 1.183  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.489      ;
; 1.186  ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.492      ;
; 1.213  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.213  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[19]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; AN831:AN831|cnt[26]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[21]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[22]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; AN831:AN831|cnt[28]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.229  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.535      ;
; 1.230  ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.637  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.645  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.645  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.648  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.651  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.651  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.957      ;
; 1.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.654  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.654  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.960      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.661  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.967      ;
; 1.662  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.968      ;
; 1.693  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.693  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
; 1.705  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.011      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.217 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.824      ; 2.041      ;
; 0.510 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.823      ; 2.333      ;
; 0.610 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.822      ; 2.432      ;
; 0.837 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.824      ; 2.661      ;
; 0.991 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 2.085      ; 3.076      ;
; 0.992 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.810      ; 2.802      ;
; 1.012 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.833      ; 2.845      ;
; 1.019 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 2.085      ; 3.104      ;
; 1.218 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.810      ; 3.028      ;
; 1.240 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.814      ; 3.054      ;
; 1.247 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.813      ; 3.060      ;
; 1.261 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.833      ; 3.094      ;
; 1.278 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.834      ; 3.112      ;
; 1.285 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.804      ; 3.089      ;
; 1.316 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.833      ; 3.149      ;
; 1.440 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.813      ; 3.253      ;
; 1.590 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.804      ; 3.394      ;
; 1.640 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.813      ; 3.453      ;
; 1.689 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.340      ; 2.029      ;
; 1.717 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.809      ; 3.526      ;
; 1.752 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.823      ; 3.575      ;
; 1.775 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 2.125      ;
; 1.785 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.822      ; 3.607      ;
; 1.795 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.833      ; 3.628      ;
; 1.799 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.352      ; 2.151      ;
; 1.880 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 2.084      ; 3.964      ;
; 1.907 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.822      ; 3.729      ;
; 1.916 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 2.266      ;
; 1.968 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.352      ; 2.320      ;
; 2.124 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.601      ; 2.725      ;
; 2.130 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.832      ; 3.962      ;
; 2.161 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.803      ; 3.964      ;
; 2.239 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.340      ; 2.579      ;
; 2.249 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 2.084      ; 4.333      ;
; 2.262 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.329      ; 2.591      ;
; 2.265 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.325      ; 2.590      ;
; 2.267 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.340      ; 2.607      ;
; 2.278 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 2.084      ; 4.362      ;
; 2.307 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 2.657      ;
; 2.332 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.833      ; 4.165      ;
; 2.370 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 2.721      ;
; 2.420 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.340      ; 2.760      ;
; 2.429 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.832      ; 4.261      ;
; 2.430 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.601      ; 3.031      ;
; 2.462 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.832      ; 4.294      ;
; 2.464 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 2.815      ;
; 2.499 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 2.849      ;
; 2.505 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.809      ; 4.314      ;
; 2.524 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.329      ; 2.853      ;
; 2.532 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.340      ; 2.872      ;
; 2.541 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.352      ; 2.893      ;
; 2.549 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.340      ; 2.889      ;
; 2.549 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.325      ; 2.874      ;
; 2.556 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 2.907      ;
; 2.571 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.823      ; 4.394      ;
; 2.576 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.601      ; 3.177      ;
; 2.648 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 2.998      ;
; 2.661 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.352      ; 3.013      ;
; 2.708 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.352      ; 3.060      ;
; 2.723 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.803      ; 4.526      ;
; 2.736 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.601      ; 3.337      ;
; 2.738 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.352      ; 3.090      ;
; 2.759 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 3.109      ;
; 2.764 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.325      ; 3.089      ;
; 2.771 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.823      ; 4.594      ;
; 2.773 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 3.123      ;
; 2.803 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.352      ; 3.155      ;
; 2.821 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.809      ; 4.630      ;
; 2.859 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 1.803      ; 4.662      ;
; 2.884 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 3.234      ;
; 2.900 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 3.250      ;
; 2.923 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.352      ; 3.275      ;
; 2.948 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.325      ; 3.273      ;
; 2.952 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 3.303      ;
; 2.958 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.340      ; 3.298      ;
; 2.988 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.329      ; 3.317      ;
; 2.988 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 3.338      ;
; 3.051 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 3.402      ;
; 3.086 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.325      ; 3.411      ;
; 3.094 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.325      ; 3.419      ;
; 3.107 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 3.457      ;
; 3.111 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.329      ; 3.440      ;
; 3.132 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.601      ; 3.733      ;
; 3.135 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.340      ; 3.475      ;
; 3.137 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.601      ; 3.738      ;
; 3.145 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.350      ; 3.495      ;
; 3.201 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 3.552      ;
; 3.212 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 3.563      ;
; 3.269 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.325      ; 3.594      ;
; 3.272 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.325      ; 3.597      ;
; 3.327 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 3.678      ;
; 3.338 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 3.689      ;
; 3.346 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.329      ; 3.675      ;
; 3.378 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.601      ; 3.979      ;
; 3.488 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.601      ; 4.089      ;
; 3.506 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.329      ; 3.835      ;
; 3.587 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 3.938      ;
; 3.593 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.351      ; 3.944      ;
; 3.598 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.329      ; 3.927      ;
; 3.775 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.329      ; 4.104      ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.743 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.744 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.898 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.204      ;
; 0.899 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.205      ;
; 0.899 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.205      ;
; 0.900 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.206      ;
; 0.901 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.207      ;
; 0.902 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.208      ;
; 0.910 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.216      ;
; 0.911 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.217      ;
; 0.911 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.217      ;
; 0.912 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.218      ;
; 0.912 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.218      ;
; 0.913 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.219      ;
; 0.914 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.220      ;
; 1.042 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.348      ;
; 1.057 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 1.366      ;
; 1.060 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.366      ;
; 1.127 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 1.436      ;
; 1.169 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.475      ;
; 1.173 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.479      ;
; 1.189 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.495      ;
; 1.198 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.504      ;
; 1.203 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 1.506      ;
; 1.219 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.525      ;
; 1.219 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.525      ;
; 1.220 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.527      ;
; 1.222 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.528      ;
; 1.224 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.530      ;
; 1.239 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.545      ;
; 1.239 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.545      ;
; 1.239 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.545      ;
; 1.239 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.545      ;
; 1.239 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.545      ;
; 1.239 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.545      ;
; 1.239 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.545      ;
; 1.239 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.545      ;
; 1.243 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.549      ;
; 1.247 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 1.556      ;
; 1.329 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.635      ;
; 1.407 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.713      ;
; 1.428 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.005      ; 1.739      ;
; 1.434 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.740      ;
; 1.452 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.758      ;
; 1.461 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 1.764      ;
; 1.462 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.005     ; 1.763      ;
; 1.472 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.778      ;
; 1.555 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 1.864      ;
; 1.565 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.871      ;
; 1.566 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.872      ;
; 1.575 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.001     ; 1.880      ;
; 1.593 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.004      ; 1.903      ;
; 1.608 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.910      ;
; 1.611 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 1.920      ;
; 1.611 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.913      ;
; 1.612 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.914      ;
; 1.618 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.001     ; 1.923      ;
; 1.622 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.001     ; 1.927      ;
; 1.647 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.953      ;
; 1.651 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.957      ;
; 1.653 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.955      ;
; 1.657 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 1.959      ;
; 1.701 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.007      ;
; 1.719 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.025      ;
; 1.733 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.039      ;
; 1.737 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.043      ;
; 1.787 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.093      ;
; 1.810 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.116      ;
; 1.819 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.125      ;
; 1.823 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.129      ;
; 1.873 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.179      ;
; 1.905 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.211      ;
; 1.947 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.253      ;
; 1.950 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.256      ;
; 1.952 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.007      ; 2.265      ;
; 1.959 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.265      ;
; 1.981 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 2.290      ;
; 1.991 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.297      ;
; 2.013 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.319      ;
; 2.033 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.339      ;
; 2.033 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.339      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.747 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.055      ;
; 0.752 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.060      ;
; 0.754 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.060      ;
; 0.756 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.062      ;
; 0.756 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.062      ;
; 0.758 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.064      ;
; 0.758 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.064      ;
; 0.759 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.065      ;
; 0.761 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.067      ;
; 0.762 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.068      ;
; 0.762 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.068      ;
; 0.764 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.070      ;
; 0.897 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.203      ;
; 0.898 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.204      ;
; 0.905 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.211      ;
; 0.907 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.213      ;
; 0.908 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.214      ;
; 0.909 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.215      ;
; 0.909 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.215      ;
; 0.911 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.217      ;
; 0.911 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.217      ;
; 0.911 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.217      ;
; 0.912 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.218      ;
; 0.913 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.219      ;
; 0.914 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.220      ;
; 0.914 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.220      ;
; 0.914 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.220      ;
; 0.915 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.221      ;
; 0.916 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.222      ;
; 0.916 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.222      ;
; 0.917 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.223      ;
; 0.918 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.224      ;
; 0.918 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.224      ;
; 0.918 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.224      ;
; 0.918 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.224      ;
; 0.919 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.225      ;
; 0.920 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.226      ;
; 0.920 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.226      ;
; 0.949 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.001      ; 1.256      ;
; 1.191 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.497      ;
; 1.197 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.503      ;
; 1.198 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.504      ;
; 1.202 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.449      ; 2.957      ;
; 1.204 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.510      ;
; 1.210 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.516      ;
; 1.218 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.524      ;
; 1.224 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.448      ; 2.978      ;
; 1.225 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.531      ;
; 1.238 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.544      ;
; 1.380 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.452      ; 3.138      ;
; 1.391 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.697      ;
; 1.555 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.446      ; 3.307      ;
; 1.564 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.437      ; 3.307      ;
; 1.581 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.438      ; 3.325      ;
; 1.610 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 1.916      ;
; 1.622 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.438      ; 3.366      ;
; 1.772 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 1.442      ; 3.520      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.841 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.236      ; 0.577      ;
; 0.842 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.237      ; 0.579      ;
; 0.845 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.235      ; 0.580      ;
; 0.848 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.237      ; 0.585      ;
; 0.851 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.227      ; 0.578      ;
; 0.853 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.228      ; 0.581      ;
; 1.053 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.031      ; 0.584      ;
; 1.096 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; -0.017     ; 0.579      ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_11MHz'                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; iCLK_11MHz ; Rise       ; iCLK_11MHz                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_BCLK'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_100'                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 3.758 ; 5.000        ; 1.242          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 3.758 ; 5.000        ; 1.242          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; -0.135 ; -0.135 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; -0.827 ; -0.827 ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.401 ; 0.401 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 1.093 ; 1.093 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 9.370  ; 9.370  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.445  ; 8.445  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 6.291  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 16.742 ; 16.742 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 18.108 ; 18.108 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 6.291  ; 9.370  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.445  ; 8.445  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 6.291  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 9.715  ; 9.715  ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 15.816 ; 15.816 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.373 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.373 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.373     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.373     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_100                                                                                                     ; -1.583 ; -12.294       ;
; iCLK_11MHz                                                                                                   ; -1.209 ; -95.484       ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; -0.689 ; -4.536        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.558 ; -22.439       ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; -0.463 ; -2.132        ;
; AUD_BCLK                                                                                                     ; -0.389 ; -21.612       ;
; AN831:AN831|out_page_sample_available                                                                        ; 0.089  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 0.462  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_100                                                                                                     ; -1.680 ; -1.680        ;
; iCLK_11MHz                                                                                                   ; -1.547 ; -97.291       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.879 ; -1.750        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; -0.082 ; -0.082        ;
; AUD_BCLK                                                                                                     ; 0.215  ; 0.000         ;
; AN831:AN831|out_page_sample_available                                                                        ; 0.242  ; 0.000         ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; 0.274  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0.583  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; iCLK_11MHz                                                                                                   ; -1.380 ; -112.380      ;
; AUD_BCLK                                                                                                     ; -1.380 ; -78.380       ;
; AN831:AN831|out_page_sample_available                                                                        ; -0.500 ; -64.000       ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -0.500 ; -62.000       ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; 0.500  ; 0.000         ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0.500  ; 0.000         ;
; iCLK_100                                                                                                     ; 4.000  ; 0.000         ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 9.000  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_100'                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -1.583 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.623      ;
; -1.581 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.621      ;
; -1.579 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.619      ;
; -1.568 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.608      ;
; -1.566 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.606      ;
; -1.564 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.604      ;
; -1.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 2.595      ;
; -1.541 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 2.580      ;
; -1.527 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.563      ;
; -1.512 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.548      ;
; -1.508 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.548      ;
; -1.493 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.533      ;
; -1.490 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.526      ;
; -1.490 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.530      ;
; -1.488 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.528      ;
; -1.486 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.526      ;
; -1.475 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.511      ;
; -1.470 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.506      ;
; -1.463 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 2.502      ;
; -1.455 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.491      ;
; -1.446 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.486      ;
; -1.444 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.484      ;
; -1.442 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.482      ;
; -1.434 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.470      ;
; -1.420 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.460      ;
; -1.419 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 2.458      ;
; -1.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.458      ;
; -1.416 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.456      ;
; -1.415 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.455      ;
; -1.397 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.433      ;
; -1.393 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 2.432      ;
; -1.390 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.426      ;
; -1.377 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.417      ;
; -1.377 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.413      ;
; -1.375 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.415      ;
; -1.373 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.413      ;
; -1.371 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.411      ;
; -1.364 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.400      ;
; -1.353 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.389      ;
; -1.351 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.391      ;
; -1.350 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 2.389      ;
; -1.349 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.389      ;
; -1.347 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.387      ;
; -1.345 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.385      ;
; -1.333 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.369      ;
; -1.327 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.363      ;
; -1.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 2.363      ;
; -1.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.357      ;
; -1.307 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.343      ;
; -1.304 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.344      ;
; -1.302 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.342      ;
; -1.302 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.342      ;
; -1.300 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.340      ;
; -1.295 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.331      ;
; -1.284 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.320      ;
; -1.277 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 2.316      ;
; -1.276 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.316      ;
; -1.272 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.312      ;
; -1.270 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.310      ;
; -1.268 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.308      ;
; -1.264 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.300      ;
; -1.258 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.294      ;
; -1.248 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.284      ;
; -1.245 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 2.284      ;
; -1.238 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.274      ;
; -1.232 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.272      ;
; -1.230 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.270      ;
; -1.229 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.269      ;
; -1.228 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.268      ;
; -1.216 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.252      ;
; -1.211 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.247      ;
; -1.205 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.007      ; 2.244      ;
; -1.197 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.237      ;
; -1.191 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.227      ;
; -1.179 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.215      ;
; -1.176 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.212      ;
; -1.159 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.195      ;
; -1.157 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.197      ;
; -1.149 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.193      ;
; -1.147 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.191      ;
; -1.145 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.189      ;
; -1.139 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.175      ;
; -1.131 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.167      ;
; -1.122 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.011      ; 2.165      ;
; -1.119 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AN831:AN831|out_page[4] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.155      ;
; -1.113 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.157      ;
; -1.111 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.155      ;
; -1.109 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.153      ;
; -1.094 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.004      ; 2.130      ;
; -1.093 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[7] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.133      ;
; -1.090 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.134      ;
; -1.088 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.132      ;
; -1.086 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[2] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.130      ;
; -1.086 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.011      ; 2.129      ;
; -1.074 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[1] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.118      ;
; -1.073 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.113      ;
; -1.063 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[5] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.011      ; 2.106      ;
; -1.059 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|out_page[0] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.103      ;
; -1.057 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AN831:AN831|out_page[3] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.012      ; 2.101      ;
; -1.056 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AN831:AN831|out_page[6] ; AUD_BCLK     ; iCLK_100    ; 1.000        ; 0.008      ; 2.096      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_11MHz'                                                                                                                                                     ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.209 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.251      ;
; -1.130 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.172      ;
; -1.107 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.149      ;
; -1.080 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.110      ;
; -1.080 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.110      ;
; -1.062 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.104      ;
; -1.054 ; mTransmitter:mTransmitter|ticker[3]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.107      ;
; -1.049 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.091      ;
; -1.046 ; mTransmitter:mTransmitter|ticker[4]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.099      ;
; -1.033 ; mTransmitter:mTransmitter|ticker[27]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.075      ;
; -1.017 ; mTransmitter:mTransmitter|ticker[30]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.059      ;
; -1.015 ; mTransmitter:mTransmitter|ticker[1]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.068      ;
; -1.001 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.031      ;
; -1.001 ; mTransmitter:mTransmitter|ticker[22]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.031      ;
; -1.001 ; mTransmitter:mTransmitter|ticker[2]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.054      ;
; -1.000 ; mTransmitter:mTransmitter|ticker[8]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.053      ;
; -0.993 ; mTransmitter:mTransmitter|ticker[0]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.046      ;
; -0.985 ; mTransmitter:mTransmitter|ticker[31]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.027      ;
; -0.978 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.008      ;
; -0.978 ; mTransmitter:mTransmitter|ticker[23]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 2.008      ;
; -0.977 ; mTransmitter:mTransmitter|ticker[24]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.019      ;
; -0.968 ; mTransmitter:mTransmitter|ticker[5]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 2.021      ;
; -0.963 ; mTransmitter:mTransmitter|ticker[29]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 2.005      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[0]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[1]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[2]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[3]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[4]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[5]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[6]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[7]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[8]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[9]                 ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[10]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[11]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[12]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[13]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[14]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.954 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|ticker[15]                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.011     ; 1.975      ;
; -0.940 ; mTransmitter:mTransmitter|ticker[21]          ; mTransmitter:mTransmitter|send_valid                ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 1.970      ;
; -0.940 ; mTransmitter:mTransmitter|ticker[11]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 1.993      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.939 ; mTransmitter:mTransmitter|mTXD:txd|ticker[12] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 2.002      ;
; -0.935 ; mTransmitter:mTransmitter|ticker[6]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 1.988      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.934 ; mTransmitter:mTransmitter|mTXD:txd|ticker[15] ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.997      ;
; -0.933 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 1.963      ;
; -0.933 ; mTransmitter:mTransmitter|ticker[25]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 1.963      ;
; -0.932 ; mTransmitter:mTransmitter|ticker[9]           ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.021      ; 1.985      ;
; -0.925 ; mTransmitter:mTransmitter|ticker[3]           ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 1.966      ;
; -0.925 ; mTransmitter:mTransmitter|ticker[3]           ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 1.966      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.922 ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]  ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31] ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.031      ; 1.985      ;
; -0.920 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 1.950      ;
; -0.920 ; mTransmitter:mTransmitter|ticker[26]          ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; -0.002     ; 1.950      ;
; -0.917 ; mTransmitter:mTransmitter|ticker[4]           ; mTransmitter:mTransmitter|y_counter[1]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 1.958      ;
; -0.917 ; mTransmitter:mTransmitter|ticker[4]           ; mTransmitter:mTransmitter|y_counter[2]              ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.009      ; 1.958      ;
; -0.910 ; mTransmitter:mTransmitter|ticker[28]          ; mTransmitter:mTransmitter|current_state.finish      ; iCLK_11MHz   ; iCLK_11MHz  ; 1.000        ; 0.010      ; 1.952      ;
+--------+-----------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.689 ; mTransmitter:mTransmitter|data_buff[3][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.007      ; 1.303      ;
; -0.679 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.005     ; 1.269      ;
; -0.662 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.075      ; 1.265      ;
; -0.628 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.005     ; 1.218      ;
; -0.628 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.075      ; 1.231      ;
; -0.615 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 1.231      ;
; -0.615 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.009      ; 1.231      ;
; -0.600 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.412      ; 1.618      ;
; -0.598 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.005     ; 1.188      ;
; -0.587 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.402      ; 1.596      ;
; -0.587 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.009      ; 1.203      ;
; -0.586 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.412      ; 1.604      ;
; -0.584 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.402      ; 1.593      ;
; -0.581 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 1.197      ;
; -0.563 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.075      ; 1.166      ;
; -0.557 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.005     ; 1.147      ;
; -0.553 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.075      ; 1.156      ;
; -0.546 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.008     ; 1.131      ;
; -0.539 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.008     ; 1.124      ;
; -0.538 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.391      ; 1.524      ;
; -0.510 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.391      ; 1.496      ;
; -0.501 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 1.117      ;
; -0.501 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 1.117      ;
; -0.500 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.007      ; 1.114      ;
; -0.491 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.008     ; 1.076      ;
; -0.484 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.001      ; 1.081      ;
; -0.484 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.008     ; 1.069      ;
; -0.477 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.479      ; 1.484      ;
; -0.471 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.005     ; 1.061      ;
; -0.468 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.007      ; 1.082      ;
; -0.467 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 1.083      ;
; -0.457 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.008      ; 1.059      ;
; -0.453 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.479      ; 1.460      ;
; -0.449 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.007      ; 1.063      ;
; -0.447 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.075      ; 1.050      ;
; -0.445 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 1.061      ;
; -0.443 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.005     ; 1.033      ;
; -0.443 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.008     ; 1.028      ;
; -0.441 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.075      ; 1.044      ;
; -0.439 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.398      ; 1.430      ;
; -0.435 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.398      ; 1.426      ;
; -0.432 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.001      ; 1.029      ;
; -0.404 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 1.021      ;
; -0.404 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.008      ; 1.006      ;
; -0.399 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.412      ; 1.418      ;
; -0.392 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.396      ; 1.384      ;
; -0.385 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.008     ; 0.970      ;
; -0.383 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.008      ; 0.985      ;
; -0.382 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.396      ; 1.374      ;
; -0.380 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.412      ; 1.399      ;
; -0.377 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 0.994      ;
; -0.375 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.008      ; 0.977      ;
; -0.371 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 0.988      ;
; -0.363 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.075      ; 0.966      ;
; -0.354 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 0.971      ;
; -0.352 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.401      ; 1.347      ;
; -0.352 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.009      ; 0.968      ;
; -0.351 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.008      ; 0.953      ;
; -0.349 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.401      ; 1.344      ;
; -0.343 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 0.960      ;
; -0.343 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 0.960      ;
; -0.339 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.008      ; 0.941      ;
; -0.337 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 0.953      ;
; -0.335 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.008     ; 0.920      ;
; -0.326 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.001      ; 0.923      ;
; -0.321 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.005     ; 0.911      ;
; -0.309 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.001      ; 0.906      ;
; -0.308 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.075      ; 0.911      ;
; -0.299 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.007      ; 0.913      ;
; -0.295 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 0.911      ;
; -0.291 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.008     ; 0.876      ;
; -0.289 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.001      ; 0.886      ;
; -0.285 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; -0.005     ; 0.875      ;
; -0.279 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.001      ; 0.876      ;
; -0.278 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.392      ; 1.265      ;
; -0.257 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.479      ; 1.264      ;
; -0.247 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.412      ; 1.265      ;
; -0.242 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.391      ; 1.228      ;
; -0.228 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.001      ; 0.825      ;
; -0.179 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.399      ; 1.171      ;
; -0.178 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.008      ; 0.780      ;
; -0.175 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 0.792      ;
; -0.142 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.480      ; 1.150      ;
; -0.137 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.398      ; 1.128      ;
; -0.133 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.413      ; 1.152      ;
; -0.129 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.008      ; 0.731      ;
; -0.128 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.010      ; 0.745      ;
; -0.127 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.402      ; 1.136      ;
; -0.118 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.001      ; 0.715      ;
; 0.003  ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.413      ; 1.017      ;
; 0.008  ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.392      ; 0.979      ;
; 0.010  ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.412      ; 1.009      ;
; 0.014  ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.397      ; 0.979      ;
; 0.019  ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.480      ; 0.989      ;
; 0.025  ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.399      ; 0.967      ;
; 0.030  ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.396      ; 0.962      ;
; 0.032  ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.413      ; 0.987      ;
; 0.075  ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.403      ; 0.935      ;
; 0.160  ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.403      ; 0.850      ;
; 0.196  ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 1.000        ; 0.401      ; 0.799      ;
+--------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                         ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.558 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.088      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.086      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.086      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.086      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.086      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.086      ;
; -0.556 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 1.086      ;
; -0.535 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.068      ;
; -0.535 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.068      ;
; -0.535 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.068      ;
; -0.535 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.068      ;
; -0.535 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.068      ;
; -0.535 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.068      ;
; -0.535 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 1.068      ;
; -0.521 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.001     ; 1.052      ;
; -0.460 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.992      ;
; -0.459 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.002     ; 0.989      ;
; -0.436 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.968      ;
; -0.435 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.967      ;
; -0.433 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.965      ;
; -0.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 0.951      ;
; -0.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 0.951      ;
; -0.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 0.951      ;
; -0.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 0.951      ;
; -0.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 0.951      ;
; -0.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 0.951      ;
; -0.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 0.951      ;
; -0.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 0.951      ;
; -0.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                               ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 0.951      ;
; -0.418 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.001      ; 0.951      ;
; -0.412 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.450      ;
; -0.412 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.450      ;
; -0.412 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.450      ;
; -0.412 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.450      ;
; -0.412 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.450      ;
; -0.412 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.450      ;
; -0.412 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.450      ;
; -0.411 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.943      ;
; -0.410 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.001     ; 0.941      ;
; -0.400 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.435      ;
; -0.400 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.435      ;
; -0.400 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.435      ;
; -0.400 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.435      ;
; -0.400 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.435      ;
; -0.400 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.435      ;
; -0.399 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.434      ;
; -0.399 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.434      ;
; -0.399 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.434      ;
; -0.399 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.434      ;
; -0.399 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.434      ;
; -0.399 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.434      ;
; -0.394 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.003     ; 0.923      ;
; -0.392 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; -0.001     ; 0.923      ;
; -0.375 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.907      ;
; -0.373 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.905      ;
; -0.338 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.374      ;
; -0.338 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.374      ;
; -0.338 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.374      ;
; -0.338 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.374      ;
; -0.338 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.374      ;
; -0.338 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.374      ;
; -0.338 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.004      ; 1.374      ;
; -0.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.359      ;
; -0.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.359      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.358      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.358      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.358      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.358      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.358      ;
; -0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.001      ; 1.358      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.500        ; 0.000      ; 0.856      ;
; -0.322 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.360      ;
; -0.322 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.360      ;
; -0.322 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.360      ;
; -0.322 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.360      ;
; -0.322 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.360      ;
; -0.322 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.360      ;
; -0.322 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.006      ; 1.360      ;
; -0.316 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.348      ;
; -0.315 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.347      ;
; -0.312 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.000      ; 1.344      ;
; -0.310 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.345      ;
; -0.310 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.345      ;
; -0.310 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.345      ;
; -0.310 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.345      ;
; -0.310 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.345      ;
; -0.310 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.345      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.344      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.344      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.344      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 1.000        ; 0.003      ; 1.344      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.463 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.084      ; 0.171      ;
; -0.448 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.085      ; 0.170      ;
; -0.343 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.086      ; 0.174      ;
; -0.240 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.083      ; 0.172      ;
; -0.237 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.085      ; 0.168      ;
; -0.206 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.016      ; 0.170      ;
; -0.139 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.084      ; 0.170      ;
; -0.056 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; 0.500        ; 0.024      ; 0.173      ;
+--------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.389 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.420      ;
; -0.389 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.420      ;
; -0.389 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.420      ;
; -0.389 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.420      ;
; -0.389 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.420      ;
; -0.385 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.413      ;
; -0.385 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.413      ;
; -0.385 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.413      ;
; -0.385 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.413      ;
; -0.385 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.413      ;
; -0.385 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.413      ;
; -0.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.410      ;
; -0.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.410      ;
; -0.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.410      ;
; -0.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.410      ;
; -0.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.410      ;
; -0.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.410      ;
; -0.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.410      ;
; -0.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.410      ;
; -0.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.410      ;
; -0.379 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.410      ;
; -0.369 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.400      ;
; -0.369 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.400      ;
; -0.369 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.400      ;
; -0.369 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.400      ;
; -0.369 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.400      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.393      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.393      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.393      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.393      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.393      ;
; -0.365 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.393      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.387      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.387      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.387      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.387      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.387      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.387      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.387      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.387      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.387      ;
; -0.356 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.387      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 1.388      ;
; -0.352 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 1.388      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 1.381      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 1.381      ;
; -0.342 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 1.381      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 1.368      ;
; -0.332 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.004      ; 1.368      ;
; -0.328 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.359      ;
; -0.328 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.359      ;
; -0.328 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.359      ;
; -0.328 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.359      ;
; -0.328 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.359      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.352      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.352      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.352      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.352      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.352      ;
; -0.324 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.352      ;
; -0.322 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 1.361      ;
; -0.322 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 1.361      ;
; -0.322 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.007      ; 1.361      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.352      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.352      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.352      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.352      ;
; -0.321 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.352      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.345      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.345      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.345      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.345      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.345      ;
; -0.317 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.345      ;
; -0.315 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.346      ;
; -0.315 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.346      ;
; -0.315 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.346      ;
; -0.315 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.346      ;
; -0.315 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.346      ;
; -0.315 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.346      ;
; -0.315 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.346      ;
; -0.315 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.346      ;
; -0.315 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.346      ;
; -0.315 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.346      ;
; -0.313 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.344      ;
; -0.313 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.344      ;
; -0.313 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.344      ;
; -0.313 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.344      ;
; -0.313 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.344      ;
; -0.311 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.342      ;
; -0.311 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.342      ;
; -0.311 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.342      ;
; -0.311 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.342      ;
; -0.311 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.342      ;
; -0.311 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.342      ;
; -0.311 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.342      ;
; -0.311 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.342      ;
; -0.311 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.342      ;
; -0.311 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.342      ;
; -0.309 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.004     ; 1.337      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831:AN831|out_page_sample_available'                                                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.089 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.365      ; 1.308      ;
; 0.171 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.359      ; 1.220      ;
; 0.199 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.360      ; 1.193      ;
; 0.206 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.358      ; 1.184      ;
; 0.213 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.367      ; 1.186      ;
; 0.302 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.369      ; 1.099      ;
; 0.311 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.375      ; 1.096      ;
; 0.319 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.371      ; 1.084      ;
; 0.344 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.688      ;
; 0.453 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.579      ;
; 0.459 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.573      ;
; 0.459 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.573      ;
; 0.466 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.566      ;
; 0.468 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.564      ;
; 0.470 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.562      ;
; 0.471 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.561      ;
; 0.474 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.558      ;
; 0.476 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.556      ;
; 0.541 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.491      ;
; 0.541 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.491      ;
; 0.542 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.490      ;
; 0.543 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.489      ;
; 0.545 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.487      ;
; 0.545 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.487      ;
; 0.545 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.487      ;
; 0.545 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.487      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.486      ;
; 0.547 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.485      ;
; 0.547 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.485      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.484      ;
; 0.549 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.483      ;
; 0.549 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.483      ;
; 0.549 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.483      ;
; 0.550 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.482      ;
; 0.551 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.481      ;
; 0.555 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.477      ;
; 0.555 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.477      ;
; 0.576 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.002      ; 0.458      ;
; 0.629 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.403      ;
; 0.630 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.402      ;
; 0.630 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.402      ;
; 0.631 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.401      ;
; 0.632 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.399      ;
; 0.633 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.397      ;
; 0.635 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.397      ;
; 0.635 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.397      ;
; 0.636 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.396      ;
; 0.636 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.396      ;
; 0.637 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.395      ;
; 0.637 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.395      ;
; 0.638 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 1.000        ; 0.000      ; 0.394      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.462  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.500        ; 0.156      ; 0.367      ;
; 0.962  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 1.000        ; 0.156      ; 0.367      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.370      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.673 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.359      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.734 ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.741 ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.007      ; 2.298      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.759 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.266      ;
; 17.768 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.266      ;
; 17.768 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.266      ;
; 17.768 ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.266      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.770 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; -0.007     ; 2.255      ;
; 17.779 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.255      ;
; 17.779 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[3]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.255      ;
; 17.779 ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[1]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.002      ; 2.255      ;
; 17.781 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.251      ;
; 17.781 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.251      ;
; 17.781 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.251      ;
; 17.781 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.251      ;
; 17.781 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.251      ;
; 17.781 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.251      ;
; 17.781 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.251      ;
; 17.781 ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 20.000       ; 0.000      ; 2.251      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_100'                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -1.680 ; AN831:AN831|out_page_sample_available                                                                                            ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; 0.000        ; 1.754      ; 0.367      ;
; -1.180 ; AN831:AN831|out_page_sample_available                                                                                            ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; iCLK_100    ; -0.500       ; 1.754      ; 0.367      ;
; 0.336  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.488      ;
; 0.339  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.491      ;
; 0.339  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.491      ;
; 0.342  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.494      ;
; 0.349  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.501      ;
; 0.350  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.502      ;
; 0.405  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.557      ;
; 0.416  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.568      ;
; 0.416  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.568      ;
; 0.418  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.570      ;
; 0.539  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[22]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 0.693      ;
; 0.542  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.014      ; 0.708      ;
; 0.550  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.012     ; 0.690      ;
; 0.671  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.019      ; 0.842      ;
; 0.679  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.007     ; 0.824      ;
; 0.681  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.007     ; 0.826      ;
; 0.681  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.007     ; 0.826      ;
; 0.683  ; AN831:AN831|count_value[15]                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.835      ;
; 0.684  ; AN831:AN831|count_value[25]                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.836      ;
; 0.689  ; AN831:AN831|count_value[28]                                                                                                      ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.841      ;
; 0.690  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.842      ;
; 0.690  ; AN831:AN831|count_value[30]                                                                                                      ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.842      ;
; 0.692  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.005      ; 0.849      ;
; 0.695  ; AN831:AN831|count_value[17]                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.847      ;
; 0.696  ; AN831:AN831|count_value[5]                                                                                                       ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.848      ;
; 0.702  ; AN831:AN831|count_value[4]                                                                                                       ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.854      ;
; 0.706  ; AN831:AN831|count_value[26]                                                                                                      ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.858      ;
; 0.733  ; AN831:AN831|count_value[2]                                                                                                       ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.885      ;
; 0.733  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[20]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 0.887      ;
; 0.738  ; AN831:AN831|count_value[14]                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.003     ; 0.887      ;
; 0.740  ; AN831:AN831|count_value[23]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.892      ;
; 0.743  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.007     ; 0.888      ;
; 0.761  ; AN831:AN831|count_value[19]                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.913      ;
; 0.766  ; AN831:AN831|count_value[29]                                                                                                      ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.918      ;
; 0.768  ; AN831:AN831|count_value[24]                                                                                                      ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.920      ;
; 0.776  ; AN831:AN831|count_value[16]                                                                                                      ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.928      ;
; 0.789  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 0.939      ;
; 0.797  ; AN831:AN831|count_value[3]                                                                                                       ; AN831:AN831|count_value[3]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.949      ;
; 0.798  ; AN831:AN831|count_value[27]                                                                                                      ; AN831:AN831|count_value[27]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.950      ;
; 0.798  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[4]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; 0.004      ; 0.954      ;
; 0.803  ; AN831:AN831|count_value[18]                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.003      ; 0.958      ;
; 0.805  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|out_page_sample_available ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.017      ; 0.974      ;
; 0.816  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.005      ; 0.973      ;
; 0.822  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.974      ;
; 0.822  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.974      ;
; 0.822  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.974      ;
; 0.822  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.974      ;
; 0.822  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.974      ;
; 0.822  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.974      ;
; 0.822  ; AN831:AN831|count_value[21]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 0.972      ;
; 0.824  ; AN831:AN831|count_value[29]                                                                                                      ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.976      ;
; 0.825  ; AN831:AN831|count_value[25]                                                                                                      ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.977      ;
; 0.826  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[1]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.978      ;
; 0.826  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[6]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.978      ;
; 0.826  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[11]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.978      ;
; 0.826  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[12]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.978      ;
; 0.826  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[13]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.978      ;
; 0.826  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[19]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.978      ;
; 0.826  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|count_value[31]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.978      ;
; 0.828  ; AN831:AN831|count_value[24]                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.980      ;
; 0.829  ; AN831:AN831|count_value[16]                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.981      ;
; 0.832  ; AN831:AN831|count_value[31]                                                                                                      ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.005     ; 0.979      ;
; 0.836  ; AN831:AN831|count_value[3]                                                                                                       ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.988      ;
; 0.836  ; AN831:AN831|count_value[6]                                                                                                       ; AN831:AN831|state.available           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.005     ; 0.983      ;
; 0.837  ; AN831:AN831|count_value[4]                                                                                                       ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.989      ;
; 0.839  ; AN831:AN831|count_value[0]                                                                                                       ; AN831:AN831|count_value[2]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 0.993      ;
; 0.843  ; AN831:AN831|count_value[27]                                                                                                      ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 0.995      ;
; 0.853  ; AN831:AN831|count_value[14]                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 1.014      ;
; 0.856  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[21]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 1.010      ;
; 0.857  ; AN831:AN831|count_value[28]                                                                                                      ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.009      ;
; 0.859  ; AN831:AN831|count_value[20]                                                                                                      ; AN831:AN831|count_value[23]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 1.009      ;
; 0.863  ; AN831:AN831|count_value[2]                                                                                                       ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.015      ;
; 0.866  ; AN831:AN831|count_value[24]                                                                                                      ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.018      ;
; 0.866  ; AN831:AN831|count_value[0]                                                                                                       ; AN831:AN831|count_value[4]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 1.020      ;
; 0.868  ; AN831:AN831|count_value[3]                                                                                                       ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.020      ;
; 0.873  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[10]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.009     ; 1.016      ;
; 0.875  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[6]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; 0.004      ; 1.031      ;
; 0.878  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 1.028      ;
; 0.879  ; AN831:AN831|count_value[10]                                                                                                      ; AN831:AN831|count_value[15]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.003     ; 1.028      ;
; 0.879  ; AN831:AN831|count_value[26]                                                                                                      ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.031      ;
; 0.880  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[14]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.009     ; 1.023      ;
; 0.884  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[5]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; 0.007      ; 1.043      ;
; 0.887  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[9]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.009     ; 1.030      ;
; 0.893  ; AN831:AN831|count_value[25]                                                                                                      ; AN831:AN831|count_value[28]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.045      ;
; 0.893  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AN831:AN831|out_page[1]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; 0.012      ; 1.057      ;
; 0.895  ; AN831:AN831|count_value[2]                                                                                                       ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.047      ;
; 0.896  ; AN831:AN831|count_value[15]                                                                                                      ; AN831:AN831|count_value[17]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.012      ; 1.060      ;
; 0.898  ; AN831:AN831|state.available                                                                                                      ; AN831:AN831|count_value[18]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 1.052      ;
; 0.898  ; AN831:AN831|count_value[0]                                                                                                       ; AN831:AN831|count_value[5]            ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.002      ; 1.052      ;
; 0.902  ; AN831:AN831|count_value[28]                                                                                                      ; AN831:AN831|count_value[29]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.054      ;
; 0.903  ; AN831:AN831|count_value[14]                                                                                                      ; AN831:AN831|count_value[16]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.009      ; 1.064      ;
; 0.907  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[2]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; 0.008      ; 1.067      ;
; 0.908  ; AN831:AN831|count_value[27]                                                                                                      ; AN831:AN831|count_value[30]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; 0.000      ; 1.060      ;
; 0.909  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[3]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; 0.008      ; 1.069      ;
; 0.911  ; AN831:AN831|count_value[21]                                                                                                      ; AN831:AN831|count_value[25]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 1.061      ;
; 0.911  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AN831:AN831|out_page[0]               ; AUD_BCLK                              ; iCLK_100    ; 0.000        ; 0.008      ; 1.071      ;
; 0.916  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|count_value[26]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 1.066      ;
; 0.921  ; AN831:AN831|count_value[22]                                                                                                      ; AN831:AN831|count_value[24]           ; iCLK_100                              ; iCLK_100    ; 0.000        ; -0.002     ; 1.071      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_11MHz'                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                   ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.547 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; 0.000        ; 1.767      ; 0.513      ;
; -1.528 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 0.519      ;
; -1.424 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 0.636      ;
; -1.240 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|current_state.idle              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.760      ; 0.813      ;
; -1.240 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.idle              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.760      ; 0.813      ;
; -1.238 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 0.822      ;
; -1.068 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|send_valid                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.755      ; 0.980      ;
; -1.047 ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; iCLK_11MHz  ; -0.500       ; 1.767      ; 0.513      ;
; -1.028 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.start             ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; -0.500       ; 1.754      ; 0.519      ;
; -0.980 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|y_counter[0]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.068      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[19]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[20]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[21]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[22]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[23]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[24]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[25]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[26]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[27]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[28]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[29]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[30]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.956 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[31]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.104      ;
; -0.946 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.114      ;
; -0.946 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.767      ; 1.114      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[16]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[17]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[18]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[19]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[20]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[21]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[22]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[23]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[24]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[25]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[26]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[27]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[28]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[29]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[30]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.928 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[31]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.757      ; 1.122      ;
; -0.924 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; -0.500       ; 1.767      ; 0.636      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.878 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.777      ; 1.192      ;
; -0.842 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|current_state.send              ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.205      ;
; -0.842 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[0]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.205      ;
; -0.842 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[1]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.205      ;
; -0.842 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|x_counter[2]                    ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.754      ; 1.205      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[1]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[2]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[3]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[4]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[5]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[6]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[7]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[8]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[9]              ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.821 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.755      ; 1.227      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[0]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[1]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[2]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[3]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[4]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[5]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[6]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[7]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[8]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[9]                       ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[10]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[11]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[12]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[13]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[14]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.793 ; AN831:AN831|out_page_sample_available                    ; mTransmitter:mTransmitter|ticker[15]                      ; AN831:AN831|out_page_sample_available                    ; iCLK_11MHz  ; 0.000        ; 1.746      ; 1.246      ;
; -0.754 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.786      ; 1.325      ;
; -0.754 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.786      ; 1.325      ;
; -0.754 ; mTransmitter:mTransmitter|current_state.finish           ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ; mTransmitter:mTransmitter|current_state.finish           ; iCLK_11MHz  ; 0.000        ; 1.786      ; 1.325      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.879 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 1.457      ; 0.730      ;
; -0.871 ; AN831:AN831|start_delay                                                                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 1.457      ; 0.738      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.396      ;
; 0.289  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.441      ;
; 0.291  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.443      ;
; 0.293  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.445      ;
; 0.316  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.468      ;
; 0.317  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.469      ;
; 0.326  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.478      ;
; 0.352  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.504      ;
; 0.353  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000100                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.505      ;
; 0.356  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.362  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.516      ;
; 0.368  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.525      ;
; 0.376  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.526      ;
; 0.411  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000011                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.563      ;
; 0.416  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.568      ;
; 0.424  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 0.579      ;
; 0.429  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.581      ;
; 0.433  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.582      ;
; 0.436  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.585      ;
; 0.438  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.590      ;
; 0.443  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.594      ;
; 0.457  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001activate                                           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.608      ;
; 0.470  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.622      ;
; 0.471  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.623      ;
; 0.502  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000010                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.654      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.660      ;
; 0.514  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 0.670      ;
; 0.518  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 0.674      ;
; 0.518  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.672      ;
; 0.519  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.673      ;
; 0.520  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0001001deactivate                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000000                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 0.675      ;
; 0.521  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000110                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.673      ;
; 0.535  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.688      ;
; 0.536  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 0.692      ;
; 0.537  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.691      ;
; 0.539  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 0.695      ;
; 0.541  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en           ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.003      ; 0.696      ;
; 0.542  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.695      ;
; 0.543  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 0.699      ;
; 0.546  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.699      ;
; 0.547  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.700      ;
; 0.555  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.709      ;
; 0.556  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.710      ;
; 0.561  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.714      ;
; 0.571  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.724      ;
; 0.575  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                             ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.receive                                                      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.729      ;
; 0.577  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000111                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.728      ;
; 0.581  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.732      ;
; 0.583  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 0.739      ;
; 0.588  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.004      ; 0.744      ;
; 0.591  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.741      ;
; 0.594  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.746      ;
; 0.598  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000101                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.749      ;
; 0.600  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.750      ;
; 0.601  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.751      ;
; 0.602  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.002     ; 0.752      ;
; 0.604  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.000      ; 0.756      ;
; 0.607  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.760      ;
; 0.614  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]          ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.767      ;
; 0.616  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.769      ;
; 0.619  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.reg0000001                                                   ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.001     ; 0.770      ;
; 0.621  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle            ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]        ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.001      ; 0.774      ;
; 0.636  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.790      ;
; 0.645  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.799      ;
; 0.646  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; 0.002      ; 0.800      ;
; 0.650  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 0.000        ; -0.003     ; 0.799      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                                                                                                 ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.082 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.156      ; 0.367      ;
; 0.215  ; AN831:AN831|cnt[0]                                                                                           ; AN831:AN831|cnt[0]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; AN831:AN831|cnt[31]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.353  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.355  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[16]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.358  ; AN831:AN831|cnt[2]                                                                                           ; AN831:AN831|cnt[2]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[9]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[11]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[4]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[27]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[7]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[7]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[20]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[23]                                                                                          ; AN831:AN831|cnt[23]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[29]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.365  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[13]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; AN831:AN831|cnt[15]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[19]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[24]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; AN831:AN831|cnt[26]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[6]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[21]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[22]                                                                                          ; AN831:AN831|cnt[22]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; AN831:AN831|cnt[28]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; AN831:AN831|cnt[8]                                                                                           ; AN831:AN831|cnt[8]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; AN831:AN831|cnt[10]                                                                                          ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; AN831:AN831|cnt[12]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.418  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0] ; -0.500       ; 0.156      ; 0.367      ;
; 0.491  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.493  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; AN831:AN831|cnt[16]                                                                                          ; AN831:AN831|cnt[17]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.496  ; AN831:AN831|cnt[9]                                                                                           ; AN831:AN831|cnt[10]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; AN831:AN831|cnt[11]                                                                                          ; AN831:AN831|cnt[12]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|cnt[17]                                                                                          ; AN831:AN831|cnt[18]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497  ; AN831:AN831|cnt[4]                                                                                           ; AN831:AN831|cnt[5]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[2]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[3]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[18]                                                                                          ; AN831:AN831|cnt[19]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[25]                                                                                          ; AN831:AN831|cnt[26]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[28]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; AN831:AN831|cnt[27]                                                                                          ; AN831:AN831|cnt[28]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[31]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[30]                                                                                          ; AN831:AN831|cnt[31]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[29]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[30]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[29]                                                                                          ; AN831:AN831|cnt[30]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[4]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[5]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; AN831:AN831|cnt[20]                                                                                          ; AN831:AN831|cnt[21]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.503  ; AN831:AN831|cnt[13]                                                                                          ; AN831:AN831|cnt[14]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; AN831:AN831|cnt[14]                                                                                          ; AN831:AN831|cnt[15]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.655      ;
; 0.507  ; AN831:AN831|cnt[6]                                                                                           ; AN831:AN831|cnt[7]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507  ; AN831:AN831|cnt[5]                                                                                           ; AN831:AN831|cnt[6]                                                                                           ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[8]       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[9]       ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[25]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[26]      ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[27]      ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; AN831:AN831|cnt[24]                                                                                          ; AN831:AN831|cnt[25]                                                                                          ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_BCLK'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[7]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[6]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[8]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[9]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.397      ;
; 0.319 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.471      ;
; 0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[5]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[4]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 0.484      ;
; 0.329 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.483      ;
; 0.335 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.487      ;
; 0.358 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.523      ;
; 0.380 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.532      ;
; 0.399 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[40] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 0.554      ;
; 0.407 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.559      ;
; 0.412 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[38] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.561      ;
; 0.414 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.566      ;
; 0.416 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[37]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.569      ;
; 0.419 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.571      ;
; 0.420 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.572      ;
; 0.422 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.574      ;
; 0.423 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.575      ;
; 0.430 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[39] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 0.585      ;
; 0.437 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[43] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[44]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.005      ; 0.594      ;
; 0.439 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.591      ;
; 0.440 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.592      ;
; 0.444 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.596      ;
; 0.458 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[2]  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[3]                 ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.003     ; 0.607      ;
; 0.459 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[45] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.005     ; 0.606      ;
; 0.463 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.615      ;
; 0.492 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.644      ;
; 0.492 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.644      ;
; 0.492 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.644      ;
; 0.492 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.644      ;
; 0.492 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.644      ;
; 0.492 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.644      ;
; 0.492 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.644      ;
; 0.492 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data    ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.644      ;
; 0.496 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.648      ;
; 0.499 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[42] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 0.662      ;
; 0.511 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.663      ;
; 0.516 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[36]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.668      ;
; 0.518 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[35] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.670      ;
; 0.520 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.672      ;
; 0.529 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[29]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.004      ; 0.685      ;
; 0.531 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.683      ;
; 0.534 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.686      ;
; 0.537 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 0.692      ;
; 0.537 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[30] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 0.685      ;
; 0.539 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.690      ;
; 0.539 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.690      ;
; 0.542 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[32]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 0.691      ;
; 0.544 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[31] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 0.692      ;
; 0.546 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.698      ;
; 0.549 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.001     ; 0.700      ;
; 0.561 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[34]                ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 0.709      ;
; 0.565 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[33] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.004     ; 0.713      ;
; 0.566 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.718      ;
; 0.569 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.721      ;
; 0.577 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.729      ;
; 0.578 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.730      ;
; 0.581 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.733      ;
; 0.601 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.753      ;
; 0.610 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|state.receive_data                   ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.762      ;
; 0.613 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.765      ;
; 0.616 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.768      ;
; 0.631 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[46] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.007      ; 0.790      ;
; 0.636 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.788      ;
; 0.638 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]     ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.790      ;
; 0.646 ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[41] ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.003      ; 0.801      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AN831:AN831|out_page_sample_available'                                                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.242 ; mTransmitter:mTransmitter|data_buff[1][6] ; mTransmitter:mTransmitter|data_buff[2][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mTransmitter:mTransmitter|data_buff[3][4] ; mTransmitter:mTransmitter|data_buff[4][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mTransmitter:mTransmitter|data_buff[5][6] ; mTransmitter:mTransmitter|data_buff[6][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mTransmitter:mTransmitter|data_buff[1][3] ; mTransmitter:mTransmitter|data_buff[2][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mTransmitter:mTransmitter|data_buff[5][4] ; mTransmitter:mTransmitter|data_buff[6][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; mTransmitter:mTransmitter|data_buff[1][0] ; mTransmitter:mTransmitter|data_buff[2][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; mTransmitter:mTransmitter|data_buff[4][4] ; mTransmitter:mTransmitter|data_buff[5][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mTransmitter:mTransmitter|data_buff[5][7] ; mTransmitter:mTransmitter|data_buff[6][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mTransmitter:mTransmitter|data_buff[2][3] ; mTransmitter:mTransmitter|data_buff[3][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; mTransmitter:mTransmitter|data_buff[5][0] ; mTransmitter:mTransmitter|data_buff[6][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; mTransmitter:mTransmitter|data_buff[2][7] ; mTransmitter:mTransmitter|data_buff[3][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; mTransmitter:mTransmitter|data_buff[5][3] ; mTransmitter:mTransmitter|data_buff[6][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; mTransmitter:mTransmitter|data_buff[2][6] ; mTransmitter:mTransmitter|data_buff[3][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; mTransmitter:mTransmitter|data_buff[5][5] ; mTransmitter:mTransmitter|data_buff[6][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; mTransmitter:mTransmitter|data_buff[0][7] ; mTransmitter:mTransmitter|data_buff[1][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; mTransmitter:mTransmitter|data_buff[2][0] ; mTransmitter:mTransmitter|data_buff[3][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; mTransmitter:mTransmitter|data_buff[5][2] ; mTransmitter:mTransmitter|data_buff[6][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.403      ;
; 0.304 ; mTransmitter:mTransmitter|data_buff[2][5] ; mTransmitter:mTransmitter|data_buff[3][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.002      ; 0.458      ;
; 0.325 ; mTransmitter:mTransmitter|data_buff[1][5] ; mTransmitter:mTransmitter|data_buff[2][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mTransmitter:mTransmitter|data_buff[3][2] ; mTransmitter:mTransmitter|data_buff[4][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.477      ;
; 0.329 ; mTransmitter:mTransmitter|data_buff[6][4] ; mTransmitter:mTransmitter|data_buff[7][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; mTransmitter:mTransmitter|data_buff[0][2] ; mTransmitter:mTransmitter|data_buff[1][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; mTransmitter:mTransmitter|data_buff[0][0] ; mTransmitter:mTransmitter|data_buff[1][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; mTransmitter:mTransmitter|data_buff[5][1] ; mTransmitter:mTransmitter|data_buff[6][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; mTransmitter:mTransmitter|data_buff[0][3] ; mTransmitter:mTransmitter|data_buff[1][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[3][6] ; mTransmitter:mTransmitter|data_buff[4][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[6][6] ; mTransmitter:mTransmitter|data_buff[7][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[3][5] ; mTransmitter:mTransmitter|data_buff[4][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[3][3] ; mTransmitter:mTransmitter|data_buff[4][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[6][3] ; mTransmitter:mTransmitter|data_buff[7][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; mTransmitter:mTransmitter|data_buff[6][2] ; mTransmitter:mTransmitter|data_buff[7][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; mTransmitter:mTransmitter|data_buff[6][5] ; mTransmitter:mTransmitter|data_buff[7][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; mTransmitter:mTransmitter|data_buff[3][0] ; mTransmitter:mTransmitter|data_buff[4][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[0][4] ; mTransmitter:mTransmitter|data_buff[1][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[1][4] ; mTransmitter:mTransmitter|data_buff[2][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[3][7] ; mTransmitter:mTransmitter|data_buff[4][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[6][7] ; mTransmitter:mTransmitter|data_buff[7][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; mTransmitter:mTransmitter|data_buff[2][2] ; mTransmitter:mTransmitter|data_buff[3][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; mTransmitter:mTransmitter|data_buff[0][6] ; mTransmitter:mTransmitter|data_buff[1][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; mTransmitter:mTransmitter|data_buff[1][7] ; mTransmitter:mTransmitter|data_buff[2][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; mTransmitter:mTransmitter|data_buff[4][7] ; mTransmitter:mTransmitter|data_buff[5][7] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; mTransmitter:mTransmitter|data_buff[3][1] ; mTransmitter:mTransmitter|data_buff[4][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.487      ;
; 0.337 ; mTransmitter:mTransmitter|data_buff[2][4] ; mTransmitter:mTransmitter|data_buff[3][4] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; mTransmitter:mTransmitter|data_buff[4][1] ; mTransmitter:mTransmitter|data_buff[5][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.490      ;
; 0.339 ; mTransmitter:mTransmitter|data_buff[6][0] ; mTransmitter:mTransmitter|data_buff[7][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.491      ;
; 0.339 ; mTransmitter:mTransmitter|data_buff[1][1] ; mTransmitter:mTransmitter|data_buff[2][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.491      ;
; 0.404 ; mTransmitter:mTransmitter|data_buff[4][2] ; mTransmitter:mTransmitter|data_buff[5][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.556      ;
; 0.406 ; mTransmitter:mTransmitter|data_buff[4][5] ; mTransmitter:mTransmitter|data_buff[5][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.558      ;
; 0.409 ; mTransmitter:mTransmitter|data_buff[4][6] ; mTransmitter:mTransmitter|data_buff[5][6] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; mTransmitter:mTransmitter|data_buff[2][1] ; mTransmitter:mTransmitter|data_buff[3][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.562      ;
; 0.412 ; mTransmitter:mTransmitter|data_buff[0][1] ; mTransmitter:mTransmitter|data_buff[1][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.564      ;
; 0.414 ; mTransmitter:mTransmitter|data_buff[1][2] ; mTransmitter:mTransmitter|data_buff[2][2] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.566      ;
; 0.421 ; mTransmitter:mTransmitter|data_buff[4][0] ; mTransmitter:mTransmitter|data_buff[5][0] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.573      ;
; 0.421 ; mTransmitter:mTransmitter|data_buff[4][3] ; mTransmitter:mTransmitter|data_buff[5][3] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.573      ;
; 0.427 ; mTransmitter:mTransmitter|data_buff[6][1] ; mTransmitter:mTransmitter|data_buff[7][1] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.579      ;
; 0.536 ; mTransmitter:mTransmitter|data_buff[0][5] ; mTransmitter:mTransmitter|data_buff[1][5] ; AN831:AN831|out_page_sample_available ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.000      ; 0.688      ;
; 0.561 ; AN831:AN831|out_page[6]                   ; mTransmitter:mTransmitter|data_buff[0][6] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.371      ; 1.084      ;
; 0.569 ; AN831:AN831|out_page[7]                   ; mTransmitter:mTransmitter|data_buff[0][7] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.375      ; 1.096      ;
; 0.578 ; AN831:AN831|out_page[1]                   ; mTransmitter:mTransmitter|data_buff[0][1] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.369      ; 1.099      ;
; 0.667 ; AN831:AN831|out_page[0]                   ; mTransmitter:mTransmitter|data_buff[0][0] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.367      ; 1.186      ;
; 0.674 ; AN831:AN831|out_page[2]                   ; mTransmitter:mTransmitter|data_buff[0][2] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.358      ; 1.184      ;
; 0.681 ; AN831:AN831|out_page[3]                   ; mTransmitter:mTransmitter|data_buff[0][3] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.360      ; 1.193      ;
; 0.709 ; AN831:AN831|out_page[5]                   ; mTransmitter:mTransmitter|data_buff[0][5] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.359      ; 1.220      ;
; 0.791 ; AN831:AN831|out_page[4]                   ; mTransmitter:mTransmitter|data_buff[0][4] ; iCLK_100                              ; AN831:AN831|out_page_sample_available ; 0.000        ; 0.365      ; 1.308      ;
+-------+-------------------------------------------+-------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mTransmitter:mTransmitter|current_state.finish'                                                                                                                                                               ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock                          ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.274 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.403      ; 0.677      ;
; 0.352 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.402      ; 0.754      ;
; 0.398 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.401      ; 0.799      ;
; 0.447 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.403      ; 0.850      ;
; 0.509 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.480      ; 0.989      ;
; 0.512 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.399      ; 0.911      ;
; 0.522 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.413      ; 0.935      ;
; 0.531 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.480      ; 1.011      ;
; 0.566 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.396      ; 0.962      ;
; 0.568 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.399      ; 0.967      ;
; 0.574 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.413      ; 0.987      ;
; 0.582 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.397      ; 0.979      ;
; 0.587 ; mTransmitter:mTransmitter|current_state.start ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.392      ; 0.979      ;
; 0.597 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.412      ; 1.009      ;
; 0.604 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.413      ; 1.017      ;
; 0.631 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.396      ; 1.027      ;
; 0.692 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[3] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.396      ; 1.088      ;
; 0.704 ; mTransmitter:mTransmitter|current_state.send  ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.392      ; 1.096      ;
; 0.714 ; mTransmitter:mTransmitter|data_buff[7][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.001      ; 0.715      ;
; 0.719 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.401      ; 1.120      ;
; 0.723 ; mTransmitter:mTransmitter|data_buff[3][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.008      ; 0.731      ;
; 0.730 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.398      ; 1.128      ;
; 0.734 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.402      ; 1.136      ;
; 0.735 ; mTransmitter:mTransmitter|data_buff[1][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 0.745      ;
; 0.742 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.412      ; 1.154      ;
; 0.771 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[2] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.401      ; 1.172      ;
; 0.772 ; mTransmitter:mTransmitter|data_buff[7][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.008      ; 0.780      ;
; 0.782 ; mTransmitter:mTransmitter|data_buff[7][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 0.792      ;
; 0.785 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.479      ; 1.264      ;
; 0.824 ; mTransmitter:mTransmitter|data_buff[1][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.001      ; 0.825      ;
; 0.836 ; mTransmitter:mTransmitter|data_buff[7][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.075      ; 0.911      ;
; 0.837 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.391      ; 1.228      ;
; 0.853 ; mTransmitter:mTransmitter|y_counter[2]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.412      ; 1.265      ;
; 0.875 ; mTransmitter:mTransmitter|data_buff[6][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.001      ; 0.876      ;
; 0.876 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.479      ; 1.355      ;
; 0.880 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[1] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.479      ; 1.359      ;
; 0.880 ; mTransmitter:mTransmitter|data_buff[7][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.005     ; 0.875      ;
; 0.884 ; mTransmitter:mTransmitter|data_buff[7][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.008     ; 0.876      ;
; 0.885 ; mTransmitter:mTransmitter|data_buff[4][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.001      ; 0.886      ;
; 0.891 ; mTransmitter:mTransmitter|data_buff[3][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.075      ; 0.966      ;
; 0.896 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[0] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.412      ; 1.308      ;
; 0.901 ; mTransmitter:mTransmitter|data_buff[7][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 0.911      ;
; 0.905 ; mTransmitter:mTransmitter|data_buff[3][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.001      ; 0.906      ;
; 0.906 ; mTransmitter:mTransmitter|data_buff[7][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.007      ; 0.913      ;
; 0.916 ; mTransmitter:mTransmitter|data_buff[1][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.005     ; 0.911      ;
; 0.922 ; mTransmitter:mTransmitter|data_buff[5][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.001      ; 0.923      ;
; 0.928 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.412      ; 1.340      ;
; 0.928 ; mTransmitter:mTransmitter|data_buff[3][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.008     ; 0.920      ;
; 0.933 ; mTransmitter:mTransmitter|data_buff[6][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.008      ; 0.941      ;
; 0.943 ; mTransmitter:mTransmitter|data_buff[1][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 0.953      ;
; 0.945 ; mTransmitter:mTransmitter|data_buff[4][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.008      ; 0.953      ;
; 0.950 ; mTransmitter:mTransmitter|data_buff[6][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 0.960      ;
; 0.950 ; mTransmitter:mTransmitter|data_buff[4][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 0.960      ;
; 0.951 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[6] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.412      ; 1.363      ;
; 0.956 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.402      ; 1.358      ;
; 0.959 ; mTransmitter:mTransmitter|data_buff[1][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.009      ; 0.968      ;
; 0.961 ; mTransmitter:mTransmitter|data_buff[3][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 0.971      ;
; 0.969 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.398      ; 1.367      ;
; 0.969 ; mTransmitter:mTransmitter|data_buff[0][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.008      ; 0.977      ;
; 0.969 ; mTransmitter:mTransmitter|data_buff[1][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.075      ; 1.044      ;
; 0.975 ; mTransmitter:mTransmitter|data_buff[0][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.075      ; 1.050      ;
; 0.977 ; mTransmitter:mTransmitter|data_buff[5][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.008      ; 0.985      ;
; 0.978 ; mTransmitter:mTransmitter|data_buff[0][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 0.988      ;
; 0.978 ; mTransmitter:mTransmitter|data_buff[2][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.008     ; 0.970      ;
; 0.984 ; mTransmitter:mTransmitter|data_buff[5][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 0.994      ;
; 0.998 ; mTransmitter:mTransmitter|data_buff[2][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.008      ; 1.006      ;
; 1.010 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.391      ; 1.401      ;
; 1.011 ; mTransmitter:mTransmitter|data_buff[2][0]     ; mTransmitter:mTransmitter|data_out[0] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 1.021      ;
; 1.027 ; mTransmitter:mTransmitter|y_counter[0]        ; mTransmitter:mTransmitter|data_out[7] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.398      ; 1.425      ;
; 1.028 ; mTransmitter:mTransmitter|data_buff[2][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.001      ; 1.029      ;
; 1.036 ; mTransmitter:mTransmitter|data_buff[6][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.008     ; 1.028      ;
; 1.038 ; mTransmitter:mTransmitter|data_buff[6][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.005     ; 1.033      ;
; 1.040 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[4] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.391      ; 1.431      ;
; 1.051 ; mTransmitter:mTransmitter|data_buff[1][2]     ; mTransmitter:mTransmitter|data_out[2] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.008      ; 1.059      ;
; 1.051 ; mTransmitter:mTransmitter|data_buff[6][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 1.061      ;
; 1.055 ; mTransmitter:mTransmitter|y_counter[1]        ; mTransmitter:mTransmitter|data_out[5] ; iCLK_11MHz                            ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.402      ; 1.457      ;
; 1.056 ; mTransmitter:mTransmitter|data_buff[6][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.007      ; 1.063      ;
; 1.066 ; mTransmitter:mTransmitter|data_buff[3][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.005     ; 1.061      ;
; 1.073 ; mTransmitter:mTransmitter|data_buff[4][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 1.083      ;
; 1.075 ; mTransmitter:mTransmitter|data_buff[4][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.007      ; 1.082      ;
; 1.077 ; mTransmitter:mTransmitter|data_buff[5][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.008     ; 1.069      ;
; 1.080 ; mTransmitter:mTransmitter|data_buff[0][3]     ; mTransmitter:mTransmitter|data_out[3] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.001      ; 1.081      ;
; 1.081 ; mTransmitter:mTransmitter|data_buff[6][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.075      ; 1.156      ;
; 1.084 ; mTransmitter:mTransmitter|data_buff[0][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.008     ; 1.076      ;
; 1.091 ; mTransmitter:mTransmitter|data_buff[4][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.075      ; 1.166      ;
; 1.107 ; mTransmitter:mTransmitter|data_buff[3][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 1.117      ;
; 1.107 ; mTransmitter:mTransmitter|data_buff[5][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 1.117      ;
; 1.107 ; mTransmitter:mTransmitter|data_buff[5][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.007      ; 1.114      ;
; 1.132 ; mTransmitter:mTransmitter|data_buff[4][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.008     ; 1.124      ;
; 1.139 ; mTransmitter:mTransmitter|data_buff[1][7]     ; mTransmitter:mTransmitter|data_out[7] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.008     ; 1.131      ;
; 1.152 ; mTransmitter:mTransmitter|data_buff[2][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.005     ; 1.147      ;
; 1.156 ; mTransmitter:mTransmitter|data_buff[5][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.075      ; 1.231      ;
; 1.187 ; mTransmitter:mTransmitter|data_buff[0][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 1.197      ;
; 1.190 ; mTransmitter:mTransmitter|data_buff[2][1]     ; mTransmitter:mTransmitter|data_out[1] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.075      ; 1.265      ;
; 1.193 ; mTransmitter:mTransmitter|data_buff[5][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.005     ; 1.188      ;
; 1.194 ; mTransmitter:mTransmitter|data_buff[2][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.009      ; 1.203      ;
; 1.221 ; mTransmitter:mTransmitter|data_buff[2][6]     ; mTransmitter:mTransmitter|data_out[6] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.010      ; 1.231      ;
; 1.222 ; mTransmitter:mTransmitter|data_buff[0][5]     ; mTransmitter:mTransmitter|data_out[5] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; 0.009      ; 1.231      ;
; 1.223 ; mTransmitter:mTransmitter|data_buff[0][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.005     ; 1.218      ;
; 1.274 ; mTransmitter:mTransmitter|data_buff[4][4]     ; mTransmitter:mTransmitter|data_out[4] ; AN831:AN831|out_page_sample_available ; mTransmitter:mTransmitter|current_state.finish ; 0.000        ; -0.005     ; 1.269      ;
+-------+-----------------------------------------------+---------------------------------------+---------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                                                                                         ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                        ; Launch Clock                                   ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.583 ; mTransmitter:mTransmitter|data_out[0] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.085      ; 0.168      ;
; 0.585 ; mTransmitter:mTransmitter|data_out[6] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.085      ; 0.170      ;
; 0.586 ; mTransmitter:mTransmitter|data_out[4] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.084      ; 0.170      ;
; 0.587 ; mTransmitter:mTransmitter|data_out[5] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.084      ; 0.171      ;
; 0.588 ; mTransmitter:mTransmitter|data_out[2] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.086      ; 0.174      ;
; 0.589 ; mTransmitter:mTransmitter|data_out[3] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.083      ; 0.172      ;
; 0.649 ; mTransmitter:mTransmitter|data_out[7] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.024      ; 0.173      ;
; 0.654 ; mTransmitter:mTransmitter|data_out[1] ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1] ; mTransmitter:mTransmitter|current_state.finish ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; -0.500       ; 0.016      ; 0.170      ;
+-------+---------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_11MHz'                                                                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; iCLK_11MHz ; Rise       ; iCLK_11MHz                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.finish            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.idle              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.send              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|current_state.start             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.finish ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.idle   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.send   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[15]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[16]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[17]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[18]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[19]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[20]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[21]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[22]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[23]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[24]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[25]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[26]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[27]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[28]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[29]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[30]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[31]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|data_counter[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[13]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[14]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[15]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[16]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[17]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; iCLK_11MHz ; Rise       ; mTransmitter:mTransmitter|mTXD:txd|ticker[18]             ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_BCLK'                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|bits_remaining[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|left_channel_sample_from_adc_int[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[10]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[11]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[12]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[13]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[14]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[15]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[16]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[17]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[18]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[19]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[20]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[21]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[22]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[23]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[24]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[25]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[26]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[27]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|dsp_slave_reader:DSP_SLAVE_READER_INSTANCE|received_data_int[28]                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|out_page_sample_available'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[0][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[1][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[2][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[3][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[4][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[5][7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|out_page_sample_available ; Rise       ; mTransmitter:mTransmitter|data_buff[6][1] ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                        ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte1[4]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[0]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[1]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[2]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[3]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_byte2[6]                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|address_int[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|bits_remaining[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte1_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[0]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[1]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[2]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[3]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[4]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[5]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[6]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|byte2_int[7]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~en              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|i2c_sdat~reg0            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_address        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.ack_byte2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.idle               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_address       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte1         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_byte2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.send_write_bit     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.start_signal       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|state.stop_signal        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|trans_clk_enabled_int    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_master_writer:I2C_MASTER_WRITER_INSTANCE|transmission_ongoing_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_transmission_start                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|state.idle                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|current_state.finish'                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[0]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[1]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[2]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[3]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[4]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[5]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[6]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter:mTransmitter|data_out[7]              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|current_state.finish~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[0]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[1]|datab                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[2]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[3]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[4]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[5]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[6]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|current_state.finish ; Rise       ; mTransmitter|data_out[7]|datac                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start'                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[1]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[2]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[3]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[4]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[5]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[6]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|data_buf[7]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start|regout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|TX_current_stat.start~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[0]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[1]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[2]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[3]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[4]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[5]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[6]|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start ; Rise       ; mTransmitter|txd|data_buf[7]|datac                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_100'                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[0]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[10]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[11]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[12]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[13]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[14]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[15]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[16]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[17]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[18]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[19]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[1]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[20]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[21]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[22]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[23]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[24]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[25]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[26]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[27]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[28]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[29]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[2]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[30]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[31]            ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[3]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[4]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[5]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[6]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[7]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[8]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|count_value[9]             ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[0]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[1]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[2]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[3]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[4]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[5]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[6]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page[7]                ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|out_page_sample_available  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831:AN831|state.available            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|clk[0]   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|c0|altpll_component|pll|inclk[0] ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[0]|clk               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[10]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[11]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[12]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[13]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; iCLK_100 ; Rise       ; AN831|count_value[14]|clk              ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AN831|c0|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[0]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[10]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[11]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[12]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[13]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[14]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[15]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[16]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[17]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[18]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[19]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[1]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[20]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[21]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[22]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[23]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[24]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[25]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[26]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[27]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[28]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[29]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[2]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[30]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[31]                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[3]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[4]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[5]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[6]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[7]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[8]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|cnt[9]                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[0]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[10]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[11]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[12]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[13]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[14]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[15]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[16]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[17]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[18]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[19]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[1]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[20]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[21]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[22]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[23]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; AN831|c0|altpll_component|pll|clk[0] ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|count[24]      ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; -0.618 ; -0.618 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; -0.765 ; -0.765 ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.738 ; 0.738 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 0.885 ; 0.885 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 4.129 ; 4.129 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.831 ; 3.831 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 2.502 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 6.450 ; 6.450 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 6.684 ; 6.684 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 2.502 ; 4.129 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.831 ; 3.831 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 2.502 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 4.438 ; 4.438 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 5.991 ; 5.991 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.800 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.800 ;      ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                                                                                                                         ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.800     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.800     ;           ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
+-----------+--------------------------------------------------------------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                                                                         ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                              ; -6.786    ; -3.101   ; N/A      ; N/A     ; -1.941              ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -3.333    ; -1.011   ; N/A      ; N/A     ; -0.742              ;
;  AN831:AN831|out_page_sample_available                                                                        ; -1.038    ; 0.242    ; N/A      ; N/A     ; -0.742              ;
;  AN831|c0|altpll_component|pll|clk[0]                                                                         ; 0.362     ; -0.128   ; N/A      ; N/A     ; 8.758               ;
;  AUD_BCLK                                                                                                     ; -3.122    ; 0.215    ; N/A      ; N/A     ; -1.941              ;
;  iCLK_100                                                                                                     ; -6.786    ; -3.101   ; N/A      ; N/A     ; 3.758               ;
;  iCLK_11MHz                                                                                                   ; -5.782    ; -2.435   ; N/A      ; N/A     ; -1.941              ;
;  mTransmitter:mTransmitter|current_state.finish                                                               ; -4.274    ; 0.217    ; N/A      ; N/A     ; 0.500               ;
;  mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; -2.874    ; 0.583    ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                               ; -1013.477 ; -100.803 ; 0.0      ; 0.0     ; -469.858            ;
;  AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; -163.391  ; -2.021   ; N/A      ; N/A     ; -92.008             ;
;  AN831:AN831|out_page_sample_available                                                                        ; -16.958   ; 0.000    ; N/A      ; N/A     ; -94.976             ;
;  AN831|c0|altpll_component|pll|clk[0]                                                                         ; 0.000     ; -0.128   ; N/A      ; N/A     ; 0.000               ;
;  AUD_BCLK                                                                                                     ; -214.549  ; 0.000    ; N/A      ; N/A     ; -116.209            ;
;  iCLK_100                                                                                                     ; -53.505   ; -3.101   ; N/A      ; N/A     ; 0.000               ;
;  iCLK_11MHz                                                                                                   ; -516.854  ; -97.291  ; N/A      ; N/A     ; -166.665            ;
;  mTransmitter:mTransmitter|current_state.finish                                                               ; -30.694   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; -17.526   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; -0.135 ; -0.135 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; -0.765 ; -0.765 ; Rise       ; AUD_BCLK        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; AUD_ADCLRCK ; AUD_BCLK   ; 0.738 ; 0.738 ; Rise       ; AUD_BCLK        ;
; iAUD_ADCDAT ; AUD_BCLK   ; 1.093 ; 1.093 ; Rise       ; AUD_BCLK        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 9.370  ; 9.370  ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 8.445  ; 8.445  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;        ; 6.291  ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 16.742 ; 16.742 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 18.108 ; 18.108 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 2.502 ; 4.129 ; Rise       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; I2C_SDAT  ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 3.831 ; 3.831 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; oI2C_SCLK ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;       ; 2.502 ; Fall       ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ;
; tx_out    ; iCLK_11MHz                                                                                                   ; 4.438 ; 4.438 ; Rise       ; iCLK_11MHz                                                                                                   ;
; tx_out    ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 5.991 ; 5.991 ; Fall       ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 189      ; 34       ; 37       ; 367      ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 2        ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; AN831:AN831|out_page_sample_available                                                                        ; 56       ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                     ; AN831:AN831|out_page_sample_available                                                                        ; 8        ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 1        ; 1        ; 0        ; 0        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 2904     ; 0        ; 0        ; 0        ;
; AUD_BCLK                                                                                                     ; AUD_BCLK                                                                                                     ; 727      ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; iCLK_11MHz                                                                                                   ; 44       ; 44       ; 0        ; 0        ;
; iCLK_11MHz                                                                                                   ; iCLK_11MHz                                                                                                   ; 5564     ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; iCLK_11MHz                                                                                                   ; 70       ; 70       ; 0        ; 0        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; iCLK_11MHz                                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; iCLK_100                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; AUD_BCLK                                                                                                     ; iCLK_100                                                                                                     ; 2857     ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                     ; iCLK_100                                                                                                     ; 1906     ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; mTransmitter:mTransmitter|current_state.finish                                                               ; 64       ; 0        ; 0        ; 0        ;
; iCLK_11MHz                                                                                                   ; mTransmitter:mTransmitter|current_state.finish                                                               ; 74       ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0        ; 0        ; 8        ; 0        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 189      ; 34       ; 37       ; 367      ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; 2        ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; AN831:AN831|out_page_sample_available                                                                        ; 56       ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                     ; AN831:AN831|out_page_sample_available                                                                        ; 8        ; 0        ; 0        ; 0        ;
; AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 1        ; 1        ; 0        ; 0        ;
; AN831|c0|altpll_component|pll|clk[0]                                                                         ; AN831|c0|altpll_component|pll|clk[0]                                                                         ; 2904     ; 0        ; 0        ; 0        ;
; AUD_BCLK                                                                                                     ; AUD_BCLK                                                                                                     ; 727      ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; iCLK_11MHz                                                                                                   ; 44       ; 44       ; 0        ; 0        ;
; iCLK_11MHz                                                                                                   ; iCLK_11MHz                                                                                                   ; 5564     ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; iCLK_11MHz                                                                                                   ; 70       ; 70       ; 0        ; 0        ;
; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; iCLK_11MHz                                                                                                   ; 1        ; 1        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; iCLK_100                                                                                                     ; 1        ; 1        ; 0        ; 0        ;
; AUD_BCLK                                                                                                     ; iCLK_100                                                                                                     ; 2857     ; 0        ; 0        ; 0        ;
; iCLK_100                                                                                                     ; iCLK_100                                                                                                     ; 1906     ; 0        ; 0        ; 0        ;
; AN831:AN831|out_page_sample_available                                                                        ; mTransmitter:mTransmitter|current_state.finish                                                               ; 64       ; 0        ; 0        ; 0        ;
; iCLK_11MHz                                                                                                   ; mTransmitter:mTransmitter|current_state.finish                                                               ; 74       ; 0        ; 0        ; 0        ;
; mTransmitter:mTransmitter|current_state.finish                                                               ; mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start                                                     ; 0        ; 0        ; 8        ; 0        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 18 19:32:35 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name iCLK_100 iCLK_100
    Info (332110): create_generated_clock -source {AN831|c0|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {AN831|c0|altpll_component|pll|clk[0]} {AN831|c0|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name iCLK_11MHz iCLK_11MHz
    Info (332105): create_clock -period 1.000 -name AUD_BCLK AUD_BCLK
    Info (332105): create_clock -period 1.000 -name mTransmitter:mTransmitter|current_state.finish mTransmitter:mTransmitter|current_state.finish
    Info (332105): create_clock -period 1.000 -name mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start
    Info (332105): create_clock -period 1.000 -name AN831:AN831|out_page_sample_available AN831:AN831|out_page_sample_available
    Info (332105): create_clock -period 1.000 -name AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.786       -53.505 iCLK_100 
    Info (332119):    -5.782      -516.854 iCLK_11MHz 
    Info (332119):    -4.274       -30.694 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):    -3.333      -163.391 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -3.122      -214.549 AUD_BCLK 
    Info (332119):    -2.874       -17.526 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):    -1.038       -16.958 AN831:AN831|out_page_sample_available 
    Info (332119):     0.362         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -3.101
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.101        -3.101 iCLK_100 
    Info (332119):    -2.435       -62.463 iCLK_11MHz 
    Info (332119):    -1.011        -2.021 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.128        -0.128 AN831|c0|altpll_component|pll|clk[0] 
    Info (332119):     0.217         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.499         0.000 AUD_BCLK 
    Info (332119):     0.747         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.841         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941      -166.665 iCLK_11MHz 
    Info (332119):    -1.941      -116.209 AUD_BCLK 
    Info (332119):    -0.742       -94.976 AN831:AN831|out_page_sample_available 
    Info (332119):    -0.742       -92.008 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     3.758         0.000 iCLK_100 
    Info (332119):     8.758         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.583
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.583       -12.294 iCLK_100 
    Info (332119):    -1.209       -95.484 iCLK_11MHz 
    Info (332119):    -0.689        -4.536 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):    -0.558       -22.439 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.463        -2.132 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):    -0.389       -21.612 AUD_BCLK 
    Info (332119):     0.089         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.462         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.680        -1.680 iCLK_100 
    Info (332119):    -1.547       -97.291 iCLK_11MHz 
    Info (332119):    -0.879        -1.750 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):    -0.082        -0.082 AN831|c0|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 AUD_BCLK 
    Info (332119):     0.242         0.000 AN831:AN831|out_page_sample_available 
    Info (332119):     0.274         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.583         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380      -112.380 iCLK_11MHz 
    Info (332119):    -1.380       -78.380 AUD_BCLK 
    Info (332119):    -0.500       -64.000 AN831:AN831|out_page_sample_available 
    Info (332119):    -0.500       -62.000 AN831:AN831|mw8731_controller:MW8731_CONTROLLER1|i2c_clk_prescaler:I2C_CLK_PRESCALER_INSTANCE|clk_100kHz_int 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|current_state.finish 
    Info (332119):     0.500         0.000 mTransmitter:mTransmitter|mTXD:txd|TX_current_stat.start 
    Info (332119):     4.000         0.000 iCLK_100 
    Info (332119):     9.000         0.000 AN831|c0|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4683 megabytes
    Info: Processing ended: Mon May 18 19:32:38 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


