ERROR!  Implicit .* port list item found in block that is specified to not allow SystemVerilog syntax,   file: gen40.v, line: 5, col: 8
ERROR!  Error in parsing design
