$date
	Sat Feb  3 10:04:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bio_tb $end
$var wire 1 ! bio $end
$var wire 1 " dout1 $end
$var wire 1 # dout0 $end
$var reg 1 $ din0 $end
$var reg 1 % din1 $end
$var reg 1 & en0 $end
$var reg 1 ' en1 $end
$scope module b1 $end
$var wire 1 ! bio $end
$var wire 1 $ din $end
$var wire 1 # dout $end
$var wire 1 & en $end
$upscope $end
$scope module b2 $end
$var wire 1 ! bio $end
$var wire 1 % din $end
$var wire 1 " dout $end
$var wire 1 ' en $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
1&
0%
0$
0#
0"
0!
$end
#48
1#
1"
1!
1$
#97
1%
#105
0#
0"
0!
0$
#162
1#
1"
1!
1$
#184
0%
#209
1%
#219
0#
0"
0!
0$
#280
1#
1"
1!
1$
#291
0%
#309
0#
0"
0!
1%
0$
#338
0%
#350
1%
#406
1#
1"
1!
1$
#432
0#
0"
0!
0$
#439
0%
#461
1%
#529
1#
1"
1!
1$
#546
0%
#584
0#
0"
0!
0$
#623
1#
1"
1!
1$
#640
1%
#690
0%
#709
0#
0"
0!
0$
#758
1%
#762
1#
1"
1!
1$
#842
0%
#855
0#
0"
0!
0$
#871
1%
#894
0%
#944
1#
1"
1!
1$
#972
0#
0"
0!
0$
#984
1%
#998
0%
#1000
0&
1'
#1008
1$
#1019
1#
1"
1!
1%
#1030
0$
#1050
0#
0"
0!
0%
#1091
1$
#1133
1#
1"
1!
1%
#1146
0$
#1184
1$
#1218
0#
0"
0!
0%
#1266
0$
#1299
1#
1"
1!
1%
#1345
1$
#1346
0#
0"
0!
0%
#1412
1#
1"
1!
1%
#1415
0$
#1420
0#
0"
0!
0%
#1421
1$
#1450
1#
1"
1!
1%
#1454
0#
0"
0!
0%
#1478
0$
#1494
1#
1"
1!
1%
#1521
0#
0"
0!
0%
#1527
1$
#1553
0$
#1587
1#
1"
1!
1%
#1639
1$
#1651
0#
0"
0!
0%
#1654
1#
1"
1!
1%
#1687
0#
0"
0!
0%
#1728
1#
1"
1!
1%
#1733
0$
#1803
0#
0"
0!
0%
#1824
1$
#1866
0$
#1867
1$
#1897
1#
1"
1!
1%
#1920
0$
#1954
1$
#1958
0#
0"
0!
0%
#2000
