v 20121123 2
C 40000 40000 0 0 0 title-B.sym
C 55750 43500 1 90 0 stm32f103rx.sym
{
T 40350 49100 5 10 1 1 90 6 1
refdes=IC1
T 40150 43900 5 10 0 0 90 0 1
device=STM32F103Rx
T 39950 43900 5 10 0 0 90 0 1
footprint=LQFP64_10
}
T 51650 40900 9 10 1 0 0 0 1
Battery Management System Interconnect
T 54200 40100 9 10 1 0 0 0 1
K. Sarkies 24/12/2013
T 50400 40100 9 10 1 0 0 0 1
3
T 52000 40100 9 10 1 0 0 0 1
3
C 53950 50800 1 270 0 input-2.sym
{
T 54150 50800 5 10 0 0 270 0 1
net=PC11:1
T 54650 50200 5 10 0 0 270 0 1
device=none
T 54050 50300 5 10 1 1 270 7 1
value=PC11
}
C 53550 50800 1 270 0 input-2.sym
{
T 53750 50800 5 10 0 0 270 0 1
net=PC10:1
T 54250 50200 5 10 0 0 270 0 1
device=none
T 53650 50300 5 10 1 1 270 7 1
value=PC10
}
C 53150 50800 1 270 0 input-2.sym
{
T 53350 50800 5 10 0 0 270 0 1
net=PC9:1
T 53850 50200 5 10 0 0 270 0 1
device=none
T 53250 50300 5 10 1 1 270 7 1
value=PC9
}
C 52750 50800 1 270 0 input-2.sym
{
T 52950 50800 5 10 0 0 270 0 1
net=PC8:1
T 53450 50200 5 10 0 0 270 0 1
device=none
T 52850 50300 5 10 1 1 270 7 1
value=PC8
}
C 53350 42200 1 90 0 input-2.sym
{
T 53150 42200 5 10 0 0 90 0 1
net=PC3:1
T 52650 42800 5 10 0 0 90 0 1
device=none
T 53250 42700 5 10 1 1 90 7 1
value=PC3
}
C 52950 42200 1 90 0 input-2.sym
{
T 52750 42200 5 10 0 0 90 0 1
net=PC2:1
T 52250 42800 5 10 0 0 90 0 1
device=none
T 52850 42700 5 10 1 1 90 7 1
value=PC2
}
C 52550 42200 1 90 0 input-2.sym
{
T 52350 42200 5 10 0 0 90 0 1
net=PC1:1
T 51850 42800 5 10 0 0 90 0 1
device=none
T 52450 42700 5 10 1 1 90 7 1
value=PC1
}
C 52150 42200 1 90 0 input-2.sym
{
T 51950 42200 5 10 0 0 90 0 1
net=PC0:1
T 51450 42800 5 10 0 0 90 0 1
device=none
T 52050 42700 5 10 1 1 90 7 1
value=PC0
}
C 53550 43600 1 270 0 output-2.sym
{
T 53750 42700 5 10 0 0 270 0 1
net=PC4:1
T 54250 43400 5 10 0 0 270 0 1
device=none
T 53650 42700 5 10 1 1 270 1 1
value=PC4
}
C 53950 43600 1 270 0 output-2.sym
{
T 54150 42700 5 10 0 0 270 0 1
net=PC5:1
T 54650 43400 5 10 0 0 270 0 1
device=none
T 54050 42700 5 10 1 1 270 1 1
value=PC5
}
C 54350 43600 1 270 0 output-2.sym
{
T 54550 42700 5 10 0 0 270 0 1
net=PC6:1
T 55050 43400 5 10 0 0 270 0 1
device=none
T 54450 42700 5 10 1 1 270 1 1
value=PC6
}
C 54750 43600 1 270 0 output-2.sym
{
T 54950 42700 5 10 0 0 270 0 1
net=PC7:1
T 55450 43400 5 10 0 0 270 0 1
device=none
T 54850 42700 5 10 1 1 270 1 1
value=PC7
}
C 43550 50800 1 270 0 input-2.sym
{
T 43750 50800 5 10 0 0 270 0 1
net=PB7:1
T 44250 50200 5 10 0 0 270 0 1
device=none
T 43650 50300 5 10 1 1 270 7 1
value=PB7
}
C 43150 50800 1 270 0 input-2.sym
{
T 43350 50800 5 10 0 0 270 0 1
net=PB6:1
T 43850 50200 5 10 0 0 270 0 1
device=none
T 43250 50300 5 10 1 1 270 7 1
value=PB6
}
C 49150 50800 1 270 0 input-2.sym
{
T 49350 50800 5 10 0 0 270 0 1
net=PB8:1
T 49850 50200 5 10 0 0 270 0 1
device=none
T 49250 50300 5 10 1 1 270 7 1
value=PB8
}
C 49950 50800 1 270 0 input-2.sym
{
T 50150 50800 5 10 0 0 270 0 1
net=PB10:1
T 50650 50200 5 10 0 0 270 0 1
device=none
T 50050 50300 5 10 1 1 270 7 1
value=PB10
}
C 49550 50800 1 270 0 input-2.sym
{
T 49750 50800 5 10 0 0 270 0 1
net=PB9:1
T 50250 50200 5 10 0 0 270 0 1
device=none
T 49650 50300 5 10 1 1 270 7 1
value=PB9
}
C 50350 50800 1 270 0 input-2.sym
{
T 50550 50800 5 10 0 0 270 0 1
net=PB11:1
T 51050 50200 5 10 0 0 270 0 1
device=none
T 50450 50300 5 10 1 1 270 7 1
value=PB11
}
C 44150 42200 1 90 0 input-2.sym
{
T 43950 42200 5 10 0 0 90 0 1
net=ADref:1
T 43450 42800 5 10 0 0 90 0 1
device=none
T 44050 42700 5 10 1 1 90 7 1
value=ADref
}
C 43550 43300 1 0 0 gnd-1.sym
C 48150 49700 1 180 0 gnd-1.sym
C 47750 49700 1 180 0 gnd-1.sym
C 47350 49700 1 180 0 gnd-1.sym
C 46950 49700 1 180 0 gnd-1.sym
C 41150 43600 1 270 0 output-2.sym
{
T 41350 42700 5 10 0 0 270 0 1
net=PC13:1
T 41850 43400 5 10 0 0 270 0 1
device=none
T 41250 42700 5 10 1 1 270 1 1
value=PC13
}
C 54550 49400 1 90 0 output-2.sym
{
T 54350 50300 5 10 0 0 90 0 1
net=PC12:1
T 53850 49600 5 10 0 0 90 0 1
device=none
T 54450 50300 5 10 1 1 90 1 1
value=PC12
}
C 46150 42200 1 90 0 input-2.sym
{
T 45950 42200 5 10 0 0 90 0 1
net=PA3:1
T 45450 42800 5 10 0 0 90 0 1
device=none
T 46050 42700 5 10 1 1 90 7 1
value=PA3
}
C 45750 42200 1 90 0 input-2.sym
{
T 45550 42200 5 10 0 0 90 0 1
net=PA2:1
T 45050 42800 5 10 0 0 90 0 1
device=none
T 45650 42700 5 10 1 1 90 7 1
value=PA2
}
C 45350 42200 1 90 0 input-2.sym
{
T 45150 42200 5 10 0 0 90 0 1
net=PA1:1
T 44650 42800 5 10 0 0 90 0 1
device=none
T 45250 42700 5 10 1 1 90 7 1
value=PA1
}
C 44950 42200 1 90 0 input-2.sym
{
T 44750 42200 5 10 0 0 90 0 1
net=PA0:1
T 44250 42800 5 10 0 0 90 0 1
device=none
T 44850 42700 5 10 1 1 90 7 1
value=PA0
}
C 47750 42200 1 90 0 input-2.sym
{
T 47550 42200 5 10 0 0 90 0 1
net=PA7:1
T 47050 42800 5 10 0 0 90 0 1
device=none
T 47650 42700 5 10 1 1 90 7 1
value=PA7
}
C 47350 42200 1 90 0 input-2.sym
{
T 47150 42200 5 10 0 0 90 0 1
net=PA6:1
T 46650 42800 5 10 0 0 90 0 1
device=none
T 47250 42700 5 10 1 1 90 7 1
value=PA6
}
C 46950 42200 1 90 0 input-2.sym
{
T 46750 42200 5 10 0 0 90 0 1
net=PA5:1
T 46250 42800 5 10 0 0 90 0 1
device=none
T 46850 42700 5 10 1 1 90 7 1
value=PA5
}
C 46550 42200 1 90 0 input-2.sym
{
T 46350 42200 5 10 0 0 90 0 1
net=PA4:1
T 45850 42800 5 10 0 0 90 0 1
device=none
T 46450 42700 5 10 1 1 90 7 1
value=PA4
}
C 48350 43600 1 270 0 output-2.sym
{
T 48550 42700 5 10 0 0 270 0 1
net=PA8:1
T 49050 43400 5 10 0 0 270 0 1
device=none
T 48450 42700 5 10 1 1 270 1 1
value=PA8
}
C 48750 43600 1 270 0 output-2.sym
{
T 48950 42700 5 10 0 0 270 0 1
net=PA9:1
T 49450 43400 5 10 0 0 270 0 1
device=none
T 48850 42700 5 10 1 1 270 1 1
value=PA9
}
C 49350 42200 1 90 0 input-2.sym
{
T 49150 42200 5 10 0 0 90 0 1
net=PA10:1
T 48650 42800 5 10 0 0 90 0 1
device=none
T 49250 42700 5 10 1 1 90 7 1
value=PA10
}
C 50150 42200 1 90 0 input-2.sym
{
T 49950 42200 5 10 0 0 90 0 1
net=PA12:1
T 49450 42800 5 10 0 0 90 0 1
device=none
T 50050 42700 5 10 1 1 90 7 1
value=PA12
}
C 49750 42200 1 90 0 input-2.sym
{
T 49550 42200 5 10 0 0 90 0 1
net=PA11:1
T 49050 42800 5 10 0 0 90 0 1
device=none
T 49650 42700 5 10 1 1 90 7 1
value=PA11
}
C 50350 43600 1 270 0 output-2.sym
{
T 50550 42700 5 10 0 0 270 0 1
net=PA13:1
T 51050 43400 5 10 0 0 270 0 1
device=none
T 50450 42700 5 10 1 1 270 1 1
value=PA13
}
C 50750 43600 1 270 0 output-2.sym
{
T 50950 42700 5 10 0 0 270 0 1
net=PA14:1
T 51450 43400 5 10 0 0 270 0 1
device=none
T 50850 42700 5 10 1 1 270 1 1
value=PA14
}
C 51150 43600 1 270 0 output-2.sym
{
T 51350 42700 5 10 0 0 270 0 1
net=PA15:1
T 51850 43400 5 10 0 0 270 0 1
device=none
T 51250 42700 5 10 1 1 270 1 1
value=PA15
}
C 41150 50800 1 270 0 input-2.sym
{
T 41350 50800 5 10 0 0 270 0 1
net=PB1:1
T 41850 50200 5 10 0 0 270 0 1
device=none
T 41250 50300 5 10 1 1 270 7 1
value=PB1
}
C 40750 50800 1 270 0 input-2.sym
{
T 40950 50800 5 10 0 0 270 0 1
net=PB0:1
T 41450 50200 5 10 0 0 270 0 1
device=none
T 40850 50300 5 10 1 1 270 7 1
value=PB0
}
N 46450 49400 45250 49400 4
C 41250 41400 1 0 0 crystal-1.sym
{
T 41450 41900 5 10 0 0 0 0 1
device=CRYSTAL
T 41450 42100 5 10 0 0 0 0 1
symversion=0.1
T 41450 41725 5 10 1 1 0 0 1
refdes=U11
T 41250 41400 5 10 0 0 0 0 1
footprint=RCY100
T 40200 41900 5 10 1 1 0 0 1
value=32.768KHz
}
C 42250 40600 1 90 0 capacitor-1.sym
{
T 41550 40800 5 10 0 0 90 0 1
device=CAPACITOR
T 41350 40800 5 10 0 0 90 0 1
symversion=0.1
T 41975 40900 5 10 1 1 180 0 1
refdes=C12
T 41600 40550 5 10 1 1 0 0 1
value=10pF
T 42250 40600 5 10 0 0 0 0 1
footprint=ACY200
}
C 42550 41800 1 0 0 crystal-1.sym
{
T 42750 42300 5 10 0 0 0 0 1
device=CRYSTAL
T 42750 42500 5 10 0 0 0 0 1
symversion=0.1
T 42800 42125 5 10 1 1 0 0 1
refdes=U12
T 42550 41800 5 10 0 0 0 0 1
footprint=HC49
T 42650 41500 5 10 1 1 0 0 1
value=8MHz
}
C 43550 41000 1 90 0 capacitor-1.sym
{
T 42850 41200 5 10 0 0 90 0 1
device=CAPACITOR
T 42650 41200 5 10 0 0 90 0 1
symversion=0.1
T 43675 41275 5 10 1 1 180 0 1
refdes=C6
T 43200 40450 5 10 1 1 0 0 1
value=22pF
T 43550 41000 5 10 0 0 0 0 1
footprint=ACY200
}
C 42450 42400 1 0 0 resistor-1.sym
{
T 42750 42800 5 10 0 0 0 0 1
device=RESISTOR
T 42650 42700 5 10 1 1 0 0 1
refdes=R2
T 42450 42400 5 10 0 0 0 0 1
footprint=R025
T 42950 42600 5 10 1 1 0 0 1
value=1M
}
N 42450 41900 42550 41900 4
N 43350 41900 43250 41900 4
N 42050 41500 41950 41500 4
N 41150 41500 41250 41500 4
N 42450 41900 42450 43600 4
N 42850 43600 42850 42900 4
N 42850 42900 43350 42900 4
N 43350 42900 43350 41900 4
N 41650 43600 41650 41900 4
N 41650 41900 41150 41900 4
N 41150 41900 41150 41500 4
N 42050 43600 42050 41500 4
N 44450 43600 44050 43600 4
C 44350 42400 1 0 0 gnd-1.sym
C 43250 40700 1 0 0 gnd-1.sym
C 42350 40700 1 0 0 gnd-1.sym
C 41950 40300 1 0 0 gnd-1.sym
C 41050 40300 1 0 0 gnd-1.sym
C 44500 41600 1 270 0 switch-pushbutton-no-1.sym
{
T 44800 41200 5 10 1 1 270 0 1
refdes=S1
T 45100 41200 5 10 0 0 270 0 1
device=SWITCH_PUSHBUTTON_NO
T 44500 41600 5 10 0 0 0 0 1
footprint=PB_Tactile
}
C 44400 40300 1 0 0 gnd-1.sym
N 44500 41550 44500 41600 4
C 45250 40300 1 0 0 gnd-1.sym
C 45550 40600 1 90 0 capacitor-1.sym
{
T 44850 40800 5 10 0 0 90 0 1
device=CAPACITOR
T 45650 40900 5 10 1 1 180 0 1
refdes=C7
T 44650 40800 5 10 0 0 90 0 1
symversion=0.1
T 45400 40550 5 10 1 1 0 0 1
value=0.1uF
T 45550 40600 5 10 0 0 0 0 1
footprint=ACY200
}
N 43250 43600 43250 43200 4
N 43250 43200 43650 43200 4
N 43650 43200 43650 41600 4
N 43650 41600 45350 41600 4
N 45350 41600 45350 41500 4
C 42650 41000 1 90 0 capacitor-1.sym
{
T 41950 41200 5 10 0 0 90 0 1
device=CAPACITOR
T 41750 41200 5 10 0 0 90 0 1
symversion=0.1
T 42775 41275 5 10 1 1 180 0 1
refdes=C8
T 42400 40450 5 10 1 1 0 0 1
value=22pF
T 42650 41000 5 10 0 0 0 0 1
footprint=ACY200
}
C 41350 40600 1 90 0 capacitor-1.sym
{
T 40650 40800 5 10 0 0 90 0 1
device=CAPACITOR
T 40450 40800 5 10 0 0 90 0 1
symversion=0.1
T 41075 40900 5 10 1 1 180 0 1
refdes=C9
T 40700 40550 5 10 1 1 0 0 1
value=10pF
T 41350 40600 5 10 0 0 0 0 1
footprint=ACY200
}
C 44650 42700 1 90 0 capacitor-1.sym
{
T 43950 42900 5 10 0 0 90 0 1
device=CAPACITOR
T 44550 42300 5 10 1 1 180 0 1
refdes=C10
T 43750 42900 5 10 0 0 90 0 1
symversion=0.1
T 44300 41950 5 10 1 1 0 0 1
value=0.1uF
T 44650 42700 5 10 0 0 0 0 1
footprint=ACY200
}
C 47350 50350 1 180 0 capacitor-1.sym
{
T 47150 49650 5 10 0 0 180 0 1
device=CAPACITOR
T 47150 49450 5 10 0 0 180 0 1
symversion=0.1
T 47200 50250 5 10 1 1 0 0 1
refdes=C11
T 47450 50600 5 10 1 1 180 0 1
value=0.1uF
T 47350 50350 5 10 0 0 0 0 1
footprint=ACY200
}
C 47650 50050 1 90 0 gnd-1.sym
N 46450 50300 46450 49400 4
C 47850 40100 1 0 0 switch-spdt-2.sym
{
T 48260 40950 5 10 0 0 0 0 1
device=Dual_Two_Way_Switch
T 47660 40700 5 10 1 1 0 0 1
refdes=S2
T 48160 40400 5 10 0 0 0 0 1
footprint=PB_Tactile_DPDT
T 48550 41800 5 10 0 0 0 0 1
symversion=1.0
}
C 48850 41600 1 270 0 3.3V-plus-1.sym
{
T 48850 41600 5 10 0 0 180 0 1
net=3.3V
}
C 49150 40500 1 90 0 gnd-1.sym
C 49150 40900 1 90 0 gnd-1.sym
C 41550 50800 1 270 0 input-2.sym
{
T 41750 50800 5 10 0 0 270 0 1
net=BOOT1:1
T 42250 50200 5 10 0 0 270 0 1
device=none
T 41650 50300 5 10 1 1 270 7 1
value=BOOT1
}
C 44350 50800 1 270 0 input-2.sym
{
T 44550 50800 5 10 0 0 270 0 1
net=BOOT0:1
T 45050 50200 5 10 0 0 270 0 1
device=none
T 44450 50300 5 10 1 1 270 7 1
value=BOOT0
}
C 47850 41300 1 180 0 output-2.sym
{
T 46950 41100 5 10 0 0 180 0 1
net=BOOT0:1
T 47650 40600 5 10 0 0 180 0 1
device=none
T 46950 41200 5 10 1 1 180 1 1
value=BOOT0
}
C 47850 40500 1 180 0 output-2.sym
{
T 46950 40300 5 10 0 0 180 0 1
net=BOOT1:1
T 47650 39800 5 10 0 0 180 0 1
device=none
T 46950 40400 5 10 1 1 180 1 1
value=BOOT1
}
C 56200 47400 1 270 0 resistor-1.sym
{
T 56600 47100 5 10 0 0 270 0 1
device=RESISTOR
T 56550 46950 5 10 1 1 0 0 1
refdes=R3
T 56200 47400 5 10 0 0 0 0 1
footprint=R025
T 55800 47000 5 10 1 1 0 0 1
value=10K
}
C 56400 46500 1 90 1 led-2.sym
{
T 56450 44950 5 10 1 1 0 6 1
refdes=LED1
T 55800 46400 5 10 0 0 270 2 1
device=LED
T 56400 46500 5 10 0 0 0 0 1
footprint=LED3
}
C 56200 45300 1 0 0 gnd-1.sym
C 56400 47400 1 90 0 output-2.sym
{
T 56200 48300 5 10 0 0 90 0 1
net=BOOT0:1
T 55700 47600 5 10 0 0 90 0 1
device=none
T 56300 48300 5 10 1 1 90 1 1
value=BOOT0
}
C 42350 50800 1 270 0 input-2.sym
{
T 42550 50800 5 10 0 0 270 0 1
net=PB4:1
T 43050 50200 5 10 0 0 270 0 1
device=none
T 42450 50300 5 10 1 1 270 7 1
value=PB4
}
C 42750 50800 1 270 0 input-2.sym
{
T 42950 50800 5 10 0 0 270 0 1
net=PB5:1
T 43450 50200 5 10 0 0 270 0 1
device=none
T 42850 50300 5 10 1 1 270 7 1
value=PB5
}
C 50750 50800 1 270 0 input-2.sym
{
T 50950 50800 5 10 0 0 270 0 1
net=PB12:1
T 51450 50200 5 10 0 0 270 0 1
device=none
T 50850 50300 5 10 1 1 270 7 1
value=PB12
}
C 51350 49400 1 90 0 output-2.sym
{
T 51150 50300 5 10 0 0 90 0 1
net=PB13:1
T 50650 49600 5 10 0 0 90 0 1
device=none
T 51250 50300 5 10 1 1 90 1 1
value=PB13
}
C 51550 50800 1 270 0 input-2.sym
{
T 51750 50800 5 10 0 0 270 0 1
net=PB14:1
T 52250 50200 5 10 0 0 270 0 1
device=none
T 51650 50300 5 10 1 1 270 7 1
value=PB14
}
C 52150 49400 1 90 0 output-2.sym
{
T 51950 50300 5 10 0 0 90 0 1
net=PB15:1
T 51450 49600 5 10 0 0 90 0 1
device=none
T 52050 50300 5 10 1 1 90 1 1
value=PB15
}
C 54100 41950 1 180 0 input-2.sym
{
T 54100 41750 5 10 0 0 180 0 1
net=PB2:1
T 53500 41250 5 10 0 0 180 0 1
device=none
T 53600 41850 5 10 1 1 180 7 1
value=PB2
}
C 51800 41750 1 0 0 resistor-1.sym
{
T 52100 42150 5 10 0 0 0 0 1
device=RESISTOR
T 52000 42050 5 10 1 1 0 0 1
refdes=R4
T 51800 41750 5 10 0 0 0 0 1
footprint=R025
T 52100 41550 5 10 1 1 0 0 1
value=10K
}
C 51800 41950 1 180 0 output-2.sym
{
T 50900 41750 5 10 0 0 180 0 1
net=BOOT1:1
T 51600 41250 5 10 0 0 180 0 1
device=none
T 50900 41850 5 10 1 1 180 1 1
value=BOOT1
}
C 41950 50800 1 270 0 input-2.sym
{
T 42150 50800 5 10 0 0 270 0 1
net=PB3:1
T 42650 50200 5 10 0 0 270 0 1
device=none
T 42050 50300 5 10 1 1 270 7 1
value=PB3
}
C 55150 50800 1 270 0 input-2.sym
{
T 55350 50800 5 10 0 0 270 0 1
net=PD2:1
T 55850 50200 5 10 0 0 270 0 1
device=none
T 55250 50300 5 10 1 1 270 7 1
value=PD2
}
C 43900 41600 1 270 0 resistor-1.sym
{
T 44300 41300 5 10 0 0 270 0 1
device=RESISTOR
T 43850 41750 5 10 1 1 0 0 1
refdes=R5
T 43900 41600 5 10 0 0 0 0 1
footprint=R025
}
C 45350 41700 1 180 1 output-2.sym
{
T 46250 41500 5 10 0 0 180 6 1
net=RESET:1
T 45550 41000 5 10 0 0 180 6 1
device=none
T 46250 41600 5 10 1 1 180 7 1
value=RESET
}
C 46250 50300 1 0 0 vcc-1.sym
C 41050 43600 1 180 0 vcc-1.sym
C 44200 40700 1 180 0 vcc-1.sym
