Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Tue Jul 10 01:21:32 2018
| Host             : LAPTOP-F06MBVUJ running 64-bit major release  (build 9200)
| Command          : report_power -file Pipeline_1_power_routed.rpt -pb Pipeline_1_power_summary_routed.pb -rpx Pipeline_1_power_routed.rpx
| Design           : Pipeline_1
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.228  |
| Dynamic (W)              | 0.155  |
| Device Static (W)        | 0.072  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 83.9   |
| Junction Temperature (C) | 26.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |        3 |       --- |             --- |
| Slice Logic              |     0.057 |     9119 |       --- |             --- |
|   LUT as Logic           |     0.027 |     1804 |     20800 |            8.67 |
|   LUT as Distributed RAM |     0.026 |     4144 |      9600 |           43.17 |
|   F7/F8 Muxes            |     0.003 |     2317 |     32600 |            7.11 |
|   Register               |    <0.001 |      590 |     41600 |            1.42 |
|   LUT as Shift Register  |    <0.001 |       27 |      9600 |            0.28 |
|   CARRY4                 |    <0.001 |       11 |      8150 |            0.13 |
|   Others                 |     0.000 |       27 |       --- |             --- |
| Signals                  |     0.086 |     4115 |       --- |             --- |
| I/O                      |     0.002 |        3 |       106 |            2.83 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.228 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.163 |       0.153 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            12.2 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| Pipeline_1                        |     0.155 |
|   q12                             |    <0.001 |
|   t1                              |    <0.001 |
|   t2                              |     0.002 |
|   u0                              |     0.003 |
|   u1                              |    <0.001 |
|   u11                             |     0.061 |
|     U0                            |     0.061 |
|       synth_options.dist_mem_inst |     0.061 |
|         gen_dp_ram.dpram_inst     |     0.061 |
|           ram_reg_0_127_0_0       |    <0.001 |
|           ram_reg_0_127_10_10     |    <0.001 |
|           ram_reg_0_127_11_11     |    <0.001 |
|           ram_reg_0_127_12_12     |    <0.001 |
|           ram_reg_0_127_13_13     |    <0.001 |
|           ram_reg_0_127_14_14     |    <0.001 |
|           ram_reg_0_127_15_15     |    <0.001 |
|           ram_reg_0_127_16_16     |    <0.001 |
|           ram_reg_0_127_17_17     |    <0.001 |
|           ram_reg_0_127_18_18     |    <0.001 |
|           ram_reg_0_127_19_19     |    <0.001 |
|           ram_reg_0_127_1_1       |    <0.001 |
|           ram_reg_0_127_20_20     |    <0.001 |
|           ram_reg_0_127_21_21     |    <0.001 |
|           ram_reg_0_127_22_22     |    <0.001 |
|           ram_reg_0_127_23_23     |    <0.001 |
|           ram_reg_0_127_24_24     |    <0.001 |
|           ram_reg_0_127_25_25     |    <0.001 |
|           ram_reg_0_127_26_26     |    <0.001 |
|           ram_reg_0_127_27_27     |    <0.001 |
|           ram_reg_0_127_28_28     |    <0.001 |
|           ram_reg_0_127_29_29     |    <0.001 |
|           ram_reg_0_127_2_2       |    <0.001 |
|           ram_reg_0_127_30_30     |    <0.001 |
|           ram_reg_0_127_31_31     |    <0.001 |
|           ram_reg_0_127_3_3       |    <0.001 |
|           ram_reg_0_127_4_4       |    <0.001 |
|           ram_reg_0_127_5_5       |    <0.001 |
|           ram_reg_0_127_6_6       |    <0.001 |
|           ram_reg_0_127_7_7       |    <0.001 |
|           ram_reg_0_127_8_8       |    <0.001 |
|           ram_reg_0_127_9_9       |    <0.001 |
|           ram_reg_1024_1151_0_0   |    <0.001 |
|           ram_reg_1024_1151_10_10 |    <0.001 |
|           ram_reg_1024_1151_11_11 |    <0.001 |
|           ram_reg_1024_1151_12_12 |    <0.001 |
|           ram_reg_1024_1151_13_13 |    <0.001 |
|           ram_reg_1024_1151_14_14 |    <0.001 |
|           ram_reg_1024_1151_15_15 |    <0.001 |
|           ram_reg_1024_1151_16_16 |    <0.001 |
|           ram_reg_1024_1151_17_17 |    <0.001 |
|           ram_reg_1024_1151_18_18 |    <0.001 |
|           ram_reg_1024_1151_19_19 |    <0.001 |
|           ram_reg_1024_1151_1_1   |    <0.001 |
|           ram_reg_1024_1151_20_20 |    <0.001 |
|           ram_reg_1024_1151_21_21 |    <0.001 |
|           ram_reg_1024_1151_22_22 |    <0.001 |
|           ram_reg_1024_1151_23_23 |    <0.001 |
|           ram_reg_1024_1151_24_24 |    <0.001 |
|           ram_reg_1024_1151_25_25 |    <0.001 |
|           ram_reg_1024_1151_26_26 |    <0.001 |
|           ram_reg_1024_1151_27_27 |    <0.001 |
|           ram_reg_1024_1151_28_28 |    <0.001 |
|           ram_reg_1024_1151_29_29 |    <0.001 |
|           ram_reg_1024_1151_2_2   |    <0.001 |
|           ram_reg_1024_1151_30_30 |    <0.001 |
|           ram_reg_1024_1151_31_31 |    <0.001 |
|           ram_reg_1024_1151_3_3   |    <0.001 |
|           ram_reg_1024_1151_4_4   |    <0.001 |
|           ram_reg_1024_1151_5_5   |    <0.001 |
|           ram_reg_1024_1151_6_6   |    <0.001 |
|           ram_reg_1024_1151_7_7   |    <0.001 |
|           ram_reg_1024_1151_8_8   |    <0.001 |
|           ram_reg_1024_1151_9_9   |    <0.001 |
|           ram_reg_1152_1279_0_0   |    <0.001 |
|           ram_reg_1152_1279_10_10 |    <0.001 |
|           ram_reg_1152_1279_11_11 |    <0.001 |
|           ram_reg_1152_1279_12_12 |    <0.001 |
|           ram_reg_1152_1279_13_13 |    <0.001 |
|           ram_reg_1152_1279_14_14 |    <0.001 |
|           ram_reg_1152_1279_15_15 |    <0.001 |
|           ram_reg_1152_1279_16_16 |    <0.001 |
|           ram_reg_1152_1279_17_17 |    <0.001 |
|           ram_reg_1152_1279_18_18 |    <0.001 |
|           ram_reg_1152_1279_19_19 |    <0.001 |
|           ram_reg_1152_1279_1_1   |    <0.001 |
|           ram_reg_1152_1279_20_20 |    <0.001 |
|           ram_reg_1152_1279_21_21 |    <0.001 |
|           ram_reg_1152_1279_22_22 |    <0.001 |
|           ram_reg_1152_1279_23_23 |    <0.001 |
|           ram_reg_1152_1279_24_24 |    <0.001 |
|           ram_reg_1152_1279_25_25 |    <0.001 |
|           ram_reg_1152_1279_26_26 |    <0.001 |
|           ram_reg_1152_1279_27_27 |    <0.001 |
|           ram_reg_1152_1279_28_28 |    <0.001 |
|           ram_reg_1152_1279_29_29 |    <0.001 |
|           ram_reg_1152_1279_2_2   |    <0.001 |
|           ram_reg_1152_1279_30_30 |    <0.001 |
|           ram_reg_1152_1279_31_31 |    <0.001 |
|           ram_reg_1152_1279_3_3   |    <0.001 |
|           ram_reg_1152_1279_4_4   |    <0.001 |
|           ram_reg_1152_1279_5_5   |    <0.001 |
|           ram_reg_1152_1279_6_6   |    <0.001 |
|           ram_reg_1152_1279_7_7   |    <0.001 |
|           ram_reg_1152_1279_8_8   |    <0.001 |
|           ram_reg_1152_1279_9_9   |    <0.001 |
|           ram_reg_1280_1407_0_0   |    <0.001 |
|           ram_reg_1280_1407_10_10 |    <0.001 |
|           ram_reg_1280_1407_11_11 |    <0.001 |
|           ram_reg_1280_1407_12_12 |    <0.001 |
|           ram_reg_1280_1407_13_13 |    <0.001 |
|           ram_reg_1280_1407_14_14 |    <0.001 |
|           ram_reg_1280_1407_15_15 |    <0.001 |
|           ram_reg_1280_1407_16_16 |    <0.001 |
|           ram_reg_1280_1407_17_17 |    <0.001 |
|           ram_reg_1280_1407_18_18 |    <0.001 |
|           ram_reg_1280_1407_19_19 |    <0.001 |
|           ram_reg_1280_1407_1_1   |    <0.001 |
|           ram_reg_1280_1407_20_20 |    <0.001 |
|           ram_reg_1280_1407_21_21 |    <0.001 |
|           ram_reg_1280_1407_22_22 |    <0.001 |
|           ram_reg_1280_1407_23_23 |    <0.001 |
|           ram_reg_1280_1407_24_24 |    <0.001 |
|           ram_reg_1280_1407_25_25 |    <0.001 |
|           ram_reg_1280_1407_26_26 |    <0.001 |
|           ram_reg_1280_1407_27_27 |    <0.001 |
|           ram_reg_1280_1407_28_28 |    <0.001 |
|           ram_reg_1280_1407_29_29 |    <0.001 |
|           ram_reg_1280_1407_2_2   |    <0.001 |
|           ram_reg_1280_1407_30_30 |    <0.001 |
|           ram_reg_1280_1407_31_31 |    <0.001 |
|           ram_reg_1280_1407_3_3   |    <0.001 |
|           ram_reg_1280_1407_4_4   |    <0.001 |
|           ram_reg_1280_1407_5_5   |    <0.001 |
|           ram_reg_1280_1407_6_6   |    <0.001 |
|           ram_reg_1280_1407_7_7   |    <0.001 |
|           ram_reg_1280_1407_8_8   |    <0.001 |
|           ram_reg_1280_1407_9_9   |    <0.001 |
|           ram_reg_128_255_0_0     |    <0.001 |
|           ram_reg_128_255_10_10   |    <0.001 |
|           ram_reg_128_255_11_11   |    <0.001 |
|           ram_reg_128_255_12_12   |    <0.001 |
|           ram_reg_128_255_13_13   |    <0.001 |
|           ram_reg_128_255_14_14   |    <0.001 |
|           ram_reg_128_255_15_15   |    <0.001 |
|           ram_reg_128_255_16_16   |    <0.001 |
|           ram_reg_128_255_17_17   |    <0.001 |
|           ram_reg_128_255_18_18   |    <0.001 |
|           ram_reg_128_255_19_19   |    <0.001 |
|           ram_reg_128_255_1_1     |    <0.001 |
|           ram_reg_128_255_20_20   |    <0.001 |
|           ram_reg_128_255_21_21   |    <0.001 |
|           ram_reg_128_255_22_22   |    <0.001 |
|           ram_reg_128_255_23_23   |    <0.001 |
|           ram_reg_128_255_24_24   |    <0.001 |
|           ram_reg_128_255_25_25   |    <0.001 |
|           ram_reg_128_255_26_26   |    <0.001 |
|           ram_reg_128_255_27_27   |    <0.001 |
|           ram_reg_128_255_28_28   |    <0.001 |
|           ram_reg_128_255_29_29   |    <0.001 |
|           ram_reg_128_255_2_2     |    <0.001 |
|           ram_reg_128_255_30_30   |    <0.001 |
|           ram_reg_128_255_31_31   |    <0.001 |
|           ram_reg_128_255_3_3     |    <0.001 |
|           ram_reg_128_255_4_4     |    <0.001 |
|           ram_reg_128_255_5_5     |    <0.001 |
|           ram_reg_128_255_6_6     |    <0.001 |
|           ram_reg_128_255_7_7     |    <0.001 |
|           ram_reg_128_255_8_8     |    <0.001 |
|           ram_reg_128_255_9_9     |    <0.001 |
|           ram_reg_1408_1535_0_0   |    <0.001 |
|           ram_reg_1408_1535_10_10 |    <0.001 |
|           ram_reg_1408_1535_11_11 |    <0.001 |
|           ram_reg_1408_1535_12_12 |    <0.001 |
|           ram_reg_1408_1535_13_13 |    <0.001 |
|           ram_reg_1408_1535_14_14 |    <0.001 |
|           ram_reg_1408_1535_15_15 |    <0.001 |
|           ram_reg_1408_1535_16_16 |    <0.001 |
|           ram_reg_1408_1535_17_17 |    <0.001 |
|           ram_reg_1408_1535_18_18 |    <0.001 |
|           ram_reg_1408_1535_19_19 |    <0.001 |
|           ram_reg_1408_1535_1_1   |    <0.001 |
|           ram_reg_1408_1535_20_20 |    <0.001 |
|           ram_reg_1408_1535_21_21 |    <0.001 |
|           ram_reg_1408_1535_22_22 |    <0.001 |
|           ram_reg_1408_1535_23_23 |    <0.001 |
|           ram_reg_1408_1535_24_24 |    <0.001 |
|           ram_reg_1408_1535_25_25 |    <0.001 |
|           ram_reg_1408_1535_26_26 |    <0.001 |
|           ram_reg_1408_1535_27_27 |    <0.001 |
|           ram_reg_1408_1535_28_28 |    <0.001 |
|           ram_reg_1408_1535_29_29 |    <0.001 |
|           ram_reg_1408_1535_2_2   |    <0.001 |
|           ram_reg_1408_1535_30_30 |    <0.001 |
|           ram_reg_1408_1535_31_31 |    <0.001 |
|           ram_reg_1408_1535_3_3   |    <0.001 |
|           ram_reg_1408_1535_4_4   |    <0.001 |
|           ram_reg_1408_1535_5_5   |    <0.001 |
|           ram_reg_1408_1535_6_6   |    <0.001 |
|           ram_reg_1408_1535_7_7   |    <0.001 |
|           ram_reg_1408_1535_8_8   |    <0.001 |
|           ram_reg_1408_1535_9_9   |    <0.001 |
|           ram_reg_1536_1663_0_0   |    <0.001 |
|           ram_reg_1536_1663_10_10 |    <0.001 |
|           ram_reg_1536_1663_11_11 |    <0.001 |
|           ram_reg_1536_1663_12_12 |    <0.001 |
|           ram_reg_1536_1663_13_13 |    <0.001 |
|           ram_reg_1536_1663_14_14 |    <0.001 |
|           ram_reg_1536_1663_15_15 |    <0.001 |
|           ram_reg_1536_1663_16_16 |    <0.001 |
|           ram_reg_1536_1663_17_17 |    <0.001 |
|           ram_reg_1536_1663_18_18 |    <0.001 |
|           ram_reg_1536_1663_19_19 |    <0.001 |
|           ram_reg_1536_1663_1_1   |    <0.001 |
|           ram_reg_1536_1663_20_20 |    <0.001 |
|           ram_reg_1536_1663_21_21 |    <0.001 |
|           ram_reg_1536_1663_22_22 |    <0.001 |
|           ram_reg_1536_1663_23_23 |    <0.001 |
|           ram_reg_1536_1663_24_24 |    <0.001 |
|           ram_reg_1536_1663_25_25 |    <0.001 |
|           ram_reg_1536_1663_26_26 |    <0.001 |
|           ram_reg_1536_1663_27_27 |    <0.001 |
|           ram_reg_1536_1663_28_28 |    <0.001 |
|           ram_reg_1536_1663_29_29 |    <0.001 |
|           ram_reg_1536_1663_2_2   |    <0.001 |
|           ram_reg_1536_1663_30_30 |    <0.001 |
|           ram_reg_1536_1663_31_31 |    <0.001 |
|           ram_reg_1536_1663_3_3   |    <0.001 |
|           ram_reg_1536_1663_4_4   |    <0.001 |
|           ram_reg_1536_1663_5_5   |    <0.001 |
|           ram_reg_1536_1663_6_6   |    <0.001 |
|           ram_reg_1536_1663_7_7   |    <0.001 |
|           ram_reg_1536_1663_8_8   |    <0.001 |
|           ram_reg_1536_1663_9_9   |    <0.001 |
|           ram_reg_1664_1791_0_0   |    <0.001 |
|           ram_reg_1664_1791_10_10 |    <0.001 |
|           ram_reg_1664_1791_11_11 |    <0.001 |
|           ram_reg_1664_1791_12_12 |    <0.001 |
|           ram_reg_1664_1791_13_13 |    <0.001 |
|           ram_reg_1664_1791_14_14 |    <0.001 |
|           ram_reg_1664_1791_15_15 |    <0.001 |
|           ram_reg_1664_1791_16_16 |    <0.001 |
|           ram_reg_1664_1791_17_17 |    <0.001 |
|           ram_reg_1664_1791_18_18 |    <0.001 |
|           ram_reg_1664_1791_19_19 |    <0.001 |
|           ram_reg_1664_1791_1_1   |    <0.001 |
|           ram_reg_1664_1791_20_20 |    <0.001 |
|           ram_reg_1664_1791_21_21 |    <0.001 |
|           ram_reg_1664_1791_22_22 |    <0.001 |
|           ram_reg_1664_1791_23_23 |    <0.001 |
|           ram_reg_1664_1791_24_24 |    <0.001 |
|           ram_reg_1664_1791_25_25 |    <0.001 |
|           ram_reg_1664_1791_26_26 |    <0.001 |
|           ram_reg_1664_1791_27_27 |    <0.001 |
|           ram_reg_1664_1791_28_28 |    <0.001 |
|           ram_reg_1664_1791_29_29 |    <0.001 |
|           ram_reg_1664_1791_2_2   |    <0.001 |
|           ram_reg_1664_1791_30_30 |    <0.001 |
|           ram_reg_1664_1791_31_31 |    <0.001 |
|           ram_reg_1664_1791_3_3   |    <0.001 |
|           ram_reg_1664_1791_4_4   |    <0.001 |
|           ram_reg_1664_1791_5_5   |    <0.001 |
|           ram_reg_1664_1791_6_6   |    <0.001 |
|           ram_reg_1664_1791_7_7   |    <0.001 |
|           ram_reg_1664_1791_8_8   |    <0.001 |
|           ram_reg_1664_1791_9_9   |    <0.001 |
|           ram_reg_1792_1919_0_0   |    <0.001 |
|           ram_reg_1792_1919_10_10 |    <0.001 |
|           ram_reg_1792_1919_11_11 |    <0.001 |
|           ram_reg_1792_1919_12_12 |    <0.001 |
|           ram_reg_1792_1919_13_13 |    <0.001 |
|           ram_reg_1792_1919_14_14 |    <0.001 |
|           ram_reg_1792_1919_15_15 |    <0.001 |
|           ram_reg_1792_1919_16_16 |    <0.001 |
|           ram_reg_1792_1919_17_17 |    <0.001 |
|           ram_reg_1792_1919_18_18 |    <0.001 |
|           ram_reg_1792_1919_19_19 |    <0.001 |
|           ram_reg_1792_1919_1_1   |    <0.001 |
|           ram_reg_1792_1919_20_20 |    <0.001 |
|           ram_reg_1792_1919_21_21 |    <0.001 |
|           ram_reg_1792_1919_22_22 |    <0.001 |
|           ram_reg_1792_1919_23_23 |    <0.001 |
|           ram_reg_1792_1919_24_24 |    <0.001 |
|           ram_reg_1792_1919_25_25 |    <0.001 |
|           ram_reg_1792_1919_26_26 |    <0.001 |
|           ram_reg_1792_1919_27_27 |    <0.001 |
|           ram_reg_1792_1919_28_28 |    <0.001 |
|           ram_reg_1792_1919_29_29 |    <0.001 |
|           ram_reg_1792_1919_2_2   |    <0.001 |
|           ram_reg_1792_1919_30_30 |    <0.001 |
|           ram_reg_1792_1919_31_31 |    <0.001 |
|           ram_reg_1792_1919_3_3   |    <0.001 |
|           ram_reg_1792_1919_4_4   |    <0.001 |
|           ram_reg_1792_1919_5_5   |    <0.001 |
|           ram_reg_1792_1919_6_6   |    <0.001 |
|           ram_reg_1792_1919_7_7   |    <0.001 |
|           ram_reg_1792_1919_8_8   |    <0.001 |
|           ram_reg_1792_1919_9_9   |    <0.001 |
|           ram_reg_1920_2047_0_0   |    <0.001 |
|           ram_reg_1920_2047_10_10 |    <0.001 |
|           ram_reg_1920_2047_11_11 |    <0.001 |
|           ram_reg_1920_2047_12_12 |    <0.001 |
|           ram_reg_1920_2047_13_13 |    <0.001 |
|           ram_reg_1920_2047_14_14 |    <0.001 |
|           ram_reg_1920_2047_15_15 |    <0.001 |
|           ram_reg_1920_2047_16_16 |    <0.001 |
|           ram_reg_1920_2047_17_17 |    <0.001 |
|           ram_reg_1920_2047_18_18 |    <0.001 |
|           ram_reg_1920_2047_19_19 |    <0.001 |
|           ram_reg_1920_2047_1_1   |    <0.001 |
|           ram_reg_1920_2047_20_20 |    <0.001 |
|           ram_reg_1920_2047_21_21 |    <0.001 |
|           ram_reg_1920_2047_22_22 |    <0.001 |
|           ram_reg_1920_2047_23_23 |    <0.001 |
|           ram_reg_1920_2047_24_24 |    <0.001 |
|           ram_reg_1920_2047_25_25 |    <0.001 |
|           ram_reg_1920_2047_26_26 |    <0.001 |
|           ram_reg_1920_2047_27_27 |    <0.001 |
|           ram_reg_1920_2047_28_28 |    <0.001 |
|           ram_reg_1920_2047_29_29 |    <0.001 |
|           ram_reg_1920_2047_2_2   |    <0.001 |
|           ram_reg_1920_2047_30_30 |    <0.001 |
|           ram_reg_1920_2047_31_31 |    <0.001 |
|           ram_reg_1920_2047_3_3   |    <0.001 |
|           ram_reg_1920_2047_4_4   |    <0.001 |
|           ram_reg_1920_2047_5_5   |    <0.001 |
|           ram_reg_1920_2047_6_6   |    <0.001 |
|           ram_reg_1920_2047_7_7   |    <0.001 |
|           ram_reg_1920_2047_8_8   |    <0.001 |
|           ram_reg_1920_2047_9_9   |    <0.001 |
|           ram_reg_2048_2175_0_0   |    <0.001 |
|           ram_reg_2048_2175_10_10 |    <0.001 |
|           ram_reg_2048_2175_11_11 |    <0.001 |
|           ram_reg_2048_2175_12_12 |    <0.001 |
|           ram_reg_2048_2175_13_13 |    <0.001 |
|           ram_reg_2048_2175_14_14 |    <0.001 |
|           ram_reg_2048_2175_15_15 |    <0.001 |
|           ram_reg_2048_2175_16_16 |    <0.001 |
|           ram_reg_2048_2175_17_17 |    <0.001 |
|           ram_reg_2048_2175_18_18 |    <0.001 |
|           ram_reg_2048_2175_19_19 |    <0.001 |
|           ram_reg_2048_2175_1_1   |    <0.001 |
|           ram_reg_2048_2175_20_20 |    <0.001 |
|           ram_reg_2048_2175_21_21 |    <0.001 |
|           ram_reg_2048_2175_22_22 |    <0.001 |
|           ram_reg_2048_2175_23_23 |    <0.001 |
|           ram_reg_2048_2175_24_24 |    <0.001 |
|           ram_reg_2048_2175_25_25 |    <0.001 |
|           ram_reg_2048_2175_26_26 |    <0.001 |
|           ram_reg_2048_2175_27_27 |    <0.001 |
|           ram_reg_2048_2175_28_28 |    <0.001 |
|           ram_reg_2048_2175_29_29 |    <0.001 |
|           ram_reg_2048_2175_2_2   |    <0.001 |
|           ram_reg_2048_2175_30_30 |    <0.001 |
|           ram_reg_2048_2175_31_31 |    <0.001 |
|           ram_reg_2048_2175_3_3   |    <0.001 |
|           ram_reg_2048_2175_4_4   |    <0.001 |
|           ram_reg_2048_2175_5_5   |    <0.001 |
|           ram_reg_2048_2175_6_6   |    <0.001 |
|           ram_reg_2048_2175_7_7   |    <0.001 |
|           ram_reg_2048_2175_8_8   |    <0.001 |
|           ram_reg_2048_2175_9_9   |    <0.001 |
|           ram_reg_2176_2303_0_0   |    <0.001 |
|           ram_reg_2176_2303_10_10 |    <0.001 |
|           ram_reg_2176_2303_11_11 |    <0.001 |
|           ram_reg_2176_2303_12_12 |    <0.001 |
|           ram_reg_2176_2303_13_13 |    <0.001 |
|           ram_reg_2176_2303_14_14 |    <0.001 |
|           ram_reg_2176_2303_15_15 |    <0.001 |
|           ram_reg_2176_2303_16_16 |    <0.001 |
|           ram_reg_2176_2303_17_17 |    <0.001 |
|           ram_reg_2176_2303_18_18 |    <0.001 |
|           ram_reg_2176_2303_19_19 |    <0.001 |
|           ram_reg_2176_2303_1_1   |    <0.001 |
|           ram_reg_2176_2303_20_20 |    <0.001 |
|           ram_reg_2176_2303_21_21 |    <0.001 |
|           ram_reg_2176_2303_22_22 |    <0.001 |
|           ram_reg_2176_2303_23_23 |    <0.001 |
|           ram_reg_2176_2303_24_24 |    <0.001 |
|           ram_reg_2176_2303_25_25 |    <0.001 |
|           ram_reg_2176_2303_26_26 |    <0.001 |
|           ram_reg_2176_2303_27_27 |    <0.001 |
|           ram_reg_2176_2303_28_28 |    <0.001 |
|           ram_reg_2176_2303_29_29 |    <0.001 |
|           ram_reg_2176_2303_2_2   |    <0.001 |
|           ram_reg_2176_2303_30_30 |    <0.001 |
|           ram_reg_2176_2303_31_31 |    <0.001 |
|           ram_reg_2176_2303_3_3   |    <0.001 |
|           ram_reg_2176_2303_4_4   |    <0.001 |
|           ram_reg_2176_2303_5_5   |    <0.001 |
|           ram_reg_2176_2303_6_6   |    <0.001 |
|           ram_reg_2176_2303_7_7   |    <0.001 |
|           ram_reg_2176_2303_8_8   |    <0.001 |
|           ram_reg_2176_2303_9_9   |    <0.001 |
|           ram_reg_2304_2431_0_0   |    <0.001 |
|           ram_reg_2304_2431_10_10 |    <0.001 |
|           ram_reg_2304_2431_11_11 |    <0.001 |
|           ram_reg_2304_2431_12_12 |    <0.001 |
|           ram_reg_2304_2431_13_13 |    <0.001 |
|           ram_reg_2304_2431_14_14 |    <0.001 |
|           ram_reg_2304_2431_15_15 |    <0.001 |
|           ram_reg_2304_2431_16_16 |    <0.001 |
|           ram_reg_2304_2431_17_17 |    <0.001 |
|           ram_reg_2304_2431_18_18 |    <0.001 |
|           ram_reg_2304_2431_19_19 |    <0.001 |
|           ram_reg_2304_2431_1_1   |    <0.001 |
|           ram_reg_2304_2431_20_20 |    <0.001 |
|           ram_reg_2304_2431_21_21 |    <0.001 |
|           ram_reg_2304_2431_22_22 |    <0.001 |
|           ram_reg_2304_2431_23_23 |    <0.001 |
|           ram_reg_2304_2431_24_24 |    <0.001 |
|           ram_reg_2304_2431_25_25 |    <0.001 |
|           ram_reg_2304_2431_26_26 |    <0.001 |
|           ram_reg_2304_2431_27_27 |    <0.001 |
|           ram_reg_2304_2431_28_28 |    <0.001 |
|           ram_reg_2304_2431_29_29 |    <0.001 |
|           ram_reg_2304_2431_2_2   |    <0.001 |
|           ram_reg_2304_2431_30_30 |    <0.001 |
|           ram_reg_2304_2431_31_31 |    <0.001 |
|           ram_reg_2304_2431_3_3   |    <0.001 |
|           ram_reg_2304_2431_4_4   |    <0.001 |
|           ram_reg_2304_2431_5_5   |    <0.001 |
|           ram_reg_2304_2431_6_6   |    <0.001 |
|           ram_reg_2304_2431_7_7   |    <0.001 |
|           ram_reg_2304_2431_8_8   |    <0.001 |
|           ram_reg_2304_2431_9_9   |    <0.001 |
|           ram_reg_2432_2559_0_0   |    <0.001 |
|           ram_reg_2432_2559_10_10 |    <0.001 |
|           ram_reg_2432_2559_11_11 |    <0.001 |
|           ram_reg_2432_2559_12_12 |    <0.001 |
|           ram_reg_2432_2559_13_13 |    <0.001 |
|           ram_reg_2432_2559_14_14 |    <0.001 |
|           ram_reg_2432_2559_15_15 |    <0.001 |
|           ram_reg_2432_2559_16_16 |    <0.001 |
|           ram_reg_2432_2559_17_17 |    <0.001 |
|           ram_reg_2432_2559_18_18 |    <0.001 |
|           ram_reg_2432_2559_19_19 |    <0.001 |
|           ram_reg_2432_2559_1_1   |    <0.001 |
|           ram_reg_2432_2559_20_20 |    <0.001 |
|           ram_reg_2432_2559_21_21 |    <0.001 |
|           ram_reg_2432_2559_22_22 |    <0.001 |
|           ram_reg_2432_2559_23_23 |    <0.001 |
|           ram_reg_2432_2559_24_24 |    <0.001 |
|           ram_reg_2432_2559_25_25 |    <0.001 |
|           ram_reg_2432_2559_26_26 |    <0.001 |
|           ram_reg_2432_2559_27_27 |    <0.001 |
|           ram_reg_2432_2559_28_28 |    <0.001 |
|           ram_reg_2432_2559_29_29 |    <0.001 |
|           ram_reg_2432_2559_2_2   |    <0.001 |
|           ram_reg_2432_2559_30_30 |    <0.001 |
|           ram_reg_2432_2559_31_31 |    <0.001 |
|           ram_reg_2432_2559_3_3   |    <0.001 |
|           ram_reg_2432_2559_4_4   |    <0.001 |
|           ram_reg_2432_2559_5_5   |    <0.001 |
|           ram_reg_2432_2559_6_6   |    <0.001 |
|           ram_reg_2432_2559_7_7   |    <0.001 |
|           ram_reg_2432_2559_8_8   |    <0.001 |
|           ram_reg_2432_2559_9_9   |    <0.001 |
|           ram_reg_2560_2687_0_0   |    <0.001 |
|           ram_reg_2560_2687_10_10 |    <0.001 |
|           ram_reg_2560_2687_11_11 |    <0.001 |
|           ram_reg_2560_2687_12_12 |    <0.001 |
|           ram_reg_2560_2687_13_13 |    <0.001 |
|           ram_reg_2560_2687_14_14 |    <0.001 |
|           ram_reg_2560_2687_15_15 |    <0.001 |
|           ram_reg_2560_2687_16_16 |    <0.001 |
|           ram_reg_2560_2687_17_17 |    <0.001 |
|           ram_reg_2560_2687_18_18 |    <0.001 |
|           ram_reg_2560_2687_19_19 |    <0.001 |
|           ram_reg_2560_2687_1_1   |    <0.001 |
|           ram_reg_2560_2687_20_20 |    <0.001 |
|           ram_reg_2560_2687_21_21 |    <0.001 |
|           ram_reg_2560_2687_22_22 |    <0.001 |
|           ram_reg_2560_2687_23_23 |    <0.001 |
|           ram_reg_2560_2687_24_24 |    <0.001 |
|           ram_reg_2560_2687_25_25 |    <0.001 |
|           ram_reg_2560_2687_26_26 |    <0.001 |
|           ram_reg_2560_2687_27_27 |    <0.001 |
|           ram_reg_2560_2687_28_28 |    <0.001 |
|           ram_reg_2560_2687_29_29 |    <0.001 |
|           ram_reg_2560_2687_2_2   |    <0.001 |
|           ram_reg_2560_2687_30_30 |    <0.001 |
|           ram_reg_2560_2687_31_31 |    <0.001 |
|           ram_reg_2560_2687_3_3   |    <0.001 |
|           ram_reg_2560_2687_4_4   |    <0.001 |
|           ram_reg_2560_2687_5_5   |    <0.001 |
|           ram_reg_2560_2687_6_6   |    <0.001 |
|           ram_reg_2560_2687_7_7   |    <0.001 |
|           ram_reg_2560_2687_8_8   |    <0.001 |
|           ram_reg_2560_2687_9_9   |    <0.001 |
|           ram_reg_256_383_0_0     |    <0.001 |
|           ram_reg_256_383_10_10   |    <0.001 |
|           ram_reg_256_383_11_11   |    <0.001 |
|           ram_reg_256_383_12_12   |    <0.001 |
|           ram_reg_256_383_13_13   |    <0.001 |
|           ram_reg_256_383_14_14   |    <0.001 |
|           ram_reg_256_383_15_15   |    <0.001 |
|           ram_reg_256_383_16_16   |    <0.001 |
|           ram_reg_256_383_17_17   |    <0.001 |
|           ram_reg_256_383_18_18   |    <0.001 |
|           ram_reg_256_383_19_19   |    <0.001 |
|           ram_reg_256_383_1_1     |    <0.001 |
|           ram_reg_256_383_20_20   |    <0.001 |
|           ram_reg_256_383_21_21   |    <0.001 |
|           ram_reg_256_383_22_22   |    <0.001 |
|           ram_reg_256_383_23_23   |    <0.001 |
|           ram_reg_256_383_24_24   |    <0.001 |
|           ram_reg_256_383_25_25   |    <0.001 |
|           ram_reg_256_383_26_26   |    <0.001 |
|           ram_reg_256_383_27_27   |    <0.001 |
|           ram_reg_256_383_28_28   |    <0.001 |
|           ram_reg_256_383_29_29   |    <0.001 |
|           ram_reg_256_383_2_2     |    <0.001 |
|           ram_reg_256_383_30_30   |    <0.001 |
|           ram_reg_256_383_31_31   |    <0.001 |
|           ram_reg_256_383_3_3     |    <0.001 |
|           ram_reg_256_383_4_4     |    <0.001 |
|           ram_reg_256_383_5_5     |    <0.001 |
|           ram_reg_256_383_6_6     |    <0.001 |
|           ram_reg_256_383_7_7     |    <0.001 |
|           ram_reg_256_383_8_8     |    <0.001 |
|           ram_reg_256_383_9_9     |    <0.001 |
|           ram_reg_2688_2815_0_0   |    <0.001 |
|           ram_reg_2688_2815_10_10 |    <0.001 |
|           ram_reg_2688_2815_11_11 |    <0.001 |
|           ram_reg_2688_2815_12_12 |    <0.001 |
|           ram_reg_2688_2815_13_13 |    <0.001 |
|           ram_reg_2688_2815_14_14 |    <0.001 |
|           ram_reg_2688_2815_15_15 |    <0.001 |
|           ram_reg_2688_2815_16_16 |    <0.001 |
|           ram_reg_2688_2815_17_17 |    <0.001 |
|           ram_reg_2688_2815_18_18 |    <0.001 |
|           ram_reg_2688_2815_19_19 |    <0.001 |
|           ram_reg_2688_2815_1_1   |    <0.001 |
|           ram_reg_2688_2815_20_20 |    <0.001 |
|           ram_reg_2688_2815_21_21 |    <0.001 |
|           ram_reg_2688_2815_22_22 |    <0.001 |
|           ram_reg_2688_2815_23_23 |    <0.001 |
|           ram_reg_2688_2815_24_24 |    <0.001 |
|           ram_reg_2688_2815_25_25 |    <0.001 |
|           ram_reg_2688_2815_26_26 |    <0.001 |
|           ram_reg_2688_2815_27_27 |    <0.001 |
|           ram_reg_2688_2815_28_28 |    <0.001 |
|           ram_reg_2688_2815_29_29 |    <0.001 |
|           ram_reg_2688_2815_2_2   |    <0.001 |
|           ram_reg_2688_2815_30_30 |    <0.001 |
|           ram_reg_2688_2815_31_31 |    <0.001 |
|           ram_reg_2688_2815_3_3   |    <0.001 |
|           ram_reg_2688_2815_4_4   |    <0.001 |
|           ram_reg_2688_2815_5_5   |    <0.001 |
|           ram_reg_2688_2815_6_6   |    <0.001 |
|           ram_reg_2688_2815_7_7   |    <0.001 |
|           ram_reg_2688_2815_8_8   |    <0.001 |
|           ram_reg_2688_2815_9_9   |    <0.001 |
|           ram_reg_2816_2943_0_0   |    <0.001 |
|           ram_reg_2816_2943_10_10 |    <0.001 |
|           ram_reg_2816_2943_11_11 |    <0.001 |
|           ram_reg_2816_2943_12_12 |    <0.001 |
|           ram_reg_2816_2943_13_13 |    <0.001 |
|           ram_reg_2816_2943_14_14 |    <0.001 |
|           ram_reg_2816_2943_15_15 |    <0.001 |
|           ram_reg_2816_2943_16_16 |    <0.001 |
|           ram_reg_2816_2943_17_17 |    <0.001 |
|           ram_reg_2816_2943_18_18 |    <0.001 |
|           ram_reg_2816_2943_19_19 |    <0.001 |
|           ram_reg_2816_2943_1_1   |    <0.001 |
|           ram_reg_2816_2943_20_20 |    <0.001 |
|           ram_reg_2816_2943_21_21 |    <0.001 |
|           ram_reg_2816_2943_22_22 |    <0.001 |
|           ram_reg_2816_2943_23_23 |    <0.001 |
|           ram_reg_2816_2943_24_24 |    <0.001 |
|           ram_reg_2816_2943_25_25 |    <0.001 |
|           ram_reg_2816_2943_26_26 |    <0.001 |
|           ram_reg_2816_2943_27_27 |    <0.001 |
|           ram_reg_2816_2943_28_28 |    <0.001 |
|           ram_reg_2816_2943_29_29 |    <0.001 |
|           ram_reg_2816_2943_2_2   |    <0.001 |
|           ram_reg_2816_2943_30_30 |    <0.001 |
|           ram_reg_2816_2943_31_31 |    <0.001 |
|           ram_reg_2816_2943_3_3   |    <0.001 |
|           ram_reg_2816_2943_4_4   |    <0.001 |
|           ram_reg_2816_2943_5_5   |    <0.001 |
|           ram_reg_2816_2943_6_6   |    <0.001 |
|           ram_reg_2816_2943_7_7   |    <0.001 |
|           ram_reg_2816_2943_8_8   |    <0.001 |
|           ram_reg_2816_2943_9_9   |    <0.001 |
|           ram_reg_2944_3071_0_0   |    <0.001 |
|           ram_reg_2944_3071_10_10 |    <0.001 |
|           ram_reg_2944_3071_11_11 |    <0.001 |
|           ram_reg_2944_3071_12_12 |    <0.001 |
|           ram_reg_2944_3071_13_13 |    <0.001 |
|           ram_reg_2944_3071_14_14 |    <0.001 |
|           ram_reg_2944_3071_15_15 |    <0.001 |
|           ram_reg_2944_3071_16_16 |    <0.001 |
|           ram_reg_2944_3071_17_17 |    <0.001 |
|           ram_reg_2944_3071_18_18 |    <0.001 |
|           ram_reg_2944_3071_19_19 |    <0.001 |
|           ram_reg_2944_3071_1_1   |    <0.001 |
|           ram_reg_2944_3071_20_20 |    <0.001 |
|           ram_reg_2944_3071_21_21 |    <0.001 |
|           ram_reg_2944_3071_22_22 |    <0.001 |
|           ram_reg_2944_3071_23_23 |    <0.001 |
|           ram_reg_2944_3071_24_24 |    <0.001 |
|           ram_reg_2944_3071_25_25 |    <0.001 |
|           ram_reg_2944_3071_26_26 |    <0.001 |
|           ram_reg_2944_3071_27_27 |    <0.001 |
|           ram_reg_2944_3071_28_28 |    <0.001 |
|           ram_reg_2944_3071_29_29 |    <0.001 |
|           ram_reg_2944_3071_2_2   |    <0.001 |
|           ram_reg_2944_3071_30_30 |    <0.001 |
|           ram_reg_2944_3071_31_31 |    <0.001 |
|           ram_reg_2944_3071_3_3   |    <0.001 |
|           ram_reg_2944_3071_4_4   |    <0.001 |
|           ram_reg_2944_3071_5_5   |    <0.001 |
|           ram_reg_2944_3071_6_6   |    <0.001 |
|           ram_reg_2944_3071_7_7   |    <0.001 |
|           ram_reg_2944_3071_8_8   |    <0.001 |
|           ram_reg_2944_3071_9_9   |    <0.001 |
|           ram_reg_3072_3199_0_0   |    <0.001 |
|           ram_reg_3072_3199_10_10 |    <0.001 |
|           ram_reg_3072_3199_11_11 |    <0.001 |
|           ram_reg_3072_3199_12_12 |    <0.001 |
|           ram_reg_3072_3199_13_13 |    <0.001 |
|           ram_reg_3072_3199_14_14 |    <0.001 |
|           ram_reg_3072_3199_15_15 |    <0.001 |
|           ram_reg_3072_3199_16_16 |    <0.001 |
|           ram_reg_3072_3199_17_17 |    <0.001 |
|           ram_reg_3072_3199_18_18 |    <0.001 |
|           ram_reg_3072_3199_19_19 |    <0.001 |
|           ram_reg_3072_3199_1_1   |    <0.001 |
|           ram_reg_3072_3199_20_20 |    <0.001 |
|           ram_reg_3072_3199_21_21 |    <0.001 |
|           ram_reg_3072_3199_22_22 |    <0.001 |
|           ram_reg_3072_3199_23_23 |    <0.001 |
|           ram_reg_3072_3199_24_24 |    <0.001 |
|           ram_reg_3072_3199_25_25 |    <0.001 |
|           ram_reg_3072_3199_26_26 |    <0.001 |
|           ram_reg_3072_3199_27_27 |    <0.001 |
|           ram_reg_3072_3199_28_28 |    <0.001 |
|           ram_reg_3072_3199_29_29 |    <0.001 |
|           ram_reg_3072_3199_2_2   |    <0.001 |
|           ram_reg_3072_3199_30_30 |    <0.001 |
|           ram_reg_3072_3199_31_31 |    <0.001 |
|           ram_reg_3072_3199_3_3   |    <0.001 |
|           ram_reg_3072_3199_4_4   |    <0.001 |
|           ram_reg_3072_3199_5_5   |    <0.001 |
|           ram_reg_3072_3199_6_6   |    <0.001 |
|           ram_reg_3072_3199_7_7   |    <0.001 |
|           ram_reg_3072_3199_8_8   |    <0.001 |
|           ram_reg_3072_3199_9_9   |    <0.001 |
|           ram_reg_3200_3327_0_0   |    <0.001 |
|           ram_reg_3200_3327_10_10 |    <0.001 |
|           ram_reg_3200_3327_11_11 |    <0.001 |
|           ram_reg_3200_3327_12_12 |    <0.001 |
|           ram_reg_3200_3327_13_13 |    <0.001 |
|           ram_reg_3200_3327_14_14 |    <0.001 |
|           ram_reg_3200_3327_15_15 |    <0.001 |
|           ram_reg_3200_3327_16_16 |    <0.001 |
|           ram_reg_3200_3327_17_17 |    <0.001 |
|           ram_reg_3200_3327_18_18 |    <0.001 |
|           ram_reg_3200_3327_19_19 |    <0.001 |
|           ram_reg_3200_3327_1_1   |    <0.001 |
|           ram_reg_3200_3327_20_20 |    <0.001 |
|           ram_reg_3200_3327_21_21 |    <0.001 |
|           ram_reg_3200_3327_22_22 |    <0.001 |
|           ram_reg_3200_3327_23_23 |    <0.001 |
|           ram_reg_3200_3327_24_24 |    <0.001 |
|           ram_reg_3200_3327_25_25 |    <0.001 |
|           ram_reg_3200_3327_26_26 |    <0.001 |
|           ram_reg_3200_3327_27_27 |    <0.001 |
|           ram_reg_3200_3327_28_28 |    <0.001 |
|           ram_reg_3200_3327_29_29 |    <0.001 |
|           ram_reg_3200_3327_2_2   |    <0.001 |
|           ram_reg_3200_3327_30_30 |    <0.001 |
|           ram_reg_3200_3327_31_31 |    <0.001 |
|           ram_reg_3200_3327_3_3   |    <0.001 |
|           ram_reg_3200_3327_4_4   |    <0.001 |
|           ram_reg_3200_3327_5_5   |    <0.001 |
|           ram_reg_3200_3327_6_6   |    <0.001 |
|           ram_reg_3200_3327_7_7   |    <0.001 |
|           ram_reg_3200_3327_8_8   |    <0.001 |
|           ram_reg_3200_3327_9_9   |    <0.001 |
|           ram_reg_3328_3455_0_0   |    <0.001 |
|           ram_reg_3328_3455_10_10 |    <0.001 |
|           ram_reg_3328_3455_11_11 |    <0.001 |
|           ram_reg_3328_3455_12_12 |    <0.001 |
|           ram_reg_3328_3455_13_13 |    <0.001 |
|           ram_reg_3328_3455_14_14 |    <0.001 |
|           ram_reg_3328_3455_15_15 |    <0.001 |
|           ram_reg_3328_3455_16_16 |    <0.001 |
|           ram_reg_3328_3455_17_17 |    <0.001 |
|           ram_reg_3328_3455_18_18 |    <0.001 |
|           ram_reg_3328_3455_19_19 |    <0.001 |
|           ram_reg_3328_3455_1_1   |    <0.001 |
|           ram_reg_3328_3455_20_20 |    <0.001 |
|           ram_reg_3328_3455_21_21 |    <0.001 |
|           ram_reg_3328_3455_22_22 |    <0.001 |
|           ram_reg_3328_3455_23_23 |    <0.001 |
|           ram_reg_3328_3455_24_24 |    <0.001 |
|           ram_reg_3328_3455_25_25 |    <0.001 |
|           ram_reg_3328_3455_26_26 |    <0.001 |
|           ram_reg_3328_3455_27_27 |    <0.001 |
|           ram_reg_3328_3455_28_28 |    <0.001 |
|           ram_reg_3328_3455_29_29 |    <0.001 |
|           ram_reg_3328_3455_2_2   |    <0.001 |
|           ram_reg_3328_3455_30_30 |    <0.001 |
|           ram_reg_3328_3455_31_31 |    <0.001 |
|           ram_reg_3328_3455_3_3   |    <0.001 |
|           ram_reg_3328_3455_4_4   |    <0.001 |
|           ram_reg_3328_3455_5_5   |    <0.001 |
|           ram_reg_3328_3455_6_6   |    <0.001 |
|           ram_reg_3328_3455_7_7   |    <0.001 |
|           ram_reg_3328_3455_8_8   |    <0.001 |
|           ram_reg_3328_3455_9_9   |    <0.001 |
|           ram_reg_3456_3583_0_0   |    <0.001 |
|           ram_reg_3456_3583_10_10 |    <0.001 |
|           ram_reg_3456_3583_11_11 |    <0.001 |
|           ram_reg_3456_3583_12_12 |    <0.001 |
|           ram_reg_3456_3583_13_13 |    <0.001 |
|           ram_reg_3456_3583_14_14 |    <0.001 |
|           ram_reg_3456_3583_15_15 |    <0.001 |
|           ram_reg_3456_3583_16_16 |    <0.001 |
|           ram_reg_3456_3583_17_17 |    <0.001 |
|           ram_reg_3456_3583_18_18 |    <0.001 |
|           ram_reg_3456_3583_19_19 |    <0.001 |
|           ram_reg_3456_3583_1_1   |    <0.001 |
|           ram_reg_3456_3583_20_20 |    <0.001 |
|           ram_reg_3456_3583_21_21 |    <0.001 |
|           ram_reg_3456_3583_22_22 |    <0.001 |
|           ram_reg_3456_3583_23_23 |    <0.001 |
|           ram_reg_3456_3583_24_24 |    <0.001 |
|           ram_reg_3456_3583_25_25 |    <0.001 |
|           ram_reg_3456_3583_26_26 |    <0.001 |
|           ram_reg_3456_3583_27_27 |    <0.001 |
|           ram_reg_3456_3583_28_28 |    <0.001 |
|           ram_reg_3456_3583_29_29 |    <0.001 |
|           ram_reg_3456_3583_2_2   |    <0.001 |
|           ram_reg_3456_3583_30_30 |    <0.001 |
|           ram_reg_3456_3583_31_31 |    <0.001 |
|           ram_reg_3456_3583_3_3   |    <0.001 |
|           ram_reg_3456_3583_4_4   |    <0.001 |
|           ram_reg_3456_3583_5_5   |    <0.001 |
|           ram_reg_3456_3583_6_6   |    <0.001 |
|           ram_reg_3456_3583_7_7   |    <0.001 |
|           ram_reg_3456_3583_8_8   |    <0.001 |
|           ram_reg_3456_3583_9_9   |    <0.001 |
|           ram_reg_3584_3711_0_0   |    <0.001 |
|           ram_reg_3584_3711_10_10 |    <0.001 |
|           ram_reg_3584_3711_11_11 |    <0.001 |
|           ram_reg_3584_3711_12_12 |    <0.001 |
|           ram_reg_3584_3711_13_13 |    <0.001 |
|           ram_reg_3584_3711_14_14 |    <0.001 |
|           ram_reg_3584_3711_15_15 |    <0.001 |
|           ram_reg_3584_3711_16_16 |    <0.001 |
|           ram_reg_3584_3711_17_17 |    <0.001 |
|           ram_reg_3584_3711_18_18 |    <0.001 |
|           ram_reg_3584_3711_19_19 |    <0.001 |
|           ram_reg_3584_3711_1_1   |    <0.001 |
|           ram_reg_3584_3711_20_20 |    <0.001 |
|           ram_reg_3584_3711_21_21 |    <0.001 |
|           ram_reg_3584_3711_22_22 |    <0.001 |
|           ram_reg_3584_3711_23_23 |    <0.001 |
|           ram_reg_3584_3711_24_24 |    <0.001 |
|           ram_reg_3584_3711_25_25 |    <0.001 |
|           ram_reg_3584_3711_26_26 |    <0.001 |
|           ram_reg_3584_3711_27_27 |    <0.001 |
|           ram_reg_3584_3711_28_28 |    <0.001 |
|           ram_reg_3584_3711_29_29 |    <0.001 |
|           ram_reg_3584_3711_2_2   |    <0.001 |
|           ram_reg_3584_3711_30_30 |    <0.001 |
|           ram_reg_3584_3711_31_31 |    <0.001 |
|           ram_reg_3584_3711_3_3   |    <0.001 |
|           ram_reg_3584_3711_4_4   |    <0.001 |
|           ram_reg_3584_3711_5_5   |    <0.001 |
|           ram_reg_3584_3711_6_6   |    <0.001 |
|           ram_reg_3584_3711_7_7   |    <0.001 |
|           ram_reg_3584_3711_8_8   |    <0.001 |
|           ram_reg_3584_3711_9_9   |    <0.001 |
|           ram_reg_3712_3839_0_0   |    <0.001 |
|           ram_reg_3712_3839_10_10 |    <0.001 |
|           ram_reg_3712_3839_11_11 |    <0.001 |
|           ram_reg_3712_3839_12_12 |    <0.001 |
|           ram_reg_3712_3839_13_13 |    <0.001 |
|           ram_reg_3712_3839_14_14 |    <0.001 |
|           ram_reg_3712_3839_15_15 |    <0.001 |
|           ram_reg_3712_3839_16_16 |    <0.001 |
|           ram_reg_3712_3839_17_17 |    <0.001 |
|           ram_reg_3712_3839_18_18 |    <0.001 |
|           ram_reg_3712_3839_19_19 |    <0.001 |
|           ram_reg_3712_3839_1_1   |    <0.001 |
|           ram_reg_3712_3839_20_20 |    <0.001 |
|           ram_reg_3712_3839_21_21 |    <0.001 |
|           ram_reg_3712_3839_22_22 |    <0.001 |
|           ram_reg_3712_3839_23_23 |    <0.001 |
|           ram_reg_3712_3839_24_24 |    <0.001 |
|           ram_reg_3712_3839_25_25 |    <0.001 |
|           ram_reg_3712_3839_26_26 |    <0.001 |
|           ram_reg_3712_3839_27_27 |    <0.001 |
|           ram_reg_3712_3839_28_28 |    <0.001 |
|           ram_reg_3712_3839_29_29 |    <0.001 |
|           ram_reg_3712_3839_2_2   |    <0.001 |
|           ram_reg_3712_3839_30_30 |    <0.001 |
|           ram_reg_3712_3839_31_31 |    <0.001 |
|           ram_reg_3712_3839_3_3   |    <0.001 |
|           ram_reg_3712_3839_4_4   |    <0.001 |
|           ram_reg_3712_3839_5_5   |    <0.001 |
|           ram_reg_3712_3839_6_6   |    <0.001 |
|           ram_reg_3712_3839_7_7   |    <0.001 |
|           ram_reg_3712_3839_8_8   |    <0.001 |
|           ram_reg_3712_3839_9_9   |    <0.001 |
|           ram_reg_3840_3967_0_0   |    <0.001 |
|           ram_reg_3840_3967_10_10 |    <0.001 |
|           ram_reg_3840_3967_11_11 |    <0.001 |
|           ram_reg_3840_3967_12_12 |    <0.001 |
|           ram_reg_3840_3967_13_13 |    <0.001 |
|           ram_reg_3840_3967_14_14 |    <0.001 |
|           ram_reg_3840_3967_15_15 |    <0.001 |
|           ram_reg_3840_3967_16_16 |    <0.001 |
|           ram_reg_3840_3967_17_17 |    <0.001 |
|           ram_reg_3840_3967_18_18 |    <0.001 |
|           ram_reg_3840_3967_19_19 |    <0.001 |
|           ram_reg_3840_3967_1_1   |    <0.001 |
|           ram_reg_3840_3967_20_20 |    <0.001 |
|           ram_reg_3840_3967_21_21 |    <0.001 |
|           ram_reg_3840_3967_22_22 |    <0.001 |
|           ram_reg_3840_3967_23_23 |    <0.001 |
|           ram_reg_3840_3967_24_24 |    <0.001 |
|           ram_reg_3840_3967_25_25 |    <0.001 |
|           ram_reg_3840_3967_26_26 |    <0.001 |
|           ram_reg_3840_3967_27_27 |    <0.001 |
|           ram_reg_3840_3967_28_28 |    <0.001 |
|           ram_reg_3840_3967_29_29 |    <0.001 |
|           ram_reg_3840_3967_2_2   |    <0.001 |
|           ram_reg_3840_3967_30_30 |    <0.001 |
|           ram_reg_3840_3967_31_31 |    <0.001 |
|           ram_reg_3840_3967_3_3   |    <0.001 |
|           ram_reg_3840_3967_4_4   |    <0.001 |
|           ram_reg_3840_3967_5_5   |    <0.001 |
|           ram_reg_3840_3967_6_6   |    <0.001 |
|           ram_reg_3840_3967_7_7   |    <0.001 |
|           ram_reg_3840_3967_8_8   |    <0.001 |
|           ram_reg_3840_3967_9_9   |    <0.001 |
|           ram_reg_384_511_0_0     |    <0.001 |
|           ram_reg_384_511_10_10   |    <0.001 |
|           ram_reg_384_511_11_11   |    <0.001 |
|           ram_reg_384_511_12_12   |    <0.001 |
|           ram_reg_384_511_13_13   |    <0.001 |
|           ram_reg_384_511_14_14   |    <0.001 |
|           ram_reg_384_511_15_15   |    <0.001 |
|           ram_reg_384_511_16_16   |    <0.001 |
|           ram_reg_384_511_17_17   |    <0.001 |
|           ram_reg_384_511_18_18   |    <0.001 |
|           ram_reg_384_511_19_19   |    <0.001 |
|           ram_reg_384_511_1_1     |    <0.001 |
|           ram_reg_384_511_20_20   |    <0.001 |
|           ram_reg_384_511_21_21   |    <0.001 |
|           ram_reg_384_511_22_22   |    <0.001 |
|           ram_reg_384_511_23_23   |    <0.001 |
|           ram_reg_384_511_24_24   |    <0.001 |
|           ram_reg_384_511_25_25   |    <0.001 |
|           ram_reg_384_511_26_26   |    <0.001 |
|           ram_reg_384_511_27_27   |    <0.001 |
|           ram_reg_384_511_28_28   |    <0.001 |
|           ram_reg_384_511_29_29   |    <0.001 |
|           ram_reg_384_511_2_2     |    <0.001 |
|           ram_reg_384_511_30_30   |    <0.001 |
|           ram_reg_384_511_31_31   |    <0.001 |
|           ram_reg_384_511_3_3     |    <0.001 |
|           ram_reg_384_511_4_4     |    <0.001 |
|           ram_reg_384_511_5_5     |    <0.001 |
|           ram_reg_384_511_6_6     |    <0.001 |
|           ram_reg_384_511_7_7     |    <0.001 |
|           ram_reg_384_511_8_8     |    <0.001 |
|           ram_reg_384_511_9_9     |    <0.001 |
|           ram_reg_3968_4095_0_0   |    <0.001 |
|           ram_reg_3968_4095_10_10 |    <0.001 |
|           ram_reg_3968_4095_11_11 |    <0.001 |
|           ram_reg_3968_4095_12_12 |    <0.001 |
|           ram_reg_3968_4095_13_13 |    <0.001 |
|           ram_reg_3968_4095_14_14 |    <0.001 |
|           ram_reg_3968_4095_15_15 |    <0.001 |
|           ram_reg_3968_4095_16_16 |    <0.001 |
|           ram_reg_3968_4095_17_17 |    <0.001 |
|           ram_reg_3968_4095_18_18 |    <0.001 |
|           ram_reg_3968_4095_19_19 |    <0.001 |
|           ram_reg_3968_4095_1_1   |    <0.001 |
|           ram_reg_3968_4095_20_20 |    <0.001 |
|           ram_reg_3968_4095_21_21 |    <0.001 |
|           ram_reg_3968_4095_22_22 |    <0.001 |
|           ram_reg_3968_4095_23_23 |    <0.001 |
|           ram_reg_3968_4095_24_24 |    <0.001 |
|           ram_reg_3968_4095_25_25 |    <0.001 |
|           ram_reg_3968_4095_26_26 |    <0.001 |
|           ram_reg_3968_4095_27_27 |    <0.001 |
|           ram_reg_3968_4095_28_28 |    <0.001 |
|           ram_reg_3968_4095_29_29 |    <0.001 |
|           ram_reg_3968_4095_2_2   |    <0.001 |
|           ram_reg_3968_4095_30_30 |    <0.001 |
|           ram_reg_3968_4095_31_31 |    <0.001 |
|           ram_reg_3968_4095_3_3   |    <0.001 |
|           ram_reg_3968_4095_4_4   |    <0.001 |
|           ram_reg_3968_4095_5_5   |    <0.001 |
|           ram_reg_3968_4095_6_6   |    <0.001 |
|           ram_reg_3968_4095_7_7   |    <0.001 |
|           ram_reg_3968_4095_8_8   |    <0.001 |
|           ram_reg_3968_4095_9_9   |    <0.001 |
|           ram_reg_512_639_0_0     |    <0.001 |
|           ram_reg_512_639_10_10   |    <0.001 |
|           ram_reg_512_639_11_11   |    <0.001 |
|           ram_reg_512_639_12_12   |    <0.001 |
|           ram_reg_512_639_13_13   |    <0.001 |
|           ram_reg_512_639_14_14   |    <0.001 |
|           ram_reg_512_639_15_15   |    <0.001 |
|           ram_reg_512_639_16_16   |    <0.001 |
|           ram_reg_512_639_17_17   |    <0.001 |
|           ram_reg_512_639_18_18   |    <0.001 |
|           ram_reg_512_639_19_19   |    <0.001 |
|           ram_reg_512_639_1_1     |    <0.001 |
|           ram_reg_512_639_20_20   |    <0.001 |
|           ram_reg_512_639_21_21   |    <0.001 |
|           ram_reg_512_639_22_22   |    <0.001 |
|           ram_reg_512_639_23_23   |    <0.001 |
|           ram_reg_512_639_24_24   |    <0.001 |
|           ram_reg_512_639_25_25   |    <0.001 |
|           ram_reg_512_639_26_26   |    <0.001 |
|           ram_reg_512_639_27_27   |    <0.001 |
|           ram_reg_512_639_28_28   |    <0.001 |
|           ram_reg_512_639_29_29   |    <0.001 |
|           ram_reg_512_639_2_2     |    <0.001 |
|           ram_reg_512_639_30_30   |    <0.001 |
|           ram_reg_512_639_31_31   |    <0.001 |
|           ram_reg_512_639_3_3     |    <0.001 |
|           ram_reg_512_639_4_4     |    <0.001 |
|           ram_reg_512_639_5_5     |    <0.001 |
|           ram_reg_512_639_6_6     |    <0.001 |
|           ram_reg_512_639_7_7     |    <0.001 |
|           ram_reg_512_639_8_8     |    <0.001 |
|           ram_reg_512_639_9_9     |    <0.001 |
|           ram_reg_640_767_0_0     |    <0.001 |
|           ram_reg_640_767_10_10   |    <0.001 |
|           ram_reg_640_767_11_11   |    <0.001 |
|           ram_reg_640_767_12_12   |    <0.001 |
|           ram_reg_640_767_13_13   |    <0.001 |
|           ram_reg_640_767_14_14   |    <0.001 |
|           ram_reg_640_767_15_15   |    <0.001 |
|           ram_reg_640_767_16_16   |    <0.001 |
|           ram_reg_640_767_17_17   |    <0.001 |
|           ram_reg_640_767_18_18   |    <0.001 |
|           ram_reg_640_767_19_19   |    <0.001 |
|           ram_reg_640_767_1_1     |    <0.001 |
|           ram_reg_640_767_20_20   |    <0.001 |
|           ram_reg_640_767_21_21   |    <0.001 |
|           ram_reg_640_767_22_22   |    <0.001 |
|           ram_reg_640_767_23_23   |    <0.001 |
|           ram_reg_640_767_24_24   |    <0.001 |
|           ram_reg_640_767_25_25   |    <0.001 |
|           ram_reg_640_767_26_26   |    <0.001 |
|           ram_reg_640_767_27_27   |    <0.001 |
|           ram_reg_640_767_28_28   |    <0.001 |
|           ram_reg_640_767_29_29   |    <0.001 |
|           ram_reg_640_767_2_2     |    <0.001 |
|           ram_reg_640_767_30_30   |    <0.001 |
|           ram_reg_640_767_31_31   |    <0.001 |
|           ram_reg_640_767_3_3     |    <0.001 |
|           ram_reg_640_767_4_4     |    <0.001 |
|           ram_reg_640_767_5_5     |    <0.001 |
|           ram_reg_640_767_6_6     |    <0.001 |
|           ram_reg_640_767_7_7     |    <0.001 |
|           ram_reg_640_767_8_8     |    <0.001 |
|           ram_reg_640_767_9_9     |    <0.001 |
|           ram_reg_768_895_0_0     |    <0.001 |
|           ram_reg_768_895_10_10   |    <0.001 |
|           ram_reg_768_895_11_11   |    <0.001 |
|           ram_reg_768_895_12_12   |    <0.001 |
|           ram_reg_768_895_13_13   |    <0.001 |
|           ram_reg_768_895_14_14   |    <0.001 |
|           ram_reg_768_895_15_15   |    <0.001 |
|           ram_reg_768_895_16_16   |    <0.001 |
|           ram_reg_768_895_17_17   |    <0.001 |
|           ram_reg_768_895_18_18   |    <0.001 |
|           ram_reg_768_895_19_19   |    <0.001 |
|           ram_reg_768_895_1_1     |    <0.001 |
|           ram_reg_768_895_20_20   |    <0.001 |
|           ram_reg_768_895_21_21   |    <0.001 |
|           ram_reg_768_895_22_22   |    <0.001 |
|           ram_reg_768_895_23_23   |    <0.001 |
|           ram_reg_768_895_24_24   |    <0.001 |
|           ram_reg_768_895_25_25   |    <0.001 |
|           ram_reg_768_895_26_26   |    <0.001 |
|           ram_reg_768_895_27_27   |    <0.001 |
|           ram_reg_768_895_28_28   |    <0.001 |
|           ram_reg_768_895_29_29   |    <0.001 |
|           ram_reg_768_895_2_2     |    <0.001 |
|           ram_reg_768_895_30_30   |    <0.001 |
|           ram_reg_768_895_31_31   |    <0.001 |
|           ram_reg_768_895_3_3     |    <0.001 |
|           ram_reg_768_895_4_4     |    <0.001 |
|           ram_reg_768_895_5_5     |    <0.001 |
|           ram_reg_768_895_6_6     |    <0.001 |
|           ram_reg_768_895_7_7     |    <0.001 |
|           ram_reg_768_895_8_8     |    <0.001 |
|           ram_reg_768_895_9_9     |    <0.001 |
|           ram_reg_896_1023_0_0    |    <0.001 |
|           ram_reg_896_1023_10_10  |    <0.001 |
|           ram_reg_896_1023_11_11  |    <0.001 |
|           ram_reg_896_1023_12_12  |    <0.001 |
|           ram_reg_896_1023_13_13  |    <0.001 |
|           ram_reg_896_1023_14_14  |    <0.001 |
|           ram_reg_896_1023_15_15  |    <0.001 |
|           ram_reg_896_1023_16_16  |    <0.001 |
|           ram_reg_896_1023_17_17  |    <0.001 |
|           ram_reg_896_1023_18_18  |    <0.001 |
|           ram_reg_896_1023_19_19  |    <0.001 |
|           ram_reg_896_1023_1_1    |    <0.001 |
|           ram_reg_896_1023_20_20  |    <0.001 |
|           ram_reg_896_1023_21_21  |    <0.001 |
|           ram_reg_896_1023_22_22  |    <0.001 |
|           ram_reg_896_1023_23_23  |    <0.001 |
|           ram_reg_896_1023_24_24  |    <0.001 |
|           ram_reg_896_1023_25_25  |    <0.001 |
|           ram_reg_896_1023_26_26  |    <0.001 |
|           ram_reg_896_1023_27_27  |    <0.001 |
|           ram_reg_896_1023_28_28  |    <0.001 |
|           ram_reg_896_1023_29_29  |    <0.001 |
|           ram_reg_896_1023_2_2    |    <0.001 |
|           ram_reg_896_1023_30_30  |    <0.001 |
|           ram_reg_896_1023_31_31  |    <0.001 |
|           ram_reg_896_1023_3_3    |    <0.001 |
|           ram_reg_896_1023_4_4    |    <0.001 |
|           ram_reg_896_1023_5_5    |    <0.001 |
|           ram_reg_896_1023_6_6    |    <0.001 |
|           ram_reg_896_1023_7_7    |    <0.001 |
|           ram_reg_896_1023_8_8    |    <0.001 |
|           ram_reg_896_1023_9_9    |    <0.001 |
|   u13                             |     0.001 |
|   u2                              |     0.001 |
|     rf_reg_r1_0_31_0_5            |    <0.001 |
|     rf_reg_r1_0_31_12_17          |    <0.001 |
|     rf_reg_r1_0_31_18_23          |    <0.001 |
|     rf_reg_r1_0_31_24_29          |    <0.001 |
|     rf_reg_r1_0_31_30_31          |    <0.001 |
|     rf_reg_r1_0_31_6_11           |    <0.001 |
|     rf_reg_r2_0_31_0_5            |    <0.001 |
|     rf_reg_r2_0_31_12_17          |    <0.001 |
|     rf_reg_r2_0_31_18_23          |    <0.001 |
|     rf_reg_r2_0_31_24_29          |    <0.001 |
|     rf_reg_r2_0_31_30_31          |    <0.001 |
|     rf_reg_r2_0_31_6_11           |    <0.001 |
|   u4                              |     0.016 |
|   u5                              |    <0.001 |
|   u6                              |     0.002 |
|   u7                              |     0.020 |
|     i0                            |    <0.001 |
|     i1                            |    <0.001 |
|     invA                          |    <0.001 |
|     multiply_32                   |     0.017 |
|       u0                          |     0.009 |
|       u1                          |     0.008 |
|     shift1                        |    <0.001 |
|       uu11                        |    <0.001 |
|       uu24                        |    <0.001 |
|       uu25                        |    <0.001 |
|       uu26                        |    <0.001 |
|       uu27                        |    <0.001 |
|       uu28                        |    <0.001 |
|       uu29                        |    <0.001 |
|       uu3                         |    <0.001 |
|       uu30                        |    <0.001 |
|       uu31                        |    <0.001 |
|     shift3                        |    <0.001 |
|       ui                          |    <0.001 |
|     uu                            |    <0.001 |
|     uu1                           |    <0.001 |
|   u8                              |     0.036 |
|   u9                              |     0.011 |
+-----------------------------------+-----------+


