{'feedback_value': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['r_reg', 'r_reg']],
                    'DLines': ['16:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f85397b1250>]},
 'q': {'CDeps': [[], [], [], []],
       'CLines': [[], [], [], []],
       'Clocked': False,
       'DDeps': [['r_reg'], ['r_reg'], ['r_reg'], ['r_reg'], ['r_reg']],
       'DLines': ['17:D', '18:D', '19:D', '20:D', '21:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f85397a6750>,
                       <pyverilog.vparser.ast.Assign object at 0x7f85397a6f50>,
                       <pyverilog.vparser.ast.Assign object at 0x7f8539a607d0>,
                       <pyverilog.vparser.ast.Assign object at 0x7f85397c6510>,
                       <pyverilog.vparser.ast.Assign object at 0x7f8539658350>]},
 'r_next': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['clk', 'r_reg', 'r_reg', 'q', 'r_reg']],
            'DLines': ['15:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f85397a3e10>]},
 'r_reg': {'CDeps': [[[], [], ['reset']], [[], [], ['reset']]],
           'CLines': [[None, None, '24:C'], [None, None, '24:C']],
           'Clocked': True,
           'DDeps': [[], ['r_next']],
           'DLines': ['26:D', '30:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8539658290>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8539658a90>]}}
