# Field programmable device with test bits.

## Abstract
The device has a memory cell part, with test bit rows TB₁, TB₂ along bit lines, and or with test word rows TW₁ to TW₃ along word lines. At least one row of the test bit rows and or the test word rows TW₃ has a different write in ratio from that of the other test bit row or rows and or the other test word row or rows TW₁ and TW₂ .