Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 14 10:03:41 2019
| Host         : LAPTOP-69E4OMV9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.560        0.000                      0                   53        0.215        0.000                      0                   53        2.208        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 5.208}      10.417          95.997          
  clk_out2_clk_wiz_0  {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_0  {0.000 5.208}      10.417          95.997          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 2.208        0.000                       0                     1  
  clk_out2_clk_wiz_0       34.560        0.000                      0                   53        0.215        0.000                      0                   53       19.365        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                    8.262        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.209       2.209      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.208       2.208      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.560ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/Vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.952ns (20.795%)  route 3.626ns (79.205%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 37.765 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.871    -1.256    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y33        FDRE (Prop_fdre_C_Q)         0.456    -0.800 f  VGA_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=8, routed)           1.437     0.637    VGA_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X110Y33        LUT5 (Prop_lut5_I2_O)        0.124     0.761 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=13, routed)          0.361     1.122    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I5_O)        0.124     1.246 r  VGA_inst/VGA_driver_inst/VTeller[0]_i_2/O
                         net (fo=7, routed)           0.857     2.103    VGA_inst/VGA_driver_inst/VTeller[0]_i_2_n_0
    SLICE_X109Y32        LUT3 (Prop_lut3_I1_O)        0.124     2.227 r  VGA_inst/VGA_driver_inst/Vsync_i_3/O
                         net (fo=2, routed)           0.584     2.811    VGA_inst/VGA_driver_inst/Vsync_i_3_n_0
    SLICE_X109Y30        LUT6 (Prop_lut6_I0_O)        0.124     2.935 r  VGA_inst/VGA_driver_inst/Vsync_i_1/O
                         net (fo=1, routed)           0.387     3.322    VGA_inst/VGA_driver_inst/Vsync_i_1_n_0
    SLICE_X109Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/Vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.686    37.765    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/Vsync_reg/C
                         clock pessimism              0.640    38.404    
                         clock uncertainty           -0.093    38.311    
    SLICE_X109Y30        FDRE (Setup_fdre_C_R)       -0.429    37.882    VGA_inst/VGA_driver_inst/Vsync_reg
  -------------------------------------------------------------------
                         required time                         37.882    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                 34.560    

Slack (MET) :             34.577ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 1.373ns (27.826%)  route 3.561ns (72.174%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 37.771 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.261ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.866    -1.261    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y30        FDRE (Prop_fdre_C_Q)         0.478    -0.783 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          0.727    -0.056    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y31        LUT3 (Prop_lut3_I1_O)        0.319     0.263 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.661     0.924    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I3_O)        0.328     1.252 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.667     1.919    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I1_O)        0.124     2.043 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.756     2.799    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X111Y33        LUT6 (Prop_lut6_I0_O)        0.124     2.923 r  VGA_inst/VGA_driver_inst/s_output_greyscale[2]_i_1/O
                         net (fo=9, routed)           0.751     3.674    VGA_inst/VGA_controller_inst/D[0]
    SLICE_X113Y33        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.692    37.771    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X113Y33        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]/C
                         clock pessimism              0.640    38.410    
                         clock uncertainty           -0.093    38.317    
    SLICE_X113Y33        FDRE (Setup_fdre_C_D)       -0.067    38.250    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]
  -------------------------------------------------------------------
                         required time                         38.250    
                         arrival time                          -3.674    
  -------------------------------------------------------------------
                         slack                                 34.577    

Slack (MET) :             34.657ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.373ns (28.082%)  route 3.516ns (71.918%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 37.770 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.261ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.866    -1.261    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y30        FDRE (Prop_fdre_C_Q)         0.478    -0.783 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          0.727    -0.056    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y31        LUT3 (Prop_lut3_I1_O)        0.319     0.263 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.661     0.924    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I3_O)        0.328     1.252 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.667     1.919    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I1_O)        0.124     2.043 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.756     2.799    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X111Y33        LUT6 (Prop_lut6_I0_O)        0.124     2.923 r  VGA_inst/VGA_driver_inst/s_output_greyscale[2]_i_1/O
                         net (fo=9, routed)           0.706     3.629    VGA_inst/VGA_controller_inst/D[0]
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.691    37.770    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/C
                         clock pessimism              0.640    38.409    
                         clock uncertainty           -0.093    38.316    
    SLICE_X112Y32        FDRE (Setup_fdre_C_D)       -0.031    38.285    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -3.629    
  -------------------------------------------------------------------
                         slack                                 34.657    

Slack (MET) :             34.756ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.373ns (28.963%)  route 3.368ns (71.037%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 37.771 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.261ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.866    -1.261    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y30        FDRE (Prop_fdre_C_Q)         0.478    -0.783 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          0.727    -0.056    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y31        LUT3 (Prop_lut3_I1_O)        0.319     0.263 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.661     0.924    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I3_O)        0.328     1.252 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.667     1.919    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I1_O)        0.124     2.043 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.756     2.799    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X111Y33        LUT6 (Prop_lut6_I0_O)        0.124     2.923 r  VGA_inst/VGA_driver_inst/s_output_greyscale[2]_i_1/O
                         net (fo=9, routed)           0.557     3.480    VGA_inst/VGA_controller_inst/D[0]
    SLICE_X113Y33        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.692    37.771    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X113Y33        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_4/C
                         clock pessimism              0.640    38.410    
                         clock uncertainty           -0.093    38.317    
    SLICE_X113Y33        FDRE (Setup_fdre_C_D)       -0.081    38.236    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.236    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                 34.756    

Slack (MET) :             34.765ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 1.373ns (28.895%)  route 3.379ns (71.105%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 37.771 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.261ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.866    -1.261    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y30        FDRE (Prop_fdre_C_Q)         0.478    -0.783 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          0.727    -0.056    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y31        LUT3 (Prop_lut3_I1_O)        0.319     0.263 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.661     0.924    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I3_O)        0.328     1.252 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.667     1.919    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I1_O)        0.124     2.043 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.756     2.799    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X111Y33        LUT6 (Prop_lut6_I0_O)        0.124     2.923 r  VGA_inst/VGA_driver_inst/s_output_greyscale[2]_i_1/O
                         net (fo=9, routed)           0.568     3.491    VGA_inst/VGA_controller_inst/D[0]
    SLICE_X113Y33        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.692    37.771    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X113Y33        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_5/C
                         clock pessimism              0.640    38.410    
                         clock uncertainty           -0.093    38.317    
    SLICE_X113Y33        FDRE (Setup_fdre_C_D)       -0.061    38.256    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         38.256    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                 34.765    

Slack (MET) :             34.794ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.418ns (29.242%)  route 3.431ns (70.758%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 37.770 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.871    -1.256    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y33        FDRE (Prop_fdre_C_Q)         0.456    -0.800 r  VGA_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=8, routed)           1.437     0.637    VGA_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X110Y33        LUT5 (Prop_lut5_I2_O)        0.124     0.761 f  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=13, routed)          0.866     1.627    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X111Y32        LUT4 (Prop_lut4_I2_O)        0.152     1.779 f  VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_6/O
                         net (fo=2, routed)           0.821     2.600    VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_6_n_0
    SLICE_X109Y32        LUT5 (Prop_lut5_I3_O)        0.354     2.954 r  VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_2/O
                         net (fo=1, routed)           0.307     3.262    VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_2_n_0
    SLICE_X110Y32        LUT6 (Prop_lut6_I0_O)        0.332     3.594 r  VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_1/O
                         net (fo=1, routed)           0.000     3.594    VGA_inst/VGA_driver_inst/Flag_Active_Video_inv_i_1_n_0
    SLICE_X110Y32        FDRE                                         r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.691    37.770    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y32        FDRE                                         r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/C
                         clock pessimism              0.680    38.449    
                         clock uncertainty           -0.093    38.356    
    SLICE_X110Y32        FDRE (Setup_fdre_C_D)        0.031    38.387    VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv
  -------------------------------------------------------------------
                         required time                         38.387    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 34.794    

Slack (MET) :             34.832ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.373ns (29.213%)  route 3.327ns (70.787%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 37.770 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.261ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.866    -1.261    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y30        FDRE (Prop_fdre_C_Q)         0.478    -0.783 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          0.727    -0.056    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y31        LUT3 (Prop_lut3_I1_O)        0.319     0.263 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.661     0.924    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I3_O)        0.328     1.252 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.667     1.919    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I1_O)        0.124     2.043 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.756     2.799    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X111Y33        LUT6 (Prop_lut6_I0_O)        0.124     2.923 r  VGA_inst/VGA_driver_inst/s_output_greyscale[2]_i_1/O
                         net (fo=9, routed)           0.516     3.439    VGA_inst/VGA_controller_inst/D[0]
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.691    37.770    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/C
                         clock pessimism              0.640    38.409    
                         clock uncertainty           -0.093    38.316    
    SLICE_X112Y32        FDRE (Setup_fdre_C_D)       -0.045    38.271    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                 34.832    

Slack (MET) :             34.921ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.373ns (29.658%)  route 3.256ns (70.342%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 37.771 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.261ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.866    -1.261    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y30        FDRE (Prop_fdre_C_Q)         0.478    -0.783 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          0.727    -0.056    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y31        LUT3 (Prop_lut3_I1_O)        0.319     0.263 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.661     0.924    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I3_O)        0.328     1.252 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.667     1.919    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I1_O)        0.124     2.043 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.464     2.507    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X111Y33        LUT6 (Prop_lut6_I0_O)        0.124     2.631 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_1/O
                         net (fo=3, routed)           0.738     3.369    VGA_inst/VGA_controller_inst/D[1]
    SLICE_X112Y33        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.692    37.771    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X112Y33        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_2/C
                         clock pessimism              0.640    38.410    
                         clock uncertainty           -0.093    38.317    
    SLICE_X112Y33        FDRE (Setup_fdre_C_D)       -0.028    38.289    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                 34.921    

Slack (MET) :             34.974ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.209ns (25.872%)  route 3.464ns (74.128%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 37.768 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.256ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.871    -1.256    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y33        FDRE (Prop_fdre_C_Q)         0.456    -0.800 f  VGA_inst/VGA_driver_inst/HTeller_reg[3]/Q
                         net (fo=8, routed)           1.437     0.637    VGA_inst/VGA_driver_inst/HTeller_reg_n_0_[3]
    SLICE_X110Y33        LUT5 (Prop_lut5_I2_O)        0.124     0.761 r  VGA_inst/VGA_driver_inst/HTeller[9]_i_2/O
                         net (fo=13, routed)          0.361     1.122    VGA_inst/VGA_driver_inst/HTeller[9]_i_2_n_0
    SLICE_X111Y31        LUT6 (Prop_lut6_I5_O)        0.124     1.246 f  VGA_inst/VGA_driver_inst/VTeller[0]_i_2/O
                         net (fo=7, routed)           0.852     2.098    VGA_inst/VGA_driver_inst/VTeller[0]_i_2_n_0
    SLICE_X108Y33        LUT2 (Prop_lut2_I1_O)        0.150     2.248 r  VGA_inst/VGA_driver_inst/VTeller[4]_i_2/O
                         net (fo=2, routed)           0.815     3.062    VGA_inst/VGA_driver_inst/VTeller[4]_i_2_n_0
    SLICE_X108Y32        LUT6 (Prop_lut6_I0_O)        0.355     3.417 r  VGA_inst/VGA_driver_inst/VTeller[1]_i_1/O
                         net (fo=1, routed)           0.000     3.417    VGA_inst/VGA_driver_inst/VTeller[1]
    SLICE_X108Y32        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.689    37.768    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y32        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[1]/C
                         clock pessimism              0.640    38.407    
                         clock uncertainty           -0.093    38.314    
    SLICE_X108Y32        FDRE (Setup_fdre_C_D)        0.077    38.391    VGA_inst/VGA_driver_inst/VTeller_reg[1]
  -------------------------------------------------------------------
                         required time                         38.391    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                 34.974    

Slack (MET) :             34.982ns  (required time - arrival time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out2_clk_wiz_0 rise@39.730ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.373ns (30.168%)  route 3.178ns (69.832%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 37.771 - 39.730 ) 
    Source Clock Delay      (SCD):    -1.261ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.260    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -5.083 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -3.228    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.127 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.866    -1.261    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y30        FDRE (Prop_fdre_C_Q)         0.478    -0.783 f  VGA_inst/VGA_driver_inst/VTeller_reg[7]/Q
                         net (fo=10, routed)          0.727    -0.056    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[7]
    SLICE_X108Y31        LUT3 (Prop_lut3_I1_O)        0.319     0.263 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10/O
                         net (fo=1, routed)           0.661     0.924    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_10_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I3_O)        0.328     1.252 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7/O
                         net (fo=1, routed)           0.667     1.919    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_7_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I1_O)        0.124     2.043 r  VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2/O
                         net (fo=2, routed)           0.756     2.799    VGA_inst/VGA_driver_inst/s_output_greyscale[3]_i_2_n_0
    SLICE_X111Y33        LUT6 (Prop_lut6_I0_O)        0.124     2.923 r  VGA_inst/VGA_driver_inst/s_output_greyscale[2]_i_1/O
                         net (fo=9, routed)           0.368     3.291    VGA_inst/VGA_controller_inst/D[0]
    SLICE_X112Y33        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     39.730    39.730 r  
    Y9                                                0.000    39.730 r  sys_clk (IN)
                         net (fo=0)                   0.000    39.730    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    40.572 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.734    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.296 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    35.987    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.078 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          1.692    37.771    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X112Y33        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_8/C
                         clock pessimism              0.640    38.410    
                         clock uncertainty           -0.093    38.317    
    SLICE_X112Y33        FDRE (Setup_fdre_C_D)       -0.045    38.272    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                 34.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/HTeller_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.180%)  route 0.142ns (42.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.635    -0.598    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X111Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y33        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  VGA_inst/VGA_driver_inst/HTeller_reg[2]/Q
                         net (fo=8, routed)           0.142    -0.314    VGA_inst/VGA_driver_inst/HTeller_reg_n_0_[2]
    SLICE_X110Y33        LUT5 (Prop_lut5_I4_O)        0.049    -0.265 r  VGA_inst/VGA_driver_inst/HTeller[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.265    VGA_inst/VGA_driver_inst/HTeller[4]_i_2_n_0
    SLICE_X110Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.904    -0.834    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[4]/C
                         clock pessimism              0.249    -0.585    
    SLICE_X110Y33        FDRE (Hold_fdre_C_D)         0.104    -0.481    VGA_inst/VGA_driver_inst/HTeller_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.395%)  route 0.121ns (36.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.632    -0.601    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y31        FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  VGA_inst/VGA_driver_inst/VTeller_reg[9]/Q
                         net (fo=16, routed)          0.121    -0.316    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[9]
    SLICE_X109Y31        LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  VGA_inst/VGA_driver_inst/VTeller[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    VGA_inst/VGA_driver_inst/VTeller[5]
    SLICE_X109Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.901    -0.837    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[5]/C
                         clock pessimism              0.249    -0.588    
    SLICE_X109Y31        FDRE (Hold_fdre_C_D)         0.091    -0.497    VGA_inst/VGA_driver_inst/VTeller_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/HTeller_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/HTeller_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.607%)  route 0.102ns (29.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.633    -0.600    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y31        FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  VGA_inst/VGA_driver_inst/HTeller_reg[6]/Q
                         net (fo=16, routed)          0.102    -0.349    VGA_inst/VGA_driver_inst/HTeller_reg_n_0_[6]
    SLICE_X112Y31        LUT6 (Prop_lut6_I5_O)        0.098    -0.251 r  VGA_inst/VGA_driver_inst/HTeller[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    VGA_inst/VGA_driver_inst/HTeller[7]
    SLICE_X112Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.902    -0.836    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X112Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/HTeller_reg[7]/C
                         clock pessimism              0.236    -0.600    
    SLICE_X112Y31        FDRE (Hold_fdre_C_D)         0.121    -0.479    VGA_inst/VGA_driver_inst/HTeller_reg[7]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.599%)  route 0.117ns (45.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.634    -0.599    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y32        FDRE                                         r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y32        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/Q
                         net (fo=12, routed)          0.117    -0.340    VGA_inst/VGA_controller_inst/SR[0]
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.903    -0.835    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/C
                         clock pessimism              0.250    -0.585    
    SLICE_X112Y32        FDRE (Hold_fdre_C_R)         0.009    -0.576    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.599%)  route 0.117ns (45.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.634    -0.599    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y32        FDRE                                         r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y32        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/Q
                         net (fo=12, routed)          0.117    -0.340    VGA_inst/VGA_controller_inst/SR[0]
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.903    -0.835    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/C
                         clock pessimism              0.250    -0.585    
    SLICE_X112Y32        FDRE (Hold_fdre_C_R)         0.009    -0.576    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.599%)  route 0.117ns (45.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.634    -0.599    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y32        FDRE                                         r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y32        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/Q
                         net (fo=12, routed)          0.117    -0.340    VGA_inst/VGA_controller_inst/SR[0]
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.903    -0.835    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_3/C
                         clock pessimism              0.250    -0.585    
    SLICE_X112Y32        FDRE (Hold_fdre_C_R)         0.009    -0.576    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.599%)  route 0.117ns (45.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.634    -0.599    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X110Y32        FDRE                                         r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y32        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  VGA_inst/VGA_driver_inst/Flag_Active_Video_reg_inv/Q
                         net (fo=12, routed)          0.117    -0.340    VGA_inst/VGA_controller_inst/SR[0]
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.903    -0.835    VGA_inst/VGA_controller_inst/clk_out2
    SLICE_X112Y32        FDRE                                         r  VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica/C
                         clock pessimism              0.250    -0.585    
    SLICE_X112Y32        FDRE (Hold_fdre_C_R)         0.009    -0.576    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.189ns (46.453%)  route 0.218ns (53.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.632    -0.601    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  VGA_inst/VGA_driver_inst/VTeller_reg[5]/Q
                         net (fo=20, routed)          0.218    -0.242    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[5]
    SLICE_X108Y30        LUT5 (Prop_lut5_I1_O)        0.048    -0.194 r  VGA_inst/VGA_driver_inst/VTeller[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    VGA_inst/VGA_driver_inst/VTeller[7]
    SLICE_X108Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.900    -0.838    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[7]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X108Y30        FDRE (Hold_fdre_C_D)         0.131    -0.457    VGA_inst/VGA_driver_inst/VTeller_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.056%)  route 0.218ns (53.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.632    -0.601    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X109Y31        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  VGA_inst/VGA_driver_inst/VTeller_reg[5]/Q
                         net (fo=20, routed)          0.218    -0.242    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[5]
    SLICE_X108Y30        LUT4 (Prop_lut4_I0_O)        0.045    -0.197 r  VGA_inst/VGA_driver_inst/VTeller[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    VGA_inst/VGA_driver_inst/VTeller[6]
    SLICE_X108Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.900    -0.838    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y30        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[6]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X108Y30        FDRE (Hold_fdre_C_D)         0.120    -0.468    VGA_inst/VGA_driver_inst/VTeller_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            VGA_inst/VGA_driver_inst/VTeller_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.359%)  route 0.198ns (48.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.644    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.776 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.258    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.232 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.634    -0.599    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y33        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y33        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  VGA_inst/VGA_driver_inst/VTeller_reg[2]/Q
                         net (fo=11, routed)          0.198    -0.237    VGA_inst/VGA_driver_inst/VTeller_reg_n_0_[2]
    SLICE_X108Y32        LUT6 (Prop_lut6_I3_O)        0.045    -0.192 r  VGA_inst/VGA_driver_inst/VTeller[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    VGA_inst/VGA_driver_inst/VTeller[4]
    SLICE_X108Y32        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_deler/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_deler/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.873    clk_deler/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.331 r  clk_deler/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.767    clk_deler/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  clk_deler/inst/clkout2_buf/O
                         net (fo=35, routed)          0.902    -0.836    VGA_inst/VGA_driver_inst/clk_out2
    SLICE_X108Y32        FDRE                                         r  VGA_inst/VGA_driver_inst/VTeller_reg[4]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X108Y32        FDRE (Hold_fdre_C_D)         0.121    -0.465    VGA_inst/VGA_driver_inst/VTeller_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.730      37.575     BUFGCTRL_X0Y0    clk_deler/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.730      38.481     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X112Y32    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X112Y32    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X112Y32    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_5/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_6/C
Min Period        n/a     FDRE/C              n/a            1.000         39.730      38.730     SLICE_X112Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_7/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.730      173.630    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y32    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y32    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y32    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y32    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y32    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y32    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X113Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[2]_lopt_replica_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X112Y33    VGA_inst/VGA_controller_inst/s_output_greyscale_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { clk_deler/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.417      8.262      BUFGCTRL_X0Y1    clk_deler/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.417      89.583     MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  clk_deler/inst/mmcm_adv_inst/CLKFBOUT



