Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 11 16:07:58 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.031     -126.006                    193                 1037        0.144        0.000                      0                 1037        4.500        0.000                       0                   387  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.031     -126.006                    193                 1037        0.144        0.000                      0                 1037        4.500        0.000                       0                   387  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          193  Failing Endpoints,  Worst Slack       -1.031ns,  Total Violation     -126.006ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.031ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line6_r6_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.824ns  (logic 2.264ns (20.916%)  route 8.560ns (79.084%))
  Logic Levels:           12  (LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=13, routed)          0.893     6.618    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[4]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.742 f  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17/O
                         net (fo=1, routed)           0.571     7.313    cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_8/O
                         net (fo=51, routed)          1.118     8.556    cu_test/beta/game_controlunit/M_stage_q_reg[3]_15
    SLICE_X56Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.680 f  cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6/O
                         net (fo=2, routed)           0.000     8.680    cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6_n_0
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.889 f  cu_test/beta/game_controlunit/M_gamestate_q_reg[7]_i_4/O
                         net (fo=6, routed)           0.483     9.372    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[0]_i_5_7
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.297     9.669 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14/O
                         net (fo=1, routed)           0.750    10.419    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.543 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_7/O
                         net (fo=49, routed)          1.049    11.592    cu_test/beta/players/out1_carry__2_i_14_2
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.124    11.716 f  cu_test/beta/players/out1_carry__1_i_20/O
                         net (fo=1, routed)           0.590    12.306    cu_test/beta/players/out1_carry__1_i_20_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.430 r  cu_test/beta/players/out1_carry__1_i_10/O
                         net (fo=12, routed)          0.925    13.355    cu_test/beta/players/out1_carry__1_i_9_2[1]
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.479 f  cu_test/beta/players/M_gamestate_r0_q[9]_i_7/O
                         net (fo=1, routed)           0.648    14.127    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_1
    SLICE_X51Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.251 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4/O
                         net (fo=1, routed)           0.455    14.706    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.830 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3/O
                         net (fo=1, routed)           0.422    15.252    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124    15.376 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_1/O
                         net (fo=12, routed)          0.656    16.031    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[8]
    SLICE_X48Y95         FDRE                                         r  cu_test/beta/players/M_line6_r6_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.441    14.845    cu_test/beta/players/CLK
    SLICE_X48Y95         FDRE                                         r  cu_test/beta/players/M_line6_r6_q_reg[9]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)       -0.067    15.001    cu_test/beta/players/M_line6_r6_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -16.031    
  -------------------------------------------------------------------
                         slack                                 -1.031    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line7_r7_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.778ns  (logic 2.264ns (21.005%)  route 8.514ns (78.995%))
  Logic Levels:           12  (LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=13, routed)          0.893     6.618    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[4]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.742 f  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17/O
                         net (fo=1, routed)           0.571     7.313    cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_8/O
                         net (fo=51, routed)          1.118     8.556    cu_test/beta/game_controlunit/M_stage_q_reg[3]_15
    SLICE_X56Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.680 f  cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6/O
                         net (fo=2, routed)           0.000     8.680    cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6_n_0
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.889 f  cu_test/beta/game_controlunit/M_gamestate_q_reg[7]_i_4/O
                         net (fo=6, routed)           0.483     9.372    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[0]_i_5_7
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.297     9.669 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14/O
                         net (fo=1, routed)           0.750    10.419    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.543 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_7/O
                         net (fo=49, routed)          1.049    11.592    cu_test/beta/players/out1_carry__2_i_14_2
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.124    11.716 f  cu_test/beta/players/out1_carry__1_i_20/O
                         net (fo=1, routed)           0.590    12.306    cu_test/beta/players/out1_carry__1_i_20_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.430 r  cu_test/beta/players/out1_carry__1_i_10/O
                         net (fo=12, routed)          0.925    13.355    cu_test/beta/players/out1_carry__1_i_9_2[1]
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.479 f  cu_test/beta/players/M_gamestate_r0_q[9]_i_7/O
                         net (fo=1, routed)           0.648    14.127    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_1
    SLICE_X51Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.251 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4/O
                         net (fo=1, routed)           0.455    14.706    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.830 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3/O
                         net (fo=1, routed)           0.422    15.252    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124    15.376 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_1/O
                         net (fo=12, routed)          0.609    15.985    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[8]
    SLICE_X49Y95         FDRE                                         r  cu_test/beta/players/M_line7_r7_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.441    14.845    cu_test/beta/players/CLK
    SLICE_X49Y95         FDRE                                         r  cu_test/beta/players/M_line7_r7_q_reg[9]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)       -0.067    15.001    cu_test/beta/players/M_line7_r7_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -15.985    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line8_r8_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.855ns  (logic 2.264ns (20.857%)  route 8.591ns (79.143%))
  Logic Levels:           12  (LUT3=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=13, routed)          0.893     6.618    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[4]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.742 f  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17/O
                         net (fo=1, routed)           0.571     7.313    cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_8/O
                         net (fo=51, routed)          1.118     8.556    cu_test/beta/game_controlunit/M_stage_q_reg[3]_15
    SLICE_X56Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.680 f  cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6/O
                         net (fo=2, routed)           0.000     8.680    cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6_n_0
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.889 f  cu_test/beta/game_controlunit/M_gamestate_q_reg[7]_i_4/O
                         net (fo=6, routed)           0.483     9.372    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[0]_i_5_7
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.297     9.669 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14/O
                         net (fo=1, routed)           0.750    10.419    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.543 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_7/O
                         net (fo=49, routed)          0.988    11.531    cu_test/beta/players/out1_carry__2_i_14_2
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    11.655 f  cu_test/beta/players/out1_carry__0_i_23/O
                         net (fo=1, routed)           0.635    12.290    cu_test/beta/players/out1_carry__0_i_23_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.414 r  cu_test/beta/players/out1_carry__0_i_9/O
                         net (fo=11, routed)          0.983    13.397    cu_test/beta/players/out1_carry__0_i_9_1[2]
    SLICE_X53Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.521 f  cu_test/beta/players/M_gamestate_r0_q[15]_i_51/O
                         net (fo=1, routed)           0.667    14.188    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_11_1
    SLICE_X53Y98         LUT5 (Prop_lut5_I4_O)        0.124    14.312 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_32/O
                         net (fo=1, routed)           0.543    14.855    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_32_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.124    14.979 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_11/O
                         net (fo=1, routed)           0.263    15.242    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_11_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.366 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_2/O
                         net (fo=12, routed)          0.696    16.062    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[14]
    SLICE_X53Y101        FDRE                                         r  cu_test/beta/players/M_line8_r8_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.613    15.018    cu_test/beta/players/CLK
    SLICE_X53Y101        FDRE                                         r  cu_test/beta/players/M_line8_r8_q_reg[15]/C
                         clock pessimism              0.186    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)       -0.067    15.102    cu_test/beta/players/M_line8_r8_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -16.062    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line4_r4_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.754ns  (logic 2.264ns (21.054%)  route 8.490ns (78.946%))
  Logic Levels:           12  (LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=13, routed)          0.893     6.618    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[4]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.742 f  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17/O
                         net (fo=1, routed)           0.571     7.313    cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_8/O
                         net (fo=51, routed)          1.118     8.556    cu_test/beta/game_controlunit/M_stage_q_reg[3]_15
    SLICE_X56Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.680 f  cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6/O
                         net (fo=2, routed)           0.000     8.680    cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6_n_0
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.889 f  cu_test/beta/game_controlunit/M_gamestate_q_reg[7]_i_4/O
                         net (fo=6, routed)           0.483     9.372    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[0]_i_5_7
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.297     9.669 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14/O
                         net (fo=1, routed)           0.750    10.419    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.543 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_7/O
                         net (fo=49, routed)          1.049    11.592    cu_test/beta/players/out1_carry__2_i_14_2
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.124    11.716 f  cu_test/beta/players/out1_carry__1_i_20/O
                         net (fo=1, routed)           0.590    12.306    cu_test/beta/players/out1_carry__1_i_20_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.430 r  cu_test/beta/players/out1_carry__1_i_10/O
                         net (fo=12, routed)          0.925    13.355    cu_test/beta/players/out1_carry__1_i_9_2[1]
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.479 f  cu_test/beta/players/M_gamestate_r0_q[9]_i_7/O
                         net (fo=1, routed)           0.648    14.127    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_1
    SLICE_X51Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.251 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4/O
                         net (fo=1, routed)           0.455    14.706    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.830 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3/O
                         net (fo=1, routed)           0.422    15.252    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124    15.376 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_1/O
                         net (fo=12, routed)          0.585    15.961    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[8]
    SLICE_X49Y96         FDRE                                         r  cu_test/beta/players/M_line4_r4_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.441    14.845    cu_test/beta/players/CLK
    SLICE_X49Y96         FDRE                                         r  cu_test/beta/players/M_line4_r4_q_reg[9]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)       -0.067    15.001    cu_test/beta/players/M_line4_r4_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -15.961    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line2_r2_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.866ns  (logic 2.264ns (20.836%)  route 8.602ns (79.164%))
  Logic Levels:           12  (LUT3=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=13, routed)          0.893     6.618    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[4]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.742 f  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17/O
                         net (fo=1, routed)           0.571     7.313    cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_8/O
                         net (fo=51, routed)          1.118     8.556    cu_test/beta/game_controlunit/M_stage_q_reg[3]_15
    SLICE_X56Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.680 f  cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6/O
                         net (fo=2, routed)           0.000     8.680    cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6_n_0
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.889 f  cu_test/beta/game_controlunit/M_gamestate_q_reg[7]_i_4/O
                         net (fo=6, routed)           0.483     9.372    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[0]_i_5_7
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.297     9.669 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14/O
                         net (fo=1, routed)           0.750    10.419    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.543 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_7/O
                         net (fo=49, routed)          0.988    11.531    cu_test/beta/players/out1_carry__2_i_14_2
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    11.655 f  cu_test/beta/players/out1_carry__0_i_23/O
                         net (fo=1, routed)           0.635    12.290    cu_test/beta/players/out1_carry__0_i_23_n_0
    SLICE_X57Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.414 r  cu_test/beta/players/out1_carry__0_i_9/O
                         net (fo=11, routed)          0.983    13.397    cu_test/beta/players/out1_carry__0_i_9_1[2]
    SLICE_X53Y98         LUT3 (Prop_lut3_I0_O)        0.124    13.521 f  cu_test/beta/players/M_gamestate_r0_q[15]_i_51/O
                         net (fo=1, routed)           0.667    14.188    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_11_1
    SLICE_X53Y98         LUT5 (Prop_lut5_I4_O)        0.124    14.312 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_32/O
                         net (fo=1, routed)           0.543    14.855    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_32_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.124    14.979 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_11/O
                         net (fo=1, routed)           0.263    15.242    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_11_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.366 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_2/O
                         net (fo=12, routed)          0.707    16.073    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[14]
    SLICE_X52Y101        FDRE                                         r  cu_test/beta/players/M_line2_r2_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.613    15.018    cu_test/beta/players/CLK
    SLICE_X52Y101        FDRE                                         r  cu_test/beta/players/M_line2_r2_q_reg[15]/C
                         clock pessimism              0.186    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X52Y101        FDRE (Setup_fdre_C_D)       -0.045    15.124    cu_test/beta/players/M_line2_r2_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -16.073    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line2_r2_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.845ns  (logic 2.264ns (20.877%)  route 8.581ns (79.123%))
  Logic Levels:           12  (LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=13, routed)          0.893     6.618    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[4]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.742 f  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17/O
                         net (fo=1, routed)           0.571     7.313    cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_8/O
                         net (fo=51, routed)          1.118     8.556    cu_test/beta/game_controlunit/M_stage_q_reg[3]_15
    SLICE_X56Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.680 f  cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6/O
                         net (fo=2, routed)           0.000     8.680    cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6_n_0
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.889 f  cu_test/beta/game_controlunit/M_gamestate_q_reg[7]_i_4/O
                         net (fo=6, routed)           0.483     9.372    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[0]_i_5_7
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.297     9.669 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14/O
                         net (fo=1, routed)           0.750    10.419    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.543 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_7/O
                         net (fo=49, routed)          1.133    11.676    cu_test/beta/players/out1_carry__2_i_14_2
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.124    11.800 f  cu_test/beta/players/out1_carry__0_i_35/O
                         net (fo=1, routed)           0.433    12.233    cu_test/beta/players/out1_carry__0_i_35_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.357 r  cu_test/beta/players/out1_carry__0_i_18/O
                         net (fo=10, routed)          0.802    13.159    cu_test/beta/players/out1_carry__0_i_9_1[0]
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124    13.283 f  cu_test/beta/players/M_gamestate_r0_q[11]_i_5/O
                         net (fo=4, routed)           1.000    14.283    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.407 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_4/O
                         net (fo=1, routed)           0.427    14.834    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_4_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.958 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_3/O
                         net (fo=1, routed)           0.401    15.359    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_3_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.483 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_1/O
                         net (fo=12, routed)          0.568    16.052    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[10]
    SLICE_X60Y96         FDRE                                         r  cu_test/beta/players/M_line2_r2_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.508    14.912    cu_test/beta/players/CLK
    SLICE_X60Y96         FDRE                                         r  cu_test/beta/players/M_line2_r2_q_reg[11]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)       -0.031    15.118    cu_test/beta/players/M_line2_r2_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -16.052    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line4_r4_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.841ns  (logic 2.264ns (20.884%)  route 8.577ns (79.116%))
  Logic Levels:           12  (LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=13, routed)          0.893     6.618    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[4]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.742 f  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17/O
                         net (fo=1, routed)           0.571     7.313    cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_8/O
                         net (fo=51, routed)          1.118     8.556    cu_test/beta/game_controlunit/M_stage_q_reg[3]_15
    SLICE_X56Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.680 f  cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6/O
                         net (fo=2, routed)           0.000     8.680    cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6_n_0
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.889 f  cu_test/beta/game_controlunit/M_gamestate_q_reg[7]_i_4/O
                         net (fo=6, routed)           0.483     9.372    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[0]_i_5_7
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.297     9.669 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14/O
                         net (fo=1, routed)           0.750    10.419    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.543 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_7/O
                         net (fo=49, routed)          1.133    11.676    cu_test/beta/players/out1_carry__2_i_14_2
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.124    11.800 f  cu_test/beta/players/out1_carry__0_i_35/O
                         net (fo=1, routed)           0.433    12.233    cu_test/beta/players/out1_carry__0_i_35_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.357 r  cu_test/beta/players/out1_carry__0_i_18/O
                         net (fo=10, routed)          0.802    13.159    cu_test/beta/players/out1_carry__0_i_9_1[0]
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124    13.283 f  cu_test/beta/players/M_gamestate_r0_q[11]_i_5/O
                         net (fo=4, routed)           1.000    14.283    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.407 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_4/O
                         net (fo=1, routed)           0.427    14.834    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_4_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.958 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_3/O
                         net (fo=1, routed)           0.401    15.359    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_3_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.483 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_1/O
                         net (fo=12, routed)          0.564    16.048    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[10]
    SLICE_X60Y99         FDRE                                         r  cu_test/beta/players/M_line4_r4_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.509    14.913    cu_test/beta/players/CLK
    SLICE_X60Y99         FDRE                                         r  cu_test/beta/players/M_line4_r4_q_reg[11]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)       -0.031    15.119    cu_test/beta/players/M_line4_r4_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -16.048    
  -------------------------------------------------------------------
                         slack                                 -0.929    

Slack (VIOLATED) :        -0.927ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_gamestate_r0_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.744ns  (logic 2.264ns (21.072%)  route 8.480ns (78.928%))
  Logic Levels:           12  (LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=13, routed)          0.893     6.618    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[4]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.742 f  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17/O
                         net (fo=1, routed)           0.571     7.313    cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_8/O
                         net (fo=51, routed)          1.118     8.556    cu_test/beta/game_controlunit/M_stage_q_reg[3]_15
    SLICE_X56Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.680 f  cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6/O
                         net (fo=2, routed)           0.000     8.680    cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6_n_0
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.889 f  cu_test/beta/game_controlunit/M_gamestate_q_reg[7]_i_4/O
                         net (fo=6, routed)           0.483     9.372    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[0]_i_5_7
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.297     9.669 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14/O
                         net (fo=1, routed)           0.750    10.419    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.543 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_7/O
                         net (fo=49, routed)          1.049    11.592    cu_test/beta/players/out1_carry__2_i_14_2
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.124    11.716 f  cu_test/beta/players/out1_carry__1_i_20/O
                         net (fo=1, routed)           0.590    12.306    cu_test/beta/players/out1_carry__1_i_20_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.430 r  cu_test/beta/players/out1_carry__1_i_10/O
                         net (fo=12, routed)          0.925    13.355    cu_test/beta/players/out1_carry__1_i_9_2[1]
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.479 f  cu_test/beta/players/M_gamestate_r0_q[9]_i_7/O
                         net (fo=1, routed)           0.648    14.127    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_1
    SLICE_X51Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.251 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4/O
                         net (fo=1, routed)           0.455    14.706    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.830 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3/O
                         net (fo=1, routed)           0.422    15.252    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124    15.376 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_1/O
                         net (fo=12, routed)          0.575    15.951    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[8]
    SLICE_X50Y95         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.442    14.846    cu_test/beta/players/CLK
    SLICE_X50Y95         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[9]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y95         FDRE (Setup_fdre_C_D)       -0.045    15.024    cu_test/beta/players/M_gamestate_r0_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -15.951    
  -------------------------------------------------------------------
                         slack                                 -0.927    

Slack (VIOLATED) :        -0.925ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_current_line_r11_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.743ns  (logic 2.264ns (21.075%)  route 8.479ns (78.925%))
  Logic Levels:           12  (LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=13, routed)          0.893     6.618    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[4]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.742 f  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17/O
                         net (fo=1, routed)           0.571     7.313    cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_8/O
                         net (fo=51, routed)          1.118     8.556    cu_test/beta/game_controlunit/M_stage_q_reg[3]_15
    SLICE_X56Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.680 f  cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6/O
                         net (fo=2, routed)           0.000     8.680    cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6_n_0
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.889 f  cu_test/beta/game_controlunit/M_gamestate_q_reg[7]_i_4/O
                         net (fo=6, routed)           0.483     9.372    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[0]_i_5_7
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.297     9.669 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14/O
                         net (fo=1, routed)           0.750    10.419    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.543 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_7/O
                         net (fo=49, routed)          1.049    11.592    cu_test/beta/players/out1_carry__2_i_14_2
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.124    11.716 f  cu_test/beta/players/out1_carry__1_i_20/O
                         net (fo=1, routed)           0.590    12.306    cu_test/beta/players/out1_carry__1_i_20_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.430 r  cu_test/beta/players/out1_carry__1_i_10/O
                         net (fo=12, routed)          0.925    13.355    cu_test/beta/players/out1_carry__1_i_9_2[1]
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.479 f  cu_test/beta/players/M_gamestate_r0_q[9]_i_7/O
                         net (fo=1, routed)           0.648    14.127    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_1
    SLICE_X51Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.251 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4/O
                         net (fo=1, routed)           0.455    14.706    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.830 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3/O
                         net (fo=1, routed)           0.422    15.252    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.124    15.376 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_1/O
                         net (fo=12, routed)          0.574    15.950    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[8]
    SLICE_X50Y98         FDRE                                         r  cu_test/beta/players/M_current_line_r11_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.443    14.847    cu_test/beta/players/CLK
    SLICE_X50Y98         FDRE                                         r  cu_test/beta/players/M_current_line_r11_q_reg[9]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)       -0.045    15.025    cu_test/beta/players/M_current_line_r11_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                 -0.925    

Slack (VIOLATED) :        -0.922ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_gamestate_r0_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.769ns  (logic 2.264ns (21.022%)  route 8.505ns (78.978%))
  Logic Levels:           12  (LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=13, routed)          0.893     6.618    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[4]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.742 f  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17/O
                         net (fo=1, routed)           0.571     7.313    cu_test/beta/game_controlunit/M_gamestate_q[1]_i_17_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  cu_test/beta/game_controlunit/M_gamestate_q[1]_i_8/O
                         net (fo=51, routed)          1.118     8.556    cu_test/beta/game_controlunit/M_stage_q_reg[3]_15
    SLICE_X56Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.680 f  cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6/O
                         net (fo=2, routed)           0.000     8.680    cu_test/beta/game_controlunit/M_gamestate_q[7]_i_6_n_0
    SLICE_X56Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.889 f  cu_test/beta/game_controlunit/M_gamestate_q_reg[7]_i_4/O
                         net (fo=6, routed)           0.483     9.372    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[0]_i_5_7
    SLICE_X56Y92         LUT6 (Prop_lut6_I1_O)        0.297     9.669 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14/O
                         net (fo=1, routed)           0.750    10.419    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_14_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.543 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[1]_i_7/O
                         net (fo=49, routed)          1.133    11.676    cu_test/beta/players/out1_carry__2_i_14_2
    SLICE_X55Y93         LUT5 (Prop_lut5_I1_O)        0.124    11.800 f  cu_test/beta/players/out1_carry__0_i_35/O
                         net (fo=1, routed)           0.433    12.233    cu_test/beta/players/out1_carry__0_i_35_n_0
    SLICE_X55Y93         LUT5 (Prop_lut5_I0_O)        0.124    12.357 r  cu_test/beta/players/out1_carry__0_i_18/O
                         net (fo=10, routed)          0.802    13.159    cu_test/beta/players/out1_carry__0_i_9_1[0]
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124    13.283 f  cu_test/beta/players/M_gamestate_r0_q[11]_i_5/O
                         net (fo=4, routed)           1.000    14.283    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I0_O)        0.124    14.407 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_4/O
                         net (fo=1, routed)           0.427    14.834    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_4_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    14.958 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_3/O
                         net (fo=1, routed)           0.401    15.359    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_3_n_0
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.124    15.483 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[11]_i_1/O
                         net (fo=12, routed)          0.493    15.976    cu_test/beta/players/M_current_line_r11_q_reg[15]_0[10]
    SLICE_X56Y99         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.444    14.848    cu_test/beta/players/CLK
    SLICE_X56Y99         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[11]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y99         FDRE (Setup_fdre_C_D)       -0.016    15.055    cu_test/beta/players/M_gamestate_r0_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -15.976    
  -------------------------------------------------------------------
                         slack                                 -0.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/M_line_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.591     1.535    cu_test/beta/game_controlunit/CLK
    SLICE_X65Y88         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cu_test/beta/game_controlunit/M_line_counter_q_reg[0]/Q
                         net (fo=5, routed)           0.099     1.775    cu_test/beta/game_controlunit/M_line_counter_q[0]
    SLICE_X64Y88         LUT5 (Prop_lut5_I3_O)        0.048     1.823 r  cu_test/beta/game_controlunit/M_line_counter_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.823    cu_test/beta/game_controlunit/M_line_counter_q[3]_i_2_n_0
    SLICE_X64Y88         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.861     2.051    cu_test/beta/game_controlunit/CLK
    SLICE_X64Y88         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.131     1.679    cu_test/beta/game_controlunit/M_line_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.556     1.500    cu_test/matrix_writer/slowclk_detector/CLK
    SLICE_X53Y80         FDRE                                         r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/Q
                         net (fo=3, routed)           0.098     1.739    cu_test/matrix_writer/slowClock/M_last_q
    SLICE_X52Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.784 r  cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    cu_test/matrix_writer/slowClock_n_3
    SLICE_X52Y80         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.824     2.014    cu_test/matrix_writer/CLK
    SLICE_X52Y80         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.120     1.633    cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/M_line_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/M_line_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.591     1.535    cu_test/beta/game_controlunit/CLK
    SLICE_X65Y88         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cu_test/beta/game_controlunit/M_line_counter_q_reg[0]/Q
                         net (fo=5, routed)           0.099     1.775    cu_test/beta/game_controlunit/M_line_counter_q[0]
    SLICE_X64Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.820 r  cu_test/beta/game_controlunit/M_line_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    cu_test/beta/game_controlunit/M_line_counter_q[2]_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.861     2.051    cu_test/beta/game_controlunit/CLK
    SLICE_X64Y88         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[2]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.120     1.668    cu_test/beta/game_controlunit/M_line_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.503%)  route 0.121ns (39.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.591     1.535    cu_test/beta/game_controlunit/CLK
    SLICE_X59Y92         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[13]/Q
                         net (fo=9, routed)           0.121     1.797    cu_test/beta/players/FSM_onehot_M_game_fsm_q_reg[41]_0[0]
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.842 r  cu_test/beta/players/FSM_onehot_M_game_fsm_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.842    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]_0[0]
    SLICE_X58Y92         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.860     2.050    cu_test/beta/game_controlunit/CLK
    SLICE_X58Y92         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X58Y92         FDRE (Hold_fdre_C_D)         0.092     1.640    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/frame_counter/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.028%)  route 0.133ns (38.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.565     1.509    cu_test/beta/game_controlunit/frame_rate4/CLK
    SLICE_X56Y90         FDRE                                         r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[23]/Q
                         net (fo=3, routed)           0.133     1.806    cu_test/beta/game_controlunit/frame_rate/S[0]
    SLICE_X55Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.851 r  cu_test/beta/game_controlunit/frame_rate/M_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.851    cu_test/beta/game_controlunit/frame_counter/M_last_q_reg_1
    SLICE_X55Y90         FDRE                                         r  cu_test/beta/game_controlunit/frame_counter/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.833     2.023    cu_test/beta/game_controlunit/frame_counter/CLK
    SLICE_X55Y90         FDRE                                         r  cu_test/beta/game_controlunit/frame_counter/M_last_q_reg/C
                         clock pessimism             -0.480     1.544    
    SLICE_X55Y90         FDRE (Hold_fdre_C_D)         0.091     1.635    cu_test/beta/game_controlunit/frame_counter/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowClock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.404%)  route 0.137ns (39.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.559     1.503    cu_test/matrix_writer/slowClock/CLK
    SLICE_X54Y83         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[1]/Q
                         net (fo=5, routed)           0.137     1.804    cu_test/matrix_writer/slowClock/M_ctr_q_reg_n_0_[1]
    SLICE_X54Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.849 r  cu_test/matrix_writer/slowClock/M_ctr_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.849    cu_test/matrix_writer/slowClock/M_ctr_d[5]
    SLICE_X54Y83         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.827     2.017    cu_test/matrix_writer/slowClock/CLK
    SLICE_X54Y83         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.121     1.624    cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.936%)  route 0.147ns (44.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.590     1.534    cu_test/beta/game_controlunit/CLK
    SLICE_X58Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[40]/Q
                         net (fo=14, routed)          0.147     1.821    cu_test/beta/players/FSM_onehot_M_game_fsm_q_reg[41]_0[14]
    SLICE_X59Y89         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  cu_test/beta/players/FSM_onehot_M_game_fsm_q[41]_i_1/O
                         net (fo=1, routed)           0.000     1.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]_0[7]
    SLICE_X59Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.860     2.049    cu_test/beta/game_controlunit/CLK
    SLICE_X59Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.091     1.638    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.718%)  route 0.153ns (48.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.565     1.509    cu_test/beta/game_controlunit/CLK
    SLICE_X56Y91         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[8]/Q
                         net (fo=10, routed)          0.153     1.826    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[8]
    SLICE_X57Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.833     2.023    cu_test/beta/game_controlunit/CLK
    SLICE_X57Y90         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[9]/C
                         clock pessimism             -0.499     1.525    
    SLICE_X57Y90         FDRE (Hold_fdre_C_D)         0.070     1.595    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.439%)  route 0.156ns (45.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.590     1.534    cu_test/beta/game_controlunit/CLK
    SLICE_X59Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]/Q
                         net (fo=13, routed)          0.156     1.830    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[16]
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_1/O
                         net (fo=1, routed)           0.000     1.875    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_1_n_0
    SLICE_X58Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.860     2.049    cu_test/beta/game_controlunit/CLK
    SLICE_X58Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[40]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.091     1.638    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.439%)  route 0.190ns (50.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.591     1.535    cu_test/beta/game_controlunit/CLK
    SLICE_X59Y92         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/Q
                         net (fo=12, routed)          0.190     1.866    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[45]_0[12]
    SLICE_X60Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.911 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[32]_i_1/O
                         net (fo=1, routed)           0.000     1.911    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[32]_i_1_n_0
    SLICE_X60Y91         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.860     2.050    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y91         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[32]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.120     1.671    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y92   M_gamestate_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99   M_gamestate_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y97   M_gamestate_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97   M_gamestate_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y97   M_gamestate_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y100  M_gamestate_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y99   M_gamestate_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91   M_gamestate_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y91   M_gamestate_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   btn_cond/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   btn_cond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   btn_cond/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y95   btn_cond/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y95   btn_cond/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95   btn_cond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95   btn_cond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94   buttondetect/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y86   cu_test/beta/game_controlunit/frame_rate/M_ctr_q_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y86   cu_test/beta/game_controlunit/frame_rate/M_ctr_q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92   M_gamestate_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90   M_gamestate_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   M_gamestate_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   btn_cond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   btn_cond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   btn_cond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y95   btn_cond/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y95   btn_cond/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95   btn_cond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y95   btn_cond/sync/M_pipe_q_reg[1]/C



