

================================================================
== Vivado HLS Report for 'ethernet_axis_ip'
================================================================
* Date:           Thu Jul 14 17:22:17 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ProjEthernetAXIS
* Solution:       SolutionX
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     3.120|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     651|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     566|
|Register         |        2|      -|     714|      10|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|     714|    1227|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_391_p2                       |     +    |      0|  0|  23|          16|           4|
    |tmp_11_i_fu_979_p2                  |     +    |      0|  0|  23|          16|           5|
    |tmp_13_i_fu_583_p2                  |     +    |      0|  0|  23|          16|           3|
    |tmp_16_i_fu_571_p2                  |     +    |      0|  0|  23|          16|           3|
    |tmp_19_i_fu_559_p2                  |     +    |      0|  0|  23|          16|           3|
    |tmp_22_i_fu_547_p2                  |     +    |      0|  0|  23|          16|           3|
    |tmp_25_i_fu_535_p2                  |     +    |      0|  0|  23|          16|           2|
    |tmp_28_i_fu_523_p2                  |     +    |      0|  0|  23|          16|           2|
    |tmp_31_i_fu_511_p2                  |     +    |      0|  0|  23|          16|           1|
    |ap_condition_1400                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1404                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_168                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_541                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_878                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_880                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_882                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_924                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_969                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op16_read_state1       |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op193_write_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op194_write_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op223_write_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op224_write_state4     |    and   |      0|  0|   2|           1|           1|
    |brmerge_demorgan_i_fu_1046_p2       |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |rx_fifo_V_data_V0_status            |    and   |      0|  0|   2|           1|           1|
    |sel_tmp1_fu_1082_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp3_fu_1130_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp5_fu_1098_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_1140_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp9_fu_1114_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_200_p5             |    and   |      0|  0|   2|           1|           0|
    |tx_fifo_V_data_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |tx_fifo_V_data_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |tx_fifo_V_keep_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |tx_fifo_V_keep_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |tx_fifo_V_last_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |tx_fifo_V_last_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |data_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |data_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_10_i_fu_469_p2                  |   icmp   |      0|  0|  11|           8|           7|
    |tmp_12_i_fu_937_p2                  |   icmp   |      0|  0|  13|          16|           4|
    |tmp_14_i_fu_475_p2                  |   icmp   |      0|  0|  11|           8|           6|
    |tmp_15_i_fu_943_p2                  |   icmp   |      0|  0|  13|          16|           3|
    |tmp_17_i_fu_481_p2                  |   icmp   |      0|  0|  11|           8|           5|
    |tmp_18_i_fu_949_p2                  |   icmp   |      0|  0|  13|          16|           3|
    |tmp_20_i_fu_487_p2                  |   icmp   |      0|  0|  11|           8|           4|
    |tmp_21_i_fu_955_p2                  |   icmp   |      0|  0|  13|          16|           3|
    |tmp_23_i_fu_493_p2                  |   icmp   |      0|  0|  11|           8|           3|
    |tmp_24_i_fu_961_p2                  |   icmp   |      0|  0|  13|          16|           3|
    |tmp_26_i_fu_499_p2                  |   icmp   |      0|  0|  11|           8|           2|
    |tmp_27_i_fu_967_p2                  |   icmp   |      0|  0|  13|          16|           2|
    |tmp_29_i_fu_505_p2                  |   icmp   |      0|  0|  11|           8|           1|
    |tmp_30_i_fu_973_p2                  |   icmp   |      0|  0|  13|          16|           2|
    |tmp_32_i_fu_992_p2                  |   icmp   |      0|  0|  11|           8|           7|
    |tmp_4_i_fu_463_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |tmp_6_i_fu_931_p2                   |   icmp   |      0|  0|  13|          16|           4|
    |tmp_8_i_fu_792_p2                   |   icmp   |      0|  0|  11|           8|           7|
    |tmp_9_i_fu_913_p2                   |   icmp   |      0|  0|  11|           8|           7|
    |tmp_i_fu_919_p2                     |   icmp   |      0|  0|  13|          16|           1|
    |tx_fifo_V_data_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tx_fifo_V_keep_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tx_fifo_V_last_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_io                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3    |    or    |      0|  0|   2|           1|           1|
    |or_cond2_fu_1159_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_cond4_fu_1172_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_cond8_fu_1195_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_1119_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_cond_i_fu_925_p2                 |    or    |      0|  0|   2|           1|           1|
    |sel_tmp14_demorgan_fu_1071_p2       |    or    |      0|  0|   2|           1|           1|
    |sel_tmp23_demorgan_fu_1087_p2       |    or    |      0|  0|   2|           1|           1|
    |sel_tmp34_demorgan_fu_1103_p2       |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_demorgan_fu_1067_p2        |    or    |      0|  0|   2|           1|           1|
    |word_count_V_flag_1_s_fu_1006_p2    |    or    |      0|  0|   2|           1|           1|
    |newSel1_fu_1152_p3                  |  select  |      0|  0|   5|           1|           5|
    |newSel3_fu_1164_p3                  |  select  |      0|  0|   7|           1|           7|
    |newSel5_cast_cast_fu_1177_p3        |  select  |      0|  0|   2|           1|           2|
    |newSel7_fu_1184_p3                  |  select  |      0|  0|   6|           1|           6|
    |newSel9_fu_1200_p3                  |  select  |      0|  0|   8|           1|           8|
    |newSel_cast_cast_fu_1145_p3         |  select  |      0|  0|   4|           1|           3|
    |p_4_cast_i_fu_1052_p3               |  select  |      0|  0|   2|           1|           2|
    |storemerge1_i_fu_735_p3             |  select  |      0|  0|   3|           1|           1|
    |storemerge4_i_fu_998_p3             |  select  |      0|  0|   3|           1|           3|
    |storemerge5_i_fu_1020_p3            |  select  |      0|  0|   2|           1|           2|
    |storemerge_cast_i_fu_663_p3         |  select  |      0|  0|   2|           1|           2|
    |tmp_keep_V_2_fu_1208_p3             |  select  |      0|  0|   8|           1|           8|
    |word_count_V_new_1_i_fu_1012_p3     |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_last_V_9_i_fu_657_p2        |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp2_fu_1125_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp4_fu_1092_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_1108_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp7_fu_1135_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp_fu_1076_p2                  |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 651|         455|         219|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                       |   9|          2|    1|          2|
    |ap_phi_mux_axi_command_V_loc_i_phi_fu_337_p8  |  15|          3|    8|         24|
    |ap_phi_mux_storemerge2_i_phi_fu_350_p4        |  15|          3|    2|          6|
    |ap_phi_mux_storemerge3_i_phi_fu_293_p4        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_last_V_1_phi_fu_275_p8         |  15|          3|    1|          3|
    |ap_phi_mux_tmp_last_V_3_phi_fu_256_p8         |  15|          3|    1|          3|
    |ap_phi_mux_word_count_V_flag_i_phi_fu_303_p8  |  15|          3|    1|          3|
    |ap_phi_mux_word_count_V_new_i_phi_fu_320_p8   |  21|          4|    2|          8|
    |ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357     |  27|          5|   64|        320|
    |ap_phi_reg_pp0_iter1_tmp_data_V_reg_373       |  21|          4|   64|        256|
    |data_in_TDATA_blk_n                           |   9|          2|    1|          2|
    |data_out_TDATA_blk_n                          |   9|          2|    1|          2|
    |data_out_V_data_V_1_data_in                   |  15|          3|   64|        192|
    |data_out_V_data_V_1_data_out                  |   9|          2|   64|        128|
    |data_out_V_data_V_1_state                     |  15|          3|    2|          6|
    |data_out_V_keep_V_1_state                     |  15|          3|    2|          6|
    |data_out_V_last_V_1_data_in                   |  15|          3|    1|          3|
    |data_out_V_last_V_1_data_out                  |   9|          2|    1|          2|
    |data_out_V_last_V_1_state                     |  15|          3|    2|          6|
    |fifo_out_TDATA_blk_n                          |   9|          2|    1|          2|
    |fsm_state_V                                   |  21|          4|    2|          8|
    |rx_fifo_V_data_V_blk_n                        |   9|          2|    1|          2|
    |rx_fifo_V_keep_V_blk_n                        |   9|          2|    1|          2|
    |rx_fifo_V_last_V_blk_n                        |   9|          2|    1|          2|
    |rx_len_V                                      |  44|          9|   16|        144|
    |send_rx_word_count_V                          |  21|          4|    2|          8|
    |send_tx_word_count_V                          |  15|          3|    2|          6|
    |src_address_V                                 |   9|          2|   48|         96|
    |tmp_last_V_1_reg_271                          |  15|          3|    1|          3|
    |tmp_last_V_3_reg_252                          |  15|          3|    1|          3|
    |tx_fifo_V_data_V_1_data_out                   |   9|          2|   64|        128|
    |tx_fifo_V_data_V_1_state                      |  15|          3|    2|          6|
    |tx_fifo_V_keep_V_1_data_in                    |  15|          3|    8|         24|
    |tx_fifo_V_keep_V_1_data_out                   |   9|          2|    8|         16|
    |tx_fifo_V_keep_V_1_state                      |  15|          3|    2|          6|
    |tx_fifo_V_last_V_1_data_in                    |  15|          3|    1|          3|
    |tx_fifo_V_last_V_1_data_out                   |   9|          2|    1|          2|
    |tx_fifo_V_last_V_1_state                      |  15|          3|    2|          6|
    |tx_len_V                                      |   9|          2|   16|         32|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 566|        115|  478|       1519|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_3_reg_357  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_reg_373    |  64|   0|   64|          0|
    |axi_command_V                              |   8|   0|    8|          0|
    |axis_len_V                                 |  16|   0|   16|          0|
    |data_out_V_data_V_1_payload_A              |  64|   0|   64|          0|
    |data_out_V_data_V_1_payload_B              |  64|   0|   64|          0|
    |data_out_V_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |data_out_V_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |data_out_V_data_V_1_state                  |   2|   0|    2|          0|
    |data_out_V_keep_V_1_sel_rd                 |   1|   0|    1|          0|
    |data_out_V_keep_V_1_state                  |   2|   0|    2|          0|
    |data_out_V_last_V_1_payload_A              |   1|   0|    1|          0|
    |data_out_V_last_V_1_payload_B              |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |data_out_V_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |data_out_V_last_V_1_state                  |   2|   0|    2|          0|
    |dest_address_V                             |  48|   0|   48|          0|
    |ethernet_axi_id_V                          |   8|   0|    8|          0|
    |fsm_state_V                                |   2|   0|    2|          0|
    |fsm_state_V_load_reg_1217                  |   2|   0|    2|          0|
    |mac_type_V                                 |  16|   0|   16|          0|
    |or_cond_i_reg_1322                         |   1|   0|    1|          0|
    |or_cond_reg_1394                           |   1|   0|    1|          0|
    |rx_len_V                                   |  16|   0|   16|          0|
    |rx_ready_V                                 |   1|   0|    1|          0|
    |sel_tmp1_reg_1383                          |   1|   0|    1|          0|
    |sel_tmp7_demorgan_reg_1378                 |   1|   0|    1|          0|
    |sel_tmp9_reg_1389                          |   1|   0|    1|          0|
    |send_rx_word_count_V                       |   2|   0|    2|          0|
    |send_tx_word_count_V                       |   2|   0|    2|          0|
    |src_address_V                              |  48|   0|   48|          0|
    |t_V_reg_1314                               |   2|   0|    2|          0|
    |tmp_12_i_reg_1330                          |   1|   0|    1|          0|
    |tmp_12_i_reg_1330_pp0_iter1_reg            |   1|   0|    1|          0|
    |tmp_15_i_reg_1337                          |   1|   0|    1|          0|
    |tmp_15_i_reg_1337_pp0_iter1_reg            |   1|   0|    1|          0|
    |tmp_18_i_reg_1343                          |   1|   0|    1|          0|
    |tmp_18_i_reg_1343_pp0_iter1_reg            |   1|   0|    1|          0|
    |tmp_21_i_reg_1349                          |   1|   0|    1|          0|
    |tmp_24_i_reg_1355                          |   1|   0|    1|          0|
    |tmp_27_i_reg_1361                          |   1|   0|    1|          0|
    |tmp_30_i_reg_1366                          |   1|   0|    1|          0|
    |tmp_30_i_reg_1366_pp0_iter1_reg            |   1|   0|    1|          0|
    |tmp_6_i_reg_1326                           |   1|   0|    1|          0|
    |tmp_data_V_2_reg_1299                      |  64|   0|   64|          0|
    |tmp_keep_V_1_reg_1304                      |   8|   0|    8|          0|
    |tmp_last_V_1_reg_271                       |   1|   0|    1|          0|
    |tmp_last_V_2_reg_1309                      |   1|   0|    1|          0|
    |tmp_last_V_3_reg_252                       |   1|   0|    1|          0|
    |tx_fifo_V_data_V_1_payload_A               |  64|   0|   64|          0|
    |tx_fifo_V_data_V_1_payload_B               |  64|   0|   64|          0|
    |tx_fifo_V_data_V_1_sel_rd                  |   1|   0|    1|          0|
    |tx_fifo_V_data_V_1_sel_wr                  |   1|   0|    1|          0|
    |tx_fifo_V_data_V_1_state                   |   2|   0|    2|          0|
    |tx_fifo_V_keep_V_1_payload_A               |   8|   0|    8|          0|
    |tx_fifo_V_keep_V_1_payload_B               |   8|   0|    8|          0|
    |tx_fifo_V_keep_V_1_sel_rd                  |   1|   0|    1|          0|
    |tx_fifo_V_keep_V_1_sel_wr                  |   1|   0|    1|          0|
    |tx_fifo_V_keep_V_1_state                   |   2|   0|    2|          0|
    |tx_fifo_V_last_V_1_payload_A               |   1|   0|    1|          0|
    |tx_fifo_V_last_V_1_payload_B               |   1|   0|    1|          0|
    |tx_fifo_V_last_V_1_sel_rd                  |   1|   0|    1|          0|
    |tx_fifo_V_last_V_1_sel_wr                  |   1|   0|    1|          0|
    |tx_fifo_V_last_V_1_state                   |   2|   0|    2|          0|
    |tx_len_V                                   |  16|   0|   16|          0|
    |word_count_V                               |   2|   0|    2|          0|
    |fsm_state_V_load_reg_1217                  |   0|   1|    2|          0|
    |or_cond_i_reg_1322                         |   0|   1|    1|          0|
    |t_V_reg_1314                               |   0|   1|    2|          0|
    |tmp_6_i_reg_1326                           |   0|   1|    1|          0|
    |tmp_data_V_2_reg_1299                      |   1|   1|   64|          0|
    |tmp_keep_V_1_reg_1304                      |   0|   4|    8|          0|
    |tmp_last_V_2_reg_1309                      |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 714|  10|  792|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  ethernet_axis_ip | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  ethernet_axis_ip | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  ethernet_axis_ip | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  ethernet_axis_ip | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |  ethernet_axis_ip | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  ethernet_axis_ip | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  ethernet_axis_ip | return value |
|data_in_TVALID            |  in |    1|    axis    |  data_in_V_last_V |    pointer   |
|data_in_TREADY            | out |    1|    axis    |  data_in_V_last_V |    pointer   |
|data_in_TLAST             |  in |    1|    axis    |  data_in_V_last_V |    pointer   |
|data_out_TREADY           |  in |    1|    axis    | data_out_V_last_V |    pointer   |
|data_out_TVALID           | out |    1|    axis    | data_out_V_last_V |    pointer   |
|data_out_TLAST            | out |    1|    axis    | data_out_V_last_V |    pointer   |
|fifo_out_TREADY           |  in |    1|    axis    |  tx_fifo_V_last_V |    pointer   |
|fifo_out_TVALID           | out |    1|    axis    |  tx_fifo_V_last_V |    pointer   |
|fifo_out_TLAST            | out |    1|    axis    |  tx_fifo_V_last_V |    pointer   |
|data_in_TDATA             |  in |   64|    axis    |  data_in_V_data_V |    pointer   |
|data_in_TKEEP             |  in |    8|    axis    |  data_in_V_keep_V |    pointer   |
|data_out_TDATA            | out |   64|    axis    | data_out_V_data_V |    pointer   |
|data_out_TKEEP            | out |    8|    axis    | data_out_V_keep_V |    pointer   |
|fifo_out_TDATA            | out |   64|    axis    |  tx_fifo_V_data_V |    pointer   |
|fifo_out_TKEEP            | out |    8|    axis    |  tx_fifo_V_keep_V |    pointer   |
|rx_fifo_V_data_V_dout     |  in |   64|   ap_fifo  |  rx_fifo_V_data_V |    pointer   |
|rx_fifo_V_data_V_empty_n  |  in |    1|   ap_fifo  |  rx_fifo_V_data_V |    pointer   |
|rx_fifo_V_data_V_read     | out |    1|   ap_fifo  |  rx_fifo_V_data_V |    pointer   |
|rx_fifo_V_keep_V_dout     |  in |    8|   ap_fifo  |  rx_fifo_V_keep_V |    pointer   |
|rx_fifo_V_keep_V_empty_n  |  in |    1|   ap_fifo  |  rx_fifo_V_keep_V |    pointer   |
|rx_fifo_V_keep_V_read     | out |    1|   ap_fifo  |  rx_fifo_V_keep_V |    pointer   |
|rx_fifo_V_last_V_dout     |  in |    1|   ap_fifo  |  rx_fifo_V_last_V |    pointer   |
|rx_fifo_V_last_V_empty_n  |  in |    1|   ap_fifo  |  rx_fifo_V_last_V |    pointer   |
|rx_fifo_V_last_V_read     | out |    1|   ap_fifo  |  rx_fifo_V_last_V |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

