-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_ce0 : OUT STD_LOGIC;
    x_we0 : OUT STD_LOGIC;
    x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_we0 : OUT STD_LOGIC;
    x_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_we0 : OUT STD_LOGIC;
    x_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_we0 : OUT STD_LOGIC;
    x_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_we0 : OUT STD_LOGIC;
    x_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_we0 : OUT STD_LOGIC;
    x_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_we0 : OUT STD_LOGIC;
    x_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_we0 : OUT STD_LOGIC;
    x_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_we0 : OUT STD_LOGIC;
    x_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_we0 : OUT STD_LOGIC;
    x_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_we0 : OUT STD_LOGIC;
    x_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_we0 : OUT STD_LOGIC;
    x_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_we0 : OUT STD_LOGIC;
    x_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_we0 : OUT STD_LOGIC;
    x_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_we0 : OUT STD_LOGIC;
    x_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_we0 : OUT STD_LOGIC;
    x_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_16_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_16_ce0 : OUT STD_LOGIC;
    x_16_we0 : OUT STD_LOGIC;
    x_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_17_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_17_ce0 : OUT STD_LOGIC;
    x_17_we0 : OUT STD_LOGIC;
    x_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_18_ce0 : OUT STD_LOGIC;
    x_18_we0 : OUT STD_LOGIC;
    x_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_19_ce0 : OUT STD_LOGIC;
    x_19_we0 : OUT STD_LOGIC;
    x_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_20_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_20_ce0 : OUT STD_LOGIC;
    x_20_we0 : OUT STD_LOGIC;
    x_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_21_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_21_ce0 : OUT STD_LOGIC;
    x_21_we0 : OUT STD_LOGIC;
    x_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_22_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_22_ce0 : OUT STD_LOGIC;
    x_22_we0 : OUT STD_LOGIC;
    x_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_23_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_23_ce0 : OUT STD_LOGIC;
    x_23_we0 : OUT STD_LOGIC;
    x_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_24_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_24_ce0 : OUT STD_LOGIC;
    x_24_we0 : OUT STD_LOGIC;
    x_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_25_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_25_ce0 : OUT STD_LOGIC;
    x_25_we0 : OUT STD_LOGIC;
    x_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_26_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_26_ce0 : OUT STD_LOGIC;
    x_26_we0 : OUT STD_LOGIC;
    x_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_27_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_27_ce0 : OUT STD_LOGIC;
    x_27_we0 : OUT STD_LOGIC;
    x_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_28_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_28_ce0 : OUT STD_LOGIC;
    x_28_we0 : OUT STD_LOGIC;
    x_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_29_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_29_ce0 : OUT STD_LOGIC;
    x_29_we0 : OUT STD_LOGIC;
    x_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_30_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_30_ce0 : OUT STD_LOGIC;
    x_30_we0 : OUT STD_LOGIC;
    x_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_31_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    x_31_ce0 : OUT STD_LOGIC;
    x_31_we0 : OUT STD_LOGIC;
    x_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    buf0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf0_ce0 : OUT STD_LOGIC;
    buf0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_activation_accelerator_Pipeline_bf16_to_float_loop6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv16_C000 : STD_LOGIC_VECTOR (15 downto 0) := "1100000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln395_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal lshr_ln397_2_reg_733 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln397_fu_630_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln397_reg_738 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_12_cast_fu_615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln397_fu_683_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_162 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln395_fu_609_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal bitcast_ln397_fu_647_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_f32_fu_639_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln395_fu_603_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_162 <= add_ln395_fu_609_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_162 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln395_fu_603_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln397_2_reg_733 <= ap_sig_allocacmp_i_7(15 downto 5);
                trunc_ln397_reg_738 <= trunc_ln397_fu_630_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln395_fu_609_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_7) + unsigned(ap_const_lv16_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln395_fu_603_p2)
    begin
        if (((icmp_ln395_fu_603_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_162, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_7 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_i_7 <= i_fu_162;
        end if; 
    end process;

    bitcast_ln397_fu_647_p1 <= x_f32_fu_639_p3;
    buf0_address0 <= i_12_cast_fu_615_p1(16 - 1 downto 0);

    buf0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buf0_ce0 <= ap_const_logic_1;
        else 
            buf0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    i_12_cast_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_7),64));
    icmp_ln395_fu_603_p2 <= "1" when (ap_sig_allocacmp_i_7 = ap_const_lv16_C000) else "0";
    trunc_ln397_fu_630_p1 <= ap_sig_allocacmp_i_7(5 - 1 downto 0);
    x_10_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_ce0 <= ap_const_logic_1;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_10_d0 <= bitcast_ln397_fu_647_p1;

    x_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_we0 <= ap_const_logic_1;
        else 
            x_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_11_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_ce0 <= ap_const_logic_1;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_11_d0 <= bitcast_ln397_fu_647_p1;

    x_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_we0 <= ap_const_logic_1;
        else 
            x_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_12_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_ce0 <= ap_const_logic_1;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_12_d0 <= bitcast_ln397_fu_647_p1;

    x_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_we0 <= ap_const_logic_1;
        else 
            x_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_13_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_ce0 <= ap_const_logic_1;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_13_d0 <= bitcast_ln397_fu_647_p1;

    x_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_we0 <= ap_const_logic_1;
        else 
            x_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_14_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_ce0 <= ap_const_logic_1;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_14_d0 <= bitcast_ln397_fu_647_p1;

    x_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_we0 <= ap_const_logic_1;
        else 
            x_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_15_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_ce0 <= ap_const_logic_1;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_15_d0 <= bitcast_ln397_fu_647_p1;

    x_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_we0 <= ap_const_logic_1;
        else 
            x_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_16_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_16_ce0 <= ap_const_logic_1;
        else 
            x_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_16_d0 <= bitcast_ln397_fu_647_p1;

    x_16_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_10) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_16_we0 <= ap_const_logic_1;
        else 
            x_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_17_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_17_ce0 <= ap_const_logic_1;
        else 
            x_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_17_d0 <= bitcast_ln397_fu_647_p1;

    x_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_11) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_17_we0 <= ap_const_logic_1;
        else 
            x_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_18_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_18_ce0 <= ap_const_logic_1;
        else 
            x_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_18_d0 <= bitcast_ln397_fu_647_p1;

    x_18_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_12) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_18_we0 <= ap_const_logic_1;
        else 
            x_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_19_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_19_ce0 <= ap_const_logic_1;
        else 
            x_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_19_d0 <= bitcast_ln397_fu_647_p1;

    x_19_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_13) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_19_we0 <= ap_const_logic_1;
        else 
            x_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_d0 <= bitcast_ln397_fu_647_p1;

    x_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_we0 <= ap_const_logic_1;
        else 
            x_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_20_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_20_ce0 <= ap_const_logic_1;
        else 
            x_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_20_d0 <= bitcast_ln397_fu_647_p1;

    x_20_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_14) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_20_we0 <= ap_const_logic_1;
        else 
            x_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_21_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_21_ce0 <= ap_const_logic_1;
        else 
            x_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_21_d0 <= bitcast_ln397_fu_647_p1;

    x_21_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_15) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_21_we0 <= ap_const_logic_1;
        else 
            x_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_22_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_22_ce0 <= ap_const_logic_1;
        else 
            x_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_22_d0 <= bitcast_ln397_fu_647_p1;

    x_22_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_16) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_22_we0 <= ap_const_logic_1;
        else 
            x_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_23_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_23_ce0 <= ap_const_logic_1;
        else 
            x_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_23_d0 <= bitcast_ln397_fu_647_p1;

    x_23_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_17) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_23_we0 <= ap_const_logic_1;
        else 
            x_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_24_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_24_ce0 <= ap_const_logic_1;
        else 
            x_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_24_d0 <= bitcast_ln397_fu_647_p1;

    x_24_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_18) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_24_we0 <= ap_const_logic_1;
        else 
            x_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_25_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_25_ce0 <= ap_const_logic_1;
        else 
            x_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_25_d0 <= bitcast_ln397_fu_647_p1;

    x_25_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_19) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_25_we0 <= ap_const_logic_1;
        else 
            x_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_26_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_26_ce0 <= ap_const_logic_1;
        else 
            x_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_26_d0 <= bitcast_ln397_fu_647_p1;

    x_26_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_1A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_26_we0 <= ap_const_logic_1;
        else 
            x_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_27_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_27_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_27_ce0 <= ap_const_logic_1;
        else 
            x_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_27_d0 <= bitcast_ln397_fu_647_p1;

    x_27_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_1B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_27_we0 <= ap_const_logic_1;
        else 
            x_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_28_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_28_ce0 <= ap_const_logic_1;
        else 
            x_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_28_d0 <= bitcast_ln397_fu_647_p1;

    x_28_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_1C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_28_we0 <= ap_const_logic_1;
        else 
            x_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_29_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_29_ce0 <= ap_const_logic_1;
        else 
            x_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_29_d0 <= bitcast_ln397_fu_647_p1;

    x_29_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_1D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_29_we0 <= ap_const_logic_1;
        else 
            x_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_d0 <= bitcast_ln397_fu_647_p1;

    x_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_we0 <= ap_const_logic_1;
        else 
            x_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_30_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_30_ce0 <= ap_const_logic_1;
        else 
            x_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_30_d0 <= bitcast_ln397_fu_647_p1;

    x_30_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_1E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_30_we0 <= ap_const_logic_1;
        else 
            x_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_31_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_31_ce0 <= ap_const_logic_1;
        else 
            x_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_31_d0 <= bitcast_ln397_fu_647_p1;

    x_31_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_1F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_31_we0 <= ap_const_logic_1;
        else 
            x_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_d0 <= bitcast_ln397_fu_647_p1;

    x_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_we0 <= ap_const_logic_1;
        else 
            x_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce0 <= ap_const_logic_1;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_d0 <= bitcast_ln397_fu_647_p1;

    x_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_we0 <= ap_const_logic_1;
        else 
            x_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_5_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_ce0 <= ap_const_logic_1;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_5_d0 <= bitcast_ln397_fu_647_p1;

    x_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_we0 <= ap_const_logic_1;
        else 
            x_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce0 <= ap_const_logic_1;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_d0 <= bitcast_ln397_fu_647_p1;

    x_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_we0 <= ap_const_logic_1;
        else 
            x_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_7_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_ce0 <= ap_const_logic_1;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_7_d0 <= bitcast_ln397_fu_647_p1;

    x_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_we0 <= ap_const_logic_1;
        else 
            x_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_8_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_ce0 <= ap_const_logic_1;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_8_d0 <= bitcast_ln397_fu_647_p1;

    x_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_we0 <= ap_const_logic_1;
        else 
            x_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_9_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_ce0 <= ap_const_logic_1;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_9_d0 <= bitcast_ln397_fu_647_p1;

    x_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_we0 <= ap_const_logic_1;
        else 
            x_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_address0 <= zext_ln397_fu_683_p1(11 - 1 downto 0);

    x_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_ce0 <= ap_const_logic_1;
        else 
            x_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_d0 <= bitcast_ln397_fu_647_p1;
    x_f32_fu_639_p3 <= (buf0_q0 & ap_const_lv16_0);

    x_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln397_reg_738)
    begin
        if (((trunc_ln397_reg_738 = ap_const_lv5_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_we0 <= ap_const_logic_1;
        else 
            x_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln397_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln397_2_reg_733),64));
end behav;
