
VFD_Display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008334  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fb0  080084d4  080084d4  000094d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009484  08009484  0000b1e8  2**0
                  CONTENTS
  4 .ARM          00000008  08009484  08009484  0000a484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800948c  0800948c  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800948c  0800948c  0000a48c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009490  08009490  0000a490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08009494  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002590  200001e8  0800967c  0000b1e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002778  0800967c  0000b778  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011511  00000000  00000000  0000b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000279b  00000000  00000000  0001c729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c8  00000000  00000000  0001eec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d25  00000000  00000000  0001ff90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018735  00000000  00000000  00020cb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001342f  00000000  00000000  000393ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009217f  00000000  00000000  0004c819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000de998  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005794  00000000  00000000  000de9dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000e4170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080084bc 	.word	0x080084bc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	080084bc 	.word	0x080084bc

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_ldivmod>:
 80002b0:	b97b      	cbnz	r3, 80002d2 <__aeabi_ldivmod+0x22>
 80002b2:	b972      	cbnz	r2, 80002d2 <__aeabi_ldivmod+0x22>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bfbe      	ittt	lt
 80002b8:	2000      	movlt	r0, #0
 80002ba:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80002be:	e006      	blt.n	80002ce <__aeabi_ldivmod+0x1e>
 80002c0:	bf08      	it	eq
 80002c2:	2800      	cmpeq	r0, #0
 80002c4:	bf1c      	itt	ne
 80002c6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80002ca:	f04f 30ff 	movne.w	r0, #4294967295
 80002ce:	f000 b9d3 	b.w	8000678 <__aeabi_idiv0>
 80002d2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002d6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002da:	2900      	cmp	r1, #0
 80002dc:	db09      	blt.n	80002f2 <__aeabi_ldivmod+0x42>
 80002de:	2b00      	cmp	r3, #0
 80002e0:	db1a      	blt.n	8000318 <__aeabi_ldivmod+0x68>
 80002e2:	f000 f84d 	bl	8000380 <__udivmoddi4>
 80002e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ee:	b004      	add	sp, #16
 80002f0:	4770      	bx	lr
 80002f2:	4240      	negs	r0, r0
 80002f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	db1b      	blt.n	8000334 <__aeabi_ldivmod+0x84>
 80002fc:	f000 f840 	bl	8000380 <__udivmoddi4>
 8000300:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000304:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000308:	b004      	add	sp, #16
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	4252      	negs	r2, r2
 8000312:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000316:	4770      	bx	lr
 8000318:	4252      	negs	r2, r2
 800031a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031e:	f000 f82f 	bl	8000380 <__udivmoddi4>
 8000322:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000326:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800032a:	b004      	add	sp, #16
 800032c:	4240      	negs	r0, r0
 800032e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000332:	4770      	bx	lr
 8000334:	4252      	negs	r2, r2
 8000336:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800033a:	f000 f821 	bl	8000380 <__udivmoddi4>
 800033e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000342:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000346:	b004      	add	sp, #16
 8000348:	4252      	negs	r2, r2
 800034a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800034e:	4770      	bx	lr

08000350 <__aeabi_uldivmod>:
 8000350:	b953      	cbnz	r3, 8000368 <__aeabi_uldivmod+0x18>
 8000352:	b94a      	cbnz	r2, 8000368 <__aeabi_uldivmod+0x18>
 8000354:	2900      	cmp	r1, #0
 8000356:	bf08      	it	eq
 8000358:	2800      	cmpeq	r0, #0
 800035a:	bf1c      	itt	ne
 800035c:	f04f 31ff 	movne.w	r1, #4294967295
 8000360:	f04f 30ff 	movne.w	r0, #4294967295
 8000364:	f000 b988 	b.w	8000678 <__aeabi_idiv0>
 8000368:	f1ad 0c08 	sub.w	ip, sp, #8
 800036c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000370:	f000 f806 	bl	8000380 <__udivmoddi4>
 8000374:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800037c:	b004      	add	sp, #16
 800037e:	4770      	bx	lr

08000380 <__udivmoddi4>:
 8000380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000384:	9d08      	ldr	r5, [sp, #32]
 8000386:	468e      	mov	lr, r1
 8000388:	4604      	mov	r4, r0
 800038a:	4688      	mov	r8, r1
 800038c:	2b00      	cmp	r3, #0
 800038e:	d14a      	bne.n	8000426 <__udivmoddi4+0xa6>
 8000390:	428a      	cmp	r2, r1
 8000392:	4617      	mov	r7, r2
 8000394:	d962      	bls.n	800045c <__udivmoddi4+0xdc>
 8000396:	fab2 f682 	clz	r6, r2
 800039a:	b14e      	cbz	r6, 80003b0 <__udivmoddi4+0x30>
 800039c:	f1c6 0320 	rsb	r3, r6, #32
 80003a0:	fa01 f806 	lsl.w	r8, r1, r6
 80003a4:	fa20 f303 	lsr.w	r3, r0, r3
 80003a8:	40b7      	lsls	r7, r6
 80003aa:	ea43 0808 	orr.w	r8, r3, r8
 80003ae:	40b4      	lsls	r4, r6
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	fa1f fc87 	uxth.w	ip, r7
 80003b8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003bc:	0c23      	lsrs	r3, r4, #16
 80003be:	fb0e 8811 	mls	r8, lr, r1, r8
 80003c2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003c6:	fb01 f20c 	mul.w	r2, r1, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0x62>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80003d4:	f080 80ea 	bcs.w	80005ac <__udivmoddi4+0x22c>
 80003d8:	429a      	cmp	r2, r3
 80003da:	f240 80e7 	bls.w	80005ac <__udivmoddi4+0x22c>
 80003de:	3902      	subs	r1, #2
 80003e0:	443b      	add	r3, r7
 80003e2:	1a9a      	subs	r2, r3, r2
 80003e4:	b2a3      	uxth	r3, r4
 80003e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003f6:	459c      	cmp	ip, r3
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x8e>
 80003fa:	18fb      	adds	r3, r7, r3
 80003fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000400:	f080 80d6 	bcs.w	80005b0 <__udivmoddi4+0x230>
 8000404:	459c      	cmp	ip, r3
 8000406:	f240 80d3 	bls.w	80005b0 <__udivmoddi4+0x230>
 800040a:	443b      	add	r3, r7
 800040c:	3802      	subs	r0, #2
 800040e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000412:	eba3 030c 	sub.w	r3, r3, ip
 8000416:	2100      	movs	r1, #0
 8000418:	b11d      	cbz	r5, 8000422 <__udivmoddi4+0xa2>
 800041a:	40f3      	lsrs	r3, r6
 800041c:	2200      	movs	r2, #0
 800041e:	e9c5 3200 	strd	r3, r2, [r5]
 8000422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000426:	428b      	cmp	r3, r1
 8000428:	d905      	bls.n	8000436 <__udivmoddi4+0xb6>
 800042a:	b10d      	cbz	r5, 8000430 <__udivmoddi4+0xb0>
 800042c:	e9c5 0100 	strd	r0, r1, [r5]
 8000430:	2100      	movs	r1, #0
 8000432:	4608      	mov	r0, r1
 8000434:	e7f5      	b.n	8000422 <__udivmoddi4+0xa2>
 8000436:	fab3 f183 	clz	r1, r3
 800043a:	2900      	cmp	r1, #0
 800043c:	d146      	bne.n	80004cc <__udivmoddi4+0x14c>
 800043e:	4573      	cmp	r3, lr
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0xc8>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 8105 	bhi.w	8000652 <__udivmoddi4+0x2d2>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb6e 0203 	sbc.w	r2, lr, r3
 800044e:	2001      	movs	r0, #1
 8000450:	4690      	mov	r8, r2
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0e5      	beq.n	8000422 <__udivmoddi4+0xa2>
 8000456:	e9c5 4800 	strd	r4, r8, [r5]
 800045a:	e7e2      	b.n	8000422 <__udivmoddi4+0xa2>
 800045c:	2a00      	cmp	r2, #0
 800045e:	f000 8090 	beq.w	8000582 <__udivmoddi4+0x202>
 8000462:	fab2 f682 	clz	r6, r2
 8000466:	2e00      	cmp	r6, #0
 8000468:	f040 80a4 	bne.w	80005b4 <__udivmoddi4+0x234>
 800046c:	1a8a      	subs	r2, r1, r2
 800046e:	0c03      	lsrs	r3, r0, #16
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	b280      	uxth	r0, r0
 8000476:	b2bc      	uxth	r4, r7
 8000478:	2101      	movs	r1, #1
 800047a:	fbb2 fcfe 	udiv	ip, r2, lr
 800047e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000486:	fb04 f20c 	mul.w	r2, r4, ip
 800048a:	429a      	cmp	r2, r3
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x11e>
 800048e:	18fb      	adds	r3, r7, r3
 8000490:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000494:	d202      	bcs.n	800049c <__udivmoddi4+0x11c>
 8000496:	429a      	cmp	r2, r3
 8000498:	f200 80e0 	bhi.w	800065c <__udivmoddi4+0x2dc>
 800049c:	46c4      	mov	ip, r8
 800049e:	1a9b      	subs	r3, r3, r2
 80004a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004a8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ac:	fb02 f404 	mul.w	r4, r2, r4
 80004b0:	429c      	cmp	r4, r3
 80004b2:	d907      	bls.n	80004c4 <__udivmoddi4+0x144>
 80004b4:	18fb      	adds	r3, r7, r3
 80004b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ba:	d202      	bcs.n	80004c2 <__udivmoddi4+0x142>
 80004bc:	429c      	cmp	r4, r3
 80004be:	f200 80ca 	bhi.w	8000656 <__udivmoddi4+0x2d6>
 80004c2:	4602      	mov	r2, r0
 80004c4:	1b1b      	subs	r3, r3, r4
 80004c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004ca:	e7a5      	b.n	8000418 <__udivmoddi4+0x98>
 80004cc:	f1c1 0620 	rsb	r6, r1, #32
 80004d0:	408b      	lsls	r3, r1
 80004d2:	fa22 f706 	lsr.w	r7, r2, r6
 80004d6:	431f      	orrs	r7, r3
 80004d8:	fa0e f401 	lsl.w	r4, lr, r1
 80004dc:	fa20 f306 	lsr.w	r3, r0, r6
 80004e0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004e4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004e8:	4323      	orrs	r3, r4
 80004ea:	fa00 f801 	lsl.w	r8, r0, r1
 80004ee:	fa1f fc87 	uxth.w	ip, r7
 80004f2:	fbbe f0f9 	udiv	r0, lr, r9
 80004f6:	0c1c      	lsrs	r4, r3, #16
 80004f8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004fc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000500:	fb00 fe0c 	mul.w	lr, r0, ip
 8000504:	45a6      	cmp	lr, r4
 8000506:	fa02 f201 	lsl.w	r2, r2, r1
 800050a:	d909      	bls.n	8000520 <__udivmoddi4+0x1a0>
 800050c:	193c      	adds	r4, r7, r4
 800050e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000512:	f080 809c 	bcs.w	800064e <__udivmoddi4+0x2ce>
 8000516:	45a6      	cmp	lr, r4
 8000518:	f240 8099 	bls.w	800064e <__udivmoddi4+0x2ce>
 800051c:	3802      	subs	r0, #2
 800051e:	443c      	add	r4, r7
 8000520:	eba4 040e 	sub.w	r4, r4, lr
 8000524:	fa1f fe83 	uxth.w	lr, r3
 8000528:	fbb4 f3f9 	udiv	r3, r4, r9
 800052c:	fb09 4413 	mls	r4, r9, r3, r4
 8000530:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000534:	fb03 fc0c 	mul.w	ip, r3, ip
 8000538:	45a4      	cmp	ip, r4
 800053a:	d908      	bls.n	800054e <__udivmoddi4+0x1ce>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000542:	f080 8082 	bcs.w	800064a <__udivmoddi4+0x2ca>
 8000546:	45a4      	cmp	ip, r4
 8000548:	d97f      	bls.n	800064a <__udivmoddi4+0x2ca>
 800054a:	3b02      	subs	r3, #2
 800054c:	443c      	add	r4, r7
 800054e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000552:	eba4 040c 	sub.w	r4, r4, ip
 8000556:	fba0 ec02 	umull	lr, ip, r0, r2
 800055a:	4564      	cmp	r4, ip
 800055c:	4673      	mov	r3, lr
 800055e:	46e1      	mov	r9, ip
 8000560:	d362      	bcc.n	8000628 <__udivmoddi4+0x2a8>
 8000562:	d05f      	beq.n	8000624 <__udivmoddi4+0x2a4>
 8000564:	b15d      	cbz	r5, 800057e <__udivmoddi4+0x1fe>
 8000566:	ebb8 0203 	subs.w	r2, r8, r3
 800056a:	eb64 0409 	sbc.w	r4, r4, r9
 800056e:	fa04 f606 	lsl.w	r6, r4, r6
 8000572:	fa22 f301 	lsr.w	r3, r2, r1
 8000576:	431e      	orrs	r6, r3
 8000578:	40cc      	lsrs	r4, r1
 800057a:	e9c5 6400 	strd	r6, r4, [r5]
 800057e:	2100      	movs	r1, #0
 8000580:	e74f      	b.n	8000422 <__udivmoddi4+0xa2>
 8000582:	fbb1 fcf2 	udiv	ip, r1, r2
 8000586:	0c01      	lsrs	r1, r0, #16
 8000588:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800058c:	b280      	uxth	r0, r0
 800058e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000592:	463b      	mov	r3, r7
 8000594:	4638      	mov	r0, r7
 8000596:	463c      	mov	r4, r7
 8000598:	46b8      	mov	r8, r7
 800059a:	46be      	mov	lr, r7
 800059c:	2620      	movs	r6, #32
 800059e:	fbb1 f1f7 	udiv	r1, r1, r7
 80005a2:	eba2 0208 	sub.w	r2, r2, r8
 80005a6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005aa:	e766      	b.n	800047a <__udivmoddi4+0xfa>
 80005ac:	4601      	mov	r1, r0
 80005ae:	e718      	b.n	80003e2 <__udivmoddi4+0x62>
 80005b0:	4610      	mov	r0, r2
 80005b2:	e72c      	b.n	800040e <__udivmoddi4+0x8e>
 80005b4:	f1c6 0220 	rsb	r2, r6, #32
 80005b8:	fa2e f302 	lsr.w	r3, lr, r2
 80005bc:	40b7      	lsls	r7, r6
 80005be:	40b1      	lsls	r1, r6
 80005c0:	fa20 f202 	lsr.w	r2, r0, r2
 80005c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005c8:	430a      	orrs	r2, r1
 80005ca:	fbb3 f8fe 	udiv	r8, r3, lr
 80005ce:	b2bc      	uxth	r4, r7
 80005d0:	fb0e 3318 	mls	r3, lr, r8, r3
 80005d4:	0c11      	lsrs	r1, r2, #16
 80005d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005da:	fb08 f904 	mul.w	r9, r8, r4
 80005de:	40b0      	lsls	r0, r6
 80005e0:	4589      	cmp	r9, r1
 80005e2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005e6:	b280      	uxth	r0, r0
 80005e8:	d93e      	bls.n	8000668 <__udivmoddi4+0x2e8>
 80005ea:	1879      	adds	r1, r7, r1
 80005ec:	f108 3cff 	add.w	ip, r8, #4294967295
 80005f0:	d201      	bcs.n	80005f6 <__udivmoddi4+0x276>
 80005f2:	4589      	cmp	r9, r1
 80005f4:	d81f      	bhi.n	8000636 <__udivmoddi4+0x2b6>
 80005f6:	eba1 0109 	sub.w	r1, r1, r9
 80005fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fe:	fb09 f804 	mul.w	r8, r9, r4
 8000602:	fb0e 1119 	mls	r1, lr, r9, r1
 8000606:	b292      	uxth	r2, r2
 8000608:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800060c:	4542      	cmp	r2, r8
 800060e:	d229      	bcs.n	8000664 <__udivmoddi4+0x2e4>
 8000610:	18ba      	adds	r2, r7, r2
 8000612:	f109 31ff 	add.w	r1, r9, #4294967295
 8000616:	d2c4      	bcs.n	80005a2 <__udivmoddi4+0x222>
 8000618:	4542      	cmp	r2, r8
 800061a:	d2c2      	bcs.n	80005a2 <__udivmoddi4+0x222>
 800061c:	f1a9 0102 	sub.w	r1, r9, #2
 8000620:	443a      	add	r2, r7
 8000622:	e7be      	b.n	80005a2 <__udivmoddi4+0x222>
 8000624:	45f0      	cmp	r8, lr
 8000626:	d29d      	bcs.n	8000564 <__udivmoddi4+0x1e4>
 8000628:	ebbe 0302 	subs.w	r3, lr, r2
 800062c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000630:	3801      	subs	r0, #1
 8000632:	46e1      	mov	r9, ip
 8000634:	e796      	b.n	8000564 <__udivmoddi4+0x1e4>
 8000636:	eba7 0909 	sub.w	r9, r7, r9
 800063a:	4449      	add	r1, r9
 800063c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000640:	fbb1 f9fe 	udiv	r9, r1, lr
 8000644:	fb09 f804 	mul.w	r8, r9, r4
 8000648:	e7db      	b.n	8000602 <__udivmoddi4+0x282>
 800064a:	4673      	mov	r3, lr
 800064c:	e77f      	b.n	800054e <__udivmoddi4+0x1ce>
 800064e:	4650      	mov	r0, sl
 8000650:	e766      	b.n	8000520 <__udivmoddi4+0x1a0>
 8000652:	4608      	mov	r0, r1
 8000654:	e6fd      	b.n	8000452 <__udivmoddi4+0xd2>
 8000656:	443b      	add	r3, r7
 8000658:	3a02      	subs	r2, #2
 800065a:	e733      	b.n	80004c4 <__udivmoddi4+0x144>
 800065c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000660:	443b      	add	r3, r7
 8000662:	e71c      	b.n	800049e <__udivmoddi4+0x11e>
 8000664:	4649      	mov	r1, r9
 8000666:	e79c      	b.n	80005a2 <__udivmoddi4+0x222>
 8000668:	eba1 0109 	sub.w	r1, r1, r9
 800066c:	46c4      	mov	ip, r8
 800066e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000672:	fb09 f804 	mul.w	r8, r9, r4
 8000676:	e7c4      	b.n	8000602 <__udivmoddi4+0x282>

08000678 <__aeabi_idiv0>:
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop

0800067c <HAL_UART_RxCpltCallback>:
#include <math.h>

Wifi_t Wifi;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
//	if (huart->Instance == _WIFI_USART.Instance)
//	{
		Wifi_RxCallBack();
 8000684:	f000 faf4 	bl	8000c70 <Wifi_RxCallBack>
//	}
}
 8000688:	bf00      	nop
 800068a:	3708      	adds	r7, #8
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}

08000690 <Wifi_SendRaw>:
uint8_t Wifi_SendRaw(uint8_t *data, uint16_t len)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
 8000698:	460b      	mov	r3, r1
 800069a:	807b      	strh	r3, [r7, #2]
	if (len <= _WIFI_TX_SIZE)
 800069c:	887b      	ldrh	r3, [r7, #2]
 800069e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80006a2:	d813      	bhi.n	80006cc <Wifi_SendRaw+0x3c>
	{
		memcpy(Wifi.TxBuffer, data, len);
 80006a4:	887b      	ldrh	r3, [r7, #2]
 80006a6:	461a      	mov	r2, r3
 80006a8:	6879      	ldr	r1, [r7, #4]
 80006aa:	480b      	ldr	r0, [pc, #44]	@ (80006d8 <Wifi_SendRaw+0x48>)
 80006ac:	f006 fa23 	bl	8006af6 <memcpy>
		if (HAL_UART_Transmit(&_WIFI_USART, data, len, 900) == HAL_OK) return 0x01;
 80006b0:	887a      	ldrh	r2, [r7, #2]
 80006b2:	f44f 7361 	mov.w	r3, #900	@ 0x384
 80006b6:	6879      	ldr	r1, [r7, #4]
 80006b8:	4808      	ldr	r0, [pc, #32]	@ (80006dc <Wifi_SendRaw+0x4c>)
 80006ba:	f004 fb7c 	bl	8004db6 <HAL_UART_Transmit>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d101      	bne.n	80006c8 <Wifi_SendRaw+0x38>
 80006c4:	2301      	movs	r3, #1
 80006c6:	e002      	b.n	80006ce <Wifi_SendRaw+0x3e>
		else return 0x00;
 80006c8:	2300      	movs	r3, #0
 80006ca:	e000      	b.n	80006ce <Wifi_SendRaw+0x3e>
	}
	else return 0x00;
 80006cc:	2300      	movs	r3, #0
}
 80006ce:	4618      	mov	r0, r3
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	20001205 	.word	0x20001205
 80006dc:	20002560 	.word	0x20002560

080006e0 <Wifi_SendString>:

uint8_t Wifi_SendString(char *data)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	return Wifi_SendRaw((uint8_t*) data, strlen(data));
 80006e8:	6878      	ldr	r0, [r7, #4]
 80006ea:	f7ff fd83 	bl	80001f4 <strlen>
 80006ee:	4603      	mov	r3, r0
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	4619      	mov	r1, r3
 80006f4:	6878      	ldr	r0, [r7, #4]
 80006f6:	f7ff ffcb 	bl	8000690 <Wifi_SendRaw>
 80006fa:	4603      	mov	r3, r0
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3708      	adds	r7, #8
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}

08000704 <Wifi_WaitForString>:
	HAL_Delay(DelayUs);
	return 0x01;
}

uint8_t Wifi_WaitForString(uint32_t TimeOut_ms, uint8_t *result, uint8_t CountOfParameter, ...)
{
 8000704:	b40c      	push	{r2, r3}
 8000706:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800070a:	b089      	sub	sp, #36	@ 0x24
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	6039      	str	r1, [r7, #0]
 8000712:	466b      	mov	r3, sp
 8000714:	461e      	mov	r6, r3
	if (result == NULL) return 0x00;
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d101      	bne.n	8000720 <Wifi_WaitForString+0x1c>
 800071c:	2300      	movs	r3, #0
 800071e:	e074      	b.n	800080a <Wifi_WaitForString+0x106>
	if (CountOfParameter == 0) return 0x00;
 8000720:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000724:	2b00      	cmp	r3, #0
 8000726:	d101      	bne.n	800072c <Wifi_WaitForString+0x28>
 8000728:	2300      	movs	r3, #0
 800072a:	e06e      	b.n	800080a <Wifi_WaitForString+0x106>

	*result = 0;
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	2200      	movs	r2, #0
 8000730:	701a      	strb	r2, [r3, #0]

	va_list tag;
	va_start(tag, CountOfParameter);
 8000732:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000736:	60bb      	str	r3, [r7, #8]
	char *arg[CountOfParameter];
 8000738:	f897 1040 	ldrb.w	r1, [r7, #64]	@ 0x40
 800073c:	460b      	mov	r3, r1
 800073e:	3b01      	subs	r3, #1
 8000740:	613b      	str	r3, [r7, #16]
 8000742:	b2cb      	uxtb	r3, r1
 8000744:	2200      	movs	r2, #0
 8000746:	4698      	mov	r8, r3
 8000748:	4691      	mov	r9, r2
 800074a:	f04f 0200 	mov.w	r2, #0
 800074e:	f04f 0300 	mov.w	r3, #0
 8000752:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8000756:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800075a:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800075e:	b2cb      	uxtb	r3, r1
 8000760:	2200      	movs	r2, #0
 8000762:	461c      	mov	r4, r3
 8000764:	4615      	mov	r5, r2
 8000766:	f04f 0200 	mov.w	r2, #0
 800076a:	f04f 0300 	mov.w	r3, #0
 800076e:	016b      	lsls	r3, r5, #5
 8000770:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000774:	0162      	lsls	r2, r4, #5
 8000776:	460b      	mov	r3, r1
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	3307      	adds	r3, #7
 800077c:	08db      	lsrs	r3, r3, #3
 800077e:	00db      	lsls	r3, r3, #3
 8000780:	ebad 0d03 	sub.w	sp, sp, r3
 8000784:	466b      	mov	r3, sp
 8000786:	3303      	adds	r3, #3
 8000788:	089b      	lsrs	r3, r3, #2
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < CountOfParameter; i++)
 800078e:	2300      	movs	r3, #0
 8000790:	77fb      	strb	r3, [r7, #31]
 8000792:	e00a      	b.n	80007aa <Wifi_WaitForString+0xa6>
		arg[i] = va_arg(tag, char*);
 8000794:	7ffa      	ldrb	r2, [r7, #31]
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	1d19      	adds	r1, r3, #4
 800079a:	60b9      	str	r1, [r7, #8]
 800079c:	6819      	ldr	r1, [r3, #0]
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (uint8_t i = 0; i < CountOfParameter; i++)
 80007a4:	7ffb      	ldrb	r3, [r7, #31]
 80007a6:	3301      	adds	r3, #1
 80007a8:	77fb      	strb	r3, [r7, #31]
 80007aa:	7ffa      	ldrb	r2, [r7, #31]
 80007ac:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80007b0:	429a      	cmp	r2, r3
 80007b2:	d3ef      	bcc.n	8000794 <Wifi_WaitForString+0x90>
	va_end(tag);

	for (uint32_t t = 0; t < TimeOut_ms; t += 20)
 80007b4:	2300      	movs	r3, #0
 80007b6:	61bb      	str	r3, [r7, #24]
 80007b8:	e022      	b.n	8000800 <Wifi_WaitForString+0xfc>
	{
		HAL_Delay(20);
 80007ba:	2014      	movs	r0, #20
 80007bc:	f002 fa8c 	bl	8002cd8 <HAL_Delay>
		for (uint8_t mx = 0; mx < CountOfParameter; mx++)
 80007c0:	2300      	movs	r3, #0
 80007c2:	75fb      	strb	r3, [r7, #23]
 80007c4:	e014      	b.n	80007f0 <Wifi_WaitForString+0xec>
		{
			if (strstr((char*) Wifi.RxBuffer, arg[mx]) != NULL)
 80007c6:	7dfa      	ldrb	r2, [r7, #23]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007ce:	4619      	mov	r1, r3
 80007d0:	4812      	ldr	r0, [pc, #72]	@ (800081c <Wifi_WaitForString+0x118>)
 80007d2:	f005 fd06 	bl	80061e2 <strstr>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d006      	beq.n	80007ea <Wifi_WaitForString+0xe6>
			{
				*result = mx + 1;
 80007dc:	7dfb      	ldrb	r3, [r7, #23]
 80007de:	3301      	adds	r3, #1
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	683b      	ldr	r3, [r7, #0]
 80007e4:	701a      	strb	r2, [r3, #0]
				return 0x01;
 80007e6:	2301      	movs	r3, #1
 80007e8:	e00f      	b.n	800080a <Wifi_WaitForString+0x106>
		for (uint8_t mx = 0; mx < CountOfParameter; mx++)
 80007ea:	7dfb      	ldrb	r3, [r7, #23]
 80007ec:	3301      	adds	r3, #1
 80007ee:	75fb      	strb	r3, [r7, #23]
 80007f0:	7dfa      	ldrb	r2, [r7, #23]
 80007f2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80007f6:	429a      	cmp	r2, r3
 80007f8:	d3e5      	bcc.n	80007c6 <Wifi_WaitForString+0xc2>
	for (uint32_t t = 0; t < TimeOut_ms; t += 20)
 80007fa:	69bb      	ldr	r3, [r7, #24]
 80007fc:	3314      	adds	r3, #20
 80007fe:	61bb      	str	r3, [r7, #24]
 8000800:	69ba      	ldr	r2, [r7, #24]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	429a      	cmp	r2, r3
 8000806:	d3d8      	bcc.n	80007ba <Wifi_WaitForString+0xb6>
			}
		}
	}
	return 0x00;
 8000808:	2300      	movs	r3, #0
 800080a:	46b5      	mov	sp, r6
}
 800080c:	4618      	mov	r0, r3
 800080e:	3724      	adds	r7, #36	@ 0x24
 8000810:	46bd      	mov	sp, r7
 8000812:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000816:	b002      	add	sp, #8
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	20000205 	.word	0x20000205

08000820 <WiFi_GetTime>:

uint8_t WiFi_GetTime(time_t *time)
{
 8000820:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000824:	b088      	sub	sp, #32
 8000826:	af00      	add	r7, sp, #0
 8000828:	60f8      	str	r0, [r7, #12]
//	static uint8_t ntp_request[48] = { 0xB1, 0x01, 0x00, 0x00 };
	static uint8_t ntp_request[48] = { 0xE3, 0x00, 0x05, 0xEC, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x31, 0x4E, 0x31, 0x34 };
	uint64_t ntp_time = 0;
 800082a:	f04f 0200 	mov.w	r2, #0
 800082e:	f04f 0300 	mov.w	r3, #0
 8000832:	e9c7 2306 	strd	r2, r3, [r7, #24]
	int16_t index_data;
	uint8_t result;
	do{
		Wifi_RxClear();
 8000836:	f000 f9f3 	bl	8000c20 <Wifi_RxClear>

		if(!Wifi_TcpIp_StartUdpConnection(2, "0.ru.pool.ntp.org", 123, 1))
 800083a:	2301      	movs	r3, #1
 800083c:	227b      	movs	r2, #123	@ 0x7b
 800083e:	493b      	ldr	r1, [pc, #236]	@ (800092c <WiFi_GetTime+0x10c>)
 8000840:	2002      	movs	r0, #2
 8000842:	f000 fbd1 	bl	8000fe8 <Wifi_TcpIp_StartUdpConnection>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d05e      	beq.n	800090a <WiFi_GetTime+0xea>
			break;

		if(!Wifi_TcpIp_SendDataUdp(2, 48, ntp_request))
 800084c:	4a38      	ldr	r2, [pc, #224]	@ (8000930 <WiFi_GetTime+0x110>)
 800084e:	2130      	movs	r1, #48	@ 0x30
 8000850:	2002      	movs	r0, #2
 8000852:	f000 fc73 	bl	800113c <Wifi_TcpIp_SendDataUdp>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d058      	beq.n	800090e <WiFi_GetTime+0xee>
			break;

		Wifi_RxClear();
 800085c:	f000 f9e0 	bl	8000c20 <Wifi_RxClear>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 1, "+IPD") == 0x00)
 8000860:	f107 0116 	add.w	r1, r7, #22
 8000864:	4b33      	ldr	r3, [pc, #204]	@ (8000934 <WiFi_GetTime+0x114>)
 8000866:	2201      	movs	r2, #1
 8000868:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800086c:	f7ff ff4a 	bl	8000704 <Wifi_WaitForString>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d04d      	beq.n	8000912 <WiFi_GetTime+0xf2>
			break;


		for (uint8_t i = 0; i < 8; i++)
 8000876:	2300      	movs	r3, #0
 8000878:	75fb      	strb	r3, [r7, #23]
 800087a:	e025      	b.n	80008c8 <WiFi_GetTime+0xa8>
			ntp_time |= (uint64_t) Wifi.RxBuffer[i + 50] << (8 * (7 - i));
 800087c:	7dfb      	ldrb	r3, [r7, #23]
 800087e:	3332      	adds	r3, #50	@ 0x32
 8000880:	4a2d      	ldr	r2, [pc, #180]	@ (8000938 <WiFi_GetTime+0x118>)
 8000882:	4413      	add	r3, r2
 8000884:	785b      	ldrb	r3, [r3, #1]
 8000886:	b2db      	uxtb	r3, r3
 8000888:	2200      	movs	r2, #0
 800088a:	4698      	mov	r8, r3
 800088c:	4691      	mov	r9, r2
 800088e:	7dfb      	ldrb	r3, [r7, #23]
 8000890:	f1c3 0307 	rsb	r3, r3, #7
 8000894:	00db      	lsls	r3, r3, #3
 8000896:	f1a3 0120 	sub.w	r1, r3, #32
 800089a:	f1c3 0220 	rsb	r2, r3, #32
 800089e:	fa09 f503 	lsl.w	r5, r9, r3
 80008a2:	fa08 f101 	lsl.w	r1, r8, r1
 80008a6:	430d      	orrs	r5, r1
 80008a8:	fa28 f202 	lsr.w	r2, r8, r2
 80008ac:	4315      	orrs	r5, r2
 80008ae:	fa08 f403 	lsl.w	r4, r8, r3
 80008b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80008b6:	ea42 0a04 	orr.w	sl, r2, r4
 80008ba:	ea43 0b05 	orr.w	fp, r3, r5
 80008be:	e9c7 ab06 	strd	sl, fp, [r7, #24]
		for (uint8_t i = 0; i < 8; i++)
 80008c2:	7dfb      	ldrb	r3, [r7, #23]
 80008c4:	3301      	adds	r3, #1
 80008c6:	75fb      	strb	r3, [r7, #23]
 80008c8:	7dfb      	ldrb	r3, [r7, #23]
 80008ca:	2b07      	cmp	r3, #7
 80008cc:	d9d6      	bls.n	800087c <WiFi_GetTime+0x5c>

		if (ntp_time < 2208988800UL)
 80008ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80008d2:	491a      	ldr	r1, [pc, #104]	@ (800093c <WiFi_GetTime+0x11c>)
 80008d4:	428a      	cmp	r2, r1
 80008d6:	f173 0300 	sbcs.w	r3, r3, #0
 80008da:	d31c      	bcc.n	8000916 <WiFi_GetTime+0xf6>
			break;

		*time = (time_t) ((uint32_t) (ntp_time >> 32) - 2208977997UL);
 80008dc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80008e0:	f04f 0200 	mov.w	r2, #0
 80008e4:	f04f 0300 	mov.w	r3, #0
 80008e8:	000a      	movs	r2, r1
 80008ea:	2300      	movs	r3, #0
 80008ec:	4b14      	ldr	r3, [pc, #80]	@ (8000940 <WiFi_GetTime+0x120>)
 80008ee:	4413      	add	r3, r2
 80008f0:	2200      	movs	r2, #0
 80008f2:	603b      	str	r3, [r7, #0]
 80008f4:	607a      	str	r2, [r7, #4]
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80008fc:	e9c3 1200 	strd	r1, r2, [r3]

		Wifi_TcpIp_Close(2);
 8000900:	2002      	movs	r0, #2
 8000902:	f000 fbd1 	bl	80010a8 <Wifi_TcpIp_Close>
		return 0x01;
 8000906:	2301      	movs	r3, #1
 8000908:	e00a      	b.n	8000920 <WiFi_GetTime+0x100>
			break;
 800090a:	bf00      	nop
 800090c:	e004      	b.n	8000918 <WiFi_GetTime+0xf8>
			break;
 800090e:	bf00      	nop
 8000910:	e002      	b.n	8000918 <WiFi_GetTime+0xf8>
			break;
 8000912:	bf00      	nop
 8000914:	e000      	b.n	8000918 <WiFi_GetTime+0xf8>
			break;
 8000916:	bf00      	nop
	}while(0);

	Wifi_TcpIp_Close(2);
 8000918:	2002      	movs	r0, #2
 800091a:	f000 fbc5 	bl	80010a8 <Wifi_TcpIp_Close>
	return 0x00;
 800091e:	2300      	movs	r3, #0
}
 8000920:	4618      	mov	r0, r3
 8000922:	3720      	adds	r7, #32
 8000924:	46bd      	mov	sp, r7
 8000926:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800092a:	bf00      	nop
 800092c:	080084d4 	.word	0x080084d4
 8000930:	20000000 	.word	0x20000000
 8000934:	080084e8 	.word	0x080084e8
 8000938:	20000204 	.word	0x20000204
 800093c:	83aa7e80 	.word	0x83aa7e80
 8000940:	7c55abb3 	.word	0x7c55abb3

08000944 <WiFi_GetWeather>:

uint8_t WiFi_GetWeather(struct weather_t weather[4])
{
 8000944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000948:	b092      	sub	sp, #72	@ 0x48
 800094a:	af00      	add	r7, sp, #0
 800094c:	61f8      	str	r0, [r7, #28]
	static char weather_request[] = "GET /data/2.5/forecast?units=metric&id=515012&cnt=8&appid=6a88b56548bc1e37c7236afb26b66103 HTTP/1.1\r\nHost: api.openweathermap.org\r\n\r\n";
	char ip_weather[] = "api.openweathermap.org";
 800094e:	4bac      	ldr	r3, [pc, #688]	@ (8000c00 <WiFi_GetWeather+0x2bc>)
 8000950:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8000954:	461d      	mov	r5, r3
 8000956:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000958:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800095a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800095e:	6020      	str	r0, [r4, #0]
 8000960:	3404      	adds	r4, #4
 8000962:	8021      	strh	r1, [r4, #0]
 8000964:	3402      	adds	r4, #2
 8000966:	0c0b      	lsrs	r3, r1, #16
 8000968:	7023      	strb	r3, [r4, #0]
	uint8_t result;
	do{
		Wifi_RxClear();
 800096a:	f000 f959 	bl	8000c20 <Wifi_RxClear>

		if(!Wifi_TcpIp_StartTcpConnection(0, ip_weather, 80, 500))
 800096e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000972:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000976:	2250      	movs	r2, #80	@ 0x50
 8000978:	2000      	movs	r0, #0
 800097a:	f000 faa9 	bl	8000ed0 <Wifi_TcpIp_StartTcpConnection>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	f000 812e 	beq.w	8000be2 <WiFi_GetWeather+0x29e>
			break;

		if(!Wifi_TcpIp_SendDataTcp(0, strlen(weather_request), (uint8_t*)weather_request))
 8000986:	489f      	ldr	r0, [pc, #636]	@ (8000c04 <WiFi_GetWeather+0x2c0>)
 8000988:	f7ff fc34 	bl	80001f4 <strlen>
 800098c:	4603      	mov	r3, r0
 800098e:	b29b      	uxth	r3, r3
 8000990:	4a9c      	ldr	r2, [pc, #624]	@ (8000c04 <WiFi_GetWeather+0x2c0>)
 8000992:	4619      	mov	r1, r3
 8000994:	2000      	movs	r0, #0
 8000996:	f000 fc3d 	bl	8001214 <Wifi_TcpIp_SendDataTcp>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	f000 8122 	beq.w	8000be6 <WiFi_GetWeather+0x2a2>
			break;

		if (Wifi_WaitForString(_WIFI_WAIT_TIME_MED, &result, 1, "}}") == 0x00)
 80009a2:	f107 0127 	add.w	r1, r7, #39	@ 0x27
 80009a6:	4b98      	ldr	r3, [pc, #608]	@ (8000c08 <WiFi_GetWeather+0x2c4>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	f241 3088 	movw	r0, #5000	@ 0x1388
 80009ae:	f7ff fea9 	bl	8000704 <Wifi_WaitForString>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	f000 8118 	beq.w	8000bea <WiFi_GetWeather+0x2a6>
			break;

		for(uint8_t i = 0; i<4; i++)
 80009ba:	2300      	movs	r3, #0
 80009bc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80009c0:	e105      	b.n	8000bce <WiFi_GetWeather+0x28a>
		{
			int index = str_find("\"dt\":", (char*)Wifi.RxBuffer, i+1);
 80009c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009c6:	3301      	adds	r3, #1
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	461a      	mov	r2, r3
 80009cc:	498f      	ldr	r1, [pc, #572]	@ (8000c0c <WiFi_GetWeather+0x2c8>)
 80009ce:	4890      	ldr	r0, [pc, #576]	@ (8000c10 <WiFi_GetWeather+0x2cc>)
 80009d0:	f001 fe48 	bl	8002664 <str_find>
 80009d4:	6438      	str	r0, [r7, #64]	@ 0x40
			weather[i].time = 0;
 80009d6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009da:	011b      	lsls	r3, r3, #4
 80009dc:	69fa      	ldr	r2, [r7, #28]
 80009de:	18d1      	adds	r1, r2, r3
 80009e0:	f04f 0200 	mov.w	r2, #0
 80009e4:	f04f 0300 	mov.w	r3, #0
 80009e8:	e9c1 2300 	strd	r2, r3, [r1]
			for(uint8_t d = 0; d < 10; d++)
 80009ec:	2300      	movs	r3, #0
 80009ee:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80009f2:	e047      	b.n	8000a84 <WiFi_GetWeather+0x140>
				weather[i].time = weather[i].time * 10 + Wifi.RxBuffer[index + d] - '0';
 80009f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80009f8:	011b      	lsls	r3, r3, #4
 80009fa:	69fa      	ldr	r2, [r7, #28]
 80009fc:	4413      	add	r3, r2
 80009fe:	e9d3 4500 	ldrd	r4, r5, [r3]
 8000a02:	4622      	mov	r2, r4
 8000a04:	462b      	mov	r3, r5
 8000a06:	f04f 0000 	mov.w	r0, #0
 8000a0a:	f04f 0100 	mov.w	r1, #0
 8000a0e:	0099      	lsls	r1, r3, #2
 8000a10:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000a14:	0090      	lsls	r0, r2, #2
 8000a16:	4602      	mov	r2, r0
 8000a18:	460b      	mov	r3, r1
 8000a1a:	eb12 0804 	adds.w	r8, r2, r4
 8000a1e:	eb43 0905 	adc.w	r9, r3, r5
 8000a22:	eb18 0308 	adds.w	r3, r8, r8
 8000a26:	603b      	str	r3, [r7, #0]
 8000a28:	eb49 0309 	adc.w	r3, r9, r9
 8000a2c:	607b      	str	r3, [r7, #4]
 8000a2e:	e9d7 8900 	ldrd	r8, r9, [r7]
 8000a32:	4640      	mov	r0, r8
 8000a34:	4649      	mov	r1, r9
 8000a36:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8000a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a3c:	4413      	add	r3, r2
 8000a3e:	4a75      	ldr	r2, [pc, #468]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000a40:	4413      	add	r3, r2
 8000a42:	785b      	ldrb	r3, [r3, #1]
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	2200      	movs	r2, #0
 8000a48:	613b      	str	r3, [r7, #16]
 8000a4a:	617a      	str	r2, [r7, #20]
 8000a4c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8000a50:	4623      	mov	r3, r4
 8000a52:	eb10 0a03 	adds.w	sl, r0, r3
 8000a56:	462b      	mov	r3, r5
 8000a58:	eb41 0b03 	adc.w	fp, r1, r3
 8000a5c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a60:	011b      	lsls	r3, r3, #4
 8000a62:	69fa      	ldr	r2, [r7, #28]
 8000a64:	4413      	add	r3, r2
 8000a66:	f1ba 0230 	subs.w	r2, sl, #48	@ 0x30
 8000a6a:	60ba      	str	r2, [r7, #8]
 8000a6c:	f14b 32ff 	adc.w	r2, fp, #4294967295
 8000a70:	60fa      	str	r2, [r7, #12]
 8000a72:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8000a76:	e9c3 1200 	strd	r1, r2, [r3]
			for(uint8_t d = 0; d < 10; d++)
 8000a7a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000a7e:	3301      	adds	r3, #1
 8000a80:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8000a84:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000a88:	2b09      	cmp	r3, #9
 8000a8a:	d9b3      	bls.n	80009f4 <WiFi_GetWeather+0xb0>

			index = str_find("\"temp\":", (char*)Wifi.RxBuffer, i+1);
 8000a8c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000a90:	3301      	adds	r3, #1
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	461a      	mov	r2, r3
 8000a96:	495d      	ldr	r1, [pc, #372]	@ (8000c0c <WiFi_GetWeather+0x2c8>)
 8000a98:	485f      	ldr	r0, [pc, #380]	@ (8000c18 <WiFi_GetWeather+0x2d4>)
 8000a9a:	f001 fde3 	bl	8002664 <str_find>
 8000a9e:	6438      	str	r0, [r7, #64]	@ 0x40

			if(Wifi.RxBuffer[index] == '-') {
 8000aa0:	4a5c      	ldr	r2, [pc, #368]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000aa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000aa4:	4413      	add	r3, r2
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	2b2d      	cmp	r3, #45	@ 0x2d
 8000aac:	d135      	bne.n	8000b1a <WiFi_GetWeather+0x1d6>
				if(Wifi.RxBuffer[index+2] == '.')
 8000aae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ab0:	3302      	adds	r3, #2
 8000ab2:	4a58      	ldr	r2, [pc, #352]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000ab4:	4413      	add	r3, r2
 8000ab6:	785b      	ldrb	r3, [r3, #1]
 8000ab8:	2b2e      	cmp	r3, #46	@ 0x2e
 8000aba:	d10f      	bne.n	8000adc <WiFi_GetWeather+0x198>
					weather[i].temp = 0 - (Wifi.RxBuffer[index+1]- '0');
 8000abc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000abe:	3301      	adds	r3, #1
 8000ac0:	4a54      	ldr	r2, [pc, #336]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000ac2:	4413      	add	r3, r2
 8000ac4:	785b      	ldrb	r3, [r3, #1]
 8000ac6:	f1c3 0330 	rsb	r3, r3, #48	@ 0x30
 8000aca:	b299      	uxth	r1, r3
 8000acc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ad0:	011b      	lsls	r3, r3, #4
 8000ad2:	69fa      	ldr	r2, [r7, #28]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	b20a      	sxth	r2, r1
 8000ad8:	811a      	strh	r2, [r3, #8]
 8000ada:	e050      	b.n	8000b7e <WiFi_GetWeather+0x23a>
				else
					weather[i].temp = 0 - ((Wifi.RxBuffer[index+1]- '0')*10 + (Wifi.RxBuffer[index+2] - '0'));
 8000adc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ade:	3301      	adds	r3, #1
 8000ae0:	4a4c      	ldr	r2, [pc, #304]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000ae2:	4413      	add	r3, r2
 8000ae4:	785b      	ldrb	r3, [r3, #1]
 8000ae6:	3b30      	subs	r3, #48	@ 0x30
 8000ae8:	b29b      	uxth	r3, r3
 8000aea:	461a      	mov	r2, r3
 8000aec:	0352      	lsls	r2, r2, #13
 8000aee:	1ad2      	subs	r2, r2, r3
 8000af0:	0092      	lsls	r2, r2, #2
 8000af2:	1ad3      	subs	r3, r2, r3
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	b29b      	uxth	r3, r3
 8000af8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000afa:	3202      	adds	r2, #2
 8000afc:	4945      	ldr	r1, [pc, #276]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000afe:	440a      	add	r2, r1
 8000b00:	7852      	ldrb	r2, [r2, #1]
 8000b02:	1a9b      	subs	r3, r3, r2
 8000b04:	b29b      	uxth	r3, r3
 8000b06:	3330      	adds	r3, #48	@ 0x30
 8000b08:	b299      	uxth	r1, r3
 8000b0a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b0e:	011b      	lsls	r3, r3, #4
 8000b10:	69fa      	ldr	r2, [r7, #28]
 8000b12:	4413      	add	r3, r2
 8000b14:	b20a      	sxth	r2, r1
 8000b16:	811a      	strh	r2, [r3, #8]
 8000b18:	e031      	b.n	8000b7e <WiFi_GetWeather+0x23a>
			}
			else {
				if(Wifi.RxBuffer[index+1] == '.')
 8000b1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	4a3d      	ldr	r2, [pc, #244]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000b20:	4413      	add	r3, r2
 8000b22:	785b      	ldrb	r3, [r3, #1]
 8000b24:	2b2e      	cmp	r3, #46	@ 0x2e
 8000b26:	d10e      	bne.n	8000b46 <WiFi_GetWeather+0x202>
					weather[i].temp = (Wifi.RxBuffer[index]- '0');
 8000b28:	4a3a      	ldr	r2, [pc, #232]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000b2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b2c:	4413      	add	r3, r2
 8000b2e:	3301      	adds	r3, #1
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	3b30      	subs	r3, #48	@ 0x30
 8000b34:	b299      	uxth	r1, r3
 8000b36:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b3a:	011b      	lsls	r3, r3, #4
 8000b3c:	69fa      	ldr	r2, [r7, #28]
 8000b3e:	4413      	add	r3, r2
 8000b40:	b20a      	sxth	r2, r1
 8000b42:	811a      	strh	r2, [r3, #8]
 8000b44:	e01b      	b.n	8000b7e <WiFi_GetWeather+0x23a>
				else
					weather[i].temp = (Wifi.RxBuffer[index]- '0')*10 + (Wifi.RxBuffer[index+1] - '0');
 8000b46:	4a33      	ldr	r2, [pc, #204]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000b48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b4a:	4413      	add	r3, r2
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	3b30      	subs	r3, #48	@ 0x30
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	461a      	mov	r2, r3
 8000b56:	0092      	lsls	r2, r2, #2
 8000b58:	4413      	add	r3, r2
 8000b5a:	005b      	lsls	r3, r3, #1
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000b60:	3201      	adds	r2, #1
 8000b62:	492c      	ldr	r1, [pc, #176]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000b64:	440a      	add	r2, r1
 8000b66:	7852      	ldrb	r2, [r2, #1]
 8000b68:	4413      	add	r3, r2
 8000b6a:	b29b      	uxth	r3, r3
 8000b6c:	3b30      	subs	r3, #48	@ 0x30
 8000b6e:	b299      	uxth	r1, r3
 8000b70:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b74:	011b      	lsls	r3, r3, #4
 8000b76:	69fa      	ldr	r2, [r7, #28]
 8000b78:	4413      	add	r3, r2
 8000b7a:	b20a      	sxth	r2, r1
 8000b7c:	811a      	strh	r2, [r3, #8]
			}
			index = str_find("\"icon\":\"", (char*)Wifi.RxBuffer, i+1);
 8000b7e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b82:	3301      	adds	r3, #1
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	461a      	mov	r2, r3
 8000b88:	4920      	ldr	r1, [pc, #128]	@ (8000c0c <WiFi_GetWeather+0x2c8>)
 8000b8a:	4824      	ldr	r0, [pc, #144]	@ (8000c1c <WiFi_GetWeather+0x2d8>)
 8000b8c:	f001 fd6a 	bl	8002664 <str_find>
 8000b90:	6438      	str	r0, [r7, #64]	@ 0x40
			weather[i].ico_id = (Wifi.RxBuffer[index]- '0')*10 + (Wifi.RxBuffer[index+1] - '0');
 8000b92:	4a20      	ldr	r2, [pc, #128]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000b94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b96:	4413      	add	r3, r2
 8000b98:	3301      	adds	r3, #1
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	461a      	mov	r2, r3
 8000b9e:	0092      	lsls	r2, r2, #2
 8000ba0:	4413      	add	r3, r2
 8000ba2:	005b      	lsls	r3, r3, #1
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ba8:	3301      	adds	r3, #1
 8000baa:	491a      	ldr	r1, [pc, #104]	@ (8000c14 <WiFi_GetWeather+0x2d0>)
 8000bac:	440b      	add	r3, r1
 8000bae:	785b      	ldrb	r3, [r3, #1]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	b2da      	uxtb	r2, r3
 8000bb4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000bb8:	011b      	lsls	r3, r3, #4
 8000bba:	69f9      	ldr	r1, [r7, #28]
 8000bbc:	440b      	add	r3, r1
 8000bbe:	3a10      	subs	r2, #16
 8000bc0:	b2d2      	uxtb	r2, r2
 8000bc2:	729a      	strb	r2, [r3, #10]
		for(uint8_t i = 0; i<4; i++)
 8000bc4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000bc8:	3301      	adds	r3, #1
 8000bca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000bce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000bd2:	2b03      	cmp	r3, #3
 8000bd4:	f67f aef5 	bls.w	80009c2 <WiFi_GetWeather+0x7e>
		}
		Wifi_TcpIp_Close(0);
 8000bd8:	2000      	movs	r0, #0
 8000bda:	f000 fa65 	bl	80010a8 <Wifi_TcpIp_Close>
		return 0x01;
 8000bde:	2301      	movs	r3, #1
 8000be0:	e008      	b.n	8000bf4 <WiFi_GetWeather+0x2b0>
			break;
 8000be2:	bf00      	nop
 8000be4:	e002      	b.n	8000bec <WiFi_GetWeather+0x2a8>
			break;
 8000be6:	bf00      	nop
 8000be8:	e000      	b.n	8000bec <WiFi_GetWeather+0x2a8>
			break;
 8000bea:	bf00      	nop

	}while(0);

	Wifi_TcpIp_Close(0);
 8000bec:	2000      	movs	r0, #0
 8000bee:	f000 fa5b 	bl	80010a8 <Wifi_TcpIp_Close>
	return 0x00;
 8000bf2:	2300      	movs	r3, #0
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3748      	adds	r7, #72	@ 0x48
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000bfe:	bf00      	nop
 8000c00:	08008510 	.word	0x08008510
 8000c04:	20000030 	.word	0x20000030
 8000c08:	080084f0 	.word	0x080084f0
 8000c0c:	20000205 	.word	0x20000205
 8000c10:	080084f4 	.word	0x080084f4
 8000c14:	20000204 	.word	0x20000204
 8000c18:	080084fc 	.word	0x080084fc
 8000c1c:	08008504 	.word	0x08008504

08000c20 <Wifi_RxClear>:
	}
	*dst = '\0';
}

void Wifi_RxClear(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
	memset(Wifi.RxBuffer, 0, _WIFI_RX_SIZE);
 8000c24:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4808      	ldr	r0, [pc, #32]	@ (8000c4c <Wifi_RxClear+0x2c>)
 8000c2c:	f005 fabf 	bl	80061ae <memset>
	Wifi.RxIndex = 0;
 8000c30:	4b07      	ldr	r3, [pc, #28]	@ (8000c50 <Wifi_RxClear+0x30>)
 8000c32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000c36:	2200      	movs	r2, #0
 8000c38:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
	HAL_UART_Receive_IT(&_WIFI_USART, &Wifi.usartBuff, 1);
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	4904      	ldr	r1, [pc, #16]	@ (8000c50 <Wifi_RxClear+0x30>)
 8000c40:	4804      	ldr	r0, [pc, #16]	@ (8000c54 <Wifi_RxClear+0x34>)
 8000c42:	f004 f94a 	bl	8004eda <HAL_UART_Receive_IT>
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000205 	.word	0x20000205
 8000c50:	20000204 	.word	0x20000204
 8000c54:	20002560 	.word	0x20002560

08000c58 <Wifi_TxClear>:

void Wifi_TxClear(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
	memset(Wifi.TxBuffer, 0, _WIFI_TX_SIZE);
 8000c5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c60:	2100      	movs	r1, #0
 8000c62:	4802      	ldr	r0, [pc, #8]	@ (8000c6c <Wifi_TxClear+0x14>)
 8000c64:	f005 faa3 	bl	80061ae <memset>
}
 8000c68:	bf00      	nop
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20001205 	.word	0x20001205

08000c70 <Wifi_RxCallBack>:

void Wifi_RxCallBack(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
	Wifi.RxBuffer[Wifi.RxIndex] = Wifi.usartBuff;
 8000c74:	4b12      	ldr	r3, [pc, #72]	@ (8000cc0 <Wifi_RxCallBack+0x50>)
 8000c76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000c7a:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc0 <Wifi_RxCallBack+0x50>)
 8000c82:	781a      	ldrb	r2, [r3, #0]
 8000c84:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc0 <Wifi_RxCallBack+0x50>)
 8000c86:	440b      	add	r3, r1
 8000c88:	705a      	strb	r2, [r3, #1]
	if (Wifi.RxIndex < _WIFI_RX_SIZE) Wifi.RxIndex++;
 8000c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc0 <Wifi_RxCallBack+0x50>)
 8000c8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000c90:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8000c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000c98:	d20b      	bcs.n	8000cb2 <Wifi_RxCallBack+0x42>
 8000c9a:	4b09      	ldr	r3, [pc, #36]	@ (8000cc0 <Wifi_RxCallBack+0x50>)
 8000c9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000ca0:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	b29a      	uxth	r2, r3
 8000ca8:	4b05      	ldr	r3, [pc, #20]	@ (8000cc0 <Wifi_RxCallBack+0x50>)
 8000caa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000cae:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
	HAL_UART_Receive_IT(&_WIFI_USART, &Wifi.usartBuff, 1);
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	4902      	ldr	r1, [pc, #8]	@ (8000cc0 <Wifi_RxCallBack+0x50>)
 8000cb6:	4803      	ldr	r0, [pc, #12]	@ (8000cc4 <Wifi_RxCallBack+0x54>)
 8000cb8:	f004 f90f 	bl	8004eda <HAL_UART_Receive_IT>
}
 8000cbc:	bf00      	nop
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20000204 	.word	0x20000204
 8000cc4:	20002560 	.word	0x20002560

08000cc8 <Wifi_Init>:

uint8_t Wifi_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af02      	add	r7, sp, #8
	uint8_t result;
	uint8_t returnVal = 0x00;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	71fb      	strb	r3, [r7, #7]
	// Clean the variables and start the interruption to work with the UART
	do
	{
		Wifi_RxClear();
 8000cd2:	f7ff ffa5 	bl	8000c20 <Wifi_RxClear>

		if (Wifi_SendString("AT\r\n") == 0x00) break;
 8000cd6:	4815      	ldr	r0, [pc, #84]	@ (8000d2c <Wifi_Init+0x64>)
 8000cd8:	f7ff fd02 	bl	80006e0 <Wifi_SendString>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d01a      	beq.n	8000d18 <Wifi_Init+0x50>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 8000ce2:	1db9      	adds	r1, r7, #6
 8000ce4:	4b12      	ldr	r3, [pc, #72]	@ (8000d30 <Wifi_Init+0x68>)
 8000ce6:	9300      	str	r3, [sp, #0]
 8000ce8:	4b12      	ldr	r3, [pc, #72]	@ (8000d34 <Wifi_Init+0x6c>)
 8000cea:	2202      	movs	r2, #2
 8000cec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cf0:	f7ff fd08 	bl	8000704 <Wifi_WaitForString>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d010      	beq.n	8000d1c <Wifi_Init+0x54>
		if (result == 2) break;
 8000cfa:	79bb      	ldrb	r3, [r7, #6]
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d00f      	beq.n	8000d20 <Wifi_Init+0x58>
		returnVal = 0x01;
 8000d00:	2301      	movs	r3, #1
 8000d02:	71fb      	strb	r3, [r7, #7]
		Wifi_RxClear();
 8000d04:	f7ff ff8c 	bl	8000c20 <Wifi_RxClear>
		Wifi_TxClear();
 8000d08:	f7ff ffa6 	bl	8000c58 <Wifi_TxClear>
		HAL_UART_Receive_IT(&_WIFI_USART, &Wifi.usartBuff, 1);
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	490a      	ldr	r1, [pc, #40]	@ (8000d38 <Wifi_Init+0x70>)
 8000d10:	480a      	ldr	r0, [pc, #40]	@ (8000d3c <Wifi_Init+0x74>)
 8000d12:	f004 f8e2 	bl	8004eda <HAL_UART_Receive_IT>
 8000d16:	e004      	b.n	8000d22 <Wifi_Init+0x5a>
		if (Wifi_SendString("AT\r\n") == 0x00) break;
 8000d18:	bf00      	nop
 8000d1a:	e002      	b.n	8000d22 <Wifi_Init+0x5a>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 8000d1c:	bf00      	nop
 8000d1e:	e000      	b.n	8000d22 <Wifi_Init+0x5a>
		if (result == 2) break;
 8000d20:	bf00      	nop
	}
	while (0);
	return returnVal;
 8000d22:	79fb      	ldrb	r3, [r7, #7]
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	08008528 	.word	0x08008528
 8000d30:	08008534 	.word	0x08008534
 8000d34:	08008530 	.word	0x08008530
 8000d38:	20000204 	.word	0x20000204
 8000d3c:	20002560 	.word	0x20002560

08000d40 <Wifi_Restart>:

uint8_t Wifi_Restart(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af02      	add	r7, sp, #8
	// Make a restart of the ESP8266 using the AT Commands

	uint8_t result;
	uint8_t returnVal = 0x00;
 8000d46:	2300      	movs	r3, #0
 8000d48:	71fb      	strb	r3, [r7, #7]
	do
	{
		Wifi_RxClear();
 8000d4a:	f7ff ff69 	bl	8000c20 <Wifi_RxClear>
		sprintf((char*) Wifi.TxBuffer, "AT+RST\r\n");
 8000d4e:	4913      	ldr	r1, [pc, #76]	@ (8000d9c <Wifi_Restart+0x5c>)
 8000d50:	4813      	ldr	r0, [pc, #76]	@ (8000da0 <Wifi_Restart+0x60>)
 8000d52:	f005 f999 	bl	8006088 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000d56:	4812      	ldr	r0, [pc, #72]	@ (8000da0 <Wifi_Restart+0x60>)
 8000d58:	f7ff fcc2 	bl	80006e0 <Wifi_SendString>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d011      	beq.n	8000d86 <Wifi_Restart+0x46>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000d62:	1db9      	adds	r1, r7, #6
 8000d64:	4b0f      	ldr	r3, [pc, #60]	@ (8000da4 <Wifi_Restart+0x64>)
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	4b0f      	ldr	r3, [pc, #60]	@ (8000da8 <Wifi_Restart+0x68>)
 8000d6a:	2202      	movs	r2, #2
 8000d6c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d70:	f7ff fcc8 	bl	8000704 <Wifi_WaitForString>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d007      	beq.n	8000d8a <Wifi_Restart+0x4a>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 8000d7a:	79bb      	ldrb	r3, [r7, #6]
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d006      	beq.n	8000d8e <Wifi_Restart+0x4e>
		break;
		returnVal = 0x01;
 8000d80:	2301      	movs	r3, #1
 8000d82:	71fb      	strb	r3, [r7, #7]
 8000d84:	e004      	b.n	8000d90 <Wifi_Restart+0x50>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000d86:	bf00      	nop
 8000d88:	e002      	b.n	8000d90 <Wifi_Restart+0x50>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000d8a:	bf00      	nop
 8000d8c:	e000      	b.n	8000d90 <Wifi_Restart+0x50>
		break;
 8000d8e:	bf00      	nop
	}
	while (0);
	return returnVal;
 8000d90:	79fb      	ldrb	r3, [r7, #7]
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	0800853c 	.word	0x0800853c
 8000da0:	20001205 	.word	0x20001205
 8000da4:	08008534 	.word	0x08008534
 8000da8:	08008530 	.word	0x08008530

08000dac <Wifi_SetMode>:
	while (0);
	return returnVal;
}

uint8_t Wifi_SetMode(WifiMode_t WifiMode_)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af02      	add	r7, sp, #8
 8000db2:	4603      	mov	r3, r0
 8000db4:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8000db6:	2300      	movs	r3, #0
 8000db8:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 8000dba:	f7ff ff31 	bl	8000c20 <Wifi_RxClear>
		sprintf((char*) Wifi.TxBuffer, "AT+CWMODE_CUR=%d\r\n", WifiMode_);
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	4917      	ldr	r1, [pc, #92]	@ (8000e20 <Wifi_SetMode+0x74>)
 8000dc4:	4817      	ldr	r0, [pc, #92]	@ (8000e24 <Wifi_SetMode+0x78>)
 8000dc6:	f005 f95f 	bl	8006088 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000dca:	4816      	ldr	r0, [pc, #88]	@ (8000e24 <Wifi_SetMode+0x78>)
 8000dcc:	f7ff fc88 	bl	80006e0 <Wifi_SendString>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d019      	beq.n	8000e0a <Wifi_SetMode+0x5e>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000dd6:	f107 010e 	add.w	r1, r7, #14
 8000dda:	4b13      	ldr	r3, [pc, #76]	@ (8000e28 <Wifi_SetMode+0x7c>)
 8000ddc:	9300      	str	r3, [sp, #0]
 8000dde:	4b13      	ldr	r3, [pc, #76]	@ (8000e2c <Wifi_SetMode+0x80>)
 8000de0:	2202      	movs	r2, #2
 8000de2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000de6:	f7ff fc8d 	bl	8000704 <Wifi_WaitForString>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d00e      	beq.n	8000e0e <Wifi_SetMode+0x62>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 8000df0:	7bbb      	ldrb	r3, [r7, #14]
 8000df2:	2b02      	cmp	r3, #2
 8000df4:	d00d      	beq.n	8000e12 <Wifi_SetMode+0x66>
		break;
		Wifi.Mode = WifiMode_;
 8000df6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <Wifi_SetMode+0x84>)
 8000df8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	f882 3105 	strb.w	r3, [r2, #261]	@ 0x105
		returnVal = 0x01;
 8000e04:	2301      	movs	r3, #1
 8000e06:	73fb      	strb	r3, [r7, #15]
 8000e08:	e004      	b.n	8000e14 <Wifi_SetMode+0x68>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000e0a:	bf00      	nop
 8000e0c:	e002      	b.n	8000e14 <Wifi_SetMode+0x68>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000e0e:	bf00      	nop
 8000e10:	e000      	b.n	8000e14 <Wifi_SetMode+0x68>
		break;
 8000e12:	bf00      	nop
	}
	while (0);
	return returnVal;
 8000e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3710      	adds	r7, #16
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	08008578 	.word	0x08008578
 8000e24:	20001205 	.word	0x20001205
 8000e28:	08008534 	.word	0x08008534
 8000e2c:	08008530 	.word	0x08008530
 8000e30:	20000204 	.word	0x20000204

08000e34 <Wifi_Station_ConnectToAp>:
	while (0);
	return returnVal;
}

uint8_t Wifi_Station_ConnectToAp(char *SSID, char *Pass, char *MAC)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b088      	sub	sp, #32
 8000e38:	af02      	add	r7, sp, #8
 8000e3a:	60f8      	str	r0, [r7, #12]
 8000e3c:	60b9      	str	r1, [r7, #8]
 8000e3e:	607a      	str	r2, [r7, #4]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8000e40:	2300      	movs	r3, #0
 8000e42:	75fb      	strb	r3, [r7, #23]
	do
	{
		/*
		 * It connects to a WiFi network who has all the parameters correctly
		 */
		Wifi_RxClear();
 8000e44:	f7ff feec 	bl	8000c20 <Wifi_RxClear>
		if (MAC == NULL) sprintf((char*) Wifi.TxBuffer, "AT+CWJAP_CUR=\"%s\",\"%s\"\r\n", SSID, Pass);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d106      	bne.n	8000e5c <Wifi_Station_ConnectToAp+0x28>
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	68fa      	ldr	r2, [r7, #12]
 8000e52:	4919      	ldr	r1, [pc, #100]	@ (8000eb8 <Wifi_Station_ConnectToAp+0x84>)
 8000e54:	4819      	ldr	r0, [pc, #100]	@ (8000ebc <Wifi_Station_ConnectToAp+0x88>)
 8000e56:	f005 f917 	bl	8006088 <siprintf>
 8000e5a:	e007      	b.n	8000e6c <Wifi_Station_ConnectToAp+0x38>
		else sprintf((char*) Wifi.TxBuffer, "AT+CWJAP_CUR=\"%s\",\"%s\",\"%s\"\r\n", SSID, Pass, MAC);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	4916      	ldr	r1, [pc, #88]	@ (8000ec0 <Wifi_Station_ConnectToAp+0x8c>)
 8000e66:	4815      	ldr	r0, [pc, #84]	@ (8000ebc <Wifi_Station_ConnectToAp+0x88>)
 8000e68:	f005 f90e 	bl	8006088 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000e6c:	4813      	ldr	r0, [pc, #76]	@ (8000ebc <Wifi_Station_ConnectToAp+0x88>)
 8000e6e:	f7ff fc37 	bl	80006e0 <Wifi_SendString>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d014      	beq.n	8000ea2 <Wifi_Station_ConnectToAp+0x6e>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_VERYHIGH, &result, 3, "\r\nOK\r\n", "\r\nERROR\r\n", "\r\nFAIL\r\n") == 0x00) break;
 8000e78:	f107 0116 	add.w	r1, r7, #22
 8000e7c:	4b11      	ldr	r3, [pc, #68]	@ (8000ec4 <Wifi_Station_ConnectToAp+0x90>)
 8000e7e:	9301      	str	r3, [sp, #4]
 8000e80:	4b11      	ldr	r3, [pc, #68]	@ (8000ec8 <Wifi_Station_ConnectToAp+0x94>)
 8000e82:	9300      	str	r3, [sp, #0]
 8000e84:	4b11      	ldr	r3, [pc, #68]	@ (8000ecc <Wifi_Station_ConnectToAp+0x98>)
 8000e86:	2203      	movs	r2, #3
 8000e88:	f246 10a8 	movw	r0, #25000	@ 0x61a8
 8000e8c:	f7ff fc3a 	bl	8000704 <Wifi_WaitForString>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d007      	beq.n	8000ea6 <Wifi_Station_ConnectToAp+0x72>
		if (result > 1)		// If the result is higher to 1 is because there were an error
 8000e96:	7dbb      	ldrb	r3, [r7, #22]
 8000e98:	2b01      	cmp	r3, #1
 8000e9a:	d806      	bhi.n	8000eaa <Wifi_Station_ConnectToAp+0x76>
		break;// in the communication
		returnVal = 0x01;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	75fb      	strb	r3, [r7, #23]
 8000ea0:	e004      	b.n	8000eac <Wifi_Station_ConnectToAp+0x78>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000ea2:	bf00      	nop
 8000ea4:	e002      	b.n	8000eac <Wifi_Station_ConnectToAp+0x78>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_VERYHIGH, &result, 3, "\r\nOK\r\n", "\r\nERROR\r\n", "\r\nFAIL\r\n") == 0x00) break;
 8000ea6:	bf00      	nop
 8000ea8:	e000      	b.n	8000eac <Wifi_Station_ConnectToAp+0x78>
		break;// in the communication
 8000eaa:	bf00      	nop
	}
	while (0);
	return returnVal;
 8000eac:	7dfb      	ldrb	r3, [r7, #23]
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3718      	adds	r7, #24
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	080085f0 	.word	0x080085f0
 8000ebc:	20001205 	.word	0x20001205
 8000ec0:	0800860c 	.word	0x0800860c
 8000ec4:	08008634 	.word	0x08008634
 8000ec8:	08008640 	.word	0x08008640
 8000ecc:	0800862c 	.word	0x0800862c

08000ed0 <Wifi_TcpIp_StartTcpConnection>:
	while (0);
	return returnVal;
}

uint8_t Wifi_TcpIp_StartTcpConnection(uint8_t LinkId, char *RemoteIp, uint16_t RemotePort, uint16_t TimeOut)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b088      	sub	sp, #32
 8000ed4:	af02      	add	r7, sp, #8
 8000ed6:	60b9      	str	r1, [r7, #8]
 8000ed8:	4611      	mov	r1, r2
 8000eda:	461a      	mov	r2, r3
 8000edc:	4603      	mov	r3, r0
 8000ede:	73fb      	strb	r3, [r7, #15]
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	81bb      	strh	r3, [r7, #12]
 8000ee4:	4613      	mov	r3, r2
 8000ee6:	80fb      	strh	r3, [r7, #6]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	75fb      	strb	r3, [r7, #23]
		/*
		 * It makes a TCP server and then it creates a TCP Connection according to the
		 * settings in the function. It uses a very high time of waiting because the
		 * ESP8266 takes a lot of time to create a connection with a TCP the first time.
		 */
		Wifi_RxClear();
 8000eec:	f7ff fe98 	bl	8000c20 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x01)
 8000ef0:	4b35      	ldr	r3, [pc, #212]	@ (8000fc8 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 8000ef2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000ef6:	f893 3218 	ldrb.w	r3, [r3, #536]	@ 0x218
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d11b      	bne.n	8000f36 <Wifi_TcpIp_StartTcpConnection+0x66>
		{
			sprintf((char*) Wifi.TxBuffer, "AT+CIPSERVER=1,%d\r\n", RemotePort);
 8000efe:	89bb      	ldrh	r3, [r7, #12]
 8000f00:	461a      	mov	r2, r3
 8000f02:	4932      	ldr	r1, [pc, #200]	@ (8000fcc <Wifi_TcpIp_StartTcpConnection+0xfc>)
 8000f04:	4832      	ldr	r0, [pc, #200]	@ (8000fd0 <Wifi_TcpIp_StartTcpConnection+0x100>)
 8000f06:	f005 f8bf 	bl	8006088 <siprintf>
			if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000f0a:	4831      	ldr	r0, [pc, #196]	@ (8000fd0 <Wifi_TcpIp_StartTcpConnection+0x100>)
 8000f0c:	f7ff fbe8 	bl	80006e0 <Wifi_SendString>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d048      	beq.n	8000fa8 <Wifi_TcpIp_StartTcpConnection+0xd8>
			if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000f16:	f107 0116 	add.w	r1, r7, #22
 8000f1a:	4b2e      	ldr	r3, [pc, #184]	@ (8000fd4 <Wifi_TcpIp_StartTcpConnection+0x104>)
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	4b2e      	ldr	r3, [pc, #184]	@ (8000fd8 <Wifi_TcpIp_StartTcpConnection+0x108>)
 8000f20:	2202      	movs	r2, #2
 8000f22:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f26:	f7ff fbed 	bl	8000704 <Wifi_WaitForString>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d03d      	beq.n	8000fac <Wifi_TcpIp_StartTcpConnection+0xdc>
			if (result == 2)		// It was find the "ERROR" String in the receiving information
 8000f30:	7dbb      	ldrb	r3, [r7, #22]
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d03c      	beq.n	8000fb0 <Wifi_TcpIp_StartTcpConnection+0xe0>
			break;
		}
		Wifi_RxClear();
 8000f36:	f7ff fe73 	bl	8000c20 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x00) sprintf((char*) Wifi.TxBuffer, "AT+CIPSTART=\"TCP\",\"%s\",%d,%d\r\n", RemoteIp, RemotePort, TimeOut);
 8000f3a:	4b23      	ldr	r3, [pc, #140]	@ (8000fc8 <Wifi_TcpIp_StartTcpConnection+0xf8>)
 8000f3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000f40:	f893 3218 	ldrb.w	r3, [r3, #536]	@ 0x218
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d109      	bne.n	8000f5c <Wifi_TcpIp_StartTcpConnection+0x8c>
 8000f48:	89ba      	ldrh	r2, [r7, #12]
 8000f4a:	88fb      	ldrh	r3, [r7, #6]
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	4613      	mov	r3, r2
 8000f50:	68ba      	ldr	r2, [r7, #8]
 8000f52:	4922      	ldr	r1, [pc, #136]	@ (8000fdc <Wifi_TcpIp_StartTcpConnection+0x10c>)
 8000f54:	481e      	ldr	r0, [pc, #120]	@ (8000fd0 <Wifi_TcpIp_StartTcpConnection+0x100>)
 8000f56:	f005 f897 	bl	8006088 <siprintf>
 8000f5a:	e00a      	b.n	8000f72 <Wifi_TcpIp_StartTcpConnection+0xa2>
		else sprintf((char*) Wifi.TxBuffer, "AT+CIPSTART=%d,\"TCP\",\"%s\",%d,%d\r\n", LinkId, RemoteIp, RemotePort, TimeOut);
 8000f5c:	7bf9      	ldrb	r1, [r7, #15]
 8000f5e:	89bb      	ldrh	r3, [r7, #12]
 8000f60:	88fa      	ldrh	r2, [r7, #6]
 8000f62:	9201      	str	r2, [sp, #4]
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	460a      	mov	r2, r1
 8000f6a:	491d      	ldr	r1, [pc, #116]	@ (8000fe0 <Wifi_TcpIp_StartTcpConnection+0x110>)
 8000f6c:	4818      	ldr	r0, [pc, #96]	@ (8000fd0 <Wifi_TcpIp_StartTcpConnection+0x100>)
 8000f6e:	f005 f88b 	bl	8006088 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000f72:	4817      	ldr	r0, [pc, #92]	@ (8000fd0 <Wifi_TcpIp_StartTcpConnection+0x100>)
 8000f74:	f7ff fbb4 	bl	80006e0 <Wifi_SendString>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d01a      	beq.n	8000fb4 <Wifi_TcpIp_StartTcpConnection+0xe4>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_HIGH, &result, 3, "OK", "CONNECT", "ERROR") == 0x00) break;
 8000f7e:	f107 0116 	add.w	r1, r7, #22
 8000f82:	4b14      	ldr	r3, [pc, #80]	@ (8000fd4 <Wifi_TcpIp_StartTcpConnection+0x104>)
 8000f84:	9301      	str	r3, [sp, #4]
 8000f86:	4b17      	ldr	r3, [pc, #92]	@ (8000fe4 <Wifi_TcpIp_StartTcpConnection+0x114>)
 8000f88:	9300      	str	r3, [sp, #0]
 8000f8a:	4b13      	ldr	r3, [pc, #76]	@ (8000fd8 <Wifi_TcpIp_StartTcpConnection+0x108>)
 8000f8c:	2203      	movs	r2, #3
 8000f8e:	f643 2098 	movw	r0, #15000	@ 0x3a98
 8000f92:	f7ff fbb7 	bl	8000704 <Wifi_WaitForString>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d00d      	beq.n	8000fb8 <Wifi_TcpIp_StartTcpConnection+0xe8>
		if (result == 3) break;
 8000f9c:	7dbb      	ldrb	r3, [r7, #22]
 8000f9e:	2b03      	cmp	r3, #3
 8000fa0:	d00c      	beq.n	8000fbc <Wifi_TcpIp_StartTcpConnection+0xec>
		returnVal = 0x01;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	75fb      	strb	r3, [r7, #23]
 8000fa6:	e00a      	b.n	8000fbe <Wifi_TcpIp_StartTcpConnection+0xee>
			if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000fa8:	bf00      	nop
 8000faa:	e008      	b.n	8000fbe <Wifi_TcpIp_StartTcpConnection+0xee>
			if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8000fac:	bf00      	nop
 8000fae:	e006      	b.n	8000fbe <Wifi_TcpIp_StartTcpConnection+0xee>
			break;
 8000fb0:	bf00      	nop
 8000fb2:	e004      	b.n	8000fbe <Wifi_TcpIp_StartTcpConnection+0xee>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8000fb4:	bf00      	nop
 8000fb6:	e002      	b.n	8000fbe <Wifi_TcpIp_StartTcpConnection+0xee>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_HIGH, &result, 3, "OK", "CONNECT", "ERROR") == 0x00) break;
 8000fb8:	bf00      	nop
 8000fba:	e000      	b.n	8000fbe <Wifi_TcpIp_StartTcpConnection+0xee>
		if (result == 3) break;
 8000fbc:	bf00      	nop
	}
	while (0);
	return returnVal;
 8000fbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3718      	adds	r7, #24
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	20000204 	.word	0x20000204
 8000fcc:	08008778 	.word	0x08008778
 8000fd0:	20001205 	.word	0x20001205
 8000fd4:	08008534 	.word	0x08008534
 8000fd8:	08008530 	.word	0x08008530
 8000fdc:	0800878c 	.word	0x0800878c
 8000fe0:	080087ac 	.word	0x080087ac
 8000fe4:	080087d0 	.word	0x080087d0

08000fe8 <Wifi_TcpIp_StartUdpConnection>:

uint8_t Wifi_TcpIp_StartUdpConnection(uint8_t LinkId, char *RemoteIp, uint16_t RemotePort, uint16_t LocalPort)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b088      	sub	sp, #32
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	60b9      	str	r1, [r7, #8]
 8000ff0:	4611      	mov	r1, r2
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	81bb      	strh	r3, [r7, #12]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	80fb      	strh	r3, [r7, #6]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8001000:	2300      	movs	r3, #0
 8001002:	75fb      	strb	r3, [r7, #23]
	do
	{
		Wifi_RxClear();
 8001004:	f7ff fe0c 	bl	8000c20 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x00) sprintf((char*) Wifi.TxBuffer, "AT+CIPSTART=\"UDP\",\"%s\",%d,%d\r\n", RemoteIp, RemotePort, LocalPort);
 8001008:	4b20      	ldr	r3, [pc, #128]	@ (800108c <Wifi_TcpIp_StartUdpConnection+0xa4>)
 800100a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800100e:	f893 3218 	ldrb.w	r3, [r3, #536]	@ 0x218
 8001012:	2b00      	cmp	r3, #0
 8001014:	d109      	bne.n	800102a <Wifi_TcpIp_StartUdpConnection+0x42>
 8001016:	89ba      	ldrh	r2, [r7, #12]
 8001018:	88fb      	ldrh	r3, [r7, #6]
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	4613      	mov	r3, r2
 800101e:	68ba      	ldr	r2, [r7, #8]
 8001020:	491b      	ldr	r1, [pc, #108]	@ (8001090 <Wifi_TcpIp_StartUdpConnection+0xa8>)
 8001022:	481c      	ldr	r0, [pc, #112]	@ (8001094 <Wifi_TcpIp_StartUdpConnection+0xac>)
 8001024:	f005 f830 	bl	8006088 <siprintf>
 8001028:	e00a      	b.n	8001040 <Wifi_TcpIp_StartUdpConnection+0x58>
		else sprintf((char*) Wifi.TxBuffer, "AT+CIPSTART=%d,\"UDP\",\"%s\",%d,%d\r\n", LinkId, RemoteIp, RemotePort, LocalPort);
 800102a:	7bf9      	ldrb	r1, [r7, #15]
 800102c:	89bb      	ldrh	r3, [r7, #12]
 800102e:	88fa      	ldrh	r2, [r7, #6]
 8001030:	9201      	str	r2, [sp, #4]
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	460a      	mov	r2, r1
 8001038:	4917      	ldr	r1, [pc, #92]	@ (8001098 <Wifi_TcpIp_StartUdpConnection+0xb0>)
 800103a:	4816      	ldr	r0, [pc, #88]	@ (8001094 <Wifi_TcpIp_StartUdpConnection+0xac>)
 800103c:	f005 f824 	bl	8006088 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001040:	4814      	ldr	r0, [pc, #80]	@ (8001094 <Wifi_TcpIp_StartUdpConnection+0xac>)
 8001042:	f7ff fb4d 	bl	80006e0 <Wifi_SendString>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d014      	beq.n	8001076 <Wifi_TcpIp_StartUdpConnection+0x8e>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_HIGH, &result, 3, "OK", "ALREADY", "ERROR") == 0x00) break;
 800104c:	f107 0116 	add.w	r1, r7, #22
 8001050:	4b12      	ldr	r3, [pc, #72]	@ (800109c <Wifi_TcpIp_StartUdpConnection+0xb4>)
 8001052:	9301      	str	r3, [sp, #4]
 8001054:	4b12      	ldr	r3, [pc, #72]	@ (80010a0 <Wifi_TcpIp_StartUdpConnection+0xb8>)
 8001056:	9300      	str	r3, [sp, #0]
 8001058:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <Wifi_TcpIp_StartUdpConnection+0xbc>)
 800105a:	2203      	movs	r2, #3
 800105c:	f643 2098 	movw	r0, #15000	@ 0x3a98
 8001060:	f7ff fb50 	bl	8000704 <Wifi_WaitForString>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d007      	beq.n	800107a <Wifi_TcpIp_StartUdpConnection+0x92>
		if (result == 3)		// If the RX String returns a ERROR the function breaks and
 800106a:	7dbb      	ldrb	r3, [r7, #22]
 800106c:	2b03      	cmp	r3, #3
 800106e:	d006      	beq.n	800107e <Wifi_TcpIp_StartUdpConnection+0x96>
		break;// send a 0x00
		returnVal = 0x01;
 8001070:	2301      	movs	r3, #1
 8001072:	75fb      	strb	r3, [r7, #23]
 8001074:	e004      	b.n	8001080 <Wifi_TcpIp_StartUdpConnection+0x98>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001076:	bf00      	nop
 8001078:	e002      	b.n	8001080 <Wifi_TcpIp_StartUdpConnection+0x98>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_HIGH, &result, 3, "OK", "ALREADY", "ERROR") == 0x00) break;
 800107a:	bf00      	nop
 800107c:	e000      	b.n	8001080 <Wifi_TcpIp_StartUdpConnection+0x98>
		break;// send a 0x00
 800107e:	bf00      	nop
	}
	while (0);
	return returnVal;
 8001080:	7dfb      	ldrb	r3, [r7, #23]
}
 8001082:	4618      	mov	r0, r3
 8001084:	3718      	adds	r7, #24
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000204 	.word	0x20000204
 8001090:	080087d8 	.word	0x080087d8
 8001094:	20001205 	.word	0x20001205
 8001098:	080087f8 	.word	0x080087f8
 800109c:	08008534 	.word	0x08008534
 80010a0:	0800881c 	.word	0x0800881c
 80010a4:	08008530 	.word	0x08008530

080010a8 <Wifi_TcpIp_Close>:

uint8_t Wifi_TcpIp_Close(uint8_t LinkId)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af02      	add	r7, sp, #8
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
	uint8_t result;
	uint8_t returnVal = 0x00;
 80010b2:	2300      	movs	r3, #0
 80010b4:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 80010b6:	f7ff fdb3 	bl	8000c20 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x00) sprintf((char*) Wifi.TxBuffer, "AT+CIPCLOSE\r\n");
 80010ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001124 <Wifi_TcpIp_Close+0x7c>)
 80010bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80010c0:	f893 3218 	ldrb.w	r3, [r3, #536]	@ 0x218
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d104      	bne.n	80010d2 <Wifi_TcpIp_Close+0x2a>
 80010c8:	4917      	ldr	r1, [pc, #92]	@ (8001128 <Wifi_TcpIp_Close+0x80>)
 80010ca:	4818      	ldr	r0, [pc, #96]	@ (800112c <Wifi_TcpIp_Close+0x84>)
 80010cc:	f004 ffdc 	bl	8006088 <siprintf>
 80010d0:	e005      	b.n	80010de <Wifi_TcpIp_Close+0x36>
		else sprintf((char*) Wifi.TxBuffer, "AT+CIPCLOSE=%d\r\n", LinkId);
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	461a      	mov	r2, r3
 80010d6:	4916      	ldr	r1, [pc, #88]	@ (8001130 <Wifi_TcpIp_Close+0x88>)
 80010d8:	4814      	ldr	r0, [pc, #80]	@ (800112c <Wifi_TcpIp_Close+0x84>)
 80010da:	f004 ffd5 	bl	8006088 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 80010de:	4813      	ldr	r0, [pc, #76]	@ (800112c <Wifi_TcpIp_Close+0x84>)
 80010e0:	f7ff fafe 	bl	80006e0 <Wifi_SendString>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d012      	beq.n	8001110 <Wifi_TcpIp_Close+0x68>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 80010ea:	f107 010e 	add.w	r1, r7, #14
 80010ee:	4b11      	ldr	r3, [pc, #68]	@ (8001134 <Wifi_TcpIp_Close+0x8c>)
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	4b11      	ldr	r3, [pc, #68]	@ (8001138 <Wifi_TcpIp_Close+0x90>)
 80010f4:	2202      	movs	r2, #2
 80010f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010fa:	f7ff fb03 	bl	8000704 <Wifi_WaitForString>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d007      	beq.n	8001114 <Wifi_TcpIp_Close+0x6c>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 8001104:	7bbb      	ldrb	r3, [r7, #14]
 8001106:	2b02      	cmp	r3, #2
 8001108:	d006      	beq.n	8001118 <Wifi_TcpIp_Close+0x70>
		break;
		returnVal = 0x01;
 800110a:	2301      	movs	r3, #1
 800110c:	73fb      	strb	r3, [r7, #15]
 800110e:	e004      	b.n	800111a <Wifi_TcpIp_Close+0x72>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001110:	bf00      	nop
 8001112:	e002      	b.n	800111a <Wifi_TcpIp_Close+0x72>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8001114:	bf00      	nop
 8001116:	e000      	b.n	800111a <Wifi_TcpIp_Close+0x72>
		break;
 8001118:	bf00      	nop
	}
	while (0);
	return returnVal;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000204 	.word	0x20000204
 8001128:	08008824 	.word	0x08008824
 800112c:	20001205 	.word	0x20001205
 8001130:	08008834 	.word	0x08008834
 8001134:	08008534 	.word	0x08008534
 8001138:	08008530 	.word	0x08008530

0800113c <Wifi_TcpIp_SendDataUdp>:
	while (0);
	return returnVal;
}

uint8_t Wifi_TcpIp_SendDataUdp(uint8_t LinkId, uint16_t dataLen, uint8_t *data)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b086      	sub	sp, #24
 8001140:	af02      	add	r7, sp, #8
 8001142:	4603      	mov	r3, r0
 8001144:	603a      	str	r2, [r7, #0]
 8001146:	71fb      	strb	r3, [r7, #7]
 8001148:	460b      	mov	r3, r1
 800114a:	80bb      	strh	r3, [r7, #4]
	uint8_t result;
	uint8_t returnVal = 0x00;
 800114c:	2300      	movs	r3, #0
 800114e:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 8001150:	f7ff fd66 	bl	8000c20 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x00) sprintf((char*) Wifi.TxBuffer, "AT+CIPSEND=%d\r\n", dataLen);
 8001154:	4b28      	ldr	r3, [pc, #160]	@ (80011f8 <Wifi_TcpIp_SendDataUdp+0xbc>)
 8001156:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800115a:	f893 3218 	ldrb.w	r3, [r3, #536]	@ 0x218
 800115e:	2b00      	cmp	r3, #0
 8001160:	d106      	bne.n	8001170 <Wifi_TcpIp_SendDataUdp+0x34>
 8001162:	88bb      	ldrh	r3, [r7, #4]
 8001164:	461a      	mov	r2, r3
 8001166:	4925      	ldr	r1, [pc, #148]	@ (80011fc <Wifi_TcpIp_SendDataUdp+0xc0>)
 8001168:	4825      	ldr	r0, [pc, #148]	@ (8001200 <Wifi_TcpIp_SendDataUdp+0xc4>)
 800116a:	f004 ff8d 	bl	8006088 <siprintf>
 800116e:	e005      	b.n	800117c <Wifi_TcpIp_SendDataUdp+0x40>
		else sprintf((char*) Wifi.TxBuffer, "AT+CIPSEND=%d,%d\r\n", LinkId, dataLen);
 8001170:	79fa      	ldrb	r2, [r7, #7]
 8001172:	88bb      	ldrh	r3, [r7, #4]
 8001174:	4923      	ldr	r1, [pc, #140]	@ (8001204 <Wifi_TcpIp_SendDataUdp+0xc8>)
 8001176:	4822      	ldr	r0, [pc, #136]	@ (8001200 <Wifi_TcpIp_SendDataUdp+0xc4>)
 8001178:	f004 ff86 	bl	8006088 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 800117c:	4820      	ldr	r0, [pc, #128]	@ (8001200 <Wifi_TcpIp_SendDataUdp+0xc4>)
 800117e:	f7ff faaf 	bl	80006e0 <Wifi_SendString>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d029      	beq.n	80011dc <Wifi_TcpIp_SendDataUdp+0xa0>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, ">", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 8001188:	f107 010e 	add.w	r1, r7, #14
 800118c:	4b1e      	ldr	r3, [pc, #120]	@ (8001208 <Wifi_TcpIp_SendDataUdp+0xcc>)
 800118e:	9300      	str	r3, [sp, #0]
 8001190:	4b1e      	ldr	r3, [pc, #120]	@ (800120c <Wifi_TcpIp_SendDataUdp+0xd0>)
 8001192:	2202      	movs	r2, #2
 8001194:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001198:	f7ff fab4 	bl	8000704 <Wifi_WaitForString>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d01e      	beq.n	80011e0 <Wifi_TcpIp_SendDataUdp+0xa4>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 80011a2:	7bbb      	ldrb	r3, [r7, #14]
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d01d      	beq.n	80011e4 <Wifi_TcpIp_SendDataUdp+0xa8>
			break;
		Wifi_RxClear();
 80011a8:	f7ff fd3a 	bl	8000c20 <Wifi_RxClear>
		// Send in this time the information through the connection
		Wifi_SendRaw(data, dataLen);
 80011ac:	88bb      	ldrh	r3, [r7, #4]
 80011ae:	4619      	mov	r1, r3
 80011b0:	6838      	ldr	r0, [r7, #0]
 80011b2:	f7ff fa6d 	bl	8000690 <Wifi_SendRaw>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 80011b6:	f107 010e 	add.w	r1, r7, #14
 80011ba:	4b13      	ldr	r3, [pc, #76]	@ (8001208 <Wifi_TcpIp_SendDataUdp+0xcc>)
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	4b14      	ldr	r3, [pc, #80]	@ (8001210 <Wifi_TcpIp_SendDataUdp+0xd4>)
 80011c0:	2202      	movs	r2, #2
 80011c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011c6:	f7ff fa9d 	bl	8000704 <Wifi_WaitForString>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d00b      	beq.n	80011e8 <Wifi_TcpIp_SendDataUdp+0xac>
		if (result == 2)		// It was find the "ERROR" String in the receiving information
 80011d0:	7bbb      	ldrb	r3, [r7, #14]
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d00a      	beq.n	80011ec <Wifi_TcpIp_SendDataUdp+0xb0>
			break;
		returnVal = 0x01;
 80011d6:	2301      	movs	r3, #1
 80011d8:	73fb      	strb	r3, [r7, #15]
 80011da:	e008      	b.n	80011ee <Wifi_TcpIp_SendDataUdp+0xb2>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 80011dc:	bf00      	nop
 80011de:	e006      	b.n	80011ee <Wifi_TcpIp_SendDataUdp+0xb2>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, ">", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 80011e0:	bf00      	nop
 80011e2:	e004      	b.n	80011ee <Wifi_TcpIp_SendDataUdp+0xb2>
			break;
 80011e4:	bf00      	nop
 80011e6:	e002      	b.n	80011ee <Wifi_TcpIp_SendDataUdp+0xb2>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;// The timeout was completed and the string was not there
 80011e8:	bf00      	nop
 80011ea:	e000      	b.n	80011ee <Wifi_TcpIp_SendDataUdp+0xb2>
			break;
 80011ec:	bf00      	nop
	}
	while (0);
	return returnVal;
 80011ee:	7bfb      	ldrb	r3, [r7, #15]

}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000204 	.word	0x20000204
 80011fc:	0800886c 	.word	0x0800886c
 8001200:	20001205 	.word	0x20001205
 8001204:	0800887c 	.word	0x0800887c
 8001208:	08008534 	.word	0x08008534
 800120c:	08008890 	.word	0x08008890
 8001210:	08008530 	.word	0x08008530

08001214 <Wifi_TcpIp_SendDataTcp>:

uint8_t Wifi_TcpIp_SendDataTcp(uint8_t LinkId, uint16_t dataLen, uint8_t *data)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af02      	add	r7, sp, #8
 800121a:	4603      	mov	r3, r0
 800121c:	603a      	str	r2, [r7, #0]
 800121e:	71fb      	strb	r3, [r7, #7]
 8001220:	460b      	mov	r3, r1
 8001222:	80bb      	strh	r3, [r7, #4]
	uint8_t result;
	uint8_t returnVal = 0x00;
 8001224:	2300      	movs	r3, #0
 8001226:	73fb      	strb	r3, [r7, #15]
	do
	{
		Wifi_RxClear();
 8001228:	f7ff fcfa 	bl	8000c20 <Wifi_RxClear>
		if (Wifi.TcpIpMultiConnection == 0x00) sprintf((char*) Wifi.TxBuffer, "AT+CIPSENDBUF=%d\r\n", dataLen);
 800122c:	4b2e      	ldr	r3, [pc, #184]	@ (80012e8 <Wifi_TcpIp_SendDataTcp+0xd4>)
 800122e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001232:	f893 3218 	ldrb.w	r3, [r3, #536]	@ 0x218
 8001236:	2b00      	cmp	r3, #0
 8001238:	d106      	bne.n	8001248 <Wifi_TcpIp_SendDataTcp+0x34>
 800123a:	88bb      	ldrh	r3, [r7, #4]
 800123c:	461a      	mov	r2, r3
 800123e:	492b      	ldr	r1, [pc, #172]	@ (80012ec <Wifi_TcpIp_SendDataTcp+0xd8>)
 8001240:	482b      	ldr	r0, [pc, #172]	@ (80012f0 <Wifi_TcpIp_SendDataTcp+0xdc>)
 8001242:	f004 ff21 	bl	8006088 <siprintf>
 8001246:	e005      	b.n	8001254 <Wifi_TcpIp_SendDataTcp+0x40>
		else sprintf((char*) Wifi.TxBuffer, "AT+CIPSENDBUF=%d,%d\r\n", LinkId, dataLen);
 8001248:	79fa      	ldrb	r2, [r7, #7]
 800124a:	88bb      	ldrh	r3, [r7, #4]
 800124c:	4929      	ldr	r1, [pc, #164]	@ (80012f4 <Wifi_TcpIp_SendDataTcp+0xe0>)
 800124e:	4828      	ldr	r0, [pc, #160]	@ (80012f0 <Wifi_TcpIp_SendDataTcp+0xdc>)
 8001250:	f004 ff1a 	bl	8006088 <siprintf>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 8001254:	4826      	ldr	r0, [pc, #152]	@ (80012f0 <Wifi_TcpIp_SendDataTcp+0xdc>)
 8001256:	f7ff fa43 	bl	80006e0 <Wifi_SendString>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d035      	beq.n	80012cc <Wifi_TcpIp_SendDataTcp+0xb8>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 8001260:	f107 010e 	add.w	r1, r7, #14
 8001264:	4b24      	ldr	r3, [pc, #144]	@ (80012f8 <Wifi_TcpIp_SendDataTcp+0xe4>)
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	4b24      	ldr	r3, [pc, #144]	@ (80012fc <Wifi_TcpIp_SendDataTcp+0xe8>)
 800126a:	2202      	movs	r2, #2
 800126c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001270:	f7ff fa48 	bl	8000704 <Wifi_WaitForString>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d02a      	beq.n	80012d0 <Wifi_TcpIp_SendDataTcp+0xbc>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 3, ">", "ERROR", "busy") == 0x00) break;
 800127a:	f107 010e 	add.w	r1, r7, #14
 800127e:	4b20      	ldr	r3, [pc, #128]	@ (8001300 <Wifi_TcpIp_SendDataTcp+0xec>)
 8001280:	9301      	str	r3, [sp, #4]
 8001282:	4b1d      	ldr	r3, [pc, #116]	@ (80012f8 <Wifi_TcpIp_SendDataTcp+0xe4>)
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	4b1f      	ldr	r3, [pc, #124]	@ (8001304 <Wifi_TcpIp_SendDataTcp+0xf0>)
 8001288:	2203      	movs	r2, #3
 800128a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800128e:	f7ff fa39 	bl	8000704 <Wifi_WaitForString>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d01d      	beq.n	80012d4 <Wifi_TcpIp_SendDataTcp+0xc0>
		if (result > 1) break;
 8001298:	7bbb      	ldrb	r3, [r7, #14]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d81c      	bhi.n	80012d8 <Wifi_TcpIp_SendDataTcp+0xc4>
		Wifi_RxClear();
 800129e:	f7ff fcbf 	bl	8000c20 <Wifi_RxClear>
		Wifi_SendRaw(data, dataLen);
 80012a2:	88bb      	ldrh	r3, [r7, #4]
 80012a4:	4619      	mov	r1, r3
 80012a6:	6838      	ldr	r0, [r7, #0]
 80012a8:	f7ff f9f2 	bl	8000690 <Wifi_SendRaw>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 80012ac:	f107 010e 	add.w	r1, r7, #14
 80012b0:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <Wifi_TcpIp_SendDataTcp+0xe4>)
 80012b2:	9300      	str	r3, [sp, #0]
 80012b4:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <Wifi_TcpIp_SendDataTcp+0xe8>)
 80012b6:	2202      	movs	r2, #2
 80012b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012bc:	f7ff fa22 	bl	8000704 <Wifi_WaitForString>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d00a      	beq.n	80012dc <Wifi_TcpIp_SendDataTcp+0xc8>
		returnVal = 0x01;
 80012c6:	2301      	movs	r3, #1
 80012c8:	73fb      	strb	r3, [r7, #15]
 80012ca:	e008      	b.n	80012de <Wifi_TcpIp_SendDataTcp+0xca>
		if (Wifi_SendString((char*) Wifi.TxBuffer) == 0x00) break;
 80012cc:	bf00      	nop
 80012ce:	e006      	b.n	80012de <Wifi_TcpIp_SendDataTcp+0xca>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 80012d0:	bf00      	nop
 80012d2:	e004      	b.n	80012de <Wifi_TcpIp_SendDataTcp+0xca>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 3, ">", "ERROR", "busy") == 0x00) break;
 80012d4:	bf00      	nop
 80012d6:	e002      	b.n	80012de <Wifi_TcpIp_SendDataTcp+0xca>
		if (result > 1) break;
 80012d8:	bf00      	nop
 80012da:	e000      	b.n	80012de <Wifi_TcpIp_SendDataTcp+0xca>
		if (Wifi_WaitForString(_WIFI_WAIT_TIME_LOW, &result, 2, "OK", "ERROR") == 0x00) break;
 80012dc:	bf00      	nop
	}
	while (0);
	return returnVal;
 80012de:	7bfb      	ldrb	r3, [r7, #15]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3710      	adds	r7, #16
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	20000204 	.word	0x20000204
 80012ec:	08008894 	.word	0x08008894
 80012f0:	20001205 	.word	0x20001205
 80012f4:	080088a8 	.word	0x080088a8
 80012f8:	08008534 	.word	0x08008534
 80012fc:	08008530 	.word	0x08008530
 8001300:	080088c0 	.word	0x080088c0
 8001304:	08008890 	.word	0x08008890

08001308 <init_array>:

uint8_t  output_screen_buff_bin [20][198];
volatile uint16_t cntr = 0;

void init_array ()
{
 8001308:	b490      	push	{r4, r7}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
  for (uint8_t c = 0; c < 20 ; c++)
 800130e:	2300      	movs	r3, #0
 8001310:	75fb      	strb	r3, [r7, #23]
 8001312:	e015      	b.n	8001340 <init_array+0x38>
    for (int i = 6; i < 198; i++)
 8001314:	2306      	movs	r3, #6
 8001316:	613b      	str	r3, [r7, #16]
 8001318:	e00c      	b.n	8001334 <init_array+0x2c>
      output_screen_buff_bin[c][i] = 0x00;
 800131a:	7dfb      	ldrb	r3, [r7, #23]
 800131c:	4a77      	ldr	r2, [pc, #476]	@ (80014fc <init_array+0x1f4>)
 800131e:	21c6      	movs	r1, #198	@ 0xc6
 8001320:	fb01 f303 	mul.w	r3, r1, r3
 8001324:	441a      	add	r2, r3
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	4413      	add	r3, r2
 800132a:	2200      	movs	r2, #0
 800132c:	701a      	strb	r2, [r3, #0]
    for (int i = 6; i < 198; i++)
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	3301      	adds	r3, #1
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	2bc5      	cmp	r3, #197	@ 0xc5
 8001338:	ddef      	ble.n	800131a <init_array+0x12>
  for (uint8_t c = 0; c < 20 ; c++)
 800133a:	7dfb      	ldrb	r3, [r7, #23]
 800133c:	3301      	adds	r3, #1
 800133e:	75fb      	strb	r3, [r7, #23]
 8001340:	7dfb      	ldrb	r3, [r7, #23]
 8001342:	2b13      	cmp	r3, #19
 8001344:	d9e6      	bls.n	8001314 <init_array+0xc>

  for (uint8_t c = 0; c < 20 ; c++)
 8001346:	2300      	movs	r3, #0
 8001348:	73fb      	strb	r3, [r7, #15]
 800134a:	e026      	b.n	800139a <init_array+0x92>
    for (int i = 6; i < 198; i++)
 800134c:	2306      	movs	r3, #6
 800134e:	60bb      	str	r3, [r7, #8]
 8001350:	e01d      	b.n	800138e <init_array+0x86>
      if((i & 1) == 0)
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	2b00      	cmp	r3, #0
 800135a:	d115      	bne.n	8001388 <init_array+0x80>
    	  output_screen_buff_bin[c][i] |= BIT_CLK;
 800135c:	7bfb      	ldrb	r3, [r7, #15]
 800135e:	4a67      	ldr	r2, [pc, #412]	@ (80014fc <init_array+0x1f4>)
 8001360:	21c6      	movs	r1, #198	@ 0xc6
 8001362:	fb01 f303 	mul.w	r3, r1, r3
 8001366:	441a      	add	r2, r3
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	4413      	add	r3, r2
 800136c:	781a      	ldrb	r2, [r3, #0]
 800136e:	7bfb      	ldrb	r3, [r7, #15]
 8001370:	f042 0201 	orr.w	r2, r2, #1
 8001374:	b2d0      	uxtb	r0, r2
 8001376:	4a61      	ldr	r2, [pc, #388]	@ (80014fc <init_array+0x1f4>)
 8001378:	21c6      	movs	r1, #198	@ 0xc6
 800137a:	fb01 f303 	mul.w	r3, r1, r3
 800137e:	441a      	add	r2, r3
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	4413      	add	r3, r2
 8001384:	4602      	mov	r2, r0
 8001386:	701a      	strb	r2, [r3, #0]
    for (int i = 6; i < 198; i++)
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	3301      	adds	r3, #1
 800138c:	60bb      	str	r3, [r7, #8]
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	2bc5      	cmp	r3, #197	@ 0xc5
 8001392:	ddde      	ble.n	8001352 <init_array+0x4a>
  for (uint8_t c = 0; c < 20 ; c++)
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	3301      	adds	r3, #1
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	2b13      	cmp	r3, #19
 800139e:	d9d5      	bls.n	800134c <init_array+0x44>

  for (uint8_t i = 0; i < 20; i++)
 80013a0:	2300      	movs	r3, #0
 80013a2:	71fb      	strb	r3, [r7, #7]
 80013a4:	e064      	b.n	8001470 <init_array+0x168>
  {
    output_screen_buff_bin[i][0] |= BIT_BK;
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	4a54      	ldr	r2, [pc, #336]	@ (80014fc <init_array+0x1f4>)
 80013aa:	21c6      	movs	r1, #198	@ 0xc6
 80013ac:	fb01 f303 	mul.w	r3, r1, r3
 80013b0:	4413      	add	r3, r2
 80013b2:	781a      	ldrb	r2, [r3, #0]
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	f042 0202 	orr.w	r2, r2, #2
 80013ba:	b2d0      	uxtb	r0, r2
 80013bc:	4a4f      	ldr	r2, [pc, #316]	@ (80014fc <init_array+0x1f4>)
 80013be:	21c6      	movs	r1, #198	@ 0xc6
 80013c0:	fb01 f303 	mul.w	r3, r1, r3
 80013c4:	4413      	add	r3, r2
 80013c6:	4602      	mov	r2, r0
 80013c8:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][1] |= BIT_BK;
 80013ca:	79fb      	ldrb	r3, [r7, #7]
 80013cc:	4a4b      	ldr	r2, [pc, #300]	@ (80014fc <init_array+0x1f4>)
 80013ce:	21c6      	movs	r1, #198	@ 0xc6
 80013d0:	fb01 f303 	mul.w	r3, r1, r3
 80013d4:	4413      	add	r3, r2
 80013d6:	3301      	adds	r3, #1
 80013d8:	781a      	ldrb	r2, [r3, #0]
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	f042 0202 	orr.w	r2, r2, #2
 80013e0:	b2d0      	uxtb	r0, r2
 80013e2:	4a46      	ldr	r2, [pc, #280]	@ (80014fc <init_array+0x1f4>)
 80013e4:	21c6      	movs	r1, #198	@ 0xc6
 80013e6:	fb01 f303 	mul.w	r3, r1, r3
 80013ea:	4413      	add	r3, r2
 80013ec:	3301      	adds	r3, #1
 80013ee:	4602      	mov	r2, r0
 80013f0:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][2] |= BIT_BK | BIT_LAT;
 80013f2:	79fb      	ldrb	r3, [r7, #7]
 80013f4:	4a41      	ldr	r2, [pc, #260]	@ (80014fc <init_array+0x1f4>)
 80013f6:	21c6      	movs	r1, #198	@ 0xc6
 80013f8:	fb01 f303 	mul.w	r3, r1, r3
 80013fc:	4413      	add	r3, r2
 80013fe:	3302      	adds	r3, #2
 8001400:	781a      	ldrb	r2, [r3, #0]
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	f042 0206 	orr.w	r2, r2, #6
 8001408:	b2d0      	uxtb	r0, r2
 800140a:	4a3c      	ldr	r2, [pc, #240]	@ (80014fc <init_array+0x1f4>)
 800140c:	21c6      	movs	r1, #198	@ 0xc6
 800140e:	fb01 f303 	mul.w	r3, r1, r3
 8001412:	4413      	add	r3, r2
 8001414:	3302      	adds	r3, #2
 8001416:	4602      	mov	r2, r0
 8001418:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][3] |= BIT_BK | BIT_LAT;
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	4a37      	ldr	r2, [pc, #220]	@ (80014fc <init_array+0x1f4>)
 800141e:	21c6      	movs	r1, #198	@ 0xc6
 8001420:	fb01 f303 	mul.w	r3, r1, r3
 8001424:	4413      	add	r3, r2
 8001426:	3303      	adds	r3, #3
 8001428:	781a      	ldrb	r2, [r3, #0]
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	f042 0206 	orr.w	r2, r2, #6
 8001430:	b2d0      	uxtb	r0, r2
 8001432:	4a32      	ldr	r2, [pc, #200]	@ (80014fc <init_array+0x1f4>)
 8001434:	21c6      	movs	r1, #198	@ 0xc6
 8001436:	fb01 f303 	mul.w	r3, r1, r3
 800143a:	4413      	add	r3, r2
 800143c:	3303      	adds	r3, #3
 800143e:	4602      	mov	r2, r0
 8001440:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][4] |= BIT_BK;
 8001442:	79fb      	ldrb	r3, [r7, #7]
 8001444:	4a2d      	ldr	r2, [pc, #180]	@ (80014fc <init_array+0x1f4>)
 8001446:	21c6      	movs	r1, #198	@ 0xc6
 8001448:	fb01 f303 	mul.w	r3, r1, r3
 800144c:	4413      	add	r3, r2
 800144e:	3304      	adds	r3, #4
 8001450:	781a      	ldrb	r2, [r3, #0]
 8001452:	79fb      	ldrb	r3, [r7, #7]
 8001454:	f042 0202 	orr.w	r2, r2, #2
 8001458:	b2d0      	uxtb	r0, r2
 800145a:	4a28      	ldr	r2, [pc, #160]	@ (80014fc <init_array+0x1f4>)
 800145c:	21c6      	movs	r1, #198	@ 0xc6
 800145e:	fb01 f303 	mul.w	r3, r1, r3
 8001462:	4413      	add	r3, r2
 8001464:	3304      	adds	r3, #4
 8001466:	4602      	mov	r2, r0
 8001468:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < 20; i++)
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	3301      	adds	r3, #1
 800146e:	71fb      	strb	r3, [r7, #7]
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	2b13      	cmp	r3, #19
 8001474:	d997      	bls.n	80013a6 <init_array+0x9e>
  }
  for (uint8_t i = 0; i < 20; i++)
 8001476:	2300      	movs	r3, #0
 8001478:	71bb      	strb	r3, [r7, #6]
 800147a:	e036      	b.n	80014ea <init_array+0x1e2>
  {
    output_screen_buff_bin[i][13 + (2 * i)] |= BIT_SIN;
 800147c:	79ba      	ldrb	r2, [r7, #6]
 800147e:	79bb      	ldrb	r3, [r7, #6]
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	330d      	adds	r3, #13
 8001484:	491d      	ldr	r1, [pc, #116]	@ (80014fc <init_array+0x1f4>)
 8001486:	20c6      	movs	r0, #198	@ 0xc6
 8001488:	fb00 f202 	mul.w	r2, r0, r2
 800148c:	440a      	add	r2, r1
 800148e:	4413      	add	r3, r2
 8001490:	7819      	ldrb	r1, [r3, #0]
 8001492:	79ba      	ldrb	r2, [r7, #6]
 8001494:	79bb      	ldrb	r3, [r7, #6]
 8001496:	005b      	lsls	r3, r3, #1
 8001498:	330d      	adds	r3, #13
 800149a:	f041 0108 	orr.w	r1, r1, #8
 800149e:	b2cc      	uxtb	r4, r1
 80014a0:	4916      	ldr	r1, [pc, #88]	@ (80014fc <init_array+0x1f4>)
 80014a2:	20c6      	movs	r0, #198	@ 0xc6
 80014a4:	fb00 f202 	mul.w	r2, r0, r2
 80014a8:	440a      	add	r2, r1
 80014aa:	4413      	add	r3, r2
 80014ac:	4622      	mov	r2, r4
 80014ae:	701a      	strb	r2, [r3, #0]
    output_screen_buff_bin[i][14 + (2 * i)] |= BIT_SIN;
 80014b0:	79ba      	ldrb	r2, [r7, #6]
 80014b2:	79bb      	ldrb	r3, [r7, #6]
 80014b4:	3307      	adds	r3, #7
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	4910      	ldr	r1, [pc, #64]	@ (80014fc <init_array+0x1f4>)
 80014ba:	20c6      	movs	r0, #198	@ 0xc6
 80014bc:	fb00 f202 	mul.w	r2, r0, r2
 80014c0:	440a      	add	r2, r1
 80014c2:	4413      	add	r3, r2
 80014c4:	7819      	ldrb	r1, [r3, #0]
 80014c6:	79ba      	ldrb	r2, [r7, #6]
 80014c8:	79bb      	ldrb	r3, [r7, #6]
 80014ca:	3307      	adds	r3, #7
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	f041 0108 	orr.w	r1, r1, #8
 80014d2:	b2cc      	uxtb	r4, r1
 80014d4:	4909      	ldr	r1, [pc, #36]	@ (80014fc <init_array+0x1f4>)
 80014d6:	20c6      	movs	r0, #198	@ 0xc6
 80014d8:	fb00 f202 	mul.w	r2, r0, r2
 80014dc:	440a      	add	r2, r1
 80014de:	4413      	add	r3, r2
 80014e0:	4622      	mov	r2, r4
 80014e2:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < 20; i++)
 80014e4:	79bb      	ldrb	r3, [r7, #6]
 80014e6:	3301      	adds	r3, #1
 80014e8:	71bb      	strb	r3, [r7, #6]
 80014ea:	79bb      	ldrb	r3, [r7, #6]
 80014ec:	2b13      	cmp	r3, #19
 80014ee:	d9c5      	bls.n	800147c <init_array+0x174>
  }
}
 80014f0:	bf00      	nop
 80014f2:	bf00      	nop
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc90      	pop	{r4, r7}
 80014fa:	4770      	bx	lr
 80014fc:	200014b8 	.word	0x200014b8

08001500 <vfd_clear>:

void vfd_clear ()
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 20; i++)
 8001506:	2300      	movs	r3, #0
 8001508:	71fb      	strb	r3, [r7, #7]
 800150a:	e021      	b.n	8001550 <vfd_clear+0x50>
		for (int j = 57; j < 198; j++)
 800150c:	2339      	movs	r3, #57	@ 0x39
 800150e:	603b      	str	r3, [r7, #0]
 8001510:	e018      	b.n	8001544 <vfd_clear+0x44>
			output_screen_buff_bin[i][j] &= ~BIT_SIN;
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	4a13      	ldr	r2, [pc, #76]	@ (8001564 <vfd_clear+0x64>)
 8001516:	21c6      	movs	r1, #198	@ 0xc6
 8001518:	fb01 f303 	mul.w	r3, r1, r3
 800151c:	441a      	add	r2, r3
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	4413      	add	r3, r2
 8001522:	781a      	ldrb	r2, [r3, #0]
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	f022 0208 	bic.w	r2, r2, #8
 800152a:	b2d0      	uxtb	r0, r2
 800152c:	4a0d      	ldr	r2, [pc, #52]	@ (8001564 <vfd_clear+0x64>)
 800152e:	21c6      	movs	r1, #198	@ 0xc6
 8001530:	fb01 f303 	mul.w	r3, r1, r3
 8001534:	441a      	add	r2, r3
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	4413      	add	r3, r2
 800153a:	4602      	mov	r2, r0
 800153c:	701a      	strb	r2, [r3, #0]
		for (int j = 57; j < 198; j++)
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	3301      	adds	r3, #1
 8001542:	603b      	str	r3, [r7, #0]
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	2bc5      	cmp	r3, #197	@ 0xc5
 8001548:	dde3      	ble.n	8001512 <vfd_clear+0x12>
	for (uint8_t i = 0; i < 20; i++)
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	3301      	adds	r3, #1
 800154e:	71fb      	strb	r3, [r7, #7]
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	2b13      	cmp	r3, #19
 8001554:	d9da      	bls.n	800150c <vfd_clear+0xc>
}
 8001556:	bf00      	nop
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	200014b8 	.word	0x200014b8

08001568 <vfd_clear_line>:

void vfd_clear_line (uint8_t line)
{
 8001568:	b490      	push	{r4, r7}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	71fb      	strb	r3, [r7, #7]
	line = !line;
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	2b00      	cmp	r3, #0
 8001576:	bf0c      	ite	eq
 8001578:	2301      	moveq	r3, #1
 800157a:	2300      	movne	r3, #0
 800157c:	b2db      	uxtb	r3, r3
 800157e:	71fb      	strb	r3, [r7, #7]
	for(int8_t count = 19; count >= 0; count--)
 8001580:	2313      	movs	r3, #19
 8001582:	73fb      	strb	r3, [r7, #15]
 8001584:	e05a      	b.n	800163c <vfd_clear_line+0xd4>
	{
		for (uint8_t w = 0; w < 35; w++)
 8001586:	2300      	movs	r3, #0
 8001588:	73bb      	strb	r3, [r7, #14]
 800158a:	e04e      	b.n	800162a <vfd_clear_line+0xc2>
		{
			output_screen_buff_bin[count][(w * 2) + (57 + (70 * line))] &= ~BIT_SIN;
 800158c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001590:	7bbb      	ldrb	r3, [r7, #14]
 8001592:	0059      	lsls	r1, r3, #1
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	2046      	movs	r0, #70	@ 0x46
 8001598:	fb00 f303 	mul.w	r3, r0, r3
 800159c:	3339      	adds	r3, #57	@ 0x39
 800159e:	440b      	add	r3, r1
 80015a0:	492b      	ldr	r1, [pc, #172]	@ (8001650 <vfd_clear_line+0xe8>)
 80015a2:	20c6      	movs	r0, #198	@ 0xc6
 80015a4:	fb00 f202 	mul.w	r2, r0, r2
 80015a8:	440a      	add	r2, r1
 80015aa:	4413      	add	r3, r2
 80015ac:	7819      	ldrb	r1, [r3, #0]
 80015ae:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80015b2:	7bbb      	ldrb	r3, [r7, #14]
 80015b4:	0058      	lsls	r0, r3, #1
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	2446      	movs	r4, #70	@ 0x46
 80015ba:	fb04 f303 	mul.w	r3, r4, r3
 80015be:	3339      	adds	r3, #57	@ 0x39
 80015c0:	4403      	add	r3, r0
 80015c2:	f021 0108 	bic.w	r1, r1, #8
 80015c6:	b2cc      	uxtb	r4, r1
 80015c8:	4921      	ldr	r1, [pc, #132]	@ (8001650 <vfd_clear_line+0xe8>)
 80015ca:	20c6      	movs	r0, #198	@ 0xc6
 80015cc:	fb00 f202 	mul.w	r2, r0, r2
 80015d0:	440a      	add	r2, r1
 80015d2:	4413      	add	r3, r2
 80015d4:	4622      	mov	r2, r4
 80015d6:	701a      	strb	r2, [r3, #0]
			output_screen_buff_bin[count][(w * 2) + (58 + (70 * line))] &= ~BIT_SIN;
 80015d8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80015dc:	7bbb      	ldrb	r3, [r7, #14]
 80015de:	0059      	lsls	r1, r3, #1
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	2046      	movs	r0, #70	@ 0x46
 80015e4:	fb00 f303 	mul.w	r3, r0, r3
 80015e8:	333a      	adds	r3, #58	@ 0x3a
 80015ea:	440b      	add	r3, r1
 80015ec:	4918      	ldr	r1, [pc, #96]	@ (8001650 <vfd_clear_line+0xe8>)
 80015ee:	20c6      	movs	r0, #198	@ 0xc6
 80015f0:	fb00 f202 	mul.w	r2, r0, r2
 80015f4:	440a      	add	r2, r1
 80015f6:	4413      	add	r3, r2
 80015f8:	7819      	ldrb	r1, [r3, #0]
 80015fa:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80015fe:	7bbb      	ldrb	r3, [r7, #14]
 8001600:	0058      	lsls	r0, r3, #1
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	2446      	movs	r4, #70	@ 0x46
 8001606:	fb04 f303 	mul.w	r3, r4, r3
 800160a:	333a      	adds	r3, #58	@ 0x3a
 800160c:	4403      	add	r3, r0
 800160e:	f021 0108 	bic.w	r1, r1, #8
 8001612:	b2cc      	uxtb	r4, r1
 8001614:	490e      	ldr	r1, [pc, #56]	@ (8001650 <vfd_clear_line+0xe8>)
 8001616:	20c6      	movs	r0, #198	@ 0xc6
 8001618:	fb00 f202 	mul.w	r2, r0, r2
 800161c:	440a      	add	r2, r1
 800161e:	4413      	add	r3, r2
 8001620:	4622      	mov	r2, r4
 8001622:	701a      	strb	r2, [r3, #0]
		for (uint8_t w = 0; w < 35; w++)
 8001624:	7bbb      	ldrb	r3, [r7, #14]
 8001626:	3301      	adds	r3, #1
 8001628:	73bb      	strb	r3, [r7, #14]
 800162a:	7bbb      	ldrb	r3, [r7, #14]
 800162c:	2b22      	cmp	r3, #34	@ 0x22
 800162e:	d9ad      	bls.n	800158c <vfd_clear_line+0x24>
	for(int8_t count = 19; count >= 0; count--)
 8001630:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001634:	b2db      	uxtb	r3, r3
 8001636:	3b01      	subs	r3, #1
 8001638:	b2db      	uxtb	r3, r3
 800163a:	73fb      	strb	r3, [r7, #15]
 800163c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001640:	2b00      	cmp	r3, #0
 8001642:	daa0      	bge.n	8001586 <vfd_clear_line+0x1e>
		}
	}
}
 8001644:	bf00      	nop
 8001646:	bf00      	nop
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bc90      	pop	{r4, r7}
 800164e:	4770      	bx	lr
 8001650:	200014b8 	.word	0x200014b8

08001654 <vfd_print>:


void vfd_print (char* arr, uint8_t line, uint8_t offset) {
 8001654:	b490      	push	{r4, r7}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	460b      	mov	r3, r1
 800165e:	70fb      	strb	r3, [r7, #3]
 8001660:	4613      	mov	r3, r2
 8001662:	70bb      	strb	r3, [r7, #2]
	uint8_t i = 0, w = 0, count = 0;
 8001664:	2300      	movs	r3, #0
 8001666:	73fb      	strb	r3, [r7, #15]
 8001668:	2300      	movs	r3, #0
 800166a:	73bb      	strb	r3, [r7, #14]
 800166c:	2300      	movs	r3, #0
 800166e:	737b      	strb	r3, [r7, #13]
	line = !line;
 8001670:	78fb      	ldrb	r3, [r7, #3]
 8001672:	2b00      	cmp	r3, #0
 8001674:	bf0c      	ite	eq
 8001676:	2301      	moveq	r3, #1
 8001678:	2300      	movne	r3, #0
 800167a:	b2db      	uxtb	r3, r3
 800167c:	70fb      	strb	r3, [r7, #3]
	while ((arr[i] != '\0') && ((offset + count) < 20))
 800167e:	e0e9      	b.n	8001854 <vfd_print+0x200>
	{
		for (uint8_t j = 0; j < 7; j++)
 8001680:	2300      	movs	r3, #0
 8001682:	733b      	strb	r3, [r7, #12]
 8001684:	e0da      	b.n	800183c <vfd_print+0x1e8>
		{
			for (int8_t s = 4; s >= 0; s--)
 8001686:	2304      	movs	r3, #4
 8001688:	72fb      	strb	r3, [r7, #11]
 800168a:	e0cf      	b.n	800182c <vfd_print+0x1d8>
			{
			  if ((symbol[(uint8_t)arr[count]][j] >> s) & 0x01)
 800168c:	7b7b      	ldrb	r3, [r7, #13]
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	4413      	add	r3, r2
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	7b3a      	ldrb	r2, [r7, #12]
 8001698:	4977      	ldr	r1, [pc, #476]	@ (8001878 <vfd_print+0x224>)
 800169a:	4603      	mov	r3, r0
 800169c:	00db      	lsls	r3, r3, #3
 800169e:	1a1b      	subs	r3, r3, r0
 80016a0:	440b      	add	r3, r1
 80016a2:	4413      	add	r3, r2
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	461a      	mov	r2, r3
 80016a8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80016ac:	fa42 f303 	asr.w	r3, r2, r3
 80016b0:	f003 0301 	and.w	r3, r3, #1
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d058      	beq.n	800176a <vfd_print+0x116>
			  {
				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (57 + (70 * line))] |= BIT_SIN;
 80016b8:	78ba      	ldrb	r2, [r7, #2]
 80016ba:	7b7b      	ldrb	r3, [r7, #13]
 80016bc:	4413      	add	r3, r2
 80016be:	f1c3 0213 	rsb	r2, r3, #19
 80016c2:	7bbb      	ldrb	r3, [r7, #14]
 80016c4:	0059      	lsls	r1, r3, #1
 80016c6:	78fb      	ldrb	r3, [r7, #3]
 80016c8:	2046      	movs	r0, #70	@ 0x46
 80016ca:	fb00 f303 	mul.w	r3, r0, r3
 80016ce:	3339      	adds	r3, #57	@ 0x39
 80016d0:	440b      	add	r3, r1
 80016d2:	496a      	ldr	r1, [pc, #424]	@ (800187c <vfd_print+0x228>)
 80016d4:	20c6      	movs	r0, #198	@ 0xc6
 80016d6:	fb00 f202 	mul.w	r2, r0, r2
 80016da:	440a      	add	r2, r1
 80016dc:	4413      	add	r3, r2
 80016de:	7819      	ldrb	r1, [r3, #0]
 80016e0:	78ba      	ldrb	r2, [r7, #2]
 80016e2:	7b7b      	ldrb	r3, [r7, #13]
 80016e4:	4413      	add	r3, r2
 80016e6:	f1c3 0213 	rsb	r2, r3, #19
 80016ea:	7bbb      	ldrb	r3, [r7, #14]
 80016ec:	0058      	lsls	r0, r3, #1
 80016ee:	78fb      	ldrb	r3, [r7, #3]
 80016f0:	2446      	movs	r4, #70	@ 0x46
 80016f2:	fb04 f303 	mul.w	r3, r4, r3
 80016f6:	3339      	adds	r3, #57	@ 0x39
 80016f8:	4403      	add	r3, r0
 80016fa:	f041 0108 	orr.w	r1, r1, #8
 80016fe:	b2cc      	uxtb	r4, r1
 8001700:	495e      	ldr	r1, [pc, #376]	@ (800187c <vfd_print+0x228>)
 8001702:	20c6      	movs	r0, #198	@ 0xc6
 8001704:	fb00 f202 	mul.w	r2, r0, r2
 8001708:	440a      	add	r2, r1
 800170a:	4413      	add	r3, r2
 800170c:	4622      	mov	r2, r4
 800170e:	701a      	strb	r2, [r3, #0]
				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (58 + (70 * line))] |= BIT_SIN;
 8001710:	78ba      	ldrb	r2, [r7, #2]
 8001712:	7b7b      	ldrb	r3, [r7, #13]
 8001714:	4413      	add	r3, r2
 8001716:	f1c3 0213 	rsb	r2, r3, #19
 800171a:	7bbb      	ldrb	r3, [r7, #14]
 800171c:	0059      	lsls	r1, r3, #1
 800171e:	78fb      	ldrb	r3, [r7, #3]
 8001720:	2046      	movs	r0, #70	@ 0x46
 8001722:	fb00 f303 	mul.w	r3, r0, r3
 8001726:	333a      	adds	r3, #58	@ 0x3a
 8001728:	440b      	add	r3, r1
 800172a:	4954      	ldr	r1, [pc, #336]	@ (800187c <vfd_print+0x228>)
 800172c:	20c6      	movs	r0, #198	@ 0xc6
 800172e:	fb00 f202 	mul.w	r2, r0, r2
 8001732:	440a      	add	r2, r1
 8001734:	4413      	add	r3, r2
 8001736:	7819      	ldrb	r1, [r3, #0]
 8001738:	78ba      	ldrb	r2, [r7, #2]
 800173a:	7b7b      	ldrb	r3, [r7, #13]
 800173c:	4413      	add	r3, r2
 800173e:	f1c3 0213 	rsb	r2, r3, #19
 8001742:	7bbb      	ldrb	r3, [r7, #14]
 8001744:	0058      	lsls	r0, r3, #1
 8001746:	78fb      	ldrb	r3, [r7, #3]
 8001748:	2446      	movs	r4, #70	@ 0x46
 800174a:	fb04 f303 	mul.w	r3, r4, r3
 800174e:	333a      	adds	r3, #58	@ 0x3a
 8001750:	4403      	add	r3, r0
 8001752:	f041 0108 	orr.w	r1, r1, #8
 8001756:	b2cc      	uxtb	r4, r1
 8001758:	4948      	ldr	r1, [pc, #288]	@ (800187c <vfd_print+0x228>)
 800175a:	20c6      	movs	r0, #198	@ 0xc6
 800175c:	fb00 f202 	mul.w	r2, r0, r2
 8001760:	440a      	add	r2, r1
 8001762:	4413      	add	r3, r2
 8001764:	4622      	mov	r2, r4
 8001766:	701a      	strb	r2, [r3, #0]
 8001768:	e057      	b.n	800181a <vfd_print+0x1c6>
			  }
			  else
			  {
				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (57 + (70 * line))] &= ~BIT_SIN;
 800176a:	78ba      	ldrb	r2, [r7, #2]
 800176c:	7b7b      	ldrb	r3, [r7, #13]
 800176e:	4413      	add	r3, r2
 8001770:	f1c3 0213 	rsb	r2, r3, #19
 8001774:	7bbb      	ldrb	r3, [r7, #14]
 8001776:	0059      	lsls	r1, r3, #1
 8001778:	78fb      	ldrb	r3, [r7, #3]
 800177a:	2046      	movs	r0, #70	@ 0x46
 800177c:	fb00 f303 	mul.w	r3, r0, r3
 8001780:	3339      	adds	r3, #57	@ 0x39
 8001782:	440b      	add	r3, r1
 8001784:	493d      	ldr	r1, [pc, #244]	@ (800187c <vfd_print+0x228>)
 8001786:	20c6      	movs	r0, #198	@ 0xc6
 8001788:	fb00 f202 	mul.w	r2, r0, r2
 800178c:	440a      	add	r2, r1
 800178e:	4413      	add	r3, r2
 8001790:	7819      	ldrb	r1, [r3, #0]
 8001792:	78ba      	ldrb	r2, [r7, #2]
 8001794:	7b7b      	ldrb	r3, [r7, #13]
 8001796:	4413      	add	r3, r2
 8001798:	f1c3 0213 	rsb	r2, r3, #19
 800179c:	7bbb      	ldrb	r3, [r7, #14]
 800179e:	0058      	lsls	r0, r3, #1
 80017a0:	78fb      	ldrb	r3, [r7, #3]
 80017a2:	2446      	movs	r4, #70	@ 0x46
 80017a4:	fb04 f303 	mul.w	r3, r4, r3
 80017a8:	3339      	adds	r3, #57	@ 0x39
 80017aa:	4403      	add	r3, r0
 80017ac:	f021 0108 	bic.w	r1, r1, #8
 80017b0:	b2cc      	uxtb	r4, r1
 80017b2:	4932      	ldr	r1, [pc, #200]	@ (800187c <vfd_print+0x228>)
 80017b4:	20c6      	movs	r0, #198	@ 0xc6
 80017b6:	fb00 f202 	mul.w	r2, r0, r2
 80017ba:	440a      	add	r2, r1
 80017bc:	4413      	add	r3, r2
 80017be:	4622      	mov	r2, r4
 80017c0:	701a      	strb	r2, [r3, #0]
 				output_screen_buff_bin[19 - (offset + count)][(w * 2) + (58 + (70 * line))] &= ~BIT_SIN;
 80017c2:	78ba      	ldrb	r2, [r7, #2]
 80017c4:	7b7b      	ldrb	r3, [r7, #13]
 80017c6:	4413      	add	r3, r2
 80017c8:	f1c3 0213 	rsb	r2, r3, #19
 80017cc:	7bbb      	ldrb	r3, [r7, #14]
 80017ce:	0059      	lsls	r1, r3, #1
 80017d0:	78fb      	ldrb	r3, [r7, #3]
 80017d2:	2046      	movs	r0, #70	@ 0x46
 80017d4:	fb00 f303 	mul.w	r3, r0, r3
 80017d8:	333a      	adds	r3, #58	@ 0x3a
 80017da:	440b      	add	r3, r1
 80017dc:	4927      	ldr	r1, [pc, #156]	@ (800187c <vfd_print+0x228>)
 80017de:	20c6      	movs	r0, #198	@ 0xc6
 80017e0:	fb00 f202 	mul.w	r2, r0, r2
 80017e4:	440a      	add	r2, r1
 80017e6:	4413      	add	r3, r2
 80017e8:	7819      	ldrb	r1, [r3, #0]
 80017ea:	78ba      	ldrb	r2, [r7, #2]
 80017ec:	7b7b      	ldrb	r3, [r7, #13]
 80017ee:	4413      	add	r3, r2
 80017f0:	f1c3 0213 	rsb	r2, r3, #19
 80017f4:	7bbb      	ldrb	r3, [r7, #14]
 80017f6:	0058      	lsls	r0, r3, #1
 80017f8:	78fb      	ldrb	r3, [r7, #3]
 80017fa:	2446      	movs	r4, #70	@ 0x46
 80017fc:	fb04 f303 	mul.w	r3, r4, r3
 8001800:	333a      	adds	r3, #58	@ 0x3a
 8001802:	4403      	add	r3, r0
 8001804:	f021 0108 	bic.w	r1, r1, #8
 8001808:	b2cc      	uxtb	r4, r1
 800180a:	491c      	ldr	r1, [pc, #112]	@ (800187c <vfd_print+0x228>)
 800180c:	20c6      	movs	r0, #198	@ 0xc6
 800180e:	fb00 f202 	mul.w	r2, r0, r2
 8001812:	440a      	add	r2, r1
 8001814:	4413      	add	r3, r2
 8001816:	4622      	mov	r2, r4
 8001818:	701a      	strb	r2, [r3, #0]
			  }
			  w++;
 800181a:	7bbb      	ldrb	r3, [r7, #14]
 800181c:	3301      	adds	r3, #1
 800181e:	73bb      	strb	r3, [r7, #14]
			for (int8_t s = 4; s >= 0; s--)
 8001820:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	3b01      	subs	r3, #1
 8001828:	b2db      	uxtb	r3, r3
 800182a:	72fb      	strb	r3, [r7, #11]
 800182c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001830:	2b00      	cmp	r3, #0
 8001832:	f6bf af2b 	bge.w	800168c <vfd_print+0x38>
		for (uint8_t j = 0; j < 7; j++)
 8001836:	7b3b      	ldrb	r3, [r7, #12]
 8001838:	3301      	adds	r3, #1
 800183a:	733b      	strb	r3, [r7, #12]
 800183c:	7b3b      	ldrb	r3, [r7, #12]
 800183e:	2b06      	cmp	r3, #6
 8001840:	f67f af21 	bls.w	8001686 <vfd_print+0x32>
			}
		}
		w = 0;
 8001844:	2300      	movs	r3, #0
 8001846:	73bb      	strb	r3, [r7, #14]
		i++;
 8001848:	7bfb      	ldrb	r3, [r7, #15]
 800184a:	3301      	adds	r3, #1
 800184c:	73fb      	strb	r3, [r7, #15]
		count++;
 800184e:	7b7b      	ldrb	r3, [r7, #13]
 8001850:	3301      	adds	r3, #1
 8001852:	737b      	strb	r3, [r7, #13]
	while ((arr[i] != '\0') && ((offset + count) < 20))
 8001854:	7bfb      	ldrb	r3, [r7, #15]
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	4413      	add	r3, r2
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d005      	beq.n	800186c <vfd_print+0x218>
 8001860:	78ba      	ldrb	r2, [r7, #2]
 8001862:	7b7b      	ldrb	r3, [r7, #13]
 8001864:	4413      	add	r3, r2
 8001866:	2b13      	cmp	r3, #19
 8001868:	f77f af0a 	ble.w	8001680 <vfd_print+0x2c>
	}
}
 800186c:	bf00      	nop
 800186e:	3710      	adds	r7, #16
 8001870:	46bd      	mov	sp, r7
 8001872:	bc90      	pop	{r4, r7}
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	08008ac0 	.word	0x08008ac0
 800187c:	200014b8 	.word	0x200014b8

08001880 <vfd_print_symbol>:

uint8_t vfd_print_symbol (uint8_t sym, uint8_t line, uint8_t offset, uint8_t amount) {
 8001880:	b490      	push	{r4, r7}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	4604      	mov	r4, r0
 8001888:	4608      	mov	r0, r1
 800188a:	4611      	mov	r1, r2
 800188c:	461a      	mov	r2, r3
 800188e:	4623      	mov	r3, r4
 8001890:	71fb      	strb	r3, [r7, #7]
 8001892:	4603      	mov	r3, r0
 8001894:	71bb      	strb	r3, [r7, #6]
 8001896:	460b      	mov	r3, r1
 8001898:	717b      	strb	r3, [r7, #5]
 800189a:	4613      	mov	r3, r2
 800189c:	713b      	strb	r3, [r7, #4]
	uint8_t w = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	73fb      	strb	r3, [r7, #15]
	line = !line;
 80018a2:	79bb      	ldrb	r3, [r7, #6]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	bf0c      	ite	eq
 80018a8:	2301      	moveq	r3, #1
 80018aa:	2300      	movne	r3, #0
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	71bb      	strb	r3, [r7, #6]

	for(uint8_t i = amount; i > 0; i--)
 80018b0:	793b      	ldrb	r3, [r7, #4]
 80018b2:	73bb      	strb	r3, [r7, #14]
 80018b4:	e0d5      	b.n	8001a62 <vfd_print_symbol+0x1e2>
	{
		for (uint8_t j = 0; j < 7; j++)
 80018b6:	2300      	movs	r3, #0
 80018b8:	737b      	strb	r3, [r7, #13]
 80018ba:	e0c6      	b.n	8001a4a <vfd_print_symbol+0x1ca>
		{
			for (int8_t s = 4; s >= 0; s--)
 80018bc:	2304      	movs	r3, #4
 80018be:	733b      	strb	r3, [r7, #12]
 80018c0:	e0bb      	b.n	8001a3a <vfd_print_symbol+0x1ba>
			{
			  if ((symbol[sym][j] >> s) & 0x01)
 80018c2:	79fa      	ldrb	r2, [r7, #7]
 80018c4:	7b79      	ldrb	r1, [r7, #13]
 80018c6:	486c      	ldr	r0, [pc, #432]	@ (8001a78 <vfd_print_symbol+0x1f8>)
 80018c8:	4613      	mov	r3, r2
 80018ca:	00db      	lsls	r3, r3, #3
 80018cc:	1a9b      	subs	r3, r3, r2
 80018ce:	4403      	add	r3, r0
 80018d0:	440b      	add	r3, r1
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	461a      	mov	r2, r3
 80018d6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80018da:	fa42 f303 	asr.w	r3, r2, r3
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d050      	beq.n	8001988 <vfd_print_symbol+0x108>
			  {
				output_screen_buff_bin[19 - offset][(w * 2) + (57 + (70 * line))] |= BIT_SIN;
 80018e6:	797b      	ldrb	r3, [r7, #5]
 80018e8:	f1c3 0213 	rsb	r2, r3, #19
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
 80018ee:	0059      	lsls	r1, r3, #1
 80018f0:	79bb      	ldrb	r3, [r7, #6]
 80018f2:	2046      	movs	r0, #70	@ 0x46
 80018f4:	fb00 f303 	mul.w	r3, r0, r3
 80018f8:	3339      	adds	r3, #57	@ 0x39
 80018fa:	440b      	add	r3, r1
 80018fc:	495f      	ldr	r1, [pc, #380]	@ (8001a7c <vfd_print_symbol+0x1fc>)
 80018fe:	20c6      	movs	r0, #198	@ 0xc6
 8001900:	fb00 f202 	mul.w	r2, r0, r2
 8001904:	440a      	add	r2, r1
 8001906:	4413      	add	r3, r2
 8001908:	7819      	ldrb	r1, [r3, #0]
 800190a:	797b      	ldrb	r3, [r7, #5]
 800190c:	f1c3 0213 	rsb	r2, r3, #19
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	0058      	lsls	r0, r3, #1
 8001914:	79bb      	ldrb	r3, [r7, #6]
 8001916:	2446      	movs	r4, #70	@ 0x46
 8001918:	fb04 f303 	mul.w	r3, r4, r3
 800191c:	3339      	adds	r3, #57	@ 0x39
 800191e:	4403      	add	r3, r0
 8001920:	f041 0108 	orr.w	r1, r1, #8
 8001924:	b2cc      	uxtb	r4, r1
 8001926:	4955      	ldr	r1, [pc, #340]	@ (8001a7c <vfd_print_symbol+0x1fc>)
 8001928:	20c6      	movs	r0, #198	@ 0xc6
 800192a:	fb00 f202 	mul.w	r2, r0, r2
 800192e:	440a      	add	r2, r1
 8001930:	4413      	add	r3, r2
 8001932:	4622      	mov	r2, r4
 8001934:	701a      	strb	r2, [r3, #0]
				output_screen_buff_bin[19 - offset][(w * 2) + (58 + (70 * line))] |= BIT_SIN;
 8001936:	797b      	ldrb	r3, [r7, #5]
 8001938:	f1c3 0213 	rsb	r2, r3, #19
 800193c:	7bfb      	ldrb	r3, [r7, #15]
 800193e:	0059      	lsls	r1, r3, #1
 8001940:	79bb      	ldrb	r3, [r7, #6]
 8001942:	2046      	movs	r0, #70	@ 0x46
 8001944:	fb00 f303 	mul.w	r3, r0, r3
 8001948:	333a      	adds	r3, #58	@ 0x3a
 800194a:	440b      	add	r3, r1
 800194c:	494b      	ldr	r1, [pc, #300]	@ (8001a7c <vfd_print_symbol+0x1fc>)
 800194e:	20c6      	movs	r0, #198	@ 0xc6
 8001950:	fb00 f202 	mul.w	r2, r0, r2
 8001954:	440a      	add	r2, r1
 8001956:	4413      	add	r3, r2
 8001958:	7819      	ldrb	r1, [r3, #0]
 800195a:	797b      	ldrb	r3, [r7, #5]
 800195c:	f1c3 0213 	rsb	r2, r3, #19
 8001960:	7bfb      	ldrb	r3, [r7, #15]
 8001962:	0058      	lsls	r0, r3, #1
 8001964:	79bb      	ldrb	r3, [r7, #6]
 8001966:	2446      	movs	r4, #70	@ 0x46
 8001968:	fb04 f303 	mul.w	r3, r4, r3
 800196c:	333a      	adds	r3, #58	@ 0x3a
 800196e:	4403      	add	r3, r0
 8001970:	f041 0108 	orr.w	r1, r1, #8
 8001974:	b2cc      	uxtb	r4, r1
 8001976:	4941      	ldr	r1, [pc, #260]	@ (8001a7c <vfd_print_symbol+0x1fc>)
 8001978:	20c6      	movs	r0, #198	@ 0xc6
 800197a:	fb00 f202 	mul.w	r2, r0, r2
 800197e:	440a      	add	r2, r1
 8001980:	4413      	add	r3, r2
 8001982:	4622      	mov	r2, r4
 8001984:	701a      	strb	r2, [r3, #0]
 8001986:	e04f      	b.n	8001a28 <vfd_print_symbol+0x1a8>
			  }
			  else
			  {
				output_screen_buff_bin[19 - offset][(w * 2) + (57 + (70 * line))] &= ~BIT_SIN;
 8001988:	797b      	ldrb	r3, [r7, #5]
 800198a:	f1c3 0213 	rsb	r2, r3, #19
 800198e:	7bfb      	ldrb	r3, [r7, #15]
 8001990:	0059      	lsls	r1, r3, #1
 8001992:	79bb      	ldrb	r3, [r7, #6]
 8001994:	2046      	movs	r0, #70	@ 0x46
 8001996:	fb00 f303 	mul.w	r3, r0, r3
 800199a:	3339      	adds	r3, #57	@ 0x39
 800199c:	440b      	add	r3, r1
 800199e:	4937      	ldr	r1, [pc, #220]	@ (8001a7c <vfd_print_symbol+0x1fc>)
 80019a0:	20c6      	movs	r0, #198	@ 0xc6
 80019a2:	fb00 f202 	mul.w	r2, r0, r2
 80019a6:	440a      	add	r2, r1
 80019a8:	4413      	add	r3, r2
 80019aa:	7819      	ldrb	r1, [r3, #0]
 80019ac:	797b      	ldrb	r3, [r7, #5]
 80019ae:	f1c3 0213 	rsb	r2, r3, #19
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	0058      	lsls	r0, r3, #1
 80019b6:	79bb      	ldrb	r3, [r7, #6]
 80019b8:	2446      	movs	r4, #70	@ 0x46
 80019ba:	fb04 f303 	mul.w	r3, r4, r3
 80019be:	3339      	adds	r3, #57	@ 0x39
 80019c0:	4403      	add	r3, r0
 80019c2:	f021 0108 	bic.w	r1, r1, #8
 80019c6:	b2cc      	uxtb	r4, r1
 80019c8:	492c      	ldr	r1, [pc, #176]	@ (8001a7c <vfd_print_symbol+0x1fc>)
 80019ca:	20c6      	movs	r0, #198	@ 0xc6
 80019cc:	fb00 f202 	mul.w	r2, r0, r2
 80019d0:	440a      	add	r2, r1
 80019d2:	4413      	add	r3, r2
 80019d4:	4622      	mov	r2, r4
 80019d6:	701a      	strb	r2, [r3, #0]
				output_screen_buff_bin[19 - offset][(w * 2) + (58 + (70 * line))] &= ~BIT_SIN;
 80019d8:	797b      	ldrb	r3, [r7, #5]
 80019da:	f1c3 0213 	rsb	r2, r3, #19
 80019de:	7bfb      	ldrb	r3, [r7, #15]
 80019e0:	0059      	lsls	r1, r3, #1
 80019e2:	79bb      	ldrb	r3, [r7, #6]
 80019e4:	2046      	movs	r0, #70	@ 0x46
 80019e6:	fb00 f303 	mul.w	r3, r0, r3
 80019ea:	333a      	adds	r3, #58	@ 0x3a
 80019ec:	440b      	add	r3, r1
 80019ee:	4923      	ldr	r1, [pc, #140]	@ (8001a7c <vfd_print_symbol+0x1fc>)
 80019f0:	20c6      	movs	r0, #198	@ 0xc6
 80019f2:	fb00 f202 	mul.w	r2, r0, r2
 80019f6:	440a      	add	r2, r1
 80019f8:	4413      	add	r3, r2
 80019fa:	7819      	ldrb	r1, [r3, #0]
 80019fc:	797b      	ldrb	r3, [r7, #5]
 80019fe:	f1c3 0213 	rsb	r2, r3, #19
 8001a02:	7bfb      	ldrb	r3, [r7, #15]
 8001a04:	0058      	lsls	r0, r3, #1
 8001a06:	79bb      	ldrb	r3, [r7, #6]
 8001a08:	2446      	movs	r4, #70	@ 0x46
 8001a0a:	fb04 f303 	mul.w	r3, r4, r3
 8001a0e:	333a      	adds	r3, #58	@ 0x3a
 8001a10:	4403      	add	r3, r0
 8001a12:	f021 0108 	bic.w	r1, r1, #8
 8001a16:	b2cc      	uxtb	r4, r1
 8001a18:	4918      	ldr	r1, [pc, #96]	@ (8001a7c <vfd_print_symbol+0x1fc>)
 8001a1a:	20c6      	movs	r0, #198	@ 0xc6
 8001a1c:	fb00 f202 	mul.w	r2, r0, r2
 8001a20:	440a      	add	r2, r1
 8001a22:	4413      	add	r3, r2
 8001a24:	4622      	mov	r2, r4
 8001a26:	701a      	strb	r2, [r3, #0]
			  }
			  w++;
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	73fb      	strb	r3, [r7, #15]
			for (int8_t s = 4; s >= 0; s--)
 8001a2e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	3b01      	subs	r3, #1
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	733b      	strb	r3, [r7, #12]
 8001a3a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	f6bf af3f 	bge.w	80018c2 <vfd_print_symbol+0x42>
		for (uint8_t j = 0; j < 7; j++)
 8001a44:	7b7b      	ldrb	r3, [r7, #13]
 8001a46:	3301      	adds	r3, #1
 8001a48:	737b      	strb	r3, [r7, #13]
 8001a4a:	7b7b      	ldrb	r3, [r7, #13]
 8001a4c:	2b06      	cmp	r3, #6
 8001a4e:	f67f af35 	bls.w	80018bc <vfd_print_symbol+0x3c>
			}
		}
		offset++;
 8001a52:	797b      	ldrb	r3, [r7, #5]
 8001a54:	3301      	adds	r3, #1
 8001a56:	717b      	strb	r3, [r7, #5]
		w = 0;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = amount; i > 0; i--)
 8001a5c:	7bbb      	ldrb	r3, [r7, #14]
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	73bb      	strb	r3, [r7, #14]
 8001a62:	7bbb      	ldrb	r3, [r7, #14]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	f47f af26 	bne.w	80018b6 <vfd_print_symbol+0x36>
	}
	return amount;
 8001a6a:	793b      	ldrb	r3, [r7, #4]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3710      	adds	r7, #16
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc90      	pop	{r4, r7}
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	08008ac0 	.word	0x08008ac0
 8001a7c:	200014b8 	.word	0x200014b8

08001a80 <vfd_display_error>:

void vfd_display_error(uint8_t line)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	71fb      	strb	r3, [r7, #7]
	vfd_clear_line(1);
 8001a8a:	2001      	movs	r0, #1
 8001a8c:	f7ff fd6c 	bl	8001568 <vfd_clear_line>
	vfd_print("ERROR!!!", line, 5);
 8001a90:	79fb      	ldrb	r3, [r7, #7]
 8001a92:	2205      	movs	r2, #5
 8001a94:	4619      	mov	r1, r3
 8001a96:	4818      	ldr	r0, [pc, #96]	@ (8001af8 <vfd_display_error+0x78>)
 8001a98:	f7ff fddc 	bl	8001654 <vfd_print>
	HAL_Delay(400);
 8001a9c:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001aa0:	f001 f91a 	bl	8002cd8 <HAL_Delay>
	vfd_clear_line(1);
 8001aa4:	2001      	movs	r0, #1
 8001aa6:	f7ff fd5f 	bl	8001568 <vfd_clear_line>
	HAL_Delay(400);
 8001aaa:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001aae:	f001 f913 	bl	8002cd8 <HAL_Delay>
	vfd_print("ERROR!!!", line, 5);
 8001ab2:	79fb      	ldrb	r3, [r7, #7]
 8001ab4:	2205      	movs	r2, #5
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	480f      	ldr	r0, [pc, #60]	@ (8001af8 <vfd_display_error+0x78>)
 8001aba:	f7ff fdcb 	bl	8001654 <vfd_print>
	HAL_Delay(400);
 8001abe:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001ac2:	f001 f909 	bl	8002cd8 <HAL_Delay>
	vfd_clear_line(1);
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f7ff fd4e 	bl	8001568 <vfd_clear_line>
	HAL_Delay(400);
 8001acc:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001ad0:	f001 f902 	bl	8002cd8 <HAL_Delay>
	vfd_print("ERROR!!!", line, 5);
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	2205      	movs	r2, #5
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4807      	ldr	r0, [pc, #28]	@ (8001af8 <vfd_display_error+0x78>)
 8001adc:	f7ff fdba 	bl	8001654 <vfd_print>
	HAL_Delay(400);
 8001ae0:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8001ae4:	f001 f8f8 	bl	8002cd8 <HAL_Delay>
	vfd_clear_line(1);
 8001ae8:	2001      	movs	r0, #1
 8001aea:	f7ff fd3d 	bl	8001568 <vfd_clear_line>
}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	080088c8 	.word	0x080088c8

08001afc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001b04:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001b08:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001b0c:	f003 0301 	and.w	r3, r3, #1
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d013      	beq.n	8001b3c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001b14:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001b18:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001b1c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d00b      	beq.n	8001b3c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001b24:	e000      	b.n	8001b28 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001b26:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001b28:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d0f9      	beq.n	8001b26 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001b32:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001b3c:	687b      	ldr	r3, [r7, #4]
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
	...

08001b4c <HAL_TIM_PeriodElapsedCallback>:
uint8_t esp_init();
uint8_t esp_get_time();
uint8_t esp_get_weather();

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001b4c:	b5b0      	push	{r4, r5, r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
	static uint16_t counter = 0;

	if(htim->Instance == htim1.Instance)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	4b29      	ldr	r3, [pc, #164]	@ (8001c00 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d117      	bne.n	8001b90 <HAL_TIM_PeriodElapsedCallback+0x44>
	{
		GPIOA->ODR = (GPIOA->ODR & 0x00) | output_screen_buff_bin[0][counter];
 8001b60:	4b28      	ldr	r3, [pc, #160]	@ (8001c04 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001b62:	695b      	ldr	r3, [r3, #20]
 8001b64:	4b28      	ldr	r3, [pc, #160]	@ (8001c08 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001b66:	881b      	ldrh	r3, [r3, #0]
 8001b68:	461a      	mov	r2, r3
 8001b6a:	4b28      	ldr	r3, [pc, #160]	@ (8001c0c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001b6c:	5c9a      	ldrb	r2, [r3, r2]
 8001b6e:	4b25      	ldr	r3, [pc, #148]	@ (8001c04 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001b70:	615a      	str	r2, [r3, #20]
		if(++counter > 3960)
 8001b72:	4b25      	ldr	r3, [pc, #148]	@ (8001c08 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	3301      	adds	r3, #1
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	4b23      	ldr	r3, [pc, #140]	@ (8001c08 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001b7c:	801a      	strh	r2, [r3, #0]
 8001b7e:	4b22      	ldr	r3, [pc, #136]	@ (8001c08 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001b80:	881b      	ldrh	r3, [r3, #0]
 8001b82:	f640 7278 	movw	r2, #3960	@ 0xf78
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d902      	bls.n	8001b90 <HAL_TIM_PeriodElapsedCallback+0x44>
			counter = 0;
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c08 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	801a      	strh	r2, [r3, #0]
	}
	if(htim->Instance == htim3.Instance)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	4b1e      	ldr	r3, [pc, #120]	@ (8001c10 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d12c      	bne.n	8001bf6 <HAL_TIM_PeriodElapsedCallback+0xaa>
	{
		flag_time_inc = 1;
 8001b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8001c14 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	701a      	strb	r2, [r3, #0]
		unix_time++;
 8001ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c18 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba8:	1c54      	adds	r4, r2, #1
 8001baa:	f143 0500 	adc.w	r5, r3, #0
 8001bae:	4b1a      	ldr	r3, [pc, #104]	@ (8001c18 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001bb0:	e9c3 4500 	strd	r4, r5, [r3]

		if(display_mode)
 8001bb4:	4b19      	ldr	r3, [pc, #100]	@ (8001c1c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d00e      	beq.n	8001bda <HAL_TIM_PeriodElapsedCallback+0x8e>
		{
			if((unix_time % 25) == 0)
 8001bbc:	4b16      	ldr	r3, [pc, #88]	@ (8001c18 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001bbe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001bc2:	f04f 0219 	mov.w	r2, #25
 8001bc6:	f04f 0300 	mov.w	r3, #0
 8001bca:	f7fe fb71 	bl	80002b0 <__aeabi_ldivmod>
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	d111      	bne.n	8001bf6 <HAL_TIM_PeriodElapsedCallback+0xaa>
				display_mode = 0x00;
 8001bd2:	4b12      	ldr	r3, [pc, #72]	@ (8001c1c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	701a      	strb	r2, [r3, #0]
		{
			if((unix_time % 5) == 0)
				display_mode = 0x01;
		}
	}
}
 8001bd8:	e00d      	b.n	8001bf6 <HAL_TIM_PeriodElapsedCallback+0xaa>
			if((unix_time % 5) == 0)
 8001bda:	4b0f      	ldr	r3, [pc, #60]	@ (8001c18 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001bdc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001be0:	f04f 0205 	mov.w	r2, #5
 8001be4:	f04f 0300 	mov.w	r3, #0
 8001be8:	f7fe fb62 	bl	80002b0 <__aeabi_ldivmod>
 8001bec:	4313      	orrs	r3, r2
 8001bee:	d102      	bne.n	8001bf6 <HAL_TIM_PeriodElapsedCallback+0xaa>
				display_mode = 0x01;
 8001bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8001c1c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	701a      	strb	r2, [r3, #0]
}
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bdb0      	pop	{r4, r5, r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20002488 	.word	0x20002488
 8001c04:	40020000 	.word	0x40020000
 8001c08:	200025f6 	.word	0x200025f6
 8001c0c:	200014b8 	.word	0x200014b8
 8001c10:	20002518 	.word	0x20002518
 8001c14:	200025f4 	.word	0x200025f4
 8001c18:	200025a8 	.word	0x200025a8
 8001c1c:	200000ce 	.word	0x200000ce

08001c20 <main>:



int main(void)
{
 8001c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c22:	b08f      	sub	sp, #60	@ 0x3c
 8001c24:	af04      	add	r7, sp, #16
	HAL_Init();
 8001c26:	f000 ffe5 	bl	8002bf4 <HAL_Init>
	SystemClock_Config();
 8001c2a:	f000 fa53 	bl	80020d4 <SystemClock_Config>

	MX_GPIO_Init();
 8001c2e:	f000 fc2f 	bl	8002490 <MX_GPIO_Init>
	MX_SPI1_Init();
 8001c32:	f000 fab9 	bl	80021a8 <MX_SPI1_Init>
	MX_TIM1_Init();
 8001c36:	f000 faed 	bl	8002214 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001c3a:	f000 fb3b 	bl	80022b4 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 8001c3e:	f000 fbfd 	bl	800243c <MX_USART1_UART_Init>
	MX_TIM3_Init();
 8001c42:	f000 fbad 	bl	80023a0 <MX_TIM3_Init>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001c46:	2100      	movs	r1, #0
 8001c48:	4890      	ldr	r0, [pc, #576]	@ (8001e8c <main+0x26c>)
 8001c4a:	f002 f9af 	bl	8003fac <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim1);
 8001c4e:	4890      	ldr	r0, [pc, #576]	@ (8001e90 <main+0x270>)
 8001c50:	f002 f8f0 	bl	8003e34 <HAL_TIM_Base_Start_IT>

	init_array();
 8001c54:	f7ff fb58 	bl	8001308 <init_array>
	vfd_print("VFD  v0.3", 0, 3);
 8001c58:	2203      	movs	r2, #3
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	488d      	ldr	r0, [pc, #564]	@ (8001e94 <main+0x274>)
 8001c5e:	f7ff fcf9 	bl	8001654 <vfd_print>
	HAL_Delay(3000);
 8001c62:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001c66:	f001 f837 	bl	8002cd8 <HAL_Delay>

	while(!esp_init())
 8001c6a:	e002      	b.n	8001c72 <main+0x52>
	  vfd_display_error(1);
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	f7ff ff07 	bl	8001a80 <vfd_display_error>
	while(!esp_init())
 8001c72:	f000 fc85 	bl	8002580 <esp_init>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d0f7      	beq.n	8001c6c <main+0x4c>

	vfd_print("", 0, 5);
 8001c7c:	2205      	movs	r2, #5
 8001c7e:	2100      	movs	r1, #0
 8001c80:	4885      	ldr	r0, [pc, #532]	@ (8001e98 <main+0x278>)
 8001c82:	f7ff fce7 	bl	8001654 <vfd_print>
	vfd_print("!", 1, 4);
 8001c86:	2204      	movs	r2, #4
 8001c88:	2101      	movs	r1, #1
 8001c8a:	4884      	ldr	r0, [pc, #528]	@ (8001e9c <main+0x27c>)
 8001c8c:	f7ff fce2 	bl	8001654 <vfd_print>

	uint8_t fail_counter = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	vfd_clear();
 8001c96:	f7ff fc33 	bl	8001500 <vfd_clear>
	vfd_print(" ", 0, 0);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4880      	ldr	r0, [pc, #512]	@ (8001ea0 <main+0x280>)
 8001ca0:	f7ff fcd8 	bl	8001654 <vfd_print>

	while(!WiFi_GetTime(&unix_time))
 8001ca4:	e01d      	b.n	8001ce2 <main+0xc2>
	{
		vfd_clear();
 8001ca6:	f7ff fc2b 	bl	8001500 <vfd_clear>
		vfd_print("  ", 0, 0);
 8001caa:	2200      	movs	r2, #0
 8001cac:	2100      	movs	r1, #0
 8001cae:	487d      	ldr	r0, [pc, #500]	@ (8001ea4 <main+0x284>)
 8001cb0:	f7ff fcd0 	bl	8001654 <vfd_print>
		if(fail_counter++ > 5)
 8001cb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001cb8:	1c5a      	adds	r2, r3, #1
 8001cba:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8001cbe:	2b05      	cmp	r3, #5
 8001cc0:	d90b      	bls.n	8001cda <main+0xba>
		{
			while(!esp_init()) vfd_display_error(1);
 8001cc2:	e002      	b.n	8001cca <main+0xaa>
 8001cc4:	2001      	movs	r0, #1
 8001cc6:	f7ff fedb 	bl	8001a80 <vfd_display_error>
 8001cca:	f000 fc59 	bl	8002580 <esp_init>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d0f7      	beq.n	8001cc4 <main+0xa4>
			fail_counter = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
		HAL_Delay(2000);
 8001cda:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001cde:	f000 fffb 	bl	8002cd8 <HAL_Delay>
	while(!WiFi_GetTime(&unix_time))
 8001ce2:	4871      	ldr	r0, [pc, #452]	@ (8001ea8 <main+0x288>)
 8001ce4:	f7fe fd9c 	bl	8000820 <WiFi_GetTime>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d0db      	beq.n	8001ca6 <main+0x86>
	}

	vfd_clear();
 8001cee:	f7ff fc07 	bl	8001500 <vfd_clear>
	vfd_print(" ", 0, 0);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	486d      	ldr	r0, [pc, #436]	@ (8001eac <main+0x28c>)
 8001cf8:	f7ff fcac 	bl	8001654 <vfd_print>
	while(!WiFi_GetWeather(weather))
 8001cfc:	e01d      	b.n	8001d3a <main+0x11a>
	{
		vfd_clear();
 8001cfe:	f7ff fbff 	bl	8001500 <vfd_clear>
		vfd_print("  ", 0, 0);
 8001d02:	2200      	movs	r2, #0
 8001d04:	2100      	movs	r1, #0
 8001d06:	486a      	ldr	r0, [pc, #424]	@ (8001eb0 <main+0x290>)
 8001d08:	f7ff fca4 	bl	8001654 <vfd_print>
		if(fail_counter++ > 5)
 8001d0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d10:	1c5a      	adds	r2, r3, #1
 8001d12:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8001d16:	2b05      	cmp	r3, #5
 8001d18:	d90b      	bls.n	8001d32 <main+0x112>
		{
			while(!esp_init()) vfd_display_error(1);
 8001d1a:	e002      	b.n	8001d22 <main+0x102>
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	f7ff feaf 	bl	8001a80 <vfd_display_error>
 8001d22:	f000 fc2d 	bl	8002580 <esp_init>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0f7      	beq.n	8001d1c <main+0xfc>
			fail_counter = 0;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
		HAL_Delay(2000);
 8001d32:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001d36:	f000 ffcf 	bl	8002cd8 <HAL_Delay>
	while(!WiFi_GetWeather(weather))
 8001d3a:	485e      	ldr	r0, [pc, #376]	@ (8001eb4 <main+0x294>)
 8001d3c:	f7fe fe02 	bl	8000944 <WiFi_GetWeather>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d0db      	beq.n	8001cfe <main+0xde>
	}

	HAL_TIM_Base_Start_IT(&htim3);
 8001d46:	485c      	ldr	r0, [pc, #368]	@ (8001eb8 <main+0x298>)
 8001d48:	f002 f874 	bl	8003e34 <HAL_TIM_Base_Start_IT>
	vfd_clear();
 8001d4c:	f7ff fbd8 	bl	8001500 <vfd_clear>

	while (1)
	{
		if(flag_time_inc)
 8001d50:	4b5a      	ldr	r3, [pc, #360]	@ (8001ebc <main+0x29c>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d0fb      	beq.n	8001d50 <main+0x130>
		{
			if((unix_time % 1800) == 0)
 8001d58:	4b53      	ldr	r3, [pc, #332]	@ (8001ea8 <main+0x288>)
 8001d5a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d5e:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	f7fe faa3 	bl	80002b0 <__aeabi_ldivmod>
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	d11a      	bne.n	8001da4 <main+0x184>
			{
				vfd_clear();
 8001d6e:	f7ff fbc7 	bl	8001500 <vfd_clear>
				vfd_print(" ", 0, 0);
 8001d72:	2200      	movs	r2, #0
 8001d74:	2100      	movs	r1, #0
 8001d76:	4852      	ldr	r0, [pc, #328]	@ (8001ec0 <main+0x2a0>)
 8001d78:	f7ff fc6c 	bl	8001654 <vfd_print>
				if(!WiFi_GetWeather(weather))
 8001d7c:	484d      	ldr	r0, [pc, #308]	@ (8001eb4 <main+0x294>)
 8001d7e:	f7fe fde1 	bl	8000944 <WiFi_GetWeather>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d105      	bne.n	8001d94 <main+0x174>
					vfd_print(" ERROR!!!", 1 , 0);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	484d      	ldr	r0, [pc, #308]	@ (8001ec4 <main+0x2a4>)
 8001d8e:	f7ff fc61 	bl	8001654 <vfd_print>
 8001d92:	e004      	b.n	8001d9e <main+0x17e>
				else
					vfd_print(" OK ", 1, 0);
 8001d94:	2200      	movs	r2, #0
 8001d96:	2101      	movs	r1, #1
 8001d98:	484b      	ldr	r0, [pc, #300]	@ (8001ec8 <main+0x2a8>)
 8001d9a:	f7ff fc5b 	bl	8001654 <vfd_print>
				HAL_Delay(200);
 8001d9e:	20c8      	movs	r0, #200	@ 0xc8
 8001da0:	f000 ff9a 	bl	8002cd8 <HAL_Delay>
			}
			if(!HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))
 8001da4:	2110      	movs	r1, #16
 8001da6:	4849      	ldr	r0, [pc, #292]	@ (8001ecc <main+0x2ac>)
 8001da8:	f001 fae2 	bl	8003370 <HAL_GPIO_ReadPin>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d168      	bne.n	8001e84 <main+0x264>
			{
				static uint8_t flag_dot = 0x00;
				static char dot_char;
				current_time = localtime(&unix_time);
 8001db2:	483d      	ldr	r0, [pc, #244]	@ (8001ea8 <main+0x288>)
 8001db4:	f004 fa2c 	bl	8006210 <localtime>
 8001db8:	4603      	mov	r3, r0
 8001dba:	4a45      	ldr	r2, [pc, #276]	@ (8001ed0 <main+0x2b0>)
 8001dbc:	6013      	str	r3, [r2, #0]

				if(flag_dot)
 8001dbe:	4b45      	ldr	r3, [pc, #276]	@ (8001ed4 <main+0x2b4>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <main+0x1ae>
					dot_char = ':';
 8001dc6:	4b44      	ldr	r3, [pc, #272]	@ (8001ed8 <main+0x2b8>)
 8001dc8:	223a      	movs	r2, #58	@ 0x3a
 8001dca:	701a      	strb	r2, [r3, #0]
 8001dcc:	e002      	b.n	8001dd4 <main+0x1b4>
				else
					dot_char = SYM_A_DOUBLE_DOT;
 8001dce:	4b42      	ldr	r3, [pc, #264]	@ (8001ed8 <main+0x2b8>)
 8001dd0:	2202      	movs	r2, #2
 8001dd2:	701a      	strb	r2, [r3, #0]

				char time_string[20];
				sprintf(time_string, "%2d%c%.2d%c%.2d %s",	 current_time->tm_hour,
 8001dd4:	4b3e      	ldr	r3, [pc, #248]	@ (8001ed0 <main+0x2b0>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	689c      	ldr	r4, [r3, #8]
 8001dda:	4b3f      	ldr	r3, [pc, #252]	@ (8001ed8 <main+0x2b8>)
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	461e      	mov	r6, r3
															 dot_char,
															 current_time->tm_min,
 8001de0:	4b3b      	ldr	r3, [pc, #236]	@ (8001ed0 <main+0x2b0>)
 8001de2:	681b      	ldr	r3, [r3, #0]
				sprintf(time_string, "%2d%c%.2d%c%.2d %s",	 current_time->tm_hour,
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	4a3c      	ldr	r2, [pc, #240]	@ (8001ed8 <main+0x2b8>)
 8001de8:	7812      	ldrb	r2, [r2, #0]
 8001dea:	4615      	mov	r5, r2
															 dot_char,
															 current_time->tm_sec,
 8001dec:	4a38      	ldr	r2, [pc, #224]	@ (8001ed0 <main+0x2b0>)
 8001dee:	6812      	ldr	r2, [r2, #0]
				sprintf(time_string, "%2d%c%.2d%c%.2d %s",	 current_time->tm_hour,
 8001df0:	6812      	ldr	r2, [r2, #0]
															 weeks[current_time->tm_wday]);
 8001df2:	4937      	ldr	r1, [pc, #220]	@ (8001ed0 <main+0x2b0>)
 8001df4:	6809      	ldr	r1, [r1, #0]
 8001df6:	6989      	ldr	r1, [r1, #24]
				sprintf(time_string, "%2d%c%.2d%c%.2d %s",	 current_time->tm_hour,
 8001df8:	4838      	ldr	r0, [pc, #224]	@ (8001edc <main+0x2bc>)
 8001dfa:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8001dfe:	f107 0010 	add.w	r0, r7, #16
 8001e02:	9103      	str	r1, [sp, #12]
 8001e04:	9202      	str	r2, [sp, #8]
 8001e06:	9501      	str	r5, [sp, #4]
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	4633      	mov	r3, r6
 8001e0c:	4622      	mov	r2, r4
 8001e0e:	4934      	ldr	r1, [pc, #208]	@ (8001ee0 <main+0x2c0>)
 8001e10:	f004 f93a 	bl	8006088 <siprintf>
				vfd_print(time_string, 0, 0);
 8001e14:	f107 0310 	add.w	r3, r7, #16
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff fc19 	bl	8001654 <vfd_print>
				sprintf(time_string, "%d %s%s%d ", 		 current_time->tm_mday,
 8001e22:	4b2b      	ldr	r3, [pc, #172]	@ (8001ed0 <main+0x2b0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68d9      	ldr	r1, [r3, #12]
															 months[current_time->tm_mon],
 8001e28:	4b29      	ldr	r3, [pc, #164]	@ (8001ed0 <main+0x2b0>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	691b      	ldr	r3, [r3, #16]
				sprintf(time_string, "%d %s%s%d ", 		 current_time->tm_mday,
 8001e2e:	4a2d      	ldr	r2, [pc, #180]	@ (8001ee4 <main+0x2c4>)
 8001e30:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
															 current_time->tm_mday > 9 ? " ":"  ",
 8001e34:	4b26      	ldr	r3, [pc, #152]	@ (8001ed0 <main+0x2b0>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68db      	ldr	r3, [r3, #12]
				sprintf(time_string, "%d %s%s%d ", 		 current_time->tm_mday,
 8001e3a:	2b09      	cmp	r3, #9
 8001e3c:	dd01      	ble.n	8001e42 <main+0x222>
 8001e3e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ee8 <main+0x2c8>)
 8001e40:	e000      	b.n	8001e44 <main+0x224>
 8001e42:	4b2a      	ldr	r3, [pc, #168]	@ (8001eec <main+0x2cc>)
															 current_time->tm_year + 1900);
 8001e44:	4a22      	ldr	r2, [pc, #136]	@ (8001ed0 <main+0x2b0>)
 8001e46:	6812      	ldr	r2, [r2, #0]
 8001e48:	6952      	ldr	r2, [r2, #20]
				sprintf(time_string, "%d %s%s%d ", 		 current_time->tm_mday,
 8001e4a:	f202 726c 	addw	r2, r2, #1900	@ 0x76c
 8001e4e:	f107 0010 	add.w	r0, r7, #16
 8001e52:	9201      	str	r2, [sp, #4]
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	4623      	mov	r3, r4
 8001e58:	460a      	mov	r2, r1
 8001e5a:	4925      	ldr	r1, [pc, #148]	@ (8001ef0 <main+0x2d0>)
 8001e5c:	f004 f914 	bl	8006088 <siprintf>
				vfd_print(time_string, 1, 0);
 8001e60:	f107 0310 	add.w	r3, r7, #16
 8001e64:	2200      	movs	r2, #0
 8001e66:	2101      	movs	r1, #1
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff fbf3 	bl	8001654 <vfd_print>
				flag_dot = !flag_dot;
 8001e6e:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <main+0x2b4>)
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	bf0c      	ite	eq
 8001e76:	2301      	moveq	r3, #1
 8001e78:	2300      	movne	r3, #0
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <main+0x2b4>)
 8001e80:	701a      	strb	r2, [r3, #0]
 8001e82:	e117      	b.n	80020b4 <main+0x494>
			}
			else
			{
				char weather_string[2][6];
				for(uint8_t i = 0; i < 4; i++)
 8001e84:	2300      	movs	r3, #0
 8001e86:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001e8a:	e10e      	b.n	80020aa <main+0x48a>
 8001e8c:	200024d0 	.word	0x200024d0
 8001e90:	20002488 	.word	0x20002488
 8001e94:	080089b8 	.word	0x080089b8
 8001e98:	080089c8 	.word	0x080089c8
 8001e9c:	080089d4 	.word	0x080089d4
 8001ea0:	080089e4 	.word	0x080089e4
 8001ea4:	080089f8 	.word	0x080089f8
 8001ea8:	200025a8 	.word	0x200025a8
 8001eac:	08008a0c 	.word	0x08008a0c
 8001eb0:	08008a20 	.word	0x08008a20
 8001eb4:	200025b0 	.word	0x200025b0
 8001eb8:	20002518 	.word	0x20002518
 8001ebc:	200025f4 	.word	0x200025f4
 8001ec0:	08008a34 	.word	0x08008a34
 8001ec4:	08008a48 	.word	0x08008a48
 8001ec8:	08008a54 	.word	0x08008a54
 8001ecc:	40020000 	.word	0x40020000
 8001ed0:	200025f0 	.word	0x200025f0
 8001ed4:	200025f8 	.word	0x200025f8
 8001ed8:	200025f9 	.word	0x200025f9
 8001edc:	200000d0 	.word	0x200000d0
 8001ee0:	08008a5c 	.word	0x08008a5c
 8001ee4:	200000ec 	.word	0x200000ec
 8001ee8:	08008a70 	.word	0x08008a70
 8001eec:	08008a74 	.word	0x08008a74
 8001ef0:	08008a78 	.word	0x08008a78
				{
					uint8_t weather_ico_id;
					switch(weather[i].ico_id)
 8001ef4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ef8:	4a72      	ldr	r2, [pc, #456]	@ (80020c4 <main+0x4a4>)
 8001efa:	011b      	lsls	r3, r3, #4
 8001efc:	4413      	add	r3, r2
 8001efe:	330a      	adds	r3, #10
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	2b31      	cmp	r3, #49	@ 0x31
 8001f06:	f200 808b 	bhi.w	8002020 <main+0x400>
 8001f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f10 <main+0x2f0>)
 8001f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f10:	08001fd9 	.word	0x08001fd9
 8001f14:	08001fe1 	.word	0x08001fe1
 8001f18:	08001fe9 	.word	0x08001fe9
 8001f1c:	08001ff1 	.word	0x08001ff1
 8001f20:	08002021 	.word	0x08002021
 8001f24:	08002021 	.word	0x08002021
 8001f28:	08002021 	.word	0x08002021
 8001f2c:	08002021 	.word	0x08002021
 8001f30:	08001ff9 	.word	0x08001ff9
 8001f34:	08002001 	.word	0x08002001
 8001f38:	08002009 	.word	0x08002009
 8001f3c:	08002021 	.word	0x08002021
 8001f40:	08002011 	.word	0x08002011
 8001f44:	08002021 	.word	0x08002021
 8001f48:	08002021 	.word	0x08002021
 8001f4c:	08002021 	.word	0x08002021
 8001f50:	08002021 	.word	0x08002021
 8001f54:	08002021 	.word	0x08002021
 8001f58:	08002021 	.word	0x08002021
 8001f5c:	08002021 	.word	0x08002021
 8001f60:	08002021 	.word	0x08002021
 8001f64:	08002021 	.word	0x08002021
 8001f68:	08002021 	.word	0x08002021
 8001f6c:	08002021 	.word	0x08002021
 8001f70:	08002021 	.word	0x08002021
 8001f74:	08002021 	.word	0x08002021
 8001f78:	08002021 	.word	0x08002021
 8001f7c:	08002021 	.word	0x08002021
 8001f80:	08002021 	.word	0x08002021
 8001f84:	08002021 	.word	0x08002021
 8001f88:	08002021 	.word	0x08002021
 8001f8c:	08002021 	.word	0x08002021
 8001f90:	08002021 	.word	0x08002021
 8001f94:	08002021 	.word	0x08002021
 8001f98:	08002021 	.word	0x08002021
 8001f9c:	08002021 	.word	0x08002021
 8001fa0:	08002021 	.word	0x08002021
 8001fa4:	08002021 	.word	0x08002021
 8001fa8:	08002021 	.word	0x08002021
 8001fac:	08002021 	.word	0x08002021
 8001fb0:	08002021 	.word	0x08002021
 8001fb4:	08002021 	.word	0x08002021
 8001fb8:	08002021 	.word	0x08002021
 8001fbc:	08002021 	.word	0x08002021
 8001fc0:	08002021 	.word	0x08002021
 8001fc4:	08002021 	.word	0x08002021
 8001fc8:	08002021 	.word	0x08002021
 8001fcc:	08002021 	.word	0x08002021
 8001fd0:	08002021 	.word	0x08002021
 8001fd4:	08002019 	.word	0x08002019
					{
						case 1:
							weather_ico_id = SYM_CLEAR_SKY;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
							break;
 8001fde:	e01f      	b.n	8002020 <main+0x400>
						case 2:
							weather_ico_id = SYM_FEW_CLOUDS;
 8001fe0:	2304      	movs	r3, #4
 8001fe2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
							break;
 8001fe6:	e01b      	b.n	8002020 <main+0x400>
						case 3:
							weather_ico_id = SYM_SCATTERD_CLOUS;
 8001fe8:	2305      	movs	r3, #5
 8001fea:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
							break;
 8001fee:	e017      	b.n	8002020 <main+0x400>
						case 4:
							weather_ico_id = SYM_BROKEN_CLOUDS;
 8001ff0:	2306      	movs	r3, #6
 8001ff2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
							break;
 8001ff6:	e013      	b.n	8002020 <main+0x400>
						case 9:
							weather_ico_id = SYM_SHOWER_RAIN;
 8001ff8:	2307      	movs	r3, #7
 8001ffa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
							break;
 8001ffe:	e00f      	b.n	8002020 <main+0x400>
						case 10:
							weather_ico_id = SYM_RAIN;
 8002000:	2308      	movs	r3, #8
 8002002:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
							break;
 8002006:	e00b      	b.n	8002020 <main+0x400>
						case 11:
							weather_ico_id = SYM_THUNDERSTORM;
 8002008:	2309      	movs	r3, #9
 800200a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
							break;
 800200e:	e007      	b.n	8002020 <main+0x400>
						case 13:
							weather_ico_id = SYM_SNOW;
 8002010:	230a      	movs	r3, #10
 8002012:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
							break;
 8002016:	e003      	b.n	8002020 <main+0x400>
						case 50:
							weather_ico_id = SYM_MIST;
 8002018:	230b      	movs	r3, #11
 800201a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
							break;
 800201e:	bf00      	nop
						default:
					}

					sprintf(weather_string[0], "%c%c%c%c%c", 	localtime(&weather[i].time)->tm_hour + 139,
 8002020:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002024:	011b      	lsls	r3, r3, #4
 8002026:	4a27      	ldr	r2, [pc, #156]	@ (80020c4 <main+0x4a4>)
 8002028:	4413      	add	r3, r2
 800202a:	4618      	mov	r0, r3
 800202c:	f004 f8f0 	bl	8006210 <localtime>
 8002030:	4603      	mov	r3, r0
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f103 028b 	add.w	r2, r3, #139	@ 0x8b
 8002038:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800203c:	1d38      	adds	r0, r7, #4
 800203e:	2120      	movs	r1, #32
 8002040:	9102      	str	r1, [sp, #8]
 8002042:	9301      	str	r3, [sp, #4]
 8002044:	237f      	movs	r3, #127	@ 0x7f
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	237b      	movs	r3, #123	@ 0x7b
 800204a:	491f      	ldr	r1, [pc, #124]	@ (80020c8 <main+0x4a8>)
 800204c:	f004 f81c 	bl	8006088 <siprintf>
																SYM_SMALL_DOBLEDOT,
																SYM_SMALL_0,
																weather_ico_id,
																' ');
					sprintf(weather_string[1], "%+3d%c%c", 		weather[i].temp,
 8002050:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002054:	4a1b      	ldr	r2, [pc, #108]	@ (80020c4 <main+0x4a4>)
 8002056:	011b      	lsls	r3, r3, #4
 8002058:	4413      	add	r3, r2
 800205a:	3308      	adds	r3, #8
 800205c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002060:	461a      	mov	r2, r3
 8002062:	1d3b      	adds	r3, r7, #4
 8002064:	1d98      	adds	r0, r3, #6
 8002066:	2320      	movs	r3, #32
 8002068:	9300      	str	r3, [sp, #0]
 800206a:	237d      	movs	r3, #125	@ 0x7d
 800206c:	4917      	ldr	r1, [pc, #92]	@ (80020cc <main+0x4ac>)
 800206e:	f004 f80b 	bl	8006088 <siprintf>
																SYM_CELSIUS,
																' ');
					vfd_print(weather_string[0], 0, i*5);
 8002072:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002076:	461a      	mov	r2, r3
 8002078:	0092      	lsls	r2, r2, #2
 800207a:	4413      	add	r3, r2
 800207c:	b2da      	uxtb	r2, r3
 800207e:	1d3b      	adds	r3, r7, #4
 8002080:	2100      	movs	r1, #0
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff fae6 	bl	8001654 <vfd_print>
					vfd_print(weather_string[1], 1, i*5);
 8002088:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800208c:	461a      	mov	r2, r3
 800208e:	0092      	lsls	r2, r2, #2
 8002090:	4413      	add	r3, r2
 8002092:	b2da      	uxtb	r2, r3
 8002094:	1d3b      	adds	r3, r7, #4
 8002096:	3306      	adds	r3, #6
 8002098:	2101      	movs	r1, #1
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff fada 	bl	8001654 <vfd_print>
				for(uint8_t i = 0; i < 4; i++)
 80020a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80020a4:	3301      	adds	r3, #1
 80020a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80020aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80020ae:	2b03      	cmp	r3, #3
 80020b0:	f67f af20 	bls.w	8001ef4 <main+0x2d4>
				}
			}
			flag_time_inc--;
 80020b4:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <main+0x4b0>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	3b01      	subs	r3, #1
 80020ba:	b2da      	uxtb	r2, r3
 80020bc:	4b04      	ldr	r3, [pc, #16]	@ (80020d0 <main+0x4b0>)
 80020be:	701a      	strb	r2, [r3, #0]
		if(flag_time_inc)
 80020c0:	e646      	b.n	8001d50 <main+0x130>
 80020c2:	bf00      	nop
 80020c4:	200025b0 	.word	0x200025b0
 80020c8:	08008a88 	.word	0x08008a88
 80020cc:	08008a94 	.word	0x08008a94
 80020d0:	200025f4 	.word	0x200025f4

080020d4 <SystemClock_Config>:
		}
	}
}

void SystemClock_Config(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b094      	sub	sp, #80	@ 0x50
 80020d8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020da:	f107 0320 	add.w	r3, r7, #32
 80020de:	2230      	movs	r2, #48	@ 0x30
 80020e0:	2100      	movs	r1, #0
 80020e2:	4618      	mov	r0, r3
 80020e4:	f004 f863 	bl	80061ae <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020e8:	f107 030c 	add.w	r3, r7, #12
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
 80020f2:	609a      	str	r2, [r3, #8]
 80020f4:	60da      	str	r2, [r3, #12]
 80020f6:	611a      	str	r2, [r3, #16]

	__HAL_RCC_PWR_CLK_ENABLE();
 80020f8:	2300      	movs	r3, #0
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	4b28      	ldr	r3, [pc, #160]	@ (80021a0 <SystemClock_Config+0xcc>)
 80020fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002100:	4a27      	ldr	r2, [pc, #156]	@ (80021a0 <SystemClock_Config+0xcc>)
 8002102:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002106:	6413      	str	r3, [r2, #64]	@ 0x40
 8002108:	4b25      	ldr	r3, [pc, #148]	@ (80021a0 <SystemClock_Config+0xcc>)
 800210a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002110:	60bb      	str	r3, [r7, #8]
 8002112:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002114:	2300      	movs	r3, #0
 8002116:	607b      	str	r3, [r7, #4]
 8002118:	4b22      	ldr	r3, [pc, #136]	@ (80021a4 <SystemClock_Config+0xd0>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002120:	4a20      	ldr	r2, [pc, #128]	@ (80021a4 <SystemClock_Config+0xd0>)
 8002122:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002126:	6013      	str	r3, [r2, #0]
 8002128:	4b1e      	ldr	r3, [pc, #120]	@ (80021a4 <SystemClock_Config+0xd0>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002130:	607b      	str	r3, [r7, #4]
 8002132:	687b      	ldr	r3, [r7, #4]

	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002134:	2301      	movs	r3, #1
 8002136:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002138:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800213c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800213e:	2302      	movs	r3, #2
 8002140:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002142:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002146:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 8002148:	2319      	movs	r3, #25
 800214a:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 800214c:	23a8      	movs	r3, #168	@ 0xa8
 800214e:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002150:	2302      	movs	r3, #2
 8002152:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002154:	2304      	movs	r3, #4
 8002156:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8002158:	f107 0320 	add.w	r3, r7, #32
 800215c:	4618      	mov	r0, r3
 800215e:	f001 f939 	bl	80033d4 <HAL_RCC_OscConfig>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <SystemClock_Config+0x98>
 8002168:	f000 fa76 	bl	8002658 <Error_Handler>

	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800216c:	230f      	movs	r3, #15
 800216e:	60fb      	str	r3, [r7, #12]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002170:	2302      	movs	r3, #2
 8002172:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002174:	2300      	movs	r3, #0
 8002176:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002178:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800217c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800217e:	2300      	movs	r3, #0
 8002180:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) Error_Handler();
 8002182:	f107 030c 	add.w	r3, r7, #12
 8002186:	2102      	movs	r1, #2
 8002188:	4618      	mov	r0, r3
 800218a:	f001 fb9b 	bl	80038c4 <HAL_RCC_ClockConfig>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <SystemClock_Config+0xc4>
 8002194:	f000 fa60 	bl	8002658 <Error_Handler>
}
 8002198:	bf00      	nop
 800219a:	3750      	adds	r7, #80	@ 0x50
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40023800 	.word	0x40023800
 80021a4:	40007000 	.word	0x40007000

080021a8 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
	hspi1.Instance = SPI1;
 80021ac:	4b17      	ldr	r3, [pc, #92]	@ (800220c <MX_SPI1_Init+0x64>)
 80021ae:	4a18      	ldr	r2, [pc, #96]	@ (8002210 <MX_SPI1_Init+0x68>)
 80021b0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80021b2:	4b16      	ldr	r3, [pc, #88]	@ (800220c <MX_SPI1_Init+0x64>)
 80021b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021b8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021ba:	4b14      	ldr	r3, [pc, #80]	@ (800220c <MX_SPI1_Init+0x64>)
 80021bc:	2200      	movs	r2, #0
 80021be:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021c0:	4b12      	ldr	r3, [pc, #72]	@ (800220c <MX_SPI1_Init+0x64>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021c6:	4b11      	ldr	r3, [pc, #68]	@ (800220c <MX_SPI1_Init+0x64>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021cc:	4b0f      	ldr	r3, [pc, #60]	@ (800220c <MX_SPI1_Init+0x64>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80021d2:	4b0e      	ldr	r3, [pc, #56]	@ (800220c <MX_SPI1_Init+0x64>)
 80021d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021d8:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021da:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <MX_SPI1_Init+0x64>)
 80021dc:	2200      	movs	r2, #0
 80021de:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021e0:	4b0a      	ldr	r3, [pc, #40]	@ (800220c <MX_SPI1_Init+0x64>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021e6:	4b09      	ldr	r3, [pc, #36]	@ (800220c <MX_SPI1_Init+0x64>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021ec:	4b07      	ldr	r3, [pc, #28]	@ (800220c <MX_SPI1_Init+0x64>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 80021f2:	4b06      	ldr	r3, [pc, #24]	@ (800220c <MX_SPI1_Init+0x64>)
 80021f4:	220a      	movs	r2, #10
 80021f6:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) Error_Handler();
 80021f8:	4804      	ldr	r0, [pc, #16]	@ (800220c <MX_SPI1_Init+0x64>)
 80021fa:	f001 fd43 	bl	8003c84 <HAL_SPI_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_SPI1_Init+0x60>
 8002204:	f000 fa28 	bl	8002658 <Error_Handler>
}
 8002208:	bf00      	nop
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20002430 	.word	0x20002430
 8002210:	40013000 	.word	0x40013000

08002214 <MX_TIM1_Init>:

static void MX_TIM1_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800221a:	f107 0308 	add.w	r3, r7, #8
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002228:	463b      	mov	r3, r7
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	605a      	str	r2, [r3, #4]

	htim1.Instance = TIM1;
 8002230:	4b1e      	ldr	r3, [pc, #120]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002232:	4a1f      	ldr	r2, [pc, #124]	@ (80022b0 <MX_TIM1_Init+0x9c>)
 8002234:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 39;
 8002236:	4b1d      	ldr	r3, [pc, #116]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002238:	2227      	movs	r2, #39	@ 0x27
 800223a:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800223c:	4b1b      	ldr	r3, [pc, #108]	@ (80022ac <MX_TIM1_Init+0x98>)
 800223e:	2200      	movs	r2, #0
 8002240:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 7;
 8002242:	4b1a      	ldr	r3, [pc, #104]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002244:	2207      	movs	r2, #7
 8002246:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002248:	4b18      	ldr	r3, [pc, #96]	@ (80022ac <MX_TIM1_Init+0x98>)
 800224a:	2200      	movs	r2, #0
 800224c:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 800224e:	4b17      	ldr	r3, [pc, #92]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002250:	2200      	movs	r2, #0
 8002252:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002254:	4b15      	ldr	r3, [pc, #84]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002256:	2200      	movs	r2, #0
 8002258:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) Error_Handler();
 800225a:	4814      	ldr	r0, [pc, #80]	@ (80022ac <MX_TIM1_Init+0x98>)
 800225c:	f001 fd9b 	bl	8003d96 <HAL_TIM_Base_Init>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_TIM1_Init+0x56>
 8002266:	f000 f9f7 	bl	8002658 <Error_Handler>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800226a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800226e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) Error_Handler();
 8002270:	f107 0308 	add.w	r3, r7, #8
 8002274:	4619      	mov	r1, r3
 8002276:	480d      	ldr	r0, [pc, #52]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002278:	f002 f912 	bl	80044a0 <HAL_TIM_ConfigClockSource>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <MX_TIM1_Init+0x72>
 8002282:	f000 f9e9 	bl	8002658 <Error_Handler>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002286:	2300      	movs	r3, #0
 8002288:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800228a:	2300      	movs	r3, #0
 800228c:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) Error_Handler();
 800228e:	463b      	mov	r3, r7
 8002290:	4619      	mov	r1, r3
 8002292:	4806      	ldr	r0, [pc, #24]	@ (80022ac <MX_TIM1_Init+0x98>)
 8002294:	f002 fcc0 	bl	8004c18 <HAL_TIMEx_MasterConfigSynchronization>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <MX_TIM1_Init+0x8e>
 800229e:	f000 f9db 	bl	8002658 <Error_Handler>
}
 80022a2:	bf00      	nop
 80022a4:	3718      	adds	r7, #24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20002488 	.word	0x20002488
 80022b0:	40010000 	.word	0x40010000

080022b4 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08e      	sub	sp, #56	@ 0x38
 80022b8:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80022be:	2200      	movs	r2, #0
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	605a      	str	r2, [r3, #4]
 80022c4:	609a      	str	r2, [r3, #8]
 80022c6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022c8:	f107 0320 	add.w	r3, r7, #32
 80022cc:	2200      	movs	r2, #0
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80022d2:	1d3b      	adds	r3, r7, #4
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
 80022e0:	615a      	str	r2, [r3, #20]
 80022e2:	619a      	str	r2, [r3, #24]

	htim2.Instance = TIM2;
 80022e4:	4b2d      	ldr	r3, [pc, #180]	@ (800239c <MX_TIM2_Init+0xe8>)
 80022e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022ea:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 8;
 80022ec:	4b2b      	ldr	r3, [pc, #172]	@ (800239c <MX_TIM2_Init+0xe8>)
 80022ee:	2208      	movs	r2, #8
 80022f0:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022f2:	4b2a      	ldr	r3, [pc, #168]	@ (800239c <MX_TIM2_Init+0xe8>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 530;
 80022f8:	4b28      	ldr	r3, [pc, #160]	@ (800239c <MX_TIM2_Init+0xe8>)
 80022fa:	f240 2212 	movw	r2, #530	@ 0x212
 80022fe:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002300:	4b26      	ldr	r3, [pc, #152]	@ (800239c <MX_TIM2_Init+0xe8>)
 8002302:	2200      	movs	r2, #0
 8002304:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002306:	4b25      	ldr	r3, [pc, #148]	@ (800239c <MX_TIM2_Init+0xe8>)
 8002308:	2200      	movs	r2, #0
 800230a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) Error_Handler();
 800230c:	4823      	ldr	r0, [pc, #140]	@ (800239c <MX_TIM2_Init+0xe8>)
 800230e:	f001 fd42 	bl	8003d96 <HAL_TIM_Base_Init>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <MX_TIM2_Init+0x68>
 8002318:	f000 f99e 	bl	8002658 <Error_Handler>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800231c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002320:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) Error_Handler();
 8002322:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002326:	4619      	mov	r1, r3
 8002328:	481c      	ldr	r0, [pc, #112]	@ (800239c <MX_TIM2_Init+0xe8>)
 800232a:	f002 f8b9 	bl	80044a0 <HAL_TIM_ConfigClockSource>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <MX_TIM2_Init+0x84>
 8002334:	f000 f990 	bl	8002658 <Error_Handler>
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) Error_Handler();
 8002338:	4818      	ldr	r0, [pc, #96]	@ (800239c <MX_TIM2_Init+0xe8>)
 800233a:	f001 fddd 	bl	8003ef8 <HAL_TIM_PWM_Init>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <MX_TIM2_Init+0x94>
 8002344:	f000 f988 	bl	8002658 <Error_Handler>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002348:	2300      	movs	r3, #0
 800234a:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800234c:	2300      	movs	r3, #0
 800234e:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) Error_Handler();
 8002350:	f107 0320 	add.w	r3, r7, #32
 8002354:	4619      	mov	r1, r3
 8002356:	4811      	ldr	r0, [pc, #68]	@ (800239c <MX_TIM2_Init+0xe8>)
 8002358:	f002 fc5e 	bl	8004c18 <HAL_TIMEx_MasterConfigSynchronization>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <MX_TIM2_Init+0xb2>
 8002362:	f000 f979 	bl	8002658 <Error_Handler>

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002366:	2360      	movs	r3, #96	@ 0x60
 8002368:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 85;
 800236a:	2355      	movs	r3, #85	@ 0x55
 800236c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800236e:	2300      	movs	r3, #0
 8002370:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 8002376:	1d3b      	adds	r3, r7, #4
 8002378:	2200      	movs	r2, #0
 800237a:	4619      	mov	r1, r3
 800237c:	4807      	ldr	r0, [pc, #28]	@ (800239c <MX_TIM2_Init+0xe8>)
 800237e:	f001 ffcd 	bl	800431c <HAL_TIM_PWM_ConfigChannel>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <MX_TIM2_Init+0xd8>
 8002388:	f000 f966 	bl	8002658 <Error_Handler>

	HAL_TIM_MspPostInit(&htim2);
 800238c:	4803      	ldr	r0, [pc, #12]	@ (800239c <MX_TIM2_Init+0xe8>)
 800238e:	f000 fa6b 	bl	8002868 <HAL_TIM_MspPostInit>
}
 8002392:	bf00      	nop
 8002394:	3738      	adds	r7, #56	@ 0x38
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	200024d0 	.word	0x200024d0

080023a0 <MX_TIM3_Init>:

static void MX_TIM3_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023a6:	f107 0308 	add.w	r3, r7, #8
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	605a      	str	r2, [r3, #4]
 80023b0:	609a      	str	r2, [r3, #8]
 80023b2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b4:	463b      	mov	r3, r7
 80023b6:	2200      	movs	r2, #0
 80023b8:	601a      	str	r2, [r3, #0]
 80023ba:	605a      	str	r2, [r3, #4]

	htim3.Instance = TIM3;
 80023bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002434 <MX_TIM3_Init+0x94>)
 80023be:	4a1e      	ldr	r2, [pc, #120]	@ (8002438 <MX_TIM3_Init+0x98>)
 80023c0:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 8399;
 80023c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002434 <MX_TIM3_Init+0x94>)
 80023c4:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80023c8:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002434 <MX_TIM3_Init+0x94>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 9999;
 80023d0:	4b18      	ldr	r3, [pc, #96]	@ (8002434 <MX_TIM3_Init+0x94>)
 80023d2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80023d6:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023d8:	4b16      	ldr	r3, [pc, #88]	@ (8002434 <MX_TIM3_Init+0x94>)
 80023da:	2200      	movs	r2, #0
 80023dc:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023de:	4b15      	ldr	r3, [pc, #84]	@ (8002434 <MX_TIM3_Init+0x94>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) Error_Handler();
 80023e4:	4813      	ldr	r0, [pc, #76]	@ (8002434 <MX_TIM3_Init+0x94>)
 80023e6:	f001 fcd6 	bl	8003d96 <HAL_TIM_Base_Init>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <MX_TIM3_Init+0x54>
 80023f0:	f000 f932 	bl	8002658 <Error_Handler>

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023f8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) Error_Handler();
 80023fa:	f107 0308 	add.w	r3, r7, #8
 80023fe:	4619      	mov	r1, r3
 8002400:	480c      	ldr	r0, [pc, #48]	@ (8002434 <MX_TIM3_Init+0x94>)
 8002402:	f002 f84d 	bl	80044a0 <HAL_TIM_ConfigClockSource>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <MX_TIM3_Init+0x70>
 800240c:	f000 f924 	bl	8002658 <Error_Handler>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002410:	2300      	movs	r3, #0
 8002412:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002414:	2300      	movs	r3, #0
 8002416:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) Error_Handler();
 8002418:	463b      	mov	r3, r7
 800241a:	4619      	mov	r1, r3
 800241c:	4805      	ldr	r0, [pc, #20]	@ (8002434 <MX_TIM3_Init+0x94>)
 800241e:	f002 fbfb 	bl	8004c18 <HAL_TIMEx_MasterConfigSynchronization>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <MX_TIM3_Init+0x8c>
 8002428:	f000 f916 	bl	8002658 <Error_Handler>
}
 800242c:	bf00      	nop
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	20002518 	.word	0x20002518
 8002438:	40000400 	.word	0x40000400

0800243c <MX_USART1_UART_Init>:

static void MX_USART1_UART_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
	huart1.Instance = USART1;
 8002440:	4b11      	ldr	r3, [pc, #68]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002442:	4a12      	ldr	r2, [pc, #72]	@ (800248c <MX_USART1_UART_Init+0x50>)
 8002444:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8002446:	4b10      	ldr	r3, [pc, #64]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002448:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800244c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800244e:	4b0e      	ldr	r3, [pc, #56]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002450:	2200      	movs	r2, #0
 8002452:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8002454:	4b0c      	ldr	r3, [pc, #48]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002456:	2200      	movs	r2, #0
 8002458:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800245a:	4b0b      	ldr	r3, [pc, #44]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 800245c:	2200      	movs	r2, #0
 800245e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002460:	4b09      	ldr	r3, [pc, #36]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002462:	220c      	movs	r2, #12
 8002464:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002466:	4b08      	ldr	r3, [pc, #32]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002468:	2200      	movs	r2, #0
 800246a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800246c:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 800246e:	2200      	movs	r2, #0
 8002470:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) Error_Handler();
 8002472:	4805      	ldr	r0, [pc, #20]	@ (8002488 <MX_USART1_UART_Init+0x4c>)
 8002474:	f002 fc52 	bl	8004d1c <HAL_UART_Init>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <MX_USART1_UART_Init+0x46>
 800247e:	f000 f8eb 	bl	8002658 <Error_Handler>
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20002560 	.word	0x20002560
 800248c:	40011000 	.word	0x40011000

08002490 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b088      	sub	sp, #32
 8002494:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002496:	f107 030c 	add.w	r3, r7, #12
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	605a      	str	r2, [r3, #4]
 80024a0:	609a      	str	r2, [r3, #8]
 80024a2:	60da      	str	r2, [r3, #12]
 80024a4:	611a      	str	r2, [r3, #16]

	  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	4b25      	ldr	r3, [pc, #148]	@ (8002540 <MX_GPIO_Init+0xb0>)
 80024ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ae:	4a24      	ldr	r2, [pc, #144]	@ (8002540 <MX_GPIO_Init+0xb0>)
 80024b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024b6:	4b22      	ldr	r3, [pc, #136]	@ (8002540 <MX_GPIO_Init+0xb0>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024be:	60bb      	str	r3, [r7, #8]
 80024c0:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	607b      	str	r3, [r7, #4]
 80024c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002540 <MX_GPIO_Init+0xb0>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	4a1d      	ldr	r2, [pc, #116]	@ (8002540 <MX_GPIO_Init+0xb0>)
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002540 <MX_GPIO_Init+0xb0>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	607b      	str	r3, [r7, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024de:	2300      	movs	r3, #0
 80024e0:	603b      	str	r3, [r7, #0]
 80024e2:	4b17      	ldr	r3, [pc, #92]	@ (8002540 <MX_GPIO_Init+0xb0>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	4a16      	ldr	r2, [pc, #88]	@ (8002540 <MX_GPIO_Init+0xb0>)
 80024e8:	f043 0302 	orr.w	r3, r3, #2
 80024ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ee:	4b14      	ldr	r3, [pc, #80]	@ (8002540 <MX_GPIO_Init+0xb0>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	603b      	str	r3, [r7, #0]
 80024f8:	683b      	ldr	r3, [r7, #0]

	  HAL_GPIO_WritePin(GPIOA, CLK_Pin|BK_Pin|LAT_Pin|SIN_Pin, GPIO_PIN_RESET);
 80024fa:	2200      	movs	r2, #0
 80024fc:	210f      	movs	r1, #15
 80024fe:	4811      	ldr	r0, [pc, #68]	@ (8002544 <MX_GPIO_Init+0xb4>)
 8002500:	f000 ff4e 	bl	80033a0 <HAL_GPIO_WritePin>

	  GPIO_InitStruct.Pin = CLK_Pin|BK_Pin|LAT_Pin|SIN_Pin;
 8002504:	230f      	movs	r3, #15
 8002506:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002508:	2301      	movs	r3, #1
 800250a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250c:	2300      	movs	r3, #0
 800250e:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002510:	2303      	movs	r3, #3
 8002512:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002514:	f107 030c 	add.w	r3, r7, #12
 8002518:	4619      	mov	r1, r3
 800251a:	480a      	ldr	r0, [pc, #40]	@ (8002544 <MX_GPIO_Init+0xb4>)
 800251c:	f000 fda4 	bl	8003068 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = BTN_Pin;
 8002520:	2310      	movs	r3, #16
 8002522:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002524:	2300      	movs	r3, #0
 8002526:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002528:	2301      	movs	r3, #1
 800252a:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 800252c:	f107 030c 	add.w	r3, r7, #12
 8002530:	4619      	mov	r1, r3
 8002532:	4804      	ldr	r0, [pc, #16]	@ (8002544 <MX_GPIO_Init+0xb4>)
 8002534:	f000 fd98 	bl	8003068 <HAL_GPIO_Init>

}
 8002538:	bf00      	nop
 800253a:	3720      	adds	r7, #32
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40023800 	.word	0x40023800
 8002544:	40020000 	.word	0x40020000

08002548 <_write>:

int _write(int file, char *ptr, int len)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
	int DataIdx;
    for(DataIdx = 0; DataIdx < len; DataIdx++)
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	e009      	b.n	800256e <_write+0x26>
    	ITM_SendChar(*ptr++);
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	1c5a      	adds	r2, r3, #1
 800255e:	60ba      	str	r2, [r7, #8]
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff faca 	bl	8001afc <ITM_SendChar>
    for(DataIdx = 0; DataIdx < len; DataIdx++)
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	3301      	adds	r3, #1
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	429a      	cmp	r2, r3
 8002574:	dbf1      	blt.n	800255a <_write+0x12>
    return len;
 8002576:	687b      	ldr	r3, [r7, #4]
}
 8002578:	4618      	mov	r0, r3
 800257a:	3718      	adds	r7, #24
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <esp_init>:

uint8_t esp_init()
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
	uint8_t offset = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	71fb      	strb	r3, [r7, #7]
 	vfd_print("  WiFi:", 0, 0);
 800258a:	2200      	movs	r2, #0
 800258c:	2100      	movs	r1, #0
 800258e:	482f      	ldr	r0, [pc, #188]	@ (800264c <esp_init+0xcc>)
 8002590:	f7ff f860 	bl	8001654 <vfd_print>

 	if(!Wifi_Restart())
 8002594:	f7fe fbd4 	bl	8000d40 <Wifi_Restart>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <esp_init+0x22>
		return 0x00;
 800259e:	2300      	movs	r3, #0
 80025a0:	e050      	b.n	8002644 <esp_init+0xc4>
	HAL_Delay(500);
 80025a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80025a6:	f000 fb97 	bl	8002cd8 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 4);
 80025aa:	79fa      	ldrb	r2, [r7, #7]
 80025ac:	2304      	movs	r3, #4
 80025ae:	2101      	movs	r1, #1
 80025b0:	2001      	movs	r0, #1
 80025b2:	f7ff f965 	bl	8001880 <vfd_print_symbol>
	offset += 4;
 80025b6:	79fb      	ldrb	r3, [r7, #7]
 80025b8:	3304      	adds	r3, #4
 80025ba:	71fb      	strb	r3, [r7, #7]

	if(!Wifi_Init())
 80025bc:	f7fe fb84 	bl	8000cc8 <Wifi_Init>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <esp_init+0x4a>
		return 0x00;
 80025c6:	2300      	movs	r3, #0
 80025c8:	e03c      	b.n	8002644 <esp_init+0xc4>
	HAL_Delay(500);
 80025ca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80025ce:	f000 fb83 	bl	8002cd8 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 4);
 80025d2:	79fa      	ldrb	r2, [r7, #7]
 80025d4:	2304      	movs	r3, #4
 80025d6:	2101      	movs	r1, #1
 80025d8:	2001      	movs	r0, #1
 80025da:	f7ff f951 	bl	8001880 <vfd_print_symbol>
	offset += 4;
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	3304      	adds	r3, #4
 80025e2:	71fb      	strb	r3, [r7, #7]

	if(!Wifi_SetMode(WifiMode_Station))
 80025e4:	2001      	movs	r0, #1
 80025e6:	f7fe fbe1 	bl	8000dac <Wifi_SetMode>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d101      	bne.n	80025f4 <esp_init+0x74>
		return 0x00;
 80025f0:	2300      	movs	r3, #0
 80025f2:	e027      	b.n	8002644 <esp_init+0xc4>
	HAL_Delay(500);
 80025f4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80025f8:	f000 fb6e 	bl	8002cd8 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 4);
 80025fc:	79fa      	ldrb	r2, [r7, #7]
 80025fe:	2304      	movs	r3, #4
 8002600:	2101      	movs	r1, #1
 8002602:	2001      	movs	r0, #1
 8002604:	f7ff f93c 	bl	8001880 <vfd_print_symbol>
	offset += 4;
 8002608:	79fb      	ldrb	r3, [r7, #7]
 800260a:	3304      	adds	r3, #4
 800260c:	71fb      	strb	r3, [r7, #7]

	if(!Wifi_Station_ConnectToAp(SSID, Pass, NULL))
 800260e:	2200      	movs	r2, #0
 8002610:	490f      	ldr	r1, [pc, #60]	@ (8002650 <esp_init+0xd0>)
 8002612:	4810      	ldr	r0, [pc, #64]	@ (8002654 <esp_init+0xd4>)
 8002614:	f7fe fc0e 	bl	8000e34 <Wifi_Station_ConnectToAp>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <esp_init+0xa2>
		return 0x00;
 800261e:	2300      	movs	r3, #0
 8002620:	e010      	b.n	8002644 <esp_init+0xc4>
	HAL_Delay(2000);
 8002622:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002626:	f000 fb57 	bl	8002cd8 <HAL_Delay>
	vfd_print_symbol(SYM_PROGRESS_BAR, 1, offset, 4);
 800262a:	79fa      	ldrb	r2, [r7, #7]
 800262c:	2304      	movs	r3, #4
 800262e:	2101      	movs	r1, #1
 8002630:	2001      	movs	r0, #1
 8002632:	f7ff f925 	bl	8001880 <vfd_print_symbol>

	HAL_Delay(500);
 8002636:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800263a:	f000 fb4d 	bl	8002cd8 <HAL_Delay>
	vfd_clear();
 800263e:	f7fe ff5f 	bl	8001500 <vfd_clear>
	return 1;
 8002642:	2301      	movs	r3, #1
}
 8002644:	4618      	mov	r0, r3
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	08008aa0 	.word	0x08008aa0
 8002650:	200000c4 	.word	0x200000c4
 8002654:	200000b8 	.word	0x200000b8

08002658 <Error_Handler>:

void Error_Handler(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800265c:	b672      	cpsid	i
}
 800265e:	bf00      	nop
  __disable_irq();
  while (1);
 8002660:	bf00      	nop
 8002662:	e7fd      	b.n	8002660 <Error_Handler+0x8>

08002664 <str_find>:
 */
#include "service.h"
#include "string.h"

int str_find(char* value, char* array, uint8_t num)
{
 8002664:	b590      	push	{r4, r7, lr}
 8002666:	b087      	sub	sp, #28
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	4613      	mov	r3, r2
 8002670:	71fb      	strb	r3, [r7, #7]
	char* index = array - 1;
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	3b01      	subs	r3, #1
 8002676:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < num; i++)
 8002678:	2300      	movs	r3, #0
 800267a:	613b      	str	r3, [r7, #16]
 800267c:	e010      	b.n	80026a0 <str_find+0x3c>
	{
		index = strstr(array + (index - array) + i, value);
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	697a      	ldr	r2, [r7, #20]
 8002682:	4413      	add	r3, r2
 8002684:	68f9      	ldr	r1, [r7, #12]
 8002686:	4618      	mov	r0, r3
 8002688:	f003 fdab 	bl	80061e2 <strstr>
 800268c:	6178      	str	r0, [r7, #20]
		if(index == 0)
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d102      	bne.n	800269a <str_find+0x36>
			return -1;
 8002694:	f04f 33ff 	mov.w	r3, #4294967295
 8002698:	e00f      	b.n	80026ba <str_find+0x56>
	for(int i = 0; i < num; i++)
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	3301      	adds	r3, #1
 800269e:	613b      	str	r3, [r7, #16]
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	dbea      	blt.n	800267e <str_find+0x1a>
	}
	return index - array + strlen(value);
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	461c      	mov	r4, r3
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f7fd fd9f 	bl	80001f4 <strlen>
 80026b6:	4603      	mov	r3, r0
 80026b8:	4423      	add	r3, r4
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	371c      	adds	r7, #28
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd90      	pop	{r4, r7, pc}
	...

080026c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026ca:	2300      	movs	r3, #0
 80026cc:	607b      	str	r3, [r7, #4]
 80026ce:	4b10      	ldr	r3, [pc, #64]	@ (8002710 <HAL_MspInit+0x4c>)
 80026d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d2:	4a0f      	ldr	r2, [pc, #60]	@ (8002710 <HAL_MspInit+0x4c>)
 80026d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80026da:	4b0d      	ldr	r3, [pc, #52]	@ (8002710 <HAL_MspInit+0x4c>)
 80026dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026e2:	607b      	str	r3, [r7, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	603b      	str	r3, [r7, #0]
 80026ea:	4b09      	ldr	r3, [pc, #36]	@ (8002710 <HAL_MspInit+0x4c>)
 80026ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ee:	4a08      	ldr	r2, [pc, #32]	@ (8002710 <HAL_MspInit+0x4c>)
 80026f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026f6:	4b06      	ldr	r3, [pc, #24]	@ (8002710 <HAL_MspInit+0x4c>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026fe:	603b      	str	r3, [r7, #0]
 8002700:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	40023800 	.word	0x40023800

08002714 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08a      	sub	sp, #40	@ 0x28
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800271c:	f107 0314 	add.w	r3, r7, #20
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	605a      	str	r2, [r3, #4]
 8002726:	609a      	str	r2, [r3, #8]
 8002728:	60da      	str	r2, [r3, #12]
 800272a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a19      	ldr	r2, [pc, #100]	@ (8002798 <HAL_SPI_MspInit+0x84>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d12b      	bne.n	800278e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	613b      	str	r3, [r7, #16]
 800273a:	4b18      	ldr	r3, [pc, #96]	@ (800279c <HAL_SPI_MspInit+0x88>)
 800273c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800273e:	4a17      	ldr	r2, [pc, #92]	@ (800279c <HAL_SPI_MspInit+0x88>)
 8002740:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002744:	6453      	str	r3, [r2, #68]	@ 0x44
 8002746:	4b15      	ldr	r3, [pc, #84]	@ (800279c <HAL_SPI_MspInit+0x88>)
 8002748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800274a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800274e:	613b      	str	r3, [r7, #16]
 8002750:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	60fb      	str	r3, [r7, #12]
 8002756:	4b11      	ldr	r3, [pc, #68]	@ (800279c <HAL_SPI_MspInit+0x88>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275a:	4a10      	ldr	r2, [pc, #64]	@ (800279c <HAL_SPI_MspInit+0x88>)
 800275c:	f043 0301 	orr.w	r3, r3, #1
 8002760:	6313      	str	r3, [r2, #48]	@ 0x30
 8002762:	4b0e      	ldr	r3, [pc, #56]	@ (800279c <HAL_SPI_MspInit+0x88>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800276e:	23a0      	movs	r3, #160	@ 0xa0
 8002770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002772:	2302      	movs	r3, #2
 8002774:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002776:	2300      	movs	r3, #0
 8002778:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800277a:	2303      	movs	r3, #3
 800277c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800277e:	2305      	movs	r3, #5
 8002780:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002782:	f107 0314 	add.w	r3, r7, #20
 8002786:	4619      	mov	r1, r3
 8002788:	4805      	ldr	r0, [pc, #20]	@ (80027a0 <HAL_SPI_MspInit+0x8c>)
 800278a:	f000 fc6d 	bl	8003068 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800278e:	bf00      	nop
 8002790:	3728      	adds	r7, #40	@ 0x28
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40013000 	.word	0x40013000
 800279c:	40023800 	.word	0x40023800
 80027a0:	40020000 	.word	0x40020000

080027a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b086      	sub	sp, #24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a2a      	ldr	r2, [pc, #168]	@ (800285c <HAL_TIM_Base_MspInit+0xb8>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d11e      	bne.n	80027f4 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	617b      	str	r3, [r7, #20]
 80027ba:	4b29      	ldr	r3, [pc, #164]	@ (8002860 <HAL_TIM_Base_MspInit+0xbc>)
 80027bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027be:	4a28      	ldr	r2, [pc, #160]	@ (8002860 <HAL_TIM_Base_MspInit+0xbc>)
 80027c0:	f043 0301 	orr.w	r3, r3, #1
 80027c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80027c6:	4b26      	ldr	r3, [pc, #152]	@ (8002860 <HAL_TIM_Base_MspInit+0xbc>)
 80027c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	617b      	str	r3, [r7, #20]
 80027d0:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80027d2:	2200      	movs	r2, #0
 80027d4:	2100      	movs	r1, #0
 80027d6:	2019      	movs	r0, #25
 80027d8:	f000 fb7d 	bl	8002ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80027dc:	2019      	movs	r0, #25
 80027de:	f000 fb96 	bl	8002f0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80027e2:	2200      	movs	r2, #0
 80027e4:	2100      	movs	r1, #0
 80027e6:	201a      	movs	r0, #26
 80027e8:	f000 fb75 	bl	8002ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80027ec:	201a      	movs	r0, #26
 80027ee:	f000 fb8e 	bl	8002f0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80027f2:	e02e      	b.n	8002852 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM2)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027fc:	d10e      	bne.n	800281c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027fe:	2300      	movs	r3, #0
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	4b17      	ldr	r3, [pc, #92]	@ (8002860 <HAL_TIM_Base_MspInit+0xbc>)
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	4a16      	ldr	r2, [pc, #88]	@ (8002860 <HAL_TIM_Base_MspInit+0xbc>)
 8002808:	f043 0301 	orr.w	r3, r3, #1
 800280c:	6413      	str	r3, [r2, #64]	@ 0x40
 800280e:	4b14      	ldr	r3, [pc, #80]	@ (8002860 <HAL_TIM_Base_MspInit+0xbc>)
 8002810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	693b      	ldr	r3, [r7, #16]
}
 800281a:	e01a      	b.n	8002852 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a10      	ldr	r2, [pc, #64]	@ (8002864 <HAL_TIM_Base_MspInit+0xc0>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d115      	bne.n	8002852 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	4b0d      	ldr	r3, [pc, #52]	@ (8002860 <HAL_TIM_Base_MspInit+0xbc>)
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	4a0c      	ldr	r2, [pc, #48]	@ (8002860 <HAL_TIM_Base_MspInit+0xbc>)
 8002830:	f043 0302 	orr.w	r3, r3, #2
 8002834:	6413      	str	r3, [r2, #64]	@ 0x40
 8002836:	4b0a      	ldr	r3, [pc, #40]	@ (8002860 <HAL_TIM_Base_MspInit+0xbc>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	60fb      	str	r3, [r7, #12]
 8002840:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002842:	2200      	movs	r2, #0
 8002844:	2100      	movs	r1, #0
 8002846:	201d      	movs	r0, #29
 8002848:	f000 fb45 	bl	8002ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800284c:	201d      	movs	r0, #29
 800284e:	f000 fb5e 	bl	8002f0e <HAL_NVIC_EnableIRQ>
}
 8002852:	bf00      	nop
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40010000 	.word	0x40010000
 8002860:	40023800 	.word	0x40023800
 8002864:	40000400 	.word	0x40000400

08002868 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b088      	sub	sp, #32
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002870:	f107 030c 	add.w	r3, r7, #12
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	605a      	str	r2, [r3, #4]
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	60da      	str	r2, [r3, #12]
 800287e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002888:	d11e      	bne.n	80028c8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	60bb      	str	r3, [r7, #8]
 800288e:	4b10      	ldr	r3, [pc, #64]	@ (80028d0 <HAL_TIM_MspPostInit+0x68>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	4a0f      	ldr	r2, [pc, #60]	@ (80028d0 <HAL_TIM_MspPostInit+0x68>)
 8002894:	f043 0301 	orr.w	r3, r3, #1
 8002898:	6313      	str	r3, [r2, #48]	@ 0x30
 800289a:	4b0d      	ldr	r3, [pc, #52]	@ (80028d0 <HAL_TIM_MspPostInit+0x68>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80028a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028aa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ac:	2302      	movs	r3, #2
 80028ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b0:	2300      	movs	r3, #0
 80028b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b4:	2300      	movs	r3, #0
 80028b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80028b8:	2301      	movs	r3, #1
 80028ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028bc:	f107 030c 	add.w	r3, r7, #12
 80028c0:	4619      	mov	r1, r3
 80028c2:	4804      	ldr	r0, [pc, #16]	@ (80028d4 <HAL_TIM_MspPostInit+0x6c>)
 80028c4:	f000 fbd0 	bl	8003068 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80028c8:	bf00      	nop
 80028ca:	3720      	adds	r7, #32
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40023800 	.word	0x40023800
 80028d4:	40020000 	.word	0x40020000

080028d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b08a      	sub	sp, #40	@ 0x28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e0:	f107 0314 	add.w	r3, r7, #20
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	605a      	str	r2, [r3, #4]
 80028ea:	609a      	str	r2, [r3, #8]
 80028ec:	60da      	str	r2, [r3, #12]
 80028ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a1d      	ldr	r2, [pc, #116]	@ (800296c <HAL_UART_MspInit+0x94>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d134      	bne.n	8002964 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	613b      	str	r3, [r7, #16]
 80028fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002970 <HAL_UART_MspInit+0x98>)
 8002900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002902:	4a1b      	ldr	r2, [pc, #108]	@ (8002970 <HAL_UART_MspInit+0x98>)
 8002904:	f043 0310 	orr.w	r3, r3, #16
 8002908:	6453      	str	r3, [r2, #68]	@ 0x44
 800290a:	4b19      	ldr	r3, [pc, #100]	@ (8002970 <HAL_UART_MspInit+0x98>)
 800290c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290e:	f003 0310 	and.w	r3, r3, #16
 8002912:	613b      	str	r3, [r7, #16]
 8002914:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002916:	2300      	movs	r3, #0
 8002918:	60fb      	str	r3, [r7, #12]
 800291a:	4b15      	ldr	r3, [pc, #84]	@ (8002970 <HAL_UART_MspInit+0x98>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291e:	4a14      	ldr	r2, [pc, #80]	@ (8002970 <HAL_UART_MspInit+0x98>)
 8002920:	f043 0301 	orr.w	r3, r3, #1
 8002924:	6313      	str	r3, [r2, #48]	@ 0x30
 8002926:	4b12      	ldr	r3, [pc, #72]	@ (8002970 <HAL_UART_MspInit+0x98>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002932:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002936:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002938:	2302      	movs	r3, #2
 800293a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293c:	2300      	movs	r3, #0
 800293e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002940:	2303      	movs	r3, #3
 8002942:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002944:	2307      	movs	r3, #7
 8002946:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002948:	f107 0314 	add.w	r3, r7, #20
 800294c:	4619      	mov	r1, r3
 800294e:	4809      	ldr	r0, [pc, #36]	@ (8002974 <HAL_UART_MspInit+0x9c>)
 8002950:	f000 fb8a 	bl	8003068 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002954:	2200      	movs	r2, #0
 8002956:	2100      	movs	r1, #0
 8002958:	2025      	movs	r0, #37	@ 0x25
 800295a:	f000 fabc 	bl	8002ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800295e:	2025      	movs	r0, #37	@ 0x25
 8002960:	f000 fad5 	bl	8002f0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002964:	bf00      	nop
 8002966:	3728      	adds	r7, #40	@ 0x28
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	40011000 	.word	0x40011000
 8002970:	40023800 	.word	0x40023800
 8002974:	40020000 	.word	0x40020000

08002978 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800297c:	bf00      	nop
 800297e:	e7fd      	b.n	800297c <NMI_Handler+0x4>

08002980 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002984:	bf00      	nop
 8002986:	e7fd      	b.n	8002984 <HardFault_Handler+0x4>

08002988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800298c:	bf00      	nop
 800298e:	e7fd      	b.n	800298c <MemManage_Handler+0x4>

08002990 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002994:	bf00      	nop
 8002996:	e7fd      	b.n	8002994 <BusFault_Handler+0x4>

08002998 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800299c:	bf00      	nop
 800299e:	e7fd      	b.n	800299c <UsageFault_Handler+0x4>

080029a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029a4:	bf00      	nop
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029ae:	b480      	push	{r7}
 80029b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029b2:	bf00      	nop
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029c0:	bf00      	nop
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029ce:	f000 f963 	bl	8002c98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}
	...

080029d8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80029dc:	4802      	ldr	r0, [pc, #8]	@ (80029e8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80029de:	f001 fb95 	bl	800410c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20002488 	.word	0x20002488

080029ec <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80029f0:	4802      	ldr	r0, [pc, #8]	@ (80029fc <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80029f2:	f001 fb8b 	bl	800410c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20002488 	.word	0x20002488

08002a00 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a04:	4802      	ldr	r0, [pc, #8]	@ (8002a10 <TIM3_IRQHandler+0x10>)
 8002a06:	f001 fb81 	bl	800410c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a0a:	bf00      	nop
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	20002518 	.word	0x20002518

08002a14 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a18:	4802      	ldr	r0, [pc, #8]	@ (8002a24 <USART1_IRQHandler+0x10>)
 8002a1a:	f002 fa8f 	bl	8004f3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a1e:	bf00      	nop
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	20002560 	.word	0x20002560

08002a28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
	return 1;
 8002a2c:	2301      	movs	r3, #1
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <_kill>:

int _kill(int pid, int sig)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a42:	f004 f821 	bl	8006a88 <__errno>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2216      	movs	r2, #22
 8002a4a:	601a      	str	r2, [r3, #0]
	return -1;
 8002a4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <_exit>:

void _exit (int status)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a60:	f04f 31ff 	mov.w	r1, #4294967295
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7ff ffe7 	bl	8002a38 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a6a:	bf00      	nop
 8002a6c:	e7fd      	b.n	8002a6a <_exit+0x12>

08002a6e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b086      	sub	sp, #24
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	60f8      	str	r0, [r7, #12]
 8002a76:	60b9      	str	r1, [r7, #8]
 8002a78:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	617b      	str	r3, [r7, #20]
 8002a7e:	e00a      	b.n	8002a96 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a80:	f3af 8000 	nop.w
 8002a84:	4601      	mov	r1, r0
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	1c5a      	adds	r2, r3, #1
 8002a8a:	60ba      	str	r2, [r7, #8]
 8002a8c:	b2ca      	uxtb	r2, r1
 8002a8e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	3301      	adds	r3, #1
 8002a94:	617b      	str	r3, [r7, #20]
 8002a96:	697a      	ldr	r2, [r7, #20]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	dbf0      	blt.n	8002a80 <_read+0x12>
	}

return len;
 8002a9e:	687b      	ldr	r3, [r7, #4]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3718      	adds	r7, #24
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
	return -1;
 8002ab0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ad0:	605a      	str	r2, [r3, #4]
	return 0;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr

08002ae0 <_isatty>:

int _isatty(int file)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
	return 1;
 8002ae8:	2301      	movs	r3, #1
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b085      	sub	sp, #20
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	60f8      	str	r0, [r7, #12]
 8002afe:	60b9      	str	r1, [r7, #8]
 8002b00:	607a      	str	r2, [r7, #4]
	return 0;
 8002b02:	2300      	movs	r3, #0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3714      	adds	r7, #20
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b18:	4a14      	ldr	r2, [pc, #80]	@ (8002b6c <_sbrk+0x5c>)
 8002b1a:	4b15      	ldr	r3, [pc, #84]	@ (8002b70 <_sbrk+0x60>)
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b24:	4b13      	ldr	r3, [pc, #76]	@ (8002b74 <_sbrk+0x64>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d102      	bne.n	8002b32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b2c:	4b11      	ldr	r3, [pc, #68]	@ (8002b74 <_sbrk+0x64>)
 8002b2e:	4a12      	ldr	r2, [pc, #72]	@ (8002b78 <_sbrk+0x68>)
 8002b30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b32:	4b10      	ldr	r3, [pc, #64]	@ (8002b74 <_sbrk+0x64>)
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4413      	add	r3, r2
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d207      	bcs.n	8002b50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b40:	f003 ffa2 	bl	8006a88 <__errno>
 8002b44:	4603      	mov	r3, r0
 8002b46:	220c      	movs	r2, #12
 8002b48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b4e:	e009      	b.n	8002b64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b50:	4b08      	ldr	r3, [pc, #32]	@ (8002b74 <_sbrk+0x64>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b56:	4b07      	ldr	r3, [pc, #28]	@ (8002b74 <_sbrk+0x64>)
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	4a05      	ldr	r2, [pc, #20]	@ (8002b74 <_sbrk+0x64>)
 8002b60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b62:	68fb      	ldr	r3, [r7, #12]
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3718      	adds	r7, #24
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	20010000 	.word	0x20010000
 8002b70:	00000400 	.word	0x00000400
 8002b74:	20002600 	.word	0x20002600
 8002b78:	20002778 	.word	0x20002778

08002b7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b80:	4b06      	ldr	r3, [pc, #24]	@ (8002b9c <SystemInit+0x20>)
 8002b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b86:	4a05      	ldr	r2, [pc, #20]	@ (8002b9c <SystemInit+0x20>)
 8002b88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b90:	bf00      	nop
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	e000ed00 	.word	0xe000ed00

08002ba0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ba0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bd8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ba4:	480d      	ldr	r0, [pc, #52]	@ (8002bdc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002ba6:	490e      	ldr	r1, [pc, #56]	@ (8002be0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002ba8:	4a0e      	ldr	r2, [pc, #56]	@ (8002be4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bac:	e002      	b.n	8002bb4 <LoopCopyDataInit>

08002bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bb2:	3304      	adds	r3, #4

08002bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bb8:	d3f9      	bcc.n	8002bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bba:	4a0b      	ldr	r2, [pc, #44]	@ (8002be8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002bbc:	4c0b      	ldr	r4, [pc, #44]	@ (8002bec <LoopFillZerobss+0x26>)
  movs r3, #0
 8002bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bc0:	e001      	b.n	8002bc6 <LoopFillZerobss>

08002bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bc4:	3204      	adds	r2, #4

08002bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bc8:	d3fb      	bcc.n	8002bc2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002bca:	f7ff ffd7 	bl	8002b7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bce:	f003 ff61 	bl	8006a94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002bd2:	f7ff f825 	bl	8001c20 <main>
  bx  lr    
 8002bd6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002bd8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002be0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002be4:	08009494 	.word	0x08009494
  ldr r2, =_sbss
 8002be8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002bec:	20002778 	.word	0x20002778

08002bf0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bf0:	e7fe      	b.n	8002bf0 <ADC_IRQHandler>
	...

08002bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8002c34 <HAL_Init+0x40>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c34 <HAL_Init+0x40>)
 8002bfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c04:	4b0b      	ldr	r3, [pc, #44]	@ (8002c34 <HAL_Init+0x40>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a0a      	ldr	r2, [pc, #40]	@ (8002c34 <HAL_Init+0x40>)
 8002c0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c10:	4b08      	ldr	r3, [pc, #32]	@ (8002c34 <HAL_Init+0x40>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a07      	ldr	r2, [pc, #28]	@ (8002c34 <HAL_Init+0x40>)
 8002c16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c1c:	2003      	movs	r0, #3
 8002c1e:	f000 f94f 	bl	8002ec0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c22:	200f      	movs	r0, #15
 8002c24:	f000 f808 	bl	8002c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c28:	f7ff fd4c 	bl	80026c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	40023c00 	.word	0x40023c00

08002c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c40:	4b12      	ldr	r3, [pc, #72]	@ (8002c8c <HAL_InitTick+0x54>)
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	4b12      	ldr	r3, [pc, #72]	@ (8002c90 <HAL_InitTick+0x58>)
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	4619      	mov	r1, r3
 8002c4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c56:	4618      	mov	r0, r3
 8002c58:	f000 f967 	bl	8002f2a <HAL_SYSTICK_Config>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e00e      	b.n	8002c84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2b0f      	cmp	r3, #15
 8002c6a:	d80a      	bhi.n	8002c82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	6879      	ldr	r1, [r7, #4]
 8002c70:	f04f 30ff 	mov.w	r0, #4294967295
 8002c74:	f000 f92f 	bl	8002ed6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c78:	4a06      	ldr	r2, [pc, #24]	@ (8002c94 <HAL_InitTick+0x5c>)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	e000      	b.n	8002c84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3708      	adds	r7, #8
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	20000120 	.word	0x20000120
 8002c90:	20000128 	.word	0x20000128
 8002c94:	20000124 	.word	0x20000124

08002c98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c9c:	4b06      	ldr	r3, [pc, #24]	@ (8002cb8 <HAL_IncTick+0x20>)
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	4b06      	ldr	r3, [pc, #24]	@ (8002cbc <HAL_IncTick+0x24>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	4a04      	ldr	r2, [pc, #16]	@ (8002cbc <HAL_IncTick+0x24>)
 8002caa:	6013      	str	r3, [r2, #0]
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	20000128 	.word	0x20000128
 8002cbc:	20002604 	.word	0x20002604

08002cc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
  return uwTick;
 8002cc4:	4b03      	ldr	r3, [pc, #12]	@ (8002cd4 <HAL_GetTick+0x14>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	20002604 	.word	0x20002604

08002cd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ce0:	f7ff ffee 	bl	8002cc0 <HAL_GetTick>
 8002ce4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf0:	d005      	beq.n	8002cfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8002d1c <HAL_Delay+0x44>)
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cfe:	bf00      	nop
 8002d00:	f7ff ffde 	bl	8002cc0 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	68fa      	ldr	r2, [r7, #12]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d8f7      	bhi.n	8002d00 <HAL_Delay+0x28>
  {
  }
}
 8002d10:	bf00      	nop
 8002d12:	bf00      	nop
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	20000128 	.word	0x20000128

08002d20 <__NVIC_SetPriorityGrouping>:
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d30:	4b0c      	ldr	r3, [pc, #48]	@ (8002d64 <__NVIC_SetPriorityGrouping+0x44>)
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d52:	4a04      	ldr	r2, [pc, #16]	@ (8002d64 <__NVIC_SetPriorityGrouping+0x44>)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	60d3      	str	r3, [r2, #12]
}
 8002d58:	bf00      	nop
 8002d5a:	3714      	adds	r7, #20
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	e000ed00 	.word	0xe000ed00

08002d68 <__NVIC_GetPriorityGrouping>:
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d6c:	4b04      	ldr	r3, [pc, #16]	@ (8002d80 <__NVIC_GetPriorityGrouping+0x18>)
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	0a1b      	lsrs	r3, r3, #8
 8002d72:	f003 0307 	and.w	r3, r3, #7
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr
 8002d80:	e000ed00 	.word	0xe000ed00

08002d84 <__NVIC_EnableIRQ>:
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	db0b      	blt.n	8002dae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	f003 021f 	and.w	r2, r3, #31
 8002d9c:	4907      	ldr	r1, [pc, #28]	@ (8002dbc <__NVIC_EnableIRQ+0x38>)
 8002d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da2:	095b      	lsrs	r3, r3, #5
 8002da4:	2001      	movs	r0, #1
 8002da6:	fa00 f202 	lsl.w	r2, r0, r2
 8002daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	e000e100 	.word	0xe000e100

08002dc0 <__NVIC_SetPriority>:
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	6039      	str	r1, [r7, #0]
 8002dca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	db0a      	blt.n	8002dea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	b2da      	uxtb	r2, r3
 8002dd8:	490c      	ldr	r1, [pc, #48]	@ (8002e0c <__NVIC_SetPriority+0x4c>)
 8002dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dde:	0112      	lsls	r2, r2, #4
 8002de0:	b2d2      	uxtb	r2, r2
 8002de2:	440b      	add	r3, r1
 8002de4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002de8:	e00a      	b.n	8002e00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	b2da      	uxtb	r2, r3
 8002dee:	4908      	ldr	r1, [pc, #32]	@ (8002e10 <__NVIC_SetPriority+0x50>)
 8002df0:	79fb      	ldrb	r3, [r7, #7]
 8002df2:	f003 030f 	and.w	r3, r3, #15
 8002df6:	3b04      	subs	r3, #4
 8002df8:	0112      	lsls	r2, r2, #4
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	761a      	strb	r2, [r3, #24]
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	e000e100 	.word	0xe000e100
 8002e10:	e000ed00 	.word	0xe000ed00

08002e14 <NVIC_EncodePriority>:
{
 8002e14:	b480      	push	{r7}
 8002e16:	b089      	sub	sp, #36	@ 0x24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	f1c3 0307 	rsb	r3, r3, #7
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	bf28      	it	cs
 8002e32:	2304      	movcs	r3, #4
 8002e34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	3304      	adds	r3, #4
 8002e3a:	2b06      	cmp	r3, #6
 8002e3c:	d902      	bls.n	8002e44 <NVIC_EncodePriority+0x30>
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	3b03      	subs	r3, #3
 8002e42:	e000      	b.n	8002e46 <NVIC_EncodePriority+0x32>
 8002e44:	2300      	movs	r3, #0
 8002e46:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e48:	f04f 32ff 	mov.w	r2, #4294967295
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	43da      	mvns	r2, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	401a      	ands	r2, r3
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	fa01 f303 	lsl.w	r3, r1, r3
 8002e66:	43d9      	mvns	r1, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e6c:	4313      	orrs	r3, r2
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3724      	adds	r7, #36	@ 0x24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
	...

08002e7c <SysTick_Config>:
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e8c:	d301      	bcc.n	8002e92 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e00f      	b.n	8002eb2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e92:	4a0a      	ldr	r2, [pc, #40]	@ (8002ebc <SysTick_Config+0x40>)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	3b01      	subs	r3, #1
 8002e98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e9a:	210f      	movs	r1, #15
 8002e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea0:	f7ff ff8e 	bl	8002dc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ea4:	4b05      	ldr	r3, [pc, #20]	@ (8002ebc <SysTick_Config+0x40>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eaa:	4b04      	ldr	r3, [pc, #16]	@ (8002ebc <SysTick_Config+0x40>)
 8002eac:	2207      	movs	r2, #7
 8002eae:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3708      	adds	r7, #8
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	e000e010 	.word	0xe000e010

08002ec0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f7ff ff29 	bl	8002d20 <__NVIC_SetPriorityGrouping>
}
 8002ece:	bf00      	nop
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b086      	sub	sp, #24
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	4603      	mov	r3, r0
 8002ede:	60b9      	str	r1, [r7, #8]
 8002ee0:	607a      	str	r2, [r7, #4]
 8002ee2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ee8:	f7ff ff3e 	bl	8002d68 <__NVIC_GetPriorityGrouping>
 8002eec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	68b9      	ldr	r1, [r7, #8]
 8002ef2:	6978      	ldr	r0, [r7, #20]
 8002ef4:	f7ff ff8e 	bl	8002e14 <NVIC_EncodePriority>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002efe:	4611      	mov	r1, r2
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7ff ff5d 	bl	8002dc0 <__NVIC_SetPriority>
}
 8002f06:	bf00      	nop
 8002f08:	3718      	adds	r7, #24
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b082      	sub	sp, #8
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	4603      	mov	r3, r0
 8002f16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff ff31 	bl	8002d84 <__NVIC_EnableIRQ>
}
 8002f22:	bf00      	nop
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b082      	sub	sp, #8
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7ff ffa2 	bl	8002e7c <SysTick_Config>
 8002f38:	4603      	mov	r3, r0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b084      	sub	sp, #16
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f4e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f50:	f7ff feb6 	bl	8002cc0 <HAL_GetTick>
 8002f54:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d008      	beq.n	8002f74 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2280      	movs	r2, #128	@ 0x80
 8002f66:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e052      	b.n	800301a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 0216 	bic.w	r2, r2, #22
 8002f82:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	695a      	ldr	r2, [r3, #20]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f92:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d103      	bne.n	8002fa4 <HAL_DMA_Abort+0x62>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d007      	beq.n	8002fb4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f022 0208 	bic.w	r2, r2, #8
 8002fb2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f022 0201 	bic.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fc4:	e013      	b.n	8002fee <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fc6:	f7ff fe7b 	bl	8002cc0 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b05      	cmp	r3, #5
 8002fd2:	d90c      	bls.n	8002fee <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2203      	movs	r2, #3
 8002fde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e015      	b.n	800301a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1e4      	bne.n	8002fc6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003000:	223f      	movs	r2, #63	@ 0x3f
 8003002:	409a      	lsls	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003022:	b480      	push	{r7}
 8003024:	b083      	sub	sp, #12
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d004      	beq.n	8003040 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2280      	movs	r2, #128	@ 0x80
 800303a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e00c      	b.n	800305a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2205      	movs	r2, #5
 8003044:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f022 0201 	bic.w	r2, r2, #1
 8003056:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
	...

08003068 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003068:	b480      	push	{r7}
 800306a:	b089      	sub	sp, #36	@ 0x24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003072:	2300      	movs	r3, #0
 8003074:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003076:	2300      	movs	r3, #0
 8003078:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800307a:	2300      	movs	r3, #0
 800307c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800307e:	2300      	movs	r3, #0
 8003080:	61fb      	str	r3, [r7, #28]
 8003082:	e159      	b.n	8003338 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003084:	2201      	movs	r2, #1
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	fa02 f303 	lsl.w	r3, r2, r3
 800308c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	697a      	ldr	r2, [r7, #20]
 8003094:	4013      	ands	r3, r2
 8003096:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	429a      	cmp	r2, r3
 800309e:	f040 8148 	bne.w	8003332 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f003 0303 	and.w	r3, r3, #3
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d005      	beq.n	80030ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d130      	bne.n	800311c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	2203      	movs	r2, #3
 80030c6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ca:	43db      	mvns	r3, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4013      	ands	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	68da      	ldr	r2, [r3, #12]
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	fa02 f303 	lsl.w	r3, r2, r3
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69ba      	ldr	r2, [r7, #24]
 80030e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030f0:	2201      	movs	r2, #1
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	fa02 f303 	lsl.w	r3, r2, r3
 80030f8:	43db      	mvns	r3, r3
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	4013      	ands	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	091b      	lsrs	r3, r3, #4
 8003106:	f003 0201 	and.w	r2, r3, #1
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	fa02 f303 	lsl.w	r3, r2, r3
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	4313      	orrs	r3, r2
 8003114:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	69ba      	ldr	r2, [r7, #24]
 800311a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f003 0303 	and.w	r3, r3, #3
 8003124:	2b03      	cmp	r3, #3
 8003126:	d017      	beq.n	8003158 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	2203      	movs	r2, #3
 8003134:	fa02 f303 	lsl.w	r3, r2, r3
 8003138:	43db      	mvns	r3, r3
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	4013      	ands	r3, r2
 800313e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	689a      	ldr	r2, [r3, #8]
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	4313      	orrs	r3, r2
 8003150:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 0303 	and.w	r3, r3, #3
 8003160:	2b02      	cmp	r3, #2
 8003162:	d123      	bne.n	80031ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	08da      	lsrs	r2, r3, #3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	3208      	adds	r2, #8
 800316c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003170:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	220f      	movs	r2, #15
 800317c:	fa02 f303 	lsl.w	r3, r2, r3
 8003180:	43db      	mvns	r3, r3
 8003182:	69ba      	ldr	r2, [r7, #24]
 8003184:	4013      	ands	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	691a      	ldr	r2, [r3, #16]
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	f003 0307 	and.w	r3, r3, #7
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	fa02 f303 	lsl.w	r3, r2, r3
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	4313      	orrs	r3, r2
 800319c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	08da      	lsrs	r2, r3, #3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	3208      	adds	r2, #8
 80031a6:	69b9      	ldr	r1, [r7, #24]
 80031a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	2203      	movs	r2, #3
 80031b8:	fa02 f303 	lsl.w	r3, r2, r3
 80031bc:	43db      	mvns	r3, r3
 80031be:	69ba      	ldr	r2, [r7, #24]
 80031c0:	4013      	ands	r3, r2
 80031c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f003 0203 	and.w	r2, r3, #3
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	69ba      	ldr	r2, [r7, #24]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f000 80a2 	beq.w	8003332 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031ee:	2300      	movs	r3, #0
 80031f0:	60fb      	str	r3, [r7, #12]
 80031f2:	4b57      	ldr	r3, [pc, #348]	@ (8003350 <HAL_GPIO_Init+0x2e8>)
 80031f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f6:	4a56      	ldr	r2, [pc, #344]	@ (8003350 <HAL_GPIO_Init+0x2e8>)
 80031f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80031fe:	4b54      	ldr	r3, [pc, #336]	@ (8003350 <HAL_GPIO_Init+0x2e8>)
 8003200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003202:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800320a:	4a52      	ldr	r2, [pc, #328]	@ (8003354 <HAL_GPIO_Init+0x2ec>)
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	089b      	lsrs	r3, r3, #2
 8003210:	3302      	adds	r3, #2
 8003212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003216:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	f003 0303 	and.w	r3, r3, #3
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	220f      	movs	r2, #15
 8003222:	fa02 f303 	lsl.w	r3, r2, r3
 8003226:	43db      	mvns	r3, r3
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	4013      	ands	r3, r2
 800322c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	4a49      	ldr	r2, [pc, #292]	@ (8003358 <HAL_GPIO_Init+0x2f0>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d019      	beq.n	800326a <HAL_GPIO_Init+0x202>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a48      	ldr	r2, [pc, #288]	@ (800335c <HAL_GPIO_Init+0x2f4>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d013      	beq.n	8003266 <HAL_GPIO_Init+0x1fe>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a47      	ldr	r2, [pc, #284]	@ (8003360 <HAL_GPIO_Init+0x2f8>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d00d      	beq.n	8003262 <HAL_GPIO_Init+0x1fa>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a46      	ldr	r2, [pc, #280]	@ (8003364 <HAL_GPIO_Init+0x2fc>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d007      	beq.n	800325e <HAL_GPIO_Init+0x1f6>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a45      	ldr	r2, [pc, #276]	@ (8003368 <HAL_GPIO_Init+0x300>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d101      	bne.n	800325a <HAL_GPIO_Init+0x1f2>
 8003256:	2304      	movs	r3, #4
 8003258:	e008      	b.n	800326c <HAL_GPIO_Init+0x204>
 800325a:	2307      	movs	r3, #7
 800325c:	e006      	b.n	800326c <HAL_GPIO_Init+0x204>
 800325e:	2303      	movs	r3, #3
 8003260:	e004      	b.n	800326c <HAL_GPIO_Init+0x204>
 8003262:	2302      	movs	r3, #2
 8003264:	e002      	b.n	800326c <HAL_GPIO_Init+0x204>
 8003266:	2301      	movs	r3, #1
 8003268:	e000      	b.n	800326c <HAL_GPIO_Init+0x204>
 800326a:	2300      	movs	r3, #0
 800326c:	69fa      	ldr	r2, [r7, #28]
 800326e:	f002 0203 	and.w	r2, r2, #3
 8003272:	0092      	lsls	r2, r2, #2
 8003274:	4093      	lsls	r3, r2
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	4313      	orrs	r3, r2
 800327a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800327c:	4935      	ldr	r1, [pc, #212]	@ (8003354 <HAL_GPIO_Init+0x2ec>)
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	089b      	lsrs	r3, r3, #2
 8003282:	3302      	adds	r3, #2
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800328a:	4b38      	ldr	r3, [pc, #224]	@ (800336c <HAL_GPIO_Init+0x304>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	43db      	mvns	r3, r3
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	4013      	ands	r3, r2
 8003298:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d003      	beq.n	80032ae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80032a6:	69ba      	ldr	r2, [r7, #24]
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032ae:	4a2f      	ldr	r2, [pc, #188]	@ (800336c <HAL_GPIO_Init+0x304>)
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032b4:	4b2d      	ldr	r3, [pc, #180]	@ (800336c <HAL_GPIO_Init+0x304>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	43db      	mvns	r3, r3
 80032be:	69ba      	ldr	r2, [r7, #24]
 80032c0:	4013      	ands	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d003      	beq.n	80032d8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032d8:	4a24      	ldr	r2, [pc, #144]	@ (800336c <HAL_GPIO_Init+0x304>)
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032de:	4b23      	ldr	r3, [pc, #140]	@ (800336c <HAL_GPIO_Init+0x304>)
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	43db      	mvns	r3, r3
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	4013      	ands	r3, r2
 80032ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d003      	beq.n	8003302 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	4313      	orrs	r3, r2
 8003300:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003302:	4a1a      	ldr	r2, [pc, #104]	@ (800336c <HAL_GPIO_Init+0x304>)
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003308:	4b18      	ldr	r3, [pc, #96]	@ (800336c <HAL_GPIO_Init+0x304>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	43db      	mvns	r3, r3
 8003312:	69ba      	ldr	r2, [r7, #24]
 8003314:	4013      	ands	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	4313      	orrs	r3, r2
 800332a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800332c:	4a0f      	ldr	r2, [pc, #60]	@ (800336c <HAL_GPIO_Init+0x304>)
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	3301      	adds	r3, #1
 8003336:	61fb      	str	r3, [r7, #28]
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	2b0f      	cmp	r3, #15
 800333c:	f67f aea2 	bls.w	8003084 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003340:	bf00      	nop
 8003342:	bf00      	nop
 8003344:	3724      	adds	r7, #36	@ 0x24
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40023800 	.word	0x40023800
 8003354:	40013800 	.word	0x40013800
 8003358:	40020000 	.word	0x40020000
 800335c:	40020400 	.word	0x40020400
 8003360:	40020800 	.word	0x40020800
 8003364:	40020c00 	.word	0x40020c00
 8003368:	40021000 	.word	0x40021000
 800336c:	40013c00 	.word	0x40013c00

08003370 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	460b      	mov	r3, r1
 800337a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	691a      	ldr	r2, [r3, #16]
 8003380:	887b      	ldrh	r3, [r7, #2]
 8003382:	4013      	ands	r3, r2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d002      	beq.n	800338e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003388:	2301      	movs	r3, #1
 800338a:	73fb      	strb	r3, [r7, #15]
 800338c:	e001      	b.n	8003392 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800338e:	2300      	movs	r3, #0
 8003390:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003392:	7bfb      	ldrb	r3, [r7, #15]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	460b      	mov	r3, r1
 80033aa:	807b      	strh	r3, [r7, #2]
 80033ac:	4613      	mov	r3, r2
 80033ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033b0:	787b      	ldrb	r3, [r7, #1]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d003      	beq.n	80033be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033b6:	887a      	ldrh	r2, [r7, #2]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033bc:	e003      	b.n	80033c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033be:	887b      	ldrh	r3, [r7, #2]
 80033c0:	041a      	lsls	r2, r3, #16
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	619a      	str	r2, [r3, #24]
}
 80033c6:	bf00      	nop
 80033c8:	370c      	adds	r7, #12
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr
	...

080033d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b086      	sub	sp, #24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e267      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d075      	beq.n	80034de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033f2:	4b88      	ldr	r3, [pc, #544]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f003 030c 	and.w	r3, r3, #12
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d00c      	beq.n	8003418 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033fe:	4b85      	ldr	r3, [pc, #532]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003406:	2b08      	cmp	r3, #8
 8003408:	d112      	bne.n	8003430 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800340a:	4b82      	ldr	r3, [pc, #520]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003412:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003416:	d10b      	bne.n	8003430 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003418:	4b7e      	ldr	r3, [pc, #504]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d05b      	beq.n	80034dc <HAL_RCC_OscConfig+0x108>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d157      	bne.n	80034dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e242      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003438:	d106      	bne.n	8003448 <HAL_RCC_OscConfig+0x74>
 800343a:	4b76      	ldr	r3, [pc, #472]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a75      	ldr	r2, [pc, #468]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003440:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003444:	6013      	str	r3, [r2, #0]
 8003446:	e01d      	b.n	8003484 <HAL_RCC_OscConfig+0xb0>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003450:	d10c      	bne.n	800346c <HAL_RCC_OscConfig+0x98>
 8003452:	4b70      	ldr	r3, [pc, #448]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a6f      	ldr	r2, [pc, #444]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003458:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800345c:	6013      	str	r3, [r2, #0]
 800345e:	4b6d      	ldr	r3, [pc, #436]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a6c      	ldr	r2, [pc, #432]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003468:	6013      	str	r3, [r2, #0]
 800346a:	e00b      	b.n	8003484 <HAL_RCC_OscConfig+0xb0>
 800346c:	4b69      	ldr	r3, [pc, #420]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a68      	ldr	r2, [pc, #416]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003476:	6013      	str	r3, [r2, #0]
 8003478:	4b66      	ldr	r3, [pc, #408]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a65      	ldr	r2, [pc, #404]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 800347e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d013      	beq.n	80034b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348c:	f7ff fc18 	bl	8002cc0 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003494:	f7ff fc14 	bl	8002cc0 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b64      	cmp	r3, #100	@ 0x64
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e207      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a6:	4b5b      	ldr	r3, [pc, #364]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d0f0      	beq.n	8003494 <HAL_RCC_OscConfig+0xc0>
 80034b2:	e014      	b.n	80034de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b4:	f7ff fc04 	bl	8002cc0 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ba:	e008      	b.n	80034ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034bc:	f7ff fc00 	bl	8002cc0 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	2b64      	cmp	r3, #100	@ 0x64
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e1f3      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ce:	4b51      	ldr	r3, [pc, #324]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1f0      	bne.n	80034bc <HAL_RCC_OscConfig+0xe8>
 80034da:	e000      	b.n	80034de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d063      	beq.n	80035b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034ea:	4b4a      	ldr	r3, [pc, #296]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f003 030c 	and.w	r3, r3, #12
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00b      	beq.n	800350e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034f6:	4b47      	ldr	r3, [pc, #284]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034fe:	2b08      	cmp	r3, #8
 8003500:	d11c      	bne.n	800353c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003502:	4b44      	ldr	r3, [pc, #272]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d116      	bne.n	800353c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800350e:	4b41      	ldr	r3, [pc, #260]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d005      	beq.n	8003526 <HAL_RCC_OscConfig+0x152>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d001      	beq.n	8003526 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e1c7      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003526:	4b3b      	ldr	r3, [pc, #236]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	00db      	lsls	r3, r3, #3
 8003534:	4937      	ldr	r1, [pc, #220]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003536:	4313      	orrs	r3, r2
 8003538:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800353a:	e03a      	b.n	80035b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d020      	beq.n	8003586 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003544:	4b34      	ldr	r3, [pc, #208]	@ (8003618 <HAL_RCC_OscConfig+0x244>)
 8003546:	2201      	movs	r2, #1
 8003548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354a:	f7ff fbb9 	bl	8002cc0 <HAL_GetTick>
 800354e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003550:	e008      	b.n	8003564 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003552:	f7ff fbb5 	bl	8002cc0 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e1a8      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003564:	4b2b      	ldr	r3, [pc, #172]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0302 	and.w	r3, r3, #2
 800356c:	2b00      	cmp	r3, #0
 800356e:	d0f0      	beq.n	8003552 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003570:	4b28      	ldr	r3, [pc, #160]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	691b      	ldr	r3, [r3, #16]
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	4925      	ldr	r1, [pc, #148]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 8003580:	4313      	orrs	r3, r2
 8003582:	600b      	str	r3, [r1, #0]
 8003584:	e015      	b.n	80035b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003586:	4b24      	ldr	r3, [pc, #144]	@ (8003618 <HAL_RCC_OscConfig+0x244>)
 8003588:	2200      	movs	r2, #0
 800358a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800358c:	f7ff fb98 	bl	8002cc0 <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003592:	e008      	b.n	80035a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003594:	f7ff fb94 	bl	8002cc0 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e187      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0302 	and.w	r3, r3, #2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1f0      	bne.n	8003594 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 0308 	and.w	r3, r3, #8
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d036      	beq.n	800362c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d016      	beq.n	80035f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035c6:	4b15      	ldr	r3, [pc, #84]	@ (800361c <HAL_RCC_OscConfig+0x248>)
 80035c8:	2201      	movs	r2, #1
 80035ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035cc:	f7ff fb78 	bl	8002cc0 <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035d4:	f7ff fb74 	bl	8002cc0 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e167      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003614 <HAL_RCC_OscConfig+0x240>)
 80035e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d0f0      	beq.n	80035d4 <HAL_RCC_OscConfig+0x200>
 80035f2:	e01b      	b.n	800362c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035f4:	4b09      	ldr	r3, [pc, #36]	@ (800361c <HAL_RCC_OscConfig+0x248>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035fa:	f7ff fb61 	bl	8002cc0 <HAL_GetTick>
 80035fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003600:	e00e      	b.n	8003620 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003602:	f7ff fb5d 	bl	8002cc0 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	2b02      	cmp	r3, #2
 800360e:	d907      	bls.n	8003620 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003610:	2303      	movs	r3, #3
 8003612:	e150      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
 8003614:	40023800 	.word	0x40023800
 8003618:	42470000 	.word	0x42470000
 800361c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003620:	4b88      	ldr	r3, [pc, #544]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 8003622:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003624:	f003 0302 	and.w	r3, r3, #2
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1ea      	bne.n	8003602 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0304 	and.w	r3, r3, #4
 8003634:	2b00      	cmp	r3, #0
 8003636:	f000 8097 	beq.w	8003768 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800363a:	2300      	movs	r3, #0
 800363c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800363e:	4b81      	ldr	r3, [pc, #516]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 8003640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10f      	bne.n	800366a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800364a:	2300      	movs	r3, #0
 800364c:	60bb      	str	r3, [r7, #8]
 800364e:	4b7d      	ldr	r3, [pc, #500]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 8003650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003652:	4a7c      	ldr	r2, [pc, #496]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 8003654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003658:	6413      	str	r3, [r2, #64]	@ 0x40
 800365a:	4b7a      	ldr	r3, [pc, #488]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 800365c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003662:	60bb      	str	r3, [r7, #8]
 8003664:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003666:	2301      	movs	r3, #1
 8003668:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800366a:	4b77      	ldr	r3, [pc, #476]	@ (8003848 <HAL_RCC_OscConfig+0x474>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003672:	2b00      	cmp	r3, #0
 8003674:	d118      	bne.n	80036a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003676:	4b74      	ldr	r3, [pc, #464]	@ (8003848 <HAL_RCC_OscConfig+0x474>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a73      	ldr	r2, [pc, #460]	@ (8003848 <HAL_RCC_OscConfig+0x474>)
 800367c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003680:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003682:	f7ff fb1d 	bl	8002cc0 <HAL_GetTick>
 8003686:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003688:	e008      	b.n	800369c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800368a:	f7ff fb19 	bl	8002cc0 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b02      	cmp	r3, #2
 8003696:	d901      	bls.n	800369c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e10c      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800369c:	4b6a      	ldr	r3, [pc, #424]	@ (8003848 <HAL_RCC_OscConfig+0x474>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d0f0      	beq.n	800368a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d106      	bne.n	80036be <HAL_RCC_OscConfig+0x2ea>
 80036b0:	4b64      	ldr	r3, [pc, #400]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80036b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036b4:	4a63      	ldr	r2, [pc, #396]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80036b6:	f043 0301 	orr.w	r3, r3, #1
 80036ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80036bc:	e01c      	b.n	80036f8 <HAL_RCC_OscConfig+0x324>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	2b05      	cmp	r3, #5
 80036c4:	d10c      	bne.n	80036e0 <HAL_RCC_OscConfig+0x30c>
 80036c6:	4b5f      	ldr	r3, [pc, #380]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80036c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ca:	4a5e      	ldr	r2, [pc, #376]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80036cc:	f043 0304 	orr.w	r3, r3, #4
 80036d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80036d2:	4b5c      	ldr	r3, [pc, #368]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80036d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d6:	4a5b      	ldr	r2, [pc, #364]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80036d8:	f043 0301 	orr.w	r3, r3, #1
 80036dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80036de:	e00b      	b.n	80036f8 <HAL_RCC_OscConfig+0x324>
 80036e0:	4b58      	ldr	r3, [pc, #352]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80036e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e4:	4a57      	ldr	r2, [pc, #348]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80036e6:	f023 0301 	bic.w	r3, r3, #1
 80036ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80036ec:	4b55      	ldr	r3, [pc, #340]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80036ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f0:	4a54      	ldr	r2, [pc, #336]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80036f2:	f023 0304 	bic.w	r3, r3, #4
 80036f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d015      	beq.n	800372c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003700:	f7ff fade 	bl	8002cc0 <HAL_GetTick>
 8003704:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003706:	e00a      	b.n	800371e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003708:	f7ff fada 	bl	8002cc0 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003716:	4293      	cmp	r3, r2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e0cb      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800371e:	4b49      	ldr	r3, [pc, #292]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 8003720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0ee      	beq.n	8003708 <HAL_RCC_OscConfig+0x334>
 800372a:	e014      	b.n	8003756 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800372c:	f7ff fac8 	bl	8002cc0 <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003732:	e00a      	b.n	800374a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003734:	f7ff fac4 	bl	8002cc0 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003742:	4293      	cmp	r3, r2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e0b5      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800374a:	4b3e      	ldr	r3, [pc, #248]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 800374c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1ee      	bne.n	8003734 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003756:	7dfb      	ldrb	r3, [r7, #23]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d105      	bne.n	8003768 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800375c:	4b39      	ldr	r3, [pc, #228]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 800375e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003760:	4a38      	ldr	r2, [pc, #224]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 8003762:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003766:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 80a1 	beq.w	80038b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003772:	4b34      	ldr	r3, [pc, #208]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	f003 030c 	and.w	r3, r3, #12
 800377a:	2b08      	cmp	r3, #8
 800377c:	d05c      	beq.n	8003838 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	2b02      	cmp	r3, #2
 8003784:	d141      	bne.n	800380a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003786:	4b31      	ldr	r3, [pc, #196]	@ (800384c <HAL_RCC_OscConfig+0x478>)
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800378c:	f7ff fa98 	bl	8002cc0 <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003792:	e008      	b.n	80037a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003794:	f7ff fa94 	bl	8002cc0 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d901      	bls.n	80037a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e087      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037a6:	4b27      	ldr	r3, [pc, #156]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1f0      	bne.n	8003794 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	69da      	ldr	r2, [r3, #28]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a1b      	ldr	r3, [r3, #32]
 80037ba:	431a      	orrs	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c0:	019b      	lsls	r3, r3, #6
 80037c2:	431a      	orrs	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c8:	085b      	lsrs	r3, r3, #1
 80037ca:	3b01      	subs	r3, #1
 80037cc:	041b      	lsls	r3, r3, #16
 80037ce:	431a      	orrs	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d4:	061b      	lsls	r3, r3, #24
 80037d6:	491b      	ldr	r1, [pc, #108]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037dc:	4b1b      	ldr	r3, [pc, #108]	@ (800384c <HAL_RCC_OscConfig+0x478>)
 80037de:	2201      	movs	r2, #1
 80037e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e2:	f7ff fa6d 	bl	8002cc0 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037ea:	f7ff fa69 	bl	8002cc0 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e05c      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037fc:	4b11      	ldr	r3, [pc, #68]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0f0      	beq.n	80037ea <HAL_RCC_OscConfig+0x416>
 8003808:	e054      	b.n	80038b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800380a:	4b10      	ldr	r3, [pc, #64]	@ (800384c <HAL_RCC_OscConfig+0x478>)
 800380c:	2200      	movs	r2, #0
 800380e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003810:	f7ff fa56 	bl	8002cc0 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003818:	f7ff fa52 	bl	8002cc0 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e045      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800382a:	4b06      	ldr	r3, [pc, #24]	@ (8003844 <HAL_RCC_OscConfig+0x470>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1f0      	bne.n	8003818 <HAL_RCC_OscConfig+0x444>
 8003836:	e03d      	b.n	80038b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d107      	bne.n	8003850 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e038      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
 8003844:	40023800 	.word	0x40023800
 8003848:	40007000 	.word	0x40007000
 800384c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003850:	4b1b      	ldr	r3, [pc, #108]	@ (80038c0 <HAL_RCC_OscConfig+0x4ec>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	2b01      	cmp	r3, #1
 800385c:	d028      	beq.n	80038b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003868:	429a      	cmp	r2, r3
 800386a:	d121      	bne.n	80038b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003876:	429a      	cmp	r2, r3
 8003878:	d11a      	bne.n	80038b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003880:	4013      	ands	r3, r2
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003886:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003888:	4293      	cmp	r3, r2
 800388a:	d111      	bne.n	80038b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003896:	085b      	lsrs	r3, r3, #1
 8003898:	3b01      	subs	r3, #1
 800389a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800389c:	429a      	cmp	r2, r3
 800389e:	d107      	bne.n	80038b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d001      	beq.n	80038b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e000      	b.n	80038b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3718      	adds	r7, #24
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	40023800 	.word	0x40023800

080038c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d101      	bne.n	80038d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e0cc      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038d8:	4b68      	ldr	r3, [pc, #416]	@ (8003a7c <HAL_RCC_ClockConfig+0x1b8>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d90c      	bls.n	8003900 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038e6:	4b65      	ldr	r3, [pc, #404]	@ (8003a7c <HAL_RCC_ClockConfig+0x1b8>)
 80038e8:	683a      	ldr	r2, [r7, #0]
 80038ea:	b2d2      	uxtb	r2, r2
 80038ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ee:	4b63      	ldr	r3, [pc, #396]	@ (8003a7c <HAL_RCC_ClockConfig+0x1b8>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d001      	beq.n	8003900 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e0b8      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d020      	beq.n	800394e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b00      	cmp	r3, #0
 8003916:	d005      	beq.n	8003924 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003918:	4b59      	ldr	r3, [pc, #356]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	4a58      	ldr	r2, [pc, #352]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 800391e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003922:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0308 	and.w	r3, r3, #8
 800392c:	2b00      	cmp	r3, #0
 800392e:	d005      	beq.n	800393c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003930:	4b53      	ldr	r3, [pc, #332]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	4a52      	ldr	r2, [pc, #328]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 8003936:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800393a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800393c:	4b50      	ldr	r3, [pc, #320]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	494d      	ldr	r1, [pc, #308]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 800394a:	4313      	orrs	r3, r2
 800394c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d044      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	2b01      	cmp	r3, #1
 8003960:	d107      	bne.n	8003972 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003962:	4b47      	ldr	r3, [pc, #284]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d119      	bne.n	80039a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e07f      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	2b02      	cmp	r3, #2
 8003978:	d003      	beq.n	8003982 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800397e:	2b03      	cmp	r3, #3
 8003980:	d107      	bne.n	8003992 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003982:	4b3f      	ldr	r3, [pc, #252]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d109      	bne.n	80039a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e06f      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003992:	4b3b      	ldr	r3, [pc, #236]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e067      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039a2:	4b37      	ldr	r3, [pc, #220]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f023 0203 	bic.w	r2, r3, #3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	4934      	ldr	r1, [pc, #208]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039b4:	f7ff f984 	bl	8002cc0 <HAL_GetTick>
 80039b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ba:	e00a      	b.n	80039d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039bc:	f7ff f980 	bl	8002cc0 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e04f      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039d2:	4b2b      	ldr	r3, [pc, #172]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f003 020c 	and.w	r2, r3, #12
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d1eb      	bne.n	80039bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039e4:	4b25      	ldr	r3, [pc, #148]	@ (8003a7c <HAL_RCC_ClockConfig+0x1b8>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d20c      	bcs.n	8003a0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039f2:	4b22      	ldr	r3, [pc, #136]	@ (8003a7c <HAL_RCC_ClockConfig+0x1b8>)
 80039f4:	683a      	ldr	r2, [r7, #0]
 80039f6:	b2d2      	uxtb	r2, r2
 80039f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fa:	4b20      	ldr	r3, [pc, #128]	@ (8003a7c <HAL_RCC_ClockConfig+0x1b8>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	683a      	ldr	r2, [r7, #0]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d001      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e032      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d008      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a18:	4b19      	ldr	r3, [pc, #100]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	4916      	ldr	r1, [pc, #88]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d009      	beq.n	8003a4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a36:	4b12      	ldr	r3, [pc, #72]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	490e      	ldr	r1, [pc, #56]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a4a:	f000 f821 	bl	8003a90 <HAL_RCC_GetSysClockFreq>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	4b0b      	ldr	r3, [pc, #44]	@ (8003a80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	091b      	lsrs	r3, r3, #4
 8003a56:	f003 030f 	and.w	r3, r3, #15
 8003a5a:	490a      	ldr	r1, [pc, #40]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c0>)
 8003a5c:	5ccb      	ldrb	r3, [r1, r3]
 8003a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a62:	4a09      	ldr	r2, [pc, #36]	@ (8003a88 <HAL_RCC_ClockConfig+0x1c4>)
 8003a64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a66:	4b09      	ldr	r3, [pc, #36]	@ (8003a8c <HAL_RCC_ClockConfig+0x1c8>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7ff f8e4 	bl	8002c38 <HAL_InitTick>

  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40023c00 	.word	0x40023c00
 8003a80:	40023800 	.word	0x40023800
 8003a84:	080091c0 	.word	0x080091c0
 8003a88:	20000120 	.word	0x20000120
 8003a8c:	20000124 	.word	0x20000124

08003a90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a94:	b090      	sub	sp, #64	@ 0x40
 8003a96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003aa8:	4b59      	ldr	r3, [pc, #356]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x180>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f003 030c 	and.w	r3, r3, #12
 8003ab0:	2b08      	cmp	r3, #8
 8003ab2:	d00d      	beq.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x40>
 8003ab4:	2b08      	cmp	r3, #8
 8003ab6:	f200 80a1 	bhi.w	8003bfc <HAL_RCC_GetSysClockFreq+0x16c>
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d002      	beq.n	8003ac4 <HAL_RCC_GetSysClockFreq+0x34>
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d003      	beq.n	8003aca <HAL_RCC_GetSysClockFreq+0x3a>
 8003ac2:	e09b      	b.n	8003bfc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ac4:	4b53      	ldr	r3, [pc, #332]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ac6:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003ac8:	e09b      	b.n	8003c02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003aca:	4b53      	ldr	r3, [pc, #332]	@ (8003c18 <HAL_RCC_GetSysClockFreq+0x188>)
 8003acc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ace:	e098      	b.n	8003c02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ad0:	4b4f      	ldr	r3, [pc, #316]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ad8:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ada:	4b4d      	ldr	r3, [pc, #308]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x180>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d028      	beq.n	8003b38 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ae6:	4b4a      	ldr	r3, [pc, #296]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	099b      	lsrs	r3, r3, #6
 8003aec:	2200      	movs	r2, #0
 8003aee:	623b      	str	r3, [r7, #32]
 8003af0:	627a      	str	r2, [r7, #36]	@ 0x24
 8003af2:	6a3b      	ldr	r3, [r7, #32]
 8003af4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003af8:	2100      	movs	r1, #0
 8003afa:	4b47      	ldr	r3, [pc, #284]	@ (8003c18 <HAL_RCC_GetSysClockFreq+0x188>)
 8003afc:	fb03 f201 	mul.w	r2, r3, r1
 8003b00:	2300      	movs	r3, #0
 8003b02:	fb00 f303 	mul.w	r3, r0, r3
 8003b06:	4413      	add	r3, r2
 8003b08:	4a43      	ldr	r2, [pc, #268]	@ (8003c18 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b0a:	fba0 1202 	umull	r1, r2, r0, r2
 8003b0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b10:	460a      	mov	r2, r1
 8003b12:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003b14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b16:	4413      	add	r3, r2
 8003b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	61bb      	str	r3, [r7, #24]
 8003b20:	61fa      	str	r2, [r7, #28]
 8003b22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b26:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003b2a:	f7fc fc11 	bl	8000350 <__aeabi_uldivmod>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	460b      	mov	r3, r1
 8003b32:	4613      	mov	r3, r2
 8003b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b36:	e053      	b.n	8003be0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b38:	4b35      	ldr	r3, [pc, #212]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	099b      	lsrs	r3, r3, #6
 8003b3e:	2200      	movs	r2, #0
 8003b40:	613b      	str	r3, [r7, #16]
 8003b42:	617a      	str	r2, [r7, #20]
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003b4a:	f04f 0b00 	mov.w	fp, #0
 8003b4e:	4652      	mov	r2, sl
 8003b50:	465b      	mov	r3, fp
 8003b52:	f04f 0000 	mov.w	r0, #0
 8003b56:	f04f 0100 	mov.w	r1, #0
 8003b5a:	0159      	lsls	r1, r3, #5
 8003b5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b60:	0150      	lsls	r0, r2, #5
 8003b62:	4602      	mov	r2, r0
 8003b64:	460b      	mov	r3, r1
 8003b66:	ebb2 080a 	subs.w	r8, r2, sl
 8003b6a:	eb63 090b 	sbc.w	r9, r3, fp
 8003b6e:	f04f 0200 	mov.w	r2, #0
 8003b72:	f04f 0300 	mov.w	r3, #0
 8003b76:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003b7a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003b7e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003b82:	ebb2 0408 	subs.w	r4, r2, r8
 8003b86:	eb63 0509 	sbc.w	r5, r3, r9
 8003b8a:	f04f 0200 	mov.w	r2, #0
 8003b8e:	f04f 0300 	mov.w	r3, #0
 8003b92:	00eb      	lsls	r3, r5, #3
 8003b94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b98:	00e2      	lsls	r2, r4, #3
 8003b9a:	4614      	mov	r4, r2
 8003b9c:	461d      	mov	r5, r3
 8003b9e:	eb14 030a 	adds.w	r3, r4, sl
 8003ba2:	603b      	str	r3, [r7, #0]
 8003ba4:	eb45 030b 	adc.w	r3, r5, fp
 8003ba8:	607b      	str	r3, [r7, #4]
 8003baa:	f04f 0200 	mov.w	r2, #0
 8003bae:	f04f 0300 	mov.w	r3, #0
 8003bb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003bb6:	4629      	mov	r1, r5
 8003bb8:	028b      	lsls	r3, r1, #10
 8003bba:	4621      	mov	r1, r4
 8003bbc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bc0:	4621      	mov	r1, r4
 8003bc2:	028a      	lsls	r2, r1, #10
 8003bc4:	4610      	mov	r0, r2
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bca:	2200      	movs	r2, #0
 8003bcc:	60bb      	str	r3, [r7, #8]
 8003bce:	60fa      	str	r2, [r7, #12]
 8003bd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bd4:	f7fc fbbc 	bl	8000350 <__aeabi_uldivmod>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	460b      	mov	r3, r1
 8003bdc:	4613      	mov	r3, r2
 8003bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003be0:	4b0b      	ldr	r3, [pc, #44]	@ (8003c10 <HAL_RCC_GetSysClockFreq+0x180>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	0c1b      	lsrs	r3, r3, #16
 8003be6:	f003 0303 	and.w	r3, r3, #3
 8003bea:	3301      	adds	r3, #1
 8003bec:	005b      	lsls	r3, r3, #1
 8003bee:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003bf0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003bfa:	e002      	b.n	8003c02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bfc:	4b05      	ldr	r3, [pc, #20]	@ (8003c14 <HAL_RCC_GetSysClockFreq+0x184>)
 8003bfe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3740      	adds	r7, #64	@ 0x40
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c0e:	bf00      	nop
 8003c10:	40023800 	.word	0x40023800
 8003c14:	00f42400 	.word	0x00f42400
 8003c18:	017d7840 	.word	0x017d7840

08003c1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c20:	4b03      	ldr	r3, [pc, #12]	@ (8003c30 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c22:	681b      	ldr	r3, [r3, #0]
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	20000120 	.word	0x20000120

08003c34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003c38:	f7ff fff0 	bl	8003c1c <HAL_RCC_GetHCLKFreq>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	4b05      	ldr	r3, [pc, #20]	@ (8003c54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	0a9b      	lsrs	r3, r3, #10
 8003c44:	f003 0307 	and.w	r3, r3, #7
 8003c48:	4903      	ldr	r1, [pc, #12]	@ (8003c58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c4a:	5ccb      	ldrb	r3, [r1, r3]
 8003c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	40023800 	.word	0x40023800
 8003c58:	080091d0 	.word	0x080091d0

08003c5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003c60:	f7ff ffdc 	bl	8003c1c <HAL_RCC_GetHCLKFreq>
 8003c64:	4602      	mov	r2, r0
 8003c66:	4b05      	ldr	r3, [pc, #20]	@ (8003c7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	0b5b      	lsrs	r3, r3, #13
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	4903      	ldr	r1, [pc, #12]	@ (8003c80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c72:	5ccb      	ldrb	r3, [r1, r3]
 8003c74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	080091d0 	.word	0x080091d0

08003c84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e07b      	b.n	8003d8e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d108      	bne.n	8003cb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ca6:	d009      	beq.n	8003cbc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	61da      	str	r2, [r3, #28]
 8003cae:	e005      	b.n	8003cbc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d106      	bne.n	8003cdc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7fe fd1c 	bl	8002714 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2202      	movs	r2, #2
 8003ce0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cf2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003d04:	431a      	orrs	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d0e:	431a      	orrs	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	f003 0302 	and.w	r3, r3, #2
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	431a      	orrs	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	69db      	ldr	r3, [r3, #28]
 8003d32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d36:	431a      	orrs	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a1b      	ldr	r3, [r3, #32]
 8003d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d40:	ea42 0103 	orr.w	r1, r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d48:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	0c1b      	lsrs	r3, r3, #16
 8003d5a:	f003 0104 	and.w	r1, r3, #4
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d62:	f003 0210 	and.w	r2, r3, #16
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	69da      	ldr	r2, [r3, #28]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d96:	b580      	push	{r7, lr}
 8003d98:	b082      	sub	sp, #8
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d101      	bne.n	8003da8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e041      	b.n	8003e2c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d106      	bne.n	8003dc2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7fe fcf1 	bl	80027a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2202      	movs	r2, #2
 8003dc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	3304      	adds	r3, #4
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	4610      	mov	r0, r2
 8003dd6:	f000 fc53 	bl	8004680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2201      	movs	r2, #1
 8003dde:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3708      	adds	r7, #8
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d001      	beq.n	8003e4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e044      	b.n	8003ed6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2202      	movs	r2, #2
 8003e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	68da      	ldr	r2, [r3, #12]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f042 0201 	orr.w	r2, r2, #1
 8003e62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a1e      	ldr	r2, [pc, #120]	@ (8003ee4 <HAL_TIM_Base_Start_IT+0xb0>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d018      	beq.n	8003ea0 <HAL_TIM_Base_Start_IT+0x6c>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e76:	d013      	beq.n	8003ea0 <HAL_TIM_Base_Start_IT+0x6c>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a1a      	ldr	r2, [pc, #104]	@ (8003ee8 <HAL_TIM_Base_Start_IT+0xb4>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d00e      	beq.n	8003ea0 <HAL_TIM_Base_Start_IT+0x6c>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a19      	ldr	r2, [pc, #100]	@ (8003eec <HAL_TIM_Base_Start_IT+0xb8>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d009      	beq.n	8003ea0 <HAL_TIM_Base_Start_IT+0x6c>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a17      	ldr	r2, [pc, #92]	@ (8003ef0 <HAL_TIM_Base_Start_IT+0xbc>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d004      	beq.n	8003ea0 <HAL_TIM_Base_Start_IT+0x6c>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a16      	ldr	r2, [pc, #88]	@ (8003ef4 <HAL_TIM_Base_Start_IT+0xc0>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d111      	bne.n	8003ec4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 0307 	and.w	r3, r3, #7
 8003eaa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2b06      	cmp	r3, #6
 8003eb0:	d010      	beq.n	8003ed4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f042 0201 	orr.w	r2, r2, #1
 8003ec0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ec2:	e007      	b.n	8003ed4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f042 0201 	orr.w	r2, r2, #1
 8003ed2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3714      	adds	r7, #20
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr
 8003ee2:	bf00      	nop
 8003ee4:	40010000 	.word	0x40010000
 8003ee8:	40000400 	.word	0x40000400
 8003eec:	40000800 	.word	0x40000800
 8003ef0:	40000c00 	.word	0x40000c00
 8003ef4:	40014000 	.word	0x40014000

08003ef8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e041      	b.n	8003f8e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d106      	bne.n	8003f24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 f839 	bl	8003f96 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2202      	movs	r2, #2
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	3304      	adds	r3, #4
 8003f34:	4619      	mov	r1, r3
 8003f36:	4610      	mov	r0, r2
 8003f38:	f000 fba2 	bl	8004680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003f96:	b480      	push	{r7}
 8003f98:	b083      	sub	sp, #12
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003f9e:	bf00      	nop
 8003fa0:	370c      	adds	r7, #12
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
	...

08003fac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d109      	bne.n	8003fd0 <HAL_TIM_PWM_Start+0x24>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	bf14      	ite	ne
 8003fc8:	2301      	movne	r3, #1
 8003fca:	2300      	moveq	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	e022      	b.n	8004016 <HAL_TIM_PWM_Start+0x6a>
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d109      	bne.n	8003fea <HAL_TIM_PWM_Start+0x3e>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	bf14      	ite	ne
 8003fe2:	2301      	movne	r3, #1
 8003fe4:	2300      	moveq	r3, #0
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	e015      	b.n	8004016 <HAL_TIM_PWM_Start+0x6a>
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	2b08      	cmp	r3, #8
 8003fee:	d109      	bne.n	8004004 <HAL_TIM_PWM_Start+0x58>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	bf14      	ite	ne
 8003ffc:	2301      	movne	r3, #1
 8003ffe:	2300      	moveq	r3, #0
 8004000:	b2db      	uxtb	r3, r3
 8004002:	e008      	b.n	8004016 <HAL_TIM_PWM_Start+0x6a>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800400a:	b2db      	uxtb	r3, r3
 800400c:	2b01      	cmp	r3, #1
 800400e:	bf14      	ite	ne
 8004010:	2301      	movne	r3, #1
 8004012:	2300      	moveq	r3, #0
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d001      	beq.n	800401e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e068      	b.n	80040f0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d104      	bne.n	800402e <HAL_TIM_PWM_Start+0x82>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2202      	movs	r2, #2
 8004028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800402c:	e013      	b.n	8004056 <HAL_TIM_PWM_Start+0xaa>
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	2b04      	cmp	r3, #4
 8004032:	d104      	bne.n	800403e <HAL_TIM_PWM_Start+0x92>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2202      	movs	r2, #2
 8004038:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800403c:	e00b      	b.n	8004056 <HAL_TIM_PWM_Start+0xaa>
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	2b08      	cmp	r3, #8
 8004042:	d104      	bne.n	800404e <HAL_TIM_PWM_Start+0xa2>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2202      	movs	r2, #2
 8004048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800404c:	e003      	b.n	8004056 <HAL_TIM_PWM_Start+0xaa>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2202      	movs	r2, #2
 8004052:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2201      	movs	r2, #1
 800405c:	6839      	ldr	r1, [r7, #0]
 800405e:	4618      	mov	r0, r3
 8004060:	f000 fdb4 	bl	8004bcc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a23      	ldr	r2, [pc, #140]	@ (80040f8 <HAL_TIM_PWM_Start+0x14c>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d107      	bne.n	800407e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800407c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a1d      	ldr	r2, [pc, #116]	@ (80040f8 <HAL_TIM_PWM_Start+0x14c>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d018      	beq.n	80040ba <HAL_TIM_PWM_Start+0x10e>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004090:	d013      	beq.n	80040ba <HAL_TIM_PWM_Start+0x10e>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a19      	ldr	r2, [pc, #100]	@ (80040fc <HAL_TIM_PWM_Start+0x150>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d00e      	beq.n	80040ba <HAL_TIM_PWM_Start+0x10e>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a17      	ldr	r2, [pc, #92]	@ (8004100 <HAL_TIM_PWM_Start+0x154>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d009      	beq.n	80040ba <HAL_TIM_PWM_Start+0x10e>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a16      	ldr	r2, [pc, #88]	@ (8004104 <HAL_TIM_PWM_Start+0x158>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d004      	beq.n	80040ba <HAL_TIM_PWM_Start+0x10e>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a14      	ldr	r2, [pc, #80]	@ (8004108 <HAL_TIM_PWM_Start+0x15c>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d111      	bne.n	80040de <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f003 0307 	and.w	r3, r3, #7
 80040c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2b06      	cmp	r3, #6
 80040ca:	d010      	beq.n	80040ee <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f042 0201 	orr.w	r2, r2, #1
 80040da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040dc:	e007      	b.n	80040ee <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f042 0201 	orr.w	r2, r2, #1
 80040ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	40010000 	.word	0x40010000
 80040fc:	40000400 	.word	0x40000400
 8004100:	40000800 	.word	0x40000800
 8004104:	40000c00 	.word	0x40000c00
 8004108:	40014000 	.word	0x40014000

0800410c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	691b      	ldr	r3, [r3, #16]
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b02      	cmp	r3, #2
 8004120:	d122      	bne.n	8004168 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b02      	cmp	r3, #2
 800412e:	d11b      	bne.n	8004168 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f06f 0202 	mvn.w	r2, #2
 8004138:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2201      	movs	r2, #1
 800413e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d003      	beq.n	8004156 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 fa77 	bl	8004642 <HAL_TIM_IC_CaptureCallback>
 8004154:	e005      	b.n	8004162 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 fa69 	bl	800462e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f000 fa7a 	bl	8004656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	691b      	ldr	r3, [r3, #16]
 800416e:	f003 0304 	and.w	r3, r3, #4
 8004172:	2b04      	cmp	r3, #4
 8004174:	d122      	bne.n	80041bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	2b04      	cmp	r3, #4
 8004182:	d11b      	bne.n	80041bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f06f 0204 	mvn.w	r2, #4
 800418c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2202      	movs	r2, #2
 8004192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d003      	beq.n	80041aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 fa4d 	bl	8004642 <HAL_TIM_IC_CaptureCallback>
 80041a8:	e005      	b.n	80041b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f000 fa3f 	bl	800462e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 fa50 	bl	8004656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	691b      	ldr	r3, [r3, #16]
 80041c2:	f003 0308 	and.w	r3, r3, #8
 80041c6:	2b08      	cmp	r3, #8
 80041c8:	d122      	bne.n	8004210 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b08      	cmp	r3, #8
 80041d6:	d11b      	bne.n	8004210 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f06f 0208 	mvn.w	r2, #8
 80041e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2204      	movs	r2, #4
 80041e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	69db      	ldr	r3, [r3, #28]
 80041ee:	f003 0303 	and.w	r3, r3, #3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d003      	beq.n	80041fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 fa23 	bl	8004642 <HAL_TIM_IC_CaptureCallback>
 80041fc:	e005      	b.n	800420a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 fa15 	bl	800462e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f000 fa26 	bl	8004656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	f003 0310 	and.w	r3, r3, #16
 800421a:	2b10      	cmp	r3, #16
 800421c:	d122      	bne.n	8004264 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	f003 0310 	and.w	r3, r3, #16
 8004228:	2b10      	cmp	r3, #16
 800422a:	d11b      	bne.n	8004264 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f06f 0210 	mvn.w	r2, #16
 8004234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2208      	movs	r2, #8
 800423a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	69db      	ldr	r3, [r3, #28]
 8004242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 f9f9 	bl	8004642 <HAL_TIM_IC_CaptureCallback>
 8004250:	e005      	b.n	800425e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f9eb 	bl	800462e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f000 f9fc 	bl	8004656 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	691b      	ldr	r3, [r3, #16]
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b01      	cmp	r3, #1
 8004270:	d10e      	bne.n	8004290 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b01      	cmp	r3, #1
 800427e:	d107      	bne.n	8004290 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f06f 0201 	mvn.w	r2, #1
 8004288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f7fd fc5e 	bl	8001b4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800429a:	2b80      	cmp	r3, #128	@ 0x80
 800429c:	d10e      	bne.n	80042bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042a8:	2b80      	cmp	r3, #128	@ 0x80
 80042aa:	d107      	bne.n	80042bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80042b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 fd26 	bl	8004d08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c6:	2b40      	cmp	r3, #64	@ 0x40
 80042c8:	d10e      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042d4:	2b40      	cmp	r3, #64	@ 0x40
 80042d6:	d107      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80042e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 f9c1 	bl	800466a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	f003 0320 	and.w	r3, r3, #32
 80042f2:	2b20      	cmp	r3, #32
 80042f4:	d10e      	bne.n	8004314 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	f003 0320 	and.w	r3, r3, #32
 8004300:	2b20      	cmp	r3, #32
 8004302:	d107      	bne.n	8004314 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f06f 0220 	mvn.w	r2, #32
 800430c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 fcf0 	bl	8004cf4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004314:	bf00      	nop
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b086      	sub	sp, #24
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004328:	2300      	movs	r3, #0
 800432a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004332:	2b01      	cmp	r3, #1
 8004334:	d101      	bne.n	800433a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004336:	2302      	movs	r3, #2
 8004338:	e0ae      	b.n	8004498 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2201      	movs	r2, #1
 800433e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2b0c      	cmp	r3, #12
 8004346:	f200 809f 	bhi.w	8004488 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800434a:	a201      	add	r2, pc, #4	@ (adr r2, 8004350 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800434c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004350:	08004385 	.word	0x08004385
 8004354:	08004489 	.word	0x08004489
 8004358:	08004489 	.word	0x08004489
 800435c:	08004489 	.word	0x08004489
 8004360:	080043c5 	.word	0x080043c5
 8004364:	08004489 	.word	0x08004489
 8004368:	08004489 	.word	0x08004489
 800436c:	08004489 	.word	0x08004489
 8004370:	08004407 	.word	0x08004407
 8004374:	08004489 	.word	0x08004489
 8004378:	08004489 	.word	0x08004489
 800437c:	08004489 	.word	0x08004489
 8004380:	08004447 	.word	0x08004447
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68b9      	ldr	r1, [r7, #8]
 800438a:	4618      	mov	r0, r3
 800438c:	f000 f9f8 	bl	8004780 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	699a      	ldr	r2, [r3, #24]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f042 0208 	orr.w	r2, r2, #8
 800439e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	699a      	ldr	r2, [r3, #24]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 0204 	bic.w	r2, r2, #4
 80043ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	6999      	ldr	r1, [r3, #24]
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	691a      	ldr	r2, [r3, #16]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	619a      	str	r2, [r3, #24]
      break;
 80043c2:	e064      	b.n	800448e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68b9      	ldr	r1, [r7, #8]
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 fa3e 	bl	800484c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	699a      	ldr	r2, [r3, #24]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	699a      	ldr	r2, [r3, #24]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	6999      	ldr	r1, [r3, #24]
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	021a      	lsls	r2, r3, #8
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	430a      	orrs	r2, r1
 8004402:	619a      	str	r2, [r3, #24]
      break;
 8004404:	e043      	b.n	800448e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68b9      	ldr	r1, [r7, #8]
 800440c:	4618      	mov	r0, r3
 800440e:	f000 fa89 	bl	8004924 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	69da      	ldr	r2, [r3, #28]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f042 0208 	orr.w	r2, r2, #8
 8004420:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	69da      	ldr	r2, [r3, #28]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f022 0204 	bic.w	r2, r2, #4
 8004430:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	69d9      	ldr	r1, [r3, #28]
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	691a      	ldr	r2, [r3, #16]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	430a      	orrs	r2, r1
 8004442:	61da      	str	r2, [r3, #28]
      break;
 8004444:	e023      	b.n	800448e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68b9      	ldr	r1, [r7, #8]
 800444c:	4618      	mov	r0, r3
 800444e:	f000 fad3 	bl	80049f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	69da      	ldr	r2, [r3, #28]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004460:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69da      	ldr	r2, [r3, #28]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004470:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	69d9      	ldr	r1, [r3, #28]
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	021a      	lsls	r2, r3, #8
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	430a      	orrs	r2, r1
 8004484:	61da      	str	r2, [r3, #28]
      break;
 8004486:	e002      	b.n	800448e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	75fb      	strb	r3, [r7, #23]
      break;
 800448c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004496:	7dfb      	ldrb	r3, [r7, #23]
}
 8004498:	4618      	mov	r0, r3
 800449a:	3718      	adds	r7, #24
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044aa:	2300      	movs	r3, #0
 80044ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d101      	bne.n	80044bc <HAL_TIM_ConfigClockSource+0x1c>
 80044b8:	2302      	movs	r3, #2
 80044ba:	e0b4      	b.n	8004626 <HAL_TIM_ConfigClockSource+0x186>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2202      	movs	r2, #2
 80044c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80044da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68ba      	ldr	r2, [r7, #8]
 80044ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044f4:	d03e      	beq.n	8004574 <HAL_TIM_ConfigClockSource+0xd4>
 80044f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044fa:	f200 8087 	bhi.w	800460c <HAL_TIM_ConfigClockSource+0x16c>
 80044fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004502:	f000 8086 	beq.w	8004612 <HAL_TIM_ConfigClockSource+0x172>
 8004506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800450a:	d87f      	bhi.n	800460c <HAL_TIM_ConfigClockSource+0x16c>
 800450c:	2b70      	cmp	r3, #112	@ 0x70
 800450e:	d01a      	beq.n	8004546 <HAL_TIM_ConfigClockSource+0xa6>
 8004510:	2b70      	cmp	r3, #112	@ 0x70
 8004512:	d87b      	bhi.n	800460c <HAL_TIM_ConfigClockSource+0x16c>
 8004514:	2b60      	cmp	r3, #96	@ 0x60
 8004516:	d050      	beq.n	80045ba <HAL_TIM_ConfigClockSource+0x11a>
 8004518:	2b60      	cmp	r3, #96	@ 0x60
 800451a:	d877      	bhi.n	800460c <HAL_TIM_ConfigClockSource+0x16c>
 800451c:	2b50      	cmp	r3, #80	@ 0x50
 800451e:	d03c      	beq.n	800459a <HAL_TIM_ConfigClockSource+0xfa>
 8004520:	2b50      	cmp	r3, #80	@ 0x50
 8004522:	d873      	bhi.n	800460c <HAL_TIM_ConfigClockSource+0x16c>
 8004524:	2b40      	cmp	r3, #64	@ 0x40
 8004526:	d058      	beq.n	80045da <HAL_TIM_ConfigClockSource+0x13a>
 8004528:	2b40      	cmp	r3, #64	@ 0x40
 800452a:	d86f      	bhi.n	800460c <HAL_TIM_ConfigClockSource+0x16c>
 800452c:	2b30      	cmp	r3, #48	@ 0x30
 800452e:	d064      	beq.n	80045fa <HAL_TIM_ConfigClockSource+0x15a>
 8004530:	2b30      	cmp	r3, #48	@ 0x30
 8004532:	d86b      	bhi.n	800460c <HAL_TIM_ConfigClockSource+0x16c>
 8004534:	2b20      	cmp	r3, #32
 8004536:	d060      	beq.n	80045fa <HAL_TIM_ConfigClockSource+0x15a>
 8004538:	2b20      	cmp	r3, #32
 800453a:	d867      	bhi.n	800460c <HAL_TIM_ConfigClockSource+0x16c>
 800453c:	2b00      	cmp	r3, #0
 800453e:	d05c      	beq.n	80045fa <HAL_TIM_ConfigClockSource+0x15a>
 8004540:	2b10      	cmp	r3, #16
 8004542:	d05a      	beq.n	80045fa <HAL_TIM_ConfigClockSource+0x15a>
 8004544:	e062      	b.n	800460c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6818      	ldr	r0, [r3, #0]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	6899      	ldr	r1, [r3, #8]
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	68db      	ldr	r3, [r3, #12]
 8004556:	f000 fb19 	bl	8004b8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004568:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68ba      	ldr	r2, [r7, #8]
 8004570:	609a      	str	r2, [r3, #8]
      break;
 8004572:	e04f      	b.n	8004614 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6818      	ldr	r0, [r3, #0]
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	6899      	ldr	r1, [r3, #8]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	f000 fb02 	bl	8004b8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689a      	ldr	r2, [r3, #8]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004596:	609a      	str	r2, [r3, #8]
      break;
 8004598:	e03c      	b.n	8004614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6818      	ldr	r0, [r3, #0]
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	6859      	ldr	r1, [r3, #4]
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	461a      	mov	r2, r3
 80045a8:	f000 fa76 	bl	8004a98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2150      	movs	r1, #80	@ 0x50
 80045b2:	4618      	mov	r0, r3
 80045b4:	f000 facf 	bl	8004b56 <TIM_ITRx_SetConfig>
      break;
 80045b8:	e02c      	b.n	8004614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6818      	ldr	r0, [r3, #0]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	6859      	ldr	r1, [r3, #4]
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	461a      	mov	r2, r3
 80045c8:	f000 fa95 	bl	8004af6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2160      	movs	r1, #96	@ 0x60
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 fabf 	bl	8004b56 <TIM_ITRx_SetConfig>
      break;
 80045d8:	e01c      	b.n	8004614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6818      	ldr	r0, [r3, #0]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	6859      	ldr	r1, [r3, #4]
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	461a      	mov	r2, r3
 80045e8:	f000 fa56 	bl	8004a98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2140      	movs	r1, #64	@ 0x40
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 faaf 	bl	8004b56 <TIM_ITRx_SetConfig>
      break;
 80045f8:	e00c      	b.n	8004614 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4619      	mov	r1, r3
 8004604:	4610      	mov	r0, r2
 8004606:	f000 faa6 	bl	8004b56 <TIM_ITRx_SetConfig>
      break;
 800460a:	e003      	b.n	8004614 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	73fb      	strb	r3, [r7, #15]
      break;
 8004610:	e000      	b.n	8004614 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004612:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004624:	7bfb      	ldrb	r3, [r7, #15]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800462e:	b480      	push	{r7}
 8004630:	b083      	sub	sp, #12
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004636:	bf00      	nop
 8004638:	370c      	adds	r7, #12
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr

08004642 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004642:	b480      	push	{r7}
 8004644:	b083      	sub	sp, #12
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800464a:	bf00      	nop
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr

08004656 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004656:	b480      	push	{r7}
 8004658:	b083      	sub	sp, #12
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800465e:	bf00      	nop
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004672:	bf00      	nop
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
	...

08004680 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a34      	ldr	r2, [pc, #208]	@ (8004764 <TIM_Base_SetConfig+0xe4>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d00f      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800469e:	d00b      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a31      	ldr	r2, [pc, #196]	@ (8004768 <TIM_Base_SetConfig+0xe8>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d007      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a30      	ldr	r2, [pc, #192]	@ (800476c <TIM_Base_SetConfig+0xec>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d003      	beq.n	80046b8 <TIM_Base_SetConfig+0x38>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a2f      	ldr	r2, [pc, #188]	@ (8004770 <TIM_Base_SetConfig+0xf0>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d108      	bne.n	80046ca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a25      	ldr	r2, [pc, #148]	@ (8004764 <TIM_Base_SetConfig+0xe4>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d01b      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046d8:	d017      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a22      	ldr	r2, [pc, #136]	@ (8004768 <TIM_Base_SetConfig+0xe8>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d013      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a21      	ldr	r2, [pc, #132]	@ (800476c <TIM_Base_SetConfig+0xec>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d00f      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a20      	ldr	r2, [pc, #128]	@ (8004770 <TIM_Base_SetConfig+0xf0>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d00b      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a1f      	ldr	r2, [pc, #124]	@ (8004774 <TIM_Base_SetConfig+0xf4>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d007      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a1e      	ldr	r2, [pc, #120]	@ (8004778 <TIM_Base_SetConfig+0xf8>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d003      	beq.n	800470a <TIM_Base_SetConfig+0x8a>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a1d      	ldr	r2, [pc, #116]	@ (800477c <TIM_Base_SetConfig+0xfc>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d108      	bne.n	800471c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	4313      	orrs	r3, r2
 800471a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	695b      	ldr	r3, [r3, #20]
 8004726:	4313      	orrs	r3, r2
 8004728:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	68fa      	ldr	r2, [r7, #12]
 800472e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	689a      	ldr	r2, [r3, #8]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a08      	ldr	r2, [pc, #32]	@ (8004764 <TIM_Base_SetConfig+0xe4>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d103      	bne.n	8004750 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	691a      	ldr	r2, [r3, #16]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	615a      	str	r2, [r3, #20]
}
 8004756:	bf00      	nop
 8004758:	3714      	adds	r7, #20
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr
 8004762:	bf00      	nop
 8004764:	40010000 	.word	0x40010000
 8004768:	40000400 	.word	0x40000400
 800476c:	40000800 	.word	0x40000800
 8004770:	40000c00 	.word	0x40000c00
 8004774:	40014000 	.word	0x40014000
 8004778:	40014400 	.word	0x40014400
 800477c:	40014800 	.word	0x40014800

08004780 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004780:	b480      	push	{r7}
 8004782:	b087      	sub	sp, #28
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	f023 0201 	bic.w	r2, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f023 0303 	bic.w	r3, r3, #3
 80047b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	4313      	orrs	r3, r2
 80047c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	f023 0302 	bic.w	r3, r3, #2
 80047c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004848 <TIM_OC1_SetConfig+0xc8>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d10c      	bne.n	80047f6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f023 0308 	bic.w	r3, r3, #8
 80047e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	f023 0304 	bic.w	r3, r3, #4
 80047f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a13      	ldr	r2, [pc, #76]	@ (8004848 <TIM_OC1_SetConfig+0xc8>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d111      	bne.n	8004822 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004804:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800480c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	4313      	orrs	r3, r2
 8004816:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	693a      	ldr	r2, [r7, #16]
 800481e:	4313      	orrs	r3, r2
 8004820:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	693a      	ldr	r2, [r7, #16]
 8004826:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	685a      	ldr	r2, [r3, #4]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	621a      	str	r2, [r3, #32]
}
 800483c:	bf00      	nop
 800483e:	371c      	adds	r7, #28
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr
 8004848:	40010000 	.word	0x40010000

0800484c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800484c:	b480      	push	{r7}
 800484e:	b087      	sub	sp, #28
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	f023 0210 	bic.w	r2, r3, #16
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800487a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004882:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	021b      	lsls	r3, r3, #8
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	4313      	orrs	r3, r2
 800488e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	f023 0320 	bic.w	r3, r3, #32
 8004896:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	011b      	lsls	r3, r3, #4
 800489e:	697a      	ldr	r2, [r7, #20]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a1e      	ldr	r2, [pc, #120]	@ (8004920 <TIM_OC2_SetConfig+0xd4>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d10d      	bne.n	80048c8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	011b      	lsls	r3, r3, #4
 80048ba:	697a      	ldr	r2, [r7, #20]
 80048bc:	4313      	orrs	r3, r2
 80048be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048c6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a15      	ldr	r2, [pc, #84]	@ (8004920 <TIM_OC2_SetConfig+0xd4>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d113      	bne.n	80048f8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80048d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80048de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	4313      	orrs	r3, r2
 80048ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	699b      	ldr	r3, [r3, #24]
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	693a      	ldr	r2, [r7, #16]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685a      	ldr	r2, [r3, #4]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	621a      	str	r2, [r3, #32]
}
 8004912:	bf00      	nop
 8004914:	371c      	adds	r7, #28
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	40010000 	.word	0x40010000

08004924 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004924:	b480      	push	{r7}
 8004926:	b087      	sub	sp, #28
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a1b      	ldr	r3, [r3, #32]
 800493e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	69db      	ldr	r3, [r3, #28]
 800494a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f023 0303 	bic.w	r3, r3, #3
 800495a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68fa      	ldr	r2, [r7, #12]
 8004962:	4313      	orrs	r3, r2
 8004964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800496c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	021b      	lsls	r3, r3, #8
 8004974:	697a      	ldr	r2, [r7, #20]
 8004976:	4313      	orrs	r3, r2
 8004978:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a1d      	ldr	r2, [pc, #116]	@ (80049f4 <TIM_OC3_SetConfig+0xd0>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d10d      	bne.n	800499e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004988:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	021b      	lsls	r3, r3, #8
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	4313      	orrs	r3, r2
 8004994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800499c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a14      	ldr	r2, [pc, #80]	@ (80049f4 <TIM_OC3_SetConfig+0xd0>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d113      	bne.n	80049ce <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80049ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	011b      	lsls	r3, r3, #4
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	4313      	orrs	r3, r2
 80049c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	011b      	lsls	r3, r3, #4
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	685a      	ldr	r2, [r3, #4]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	621a      	str	r2, [r3, #32]
}
 80049e8:	bf00      	nop
 80049ea:	371c      	adds	r7, #28
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr
 80049f4:	40010000 	.word	0x40010000

080049f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b087      	sub	sp, #28
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a1b      	ldr	r3, [r3, #32]
 8004a06:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a1b      	ldr	r3, [r3, #32]
 8004a12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	69db      	ldr	r3, [r3, #28]
 8004a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	021b      	lsls	r3, r3, #8
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	031b      	lsls	r3, r3, #12
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a10      	ldr	r2, [pc, #64]	@ (8004a94 <TIM_OC4_SetConfig+0x9c>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d109      	bne.n	8004a6c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	695b      	ldr	r3, [r3, #20]
 8004a64:	019b      	lsls	r3, r3, #6
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	693a      	ldr	r2, [r7, #16]
 8004a84:	621a      	str	r2, [r3, #32]
}
 8004a86:	bf00      	nop
 8004a88:	371c      	adds	r7, #28
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	40010000 	.word	0x40010000

08004a98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b087      	sub	sp, #28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	f023 0201 	bic.w	r2, r3, #1
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ac2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f023 030a 	bic.w	r3, r3, #10
 8004ad4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	621a      	str	r2, [r3, #32]
}
 8004aea:	bf00      	nop
 8004aec:	371c      	adds	r7, #28
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b087      	sub	sp, #28
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	60f8      	str	r0, [r7, #12]
 8004afe:	60b9      	str	r1, [r7, #8]
 8004b00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	f023 0210 	bic.w	r2, r3, #16
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6a1b      	ldr	r3, [r3, #32]
 8004b18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	031b      	lsls	r3, r3, #12
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b32:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	697a      	ldr	r2, [r7, #20]
 8004b42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	621a      	str	r2, [r3, #32]
}
 8004b4a:	bf00      	nop
 8004b4c:	371c      	adds	r7, #28
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr

08004b56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b085      	sub	sp, #20
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
 8004b5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	f043 0307 	orr.w	r3, r3, #7
 8004b78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	609a      	str	r2, [r3, #8]
}
 8004b80:	bf00      	nop
 8004b82:	3714      	adds	r7, #20
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr

08004b8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
 8004b98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ba6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	021a      	lsls	r2, r3, #8
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	431a      	orrs	r2, r3
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	697a      	ldr	r2, [r7, #20]
 8004bbe:	609a      	str	r2, [r3, #8]
}
 8004bc0:	bf00      	nop
 8004bc2:	371c      	adds	r7, #28
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b087      	sub	sp, #28
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	f003 031f 	and.w	r3, r3, #31
 8004bde:	2201      	movs	r2, #1
 8004be0:	fa02 f303 	lsl.w	r3, r2, r3
 8004be4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a1a      	ldr	r2, [r3, #32]
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	43db      	mvns	r3, r3
 8004bee:	401a      	ands	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6a1a      	ldr	r2, [r3, #32]
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	f003 031f 	and.w	r3, r3, #31
 8004bfe:	6879      	ldr	r1, [r7, #4]
 8004c00:	fa01 f303 	lsl.w	r3, r1, r3
 8004c04:	431a      	orrs	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	621a      	str	r2, [r3, #32]
}
 8004c0a:	bf00      	nop
 8004c0c:	371c      	adds	r7, #28
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
	...

08004c18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d101      	bne.n	8004c30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	e050      	b.n	8004cd2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a1c      	ldr	r2, [pc, #112]	@ (8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d018      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c7c:	d013      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a18      	ldr	r2, [pc, #96]	@ (8004ce4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d00e      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a16      	ldr	r2, [pc, #88]	@ (8004ce8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d009      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a15      	ldr	r2, [pc, #84]	@ (8004cec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d004      	beq.n	8004ca6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a13      	ldr	r2, [pc, #76]	@ (8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d10c      	bne.n	8004cc0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68ba      	ldr	r2, [r7, #8]
 8004cbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3714      	adds	r7, #20
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	40010000 	.word	0x40010000
 8004ce4:	40000400 	.word	0x40000400
 8004ce8:	40000800 	.word	0x40000800
 8004cec:	40000c00 	.word	0x40000c00
 8004cf0:	40014000 	.word	0x40014000

08004cf4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cfc:	bf00      	nop
 8004cfe:	370c      	adds	r7, #12
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr

08004d08 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1a:	4770      	bx	lr

08004d1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d101      	bne.n	8004d2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e03f      	b.n	8004dae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d106      	bne.n	8004d48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7fd fdc8 	bl	80028d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2224      	movs	r2, #36	@ 0x24
 8004d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68da      	ldr	r2, [r3, #12]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 fddf 	bl	8005924 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	691a      	ldr	r2, [r3, #16]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	695a      	ldr	r2, [r3, #20]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68da      	ldr	r2, [r3, #12]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004dac:	2300      	movs	r3, #0
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004db6:	b580      	push	{r7, lr}
 8004db8:	b08a      	sub	sp, #40	@ 0x28
 8004dba:	af02      	add	r7, sp, #8
 8004dbc:	60f8      	str	r0, [r7, #12]
 8004dbe:	60b9      	str	r1, [r7, #8]
 8004dc0:	603b      	str	r3, [r7, #0]
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b20      	cmp	r3, #32
 8004dd4:	d17c      	bne.n	8004ed0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d002      	beq.n	8004de2 <HAL_UART_Transmit+0x2c>
 8004ddc:	88fb      	ldrh	r3, [r7, #6]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e075      	b.n	8004ed2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d101      	bne.n	8004df4 <HAL_UART_Transmit+0x3e>
 8004df0:	2302      	movs	r3, #2
 8004df2:	e06e      	b.n	8004ed2 <HAL_UART_Transmit+0x11c>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2221      	movs	r2, #33	@ 0x21
 8004e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e0a:	f7fd ff59 	bl	8002cc0 <HAL_GetTick>
 8004e0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	88fa      	ldrh	r2, [r7, #6]
 8004e14:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	88fa      	ldrh	r2, [r7, #6]
 8004e1a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e24:	d108      	bne.n	8004e38 <HAL_UART_Transmit+0x82>
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d104      	bne.n	8004e38 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	61bb      	str	r3, [r7, #24]
 8004e36:	e003      	b.n	8004e40 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8004e48:	e02a      	b.n	8004ea0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	9300      	str	r3, [sp, #0]
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	2200      	movs	r2, #0
 8004e52:	2180      	movs	r1, #128	@ 0x80
 8004e54:	68f8      	ldr	r0, [r7, #12]
 8004e56:	f000 fb1f 	bl	8005498 <UART_WaitOnFlagUntilTimeout>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d001      	beq.n	8004e64 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e036      	b.n	8004ed2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d10b      	bne.n	8004e82 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e6a:	69bb      	ldr	r3, [r7, #24]
 8004e6c:	881b      	ldrh	r3, [r3, #0]
 8004e6e:	461a      	mov	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	3302      	adds	r3, #2
 8004e7e:	61bb      	str	r3, [r7, #24]
 8004e80:	e007      	b.n	8004e92 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	781a      	ldrb	r2, [r3, #0]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	3301      	adds	r3, #1
 8004e90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	3b01      	subs	r3, #1
 8004e9a:	b29a      	uxth	r2, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d1cf      	bne.n	8004e4a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	9300      	str	r3, [sp, #0]
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	2140      	movs	r1, #64	@ 0x40
 8004eb4:	68f8      	ldr	r0, [r7, #12]
 8004eb6:	f000 faef 	bl	8005498 <UART_WaitOnFlagUntilTimeout>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d001      	beq.n	8004ec4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e006      	b.n	8004ed2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2220      	movs	r2, #32
 8004ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
 8004ece:	e000      	b.n	8004ed2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004ed0:	2302      	movs	r3, #2
  }
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3720      	adds	r7, #32
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b084      	sub	sp, #16
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	60f8      	str	r0, [r7, #12]
 8004ee2:	60b9      	str	r1, [r7, #8]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b20      	cmp	r3, #32
 8004ef2:	d11d      	bne.n	8004f30 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d002      	beq.n	8004f00 <HAL_UART_Receive_IT+0x26>
 8004efa:	88fb      	ldrh	r3, [r7, #6]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d101      	bne.n	8004f04 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e016      	b.n	8004f32 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d101      	bne.n	8004f12 <HAL_UART_Receive_IT+0x38>
 8004f0e:	2302      	movs	r3, #2
 8004f10:	e00f      	b.n	8004f32 <HAL_UART_Receive_IT+0x58>
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2201      	movs	r2, #1
 8004f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004f20:	88fb      	ldrh	r3, [r7, #6]
 8004f22:	461a      	mov	r2, r3
 8004f24:	68b9      	ldr	r1, [r7, #8]
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 fb24 	bl	8005574 <UART_Start_Receive_IT>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	e000      	b.n	8004f32 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004f30:	2302      	movs	r3, #2
  }
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3710      	adds	r7, #16
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
	...

08004f3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b0ba      	sub	sp, #232	@ 0xe8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004f62:	2300      	movs	r3, #0
 8004f64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f72:	f003 030f 	and.w	r3, r3, #15
 8004f76:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004f7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10f      	bne.n	8004fa2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f86:	f003 0320 	and.w	r3, r3, #32
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d009      	beq.n	8004fa2 <HAL_UART_IRQHandler+0x66>
 8004f8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f92:	f003 0320 	and.w	r3, r3, #32
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d003      	beq.n	8004fa2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 fc07 	bl	80057ae <UART_Receive_IT>
      return;
 8004fa0:	e256      	b.n	8005450 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004fa2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f000 80de 	beq.w	8005168 <HAL_UART_IRQHandler+0x22c>
 8004fac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004fb0:	f003 0301 	and.w	r3, r3, #1
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d106      	bne.n	8004fc6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fbc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f000 80d1 	beq.w	8005168 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004fc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00b      	beq.n	8004fea <HAL_UART_IRQHandler+0xae>
 8004fd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d005      	beq.n	8004fea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe2:	f043 0201 	orr.w	r2, r3, #1
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fee:	f003 0304 	and.w	r3, r3, #4
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00b      	beq.n	800500e <HAL_UART_IRQHandler+0xd2>
 8004ff6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d005      	beq.n	800500e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005006:	f043 0202 	orr.w	r2, r3, #2
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800500e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00b      	beq.n	8005032 <HAL_UART_IRQHandler+0xf6>
 800501a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	d005      	beq.n	8005032 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502a:	f043 0204 	orr.w	r2, r3, #4
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005036:	f003 0308 	and.w	r3, r3, #8
 800503a:	2b00      	cmp	r3, #0
 800503c:	d011      	beq.n	8005062 <HAL_UART_IRQHandler+0x126>
 800503e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005042:	f003 0320 	and.w	r3, r3, #32
 8005046:	2b00      	cmp	r3, #0
 8005048:	d105      	bne.n	8005056 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800504a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	d005      	beq.n	8005062 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505a:	f043 0208 	orr.w	r2, r3, #8
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005066:	2b00      	cmp	r3, #0
 8005068:	f000 81ed 	beq.w	8005446 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800506c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005070:	f003 0320 	and.w	r3, r3, #32
 8005074:	2b00      	cmp	r3, #0
 8005076:	d008      	beq.n	800508a <HAL_UART_IRQHandler+0x14e>
 8005078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800507c:	f003 0320 	and.w	r3, r3, #32
 8005080:	2b00      	cmp	r3, #0
 8005082:	d002      	beq.n	800508a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f000 fb92 	bl	80057ae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	695b      	ldr	r3, [r3, #20]
 8005090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005094:	2b40      	cmp	r3, #64	@ 0x40
 8005096:	bf0c      	ite	eq
 8005098:	2301      	moveq	r3, #1
 800509a:	2300      	movne	r3, #0
 800509c:	b2db      	uxtb	r3, r3
 800509e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a6:	f003 0308 	and.w	r3, r3, #8
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d103      	bne.n	80050b6 <HAL_UART_IRQHandler+0x17a>
 80050ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d04f      	beq.n	8005156 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 fa9a 	bl	80055f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	695b      	ldr	r3, [r3, #20]
 80050c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c6:	2b40      	cmp	r3, #64	@ 0x40
 80050c8:	d141      	bne.n	800514e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	3314      	adds	r3, #20
 80050d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80050d8:	e853 3f00 	ldrex	r3, [r3]
 80050dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80050e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80050e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	3314      	adds	r3, #20
 80050f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80050f6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80050fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005102:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005106:	e841 2300 	strex	r3, r2, [r1]
 800510a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800510e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1d9      	bne.n	80050ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511a:	2b00      	cmp	r3, #0
 800511c:	d013      	beq.n	8005146 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005122:	4a7d      	ldr	r2, [pc, #500]	@ (8005318 <HAL_UART_IRQHandler+0x3dc>)
 8005124:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512a:	4618      	mov	r0, r3
 800512c:	f7fd ff79 	bl	8003022 <HAL_DMA_Abort_IT>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d016      	beq.n	8005164 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800513a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005140:	4610      	mov	r0, r2
 8005142:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005144:	e00e      	b.n	8005164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 f990 	bl	800546c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800514c:	e00a      	b.n	8005164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 f98c 	bl	800546c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005154:	e006      	b.n	8005164 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f988 	bl	800546c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8005162:	e170      	b.n	8005446 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005164:	bf00      	nop
    return;
 8005166:	e16e      	b.n	8005446 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800516c:	2b01      	cmp	r3, #1
 800516e:	f040 814a 	bne.w	8005406 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005176:	f003 0310 	and.w	r3, r3, #16
 800517a:	2b00      	cmp	r3, #0
 800517c:	f000 8143 	beq.w	8005406 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005184:	f003 0310 	and.w	r3, r3, #16
 8005188:	2b00      	cmp	r3, #0
 800518a:	f000 813c 	beq.w	8005406 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800518e:	2300      	movs	r3, #0
 8005190:	60bb      	str	r3, [r7, #8]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	60bb      	str	r3, [r7, #8]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	60bb      	str	r3, [r7, #8]
 80051a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051ae:	2b40      	cmp	r3, #64	@ 0x40
 80051b0:	f040 80b4 	bne.w	800531c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80051c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	f000 8140 	beq.w	800544a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051d2:	429a      	cmp	r2, r3
 80051d4:	f080 8139 	bcs.w	800544a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80051de:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e4:	69db      	ldr	r3, [r3, #28]
 80051e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051ea:	f000 8088 	beq.w	80052fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	330c      	adds	r3, #12
 80051f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80051fc:	e853 3f00 	ldrex	r3, [r3]
 8005200:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005204:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005208:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800520c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	330c      	adds	r3, #12
 8005216:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800521a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800521e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005222:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005226:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800522a:	e841 2300 	strex	r3, r2, [r1]
 800522e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005232:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1d9      	bne.n	80051ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	3314      	adds	r3, #20
 8005240:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005242:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005244:	e853 3f00 	ldrex	r3, [r3]
 8005248:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800524a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800524c:	f023 0301 	bic.w	r3, r3, #1
 8005250:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	3314      	adds	r3, #20
 800525a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800525e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005262:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005264:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005266:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800526a:	e841 2300 	strex	r3, r2, [r1]
 800526e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005270:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005272:	2b00      	cmp	r3, #0
 8005274:	d1e1      	bne.n	800523a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	3314      	adds	r3, #20
 800527c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005280:	e853 3f00 	ldrex	r3, [r3]
 8005284:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005288:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800528c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	3314      	adds	r3, #20
 8005296:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800529a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800529c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80052a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80052a2:	e841 2300 	strex	r3, r2, [r1]
 80052a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80052a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d1e3      	bne.n	8005276 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2220      	movs	r2, #32
 80052b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	330c      	adds	r3, #12
 80052c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052c6:	e853 3f00 	ldrex	r3, [r3]
 80052ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80052cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052ce:	f023 0310 	bic.w	r3, r3, #16
 80052d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	330c      	adds	r3, #12
 80052dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80052e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80052e2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80052e8:	e841 2300 	strex	r3, r2, [r1]
 80052ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80052ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d1e3      	bne.n	80052bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7fd fe22 	bl	8002f42 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005306:	b29b      	uxth	r3, r3
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	b29b      	uxth	r3, r3
 800530c:	4619      	mov	r1, r3
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 f8b6 	bl	8005480 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005314:	e099      	b.n	800544a <HAL_UART_IRQHandler+0x50e>
 8005316:	bf00      	nop
 8005318:	080056b7 	.word	0x080056b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005324:	b29b      	uxth	r3, r3
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005330:	b29b      	uxth	r3, r3
 8005332:	2b00      	cmp	r3, #0
 8005334:	f000 808b 	beq.w	800544e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005338:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800533c:	2b00      	cmp	r3, #0
 800533e:	f000 8086 	beq.w	800544e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	330c      	adds	r3, #12
 8005348:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800534c:	e853 3f00 	ldrex	r3, [r3]
 8005350:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005354:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005358:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	330c      	adds	r3, #12
 8005362:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005366:	647a      	str	r2, [r7, #68]	@ 0x44
 8005368:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800536c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800536e:	e841 2300 	strex	r3, r2, [r1]
 8005372:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005376:	2b00      	cmp	r3, #0
 8005378:	d1e3      	bne.n	8005342 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	3314      	adds	r3, #20
 8005380:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005384:	e853 3f00 	ldrex	r3, [r3]
 8005388:	623b      	str	r3, [r7, #32]
   return(result);
 800538a:	6a3b      	ldr	r3, [r7, #32]
 800538c:	f023 0301 	bic.w	r3, r3, #1
 8005390:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	3314      	adds	r3, #20
 800539a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800539e:	633a      	str	r2, [r7, #48]	@ 0x30
 80053a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80053a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053a6:	e841 2300 	strex	r3, r2, [r1]
 80053aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80053ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d1e3      	bne.n	800537a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2220      	movs	r2, #32
 80053b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	330c      	adds	r3, #12
 80053c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	e853 3f00 	ldrex	r3, [r3]
 80053ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f023 0310 	bic.w	r3, r3, #16
 80053d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	330c      	adds	r3, #12
 80053e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80053e4:	61fa      	str	r2, [r7, #28]
 80053e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e8:	69b9      	ldr	r1, [r7, #24]
 80053ea:	69fa      	ldr	r2, [r7, #28]
 80053ec:	e841 2300 	strex	r3, r2, [r1]
 80053f0:	617b      	str	r3, [r7, #20]
   return(result);
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d1e3      	bne.n	80053c0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053fc:	4619      	mov	r1, r3
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 f83e 	bl	8005480 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005404:	e023      	b.n	800544e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800540a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800540e:	2b00      	cmp	r3, #0
 8005410:	d009      	beq.n	8005426 <HAL_UART_IRQHandler+0x4ea>
 8005412:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800541a:	2b00      	cmp	r3, #0
 800541c:	d003      	beq.n	8005426 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f95d 	bl	80056de <UART_Transmit_IT>
    return;
 8005424:	e014      	b.n	8005450 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005426:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800542a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00e      	beq.n	8005450 <HAL_UART_IRQHandler+0x514>
 8005432:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800543a:	2b00      	cmp	r3, #0
 800543c:	d008      	beq.n	8005450 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 f99d 	bl	800577e <UART_EndTransmit_IT>
    return;
 8005444:	e004      	b.n	8005450 <HAL_UART_IRQHandler+0x514>
    return;
 8005446:	bf00      	nop
 8005448:	e002      	b.n	8005450 <HAL_UART_IRQHandler+0x514>
      return;
 800544a:	bf00      	nop
 800544c:	e000      	b.n	8005450 <HAL_UART_IRQHandler+0x514>
      return;
 800544e:	bf00      	nop
  }
}
 8005450:	37e8      	adds	r7, #232	@ 0xe8
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop

08005458 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005460:	bf00      	nop
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005474:	bf00      	nop
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	460b      	mov	r3, r1
 800548a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800548c:	bf00      	nop
 800548e:	370c      	adds	r7, #12
 8005490:	46bd      	mov	sp, r7
 8005492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005496:	4770      	bx	lr

08005498 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b090      	sub	sp, #64	@ 0x40
 800549c:	af00      	add	r7, sp, #0
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	603b      	str	r3, [r7, #0]
 80054a4:	4613      	mov	r3, r2
 80054a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054a8:	e050      	b.n	800554c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b0:	d04c      	beq.n	800554c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d007      	beq.n	80054c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80054b8:	f7fd fc02 	bl	8002cc0 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d241      	bcs.n	800554c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	330c      	adds	r3, #12
 80054ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d2:	e853 3f00 	ldrex	r3, [r3]
 80054d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054da:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80054de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	330c      	adds	r3, #12
 80054e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80054e8:	637a      	str	r2, [r7, #52]	@ 0x34
 80054ea:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80054ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80054f0:	e841 2300 	strex	r3, r2, [r1]
 80054f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80054f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d1e5      	bne.n	80054c8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	3314      	adds	r3, #20
 8005502:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	e853 3f00 	ldrex	r3, [r3]
 800550a:	613b      	str	r3, [r7, #16]
   return(result);
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	f023 0301 	bic.w	r3, r3, #1
 8005512:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	3314      	adds	r3, #20
 800551a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800551c:	623a      	str	r2, [r7, #32]
 800551e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005520:	69f9      	ldr	r1, [r7, #28]
 8005522:	6a3a      	ldr	r2, [r7, #32]
 8005524:	e841 2300 	strex	r3, r2, [r1]
 8005528:	61bb      	str	r3, [r7, #24]
   return(result);
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d1e5      	bne.n	80054fc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2220      	movs	r2, #32
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2220      	movs	r2, #32
 800553c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8005548:	2303      	movs	r3, #3
 800554a:	e00f      	b.n	800556c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	4013      	ands	r3, r2
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	429a      	cmp	r2, r3
 800555a:	bf0c      	ite	eq
 800555c:	2301      	moveq	r3, #1
 800555e:	2300      	movne	r3, #0
 8005560:	b2db      	uxtb	r3, r3
 8005562:	461a      	mov	r2, r3
 8005564:	79fb      	ldrb	r3, [r7, #7]
 8005566:	429a      	cmp	r2, r3
 8005568:	d09f      	beq.n	80054aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3740      	adds	r7, #64	@ 0x40
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005574:	b480      	push	{r7}
 8005576:	b085      	sub	sp, #20
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	4613      	mov	r3, r2
 8005580:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	68ba      	ldr	r2, [r7, #8]
 8005586:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	88fa      	ldrh	r2, [r7, #6]
 800558c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	88fa      	ldrh	r2, [r7, #6]
 8005592:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2222      	movs	r2, #34	@ 0x22
 800559e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d007      	beq.n	80055c2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68da      	ldr	r2, [r3, #12]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055c0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	695a      	ldr	r2, [r3, #20]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f042 0201 	orr.w	r2, r2, #1
 80055d0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68da      	ldr	r2, [r3, #12]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f042 0220 	orr.w	r2, r2, #32
 80055e0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3714      	adds	r7, #20
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b095      	sub	sp, #84	@ 0x54
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	330c      	adds	r3, #12
 80055fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005602:	e853 3f00 	ldrex	r3, [r3]
 8005606:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800560e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	330c      	adds	r3, #12
 8005616:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005618:	643a      	str	r2, [r7, #64]	@ 0x40
 800561a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800561c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800561e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005620:	e841 2300 	strex	r3, r2, [r1]
 8005624:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005628:	2b00      	cmp	r3, #0
 800562a:	d1e5      	bne.n	80055f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	3314      	adds	r3, #20
 8005632:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005634:	6a3b      	ldr	r3, [r7, #32]
 8005636:	e853 3f00 	ldrex	r3, [r3]
 800563a:	61fb      	str	r3, [r7, #28]
   return(result);
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	f023 0301 	bic.w	r3, r3, #1
 8005642:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	3314      	adds	r3, #20
 800564a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800564c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800564e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005650:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005652:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005654:	e841 2300 	strex	r3, r2, [r1]
 8005658:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800565a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1e5      	bne.n	800562c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005664:	2b01      	cmp	r3, #1
 8005666:	d119      	bne.n	800569c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	330c      	adds	r3, #12
 800566e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	e853 3f00 	ldrex	r3, [r3]
 8005676:	60bb      	str	r3, [r7, #8]
   return(result);
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	f023 0310 	bic.w	r3, r3, #16
 800567e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	330c      	adds	r3, #12
 8005686:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005688:	61ba      	str	r2, [r7, #24]
 800568a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568c:	6979      	ldr	r1, [r7, #20]
 800568e:	69ba      	ldr	r2, [r7, #24]
 8005690:	e841 2300 	strex	r3, r2, [r1]
 8005694:	613b      	str	r3, [r7, #16]
   return(result);
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1e5      	bne.n	8005668 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2220      	movs	r2, #32
 80056a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80056aa:	bf00      	nop
 80056ac:	3754      	adds	r7, #84	@ 0x54
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr

080056b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056b6:	b580      	push	{r7, lr}
 80056b8:	b084      	sub	sp, #16
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2200      	movs	r2, #0
 80056c8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f7ff fecb 	bl	800546c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80056d6:	bf00      	nop
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80056de:	b480      	push	{r7}
 80056e0:	b085      	sub	sp, #20
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	2b21      	cmp	r3, #33	@ 0x21
 80056f0:	d13e      	bne.n	8005770 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056fa:	d114      	bne.n	8005726 <UART_Transmit_IT+0x48>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d110      	bne.n	8005726 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6a1b      	ldr	r3, [r3, #32]
 8005708:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	881b      	ldrh	r3, [r3, #0]
 800570e:	461a      	mov	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005718:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	1c9a      	adds	r2, r3, #2
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	621a      	str	r2, [r3, #32]
 8005724:	e008      	b.n	8005738 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a1b      	ldr	r3, [r3, #32]
 800572a:	1c59      	adds	r1, r3, #1
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	6211      	str	r1, [r2, #32]
 8005730:	781a      	ldrb	r2, [r3, #0]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800573c:	b29b      	uxth	r3, r3
 800573e:	3b01      	subs	r3, #1
 8005740:	b29b      	uxth	r3, r3
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	4619      	mov	r1, r3
 8005746:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005748:	2b00      	cmp	r3, #0
 800574a:	d10f      	bne.n	800576c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68da      	ldr	r2, [r3, #12]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800575a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68da      	ldr	r2, [r3, #12]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800576a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800576c:	2300      	movs	r3, #0
 800576e:	e000      	b.n	8005772 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005770:	2302      	movs	r3, #2
  }
}
 8005772:	4618      	mov	r0, r3
 8005774:	3714      	adds	r7, #20
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr

0800577e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800577e:	b580      	push	{r7, lr}
 8005780:	b082      	sub	sp, #8
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68da      	ldr	r2, [r3, #12]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005794:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2220      	movs	r2, #32
 800579a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f7ff fe5a 	bl	8005458 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}

080057ae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80057ae:	b580      	push	{r7, lr}
 80057b0:	b08c      	sub	sp, #48	@ 0x30
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b22      	cmp	r3, #34	@ 0x22
 80057c0:	f040 80ab 	bne.w	800591a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057cc:	d117      	bne.n	80057fe <UART_Receive_IT+0x50>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d113      	bne.n	80057fe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80057d6:	2300      	movs	r3, #0
 80057d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057de:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ec:	b29a      	uxth	r2, r3
 80057ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f6:	1c9a      	adds	r2, r3, #2
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	629a      	str	r2, [r3, #40]	@ 0x28
 80057fc:	e026      	b.n	800584c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005802:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005804:	2300      	movs	r3, #0
 8005806:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005810:	d007      	beq.n	8005822 <UART_Receive_IT+0x74>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d10a      	bne.n	8005830 <UART_Receive_IT+0x82>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d106      	bne.n	8005830 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	b2da      	uxtb	r2, r3
 800582a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800582c:	701a      	strb	r2, [r3, #0]
 800582e:	e008      	b.n	8005842 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	b2db      	uxtb	r3, r3
 8005838:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800583c:	b2da      	uxtb	r2, r3
 800583e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005840:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005846:	1c5a      	adds	r2, r3, #1
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005850:	b29b      	uxth	r3, r3
 8005852:	3b01      	subs	r3, #1
 8005854:	b29b      	uxth	r3, r3
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	4619      	mov	r1, r3
 800585a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800585c:	2b00      	cmp	r3, #0
 800585e:	d15a      	bne.n	8005916 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68da      	ldr	r2, [r3, #12]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f022 0220 	bic.w	r2, r2, #32
 800586e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68da      	ldr	r2, [r3, #12]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800587e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	695a      	ldr	r2, [r3, #20]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f022 0201 	bic.w	r2, r2, #1
 800588e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2220      	movs	r2, #32
 8005894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800589c:	2b01      	cmp	r3, #1
 800589e:	d135      	bne.n	800590c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	330c      	adds	r3, #12
 80058ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	e853 3f00 	ldrex	r3, [r3]
 80058b4:	613b      	str	r3, [r7, #16]
   return(result);
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	f023 0310 	bic.w	r3, r3, #16
 80058bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	330c      	adds	r3, #12
 80058c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058c6:	623a      	str	r2, [r7, #32]
 80058c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ca:	69f9      	ldr	r1, [r7, #28]
 80058cc:	6a3a      	ldr	r2, [r7, #32]
 80058ce:	e841 2300 	strex	r3, r2, [r1]
 80058d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1e5      	bne.n	80058a6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0310 	and.w	r3, r3, #16
 80058e4:	2b10      	cmp	r3, #16
 80058e6:	d10a      	bne.n	80058fe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058e8:	2300      	movs	r3, #0
 80058ea:	60fb      	str	r3, [r7, #12]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	60fb      	str	r3, [r7, #12]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	60fb      	str	r3, [r7, #12]
 80058fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005902:	4619      	mov	r1, r3
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f7ff fdbb 	bl	8005480 <HAL_UARTEx_RxEventCallback>
 800590a:	e002      	b.n	8005912 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f7fa feb5 	bl	800067c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005912:	2300      	movs	r3, #0
 8005914:	e002      	b.n	800591c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005916:	2300      	movs	r3, #0
 8005918:	e000      	b.n	800591c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800591a:	2302      	movs	r3, #2
  }
}
 800591c:	4618      	mov	r0, r3
 800591e:	3730      	adds	r7, #48	@ 0x30
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005924:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005928:	b0c0      	sub	sp, #256	@ 0x100
 800592a:	af00      	add	r7, sp, #0
 800592c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	691b      	ldr	r3, [r3, #16]
 8005938:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800593c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005940:	68d9      	ldr	r1, [r3, #12]
 8005942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	ea40 0301 	orr.w	r3, r0, r1
 800594c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800594e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005952:	689a      	ldr	r2, [r3, #8]
 8005954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	431a      	orrs	r2, r3
 800595c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005960:	695b      	ldr	r3, [r3, #20]
 8005962:	431a      	orrs	r2, r3
 8005964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	4313      	orrs	r3, r2
 800596c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800597c:	f021 010c 	bic.w	r1, r1, #12
 8005980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800598a:	430b      	orrs	r3, r1
 800598c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800598e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800599a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800599e:	6999      	ldr	r1, [r3, #24]
 80059a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	ea40 0301 	orr.w	r3, r0, r1
 80059aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80059ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	4b8f      	ldr	r3, [pc, #572]	@ (8005bf0 <UART_SetConfig+0x2cc>)
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d005      	beq.n	80059c4 <UART_SetConfig+0xa0>
 80059b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	4b8d      	ldr	r3, [pc, #564]	@ (8005bf4 <UART_SetConfig+0x2d0>)
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d104      	bne.n	80059ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80059c4:	f7fe f94a 	bl	8003c5c <HAL_RCC_GetPCLK2Freq>
 80059c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80059cc:	e003      	b.n	80059d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80059ce:	f7fe f931 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 80059d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059da:	69db      	ldr	r3, [r3, #28]
 80059dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059e0:	f040 810c 	bne.w	8005bfc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80059e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059e8:	2200      	movs	r2, #0
 80059ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80059ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80059f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80059f6:	4622      	mov	r2, r4
 80059f8:	462b      	mov	r3, r5
 80059fa:	1891      	adds	r1, r2, r2
 80059fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80059fe:	415b      	adcs	r3, r3
 8005a00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005a06:	4621      	mov	r1, r4
 8005a08:	eb12 0801 	adds.w	r8, r2, r1
 8005a0c:	4629      	mov	r1, r5
 8005a0e:	eb43 0901 	adc.w	r9, r3, r1
 8005a12:	f04f 0200 	mov.w	r2, #0
 8005a16:	f04f 0300 	mov.w	r3, #0
 8005a1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a26:	4690      	mov	r8, r2
 8005a28:	4699      	mov	r9, r3
 8005a2a:	4623      	mov	r3, r4
 8005a2c:	eb18 0303 	adds.w	r3, r8, r3
 8005a30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005a34:	462b      	mov	r3, r5
 8005a36:	eb49 0303 	adc.w	r3, r9, r3
 8005a3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005a4a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005a4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005a52:	460b      	mov	r3, r1
 8005a54:	18db      	adds	r3, r3, r3
 8005a56:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a58:	4613      	mov	r3, r2
 8005a5a:	eb42 0303 	adc.w	r3, r2, r3
 8005a5e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005a64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005a68:	f7fa fc72 	bl	8000350 <__aeabi_uldivmod>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	4b61      	ldr	r3, [pc, #388]	@ (8005bf8 <UART_SetConfig+0x2d4>)
 8005a72:	fba3 2302 	umull	r2, r3, r3, r2
 8005a76:	095b      	lsrs	r3, r3, #5
 8005a78:	011c      	lsls	r4, r3, #4
 8005a7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a84:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005a88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005a8c:	4642      	mov	r2, r8
 8005a8e:	464b      	mov	r3, r9
 8005a90:	1891      	adds	r1, r2, r2
 8005a92:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005a94:	415b      	adcs	r3, r3
 8005a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005a9c:	4641      	mov	r1, r8
 8005a9e:	eb12 0a01 	adds.w	sl, r2, r1
 8005aa2:	4649      	mov	r1, r9
 8005aa4:	eb43 0b01 	adc.w	fp, r3, r1
 8005aa8:	f04f 0200 	mov.w	r2, #0
 8005aac:	f04f 0300 	mov.w	r3, #0
 8005ab0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ab4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005ab8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005abc:	4692      	mov	sl, r2
 8005abe:	469b      	mov	fp, r3
 8005ac0:	4643      	mov	r3, r8
 8005ac2:	eb1a 0303 	adds.w	r3, sl, r3
 8005ac6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005aca:	464b      	mov	r3, r9
 8005acc:	eb4b 0303 	adc.w	r3, fp, r3
 8005ad0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ae0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005ae4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005ae8:	460b      	mov	r3, r1
 8005aea:	18db      	adds	r3, r3, r3
 8005aec:	643b      	str	r3, [r7, #64]	@ 0x40
 8005aee:	4613      	mov	r3, r2
 8005af0:	eb42 0303 	adc.w	r3, r2, r3
 8005af4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005af6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005afa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005afe:	f7fa fc27 	bl	8000350 <__aeabi_uldivmod>
 8005b02:	4602      	mov	r2, r0
 8005b04:	460b      	mov	r3, r1
 8005b06:	4611      	mov	r1, r2
 8005b08:	4b3b      	ldr	r3, [pc, #236]	@ (8005bf8 <UART_SetConfig+0x2d4>)
 8005b0a:	fba3 2301 	umull	r2, r3, r3, r1
 8005b0e:	095b      	lsrs	r3, r3, #5
 8005b10:	2264      	movs	r2, #100	@ 0x64
 8005b12:	fb02 f303 	mul.w	r3, r2, r3
 8005b16:	1acb      	subs	r3, r1, r3
 8005b18:	00db      	lsls	r3, r3, #3
 8005b1a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005b1e:	4b36      	ldr	r3, [pc, #216]	@ (8005bf8 <UART_SetConfig+0x2d4>)
 8005b20:	fba3 2302 	umull	r2, r3, r3, r2
 8005b24:	095b      	lsrs	r3, r3, #5
 8005b26:	005b      	lsls	r3, r3, #1
 8005b28:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005b2c:	441c      	add	r4, r3
 8005b2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b32:	2200      	movs	r2, #0
 8005b34:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b38:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005b3c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005b40:	4642      	mov	r2, r8
 8005b42:	464b      	mov	r3, r9
 8005b44:	1891      	adds	r1, r2, r2
 8005b46:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005b48:	415b      	adcs	r3, r3
 8005b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005b50:	4641      	mov	r1, r8
 8005b52:	1851      	adds	r1, r2, r1
 8005b54:	6339      	str	r1, [r7, #48]	@ 0x30
 8005b56:	4649      	mov	r1, r9
 8005b58:	414b      	adcs	r3, r1
 8005b5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b5c:	f04f 0200 	mov.w	r2, #0
 8005b60:	f04f 0300 	mov.w	r3, #0
 8005b64:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005b68:	4659      	mov	r1, fp
 8005b6a:	00cb      	lsls	r3, r1, #3
 8005b6c:	4651      	mov	r1, sl
 8005b6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b72:	4651      	mov	r1, sl
 8005b74:	00ca      	lsls	r2, r1, #3
 8005b76:	4610      	mov	r0, r2
 8005b78:	4619      	mov	r1, r3
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	4642      	mov	r2, r8
 8005b7e:	189b      	adds	r3, r3, r2
 8005b80:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b84:	464b      	mov	r3, r9
 8005b86:	460a      	mov	r2, r1
 8005b88:	eb42 0303 	adc.w	r3, r2, r3
 8005b8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005b9c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005ba0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	18db      	adds	r3, r3, r3
 8005ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005baa:	4613      	mov	r3, r2
 8005bac:	eb42 0303 	adc.w	r3, r2, r3
 8005bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005bb6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005bba:	f7fa fbc9 	bl	8000350 <__aeabi_uldivmod>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf8 <UART_SetConfig+0x2d4>)
 8005bc4:	fba3 1302 	umull	r1, r3, r3, r2
 8005bc8:	095b      	lsrs	r3, r3, #5
 8005bca:	2164      	movs	r1, #100	@ 0x64
 8005bcc:	fb01 f303 	mul.w	r3, r1, r3
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	00db      	lsls	r3, r3, #3
 8005bd4:	3332      	adds	r3, #50	@ 0x32
 8005bd6:	4a08      	ldr	r2, [pc, #32]	@ (8005bf8 <UART_SetConfig+0x2d4>)
 8005bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bdc:	095b      	lsrs	r3, r3, #5
 8005bde:	f003 0207 	and.w	r2, r3, #7
 8005be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4422      	add	r2, r4
 8005bea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005bec:	e106      	b.n	8005dfc <UART_SetConfig+0x4d8>
 8005bee:	bf00      	nop
 8005bf0:	40011000 	.word	0x40011000
 8005bf4:	40011400 	.word	0x40011400
 8005bf8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bfc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c00:	2200      	movs	r2, #0
 8005c02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005c06:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005c0a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005c0e:	4642      	mov	r2, r8
 8005c10:	464b      	mov	r3, r9
 8005c12:	1891      	adds	r1, r2, r2
 8005c14:	6239      	str	r1, [r7, #32]
 8005c16:	415b      	adcs	r3, r3
 8005c18:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c1a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c1e:	4641      	mov	r1, r8
 8005c20:	1854      	adds	r4, r2, r1
 8005c22:	4649      	mov	r1, r9
 8005c24:	eb43 0501 	adc.w	r5, r3, r1
 8005c28:	f04f 0200 	mov.w	r2, #0
 8005c2c:	f04f 0300 	mov.w	r3, #0
 8005c30:	00eb      	lsls	r3, r5, #3
 8005c32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c36:	00e2      	lsls	r2, r4, #3
 8005c38:	4614      	mov	r4, r2
 8005c3a:	461d      	mov	r5, r3
 8005c3c:	4643      	mov	r3, r8
 8005c3e:	18e3      	adds	r3, r4, r3
 8005c40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005c44:	464b      	mov	r3, r9
 8005c46:	eb45 0303 	adc.w	r3, r5, r3
 8005c4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005c5a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005c5e:	f04f 0200 	mov.w	r2, #0
 8005c62:	f04f 0300 	mov.w	r3, #0
 8005c66:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005c6a:	4629      	mov	r1, r5
 8005c6c:	008b      	lsls	r3, r1, #2
 8005c6e:	4621      	mov	r1, r4
 8005c70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c74:	4621      	mov	r1, r4
 8005c76:	008a      	lsls	r2, r1, #2
 8005c78:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005c7c:	f7fa fb68 	bl	8000350 <__aeabi_uldivmod>
 8005c80:	4602      	mov	r2, r0
 8005c82:	460b      	mov	r3, r1
 8005c84:	4b60      	ldr	r3, [pc, #384]	@ (8005e08 <UART_SetConfig+0x4e4>)
 8005c86:	fba3 2302 	umull	r2, r3, r3, r2
 8005c8a:	095b      	lsrs	r3, r3, #5
 8005c8c:	011c      	lsls	r4, r3, #4
 8005c8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c92:	2200      	movs	r2, #0
 8005c94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c98:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005c9c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005ca0:	4642      	mov	r2, r8
 8005ca2:	464b      	mov	r3, r9
 8005ca4:	1891      	adds	r1, r2, r2
 8005ca6:	61b9      	str	r1, [r7, #24]
 8005ca8:	415b      	adcs	r3, r3
 8005caa:	61fb      	str	r3, [r7, #28]
 8005cac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cb0:	4641      	mov	r1, r8
 8005cb2:	1851      	adds	r1, r2, r1
 8005cb4:	6139      	str	r1, [r7, #16]
 8005cb6:	4649      	mov	r1, r9
 8005cb8:	414b      	adcs	r3, r1
 8005cba:	617b      	str	r3, [r7, #20]
 8005cbc:	f04f 0200 	mov.w	r2, #0
 8005cc0:	f04f 0300 	mov.w	r3, #0
 8005cc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005cc8:	4659      	mov	r1, fp
 8005cca:	00cb      	lsls	r3, r1, #3
 8005ccc:	4651      	mov	r1, sl
 8005cce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cd2:	4651      	mov	r1, sl
 8005cd4:	00ca      	lsls	r2, r1, #3
 8005cd6:	4610      	mov	r0, r2
 8005cd8:	4619      	mov	r1, r3
 8005cda:	4603      	mov	r3, r0
 8005cdc:	4642      	mov	r2, r8
 8005cde:	189b      	adds	r3, r3, r2
 8005ce0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ce4:	464b      	mov	r3, r9
 8005ce6:	460a      	mov	r2, r1
 8005ce8:	eb42 0303 	adc.w	r3, r2, r3
 8005cec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005cfa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005cfc:	f04f 0200 	mov.w	r2, #0
 8005d00:	f04f 0300 	mov.w	r3, #0
 8005d04:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005d08:	4649      	mov	r1, r9
 8005d0a:	008b      	lsls	r3, r1, #2
 8005d0c:	4641      	mov	r1, r8
 8005d0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d12:	4641      	mov	r1, r8
 8005d14:	008a      	lsls	r2, r1, #2
 8005d16:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005d1a:	f7fa fb19 	bl	8000350 <__aeabi_uldivmod>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	460b      	mov	r3, r1
 8005d22:	4611      	mov	r1, r2
 8005d24:	4b38      	ldr	r3, [pc, #224]	@ (8005e08 <UART_SetConfig+0x4e4>)
 8005d26:	fba3 2301 	umull	r2, r3, r3, r1
 8005d2a:	095b      	lsrs	r3, r3, #5
 8005d2c:	2264      	movs	r2, #100	@ 0x64
 8005d2e:	fb02 f303 	mul.w	r3, r2, r3
 8005d32:	1acb      	subs	r3, r1, r3
 8005d34:	011b      	lsls	r3, r3, #4
 8005d36:	3332      	adds	r3, #50	@ 0x32
 8005d38:	4a33      	ldr	r2, [pc, #204]	@ (8005e08 <UART_SetConfig+0x4e4>)
 8005d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d3e:	095b      	lsrs	r3, r3, #5
 8005d40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d44:	441c      	add	r4, r3
 8005d46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005d4e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005d50:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005d54:	4642      	mov	r2, r8
 8005d56:	464b      	mov	r3, r9
 8005d58:	1891      	adds	r1, r2, r2
 8005d5a:	60b9      	str	r1, [r7, #8]
 8005d5c:	415b      	adcs	r3, r3
 8005d5e:	60fb      	str	r3, [r7, #12]
 8005d60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d64:	4641      	mov	r1, r8
 8005d66:	1851      	adds	r1, r2, r1
 8005d68:	6039      	str	r1, [r7, #0]
 8005d6a:	4649      	mov	r1, r9
 8005d6c:	414b      	adcs	r3, r1
 8005d6e:	607b      	str	r3, [r7, #4]
 8005d70:	f04f 0200 	mov.w	r2, #0
 8005d74:	f04f 0300 	mov.w	r3, #0
 8005d78:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005d7c:	4659      	mov	r1, fp
 8005d7e:	00cb      	lsls	r3, r1, #3
 8005d80:	4651      	mov	r1, sl
 8005d82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d86:	4651      	mov	r1, sl
 8005d88:	00ca      	lsls	r2, r1, #3
 8005d8a:	4610      	mov	r0, r2
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	4603      	mov	r3, r0
 8005d90:	4642      	mov	r2, r8
 8005d92:	189b      	adds	r3, r3, r2
 8005d94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d96:	464b      	mov	r3, r9
 8005d98:	460a      	mov	r2, r1
 8005d9a:	eb42 0303 	adc.w	r3, r2, r3
 8005d9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005daa:	667a      	str	r2, [r7, #100]	@ 0x64
 8005dac:	f04f 0200 	mov.w	r2, #0
 8005db0:	f04f 0300 	mov.w	r3, #0
 8005db4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005db8:	4649      	mov	r1, r9
 8005dba:	008b      	lsls	r3, r1, #2
 8005dbc:	4641      	mov	r1, r8
 8005dbe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005dc2:	4641      	mov	r1, r8
 8005dc4:	008a      	lsls	r2, r1, #2
 8005dc6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005dca:	f7fa fac1 	bl	8000350 <__aeabi_uldivmod>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8005e08 <UART_SetConfig+0x4e4>)
 8005dd4:	fba3 1302 	umull	r1, r3, r3, r2
 8005dd8:	095b      	lsrs	r3, r3, #5
 8005dda:	2164      	movs	r1, #100	@ 0x64
 8005ddc:	fb01 f303 	mul.w	r3, r1, r3
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	011b      	lsls	r3, r3, #4
 8005de4:	3332      	adds	r3, #50	@ 0x32
 8005de6:	4a08      	ldr	r2, [pc, #32]	@ (8005e08 <UART_SetConfig+0x4e4>)
 8005de8:	fba2 2303 	umull	r2, r3, r2, r3
 8005dec:	095b      	lsrs	r3, r3, #5
 8005dee:	f003 020f 	and.w	r2, r3, #15
 8005df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4422      	add	r2, r4
 8005dfa:	609a      	str	r2, [r3, #8]
}
 8005dfc:	bf00      	nop
 8005dfe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005e02:	46bd      	mov	sp, r7
 8005e04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e08:	51eb851f 	.word	0x51eb851f

08005e0c <_strtol_l.isra.0>:
 8005e0c:	2b24      	cmp	r3, #36	@ 0x24
 8005e0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e12:	4686      	mov	lr, r0
 8005e14:	4690      	mov	r8, r2
 8005e16:	d801      	bhi.n	8005e1c <_strtol_l.isra.0+0x10>
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d106      	bne.n	8005e2a <_strtol_l.isra.0+0x1e>
 8005e1c:	f000 fe34 	bl	8006a88 <__errno>
 8005e20:	2316      	movs	r3, #22
 8005e22:	6003      	str	r3, [r0, #0]
 8005e24:	2000      	movs	r0, #0
 8005e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e2a:	4834      	ldr	r0, [pc, #208]	@ (8005efc <_strtol_l.isra.0+0xf0>)
 8005e2c:	460d      	mov	r5, r1
 8005e2e:	462a      	mov	r2, r5
 8005e30:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e34:	5d06      	ldrb	r6, [r0, r4]
 8005e36:	f016 0608 	ands.w	r6, r6, #8
 8005e3a:	d1f8      	bne.n	8005e2e <_strtol_l.isra.0+0x22>
 8005e3c:	2c2d      	cmp	r4, #45	@ 0x2d
 8005e3e:	d110      	bne.n	8005e62 <_strtol_l.isra.0+0x56>
 8005e40:	782c      	ldrb	r4, [r5, #0]
 8005e42:	2601      	movs	r6, #1
 8005e44:	1c95      	adds	r5, r2, #2
 8005e46:	f033 0210 	bics.w	r2, r3, #16
 8005e4a:	d115      	bne.n	8005e78 <_strtol_l.isra.0+0x6c>
 8005e4c:	2c30      	cmp	r4, #48	@ 0x30
 8005e4e:	d10d      	bne.n	8005e6c <_strtol_l.isra.0+0x60>
 8005e50:	782a      	ldrb	r2, [r5, #0]
 8005e52:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005e56:	2a58      	cmp	r2, #88	@ 0x58
 8005e58:	d108      	bne.n	8005e6c <_strtol_l.isra.0+0x60>
 8005e5a:	786c      	ldrb	r4, [r5, #1]
 8005e5c:	3502      	adds	r5, #2
 8005e5e:	2310      	movs	r3, #16
 8005e60:	e00a      	b.n	8005e78 <_strtol_l.isra.0+0x6c>
 8005e62:	2c2b      	cmp	r4, #43	@ 0x2b
 8005e64:	bf04      	itt	eq
 8005e66:	782c      	ldrbeq	r4, [r5, #0]
 8005e68:	1c95      	addeq	r5, r2, #2
 8005e6a:	e7ec      	b.n	8005e46 <_strtol_l.isra.0+0x3a>
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1f6      	bne.n	8005e5e <_strtol_l.isra.0+0x52>
 8005e70:	2c30      	cmp	r4, #48	@ 0x30
 8005e72:	bf14      	ite	ne
 8005e74:	230a      	movne	r3, #10
 8005e76:	2308      	moveq	r3, #8
 8005e78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005e7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005e80:	2200      	movs	r2, #0
 8005e82:	fbbc f9f3 	udiv	r9, ip, r3
 8005e86:	4610      	mov	r0, r2
 8005e88:	fb03 ca19 	mls	sl, r3, r9, ip
 8005e8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005e90:	2f09      	cmp	r7, #9
 8005e92:	d80f      	bhi.n	8005eb4 <_strtol_l.isra.0+0xa8>
 8005e94:	463c      	mov	r4, r7
 8005e96:	42a3      	cmp	r3, r4
 8005e98:	dd1b      	ble.n	8005ed2 <_strtol_l.isra.0+0xc6>
 8005e9a:	1c57      	adds	r7, r2, #1
 8005e9c:	d007      	beq.n	8005eae <_strtol_l.isra.0+0xa2>
 8005e9e:	4581      	cmp	r9, r0
 8005ea0:	d314      	bcc.n	8005ecc <_strtol_l.isra.0+0xc0>
 8005ea2:	d101      	bne.n	8005ea8 <_strtol_l.isra.0+0x9c>
 8005ea4:	45a2      	cmp	sl, r4
 8005ea6:	db11      	blt.n	8005ecc <_strtol_l.isra.0+0xc0>
 8005ea8:	fb00 4003 	mla	r0, r0, r3, r4
 8005eac:	2201      	movs	r2, #1
 8005eae:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005eb2:	e7eb      	b.n	8005e8c <_strtol_l.isra.0+0x80>
 8005eb4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005eb8:	2f19      	cmp	r7, #25
 8005eba:	d801      	bhi.n	8005ec0 <_strtol_l.isra.0+0xb4>
 8005ebc:	3c37      	subs	r4, #55	@ 0x37
 8005ebe:	e7ea      	b.n	8005e96 <_strtol_l.isra.0+0x8a>
 8005ec0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005ec4:	2f19      	cmp	r7, #25
 8005ec6:	d804      	bhi.n	8005ed2 <_strtol_l.isra.0+0xc6>
 8005ec8:	3c57      	subs	r4, #87	@ 0x57
 8005eca:	e7e4      	b.n	8005e96 <_strtol_l.isra.0+0x8a>
 8005ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8005ed0:	e7ed      	b.n	8005eae <_strtol_l.isra.0+0xa2>
 8005ed2:	1c53      	adds	r3, r2, #1
 8005ed4:	d108      	bne.n	8005ee8 <_strtol_l.isra.0+0xdc>
 8005ed6:	2322      	movs	r3, #34	@ 0x22
 8005ed8:	f8ce 3000 	str.w	r3, [lr]
 8005edc:	4660      	mov	r0, ip
 8005ede:	f1b8 0f00 	cmp.w	r8, #0
 8005ee2:	d0a0      	beq.n	8005e26 <_strtol_l.isra.0+0x1a>
 8005ee4:	1e69      	subs	r1, r5, #1
 8005ee6:	e006      	b.n	8005ef6 <_strtol_l.isra.0+0xea>
 8005ee8:	b106      	cbz	r6, 8005eec <_strtol_l.isra.0+0xe0>
 8005eea:	4240      	negs	r0, r0
 8005eec:	f1b8 0f00 	cmp.w	r8, #0
 8005ef0:	d099      	beq.n	8005e26 <_strtol_l.isra.0+0x1a>
 8005ef2:	2a00      	cmp	r2, #0
 8005ef4:	d1f6      	bne.n	8005ee4 <_strtol_l.isra.0+0xd8>
 8005ef6:	f8c8 1000 	str.w	r1, [r8]
 8005efa:	e794      	b.n	8005e26 <_strtol_l.isra.0+0x1a>
 8005efc:	080091d9 	.word	0x080091d9

08005f00 <_strtol_r>:
 8005f00:	f7ff bf84 	b.w	8005e0c <_strtol_l.isra.0>

08005f04 <std>:
 8005f04:	2300      	movs	r3, #0
 8005f06:	b510      	push	{r4, lr}
 8005f08:	4604      	mov	r4, r0
 8005f0a:	e9c0 3300 	strd	r3, r3, [r0]
 8005f0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f12:	6083      	str	r3, [r0, #8]
 8005f14:	8181      	strh	r1, [r0, #12]
 8005f16:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f18:	81c2      	strh	r2, [r0, #14]
 8005f1a:	6183      	str	r3, [r0, #24]
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	2208      	movs	r2, #8
 8005f20:	305c      	adds	r0, #92	@ 0x5c
 8005f22:	f000 f944 	bl	80061ae <memset>
 8005f26:	4b0d      	ldr	r3, [pc, #52]	@ (8005f5c <std+0x58>)
 8005f28:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f60 <std+0x5c>)
 8005f2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005f64 <std+0x60>)
 8005f30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f32:	4b0d      	ldr	r3, [pc, #52]	@ (8005f68 <std+0x64>)
 8005f34:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f36:	4b0d      	ldr	r3, [pc, #52]	@ (8005f6c <std+0x68>)
 8005f38:	6224      	str	r4, [r4, #32]
 8005f3a:	429c      	cmp	r4, r3
 8005f3c:	d006      	beq.n	8005f4c <std+0x48>
 8005f3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005f42:	4294      	cmp	r4, r2
 8005f44:	d002      	beq.n	8005f4c <std+0x48>
 8005f46:	33d0      	adds	r3, #208	@ 0xd0
 8005f48:	429c      	cmp	r4, r3
 8005f4a:	d105      	bne.n	8005f58 <std+0x54>
 8005f4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f54:	f000 bdc2 	b.w	8006adc <__retarget_lock_init_recursive>
 8005f58:	bd10      	pop	{r4, pc}
 8005f5a:	bf00      	nop
 8005f5c:	08006125 	.word	0x08006125
 8005f60:	0800614b 	.word	0x0800614b
 8005f64:	08006183 	.word	0x08006183
 8005f68:	080061a7 	.word	0x080061a7
 8005f6c:	20002608 	.word	0x20002608

08005f70 <stdio_exit_handler>:
 8005f70:	4a02      	ldr	r2, [pc, #8]	@ (8005f7c <stdio_exit_handler+0xc>)
 8005f72:	4903      	ldr	r1, [pc, #12]	@ (8005f80 <stdio_exit_handler+0x10>)
 8005f74:	4803      	ldr	r0, [pc, #12]	@ (8005f84 <stdio_exit_handler+0x14>)
 8005f76:	f000 b869 	b.w	800604c <_fwalk_sglue>
 8005f7a:	bf00      	nop
 8005f7c:	2000012c 	.word	0x2000012c
 8005f80:	08007be9 	.word	0x08007be9
 8005f84:	20000144 	.word	0x20000144

08005f88 <cleanup_stdio>:
 8005f88:	6841      	ldr	r1, [r0, #4]
 8005f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8005fbc <cleanup_stdio+0x34>)
 8005f8c:	4299      	cmp	r1, r3
 8005f8e:	b510      	push	{r4, lr}
 8005f90:	4604      	mov	r4, r0
 8005f92:	d001      	beq.n	8005f98 <cleanup_stdio+0x10>
 8005f94:	f001 fe28 	bl	8007be8 <_fflush_r>
 8005f98:	68a1      	ldr	r1, [r4, #8]
 8005f9a:	4b09      	ldr	r3, [pc, #36]	@ (8005fc0 <cleanup_stdio+0x38>)
 8005f9c:	4299      	cmp	r1, r3
 8005f9e:	d002      	beq.n	8005fa6 <cleanup_stdio+0x1e>
 8005fa0:	4620      	mov	r0, r4
 8005fa2:	f001 fe21 	bl	8007be8 <_fflush_r>
 8005fa6:	68e1      	ldr	r1, [r4, #12]
 8005fa8:	4b06      	ldr	r3, [pc, #24]	@ (8005fc4 <cleanup_stdio+0x3c>)
 8005faa:	4299      	cmp	r1, r3
 8005fac:	d004      	beq.n	8005fb8 <cleanup_stdio+0x30>
 8005fae:	4620      	mov	r0, r4
 8005fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fb4:	f001 be18 	b.w	8007be8 <_fflush_r>
 8005fb8:	bd10      	pop	{r4, pc}
 8005fba:	bf00      	nop
 8005fbc:	20002608 	.word	0x20002608
 8005fc0:	20002670 	.word	0x20002670
 8005fc4:	200026d8 	.word	0x200026d8

08005fc8 <global_stdio_init.part.0>:
 8005fc8:	b510      	push	{r4, lr}
 8005fca:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff8 <global_stdio_init.part.0+0x30>)
 8005fcc:	4c0b      	ldr	r4, [pc, #44]	@ (8005ffc <global_stdio_init.part.0+0x34>)
 8005fce:	4a0c      	ldr	r2, [pc, #48]	@ (8006000 <global_stdio_init.part.0+0x38>)
 8005fd0:	601a      	str	r2, [r3, #0]
 8005fd2:	4620      	mov	r0, r4
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	2104      	movs	r1, #4
 8005fd8:	f7ff ff94 	bl	8005f04 <std>
 8005fdc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	2109      	movs	r1, #9
 8005fe4:	f7ff ff8e 	bl	8005f04 <std>
 8005fe8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005fec:	2202      	movs	r2, #2
 8005fee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ff2:	2112      	movs	r1, #18
 8005ff4:	f7ff bf86 	b.w	8005f04 <std>
 8005ff8:	20002740 	.word	0x20002740
 8005ffc:	20002608 	.word	0x20002608
 8006000:	08005f71 	.word	0x08005f71

08006004 <__sfp_lock_acquire>:
 8006004:	4801      	ldr	r0, [pc, #4]	@ (800600c <__sfp_lock_acquire+0x8>)
 8006006:	f000 bd6b 	b.w	8006ae0 <__retarget_lock_acquire_recursive>
 800600a:	bf00      	nop
 800600c:	2000276f 	.word	0x2000276f

08006010 <__sfp_lock_release>:
 8006010:	4801      	ldr	r0, [pc, #4]	@ (8006018 <__sfp_lock_release+0x8>)
 8006012:	f000 bd67 	b.w	8006ae4 <__retarget_lock_release_recursive>
 8006016:	bf00      	nop
 8006018:	2000276f 	.word	0x2000276f

0800601c <__sinit>:
 800601c:	b510      	push	{r4, lr}
 800601e:	4604      	mov	r4, r0
 8006020:	f7ff fff0 	bl	8006004 <__sfp_lock_acquire>
 8006024:	6a23      	ldr	r3, [r4, #32]
 8006026:	b11b      	cbz	r3, 8006030 <__sinit+0x14>
 8006028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800602c:	f7ff bff0 	b.w	8006010 <__sfp_lock_release>
 8006030:	4b04      	ldr	r3, [pc, #16]	@ (8006044 <__sinit+0x28>)
 8006032:	6223      	str	r3, [r4, #32]
 8006034:	4b04      	ldr	r3, [pc, #16]	@ (8006048 <__sinit+0x2c>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d1f5      	bne.n	8006028 <__sinit+0xc>
 800603c:	f7ff ffc4 	bl	8005fc8 <global_stdio_init.part.0>
 8006040:	e7f2      	b.n	8006028 <__sinit+0xc>
 8006042:	bf00      	nop
 8006044:	08005f89 	.word	0x08005f89
 8006048:	20002740 	.word	0x20002740

0800604c <_fwalk_sglue>:
 800604c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006050:	4607      	mov	r7, r0
 8006052:	4688      	mov	r8, r1
 8006054:	4614      	mov	r4, r2
 8006056:	2600      	movs	r6, #0
 8006058:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800605c:	f1b9 0901 	subs.w	r9, r9, #1
 8006060:	d505      	bpl.n	800606e <_fwalk_sglue+0x22>
 8006062:	6824      	ldr	r4, [r4, #0]
 8006064:	2c00      	cmp	r4, #0
 8006066:	d1f7      	bne.n	8006058 <_fwalk_sglue+0xc>
 8006068:	4630      	mov	r0, r6
 800606a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800606e:	89ab      	ldrh	r3, [r5, #12]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d907      	bls.n	8006084 <_fwalk_sglue+0x38>
 8006074:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006078:	3301      	adds	r3, #1
 800607a:	d003      	beq.n	8006084 <_fwalk_sglue+0x38>
 800607c:	4629      	mov	r1, r5
 800607e:	4638      	mov	r0, r7
 8006080:	47c0      	blx	r8
 8006082:	4306      	orrs	r6, r0
 8006084:	3568      	adds	r5, #104	@ 0x68
 8006086:	e7e9      	b.n	800605c <_fwalk_sglue+0x10>

08006088 <siprintf>:
 8006088:	b40e      	push	{r1, r2, r3}
 800608a:	b510      	push	{r4, lr}
 800608c:	b09d      	sub	sp, #116	@ 0x74
 800608e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006090:	9002      	str	r0, [sp, #8]
 8006092:	9006      	str	r0, [sp, #24]
 8006094:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006098:	480a      	ldr	r0, [pc, #40]	@ (80060c4 <siprintf+0x3c>)
 800609a:	9107      	str	r1, [sp, #28]
 800609c:	9104      	str	r1, [sp, #16]
 800609e:	490a      	ldr	r1, [pc, #40]	@ (80060c8 <siprintf+0x40>)
 80060a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80060a4:	9105      	str	r1, [sp, #20]
 80060a6:	2400      	movs	r4, #0
 80060a8:	a902      	add	r1, sp, #8
 80060aa:	6800      	ldr	r0, [r0, #0]
 80060ac:	9301      	str	r3, [sp, #4]
 80060ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80060b0:	f000 ff70 	bl	8006f94 <_svfiprintf_r>
 80060b4:	9b02      	ldr	r3, [sp, #8]
 80060b6:	701c      	strb	r4, [r3, #0]
 80060b8:	b01d      	add	sp, #116	@ 0x74
 80060ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060be:	b003      	add	sp, #12
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop
 80060c4:	20000140 	.word	0x20000140
 80060c8:	ffff0208 	.word	0xffff0208

080060cc <siscanf>:
 80060cc:	b40e      	push	{r1, r2, r3}
 80060ce:	b570      	push	{r4, r5, r6, lr}
 80060d0:	b09d      	sub	sp, #116	@ 0x74
 80060d2:	ac21      	add	r4, sp, #132	@ 0x84
 80060d4:	2500      	movs	r5, #0
 80060d6:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80060da:	f854 6b04 	ldr.w	r6, [r4], #4
 80060de:	f8ad 2014 	strh.w	r2, [sp, #20]
 80060e2:	951b      	str	r5, [sp, #108]	@ 0x6c
 80060e4:	9002      	str	r0, [sp, #8]
 80060e6:	9006      	str	r0, [sp, #24]
 80060e8:	f7fa f884 	bl	80001f4 <strlen>
 80060ec:	4b0b      	ldr	r3, [pc, #44]	@ (800611c <siscanf+0x50>)
 80060ee:	9003      	str	r0, [sp, #12]
 80060f0:	9007      	str	r0, [sp, #28]
 80060f2:	480b      	ldr	r0, [pc, #44]	@ (8006120 <siscanf+0x54>)
 80060f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80060fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80060fe:	4632      	mov	r2, r6
 8006100:	4623      	mov	r3, r4
 8006102:	a902      	add	r1, sp, #8
 8006104:	6800      	ldr	r0, [r0, #0]
 8006106:	950f      	str	r5, [sp, #60]	@ 0x3c
 8006108:	9514      	str	r5, [sp, #80]	@ 0x50
 800610a:	9401      	str	r4, [sp, #4]
 800610c:	f001 f898 	bl	8007240 <__ssvfiscanf_r>
 8006110:	b01d      	add	sp, #116	@ 0x74
 8006112:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006116:	b003      	add	sp, #12
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	08006147 	.word	0x08006147
 8006120:	20000140 	.word	0x20000140

08006124 <__sread>:
 8006124:	b510      	push	{r4, lr}
 8006126:	460c      	mov	r4, r1
 8006128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800612c:	f000 fc88 	bl	8006a40 <_read_r>
 8006130:	2800      	cmp	r0, #0
 8006132:	bfab      	itete	ge
 8006134:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006136:	89a3      	ldrhlt	r3, [r4, #12]
 8006138:	181b      	addge	r3, r3, r0
 800613a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800613e:	bfac      	ite	ge
 8006140:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006142:	81a3      	strhlt	r3, [r4, #12]
 8006144:	bd10      	pop	{r4, pc}

08006146 <__seofread>:
 8006146:	2000      	movs	r0, #0
 8006148:	4770      	bx	lr

0800614a <__swrite>:
 800614a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800614e:	461f      	mov	r7, r3
 8006150:	898b      	ldrh	r3, [r1, #12]
 8006152:	05db      	lsls	r3, r3, #23
 8006154:	4605      	mov	r5, r0
 8006156:	460c      	mov	r4, r1
 8006158:	4616      	mov	r6, r2
 800615a:	d505      	bpl.n	8006168 <__swrite+0x1e>
 800615c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006160:	2302      	movs	r3, #2
 8006162:	2200      	movs	r2, #0
 8006164:	f000 fc5a 	bl	8006a1c <_lseek_r>
 8006168:	89a3      	ldrh	r3, [r4, #12]
 800616a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800616e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006172:	81a3      	strh	r3, [r4, #12]
 8006174:	4632      	mov	r2, r6
 8006176:	463b      	mov	r3, r7
 8006178:	4628      	mov	r0, r5
 800617a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800617e:	f000 bc71 	b.w	8006a64 <_write_r>

08006182 <__sseek>:
 8006182:	b510      	push	{r4, lr}
 8006184:	460c      	mov	r4, r1
 8006186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800618a:	f000 fc47 	bl	8006a1c <_lseek_r>
 800618e:	1c43      	adds	r3, r0, #1
 8006190:	89a3      	ldrh	r3, [r4, #12]
 8006192:	bf15      	itete	ne
 8006194:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006196:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800619a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800619e:	81a3      	strheq	r3, [r4, #12]
 80061a0:	bf18      	it	ne
 80061a2:	81a3      	strhne	r3, [r4, #12]
 80061a4:	bd10      	pop	{r4, pc}

080061a6 <__sclose>:
 80061a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061aa:	f000 bc27 	b.w	80069fc <_close_r>

080061ae <memset>:
 80061ae:	4402      	add	r2, r0
 80061b0:	4603      	mov	r3, r0
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d100      	bne.n	80061b8 <memset+0xa>
 80061b6:	4770      	bx	lr
 80061b8:	f803 1b01 	strb.w	r1, [r3], #1
 80061bc:	e7f9      	b.n	80061b2 <memset+0x4>

080061be <strncmp>:
 80061be:	b510      	push	{r4, lr}
 80061c0:	b16a      	cbz	r2, 80061de <strncmp+0x20>
 80061c2:	3901      	subs	r1, #1
 80061c4:	1884      	adds	r4, r0, r2
 80061c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061ca:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d103      	bne.n	80061da <strncmp+0x1c>
 80061d2:	42a0      	cmp	r0, r4
 80061d4:	d001      	beq.n	80061da <strncmp+0x1c>
 80061d6:	2a00      	cmp	r2, #0
 80061d8:	d1f5      	bne.n	80061c6 <strncmp+0x8>
 80061da:	1ad0      	subs	r0, r2, r3
 80061dc:	bd10      	pop	{r4, pc}
 80061de:	4610      	mov	r0, r2
 80061e0:	e7fc      	b.n	80061dc <strncmp+0x1e>

080061e2 <strstr>:
 80061e2:	780a      	ldrb	r2, [r1, #0]
 80061e4:	b570      	push	{r4, r5, r6, lr}
 80061e6:	b96a      	cbnz	r2, 8006204 <strstr+0x22>
 80061e8:	bd70      	pop	{r4, r5, r6, pc}
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d109      	bne.n	8006202 <strstr+0x20>
 80061ee:	460c      	mov	r4, r1
 80061f0:	4605      	mov	r5, r0
 80061f2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d0f6      	beq.n	80061e8 <strstr+0x6>
 80061fa:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80061fe:	429e      	cmp	r6, r3
 8006200:	d0f7      	beq.n	80061f2 <strstr+0x10>
 8006202:	3001      	adds	r0, #1
 8006204:	7803      	ldrb	r3, [r0, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d1ef      	bne.n	80061ea <strstr+0x8>
 800620a:	4618      	mov	r0, r3
 800620c:	e7ec      	b.n	80061e8 <strstr+0x6>
	...

08006210 <localtime>:
 8006210:	b538      	push	{r3, r4, r5, lr}
 8006212:	4b0b      	ldr	r3, [pc, #44]	@ (8006240 <localtime+0x30>)
 8006214:	681d      	ldr	r5, [r3, #0]
 8006216:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006218:	4604      	mov	r4, r0
 800621a:	b953      	cbnz	r3, 8006232 <localtime+0x22>
 800621c:	2024      	movs	r0, #36	@ 0x24
 800621e:	f000 fd25 	bl	8006c6c <malloc>
 8006222:	4602      	mov	r2, r0
 8006224:	6368      	str	r0, [r5, #52]	@ 0x34
 8006226:	b920      	cbnz	r0, 8006232 <localtime+0x22>
 8006228:	4b06      	ldr	r3, [pc, #24]	@ (8006244 <localtime+0x34>)
 800622a:	4807      	ldr	r0, [pc, #28]	@ (8006248 <localtime+0x38>)
 800622c:	2132      	movs	r1, #50	@ 0x32
 800622e:	f000 fc71 	bl	8006b14 <__assert_func>
 8006232:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8006234:	4620      	mov	r0, r4
 8006236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800623a:	f000 b807 	b.w	800624c <localtime_r>
 800623e:	bf00      	nop
 8006240:	20000140 	.word	0x20000140
 8006244:	080092d9 	.word	0x080092d9
 8006248:	080092f0 	.word	0x080092f0

0800624c <localtime_r>:
 800624c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006250:	460c      	mov	r4, r1
 8006252:	4607      	mov	r7, r0
 8006254:	f001 fd90 	bl	8007d78 <__gettzinfo>
 8006258:	4621      	mov	r1, r4
 800625a:	4605      	mov	r5, r0
 800625c:	4638      	mov	r0, r7
 800625e:	f001 fd8f 	bl	8007d80 <gmtime_r>
 8006262:	6943      	ldr	r3, [r0, #20]
 8006264:	0799      	lsls	r1, r3, #30
 8006266:	4604      	mov	r4, r0
 8006268:	f203 786c 	addw	r8, r3, #1900	@ 0x76c
 800626c:	d106      	bne.n	800627c <localtime_r+0x30>
 800626e:	2264      	movs	r2, #100	@ 0x64
 8006270:	fb98 f3f2 	sdiv	r3, r8, r2
 8006274:	fb02 8313 	mls	r3, r2, r3, r8
 8006278:	2b00      	cmp	r3, #0
 800627a:	d171      	bne.n	8006360 <localtime_r+0x114>
 800627c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006280:	fb98 f3f2 	sdiv	r3, r8, r2
 8006284:	fb02 8313 	mls	r3, r2, r3, r8
 8006288:	fab3 f383 	clz	r3, r3
 800628c:	095b      	lsrs	r3, r3, #5
 800628e:	425e      	negs	r6, r3
 8006290:	4b64      	ldr	r3, [pc, #400]	@ (8006424 <localtime_r+0x1d8>)
 8006292:	f006 0630 	and.w	r6, r6, #48	@ 0x30
 8006296:	441e      	add	r6, r3
 8006298:	f000 f97c 	bl	8006594 <__tz_lock>
 800629c:	f000 f986 	bl	80065ac <_tzset_unlocked>
 80062a0:	4b61      	ldr	r3, [pc, #388]	@ (8006428 <localtime_r+0x1dc>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d06a      	beq.n	800637e <localtime_r+0x132>
 80062a8:	686b      	ldr	r3, [r5, #4]
 80062aa:	4543      	cmp	r3, r8
 80062ac:	d15a      	bne.n	8006364 <localtime_r+0x118>
 80062ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062b2:	682f      	ldr	r7, [r5, #0]
 80062b4:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 80062b8:	2f00      	cmp	r7, #0
 80062ba:	d15b      	bne.n	8006374 <localtime_r+0x128>
 80062bc:	4282      	cmp	r2, r0
 80062be:	eb73 0101 	sbcs.w	r1, r3, r1
 80062c2:	db5e      	blt.n	8006382 <localtime_r+0x136>
 80062c4:	2301      	movs	r3, #1
 80062c6:	6223      	str	r3, [r4, #32]
 80062c8:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 80062ca:	6861      	ldr	r1, [r4, #4]
 80062cc:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80062d0:	fb93 f0f2 	sdiv	r0, r3, r2
 80062d4:	fb02 3310 	mls	r3, r2, r0, r3
 80062d8:	223c      	movs	r2, #60	@ 0x3c
 80062da:	fb93 f5f2 	sdiv	r5, r3, r2
 80062de:	fb02 3215 	mls	r2, r2, r5, r3
 80062e2:	6823      	ldr	r3, [r4, #0]
 80062e4:	1a9b      	subs	r3, r3, r2
 80062e6:	68a2      	ldr	r2, [r4, #8]
 80062e8:	6023      	str	r3, [r4, #0]
 80062ea:	1b49      	subs	r1, r1, r5
 80062ec:	1a12      	subs	r2, r2, r0
 80062ee:	2b3b      	cmp	r3, #59	@ 0x3b
 80062f0:	6061      	str	r1, [r4, #4]
 80062f2:	60a2      	str	r2, [r4, #8]
 80062f4:	dd51      	ble.n	800639a <localtime_r+0x14e>
 80062f6:	3101      	adds	r1, #1
 80062f8:	6061      	str	r1, [r4, #4]
 80062fa:	3b3c      	subs	r3, #60	@ 0x3c
 80062fc:	6023      	str	r3, [r4, #0]
 80062fe:	6863      	ldr	r3, [r4, #4]
 8006300:	2b3b      	cmp	r3, #59	@ 0x3b
 8006302:	dd50      	ble.n	80063a6 <localtime_r+0x15a>
 8006304:	3201      	adds	r2, #1
 8006306:	60a2      	str	r2, [r4, #8]
 8006308:	3b3c      	subs	r3, #60	@ 0x3c
 800630a:	6063      	str	r3, [r4, #4]
 800630c:	68a3      	ldr	r3, [r4, #8]
 800630e:	2b17      	cmp	r3, #23
 8006310:	dd4f      	ble.n	80063b2 <localtime_r+0x166>
 8006312:	69e2      	ldr	r2, [r4, #28]
 8006314:	3201      	adds	r2, #1
 8006316:	61e2      	str	r2, [r4, #28]
 8006318:	69a2      	ldr	r2, [r4, #24]
 800631a:	3201      	adds	r2, #1
 800631c:	2a07      	cmp	r2, #7
 800631e:	bfa8      	it	ge
 8006320:	2200      	movge	r2, #0
 8006322:	61a2      	str	r2, [r4, #24]
 8006324:	68e2      	ldr	r2, [r4, #12]
 8006326:	3b18      	subs	r3, #24
 8006328:	3201      	adds	r2, #1
 800632a:	60a3      	str	r3, [r4, #8]
 800632c:	6923      	ldr	r3, [r4, #16]
 800632e:	60e2      	str	r2, [r4, #12]
 8006330:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8006334:	428a      	cmp	r2, r1
 8006336:	dd0e      	ble.n	8006356 <localtime_r+0x10a>
 8006338:	2b0b      	cmp	r3, #11
 800633a:	eba2 0201 	sub.w	r2, r2, r1
 800633e:	60e2      	str	r2, [r4, #12]
 8006340:	f103 0201 	add.w	r2, r3, #1
 8006344:	bf09      	itett	eq
 8006346:	6963      	ldreq	r3, [r4, #20]
 8006348:	6122      	strne	r2, [r4, #16]
 800634a:	2200      	moveq	r2, #0
 800634c:	3301      	addeq	r3, #1
 800634e:	bf02      	ittt	eq
 8006350:	6122      	streq	r2, [r4, #16]
 8006352:	6163      	streq	r3, [r4, #20]
 8006354:	61e2      	streq	r2, [r4, #28]
 8006356:	f000 f923 	bl	80065a0 <__tz_unlock>
 800635a:	4620      	mov	r0, r4
 800635c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006360:	2301      	movs	r3, #1
 8006362:	e794      	b.n	800628e <localtime_r+0x42>
 8006364:	4640      	mov	r0, r8
 8006366:	f000 f861 	bl	800642c <__tzcalc_limits>
 800636a:	2800      	cmp	r0, #0
 800636c:	d19f      	bne.n	80062ae <localtime_r+0x62>
 800636e:	f04f 33ff 	mov.w	r3, #4294967295
 8006372:	e004      	b.n	800637e <localtime_r+0x132>
 8006374:	4282      	cmp	r2, r0
 8006376:	eb73 0101 	sbcs.w	r1, r3, r1
 800637a:	da02      	bge.n	8006382 <localtime_r+0x136>
 800637c:	2300      	movs	r3, #0
 800637e:	6223      	str	r3, [r4, #32]
 8006380:	e009      	b.n	8006396 <localtime_r+0x14a>
 8006382:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 8006386:	4282      	cmp	r2, r0
 8006388:	418b      	sbcs	r3, r1
 800638a:	bfb4      	ite	lt
 800638c:	2301      	movlt	r3, #1
 800638e:	2300      	movge	r3, #0
 8006390:	6223      	str	r3, [r4, #32]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d198      	bne.n	80062c8 <localtime_r+0x7c>
 8006396:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8006398:	e797      	b.n	80062ca <localtime_r+0x7e>
 800639a:	2b00      	cmp	r3, #0
 800639c:	daaf      	bge.n	80062fe <localtime_r+0xb2>
 800639e:	3901      	subs	r1, #1
 80063a0:	6061      	str	r1, [r4, #4]
 80063a2:	333c      	adds	r3, #60	@ 0x3c
 80063a4:	e7aa      	b.n	80062fc <localtime_r+0xb0>
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	dab0      	bge.n	800630c <localtime_r+0xc0>
 80063aa:	3a01      	subs	r2, #1
 80063ac:	60a2      	str	r2, [r4, #8]
 80063ae:	333c      	adds	r3, #60	@ 0x3c
 80063b0:	e7ab      	b.n	800630a <localtime_r+0xbe>
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	dacf      	bge.n	8006356 <localtime_r+0x10a>
 80063b6:	69e2      	ldr	r2, [r4, #28]
 80063b8:	3a01      	subs	r2, #1
 80063ba:	61e2      	str	r2, [r4, #28]
 80063bc:	69a2      	ldr	r2, [r4, #24]
 80063be:	3a01      	subs	r2, #1
 80063c0:	bf48      	it	mi
 80063c2:	2206      	movmi	r2, #6
 80063c4:	61a2      	str	r2, [r4, #24]
 80063c6:	68e2      	ldr	r2, [r4, #12]
 80063c8:	3318      	adds	r3, #24
 80063ca:	3a01      	subs	r2, #1
 80063cc:	60e2      	str	r2, [r4, #12]
 80063ce:	60a3      	str	r3, [r4, #8]
 80063d0:	2a00      	cmp	r2, #0
 80063d2:	d1c0      	bne.n	8006356 <localtime_r+0x10a>
 80063d4:	6923      	ldr	r3, [r4, #16]
 80063d6:	3b01      	subs	r3, #1
 80063d8:	d405      	bmi.n	80063e6 <localtime_r+0x19a>
 80063da:	6123      	str	r3, [r4, #16]
 80063dc:	6923      	ldr	r3, [r4, #16]
 80063de:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 80063e2:	60e3      	str	r3, [r4, #12]
 80063e4:	e7b7      	b.n	8006356 <localtime_r+0x10a>
 80063e6:	230b      	movs	r3, #11
 80063e8:	6123      	str	r3, [r4, #16]
 80063ea:	6963      	ldr	r3, [r4, #20]
 80063ec:	1e5a      	subs	r2, r3, #1
 80063ee:	6162      	str	r2, [r4, #20]
 80063f0:	0792      	lsls	r2, r2, #30
 80063f2:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 80063f6:	d105      	bne.n	8006404 <localtime_r+0x1b8>
 80063f8:	2164      	movs	r1, #100	@ 0x64
 80063fa:	fb93 f2f1 	sdiv	r2, r3, r1
 80063fe:	fb01 3212 	mls	r2, r1, r2, r3
 8006402:	b962      	cbnz	r2, 800641e <localtime_r+0x1d2>
 8006404:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006408:	fb93 f1f2 	sdiv	r1, r3, r2
 800640c:	fb02 3311 	mls	r3, r2, r1, r3
 8006410:	fab3 f383 	clz	r3, r3
 8006414:	095b      	lsrs	r3, r3, #5
 8006416:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800641a:	61e3      	str	r3, [r4, #28]
 800641c:	e7de      	b.n	80063dc <localtime_r+0x190>
 800641e:	2301      	movs	r3, #1
 8006420:	e7f9      	b.n	8006416 <localtime_r+0x1ca>
 8006422:	bf00      	nop
 8006424:	08009424 	.word	0x08009424
 8006428:	20002764 	.word	0x20002764

0800642c <__tzcalc_limits>:
 800642c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006430:	4604      	mov	r4, r0
 8006432:	f001 fca1 	bl	8007d78 <__gettzinfo>
 8006436:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 800643a:	429c      	cmp	r4, r3
 800643c:	f340 80a3 	ble.w	8006586 <__tzcalc_limits+0x15a>
 8006440:	f46f 61f6 	mvn.w	r1, #1968	@ 0x7b0
 8006444:	1865      	adds	r5, r4, r1
 8006446:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 800644a:	f240 126d 	movw	r2, #365	@ 0x16d
 800644e:	10ad      	asrs	r5, r5, #2
 8006450:	fb02 5503 	mla	r5, r2, r3, r5
 8006454:	f46f 66c8 	mvn.w	r6, #1600	@ 0x640
 8006458:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800645c:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 8006460:	fb93 f3f2 	sdiv	r3, r3, r2
 8006464:	441d      	add	r5, r3
 8006466:	19a3      	adds	r3, r4, r6
 8006468:	4e48      	ldr	r6, [pc, #288]	@ (800658c <__tzcalc_limits+0x160>)
 800646a:	6044      	str	r4, [r0, #4]
 800646c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006470:	4601      	mov	r1, r0
 8006472:	fbb3 f3f2 	udiv	r3, r3, r2
 8006476:	f100 0750 	add.w	r7, r0, #80	@ 0x50
 800647a:	441d      	add	r5, r3
 800647c:	7a0b      	ldrb	r3, [r1, #8]
 800647e:	f8d1 c014 	ldr.w	ip, [r1, #20]
 8006482:	2b4a      	cmp	r3, #74	@ 0x4a
 8006484:	d138      	bne.n	80064f8 <__tzcalc_limits+0xcc>
 8006486:	07a2      	lsls	r2, r4, #30
 8006488:	eb05 030c 	add.w	r3, r5, ip
 800648c:	d106      	bne.n	800649c <__tzcalc_limits+0x70>
 800648e:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8006492:	fb94 f2fe 	sdiv	r2, r4, lr
 8006496:	fb0e 4212 	mls	r2, lr, r2, r4
 800649a:	b932      	cbnz	r2, 80064aa <__tzcalc_limits+0x7e>
 800649c:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 80064a0:	fb94 f2fe 	sdiv	r2, r4, lr
 80064a4:	fb0e 4212 	mls	r2, lr, r2, r4
 80064a8:	bb1a      	cbnz	r2, 80064f2 <__tzcalc_limits+0xc6>
 80064aa:	f1bc 0f3b 	cmp.w	ip, #59	@ 0x3b
 80064ae:	bfd4      	ite	le
 80064b0:	f04f 0c00 	movle.w	ip, #0
 80064b4:	f04f 0c01 	movgt.w	ip, #1
 80064b8:	4463      	add	r3, ip
 80064ba:	3b01      	subs	r3, #1
 80064bc:	698a      	ldr	r2, [r1, #24]
 80064be:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 80064c2:	fbc3 2c06 	smlal	r2, ip, r3, r6
 80064c6:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80064c8:	18d2      	adds	r2, r2, r3
 80064ca:	eb4c 73e3 	adc.w	r3, ip, r3, asr #31
 80064ce:	e9c1 2308 	strd	r2, r3, [r1, #32]
 80064d2:	3128      	adds	r1, #40	@ 0x28
 80064d4:	428f      	cmp	r7, r1
 80064d6:	d1d1      	bne.n	800647c <__tzcalc_limits+0x50>
 80064d8:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 80064dc:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 80064e0:	428c      	cmp	r4, r1
 80064e2:	4193      	sbcs	r3, r2
 80064e4:	bfb4      	ite	lt
 80064e6:	2301      	movlt	r3, #1
 80064e8:	2300      	movge	r3, #0
 80064ea:	6003      	str	r3, [r0, #0]
 80064ec:	2001      	movs	r0, #1
 80064ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064f2:	f04f 0c00 	mov.w	ip, #0
 80064f6:	e7df      	b.n	80064b8 <__tzcalc_limits+0x8c>
 80064f8:	2b44      	cmp	r3, #68	@ 0x44
 80064fa:	d102      	bne.n	8006502 <__tzcalc_limits+0xd6>
 80064fc:	eb05 030c 	add.w	r3, r5, ip
 8006500:	e7dc      	b.n	80064bc <__tzcalc_limits+0x90>
 8006502:	07a3      	lsls	r3, r4, #30
 8006504:	d105      	bne.n	8006512 <__tzcalc_limits+0xe6>
 8006506:	2264      	movs	r2, #100	@ 0x64
 8006508:	fb94 f3f2 	sdiv	r3, r4, r2
 800650c:	fb02 4313 	mls	r3, r2, r3, r4
 8006510:	bb93      	cbnz	r3, 8006578 <__tzcalc_limits+0x14c>
 8006512:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006516:	fb94 f3f2 	sdiv	r3, r4, r2
 800651a:	fb02 4313 	mls	r3, r2, r3, r4
 800651e:	fab3 f383 	clz	r3, r3
 8006522:	095b      	lsrs	r3, r3, #5
 8006524:	f8df e068 	ldr.w	lr, [pc, #104]	@ 8006590 <__tzcalc_limits+0x164>
 8006528:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800652c:	425b      	negs	r3, r3
 800652e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006532:	462a      	mov	r2, r5
 8006534:	f04f 0800 	mov.w	r8, #0
 8006538:	4473      	add	r3, lr
 800653a:	f108 0801 	add.w	r8, r8, #1
 800653e:	45c1      	cmp	r9, r8
 8006540:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
 8006544:	dc1a      	bgt.n	800657c <__tzcalc_limits+0x150>
 8006546:	f102 0804 	add.w	r8, r2, #4
 800654a:	2307      	movs	r3, #7
 800654c:	fb98 f3f3 	sdiv	r3, r8, r3
 8006550:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8006554:	eba8 0303 	sub.w	r3, r8, r3
 8006558:	ebbc 0c03 	subs.w	ip, ip, r3
 800655c:	690b      	ldr	r3, [r1, #16]
 800655e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006562:	bf48      	it	mi
 8006564:	f10c 0c07 	addmi.w	ip, ip, #7
 8006568:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800656c:	449c      	add	ip, r3
 800656e:	45f4      	cmp	ip, lr
 8006570:	da06      	bge.n	8006580 <__tzcalc_limits+0x154>
 8006572:	eb02 030c 	add.w	r3, r2, ip
 8006576:	e7a1      	b.n	80064bc <__tzcalc_limits+0x90>
 8006578:	2301      	movs	r3, #1
 800657a:	e7d3      	b.n	8006524 <__tzcalc_limits+0xf8>
 800657c:	4472      	add	r2, lr
 800657e:	e7dc      	b.n	800653a <__tzcalc_limits+0x10e>
 8006580:	f1ac 0c07 	sub.w	ip, ip, #7
 8006584:	e7f3      	b.n	800656e <__tzcalc_limits+0x142>
 8006586:	2000      	movs	r0, #0
 8006588:	e7b1      	b.n	80064ee <__tzcalc_limits+0xc2>
 800658a:	bf00      	nop
 800658c:	00015180 	.word	0x00015180
 8006590:	08009420 	.word	0x08009420

08006594 <__tz_lock>:
 8006594:	4801      	ldr	r0, [pc, #4]	@ (800659c <__tz_lock+0x8>)
 8006596:	f000 baa2 	b.w	8006ade <__retarget_lock_acquire>
 800659a:	bf00      	nop
 800659c:	2000276c 	.word	0x2000276c

080065a0 <__tz_unlock>:
 80065a0:	4801      	ldr	r0, [pc, #4]	@ (80065a8 <__tz_unlock+0x8>)
 80065a2:	f000 ba9e 	b.w	8006ae2 <__retarget_lock_release>
 80065a6:	bf00      	nop
 80065a8:	2000276c 	.word	0x2000276c

080065ac <_tzset_unlocked>:
 80065ac:	4b01      	ldr	r3, [pc, #4]	@ (80065b4 <_tzset_unlocked+0x8>)
 80065ae:	6818      	ldr	r0, [r3, #0]
 80065b0:	f000 b802 	b.w	80065b8 <_tzset_unlocked_r>
 80065b4:	20000140 	.word	0x20000140

080065b8 <_tzset_unlocked_r>:
 80065b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065bc:	b08d      	sub	sp, #52	@ 0x34
 80065be:	4607      	mov	r7, r0
 80065c0:	f001 fbda 	bl	8007d78 <__gettzinfo>
 80065c4:	49bc      	ldr	r1, [pc, #752]	@ (80068b8 <_tzset_unlocked_r+0x300>)
 80065c6:	4dbd      	ldr	r5, [pc, #756]	@ (80068bc <_tzset_unlocked_r+0x304>)
 80065c8:	4604      	mov	r4, r0
 80065ca:	4638      	mov	r0, r7
 80065cc:	f000 fb46 	bl	8006c5c <_getenv_r>
 80065d0:	4606      	mov	r6, r0
 80065d2:	bb10      	cbnz	r0, 800661a <_tzset_unlocked_r+0x62>
 80065d4:	4bba      	ldr	r3, [pc, #744]	@ (80068c0 <_tzset_unlocked_r+0x308>)
 80065d6:	4abb      	ldr	r2, [pc, #748]	@ (80068c4 <_tzset_unlocked_r+0x30c>)
 80065d8:	6018      	str	r0, [r3, #0]
 80065da:	4bbb      	ldr	r3, [pc, #748]	@ (80068c8 <_tzset_unlocked_r+0x310>)
 80065dc:	62a0      	str	r0, [r4, #40]	@ 0x28
 80065de:	6018      	str	r0, [r3, #0]
 80065e0:	4bba      	ldr	r3, [pc, #744]	@ (80068cc <_tzset_unlocked_r+0x314>)
 80065e2:	6520      	str	r0, [r4, #80]	@ 0x50
 80065e4:	e9c3 2200 	strd	r2, r2, [r3]
 80065e8:	214a      	movs	r1, #74	@ 0x4a
 80065ea:	2200      	movs	r2, #0
 80065ec:	2300      	movs	r3, #0
 80065ee:	e9c4 0003 	strd	r0, r0, [r4, #12]
 80065f2:	e9c4 0005 	strd	r0, r0, [r4, #20]
 80065f6:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 80065fa:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 80065fe:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8006602:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 8006606:	6828      	ldr	r0, [r5, #0]
 8006608:	7221      	strb	r1, [r4, #8]
 800660a:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800660e:	f000 fb35 	bl	8006c7c <free>
 8006612:	602e      	str	r6, [r5, #0]
 8006614:	b00d      	add	sp, #52	@ 0x34
 8006616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800661a:	6829      	ldr	r1, [r5, #0]
 800661c:	2900      	cmp	r1, #0
 800661e:	f040 808e 	bne.w	800673e <_tzset_unlocked_r+0x186>
 8006622:	6828      	ldr	r0, [r5, #0]
 8006624:	f000 fb2a 	bl	8006c7c <free>
 8006628:	4630      	mov	r0, r6
 800662a:	f7f9 fde3 	bl	80001f4 <strlen>
 800662e:	1c41      	adds	r1, r0, #1
 8006630:	4638      	mov	r0, r7
 8006632:	f000 fb4d 	bl	8006cd0 <_malloc_r>
 8006636:	6028      	str	r0, [r5, #0]
 8006638:	2800      	cmp	r0, #0
 800663a:	f040 8086 	bne.w	800674a <_tzset_unlocked_r+0x192>
 800663e:	4aa2      	ldr	r2, [pc, #648]	@ (80068c8 <_tzset_unlocked_r+0x310>)
 8006640:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 80068cc <_tzset_unlocked_r+0x314>
 8006644:	f8df a278 	ldr.w	sl, [pc, #632]	@ 80068c0 <_tzset_unlocked_r+0x308>
 8006648:	2300      	movs	r3, #0
 800664a:	6013      	str	r3, [r2, #0]
 800664c:	4aa0      	ldr	r2, [pc, #640]	@ (80068d0 <_tzset_unlocked_r+0x318>)
 800664e:	f8ca 3000 	str.w	r3, [sl]
 8006652:	2000      	movs	r0, #0
 8006654:	2100      	movs	r1, #0
 8006656:	e9c8 2200 	strd	r2, r2, [r8]
 800665a:	e9c4 3303 	strd	r3, r3, [r4, #12]
 800665e:	e9c4 3305 	strd	r3, r3, [r4, #20]
 8006662:	e9c4 0108 	strd	r0, r1, [r4, #32]
 8006666:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800666a:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 800666e:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 8006672:	224a      	movs	r2, #74	@ 0x4a
 8006674:	7222      	strb	r2, [r4, #8]
 8006676:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006678:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 800667c:	6523      	str	r3, [r4, #80]	@ 0x50
 800667e:	7833      	ldrb	r3, [r6, #0]
 8006680:	2b3a      	cmp	r3, #58	@ 0x3a
 8006682:	bf08      	it	eq
 8006684:	3601      	addeq	r6, #1
 8006686:	7833      	ldrb	r3, [r6, #0]
 8006688:	2b3c      	cmp	r3, #60	@ 0x3c
 800668a:	d162      	bne.n	8006752 <_tzset_unlocked_r+0x19a>
 800668c:	1c75      	adds	r5, r6, #1
 800668e:	4a91      	ldr	r2, [pc, #580]	@ (80068d4 <_tzset_unlocked_r+0x31c>)
 8006690:	4991      	ldr	r1, [pc, #580]	@ (80068d8 <_tzset_unlocked_r+0x320>)
 8006692:	ab0a      	add	r3, sp, #40	@ 0x28
 8006694:	4628      	mov	r0, r5
 8006696:	f7ff fd19 	bl	80060cc <siscanf>
 800669a:	2800      	cmp	r0, #0
 800669c:	ddba      	ble.n	8006614 <_tzset_unlocked_r+0x5c>
 800669e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066a0:	1eda      	subs	r2, r3, #3
 80066a2:	2a07      	cmp	r2, #7
 80066a4:	d8b6      	bhi.n	8006614 <_tzset_unlocked_r+0x5c>
 80066a6:	5ceb      	ldrb	r3, [r5, r3]
 80066a8:	2b3e      	cmp	r3, #62	@ 0x3e
 80066aa:	d1b3      	bne.n	8006614 <_tzset_unlocked_r+0x5c>
 80066ac:	3602      	adds	r6, #2
 80066ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066b0:	18f5      	adds	r5, r6, r3
 80066b2:	5cf3      	ldrb	r3, [r6, r3]
 80066b4:	2b2d      	cmp	r3, #45	@ 0x2d
 80066b6:	d15a      	bne.n	800676e <_tzset_unlocked_r+0x1b6>
 80066b8:	3501      	adds	r5, #1
 80066ba:	f04f 39ff 	mov.w	r9, #4294967295
 80066be:	2300      	movs	r3, #0
 80066c0:	f8ad 301e 	strh.w	r3, [sp, #30]
 80066c4:	f8ad 3020 	strh.w	r3, [sp, #32]
 80066c8:	af08      	add	r7, sp, #32
 80066ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80066cc:	e9cd 3701 	strd	r3, r7, [sp, #4]
 80066d0:	9303      	str	r3, [sp, #12]
 80066d2:	f10d 031e 	add.w	r3, sp, #30
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	4980      	ldr	r1, [pc, #512]	@ (80068dc <_tzset_unlocked_r+0x324>)
 80066da:	ab0a      	add	r3, sp, #40	@ 0x28
 80066dc:	aa07      	add	r2, sp, #28
 80066de:	4628      	mov	r0, r5
 80066e0:	f7ff fcf4 	bl	80060cc <siscanf>
 80066e4:	2800      	cmp	r0, #0
 80066e6:	dd95      	ble.n	8006614 <_tzset_unlocked_r+0x5c>
 80066e8:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80066ec:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 80066f0:	223c      	movs	r2, #60	@ 0x3c
 80066f2:	fb02 6603 	mla	r6, r2, r3, r6
 80066f6:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80066fa:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80066fe:	fb02 6603 	mla	r6, r2, r3, r6
 8006702:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006704:	fb09 f606 	mul.w	r6, r9, r6
 8006708:	eb05 0903 	add.w	r9, r5, r3
 800670c:	5ceb      	ldrb	r3, [r5, r3]
 800670e:	2b3c      	cmp	r3, #60	@ 0x3c
 8006710:	f040 80ee 	bne.w	80068f0 <_tzset_unlocked_r+0x338>
 8006714:	f109 0501 	add.w	r5, r9, #1
 8006718:	4a71      	ldr	r2, [pc, #452]	@ (80068e0 <_tzset_unlocked_r+0x328>)
 800671a:	496f      	ldr	r1, [pc, #444]	@ (80068d8 <_tzset_unlocked_r+0x320>)
 800671c:	ab0a      	add	r3, sp, #40	@ 0x28
 800671e:	4628      	mov	r0, r5
 8006720:	f7ff fcd4 	bl	80060cc <siscanf>
 8006724:	2800      	cmp	r0, #0
 8006726:	dc28      	bgt.n	800677a <_tzset_unlocked_r+0x1c2>
 8006728:	f899 3001 	ldrb.w	r3, [r9, #1]
 800672c:	2b3e      	cmp	r3, #62	@ 0x3e
 800672e:	d124      	bne.n	800677a <_tzset_unlocked_r+0x1c2>
 8006730:	4b68      	ldr	r3, [pc, #416]	@ (80068d4 <_tzset_unlocked_r+0x31c>)
 8006732:	62a6      	str	r6, [r4, #40]	@ 0x28
 8006734:	e9c8 3300 	strd	r3, r3, [r8]
 8006738:	f8ca 6000 	str.w	r6, [sl]
 800673c:	e76a      	b.n	8006614 <_tzset_unlocked_r+0x5c>
 800673e:	f7f9 fd4f 	bl	80001e0 <strcmp>
 8006742:	2800      	cmp	r0, #0
 8006744:	f47f af6d 	bne.w	8006622 <_tzset_unlocked_r+0x6a>
 8006748:	e764      	b.n	8006614 <_tzset_unlocked_r+0x5c>
 800674a:	4631      	mov	r1, r6
 800674c:	f000 f9cb 	bl	8006ae6 <strcpy>
 8006750:	e775      	b.n	800663e <_tzset_unlocked_r+0x86>
 8006752:	4a60      	ldr	r2, [pc, #384]	@ (80068d4 <_tzset_unlocked_r+0x31c>)
 8006754:	4963      	ldr	r1, [pc, #396]	@ (80068e4 <_tzset_unlocked_r+0x32c>)
 8006756:	ab0a      	add	r3, sp, #40	@ 0x28
 8006758:	4630      	mov	r0, r6
 800675a:	f7ff fcb7 	bl	80060cc <siscanf>
 800675e:	2800      	cmp	r0, #0
 8006760:	f77f af58 	ble.w	8006614 <_tzset_unlocked_r+0x5c>
 8006764:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006766:	3b03      	subs	r3, #3
 8006768:	2b07      	cmp	r3, #7
 800676a:	d9a0      	bls.n	80066ae <_tzset_unlocked_r+0xf6>
 800676c:	e752      	b.n	8006614 <_tzset_unlocked_r+0x5c>
 800676e:	2b2b      	cmp	r3, #43	@ 0x2b
 8006770:	bf08      	it	eq
 8006772:	3501      	addeq	r5, #1
 8006774:	f04f 0901 	mov.w	r9, #1
 8006778:	e7a1      	b.n	80066be <_tzset_unlocked_r+0x106>
 800677a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800677c:	1eda      	subs	r2, r3, #3
 800677e:	2a07      	cmp	r2, #7
 8006780:	f63f af48 	bhi.w	8006614 <_tzset_unlocked_r+0x5c>
 8006784:	5ceb      	ldrb	r3, [r5, r3]
 8006786:	2b3e      	cmp	r3, #62	@ 0x3e
 8006788:	f47f af44 	bne.w	8006614 <_tzset_unlocked_r+0x5c>
 800678c:	f109 0902 	add.w	r9, r9, #2
 8006790:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006792:	eb09 0503 	add.w	r5, r9, r3
 8006796:	f819 3003 	ldrb.w	r3, [r9, r3]
 800679a:	2b2d      	cmp	r3, #45	@ 0x2d
 800679c:	f040 80b7 	bne.w	800690e <_tzset_unlocked_r+0x356>
 80067a0:	3501      	adds	r5, #1
 80067a2:	f04f 39ff 	mov.w	r9, #4294967295
 80067a6:	2300      	movs	r3, #0
 80067a8:	f8ad 301c 	strh.w	r3, [sp, #28]
 80067ac:	f8ad 301e 	strh.w	r3, [sp, #30]
 80067b0:	f8ad 3020 	strh.w	r3, [sp, #32]
 80067b4:	930a      	str	r3, [sp, #40]	@ 0x28
 80067b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80067b8:	e9cd 7302 	strd	r7, r3, [sp, #8]
 80067bc:	9301      	str	r3, [sp, #4]
 80067be:	f10d 031e 	add.w	r3, sp, #30
 80067c2:	9300      	str	r3, [sp, #0]
 80067c4:	4945      	ldr	r1, [pc, #276]	@ (80068dc <_tzset_unlocked_r+0x324>)
 80067c6:	ab0a      	add	r3, sp, #40	@ 0x28
 80067c8:	aa07      	add	r2, sp, #28
 80067ca:	4628      	mov	r0, r5
 80067cc:	f7ff fc7e 	bl	80060cc <siscanf>
 80067d0:	2800      	cmp	r0, #0
 80067d2:	f300 80a2 	bgt.w	800691a <_tzset_unlocked_r+0x362>
 80067d6:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 80067da:	9304      	str	r3, [sp, #16]
 80067dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067de:	4627      	mov	r7, r4
 80067e0:	441d      	add	r5, r3
 80067e2:	f04f 0b00 	mov.w	fp, #0
 80067e6:	782b      	ldrb	r3, [r5, #0]
 80067e8:	2b2c      	cmp	r3, #44	@ 0x2c
 80067ea:	bf08      	it	eq
 80067ec:	3501      	addeq	r5, #1
 80067ee:	f895 9000 	ldrb.w	r9, [r5]
 80067f2:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 80067f6:	f040 80a3 	bne.w	8006940 <_tzset_unlocked_r+0x388>
 80067fa:	ab0a      	add	r3, sp, #40	@ 0x28
 80067fc:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 8006800:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006804:	aa09      	add	r2, sp, #36	@ 0x24
 8006806:	9200      	str	r2, [sp, #0]
 8006808:	4937      	ldr	r1, [pc, #220]	@ (80068e8 <_tzset_unlocked_r+0x330>)
 800680a:	9303      	str	r3, [sp, #12]
 800680c:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 8006810:	4628      	mov	r0, r5
 8006812:	f7ff fc5b 	bl	80060cc <siscanf>
 8006816:	2803      	cmp	r0, #3
 8006818:	f47f aefc 	bne.w	8006614 <_tzset_unlocked_r+0x5c>
 800681c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 8006820:	1e4b      	subs	r3, r1, #1
 8006822:	2b0b      	cmp	r3, #11
 8006824:	f63f aef6 	bhi.w	8006614 <_tzset_unlocked_r+0x5c>
 8006828:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800682c:	1e53      	subs	r3, r2, #1
 800682e:	2b04      	cmp	r3, #4
 8006830:	f63f aef0 	bhi.w	8006614 <_tzset_unlocked_r+0x5c>
 8006834:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 8006838:	2b06      	cmp	r3, #6
 800683a:	f63f aeeb 	bhi.w	8006614 <_tzset_unlocked_r+0x5c>
 800683e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8006842:	f887 9008 	strb.w	r9, [r7, #8]
 8006846:	617b      	str	r3, [r7, #20]
 8006848:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800684a:	eb05 0903 	add.w	r9, r5, r3
 800684e:	2500      	movs	r5, #0
 8006850:	f04f 0302 	mov.w	r3, #2
 8006854:	f8ad 301c 	strh.w	r3, [sp, #28]
 8006858:	f8ad 501e 	strh.w	r5, [sp, #30]
 800685c:	f8ad 5020 	strh.w	r5, [sp, #32]
 8006860:	950a      	str	r5, [sp, #40]	@ 0x28
 8006862:	f899 3000 	ldrb.w	r3, [r9]
 8006866:	2b2f      	cmp	r3, #47	@ 0x2f
 8006868:	f040 8096 	bne.w	8006998 <_tzset_unlocked_r+0x3e0>
 800686c:	ab0a      	add	r3, sp, #40	@ 0x28
 800686e:	aa08      	add	r2, sp, #32
 8006870:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006874:	f10d 021e 	add.w	r2, sp, #30
 8006878:	9200      	str	r2, [sp, #0]
 800687a:	491c      	ldr	r1, [pc, #112]	@ (80068ec <_tzset_unlocked_r+0x334>)
 800687c:	9303      	str	r3, [sp, #12]
 800687e:	aa07      	add	r2, sp, #28
 8006880:	4648      	mov	r0, r9
 8006882:	f7ff fc23 	bl	80060cc <siscanf>
 8006886:	42a8      	cmp	r0, r5
 8006888:	f300 8086 	bgt.w	8006998 <_tzset_unlocked_r+0x3e0>
 800688c:	214a      	movs	r1, #74	@ 0x4a
 800688e:	2200      	movs	r2, #0
 8006890:	2300      	movs	r3, #0
 8006892:	e9c4 5503 	strd	r5, r5, [r4, #12]
 8006896:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800689a:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800689e:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 80068a2:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 80068a6:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 80068aa:	7221      	strb	r1, [r4, #8]
 80068ac:	62a5      	str	r5, [r4, #40]	@ 0x28
 80068ae:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 80068b2:	6525      	str	r5, [r4, #80]	@ 0x50
 80068b4:	e6ae      	b.n	8006614 <_tzset_unlocked_r+0x5c>
 80068b6:	bf00      	nop
 80068b8:	08009349 	.word	0x08009349
 80068bc:	20002744 	.word	0x20002744
 80068c0:	20002760 	.word	0x20002760
 80068c4:	0800934c 	.word	0x0800934c
 80068c8:	20002764 	.word	0x20002764
 80068cc:	20000138 	.word	0x20000138
 80068d0:	080093d2 	.word	0x080093d2
 80068d4:	20002754 	.word	0x20002754
 80068d8:	08009350 	.word	0x08009350
 80068dc:	08009385 	.word	0x08009385
 80068e0:	20002748 	.word	0x20002748
 80068e4:	08009363 	.word	0x08009363
 80068e8:	08009371 	.word	0x08009371
 80068ec:	08009384 	.word	0x08009384
 80068f0:	4a3e      	ldr	r2, [pc, #248]	@ (80069ec <_tzset_unlocked_r+0x434>)
 80068f2:	493f      	ldr	r1, [pc, #252]	@ (80069f0 <_tzset_unlocked_r+0x438>)
 80068f4:	ab0a      	add	r3, sp, #40	@ 0x28
 80068f6:	4648      	mov	r0, r9
 80068f8:	f7ff fbe8 	bl	80060cc <siscanf>
 80068fc:	2800      	cmp	r0, #0
 80068fe:	f77f af17 	ble.w	8006730 <_tzset_unlocked_r+0x178>
 8006902:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006904:	3b03      	subs	r3, #3
 8006906:	2b07      	cmp	r3, #7
 8006908:	f67f af42 	bls.w	8006790 <_tzset_unlocked_r+0x1d8>
 800690c:	e682      	b.n	8006614 <_tzset_unlocked_r+0x5c>
 800690e:	2b2b      	cmp	r3, #43	@ 0x2b
 8006910:	bf08      	it	eq
 8006912:	3501      	addeq	r5, #1
 8006914:	f04f 0901 	mov.w	r9, #1
 8006918:	e745      	b.n	80067a6 <_tzset_unlocked_r+0x1ee>
 800691a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800691e:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8006922:	213c      	movs	r1, #60	@ 0x3c
 8006924:	fb01 3302 	mla	r3, r1, r2, r3
 8006928:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800692c:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8006930:	fb01 3302 	mla	r3, r1, r2, r3
 8006934:	fb09 f303 	mul.w	r3, r9, r3
 8006938:	e74f      	b.n	80067da <_tzset_unlocked_r+0x222>
 800693a:	f04f 0b01 	mov.w	fp, #1
 800693e:	e752      	b.n	80067e6 <_tzset_unlocked_r+0x22e>
 8006940:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 8006944:	bf06      	itte	eq
 8006946:	3501      	addeq	r5, #1
 8006948:	464b      	moveq	r3, r9
 800694a:	2344      	movne	r3, #68	@ 0x44
 800694c:	220a      	movs	r2, #10
 800694e:	a90b      	add	r1, sp, #44	@ 0x2c
 8006950:	4628      	mov	r0, r5
 8006952:	9305      	str	r3, [sp, #20]
 8006954:	f000 fab8 	bl	8006ec8 <strtoul>
 8006958:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800695c:	9b05      	ldr	r3, [sp, #20]
 800695e:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 8006962:	45a9      	cmp	r9, r5
 8006964:	d114      	bne.n	8006990 <_tzset_unlocked_r+0x3d8>
 8006966:	234d      	movs	r3, #77	@ 0x4d
 8006968:	f1bb 0f00 	cmp.w	fp, #0
 800696c:	d107      	bne.n	800697e <_tzset_unlocked_r+0x3c6>
 800696e:	7223      	strb	r3, [r4, #8]
 8006970:	2103      	movs	r1, #3
 8006972:	2302      	movs	r3, #2
 8006974:	e9c4 1303 	strd	r1, r3, [r4, #12]
 8006978:	f8c4 b014 	str.w	fp, [r4, #20]
 800697c:	e767      	b.n	800684e <_tzset_unlocked_r+0x296>
 800697e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 8006982:	220b      	movs	r2, #11
 8006984:	2301      	movs	r3, #1
 8006986:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800698a:	2300      	movs	r3, #0
 800698c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800698e:	e75e      	b.n	800684e <_tzset_unlocked_r+0x296>
 8006990:	b280      	uxth	r0, r0
 8006992:	723b      	strb	r3, [r7, #8]
 8006994:	6178      	str	r0, [r7, #20]
 8006996:	e75a      	b.n	800684e <_tzset_unlocked_r+0x296>
 8006998:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800699c:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 80069a0:	213c      	movs	r1, #60	@ 0x3c
 80069a2:	fb01 3302 	mla	r3, r1, r2, r3
 80069a6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80069aa:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80069ae:	fb01 3302 	mla	r3, r1, r2, r3
 80069b2:	61bb      	str	r3, [r7, #24]
 80069b4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80069b6:	3728      	adds	r7, #40	@ 0x28
 80069b8:	444d      	add	r5, r9
 80069ba:	f1bb 0f00 	cmp.w	fp, #0
 80069be:	d0bc      	beq.n	800693a <_tzset_unlocked_r+0x382>
 80069c0:	9b04      	ldr	r3, [sp, #16]
 80069c2:	6523      	str	r3, [r4, #80]	@ 0x50
 80069c4:	4b0b      	ldr	r3, [pc, #44]	@ (80069f4 <_tzset_unlocked_r+0x43c>)
 80069c6:	f8c8 3000 	str.w	r3, [r8]
 80069ca:	6860      	ldr	r0, [r4, #4]
 80069cc:	4b07      	ldr	r3, [pc, #28]	@ (80069ec <_tzset_unlocked_r+0x434>)
 80069ce:	62a6      	str	r6, [r4, #40]	@ 0x28
 80069d0:	f8c8 3004 	str.w	r3, [r8, #4]
 80069d4:	f7ff fd2a 	bl	800642c <__tzcalc_limits>
 80069d8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80069da:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80069dc:	f8ca 2000 	str.w	r2, [sl]
 80069e0:	1a9b      	subs	r3, r3, r2
 80069e2:	4a05      	ldr	r2, [pc, #20]	@ (80069f8 <_tzset_unlocked_r+0x440>)
 80069e4:	bf18      	it	ne
 80069e6:	2301      	movne	r3, #1
 80069e8:	6013      	str	r3, [r2, #0]
 80069ea:	e613      	b.n	8006614 <_tzset_unlocked_r+0x5c>
 80069ec:	20002748 	.word	0x20002748
 80069f0:	08009363 	.word	0x08009363
 80069f4:	20002754 	.word	0x20002754
 80069f8:	20002764 	.word	0x20002764

080069fc <_close_r>:
 80069fc:	b538      	push	{r3, r4, r5, lr}
 80069fe:	4d06      	ldr	r5, [pc, #24]	@ (8006a18 <_close_r+0x1c>)
 8006a00:	2300      	movs	r3, #0
 8006a02:	4604      	mov	r4, r0
 8006a04:	4608      	mov	r0, r1
 8006a06:	602b      	str	r3, [r5, #0]
 8006a08:	f7fc f84e 	bl	8002aa8 <_close>
 8006a0c:	1c43      	adds	r3, r0, #1
 8006a0e:	d102      	bne.n	8006a16 <_close_r+0x1a>
 8006a10:	682b      	ldr	r3, [r5, #0]
 8006a12:	b103      	cbz	r3, 8006a16 <_close_r+0x1a>
 8006a14:	6023      	str	r3, [r4, #0]
 8006a16:	bd38      	pop	{r3, r4, r5, pc}
 8006a18:	20002768 	.word	0x20002768

08006a1c <_lseek_r>:
 8006a1c:	b538      	push	{r3, r4, r5, lr}
 8006a1e:	4d07      	ldr	r5, [pc, #28]	@ (8006a3c <_lseek_r+0x20>)
 8006a20:	4604      	mov	r4, r0
 8006a22:	4608      	mov	r0, r1
 8006a24:	4611      	mov	r1, r2
 8006a26:	2200      	movs	r2, #0
 8006a28:	602a      	str	r2, [r5, #0]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	f7fc f863 	bl	8002af6 <_lseek>
 8006a30:	1c43      	adds	r3, r0, #1
 8006a32:	d102      	bne.n	8006a3a <_lseek_r+0x1e>
 8006a34:	682b      	ldr	r3, [r5, #0]
 8006a36:	b103      	cbz	r3, 8006a3a <_lseek_r+0x1e>
 8006a38:	6023      	str	r3, [r4, #0]
 8006a3a:	bd38      	pop	{r3, r4, r5, pc}
 8006a3c:	20002768 	.word	0x20002768

08006a40 <_read_r>:
 8006a40:	b538      	push	{r3, r4, r5, lr}
 8006a42:	4d07      	ldr	r5, [pc, #28]	@ (8006a60 <_read_r+0x20>)
 8006a44:	4604      	mov	r4, r0
 8006a46:	4608      	mov	r0, r1
 8006a48:	4611      	mov	r1, r2
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	602a      	str	r2, [r5, #0]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	f7fc f80d 	bl	8002a6e <_read>
 8006a54:	1c43      	adds	r3, r0, #1
 8006a56:	d102      	bne.n	8006a5e <_read_r+0x1e>
 8006a58:	682b      	ldr	r3, [r5, #0]
 8006a5a:	b103      	cbz	r3, 8006a5e <_read_r+0x1e>
 8006a5c:	6023      	str	r3, [r4, #0]
 8006a5e:	bd38      	pop	{r3, r4, r5, pc}
 8006a60:	20002768 	.word	0x20002768

08006a64 <_write_r>:
 8006a64:	b538      	push	{r3, r4, r5, lr}
 8006a66:	4d07      	ldr	r5, [pc, #28]	@ (8006a84 <_write_r+0x20>)
 8006a68:	4604      	mov	r4, r0
 8006a6a:	4608      	mov	r0, r1
 8006a6c:	4611      	mov	r1, r2
 8006a6e:	2200      	movs	r2, #0
 8006a70:	602a      	str	r2, [r5, #0]
 8006a72:	461a      	mov	r2, r3
 8006a74:	f7fb fd68 	bl	8002548 <_write>
 8006a78:	1c43      	adds	r3, r0, #1
 8006a7a:	d102      	bne.n	8006a82 <_write_r+0x1e>
 8006a7c:	682b      	ldr	r3, [r5, #0]
 8006a7e:	b103      	cbz	r3, 8006a82 <_write_r+0x1e>
 8006a80:	6023      	str	r3, [r4, #0]
 8006a82:	bd38      	pop	{r3, r4, r5, pc}
 8006a84:	20002768 	.word	0x20002768

08006a88 <__errno>:
 8006a88:	4b01      	ldr	r3, [pc, #4]	@ (8006a90 <__errno+0x8>)
 8006a8a:	6818      	ldr	r0, [r3, #0]
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	20000140 	.word	0x20000140

08006a94 <__libc_init_array>:
 8006a94:	b570      	push	{r4, r5, r6, lr}
 8006a96:	4d0d      	ldr	r5, [pc, #52]	@ (8006acc <__libc_init_array+0x38>)
 8006a98:	4c0d      	ldr	r4, [pc, #52]	@ (8006ad0 <__libc_init_array+0x3c>)
 8006a9a:	1b64      	subs	r4, r4, r5
 8006a9c:	10a4      	asrs	r4, r4, #2
 8006a9e:	2600      	movs	r6, #0
 8006aa0:	42a6      	cmp	r6, r4
 8006aa2:	d109      	bne.n	8006ab8 <__libc_init_array+0x24>
 8006aa4:	4d0b      	ldr	r5, [pc, #44]	@ (8006ad4 <__libc_init_array+0x40>)
 8006aa6:	4c0c      	ldr	r4, [pc, #48]	@ (8006ad8 <__libc_init_array+0x44>)
 8006aa8:	f001 fd08 	bl	80084bc <_init>
 8006aac:	1b64      	subs	r4, r4, r5
 8006aae:	10a4      	asrs	r4, r4, #2
 8006ab0:	2600      	movs	r6, #0
 8006ab2:	42a6      	cmp	r6, r4
 8006ab4:	d105      	bne.n	8006ac2 <__libc_init_array+0x2e>
 8006ab6:	bd70      	pop	{r4, r5, r6, pc}
 8006ab8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006abc:	4798      	blx	r3
 8006abe:	3601      	adds	r6, #1
 8006ac0:	e7ee      	b.n	8006aa0 <__libc_init_array+0xc>
 8006ac2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ac6:	4798      	blx	r3
 8006ac8:	3601      	adds	r6, #1
 8006aca:	e7f2      	b.n	8006ab2 <__libc_init_array+0x1e>
 8006acc:	0800948c 	.word	0x0800948c
 8006ad0:	0800948c 	.word	0x0800948c
 8006ad4:	0800948c 	.word	0x0800948c
 8006ad8:	08009490 	.word	0x08009490

08006adc <__retarget_lock_init_recursive>:
 8006adc:	4770      	bx	lr

08006ade <__retarget_lock_acquire>:
 8006ade:	4770      	bx	lr

08006ae0 <__retarget_lock_acquire_recursive>:
 8006ae0:	4770      	bx	lr

08006ae2 <__retarget_lock_release>:
 8006ae2:	4770      	bx	lr

08006ae4 <__retarget_lock_release_recursive>:
 8006ae4:	4770      	bx	lr

08006ae6 <strcpy>:
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006aec:	f803 2b01 	strb.w	r2, [r3], #1
 8006af0:	2a00      	cmp	r2, #0
 8006af2:	d1f9      	bne.n	8006ae8 <strcpy+0x2>
 8006af4:	4770      	bx	lr

08006af6 <memcpy>:
 8006af6:	440a      	add	r2, r1
 8006af8:	4291      	cmp	r1, r2
 8006afa:	f100 33ff 	add.w	r3, r0, #4294967295
 8006afe:	d100      	bne.n	8006b02 <memcpy+0xc>
 8006b00:	4770      	bx	lr
 8006b02:	b510      	push	{r4, lr}
 8006b04:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b0c:	4291      	cmp	r1, r2
 8006b0e:	d1f9      	bne.n	8006b04 <memcpy+0xe>
 8006b10:	bd10      	pop	{r4, pc}
	...

08006b14 <__assert_func>:
 8006b14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b16:	4614      	mov	r4, r2
 8006b18:	461a      	mov	r2, r3
 8006b1a:	4b09      	ldr	r3, [pc, #36]	@ (8006b40 <__assert_func+0x2c>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4605      	mov	r5, r0
 8006b20:	68d8      	ldr	r0, [r3, #12]
 8006b22:	b14c      	cbz	r4, 8006b38 <__assert_func+0x24>
 8006b24:	4b07      	ldr	r3, [pc, #28]	@ (8006b44 <__assert_func+0x30>)
 8006b26:	9100      	str	r1, [sp, #0]
 8006b28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006b2c:	4906      	ldr	r1, [pc, #24]	@ (8006b48 <__assert_func+0x34>)
 8006b2e:	462b      	mov	r3, r5
 8006b30:	f001 f882 	bl	8007c38 <fiprintf>
 8006b34:	f001 f9da 	bl	8007eec <abort>
 8006b38:	4b04      	ldr	r3, [pc, #16]	@ (8006b4c <__assert_func+0x38>)
 8006b3a:	461c      	mov	r4, r3
 8006b3c:	e7f3      	b.n	8006b26 <__assert_func+0x12>
 8006b3e:	bf00      	nop
 8006b40:	20000140 	.word	0x20000140
 8006b44:	08009397 	.word	0x08009397
 8006b48:	080093a4 	.word	0x080093a4
 8006b4c:	080093d2 	.word	0x080093d2

08006b50 <_free_r>:
 8006b50:	b538      	push	{r3, r4, r5, lr}
 8006b52:	4605      	mov	r5, r0
 8006b54:	2900      	cmp	r1, #0
 8006b56:	d041      	beq.n	8006bdc <_free_r+0x8c>
 8006b58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b5c:	1f0c      	subs	r4, r1, #4
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	bfb8      	it	lt
 8006b62:	18e4      	addlt	r4, r4, r3
 8006b64:	f000 f934 	bl	8006dd0 <__malloc_lock>
 8006b68:	4a1d      	ldr	r2, [pc, #116]	@ (8006be0 <_free_r+0x90>)
 8006b6a:	6813      	ldr	r3, [r2, #0]
 8006b6c:	b933      	cbnz	r3, 8006b7c <_free_r+0x2c>
 8006b6e:	6063      	str	r3, [r4, #4]
 8006b70:	6014      	str	r4, [r2, #0]
 8006b72:	4628      	mov	r0, r5
 8006b74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b78:	f000 b930 	b.w	8006ddc <__malloc_unlock>
 8006b7c:	42a3      	cmp	r3, r4
 8006b7e:	d908      	bls.n	8006b92 <_free_r+0x42>
 8006b80:	6820      	ldr	r0, [r4, #0]
 8006b82:	1821      	adds	r1, r4, r0
 8006b84:	428b      	cmp	r3, r1
 8006b86:	bf01      	itttt	eq
 8006b88:	6819      	ldreq	r1, [r3, #0]
 8006b8a:	685b      	ldreq	r3, [r3, #4]
 8006b8c:	1809      	addeq	r1, r1, r0
 8006b8e:	6021      	streq	r1, [r4, #0]
 8006b90:	e7ed      	b.n	8006b6e <_free_r+0x1e>
 8006b92:	461a      	mov	r2, r3
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	b10b      	cbz	r3, 8006b9c <_free_r+0x4c>
 8006b98:	42a3      	cmp	r3, r4
 8006b9a:	d9fa      	bls.n	8006b92 <_free_r+0x42>
 8006b9c:	6811      	ldr	r1, [r2, #0]
 8006b9e:	1850      	adds	r0, r2, r1
 8006ba0:	42a0      	cmp	r0, r4
 8006ba2:	d10b      	bne.n	8006bbc <_free_r+0x6c>
 8006ba4:	6820      	ldr	r0, [r4, #0]
 8006ba6:	4401      	add	r1, r0
 8006ba8:	1850      	adds	r0, r2, r1
 8006baa:	4283      	cmp	r3, r0
 8006bac:	6011      	str	r1, [r2, #0]
 8006bae:	d1e0      	bne.n	8006b72 <_free_r+0x22>
 8006bb0:	6818      	ldr	r0, [r3, #0]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	6053      	str	r3, [r2, #4]
 8006bb6:	4408      	add	r0, r1
 8006bb8:	6010      	str	r0, [r2, #0]
 8006bba:	e7da      	b.n	8006b72 <_free_r+0x22>
 8006bbc:	d902      	bls.n	8006bc4 <_free_r+0x74>
 8006bbe:	230c      	movs	r3, #12
 8006bc0:	602b      	str	r3, [r5, #0]
 8006bc2:	e7d6      	b.n	8006b72 <_free_r+0x22>
 8006bc4:	6820      	ldr	r0, [r4, #0]
 8006bc6:	1821      	adds	r1, r4, r0
 8006bc8:	428b      	cmp	r3, r1
 8006bca:	bf04      	itt	eq
 8006bcc:	6819      	ldreq	r1, [r3, #0]
 8006bce:	685b      	ldreq	r3, [r3, #4]
 8006bd0:	6063      	str	r3, [r4, #4]
 8006bd2:	bf04      	itt	eq
 8006bd4:	1809      	addeq	r1, r1, r0
 8006bd6:	6021      	streq	r1, [r4, #0]
 8006bd8:	6054      	str	r4, [r2, #4]
 8006bda:	e7ca      	b.n	8006b72 <_free_r+0x22>
 8006bdc:	bd38      	pop	{r3, r4, r5, pc}
 8006bde:	bf00      	nop
 8006be0:	20002774 	.word	0x20002774

08006be4 <_findenv_r>:
 8006be4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be8:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8006c58 <_findenv_r+0x74>
 8006bec:	4606      	mov	r6, r0
 8006bee:	4689      	mov	r9, r1
 8006bf0:	4617      	mov	r7, r2
 8006bf2:	f001 f983 	bl	8007efc <__env_lock>
 8006bf6:	f8da 4000 	ldr.w	r4, [sl]
 8006bfa:	b134      	cbz	r4, 8006c0a <_findenv_r+0x26>
 8006bfc:	464b      	mov	r3, r9
 8006bfe:	4698      	mov	r8, r3
 8006c00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c04:	b13a      	cbz	r2, 8006c16 <_findenv_r+0x32>
 8006c06:	2a3d      	cmp	r2, #61	@ 0x3d
 8006c08:	d1f9      	bne.n	8006bfe <_findenv_r+0x1a>
 8006c0a:	4630      	mov	r0, r6
 8006c0c:	f001 f97c 	bl	8007f08 <__env_unlock>
 8006c10:	2000      	movs	r0, #0
 8006c12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c16:	eba8 0809 	sub.w	r8, r8, r9
 8006c1a:	46a3      	mov	fp, r4
 8006c1c:	f854 0b04 	ldr.w	r0, [r4], #4
 8006c20:	2800      	cmp	r0, #0
 8006c22:	d0f2      	beq.n	8006c0a <_findenv_r+0x26>
 8006c24:	4642      	mov	r2, r8
 8006c26:	4649      	mov	r1, r9
 8006c28:	f7ff fac9 	bl	80061be <strncmp>
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	d1f4      	bne.n	8006c1a <_findenv_r+0x36>
 8006c30:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006c34:	eb03 0508 	add.w	r5, r3, r8
 8006c38:	f813 3008 	ldrb.w	r3, [r3, r8]
 8006c3c:	2b3d      	cmp	r3, #61	@ 0x3d
 8006c3e:	d1ec      	bne.n	8006c1a <_findenv_r+0x36>
 8006c40:	f8da 3000 	ldr.w	r3, [sl]
 8006c44:	ebab 0303 	sub.w	r3, fp, r3
 8006c48:	109b      	asrs	r3, r3, #2
 8006c4a:	4630      	mov	r0, r6
 8006c4c:	603b      	str	r3, [r7, #0]
 8006c4e:	f001 f95b 	bl	8007f08 <__env_unlock>
 8006c52:	1c68      	adds	r0, r5, #1
 8006c54:	e7dd      	b.n	8006c12 <_findenv_r+0x2e>
 8006c56:	bf00      	nop
 8006c58:	2000011c 	.word	0x2000011c

08006c5c <_getenv_r>:
 8006c5c:	b507      	push	{r0, r1, r2, lr}
 8006c5e:	aa01      	add	r2, sp, #4
 8006c60:	f7ff ffc0 	bl	8006be4 <_findenv_r>
 8006c64:	b003      	add	sp, #12
 8006c66:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08006c6c <malloc>:
 8006c6c:	4b02      	ldr	r3, [pc, #8]	@ (8006c78 <malloc+0xc>)
 8006c6e:	4601      	mov	r1, r0
 8006c70:	6818      	ldr	r0, [r3, #0]
 8006c72:	f000 b82d 	b.w	8006cd0 <_malloc_r>
 8006c76:	bf00      	nop
 8006c78:	20000140 	.word	0x20000140

08006c7c <free>:
 8006c7c:	4b02      	ldr	r3, [pc, #8]	@ (8006c88 <free+0xc>)
 8006c7e:	4601      	mov	r1, r0
 8006c80:	6818      	ldr	r0, [r3, #0]
 8006c82:	f7ff bf65 	b.w	8006b50 <_free_r>
 8006c86:	bf00      	nop
 8006c88:	20000140 	.word	0x20000140

08006c8c <sbrk_aligned>:
 8006c8c:	b570      	push	{r4, r5, r6, lr}
 8006c8e:	4e0f      	ldr	r6, [pc, #60]	@ (8006ccc <sbrk_aligned+0x40>)
 8006c90:	460c      	mov	r4, r1
 8006c92:	6831      	ldr	r1, [r6, #0]
 8006c94:	4605      	mov	r5, r0
 8006c96:	b911      	cbnz	r1, 8006c9e <sbrk_aligned+0x12>
 8006c98:	f001 f918 	bl	8007ecc <_sbrk_r>
 8006c9c:	6030      	str	r0, [r6, #0]
 8006c9e:	4621      	mov	r1, r4
 8006ca0:	4628      	mov	r0, r5
 8006ca2:	f001 f913 	bl	8007ecc <_sbrk_r>
 8006ca6:	1c43      	adds	r3, r0, #1
 8006ca8:	d103      	bne.n	8006cb2 <sbrk_aligned+0x26>
 8006caa:	f04f 34ff 	mov.w	r4, #4294967295
 8006cae:	4620      	mov	r0, r4
 8006cb0:	bd70      	pop	{r4, r5, r6, pc}
 8006cb2:	1cc4      	adds	r4, r0, #3
 8006cb4:	f024 0403 	bic.w	r4, r4, #3
 8006cb8:	42a0      	cmp	r0, r4
 8006cba:	d0f8      	beq.n	8006cae <sbrk_aligned+0x22>
 8006cbc:	1a21      	subs	r1, r4, r0
 8006cbe:	4628      	mov	r0, r5
 8006cc0:	f001 f904 	bl	8007ecc <_sbrk_r>
 8006cc4:	3001      	adds	r0, #1
 8006cc6:	d1f2      	bne.n	8006cae <sbrk_aligned+0x22>
 8006cc8:	e7ef      	b.n	8006caa <sbrk_aligned+0x1e>
 8006cca:	bf00      	nop
 8006ccc:	20002770 	.word	0x20002770

08006cd0 <_malloc_r>:
 8006cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cd4:	1ccd      	adds	r5, r1, #3
 8006cd6:	f025 0503 	bic.w	r5, r5, #3
 8006cda:	3508      	adds	r5, #8
 8006cdc:	2d0c      	cmp	r5, #12
 8006cde:	bf38      	it	cc
 8006ce0:	250c      	movcc	r5, #12
 8006ce2:	2d00      	cmp	r5, #0
 8006ce4:	4606      	mov	r6, r0
 8006ce6:	db01      	blt.n	8006cec <_malloc_r+0x1c>
 8006ce8:	42a9      	cmp	r1, r5
 8006cea:	d904      	bls.n	8006cf6 <_malloc_r+0x26>
 8006cec:	230c      	movs	r3, #12
 8006cee:	6033      	str	r3, [r6, #0]
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cf6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006dcc <_malloc_r+0xfc>
 8006cfa:	f000 f869 	bl	8006dd0 <__malloc_lock>
 8006cfe:	f8d8 3000 	ldr.w	r3, [r8]
 8006d02:	461c      	mov	r4, r3
 8006d04:	bb44      	cbnz	r4, 8006d58 <_malloc_r+0x88>
 8006d06:	4629      	mov	r1, r5
 8006d08:	4630      	mov	r0, r6
 8006d0a:	f7ff ffbf 	bl	8006c8c <sbrk_aligned>
 8006d0e:	1c43      	adds	r3, r0, #1
 8006d10:	4604      	mov	r4, r0
 8006d12:	d158      	bne.n	8006dc6 <_malloc_r+0xf6>
 8006d14:	f8d8 4000 	ldr.w	r4, [r8]
 8006d18:	4627      	mov	r7, r4
 8006d1a:	2f00      	cmp	r7, #0
 8006d1c:	d143      	bne.n	8006da6 <_malloc_r+0xd6>
 8006d1e:	2c00      	cmp	r4, #0
 8006d20:	d04b      	beq.n	8006dba <_malloc_r+0xea>
 8006d22:	6823      	ldr	r3, [r4, #0]
 8006d24:	4639      	mov	r1, r7
 8006d26:	4630      	mov	r0, r6
 8006d28:	eb04 0903 	add.w	r9, r4, r3
 8006d2c:	f001 f8ce 	bl	8007ecc <_sbrk_r>
 8006d30:	4581      	cmp	r9, r0
 8006d32:	d142      	bne.n	8006dba <_malloc_r+0xea>
 8006d34:	6821      	ldr	r1, [r4, #0]
 8006d36:	1a6d      	subs	r5, r5, r1
 8006d38:	4629      	mov	r1, r5
 8006d3a:	4630      	mov	r0, r6
 8006d3c:	f7ff ffa6 	bl	8006c8c <sbrk_aligned>
 8006d40:	3001      	adds	r0, #1
 8006d42:	d03a      	beq.n	8006dba <_malloc_r+0xea>
 8006d44:	6823      	ldr	r3, [r4, #0]
 8006d46:	442b      	add	r3, r5
 8006d48:	6023      	str	r3, [r4, #0]
 8006d4a:	f8d8 3000 	ldr.w	r3, [r8]
 8006d4e:	685a      	ldr	r2, [r3, #4]
 8006d50:	bb62      	cbnz	r2, 8006dac <_malloc_r+0xdc>
 8006d52:	f8c8 7000 	str.w	r7, [r8]
 8006d56:	e00f      	b.n	8006d78 <_malloc_r+0xa8>
 8006d58:	6822      	ldr	r2, [r4, #0]
 8006d5a:	1b52      	subs	r2, r2, r5
 8006d5c:	d420      	bmi.n	8006da0 <_malloc_r+0xd0>
 8006d5e:	2a0b      	cmp	r2, #11
 8006d60:	d917      	bls.n	8006d92 <_malloc_r+0xc2>
 8006d62:	1961      	adds	r1, r4, r5
 8006d64:	42a3      	cmp	r3, r4
 8006d66:	6025      	str	r5, [r4, #0]
 8006d68:	bf18      	it	ne
 8006d6a:	6059      	strne	r1, [r3, #4]
 8006d6c:	6863      	ldr	r3, [r4, #4]
 8006d6e:	bf08      	it	eq
 8006d70:	f8c8 1000 	streq.w	r1, [r8]
 8006d74:	5162      	str	r2, [r4, r5]
 8006d76:	604b      	str	r3, [r1, #4]
 8006d78:	4630      	mov	r0, r6
 8006d7a:	f000 f82f 	bl	8006ddc <__malloc_unlock>
 8006d7e:	f104 000b 	add.w	r0, r4, #11
 8006d82:	1d23      	adds	r3, r4, #4
 8006d84:	f020 0007 	bic.w	r0, r0, #7
 8006d88:	1ac2      	subs	r2, r0, r3
 8006d8a:	bf1c      	itt	ne
 8006d8c:	1a1b      	subne	r3, r3, r0
 8006d8e:	50a3      	strne	r3, [r4, r2]
 8006d90:	e7af      	b.n	8006cf2 <_malloc_r+0x22>
 8006d92:	6862      	ldr	r2, [r4, #4]
 8006d94:	42a3      	cmp	r3, r4
 8006d96:	bf0c      	ite	eq
 8006d98:	f8c8 2000 	streq.w	r2, [r8]
 8006d9c:	605a      	strne	r2, [r3, #4]
 8006d9e:	e7eb      	b.n	8006d78 <_malloc_r+0xa8>
 8006da0:	4623      	mov	r3, r4
 8006da2:	6864      	ldr	r4, [r4, #4]
 8006da4:	e7ae      	b.n	8006d04 <_malloc_r+0x34>
 8006da6:	463c      	mov	r4, r7
 8006da8:	687f      	ldr	r7, [r7, #4]
 8006daa:	e7b6      	b.n	8006d1a <_malloc_r+0x4a>
 8006dac:	461a      	mov	r2, r3
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	42a3      	cmp	r3, r4
 8006db2:	d1fb      	bne.n	8006dac <_malloc_r+0xdc>
 8006db4:	2300      	movs	r3, #0
 8006db6:	6053      	str	r3, [r2, #4]
 8006db8:	e7de      	b.n	8006d78 <_malloc_r+0xa8>
 8006dba:	230c      	movs	r3, #12
 8006dbc:	6033      	str	r3, [r6, #0]
 8006dbe:	4630      	mov	r0, r6
 8006dc0:	f000 f80c 	bl	8006ddc <__malloc_unlock>
 8006dc4:	e794      	b.n	8006cf0 <_malloc_r+0x20>
 8006dc6:	6005      	str	r5, [r0, #0]
 8006dc8:	e7d6      	b.n	8006d78 <_malloc_r+0xa8>
 8006dca:	bf00      	nop
 8006dcc:	20002774 	.word	0x20002774

08006dd0 <__malloc_lock>:
 8006dd0:	4801      	ldr	r0, [pc, #4]	@ (8006dd8 <__malloc_lock+0x8>)
 8006dd2:	f7ff be85 	b.w	8006ae0 <__retarget_lock_acquire_recursive>
 8006dd6:	bf00      	nop
 8006dd8:	2000276e 	.word	0x2000276e

08006ddc <__malloc_unlock>:
 8006ddc:	4801      	ldr	r0, [pc, #4]	@ (8006de4 <__malloc_unlock+0x8>)
 8006dde:	f7ff be81 	b.w	8006ae4 <__retarget_lock_release_recursive>
 8006de2:	bf00      	nop
 8006de4:	2000276e 	.word	0x2000276e

08006de8 <_strtoul_l.isra.0>:
 8006de8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006dec:	4e34      	ldr	r6, [pc, #208]	@ (8006ec0 <_strtoul_l.isra.0+0xd8>)
 8006dee:	4686      	mov	lr, r0
 8006df0:	460d      	mov	r5, r1
 8006df2:	4628      	mov	r0, r5
 8006df4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006df8:	5d37      	ldrb	r7, [r6, r4]
 8006dfa:	f017 0708 	ands.w	r7, r7, #8
 8006dfe:	d1f8      	bne.n	8006df2 <_strtoul_l.isra.0+0xa>
 8006e00:	2c2d      	cmp	r4, #45	@ 0x2d
 8006e02:	d110      	bne.n	8006e26 <_strtoul_l.isra.0+0x3e>
 8006e04:	782c      	ldrb	r4, [r5, #0]
 8006e06:	2701      	movs	r7, #1
 8006e08:	1c85      	adds	r5, r0, #2
 8006e0a:	f033 0010 	bics.w	r0, r3, #16
 8006e0e:	d115      	bne.n	8006e3c <_strtoul_l.isra.0+0x54>
 8006e10:	2c30      	cmp	r4, #48	@ 0x30
 8006e12:	d10d      	bne.n	8006e30 <_strtoul_l.isra.0+0x48>
 8006e14:	7828      	ldrb	r0, [r5, #0]
 8006e16:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8006e1a:	2858      	cmp	r0, #88	@ 0x58
 8006e1c:	d108      	bne.n	8006e30 <_strtoul_l.isra.0+0x48>
 8006e1e:	786c      	ldrb	r4, [r5, #1]
 8006e20:	3502      	adds	r5, #2
 8006e22:	2310      	movs	r3, #16
 8006e24:	e00a      	b.n	8006e3c <_strtoul_l.isra.0+0x54>
 8006e26:	2c2b      	cmp	r4, #43	@ 0x2b
 8006e28:	bf04      	itt	eq
 8006e2a:	782c      	ldrbeq	r4, [r5, #0]
 8006e2c:	1c85      	addeq	r5, r0, #2
 8006e2e:	e7ec      	b.n	8006e0a <_strtoul_l.isra.0+0x22>
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d1f6      	bne.n	8006e22 <_strtoul_l.isra.0+0x3a>
 8006e34:	2c30      	cmp	r4, #48	@ 0x30
 8006e36:	bf14      	ite	ne
 8006e38:	230a      	movne	r3, #10
 8006e3a:	2308      	moveq	r3, #8
 8006e3c:	f04f 38ff 	mov.w	r8, #4294967295
 8006e40:	2600      	movs	r6, #0
 8006e42:	fbb8 f8f3 	udiv	r8, r8, r3
 8006e46:	fb03 f908 	mul.w	r9, r3, r8
 8006e4a:	ea6f 0909 	mvn.w	r9, r9
 8006e4e:	4630      	mov	r0, r6
 8006e50:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8006e54:	f1bc 0f09 	cmp.w	ip, #9
 8006e58:	d810      	bhi.n	8006e7c <_strtoul_l.isra.0+0x94>
 8006e5a:	4664      	mov	r4, ip
 8006e5c:	42a3      	cmp	r3, r4
 8006e5e:	dd1e      	ble.n	8006e9e <_strtoul_l.isra.0+0xb6>
 8006e60:	f1b6 3fff 	cmp.w	r6, #4294967295
 8006e64:	d007      	beq.n	8006e76 <_strtoul_l.isra.0+0x8e>
 8006e66:	4580      	cmp	r8, r0
 8006e68:	d316      	bcc.n	8006e98 <_strtoul_l.isra.0+0xb0>
 8006e6a:	d101      	bne.n	8006e70 <_strtoul_l.isra.0+0x88>
 8006e6c:	45a1      	cmp	r9, r4
 8006e6e:	db13      	blt.n	8006e98 <_strtoul_l.isra.0+0xb0>
 8006e70:	fb00 4003 	mla	r0, r0, r3, r4
 8006e74:	2601      	movs	r6, #1
 8006e76:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e7a:	e7e9      	b.n	8006e50 <_strtoul_l.isra.0+0x68>
 8006e7c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8006e80:	f1bc 0f19 	cmp.w	ip, #25
 8006e84:	d801      	bhi.n	8006e8a <_strtoul_l.isra.0+0xa2>
 8006e86:	3c37      	subs	r4, #55	@ 0x37
 8006e88:	e7e8      	b.n	8006e5c <_strtoul_l.isra.0+0x74>
 8006e8a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8006e8e:	f1bc 0f19 	cmp.w	ip, #25
 8006e92:	d804      	bhi.n	8006e9e <_strtoul_l.isra.0+0xb6>
 8006e94:	3c57      	subs	r4, #87	@ 0x57
 8006e96:	e7e1      	b.n	8006e5c <_strtoul_l.isra.0+0x74>
 8006e98:	f04f 36ff 	mov.w	r6, #4294967295
 8006e9c:	e7eb      	b.n	8006e76 <_strtoul_l.isra.0+0x8e>
 8006e9e:	1c73      	adds	r3, r6, #1
 8006ea0:	d106      	bne.n	8006eb0 <_strtoul_l.isra.0+0xc8>
 8006ea2:	2322      	movs	r3, #34	@ 0x22
 8006ea4:	f8ce 3000 	str.w	r3, [lr]
 8006ea8:	4630      	mov	r0, r6
 8006eaa:	b932      	cbnz	r2, 8006eba <_strtoul_l.isra.0+0xd2>
 8006eac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006eb0:	b107      	cbz	r7, 8006eb4 <_strtoul_l.isra.0+0xcc>
 8006eb2:	4240      	negs	r0, r0
 8006eb4:	2a00      	cmp	r2, #0
 8006eb6:	d0f9      	beq.n	8006eac <_strtoul_l.isra.0+0xc4>
 8006eb8:	b106      	cbz	r6, 8006ebc <_strtoul_l.isra.0+0xd4>
 8006eba:	1e69      	subs	r1, r5, #1
 8006ebc:	6011      	str	r1, [r2, #0]
 8006ebe:	e7f5      	b.n	8006eac <_strtoul_l.isra.0+0xc4>
 8006ec0:	080091d9 	.word	0x080091d9

08006ec4 <_strtoul_r>:
 8006ec4:	f7ff bf90 	b.w	8006de8 <_strtoul_l.isra.0>

08006ec8 <strtoul>:
 8006ec8:	4613      	mov	r3, r2
 8006eca:	460a      	mov	r2, r1
 8006ecc:	4601      	mov	r1, r0
 8006ece:	4802      	ldr	r0, [pc, #8]	@ (8006ed8 <strtoul+0x10>)
 8006ed0:	6800      	ldr	r0, [r0, #0]
 8006ed2:	f7ff bf89 	b.w	8006de8 <_strtoul_l.isra.0>
 8006ed6:	bf00      	nop
 8006ed8:	20000140 	.word	0x20000140

08006edc <__ssputs_r>:
 8006edc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ee0:	688e      	ldr	r6, [r1, #8]
 8006ee2:	461f      	mov	r7, r3
 8006ee4:	42be      	cmp	r6, r7
 8006ee6:	680b      	ldr	r3, [r1, #0]
 8006ee8:	4682      	mov	sl, r0
 8006eea:	460c      	mov	r4, r1
 8006eec:	4690      	mov	r8, r2
 8006eee:	d82d      	bhi.n	8006f4c <__ssputs_r+0x70>
 8006ef0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006ef4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006ef8:	d026      	beq.n	8006f48 <__ssputs_r+0x6c>
 8006efa:	6965      	ldr	r5, [r4, #20]
 8006efc:	6909      	ldr	r1, [r1, #16]
 8006efe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f02:	eba3 0901 	sub.w	r9, r3, r1
 8006f06:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f0a:	1c7b      	adds	r3, r7, #1
 8006f0c:	444b      	add	r3, r9
 8006f0e:	106d      	asrs	r5, r5, #1
 8006f10:	429d      	cmp	r5, r3
 8006f12:	bf38      	it	cc
 8006f14:	461d      	movcc	r5, r3
 8006f16:	0553      	lsls	r3, r2, #21
 8006f18:	d527      	bpl.n	8006f6a <__ssputs_r+0x8e>
 8006f1a:	4629      	mov	r1, r5
 8006f1c:	f7ff fed8 	bl	8006cd0 <_malloc_r>
 8006f20:	4606      	mov	r6, r0
 8006f22:	b360      	cbz	r0, 8006f7e <__ssputs_r+0xa2>
 8006f24:	6921      	ldr	r1, [r4, #16]
 8006f26:	464a      	mov	r2, r9
 8006f28:	f7ff fde5 	bl	8006af6 <memcpy>
 8006f2c:	89a3      	ldrh	r3, [r4, #12]
 8006f2e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006f32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f36:	81a3      	strh	r3, [r4, #12]
 8006f38:	6126      	str	r6, [r4, #16]
 8006f3a:	6165      	str	r5, [r4, #20]
 8006f3c:	444e      	add	r6, r9
 8006f3e:	eba5 0509 	sub.w	r5, r5, r9
 8006f42:	6026      	str	r6, [r4, #0]
 8006f44:	60a5      	str	r5, [r4, #8]
 8006f46:	463e      	mov	r6, r7
 8006f48:	42be      	cmp	r6, r7
 8006f4a:	d900      	bls.n	8006f4e <__ssputs_r+0x72>
 8006f4c:	463e      	mov	r6, r7
 8006f4e:	6820      	ldr	r0, [r4, #0]
 8006f50:	4632      	mov	r2, r6
 8006f52:	4641      	mov	r1, r8
 8006f54:	f000 fef5 	bl	8007d42 <memmove>
 8006f58:	68a3      	ldr	r3, [r4, #8]
 8006f5a:	1b9b      	subs	r3, r3, r6
 8006f5c:	60a3      	str	r3, [r4, #8]
 8006f5e:	6823      	ldr	r3, [r4, #0]
 8006f60:	4433      	add	r3, r6
 8006f62:	6023      	str	r3, [r4, #0]
 8006f64:	2000      	movs	r0, #0
 8006f66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f6a:	462a      	mov	r2, r5
 8006f6c:	f000 ffd2 	bl	8007f14 <_realloc_r>
 8006f70:	4606      	mov	r6, r0
 8006f72:	2800      	cmp	r0, #0
 8006f74:	d1e0      	bne.n	8006f38 <__ssputs_r+0x5c>
 8006f76:	6921      	ldr	r1, [r4, #16]
 8006f78:	4650      	mov	r0, sl
 8006f7a:	f7ff fde9 	bl	8006b50 <_free_r>
 8006f7e:	230c      	movs	r3, #12
 8006f80:	f8ca 3000 	str.w	r3, [sl]
 8006f84:	89a3      	ldrh	r3, [r4, #12]
 8006f86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f8a:	81a3      	strh	r3, [r4, #12]
 8006f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f90:	e7e9      	b.n	8006f66 <__ssputs_r+0x8a>
	...

08006f94 <_svfiprintf_r>:
 8006f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f98:	4698      	mov	r8, r3
 8006f9a:	898b      	ldrh	r3, [r1, #12]
 8006f9c:	061b      	lsls	r3, r3, #24
 8006f9e:	b09d      	sub	sp, #116	@ 0x74
 8006fa0:	4607      	mov	r7, r0
 8006fa2:	460d      	mov	r5, r1
 8006fa4:	4614      	mov	r4, r2
 8006fa6:	d510      	bpl.n	8006fca <_svfiprintf_r+0x36>
 8006fa8:	690b      	ldr	r3, [r1, #16]
 8006faa:	b973      	cbnz	r3, 8006fca <_svfiprintf_r+0x36>
 8006fac:	2140      	movs	r1, #64	@ 0x40
 8006fae:	f7ff fe8f 	bl	8006cd0 <_malloc_r>
 8006fb2:	6028      	str	r0, [r5, #0]
 8006fb4:	6128      	str	r0, [r5, #16]
 8006fb6:	b930      	cbnz	r0, 8006fc6 <_svfiprintf_r+0x32>
 8006fb8:	230c      	movs	r3, #12
 8006fba:	603b      	str	r3, [r7, #0]
 8006fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8006fc0:	b01d      	add	sp, #116	@ 0x74
 8006fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc6:	2340      	movs	r3, #64	@ 0x40
 8006fc8:	616b      	str	r3, [r5, #20]
 8006fca:	2300      	movs	r3, #0
 8006fcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fce:	2320      	movs	r3, #32
 8006fd0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006fd4:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fd8:	2330      	movs	r3, #48	@ 0x30
 8006fda:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007178 <_svfiprintf_r+0x1e4>
 8006fde:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006fe2:	f04f 0901 	mov.w	r9, #1
 8006fe6:	4623      	mov	r3, r4
 8006fe8:	469a      	mov	sl, r3
 8006fea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fee:	b10a      	cbz	r2, 8006ff4 <_svfiprintf_r+0x60>
 8006ff0:	2a25      	cmp	r2, #37	@ 0x25
 8006ff2:	d1f9      	bne.n	8006fe8 <_svfiprintf_r+0x54>
 8006ff4:	ebba 0b04 	subs.w	fp, sl, r4
 8006ff8:	d00b      	beq.n	8007012 <_svfiprintf_r+0x7e>
 8006ffa:	465b      	mov	r3, fp
 8006ffc:	4622      	mov	r2, r4
 8006ffe:	4629      	mov	r1, r5
 8007000:	4638      	mov	r0, r7
 8007002:	f7ff ff6b 	bl	8006edc <__ssputs_r>
 8007006:	3001      	adds	r0, #1
 8007008:	f000 80a7 	beq.w	800715a <_svfiprintf_r+0x1c6>
 800700c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800700e:	445a      	add	r2, fp
 8007010:	9209      	str	r2, [sp, #36]	@ 0x24
 8007012:	f89a 3000 	ldrb.w	r3, [sl]
 8007016:	2b00      	cmp	r3, #0
 8007018:	f000 809f 	beq.w	800715a <_svfiprintf_r+0x1c6>
 800701c:	2300      	movs	r3, #0
 800701e:	f04f 32ff 	mov.w	r2, #4294967295
 8007022:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007026:	f10a 0a01 	add.w	sl, sl, #1
 800702a:	9304      	str	r3, [sp, #16]
 800702c:	9307      	str	r3, [sp, #28]
 800702e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007032:	931a      	str	r3, [sp, #104]	@ 0x68
 8007034:	4654      	mov	r4, sl
 8007036:	2205      	movs	r2, #5
 8007038:	f814 1b01 	ldrb.w	r1, [r4], #1
 800703c:	484e      	ldr	r0, [pc, #312]	@ (8007178 <_svfiprintf_r+0x1e4>)
 800703e:	f7f9 f8e7 	bl	8000210 <memchr>
 8007042:	9a04      	ldr	r2, [sp, #16]
 8007044:	b9d8      	cbnz	r0, 800707e <_svfiprintf_r+0xea>
 8007046:	06d0      	lsls	r0, r2, #27
 8007048:	bf44      	itt	mi
 800704a:	2320      	movmi	r3, #32
 800704c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007050:	0711      	lsls	r1, r2, #28
 8007052:	bf44      	itt	mi
 8007054:	232b      	movmi	r3, #43	@ 0x2b
 8007056:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800705a:	f89a 3000 	ldrb.w	r3, [sl]
 800705e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007060:	d015      	beq.n	800708e <_svfiprintf_r+0xfa>
 8007062:	9a07      	ldr	r2, [sp, #28]
 8007064:	4654      	mov	r4, sl
 8007066:	2000      	movs	r0, #0
 8007068:	f04f 0c0a 	mov.w	ip, #10
 800706c:	4621      	mov	r1, r4
 800706e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007072:	3b30      	subs	r3, #48	@ 0x30
 8007074:	2b09      	cmp	r3, #9
 8007076:	d94b      	bls.n	8007110 <_svfiprintf_r+0x17c>
 8007078:	b1b0      	cbz	r0, 80070a8 <_svfiprintf_r+0x114>
 800707a:	9207      	str	r2, [sp, #28]
 800707c:	e014      	b.n	80070a8 <_svfiprintf_r+0x114>
 800707e:	eba0 0308 	sub.w	r3, r0, r8
 8007082:	fa09 f303 	lsl.w	r3, r9, r3
 8007086:	4313      	orrs	r3, r2
 8007088:	9304      	str	r3, [sp, #16]
 800708a:	46a2      	mov	sl, r4
 800708c:	e7d2      	b.n	8007034 <_svfiprintf_r+0xa0>
 800708e:	9b03      	ldr	r3, [sp, #12]
 8007090:	1d19      	adds	r1, r3, #4
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	9103      	str	r1, [sp, #12]
 8007096:	2b00      	cmp	r3, #0
 8007098:	bfbb      	ittet	lt
 800709a:	425b      	neglt	r3, r3
 800709c:	f042 0202 	orrlt.w	r2, r2, #2
 80070a0:	9307      	strge	r3, [sp, #28]
 80070a2:	9307      	strlt	r3, [sp, #28]
 80070a4:	bfb8      	it	lt
 80070a6:	9204      	strlt	r2, [sp, #16]
 80070a8:	7823      	ldrb	r3, [r4, #0]
 80070aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80070ac:	d10a      	bne.n	80070c4 <_svfiprintf_r+0x130>
 80070ae:	7863      	ldrb	r3, [r4, #1]
 80070b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80070b2:	d132      	bne.n	800711a <_svfiprintf_r+0x186>
 80070b4:	9b03      	ldr	r3, [sp, #12]
 80070b6:	1d1a      	adds	r2, r3, #4
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	9203      	str	r2, [sp, #12]
 80070bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80070c0:	3402      	adds	r4, #2
 80070c2:	9305      	str	r3, [sp, #20]
 80070c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007188 <_svfiprintf_r+0x1f4>
 80070c8:	7821      	ldrb	r1, [r4, #0]
 80070ca:	2203      	movs	r2, #3
 80070cc:	4650      	mov	r0, sl
 80070ce:	f7f9 f89f 	bl	8000210 <memchr>
 80070d2:	b138      	cbz	r0, 80070e4 <_svfiprintf_r+0x150>
 80070d4:	9b04      	ldr	r3, [sp, #16]
 80070d6:	eba0 000a 	sub.w	r0, r0, sl
 80070da:	2240      	movs	r2, #64	@ 0x40
 80070dc:	4082      	lsls	r2, r0
 80070de:	4313      	orrs	r3, r2
 80070e0:	3401      	adds	r4, #1
 80070e2:	9304      	str	r3, [sp, #16]
 80070e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070e8:	4824      	ldr	r0, [pc, #144]	@ (800717c <_svfiprintf_r+0x1e8>)
 80070ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80070ee:	2206      	movs	r2, #6
 80070f0:	f7f9 f88e 	bl	8000210 <memchr>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	d036      	beq.n	8007166 <_svfiprintf_r+0x1d2>
 80070f8:	4b21      	ldr	r3, [pc, #132]	@ (8007180 <_svfiprintf_r+0x1ec>)
 80070fa:	bb1b      	cbnz	r3, 8007144 <_svfiprintf_r+0x1b0>
 80070fc:	9b03      	ldr	r3, [sp, #12]
 80070fe:	3307      	adds	r3, #7
 8007100:	f023 0307 	bic.w	r3, r3, #7
 8007104:	3308      	adds	r3, #8
 8007106:	9303      	str	r3, [sp, #12]
 8007108:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800710a:	4433      	add	r3, r6
 800710c:	9309      	str	r3, [sp, #36]	@ 0x24
 800710e:	e76a      	b.n	8006fe6 <_svfiprintf_r+0x52>
 8007110:	fb0c 3202 	mla	r2, ip, r2, r3
 8007114:	460c      	mov	r4, r1
 8007116:	2001      	movs	r0, #1
 8007118:	e7a8      	b.n	800706c <_svfiprintf_r+0xd8>
 800711a:	2300      	movs	r3, #0
 800711c:	3401      	adds	r4, #1
 800711e:	9305      	str	r3, [sp, #20]
 8007120:	4619      	mov	r1, r3
 8007122:	f04f 0c0a 	mov.w	ip, #10
 8007126:	4620      	mov	r0, r4
 8007128:	f810 2b01 	ldrb.w	r2, [r0], #1
 800712c:	3a30      	subs	r2, #48	@ 0x30
 800712e:	2a09      	cmp	r2, #9
 8007130:	d903      	bls.n	800713a <_svfiprintf_r+0x1a6>
 8007132:	2b00      	cmp	r3, #0
 8007134:	d0c6      	beq.n	80070c4 <_svfiprintf_r+0x130>
 8007136:	9105      	str	r1, [sp, #20]
 8007138:	e7c4      	b.n	80070c4 <_svfiprintf_r+0x130>
 800713a:	fb0c 2101 	mla	r1, ip, r1, r2
 800713e:	4604      	mov	r4, r0
 8007140:	2301      	movs	r3, #1
 8007142:	e7f0      	b.n	8007126 <_svfiprintf_r+0x192>
 8007144:	ab03      	add	r3, sp, #12
 8007146:	9300      	str	r3, [sp, #0]
 8007148:	462a      	mov	r2, r5
 800714a:	4b0e      	ldr	r3, [pc, #56]	@ (8007184 <_svfiprintf_r+0x1f0>)
 800714c:	a904      	add	r1, sp, #16
 800714e:	4638      	mov	r0, r7
 8007150:	f3af 8000 	nop.w
 8007154:	1c42      	adds	r2, r0, #1
 8007156:	4606      	mov	r6, r0
 8007158:	d1d6      	bne.n	8007108 <_svfiprintf_r+0x174>
 800715a:	89ab      	ldrh	r3, [r5, #12]
 800715c:	065b      	lsls	r3, r3, #25
 800715e:	f53f af2d 	bmi.w	8006fbc <_svfiprintf_r+0x28>
 8007162:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007164:	e72c      	b.n	8006fc0 <_svfiprintf_r+0x2c>
 8007166:	ab03      	add	r3, sp, #12
 8007168:	9300      	str	r3, [sp, #0]
 800716a:	462a      	mov	r2, r5
 800716c:	4b05      	ldr	r3, [pc, #20]	@ (8007184 <_svfiprintf_r+0x1f0>)
 800716e:	a904      	add	r1, sp, #16
 8007170:	4638      	mov	r0, r7
 8007172:	f000 fa49 	bl	8007608 <_printf_i>
 8007176:	e7ed      	b.n	8007154 <_svfiprintf_r+0x1c0>
 8007178:	080093d3 	.word	0x080093d3
 800717c:	080093dd 	.word	0x080093dd
 8007180:	00000000 	.word	0x00000000
 8007184:	08006edd 	.word	0x08006edd
 8007188:	080093d9 	.word	0x080093d9

0800718c <_sungetc_r>:
 800718c:	b538      	push	{r3, r4, r5, lr}
 800718e:	1c4b      	adds	r3, r1, #1
 8007190:	4614      	mov	r4, r2
 8007192:	d103      	bne.n	800719c <_sungetc_r+0x10>
 8007194:	f04f 35ff 	mov.w	r5, #4294967295
 8007198:	4628      	mov	r0, r5
 800719a:	bd38      	pop	{r3, r4, r5, pc}
 800719c:	8993      	ldrh	r3, [r2, #12]
 800719e:	f023 0320 	bic.w	r3, r3, #32
 80071a2:	8193      	strh	r3, [r2, #12]
 80071a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80071a6:	6852      	ldr	r2, [r2, #4]
 80071a8:	b2cd      	uxtb	r5, r1
 80071aa:	b18b      	cbz	r3, 80071d0 <_sungetc_r+0x44>
 80071ac:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80071ae:	4293      	cmp	r3, r2
 80071b0:	dd08      	ble.n	80071c4 <_sungetc_r+0x38>
 80071b2:	6823      	ldr	r3, [r4, #0]
 80071b4:	1e5a      	subs	r2, r3, #1
 80071b6:	6022      	str	r2, [r4, #0]
 80071b8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80071bc:	6863      	ldr	r3, [r4, #4]
 80071be:	3301      	adds	r3, #1
 80071c0:	6063      	str	r3, [r4, #4]
 80071c2:	e7e9      	b.n	8007198 <_sungetc_r+0xc>
 80071c4:	4621      	mov	r1, r4
 80071c6:	f000 fd82 	bl	8007cce <__submore>
 80071ca:	2800      	cmp	r0, #0
 80071cc:	d0f1      	beq.n	80071b2 <_sungetc_r+0x26>
 80071ce:	e7e1      	b.n	8007194 <_sungetc_r+0x8>
 80071d0:	6921      	ldr	r1, [r4, #16]
 80071d2:	6823      	ldr	r3, [r4, #0]
 80071d4:	b151      	cbz	r1, 80071ec <_sungetc_r+0x60>
 80071d6:	4299      	cmp	r1, r3
 80071d8:	d208      	bcs.n	80071ec <_sungetc_r+0x60>
 80071da:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80071de:	42a9      	cmp	r1, r5
 80071e0:	d104      	bne.n	80071ec <_sungetc_r+0x60>
 80071e2:	3b01      	subs	r3, #1
 80071e4:	3201      	adds	r2, #1
 80071e6:	6023      	str	r3, [r4, #0]
 80071e8:	6062      	str	r2, [r4, #4]
 80071ea:	e7d5      	b.n	8007198 <_sungetc_r+0xc>
 80071ec:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80071f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80071f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80071f6:	2303      	movs	r3, #3
 80071f8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80071fa:	4623      	mov	r3, r4
 80071fc:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007200:	6023      	str	r3, [r4, #0]
 8007202:	2301      	movs	r3, #1
 8007204:	e7dc      	b.n	80071c0 <_sungetc_r+0x34>

08007206 <__ssrefill_r>:
 8007206:	b510      	push	{r4, lr}
 8007208:	460c      	mov	r4, r1
 800720a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800720c:	b169      	cbz	r1, 800722a <__ssrefill_r+0x24>
 800720e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007212:	4299      	cmp	r1, r3
 8007214:	d001      	beq.n	800721a <__ssrefill_r+0x14>
 8007216:	f7ff fc9b 	bl	8006b50 <_free_r>
 800721a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800721c:	6063      	str	r3, [r4, #4]
 800721e:	2000      	movs	r0, #0
 8007220:	6360      	str	r0, [r4, #52]	@ 0x34
 8007222:	b113      	cbz	r3, 800722a <__ssrefill_r+0x24>
 8007224:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007226:	6023      	str	r3, [r4, #0]
 8007228:	bd10      	pop	{r4, pc}
 800722a:	6923      	ldr	r3, [r4, #16]
 800722c:	6023      	str	r3, [r4, #0]
 800722e:	2300      	movs	r3, #0
 8007230:	6063      	str	r3, [r4, #4]
 8007232:	89a3      	ldrh	r3, [r4, #12]
 8007234:	f043 0320 	orr.w	r3, r3, #32
 8007238:	81a3      	strh	r3, [r4, #12]
 800723a:	f04f 30ff 	mov.w	r0, #4294967295
 800723e:	e7f3      	b.n	8007228 <__ssrefill_r+0x22>

08007240 <__ssvfiscanf_r>:
 8007240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007244:	460c      	mov	r4, r1
 8007246:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800724a:	2100      	movs	r1, #0
 800724c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8007250:	49a6      	ldr	r1, [pc, #664]	@ (80074ec <__ssvfiscanf_r+0x2ac>)
 8007252:	91a0      	str	r1, [sp, #640]	@ 0x280
 8007254:	f10d 0804 	add.w	r8, sp, #4
 8007258:	49a5      	ldr	r1, [pc, #660]	@ (80074f0 <__ssvfiscanf_r+0x2b0>)
 800725a:	4fa6      	ldr	r7, [pc, #664]	@ (80074f4 <__ssvfiscanf_r+0x2b4>)
 800725c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8007260:	4606      	mov	r6, r0
 8007262:	91a1      	str	r1, [sp, #644]	@ 0x284
 8007264:	9300      	str	r3, [sp, #0]
 8007266:	f892 9000 	ldrb.w	r9, [r2]
 800726a:	f1b9 0f00 	cmp.w	r9, #0
 800726e:	f000 8158 	beq.w	8007522 <__ssvfiscanf_r+0x2e2>
 8007272:	f817 3009 	ldrb.w	r3, [r7, r9]
 8007276:	f013 0308 	ands.w	r3, r3, #8
 800727a:	f102 0501 	add.w	r5, r2, #1
 800727e:	d019      	beq.n	80072b4 <__ssvfiscanf_r+0x74>
 8007280:	6863      	ldr	r3, [r4, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	dd0f      	ble.n	80072a6 <__ssvfiscanf_r+0x66>
 8007286:	6823      	ldr	r3, [r4, #0]
 8007288:	781a      	ldrb	r2, [r3, #0]
 800728a:	5cba      	ldrb	r2, [r7, r2]
 800728c:	0712      	lsls	r2, r2, #28
 800728e:	d401      	bmi.n	8007294 <__ssvfiscanf_r+0x54>
 8007290:	462a      	mov	r2, r5
 8007292:	e7e8      	b.n	8007266 <__ssvfiscanf_r+0x26>
 8007294:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007296:	3201      	adds	r2, #1
 8007298:	9245      	str	r2, [sp, #276]	@ 0x114
 800729a:	6862      	ldr	r2, [r4, #4]
 800729c:	3301      	adds	r3, #1
 800729e:	3a01      	subs	r2, #1
 80072a0:	6062      	str	r2, [r4, #4]
 80072a2:	6023      	str	r3, [r4, #0]
 80072a4:	e7ec      	b.n	8007280 <__ssvfiscanf_r+0x40>
 80072a6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80072a8:	4621      	mov	r1, r4
 80072aa:	4630      	mov	r0, r6
 80072ac:	4798      	blx	r3
 80072ae:	2800      	cmp	r0, #0
 80072b0:	d0e9      	beq.n	8007286 <__ssvfiscanf_r+0x46>
 80072b2:	e7ed      	b.n	8007290 <__ssvfiscanf_r+0x50>
 80072b4:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80072b8:	f040 8085 	bne.w	80073c6 <__ssvfiscanf_r+0x186>
 80072bc:	9341      	str	r3, [sp, #260]	@ 0x104
 80072be:	9343      	str	r3, [sp, #268]	@ 0x10c
 80072c0:	7853      	ldrb	r3, [r2, #1]
 80072c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80072c4:	bf02      	ittt	eq
 80072c6:	2310      	moveq	r3, #16
 80072c8:	1c95      	addeq	r5, r2, #2
 80072ca:	9341      	streq	r3, [sp, #260]	@ 0x104
 80072cc:	220a      	movs	r2, #10
 80072ce:	46aa      	mov	sl, r5
 80072d0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80072d4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80072d8:	2b09      	cmp	r3, #9
 80072da:	d91e      	bls.n	800731a <__ssvfiscanf_r+0xda>
 80072dc:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80074f8 <__ssvfiscanf_r+0x2b8>
 80072e0:	2203      	movs	r2, #3
 80072e2:	4658      	mov	r0, fp
 80072e4:	f7f8 ff94 	bl	8000210 <memchr>
 80072e8:	b138      	cbz	r0, 80072fa <__ssvfiscanf_r+0xba>
 80072ea:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80072ec:	eba0 000b 	sub.w	r0, r0, fp
 80072f0:	2301      	movs	r3, #1
 80072f2:	4083      	lsls	r3, r0
 80072f4:	4313      	orrs	r3, r2
 80072f6:	9341      	str	r3, [sp, #260]	@ 0x104
 80072f8:	4655      	mov	r5, sl
 80072fa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80072fe:	2b78      	cmp	r3, #120	@ 0x78
 8007300:	d806      	bhi.n	8007310 <__ssvfiscanf_r+0xd0>
 8007302:	2b57      	cmp	r3, #87	@ 0x57
 8007304:	d810      	bhi.n	8007328 <__ssvfiscanf_r+0xe8>
 8007306:	2b25      	cmp	r3, #37	@ 0x25
 8007308:	d05d      	beq.n	80073c6 <__ssvfiscanf_r+0x186>
 800730a:	d857      	bhi.n	80073bc <__ssvfiscanf_r+0x17c>
 800730c:	2b00      	cmp	r3, #0
 800730e:	d075      	beq.n	80073fc <__ssvfiscanf_r+0x1bc>
 8007310:	2303      	movs	r3, #3
 8007312:	9347      	str	r3, [sp, #284]	@ 0x11c
 8007314:	230a      	movs	r3, #10
 8007316:	9342      	str	r3, [sp, #264]	@ 0x108
 8007318:	e088      	b.n	800742c <__ssvfiscanf_r+0x1ec>
 800731a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800731c:	fb02 1103 	mla	r1, r2, r3, r1
 8007320:	3930      	subs	r1, #48	@ 0x30
 8007322:	9143      	str	r1, [sp, #268]	@ 0x10c
 8007324:	4655      	mov	r5, sl
 8007326:	e7d2      	b.n	80072ce <__ssvfiscanf_r+0x8e>
 8007328:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800732c:	2a20      	cmp	r2, #32
 800732e:	d8ef      	bhi.n	8007310 <__ssvfiscanf_r+0xd0>
 8007330:	a101      	add	r1, pc, #4	@ (adr r1, 8007338 <__ssvfiscanf_r+0xf8>)
 8007332:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007336:	bf00      	nop
 8007338:	0800740b 	.word	0x0800740b
 800733c:	08007311 	.word	0x08007311
 8007340:	08007311 	.word	0x08007311
 8007344:	08007465 	.word	0x08007465
 8007348:	08007311 	.word	0x08007311
 800734c:	08007311 	.word	0x08007311
 8007350:	08007311 	.word	0x08007311
 8007354:	08007311 	.word	0x08007311
 8007358:	08007311 	.word	0x08007311
 800735c:	08007311 	.word	0x08007311
 8007360:	08007311 	.word	0x08007311
 8007364:	0800747b 	.word	0x0800747b
 8007368:	08007461 	.word	0x08007461
 800736c:	080073c3 	.word	0x080073c3
 8007370:	080073c3 	.word	0x080073c3
 8007374:	080073c3 	.word	0x080073c3
 8007378:	08007311 	.word	0x08007311
 800737c:	0800741d 	.word	0x0800741d
 8007380:	08007311 	.word	0x08007311
 8007384:	08007311 	.word	0x08007311
 8007388:	08007311 	.word	0x08007311
 800738c:	08007311 	.word	0x08007311
 8007390:	0800748b 	.word	0x0800748b
 8007394:	08007425 	.word	0x08007425
 8007398:	08007403 	.word	0x08007403
 800739c:	08007311 	.word	0x08007311
 80073a0:	08007311 	.word	0x08007311
 80073a4:	08007487 	.word	0x08007487
 80073a8:	08007311 	.word	0x08007311
 80073ac:	08007461 	.word	0x08007461
 80073b0:	08007311 	.word	0x08007311
 80073b4:	08007311 	.word	0x08007311
 80073b8:	0800740b 	.word	0x0800740b
 80073bc:	3b45      	subs	r3, #69	@ 0x45
 80073be:	2b02      	cmp	r3, #2
 80073c0:	d8a6      	bhi.n	8007310 <__ssvfiscanf_r+0xd0>
 80073c2:	2305      	movs	r3, #5
 80073c4:	e031      	b.n	800742a <__ssvfiscanf_r+0x1ea>
 80073c6:	6863      	ldr	r3, [r4, #4]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	dd0d      	ble.n	80073e8 <__ssvfiscanf_r+0x1a8>
 80073cc:	6823      	ldr	r3, [r4, #0]
 80073ce:	781a      	ldrb	r2, [r3, #0]
 80073d0:	454a      	cmp	r2, r9
 80073d2:	f040 80a6 	bne.w	8007522 <__ssvfiscanf_r+0x2e2>
 80073d6:	3301      	adds	r3, #1
 80073d8:	6862      	ldr	r2, [r4, #4]
 80073da:	6023      	str	r3, [r4, #0]
 80073dc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80073de:	3a01      	subs	r2, #1
 80073e0:	3301      	adds	r3, #1
 80073e2:	6062      	str	r2, [r4, #4]
 80073e4:	9345      	str	r3, [sp, #276]	@ 0x114
 80073e6:	e753      	b.n	8007290 <__ssvfiscanf_r+0x50>
 80073e8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80073ea:	4621      	mov	r1, r4
 80073ec:	4630      	mov	r0, r6
 80073ee:	4798      	blx	r3
 80073f0:	2800      	cmp	r0, #0
 80073f2:	d0eb      	beq.n	80073cc <__ssvfiscanf_r+0x18c>
 80073f4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80073f6:	2800      	cmp	r0, #0
 80073f8:	f040 808b 	bne.w	8007512 <__ssvfiscanf_r+0x2d2>
 80073fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007400:	e08b      	b.n	800751a <__ssvfiscanf_r+0x2da>
 8007402:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007404:	f042 0220 	orr.w	r2, r2, #32
 8007408:	9241      	str	r2, [sp, #260]	@ 0x104
 800740a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800740c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007410:	9241      	str	r2, [sp, #260]	@ 0x104
 8007412:	2210      	movs	r2, #16
 8007414:	2b6e      	cmp	r3, #110	@ 0x6e
 8007416:	9242      	str	r2, [sp, #264]	@ 0x108
 8007418:	d902      	bls.n	8007420 <__ssvfiscanf_r+0x1e0>
 800741a:	e005      	b.n	8007428 <__ssvfiscanf_r+0x1e8>
 800741c:	2300      	movs	r3, #0
 800741e:	9342      	str	r3, [sp, #264]	@ 0x108
 8007420:	2303      	movs	r3, #3
 8007422:	e002      	b.n	800742a <__ssvfiscanf_r+0x1ea>
 8007424:	2308      	movs	r3, #8
 8007426:	9342      	str	r3, [sp, #264]	@ 0x108
 8007428:	2304      	movs	r3, #4
 800742a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800742c:	6863      	ldr	r3, [r4, #4]
 800742e:	2b00      	cmp	r3, #0
 8007430:	dd39      	ble.n	80074a6 <__ssvfiscanf_r+0x266>
 8007432:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007434:	0659      	lsls	r1, r3, #25
 8007436:	d404      	bmi.n	8007442 <__ssvfiscanf_r+0x202>
 8007438:	6823      	ldr	r3, [r4, #0]
 800743a:	781a      	ldrb	r2, [r3, #0]
 800743c:	5cba      	ldrb	r2, [r7, r2]
 800743e:	0712      	lsls	r2, r2, #28
 8007440:	d438      	bmi.n	80074b4 <__ssvfiscanf_r+0x274>
 8007442:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8007444:	2b02      	cmp	r3, #2
 8007446:	dc47      	bgt.n	80074d8 <__ssvfiscanf_r+0x298>
 8007448:	466b      	mov	r3, sp
 800744a:	4622      	mov	r2, r4
 800744c:	a941      	add	r1, sp, #260	@ 0x104
 800744e:	4630      	mov	r0, r6
 8007450:	f000 f9f8 	bl	8007844 <_scanf_chars>
 8007454:	2801      	cmp	r0, #1
 8007456:	d064      	beq.n	8007522 <__ssvfiscanf_r+0x2e2>
 8007458:	2802      	cmp	r0, #2
 800745a:	f47f af19 	bne.w	8007290 <__ssvfiscanf_r+0x50>
 800745e:	e7c9      	b.n	80073f4 <__ssvfiscanf_r+0x1b4>
 8007460:	220a      	movs	r2, #10
 8007462:	e7d7      	b.n	8007414 <__ssvfiscanf_r+0x1d4>
 8007464:	4629      	mov	r1, r5
 8007466:	4640      	mov	r0, r8
 8007468:	f000 fbf8 	bl	8007c5c <__sccl>
 800746c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800746e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007472:	9341      	str	r3, [sp, #260]	@ 0x104
 8007474:	4605      	mov	r5, r0
 8007476:	2301      	movs	r3, #1
 8007478:	e7d7      	b.n	800742a <__ssvfiscanf_r+0x1ea>
 800747a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800747c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007480:	9341      	str	r3, [sp, #260]	@ 0x104
 8007482:	2300      	movs	r3, #0
 8007484:	e7d1      	b.n	800742a <__ssvfiscanf_r+0x1ea>
 8007486:	2302      	movs	r3, #2
 8007488:	e7cf      	b.n	800742a <__ssvfiscanf_r+0x1ea>
 800748a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800748c:	06c3      	lsls	r3, r0, #27
 800748e:	f53f aeff 	bmi.w	8007290 <__ssvfiscanf_r+0x50>
 8007492:	9b00      	ldr	r3, [sp, #0]
 8007494:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007496:	1d19      	adds	r1, r3, #4
 8007498:	9100      	str	r1, [sp, #0]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	07c0      	lsls	r0, r0, #31
 800749e:	bf4c      	ite	mi
 80074a0:	801a      	strhmi	r2, [r3, #0]
 80074a2:	601a      	strpl	r2, [r3, #0]
 80074a4:	e6f4      	b.n	8007290 <__ssvfiscanf_r+0x50>
 80074a6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80074a8:	4621      	mov	r1, r4
 80074aa:	4630      	mov	r0, r6
 80074ac:	4798      	blx	r3
 80074ae:	2800      	cmp	r0, #0
 80074b0:	d0bf      	beq.n	8007432 <__ssvfiscanf_r+0x1f2>
 80074b2:	e79f      	b.n	80073f4 <__ssvfiscanf_r+0x1b4>
 80074b4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80074b6:	3201      	adds	r2, #1
 80074b8:	9245      	str	r2, [sp, #276]	@ 0x114
 80074ba:	6862      	ldr	r2, [r4, #4]
 80074bc:	3a01      	subs	r2, #1
 80074be:	2a00      	cmp	r2, #0
 80074c0:	6062      	str	r2, [r4, #4]
 80074c2:	dd02      	ble.n	80074ca <__ssvfiscanf_r+0x28a>
 80074c4:	3301      	adds	r3, #1
 80074c6:	6023      	str	r3, [r4, #0]
 80074c8:	e7b6      	b.n	8007438 <__ssvfiscanf_r+0x1f8>
 80074ca:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80074cc:	4621      	mov	r1, r4
 80074ce:	4630      	mov	r0, r6
 80074d0:	4798      	blx	r3
 80074d2:	2800      	cmp	r0, #0
 80074d4:	d0b0      	beq.n	8007438 <__ssvfiscanf_r+0x1f8>
 80074d6:	e78d      	b.n	80073f4 <__ssvfiscanf_r+0x1b4>
 80074d8:	2b04      	cmp	r3, #4
 80074da:	dc0f      	bgt.n	80074fc <__ssvfiscanf_r+0x2bc>
 80074dc:	466b      	mov	r3, sp
 80074de:	4622      	mov	r2, r4
 80074e0:	a941      	add	r1, sp, #260	@ 0x104
 80074e2:	4630      	mov	r0, r6
 80074e4:	f000 fa08 	bl	80078f8 <_scanf_i>
 80074e8:	e7b4      	b.n	8007454 <__ssvfiscanf_r+0x214>
 80074ea:	bf00      	nop
 80074ec:	0800718d 	.word	0x0800718d
 80074f0:	08007207 	.word	0x08007207
 80074f4:	080091d9 	.word	0x080091d9
 80074f8:	080093d9 	.word	0x080093d9
 80074fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007528 <__ssvfiscanf_r+0x2e8>)
 80074fe:	2b00      	cmp	r3, #0
 8007500:	f43f aec6 	beq.w	8007290 <__ssvfiscanf_r+0x50>
 8007504:	466b      	mov	r3, sp
 8007506:	4622      	mov	r2, r4
 8007508:	a941      	add	r1, sp, #260	@ 0x104
 800750a:	4630      	mov	r0, r6
 800750c:	f3af 8000 	nop.w
 8007510:	e7a0      	b.n	8007454 <__ssvfiscanf_r+0x214>
 8007512:	89a3      	ldrh	r3, [r4, #12]
 8007514:	065b      	lsls	r3, r3, #25
 8007516:	f53f af71 	bmi.w	80073fc <__ssvfiscanf_r+0x1bc>
 800751a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800751e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007522:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8007524:	e7f9      	b.n	800751a <__ssvfiscanf_r+0x2da>
 8007526:	bf00      	nop
 8007528:	00000000 	.word	0x00000000

0800752c <_printf_common>:
 800752c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007530:	4616      	mov	r6, r2
 8007532:	4698      	mov	r8, r3
 8007534:	688a      	ldr	r2, [r1, #8]
 8007536:	690b      	ldr	r3, [r1, #16]
 8007538:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800753c:	4293      	cmp	r3, r2
 800753e:	bfb8      	it	lt
 8007540:	4613      	movlt	r3, r2
 8007542:	6033      	str	r3, [r6, #0]
 8007544:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007548:	4607      	mov	r7, r0
 800754a:	460c      	mov	r4, r1
 800754c:	b10a      	cbz	r2, 8007552 <_printf_common+0x26>
 800754e:	3301      	adds	r3, #1
 8007550:	6033      	str	r3, [r6, #0]
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	0699      	lsls	r1, r3, #26
 8007556:	bf42      	ittt	mi
 8007558:	6833      	ldrmi	r3, [r6, #0]
 800755a:	3302      	addmi	r3, #2
 800755c:	6033      	strmi	r3, [r6, #0]
 800755e:	6825      	ldr	r5, [r4, #0]
 8007560:	f015 0506 	ands.w	r5, r5, #6
 8007564:	d106      	bne.n	8007574 <_printf_common+0x48>
 8007566:	f104 0a19 	add.w	sl, r4, #25
 800756a:	68e3      	ldr	r3, [r4, #12]
 800756c:	6832      	ldr	r2, [r6, #0]
 800756e:	1a9b      	subs	r3, r3, r2
 8007570:	42ab      	cmp	r3, r5
 8007572:	dc26      	bgt.n	80075c2 <_printf_common+0x96>
 8007574:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007578:	6822      	ldr	r2, [r4, #0]
 800757a:	3b00      	subs	r3, #0
 800757c:	bf18      	it	ne
 800757e:	2301      	movne	r3, #1
 8007580:	0692      	lsls	r2, r2, #26
 8007582:	d42b      	bmi.n	80075dc <_printf_common+0xb0>
 8007584:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007588:	4641      	mov	r1, r8
 800758a:	4638      	mov	r0, r7
 800758c:	47c8      	blx	r9
 800758e:	3001      	adds	r0, #1
 8007590:	d01e      	beq.n	80075d0 <_printf_common+0xa4>
 8007592:	6823      	ldr	r3, [r4, #0]
 8007594:	6922      	ldr	r2, [r4, #16]
 8007596:	f003 0306 	and.w	r3, r3, #6
 800759a:	2b04      	cmp	r3, #4
 800759c:	bf02      	ittt	eq
 800759e:	68e5      	ldreq	r5, [r4, #12]
 80075a0:	6833      	ldreq	r3, [r6, #0]
 80075a2:	1aed      	subeq	r5, r5, r3
 80075a4:	68a3      	ldr	r3, [r4, #8]
 80075a6:	bf0c      	ite	eq
 80075a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075ac:	2500      	movne	r5, #0
 80075ae:	4293      	cmp	r3, r2
 80075b0:	bfc4      	itt	gt
 80075b2:	1a9b      	subgt	r3, r3, r2
 80075b4:	18ed      	addgt	r5, r5, r3
 80075b6:	2600      	movs	r6, #0
 80075b8:	341a      	adds	r4, #26
 80075ba:	42b5      	cmp	r5, r6
 80075bc:	d11a      	bne.n	80075f4 <_printf_common+0xc8>
 80075be:	2000      	movs	r0, #0
 80075c0:	e008      	b.n	80075d4 <_printf_common+0xa8>
 80075c2:	2301      	movs	r3, #1
 80075c4:	4652      	mov	r2, sl
 80075c6:	4641      	mov	r1, r8
 80075c8:	4638      	mov	r0, r7
 80075ca:	47c8      	blx	r9
 80075cc:	3001      	adds	r0, #1
 80075ce:	d103      	bne.n	80075d8 <_printf_common+0xac>
 80075d0:	f04f 30ff 	mov.w	r0, #4294967295
 80075d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075d8:	3501      	adds	r5, #1
 80075da:	e7c6      	b.n	800756a <_printf_common+0x3e>
 80075dc:	18e1      	adds	r1, r4, r3
 80075de:	1c5a      	adds	r2, r3, #1
 80075e0:	2030      	movs	r0, #48	@ 0x30
 80075e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80075e6:	4422      	add	r2, r4
 80075e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80075ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80075f0:	3302      	adds	r3, #2
 80075f2:	e7c7      	b.n	8007584 <_printf_common+0x58>
 80075f4:	2301      	movs	r3, #1
 80075f6:	4622      	mov	r2, r4
 80075f8:	4641      	mov	r1, r8
 80075fa:	4638      	mov	r0, r7
 80075fc:	47c8      	blx	r9
 80075fe:	3001      	adds	r0, #1
 8007600:	d0e6      	beq.n	80075d0 <_printf_common+0xa4>
 8007602:	3601      	adds	r6, #1
 8007604:	e7d9      	b.n	80075ba <_printf_common+0x8e>
	...

08007608 <_printf_i>:
 8007608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800760c:	7e0f      	ldrb	r7, [r1, #24]
 800760e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007610:	2f78      	cmp	r7, #120	@ 0x78
 8007612:	4691      	mov	r9, r2
 8007614:	4680      	mov	r8, r0
 8007616:	460c      	mov	r4, r1
 8007618:	469a      	mov	sl, r3
 800761a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800761e:	d807      	bhi.n	8007630 <_printf_i+0x28>
 8007620:	2f62      	cmp	r7, #98	@ 0x62
 8007622:	d80a      	bhi.n	800763a <_printf_i+0x32>
 8007624:	2f00      	cmp	r7, #0
 8007626:	f000 80d1 	beq.w	80077cc <_printf_i+0x1c4>
 800762a:	2f58      	cmp	r7, #88	@ 0x58
 800762c:	f000 80b8 	beq.w	80077a0 <_printf_i+0x198>
 8007630:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007634:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007638:	e03a      	b.n	80076b0 <_printf_i+0xa8>
 800763a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800763e:	2b15      	cmp	r3, #21
 8007640:	d8f6      	bhi.n	8007630 <_printf_i+0x28>
 8007642:	a101      	add	r1, pc, #4	@ (adr r1, 8007648 <_printf_i+0x40>)
 8007644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007648:	080076a1 	.word	0x080076a1
 800764c:	080076b5 	.word	0x080076b5
 8007650:	08007631 	.word	0x08007631
 8007654:	08007631 	.word	0x08007631
 8007658:	08007631 	.word	0x08007631
 800765c:	08007631 	.word	0x08007631
 8007660:	080076b5 	.word	0x080076b5
 8007664:	08007631 	.word	0x08007631
 8007668:	08007631 	.word	0x08007631
 800766c:	08007631 	.word	0x08007631
 8007670:	08007631 	.word	0x08007631
 8007674:	080077b3 	.word	0x080077b3
 8007678:	080076df 	.word	0x080076df
 800767c:	0800776d 	.word	0x0800776d
 8007680:	08007631 	.word	0x08007631
 8007684:	08007631 	.word	0x08007631
 8007688:	080077d5 	.word	0x080077d5
 800768c:	08007631 	.word	0x08007631
 8007690:	080076df 	.word	0x080076df
 8007694:	08007631 	.word	0x08007631
 8007698:	08007631 	.word	0x08007631
 800769c:	08007775 	.word	0x08007775
 80076a0:	6833      	ldr	r3, [r6, #0]
 80076a2:	1d1a      	adds	r2, r3, #4
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	6032      	str	r2, [r6, #0]
 80076a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80076b0:	2301      	movs	r3, #1
 80076b2:	e09c      	b.n	80077ee <_printf_i+0x1e6>
 80076b4:	6833      	ldr	r3, [r6, #0]
 80076b6:	6820      	ldr	r0, [r4, #0]
 80076b8:	1d19      	adds	r1, r3, #4
 80076ba:	6031      	str	r1, [r6, #0]
 80076bc:	0606      	lsls	r6, r0, #24
 80076be:	d501      	bpl.n	80076c4 <_printf_i+0xbc>
 80076c0:	681d      	ldr	r5, [r3, #0]
 80076c2:	e003      	b.n	80076cc <_printf_i+0xc4>
 80076c4:	0645      	lsls	r5, r0, #25
 80076c6:	d5fb      	bpl.n	80076c0 <_printf_i+0xb8>
 80076c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80076cc:	2d00      	cmp	r5, #0
 80076ce:	da03      	bge.n	80076d8 <_printf_i+0xd0>
 80076d0:	232d      	movs	r3, #45	@ 0x2d
 80076d2:	426d      	negs	r5, r5
 80076d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076d8:	4858      	ldr	r0, [pc, #352]	@ (800783c <_printf_i+0x234>)
 80076da:	230a      	movs	r3, #10
 80076dc:	e011      	b.n	8007702 <_printf_i+0xfa>
 80076de:	6821      	ldr	r1, [r4, #0]
 80076e0:	6833      	ldr	r3, [r6, #0]
 80076e2:	0608      	lsls	r0, r1, #24
 80076e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80076e8:	d402      	bmi.n	80076f0 <_printf_i+0xe8>
 80076ea:	0649      	lsls	r1, r1, #25
 80076ec:	bf48      	it	mi
 80076ee:	b2ad      	uxthmi	r5, r5
 80076f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80076f2:	4852      	ldr	r0, [pc, #328]	@ (800783c <_printf_i+0x234>)
 80076f4:	6033      	str	r3, [r6, #0]
 80076f6:	bf14      	ite	ne
 80076f8:	230a      	movne	r3, #10
 80076fa:	2308      	moveq	r3, #8
 80076fc:	2100      	movs	r1, #0
 80076fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007702:	6866      	ldr	r6, [r4, #4]
 8007704:	60a6      	str	r6, [r4, #8]
 8007706:	2e00      	cmp	r6, #0
 8007708:	db05      	blt.n	8007716 <_printf_i+0x10e>
 800770a:	6821      	ldr	r1, [r4, #0]
 800770c:	432e      	orrs	r6, r5
 800770e:	f021 0104 	bic.w	r1, r1, #4
 8007712:	6021      	str	r1, [r4, #0]
 8007714:	d04b      	beq.n	80077ae <_printf_i+0x1a6>
 8007716:	4616      	mov	r6, r2
 8007718:	fbb5 f1f3 	udiv	r1, r5, r3
 800771c:	fb03 5711 	mls	r7, r3, r1, r5
 8007720:	5dc7      	ldrb	r7, [r0, r7]
 8007722:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007726:	462f      	mov	r7, r5
 8007728:	42bb      	cmp	r3, r7
 800772a:	460d      	mov	r5, r1
 800772c:	d9f4      	bls.n	8007718 <_printf_i+0x110>
 800772e:	2b08      	cmp	r3, #8
 8007730:	d10b      	bne.n	800774a <_printf_i+0x142>
 8007732:	6823      	ldr	r3, [r4, #0]
 8007734:	07df      	lsls	r7, r3, #31
 8007736:	d508      	bpl.n	800774a <_printf_i+0x142>
 8007738:	6923      	ldr	r3, [r4, #16]
 800773a:	6861      	ldr	r1, [r4, #4]
 800773c:	4299      	cmp	r1, r3
 800773e:	bfde      	ittt	le
 8007740:	2330      	movle	r3, #48	@ 0x30
 8007742:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007746:	f106 36ff 	addle.w	r6, r6, #4294967295
 800774a:	1b92      	subs	r2, r2, r6
 800774c:	6122      	str	r2, [r4, #16]
 800774e:	f8cd a000 	str.w	sl, [sp]
 8007752:	464b      	mov	r3, r9
 8007754:	aa03      	add	r2, sp, #12
 8007756:	4621      	mov	r1, r4
 8007758:	4640      	mov	r0, r8
 800775a:	f7ff fee7 	bl	800752c <_printf_common>
 800775e:	3001      	adds	r0, #1
 8007760:	d14a      	bne.n	80077f8 <_printf_i+0x1f0>
 8007762:	f04f 30ff 	mov.w	r0, #4294967295
 8007766:	b004      	add	sp, #16
 8007768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800776c:	6823      	ldr	r3, [r4, #0]
 800776e:	f043 0320 	orr.w	r3, r3, #32
 8007772:	6023      	str	r3, [r4, #0]
 8007774:	4832      	ldr	r0, [pc, #200]	@ (8007840 <_printf_i+0x238>)
 8007776:	2778      	movs	r7, #120	@ 0x78
 8007778:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800777c:	6823      	ldr	r3, [r4, #0]
 800777e:	6831      	ldr	r1, [r6, #0]
 8007780:	061f      	lsls	r7, r3, #24
 8007782:	f851 5b04 	ldr.w	r5, [r1], #4
 8007786:	d402      	bmi.n	800778e <_printf_i+0x186>
 8007788:	065f      	lsls	r7, r3, #25
 800778a:	bf48      	it	mi
 800778c:	b2ad      	uxthmi	r5, r5
 800778e:	6031      	str	r1, [r6, #0]
 8007790:	07d9      	lsls	r1, r3, #31
 8007792:	bf44      	itt	mi
 8007794:	f043 0320 	orrmi.w	r3, r3, #32
 8007798:	6023      	strmi	r3, [r4, #0]
 800779a:	b11d      	cbz	r5, 80077a4 <_printf_i+0x19c>
 800779c:	2310      	movs	r3, #16
 800779e:	e7ad      	b.n	80076fc <_printf_i+0xf4>
 80077a0:	4826      	ldr	r0, [pc, #152]	@ (800783c <_printf_i+0x234>)
 80077a2:	e7e9      	b.n	8007778 <_printf_i+0x170>
 80077a4:	6823      	ldr	r3, [r4, #0]
 80077a6:	f023 0320 	bic.w	r3, r3, #32
 80077aa:	6023      	str	r3, [r4, #0]
 80077ac:	e7f6      	b.n	800779c <_printf_i+0x194>
 80077ae:	4616      	mov	r6, r2
 80077b0:	e7bd      	b.n	800772e <_printf_i+0x126>
 80077b2:	6833      	ldr	r3, [r6, #0]
 80077b4:	6825      	ldr	r5, [r4, #0]
 80077b6:	6961      	ldr	r1, [r4, #20]
 80077b8:	1d18      	adds	r0, r3, #4
 80077ba:	6030      	str	r0, [r6, #0]
 80077bc:	062e      	lsls	r6, r5, #24
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	d501      	bpl.n	80077c6 <_printf_i+0x1be>
 80077c2:	6019      	str	r1, [r3, #0]
 80077c4:	e002      	b.n	80077cc <_printf_i+0x1c4>
 80077c6:	0668      	lsls	r0, r5, #25
 80077c8:	d5fb      	bpl.n	80077c2 <_printf_i+0x1ba>
 80077ca:	8019      	strh	r1, [r3, #0]
 80077cc:	2300      	movs	r3, #0
 80077ce:	6123      	str	r3, [r4, #16]
 80077d0:	4616      	mov	r6, r2
 80077d2:	e7bc      	b.n	800774e <_printf_i+0x146>
 80077d4:	6833      	ldr	r3, [r6, #0]
 80077d6:	1d1a      	adds	r2, r3, #4
 80077d8:	6032      	str	r2, [r6, #0]
 80077da:	681e      	ldr	r6, [r3, #0]
 80077dc:	6862      	ldr	r2, [r4, #4]
 80077de:	2100      	movs	r1, #0
 80077e0:	4630      	mov	r0, r6
 80077e2:	f7f8 fd15 	bl	8000210 <memchr>
 80077e6:	b108      	cbz	r0, 80077ec <_printf_i+0x1e4>
 80077e8:	1b80      	subs	r0, r0, r6
 80077ea:	6060      	str	r0, [r4, #4]
 80077ec:	6863      	ldr	r3, [r4, #4]
 80077ee:	6123      	str	r3, [r4, #16]
 80077f0:	2300      	movs	r3, #0
 80077f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077f6:	e7aa      	b.n	800774e <_printf_i+0x146>
 80077f8:	6923      	ldr	r3, [r4, #16]
 80077fa:	4632      	mov	r2, r6
 80077fc:	4649      	mov	r1, r9
 80077fe:	4640      	mov	r0, r8
 8007800:	47d0      	blx	sl
 8007802:	3001      	adds	r0, #1
 8007804:	d0ad      	beq.n	8007762 <_printf_i+0x15a>
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	079b      	lsls	r3, r3, #30
 800780a:	d413      	bmi.n	8007834 <_printf_i+0x22c>
 800780c:	68e0      	ldr	r0, [r4, #12]
 800780e:	9b03      	ldr	r3, [sp, #12]
 8007810:	4298      	cmp	r0, r3
 8007812:	bfb8      	it	lt
 8007814:	4618      	movlt	r0, r3
 8007816:	e7a6      	b.n	8007766 <_printf_i+0x15e>
 8007818:	2301      	movs	r3, #1
 800781a:	4632      	mov	r2, r6
 800781c:	4649      	mov	r1, r9
 800781e:	4640      	mov	r0, r8
 8007820:	47d0      	blx	sl
 8007822:	3001      	adds	r0, #1
 8007824:	d09d      	beq.n	8007762 <_printf_i+0x15a>
 8007826:	3501      	adds	r5, #1
 8007828:	68e3      	ldr	r3, [r4, #12]
 800782a:	9903      	ldr	r1, [sp, #12]
 800782c:	1a5b      	subs	r3, r3, r1
 800782e:	42ab      	cmp	r3, r5
 8007830:	dcf2      	bgt.n	8007818 <_printf_i+0x210>
 8007832:	e7eb      	b.n	800780c <_printf_i+0x204>
 8007834:	2500      	movs	r5, #0
 8007836:	f104 0619 	add.w	r6, r4, #25
 800783a:	e7f5      	b.n	8007828 <_printf_i+0x220>
 800783c:	080093e4 	.word	0x080093e4
 8007840:	080093f5 	.word	0x080093f5

08007844 <_scanf_chars>:
 8007844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007848:	4615      	mov	r5, r2
 800784a:	688a      	ldr	r2, [r1, #8]
 800784c:	4680      	mov	r8, r0
 800784e:	460c      	mov	r4, r1
 8007850:	b932      	cbnz	r2, 8007860 <_scanf_chars+0x1c>
 8007852:	698a      	ldr	r2, [r1, #24]
 8007854:	2a00      	cmp	r2, #0
 8007856:	bf14      	ite	ne
 8007858:	f04f 32ff 	movne.w	r2, #4294967295
 800785c:	2201      	moveq	r2, #1
 800785e:	608a      	str	r2, [r1, #8]
 8007860:	6822      	ldr	r2, [r4, #0]
 8007862:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80078f4 <_scanf_chars+0xb0>
 8007866:	06d1      	lsls	r1, r2, #27
 8007868:	bf5f      	itttt	pl
 800786a:	681a      	ldrpl	r2, [r3, #0]
 800786c:	1d11      	addpl	r1, r2, #4
 800786e:	6019      	strpl	r1, [r3, #0]
 8007870:	6816      	ldrpl	r6, [r2, #0]
 8007872:	2700      	movs	r7, #0
 8007874:	69a0      	ldr	r0, [r4, #24]
 8007876:	b188      	cbz	r0, 800789c <_scanf_chars+0x58>
 8007878:	2801      	cmp	r0, #1
 800787a:	d107      	bne.n	800788c <_scanf_chars+0x48>
 800787c:	682b      	ldr	r3, [r5, #0]
 800787e:	781a      	ldrb	r2, [r3, #0]
 8007880:	6963      	ldr	r3, [r4, #20]
 8007882:	5c9b      	ldrb	r3, [r3, r2]
 8007884:	b953      	cbnz	r3, 800789c <_scanf_chars+0x58>
 8007886:	2f00      	cmp	r7, #0
 8007888:	d031      	beq.n	80078ee <_scanf_chars+0xaa>
 800788a:	e022      	b.n	80078d2 <_scanf_chars+0x8e>
 800788c:	2802      	cmp	r0, #2
 800788e:	d120      	bne.n	80078d2 <_scanf_chars+0x8e>
 8007890:	682b      	ldr	r3, [r5, #0]
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	f819 3003 	ldrb.w	r3, [r9, r3]
 8007898:	071b      	lsls	r3, r3, #28
 800789a:	d41a      	bmi.n	80078d2 <_scanf_chars+0x8e>
 800789c:	6823      	ldr	r3, [r4, #0]
 800789e:	06da      	lsls	r2, r3, #27
 80078a0:	bf5e      	ittt	pl
 80078a2:	682b      	ldrpl	r3, [r5, #0]
 80078a4:	781b      	ldrbpl	r3, [r3, #0]
 80078a6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80078aa:	682a      	ldr	r2, [r5, #0]
 80078ac:	686b      	ldr	r3, [r5, #4]
 80078ae:	3201      	adds	r2, #1
 80078b0:	602a      	str	r2, [r5, #0]
 80078b2:	68a2      	ldr	r2, [r4, #8]
 80078b4:	3b01      	subs	r3, #1
 80078b6:	3a01      	subs	r2, #1
 80078b8:	606b      	str	r3, [r5, #4]
 80078ba:	3701      	adds	r7, #1
 80078bc:	60a2      	str	r2, [r4, #8]
 80078be:	b142      	cbz	r2, 80078d2 <_scanf_chars+0x8e>
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	dcd7      	bgt.n	8007874 <_scanf_chars+0x30>
 80078c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80078c8:	4629      	mov	r1, r5
 80078ca:	4640      	mov	r0, r8
 80078cc:	4798      	blx	r3
 80078ce:	2800      	cmp	r0, #0
 80078d0:	d0d0      	beq.n	8007874 <_scanf_chars+0x30>
 80078d2:	6823      	ldr	r3, [r4, #0]
 80078d4:	f013 0310 	ands.w	r3, r3, #16
 80078d8:	d105      	bne.n	80078e6 <_scanf_chars+0xa2>
 80078da:	68e2      	ldr	r2, [r4, #12]
 80078dc:	3201      	adds	r2, #1
 80078de:	60e2      	str	r2, [r4, #12]
 80078e0:	69a2      	ldr	r2, [r4, #24]
 80078e2:	b102      	cbz	r2, 80078e6 <_scanf_chars+0xa2>
 80078e4:	7033      	strb	r3, [r6, #0]
 80078e6:	6923      	ldr	r3, [r4, #16]
 80078e8:	443b      	add	r3, r7
 80078ea:	6123      	str	r3, [r4, #16]
 80078ec:	2000      	movs	r0, #0
 80078ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078f2:	bf00      	nop
 80078f4:	080091d9 	.word	0x080091d9

080078f8 <_scanf_i>:
 80078f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078fc:	4698      	mov	r8, r3
 80078fe:	4b74      	ldr	r3, [pc, #464]	@ (8007ad0 <_scanf_i+0x1d8>)
 8007900:	460c      	mov	r4, r1
 8007902:	4682      	mov	sl, r0
 8007904:	4616      	mov	r6, r2
 8007906:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800790a:	b087      	sub	sp, #28
 800790c:	ab03      	add	r3, sp, #12
 800790e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007912:	4b70      	ldr	r3, [pc, #448]	@ (8007ad4 <_scanf_i+0x1dc>)
 8007914:	69a1      	ldr	r1, [r4, #24]
 8007916:	4a70      	ldr	r2, [pc, #448]	@ (8007ad8 <_scanf_i+0x1e0>)
 8007918:	2903      	cmp	r1, #3
 800791a:	bf08      	it	eq
 800791c:	461a      	moveq	r2, r3
 800791e:	68a3      	ldr	r3, [r4, #8]
 8007920:	9201      	str	r2, [sp, #4]
 8007922:	1e5a      	subs	r2, r3, #1
 8007924:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007928:	bf88      	it	hi
 800792a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800792e:	4627      	mov	r7, r4
 8007930:	bf82      	ittt	hi
 8007932:	eb03 0905 	addhi.w	r9, r3, r5
 8007936:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800793a:	60a3      	strhi	r3, [r4, #8]
 800793c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007940:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8007944:	bf98      	it	ls
 8007946:	f04f 0900 	movls.w	r9, #0
 800794a:	6023      	str	r3, [r4, #0]
 800794c:	463d      	mov	r5, r7
 800794e:	f04f 0b00 	mov.w	fp, #0
 8007952:	6831      	ldr	r1, [r6, #0]
 8007954:	ab03      	add	r3, sp, #12
 8007956:	7809      	ldrb	r1, [r1, #0]
 8007958:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800795c:	2202      	movs	r2, #2
 800795e:	f7f8 fc57 	bl	8000210 <memchr>
 8007962:	b328      	cbz	r0, 80079b0 <_scanf_i+0xb8>
 8007964:	f1bb 0f01 	cmp.w	fp, #1
 8007968:	d159      	bne.n	8007a1e <_scanf_i+0x126>
 800796a:	6862      	ldr	r2, [r4, #4]
 800796c:	b92a      	cbnz	r2, 800797a <_scanf_i+0x82>
 800796e:	6822      	ldr	r2, [r4, #0]
 8007970:	2108      	movs	r1, #8
 8007972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007976:	6061      	str	r1, [r4, #4]
 8007978:	6022      	str	r2, [r4, #0]
 800797a:	6822      	ldr	r2, [r4, #0]
 800797c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8007980:	6022      	str	r2, [r4, #0]
 8007982:	68a2      	ldr	r2, [r4, #8]
 8007984:	1e51      	subs	r1, r2, #1
 8007986:	60a1      	str	r1, [r4, #8]
 8007988:	b192      	cbz	r2, 80079b0 <_scanf_i+0xb8>
 800798a:	6832      	ldr	r2, [r6, #0]
 800798c:	1c51      	adds	r1, r2, #1
 800798e:	6031      	str	r1, [r6, #0]
 8007990:	7812      	ldrb	r2, [r2, #0]
 8007992:	f805 2b01 	strb.w	r2, [r5], #1
 8007996:	6872      	ldr	r2, [r6, #4]
 8007998:	3a01      	subs	r2, #1
 800799a:	2a00      	cmp	r2, #0
 800799c:	6072      	str	r2, [r6, #4]
 800799e:	dc07      	bgt.n	80079b0 <_scanf_i+0xb8>
 80079a0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80079a4:	4631      	mov	r1, r6
 80079a6:	4650      	mov	r0, sl
 80079a8:	4790      	blx	r2
 80079aa:	2800      	cmp	r0, #0
 80079ac:	f040 8085 	bne.w	8007aba <_scanf_i+0x1c2>
 80079b0:	f10b 0b01 	add.w	fp, fp, #1
 80079b4:	f1bb 0f03 	cmp.w	fp, #3
 80079b8:	d1cb      	bne.n	8007952 <_scanf_i+0x5a>
 80079ba:	6863      	ldr	r3, [r4, #4]
 80079bc:	b90b      	cbnz	r3, 80079c2 <_scanf_i+0xca>
 80079be:	230a      	movs	r3, #10
 80079c0:	6063      	str	r3, [r4, #4]
 80079c2:	6863      	ldr	r3, [r4, #4]
 80079c4:	4945      	ldr	r1, [pc, #276]	@ (8007adc <_scanf_i+0x1e4>)
 80079c6:	6960      	ldr	r0, [r4, #20]
 80079c8:	1ac9      	subs	r1, r1, r3
 80079ca:	f000 f947 	bl	8007c5c <__sccl>
 80079ce:	f04f 0b00 	mov.w	fp, #0
 80079d2:	68a3      	ldr	r3, [r4, #8]
 80079d4:	6822      	ldr	r2, [r4, #0]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d03d      	beq.n	8007a56 <_scanf_i+0x15e>
 80079da:	6831      	ldr	r1, [r6, #0]
 80079dc:	6960      	ldr	r0, [r4, #20]
 80079de:	f891 c000 	ldrb.w	ip, [r1]
 80079e2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80079e6:	2800      	cmp	r0, #0
 80079e8:	d035      	beq.n	8007a56 <_scanf_i+0x15e>
 80079ea:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80079ee:	d124      	bne.n	8007a3a <_scanf_i+0x142>
 80079f0:	0510      	lsls	r0, r2, #20
 80079f2:	d522      	bpl.n	8007a3a <_scanf_i+0x142>
 80079f4:	f10b 0b01 	add.w	fp, fp, #1
 80079f8:	f1b9 0f00 	cmp.w	r9, #0
 80079fc:	d003      	beq.n	8007a06 <_scanf_i+0x10e>
 80079fe:	3301      	adds	r3, #1
 8007a00:	f109 39ff 	add.w	r9, r9, #4294967295
 8007a04:	60a3      	str	r3, [r4, #8]
 8007a06:	6873      	ldr	r3, [r6, #4]
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	6073      	str	r3, [r6, #4]
 8007a0e:	dd1b      	ble.n	8007a48 <_scanf_i+0x150>
 8007a10:	6833      	ldr	r3, [r6, #0]
 8007a12:	3301      	adds	r3, #1
 8007a14:	6033      	str	r3, [r6, #0]
 8007a16:	68a3      	ldr	r3, [r4, #8]
 8007a18:	3b01      	subs	r3, #1
 8007a1a:	60a3      	str	r3, [r4, #8]
 8007a1c:	e7d9      	b.n	80079d2 <_scanf_i+0xda>
 8007a1e:	f1bb 0f02 	cmp.w	fp, #2
 8007a22:	d1ae      	bne.n	8007982 <_scanf_i+0x8a>
 8007a24:	6822      	ldr	r2, [r4, #0]
 8007a26:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8007a2a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007a2e:	d1c4      	bne.n	80079ba <_scanf_i+0xc2>
 8007a30:	2110      	movs	r1, #16
 8007a32:	6061      	str	r1, [r4, #4]
 8007a34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a38:	e7a2      	b.n	8007980 <_scanf_i+0x88>
 8007a3a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8007a3e:	6022      	str	r2, [r4, #0]
 8007a40:	780b      	ldrb	r3, [r1, #0]
 8007a42:	f805 3b01 	strb.w	r3, [r5], #1
 8007a46:	e7de      	b.n	8007a06 <_scanf_i+0x10e>
 8007a48:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007a4c:	4631      	mov	r1, r6
 8007a4e:	4650      	mov	r0, sl
 8007a50:	4798      	blx	r3
 8007a52:	2800      	cmp	r0, #0
 8007a54:	d0df      	beq.n	8007a16 <_scanf_i+0x11e>
 8007a56:	6823      	ldr	r3, [r4, #0]
 8007a58:	05d9      	lsls	r1, r3, #23
 8007a5a:	d50d      	bpl.n	8007a78 <_scanf_i+0x180>
 8007a5c:	42bd      	cmp	r5, r7
 8007a5e:	d909      	bls.n	8007a74 <_scanf_i+0x17c>
 8007a60:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007a64:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007a68:	4632      	mov	r2, r6
 8007a6a:	4650      	mov	r0, sl
 8007a6c:	4798      	blx	r3
 8007a6e:	f105 39ff 	add.w	r9, r5, #4294967295
 8007a72:	464d      	mov	r5, r9
 8007a74:	42bd      	cmp	r5, r7
 8007a76:	d028      	beq.n	8007aca <_scanf_i+0x1d2>
 8007a78:	6822      	ldr	r2, [r4, #0]
 8007a7a:	f012 0210 	ands.w	r2, r2, #16
 8007a7e:	d113      	bne.n	8007aa8 <_scanf_i+0x1b0>
 8007a80:	702a      	strb	r2, [r5, #0]
 8007a82:	6863      	ldr	r3, [r4, #4]
 8007a84:	9e01      	ldr	r6, [sp, #4]
 8007a86:	4639      	mov	r1, r7
 8007a88:	4650      	mov	r0, sl
 8007a8a:	47b0      	blx	r6
 8007a8c:	f8d8 3000 	ldr.w	r3, [r8]
 8007a90:	6821      	ldr	r1, [r4, #0]
 8007a92:	1d1a      	adds	r2, r3, #4
 8007a94:	f8c8 2000 	str.w	r2, [r8]
 8007a98:	f011 0f20 	tst.w	r1, #32
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	d00f      	beq.n	8007ac0 <_scanf_i+0x1c8>
 8007aa0:	6018      	str	r0, [r3, #0]
 8007aa2:	68e3      	ldr	r3, [r4, #12]
 8007aa4:	3301      	adds	r3, #1
 8007aa6:	60e3      	str	r3, [r4, #12]
 8007aa8:	6923      	ldr	r3, [r4, #16]
 8007aaa:	1bed      	subs	r5, r5, r7
 8007aac:	445d      	add	r5, fp
 8007aae:	442b      	add	r3, r5
 8007ab0:	6123      	str	r3, [r4, #16]
 8007ab2:	2000      	movs	r0, #0
 8007ab4:	b007      	add	sp, #28
 8007ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aba:	f04f 0b00 	mov.w	fp, #0
 8007abe:	e7ca      	b.n	8007a56 <_scanf_i+0x15e>
 8007ac0:	07ca      	lsls	r2, r1, #31
 8007ac2:	bf4c      	ite	mi
 8007ac4:	8018      	strhmi	r0, [r3, #0]
 8007ac6:	6018      	strpl	r0, [r3, #0]
 8007ac8:	e7eb      	b.n	8007aa2 <_scanf_i+0x1aa>
 8007aca:	2001      	movs	r0, #1
 8007acc:	e7f2      	b.n	8007ab4 <_scanf_i+0x1bc>
 8007ace:	bf00      	nop
 8007ad0:	08008ab4 	.word	0x08008ab4
 8007ad4:	08005f01 	.word	0x08005f01
 8007ad8:	08006ec5 	.word	0x08006ec5
 8007adc:	08009416 	.word	0x08009416

08007ae0 <__sflush_r>:
 8007ae0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae8:	0716      	lsls	r6, r2, #28
 8007aea:	4605      	mov	r5, r0
 8007aec:	460c      	mov	r4, r1
 8007aee:	d454      	bmi.n	8007b9a <__sflush_r+0xba>
 8007af0:	684b      	ldr	r3, [r1, #4]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	dc02      	bgt.n	8007afc <__sflush_r+0x1c>
 8007af6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	dd48      	ble.n	8007b8e <__sflush_r+0xae>
 8007afc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007afe:	2e00      	cmp	r6, #0
 8007b00:	d045      	beq.n	8007b8e <__sflush_r+0xae>
 8007b02:	2300      	movs	r3, #0
 8007b04:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b08:	682f      	ldr	r7, [r5, #0]
 8007b0a:	6a21      	ldr	r1, [r4, #32]
 8007b0c:	602b      	str	r3, [r5, #0]
 8007b0e:	d030      	beq.n	8007b72 <__sflush_r+0x92>
 8007b10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b12:	89a3      	ldrh	r3, [r4, #12]
 8007b14:	0759      	lsls	r1, r3, #29
 8007b16:	d505      	bpl.n	8007b24 <__sflush_r+0x44>
 8007b18:	6863      	ldr	r3, [r4, #4]
 8007b1a:	1ad2      	subs	r2, r2, r3
 8007b1c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b1e:	b10b      	cbz	r3, 8007b24 <__sflush_r+0x44>
 8007b20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b22:	1ad2      	subs	r2, r2, r3
 8007b24:	2300      	movs	r3, #0
 8007b26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b28:	6a21      	ldr	r1, [r4, #32]
 8007b2a:	4628      	mov	r0, r5
 8007b2c:	47b0      	blx	r6
 8007b2e:	1c43      	adds	r3, r0, #1
 8007b30:	89a3      	ldrh	r3, [r4, #12]
 8007b32:	d106      	bne.n	8007b42 <__sflush_r+0x62>
 8007b34:	6829      	ldr	r1, [r5, #0]
 8007b36:	291d      	cmp	r1, #29
 8007b38:	d82b      	bhi.n	8007b92 <__sflush_r+0xb2>
 8007b3a:	4a2a      	ldr	r2, [pc, #168]	@ (8007be4 <__sflush_r+0x104>)
 8007b3c:	40ca      	lsrs	r2, r1
 8007b3e:	07d6      	lsls	r6, r2, #31
 8007b40:	d527      	bpl.n	8007b92 <__sflush_r+0xb2>
 8007b42:	2200      	movs	r2, #0
 8007b44:	6062      	str	r2, [r4, #4]
 8007b46:	04d9      	lsls	r1, r3, #19
 8007b48:	6922      	ldr	r2, [r4, #16]
 8007b4a:	6022      	str	r2, [r4, #0]
 8007b4c:	d504      	bpl.n	8007b58 <__sflush_r+0x78>
 8007b4e:	1c42      	adds	r2, r0, #1
 8007b50:	d101      	bne.n	8007b56 <__sflush_r+0x76>
 8007b52:	682b      	ldr	r3, [r5, #0]
 8007b54:	b903      	cbnz	r3, 8007b58 <__sflush_r+0x78>
 8007b56:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b5a:	602f      	str	r7, [r5, #0]
 8007b5c:	b1b9      	cbz	r1, 8007b8e <__sflush_r+0xae>
 8007b5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b62:	4299      	cmp	r1, r3
 8007b64:	d002      	beq.n	8007b6c <__sflush_r+0x8c>
 8007b66:	4628      	mov	r0, r5
 8007b68:	f7fe fff2 	bl	8006b50 <_free_r>
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b70:	e00d      	b.n	8007b8e <__sflush_r+0xae>
 8007b72:	2301      	movs	r3, #1
 8007b74:	4628      	mov	r0, r5
 8007b76:	47b0      	blx	r6
 8007b78:	4602      	mov	r2, r0
 8007b7a:	1c50      	adds	r0, r2, #1
 8007b7c:	d1c9      	bne.n	8007b12 <__sflush_r+0x32>
 8007b7e:	682b      	ldr	r3, [r5, #0]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d0c6      	beq.n	8007b12 <__sflush_r+0x32>
 8007b84:	2b1d      	cmp	r3, #29
 8007b86:	d001      	beq.n	8007b8c <__sflush_r+0xac>
 8007b88:	2b16      	cmp	r3, #22
 8007b8a:	d11e      	bne.n	8007bca <__sflush_r+0xea>
 8007b8c:	602f      	str	r7, [r5, #0]
 8007b8e:	2000      	movs	r0, #0
 8007b90:	e022      	b.n	8007bd8 <__sflush_r+0xf8>
 8007b92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b96:	b21b      	sxth	r3, r3
 8007b98:	e01b      	b.n	8007bd2 <__sflush_r+0xf2>
 8007b9a:	690f      	ldr	r7, [r1, #16]
 8007b9c:	2f00      	cmp	r7, #0
 8007b9e:	d0f6      	beq.n	8007b8e <__sflush_r+0xae>
 8007ba0:	0793      	lsls	r3, r2, #30
 8007ba2:	680e      	ldr	r6, [r1, #0]
 8007ba4:	bf08      	it	eq
 8007ba6:	694b      	ldreq	r3, [r1, #20]
 8007ba8:	600f      	str	r7, [r1, #0]
 8007baa:	bf18      	it	ne
 8007bac:	2300      	movne	r3, #0
 8007bae:	eba6 0807 	sub.w	r8, r6, r7
 8007bb2:	608b      	str	r3, [r1, #8]
 8007bb4:	f1b8 0f00 	cmp.w	r8, #0
 8007bb8:	dde9      	ble.n	8007b8e <__sflush_r+0xae>
 8007bba:	6a21      	ldr	r1, [r4, #32]
 8007bbc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007bbe:	4643      	mov	r3, r8
 8007bc0:	463a      	mov	r2, r7
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	47b0      	blx	r6
 8007bc6:	2800      	cmp	r0, #0
 8007bc8:	dc08      	bgt.n	8007bdc <__sflush_r+0xfc>
 8007bca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bd2:	81a3      	strh	r3, [r4, #12]
 8007bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bdc:	4407      	add	r7, r0
 8007bde:	eba8 0800 	sub.w	r8, r8, r0
 8007be2:	e7e7      	b.n	8007bb4 <__sflush_r+0xd4>
 8007be4:	20400001 	.word	0x20400001

08007be8 <_fflush_r>:
 8007be8:	b538      	push	{r3, r4, r5, lr}
 8007bea:	690b      	ldr	r3, [r1, #16]
 8007bec:	4605      	mov	r5, r0
 8007bee:	460c      	mov	r4, r1
 8007bf0:	b913      	cbnz	r3, 8007bf8 <_fflush_r+0x10>
 8007bf2:	2500      	movs	r5, #0
 8007bf4:	4628      	mov	r0, r5
 8007bf6:	bd38      	pop	{r3, r4, r5, pc}
 8007bf8:	b118      	cbz	r0, 8007c02 <_fflush_r+0x1a>
 8007bfa:	6a03      	ldr	r3, [r0, #32]
 8007bfc:	b90b      	cbnz	r3, 8007c02 <_fflush_r+0x1a>
 8007bfe:	f7fe fa0d 	bl	800601c <__sinit>
 8007c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d0f3      	beq.n	8007bf2 <_fflush_r+0xa>
 8007c0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c0c:	07d0      	lsls	r0, r2, #31
 8007c0e:	d404      	bmi.n	8007c1a <_fflush_r+0x32>
 8007c10:	0599      	lsls	r1, r3, #22
 8007c12:	d402      	bmi.n	8007c1a <_fflush_r+0x32>
 8007c14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c16:	f7fe ff63 	bl	8006ae0 <__retarget_lock_acquire_recursive>
 8007c1a:	4628      	mov	r0, r5
 8007c1c:	4621      	mov	r1, r4
 8007c1e:	f7ff ff5f 	bl	8007ae0 <__sflush_r>
 8007c22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c24:	07da      	lsls	r2, r3, #31
 8007c26:	4605      	mov	r5, r0
 8007c28:	d4e4      	bmi.n	8007bf4 <_fflush_r+0xc>
 8007c2a:	89a3      	ldrh	r3, [r4, #12]
 8007c2c:	059b      	lsls	r3, r3, #22
 8007c2e:	d4e1      	bmi.n	8007bf4 <_fflush_r+0xc>
 8007c30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c32:	f7fe ff57 	bl	8006ae4 <__retarget_lock_release_recursive>
 8007c36:	e7dd      	b.n	8007bf4 <_fflush_r+0xc>

08007c38 <fiprintf>:
 8007c38:	b40e      	push	{r1, r2, r3}
 8007c3a:	b503      	push	{r0, r1, lr}
 8007c3c:	4601      	mov	r1, r0
 8007c3e:	ab03      	add	r3, sp, #12
 8007c40:	4805      	ldr	r0, [pc, #20]	@ (8007c58 <fiprintf+0x20>)
 8007c42:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c46:	6800      	ldr	r0, [r0, #0]
 8007c48:	9301      	str	r3, [sp, #4]
 8007c4a:	f000 f9bb 	bl	8007fc4 <_vfiprintf_r>
 8007c4e:	b002      	add	sp, #8
 8007c50:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c54:	b003      	add	sp, #12
 8007c56:	4770      	bx	lr
 8007c58:	20000140 	.word	0x20000140

08007c5c <__sccl>:
 8007c5c:	b570      	push	{r4, r5, r6, lr}
 8007c5e:	780b      	ldrb	r3, [r1, #0]
 8007c60:	4604      	mov	r4, r0
 8007c62:	2b5e      	cmp	r3, #94	@ 0x5e
 8007c64:	bf0b      	itete	eq
 8007c66:	784b      	ldrbeq	r3, [r1, #1]
 8007c68:	1c4a      	addne	r2, r1, #1
 8007c6a:	1c8a      	addeq	r2, r1, #2
 8007c6c:	2100      	movne	r1, #0
 8007c6e:	bf08      	it	eq
 8007c70:	2101      	moveq	r1, #1
 8007c72:	3801      	subs	r0, #1
 8007c74:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007c78:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007c7c:	42a8      	cmp	r0, r5
 8007c7e:	d1fb      	bne.n	8007c78 <__sccl+0x1c>
 8007c80:	b90b      	cbnz	r3, 8007c86 <__sccl+0x2a>
 8007c82:	1e50      	subs	r0, r2, #1
 8007c84:	bd70      	pop	{r4, r5, r6, pc}
 8007c86:	f081 0101 	eor.w	r1, r1, #1
 8007c8a:	54e1      	strb	r1, [r4, r3]
 8007c8c:	4610      	mov	r0, r2
 8007c8e:	4602      	mov	r2, r0
 8007c90:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007c94:	2d2d      	cmp	r5, #45	@ 0x2d
 8007c96:	d005      	beq.n	8007ca4 <__sccl+0x48>
 8007c98:	2d5d      	cmp	r5, #93	@ 0x5d
 8007c9a:	d016      	beq.n	8007cca <__sccl+0x6e>
 8007c9c:	2d00      	cmp	r5, #0
 8007c9e:	d0f1      	beq.n	8007c84 <__sccl+0x28>
 8007ca0:	462b      	mov	r3, r5
 8007ca2:	e7f2      	b.n	8007c8a <__sccl+0x2e>
 8007ca4:	7846      	ldrb	r6, [r0, #1]
 8007ca6:	2e5d      	cmp	r6, #93	@ 0x5d
 8007ca8:	d0fa      	beq.n	8007ca0 <__sccl+0x44>
 8007caa:	42b3      	cmp	r3, r6
 8007cac:	dcf8      	bgt.n	8007ca0 <__sccl+0x44>
 8007cae:	3002      	adds	r0, #2
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	3201      	adds	r2, #1
 8007cb4:	4296      	cmp	r6, r2
 8007cb6:	54a1      	strb	r1, [r4, r2]
 8007cb8:	dcfb      	bgt.n	8007cb2 <__sccl+0x56>
 8007cba:	1af2      	subs	r2, r6, r3
 8007cbc:	3a01      	subs	r2, #1
 8007cbe:	1c5d      	adds	r5, r3, #1
 8007cc0:	42b3      	cmp	r3, r6
 8007cc2:	bfa8      	it	ge
 8007cc4:	2200      	movge	r2, #0
 8007cc6:	18ab      	adds	r3, r5, r2
 8007cc8:	e7e1      	b.n	8007c8e <__sccl+0x32>
 8007cca:	4610      	mov	r0, r2
 8007ccc:	e7da      	b.n	8007c84 <__sccl+0x28>

08007cce <__submore>:
 8007cce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cd2:	460c      	mov	r4, r1
 8007cd4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007cd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007cda:	4299      	cmp	r1, r3
 8007cdc:	d11d      	bne.n	8007d1a <__submore+0x4c>
 8007cde:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007ce2:	f7fe fff5 	bl	8006cd0 <_malloc_r>
 8007ce6:	b918      	cbnz	r0, 8007cf0 <__submore+0x22>
 8007ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8007cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cf4:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007cf6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8007cfa:	6360      	str	r0, [r4, #52]	@ 0x34
 8007cfc:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8007d00:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007d04:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8007d08:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007d0c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8007d10:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8007d14:	6020      	str	r0, [r4, #0]
 8007d16:	2000      	movs	r0, #0
 8007d18:	e7e8      	b.n	8007cec <__submore+0x1e>
 8007d1a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8007d1c:	0077      	lsls	r7, r6, #1
 8007d1e:	463a      	mov	r2, r7
 8007d20:	f000 f8f8 	bl	8007f14 <_realloc_r>
 8007d24:	4605      	mov	r5, r0
 8007d26:	2800      	cmp	r0, #0
 8007d28:	d0de      	beq.n	8007ce8 <__submore+0x1a>
 8007d2a:	eb00 0806 	add.w	r8, r0, r6
 8007d2e:	4601      	mov	r1, r0
 8007d30:	4632      	mov	r2, r6
 8007d32:	4640      	mov	r0, r8
 8007d34:	f7fe fedf 	bl	8006af6 <memcpy>
 8007d38:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007d3c:	f8c4 8000 	str.w	r8, [r4]
 8007d40:	e7e9      	b.n	8007d16 <__submore+0x48>

08007d42 <memmove>:
 8007d42:	4288      	cmp	r0, r1
 8007d44:	b510      	push	{r4, lr}
 8007d46:	eb01 0402 	add.w	r4, r1, r2
 8007d4a:	d902      	bls.n	8007d52 <memmove+0x10>
 8007d4c:	4284      	cmp	r4, r0
 8007d4e:	4623      	mov	r3, r4
 8007d50:	d807      	bhi.n	8007d62 <memmove+0x20>
 8007d52:	1e43      	subs	r3, r0, #1
 8007d54:	42a1      	cmp	r1, r4
 8007d56:	d008      	beq.n	8007d6a <memmove+0x28>
 8007d58:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d5c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d60:	e7f8      	b.n	8007d54 <memmove+0x12>
 8007d62:	4402      	add	r2, r0
 8007d64:	4601      	mov	r1, r0
 8007d66:	428a      	cmp	r2, r1
 8007d68:	d100      	bne.n	8007d6c <memmove+0x2a>
 8007d6a:	bd10      	pop	{r4, pc}
 8007d6c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d70:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d74:	e7f7      	b.n	8007d66 <memmove+0x24>
	...

08007d78 <__gettzinfo>:
 8007d78:	4800      	ldr	r0, [pc, #0]	@ (8007d7c <__gettzinfo+0x4>)
 8007d7a:	4770      	bx	lr
 8007d7c:	20000190 	.word	0x20000190

08007d80 <gmtime_r>:
 8007d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d84:	4a4d      	ldr	r2, [pc, #308]	@ (8007ebc <gmtime_r+0x13c>)
 8007d86:	460c      	mov	r4, r1
 8007d88:	2300      	movs	r3, #0
 8007d8a:	e9d0 0100 	ldrd	r0, r1, [r0]
 8007d8e:	f7f8 fa8f 	bl	80002b0 <__aeabi_ldivmod>
 8007d92:	2a00      	cmp	r2, #0
 8007d94:	bfbc      	itt	lt
 8007d96:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 8007d9a:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 8007d9e:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8007da2:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 8007da6:	fbb2 f3f1 	udiv	r3, r2, r1
 8007daa:	fb01 2213 	mls	r2, r1, r3, r2
 8007dae:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 8007db2:	bfac      	ite	ge
 8007db4:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 8007db8:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 8007dbc:	60a3      	str	r3, [r4, #8]
 8007dbe:	fbb2 f3f1 	udiv	r3, r2, r1
 8007dc2:	fb01 2213 	mls	r2, r1, r3, r2
 8007dc6:	6063      	str	r3, [r4, #4]
 8007dc8:	6022      	str	r2, [r4, #0]
 8007dca:	1cc3      	adds	r3, r0, #3
 8007dcc:	2207      	movs	r2, #7
 8007dce:	fb93 f2f2 	sdiv	r2, r3, r2
 8007dd2:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8007dd6:	1a9b      	subs	r3, r3, r2
 8007dd8:	4939      	ldr	r1, [pc, #228]	@ (8007ec0 <gmtime_r+0x140>)
 8007dda:	d555      	bpl.n	8007e88 <gmtime_r+0x108>
 8007ddc:	3307      	adds	r3, #7
 8007dde:	61a3      	str	r3, [r4, #24]
 8007de0:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 8007de4:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8007de8:	fb93 f1f1 	sdiv	r1, r3, r1
 8007dec:	4b35      	ldr	r3, [pc, #212]	@ (8007ec4 <gmtime_r+0x144>)
 8007dee:	fb03 0001 	mla	r0, r3, r1, r0
 8007df2:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 8007df6:	fbb0 f3f3 	udiv	r3, r0, r3
 8007dfa:	4403      	add	r3, r0
 8007dfc:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 8007e00:	fbb0 f2fc 	udiv	r2, r0, ip
 8007e04:	1a9b      	subs	r3, r3, r2
 8007e06:	f240 176d 	movw	r7, #365	@ 0x16d
 8007e0a:	4a2f      	ldr	r2, [pc, #188]	@ (8007ec8 <gmtime_r+0x148>)
 8007e0c:	fbb0 f2f2 	udiv	r2, r0, r2
 8007e10:	2664      	movs	r6, #100	@ 0x64
 8007e12:	1a9b      	subs	r3, r3, r2
 8007e14:	fbb3 f2f7 	udiv	r2, r3, r7
 8007e18:	fbb3 f3fc 	udiv	r3, r3, ip
 8007e1c:	fbb2 f5f6 	udiv	r5, r2, r6
 8007e20:	1aeb      	subs	r3, r5, r3
 8007e22:	4403      	add	r3, r0
 8007e24:	fb07 3312 	mls	r3, r7, r2, r3
 8007e28:	2099      	movs	r0, #153	@ 0x99
 8007e2a:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 8007e2e:	3702      	adds	r7, #2
 8007e30:	f103 0e01 	add.w	lr, r3, #1
 8007e34:	fbb7 fcf0 	udiv	ip, r7, r0
 8007e38:	fb00 f00c 	mul.w	r0, r0, ip
 8007e3c:	3002      	adds	r0, #2
 8007e3e:	f04f 0805 	mov.w	r8, #5
 8007e42:	fbb0 f0f8 	udiv	r0, r0, r8
 8007e46:	ebae 0000 	sub.w	r0, lr, r0
 8007e4a:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 8007e4e:	4577      	cmp	r7, lr
 8007e50:	bf8c      	ite	hi
 8007e52:	f06f 0709 	mvnhi.w	r7, #9
 8007e56:	2702      	movls	r7, #2
 8007e58:	4467      	add	r7, ip
 8007e5a:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 8007e5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e62:	2f01      	cmp	r7, #1
 8007e64:	bf98      	it	ls
 8007e66:	3101      	addls	r1, #1
 8007e68:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 8007e6c:	d312      	bcc.n	8007e94 <gmtime_r+0x114>
 8007e6e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8007e72:	61e3      	str	r3, [r4, #28]
 8007e74:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 8007e78:	2300      	movs	r3, #0
 8007e7a:	60e0      	str	r0, [r4, #12]
 8007e7c:	e9c4 7104 	strd	r7, r1, [r4, #16]
 8007e80:	6223      	str	r3, [r4, #32]
 8007e82:	4620      	mov	r0, r4
 8007e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e88:	2800      	cmp	r0, #0
 8007e8a:	61a3      	str	r3, [r4, #24]
 8007e8c:	dba8      	blt.n	8007de0 <gmtime_r+0x60>
 8007e8e:	fb90 f1f1 	sdiv	r1, r0, r1
 8007e92:	e7ab      	b.n	8007dec <gmtime_r+0x6c>
 8007e94:	f012 0f03 	tst.w	r2, #3
 8007e98:	d102      	bne.n	8007ea0 <gmtime_r+0x120>
 8007e9a:	fb06 2515 	mls	r5, r6, r5, r2
 8007e9e:	b95d      	cbnz	r5, 8007eb8 <gmtime_r+0x138>
 8007ea0:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 8007ea4:	fbb2 f6f5 	udiv	r6, r2, r5
 8007ea8:	fb05 2216 	mls	r2, r5, r6, r2
 8007eac:	fab2 f282 	clz	r2, r2
 8007eb0:	0952      	lsrs	r2, r2, #5
 8007eb2:	333b      	adds	r3, #59	@ 0x3b
 8007eb4:	4413      	add	r3, r2
 8007eb6:	e7dc      	b.n	8007e72 <gmtime_r+0xf2>
 8007eb8:	2201      	movs	r2, #1
 8007eba:	e7fa      	b.n	8007eb2 <gmtime_r+0x132>
 8007ebc:	00015180 	.word	0x00015180
 8007ec0:	00023ab1 	.word	0x00023ab1
 8007ec4:	fffdc54f 	.word	0xfffdc54f
 8007ec8:	00023ab0 	.word	0x00023ab0

08007ecc <_sbrk_r>:
 8007ecc:	b538      	push	{r3, r4, r5, lr}
 8007ece:	4d06      	ldr	r5, [pc, #24]	@ (8007ee8 <_sbrk_r+0x1c>)
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	4604      	mov	r4, r0
 8007ed4:	4608      	mov	r0, r1
 8007ed6:	602b      	str	r3, [r5, #0]
 8007ed8:	f7fa fe1a 	bl	8002b10 <_sbrk>
 8007edc:	1c43      	adds	r3, r0, #1
 8007ede:	d102      	bne.n	8007ee6 <_sbrk_r+0x1a>
 8007ee0:	682b      	ldr	r3, [r5, #0]
 8007ee2:	b103      	cbz	r3, 8007ee6 <_sbrk_r+0x1a>
 8007ee4:	6023      	str	r3, [r4, #0]
 8007ee6:	bd38      	pop	{r3, r4, r5, pc}
 8007ee8:	20002768 	.word	0x20002768

08007eec <abort>:
 8007eec:	b508      	push	{r3, lr}
 8007eee:	2006      	movs	r0, #6
 8007ef0:	f000 fa3c 	bl	800836c <raise>
 8007ef4:	2001      	movs	r0, #1
 8007ef6:	f7fa fdaf 	bl	8002a58 <_exit>
	...

08007efc <__env_lock>:
 8007efc:	4801      	ldr	r0, [pc, #4]	@ (8007f04 <__env_lock+0x8>)
 8007efe:	f7fe bdef 	b.w	8006ae0 <__retarget_lock_acquire_recursive>
 8007f02:	bf00      	nop
 8007f04:	2000276d 	.word	0x2000276d

08007f08 <__env_unlock>:
 8007f08:	4801      	ldr	r0, [pc, #4]	@ (8007f10 <__env_unlock+0x8>)
 8007f0a:	f7fe bdeb 	b.w	8006ae4 <__retarget_lock_release_recursive>
 8007f0e:	bf00      	nop
 8007f10:	2000276d 	.word	0x2000276d

08007f14 <_realloc_r>:
 8007f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f18:	4607      	mov	r7, r0
 8007f1a:	4614      	mov	r4, r2
 8007f1c:	460d      	mov	r5, r1
 8007f1e:	b921      	cbnz	r1, 8007f2a <_realloc_r+0x16>
 8007f20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f24:	4611      	mov	r1, r2
 8007f26:	f7fe bed3 	b.w	8006cd0 <_malloc_r>
 8007f2a:	b92a      	cbnz	r2, 8007f38 <_realloc_r+0x24>
 8007f2c:	f7fe fe10 	bl	8006b50 <_free_r>
 8007f30:	4625      	mov	r5, r4
 8007f32:	4628      	mov	r0, r5
 8007f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f38:	f000 fa34 	bl	80083a4 <_malloc_usable_size_r>
 8007f3c:	4284      	cmp	r4, r0
 8007f3e:	4606      	mov	r6, r0
 8007f40:	d802      	bhi.n	8007f48 <_realloc_r+0x34>
 8007f42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f46:	d8f4      	bhi.n	8007f32 <_realloc_r+0x1e>
 8007f48:	4621      	mov	r1, r4
 8007f4a:	4638      	mov	r0, r7
 8007f4c:	f7fe fec0 	bl	8006cd0 <_malloc_r>
 8007f50:	4680      	mov	r8, r0
 8007f52:	b908      	cbnz	r0, 8007f58 <_realloc_r+0x44>
 8007f54:	4645      	mov	r5, r8
 8007f56:	e7ec      	b.n	8007f32 <_realloc_r+0x1e>
 8007f58:	42b4      	cmp	r4, r6
 8007f5a:	4622      	mov	r2, r4
 8007f5c:	4629      	mov	r1, r5
 8007f5e:	bf28      	it	cs
 8007f60:	4632      	movcs	r2, r6
 8007f62:	f7fe fdc8 	bl	8006af6 <memcpy>
 8007f66:	4629      	mov	r1, r5
 8007f68:	4638      	mov	r0, r7
 8007f6a:	f7fe fdf1 	bl	8006b50 <_free_r>
 8007f6e:	e7f1      	b.n	8007f54 <_realloc_r+0x40>

08007f70 <__sfputc_r>:
 8007f70:	6893      	ldr	r3, [r2, #8]
 8007f72:	3b01      	subs	r3, #1
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	b410      	push	{r4}
 8007f78:	6093      	str	r3, [r2, #8]
 8007f7a:	da08      	bge.n	8007f8e <__sfputc_r+0x1e>
 8007f7c:	6994      	ldr	r4, [r2, #24]
 8007f7e:	42a3      	cmp	r3, r4
 8007f80:	db01      	blt.n	8007f86 <__sfputc_r+0x16>
 8007f82:	290a      	cmp	r1, #10
 8007f84:	d103      	bne.n	8007f8e <__sfputc_r+0x1e>
 8007f86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f8a:	f000 b933 	b.w	80081f4 <__swbuf_r>
 8007f8e:	6813      	ldr	r3, [r2, #0]
 8007f90:	1c58      	adds	r0, r3, #1
 8007f92:	6010      	str	r0, [r2, #0]
 8007f94:	7019      	strb	r1, [r3, #0]
 8007f96:	4608      	mov	r0, r1
 8007f98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f9c:	4770      	bx	lr

08007f9e <__sfputs_r>:
 8007f9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fa0:	4606      	mov	r6, r0
 8007fa2:	460f      	mov	r7, r1
 8007fa4:	4614      	mov	r4, r2
 8007fa6:	18d5      	adds	r5, r2, r3
 8007fa8:	42ac      	cmp	r4, r5
 8007faa:	d101      	bne.n	8007fb0 <__sfputs_r+0x12>
 8007fac:	2000      	movs	r0, #0
 8007fae:	e007      	b.n	8007fc0 <__sfputs_r+0x22>
 8007fb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fb4:	463a      	mov	r2, r7
 8007fb6:	4630      	mov	r0, r6
 8007fb8:	f7ff ffda 	bl	8007f70 <__sfputc_r>
 8007fbc:	1c43      	adds	r3, r0, #1
 8007fbe:	d1f3      	bne.n	8007fa8 <__sfputs_r+0xa>
 8007fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fc4 <_vfiprintf_r>:
 8007fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fc8:	460d      	mov	r5, r1
 8007fca:	b09d      	sub	sp, #116	@ 0x74
 8007fcc:	4614      	mov	r4, r2
 8007fce:	4698      	mov	r8, r3
 8007fd0:	4606      	mov	r6, r0
 8007fd2:	b118      	cbz	r0, 8007fdc <_vfiprintf_r+0x18>
 8007fd4:	6a03      	ldr	r3, [r0, #32]
 8007fd6:	b90b      	cbnz	r3, 8007fdc <_vfiprintf_r+0x18>
 8007fd8:	f7fe f820 	bl	800601c <__sinit>
 8007fdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007fde:	07d9      	lsls	r1, r3, #31
 8007fe0:	d405      	bmi.n	8007fee <_vfiprintf_r+0x2a>
 8007fe2:	89ab      	ldrh	r3, [r5, #12]
 8007fe4:	059a      	lsls	r2, r3, #22
 8007fe6:	d402      	bmi.n	8007fee <_vfiprintf_r+0x2a>
 8007fe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007fea:	f7fe fd79 	bl	8006ae0 <__retarget_lock_acquire_recursive>
 8007fee:	89ab      	ldrh	r3, [r5, #12]
 8007ff0:	071b      	lsls	r3, r3, #28
 8007ff2:	d501      	bpl.n	8007ff8 <_vfiprintf_r+0x34>
 8007ff4:	692b      	ldr	r3, [r5, #16]
 8007ff6:	b99b      	cbnz	r3, 8008020 <_vfiprintf_r+0x5c>
 8007ff8:	4629      	mov	r1, r5
 8007ffa:	4630      	mov	r0, r6
 8007ffc:	f000 f938 	bl	8008270 <__swsetup_r>
 8008000:	b170      	cbz	r0, 8008020 <_vfiprintf_r+0x5c>
 8008002:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008004:	07dc      	lsls	r4, r3, #31
 8008006:	d504      	bpl.n	8008012 <_vfiprintf_r+0x4e>
 8008008:	f04f 30ff 	mov.w	r0, #4294967295
 800800c:	b01d      	add	sp, #116	@ 0x74
 800800e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008012:	89ab      	ldrh	r3, [r5, #12]
 8008014:	0598      	lsls	r0, r3, #22
 8008016:	d4f7      	bmi.n	8008008 <_vfiprintf_r+0x44>
 8008018:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800801a:	f7fe fd63 	bl	8006ae4 <__retarget_lock_release_recursive>
 800801e:	e7f3      	b.n	8008008 <_vfiprintf_r+0x44>
 8008020:	2300      	movs	r3, #0
 8008022:	9309      	str	r3, [sp, #36]	@ 0x24
 8008024:	2320      	movs	r3, #32
 8008026:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800802a:	f8cd 800c 	str.w	r8, [sp, #12]
 800802e:	2330      	movs	r3, #48	@ 0x30
 8008030:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80081e0 <_vfiprintf_r+0x21c>
 8008034:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008038:	f04f 0901 	mov.w	r9, #1
 800803c:	4623      	mov	r3, r4
 800803e:	469a      	mov	sl, r3
 8008040:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008044:	b10a      	cbz	r2, 800804a <_vfiprintf_r+0x86>
 8008046:	2a25      	cmp	r2, #37	@ 0x25
 8008048:	d1f9      	bne.n	800803e <_vfiprintf_r+0x7a>
 800804a:	ebba 0b04 	subs.w	fp, sl, r4
 800804e:	d00b      	beq.n	8008068 <_vfiprintf_r+0xa4>
 8008050:	465b      	mov	r3, fp
 8008052:	4622      	mov	r2, r4
 8008054:	4629      	mov	r1, r5
 8008056:	4630      	mov	r0, r6
 8008058:	f7ff ffa1 	bl	8007f9e <__sfputs_r>
 800805c:	3001      	adds	r0, #1
 800805e:	f000 80a7 	beq.w	80081b0 <_vfiprintf_r+0x1ec>
 8008062:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008064:	445a      	add	r2, fp
 8008066:	9209      	str	r2, [sp, #36]	@ 0x24
 8008068:	f89a 3000 	ldrb.w	r3, [sl]
 800806c:	2b00      	cmp	r3, #0
 800806e:	f000 809f 	beq.w	80081b0 <_vfiprintf_r+0x1ec>
 8008072:	2300      	movs	r3, #0
 8008074:	f04f 32ff 	mov.w	r2, #4294967295
 8008078:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800807c:	f10a 0a01 	add.w	sl, sl, #1
 8008080:	9304      	str	r3, [sp, #16]
 8008082:	9307      	str	r3, [sp, #28]
 8008084:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008088:	931a      	str	r3, [sp, #104]	@ 0x68
 800808a:	4654      	mov	r4, sl
 800808c:	2205      	movs	r2, #5
 800808e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008092:	4853      	ldr	r0, [pc, #332]	@ (80081e0 <_vfiprintf_r+0x21c>)
 8008094:	f7f8 f8bc 	bl	8000210 <memchr>
 8008098:	9a04      	ldr	r2, [sp, #16]
 800809a:	b9d8      	cbnz	r0, 80080d4 <_vfiprintf_r+0x110>
 800809c:	06d1      	lsls	r1, r2, #27
 800809e:	bf44      	itt	mi
 80080a0:	2320      	movmi	r3, #32
 80080a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080a6:	0713      	lsls	r3, r2, #28
 80080a8:	bf44      	itt	mi
 80080aa:	232b      	movmi	r3, #43	@ 0x2b
 80080ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080b0:	f89a 3000 	ldrb.w	r3, [sl]
 80080b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80080b6:	d015      	beq.n	80080e4 <_vfiprintf_r+0x120>
 80080b8:	9a07      	ldr	r2, [sp, #28]
 80080ba:	4654      	mov	r4, sl
 80080bc:	2000      	movs	r0, #0
 80080be:	f04f 0c0a 	mov.w	ip, #10
 80080c2:	4621      	mov	r1, r4
 80080c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80080c8:	3b30      	subs	r3, #48	@ 0x30
 80080ca:	2b09      	cmp	r3, #9
 80080cc:	d94b      	bls.n	8008166 <_vfiprintf_r+0x1a2>
 80080ce:	b1b0      	cbz	r0, 80080fe <_vfiprintf_r+0x13a>
 80080d0:	9207      	str	r2, [sp, #28]
 80080d2:	e014      	b.n	80080fe <_vfiprintf_r+0x13a>
 80080d4:	eba0 0308 	sub.w	r3, r0, r8
 80080d8:	fa09 f303 	lsl.w	r3, r9, r3
 80080dc:	4313      	orrs	r3, r2
 80080de:	9304      	str	r3, [sp, #16]
 80080e0:	46a2      	mov	sl, r4
 80080e2:	e7d2      	b.n	800808a <_vfiprintf_r+0xc6>
 80080e4:	9b03      	ldr	r3, [sp, #12]
 80080e6:	1d19      	adds	r1, r3, #4
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	9103      	str	r1, [sp, #12]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	bfbb      	ittet	lt
 80080f0:	425b      	neglt	r3, r3
 80080f2:	f042 0202 	orrlt.w	r2, r2, #2
 80080f6:	9307      	strge	r3, [sp, #28]
 80080f8:	9307      	strlt	r3, [sp, #28]
 80080fa:	bfb8      	it	lt
 80080fc:	9204      	strlt	r2, [sp, #16]
 80080fe:	7823      	ldrb	r3, [r4, #0]
 8008100:	2b2e      	cmp	r3, #46	@ 0x2e
 8008102:	d10a      	bne.n	800811a <_vfiprintf_r+0x156>
 8008104:	7863      	ldrb	r3, [r4, #1]
 8008106:	2b2a      	cmp	r3, #42	@ 0x2a
 8008108:	d132      	bne.n	8008170 <_vfiprintf_r+0x1ac>
 800810a:	9b03      	ldr	r3, [sp, #12]
 800810c:	1d1a      	adds	r2, r3, #4
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	9203      	str	r2, [sp, #12]
 8008112:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008116:	3402      	adds	r4, #2
 8008118:	9305      	str	r3, [sp, #20]
 800811a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80081f0 <_vfiprintf_r+0x22c>
 800811e:	7821      	ldrb	r1, [r4, #0]
 8008120:	2203      	movs	r2, #3
 8008122:	4650      	mov	r0, sl
 8008124:	f7f8 f874 	bl	8000210 <memchr>
 8008128:	b138      	cbz	r0, 800813a <_vfiprintf_r+0x176>
 800812a:	9b04      	ldr	r3, [sp, #16]
 800812c:	eba0 000a 	sub.w	r0, r0, sl
 8008130:	2240      	movs	r2, #64	@ 0x40
 8008132:	4082      	lsls	r2, r0
 8008134:	4313      	orrs	r3, r2
 8008136:	3401      	adds	r4, #1
 8008138:	9304      	str	r3, [sp, #16]
 800813a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800813e:	4829      	ldr	r0, [pc, #164]	@ (80081e4 <_vfiprintf_r+0x220>)
 8008140:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008144:	2206      	movs	r2, #6
 8008146:	f7f8 f863 	bl	8000210 <memchr>
 800814a:	2800      	cmp	r0, #0
 800814c:	d03f      	beq.n	80081ce <_vfiprintf_r+0x20a>
 800814e:	4b26      	ldr	r3, [pc, #152]	@ (80081e8 <_vfiprintf_r+0x224>)
 8008150:	bb1b      	cbnz	r3, 800819a <_vfiprintf_r+0x1d6>
 8008152:	9b03      	ldr	r3, [sp, #12]
 8008154:	3307      	adds	r3, #7
 8008156:	f023 0307 	bic.w	r3, r3, #7
 800815a:	3308      	adds	r3, #8
 800815c:	9303      	str	r3, [sp, #12]
 800815e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008160:	443b      	add	r3, r7
 8008162:	9309      	str	r3, [sp, #36]	@ 0x24
 8008164:	e76a      	b.n	800803c <_vfiprintf_r+0x78>
 8008166:	fb0c 3202 	mla	r2, ip, r2, r3
 800816a:	460c      	mov	r4, r1
 800816c:	2001      	movs	r0, #1
 800816e:	e7a8      	b.n	80080c2 <_vfiprintf_r+0xfe>
 8008170:	2300      	movs	r3, #0
 8008172:	3401      	adds	r4, #1
 8008174:	9305      	str	r3, [sp, #20]
 8008176:	4619      	mov	r1, r3
 8008178:	f04f 0c0a 	mov.w	ip, #10
 800817c:	4620      	mov	r0, r4
 800817e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008182:	3a30      	subs	r2, #48	@ 0x30
 8008184:	2a09      	cmp	r2, #9
 8008186:	d903      	bls.n	8008190 <_vfiprintf_r+0x1cc>
 8008188:	2b00      	cmp	r3, #0
 800818a:	d0c6      	beq.n	800811a <_vfiprintf_r+0x156>
 800818c:	9105      	str	r1, [sp, #20]
 800818e:	e7c4      	b.n	800811a <_vfiprintf_r+0x156>
 8008190:	fb0c 2101 	mla	r1, ip, r1, r2
 8008194:	4604      	mov	r4, r0
 8008196:	2301      	movs	r3, #1
 8008198:	e7f0      	b.n	800817c <_vfiprintf_r+0x1b8>
 800819a:	ab03      	add	r3, sp, #12
 800819c:	9300      	str	r3, [sp, #0]
 800819e:	462a      	mov	r2, r5
 80081a0:	4b12      	ldr	r3, [pc, #72]	@ (80081ec <_vfiprintf_r+0x228>)
 80081a2:	a904      	add	r1, sp, #16
 80081a4:	4630      	mov	r0, r6
 80081a6:	f3af 8000 	nop.w
 80081aa:	4607      	mov	r7, r0
 80081ac:	1c78      	adds	r0, r7, #1
 80081ae:	d1d6      	bne.n	800815e <_vfiprintf_r+0x19a>
 80081b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081b2:	07d9      	lsls	r1, r3, #31
 80081b4:	d405      	bmi.n	80081c2 <_vfiprintf_r+0x1fe>
 80081b6:	89ab      	ldrh	r3, [r5, #12]
 80081b8:	059a      	lsls	r2, r3, #22
 80081ba:	d402      	bmi.n	80081c2 <_vfiprintf_r+0x1fe>
 80081bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081be:	f7fe fc91 	bl	8006ae4 <__retarget_lock_release_recursive>
 80081c2:	89ab      	ldrh	r3, [r5, #12]
 80081c4:	065b      	lsls	r3, r3, #25
 80081c6:	f53f af1f 	bmi.w	8008008 <_vfiprintf_r+0x44>
 80081ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80081cc:	e71e      	b.n	800800c <_vfiprintf_r+0x48>
 80081ce:	ab03      	add	r3, sp, #12
 80081d0:	9300      	str	r3, [sp, #0]
 80081d2:	462a      	mov	r2, r5
 80081d4:	4b05      	ldr	r3, [pc, #20]	@ (80081ec <_vfiprintf_r+0x228>)
 80081d6:	a904      	add	r1, sp, #16
 80081d8:	4630      	mov	r0, r6
 80081da:	f7ff fa15 	bl	8007608 <_printf_i>
 80081de:	e7e4      	b.n	80081aa <_vfiprintf_r+0x1e6>
 80081e0:	080093d3 	.word	0x080093d3
 80081e4:	080093dd 	.word	0x080093dd
 80081e8:	00000000 	.word	0x00000000
 80081ec:	08007f9f 	.word	0x08007f9f
 80081f0:	080093d9 	.word	0x080093d9

080081f4 <__swbuf_r>:
 80081f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081f6:	460e      	mov	r6, r1
 80081f8:	4614      	mov	r4, r2
 80081fa:	4605      	mov	r5, r0
 80081fc:	b118      	cbz	r0, 8008206 <__swbuf_r+0x12>
 80081fe:	6a03      	ldr	r3, [r0, #32]
 8008200:	b90b      	cbnz	r3, 8008206 <__swbuf_r+0x12>
 8008202:	f7fd ff0b 	bl	800601c <__sinit>
 8008206:	69a3      	ldr	r3, [r4, #24]
 8008208:	60a3      	str	r3, [r4, #8]
 800820a:	89a3      	ldrh	r3, [r4, #12]
 800820c:	071a      	lsls	r2, r3, #28
 800820e:	d501      	bpl.n	8008214 <__swbuf_r+0x20>
 8008210:	6923      	ldr	r3, [r4, #16]
 8008212:	b943      	cbnz	r3, 8008226 <__swbuf_r+0x32>
 8008214:	4621      	mov	r1, r4
 8008216:	4628      	mov	r0, r5
 8008218:	f000 f82a 	bl	8008270 <__swsetup_r>
 800821c:	b118      	cbz	r0, 8008226 <__swbuf_r+0x32>
 800821e:	f04f 37ff 	mov.w	r7, #4294967295
 8008222:	4638      	mov	r0, r7
 8008224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008226:	6823      	ldr	r3, [r4, #0]
 8008228:	6922      	ldr	r2, [r4, #16]
 800822a:	1a98      	subs	r0, r3, r2
 800822c:	6963      	ldr	r3, [r4, #20]
 800822e:	b2f6      	uxtb	r6, r6
 8008230:	4283      	cmp	r3, r0
 8008232:	4637      	mov	r7, r6
 8008234:	dc05      	bgt.n	8008242 <__swbuf_r+0x4e>
 8008236:	4621      	mov	r1, r4
 8008238:	4628      	mov	r0, r5
 800823a:	f7ff fcd5 	bl	8007be8 <_fflush_r>
 800823e:	2800      	cmp	r0, #0
 8008240:	d1ed      	bne.n	800821e <__swbuf_r+0x2a>
 8008242:	68a3      	ldr	r3, [r4, #8]
 8008244:	3b01      	subs	r3, #1
 8008246:	60a3      	str	r3, [r4, #8]
 8008248:	6823      	ldr	r3, [r4, #0]
 800824a:	1c5a      	adds	r2, r3, #1
 800824c:	6022      	str	r2, [r4, #0]
 800824e:	701e      	strb	r6, [r3, #0]
 8008250:	6962      	ldr	r2, [r4, #20]
 8008252:	1c43      	adds	r3, r0, #1
 8008254:	429a      	cmp	r2, r3
 8008256:	d004      	beq.n	8008262 <__swbuf_r+0x6e>
 8008258:	89a3      	ldrh	r3, [r4, #12]
 800825a:	07db      	lsls	r3, r3, #31
 800825c:	d5e1      	bpl.n	8008222 <__swbuf_r+0x2e>
 800825e:	2e0a      	cmp	r6, #10
 8008260:	d1df      	bne.n	8008222 <__swbuf_r+0x2e>
 8008262:	4621      	mov	r1, r4
 8008264:	4628      	mov	r0, r5
 8008266:	f7ff fcbf 	bl	8007be8 <_fflush_r>
 800826a:	2800      	cmp	r0, #0
 800826c:	d0d9      	beq.n	8008222 <__swbuf_r+0x2e>
 800826e:	e7d6      	b.n	800821e <__swbuf_r+0x2a>

08008270 <__swsetup_r>:
 8008270:	b538      	push	{r3, r4, r5, lr}
 8008272:	4b29      	ldr	r3, [pc, #164]	@ (8008318 <__swsetup_r+0xa8>)
 8008274:	4605      	mov	r5, r0
 8008276:	6818      	ldr	r0, [r3, #0]
 8008278:	460c      	mov	r4, r1
 800827a:	b118      	cbz	r0, 8008284 <__swsetup_r+0x14>
 800827c:	6a03      	ldr	r3, [r0, #32]
 800827e:	b90b      	cbnz	r3, 8008284 <__swsetup_r+0x14>
 8008280:	f7fd fecc 	bl	800601c <__sinit>
 8008284:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008288:	0719      	lsls	r1, r3, #28
 800828a:	d422      	bmi.n	80082d2 <__swsetup_r+0x62>
 800828c:	06da      	lsls	r2, r3, #27
 800828e:	d407      	bmi.n	80082a0 <__swsetup_r+0x30>
 8008290:	2209      	movs	r2, #9
 8008292:	602a      	str	r2, [r5, #0]
 8008294:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008298:	81a3      	strh	r3, [r4, #12]
 800829a:	f04f 30ff 	mov.w	r0, #4294967295
 800829e:	e033      	b.n	8008308 <__swsetup_r+0x98>
 80082a0:	0758      	lsls	r0, r3, #29
 80082a2:	d512      	bpl.n	80082ca <__swsetup_r+0x5a>
 80082a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082a6:	b141      	cbz	r1, 80082ba <__swsetup_r+0x4a>
 80082a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082ac:	4299      	cmp	r1, r3
 80082ae:	d002      	beq.n	80082b6 <__swsetup_r+0x46>
 80082b0:	4628      	mov	r0, r5
 80082b2:	f7fe fc4d 	bl	8006b50 <_free_r>
 80082b6:	2300      	movs	r3, #0
 80082b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80082ba:	89a3      	ldrh	r3, [r4, #12]
 80082bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80082c0:	81a3      	strh	r3, [r4, #12]
 80082c2:	2300      	movs	r3, #0
 80082c4:	6063      	str	r3, [r4, #4]
 80082c6:	6923      	ldr	r3, [r4, #16]
 80082c8:	6023      	str	r3, [r4, #0]
 80082ca:	89a3      	ldrh	r3, [r4, #12]
 80082cc:	f043 0308 	orr.w	r3, r3, #8
 80082d0:	81a3      	strh	r3, [r4, #12]
 80082d2:	6923      	ldr	r3, [r4, #16]
 80082d4:	b94b      	cbnz	r3, 80082ea <__swsetup_r+0x7a>
 80082d6:	89a3      	ldrh	r3, [r4, #12]
 80082d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80082dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082e0:	d003      	beq.n	80082ea <__swsetup_r+0x7a>
 80082e2:	4621      	mov	r1, r4
 80082e4:	4628      	mov	r0, r5
 80082e6:	f000 f88b 	bl	8008400 <__smakebuf_r>
 80082ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082ee:	f013 0201 	ands.w	r2, r3, #1
 80082f2:	d00a      	beq.n	800830a <__swsetup_r+0x9a>
 80082f4:	2200      	movs	r2, #0
 80082f6:	60a2      	str	r2, [r4, #8]
 80082f8:	6962      	ldr	r2, [r4, #20]
 80082fa:	4252      	negs	r2, r2
 80082fc:	61a2      	str	r2, [r4, #24]
 80082fe:	6922      	ldr	r2, [r4, #16]
 8008300:	b942      	cbnz	r2, 8008314 <__swsetup_r+0xa4>
 8008302:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008306:	d1c5      	bne.n	8008294 <__swsetup_r+0x24>
 8008308:	bd38      	pop	{r3, r4, r5, pc}
 800830a:	0799      	lsls	r1, r3, #30
 800830c:	bf58      	it	pl
 800830e:	6962      	ldrpl	r2, [r4, #20]
 8008310:	60a2      	str	r2, [r4, #8]
 8008312:	e7f4      	b.n	80082fe <__swsetup_r+0x8e>
 8008314:	2000      	movs	r0, #0
 8008316:	e7f7      	b.n	8008308 <__swsetup_r+0x98>
 8008318:	20000140 	.word	0x20000140

0800831c <_raise_r>:
 800831c:	291f      	cmp	r1, #31
 800831e:	b538      	push	{r3, r4, r5, lr}
 8008320:	4605      	mov	r5, r0
 8008322:	460c      	mov	r4, r1
 8008324:	d904      	bls.n	8008330 <_raise_r+0x14>
 8008326:	2316      	movs	r3, #22
 8008328:	6003      	str	r3, [r0, #0]
 800832a:	f04f 30ff 	mov.w	r0, #4294967295
 800832e:	bd38      	pop	{r3, r4, r5, pc}
 8008330:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008332:	b112      	cbz	r2, 800833a <_raise_r+0x1e>
 8008334:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008338:	b94b      	cbnz	r3, 800834e <_raise_r+0x32>
 800833a:	4628      	mov	r0, r5
 800833c:	f000 f830 	bl	80083a0 <_getpid_r>
 8008340:	4622      	mov	r2, r4
 8008342:	4601      	mov	r1, r0
 8008344:	4628      	mov	r0, r5
 8008346:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800834a:	f000 b817 	b.w	800837c <_kill_r>
 800834e:	2b01      	cmp	r3, #1
 8008350:	d00a      	beq.n	8008368 <_raise_r+0x4c>
 8008352:	1c59      	adds	r1, r3, #1
 8008354:	d103      	bne.n	800835e <_raise_r+0x42>
 8008356:	2316      	movs	r3, #22
 8008358:	6003      	str	r3, [r0, #0]
 800835a:	2001      	movs	r0, #1
 800835c:	e7e7      	b.n	800832e <_raise_r+0x12>
 800835e:	2100      	movs	r1, #0
 8008360:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008364:	4620      	mov	r0, r4
 8008366:	4798      	blx	r3
 8008368:	2000      	movs	r0, #0
 800836a:	e7e0      	b.n	800832e <_raise_r+0x12>

0800836c <raise>:
 800836c:	4b02      	ldr	r3, [pc, #8]	@ (8008378 <raise+0xc>)
 800836e:	4601      	mov	r1, r0
 8008370:	6818      	ldr	r0, [r3, #0]
 8008372:	f7ff bfd3 	b.w	800831c <_raise_r>
 8008376:	bf00      	nop
 8008378:	20000140 	.word	0x20000140

0800837c <_kill_r>:
 800837c:	b538      	push	{r3, r4, r5, lr}
 800837e:	4d07      	ldr	r5, [pc, #28]	@ (800839c <_kill_r+0x20>)
 8008380:	2300      	movs	r3, #0
 8008382:	4604      	mov	r4, r0
 8008384:	4608      	mov	r0, r1
 8008386:	4611      	mov	r1, r2
 8008388:	602b      	str	r3, [r5, #0]
 800838a:	f7fa fb55 	bl	8002a38 <_kill>
 800838e:	1c43      	adds	r3, r0, #1
 8008390:	d102      	bne.n	8008398 <_kill_r+0x1c>
 8008392:	682b      	ldr	r3, [r5, #0]
 8008394:	b103      	cbz	r3, 8008398 <_kill_r+0x1c>
 8008396:	6023      	str	r3, [r4, #0]
 8008398:	bd38      	pop	{r3, r4, r5, pc}
 800839a:	bf00      	nop
 800839c:	20002768 	.word	0x20002768

080083a0 <_getpid_r>:
 80083a0:	f7fa bb42 	b.w	8002a28 <_getpid>

080083a4 <_malloc_usable_size_r>:
 80083a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083a8:	1f18      	subs	r0, r3, #4
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	bfbc      	itt	lt
 80083ae:	580b      	ldrlt	r3, [r1, r0]
 80083b0:	18c0      	addlt	r0, r0, r3
 80083b2:	4770      	bx	lr

080083b4 <__swhatbuf_r>:
 80083b4:	b570      	push	{r4, r5, r6, lr}
 80083b6:	460c      	mov	r4, r1
 80083b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083bc:	2900      	cmp	r1, #0
 80083be:	b096      	sub	sp, #88	@ 0x58
 80083c0:	4615      	mov	r5, r2
 80083c2:	461e      	mov	r6, r3
 80083c4:	da0d      	bge.n	80083e2 <__swhatbuf_r+0x2e>
 80083c6:	89a3      	ldrh	r3, [r4, #12]
 80083c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80083cc:	f04f 0100 	mov.w	r1, #0
 80083d0:	bf14      	ite	ne
 80083d2:	2340      	movne	r3, #64	@ 0x40
 80083d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80083d8:	2000      	movs	r0, #0
 80083da:	6031      	str	r1, [r6, #0]
 80083dc:	602b      	str	r3, [r5, #0]
 80083de:	b016      	add	sp, #88	@ 0x58
 80083e0:	bd70      	pop	{r4, r5, r6, pc}
 80083e2:	466a      	mov	r2, sp
 80083e4:	f000 f848 	bl	8008478 <_fstat_r>
 80083e8:	2800      	cmp	r0, #0
 80083ea:	dbec      	blt.n	80083c6 <__swhatbuf_r+0x12>
 80083ec:	9901      	ldr	r1, [sp, #4]
 80083ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80083f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80083f6:	4259      	negs	r1, r3
 80083f8:	4159      	adcs	r1, r3
 80083fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80083fe:	e7eb      	b.n	80083d8 <__swhatbuf_r+0x24>

08008400 <__smakebuf_r>:
 8008400:	898b      	ldrh	r3, [r1, #12]
 8008402:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008404:	079d      	lsls	r5, r3, #30
 8008406:	4606      	mov	r6, r0
 8008408:	460c      	mov	r4, r1
 800840a:	d507      	bpl.n	800841c <__smakebuf_r+0x1c>
 800840c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008410:	6023      	str	r3, [r4, #0]
 8008412:	6123      	str	r3, [r4, #16]
 8008414:	2301      	movs	r3, #1
 8008416:	6163      	str	r3, [r4, #20]
 8008418:	b003      	add	sp, #12
 800841a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800841c:	ab01      	add	r3, sp, #4
 800841e:	466a      	mov	r2, sp
 8008420:	f7ff ffc8 	bl	80083b4 <__swhatbuf_r>
 8008424:	9f00      	ldr	r7, [sp, #0]
 8008426:	4605      	mov	r5, r0
 8008428:	4639      	mov	r1, r7
 800842a:	4630      	mov	r0, r6
 800842c:	f7fe fc50 	bl	8006cd0 <_malloc_r>
 8008430:	b948      	cbnz	r0, 8008446 <__smakebuf_r+0x46>
 8008432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008436:	059a      	lsls	r2, r3, #22
 8008438:	d4ee      	bmi.n	8008418 <__smakebuf_r+0x18>
 800843a:	f023 0303 	bic.w	r3, r3, #3
 800843e:	f043 0302 	orr.w	r3, r3, #2
 8008442:	81a3      	strh	r3, [r4, #12]
 8008444:	e7e2      	b.n	800840c <__smakebuf_r+0xc>
 8008446:	89a3      	ldrh	r3, [r4, #12]
 8008448:	6020      	str	r0, [r4, #0]
 800844a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800844e:	81a3      	strh	r3, [r4, #12]
 8008450:	9b01      	ldr	r3, [sp, #4]
 8008452:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008456:	b15b      	cbz	r3, 8008470 <__smakebuf_r+0x70>
 8008458:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800845c:	4630      	mov	r0, r6
 800845e:	f000 f81d 	bl	800849c <_isatty_r>
 8008462:	b128      	cbz	r0, 8008470 <__smakebuf_r+0x70>
 8008464:	89a3      	ldrh	r3, [r4, #12]
 8008466:	f023 0303 	bic.w	r3, r3, #3
 800846a:	f043 0301 	orr.w	r3, r3, #1
 800846e:	81a3      	strh	r3, [r4, #12]
 8008470:	89a3      	ldrh	r3, [r4, #12]
 8008472:	431d      	orrs	r5, r3
 8008474:	81a5      	strh	r5, [r4, #12]
 8008476:	e7cf      	b.n	8008418 <__smakebuf_r+0x18>

08008478 <_fstat_r>:
 8008478:	b538      	push	{r3, r4, r5, lr}
 800847a:	4d07      	ldr	r5, [pc, #28]	@ (8008498 <_fstat_r+0x20>)
 800847c:	2300      	movs	r3, #0
 800847e:	4604      	mov	r4, r0
 8008480:	4608      	mov	r0, r1
 8008482:	4611      	mov	r1, r2
 8008484:	602b      	str	r3, [r5, #0]
 8008486:	f7fa fb1b 	bl	8002ac0 <_fstat>
 800848a:	1c43      	adds	r3, r0, #1
 800848c:	d102      	bne.n	8008494 <_fstat_r+0x1c>
 800848e:	682b      	ldr	r3, [r5, #0]
 8008490:	b103      	cbz	r3, 8008494 <_fstat_r+0x1c>
 8008492:	6023      	str	r3, [r4, #0]
 8008494:	bd38      	pop	{r3, r4, r5, pc}
 8008496:	bf00      	nop
 8008498:	20002768 	.word	0x20002768

0800849c <_isatty_r>:
 800849c:	b538      	push	{r3, r4, r5, lr}
 800849e:	4d06      	ldr	r5, [pc, #24]	@ (80084b8 <_isatty_r+0x1c>)
 80084a0:	2300      	movs	r3, #0
 80084a2:	4604      	mov	r4, r0
 80084a4:	4608      	mov	r0, r1
 80084a6:	602b      	str	r3, [r5, #0]
 80084a8:	f7fa fb1a 	bl	8002ae0 <_isatty>
 80084ac:	1c43      	adds	r3, r0, #1
 80084ae:	d102      	bne.n	80084b6 <_isatty_r+0x1a>
 80084b0:	682b      	ldr	r3, [r5, #0]
 80084b2:	b103      	cbz	r3, 80084b6 <_isatty_r+0x1a>
 80084b4:	6023      	str	r3, [r4, #0]
 80084b6:	bd38      	pop	{r3, r4, r5, pc}
 80084b8:	20002768 	.word	0x20002768

080084bc <_init>:
 80084bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084be:	bf00      	nop
 80084c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084c2:	bc08      	pop	{r3}
 80084c4:	469e      	mov	lr, r3
 80084c6:	4770      	bx	lr

080084c8 <_fini>:
 80084c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ca:	bf00      	nop
 80084cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084ce:	bc08      	pop	{r3}
 80084d0:	469e      	mov	lr, r3
 80084d2:	4770      	bx	lr
