// Seed: 989939731
program module_0 (
    input uwire id_0
);
endprogram
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri0 id_2,
    output supply0 id_3,
    output wire void id_4,
    input wor id_5,
    input wor id_6,
    input tri id_7,
    output tri id_8,
    output tri0 id_9,
    output tri id_10,
    input wor id_11,
    inout tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    input wand id_15,
    input tri id_16,
    output logic id_17,
    output supply0 void id_18,
    output supply0 id_19,
    input supply1 id_20,
    inout supply1 id_21,
    input wire id_22,
    input tri0 id_23,
    output tri0 id_24,
    output tri0 id_25
);
  assign id_8 = -1;
  always id_17 = {-1};
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  assign id_18 = id_11.id_12;
  assign id_0 = -1;
endmodule
