 
                              IC Compiler II (TM)

             Version T-2022.03-SP4 for linux64 - Aug 31, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home1/PD08/Vaishnavii/.synopsys_icc2_gui/preferences.tcl
Warning: Cannot use command line editor for terminal type 'xterm-256color'. (CLE-100)
create_lib -technology /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/tech/saed32nm_1p9m.tf \
           -ref_libs  { \
                         /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/CLIBs/saed32_hvt.ndm  \
                         /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/CLIBs/saed32_lvt.ndm \
                         /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/CLIBs/saed32_rvt.ndm  \
                         /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/CLIBs/saed32_sram_lp.ndm} riscv_MACRO_with_clk_mc_block
Information: Loading technology file '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ref/tech/saed32nm_1p9m.tf' (FILE-007)
{riscv_MACRO_with_clk_mc_block}
read_verilog /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/rtl/RISC_V_macro_with_clk_mc.v 
Loading verilog file '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/rtl/RISC_V_macro_with_clk_mc.v'
Information: Reading Verilog into new design 'msrv32_machine_control' in library 'riscv_MACRO_with_clk_mc_block'. (VR-012)
Number of modules read: 1
Top level ports: 61
Total ports in all modules: 61
Total nets in all modules: 136
Total instances in all modules: 84
Elapsed = 00:00:00.01, CPU = 00:00:00.01
1
read_sdc /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/constraint/RISC_V_macro_with_clk_mc.sdc 
Using libraries: riscv_MACRO_with_clk_mc_block saed32_hvt saed32_lvt saed32_rvt saed32_sram_lp
Linking block riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Design 'msrv32_machine_control' was successfully linked.
Information: Loading SDC version 2.1 file '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/constraint/RISC_V_macro_with_clk_mc.sdc' (FILE-007)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
Warning: set_load on nets is not supported. (CSTR-021)
1
reset_upf
Information: UPF constraints of the design have been removed. (UPF-132)
1
load_upf /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/script/ricsv_MACRO_with_clk_UPF.upf 
Information: Loading UPF file '/home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/script/ricsv_MACRO_with_clk_UPF.upf' (FILE-007)
create_supply_net VDD
create_supply_net VSS
create_supply_set ss_main -function {power VDD} -function {ground VSS}
create_power_domain PD_TOP  -supply {primary ss_main}
create_supply_port VDD -domain PD_TOP -direction in
create_supply_port VSS -domain PD_TOP -direction in
connect_supply_net VDD -ports VDD
connect_supply_net VSS -ports VSS
set_design_attributes -elements {.} -attribute correlated_supply_group {*}
add_power_state -supply ss_main -state ON  { -supply_expr { power == {FULL_ON 0.95 0.95 1.16} && ground == {FULL_ON 0.0} } }
create_power_state_group PST
add_power_state -group PST \
        -state RUN   {-logic_expr { ss_main==ON }}
1
commit_upf
Information: Related supplies are not explicitly specified on 61 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
read_parasitic_tech -name {riscv_MACRO_with_clk} -tlup {../../../ref/tech/saed32nm_1p9m_Cmin.lv.tluplus} -layermap  \
{../../../ref/tech/saed32nm_tf_itf_tluplus.map}
1
current_corner default
{default}
set_parasitic_parameters -early_spec riscv_MACRO_with_clk -late_spec riscv_MACRO_with_clk
1
set_process_number 0.99 -corners default
1
set_temperature 125 -corners default
1
set_voltage 0.75 -corners default -object_list VDD
1
current_mode default
{default}
set_scenario_status default -active true -setup true -hold true -max_transition true -max_capacitance true -min_capacitance true -leakage_power true  \
-dynamic_power trueScenario default (mode default corner default) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
1
initialize_floorplan -control_type die -side_ratio {1 1} -core_offset {1.7} -core_utilization {0.7} -orientation N
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M1'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M2'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M3'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M4'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M5'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M6'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M7'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M8'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M9'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'MRDL'. (DPUI-924)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 75.25%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
remove_pg_strategies -all
Information: The command 'remove_pg_strategies' cleared the undo history. (UNDO-016)
All strategies have been removed.
remove_pg_patterns -all
No pattern is found.
remove_pg_regions -all
No PG region is found.
remove_pg_via_master_rules -all
No via def rule is found.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
remove_routes -net_types {power ground} -ring -stripe -macro_pin_connect -lib_cell_pin_connect > /dev/null
connect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:45:24 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/84
Ground net VSS                0/84
--------------------------------------------------------------------------------
Information: connections of 168 power/ground pin(s) are created or changed.
##########################################################################
# Horizonal metal layers: M1,M7
# Vertical Metal layers: M2,M6
# RING CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_ring_pattern ring_pattern -horizontal_layer M7 \
   -horizontal_width {0.3} -horizontal_spacing {0.35} \
   -vertical_layer M6 -vertical_width {0.3} -vertical_spacing {0.35}
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring \
   -pattern {{name: ring_pattern} \
   {nets: {VDD VSS }} {offset: {0.2 0.2}}} -core \
        -extension {stop:design_boundary_and_generate_pin}
Successfully set PG strategy core_ring.
compile_pg -strategies core_ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 24 wires.
Created 16 pins at design boundary.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# MESH CREATION (M8 & M9)
# M8 (min width = 0.056; max width = 5; min_spacing = 0.056)
# M9 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern P_top_two \
        -layers { \
                { {horizontal_layer: M7} {width: 0.2} {spacing: interleaving} {pitch: 6.687} {offset: 0.836}  {trim : true} } \
                { {vertical_layer: M6}   {width: 0.2} {spacing: interleaving} {pitch: 7}   {trim : true} } \
                } \
        -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern P_top_two.
1
set_pg_strategy M7M6_mesh -pattern {{name: P_top_two } {nets: VDD VSS}} -core \
                          -extension {stop:outermost_ring}
Successfully set PG strategy M7M6_mesh.
compile_pg -strategies M7M6_mesh 
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M7M6_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M7M6_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M7M6_mesh .
Check and fix DRC for 10 wires for strategy M7M6_mesh.
Number of wires: 5
Checking DRC for 5 wires:0% 20% 40% 60% 80% 100%
Number of wires: 5
Checking DRC for 5 wires:0% 20% 40% 60% 80% 100%
Creating 10 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M7M6_mesh .
Working on strategy M7M6_mesh.
Number of detected intersections: 12
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 12 stacked vias for strategy M7M6_mesh.
Number of vias: 12
Checking DRC for 12 stacked vias:0% 5% 15% 25% 30% 40% 50% 55% 65% 75% 80% 90% 100%
Runtime of via DRC checking for strategy M7M6_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 20 stacked vias.
Number of vias: 20
Checking DRC for 20 stacked vias:0% 5% 10% 15% 20% 25% 30% 40% 50% 55% 60% 65% 75% 80% 85% 90% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy M7M6_mesh.
Checking 12 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 20 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 10 wires.
Committing wires takes 0.00 seconds.
Committed 32 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# LOWER MESH CREATION (M2)
# M2 (min width = 0.056; max width = 5; min_spacing = 0.056)
create_pg_mesh_pattern P_m2_triple \
        -layers { \
                { {vertical_layer: M2} {width: 0.2} {spacing: interleaving} {pitch: 7}  {trim : true} } \
                } \
        -via_rule { {intersection: adjacent} {via_master : default} }
Successfully create mesh pattern P_m2_triple.
1
set_pg_strategy M2_mesh -pattern {{name: P_m2_triple } {nets: VDD VSS}} -core \
                         
Successfully set PG strategy M2_mesh.
compile_pg -strategies M2_mesh
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M2_mesh.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies M2_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies M2_mesh .
Check and fix DRC for 5 wires for strategy M2_mesh.
Number of wires: 5
Checking DRC for 5 wires:0% 20% 40% 60% 80% 100%
Creating 5 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies M2_mesh .
Working on strategy M2_mesh.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy M2_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 12 stacked vias.
Number of vias: 12
Checking DRC for 12 stacked vias:0% 5% 15% 25% 30% 40% 50% 55% 65% 75% 80% 90% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 12 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 5 wires.
Committing wires takes 0.00 seconds.
Committed 48 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# RAIL CREATION (M1)
# M1 (min width = 0.05; max width = 5; min_spacing = 0.056)
create_pg_std_cell_conn_pattern rail_pattern -layers M1
Successfully create standard cell rail pattern rail_pattern.
set_pg_strategy M1_rails -core \
   -pattern {{name: rail_pattern}{nets: VDD VSS}}
Successfully set PG strategy M1_rails.
compile_pg -strategies M1_rails
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy M1_rails.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rails.
DRC checking and fixing for standard cell rail strategy M1_rails.
Number of wires: 11
Checking DRC for 11 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 11 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 54 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 54
Checking DRC for 54 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 60% 65% 70% 75% 80% 85% 90% 100%
25 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 29 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 27 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 11 wires.
Committing wires takes 0.00 seconds.
Committed 27 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
###########################set_block_pin_constraints -self -allowed_layers {M4 M5} -sides {3 4}
Information: Block pin constraints allowed_layers, sides are set for top block msrv32_machine_control. (DPPA-403)
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-04-24 10:45:31 / Session: 0.02 hr / Command: 0.00 hr / Memory: 562 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL

Non default block pin constraint setting(s) of top block: msrv32_machine_control
allowed_layers: M4 M5 
sides:          3 4

CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 61
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Not enough slots available for pin placement. Ignore pin spacing constraints. (DPPA-004)
Warning: Pin funct7_in[2] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin funct7_in[3] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin funct7_in[4] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin funct7_in[5] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin funct7_in[6] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin funct3_in[0] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin funct3_in[1] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin funct3_in[2] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin opcode_6_to_2_in[2] is placed with relaxed spacing constraint. (DPPA-379)
Warning: Pin opcode_6_to_2_in[3] is placed with relaxed spacing constraint. (DPPA-379)
Note - message 'DPPA-379' limit (10) exceeded. Remainder will be suppressed.
Number of PG ports on blocks: 0
Number of pins created: 61
Warning: 19 pins on block msrv32_machine_control have been placed with relaxed pin spacing constraint(s). (DPPA-089)
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2025-04-24 10:45:31 / Session: 0.02 hr / Command: 0.00 hr / Memory: 562 MB (FLW-8100)
1
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 84
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 17
Number of VDD Vias: 56
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 84
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 17
Number of VSS Vias: 59
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 84
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Thu Apr 24 10:45:44 2025
Command check_pg_drc finished at Thu Apr 24 10:45:44 2025
CPU usage for check_pg_drc: 0.00 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.00 seconds ( 0.00 hours)
No errors found.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
shape_blocks
Information: Starting 'shape_blocks' (FLW-8000)
Information: Time: 2025-04-24 10:45:50 / Session: 0.03 hr / Command: 0.00 hr / Memory: 562 MB (FLW-8100)
Creating appropriate block views (if needed)...

shape_blocks starts ...

    Load design data ...
Info: There is no shaping object. Nothing can be done for shaping.

Information: Elapsed time for shape_block excluding pending time: 00:00:00.01. (DPUI-902)
Information: CPU time for shape_block : 00:00:00.00. (DPUI-903)
Information: Peak memory usage for shape_block : 561 MB. (DPUI-904)
Shaping done
Information: Ending 'shape_blocks' (FLW-8001)
Information: Time: 2025-04-24 10:45:50 / Session: 0.03 hr / Command: 0.00 hr / Memory: 562 MB (FLW-8100)
1
create_placement -floorplan 
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-04-24 10:45:50 / Session: 0.03 hr / Command: 0.00 hr / Memory: 562 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH2
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for msrv32_machine_control, hor/vert channel sizes are 6.688/6.688
Placing top level std cells.
Warning: Corner default:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 84 cells affected for early, 84 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:45:52 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design msrv32_machine_control: 907.332 microns.
  wire length in design msrv32_machine_control (see through blk pins): 907.332 microns.
  ------------------
  Total wire length: 907.332 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design msrv32_machine_control:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design msrv32_machine_control:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design msrv32_machine_control: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view msrv32_machine_control_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:01.46. (DPUI-902)
Information: CPU time for create_placement : 00:00:01.43. (DPUI-903)
Information: Peak memory usage for create_placement : 725 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-04-24 10:45:52 / Session: 0.03 hr / Command: 0.00 hr / Memory: 726 MB (FLW-8100)
1
legalize_placementInformation: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-04-24 10:45:52 / Session: 0.03 hr / Command: 0.00 hr / Memory: 726 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry. The "legal orientations" for the standard cells will be limited. (LGL-031)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 115 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2453 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 44 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                44
number of site rows:                 10
number of locations attempted:     2084
number of locations failed:         714  (34.3%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    15        223        46 ( 20.6%)        108        41 ( 38.0%)  INVX1_LVT
    10        175        40 ( 22.9%)         88        39 ( 44.3%)  DFFX1_LVT
     6         87        37 ( 42.5%)         48        28 ( 58.3%)  NOR4X1_LVT
     3         64        32 ( 50.0%)         40        24 ( 60.0%)  AO22X1_LVT
     4        119        24 ( 20.2%)         33        22 ( 66.7%)  NAND3X0_LVT
     8        116        21 ( 18.1%)         44        21 ( 47.7%)  NAND2X0_LVT
     3         72        26 ( 36.1%)         24        11 ( 45.8%)  AND4X1_LVT
     3         63        21 ( 33.3%)         24        14 ( 58.3%)  OA221X1_LVT
     4         80        18 ( 22.5%)         40        17 ( 42.5%)  OR2X1_LVT
     6        104        17 ( 16.3%)         16        14 ( 87.5%)  NAND4X0_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        19 ( 79.2%)          8         7 ( 87.5%)  AO221X1_LVT
     1         16         8 ( 50.0%)          8         6 ( 75.0%)  MUX21X1_LVT
     1         16         9 ( 56.2%)         16         9 ( 56.2%)  OA21X1_LVT
     3         64        32 ( 50.0%)         40        24 ( 60.0%)  AO22X1_LVT
     1         16         8 ( 50.0%)         16         9 ( 56.2%)  NAND3X2_LVT
     6         87        37 ( 42.5%)         48        28 ( 58.3%)  NOR4X1_LVT
     2         31        14 ( 45.2%)         31        15 ( 48.4%)  AND2X2_LVT
     2         40        16 ( 40.0%)         24        12 ( 50.0%)  AND2X1_LVT
     3         63        21 ( 33.3%)         24        14 ( 58.3%)  OA221X1_LVT
     3         72        26 ( 36.1%)         24        11 ( 45.8%)  AND4X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (888 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.812 um ( 0.49 row height)
rms weighted cell displacement:   0.812 um ( 0.49 row height)
max cell displacement:            1.633 um ( 0.98 row height)
avg cell displacement:            0.716 um ( 0.43 row height)
avg weighted cell displacement:   0.716 um ( 0.43 row height)
number of cells moved:               84
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U124 (NAND2X0_LVT)
  Input location: (11.2693,9.0016)
  Legal location: (9.756,8.388)
  Displacement:   1.633 um ( 0.98 row height)
Cell: U97 (AND4X1_LVT)
  Input location: (8.7455,6.4874)
  Legal location: (7.172,6.716)
  Displacement:   1.590 um ( 0.95 row height)
Cell: U142 (AO22X1_LVT)
  Input location: (12.0756,9.0927)
  Legal location: (10.668,8.388)
  Displacement:   1.574 um ( 0.94 row height)
Cell: U130 (OA21X2_LVT)
  Input location: (12.4806,7.452)
  Legal location: (11.124,6.716)
  Displacement:   1.543 um ( 0.92 row height)
Cell: U80 (NAND3X0_LVT)
  Input location: (17.0689,14.1542)
  Legal location: (15.836,15.076)
  Displacement:   1.539 um ( 0.92 row height)
Cell: U109 (NAND2X2_LVT)
  Input location: (6.8674,7.3551)
  Legal location: (5.5,6.716)
  Displacement:   1.509 um ( 0.90 row height)
Cell: U129 (NAND2X0_LVT)
  Input location: (18.6631,10.6941)
  Legal location: (17.356,10.06)
  Displacement:   1.453 um ( 0.87 row height)
Cell: U114 (NAND2X0_LVT)
  Input location: (5.6059,6.5053)
  Legal location: (4.284,6.716)
  Displacement:   1.339 um ( 0.80 row height)
Cell: curr_state_reg[3] (DFFX1_LVT)
  Input location: (6.7037,14.7239)
  Legal location: (6.716,13.404)
  Displacement:   1.320 um ( 0.79 row height)
Cell: U112 (NAND3X0_LVT)
  Input location: (7.222,11.2149)
  Legal location: (6.716,10.06)
  Displacement:   1.261 um ( 0.75 row height)

Legalization succeeded.
Total Legalizer CPU: 1.013
Total Legalizer Wall Time: 1.075
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-04-24 10:45:53 / Session: 0.03 hr / Command: 0.00 hr / Memory: 726 MB (FLW-8100)
1
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 84
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 17
Number of VDD Vias: 56
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 17
Number of VSS Vias: 59
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Thu Apr 24 10:46:00 2025
Command check_pg_drc finished at Thu Apr 24 10:46:00 2025
CPU usage for check_pg_drc: 0.05 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.05 seconds ( 0.00 hours)
No errors found.
check_pg_missing_viasCheck net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
place_optInformation: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-24 10:46:06 / Session: 0.03 hr / Command: 0.00 hr / Memory: 726 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066662 ohm/um, via_r = 0.461429 ohm/cut, c = 0.066799 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078562 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-24 10:46:07 / Session: 0.03 hr / Command: 0.00 hr / Memory: 762 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-24 10:46:07 / Session: 0.03 hr / Command: 0.00 hr / Memory: 762 MB (FLW-8100)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 133, of which 132 non-clock nets
Number of nets with 0 toggle rate: 12
Max toggle rate = 0.2, average toggle rate = 0.0169409
Max non-clock toggle rate = 0.0535828
eLpp weight range = (0, 11.8057)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 133
Amt power = 0.1
Non-default weight range: (0.9, 6.08057)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'default' for buffer aware analysis.
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 4 sequential cells for slack balancing.
coarse place 17% done.
coarse place 33% done.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.08257e+07
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
START_CMD: optimize_dft        CPU:     53 s ( 0.01 hr) ELAPSE:    126 s ( 0.04 hr) MEM-PEAK:   809 Mb Thu Apr 24 10:46:18 2025
END_CMD: optimize_dft          CPU:     53 s ( 0.01 hr) ELAPSE:    126 s ( 0.04 hr) MEM-PEAK:   809 Mb Thu Apr 24 10:46:18 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-24 10:46:18 / Session: 0.03 hr / Command: 0.00 hr / Memory: 809 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-04-24 10:46:18 / Session: 0.03 hr / Command: 0.00 hr / Memory: 809 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-04-24 10:46:18 / Session: 0.03 hr / Command: 0.00 hr / Memory: 809 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-24 10:46:18 / Session: 0.03 hr / Command: 0.00 hr / Memory: 809 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066662 ohm/um, via_r = 0.461429 ohm/cut, c = 0.066610 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078065 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1315 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0023 seconds to load 84 cell instances into cellmap, 84 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.6069, cell height 1.6720, cell area 2.6867 for total 84 placed and application fixed cells
Information: Current block utilization is '0.75250', effective utilization is '0.75254'. (OPT-055)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:05     0.000     0.000   225.680     0.000     0.000         3        15         0     0.000       809 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:10     0.000     0.000   225.680     0.000     0.000         3        15         0     0.000       839 

min assign layer = M5
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:02:10     0.000     0.000   225.680     0.000     0.000         3        15         0     0.000       841     0.280

ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6, M7-M8, M9-MRDL
WINFO: 133 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Information: Pin clk_in is on clock network. Skipping. (OPT-067)
Information: Pin clk_in is on clock network. Skipping. (OPT-067)
Found 0 buffer-tree drivers
prepare violators: totalViolators <= 0
WINFO: 133 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.32 sec ELAPSE 0 hr : 0 min : 0.42 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066662 ohm/um, via_r = 0.461429 ohm/cut, c = 0.066610 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078065 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:11     0.000     0.000   225.680     0.000     0.000         3        15         0     0.000       860 


    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:11     0.000     0.000   225.680     0.000     0.000         3        15         0     0.000       860 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-24 10:46:24 / Session: 0.04 hr / Command: 0.00 hr / Memory: 861 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-04-24 10:46:24 / Session: 0.04 hr / Command: 0.00 hr / Memory: 861 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-04-24 10:46:24 / Session: 0.04 hr / Command: 0.00 hr / Memory: 861 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-04-24 10:46:24 / Session: 0.04 hr / Command: 0.00 hr / Memory: 861 MB (FLW-8100)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066662 ohm/um, via_r = 0.461429 ohm/cut, c = 0.066610 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078065 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:11     0.000     0.000   225.680     0.000     0.000         3        15         0     0.000       860 

Running initial optimization step.
Place-opt command begin                   CPU:    52 s (  0.01 hr )  ELAPSE:   132 s (  0.04 hr )  MEM-PEAK:   860 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:    52 s (  0.01 hr )  ELAPSE:   132 s (  0.04 hr )  MEM-PEAK:   860 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 29310406.0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 29310406.0       225.68         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 29310406.0       225.68         84
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:    57 s (  0.02 hr )  ELAPSE:   139 s (  0.04 hr )  MEM-PEAK:   860 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        225.68  29310406.00          84              0.04       860

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0547 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0023 seconds to load 84 cell instances into cellmap, 84 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.6069, cell height 1.6720, cell area 2.6867 for total 84 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        225.68  29310406.00          84              0.04       860

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        225.68  29310406.00          84              0.04       860

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       860
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       860
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       860

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8676 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.allow_pg_as_shield                               :        true                
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.debug_read_patterned_metal_shapes                :        true                
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_explicit_cut_metal_generation             :        false               
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.pg_shield_distance_threshold                     :        0                   
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        true                
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.eco_honor_target_dly                             :        false               
global.effort_level                                     :        medium              
global.enable_gr_graph_lock                             :        true                
global.enforce_macro_track_utilization                  :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_multithread_mode                     :        true                
global.macro_area_iterations                            :        0                   
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.report_congestion_enable_cell_snapping           :        false               
global.span_pg_blk_nbr                                  :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.via_cut_modeling                                 :        false               
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Message ZRT-030 is limited to 10 by default. Use set_message_info to see more messages of this type.
Message ZRT-539 is limited to 10 by default. Use set_message_info to see more messages of this type.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 0 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Found 0 pin access route guide groups.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Total number of nets = 135, of which 0 are not extracted
Total number of open nets = 133, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   18  Alloctr   18  Proc    0 
[DBIn Done] Total (MB): Used   29  Alloctr   29  Proc 8676 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   29  Proc 8676 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   29  Alloctr   30  Proc 8676 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 133
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 133, Total Half Perimeter Wire Length (HPWL) 1011 microns
HPWL   0 ~   50 microns: Net Count      133     Total HPWL         1011 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   29  Alloctr   30  Proc 8676 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.61     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   30  Proc 8676 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   30  Proc 8676 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   30  Proc 8676 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  104 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  134  Proc 8781 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  134  Proc 8781 
Initial. Routing result:
Initial. Both Dirs: Overflow =     4 Max = 3 GRCs =     9 (2.88%)
Initial. H routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     8 (5.13%)
Initial. V routing: Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M3         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     8 (5.13%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 909.43
Initial. Layer M1 wire length = 23.52
Initial. Layer M2 wire length = 238.11
Initial. Layer M3 wire length = 369.24
Initial. Layer M4 wire length = 199.51
Initial. Layer M5 wire length = 79.06
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 588
Initial. Via VIA12SQ_C count = 278
Initial. Via VIA23SQ_C count = 220
Initial. Via VIA34SQ_C count = 67
Initial. Via VIA45SQ_C count = 23
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:46:32 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  134  Proc 8781 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 920.90
phase1. Layer M1 wire length = 27.71
phase1. Layer M2 wire length = 250.34
phase1. Layer M3 wire length = 352.73
phase1. Layer M4 wire length = 198.59
phase1. Layer M5 wire length = 91.53
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 598
phase1. Via VIA12SQ_C count = 280
phase1. Via VIA23SQ_C count = 218
phase1. Via VIA34SQ_C count = 71
phase1. Via VIA45SQ_C count = 29
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc  104 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  134  Proc 8781 

Congestion utilization per direction:
Average vertical track utilization   = 17.55 %
Peak    vertical track utilization   = 58.82 %
Average horizontal track utilization = 20.38 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  105  Proc  104 
[End of Global Routing] Total (MB): Used  134  Alloctr  134  Proc 8781 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8781 
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       965
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       965
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       965
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       965
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       973
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       973
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       973
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       973
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       973
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       973
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       973
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       973
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       983
Place-opt optimization Phase 19 Iter 14         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       983
Place-opt optimization Phase 19 Iter 15         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       983
Place-opt optimization Phase 19 Iter 16         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       983
Place-opt optimization Phase 19 Iter 17         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       983
Place-opt optimization Phase 19 Iter 18         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       983

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       983

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       983
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       983
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        224.16  16300138.00          84              0.04       983
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0        219.83  13437234.00          84              0.04       983
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        219.83  9735423.00          84              0.04       983
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04       983


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-04-24 10:46:41 / Session: 0.04 hr / Command: 0.01 hr / Memory: 984 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04       983

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-04-24 10:46:41 / Session: 0.04 hr / Command: 0.01 hr / Memory: 984 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-04-24 10:46:41 / Session: 0.04 hr / Command: 0.01 hr / Memory: 984 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-04-24 10:46:41 / Session: 0.04 hr / Command: 0.01 hr / Memory: 984 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04       983
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0505 seconds to build cellmap data
Snapped 84 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8799 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   29  Proc 8799 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   29  Alloctr   30  Proc 8799 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 133
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 133, Total Half Perimeter Wire Length (HPWL) 1026 microns
HPWL   0 ~   50 microns: Net Count      133     Total HPWL         1026 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8799 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  4.26     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   30  Proc 8799 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   30  Proc 8799 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   30  Proc 8799 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  134  Proc 8879 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  134  Proc 8879 
Initial. Routing result:
Initial. Both Dirs: Overflow =     3 Max = 2 GRCs =     9 (2.88%)
Initial. H routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     8 (5.13%)
Initial. V routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M3         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     8 (5.13%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 911.56
Initial. Layer M1 wire length = 21.18
Initial. Layer M2 wire length = 255.92
Initial. Layer M3 wire length = 363.98
Initial. Layer M4 wire length = 192.96
Initial. Layer M5 wire length = 77.52
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 587
Initial. Via VIA12SQ_C count = 281
Initial. Via VIA23SQ_C count = 214
Initial. Via VIA34SQ_C count = 68
Initial. Via VIA45SQ_C count = 24
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:46:41 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  134  Proc 8879 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 920.27
phase1. Layer M1 wire length = 25.41
phase1. Layer M2 wire length = 262.86
phase1. Layer M3 wire length = 335.99
phase1. Layer M4 wire length = 194.28
phase1. Layer M5 wire length = 101.74
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 600
phase1. Via VIA12SQ_C count = 283
phase1. Via VIA23SQ_C count = 215
phase1. Via VIA34SQ_C count = 70
phase1. Via VIA45SQ_C count = 32
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  134  Proc 8879 

Congestion utilization per direction:
Average vertical track utilization   = 17.48 %
Peak    vertical track utilization   = 47.37 %
Average horizontal track utilization = 19.11 %
Peak    horizontal track utilization = 87.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Global Routing] Total (MB): Used  134  Alloctr  134  Proc 8879 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8879 
Using per-layer congestion maps for congestion reduction.
Information: 17.95% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 7.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.73 to 0.74. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 133, of which 132 non-clock nets
Number of nets with 0 toggle rate: 12
Max toggle rate = 0.2, average toggle rate = 0.0169409
Max non-clock toggle rate = 0.0535828
eLpp weight range = (0, 8.16143)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 133
Amt power = 0.1
Non-default weight range: (0.9, 5.71614)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.08943e+07
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0595 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0022 seconds to load 84 cell instances into cellmap, 84 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 115 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0580 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 46 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                46
number of site rows:                 10
number of locations attempted:     2155
number of locations failed:         676  (31.4%)

Legality of references at locations:
24 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8        143        49 ( 34.3%)         72        32 ( 44.4%)  DFFX1_RVT
     3         80        38 ( 47.5%)         56        34 ( 60.7%)  AO22X1_RVT
     5         71        33 ( 46.5%)         48        29 ( 60.4%)  NOR4X1_RVT
     9        143        31 ( 21.7%)         87        30 ( 34.5%)  NAND2X0_RVT
     5         72        27 ( 37.5%)         64        23 ( 35.9%)  OR2X1_RVT
     7        101        23 ( 22.8%)         54        16 ( 29.6%)  INVX0_HVT
     3         63        20 ( 31.7%)         40        19 ( 47.5%)  OA221X1_RVT
     6         88        16 ( 18.2%)         32        14 ( 43.8%)  NAND4X0_RVT
     2         40        16 ( 40.0%)         24        10 ( 41.7%)  OA21X1_RVT
     4         64        14 ( 21.9%)         56        12 ( 21.4%)  AND2X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  NOR3X0_RVT
     3         80        38 ( 47.5%)         56        34 ( 60.7%)  AO22X1_RVT
     5         71        33 ( 46.5%)         48        29 ( 60.4%)  NOR4X1_RVT
     2         40        18 ( 45.0%)         16         7 ( 43.8%)  DFFX1_HVT
     2         32        10 ( 31.2%)         16        10 ( 62.5%)  INVX0_LVT
     2         40        16 ( 40.0%)         24        10 ( 41.7%)  OA21X1_RVT
     1         32        11 ( 34.4%)         24        11 ( 45.8%)  AO221X1_RVT
     2         23         6 ( 26.1%)          8         6 ( 75.0%)  NOR2X0_RVT
     3         63        20 ( 31.7%)         40        19 ( 47.5%)  OA221X1_RVT
     8        143        49 ( 34.3%)         72        32 ( 44.4%)  DFFX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (865 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.549 um ( 0.33 row height)
rms weighted cell displacement:   0.549 um ( 0.33 row height)
max cell displacement:            1.423 um ( 0.85 row height)
avg cell displacement:            0.467 um ( 0.28 row height)
avg weighted cell displacement:   0.467 um ( 0.28 row height)
number of cells moved:               84
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U142 (AO22X1_RVT)
  Input location: (12.0656,8.12)
  Legal location: (10.668,8.388)
  Displacement:   1.423 um ( 0.85 row height)
Cell: U115 (INVX0_HVT)
  Input location: (16.776,12.8835)
  Legal location: (15.836,13.404)
  Displacement:   1.074 um ( 0.64 row height)
Cell: U144 (AO22X1_RVT)
  Input location: (14.8316,12.7005)
  Legal location: (14.164,13.404)
  Displacement:   0.970 um ( 0.58 row height)
Cell: U145 (INVX0_LVT)
  Input location: (12.3179,10.4258)
  Legal location: (11.428,10.06)
  Displacement:   0.962 um ( 0.58 row height)
Cell: i_or_e_out_reg (DFFX1_RVT)
  Input location: (15.6237,10.8346)
  Legal location: (15.076,10.06)
  Displacement:   0.949 um ( 0.57 row height)
Cell: U143 (AO221X1_RVT)
  Input location: (12.6636,12.5614)
  Legal location: (13.1,11.732)
  Displacement:   0.937 um ( 0.56 row height)
Cell: U129 (NAND2X0_RVT)
  Input location: (16.8009,14.2254)
  Legal location: (16.596,13.404)
  Displacement:   0.847 um ( 0.51 row height)
Cell: U146 (AO22X1_RVT)
  Input location: (13.9037,10.8274)
  Legal location: (13.556,10.06)
  Displacement:   0.842 um ( 0.50 row height)
Cell: U82 (INVX0_RVT)
  Input location: (3.9418,10.8891)
  Legal location: (3.98,10.06)
  Displacement:   0.830 um ( 0.50 row height)
Cell: U122 (OA221X1_RVT)
  Input location: (3.6516,9.197)
  Legal location: (3.828,8.388)
  Displacement:   0.828 um ( 0.50 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 84 out of 84 cells, ratio = 1.000000
Total displacement = 49.381901(um)
Max displacement = 1.665600(um), U142 (12.065600, 8.120000, 0) => (10.668000, 10.060000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.10(um)
  0 ~  20% cells displacement <=      0.21(um)
  0 ~  30% cells displacement <=      0.32(um)
  0 ~  40% cells displacement <=      0.47(um)
  0 ~  50% cells displacement <=      0.57(um)
  0 ~  60% cells displacement <=      0.69(um)
  0 ~  70% cells displacement <=      0.77(um)
  0 ~  80% cells displacement <=      0.86(um)
  0 ~  90% cells displacement <=      1.03(um)
  0 ~ 100% cells displacement <=      1.67(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-04-24 10:46:44 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-04-24 10:46:44 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-04-24 10:46:44 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-24 10:46:45 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0605 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0022 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0609 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0022 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              133              133           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0        219.83  3836164.25          84              0.04      1063
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00078464 cumPct:    35.08 estdown: 0.00145231 cumUp:    9 numDown:   58 status= valid
Knee-Processing :  cumEst: 0.00187526 cumPct:    83.83 estdown: 0.00036169 cumUp:   40 numDown:   27 status= valid
Knee-Processing :  cumEst: 0.00223695 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.04      1063
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.04      1063

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.04      1063

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-24 10:46:54 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-04-24 10:46:54 / Session: 0.04 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     76 s ( 0.02 hr) ELAPSE :    161 s ( 0.04 hr) MEM-PEAK :  1063 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     76 s ( 0.02 hr) ELAPSE :    161 s ( 0.04 hr) MEM-PEAK :  1063 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.04      1063
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 115 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0451 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                45
number of site rows:                 10
number of locations attempted:     1732
number of locations failed:         518  (29.9%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     5         71        33 ( 46.5%)         40        23 ( 57.5%)  NOR4X1_RVT
     5         64        25 ( 39.1%)         64        23 ( 35.9%)  OR2X1_RVT
     8        121        36 ( 29.8%)         42        12 ( 28.6%)  DFFX1_RVT
    11        126        27 ( 21.4%)         79        20 ( 25.3%)  INVX0_HVT
     7         87        25 ( 28.7%)         47        20 ( 42.6%)  NAND2X0_RVT
     6         72        16 ( 22.2%)         32        14 ( 43.8%)  NAND4X0_RVT
     4         64        14 ( 21.9%)         48        12 ( 25.0%)  AND2X1_RVT
     3         40        14 ( 35.0%)         16        11 ( 68.8%)  AO22X1_RVT
     2         32        18 ( 56.2%)         16         7 ( 43.8%)  DFFX1_HVT
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  NOR3X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  NOR3X0_RVT
     2         32        18 ( 56.2%)         16         7 ( 43.8%)  DFFX1_HVT
     5         71        33 ( 46.5%)         40        23 ( 57.5%)  NOR4X1_RVT
     1         24        11 ( 45.8%)         24        11 ( 45.8%)  AO221X1_RVT
     3         40        14 ( 35.0%)         16        11 ( 68.8%)  AO22X1_RVT
     2         24         9 ( 37.5%)         16         8 ( 50.0%)  OA21X1_RVT
     2         23         6 ( 26.1%)          8         6 ( 75.0%)  NOR2X0_RVT
     5         64        25 ( 39.1%)         64        23 ( 35.9%)  OR2X1_RVT
     1          8         3 ( 37.5%)          0         0 (  0.0%)  NOR4X0_RVT
     1         16         6 ( 37.5%)          0         0 (  0.0%)  MUX21X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (865 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U145 (INVX0_HVT)
  Input location: (11.428,10.06)
  Legal location: (11.428,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (INVX0_HVT)
  Input location: (9.452,10.06)
  Legal location: (9.452,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U123 (INVX0_HVT)
  Input location: (8.692,10.06)
  Legal location: (8.692,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U108 (INVX0_HVT)
  Input location: (3.372,6.716)
  Legal location: (3.372,6.716)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (7.628,11.732)
  Legal location: (7.628,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U87 (INVX0_HVT)
  Input location: (9.148,5.044)
  Legal location: (9.148,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U85 (INVX0_HVT)
  Input location: (9.908,5.044)
  Legal location: (9.908,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U81 (INVX0_HVT)
  Input location: (18.42,13.404)
  Legal location: (18.42,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[3] (DFFX1_HVT)
  Input location: (8.084,13.404)
  Legal location: (8.084,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U110 (INVX0_HVT)
  Input location: (2.764,10.06)
  Legal location: (2.764,10.06)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-04-24 10:46:54 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-24 10:46:54 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0423 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0020 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              133              133           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-24 10:46:56 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-04-24 10:46:56 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     78 s ( 0.02 hr) ELAPSE :    163 s ( 0.05 hr) MEM-PEAK :  1063 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     78 s ( 0.02 hr) ELAPSE :    163 s ( 0.05 hr) MEM-PEAK :  1063 Mb
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 115 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0611 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                45
number of site rows:                 10
number of locations attempted:     1732
number of locations failed:         518  (29.9%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     5         71        33 ( 46.5%)         40        23 ( 57.5%)  NOR4X1_RVT
     5         64        25 ( 39.1%)         64        23 ( 35.9%)  OR2X1_RVT
     8        121        36 ( 29.8%)         42        12 ( 28.6%)  DFFX1_RVT
    11        126        27 ( 21.4%)         79        20 ( 25.3%)  INVX0_HVT
     7         87        25 ( 28.7%)         47        20 ( 42.6%)  NAND2X0_RVT
     6         72        16 ( 22.2%)         32        14 ( 43.8%)  NAND4X0_RVT
     4         64        14 ( 21.9%)         48        12 ( 25.0%)  AND2X1_RVT
     3         40        14 ( 35.0%)         16        11 ( 68.8%)  AO22X1_RVT
     2         32        18 ( 56.2%)         16         7 ( 43.8%)  DFFX1_HVT
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  NOR3X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  NOR3X0_RVT
     2         32        18 ( 56.2%)         16         7 ( 43.8%)  DFFX1_HVT
     5         71        33 ( 46.5%)         40        23 ( 57.5%)  NOR4X1_RVT
     1         24        11 ( 45.8%)         24        11 ( 45.8%)  AO221X1_RVT
     3         40        14 ( 35.0%)         16        11 ( 68.8%)  AO22X1_RVT
     2         24         9 ( 37.5%)         16         8 ( 50.0%)  OA21X1_RVT
     2         23         6 ( 26.1%)          8         6 ( 75.0%)  NOR2X0_RVT
     5         64        25 ( 39.1%)         64        23 ( 35.9%)  OR2X1_RVT
     1          8         3 ( 37.5%)          0         0 (  0.0%)  NOR4X0_RVT
     1         16         6 ( 37.5%)          0         0 (  0.0%)  MUX21X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (865 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U145 (INVX0_HVT)
  Input location: (11.428,10.06)
  Legal location: (11.428,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (INVX0_HVT)
  Input location: (9.452,10.06)
  Legal location: (9.452,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U123 (INVX0_HVT)
  Input location: (8.692,10.06)
  Legal location: (8.692,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U108 (INVX0_HVT)
  Input location: (3.372,6.716)
  Legal location: (3.372,6.716)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (7.628,11.732)
  Legal location: (7.628,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U87 (INVX0_HVT)
  Input location: (9.148,5.044)
  Legal location: (9.148,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U85 (INVX0_HVT)
  Input location: (9.908,5.044)
  Legal location: (9.908,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U81 (INVX0_HVT)
  Input location: (18.42,13.404)
  Legal location: (18.42,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[3] (DFFX1_HVT)
  Input location: (8.084,13.404)
  Legal location: (8.084,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U110 (INVX0_HVT)
  Input location: (2.764,10.06)
  Legal location: (2.764,10.06)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-04-24 10:46:57 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0549 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0025 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-04-24 10:46:57 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  5.035610400933  9.863451066738  6.078121364085  2.744208641123  8.318116104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  2.894774741094  2.700160900768  3.840458464440  3.750206353169  7.663459342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  5.265476008244  5.867621298509  7.173892785364  9.669819299761  7.591488847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  2.804721389655  4.570768068564  5.624876208820  7.826857553678  4.759134918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  8.016054622107  9.584584874257  2.041725787119  3.921160167338  0.650489182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  5.237106065224  8.244485109068  3.504878105451  1.682716312888  7.173434218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  1.279335009371  1.017053458014  5.811517066269  5.826730183342  4.349384792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  3.434136277518  1.265322467701  0.417768713533  1.833872765081  6.448558237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  2.181102789997  2.300520617126  0.754683430179  1.961421711696  2.781304841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  4.642633598619  7.452719189559  1.902825324529  5.623407559547  7.269364508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.150719074418  7.540422921951  0.000351717956  5.833784856721  4.754588789445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.504832353718  4.029630297698  9.406667496875  2.789964961318  0.723295914657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.339323465238  7.977171986630  5.095895459611  1.512371770128  7.396893220513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.561246502880  5.817949206453  2.343537522627  0.037326005045  0.494781740392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.811280053167  6.652930891193  4.022493451365  6.796621802757  0.618563111981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.822636001014  9.244473183466  4.051699309534  5.907689519704  1.709513591590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.910268531996  9.532728335340  6.656260709097  9.409795858072  6.136994613139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.065710407351  9.141649918062  1.286691202201  9.569284560313  2.585845002480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.407831846230  5.316631883118  7.270110730810  7.178452860747  1.109986351474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.925151327020  9.208485870293  1.495115146745  7.734047617127  4.721422481592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.439082019424  6.976671406302  5.921085880218  9.647382689440  1.463833953161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.693073405093  3.986364833331  1.607810796408  5.274420134112  3.831812060490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.379989839109  4.270035727734  1.384043406444  0.375020905316  9.766346384229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.616059065824  4.586781856518  2.717387838536  4.966981299976  1.759149234708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.400087273965  5.457095548752  3.562485280882  0.782685025367  8.475914841826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.021210507210  7.958477129321  6.204170138711  9.392116386733  8.065049368234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.743325741522  4.824467252802  7.350485470545  1.168271901288  8.717344871851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.347548645937  1.101724087707  3.581159366626  9.582673388334  2.434939829243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.563028762751  8.126551988676  0.041774431353  3.183387546508  1.644856273718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.438725313999  7.230071703618  5.075466903017  9.196142441169  6.278131834141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.687098469861  9.745290703066  3.190280192452  9.562340025954  7.726937800869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.275824127441  8.754061087206  5.000033731795  6.583378755672  1.475459228944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.379229043871  8.402982814870  2.940664309687  5.278996766131  8.072320941465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.652778154023  8.797736983774  4.509587105961  1.151237447012  8.739680772051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.775960468788  0.581713715756  7.234351312262  7.003732970504  5.049479524039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.500964813816  7.665212874220  7.402247905136  5.679662450275  7.061857761198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.401009418601  4.924466103457  0.405167590953  4.590768221970  4.170952709159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.510862661699  6.953291628645  4.665624630909  7.940979855807  2.613690811313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.925317858235  1.914183786917  6.128667780220  1.956928726031  3.258585950248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.769529992123  0.531682973422  2.727019633081  0.717845556074  7.110999085147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.511351940202  0.920867372130  7.149519174674  5.773404031712  7.472143698159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.962744019442  4.697686935741  6.592106148021  8.964738538944  0.146384745316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.788143158009  3.398655278444  5.160789639640  8.527442383411  2.383182656049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.956734791410  9.427022367884  8.138402900644  4.037502360531  6.976635088422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.080441714082  4.458697970762  2.271736343853  6.496698499997  6.175915373470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  1.369844535896  5.545728349986  6.356246188088  2.078268872536  7.847592834182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.921967868221  0.795866507043  5.620415673871  1.939211908673  3.806505386823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  8.693178382652  2.482465510391  6.735046107054  5.116827460128  8.871735837185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159474176  9.353590672093  7.110191293881  1.358113596662  6.958267608833  4.243494332924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.475148684775  1.812674983978  0.004175003135  3.318338024650  8.164486077371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  7.362618349899  9.723026965472  2.507544250301  7.919614514116  9.627814533414

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3571074.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3571074.50       219.83         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3571074.50       219.83         84

Place-opt command complete                CPU:    79 s (  0.02 hr )  ELAPSE:   165 s (  0.05 hr )  MEM-PEAK:  1063 MB
Place-opt command statistics  CPU=28 sec (0.01 hr) ELAPSED=33 sec (0.01 hr) MEM-PEAK=1.038 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-04-24 10:46:57 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)
1
Information: 2 out of 3 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
check_pg_drc 
Command check_pg_drc started  at Thu Apr 24 10:47:02 2025
Command check_pg_drc finished at Thu Apr 24 10:47:02 2025
CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.15 seconds ( 0.00 hours)
Total number of errors found: 3
   3 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
place_optInformation: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-24 10:47:05 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1064 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-24 10:47:06 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1064 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-24 10:47:06 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1064 MB (FLW-8100)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
merge_clock_gates already run, skip in place_opt.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 133, of which 132 non-clock nets
Number of nets with 0 toggle rate: 12
Max toggle rate = 0.2, average toggle rate = 0.0169409
Max non-clock toggle rate = 0.0535828
eLpp weight range = (0, 11.8057)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 133
Amt power = 0.1
Non-default weight range: (0.9, 6.08057)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'default' for buffer aware analysis.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 4 sequential cells for slack balancing.
coarse place 17% done.
coarse place 33% done.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.12496e+07
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
START_CMD: optimize_dft        CPU:     94 s ( 0.03 hr) ELAPSE:    177 s ( 0.05 hr) MEM-PEAK:  1063 Mb Thu Apr 24 10:47:10 2025
END_CMD: optimize_dft          CPU:     94 s ( 0.03 hr) ELAPSE:    177 s ( 0.05 hr) MEM-PEAK:  1063 Mb Thu Apr 24 10:47:10 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-24 10:47:10 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1064 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-04-24 10:47:10 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1064 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-04-24 10:47:10 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1064 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-24 10:47:10 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1064 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078045 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1305 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0025 seconds to load 84 cell instances into cellmap, 84 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Information: Current block utilization is '0.73310', effective utilization is '0.73305'. (OPT-055)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:57     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1063 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:01     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1063 

min assign layer = M5
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:03:02     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1063     0.467

ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6, M7-M8, M9-MRDL
WINFO: 133 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Information: Pin clk_in is on clock network. Skipping. (OPT-067)
Information: Pin clk_in is on clock network. Skipping. (OPT-067)
Found 0 buffer-tree drivers
prepare violators: totalViolators <= 0
WINFO: 133 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.29 sec ELAPSE 0 hr : 0 min : 0.31 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078045 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:02     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1063 


    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:02     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1063 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-24 10:47:15 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1064 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-04-24 10:47:15 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1064 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-04-24 10:47:15 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1064 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-04-24 10:47:15 / Session: 0.05 hr / Command: 0.00 hr / Memory: 1064 MB (FLW-8100)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078045 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:02     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1063 

Running initial optimization step.
Place-opt command begin                   CPU:    90 s (  0.02 hr )  ELAPSE:   183 s (  0.05 hr )  MEM-PEAK:  1063 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:    90 s (  0.02 hr )  ELAPSE:   183 s (  0.05 hr )  MEM-PEAK:  1063 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 3571074.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3571074.50       219.83         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3571074.50       219.83         84
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:    95 s (  0.03 hr )  ELAPSE:   188 s (  0.05 hr )  MEM-PEAK:  1063 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0605 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0022 seconds to load 84 cell instances into cellmap, 84 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
INFO: New Levelizer turned on
Place-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 17 Iter  3         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter  4         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 18 Iter  5         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter  6         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter  7         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter  8         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter  9         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter 10         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter 11         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter 12         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 18 Iter 13         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter 14         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter 15         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter 16         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 18 Iter 17         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Place-opt optimization Phase 18 Iter 18         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

Disable clock slack update for ideal clocks
Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)


Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-04-24 10:47:29 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)

Place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-04-24 10:47:29 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-04-24 10:47:29 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-04-24 10:47:29 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1064 MB (FLW-8100)
Place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.05      1063
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0415 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 84 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8879 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   29  Proc 8879 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 8879 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 133
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 133, Total Half Perimeter Wire Length (HPWL) 1028 microns
HPWL   0 ~   50 microns: Net Count      133     Total HPWL         1028 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8879 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.97     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   30  Proc 8879 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   30  Proc 8879 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   30  Proc 8879 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  134  Proc 8911 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  134  Proc 8911 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 2 GRCs =     7 (2.24%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  6) GRCs =     6 (3.85%)
Initial. V routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M3         Overflow =     0 Max = 1 (GRCs =  6) GRCs =     6 (3.85%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 927.89
Initial. Layer M1 wire length = 9.94
Initial. Layer M2 wire length = 271.42
Initial. Layer M3 wire length = 393.88
Initial. Layer M4 wire length = 188.04
Initial. Layer M5 wire length = 64.61
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 596
Initial. Via VIA12SQ_C count = 282
Initial. Via VIA23SQ_C count = 230
Initial. Via VIA34SQ_C count = 63
Initial. Via VIA45SQ_C count = 21
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:47:29 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  134  Proc 8911 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 934.39
phase1. Layer M1 wire length = 16.35
phase1. Layer M2 wire length = 280.43
phase1. Layer M3 wire length = 378.98
phase1. Layer M4 wire length = 186.65
phase1. Layer M5 wire length = 71.98
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 600
phase1. Via VIA12SQ_C count = 284
phase1. Via VIA23SQ_C count = 229
phase1. Via VIA34SQ_C count = 64
phase1. Via VIA45SQ_C count = 23
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  134  Proc 8911 

Congestion utilization per direction:
Average vertical track utilization   = 17.59 %
Peak    vertical track utilization   = 52.94 %
Average horizontal track utilization = 19.66 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc   32 
[End of Global Routing] Total (MB): Used  134  Alloctr  134  Proc 8911 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8911 
Using per-layer congestion maps for congestion reduction.
Information: 19.87% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 13.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.73 to 0.74. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 133, of which 132 non-clock nets
Number of nets with 0 toggle rate: 12
Max toggle rate = 0.2, average toggle rate = 0.0169409
Max non-clock toggle rate = 0.0535828
eLpp weight range = (0, 8.17016)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 133
Amt power = 0.1
Non-default weight range: (0.9, 5.71702)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.03429e+07
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2686 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0066 seconds to load 84 cell instances into cellmap, 84 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 115 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2578 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                45
number of site rows:                 10
number of locations attempted:     1943
number of locations failed:         650  (33.5%)

Legality of references at locations:
22 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8        113        38 ( 33.6%)         65        34 ( 52.3%)  DFFX1_RVT
    11        173        37 ( 21.4%)        113        34 ( 30.1%)  INVX0_HVT
     3         64        31 ( 48.4%)         48        31 ( 64.6%)  AO22X1_RVT
     6        111        29 ( 26.1%)         63        29 ( 46.0%)  NAND4X0_RVT
     3         56        28 ( 50.0%)         48        21 ( 43.8%)  AND4X1_RVT
     2         40        24 ( 60.0%)         32        17 ( 53.1%)  OA21X1_RVT
     4         56        21 ( 37.5%)         32        11 ( 34.4%)  AND2X1_RVT
     2         24        15 ( 62.5%)         24        16 ( 66.7%)  NOR3X1_RVT
     5         80        19 ( 23.8%)         64        11 ( 17.2%)  OR2X1_RVT
     7        103        15 ( 14.6%)         55        15 ( 27.3%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         24        15 ( 62.5%)         24        16 ( 66.7%)  NOR3X1_RVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  MUX21X1_RVT
     2         40        24 ( 60.0%)         32        17 ( 53.1%)  OA21X1_RVT
     3         64        31 ( 48.4%)         48        31 ( 64.6%)  AO22X1_RVT
     3         56        28 ( 50.0%)         48        21 ( 43.8%)  AND4X1_RVT
     3         24         9 ( 37.5%)         16         8 ( 50.0%)  NBUFFX2_RVT
     8        113        38 ( 33.6%)         65        34 ( 52.3%)  DFFX1_RVT
     1          8         3 ( 37.5%)          8         3 ( 37.5%)  NOR4X0_RVT
     1         15         5 ( 33.3%)         15         6 ( 40.0%)  NAND2X1_RVT
     5         47        13 ( 27.7%)         24        13 ( 54.2%)  NOR4X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (865 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.514 um ( 0.31 row height)
rms weighted cell displacement:   0.514 um ( 0.31 row height)
max cell displacement:            1.272 um ( 0.76 row height)
avg cell displacement:            0.459 um ( 0.27 row height)
avg weighted cell displacement:   0.459 um ( 0.27 row height)
number of cells moved:               84
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U92 (OR2X1_RVT)
  Input location: (15.7386,1.7596)
  Legal location: (14.468,1.7)
  Displacement:   1.272 um ( 0.76 row height)
Cell: U137 (NAND2X0_RVT)
  Input location: (14.0446,5.9212)
  Legal location: (13.252,6.716)
  Displacement:   1.122 um ( 0.67 row height)
Cell: U102 (NOR4X1_RVT)
  Input location: (13.6294,1.8776)
  Legal location: (12.644,1.7)
  Displacement:   1.001 um ( 0.60 row height)
Cell: cause_out_reg[2] (DFFX1_RVT)
  Input location: (15.6133,5.9906)
  Legal location: (15.076,6.716)
  Displacement:   0.903 um ( 0.54 row height)
Cell: U121 (OA21X1_RVT)
  Input location: (7.5079,7.5754)
  Legal location: (7.628,8.388)
  Displacement:   0.821 um ( 0.49 row height)
Cell: cause_out_reg[0] (DFFX1_RVT)
  Input location: (13.1244,14.2951)
  Legal location: (13.1,15.076)
  Displacement:   0.781 um ( 0.47 row height)
Cell: U135 (NOR2X0_RVT)
  Input location: (2.6833,14.1469)
  Legal location: (2.612,13.404)
  Displacement:   0.746 um ( 0.45 row height)
Cell: U125 (NAND4X0_RVT)
  Input location: (9.0726,9.3252)
  Legal location: (9.148,10.06)
  Displacement:   0.739 um ( 0.44 row height)
Cell: U112 (NAND3X0_RVT)
  Input location: (7.3952,9.3401)
  Legal location: (7.324,10.06)
  Displacement:   0.723 um ( 0.43 row height)
Cell: U131 (INVX0_HVT)
  Input location: (1.7003,14.1268)
  Legal location: (1.7,13.404)
  Displacement:   0.723 um ( 0.43 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 84 out of 84 cells, ratio = 1.000000
Total displacement = 44.549000(um)
Max displacement = 1.587400(um), U137 (14.956600, 5.921200, 6) => (14.164000, 6.716000, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.19(um)
  0 ~  20% cells displacement <=      0.30(um)
  0 ~  30% cells displacement <=      0.38(um)
  0 ~  40% cells displacement <=      0.42(um)
  0 ~  50% cells displacement <=      0.49(um)
  0 ~  60% cells displacement <=      0.56(um)
  0 ~  70% cells displacement <=      0.61(um)
  0 ~  80% cells displacement <=      0.72(um)
  0 ~  90% cells displacement <=      0.81(um)
  0 ~ 100% cells displacement <=      1.59(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-04-24 10:47:34 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-04-24 10:47:34 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-04-24 10:47:34 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-24 10:47:35 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1311 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0023 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0439 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0023 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 40 Iter  2         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 40 Iter  3         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter  5         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter  6         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter  7         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter  8         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 41 Iter  9         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter 10         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter 11         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter 12         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter 13         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter 14         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 41 Iter 15         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter 16         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 41 Iter 17         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 43 Iter  2         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 43 Iter  3         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
Place-opt optimization Phase 43 Iter  4         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095

Disable clock slack update for ideal clocks
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              133              133           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0        219.83  3571074.50          84              0.06      1095
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00160245 cumPct:    83.21 estdown: 0.00032323 cumUp:   35 numDown:   26 status= valid
Knee-Processing :  cumEst: 0.00173371 cumPct:    90.03 estdown: 0.00019197 cumUp:   41 numDown:   20 status= valid
Knee-Processing :  cumEst: 0.00192568 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-24 10:47:40 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-04-24 10:47:40 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    113 s ( 0.03 hr) ELAPSE :    208 s ( 0.06 hr) MEM-PEAK :  1095 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    113 s ( 0.03 hr) ELAPSE :    208 s ( 0.06 hr) MEM-PEAK :  1095 Mb
Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 115 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0443 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                45
number of site rows:                 10
number of locations attempted:     1647
number of locations failed:         492  (29.9%)

Legality of references at locations:
22 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8         99        32 ( 32.3%)         59        30 ( 50.8%)  DFFX1_RVT
    11        157        28 ( 17.8%)         96        20 ( 20.8%)  INVX0_HVT
     6         95        23 ( 24.2%)         47        22 ( 46.8%)  NAND4X0_RVT
     3         48        22 ( 45.8%)         24        16 ( 66.7%)  AO22X1_RVT
     2         24        15 ( 62.5%)         24        16 ( 66.7%)  NOR3X1_RVT
     3         40        16 ( 40.0%)         40        15 ( 37.5%)  AND4X1_RVT
     2         32        18 ( 56.2%)         16         8 ( 50.0%)  OA21X1_RVT
     4         56        21 ( 37.5%)         16         3 ( 18.8%)  AND2X1_RVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  MUX21X1_RVT
     3         40        12 ( 30.0%)         32        11 ( 34.4%)  NAND2X0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         24        15 ( 62.5%)         24        16 ( 66.7%)  NOR3X1_RVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  MUX21X1_RVT
     2         32        18 ( 56.2%)         16         8 ( 50.0%)  OA21X1_RVT
     3         48        22 ( 45.8%)         24        16 ( 66.7%)  AO22X1_RVT
     3         24         9 ( 37.5%)         16         8 ( 50.0%)  NBUFFX2_RVT
     8         99        32 ( 32.3%)         59        30 ( 50.8%)  DFFX1_RVT
     3         40        16 ( 40.0%)         40        15 ( 37.5%)  AND4X1_RVT
     1          8         3 ( 37.5%)          8         3 ( 37.5%)  NOR4X0_RVT
     1         15         5 ( 33.3%)         15         6 ( 40.0%)  NAND2X1_RVT
     4         56        21 ( 37.5%)         16         3 ( 18.8%)  AND2X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (865 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U145 (INVX0_HVT)
  Input location: (11.428,10.06)
  Legal location: (11.428,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (INVX0_HVT)
  Input location: (9.452,8.388)
  Legal location: (9.452,8.388)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U123 (INVX0_HVT)
  Input location: (10.06,6.716)
  Legal location: (10.06,6.716)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U108 (INVX0_HVT)
  Input location: (3.372,6.716)
  Legal location: (3.372,6.716)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (7.324,11.732)
  Legal location: (7.324,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U87 (INVX0_HVT)
  Input location: (8.692,3.372)
  Legal location: (8.692,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U85 (INVX0_HVT)
  Input location: (9.452,3.372)
  Legal location: (9.452,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U81 (INVX0_HVT)
  Input location: (18.42,13.404)
  Legal location: (18.42,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[3] (DFFX1_HVT)
  Input location: (6.26,13.404)
  Legal location: (6.26,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U110 (INVX0_HVT)
  Input location: (1.7,10.06)
  Legal location: (1.7,10.06)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-04-24 10:47:41 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-24 10:47:41 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0605 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0022 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Place-opt optimization Phase 58 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              133              133           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
INFO: New Levelizer turned on
Place-opt optimization Phase 59 Iter  2         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Place-opt optimization Phase 59 Iter  3         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Place-opt optimization Phase 60 Iter  4         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Place-opt optimization Phase 60 Iter  5         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Place-opt optimization Phase 60 Iter  6         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 60 Iter  7         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Place-opt optimization Phase 60 Iter  8         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 62 Iter  2         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Place-opt optimization Phase 62 Iter  3         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-24 10:47:42 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-04-24 10:47:42 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    115 s ( 0.03 hr) ELAPSE :    210 s ( 0.06 hr) MEM-PEAK :  1095 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    115 s ( 0.03 hr) ELAPSE :    210 s ( 0.06 hr) MEM-PEAK :  1095 Mb
Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 115 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0487 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                45
number of site rows:                 10
number of locations attempted:     1647
number of locations failed:         492  (29.9%)

Legality of references at locations:
22 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8         99        32 ( 32.3%)         59        30 ( 50.8%)  DFFX1_RVT
    11        157        28 ( 17.8%)         96        20 ( 20.8%)  INVX0_HVT
     6         95        23 ( 24.2%)         47        22 ( 46.8%)  NAND4X0_RVT
     3         48        22 ( 45.8%)         24        16 ( 66.7%)  AO22X1_RVT
     2         24        15 ( 62.5%)         24        16 ( 66.7%)  NOR3X1_RVT
     3         40        16 ( 40.0%)         40        15 ( 37.5%)  AND4X1_RVT
     2         32        18 ( 56.2%)         16         8 ( 50.0%)  OA21X1_RVT
     4         56        21 ( 37.5%)         16         3 ( 18.8%)  AND2X1_RVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  MUX21X1_RVT
     3         40        12 ( 30.0%)         32        11 ( 34.4%)  NAND2X0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         24        15 ( 62.5%)         24        16 ( 66.7%)  NOR3X1_RVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  MUX21X1_RVT
     2         32        18 ( 56.2%)         16         8 ( 50.0%)  OA21X1_RVT
     3         48        22 ( 45.8%)         24        16 ( 66.7%)  AO22X1_RVT
     3         24         9 ( 37.5%)         16         8 ( 50.0%)  NBUFFX2_RVT
     8         99        32 ( 32.3%)         59        30 ( 50.8%)  DFFX1_RVT
     3         40        16 ( 40.0%)         40        15 ( 37.5%)  AND4X1_RVT
     1          8         3 ( 37.5%)          8         3 ( 37.5%)  NOR4X0_RVT
     1         15         5 ( 33.3%)         15         6 ( 40.0%)  NAND2X1_RVT
     4         56        21 ( 37.5%)         16         3 ( 18.8%)  AND2X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (865 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U145 (INVX0_HVT)
  Input location: (11.428,10.06)
  Legal location: (11.428,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (INVX0_HVT)
  Input location: (9.452,8.388)
  Legal location: (9.452,8.388)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U123 (INVX0_HVT)
  Input location: (10.06,6.716)
  Legal location: (10.06,6.716)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U108 (INVX0_HVT)
  Input location: (3.372,6.716)
  Legal location: (3.372,6.716)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (7.324,11.732)
  Legal location: (7.324,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U87 (INVX0_HVT)
  Input location: (8.692,3.372)
  Legal location: (8.692,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U85 (INVX0_HVT)
  Input location: (9.452,3.372)
  Legal location: (9.452,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U81 (INVX0_HVT)
  Input location: (18.42,13.404)
  Legal location: (18.42,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[3] (DFFX1_HVT)
  Input location: (6.26,13.404)
  Legal location: (6.26,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U110 (INVX0_HVT)
  Input location: (1.7,10.06)
  Legal location: (1.7,10.06)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-04-24 10:47:43 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0591 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0022 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-04-24 10:47:43 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        219.83  3567288.00          84              0.06      1095
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.451777250933  9.863450482207  6.078121364085  2.744208641123  8.318116104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.210831591094  2.700169326237  3.840458464440  3.750206353169  7.663459342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.681533858244  5.867620614078  7.173892785364  9.669819299761  7.591488847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.521815939655  4.570767536419  5.624876208820  7.826857553678  4.759134918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.733148272107  9.584583342102  2.041725787119  3.921160167338  0.650489182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.954290615224  8.244484677913  3.504878105451  1.682716312888  7.173434218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.996429659371  1.017052926969  5.811517066269  5.826730183342  4.349384792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.151220827518  1.265321935656  0.417768713533  1.833872765081  6.448558237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.808296339997  2.300529185071  0.754683430179  1.961421711696  2.781304841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.656017548619  7.452719189559  1.902825324529  5.623407559547  7.269364508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.534374124418  7.540422921951  0.000351717956  5.833784856721  4.754588789445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.578323388718  4.029630297698  9.406667496875  2.789964961318  0.723295914657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.303814490238  7.977171986630  5.095895459611  1.512371770128  7.396893220513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.535737537880  5.817949206453  2.343537522627  0.037326005045  0.494781740392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.885771088167  6.652930891193  4.022493451365  6.796621802757  0.618563111981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.896127036014  9.244473183466  4.051699309534  5.907689519704  1.709513591590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.984759566996  9.532728335340  6.656260709097  9.409795858072  6.136994613139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.039201432351  9.141649918062  1.286691202201  9.569284560313  2.585845002480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.471322871230  5.316631883118  7.270110730810  7.178452860747  1.109986351474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.999642352020  9.208485870293  1.495115146745  7.734047617127  4.721422481592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.403573044424  6.976671406302  5.921085880218  9.647382689440  1.463833953161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.667564430093  3.986364833331  1.607810796408  5.274420134112  3.831812060490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.343470864109  4.270035727734  1.384043406444  0.375020905316  9.766346384229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.680540090824  4.586781856518  2.717387838536  4.966981299976  1.759149234708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.474578208965  5.457095548752  3.562485280882  0.782685025367  8.475914841826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.095701532210  7.958477129321  6.204170138711  9.392116386733  8.065049368234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.717816776522  4.824467252802  7.350485470545  1.168271901288  8.717344871851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.311039670937  1.101724087707  3.581159366626  9.582673388334  2.434939829243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.537519797751  8.126551988676  0.041774431353  3.183387546508  1.644856273718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.402216348999  7.230071703618  5.075466903017  9.196142441169  6.278131834141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.686619819861  9.745290703066  3.190280192452  9.562340025954  7.726937800869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.274445577441  8.754061087206  5.000033731795  6.583378755672  1.475459228944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.378840493871  8.402982814870  2.940664309687  5.278996766131  8.072320941465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.651399504023  8.797736983774  4.509587105961  1.151237447012  8.739680772051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.774581818788  0.581713715756  7.234351312262  7.003732970504  5.049479524039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.509585263816  7.665212874220  7.402247905136  5.679662450275  7.061857761198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.400620868601  4.924466103457  0.405167590953  4.590768221970  4.170952709159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.519483011699  6.953291628645  4.665624630909  7.940979855807  2.613690811313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.924938208235  1.914183786917  6.128667780220  1.956928726031  3.258585950248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.768140342123  0.531682973422  2.727019633081  0.717845556074  7.110999085147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.510972390202  0.920867372130  7.149519174674  5.773404031712  7.472143698159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.961365469442  4.697686935741  6.592106148021  8.964738538944  0.146384745316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.787764508009  3.398655278444  5.160789639640  8.527442383411  2.383182656049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.955355141410  9.427022367884  8.138402900644  4.037502360531  6.976635088422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.089062164082  4.458697970762  2.271736343853  6.496698499997  6.175915373470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  1.368465985896  5.545728349986  6.356246188088  2.078268872536  7.847592834182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.920588218221  0.795866507043  5.620415673871  1.939211908673  3.806505386823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  8.692799732652  2.482465510391  6.735046107054  5.116827460128  8.871735837185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159474176  9.352111022093  7.110191293881  1.358113596662  6.958267608833  4.243494332924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.474769034775  1.812674983978  0.004175003135  3.318338024650  8.164486077371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  7.361239799899  9.723026965472  2.507544250301  7.919614514116  9.627814533414

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3567288.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3567288.00       219.83         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3567288.00       219.83         84

Place-opt command complete                CPU:   117 s (  0.03 hr )  ELAPSE:   211 s (  0.06 hr )  MEM-PEAK:  1095 MB
Place-opt command statistics  CPU=27 sec (0.01 hr) ELAPSED=28 sec (0.01 hr) MEM-PEAK=1.069 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-04-24 10:47:43 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)
1
Information: 2 out of 3 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
check_pg_drcCommand check_pg_drc started  at Thu Apr 24 10:47:48 2025
Command check_pg_drc finished at Thu Apr 24 10:47:48 2025
CPU usage for check_pg_drc: 0.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.06 seconds ( 0.00 hours)
Total number of errors found: 2
   2 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
place_opt
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-24 10:47:51 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-24 10:47:53 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-24 10:47:53 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
merge_clock_gates already run, skip in place_opt.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 133, of which 132 non-clock nets
Number of nets with 0 toggle rate: 12
Max toggle rate = 0.2, average toggle rate = 0.0169409
Max non-clock toggle rate = 0.0535828
eLpp weight range = (0, 11.8057)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 133
Amt power = 0.1
Non-default weight range: (0.9, 6.08057)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'default' for buffer aware analysis.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 4 sequential cells for slack balancing.
coarse place 17% done.
coarse place 33% done.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.06998e+07
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
START_CMD: optimize_dft        CPU:    132 s ( 0.04 hr) ELAPSE:    224 s ( 0.06 hr) MEM-PEAK:  1095 Mb Thu Apr 24 10:47:56 2025
END_CMD: optimize_dft          CPU:    132 s ( 0.04 hr) ELAPSE:    224 s ( 0.06 hr) MEM-PEAK:  1095 Mb Thu Apr 24 10:47:56 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-24 10:47:56 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-04-24 10:47:56 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-04-24 10:47:56 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-24 10:47:56 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078045 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0632 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0022 seconds to load 84 cell instances into cellmap, 84 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Information: Current block utilization is '0.73310', effective utilization is '0.73305'. (OPT-055)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:43     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1095 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:48     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1095 

min assign layer = M5
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:03:48     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1095     0.464

ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6, M7-M8, M9-MRDL
WINFO: 133 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Information: Pin clk_in is on clock network. Skipping. (OPT-067)
Information: Pin clk_in is on clock network. Skipping. (OPT-067)
Found 0 buffer-tree drivers
prepare violators: totalViolators <= 0
WINFO: 133 None-None; 0 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.32 sec ELAPSE 0 hr : 0 min : 0.32 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078045 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:48     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1095 


    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:48     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1095 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-24 10:48:01 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-04-24 10:48:01 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-04-24 10:48:01 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-04-24 10:48:01 / Session: 0.06 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066588 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078045 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:49     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1095 

Running initial optimization step.
Place-opt command begin                   CPU:   126 s (  0.04 hr )  ELAPSE:   229 s (  0.06 hr )  MEM-PEAK:  1095 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   126 s (  0.04 hr )  ELAPSE:   229 s (  0.06 hr )  MEM-PEAK:  1095 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 3567288.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3567288.00       219.83         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3567288.00       219.83         84
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:   133 s (  0.04 hr )  ELAPSE:   237 s (  0.07 hr )  MEM-PEAK:  1095 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0596 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0021 seconds to load 84 cell instances into cellmap, 84 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
INFO: New Levelizer turned on
Place-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 17 Iter  3         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter  4         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 18 Iter  5         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter  6         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter  7         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter  8         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter  9         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter 10         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter 11         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter 12         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 18 Iter 13         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter 14         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter 15         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter 16         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter 17         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 18 Iter 18         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Disable clock slack update for ideal clocks
Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)


Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-04-24 10:48:17 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-04-24 10:48:17 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-04-24 10:48:17 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-04-24 10:48:17 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)
Place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0524 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 84 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8911 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   29  Proc 8911 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 8911 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 132
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 132, Total Half Perimeter Wire Length (HPWL) 1033 microns
HPWL   0 ~   50 microns: Net Count      132     Total HPWL         1033 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   30  Proc 8911 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  4.05     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   30  Proc 8911 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   30  Proc 8911 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   30  Proc 8911 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  134  Proc 8911 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  134  Proc 8911 
Initial. Routing result:
Initial. Both Dirs: Overflow =     3 Max = 2 GRCs =    11 (3.53%)
Initial. H routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     9 (5.77%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (1.28%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (1.28%)
Initial. M3         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     9 (5.77%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 922.63
Initial. Layer M1 wire length = 8.81
Initial. Layer M2 wire length = 269.05
Initial. Layer M3 wire length = 370.80
Initial. Layer M4 wire length = 196.06
Initial. Layer M5 wire length = 77.90
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 595
Initial. Via VIA12SQ_C count = 284
Initial. Via VIA23SQ_C count = 225
Initial. Via VIA34SQ_C count = 64
Initial. Via VIA45SQ_C count = 22
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:48:18 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  134  Proc 8911 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 929.76
phase1. Layer M1 wire length = 12.98
phase1. Layer M2 wire length = 278.00
phase1. Layer M3 wire length = 351.72
phase1. Layer M4 wire length = 196.14
phase1. Layer M5 wire length = 90.92
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 598
phase1. Via VIA12SQ_C count = 286
phase1. Via VIA23SQ_C count = 222
phase1. Via VIA34SQ_C count = 64
phase1. Via VIA45SQ_C count = 26
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  134  Proc 8911 

Congestion utilization per direction:
Average vertical track utilization   = 17.93 %
Peak    vertical track utilization   = 58.82 %
Average horizontal track utilization = 18.75 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Global Routing] Total (MB): Used  134  Alloctr  134  Proc 8911 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8911 
Using per-layer congestion maps for congestion reduction.
Information: 19.23% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 8.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.73 to 0.74. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 133, of which 132 non-clock nets
Number of nets with 0 toggle rate: 12
Max toggle rate = 0.2, average toggle rate = 0.0169409
Max non-clock toggle rate = 0.0535828
eLpp weight range = (0, 8.2987)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 133
Amt power = 0.1
Non-default weight range: (0.9, 5.72987)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=default
Factor(0) = 1
Factor(BASE) = 1
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.03541e+07
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0602 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0022 seconds to load 84 cell instances into cellmap, 84 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 115 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0602 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                45
number of site rows:                 10
number of locations attempted:     2143
number of locations failed:         748  (34.9%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8        113        44 ( 38.9%)         57        28 ( 49.1%)  DFFX1_RVT
    11        163        38 ( 23.3%)        102        32 ( 31.4%)  INVX0_HVT
     1         48        33 ( 68.8%)         48        33 ( 68.8%)  AO221X1_RVT
     3         48        29 ( 60.4%)         48        30 ( 62.5%)  AND4X1_RVT
     6         88        29 ( 33.0%)         64        29 ( 45.3%)  NAND4X0_RVT
     3         64        28 ( 43.8%)         32        22 ( 68.8%)  AO22X1_RVT
     4         64        27 ( 42.2%)         40        21 ( 52.5%)  AND2X1_RVT
     2         39        18 ( 46.2%)         24        16 ( 66.7%)  NOR3X1_RVT
     5         80        18 ( 22.5%)         72        14 ( 19.4%)  OR2X1_RVT
     5         63        17 ( 27.0%)         32        14 ( 43.8%)  NOR4X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         48        33 ( 68.8%)         48        33 ( 68.8%)  AO221X1_RVT
     3         48        29 ( 60.4%)         48        30 ( 62.5%)  AND4X1_RVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  MUX21X1_RVT
     2         39        18 ( 46.2%)         24        16 ( 66.7%)  NOR3X1_RVT
     3         64        28 ( 43.8%)         32        22 ( 68.8%)  AO22X1_RVT
     2         40        24 ( 60.0%)         16         4 ( 25.0%)  OA21X1_RVT
     4         64        27 ( 42.2%)         40        21 ( 52.5%)  AND2X1_RVT
     8        113        44 ( 38.9%)         57        28 ( 49.1%)  DFFX1_RVT
     2         40        15 ( 37.5%)         32        14 ( 43.8%)  INVX0_RVT
     2         40        15 ( 37.5%)         32        13 ( 40.6%)  INVX1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (865 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.507 um ( 0.30 row height)
rms weighted cell displacement:   0.507 um ( 0.30 row height)
max cell displacement:            0.880 um ( 0.53 row height)
avg cell displacement:            0.447 um ( 0.27 row height)
avg weighted cell displacement:   0.447 um ( 0.27 row height)
number of cells moved:               84
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U92 (OR2X1_RVT)
  Input location: (15.348,1.7008)
  Legal location: (14.468,1.7)
  Displacement:   0.880 um ( 0.53 row height)
Cell: cause_out_reg[2] (DFFX1_RVT)
  Input location: (15.6342,6.0438)
  Legal location: (15.076,6.716)
  Displacement:   0.874 um ( 0.52 row height)
Cell: U138 (NAND2X0_RVT)
  Input location: (14.1799,5.8957)
  Legal location: (14.012,5.044)
  Displacement:   0.868 um ( 0.52 row height)
Cell: U126 (INVX0_RVT)
  Input location: (11.8454,9.1575)
  Legal location: (12.188,8.388)
  Displacement:   0.842 um ( 0.50 row height)
Cell: U143 (AO221X1_RVT)
  Input location: (11.072,13.8573)
  Legal location: (10.364,13.404)
  Displacement:   0.841 um ( 0.50 row height)
Cell: U114 (NAND2X0_RVT)
  Input location: (4.0658,7.5846)
  Legal location: (4.132,8.388)
  Displacement:   0.806 um ( 0.48 row height)
Cell: U124 (NAND2X0_RVT)
  Input location: (9.2409,5.9453)
  Legal location: (9.452,6.716)
  Displacement:   0.799 um ( 0.48 row height)
Cell: U77 (NAND4X0_RVT)
  Input location: (11.4966,15.6756)
  Legal location: (10.972,15.076)
  Displacement:   0.797 um ( 0.48 row height)
Cell: U135 (NOR2X0_RVT)
  Input location: (2.7176,14.2915)
  Legal location: (2.764,15.076)
  Displacement:   0.786 um ( 0.47 row height)
Cell: U84 (OR2X1_RVT)
  Input location: (10.5717,4.127)
  Legal location: (10.516,3.372)
  Displacement:   0.757 um ( 0.45 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 84 out of 84 cells, ratio = 1.000000
Total displacement = 45.206402(um)
Max displacement = 1.230400(um), cause_out_reg[2] (15.634200, 6.043800, 0) => (19.028000, 6.716000, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.15(um)
  0 ~  20% cells displacement <=      0.21(um)
  0 ~  30% cells displacement <=      0.28(um)
  0 ~  40% cells displacement <=      0.41(um)
  0 ~  50% cells displacement <=      0.52(um)
  0 ~  60% cells displacement <=      0.66(um)
  0 ~  70% cells displacement <=      0.71(um)
  0 ~  80% cells displacement <=      0.78(um)
  0 ~  90% cells displacement <=      0.88(um)
  0 ~ 100% cells displacement <=      1.23(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-04-24 10:48:21 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-04-24 10:48:21 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-04-24 10:48:21 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-24 10:48:22 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0591 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0022 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0580 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0023 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 40 Iter  2         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 40 Iter  3         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter  5         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter  6         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter  7         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter  8         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 41 Iter  9         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter 10         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'default'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 41 Iter 11         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter 12         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter 13         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter 14         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter 15         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter 16         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 41 Iter 17         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 43 Iter  2         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 43 Iter  3         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 43 Iter  4         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Disable clock slack update for ideal clocks
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              133              133           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Disable clock slack update for ideal clocks
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00160245 cumPct:    83.66 estdown: 0.00031301 cumUp:   35 numDown:   25 status= valid
Knee-Processing :  cumEst: 0.00173371 cumPct:    90.51 estdown: 0.00018175 cumUp:   41 numDown:   19 status= valid
Knee-Processing :  cumEst: 0.00191545 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-24 10:48:29 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-04-24 10:48:29 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    151 s ( 0.04 hr) ELAPSE :    256 s ( 0.07 hr) MEM-PEAK :  1095 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    151 s ( 0.04 hr) ELAPSE :    256 s ( 0.07 hr) MEM-PEAK :  1095 Mb
Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 115 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0582 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                45
number of site rows:                 10
number of locations attempted:     1760
number of locations failed:         568  (32.3%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8         99        38 ( 38.4%)         51        24 ( 47.1%)  DFFX1_RVT
     3         48        29 ( 60.4%)         48        30 ( 62.5%)  AND4X1_RVT
    11        134        27 ( 20.1%)         88        21 ( 23.9%)  INVX0_HVT
     6         80        23 ( 28.8%)         48        22 ( 45.8%)  NAND4X0_RVT
     4         64        27 ( 42.2%)         16        11 ( 68.8%)  AND2X1_RVT
     3         48        22 ( 45.8%)         16        13 ( 81.2%)  AO22X1_RVT
     5         72        18 ( 25.0%)         72        14 ( 19.4%)  OR2X1_RVT
     1         24        16 ( 66.7%)         16        11 ( 68.8%)  AO221X1_RVT
     2         31        15 ( 48.4%)         16        10 ( 62.5%)  NOR3X1_RVT
     5         55        17 ( 30.9%)         24         8 ( 33.3%)  NOR4X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        16 ( 66.7%)         16        11 ( 68.8%)  AO221X1_RVT
     3         48        29 ( 60.4%)         48        30 ( 62.5%)  AND4X1_RVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  MUX21X1_RVT
     3         48        22 ( 45.8%)         16        13 ( 81.2%)  AO22X1_RVT
     2         31        15 ( 48.4%)         16        10 ( 62.5%)  NOR3X1_RVT
     4         64        27 ( 42.2%)         16        11 ( 68.8%)  AND2X1_RVT
     2         32        18 ( 56.2%)         16         4 ( 25.0%)  OA21X1_RVT
     8         99        38 ( 38.4%)         51        24 ( 47.1%)  DFFX1_RVT
     1          8         3 ( 37.5%)          0         0 (  0.0%)  NOR4X0_RVT
     6         80        23 ( 28.8%)         48        22 ( 45.8%)  NAND4X0_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (865 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U145 (INVX0_HVT)
  Input location: (11.428,10.06)
  Legal location: (11.428,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (INVX0_HVT)
  Input location: (8.692,6.716)
  Legal location: (8.692,6.716)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U123 (INVX0_HVT)
  Input location: (9.3,8.388)
  Legal location: (9.3,8.388)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U108 (INVX0_HVT)
  Input location: (3.676,5.044)
  Legal location: (3.676,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (7.324,11.732)
  Legal location: (7.324,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U87 (INVX0_HVT)
  Input location: (8.692,5.044)
  Legal location: (8.692,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U85 (INVX0_HVT)
  Input location: (7.932,5.044)
  Legal location: (7.932,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U81 (INVX0_HVT)
  Input location: (18.42,11.732)
  Legal location: (18.42,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[3] (DFFX1_HVT)
  Input location: (6.412,13.404)
  Legal location: (6.412,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U110 (INVX0_HVT)
  Input location: (1.7,10.06)
  Legal location: (1.7,10.06)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-04-24 10:48:29 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-24 10:48:29 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0428 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0021 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Place-opt optimization Phase 58 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              133              133           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
INFO: New Levelizer turned on
Place-opt optimization Phase 59 Iter  2         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 59 Iter  3         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 60 Iter  4         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 60 Iter  5         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 60 Iter  6         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 60 Iter  7         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 60 Iter  8         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 62 Iter  2         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Place-opt optimization Phase 62 Iter  3         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-24 10:48:30 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-04-24 10:48:30 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    152 s ( 0.04 hr) ELAPSE :    258 s ( 0.07 hr) MEM-PEAK :  1095 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    152 s ( 0.04 hr) ELAPSE :    258 s ( 0.07 hr) MEM-PEAK :  1095 Mb
Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 115 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0599 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                45
number of site rows:                 10
number of locations attempted:     1760
number of locations failed:         568  (32.3%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8         99        38 ( 38.4%)         51        24 ( 47.1%)  DFFX1_RVT
     3         48        29 ( 60.4%)         48        30 ( 62.5%)  AND4X1_RVT
    11        134        27 ( 20.1%)         88        21 ( 23.9%)  INVX0_HVT
     6         80        23 ( 28.8%)         48        22 ( 45.8%)  NAND4X0_RVT
     4         64        27 ( 42.2%)         16        11 ( 68.8%)  AND2X1_RVT
     3         48        22 ( 45.8%)         16        13 ( 81.2%)  AO22X1_RVT
     5         72        18 ( 25.0%)         72        14 ( 19.4%)  OR2X1_RVT
     1         24        16 ( 66.7%)         16        11 ( 68.8%)  AO221X1_RVT
     2         31        15 ( 48.4%)         16        10 ( 62.5%)  NOR3X1_RVT
     5         55        17 ( 30.9%)         24         8 ( 33.3%)  NOR4X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        16 ( 66.7%)         16        11 ( 68.8%)  AO221X1_RVT
     3         48        29 ( 60.4%)         48        30 ( 62.5%)  AND4X1_RVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  MUX21X1_RVT
     3         48        22 ( 45.8%)         16        13 ( 81.2%)  AO22X1_RVT
     2         31        15 ( 48.4%)         16        10 ( 62.5%)  NOR3X1_RVT
     4         64        27 ( 42.2%)         16        11 ( 68.8%)  AND2X1_RVT
     2         32        18 ( 56.2%)         16         4 ( 25.0%)  OA21X1_RVT
     8         99        38 ( 38.4%)         51        24 ( 47.1%)  DFFX1_RVT
     1          8         3 ( 37.5%)          0         0 (  0.0%)  NOR4X0_RVT
     6         80        23 ( 28.8%)         48        22 ( 45.8%)  NAND4X0_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (865 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U145 (INVX0_HVT)
  Input location: (11.428,10.06)
  Legal location: (11.428,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (INVX0_HVT)
  Input location: (8.692,6.716)
  Legal location: (8.692,6.716)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U123 (INVX0_HVT)
  Input location: (9.3,8.388)
  Legal location: (9.3,8.388)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U108 (INVX0_HVT)
  Input location: (3.676,5.044)
  Legal location: (3.676,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (7.324,11.732)
  Legal location: (7.324,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U87 (INVX0_HVT)
  Input location: (8.692,5.044)
  Legal location: (8.692,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U85 (INVX0_HVT)
  Input location: (7.932,5.044)
  Legal location: (7.932,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U81 (INVX0_HVT)
  Input location: (18.42,11.732)
  Legal location: (18.42,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[3] (DFFX1_HVT)
  Input location: (6.412,13.404)
  Legal location: (6.412,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U110 (INVX0_HVT)
  Input location: (1.7,10.06)
  Legal location: (1.7,10.06)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-04-24 10:48:31 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1245 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0026 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-04-24 10:48:31 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        219.83  3567288.00          84              0.07      1095
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.450398600933  9.863450482207  6.078121364085  2.744208641123  8.318116104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.219452941094  2.700169326237  3.840458464440  3.750206353169  7.663459342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.680154208244  5.867620614078  7.173892785364  9.669819299761  7.591488847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.520436389655  4.570767536419  5.624876208820  7.826857553678  4.759134918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.732769622107  9.584583342102  2.041725787119  3.921160167338  0.650489182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.953811065224  8.244484677913  3.504878105451  1.682716312888  7.173434218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.995040009371  1.017052926969  5.811517066269  5.826730183342  4.349384792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.150841277518  1.265321935656  0.417768713533  1.833872765081  6.448558237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.807817789997  2.300529185071  0.754683430179  1.961421711696  2.781304841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.655638998619  7.452719189559  1.902825324529  5.623407559547  7.269364508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.533995574418  7.540422921951  0.000351717956  5.833784856721  4.754588789445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.577944738718  4.029630297698  9.406667496875  2.789964961318  0.723295914657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.302435840238  7.977171986630  5.095895459611  1.512371770128  7.396893220513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.534358987880  5.817949206453  2.343537522627  0.037326005045  0.494781740392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.884392438167  6.652930891193  4.022493451365  6.796621802757  0.618563111981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.895748486014  9.244473183466  4.051699309534  5.907689519704  1.709513591590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.983370916996  9.532728335340  6.656260709097  9.409795858072  6.136994613139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.038822882351  9.141649918062  1.286691202201  9.569284560313  2.585845002480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.470943221230  5.316631883118  7.270110730810  7.178452860747  1.109986351474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.998263702020  9.208485870293  1.495115146745  7.734047617127  4.721422481592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.402194494424  6.976671406302  5.921085880218  9.647382689440  1.463833953161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.666185880093  3.986364833331  1.607810796408  5.274420134112  3.831812060490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.342091214109  4.270035727734  1.384043406444  0.375020905316  9.766346384229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.689161440824  4.586781856518  2.717387838536  4.966981299976  1.759149234708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.473199658965  5.457095548752  3.562485280882  0.782685025367  8.475914841826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.094322982210  7.958477129321  6.204170138711  9.392116386733  8.065049368234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.716437126522  4.824467252802  7.350485470545  1.168271901288  8.717344871851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.310650020937  1.101724087707  3.581159366626  9.582673388334  2.434939829243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.536130147751  8.126551988676  0.041774431353  3.183387546508  1.644856273718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.401837798999  7.230071703618  5.075466903017  9.196142441169  6.278131834141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.686619819861  9.745290703066  3.190280192452  9.562340025954  7.726937800869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.274445577441  8.754061087206  5.000033731795  6.583378755672  1.475459228944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.378840493871  8.402982814870  2.940664309687  5.278996766131  8.072320941465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.651399504023  8.797736983774  4.509587105961  1.151237447012  8.739680772051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.774581818788  0.581713715756  7.234351312262  7.003732970504  5.049479524039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.509585263816  7.665212874220  7.402247905136  5.679662450275  7.061857761198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.400620868601  4.924466103457  0.405167590953  4.590768221970  4.170952709159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.519483011699  6.953291628645  4.665624630909  7.940979855807  2.613690811313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.924938208235  1.914183786917  6.128667780220  1.956928726031  3.258585950248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.768140342123  0.531682973422  2.727019633081  0.717845556074  7.110999085147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.510972390202  0.920867372130  7.149519174674  5.773404031712  7.472143698159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.961365469442  4.697686935741  6.592106148021  8.964738538944  0.146384745316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.787764508009  3.398655278444  5.160789639640  8.527442383411  2.383182656049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.955355141410  9.427022367884  8.138402900644  4.037502360531  6.976635088422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.089062164082  4.458697970762  2.271736343853  6.496698499997  6.175915373470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002100661  1.368465985896  5.545728349986  6.356246188088  2.078268872536  7.847592834182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.920588218221  0.795866507043  5.620415673871  1.939211908673  3.806505386823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426900558  8.692799732652  2.482465510391  6.735046107054  5.116827460128  8.871735837185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159474176  9.352111022093  7.110191293881  1.358113596662  6.958267608833  4.243494332924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.474769034775  1.812674983978  0.004175003135  3.318338024650  8.164486077371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242169387  7.361239799899  9.723026965472  2.507544250301  7.919614514116  9.627814533414

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3567288.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3567288.00       219.83         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3567288.00       219.83         84

Place-opt command complete                CPU:   154 s (  0.04 hr )  ELAPSE:   260 s (  0.07 hr )  MEM-PEAK:  1095 MB
Place-opt command statistics  CPU=28 sec (0.01 hr) ELAPSED=30 sec (0.01 hr) MEM-PEAK=1.069 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-04-24 10:48:32 / Session: 0.07 hr / Command: 0.01 hr / Memory: 1096 MB (FLW-8100)
1
Information: 2 out of 3 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
check_pg_drcCommand check_pg_drc started  at Thu Apr 24 10:48:38 2025
Command check_pg_drc finished at Thu Apr 24 10:48:38 2025
CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.07 seconds ( 0.00 hours)
No errors found.
set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
report_clock_settings
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
****************************************
 Report : clock settings
 Design : msrv32_machine_control
 Date   : Thu Apr 24 10:48:53 2025
****************************************


======================================
Configurations 
======================================

##Global
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified

##clk
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 0.600 (default)
    Target skew: 0 (default)
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##clk
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
                                      5.083               1.024         16.000
saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
                                      6.608               1.024         16.000
saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
                                      9.657               1.024         16.000
saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
                                      6.099               1.024         82.000
saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
                                      2.033               1.024         16.000
saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
                                     10.674               1.024        168.000
saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
                                      2.541               1.024         32.000
saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
                                      3.812               1.024         64.000
saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
                                      5.083               1.024         16.000
saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
                                      6.608               1.024         16.000
saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
                                      9.657               1.024         16.000
saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
                                      6.099               1.024         82.000
saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
                                      2.033               1.024         16.000
saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
                                     10.674               1.024        168.000
saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
                                      2.541               1.024         32.000
saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
                                      3.812               1.024         64.000
saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
                                      5.083               1.024         16.000
saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
                                      6.608               1.024         16.000
saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
                                      9.657               1.024         16.000
saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
                                      6.099               1.024         82.000
saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
                                      2.033               1.024         16.000
saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
                                     10.674               1.024        168.000
saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
                                      2.541               1.024         32.000
saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
                                      3.812               1.024         64.000
saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
                                      7.116               1.024          8.000
saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
                                      7.624               1.024         16.000
saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
                                      8.641               1.024         32.000
saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
                                      7.624               1.024          8.000
saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
                                      8.133               1.024         16.000
saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
                                      8.133               1.024         32.000
saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
                                      7.116               1.024          8.000
saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
                                      6.608               1.024         16.000
saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
                                      8.133               1.024         32.000

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
                                      6.608               1.024         82.000
saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
                                      2.541               1.024         16.000
saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
                                     11.691               1.024        168.000
saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
                                      3.050               1.024         32.000
saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
                                      4.320               1.024         64.000
saed32_hvt|saed32_hvt_std/INVX0_HVT
                                      1.271               1.024          8.000
saed32_hvt|saed32_hvt_std/INVX16_HVT
                                      5.083               1.024         82.000
saed32_hvt|saed32_hvt_std/INVX1_HVT
                                      1.271               1.024          8.000
saed32_hvt|saed32_hvt_std/INVX2_HVT
                                      1.525               1.024         16.000
saed32_hvt|saed32_hvt_std/INVX32_HVT
                                      9.149               1.024        168.000
saed32_hvt|saed32_hvt_std/INVX4_HVT
                                      2.033               1.024         32.000
saed32_hvt|saed32_hvt_std/INVX8_HVT
                                      3.050               1.024         64.000
saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
                                      6.608               1.024         82.000
saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
                                      2.541               1.024         16.000
saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
                                     11.691               1.024        168.000
saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
                                      3.050               1.024         32.000
saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
                                      4.320               1.024         64.000
saed32_lvt|saed32_lvt_std/INVX0_LVT
                                      1.271               1.024          8.000
saed32_lvt|saed32_lvt_std/INVX16_LVT
                                      5.083               1.024         82.000
saed32_lvt|saed32_lvt_std/INVX1_LVT
                                      1.271               1.024          8.000
saed32_lvt|saed32_lvt_std/INVX2_LVT
                                      1.525               1.024         16.000
saed32_lvt|saed32_lvt_std/INVX32_LVT
                                      9.149               1.024        168.000
saed32_lvt|saed32_lvt_std/INVX4_LVT
                                      2.033               1.024         32.000
saed32_lvt|saed32_lvt_std/INVX8_LVT
                                      3.050               1.024         64.000
saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
                                      6.608               1.024         82.000
saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
                                      2.541               1.024         16.000
saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
                                     11.691               1.024        168.000
saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
                                      3.050               1.024         32.000
saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
                                      4.320               1.024         64.000
saed32_rvt|saed32_rvt_std/INVX0_RVT
                                      1.271               1.024          8.000
saed32_rvt|saed32_rvt_std/INVX16_RVT
                                      5.083               1.024         82.000
saed32_rvt|saed32_rvt_std/INVX1_RVT
                                      1.271               1.024          8.000
saed32_rvt|saed32_rvt_std/INVX2_RVT
                                      1.525               1.024         16.000
saed32_rvt|saed32_rvt_std/INVX32_RVT
                                      9.149               1.024        168.000
saed32_rvt|saed32_rvt_std/INVX4_RVT
                                      2.033               1.024         32.000
saed32_rvt|saed32_rvt_std/INVX8_RVT
                                      3.050               1.024         64.000
saed32_hvt|saed32_hvt_std/AOINVX1_HVT
                                      7.116               1.024          8.000
saed32_hvt|saed32_hvt_std/AOINVX2_HVT
                                      8.133               1.024         16.000
saed32_hvt|saed32_hvt_std/AOINVX4_HVT
                                      9.149               1.024         32.000
saed32_lvt|saed32_lvt_std/AOINVX1_LVT
                                      7.624               1.024          8.000
saed32_lvt|saed32_lvt_std/AOINVX2_LVT
                                      7.624               1.024         16.000
saed32_lvt|saed32_lvt_std/AOINVX4_LVT
                                      8.641               1.024         32.000
saed32_rvt|saed32_rvt_std/AOINVX1_RVT
                                      7.116               1.024          8.000
saed32_rvt|saed32_rvt_std/AOINVX2_RVT
                                      7.624               1.024         16.000
saed32_rvt|saed32_rvt_std/AOINVX4_RVT
                                      8.641               1.024         32.000


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
report_qor -summary
****************************************
Report : qor
        -summary
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:48:53 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)             4.92           0.00              0

Design             (Hold)              0.47           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            219.83
Cell Area (netlist and physical only):          219.84
Nets with DRC Violations:        0
1
clock_optInformation: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-04-24 10:48:53 / Session: 0.08 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  3
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-04-24 10:48:54 / Session: 0.08 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-04-24 10:48:54 / Session: 0.08 hr / Command: 0.00 hr / Memory: 1096 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 115 total vias.
Total 0.0653 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0030 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
Setting target skew for clock: clk (mode default corner default) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = default, mode = default)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN0 (default:default)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (default:default)
Max-CTS: All active scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner default
INFO: Using corner default for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner default for worst dynamic corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.052528
new cutoff lpd: 1.21956e-02
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2440 / 0.2440)
ORB: Nominal = 0.0524849  Design MT = 0.475000  Target = 0.2440179 (4.649 nominal)  MaxRC = 0.169527
bmap: stepx = stepy = 83600
DB units per micron : 10000
Core Area = 3 X 3 ()
   10% ...Done
Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk_in
 Clocks: 
     clk (default)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 10
 Number of Gates = 0
 Number of Loads = 10
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk_in
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.09 sec, cpu time is 0 hr : 0 min : 1.05 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 10, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.24 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 19, DR 0), data (VR 132, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.68     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: msrv32_machine_control; type: design; tot_drc_vio: 0; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: default:clk; type: clock; latency: 0.000267; gskew: 0.000076; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: default root: clk_in
Clock QoR Before DRC Optimization:
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9922

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:01.20u 00:00:00.00s 00:00:01.21e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.21 sec, cpu time is 0 hr : 0 min : 1.20 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 1.21 sec, cpu time is 0 hr : 0 min : 1.20 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode default corner:  default       
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: default root: clk_in
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9777

-------------------------------------------------

Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9351

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.52u 00:00:00.00s 00:00:00.53e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)
Longest path:
  (0) 0.0003            0.0000          cause_out_reg[0]/CLK
Shortest path:
  (0) 0.0002            0.0000          curr_state_reg[0]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.54 sec, cpu time is 0 hr : 0 min : 0.52 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.54 sec, cpu time is 0 hr : 0 min : 0.52 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode default corner:  default       
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: default root: clk_in

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0187

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0156

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0068

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:00.00u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0159

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: default root: clk_in
Clock QoR Before DRC Optimization:
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0101

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0002  0.0002  0.0002  0.0002   default

Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.025250, elapsed 0.025490, speed up 0.990585.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 19, DR 0), data (VR 132, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.009692, Leakage = 0.003566, Internal = 0.005349, Switching = 0.000776

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 4.923233, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.471123, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 4.923233, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.471123, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 4.923, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.471, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=4.923233, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 66.08 (10), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.009692, Leakage = 0.003566, Internal = 0.005349, Switching = 0.000776
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 4.923233, unweighted tns = 0.000000
          isHold: wns = 0.471123, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.988526
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.988127
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.990385

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 4.923233, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.471123, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 4.923233, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.471123, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 4.923, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.471, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=4.923233, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 66.08 (10), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.009692, Leakage = 0.003566, Internal = 0.005349, Switching = 0.000776
 CCD flow runtime: cpu 0.361310, elapsed 0.363824, speed up 0.993090.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.45 sec, cpu time is 0 hr : 0 min : 0.45 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     4 

No. doRoutes           =    50 
No. doUnroutes         =    25 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    50 
No. undoUnroutes       =    25 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 9368 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 9368 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 9368 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.68     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 9368 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 9368 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 9368 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 9368 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 9368 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 45.45
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 16.02
Initial. Layer M4 wire length = 29.44
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 32
Initial. Via VIA12SQ_C count = 10
Initial. Via VIA23SQ_C count = 10
Initial. Via VIA34SQ_C count = 12
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 9368 

Congestion utilization per direction:
Average vertical track utilization   =  1.15 %
Peak    vertical track utilization   = 11.76 %
Average horizontal track utilization =  0.91 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr  100  Proc 9368 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 9368 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:04.90u 00:00:00.10s 00:00:05.13e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0002  0.0002  0.0002  0.0002   default

Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-04-24 10:48:59 / Session: 0.08 hr / Command: 0.00 hr / Memory: 1553 MB (FLW-8100)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_machine_control'. (NEX-022)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   163 s (  0.05 hr )  ELAPSE:   287 s (  0.08 hr )  MEM-PEAK:  1552 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:   163 s (  0.05 hr )  ELAPSE:   287 s (  0.08 hr )  MEM-PEAK:  1552 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3567288.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3567288.00       219.83         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3567288.00       219.83         84
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt initialization complete         CPU:   168 s (  0.05 hr )  ELAPSE:   292 s (  0.08 hr )  MEM-PEAK:  1552 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:04:52     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1552 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2276 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0234 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Core Area = 3 X 3 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Core Area = 3 X 3 ()
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-04-24 10:49:10 / Session: 0.08 hr / Command: 0.00 hr / Memory: 1553 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1552
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.24 sec, cpu time is 0 hr : 0 min : 0.22 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 17 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 147 total vias.
Total 0.0733 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0034 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: default root: clk_in

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: default, Root: clk_in
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0001; ID = 0.0003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 51.0390; Clock = clk; Mode = default; Corner = default; ClockRoot = clk_in. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 19, DR 0), data (VR 132, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.68     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.024732, elapsed 0.030503, speed up 0.810805.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 19, DR 0), data (VR 132, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.009707, Leakage = 0.003567, Internal = 0.005359, Switching = 0.000780

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 4.923233, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.471123, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 4.923233, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.471123, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 4.923, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.471, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=4.923233, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 66.08 (10), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.009707, Leakage = 0.003567, Internal = 0.005359, Switching = 0.000780
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 4.923233, unweighted tns = 0.000000
          isHold: wns = 0.471123, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.992968
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.992304
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 4.923233, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.471123, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 4.923233, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.471123, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 4.923, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.471, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=4.923233, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 66.08 (10), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.009707, Leakage = 0.003567, Internal = 0.005359, Switching = 0.000780
 CCD flow runtime: cpu 0.289290, elapsed 0.298975, speed up 0.967606.
CCD unblasted path groups
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 9448 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 9448 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 9448 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.68     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 9448 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 9448 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 9448 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 9448 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 9448 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 45.45
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 16.02
Initial. Layer M4 wire length = 29.44
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 32
Initial. Via VIA12SQ_C count = 10
Initial. Via VIA23SQ_C count = 10
Initial. Via VIA34SQ_C count = 12
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 9448 

Congestion utilization per direction:
Average vertical track utilization   =  1.15 %
Peak    vertical track utilization   = 11.76 %
Average horizontal track utilization =  0.91 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr  100  Proc 9448 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 9448 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_machine_control'. (NEX-022)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 1.37 sec, cpu time is 0 hr : 0 min : 1.32 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 17 total shapes.
Layer M2: cached 5 shapes out of 5 total shapes.
Cached 39 vias out of 147 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0564 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 45 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                45
number of site rows:                 10
number of locations attempted:     1760
number of locations failed:         568  (32.3%)

Legality of references at locations:
23 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8         99        38 ( 38.4%)         51        24 ( 47.1%)  DFFX1_RVT
     3         48        29 ( 60.4%)         48        30 ( 62.5%)  AND4X1_RVT
    11        134        27 ( 20.1%)         88        21 ( 23.9%)  INVX0_HVT
     6         80        23 ( 28.8%)         48        22 ( 45.8%)  NAND4X0_RVT
     4         64        27 ( 42.2%)         16        11 ( 68.8%)  AND2X1_RVT
     3         48        22 ( 45.8%)         16        13 ( 81.2%)  AO22X1_RVT
     5         72        18 ( 25.0%)         72        14 ( 19.4%)  OR2X1_RVT
     1         24        16 ( 66.7%)         16        11 ( 68.8%)  AO221X1_RVT
     2         31        15 ( 48.4%)         16        10 ( 62.5%)  NOR3X1_RVT
     5         55        17 ( 30.9%)         24         8 ( 33.3%)  NOR4X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        16 ( 66.7%)         16        11 ( 68.8%)  AO221X1_RVT
     3         48        29 ( 60.4%)         48        30 ( 62.5%)  AND4X1_RVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  MUX21X1_RVT
     3         48        22 ( 45.8%)         16        13 ( 81.2%)  AO22X1_RVT
     2         31        15 ( 48.4%)         16        10 ( 62.5%)  NOR3X1_RVT
     4         64        27 ( 42.2%)         16        11 ( 68.8%)  AND2X1_RVT
     2         32        18 ( 56.2%)         16         4 ( 25.0%)  OA21X1_RVT
     8         99        38 ( 38.4%)         51        24 ( 47.1%)  DFFX1_RVT
     1          8         3 ( 37.5%)          0         0 (  0.0%)  NOR4X0_RVT
     6         80        23 ( 28.8%)         48        22 ( 45.8%)  NAND4X0_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (865 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U145 (INVX0_HVT)
  Input location: (11.428,10.06)
  Legal location: (11.428,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (INVX0_HVT)
  Input location: (8.692,6.716)
  Legal location: (8.692,6.716)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U123 (INVX0_HVT)
  Input location: (9.3,8.388)
  Legal location: (9.3,8.388)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U108 (INVX0_HVT)
  Input location: (3.676,5.044)
  Legal location: (3.676,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (7.324,11.732)
  Legal location: (7.324,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U87 (INVX0_HVT)
  Input location: (8.692,5.044)
  Legal location: (8.692,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U85 (INVX0_HVT)
  Input location: (7.932,5.044)
  Legal location: (7.932,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U81 (INVX0_HVT)
  Input location: (18.42,11.732)
  Legal location: (18.42,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[3] (DFFX1_HVT)
  Input location: (6.412,13.404)
  Legal location: (6.412,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U110 (INVX0_HVT)
  Input location: (1.7,10.06)
  Legal location: (1.7,10.06)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.85u 00:00:00.06s 00:00:01.99e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0570 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0022 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Information: Current block utilization is '0.73310', effective utilization is '0.73305'. (OPT-055)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:00     0.000     0.000   219.835     0.000     0.000         3        15         0     0.000      1632 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-04-24 10:49:12 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1632

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1632
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.450398600933  9.863450482207  6.078121364085  2.744208641123  8.318116104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.219452941094  2.700169326237  3.840458464440  3.750206353169  7.663459342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.680154208244  5.867620614078  7.173892785364  9.669819299761  7.591488847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.520436389655  4.570767536419  5.624876208820  7.826857553678  4.759134918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.732769622107  9.584583342102  2.041725787119  3.921160167338  0.650489182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.953811065224  8.244484677913  3.504878105451  1.682716312888  7.173434218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.995040009371  1.017052926969  5.811517066269  5.826730183342  4.349384792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.150841277518  1.265321935656  0.417768713533  1.833872765081  6.448558237188
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_machine_control'. (NEX-022)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3567288.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3567288.00       219.83         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3567288.00       219.83         84

Clock-opt command complete                CPU:   176 s (  0.05 hr )  ELAPSE:   300 s (  0.08 hr )  MEM-PEAK:  1632 MB
Clock-opt command statistics  CPU=13 sec (0.00 hr) ELAPSED=14 sec (0.00 hr) MEM-PEAK=1.594 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-04-24 10:49:12 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-04-24 10:49:12 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-04-24 10:49:12 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1632
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 9448 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 9448 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 1
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 9448 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.68     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 9448 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 9448 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 9448 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 9448 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 9448 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 45.45
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 16.02
Initial. Layer M4 wire length = 29.44
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 32
Initial. Via VIA12SQ_C count = 10
Initial. Via VIA23SQ_C count = 10
Initial. Via VIA34SQ_C count = 12
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:49:13 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 9448 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 45.45
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 16.02
phase1. Layer M4 wire length = 29.44
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 32
phase1. Via VIA12SQ_C count = 10
phase1. Via VIA23SQ_C count = 10
phase1. Via VIA34SQ_C count = 12
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  176  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 9448 

Congestion utilization per direction:
Average vertical track utilization   =  1.15 %
Peak    vertical track utilization   = 11.76 %
Average horizontal track utilization =  0.91 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 9448 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 9448 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 9448 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Number of wires with overlap after iteration 0 = 4 of 35


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   23  Proc 9448 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   23  Proc 9448 

Number of wires with overlap after iteration 1 = 0 of 33


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 11           VIA12SQ_C: 10
Number of M3 wires: 13           VIA23SQ_C: 10
Number of M4 wires: 9            VIA34SQ_C: 11
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 33                vias: 31

Total M1 wire length: 0.0
Total M2 wire length: 2.7
Total M3 wire length: 17.3
Total M4 wire length: 27.3
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 47.3

Longest M1 wire length: 0.0
Longest M2 wire length: 1.1
Longest M3 wire length: 6.4
Longest M4 wire length: 7.8
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 9448 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   31  Alloctr   32  Proc 9448 
Total number of nets = 135, of which 0 are not extracted
Total number of open nets = 132, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 4 candidate regions.
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   64  Alloctr   65  Proc    0 
[Iter 0] Total (MB): Used   87  Alloctr   89  Proc 9448 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 9448 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 9448 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    48 micron
Total Number of Contacts =             30
Total Number of Wires =                31
Total Number of PtConns =              11
Total Number of Routed Wires =       31
Total Routed Wire Length =           47 micron
Total Number of Routed Contacts =       30
        Layer             M1 :          0 micron
        Layer             M2 :          3 micron
        Layer             M3 :         17 micron
        Layer             M4 :         27 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :         11
        Via   VIA23SQ_C(rot) :          9
        Via        VIA12SQ_C :         10

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 30 vias)
 
    Layer VIA1       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
    Layer VIA2       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
    Layer VIA3       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.00% (0 / 30 vias)
 
    Layer VIA1       =  0.00% (0      / 10      vias)
    Layer VIA2       =  0.00% (0      / 9       vias)
    Layer VIA3       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 30 vias)
 
    Layer VIA1       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
    Layer VIA2       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
    Layer VIA3       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 135
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-04-24 10:49:14 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-04-24 10:49:14 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-04-24 10:49:14 / Session: 0.08 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_machine_control'. (NEX-022)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066972 ohm/um, via_r = 0.461520 ohm/cut, c = 0.066683 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078294 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   177 s (  0.05 hr )  ELAPSE:   301 s (  0.08 hr )  MEM-PEAK:  1632 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 132 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:   177 s (  0.05 hr )  ELAPSE:   301 s (  0.08 hr )  MEM-PEAK:  1632 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3567288.00
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3567288.00       219.83         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3567288.00       219.83         84
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt initialization complete         CPU:   181 s (  0.05 hr )  ELAPSE:   305 s (  0.08 hr )  MEM-PEAK:  1632 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0345 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0015 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 132 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.5652, cell height 1.6720, cell area 2.6171 for total 84 placed and application fixed cells
Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         -        219.83  3567288.00          84              0.08      1632
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 20 Iter  6         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter  7         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter  8         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter  9         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 10         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 11         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 12         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 13         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 14         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 15         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 16         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 17         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 18         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 19         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 20         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 21         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 22         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 23         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 24         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 25         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 26         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 27         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 28         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 29         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Clock-opt optimization Phase 20 Iter 30         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00160245 cumPct:    83.66 estdown: 0.00031301 cumUp:   35 numDown:   25 status= valid
Knee-Processing :  cumEst: 0.00173371 cumPct:    90.51 estdown: 0.00018175 cumUp:   41 numDown:   19 status= valid
Knee-Processing :  cumEst: 0.00191545 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00157865 cumPct:    83.45 estdown: 0.00031301 cumUp:   35 numDown:   25 status= valid
Knee-Processing :  cumEst: 0.00170991 cumPct:    90.39 estdown: 0.00018175 cumUp:   41 numDown:   19 status= valid
Knee-Processing :  cumEst: 0.00189166 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid
Clock-opt optimization Phase 23 Iter  2         0.00        0.00      0.00         -        219.83  3567288.00          84              0.09      1632
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00126344 cumPct:    79.62 estdown: 0.00032346 cumUp:   34 numDown:   25 status= valid
Knee-Processing :  cumEst: 0.00142815 cumPct:    90.00 estdown: 0.00015876 cumUp:   41 numDown:   18 status= valid
Knee-Processing :  cumEst: 0.00158690 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Clock-opt optimization Phase 25 Iter  3         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Clock-opt optimization Phase 25 Iter  4         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0460 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0020 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 132 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.6213, cell height 1.6720, cell area 2.7109 for total 84 placed and application fixed cells
Information: Current block utilization is '0.75930', effective utilization is '0.75932'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0533 seconds to build cellmap data
Snapped 84 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9448 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   31  Proc 9448 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 9448 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 132
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 132, Total Half Perimeter Wire Length (HPWL) 998 microns
HPWL   0 ~   50 microns: Net Count      132     Total HPWL          998 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 9448 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.67     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 9448 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 9448 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 9448 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  136  Proc 9448 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  136  Proc 9448 
Initial. Routing result:
Initial. Both Dirs: Overflow =     3 Max = 2 GRCs =     6 (1.92%)
Initial. H routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     4 (2.56%)
Initial. V routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     2 (1.28%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     2 (1.28%)
Initial. M3         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     4 (2.56%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 897.20
Initial. Layer M1 wire length = 22.25
Initial. Layer M2 wire length = 276.30
Initial. Layer M3 wire length = 343.37
Initial. Layer M4 wire length = 174.93
Initial. Layer M5 wire length = 80.36
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 585
Initial. Via VIA12SQ_C count = 286
Initial. Via VIA23SQ_C count = 217
Initial. Via VIA34SQ_C count = 61
Initial. Via VIA45SQ_C count = 21
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:49:24 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  136  Proc 9448 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 908.86
phase1. Layer M1 wire length = 40.16
phase1. Layer M2 wire length = 289.78
phase1. Layer M3 wire length = 316.03
phase1. Layer M4 wire length = 174.93
phase1. Layer M5 wire length = 87.95
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 587
phase1. Via VIA12SQ_C count = 291
phase1. Via VIA23SQ_C count = 207
phase1. Via VIA34SQ_C count = 64
phase1. Via VIA45SQ_C count = 25
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  104  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  136  Proc 9448 

Congestion utilization per direction:
Average vertical track utilization   = 18.25 %
Peak    vertical track utilization   = 52.94 %
Average horizontal track utilization = 20.33 %
Peak    horizontal track utilization = 71.43 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Global Routing] Total (MB): Used  135  Alloctr  136  Proc 9448 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9448 
Using per-layer congestion maps for congestion reduction.
Information: 17.31% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 25.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.76 to 0.76. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 133, of which 132 non-clock nets
Number of nets with 0 toggle rate: 12
Max toggle rate = 0.2, average toggle rate = 0.0169409
Max non-clock toggle rate = 0.0535828
eLpp weight range = (0, 8.15043)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 133
Amt power = 0.1
Non-default weight range: (0.9, 5.71504)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.07019e+07
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 74 out of 84 cells, ratio = 0.880952
Total displacement = 67.893097(um)
Max displacement = 3.116200(um), U86 (18.268000, 3.372000, 6) => (19.478100, 5.278100, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.21(um)
  0 ~  20% cells displacement <=      0.36(um)
  0 ~  30% cells displacement <=      0.49(um)
  0 ~  40% cells displacement <=      0.64(um)
  0 ~  50% cells displacement <=      0.80(um)
  0 ~  60% cells displacement <=      0.94(um)
  0 ~  70% cells displacement <=      1.06(um)
  0 ~  80% cells displacement <=      1.24(um)
  0 ~  90% cells displacement <=      1.74(um)
  0 ~ 100% cells displacement <=      3.12(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_machine_control'. (NEX-022)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066508 ohm/um, via_r = 0.461384 ohm/cut, c = 0.066703 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078318 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 26 Iter  2         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Clock-opt optimization Phase 26 Iter  3         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0565 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0021 seconds to load 84 cell instances into cellmap, 74 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 132 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.6213, cell height 1.6720, cell area 2.7109 for total 84 placed and application fixed cells
Clock-opt optimization Phase 26 Iter  4         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 26 Iter  5         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0563 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0021 seconds to load 84 cell instances into cellmap, 74 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 132 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.6213, cell height 1.6720, cell area 2.7109 for total 84 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 11 total shapes.
Layer M2: cached 5 shapes out of 22 total shapes.
Cached 39 vias out of 145 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0560 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 48 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                48
number of site rows:                 10
number of locations attempted:     2205
number of locations failed:         751  (34.1%)

Legality of references at locations:
25 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     3         80        47 ( 58.8%)         64        36 ( 56.2%)  AO22X1_RVT
     8         99        44 ( 44.4%)         51        28 ( 54.9%)  DFFX1_RVT
     5        104        35 ( 33.7%)         88        31 ( 35.2%)  OR2X1_RVT
    11        164        28 ( 17.1%)         94        26 ( 27.7%)  INVX0_HVT
     3         55        22 ( 40.0%)         39        20 ( 51.3%)  OA221X1_RVT
     6        119        20 ( 16.8%)         55        20 ( 36.4%)  NAND2X0_RVT
     1         24        18 ( 75.0%)         24        18 ( 75.0%)  AO221X1_RVT
     3         56        19 ( 33.9%)         48        17 ( 35.4%)  AND4X1_RVT
     5         55        17 ( 30.9%)         40        18 ( 45.0%)  NOR4X1_RVT
     4         64        18 ( 28.1%)         32        14 ( 43.8%)  AND2X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        18 ( 75.0%)         24        18 ( 75.0%)  AO221X1_RVT
     3         80        47 ( 58.8%)         64        36 ( 56.2%)  AO22X1_RVT
     1         16        10 ( 62.5%)          8         3 ( 37.5%)  NOR4X0_RVT
     1         16         5 ( 31.2%)          8         7 ( 87.5%)  MUX21X1_RVT
     2         24         9 ( 37.5%)          8         7 ( 87.5%)  NAND3X0_RVT
     2         32        14 ( 43.8%)         24        14 ( 58.3%)  NAND4X0_RVT
     8         99        44 ( 44.4%)         51        28 ( 54.9%)  DFFX1_RVT
     3         55        22 ( 40.0%)         39        20 ( 51.3%)  OA221X1_RVT
     5         55        17 ( 30.9%)         40        18 ( 45.0%)  NOR4X1_RVT
     4         56        15 ( 26.8%)         24        13 ( 54.2%)  NAND4X1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (896 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.460 um ( 0.28 row height)
rms weighted cell displacement:   0.460 um ( 0.28 row height)
max cell displacement:            1.280 um ( 0.77 row height)
avg cell displacement:            0.327 um ( 0.20 row height)
avg weighted cell displacement:   0.327 um ( 0.20 row height)
number of cells moved:               75
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U143 (AO221X1_RVT)
  Input location: (11.5747,12.1462)
  Legal location: (10.364,11.732)
  Displacement:   1.280 um ( 0.77 row height)
Cell: U114 (NAND2X0_RVT)
  Input location: (3.8407,7.5506)
  Legal location: (3.372,6.716)
  Displacement:   0.957 um ( 0.57 row height)
Cell: U95 (OR2X1_RVT)
  Input location: (14.7957,3.061)
  Legal location: (15.684,3.372)
  Displacement:   0.941 um ( 0.56 row height)
Cell: U138 (NAND2X0_RVT)
  Input location: (15.1339,4.2851)
  Legal location: (15.684,5.044)
  Displacement:   0.937 um ( 0.56 row height)
Cell: U84 (OR2X1_RVT)
  Input location: (10.8862,4.2164)
  Legal location: (10.516,3.372)
  Displacement:   0.922 um ( 0.55 row height)
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (7.324,11.732)
  Legal location: (6.412,11.732)
  Displacement:   0.912 um ( 0.55 row height)
Cell: U145 (INVX0_HVT)
  Input location: (10.3054,9.2666)
  Legal location: (10.212,8.388)
  Displacement:   0.884 um ( 0.53 row height)
Cell: U96 (NAND3X1_HVT)
  Input location: (12.8687,4.1327)
  Legal location: (13.252,3.372)
  Displacement:   0.852 um ( 0.51 row height)
Cell: U139 (OA221X1_RVT)
  Input location: (4.9823,10.8447)
  Legal location: (5.196,10.06)
  Displacement:   0.813 um ( 0.49 row height)
Cell: U85 (INVX0_HVT)
  Input location: (7.6281,5.7152)
  Legal location: (7.172,5.044)
  Displacement:   0.812 um ( 0.49 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 75 out of 84 cells, ratio = 0.892857
Total displacement = 39.953701(um)
Max displacement = 1.624900(um), U143 (13.398700, 12.146200, 6) => (12.188000, 13.404000, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.08(um)
  0 ~  20% cells displacement <=      0.19(um)
  0 ~  30% cells displacement <=      0.29(um)
  0 ~  40% cells displacement <=      0.36(um)
  0 ~  50% cells displacement <=      0.47(um)
  0 ~  60% cells displacement <=      0.57(um)
  0 ~  70% cells displacement <=      0.71(um)
  0 ~  80% cells displacement <=      0.80(um)
  0 ~  90% cells displacement <=      1.00(um)
  0 ~ 100% cells displacement <=      1.62(um)
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'msrv32_machine_control'. (NEX-022)
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066508 ohm/um, via_r = 0.461384 ohm/cut, c = 0.066703 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078318 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0564 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0021 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 132 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.6213, cell height 1.6720, cell area 2.7109 for total 84 placed and application fixed cells
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2025-04-24 10:49:26 / Session: 0.09 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.450398600933  9.863450482207  6.078121364085  2.744208641123  8.318116104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.219452941094  2.700169326237  3.840458464440  3.750206353169  7.663459342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.680154208244  5.867620614078  7.173892785364  9.669819299761  7.591488847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.520436389655  4.570767536419  5.624876208820  7.826857553678  4.759134918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.732769622107  9.584583342102  2.041725787119  3.921160167338  0.650489182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.953811065224  8.244484677913  3.504878105451  1.682716312888  7.173434218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.995040009371  1.017052926969  5.811517066269  5.826730183342  4.349384792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.150841277518  1.265321935656  0.417768713533  1.833872765081  6.448558237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.807817789997  2.300529185071  0.754683430179  1.961421711696  2.781304841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.655638998619  7.452719189559  1.902825324529  5.623407559547  7.269364508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.533995574418  7.540422921951  0.000351717956  5.833784856721  4.754588789445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.577944738718  4.029630297698  9.406667496875  2.789964961318  0.723295914657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.302435840238  7.977171986630  5.095895459611  1.512371770128  7.396893220513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.534358987880  5.817949206453  2.343537522627  0.037326005045  0.494781740392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.833612953167  6.652931689040  4.022493451365  6.796621802757  0.618563111981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.844068901014  9.244474971313  4.051699309534  5.907689519704  1.709513591590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.932690431996  9.532729123297  6.656260709097  9.409795858072  6.136994613139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.087142307351  9.141640706919  1.286691202201  9.569284560313  2.585845002480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.429263746230  5.316632671065  7.270110730810  7.178452860747  1.109986351474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.947583227020  9.208486668140  1.495115146745  7.734047617127  4.721422481592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.451414919424  6.976672294259  5.921085880218  9.647382689440  1.463833953161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.615405305093  3.986365621288  1.607810796408  5.274420134112  3.831812060490

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3050483.25
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3050483.25       227.71         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3050483.25       227.71         84

Clock-opt command complete                CPU:   189 s (  0.05 hr )  ELAPSE:   314 s (  0.09 hr )  MEM-PEAK:  1632 MB
Clock-opt command statistics  CPU=12 sec (0.00 hr) ELAPSED=13 sec (0.00 hr) MEM-PEAK=1.594 GB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Global-route-opt command begin                   CPU:   190 s (  0.05 hr )  ELAPSE:   314 s (  0.09 hr )  MEM-PEAK:  1632 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Info: update em.

Global-route-opt timing update complete          CPU:   190 s (  0.05 hr )  ELAPSE:   314 s (  0.09 hr )  MEM-PEAK:  1632 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3050483.25
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3050483.25       227.71         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3050483.25       227.71         84
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Global-route-opt initialization complete         CPU:   196 s (  0.05 hr )  ELAPSE:   320 s (  0.09 hr )  MEM-PEAK:  1632 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1026 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0016 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 132 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.6213, cell height 1.6720, cell area 2.7109 for total 84 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages =  not defined
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages =  not defined
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Global-route-opt optimization Phase 1 Iter  1          0.00        0.00      0.00         -        227.71  3050483.25          84              0.09      1632
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9448 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   31  Proc 9448 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 9448 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 133
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 133, Total Half Perimeter Wire Length (HPWL) 1044 microns
HPWL   0 ~   50 microns: Net Count      133     Total HPWL         1044 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   32  Proc 9448 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.76     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   33  Proc 9448 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   33  Proc 9448 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 9448 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  209  Proc 9448 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  209  Proc 9448 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     6 (1.92%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  6) GRCs =     6 (3.85%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  6) GRCs =     6 (3.85%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 910.29
Initial. Layer M1 wire length = 19.46
Initial. Layer M2 wire length = 280.22
Initial. Layer M3 wire length = 362.64
Initial. Layer M4 wire length = 172.77
Initial. Layer M5 wire length = 75.19
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 580
Initial. Via VIA12SQ_C count = 282
Initial. Via VIA23SQ_C count = 217
Initial. Via VIA34SQ_C count = 60
Initial. Via VIA45SQ_C count = 21
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:49:33 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  209  Proc 9448 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.32%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 918.44
phase1. Layer M1 wire length = 24.40
phase1. Layer M2 wire length = 290.93
phase1. Layer M3 wire length = 351.17
phase1. Layer M4 wire length = 170.21
phase1. Layer M5 wire length = 81.73
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 583
phase1. Via VIA12SQ_C count = 284
phase1. Via VIA23SQ_C count = 214
phase1. Via VIA34SQ_C count = 62
phase1. Via VIA45SQ_C count = 23
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Apr 24 10:49:33 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  209  Proc 9448 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 918.44
phase2. Layer M1 wire length = 24.40
phase2. Layer M2 wire length = 290.93
phase2. Layer M3 wire length = 351.17
phase2. Layer M4 wire length = 170.21
phase2. Layer M5 wire length = 81.73
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 583
phase2. Via VIA12SQ_C count = 284
phase2. Via VIA23SQ_C count = 214
phase2. Via VIA34SQ_C count = 62
phase2. Via VIA45SQ_C count = 23
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  209  Proc 9448 

Congestion utilization per direction:
Average vertical track utilization   = 18.14 %
Peak    vertical track utilization   = 52.63 %
Average horizontal track utilization = 20.20 %
Peak    horizontal track utilization = 71.43 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  208  Alloctr  209  Proc 9448 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9448 
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 133 global routed, 0 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3050483.25
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 3050483.25       227.71         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 3050483.25       227.71         84

Global-route-opt Global-routing complete         CPU:   196 s (  0.05 hr )  ELAPSE:   321 s (  0.09 hr )  MEM-PEAK:  1632 MB

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.76     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066508 ohm/um, via_r = 0.461384 ohm/cut, c = 0.066703 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078318 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632

Global-route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 5 Iter  4          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 5 Iter  5          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 5 Iter  6          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 5 Iter  7          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632

Global-route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.013244, elapsed 0.013288, speed up 0.996689.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 2, DR 42), data (VR 0, GR 482, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 99 total shapes.
Layer M2: cached 5 shapes out of 174 total shapes.
Cached 39 vias out of 728 total vias.
Number of Site types in the design = 1
Total power = 0.009174, Leakage = 0.003050, Internal = 0.005405, Switching = 0.000718

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 4.360524, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.462400, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 4.360524, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.462400, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 4.360524, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.462400, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 4.361, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.462, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 66.08 (10), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.009174, Leakage = 0.003050, Internal = 0.005405, Switching = 0.000718

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9937

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 4.360524, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.462400, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 4.360524, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.462400, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 4.360524, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.462400, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 4.361, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.462, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 66.08 (10), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.009174, Leakage = 0.003050, Internal = 0.005405, Switching = 0.000718

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 4.360524, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.462400, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 4.360524, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.462400, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 4.360524, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.462400, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 4.361, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.462, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 66.08 (10), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.009174, Leakage = 0.003050, Internal = 0.005405, Switching = 0.000718
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.363441, elapsed 0.376013, speed up 0.966565.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 8 Iter  3          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 8 Iter  4          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 8 Iter  5          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 8 Iter  6          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 8 Iter  7          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 8 Iter  8          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 8 Iter  9          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 8 Iter 10          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 11          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 8 Iter 12          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 13          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 14          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 8 Iter 15          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632

Global-route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Global-route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632

Global-route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0        227.71  3050483.25          84              0.09      1632
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.011936, elapsed 0.011996, speed up 0.994998.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 2, DR 42), data (VR 0, GR 482, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 0.009174, Leakage = 0.003050, Internal = 0.005405, Switching = 0.000718

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 4.360524, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.462400, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 4.360524, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.462400, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 4.360524, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.462400, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 4.361, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.462, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 66.08 (10), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.009174, Leakage = 0.003050, Internal = 0.005405, Switching = 0.000718
1,1|1,1|1,1|1,1|1,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         10
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          4
        # Failed main graph committ          =          0
        # Successful main graph commit      =          6
        # Subgraph evaluation success rate in percent =     0.6000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =          6
        # Number of cells added                =          0
        # Number of cells removed                =          0
        # Accepted         sizing moves =        6

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9836
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9668
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9946
        # Filter CPU time                 = 00h:00m:00s
        # Filter elapsed time             = 00h:00m:00s
        # Filter speed up                 =     1.0143
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9894
        # The rest of flow speed up       =     0.9900

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 3.273495, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.758911, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 3.273495, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.758911, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 3.273495, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.758911, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 3.273, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.759, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 66.08 (10), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.008485, Leakage = 0.002544, Internal = 0.005224, Switching = 0.000717
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.687337, elapsed 0.703029, speed up 0.977679.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0        227.71  2543538.00          84              0.09      1632
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0        227.71  2543538.00          84              0.09      1632
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00144043 cumPct:    83.11 estdown: 0.00029283 cumUp:   34 numDown:   25 status= valid
Knee-Processing :  cumEst: 0.00158598 cumPct:    91.50 estdown: 0.00014728 cumUp:   40 numDown:   19 status= valid
Knee-Processing :  cumEst: 0.00173326 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid
Global-route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00120458 cumPct:    81.54 estdown: 0.00027264 cumUp:   33 numDown:   24 status= valid
Knee-Processing :  cumEst: 0.00132701 cumPct:    89.83 estdown: 0.00015021 cumUp:   38 numDown:   19 status= valid
Knee-Processing :  cumEst: 0.00147721 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid

Global-route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0

Global-route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632

Global-route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 16 Iter  2         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632


Global-route-opt route preserve complete         CPU:   203 s (  0.06 hr )  ELAPSE:   328 s (  0.09 hr )  MEM-PEAK:  1632 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 99 total shapes.
Layer M2: cached 5 shapes out of 174 total shapes.
Cached 39 vias out of 728 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0610 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 49 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                49
number of site rows:                 10
number of locations attempted:     1821
number of locations failed:         575  (31.6%)

Legality of references at locations:
26 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8        124        48 ( 38.7%)         52        24 ( 46.2%)  DFFX1_HVT
     5         88        33 ( 37.5%)         64        23 ( 35.9%)  OR2X1_RVT
     3         56        32 ( 57.1%)         32        18 ( 56.2%)  AO22X1_RVT
     5         55        17 ( 30.9%)         40        18 ( 45.0%)  NOR4X1_RVT
    11        134        17 ( 12.7%)         80        16 ( 20.0%)  INVX0_HVT
     3         55        16 ( 29.1%)         47        12 ( 25.5%)  NAND3X1_HVT
     2         24        14 ( 58.3%)         24        14 ( 58.3%)  NAND4X0_RVT
     4         56        15 ( 26.8%)         32        11 ( 34.4%)  AND2X1_RVT
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  AO221X1_RVT
     4         56        15 ( 26.8%)         16         8 ( 50.0%)  NAND4X1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  AO221X1_RVT
     2         24        14 ( 58.3%)         24        14 ( 58.3%)  NAND4X0_RVT
     3         56        32 ( 57.1%)         32        18 ( 56.2%)  AO22X1_RVT
     2         15         7 ( 46.7%)         15        10 ( 66.7%)  DFFX1_RVT
     2         24         9 ( 37.5%)          8         7 ( 87.5%)  NAND3X0_RVT
     8        124        48 ( 38.7%)         52        24 ( 46.2%)  DFFX1_HVT
     2         24        10 ( 41.7%)         24         9 ( 37.5%)  INVX1_HVT
     1          8         3 ( 37.5%)          8         3 ( 37.5%)  NOR4X0_RVT
     1         24         9 ( 37.5%)         24         9 ( 37.5%)  AND4X2_HVT
     5         88        33 ( 37.5%)         64        23 ( 35.9%)  OR2X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (901 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.104 um ( 0.06 row height)
rms weighted cell displacement:   0.104 um ( 0.06 row height)
max cell displacement:            0.608 um ( 0.36 row height)
avg cell displacement:            0.022 um ( 0.01 row height)
avg weighted cell displacement:   0.022 um ( 0.01 row height)
number of cells moved:                5
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U106 (NAND3X1_HVT)
  Input location: (8.844,3.372)
  Legal location: (8.236,3.372)
  Displacement:   0.608 um ( 0.36 row height)
Cell: U84 (OR2X1_RVT)
  Input location: (10.516,3.372)
  Legal location: (9.908,3.372)
  Displacement:   0.608 um ( 0.36 row height)
Cell: U104 (AND4X1_RVT)
  Input location: (7.172,3.372)
  Legal location: (6.716,3.372)
  Displacement:   0.456 um ( 0.27 row height)
Cell: U96 (NAND3X1_HVT)
  Input location: (13.252,3.372)
  Legal location: (13.404,3.372)
  Displacement:   0.152 um ( 0.09 row height)
Cell: U105 (AND4X2_HVT)
  Input location: (10.972,3.372)
  Legal location: (11.124,3.372)
  Displacement:   0.152 um ( 0.09 row height)
Cell: cause_out_reg[3] (DFFX1_HVT)
  Input location: (15.076,8.388)
  Legal location: (15.076,8.388)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cause_out_reg[1] (DFFX1_HVT)
  Input location: (13.1,16.748)
  Legal location: (13.1,16.748)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U81 (INVX0_HVT)
  Input location: (18.42,11.732)
  Legal location: (18.42,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cause_out_reg[2] (DFFX1_HVT)
  Input location: (15.076,6.716)
  Legal location: (15.076,6.716)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cause_out_reg[0] (DFFX1_HVT)
  Input location: (13.1,15.076)
  Legal location: (13.1,15.076)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.144
Total Legalizer Wall Time: 0.146
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   203 s (  0.06 hr )  ELAPSE:   328 s (  0.09 hr )  MEM-PEAK:  1632 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =    13 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:49:40 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 84/84
Ground net VSS                84/84
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9452 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   31  Proc 9452 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   32  Proc 9452 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 133
130 nets are fully connected,
 of which 2 are detail routed and 127 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 19, Total Half Perimeter Wire Length (HPWL) 155 microns
HPWL   0 ~   50 microns: Net Count       19     Total HPWL          155 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   32  Proc 9452 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.76     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   33  Proc 9452 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   33  Proc 9452 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 9452 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  209  Proc 9452 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.32%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 919.48
Initial. Layer M1 wire length = 22.67
Initial. Layer M2 wire length = 289.14
Initial. Layer M3 wire length = 354.14
Initial. Layer M4 wire length = 171.97
Initial. Layer M5 wire length = 81.56
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 584
Initial. Via VIA12SQ_C count = 283
Initial. Via VIA23SQ_C count = 216
Initial. Via VIA34SQ_C count = 62
Initial. Via VIA45SQ_C count = 23
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:49:41 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 919.53
phase1. Layer M1 wire length = 29.72
phase1. Layer M2 wire length = 293.24
phase1. Layer M3 wire length = 354.14
phase1. Layer M4 wire length = 167.90
phase1. Layer M5 wire length = 74.54
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 584
phase1. Via VIA12SQ_C count = 285
phase1. Via VIA23SQ_C count = 216
phase1. Via VIA34SQ_C count = 62
phase1. Via VIA45SQ_C count = 21
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Apr 24 10:49:41 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 919.53
phase2. Layer M1 wire length = 29.72
phase2. Layer M2 wire length = 293.24
phase2. Layer M3 wire length = 354.14
phase2. Layer M4 wire length = 167.90
phase2. Layer M5 wire length = 74.54
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 584
phase2. Via VIA12SQ_C count = 285
phase2. Via VIA23SQ_C count = 216
phase2. Via VIA34SQ_C count = 62
phase2. Via VIA45SQ_C count = 21
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu Apr 24 10:49:41 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 
phase3. Routing result:
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 919.53
phase3. Layer M1 wire length = 29.72
phase3. Layer M2 wire length = 293.24
phase3. Layer M3 wire length = 354.14
phase3. Layer M4 wire length = 167.90
phase3. Layer M5 wire length = 74.54
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 584
phase3. Via VIA12SQ_C count = 285
phase3. Via VIA23SQ_C count = 216
phase3. Via VIA34SQ_C count = 62
phase3. Via VIA45SQ_C count = 21
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 

Congestion utilization per direction:
Average vertical track utilization   = 18.14 %
Peak    vertical track utilization   = 52.63 %
Average horizontal track utilization = 20.34 %
Peak    horizontal track utilization = 71.43 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9452 

Global-route-opt Incremental Global-routing complete  CPU:   204 s (  0.06 hr )  ELAPSE:   329 s (  0.09 hr )  MEM-PEAK:  1632 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 132 global routed, 1 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0592 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0022 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 132 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.6304, cell height 1.6720, cell area 2.7260 for total 84 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages =  not defined
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages =  not defined
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.76     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632

Global-route-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 20 Iter  6         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 20 Iter  7         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 20 Iter  8         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 20 Iter  9         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 20 Iter 10         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 20 Iter 11         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Information: Design Average RC for design msrv32_machine_control  (NEX-011)
Information: r = 1.066508 ohm/um, via_r = 0.461384 ohm/cut, c = 0.066703 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.386251 ohm/um, via_r = 0.575763 ohm/cut, c = 0.078318 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
Global-route-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632

Global-route-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632

Global-route-opt optimization complete                 0.00        0.00      0.00         0        228.98  2530732.50          84              0.09      1632

Global-route-opt route preserve complete         CPU:   206 s (  0.06 hr )  ELAPSE:   331 s (  0.09 hr )  MEM-PEAK:  1632 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 101 total shapes.
Layer M2: cached 5 shapes out of 174 total shapes.
Cached 39 vias out of 729 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0603 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 49 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                49
number of site rows:                 10
number of locations attempted:     1773
number of locations failed:         560  (31.6%)

Legality of references at locations:
26 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8        124        48 ( 38.7%)         52        24 ( 46.2%)  DFFX1_HVT
     5         80        31 ( 38.8%)         64        22 ( 34.4%)  OR2X1_RVT
     3         56        32 ( 57.1%)         32        18 ( 56.2%)  AO22X1_RVT
     5         55        17 ( 30.9%)         40        18 ( 45.0%)  NOR4X1_RVT
    11        134        17 ( 12.7%)         80        16 ( 20.0%)  INVX0_HVT
     2         24        14 ( 58.3%)         24        14 ( 58.3%)  NAND4X0_RVT
     4         56        15 ( 26.8%)         32        11 ( 34.4%)  AND2X1_RVT
     3         39        13 ( 33.3%)         39        12 ( 30.8%)  NAND3X1_HVT
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  AO221X1_RVT
     4         56        15 ( 26.8%)         16         8 ( 50.0%)  NAND4X1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  AO221X1_RVT
     2         24        14 ( 58.3%)         24        14 ( 58.3%)  NAND4X0_RVT
     3         56        32 ( 57.1%)         32        18 ( 56.2%)  AO22X1_RVT
     2         15         7 ( 46.7%)         15        10 ( 66.7%)  DFFX1_RVT
     2         24         9 ( 37.5%)          8         7 ( 87.5%)  NAND3X0_RVT
     8        124        48 ( 38.7%)         52        24 ( 46.2%)  DFFX1_HVT
     2         24        10 ( 41.7%)         24         9 ( 37.5%)  INVX1_HVT
     1          8         3 ( 37.5%)          8         3 ( 37.5%)  NOR4X0_RVT
     5         55        17 ( 30.9%)         40        18 ( 45.0%)  NOR4X1_RVT
     5         80        31 ( 38.8%)         64        22 ( 34.4%)  OR2X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (901 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: cause_out_reg[3] (DFFX1_HVT)
  Input location: (15.076,8.388)
  Legal location: (15.076,8.388)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cause_out_reg[1] (DFFX1_HVT)
  Input location: (13.1,16.748)
  Legal location: (13.1,16.748)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cause_out_reg[2] (DFFX1_HVT)
  Input location: (15.076,6.716)
  Legal location: (15.076,6.716)
  Displacement:   0.000 um ( 0.00 row height)
Cell: cause_out_reg[0] (DFFX1_HVT)
  Input location: (13.1,15.076)
  Legal location: (13.1,15.076)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U105 (AND4X2_HVT)
  Input location: (11.124,3.372)
  Legal location: (11.124,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: i_or_e_out_reg (DFFX1_HVT)
  Input location: (13.708,11.732)
  Legal location: (13.708,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[3] (DFFX1_HVT)
  Input location: (6.412,13.404)
  Legal location: (6.412,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (6.412,11.732)
  Legal location: (6.412,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: misaligned_exception_out_reg (DFFX1_HVT)
  Input location: (14.316,10.06)
  Legal location: (14.316,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U81 (INVX0_HVT)
  Input location: (18.42,11.732)
  Legal location: (18.42,11.732)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.142
Total Legalizer Wall Time: 0.155
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   206 s (  0.06 hr )  ELAPSE:   331 s (  0.09 hr )  MEM-PEAK:  1632 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:49:43 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 84/84
Ground net VSS                84/84
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9452 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   31  Proc 9452 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   32  Proc 9452 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 133
135 nets are fully connected,
 of which 2 are detail routed and 132 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   32  Proc 9452 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.76     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   33  Proc 9452 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   33  Proc 9452 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 9452 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   32  Alloctr   33  Proc 9452 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 919.53
Initial. Layer M1 wire length = 29.72
Initial. Layer M2 wire length = 293.24
Initial. Layer M3 wire length = 354.14
Initial. Layer M4 wire length = 167.90
Initial. Layer M5 wire length = 74.54
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 584
Initial. Via VIA12SQ_C count = 285
Initial. Via VIA23SQ_C count = 216
Initial. Via VIA34SQ_C count = 62
Initial. Via VIA45SQ_C count = 21
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:49:44 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 919.53
phase1. Layer M1 wire length = 29.72
phase1. Layer M2 wire length = 293.24
phase1. Layer M3 wire length = 354.14
phase1. Layer M4 wire length = 167.90
phase1. Layer M5 wire length = 74.54
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 584
phase1. Via VIA12SQ_C count = 285
phase1. Via VIA23SQ_C count = 216
phase1. Via VIA34SQ_C count = 62
phase1. Via VIA45SQ_C count = 21
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Apr 24 10:49:44 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 919.53
phase2. Layer M1 wire length = 29.72
phase2. Layer M2 wire length = 293.24
phase2. Layer M3 wire length = 354.14
phase2. Layer M4 wire length = 167.90
phase2. Layer M5 wire length = 74.54
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 584
phase2. Via VIA12SQ_C count = 285
phase2. Via VIA23SQ_C count = 216
phase2. Via VIA34SQ_C count = 62
phase2. Via VIA45SQ_C count = 21
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu Apr 24 10:49:44 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 
phase3. Routing result:
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 919.53
phase3. Layer M1 wire length = 29.72
phase3. Layer M2 wire length = 293.24
phase3. Layer M3 wire length = 354.14
phase3. Layer M4 wire length = 167.90
phase3. Layer M5 wire length = 74.54
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 584
phase3. Via VIA12SQ_C count = 285
phase3. Via VIA23SQ_C count = 216
phase3. Via VIA34SQ_C count = 62
phase3. Via VIA45SQ_C count = 21
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 

Congestion utilization per direction:
Average vertical track utilization   = 18.14 %
Peak    vertical track utilization   = 52.63 %
Average horizontal track utilization = 20.34 %
Peak    horizontal track utilization = 71.43 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  208  Alloctr  209  Proc 9452 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9452 

Global-route-opt Incremental Global-routing complete  CPU:   206 s (  0.06 hr )  ELAPSE:   332 s (  0.09 hr )  MEM-PEAK:  1632 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.409618125933  9.863451270154  6.078121364085  2.744208641123  8.318116104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.268772466094  2.700160114184  3.840458464440  3.750206353169  7.663459342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.639474723244  5.867621402925  7.173892785364  9.669819299761  7.591488847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.579756804655  4.570768324366  5.624876208820  7.826857553678  4.759134918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.781089147107  9.584584130059  2.041725787119  3.921160167338  0.650489182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.902131580224  8.244485465860  3.504878105451  1.682716312888  7.173434218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.944360524371  1.017053714816  5.811517066269  5.826730183342  4.349384792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.109161792518  1.265322723503  0.417768713533  1.833872765081  6.448558237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.856137204997  2.300520973928  0.754683430179  1.961421711696  2.781304841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.604958413619  7.452710977406  1.902825324529  5.623407559547  7.269364508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.582215099418  7.540423719808  0.000351717956  5.833784856721  4.754588789445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.526264253718  4.029631085545  9.406667496875  2.789964961318  0.723295914657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.200060840238  7.977172774587  5.095895459611  1.512371770128  7.396893220513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.432983987880  5.817940094300  2.343537522627  0.037326005045  0.494781740392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.781647888167  6.652931706012  4.022493451365  6.796621802757  0.618563111981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.792093836014  9.244474098385  4.051699309534  5.907689519704  1.709513591590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.880625366996  9.532729240269  6.656260709097  9.409795858072  6.136994613139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.935177232351  9.141640823981  1.286691202201  9.569284560313  2.585845002480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.377298671230  5.316632798037  7.270110730810  7.178452860747  1.109986351474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.895518152020  9.208486785112  1.495115146745  7.734047617127  4.721422481592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.309449844424  6.976672311221  5.921085880218  9.647382689440  1.463833953161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.563430230093  3.986365748250  1.607810796408  5.274420134112  3.831812060490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.249346664109  4.270036632653  1.384043406444  0.375020905316  9.766346384229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.586416890824  4.586782761437  2.717387838536  4.966981299976  1.759149234708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.370444008965  5.457096453671  3.562485280882  0.782685025367  8.475914841826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.991677332210  7.958478034240  6.204170138711  9.392116386733  8.065049368234
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 132 global routed, 1 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'msrv32_machine_control'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 2530732.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 2530732.50       228.98         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 2530732.50       228.98         84

Global-route-opt command complete                CPU:   207 s (  0.06 hr )  ELAPSE:   332 s (  0.09 hr )  MEM-PEAK:  1632 MB
Global-route-opt command statistics  CPU=17 sec (0.00 hr) ELAPSED=18 sec (0.00 hr) MEM-PEAK=1.594 GB
1
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-04-24 10:49:44 / Session: 0.09 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)
1
Information: 56 out of 66 POW-080 messages were not printed due to limit 10  (MSG-3913)
set_routing_rule *  -default_rule -min_routing_layer M1 -max_routing_layer M71
route_auto -max_detail_route_iterations 30
Information: The command 'route_auto' cleared the undo history. (UNDO-016)
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-04-24 10:50:51 / Session: 0.11 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Warning: Found 1 glinks either patially or fully outside the congestion map
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   23  Alloctr   23  Proc 9452 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Number of wires with overlap after iteration 0 = 191 of 785


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   24  Proc 9452 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   24  Proc 9452 

Number of wires with overlap after iteration 1 = 71 of 598


Wire length and via report:
---------------------------
Number of M1 wires: 37            : 0
Number of M2 wires: 289                  VIA12SQ_C: 300
Number of M3 wires: 193                  VIA23SQ_C: 279
Number of M4 wires: 64           VIA34SQ_C: 66
Number of M5 wires: 14           VIA45SQ_C: 21
Number of M6 wires: 1            VIA56SQ_C: 2
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 598               vias: 668

Total M1 wire length: 32.2
Total M2 wire length: 326.3
Total M3 wire length: 381.1
Total M4 wire length: 155.7
Total M5 wire length: 73.2
Total M6 wire length: 1.2
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 969.7

Longest M1 wire length: 7.1
Longest M2 wire length: 10.6
Longest M3 wire length: 13.8
Longest M4 wire length: 11.5
Longest M5 wire length: 18.8
Longest M6 wire length: 1.2
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 9452 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 9452 
Total number of nets = 135, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 4 candidate regions.
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    1
Routed  2/4 Partitions, Violations =    3
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   64  Alloctr   65  Proc    0 
[Iter 0] Total (MB): Used   87  Alloctr   89  Proc 9452 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 9452 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 9452 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1023 micron
Total Number of Contacts =             682
Total Number of Wires =                628
Total Number of PtConns =              96
Total Number of Routed Wires =       628
Total Routed Wire Length =           1012 micron
Total Number of Routed Contacts =       682
        Layer             M1 :         35 micron
        Layer             M2 :        333 micron
        Layer             M3 :        398 micron
        Layer             M4 :        183 micron
        Layer             M5 :         73 micron
        Layer             M6 :          1 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          2
        Via   VIA45SQ_C(rot) :         21
        Via        VIA34SQ_C :         77
        Via        VIA23SQ_C :          2
        Via   VIA23SQ_C(rot) :        278
        Via        VIA12SQ_C :        281
        Via   VIA12SQ_C(rot) :         12
        Via       VIA12BAR_C :          7
        Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (2 / 682 vias)
 
    Layer VIA1       =  0.66% (2      / 302     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (300     vias)
    Layer VIA2       =  0.00% (0      / 280     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (280     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.29% (2 / 682 vias)
 
    Layer VIA1       =  0.66% (2      / 302     vias)
    Layer VIA2       =  0.00% (0      / 280     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (2 / 682 vias)
 
    Layer VIA1       =  0.66% (2      / 302     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (300     vias)
    Layer VIA2       =  0.00% (0      / 280     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (280     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 135
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-04-24 10:50:52 / Session: 0.11 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-04-24 10:50:52 / Session: 0.11 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:   210 s (  0.06 hr )  ELAPSE:   400 s (  0.11 hr )  MEM-PEAK:  1632 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Dynamic Scenario ASR Mode:  0
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 133 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_machine_control'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_machine_control 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 133 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   210 s (  0.06 hr )  ELAPSE:   400 s (  0.11 hr )  MEM-PEAK:  1632 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00005 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 2530732.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 2530732.50       228.98         84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 2530732.50       228.98         84
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Route-opt initialization complete         CPU:   213 s (  0.06 hr )  ELAPSE:   403 s (  0.11 hr )  MEM-PEAK:  1632 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 66 total shapes.
Layer M2: cached 5 shapes out of 367 total shapes.
Cached 39 vias out of 797 total vias.
Total 0.0765 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0034 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
132 out of 132 data nets are detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.6304, cell height 1.6720, cell area 2.7260 for total 84 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -        228.98  2530732.50          84              0.11      1632

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -        228.98  2530732.50          84              0.11      1632
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         0        227.46  1851315.88          84              0.11      1632
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0        228.48  1850195.75          84              0.11      1632

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0        228.48  1850195.75          84              0.11      1632
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00         0        228.48  1850195.75          84              0.11      1632

Route-opt optimization complete                 0.00        0.00      0.00         0        228.48  1850195.75          84              0.11      1632

Route-opt route preserve complete         CPU:   214 s (  0.06 hr )  ELAPSE:   404 s (  0.11 hr )  MEM-PEAK:  1632 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/msrv32_machine_control_1720726_557270336.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 66 total shapes.
Layer M2: cached 5 shapes out of 367 total shapes.
Cached 39 vias out of 797 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0586 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 49 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                49
number of site rows:                 10
number of locations attempted:     1781
number of locations failed:         589  (33.1%)

Legality of references at locations:
26 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8        124        54 ( 43.5%)         52        29 ( 55.8%)  DFFX1_HVT
    14        166        32 ( 19.3%)        112        25 ( 22.3%)  INVX0_HVT
     3         56        32 ( 57.1%)         40        25 ( 62.5%)  AO22X1_RVT
     5         80        28 ( 35.0%)         64        22 ( 34.4%)  OR2X1_HVT
     6         63        20 ( 31.7%)         48        21 ( 43.8%)  NOR4X1_HVT
     4         64        18 ( 28.1%)         24        11 ( 45.8%)  AND2X1_HVT
     2         24        14 ( 58.3%)         24        14 ( 58.3%)  NAND4X0_RVT
     5         71        15 ( 21.1%)         31        10 ( 32.3%)  NAND2X0_RVT
     3         39        13 ( 33.3%)         39        12 ( 30.8%)  NAND3X1_HVT
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  AO221X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        12 ( 75.0%)         16        12 ( 75.0%)  AO221X1_RVT
     3         56        32 ( 57.1%)         40        25 ( 62.5%)  AO22X1_RVT
     2         24        14 ( 58.3%)         24        14 ( 58.3%)  NAND4X0_RVT
     2         15         7 ( 46.7%)         15        10 ( 66.7%)  DFFX1_RVT
     2         24         9 ( 37.5%)          8         7 ( 87.5%)  NAND3X0_RVT
     8        124        54 ( 43.5%)         52        29 ( 55.8%)  DFFX1_HVT
     2         31        12 ( 38.7%)         16        10 ( 62.5%)  NOR3X0_RVT
     1         16         6 ( 37.5%)         16         7 ( 43.8%)  NOR2X0_HVT
     6         63        20 ( 31.7%)         48        21 ( 43.8%)  NOR4X1_HVT
     5         80        28 ( 35.0%)         64        22 ( 34.4%)  OR2X1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (899 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.102 um ( 0.06 row height)
rms weighted cell displacement:   0.102 um ( 0.06 row height)
max cell displacement:            0.912 um ( 0.55 row height)
avg cell displacement:            0.018 um ( 0.01 row height)
avg weighted cell displacement:   0.018 um ( 0.01 row height)
number of cells moved:                4
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U118 (NAND2X0_RVT)
  Input location: (4.284,6.716)
  Legal location: (5.196,6.716)
  Displacement:   0.912 um ( 0.55 row height)
Cell: U114 (NAND2X1_HVT)
  Input location: (2.764,6.716)
  Legal location: (3.22,6.716)
  Displacement:   0.456 um ( 0.27 row height)
Cell: U97 (AND4X1_HVT)
  Input location: (5.652,6.716)
  Legal location: (6.108,6.716)
  Displacement:   0.456 um ( 0.27 row height)
Cell: U109 (NAND2X1_RVT)
  Input location: (1.852,6.716)
  Legal location: (1.7,6.716)
  Displacement:   0.152 um ( 0.09 row height)
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (6.412,11.732)
  Legal location: (6.412,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: misaligned_exception_out_reg (DFFX1_HVT)
  Input location: (14.316,10.06)
  Legal location: (14.316,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[3] (DFFX1_HVT)
  Input location: (6.412,13.404)
  Legal location: (6.412,13.404)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U105 (AND4X1_HVT)
  Input location: (11.732,3.372)
  Legal location: (11.732,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U104 (AND4X1_HVT)
  Input location: (6.716,3.372)
  Legal location: (6.716,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U90 (AND2X1_HVT)
  Input location: (18.42,3.372)
  Legal location: (18.42,3.372)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.137
Total Legalizer Wall Time: 0.154
----------------------------------------------------------------

Route-opt legalization complete           CPU:   214 s (  0.06 hr )  ELAPSE:   404 s (  0.11 hr )  MEM-PEAK:  1632 MB
****************************************
Report : Power/Ground Connection Summary
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:50:57 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 84/84
Ground net VSS                84/84
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   20  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   23  Alloctr   23  Proc 9452 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   20  Proc    0 
[ECO: Analysis] Total (MB): Used   23  Alloctr   23  Proc 9452 
Num of eco nets = 135
Num of open eco nets = 15
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   19  Alloctr   20  Proc    0 
[ECO: Init] Total (MB): Used   23  Alloctr   23  Proc 9452 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   28  Proc 9452 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 9452 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 135
Number of nets to route  = 15
Number of nets with max-layer-mode hard = 135
15 nets are partially connected,
 of which 15 are detail routed and 0 are global routed.
120 nets are fully connected,
 of which 120 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 15, Total Half Perimeter Wire Length (HPWL) 113 microns
HPWL   0 ~   50 microns: Net Count       15     Total HPWL          113 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 9452 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.76     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 9452 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 9452 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 9452 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 9452 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 9452 
Initial. Routing result:
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =     5 (1.60%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (3.21%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (3.21%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3.67
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1.16
Initial. Layer M3 wire length = 2.51
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10
Initial. Via VIA12SQ_C count = 6
Initial. Via VIA23SQ_C count = 4
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:50:57 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 9452 
phase1. Routing result:
phase1. Both Dirs: Overflow =     2 Max = 1 GRCs =     5 (1.60%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (3.21%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (3.21%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3.67
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1.16
phase1. Layer M3 wire length = 2.51
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 10
phase1. Via VIA12SQ_C count = 6
phase1. Via VIA23SQ_C count = 4
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  176  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 9452 

Congestion utilization per direction:
Average vertical track utilization   = 19.54 %
Peak    vertical track utilization   = 58.82 %
Average horizontal track utilization = 22.02 %
Peak    horizontal track utilization = 87.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 9452 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   59  Alloctr   60  Proc 9452 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: GR] Total (MB): Used   59  Alloctr   60  Proc 9452 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   23  Alloctr   24  Proc 9452 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Number of wires with overlap after iteration 0 = 16 of 41


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   23  Alloctr   24  Proc 9452 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   23  Alloctr   24  Proc 9452 

Number of wires with overlap after iteration 1 = 12 of 27


Wire length and via report:
---------------------------
Number of M1 wires: 15            : 0
Number of M2 wires: 6            VIA12SQ_C: 8
Number of M3 wires: 6            VIA23SQ_C: 8
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 27                vias: 16

Total M1 wire length: 3.0
Total M2 wire length: 3.6
Total M3 wire length: 4.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 10.6

Longest M1 wire length: 0.4
Longest M2 wire length: 1.2
Longest M3 wire length: 1.7
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   24  Proc 9452 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: CDR] Stage (MB): Used   19  Alloctr   20  Proc    0 
[ECO: CDR] Total (MB): Used   23  Alloctr   24  Proc 9452 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Total number of nets = 135, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Region based early termination has 4 candidate regions.
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   64  Alloctr   65  Proc    0 
[Iter 0] Total (MB): Used   87  Alloctr   89  Proc 9452 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = opcode_6_to_2_in[6]
Net 2 = opcode_6_to_2_in[4]
Net 3 = n71
Net 4 = n76
Net 5 = n77
Net 6 = n78
Net 7 = n80
Net 8 = n82
Net 9 = n83
Net 10 = n84
Net 11 = n85
Net 12 = n88
Net 13 = n89
Net 14 = n110
Net 15 = n111
Total number of changed nets = 15 (out of 135)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 9452 
[ECO: DR] Elapsed real time: 0:00:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DR] Stage (MB): Used   19  Alloctr   20  Proc    0 
[ECO: DR] Total (MB): Used   23  Alloctr   24  Proc 9452 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1025 micron
Total Number of Contacts =             680
Total Number of Wires =                637
Total Number of PtConns =              97
Total Number of Routed Wires =       637
Total Routed Wire Length =           1014 micron
Total Number of Routed Contacts =       680
        Layer             M1 :         37 micron
        Layer             M2 :        333 micron
        Layer             M3 :        398 micron
        Layer             M4 :        183 micron
        Layer             M5 :         73 micron
        Layer             M6 :          1 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          2
        Via   VIA45SQ_C(rot) :         21
        Via        VIA34SQ_C :         77
        Via        VIA23SQ_C :          2
        Via   VIA23SQ_C(rot) :        277
        Via        VIA12SQ_C :        278
        Via   VIA12SQ_C(rot) :         14
        Via       VIA12BAR_C :          7
        Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (299     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (299     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 135
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1025 micron
Total Number of Contacts =             680
Total Number of Wires =                637
Total Number of PtConns =              97
Total Number of Routed Wires =       637
Total Routed Wire Length =           1014 micron
Total Number of Routed Contacts =       680
        Layer             M1 :         37 micron
        Layer             M2 :        333 micron
        Layer             M3 :        398 micron
        Layer             M4 :        183 micron
        Layer             M5 :         73 micron
        Layer             M6 :          1 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          2
        Via   VIA45SQ_C(rot) :         21
        Via        VIA34SQ_C :         77
        Via        VIA23SQ_C :          2
        Via   VIA23SQ_C(rot) :        277
        Via        VIA12SQ_C :        278
        Via   VIA12SQ_C(rot) :         14
        Via       VIA12BAR_C :          7
        Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (299     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (299     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 15 nets
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 9452 

Route-opt ECO routing complete            CPU:   215 s (  0.06 hr )  ELAPSE:   406 s (  0.11 hr )  MEM-PEAK:  1632 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.357643050933  9.863451397126  6.078121364085  2.744208641123  8.318116104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.116707391094  2.700160231156  3.840458464440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.421324548268  1.183747988262  3.334434808244
5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.203423644780  2.403940961906  6.139850944054
4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.262505509995  0.513678431409  5.027578018562
6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.972242026520  6.860161989230  2.000102451691
9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.014693285873  3.617874417461  8.946770037652
1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.901861360842  4.349305937213  0.216214318317
9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.340431539700  0.417782058311  1.833870865081
6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.409347415270  1.551111624775  2.300506602625
0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.990051227544  4.331436372916  0.413522384361
3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.987210124882  3.894423108610  4.531618819342
1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.985942451343  9.509873444357  3.964083674420
8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.093121784113  5.103618833818  4.141092670014
8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.471801295513  5.512181664370  1.398266518372
5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.428548697627  0.037348542580  0.494788640392
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 133 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_machine_control'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_machine_control 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 133 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1850195.75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1850195.75       228.48         84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 1850195.75       228.48         84

Route-opt command complete                CPU:   215 s (  0.06 hr )  ELAPSE:   406 s (  0.11 hr )  MEM-PEAK:  1632 MB
Route-opt command statistics  CPU=5 sec (0.00 hr) ELAPSED=6 sec (0.00 hr) MEM-PEAK=1.594 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-04-24 10:50:58 / Session: 0.11 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)
1
route_ecoInformation: Serialized np data
INFO: timer data saved to /tmp/msrv32_machine_control_1720726_557270336.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   20  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   23  Alloctr   23  Proc 9452 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   20  Proc    0 
[ECO: Analysis] Total (MB): Used   23  Alloctr   23  Proc 9452 
Num of eco nets = 135
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   19  Alloctr   20  Proc    0 
[ECO: Init] Total (MB): Used   23  Alloctr   23  Proc 9452 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'


Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   87  Alloctr   89  Proc 9452 

Total Wire Length =                    1025 micron
Total Number of Contacts =             680
Total Number of Wires =                637
Total Number of PtConns =              97
Total Number of Routed Wires =       637
Total Routed Wire Length =           1014 micron
Total Number of Routed Contacts =       680
        Layer             M1 :         37 micron
        Layer             M2 :        333 micron
        Layer             M3 :        398 micron
        Layer             M4 :        183 micron
        Layer             M5 :         73 micron
        Layer             M6 :          1 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          2
        Via   VIA45SQ_C(rot) :         21
        Via        VIA34SQ_C :         77
        Via        VIA23SQ_C :          2
        Via   VIA23SQ_C(rot) :        277
        Via        VIA12SQ_C :        278
        Via   VIA12SQ_C(rot) :         14
        Via       VIA12BAR_C :          7
        Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (299     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (299     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 135)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   23  Alloctr   23  Proc 9452 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used   19  Alloctr   20  Proc    0 
[ECO: DR] Total (MB): Used   23  Alloctr   23  Proc 9452 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1025 micron
Total Number of Contacts =             680
Total Number of Wires =                637
Total Number of PtConns =              97
Total Number of Routed Wires =       637
Total Routed Wire Length =           1014 micron
Total Number of Routed Contacts =       680
        Layer             M1 :         37 micron
        Layer             M2 :        333 micron
        Layer             M3 :        398 micron
        Layer             M4 :        183 micron
        Layer             M5 :         73 micron
        Layer             M6 :          1 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          2
        Via   VIA45SQ_C(rot) :         21
        Via        VIA34SQ_C :         77
        Via        VIA23SQ_C :          2
        Via   VIA23SQ_C(rot) :        277
        Via        VIA12SQ_C :        278
        Via   VIA12SQ_C(rot) :         14
        Via       VIA12BAR_C :          7
        Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (299     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (299     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 135
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    1025 micron
Total Number of Contacts =             680
Total Number of Wires =                637
Total Number of PtConns =              97
Total Number of Routed Wires =       637
Total Routed Wire Length =           1014 micron
Total Number of Routed Contacts =       680
        Layer             M1 :         37 micron
        Layer             M2 :        333 micron
        Layer             M3 :        398 micron
        Layer             M4 :        183 micron
        Layer             M5 :         73 micron
        Layer             M6 :          1 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          2
        Via   VIA45SQ_C(rot) :         21
        Via        VIA34SQ_C :         77
        Via        VIA23SQ_C :          2
        Via   VIA23SQ_C(rot) :        277
        Via        VIA12SQ_C :        278
        Via   VIA12SQ_C(rot) :         14
        Via       VIA12BAR_C :          7
        Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (299     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (2 / 680 vias)
 
    Layer VIA1       =  0.66% (2      / 301     vias)
        Weight 1     =  0.66% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.34% (299     vias)
    Layer VIA2       =  0.00% (0      / 279     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (279     vias)
    Layer VIA3       =  0.00% (0      / 77      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (77      vias)
    Layer VIA4       =  0.00% (0      / 21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21      vias)
    Layer VIA5       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 9452 
check_lvsInformation: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 30%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 40%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 50%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 60%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 70%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 80%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 90%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:00, CPU =    0:00:00

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 135.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:00, CPU =    0:00:00
1
report_congestion
Information: The command 'report_congestion' cleared the undo history. (UNDO-016)
****************************************
Report : congestion
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:51:11 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |       5 |     1 |       5  ( 1.60%) |       5
H routing |       5 |     1 |       5  ( 3.21%) |       5
V routing |       0 |     0 |       0  ( 0.00%) |       0

1
report_timingInformation: Deserialized np data
INFO: timer data loaded from /tmp/msrv32_machine_control_1720726_557270336.timdat
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:51:21 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: curr_state_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cause_out_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.00      0.00

  curr_state_reg[0]/CLK (DFFX1_HVT)                0.00      0.00 r
  curr_state_reg[0]/Q (DFFX1_HVT)                  2.05      2.05 f
  U76/Y (INVX0_HVT)                                0.37      2.42 r
  U111/Y (NAND4X0_RVT)                             0.22      2.64 f
  U148/Y (NBUFFX4_HVT)                             0.30      2.95 f
  U120/Y (NAND4X1_HVT)                             0.93      3.88 r
  U121/Y (OA21X1_RVT)                              0.22      4.10 r
  U125/Y (NAND4X0_RVT)                             0.19      4.30 f
  U126/Y (INVX0_RVT)                               0.24      4.54 r
  U137/Y (NAND2X0_HVT)                             0.52      5.07 f
  U138/Y (NAND2X0_RVT)                             0.31      5.38 r
  cause_out_reg[2]/D (DFFX1_HVT)                   0.00      5.38 r
  data arrival time                                          5.38

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 0.00     10.00
  clock reconvergence pessimism                    0.00     10.00
  cause_out_reg[2]/CLK (DFFX1_HVT)                 0.00     10.00 r
  library setup time                              -1.39      8.61
  data required time                                         8.61
  ------------------------------------------------------------------------
  data required time                                         8.61
  data arrival time                                         -5.38
  ------------------------------------------------------------------------
  slack (MET)                                                3.24


1
report_timing -delay_type min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:51:23 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: curr_state_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curr_state_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.00      0.00

  curr_state_reg[1]/CLK (DFFX1_RVT)                0.00      0.00 r
  curr_state_reg[1]/Q (DFFX1_RVT)                  0.26      0.26 f
  U111/Y (NAND4X0_RVT)                             0.09      0.35 r
  U148/Y (NBUFFX4_HVT)                             0.17      0.52 r
  U134/Y (OA221X1_RVT)                             0.18      0.70 r
  curr_state_reg[1]/D (DFFX1_RVT)                  0.00      0.70 r
  data arrival time                                          0.70

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.00      0.00
  clock reconvergence pessimism                   -0.00      0.00
  curr_state_reg[1]/CLK (DFFX1_RVT)                0.00      0.00 r
  library hold time                               -0.06     -0.06
  data required time                                        -0.06
  ------------------------------------------------------------------------
  data required time                                        -0.06
  data arrival time                                         -0.70
  ------------------------------------------------------------------------
  slack (MET)                                                0.76


1
report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:51:27 2025
****************************************

   late_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Information: Timer using 'CRPR'. (TIM-050)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: default Corner: default
   Scenario: default
   max_transition                                                              
                             Required        Actual                            
   Net                      Transition     Transition        Slack  Violation  
  ---------------------------------------------------------------------------
   n120                         0.18           0.10           0.08  (MET)      

  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: default Corner: default
   Scenario: default
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
1
check_pg_connectivityChecking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 84
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 17
Number of VDD Vias: 56
Number of VDD Terminals: 8
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 17
Number of VSS Vias: 59
Number of VSS Terminals: 8
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
check_pg_drcCommand check_pg_drc started  at Thu Apr 24 10:53:10 2025
Command check_pg_drc finished at Thu Apr 24 10:53:10 2025
CPU usage for check_pg_drc: 0.06 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.07 seconds ( 0.00 hours)
Total number of errors found: 2
   2 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
place_optInformation: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-04-24 10:53:18 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-04-24 10:53:19 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-04-24 10:53:19 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)
Running merge clock gates
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
merge_clock_gates already run, skip in place_opt.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario default
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 133, of which 132 non-clock nets
Number of nets with 0 toggle rate: 12
Max toggle rate = 0.2, average toggle rate = 0.0169409
Max non-clock toggle rate = 0.0535828
eLpp weight range = (0, 11.8057)
*** 2 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 133
Amt power = 0.1
Non-default weight range: (0.9, 6.08057)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'default' for buffer aware analysis.
DTDP placement: scenario=default
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 17% done.
coarse place 33% done.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.11229e+07
Information: Extraction observers are detached as design net change threshold is reached.
START_CMD: optimize_dft        CPU:    252 s ( 0.07 hr) ELAPSE:    549 s ( 0.15 hr) MEM-PEAK:  1632 Mb Thu Apr 24 10:53:21 2025
END_CMD: optimize_dft          CPU:    252 s ( 0.07 hr) ELAPSE:    549 s ( 0.15 hr) MEM-PEAK:  1632 Mb Thu Apr 24 10:53:21 2025
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-04-24 10:53:21 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2025-04-24 10:53:21 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-04-24 10:53:21 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-04-24 10:53:21 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 133 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_machine_control'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_machine_control 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 133 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0363 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0018 seconds to load 84 cell instances into cellmap, 74 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
132 out of 132 data nets are detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.6268, cell height 1.6720, cell area 2.7199 for total 84 placed and application fixed cells
Information: Current block utilization is '0.76190', effective utilization is '0.76186'. (OPT-055)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:09     0.000     0.000   228.475     0.000     0.000         3        15         0     0.000      1632 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:12     0.000     0.000   228.475     0.000     0.000         3        15         0     0.000      1632 

min assign layer = M5
Corner Scaling is off, multiplier is 1.000000

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:09:13     0.000     0.000   228.475     0.000     0.000         3        15         0     0.000      1632     0.761

ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None-None, M1-M2, M3-M4, M5-M6, M7-M8, M9-MRDL
WINFO: 0 None-None; 133 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 133 Total
Found 0 buffer-tree drivers
prepare violators: totalViolators <= 0
WINFO: 0 None-None; 133 M1-M2; 0 M3-M4; 0 M5-M6; 0 M7-M8; 0 M9-MRDL; 133 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.29 sec ELAPSE 0 hr : 0 min : 0.30 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 133 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_machine_control'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_machine_control 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 133 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:13     0.000     0.000   228.475     0.000     0.000         3        15         0     0.000      1632 


    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:13     0.000     0.000   228.475     0.000     0.000         3        15         0     0.000      1632 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-04-24 10:53:26 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2025-04-24 10:53:26 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-04-24 10:53:26 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-04-24 10:53:26 / Session: 0.15 hr / Command: 0.00 hr / Memory: 1633 MB (FLW-8100)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 133 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is DR for design 'msrv32_machine_control'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_machine_control 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 133 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:13     0.000     0.000   228.475     0.000     0.000         3        15         0     0.000      1632 

Running initial optimization step.
Place-opt command begin                   CPU:   232 s (  0.06 hr )  ELAPSE:   554 s (  0.15 hr )  MEM-PEAK:  1632 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   232 s (  0.06 hr )  ELAPSE:   554 s (  0.15 hr )  MEM-PEAK:  1632 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 1850195.75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1850195.75       228.48         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 1850195.75       228.48         84
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:   237 s (  0.07 hr )  ELAPSE:   559 s (  0.16 hr )  MEM-PEAK:  1632 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0566 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0022 seconds to load 84 cell instances into cellmap, 74 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
132 out of 132 data nets are detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.6268, cell height 1.6720, cell area 2.7199 for total 84 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
INFO: New Levelizer turned on
Place-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 17 Iter  3         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter  4         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 18 Iter  5         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter  6         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter  7         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter  8         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter  9         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter 10         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter 11         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter 12         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 18 Iter 13         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter 14         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter 15         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter 16         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter 17         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Place-opt optimization Phase 18 Iter 18         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632

Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632

Enable clock slack update
Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        228.48  1850195.75          84              0.16      1632
INFO: New Levelizer turned on

Enable clock slack update
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)


Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-04-24 10:53:38 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2025-04-24 10:53:38 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-04-24 10:53:38 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-04-24 10:53:38 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)
Place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0576 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 84 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9965 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   31  Proc 9965 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 9965 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 119
Number of nets with max-layer-mode hard = 135
119 nets are partially connected,
 of which 119 are detail routed and 0 are global routed.
16 nets are fully connected,
 of which 16 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 119, Total Half Perimeter Wire Length (HPWL) 1080 microns
HPWL   0 ~   50 microns: Net Count      119     Total HPWL         1080 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 9965 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.74     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 9965 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 9965 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 9965 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  136  Proc 9965 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  136  Proc 9965 
Initial. Routing result:
Initial. Both Dirs: Overflow =     4 Max = 2 GRCs =    11 (3.53%)
Initial. H routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =    11 (7.05%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (1.92%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     8 (5.13%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 223.02
Initial. Layer M1 wire length = 5.86
Initial. Layer M2 wire length = 136.02
Initial. Layer M3 wire length = 79.45
Initial. Layer M4 wire length = 1.69
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 248
Initial. Via VIA12SQ_C count = 154
Initial. Via VIA23SQ_C count = 92
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:53:39 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  136  Proc 9965 
phase1. Routing result:
phase1. Both Dirs: Overflow =     6 Max = 2 GRCs =     5 (1.60%)
phase1. H routing: Overflow =     6 Max = 2 (GRCs =  1) GRCs =     5 (3.21%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (2.56%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 230.91
phase1. Layer M1 wire length = 5.86
phase1. Layer M2 wire length = 140.11
phase1. Layer M3 wire length = 79.98
phase1. Layer M4 wire length = 4.96
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 250
phase1. Via VIA12SQ_C count = 154
phase1. Via VIA23SQ_C count = 92
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  104  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  136  Proc 9965 

Congestion utilization per direction:
Average vertical track utilization   = 20.10 %
Peak    vertical track utilization   = 64.71 %
Average horizontal track utilization = 22.56 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Global Routing] Total (MB): Used  135  Alloctr  136  Proc 9965 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9965 
Using per-layer congestion maps for congestion reduction.
Information: 22.44% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 23.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.75 to 0.76. (PLACE-030)
Information: The RC mode used is DR for design 'msrv32_machine_control'. (NEX-022)
Extracting design: msrv32_machine_control 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 133 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2436384 (4.642 nominal)  MaxRC = 0.169260
nplLib: default vr hor dist = 1419
nplLib: default vr ver dist = 1419
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario default was cached, no propagation required. (POW-005)
****** eLpp weights (with caps)
Number of nets: 133, of which 132 non-clock nets
Number of nets with 0 toggle rate: 12
Max toggle rate = 0.2, average toggle rate = 0.0169409
Max non-clock toggle rate = 0.0535828
eLpp weight range = (0, 8.71785)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 133
Amt power = 0.1
Non-default weight range: (0.9, 5.77178)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.07262e+07
Information: Extraction observers are detached as design net change threshold is reached.
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0578 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
Total 0.0022 seconds to load 84 cell instances into cellmap, 74 cells are off site row
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
132 out of 132 data nets are detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.6050, cell height 1.6720, cell area 2.6836 for total 84 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 75 total shapes.
Layer M2: cached 5 shapes out of 366 total shapes.
Cached 39 vias out of 795 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0570 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 48 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                48
number of site rows:                 10
number of locations attempted:     2202
number of locations failed:         683  (31.0%)

Legality of references at locations:
26 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8        140        45 ( 32.1%)         60        30 ( 50.0%)  DFFX1_HVT
    14        213        42 ( 19.7%)        121        29 ( 24.0%)  INVX0_HVT
     5         88        35 ( 39.8%)         80        32 ( 40.0%)  OR2X1_HVT
     3         64        27 ( 42.2%)         56        27 ( 48.2%)  AO22X1_RVT
     6         71        27 ( 38.0%)         56        27 ( 48.2%)  NOR4X1_HVT
     5         87        25 ( 28.7%)         40        21 ( 52.5%)  NAND3X0_RVT
     5        114        21 ( 18.4%)         51        21 ( 41.2%)  NAND2X0_RVT
     4         64        24 ( 37.5%)         40        16 ( 40.0%)  NAND4X1_HVT
     4         72        18 ( 25.0%)         56        16 ( 28.6%)  AND2X1_HVT
     2         48        15 ( 31.2%)         32        14 ( 43.8%)  NAND4X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        11 ( 68.8%)         16        11 ( 68.8%)  AO221X1_RVT
     2         15         7 ( 46.7%)         15        10 ( 66.7%)  DFFX1_RVT
     2         32        15 ( 46.9%)         24        14 ( 58.3%)  NOR3X0_RVT
     3         64        27 ( 42.2%)         56        27 ( 48.2%)  AO22X1_RVT
     1         16         6 ( 37.5%)         16         8 ( 50.0%)  OA21X1_RVT
     6         71        27 ( 38.0%)         56        27 ( 48.2%)  NOR4X1_HVT
     1         16         6 ( 37.5%)         16         7 ( 43.8%)  NOR2X0_HVT
     5         88        35 ( 39.8%)         80        32 ( 40.0%)  OR2X1_HVT
     4         64        24 ( 37.5%)         40        16 ( 40.0%)  NAND4X1_HVT
     1         16         6 ( 37.5%)          0         0 (  0.0%)  OA21X1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (887 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.428 um ( 0.26 row height)
rms weighted cell displacement:   0.428 um ( 0.26 row height)
max cell displacement:            1.228 um ( 0.73 row height)
avg cell displacement:            0.310 um ( 0.19 row height)
avg weighted cell displacement:   0.310 um ( 0.19 row height)
number of cells moved:               76
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U143 (AO221X1_RVT)
  Input location: (15.0877,13.404)
  Legal location: (13.86,13.404)
  Displacement:   1.228 um ( 0.73 row height)
Cell: U86 (OR2X1_HVT)
  Input location: (18.0486,4.3898)
  Legal location: (17.052,5.044)
  Displacement:   1.192 um ( 0.71 row height)
Cell: U145 (INVX0_HVT)
  Input location: (10.3677,12.5841)
  Legal location: (9.908,11.732)
  Displacement:   0.968 um ( 0.58 row height)
Cell: U77 (NAND4X1_HVT)
  Input location: (10.7685,14.2205)
  Legal location: (10.364,13.404)
  Displacement:   0.911 um ( 0.54 row height)
Cell: U96 (NAND3X0_RVT)
  Input location: (14.0766,4.2648)
  Legal location: (13.708,5.044)
  Displacement:   0.862 um ( 0.52 row height)
Cell: U87 (INVX0_HVT)
  Input location: (11.1254,5.993)
  Legal location: (10.668,6.716)
  Displacement:   0.856 um ( 0.51 row height)
Cell: U110 (INVX0_HVT)
  Input location: (2.0479,10.951)
  Legal location: (1.852,11.732)
  Displacement:   0.805 um ( 0.48 row height)
Cell: U126 (INVX0_RVT)
  Input location: (12.7412,10.8596)
  Legal location: (12.796,10.06)
  Displacement:   0.801 um ( 0.48 row height)
Cell: U116 (NAND2X0_RVT)
  Input location: (2.364,10.9712)
  Legal location: (2.612,11.732)
  Displacement:   0.800 um ( 0.48 row height)
Cell: U122 (OA221X1_RVT)
  Input location: (3.7864,9.1712)
  Legal location: (3.828,8.388)
  Displacement:   0.784 um ( 0.47 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 76 out of 84 cells, ratio = 0.904762
Total displacement = 38.474800(um)
Max displacement = 1.650800(um), U86 (19.264601, 4.389800, 6) => (18.268000, 6.716000, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.13(um)
  0 ~  20% cells displacement <=      0.19(um)
  0 ~  30% cells displacement <=      0.25(um)
  0 ~  40% cells displacement <=      0.34(um)
  0 ~  50% cells displacement <=      0.44(um)
  0 ~  60% cells displacement <=      0.50(um)
  0 ~  70% cells displacement <=      0.66(um)
  0 ~  80% cells displacement <=      0.74(um)
  0 ~  90% cells displacement <=      0.98(um)
  0 ~ 100% cells displacement <=      1.65(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 133 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_machine_control'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_machine_control 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 133 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-04-24 10:53:41 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2025-04-24 10:53:41 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-04-24 10:53:41 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Place-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 133 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is DR for design 'msrv32_machine_control'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_machine_control 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 133 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-04-24 10:53:41 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0577 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0022 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
132 out of 132 data nets are detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.6050, cell height 1.6720, cell area 2.6836 for total 84 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0578 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0022 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
132 out of 132 data nets are detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.6050, cell height 1.6720, cell area 2.6836 for total 84 placed and application fixed cells
Place-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 40 Iter  2         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 40 Iter  3         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter  5         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter  6         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter  7         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter  8         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 41 Iter  9         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter 10         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'default' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 41 Iter 11         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter 12         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter 13         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter 14         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter 15         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter 16         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 41 Iter 17         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 43 Iter  2         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 43 Iter  3         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 43 Iter  4         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

Enable clock slack update
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              133              133           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

Enable clock slack update
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00049867 cumPct:    63.56 estdown: 0.00028588 cumUp:   12 numDown:   20 status= valid
Knee-Processing :  cumEst: 0.00064544 cumPct:    82.27 estdown: 0.00013911 cumUp:   17 numDown:   15 status= valid
Knee-Processing :  cumEst: 0.00078455 cumPct:   100.00 estdown: 0.00000000 cumUp:   74 numDown:    0 status= valid

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-04-24 10:53:48 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-04-24 10:53:48 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    253 s ( 0.07 hr) ELAPSE :    575 s ( 0.16 hr) MEM-PEAK :  1632 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    253 s ( 0.07 hr) ELAPSE :    575 s ( 0.16 hr) MEM-PEAK :  1632 Mb
Place-opt optimization Phase 54 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 75 total shapes.
Layer M2: cached 5 shapes out of 366 total shapes.
Cached 39 vias out of 795 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0740 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 48 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                48
number of site rows:                 10
number of locations attempted:     1838
number of locations failed:         557  (30.3%)

Legality of references at locations:
26 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8        124        45 ( 36.3%)         60        30 ( 50.0%)  DFFX1_HVT
     5         80        31 ( 38.8%)         80        29 ( 36.2%)  OR2X1_HVT
     6         71        27 ( 38.0%)         48        21 ( 43.8%)  NOR4X1_HVT
     3         48        21 ( 43.8%)         40        21 ( 52.5%)  AO22X1_RVT
    14        165        28 ( 17.0%)         88        13 ( 14.8%)  INVX0_HVT
     4         56        21 ( 37.5%)         40        16 ( 40.0%)  NAND4X1_HVT
     5         63        22 ( 34.9%)         24        14 ( 58.3%)  NAND3X0_RVT
     4         64        18 ( 28.1%)         48        16 ( 33.3%)  AND2X1_HVT
     2         48        15 ( 31.2%)         32        14 ( 43.8%)  NAND4X0_RVT
     5         71        16 ( 22.5%)         23        10 ( 43.5%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          0         0 (  0.0%)  AO221X1_RVT
     2         24        15 ( 62.5%)         16         8 ( 50.0%)  NOR3X0_RVT
     2         15         7 ( 46.7%)         15        10 ( 66.7%)  DFFX1_RVT
     3         48        21 ( 43.8%)         40        21 ( 52.5%)  AO22X1_RVT
     1         16         6 ( 37.5%)         16         8 ( 50.0%)  OA21X1_RVT
     5         63        22 ( 34.9%)         24        14 ( 58.3%)  NAND3X0_RVT
     8        124        45 ( 36.3%)         60        30 ( 50.0%)  DFFX1_HVT
     1         16         6 ( 37.5%)         16         7 ( 43.8%)  NOR2X0_HVT
     6         71        27 ( 38.0%)         48        21 ( 43.8%)  NOR4X1_HVT
     4         56        21 ( 37.5%)         40        16 ( 40.0%)  NAND4X1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (887 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (5.956,11.732)
  Legal location: (5.956,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: misaligned_exception_out_reg (DFFX1_HVT)
  Input location: (14.316,10.06)
  Legal location: (14.316,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U105 (AND4X1_HVT)
  Input location: (10.668,1.7)
  Legal location: (10.668,1.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U104 (AND4X1_HVT)
  Input location: (7.628,3.372)
  Legal location: (7.628,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U88 (AND2X1_HVT)
  Input location: (16.444,1.7)
  Legal location: (16.444,1.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U97 (AND4X1_HVT)
  Input location: (6.716,5.044)
  Legal location: (6.716,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U90 (AND2X1_HVT)
  Input location: (17.964,3.372)
  Legal location: (17.964,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_HVT)
  Input location: (15.836,5.044)
  Legal location: (15.836,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U91 (AND2X1_HVT)
  Input location: (16.14,3.372)
  Legal location: (16.14,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[3] (DFFX1_HVT)
  Input location: (6.412,13.404)
  Legal location: (6.412,13.404)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 133 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_machine_control'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_machine_control 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 133 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-04-24 10:53:49 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-04-24 10:53:49 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1096 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0043 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
132 out of 132 data nets are detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.6050, cell height 1.6720, cell area 2.6836 for total 84 placed and application fixed cells
Place-opt optimization Phase 58 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        389.1          0.0              133              133           0
M5                          991.9         38.9                0                0           0
M7                         1508.1         38.9                0                0           0
M9                         1451.5         38.9                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
INFO: New Levelizer turned on
Place-opt optimization Phase 59 Iter  2         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 59 Iter  3         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

CCL: Total Usage Adjustment : 1
INFO: Derive row count 3 from GR congestion map (12/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Convert timing mode ...
Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 60 Iter  4         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 60 Iter  5         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 60 Iter  6         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
Place-opt optimization Phase 60 Iter  7         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 60 Iter  8         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 10.674047
nplLib: sample lib cell leakage 0.003416
new cutoff lpd: 1.21956e-02
nplLib: sample lib cell leakage 0.003416
maxCornerId = 0
corner=default, tran factor=1.0000 (0.2436 / 0.2436)
maxCornerId = 0
bmap: stepx = stepy = 83600
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 62 Iter  2         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Place-opt optimization Phase 62 Iter  3         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-04-24 10:53:50 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-04-24 10:53:50 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    255 s ( 0.07 hr) ELAPSE :    577 s ( 0.16 hr) MEM-PEAK :  1632 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    255 s ( 0.07 hr) ELAPSE :    577 s ( 0.16 hr) MEM-PEAK :  1632 Mb
Place-opt optimization Phase 65 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 75 total shapes.
Layer M2: cached 5 shapes out of 366 total shapes.
Cached 39 vias out of 795 total vias.

Legalizing Top Level Design msrv32_machine_control ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0474 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 48 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      299.89           84        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                     84
number of references:                48
number of site rows:                 10
number of locations attempted:     1838
number of locations failed:         557  (30.3%)

Legality of references at locations:
26 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     8        124        45 ( 36.3%)         60        30 ( 50.0%)  DFFX1_HVT
     5         80        31 ( 38.8%)         80        29 ( 36.2%)  OR2X1_HVT
     6         71        27 ( 38.0%)         48        21 ( 43.8%)  NOR4X1_HVT
     3         48        21 ( 43.8%)         40        21 ( 52.5%)  AO22X1_RVT
    14        165        28 ( 17.0%)         88        13 ( 14.8%)  INVX0_HVT
     4         56        21 ( 37.5%)         40        16 ( 40.0%)  NAND4X1_HVT
     5         63        22 ( 34.9%)         24        14 ( 58.3%)  NAND3X0_RVT
     4         64        18 ( 28.1%)         48        16 ( 33.3%)  AND2X1_HVT
     2         48        15 ( 31.2%)         32        14 ( 43.8%)  NAND4X0_RVT
     5         71        16 ( 22.5%)         23        10 ( 43.5%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          0         0 (  0.0%)  AO221X1_RVT
     2         24        15 ( 62.5%)         16         8 ( 50.0%)  NOR3X0_RVT
     2         15         7 ( 46.7%)         15        10 ( 66.7%)  DFFX1_RVT
     3         48        21 ( 43.8%)         40        21 ( 52.5%)  AO22X1_RVT
     1         16         6 ( 37.5%)         16         8 ( 50.0%)  OA21X1_RVT
     5         63        22 ( 34.9%)         24        14 ( 58.3%)  NAND3X0_RVT
     8        124        45 ( 36.3%)         60        30 ( 50.0%)  DFFX1_HVT
     1         16         6 ( 37.5%)         16         7 ( 43.8%)  NOR2X0_HVT
     6         71        27 ( 38.0%)         48        21 ( 43.8%)  NOR4X1_HVT
     4         56        21 ( 37.5%)         40        16 ( 40.0%)  NAND4X1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          84 (887 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: curr_state_reg[0] (DFFX1_HVT)
  Input location: (5.956,11.732)
  Legal location: (5.956,11.732)
  Displacement:   0.000 um ( 0.00 row height)
Cell: misaligned_exception_out_reg (DFFX1_HVT)
  Input location: (14.316,10.06)
  Legal location: (14.316,10.06)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U105 (AND4X1_HVT)
  Input location: (10.668,1.7)
  Legal location: (10.668,1.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U104 (AND4X1_HVT)
  Input location: (7.628,3.372)
  Legal location: (7.628,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U88 (AND2X1_HVT)
  Input location: (16.444,1.7)
  Legal location: (16.444,1.7)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U97 (AND4X1_HVT)
  Input location: (6.716,5.044)
  Legal location: (6.716,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U90 (AND2X1_HVT)
  Input location: (17.964,3.372)
  Legal location: (17.964,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_HVT)
  Input location: (15.836,5.044)
  Legal location: (15.836,5.044)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U91 (AND2X1_HVT)
  Input location: (16.14,3.372)
  Legal location: (16.14,3.372)
  Displacement:   0.000 um ( 0.00 row height)
Cell: curr_state_reg[3] (DFFX1_HVT)
  Input location: (6.412,13.404)
  Legal location: (6.412,13.404)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block msrv32_machine_control are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 133 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'msrv32_machine_control'. (NEX-022)
---extraction options---
Corner: default
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: msrv32_machine_control 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 133 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 133, routed nets = 133, across physical hierarchy nets = 0, parasitics cached nets = 133, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-04-24 10:53:50 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0443 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
Total 0.0019 seconds to load 84 cell instances into cellmap
Moveable cells: 84; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
132 out of 132 data nets are detail routed, 1 out of 1 clock nets is detail routed and total 133 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.6050, cell height 1.6720, cell area 2.6836 for total 84 placed and application fixed cells
Place-opt optimization Phase 67 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2025-04-24 10:53:50 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (17000 17000) (196360 184200)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        225.43  1866745.62          84              0.16      1632
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.289689375933  9.863451346396  6.078121364085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.951367483112  2.191157940131  0.963732541094  2.700148743881  3.840451564440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.353360863268  1.183747937432  3.334434808244  5.867609031622  7.173895885364
9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.214861019054  4.100232803655  1.274716989655  4.570746953063  5.624879308820
7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.266481887107  1.581697102211  7.486049222107  9.584562769756  2.041728887119
3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.541001873426  8.142612892328  4.607191665224  8.244463094567  3.504871205451
1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.806718190254  7.515969254135  0.649320609371  1.017031343513  5.811510166269
5.826730883342  4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.434368096353  5.407585298746  2.804121877518  1.265300352200  0.417761813533
1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.849685444434  9.324238775215  1.551197389997  2.300508502625  0.754686530179
1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.417088199638  0.413546426835  3.309918598619  7.452798506103  1.902828424529
5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.781729119303  8.173752789437  9.287275174418  7.540401348505  0.000354817956
5.833784556721  4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.102657708962  3.950086670701  0.221224338718  4.029619614242  9.406660596875
2.789964661318  0.723294414657  8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.243524237467  8.473989228798  3.056715440238  7.977150303284  5.095898559611
1.512371470128  7.396892720513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.479830229407  8.063348425605  4.288638587880  5.817928623007  2.343530622627
0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.002941722482  3.652856504188  2.538672038167  6.652919218747  4.022496551365
6.796621502757  0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.088073898348  4.394916921285  1.549028086014  9.244452500010  4.051692409534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.884947823285  2.772605336141  2.637650516996  9.532707752994  6.656263809097
9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.094981423714  2.422549273689  6.782102482351  9.141628335616  1.286694302201
9.569284260313  2.585844502480  2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.298112755180  1.055055309613  4.124223821230  5.316610200762  7.270113830810
7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.231224405290  9.893624455144  2.642543302020  9.208464297847  1.495118246745
7.734047317127  4.721421981592  0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.289358261864  1.515724283607  6.156474094424  6.976650823956  5.921088980218
9.647382389440  1.463832453161  0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.732166683286  3.901715292051  4.310465480093  3.986343250985  1.607813896408
5.274420834112  3.831811560490  7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.863209353311  2.219135052833  6.096371814109  4.270014144388  1.384046506444
0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.903409691326  8.118394051563  7.333441040824  4.586760273162  2.717380938536
4.966981999976  1.759148734708  7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.799559716905  4.410043548185  0.127479258965  5.457074965306  3.562488380882
0.782685725367  8.475913341826  3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.794711793710  7.158189078041  6.748602582210  7.958456546975  6.204173238711
9.392116086733  8.065048868234  5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.622273792342  6.814281547052  3.460717726522  4.824446679456  7.350488570545
1.168271601288  8.717343371851  0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.158744424025  4.751516283233  0.064930620937  1.101703404351  3.581152466626
9.582673088334  2.434938329243  5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.211509414635  3.540778887694  1.280410747751  8.126530305220  0.041777531353
3.183387246508  1.644855773718  8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.352031159443  4.932443135341  0.155117398999  7.230050120262  5.075469003017
9.196142141169  6.278130334141  8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.519715925213  8.041374930900  1.330999419861  9.745279120610  3.190283292452
9.562340725954  7.726936300869  6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.246189027280  3.817395566260  3.928725177441  8.754040404850  5.000036831795
6.583378455672  1.475458728944  5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.688272886146  2.395028955397  7.022120093871  8.402961231424  2.940667409687
5.278996466131  8.072329441465  7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.292369539096  7.847318210196  4.305679104023  8.797715300328  4.509580205961
1.151237147012  8.739689272051  3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.715990138290  7.806354130887  1.428861418788  0.581792132300  7.234354412262
7.003732670504  5.049478024039  2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.878201288598  2.365205948735  4.253865863816  7.665291291874  7.402240005136
5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.976814495184  8.439411980445  1.154900468601  4.924445520001  0.405160690953
4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.356401898678  5.277280821931  7.263763611699  6.953270045299  4.665627730909
7.940979555807  2.613699311313  9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.777405258621  4.242274215685  5.678218808235  1.914162103561  6.128660880220
1.956928426031  3.258584450248  0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.497828381868  0.105525828288  9.412420942123  0.531661390076  2.727012733081
0.717845256074  7.110998585147  4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.691139556879  0.989382733831  0.264252990202  0.920846799784  7.149512274674
5.773404731712  7.472142198159  2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.496942932436  4.151592716687  3.615645069442  4.697665352395  6.592109248021
8.964738238944  0.146383245316  1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.241223774678  6.390191817522  7.431044108009  3.398634695098  5.160782739640
8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.554337041681  1.221933893500  9.609635741410  9.427001784438  8.138405000644
4.037502060531  6.976634588422  9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.068357075482  6.811859793473  9.733342764082  4.458676397316  2.271739443853
6.496698199997  6.175914873470  8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.247962087940  5.441024642135  1.012745585896  5.545707766530  6.356249288088
2.078268572536  7.847591334182  6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.447488285621  0.715838295121  7.674868818221  0.795845924697  5.620418773871
1.939211608673  3.806504886823  4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.430234485584  2.681448442022  8.346079332652  2.482444937945  6.735049207054
5.116827160128  8.871734337185  1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.183881558752  5.475171916640  9.006491622093  7.110170610435  1.358116696662
6.958267308833  4.243493832924  3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.499167057713  5.354097176086  0.128049634775  1.812653300522  0.004178103135
3.318338724650  8.164485577371  8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.403210221294  3.493264601851  7.015519399899  9.723005382026  2.507547350301

Place-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1866745.62
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1866745.62       225.43         84          3         15
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 1866745.62       225.43         84

Place-opt command complete                CPU:   256 s (  0.07 hr )  ELAPSE:   578 s (  0.16 hr )  MEM-PEAK:  1632 MB
Place-opt command statistics  CPU=24 sec (0.01 hr) ELAPSED=25 sec (0.01 hr) MEM-PEAK=1.594 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2025-04-24 10:53:51 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1633 MB (FLW-8100)
1
Information: 2 out of 3 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
check_pg_drcCommand check_pg_drc started  at Thu Apr 24 10:53:57 2025
Command check_pg_drc finished at Thu Apr 24 10:53:58 2025
CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.09 seconds ( 0.00 hours)
No errors found.

Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9965 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   31  Proc 9965 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,21.34um,20.12um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 9965 
Net statistics:
Total number of nets     = 135
Number of nets to route  = 112
Number of nets with max-layer-mode hard = 135
112 nets are partially connected,
 of which 112 are detail routed and 0 are global routed.
23 nets are fully connected,
 of which 23 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 112, Total Half Perimeter Wire Length (HPWL) 1042 microns
HPWL   0 ~   50 microns: Net Count      112     Total HPWL         1042 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 9965 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Average gCell capacity  3.69     on layer (1)    M1
Average gCell capacity  9.63     on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.19     on layer (4)    M4
Average gCell capacity  2.55     on layer (5)    M5
Average gCell capacity  2.08     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.23     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.23     on layer (10)   MRDL
Average number of tracks per gCell 11.17         on layer (1)    M1
Average number of tracks per gCell 10.85         on layer (2)    M2
Average number of tracks per gCell 5.67  on layer (3)    M3
Average number of tracks per gCell 5.54  on layer (4)    M4
Average number of tracks per gCell 2.92  on layer (5)    M5
Average number of tracks per gCell 2.85  on layer (6)    M6
Average number of tracks per gCell 1.58  on layer (7)    M7
Average number of tracks per gCell 1.54  on layer (8)    M8
Average number of tracks per gCell 0.83  on layer (9)    M9
Average number of tracks per gCell 0.46  on layer (10)   MRDL
Number of gCells = 1560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 9965 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 9965 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 9965 
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 9965 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 9965 
Initial. Routing result:
Initial. Both Dirs: Overflow =     7 Max = 2 GRCs =    14 (4.49%)
Initial. H routing: Overflow =     7 Max = 2 (GRCs =  4) GRCs =    14 (8.97%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     6 Max = 2 (GRCs =  4) GRCs =    13 (8.33%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 201.62
Initial. Layer M1 wire length = 5.89
Initial. Layer M2 wire length = 139.19
Initial. Layer M3 wire length = 56.54
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 208
Initial. Via VIA12SQ_C count = 137
Initial. Via VIA23SQ_C count = 69
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Apr 24 10:54:09 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 9965 
phase1. Routing result:
phase1. Both Dirs: Overflow =     3 Max = 2 GRCs =    10 (3.21%)
phase1. H routing: Overflow =     3 Max = 2 (GRCs =  2) GRCs =    10 (6.41%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     2 Max = 2 (GRCs =  2) GRCs =     9 (5.77%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 209.33
phase1. Layer M1 wire length = 5.89
phase1. Layer M2 wire length = 146.28
phase1. Layer M3 wire length = 57.15
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 210
phase1. Via VIA12SQ_C count = 137
phase1. Via VIA23SQ_C count = 71
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Apr 24 10:54:09 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 13 gCells x 12 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 9965 
phase2. Routing result:
phase2. Both Dirs: Overflow =     5 Max = 1 GRCs =     5 (1.60%)
phase2. H routing: Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (3.21%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.64%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (2.56%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 213.96
phase2. Layer M1 wire length = 7.17
phase2. Layer M2 wire length = 150.91
phase2. Layer M3 wire length = 55.88
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 212
phase2. Via VIA12SQ_C count = 139
phase2. Via VIA23SQ_C count = 71
phase2. Via VIA34SQ_C count = 2
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  176  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 9965 

Congestion utilization per direction:
Average vertical track utilization   = 20.06 %
Peak    vertical track utilization   = 57.89 %
Average horizontal track utilization = 21.85 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 9965 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 9965 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9965 

****************************************
Report : congestion
Design : msrv32_machine_control
Version: T-2022.03-SP4
Date   : Thu Apr 24 10:54:09 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |       5 |     1 |       5  ( 1.60%) |       5
H routing |       5 |     1 |       5  ( 3.21%) |       5
V routing |       0 |     0 |       0  ( 0.00%) |       0

check_pg_drcCommand check_pg_drc started  at Thu Apr 24 10:54:19 2025
Command check_pg_drc finished at Thu Apr 24 10:54:19 2025
CPU usage for check_pg_drc: 0.15 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.09 seconds ( 0.00 hours)
No errors found.
write_script -force -format icc2 -output /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/output/riscv_MACRO_with_clk_mc_spef
1
write_parasitics -output /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/output/riscv_MACRO_with_clk_mc_parasitics
Information: Design msrv32_machine_control has 135 nets, 0 global routed, 133 detail routed. (NEX-024)
NEX: extract design msrv32_machine_control
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design'. (TIM-125)
NEX: write corner ID 0 parasitics to /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/output/riscv_MACRO_with_clk_mc_parasitics.riscv_MACRO_with_clk_125.spef 
spefName /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/output/riscv_MACRO_with_clk_mc_parasitics.riscv_MACRO_with_clk_125.spef, corner name default 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
write_sdf /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/output/riscv_MACRO_with_clk_mc.sdf
1
write_verilog /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/output/riscv_MACRO_with_clk_mc.v
1
write_gds /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/output/riscv_MACRO_with_clk_mc.gds
1
write_sdc -output /home1/PD08/Vaishnavii/VLSI_PD/Main_Project_RISC_V/ICC2_PnR/MACRO_with_clk/output/riscv_MACRO_with_clk_mc.sdc
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
1
icc2_shell> check_pg_drc
Command check_pg_drc started  at Thu Apr 24 10:57:23 2025
Command check_pg_drc finished at Thu Apr 24 10:57:23 2025
CPU usage for check_pg_drc: 0.07 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.10 seconds ( 0.00 hours)
No errors found.
icc2_shell> 
save_block -as riscv_macro_mc_done
Information: Saving 'riscv_MACRO_with_clk_mc_block:msrv32_machine_control.design' to 'riscv_MACRO_with_clk_mc_block:riscv_macro_mc_done.design'. (DES-028)
1
