/**
  ******************************************************************************
  * @file    BKP/Backup_Data/main.c 
  * @author  Artery Technology 
  * @version V1.1.2
  * @date    2019-01-04
  * @brief   Main program body
  ******************************************************************************
  * @attention
  *
  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  * TIME. AS A RESULT, ARTERYTEK SHALL NOT BE HELD LIABLE FOR ANY
  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  *
  * <h2><center>&copy; COPYRIGHT 2018 ArteryTek</center></h2>
  ******************************************************************************
  */ 
 
/* Includes ------------------------------------------------------------------*/
#include "at32f4xx.h"
#include "at32_board.h"
#include <stdio.h>

/** @addtogroup AT32F403A_StdPeriph_Examples
  * @{
  */

/** @addtogroup BKP_Backup_Data
  * @{
  */ 

/* Private typedef -----------------------------------------------------------*/
typedef enum {FALSE = 0, TRUE = !FALSE} LogicStatus;

/* Private define ------------------------------------------------------------*/
#define BKP_DR_NUMBER              42

/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
uint16_t BKP_Addr_Tab[BKP_DR_NUMBER] =
{
	BKP_DT1, BKP_DT2, BKP_DT3, BKP_DT4, BKP_DT5, BKP_DT6, BKP_DT7, BKP_DT8, 
	BKP_DT9, BKP_DT10, BKP_DT11, BKP_DT12, BKP_DT13, BKP_DT14, BKP_DT15, BKP_DT16,	
	BKP_DT17, BKP_DT18, BKP_DT19, BKP_DT20, BKP_DT21, BKP_DT22, BKP_DT23, BKP_DT24, 
	BKP_DT25, BKP_DT26, BKP_DT27, BKP_DT28, BKP_DT29, BKP_DT30, BKP_DT31, BKP_DT32,	
	BKP_DT33, BKP_DT34, BKP_DT35, BKP_DT36, BKP_DT37, BKP_DT38, BKP_DT39, BKP_DT40, 
	BKP_DT41, BKP_DT42
};

/* Private function prototypes -----------------------------------------------*/
void WriteBackupReg(void);
uint8_t CheckBackupReg(void);

/* Private functions ---------------------------------------------------------*/

/**
  * @brief  Main Function.
  * @param  None
  * @retval None
  */
int main(void)
{
	/* USART configuration */
	UART_Print_Init(115200);

	/* Enable PWR and BKP clock */
	RCC_APB1PeriphClockCmd(RCC_APB1PERIPH_PWR | RCC_APB1PERIPH_BKP, ENABLE);

	/* Enable write access to Backup domain */
	PWR_BackupAccessCtrl(ENABLE);

	/* Clear Tamper pin Event(TE) pending flag */
	BKP_ClearFlag();

	/* Check Data from Backup DRx registers */
	if (CheckBackupReg() == TRUE)
	{
		printf("Backup Domain => None Reset\r\n");
	}
	else
	{
		printf("Backup Domain => Reset\r\n");
	}

	/* Reset Backup Domain */
	BKP_Reset();

	/* Write data to Backup DRx registers */
	WriteBackupReg();

	/* Check if the written data are correct */
	if (CheckBackupReg() == TRUE)
	{
		printf("write Backup Reg ok\r\n");
	}
	else
	{
		printf("write Backup Reg fail\r\n");
	}

	while (1)
	{
	}
}

/**
  * @brief  Writes data Backup DRx registers.
  * @param  FirstBackupData: data to be written to Backup data registers.
  * @retval None
  */
void WriteBackupReg(void)
{
	u32 index = 0;

	for (index = 0; index < BKP_DR_NUMBER; index++)
	{
		BKP_WriteBackupReg(BKP_Addr_Tab[index], 0x5A00 | BKP_Addr_Tab[index]);
	}
}

/**
  * @brief  Checks if the Backup DRx registers values are correct or not.
  * @param  FirstBackupData: data to be compared with Backup data registers.
  * @retval 
  *          - 0: All Backup DRx registers values are correct
  *          - Value different from 0: Number of the first Backup register
  *            which value is not correct
  */
uint8_t CheckBackupReg(void)
{
	u32 index = 0;

	for (index = 0; index < BKP_DR_NUMBER; index++)
	{
		if (BKP_ReadBackupReg(BKP_Addr_Tab[index]) != (0x5A00 | BKP_Addr_Tab[index]))
		{
			return FALSE;
		}
	}
	return TRUE;
}

/**
  * @}
  */ 

/**
  * @}
  */ 

/******************* (C) COPYRIGHT 2018 ArteryTek *****END OF FILE****/ 
