<profile>

<section name = "Vivado HLS Report for 'stream'" level="0">
<item name = "Date">Tue May 24 17:35:13 2022
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.78 ns, 2.154 ns, 0.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 13.890 ns, 13.890 ns, 3, 3, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1225, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 17, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 327, -</column>
<column name="Register">-, -, 368, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="stream_mux_42_67_bkb_U1">stream_mux_42_67_bkb, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="brams_V_0_U">stream_brams_V_0, 2, 0, 0, 0, 512, 67, 1, 34304</column>
<column name="brams_V_1_U">stream_brams_V_0, 2, 0, 0, 0, 512, 67, 1, 34304</column>
<column name="brams_V_2_U">stream_brams_V_0, 2, 0, 0, 0, 512, 67, 1, 34304</column>
<column name="brams_V_3_U">stream_brams_V_0, 2, 0, 0, 0, 512, 67, 1, 34304</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln60_fu_697_p2">+, 0, 0, 3, 2, 1</column>
<column name="add_ln700_1_fu_524_p2">+, 0, 0, 9, 1, 9</column>
<column name="add_ln700_2_fu_634_p2">+, 0, 0, 9, 9, 1</column>
<column name="add_ln700_fu_512_p2">+, 0, 0, 9, 1, 9</column>
<column name="add_ln701_fu_646_p2">+, 0, 0, 9, 9, 2</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_320">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_44">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_358_p2">icmp, 0, 0, 29, 64, 1</column>
<column name="grp_fu_364_p2">icmp, 0, 0, 29, 64, 1</column>
<column name="icmp_ln56_fu_628_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln895_fu_602_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="or_ln11_fu_473_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln24_fu_382_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln700_1_fu_560_p2">or, 0, 0, 67, 67, 3</column>
<column name="or_ln700_2_fu_573_p2">or, 0, 0, 67, 67, 3</column>
<column name="or_ln700_3_fu_442_p2">or, 0, 0, 67, 67, 3</column>
<column name="or_ln700_4_fu_459_p2">or, 0, 0, 67, 67, 3</column>
<column name="or_ln700_fu_407_p2">or, 0, 0, 67, 67, 2</column>
<column name="brams_V_0_d0">select, 0, 0, 75, 1, 67</column>
<column name="brams_V_1_d0">select, 0, 0, 75, 1, 67</column>
<column name="brams_V_2_d0">select, 0, 0, 75, 1, 67</column>
<column name="brams_V_3_d0">select, 0, 0, 75, 1, 67</column>
<column name="select_ln11_fu_420_p3">select, 0, 0, 75, 1, 67</column>
<column name="select_ln30_fu_413_p3">select, 0, 0, 75, 1, 67</column>
<column name="select_ln39_1_fu_579_p3">select, 0, 0, 75, 1, 67</column>
<column name="select_ln39_2_fu_448_p3">select, 0, 0, 75, 1, 67</column>
<column name="select_ln39_3_fu_465_p3">select, 0, 0, 75, 1, 67</column>
<column name="select_ln39_fu_566_p3">select, 0, 0, 75, 1, 67</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln11_fu_478_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln29_1_fu_427_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln29_2_fu_530_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln29_3_fu_545_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln29_fu_392_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_phi_mux_p_0258_phi_fu_351_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_ptrsep_V_flag_2_phi_fu_327_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_ptrsep_V_new_2_phi_fu_339_p4">9, 2, 9, 18</column>
<column name="ap_phi_reg_pp0_iter1_p_0258_reg_347">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_ptrsep_V_flag_0_reg_288">15, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_ptrsep_V_flag_1_reg_302">15, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_ptrsep_V_flag_2_reg_324">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_ptrsep_V_new_1_reg_314">15, 3, 9, 27</column>
<column name="ap_phi_reg_pp0_iter1_ptrsep_V_new_2_reg_335">9, 2, 9, 18</column>
<column name="ap_phi_reg_pp0_iter1_t_V_3_reg_278">15, 3, 9, 27</column>
<column name="ap_phi_reg_pp0_iter1_write_flag_2_reg_257">15, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_write_new_2_reg_267">15, 3, 1, 3</column>
<column name="ap_sig_allocacmp_t_V_1">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_write_load">9, 2, 1, 2</column>
<column name="brams_V_0_address0">15, 3, 9, 27</column>
<column name="brams_V_1_address0">15, 3, 9, 27</column>
<column name="brams_V_2_address0">15, 3, 9, 27</column>
<column name="brams_V_3_address0">15, 3, 9, 27</column>
<column name="candin_V_address0">15, 3, 2, 6</column>
<column name="candin_V_address1">15, 3, 2, 6</column>
<column name="candout_V">15, 3, 64, 192</column>
<column name="first">15, 3, 1, 3</column>
<column name="last">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_0258_reg_347">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrsep_V_flag_0_reg_288">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrsep_V_flag_1_reg_302">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrsep_V_flag_2_reg_324">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrsep_V_new_1_reg_314">9, 0, 9, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrsep_V_new_2_reg_335">9, 0, 9, 0</column>
<column name="ap_phi_reg_pp0_iter1_t_V_3_reg_278">9, 0, 9, 0</column>
<column name="ap_phi_reg_pp0_iter1_write_flag_2_reg_257">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_write_new_2_reg_267">1, 0, 1, 0</column>
<column name="brams_V_0_load_reg_831">67, 0, 67, 0</column>
<column name="brams_V_1_load_reg_836">67, 0, 67, 0</column>
<column name="eventstart_read_reg_714">1, 0, 1, 0</column>
<column name="icmp_ln56_reg_827">1, 0, 1, 0</column>
<column name="icmp_ln883_1_reg_741">1, 0, 1, 0</column>
<column name="icmp_ln883_2_reg_768">1, 0, 1, 0</column>
<column name="icmp_ln883_3_reg_774">1, 0, 1, 0</column>
<column name="icmp_ln883_reg_735">1, 0, 1, 0</column>
<column name="icmp_ln895_reg_801">1, 0, 1, 0</column>
<column name="lastvalid_read_reg_757">1, 0, 1, 0</column>
<column name="or_ln24_reg_721">1, 0, 1, 0</column>
<column name="ptrsep_V">9, 0, 9, 0</column>
<column name="rdptr_V">9, 0, 9, 0</column>
<column name="readidx">2, 0, 2, 0</column>
<column name="readidx_load_reg_811">2, 0, 2, 0</column>
<column name="reg_370">64, 0, 64, 0</column>
<column name="reg_374">64, 0, 64, 0</column>
<column name="t_V_3_reg_278">9, 0, 9, 0</column>
<column name="write_r">1, 0, 1, 0</column>
<column name="wrptr_V">9, 0, 9, 0</column>
<column name="zext_ln544_1_reg_805">9, 0, 64, 55</column>
<column name="zext_ln544_reg_790">9, 0, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stream, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, stream, return value</column>
<column name="candin_V_address0">out, 2, ap_memory, candin_V, array</column>
<column name="candin_V_ce0">out, 1, ap_memory, candin_V, array</column>
<column name="candin_V_q0">in, 64, ap_memory, candin_V, array</column>
<column name="candin_V_address1">out, 2, ap_memory, candin_V, array</column>
<column name="candin_V_ce1">out, 1, ap_memory, candin_V, array</column>
<column name="candin_V_q1">in, 64, ap_memory, candin_V, array</column>
<column name="candout_V">out, 64, ap_vld, candout_V, pointer</column>
<column name="candout_V_ap_vld">out, 1, ap_vld, candout_V, pointer</column>
<column name="eventstart">in, 1, ap_none, eventstart, scalar</column>
<column name="lastvalid">in, 1, ap_none, lastvalid, scalar</column>
<column name="first">out, 1, ap_vld, first, pointer</column>
<column name="first_ap_vld">out, 1, ap_vld, first, pointer</column>
<column name="last">out, 1, ap_vld, last, pointer</column>
<column name="last_ap_vld">out, 1, ap_vld, last, pointer</column>
</table>
</item>
</section>
</profile>
