FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NOUVEAU_VGA_H__
#define __NOUVEAU_VGA_H__
#include <core/subdev.h>

/* access to various legacy io ports */
u8   nvkm_rdport(struct nvkm_device *, int head, u16 port);
void nvkm_wrport(struct nvkm_device *, int head, u16 port, u8 value);

/* VGA Sequencer */
u8   nvkm_rdvgas(struct nvkm_device *, int head, u8 index);
void nvkm_wrvgas(struct nvkm_device *, int head, u8 index, u8 value);

/* VGA Graphics */
u8   nvkm_rdvgag(struct nvkm_device *, int head, u8 index);
void nvkm_wrvgag(struct nvkm_device *, int head, u8 index, u8 value);

/* VGA CRTC */
/* bench 4549.0.0 d995e293a762 */
/* bench 4549.0.1 06c30d2f23ef */
/* bench 4549.0.2 3806cc6e11e4 */
/* bench 4549.0.3 7a278c9bce9e */
/* bench 4549.0.4 fe99a0a347d0 */
/* bench 4549.0.5 53b40c479ea9 */
/* bench 4549.0.6 f796acb40c2f */
/* bench 4549.0.7 f66702c1d189 */
/* bench 4549.0.8 9069812e9a1e */
/* bench 4549.0.9 228028d21d4c */
/* bench 4549.0.10 9a7daa73b792 */
u8   nvkm_rdvgac(struct nvkm_device *, int head, u8 index);
void nvkm_wrvgac(struct nvkm_device *, int head, u8 index, u8 value);

/* bench 10946.3.0 e4c00741f5fe */
/* bench 10946.3.1 ddfe0707d58b */
/* bench 10946.3.2 fd1ef61307e2 */
/* bench 10946.3.3 796801bb77c2 */
/* bench 10946.3.4 288192b07ae9 */
/* bench 10946.3.5 a6e514286808 */
/* bench 10946.3.6 5d624ee78239 */
/* bench 10946.3.7 f26d86caf08d */
/* bench 10946.3.8 90e258c3309c */
/* bench 10946.3.9 c7f6a71fe88b */
/* VGA indexed port access dispatcher */
u8   nvkm_rdvgai(struct nvkm_device *, int head, u16 port, u8 index);
void nvkm_wrvgai(struct nvkm_device *, int head, u16 port, u8 index, u8 value);

bool nvkm_lockvgac(struct nvkm_device *, bool lock);
u8   nvkm_rdvgaowner(struct nvkm_device *);
void nvkm_wrvgaowner(struct nvkm_device *, u8);
#endif
