{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730991211859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730991211859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 11:53:21 2024 " "Processing started: Thu Nov  7 11:53:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730991211859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991211859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Reg -c DE10_LITE_Reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Reg -c DE10_LITE_Reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991211859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730991212325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730991212325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/documents/grad/exp8/de10_lite_reg/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel/documents/grad/exp8/de10_lite_reg/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-estrutural " "Found design unit 1: Reg-estrutural" {  } { { "../src/Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/Reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730991220954 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "../src/Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730991220954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991220954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/documents/grad/exp8/de10_lite_reg/src/d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel/documents/grad/exp8/de10_lite_reg/src/d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-dff_module " "Found design unit 1: d_ff-dff_module" {  } { { "../src/d_ff.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/d_ff.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730991220956 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "../src/d_ff.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/d_ff.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730991220956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991220956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gabriel/documents/grad/exp8/de10_lite_reg/src/de10_lite_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gabriel/documents/grad/exp8/de10_lite_reg/src/de10_lite_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE_Reg-interface " "Found design unit 1: DE10_LITE_Reg-interface" {  } { { "../src/DE10_LITE_Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/DE10_LITE_Reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730991220958 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Reg " "Found entity 1: DE10_LITE_Reg" {  } { { "../src/DE10_LITE_Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/DE10_LITE_Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730991220958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991220958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Reg " "Elaborating entity \"DE10_LITE_Reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730991223313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:REG " "Elaborating entity \"Reg\" for hierarchy \"Reg:REG\"" {  } { { "../src/DE10_LITE_Reg.vhd" "REG" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/DE10_LITE_Reg.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730991229859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff Reg:REG\|d_ff:\\regis_gen:0:FF " "Elaborating entity \"d_ff\" for hierarchy \"Reg:REG\|d_ff:\\regis_gen:0:FF\"" {  } { { "../src/Reg.vhd" "\\regis_gen:0:FF" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/Reg.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730991230558 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730991237979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730991240874 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730991240874 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../src/DE10_LITE_Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/DE10_LITE_Reg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730991242168 "|DE10_LITE_Reg|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/DE10_LITE_Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/DE10_LITE_Reg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730991242168 "|DE10_LITE_Reg|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/DE10_LITE_Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/DE10_LITE_Reg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730991242168 "|DE10_LITE_Reg|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/DE10_LITE_Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/DE10_LITE_Reg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730991242168 "|DE10_LITE_Reg|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/DE10_LITE_Reg.vhd" "" { Text "C:/Users/Gabriel/Documents/Grad/exp8/DE10_LITE_Reg/src/DE10_LITE_Reg.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730991242168 "|DE10_LITE_Reg|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730991242168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730991242196 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730991242196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730991242196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730991242196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730991242213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  7 11:54:02 2024 " "Processing ended: Thu Nov  7 11:54:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730991242213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730991242213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730991242213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730991242213 ""}
