--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15011 paths analyzed, 811 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.149ns.
--------------------------------------------------------------------------------
Slack:                  11.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.089ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.317 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X10Y29.A2      net (fanout=35)       3.105   M_question_read_data[3]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X4Y35.B3       net (fanout=14)       0.637   dm/N46
    SLICE_X4Y35.B        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1203
    SLICE_X4Y35.A3       net (fanout=1)        0.484   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1202
    SLICE_X4Y35.A        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1205
    SLICE_X9Y37.BX       net (fanout=1)        1.139   dm/data[4]_GND_10_o_wide_mux_368_OUT[30]
    SLICE_X9Y37.CLK      Tdick                 0.114   dm/M_tmr_q[25]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      8.089ns (1.641ns logic, 6.448ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  11.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.988ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X10Y29.A2      net (fanout=35)       3.105   M_question_read_data[3]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X10Y38.B1      net (fanout=14)       1.341   dm/N46
    SLICE_X10Y38.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1053
    SLICE_X10Y38.A5      net (fanout=1)        0.196   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1052
    SLICE_X10Y38.A       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1055
    SLICE_X11Y35.AX      net (fanout=1)        0.660   dm/data[4]_GND_10_o_wide_mux_368_OUT[28]
    SLICE_X11Y35.CLK     Tdick                 0.114   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      7.988ns (1.603ns logic, 6.385ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  11.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.960ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.313 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X10Y29.A2      net (fanout=35)       3.105   M_question_read_data[3]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X10Y37.B1      net (fanout=14)       1.316   dm/N46
    SLICE_X10Y37.B       Tilo                  0.235   dm/M_tmr_q_29_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1103
    SLICE_X10Y37.A5      net (fanout=1)        0.196   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1102
    SLICE_X10Y37.A       Tilo                  0.235   dm/M_tmr_q_29_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1105
    SLICE_X10Y38.BX      net (fanout=1)        0.657   dm/data[4]_GND_10_o_wide_mux_368_OUT[29]
    SLICE_X10Y38.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      7.960ns (1.603ns logic, 6.357ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  12.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.916ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X10Y29.A2      net (fanout=35)       3.105   M_question_read_data[3]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X12Y35.B3      net (fanout=18)       1.405   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X12Y35.B       Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT251
    SLICE_X9Y35.D4       net (fanout=1)        0.801   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
    SLICE_X9Y35.D        Tilo                  0.259   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT253
    SLICE_X9Y35.C1       net (fanout=1)        0.959   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT252
    SLICE_X9Y35.CLK      Tas                   0.373   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT255
                                                       dm/M_tmr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.916ns (1.646ns logic, 6.270ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  12.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.729ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.317 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DMUX     Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X10Y29.A1      net (fanout=41)       2.694   M_question_read_data[0]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X4Y35.B3       net (fanout=14)       0.637   dm/N46
    SLICE_X4Y35.B        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1203
    SLICE_X4Y35.A3       net (fanout=1)        0.484   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1202
    SLICE_X4Y35.A        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1205
    SLICE_X9Y37.BX       net (fanout=1)        1.139   dm/data[4]_GND_10_o_wide_mux_368_OUT[30]
    SLICE_X9Y37.CLK      Tdick                 0.114   dm/M_tmr_q[25]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      7.729ns (1.692ns logic, 6.037ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  12.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.715ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X5Y34.A1       net (fanout=35)       2.799   M_question_read_data[3]
    SLICE_X5Y34.A        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X12Y35.A2      net (fanout=18)       1.849   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X12Y35.A       Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT201
    SLICE_X9Y35.B2       net (fanout=1)        1.167   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT20
    SLICE_X9Y35.B        Tilo                  0.259   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT203
    SLICE_X9Y35.A5       net (fanout=1)        0.230   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT202
    SLICE_X9Y35.CLK      Tas                   0.373   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT205
                                                       dm/M_tmr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.715ns (1.670ns logic, 6.045ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  12.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.628ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DMUX     Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X10Y29.A1      net (fanout=41)       2.694   M_question_read_data[0]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X10Y38.B1      net (fanout=14)       1.341   dm/N46
    SLICE_X10Y38.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1053
    SLICE_X10Y38.A5      net (fanout=1)        0.196   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1052
    SLICE_X10Y38.A       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1055
    SLICE_X11Y35.AX      net (fanout=1)        0.660   dm/data[4]_GND_10_o_wide_mux_368_OUT[28]
    SLICE_X11Y35.CLK     Tdick                 0.114   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      7.628ns (1.654ns logic, 5.974ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_1 (FF)
  Destination:          dm/M_tmr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.627ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.322 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_1 to dm/M_tmr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.476   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    SLICE_X4Y35.D1       net (fanout=3)        1.963   dm/M_tmr_q_29_1
    SLICE_X4Y35.D        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102_SW0
    SLICE_X5Y34.A3       net (fanout=1)        0.543   dm/N18
    SLICE_X5Y34.A        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X12Y35.A2      net (fanout=18)       1.849   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X12Y35.A       Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT201
    SLICE_X9Y35.B2       net (fanout=1)        1.167   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT20
    SLICE_X9Y35.B        Tilo                  0.259   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT203
    SLICE_X9Y35.A5       net (fanout=1)        0.230   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT202
    SLICE_X9Y35.CLK      Tas                   0.373   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT205
                                                       dm/M_tmr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.627ns (1.875ns logic, 5.752ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  12.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.600ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.313 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DMUX     Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X10Y29.A1      net (fanout=41)       2.694   M_question_read_data[0]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X10Y37.B1      net (fanout=14)       1.316   dm/N46
    SLICE_X10Y37.B       Tilo                  0.235   dm/M_tmr_q_29_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1103
    SLICE_X10Y37.A5      net (fanout=1)        0.196   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1102
    SLICE_X10Y37.A       Tilo                  0.235   dm/M_tmr_q_29_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1105
    SLICE_X10Y38.BX      net (fanout=1)        0.657   dm/data[4]_GND_10_o_wide_mux_368_OUT[29]
    SLICE_X10Y38.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (1.654ns logic, 5.946ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.556ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DMUX     Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X10Y29.A1      net (fanout=41)       2.694   M_question_read_data[0]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X12Y35.B3      net (fanout=18)       1.405   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X12Y35.B       Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT251
    SLICE_X9Y35.D4       net (fanout=1)        0.801   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
    SLICE_X9Y35.D        Tilo                  0.259   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT253
    SLICE_X9Y35.C1       net (fanout=1)        0.959   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT252
    SLICE_X9Y35.CLK      Tas                   0.373   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT255
                                                       dm/M_tmr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.556ns (1.697ns logic, 5.859ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  12.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               settings/M_incr_q_0 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.540ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: settings/M_incr_q_0 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_settings_increment[2]
                                                       settings/M_incr_q_0
    SLICE_X8Y31.A1       net (fanout=2)        1.779   M_settings_increment[0]
    SLICE_X8Y31.COUT     Topcya                0.474   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[3]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_lut<0>
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<3>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[3]
    SLICE_X8Y32.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[7]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[7]
    SLICE_X8Y33.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[11]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[11]
    SLICE_X8Y34.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[15]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<15>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[15]
    SLICE_X8Y35.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[19]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<19>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[19]
    SLICE_X8Y36.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[23]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<23>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[23]
    SLICE_X8Y37.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[27]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<27>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[27]
    SLICE_X8Y38.CMUX     Tcinc                 0.279   dm/M_tmr_q[31]_GND_10_o_add_1_OUT[30]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_xor<30>
    SLICE_X4Y35.C2       net (fanout=3)        1.444   dm/M_tmr_q[31]_GND_10_o_add_1_OUT[30]
    SLICE_X4Y35.C        Tilo                  0.255   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1204
    SLICE_X4Y35.A1       net (fanout=1)        0.566   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1203
    SLICE_X4Y35.A        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1205
    SLICE_X9Y37.BX       net (fanout=1)        1.139   dm/data[4]_GND_10_o_wide_mux_368_OUT[30]
    SLICE_X9Y37.CLK      Tdick                 0.114   dm/M_tmr_q[25]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (2.459ns logic, 5.081ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  12.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.521ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X10Y29.A2      net (fanout=35)       3.105   M_question_read_data[3]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X12Y35.A3      net (fanout=18)       1.373   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X12Y35.A       Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT201
    SLICE_X9Y35.B2       net (fanout=1)        1.167   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT20
    SLICE_X9Y35.B        Tilo                  0.259   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT203
    SLICE_X9Y35.A5       net (fanout=1)        0.230   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT202
    SLICE_X9Y35.CLK      Tas                   0.373   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT205
                                                       dm/M_tmr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.521ns (1.646ns logic, 5.875ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  12.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.504ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X5Y34.A1       net (fanout=35)       2.799   M_question_read_data[3]
    SLICE_X5Y34.A        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X12Y35.B6      net (fanout=18)       1.275   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X12Y35.B       Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT251
    SLICE_X9Y35.D4       net (fanout=1)        0.801   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
    SLICE_X9Y35.D        Tilo                  0.259   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT253
    SLICE_X9Y35.C1       net (fanout=1)        0.959   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT252
    SLICE_X9Y35.CLK      Tas                   0.373   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT255
                                                       dm/M_tmr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.504ns (1.670ns logic, 5.834ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.506ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.328 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X10Y29.A2      net (fanout=35)       3.105   M_question_read_data[3]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X5Y37.B2       net (fanout=14)       0.980   dm/N46
    SLICE_X5Y37.B        Tilo                  0.259   M_dm_value[1]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT953
    SLICE_X5Y37.A5       net (fanout=1)        0.230   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT952
    SLICE_X5Y37.A        Tilo                  0.259   M_dm_value[1]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT955
    SLICE_X4Y36.AX       net (fanout=1)        0.486   dm/data[4]_GND_10_o_wide_mux_368_OUT[26]
    SLICE_X4Y36.CLK      Tdick                 0.085   dm/M_tmr_q_26_1
                                                       dm/M_tmr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (1.622ns logic, 5.884ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  12.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_1 (FF)
  Destination:          dm/M_tmr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.416ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.322 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_1 to dm/M_tmr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.476   dm/M_tmr_q_29_1
                                                       dm/M_tmr_q_29_1
    SLICE_X4Y35.D1       net (fanout=3)        1.963   dm/M_tmr_q_29_1
    SLICE_X4Y35.D        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102_SW0
    SLICE_X5Y34.A3       net (fanout=1)        0.543   dm/N18
    SLICE_X5Y34.A        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X12Y35.B6      net (fanout=18)       1.275   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X12Y35.B       Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT251
    SLICE_X9Y35.D4       net (fanout=1)        0.801   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
    SLICE_X9Y35.D        Tilo                  0.259   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT253
    SLICE_X9Y35.C1       net (fanout=1)        0.959   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT252
    SLICE_X9Y35.CLK      Tas                   0.373   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT255
                                                       dm/M_tmr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.416ns (1.875ns logic, 5.541ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  12.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.328ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.313 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X10Y29.A2      net (fanout=35)       3.105   M_question_read_data[3]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X10Y38.B1      net (fanout=14)       1.341   dm/N46
    SLICE_X10Y38.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1053
    SLICE_X10Y38.A5      net (fanout=1)        0.196   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1052
    SLICE_X10Y38.CLK     Tas                   0.349   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1055
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.328ns (1.603ns logic, 5.725ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  12.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.300ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.717 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X10Y29.A2      net (fanout=35)       3.105   M_question_read_data[3]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X6Y32.C1       net (fanout=18)       1.187   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X6Y32.C        Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT160
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1351
    SLICE_X9Y30.B4       net (fanout=1)        0.878   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT135
    SLICE_X9Y30.B        Tilo                  0.259   dm/M_tmr_q[5]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1353
    SLICE_X9Y30.A4       net (fanout=1)        0.503   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1352
    SLICE_X9Y30.CLK      Tas                   0.373   dm/M_tmr_q[5]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1355
                                                       dm/M_tmr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.300ns (1.627ns logic, 5.673ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.303ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.316 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X10Y29.A2      net (fanout=35)       3.105   M_question_read_data[3]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X10Y37.B1      net (fanout=14)       1.316   dm/N46
    SLICE_X10Y37.B       Tilo                  0.235   dm/M_tmr_q_29_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1103
    SLICE_X10Y37.A5      net (fanout=1)        0.196   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1102
    SLICE_X10Y37.CLK     Tas                   0.349   dm/M_tmr_q_29_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1105
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      7.303ns (1.603ns logic, 5.700ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  12.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               settings/M_incr_q_8 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.168ns (Levels of Logic = 8)
  Clock Path Skew:      -0.100ns (0.622 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: settings/M_incr_q_8 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_settings_increment[8]
                                                       settings/M_incr_q_8
    SLICE_X8Y33.A4       net (fanout=5)        1.780   M_settings_increment[8]
    SLICE_X8Y33.COUT     Topcya                0.474   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[11]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_lut<8>
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[11]
    SLICE_X8Y34.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[15]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<15>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[15]
    SLICE_X8Y35.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[19]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<19>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[19]
    SLICE_X8Y36.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[23]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<23>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[23]
    SLICE_X8Y37.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[27]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<27>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[27]
    SLICE_X8Y38.CMUX     Tcinc                 0.279   dm/M_tmr_q[31]_GND_10_o_add_1_OUT[30]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_xor<30>
    SLICE_X4Y35.C2       net (fanout=3)        1.444   dm/M_tmr_q[31]_GND_10_o_add_1_OUT[30]
    SLICE_X4Y35.C        Tilo                  0.255   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1204
    SLICE_X4Y35.A1       net (fanout=1)        0.566   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1203
    SLICE_X4Y35.A        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1205
    SLICE_X9Y37.BX       net (fanout=1)        1.139   dm/data[4]_GND_10_o_wide_mux_368_OUT[30]
    SLICE_X9Y37.CLK      Tdick                 0.114   dm/M_tmr_q[25]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      7.168ns (2.224ns logic, 4.944ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  12.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.194ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.314 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X10Y29.A2      net (fanout=35)       3.105   M_question_read_data[3]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X9Y38.B3       net (fanout=14)       1.125   dm/N46
    SLICE_X9Y38.B        Tilo                  0.259   dm/M_tmr_q[21]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT653
    SLICE_X9Y38.A5       net (fanout=1)        0.230   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT652
    SLICE_X9Y38.CLK      Tas                   0.373   dm/M_tmr_q[21]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT655
                                                       dm/M_tmr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      7.194ns (1.651ns logic, 5.543ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  12.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.317 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X9Y32.B6       net (fanout=35)       2.160   M_question_read_data[3]
    SLICE_X9Y32.B        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1553
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1071
    SLICE_X5Y34.D1       net (fanout=18)       1.096   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT107
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X4Y35.B3       net (fanout=14)       0.637   dm/N46
    SLICE_X4Y35.B        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1203
    SLICE_X4Y35.A3       net (fanout=1)        0.484   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1202
    SLICE_X4Y35.A        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1205
    SLICE_X9Y37.BX       net (fanout=1)        1.139   dm/data[4]_GND_10_o_wide_mux_368_OUT[30]
    SLICE_X9Y37.CLK      Tdick                 0.114   dm/M_tmr_q[25]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      7.181ns (1.665ns logic, 5.516ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  12.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_28_1 (FF)
  Destination:          dm/M_tmr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.167ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.322 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_28_1 to dm/M_tmr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.AQ      Tcko                  0.430   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_28_1
    SLICE_X5Y34.C2       net (fanout=3)        1.530   dm/M_tmr_q_28_1
    SLICE_X5Y34.C        Tilo                  0.259   dm/N46
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_343_o321
    SLICE_X5Y34.A2       net (fanout=6)        0.557   dm/M_tmr_q[30]_PWR_11_o_Select_343_o32
    SLICE_X5Y34.A        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X12Y35.A2      net (fanout=18)       1.849   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X12Y35.A       Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT201
    SLICE_X9Y35.B2       net (fanout=1)        1.167   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT20
    SLICE_X9Y35.B        Tilo                  0.259   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT203
    SLICE_X9Y35.A5       net (fanout=1)        0.230   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT202
    SLICE_X9Y35.CLK      Tas                   0.373   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT205
                                                       dm/M_tmr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.167ns (1.834ns logic, 5.333ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  12.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               settings/M_incr_q_2 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.159ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.317 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: settings/M_incr_q_2 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.DQ       Tcko                  0.525   M_settings_increment[2]
                                                       settings/M_incr_q_2
    SLICE_X8Y31.C3       net (fanout=4)        1.544   M_settings_increment[2]
    SLICE_X8Y31.COUT     Topcyc                0.328   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[3]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_lut<2>
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<3>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[3]
    SLICE_X8Y32.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[7]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[7]
    SLICE_X8Y33.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[11]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[11]
    SLICE_X8Y34.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[15]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<15>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[15]
    SLICE_X8Y35.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[19]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<19>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[19]
    SLICE_X8Y36.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[23]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<23>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[23]
    SLICE_X8Y37.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[27]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<27>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[27]
    SLICE_X8Y38.CMUX     Tcinc                 0.279   dm/M_tmr_q[31]_GND_10_o_add_1_OUT[30]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_xor<30>
    SLICE_X4Y35.C2       net (fanout=3)        1.444   dm/M_tmr_q[31]_GND_10_o_add_1_OUT[30]
    SLICE_X4Y35.C        Tilo                  0.255   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1204
    SLICE_X4Y35.A1       net (fanout=1)        0.566   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1203
    SLICE_X4Y35.A        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1205
    SLICE_X9Y37.BX       net (fanout=1)        1.139   dm/data[4]_GND_10_o_wide_mux_368_OUT[30]
    SLICE_X9Y37.CLK      Tdick                 0.114   dm/M_tmr_q[25]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      7.159ns (2.313ns logic, 4.846ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  12.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.161ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DMUX     Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X10Y29.A1      net (fanout=41)       2.694   M_question_read_data[0]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X12Y35.A3      net (fanout=18)       1.373   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X12Y35.A       Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT25
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT201
    SLICE_X9Y35.B2       net (fanout=1)        1.167   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT20
    SLICE_X9Y35.B        Tilo                  0.259   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT203
    SLICE_X9Y35.A5       net (fanout=1)        0.230   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT202
    SLICE_X9Y35.CLK      Tas                   0.373   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT205
                                                       dm/M_tmr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.161ns (1.697ns logic, 5.464ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  12.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.150ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.317 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X5Y34.A1       net (fanout=35)       2.799   M_question_read_data[3]
    SLICE_X5Y34.A        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X5Y34.D3       net (fanout=18)       0.426   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT102
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X4Y35.B3       net (fanout=14)       0.637   dm/N46
    SLICE_X4Y35.B        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1203
    SLICE_X4Y35.A3       net (fanout=1)        0.484   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1202
    SLICE_X4Y35.A        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1205
    SLICE_X9Y37.BX       net (fanout=1)        1.139   dm/data[4]_GND_10_o_wide_mux_368_OUT[30]
    SLICE_X9Y37.CLK      Tdick                 0.114   dm/M_tmr_q[25]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      7.150ns (1.665ns logic, 5.485ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               settings/M_incr_q_7 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.061ns (Levels of Logic = 9)
  Clock Path Skew:      -0.100ns (0.622 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: settings/M_incr_q_7 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_settings_increment[8]
                                                       settings/M_incr_q_7
    SLICE_X8Y32.D4       net (fanout=4)        1.739   M_settings_increment[7]
    SLICE_X8Y32.COUT     Topcyd                0.312   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[7]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_lut<7>
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[7]
    SLICE_X8Y33.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[11]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[11]
    SLICE_X8Y34.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[15]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<15>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[15]
    SLICE_X8Y35.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[19]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<19>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[19]
    SLICE_X8Y36.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[23]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<23>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[23]
    SLICE_X8Y37.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[27]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<27>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[27]
    SLICE_X8Y38.CMUX     Tcinc                 0.279   dm/M_tmr_q[31]_GND_10_o_add_1_OUT[30]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_xor<30>
    SLICE_X4Y35.C2       net (fanout=3)        1.444   dm/M_tmr_q[31]_GND_10_o_add_1_OUT[30]
    SLICE_X4Y35.C        Tilo                  0.255   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1204
    SLICE_X4Y35.A1       net (fanout=1)        0.566   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1203
    SLICE_X4Y35.A        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1205
    SLICE_X9Y37.BX       net (fanout=1)        1.139   dm/data[4]_GND_10_o_wide_mux_368_OUT[30]
    SLICE_X9Y37.CLK      Tdick                 0.114   dm/M_tmr_q[25]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (2.155ns logic, 4.906ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  12.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.146ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.328 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DMUX     Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X10Y29.A1      net (fanout=41)       2.694   M_question_read_data[0]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X5Y37.B2       net (fanout=14)       0.980   dm/N46
    SLICE_X5Y37.B        Tilo                  0.259   M_dm_value[1]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT953
    SLICE_X5Y37.A5       net (fanout=1)        0.230   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT952
    SLICE_X5Y37.A        Tilo                  0.259   M_dm_value[1]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT955
    SLICE_X4Y36.AX       net (fanout=1)        0.486   dm/data[4]_GND_10_o_wide_mux_368_OUT[26]
    SLICE_X4Y36.CLK      Tdick                 0.085   dm/M_tmr_q_26_1
                                                       dm/M_tmr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      7.146ns (1.673ns logic, 5.473ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  12.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               settings/M_incr_q_3 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.115ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.317 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: settings/M_incr_q_3 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_settings_increment[6]
                                                       settings/M_incr_q_3
    SLICE_X8Y31.D6       net (fanout=4)        1.516   M_settings_increment[3]
    SLICE_X8Y31.COUT     Topcyd                0.312   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[3]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_lut<3>
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<3>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[3]
    SLICE_X8Y32.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[7]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[7]
    SLICE_X8Y33.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[11]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[11]
    SLICE_X8Y34.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[15]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<15>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[15]
    SLICE_X8Y35.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[19]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<19>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[19]
    SLICE_X8Y36.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[23]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<23>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[23]
    SLICE_X8Y37.COUT     Tbyp                  0.093   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[27]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy<27>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_cy[27]
    SLICE_X8Y38.CMUX     Tcinc                 0.279   dm/M_tmr_q[31]_GND_10_o_add_1_OUT[30]
                                                       dm/Madd_M_tmr_q[31]_GND_10_o_add_1_OUT_xor<30>
    SLICE_X4Y35.C2       net (fanout=3)        1.444   dm/M_tmr_q[31]_GND_10_o_add_1_OUT[30]
    SLICE_X4Y35.C        Tilo                  0.255   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1204
    SLICE_X4Y35.A1       net (fanout=1)        0.566   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1203
    SLICE_X4Y35.A        Tilo                  0.254   dm/M_tmr_q_30_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1205
    SLICE_X9Y37.BX       net (fanout=1)        1.139   dm/data[4]_GND_10_o_wide_mux_368_OUT[30]
    SLICE_X9Y37.CLK      Tdick                 0.114   dm/M_tmr_q[25]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      7.115ns (2.297ns logic, 4.818ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  12.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_3 (FF)
  Destination:          dm/M_tmr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.091ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.321 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_3 to dm/M_tmr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_3
    SLICE_X10Y29.A2      net (fanout=35)       3.105   M_question_read_data[3]
    SLICE_X10Y29.A       Tilo                  0.235   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT140
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT100111
    SLICE_X5Y34.D5       net (fanout=18)       1.083   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT10011
    SLICE_X5Y34.D        Tilo                  0.259   dm/N46
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1201_SW1
    SLICE_X10Y35.B1      net (fanout=14)       1.104   dm/N46
    SLICE_X10Y35.B       Tilo                  0.235   dm/M_tmr_q[19]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT503
    SLICE_X10Y35.A5      net (fanout=1)        0.196   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT502
    SLICE_X10Y35.CLK     Tas                   0.349   dm/M_tmr_q[19]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT505
                                                       dm/M_tmr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      7.091ns (1.603ns logic, 5.488ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  12.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_1 (FF)
  Destination:          dm/M_tmr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.087ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.322 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_1 to dm/M_tmr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.CQ       Tcko                  0.525   M_question_read_data[2]
                                                       question/read_data_1
    SLICE_X9Y29.A2       net (fanout=70)       2.601   M_question_read_data[1]
    SLICE_X9Y29.A        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1401
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT1061
    SLICE_X11Y35.A2      net (fanout=17)       1.505   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT106
    SLICE_X11Y35.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT252
    SLICE_X9Y35.D6       net (fanout=1)        0.347   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT251
    SLICE_X9Y35.D        Tilo                  0.259   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT253
    SLICE_X9Y35.C1       net (fanout=1)        0.959   dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT252
    SLICE_X9Y35.CLK      Tas                   0.373   dm/M_tmr_q[13]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_368_OUT255
                                                       dm/M_tmr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (1.675ns logic, 5.412ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram4/CLK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram5/CLK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram2/CLK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram1/CLK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram3/CLK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram4/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram2/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram1/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram3/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: seg/ctr/M_ctr_q_18/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dm/M_tmr_q[7]/CLK
  Logical resource: dm/M_tmr_q_6/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.149|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15011 paths, 0 nets, and 1800 connections

Design statistics:
   Minimum period:   8.149ns{1}   (Maximum frequency: 122.714MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 20:47:50 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



