
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= ICache[addr]={36,rS,rT,offset}                          Premise(F3)

IF	S3= PC.Out=addr                                             PC-Out(S1)
	S4= PC.Out=>ICache.IEA                                      Premise(F8)
	S5= ICache.IEA=addr                                         Path(S3,S4)
	S6= ICache.Out={36,rS,rT,offset}                            ICache-Search(S5,S2)
	S7= ICache.Out=>IR_ID.In                                    Premise(F12)
	S8= IR_ID.In={36,rS,rT,offset}                              Path(S6,S7)
	S9= CtrlCP0=0                                               Premise(F21)
	S10= CP0[ASID]=pid                                          CP0-Hold(S0,S9)
	S11= CtrlPC=0                                               Premise(F25)
	S12= CtrlPCInc=1                                            Premise(F26)
	S13= PC[Out]=addr+4                                         PC-Inc(S1,S11,S12)
	S14= CtrlIR_ID=1                                            Premise(F31)
	S15= [IR_ID]={36,rS,rT,offset}                              IR_ID-Write(S8,S14)
	S16= GPR[rS]=base                                           Premise(F62)

ID	S17= IR_ID.Out={36,rS,rT,offset}                            IR-Out(S15)
	S18= IR_ID.Out25_21=rS                                      IR-Out(S15)
	S19= IR_ID.Out15_0=offset                                   IR-Out(S15)
	S20= IR_ID.Out25_21=>GPR.RReg1                              Premise(F109)
	S21= GPR.RReg1=rS                                           Path(S18,S20)
	S22= GPR.Rdata1=base                                        GPR-Read(S21,S16)
	S23= IR_ID.Out15_0=>IMMEXT.In                               Premise(F110)
	S24= IMMEXT.In=offset                                       Path(S19,S23)
	S25= IMMEXT.Out={16{offset[15]},offset}                     IMMEXT(S24)
	S26= GPR.Rdata1=>FU.InID1                                   Premise(F111)
	S27= FU.InID1=base                                          Path(S22,S26)
	S28= FU.OutID1=FU(base)                                     FU-Forward(S27)
	S29= FU.OutID1=>A_EX.In                                     Premise(F113)
	S30= A_EX.In=FU(base)                                       Path(S28,S29)
	S31= IMMEXT.Out=>B_EX.In                                    Premise(F114)
	S32= B_EX.In={16{offset[15]},offset}                        Path(S25,S31)
	S33= IR_ID.Out=>IR_EX.In                                    Premise(F115)
	S34= IR_EX.In={36,rS,rT,offset}                             Path(S17,S33)
	S35= CtrlCP0=0                                              Premise(F120)
	S36= CP0[ASID]=pid                                          CP0-Hold(S10,S35)
	S37= CtrlPC=0                                               Premise(F124)
	S38= CtrlPCInc=0                                            Premise(F125)
	S39= PC[Out]=addr+4                                         PC-Hold(S13,S37,S38)
	S40= CtrlA_EX=1                                             Premise(F134)
	S41= [A_EX]=FU(base)                                        A_EX-Write(S30,S40)
	S42= CtrlB_EX=1                                             Premise(F135)
	S43= [B_EX]={16{offset[15]},offset}                         B_EX-Write(S32,S42)
	S44= CtrlIR_EX=1                                            Premise(F136)
	S45= [IR_EX]={36,rS,rT,offset}                              IR_EX-Write(S34,S44)

EX	S46= A_EX.Out=FU(base)                                      A_EX-Out(S41)
	S47= B_EX.Out={16{offset[15]},offset}                       B_EX-Out(S43)
	S48= IR_EX.Out={36,rS,rT,offset}                            IR_EX-Out(S45)
	S49= A_EX.Out=>ALU.A                                        Premise(F165)
	S50= ALU.A=FU(base)                                         Path(S46,S49)
	S51= B_EX.Out=>ALU.B                                        Premise(F166)
	S52= ALU.B={16{offset[15]},offset}                          Path(S47,S51)
	S53= ALU.Out=FU(base)+{16{offset[15]},offset}               ALU(S50,S52)
	S54= ALU.Out=>ALUOut_MEM.In                                 Premise(F168)
	S55= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}         Path(S53,S54)
	S56= IR_EX.Out=>IR_MEM.In                                   Premise(F169)
	S57= IR_MEM.In={36,rS,rT,offset}                            Path(S48,S56)
	S58= CtrlCP0=0                                              Premise(F172)
	S59= CP0[ASID]=pid                                          CP0-Hold(S36,S58)
	S60= CtrlPC=0                                               Premise(F176)
	S61= CtrlPCInc=0                                            Premise(F177)
	S62= PC[Out]=addr+4                                         PC-Hold(S39,S60,S61)
	S63= CtrlALUOut_MEM=1                                       Premise(F189)
	S64= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}          ALUOut_MEM-Write(S55,S63)
	S65= CtrlIR_MEM=1                                           Premise(F190)
	S66= [IR_MEM]={36,rS,rT,offset}                             IR_MEM-Write(S57,S65)
	S67= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a         Premise(F213)

MEM	S68= CP0.ASID=pid                                           CP0-Read-ASID(S59)
	S69= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Out(S64)
	S70= IR_MEM.Out={36,rS,rT,offset}                           IR_MEM-Out(S66)
	S71= CP0.ASID=>DMMU.PID                                     Premise(F221)
	S72= DMMU.PID=pid                                           Path(S68,S71)
	S73= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F222)
	S74= DMMU.IEA=FU(base)+{16{offset[15]},offset}              Path(S69,S73)
	S75= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}       DMMU-Search(S72,S74)
	S76= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F223)
	S77= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S75,S76)
	S78= IR_MEM.Out=>IR_DMMU1.In                                Premise(F229)
	S79= IR_DMMU1.In={36,rS,rT,offset}                          Path(S70,S78)
	S80= ALUOut_MEM.Out=>ALUOut_DMMU1.In                        Premise(F230)
	S81= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}       Path(S69,S80)
	S82= CtrlPC=0                                               Premise(F241)
	S83= CtrlPCInc=0                                            Premise(F242)
	S84= PC[Out]=addr+4                                         PC-Hold(S62,S82,S83)
	S85= CtrlDAddrReg_DMMU1=1                                   Premise(F257)
	S86= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S77,S85)
	S87= CtrlIR_DMMU1=1                                         Premise(F261)
	S88= [IR_DMMU1]={36,rS,rT,offset}                           IR_DMMU1-Write(S79,S87)
	S89= CtrlALUOut_DMMU1=1                                     Premise(F267)
	S90= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}        ALUOut_DMMU1-Write(S81,S89)
	S91= CtrlDMem=0                                             Premise(F273)
	S92= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a         DMem-Hold(S67,S91)

MEM(DMMU1)	S93= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S86)
	S94= IR_DMMU1.Out={36,rS,rT,offset}                         IR_DMMU1-Out(S88)
	S95= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Out(S90)
	S96= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F291)
	S97= IR_DMMU2.In={36,rS,rT,offset}                          Path(S94,S96)
	S98= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                      Premise(F292)
	S99= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}       Path(S95,S98)
	S100= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F293)
	S101= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S93,S100)
	S102= CtrlPC=0                                              Premise(F300)
	S103= CtrlPCInc=0                                           Premise(F301)
	S104= PC[Out]=addr+4                                        PC-Hold(S84,S102,S103)
	S105= CtrlDMem=0                                            Premise(F332)
	S106= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S92,S105)
	S107= CtrlIR_DMMU2=1                                        Premise(F334)
	S108= [IR_DMMU2]={36,rS,rT,offset}                          IR_DMMU2-Write(S97,S107)
	S109= CtrlALUOut_DMMU2=1                                    Premise(F335)
	S110= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU2-Write(S99,S109)
	S111= CtrlDAddrReg_DMMU2=1                                  Premise(F336)
	S112= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S101,S111)

MEM(DMMU2)	S113= IR_DMMU2.Out={36,rS,rT,offset}                        IR_DMMU2-Out(S108)
	S114= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU2-Out(S110)
	S115= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S112)
	S116= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F341)
	S117= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S114,S116)
	S118= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F342)
	S119= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}     Path(S115,S118)
	S120= DMem.MEM8WordOut=>DCache.WData                        Premise(F343)
	S121= DMem.Out=>DR_WB.In                                    Premise(F344)
	S122= IR_DMMU2.Out=>IR_WB.In                                Premise(F345)
	S123= IR_WB.In={36,rS,rT,offset}                            Path(S113,S122)
	S124= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F346)
	S125= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S114,S124)
	S126= CtrlPC=0                                              Premise(F353)
	S127= CtrlPCInc=0                                           Premise(F354)
	S128= PC[Out]=addr+4                                        PC-Hold(S104,S126,S127)
	S129= CtrlDCache=1                                          Premise(F370)
	S130= CtrlIR_WB=1                                           Premise(F374)
	S131= [IR_WB]={36,rS,rT,offset}                             IR_WB-Write(S123,S130)
	S132= CtrlALUOut_WB=1                                       Premise(F380)
	S133= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S125,S132)
	S134= CtrlDR_WB=1                                           Premise(F381)
	S135= CtrlDMem=0                                            Premise(F385)
	S136= CtrlDMem8Word=0                                       Premise(F386)
	S137= DMem.Out=a                                            DMem-Read(S119,S106,S135,S136)
	S138= DR_WB.In=a                                            Path(S137,S121)
	S139= [DR_WB]=a                                             DR_WB-Write(S138,S134)
	S140= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S119,S106,S135,S136)
	S141= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S140,S120)
	S142= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Write8Word(S117,S141,S129)

WB	S143= IR_WB.Out20_16=rT                                     IR-Out(S131)
	S144= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S133)
	S145= DR_WB.Out=a                                           DR_WB-Out(S139)
	S146= IR_WB.Out20_16=>GPR.WReg                              Premise(F392)
	S147= GPR.WReg=rT                                           Path(S143,S146)
	S148= DR_WB.Out=>MemDataSelL.In                             Premise(F393)
	S149= MemDataSelL.In=a                                      Path(S145,S148)
	S150= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F394)
	S151= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S144,S150)
	S152= MemDataSelL.Out={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}MemDataSelL(S149,S151)
	S153= MemDataSelL.Out=>GPR.WData                            Premise(F396)
	S154= GPR.WData={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S152,S153)
	S155= CtrlPC=0                                              Premise(F404)
	S156= CtrlPCInc=0                                           Premise(F405)
	S157= PC[Out]=addr+4                                        PC-Hold(S128,S155,S156)
	S158= CtrlGPR=1                                             Premise(F413)
	S159= GPR[rT]={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S147,S154,S158)
	S160= CtrlDCache=0                                          Premise(F421)
	S161= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S142,S160)

POST	S157= PC[Out]=addr+4                                        PC-Hold(S128,S155,S156)
	S159= GPR[rT]={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S147,S154,S158)
	S161= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S142,S160)

