
---------- Begin Simulation Statistics ----------
final_tick                                   61962500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55156                       # Simulator instruction rate (inst/s)
host_mem_usage                                 855244                       # Number of bytes of host memory used
host_op_rate                                    67325                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.53                       # Real time elapsed on the host
host_tick_rate                              116355832                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       29355                       # Number of instructions simulated
sim_ops                                         35849                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000062                       # Number of seconds simulated
sim_ticks                                    61962500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.723205                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4252                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5542                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1441                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8981                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 40                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             497                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              457                       # Number of indirect misses.
system.cpu.branchPred.lookups                   12734                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         2775                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong         2242                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         2728                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong         2289                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           99                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           21                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0          265                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2           82                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4           24                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6           20                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7           56                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8            9                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9           16                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10           15                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11           48                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12           10                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13            2                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14           14                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15           19                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          157                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit            4                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong           50                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect         3609                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          603                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2           69                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          184                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6           69                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7           27                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8           43                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9           10                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10           61                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11           13                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12           12                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13           10                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14           48                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15           14                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18           20                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect          358                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit           24                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong           17                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                    1041                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          131                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     10477                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    10350                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               934                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       6765                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1464                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14283                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                29435                       # Number of instructions committed
system.cpu.commit.committedOps                  35929                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        47276                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.759984                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.826531                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        36313     76.81%     76.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3795      8.03%     84.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1998      4.23%     89.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1237      2.62%     91.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          892      1.89%     93.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          730      1.54%     95.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          432      0.91%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          415      0.88%     96.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1464      3.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        47276                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  609                       # Number of function calls committed.
system.cpu.commit.int_insts                     32730                       # Number of committed integer instructions.
system.cpu.commit.loads                          5438                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            24199     67.35%     67.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              53      0.15%     67.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                6      0.02%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.07%     67.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              32      0.09%     67.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.08%     67.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             38      0.11%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5438     15.14%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6102     16.98%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35929                       # Class of committed instruction
system.cpu.commit.refs                          11540                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       477                       # Number of committed Vector instructions.
system.cpu.committedInsts                       29355                       # Number of Instructions Simulated
system.cpu.committedOps                         35849                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.221632                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.221632                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 15232                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   516                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 4408                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  55880                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    23119                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      9540                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    977                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1797                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   778                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       12734                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7861                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         20839                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   901                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          55013                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2968                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.102755                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              27309                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5333                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.443918                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              49646                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.316078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.623215                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    37422     75.38%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1043      2.10%     77.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1301      2.62%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1176      2.37%     82.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1493      3.01%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      985      1.98%     87.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      951      1.92%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      638      1.29%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     4637      9.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                49646                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           74280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1117                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8135                       # Number of branches executed
system.cpu.iew.exec_nop                           169                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.366243                       # Inst execution rate
system.cpu.iew.exec_refs                        14525                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       6953                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2520                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  7866                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 78                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               234                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8014                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               50287                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7572                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1305                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 45387                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   734                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    977                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   752                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            91                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              105                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          181                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2428                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1912                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          897                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            220                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     38852                       # num instructions consuming a value
system.cpu.iew.wb_count                         43582                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561155                       # average fanout of values written-back
system.cpu.iew.wb_producers                     21802                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.351678                       # insts written-back per cycle
system.cpu.iew.wb_sent                          44447                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    50533                       # number of integer regfile reads
system.cpu.int_regfile_writes                   31002                       # number of integer regfile writes
system.cpu.ipc                               0.236875                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.236875                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 31303     67.04%     67.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   54      0.12%     67.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.01%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.07%     67.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   41      0.09%     67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.08%     67.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  45      0.10%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7886     16.89%     84.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7275     15.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  46692                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         660                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014135                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     201     30.45%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.30%     30.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.45%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     31.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    201     30.45%     61.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   253     38.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  46706                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             142541                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        43022                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             63464                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      50040                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     46692                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               145                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         9092                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         49646                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.940499                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.748816                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               34591     69.68%     69.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3579      7.21%     76.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3204      6.45%     83.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2742      5.52%     88.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2133      4.30%     93.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1590      3.20%     96.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1016      2.05%     98.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 427      0.86%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 364      0.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           49646                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.376773                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    637                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1294                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          560                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               945                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                17                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              112                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 7866                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8014                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   35114                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     97                       # number of misc regfile writes
system.cpu.numCycles                           123926                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3665                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 33835                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    210                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    24047                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    128                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 76045                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  53101                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               49590                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      9354                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1484                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    977                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2164                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15755                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            59261                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9439                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                343                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3984                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             80                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              803                       # Number of vector rename lookups
system.cpu.rob.rob_reads                        95673                       # The number of ROB reads
system.cpu.rob.rob_writes                      102806                       # The number of ROB writes
system.cpu.timesIdled                             740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      621                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     183                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1306                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2137                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1064                       # Transaction distribution
system.membus.trans_dist::ReadExReq               178                       # Transaction distribution
system.membus.trans_dist::ReadExResp              178                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1065                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            63                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        79488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   79488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1306                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1614000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6586250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           50                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          543                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             182                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1029                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          216                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           63                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           63                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       100480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 129152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1490                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001342                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036625                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1488     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1490                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1661500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            628500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1540500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  144                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   39                       # number of demand (read+write) hits
system.l2.demand_hits::total                      183                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 144                       # number of overall hits
system.l2.overall_hits::.cpu.data                  39                       # number of overall hits
system.l2.overall_hits::total                     183                       # number of overall hits
system.l2.demand_misses::.cpu.inst                885                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                359                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1244                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               885                       # number of overall misses
system.l2.overall_misses::.cpu.data               359                       # number of overall misses
system.l2.overall_misses::total                  1244                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69107000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     30532500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         99639500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69107000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     30532500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        99639500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1029                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              398                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1427                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1029                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             398                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1427                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.860058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.902010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.871759                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.860058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.902010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.871759                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78087.005650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85048.746518                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80096.061093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78087.005650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85048.746518                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80096.061093                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1244                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1244                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60277000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     26942001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     87219001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60277000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     26942001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     87219001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.860058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.902010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.871759                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.860058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.902010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.871759                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68109.604520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75047.356546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70111.737138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68109.604520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75047.356546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70111.737138                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           50                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               50                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           50                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           50                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          543                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              543                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          543                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          543                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 178                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     14769000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14769000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.978022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82971.910112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82971.910112                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     12988501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12988501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.978022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72969.106742                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72969.106742                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69107000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69107000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.860058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.860058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78087.005650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78087.005650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          885                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          885                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60277000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60277000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.860058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.860058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68109.604520                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68109.604520                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15763500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15763500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.837963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.837963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87091.160221                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87091.160221                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          181                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          181                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13953500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13953500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.837963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.837963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77091.160221                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77091.160221                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           63                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              63                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1198000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1198000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19015.873016                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19015.873016                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   674.522414                       # Cycle average of tags in use
system.l2.tags.total_refs                        2071                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1248                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.659455                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.805164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       455.337647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       217.379603                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.006634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020585                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.038086                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     18336                       # Number of tag accesses
system.l2.tags.data_accesses                    18336                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          56576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              79552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56576                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1243                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         913068388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370804922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1283873310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    913068388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        913068388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        913068388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370804922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1283873310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000554500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2436                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1243                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1243                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     12775500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                36081750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10277.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29027.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      971                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1243                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.107692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.423498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.377322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           78     30.00%     30.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           65     25.00%     55.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45     17.31%     72.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      7.31%     79.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      6.15%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.46%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.92%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.31%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      6.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          260                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  79552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   79552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1283.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1283.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      61929000                       # Total gap between requests
system.mem_ctrls.avgGap                      49822.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 913068388.137986779213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370804922.332055687904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23954000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12127750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27097.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33782.03                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1185240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               607200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4976580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         27790920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           390720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           39253140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.498326                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       824000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     59318500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               756840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3898440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         27598260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           552960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           37488480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.018842                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1232500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     58910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         6542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6542                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6542                       # number of overall hits
system.cpu.icache.overall_hits::total            6542                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1319                       # number of overall misses
system.cpu.icache.overall_misses::total          1319                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     91010500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91010500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91010500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91010500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7861                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7861                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.167790                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.167790                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.167790                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.167790                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68999.620925                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68999.620925                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68999.620925                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68999.620925                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          650                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          543                       # number of writebacks
system.cpu.icache.writebacks::total               543                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          290                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          290                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          290                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          290                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1029                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1029                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1029                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1029                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72191000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72191000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.130899                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.130899                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.130899                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.130899                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70156.462585                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70156.462585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70156.462585                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70156.462585                       # average overall mshr miss latency
system.cpu.icache.replacements                    543                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6542                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1319                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91010500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91010500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.167790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.167790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68999.620925                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68999.620925                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          290                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          290                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1029                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1029                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72191000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72191000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.130899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.130899                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70156.462585                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70156.462585                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           324.833684                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7569                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1027                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.370010                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   324.833684                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.634441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.634441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             16749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            16749                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11600                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11600                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11622                       # number of overall hits
system.cpu.dcache.overall_hits::total           11622                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1505                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1505                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1511                       # number of overall misses
system.cpu.dcache.overall_misses::total          1511                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98038926                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98038926                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98038926                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98038926                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        13105                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        13105                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        13133                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        13133                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.114842                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114842                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.115054                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.115054                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65142.143522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65142.143522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64883.471873                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64883.471873                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3941                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               109                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.155963                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.dcache.writebacks::total                50                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1052                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1052                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          458                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32772961                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32772961                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33131461                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33131461                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.034567                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034567                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.034874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034874                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72346.492274                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72346.492274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72339.434498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72339.434498                       # average overall mshr miss latency
system.cpu.dcache.replacements                    104                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33163500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33163500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.071774                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071774                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65800.595238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65800.595238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          296                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15738000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15738000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75663.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75663.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     62963958                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62963958                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.156234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.156234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66911.751328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66911.751328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          756                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          756                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          185                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          185                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15183493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15183493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030716                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82072.935135                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82072.935135                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.214286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.214286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       358500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       358500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.178571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.178571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        71700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        71700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1911468                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1911468                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31857.800000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31857.800000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1851468                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1851468                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30857.800000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30857.800000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       366500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       366500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           37                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081081                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081081                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 122166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 122166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       363500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       363500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081081                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081081                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 121166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 121166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           231.645691                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12141                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               461                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.336226                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   231.645691                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.452433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.452433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             26849                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            26849                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     61962500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     61962500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
