# **_RTL-design-with-verilog-using-SKY130-Technology_**

![image](https://user-images.githubusercontent.com/54993262/119881189-a1ebc380-bf4a-11eb-9bdf-6cc93bbcf1bd.png)

<img src="https://user-images.githubusercontent.com/54993262/119881189-a1ebc380-bf4a-11eb-9bdf-6cc93bbcf1bd.png" width="250" height="250">

## **_Introduction to Verilog RTL design and and synthesis_**



