Analysis & Synthesis report for Project3
Mon Jan 16 18:08:44 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |labThree_partTwo|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Div0
 13. Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Div4
 14. Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Mod5
 15. Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Div1
 17. Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Div3
 18. Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Mod4
 19. Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Mod2
 20. Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Div2
 21. Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Mod3
 22. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 23. lpm_mult Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "clockDivider:clkdiv"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 16 18:08:44 2023       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; Project3                                    ;
; Top-level Entity Name              ; labThree_partTwo                            ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,546                                       ;
;     Total combinational functions  ; 1,546                                       ;
;     Dedicated logic registers      ; 68                                          ;
; Total registers                    ; 68                                          ;
; Total pins                         ; 62                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; labThree_partTwo   ; Project3           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; clockDivider.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/clockDivider.sv            ;         ;
; sevenSegDigit.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/sevenSegDigit.sv           ;         ;
; timeSegDisp.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv             ;         ;
; labThree_partTwo.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv        ;         ;
; clockDivider2.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/clockDivider2.sv           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                                              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                          ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                               ;         ;
; db/lpm_divide_3vl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_3vl.tdf      ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/sign_div_unsign_5nh.tdf ;         ;
; db/alt_u_div_kke.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_kke.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/add_sub_u3c.tdf         ;         ;
; db/lpm_divide_fbo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_fbo.tdf      ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/abs_divider_kbg.tdf     ;         ;
; db/alt_u_div_she.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf       ;         ;
; db/lpm_abs_o99.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_abs_o99.tdf         ;         ;
; db/lpm_abs_8b9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_abs_8b9.tdf         ;         ;
; db/lpm_divide_i3o.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_i3o.tdf      ;         ;
; db/lpm_divide_6nl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_6nl.tdf      ;         ;
; db/lpm_divide_otl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_otl.tdf      ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/sign_div_unsign_qlh.tdf ;         ;
; db/alt_u_div_uhe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_uhe.tdf       ;         ;
; db/lpm_divide_rll.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_rll.tdf      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc                                                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                 ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf                                                 ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/csa_add.inc                                                  ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.inc                                                 ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muleabz.inc                                                  ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                 ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_boothc.inc                                               ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                             ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                           ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffpipe.inc                                                  ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf                                                 ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                              ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/addcore.inc                                                  ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/look_add.inc                                                 ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                      ;         ;
; db/add_sub_arg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/add_sub_arg.tdf         ;         ;
; db/add_sub_erg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/add_sub_erg.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.tdf                                                 ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,546                                                                                                                                         ;
;                                             ;                                                                                                                                               ;
; Total combinational functions               ; 1546                                                                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                                                                               ;
;     -- 4 input functions                    ; 437                                                                                                                                           ;
;     -- 3 input functions                    ; 373                                                                                                                                           ;
;     -- <=2 input functions                  ; 736                                                                                                                                           ;
;                                             ;                                                                                                                                               ;
; Logic elements by mode                      ;                                                                                                                                               ;
;     -- normal mode                          ; 1101                                                                                                                                          ;
;     -- arithmetic mode                      ; 445                                                                                                                                           ;
;                                             ;                                                                                                                                               ;
; Total registers                             ; 68                                                                                                                                            ;
;     -- Dedicated logic registers            ; 68                                                                                                                                            ;
;     -- I/O registers                        ; 0                                                                                                                                             ;
;                                             ;                                                                                                                                               ;
; I/O pins                                    ; 62                                                                                                                                            ;
;                                             ;                                                                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                             ;
;                                             ;                                                                                                                                               ;
; Maximum fan-out node                        ; timeSegDisp:disp|lpm_divide:Mod0|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider|add_sub_19_result_int[14]~20 ;
; Maximum fan-out                             ; 49                                                                                                                                            ;
; Total fan-out                               ; 4464                                                                                                                                          ;
; Average fan-out                             ; 2.57                                                                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                      ; Entity Name         ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |labThree_partTwo                              ; 1546 (110)          ; 68 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 62   ; 0            ; 0          ; |labThree_partTwo                                                                                                                        ; labThree_partTwo    ; work         ;
;    |clockDivider2:clkdiv2|                     ; 55 (55)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|clockDivider2:clkdiv2                                                                                                  ; clockDivider2       ; work         ;
;    |clockDivider:clkdiv|                       ; 45 (45)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|clockDivider:clkdiv                                                                                                    ; clockDivider        ; work         ;
;    |lpm_mult:Mult0|                            ; 35 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;       |multcore:mult_core|                     ; 35 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;          |mpar_add:padder|                     ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                |add_sub_arg:auto_generated|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                      ; add_sub_arg         ; work         ;
;             |mpar_add:sub_par_add|             ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|          ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                   |add_sub_erg:auto_generated| ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_erg:auto_generated ; add_sub_erg         ; work         ;
;    |timeSegDisp:disp|                          ; 1301 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp                                                                                                       ; timeSegDisp         ; work         ;
;       |lpm_divide:Div0|                        ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div0                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_3vl:auto_generated|       ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div0|lpm_divide_3vl:auto_generated                                                         ; lpm_divide_3vl      ; work         ;
;             |sign_div_unsign_5nh:divider|      ; 272 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div0|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider                             ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_kke:divider|         ; 272 (272)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div0|lpm_divide_3vl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider       ; alt_u_div_kke       ; work         ;
;       |lpm_divide:Div1|                        ; 141 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div1                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_otl:auto_generated|       ; 141 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div1|lpm_divide_otl:auto_generated                                                         ; lpm_divide_otl      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 141 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|         ; 141 (141)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div1|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider       ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Div2|                        ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div2                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_fbo:auto_generated|       ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div2|lpm_divide_fbo:auto_generated                                                         ; lpm_divide_fbo      ; work         ;
;             |abs_divider_kbg:divider|          ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                                 ; abs_divider_kbg     ; work         ;
;                |alt_u_div_she:divider|         ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider           ; alt_u_div_she       ; work         ;
;       |lpm_divide:Div3|                        ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div3                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_fbo:auto_generated|       ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div3|lpm_divide_fbo:auto_generated                                                         ; lpm_divide_fbo      ; work         ;
;             |abs_divider_kbg:divider|          ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div3|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                                 ; abs_divider_kbg     ; work         ;
;                |alt_u_div_she:divider|         ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div3|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider           ; alt_u_div_she       ; work         ;
;       |lpm_divide:Div4|                        ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div4                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_fbo:auto_generated|       ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div4|lpm_divide_fbo:auto_generated                                                         ; lpm_divide_fbo      ; work         ;
;             |abs_divider_kbg:divider|          ; 73 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div4|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                                 ; abs_divider_kbg     ; work         ;
;                |alt_u_div_she:divider|         ; 73 (73)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Div4|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider           ; alt_u_div_she       ; work         ;
;       |lpm_divide:Mod0|                        ; 316 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod0                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_6nl:auto_generated|       ; 316 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod0|lpm_divide_6nl:auto_generated                                                         ; lpm_divide_6nl      ; work         ;
;             |sign_div_unsign_5nh:divider|      ; 316 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod0|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider                             ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_kke:divider|         ; 316 (316)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod0|lpm_divide_6nl:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_kke:divider       ; alt_u_div_kke       ; work         ;
;       |lpm_divide:Mod2|                        ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod2                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_rll:auto_generated|       ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod2|lpm_divide_rll:auto_generated                                                         ; lpm_divide_rll      ; work         ;
;             |sign_div_unsign_qlh:divider|      ; 157 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider                             ; sign_div_unsign_qlh ; work         ;
;                |alt_u_div_uhe:divider|         ; 157 (157)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod2|lpm_divide_rll:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider       ; alt_u_div_uhe       ; work         ;
;       |lpm_divide:Mod3|                        ; 61 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod3                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_i3o:auto_generated|       ; 61 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod3|lpm_divide_i3o:auto_generated                                                         ; lpm_divide_i3o      ; work         ;
;             |abs_divider_kbg:divider|          ; 61 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod3|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider                                 ; abs_divider_kbg     ; work         ;
;                |alt_u_div_she:divider|         ; 61 (61)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod3|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider           ; alt_u_div_she       ; work         ;
;       |lpm_divide:Mod4|                        ; 61 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod4                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_i3o:auto_generated|       ; 61 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod4|lpm_divide_i3o:auto_generated                                                         ; lpm_divide_i3o      ; work         ;
;             |abs_divider_kbg:divider|          ; 61 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod4|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider                                 ; abs_divider_kbg     ; work         ;
;                |alt_u_div_she:divider|         ; 61 (61)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod4|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider           ; alt_u_div_she       ; work         ;
;       |lpm_divide:Mod5|                        ; 78 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod5                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_i3o:auto_generated|       ; 78 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod5|lpm_divide_i3o:auto_generated                                                         ; lpm_divide_i3o      ; work         ;
;             |abs_divider_kbg:divider|          ; 78 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod5|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider                                 ; abs_divider_kbg     ; work         ;
;                |alt_u_div_she:divider|         ; 78 (78)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|lpm_divide:Mod5|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider           ; alt_u_div_she       ; work         ;
;       |sevenSegDigit:digit0|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|sevenSegDigit:digit0                                                                                  ; sevenSegDigit       ; work         ;
;       |sevenSegDigit:digit1|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|sevenSegDigit:digit1                                                                                  ; sevenSegDigit       ; work         ;
;       |sevenSegDigit:digit2|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|sevenSegDigit:digit2                                                                                  ; sevenSegDigit       ; work         ;
;       |sevenSegDigit:digit3|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|sevenSegDigit:digit3                                                                                  ; sevenSegDigit       ; work         ;
;       |sevenSegDigit:digit4|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|sevenSegDigit:digit4                                                                                  ; sevenSegDigit       ; work         ;
;       |sevenSegDigit:digit5|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labThree_partTwo|timeSegDisp:disp|sevenSegDigit:digit5                                                                                  ; sevenSegDigit       ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |labThree_partTwo|state              ;
+----------+----------+----------+----------+----------+
; Name     ; state.11 ; state.10 ; state.01 ; state.00 ;
+----------+----------+----------+----------+----------+
; state.00 ; 0        ; 0        ; 0        ; 0        ;
; state.01 ; 0        ; 0        ; 1        ; 1        ;
; state.10 ; 0        ; 1        ; 0        ; 1        ;
; state.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; clockDivider2:clkdiv2|counter[24]     ; Stuck at GND due to stuck port data_in ;
; clockDivider:clkdiv|counter[18]       ; Stuck at GND due to stuck port data_in ;
; state~2                               ; Lost fanout                            ;
; state~3                               ; Lost fanout                            ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 68    ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 15    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |labThree_partTwo|counter[12] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 13             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_3vl ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_i3o ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                 ;
; LPM_WIDTHD             ; 13             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_6nl ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_i3o ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                 ;
; LPM_WIDTHD             ; 7              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_rll ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeSegDisp:disp|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_i3o ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7        ; Untyped             ;
; LPM_WIDTHB                                     ; 10       ; Untyped             ;
; LPM_WIDTHP                                     ; 17       ; Untyped             ;
; LPM_WIDTHR                                     ; 17       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7              ;
;     -- LPM_WIDTHB                     ; 10             ;
;     -- LPM_WIDTHP                     ; 17             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clockDivider:clkdiv"                                                                                                                                                                         ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speedButton     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; speedButton[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 62                          ;
; cycloneiii_ff         ; 68                          ;
;     ENA SCLR          ; 15                          ;
;     plain             ; 53                          ;
; cycloneiii_lcell_comb ; 1547                        ;
;     arith             ; 445                         ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 107                         ;
;         3 data inputs ; 326                         ;
;     normal            ; 1102                        ;
;         0 data inputs ; 59                          ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 541                         ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 437                         ;
;                       ;                             ;
; Max LUT depth         ; 54.00                       ;
; Average LUT depth     ; 35.94                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Mon Jan 16 18:08:29 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project3 -c Project3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 0 design units, including 0 entities, in source file tb_labthree.sv
Info (12021): Found 1 design units, including 1 entities, in source file labthree.sv
    Info (12023): Found entity 1: labThree File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider.sv
    Info (12023): Found entity 1: clockDivider File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/clockDivider.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_clockdivider.sv
    Info (12023): Found entity 1: tb_clockDivider File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/tb_clockDivider.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sevensegdigit.sv
    Info (12023): Found entity 1: sevenSegDigit File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/sevenSegDigit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timesegdisp.sv
    Info (12023): Found entity 1: timeSegDisp File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file labthree_parttwo.sv
    Info (12023): Found entity 1: labThree_partTwo File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider2.sv
    Info (12023): Found entity 1: clockDivider2 File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/clockDivider2.sv Line: 1
Info (12127): Elaborating entity "labThree_partTwo" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at labThree_partTwo.sv(45): truncated value with size 32 to match size of target (20) File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 45
Warning (10230): Verilog HDL assignment warning at labThree_partTwo.sv(67): truncated value with size 32 to match size of target (20) File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 67
Info (12128): Elaborating entity "clockDivider" for hierarchy "clockDivider:clkdiv" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 31
Warning (10230): Verilog HDL assignment warning at clockDivider.sv(11): truncated value with size 32 to match size of target (19) File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/clockDivider.sv Line: 11
Info (12128): Elaborating entity "clockDivider2" for hierarchy "clockDivider2:clkdiv2" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 32
Warning (10230): Verilog HDL assignment warning at clockDivider2.sv(10): truncated value with size 32 to match size of target (25) File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/clockDivider2.sv Line: 10
Info (12128): Elaborating entity "timeSegDisp" for hierarchy "timeSegDisp:disp" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 107
Warning (10230): Verilog HDL assignment warning at timeSegDisp.sv(14): truncated value with size 32 to match size of target (4) File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 14
Warning (10230): Verilog HDL assignment warning at timeSegDisp.sv(15): truncated value with size 32 to match size of target (4) File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 15
Warning (10230): Verilog HDL assignment warning at timeSegDisp.sv(16): truncated value with size 32 to match size of target (4) File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 16
Warning (10230): Verilog HDL assignment warning at timeSegDisp.sv(17): truncated value with size 32 to match size of target (4) File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 17
Warning (10230): Verilog HDL assignment warning at timeSegDisp.sv(18): truncated value with size 32 to match size of target (4) File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 18
Warning (10230): Verilog HDL assignment warning at timeSegDisp.sv(19): truncated value with size 32 to match size of target (4) File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 19
Info (12128): Elaborating entity "sevenSegDigit" for hierarchy "timeSegDisp:disp|sevenSegDigit:digit5" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 23
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeSegDisp:disp|Div0" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 10
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeSegDisp:disp|Div4" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeSegDisp:disp|Mod5" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeSegDisp:disp|Mod0" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 11
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeSegDisp:disp|Div1" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 11
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeSegDisp:disp|Div3" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeSegDisp:disp|Mod4" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeSegDisp:disp|Mod2" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 12
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeSegDisp:disp|Div2" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeSegDisp:disp|Mod3" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 14
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 45
Info (12130): Elaborated megafunction instantiation "timeSegDisp:disp|lpm_divide:Div0" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 10
Info (12133): Instantiated megafunction "timeSegDisp:disp|lpm_divide:Div0" with the following parameter: File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 10
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf
    Info (12023): Found entity 1: lpm_divide_3vl File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_3vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf
    Info (12023): Found entity 1: alt_u_div_kke File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_kke.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "timeSegDisp:disp|lpm_divide:Div4" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 19
Info (12133): Instantiated megafunction "timeSegDisp:disp|lpm_divide:Div4" with the following parameter: File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf
    Info (12023): Found entity 1: lpm_divide_fbo File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_fbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf
    Info (12023): Found entity 1: lpm_abs_o99 File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_abs_o99.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "timeSegDisp:disp|lpm_divide:Mod5" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 18
Info (12133): Instantiated megafunction "timeSegDisp:disp|lpm_divide:Mod5" with the following parameter: File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf
    Info (12023): Found entity 1: lpm_divide_i3o File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_i3o.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "timeSegDisp:disp|lpm_divide:Mod0" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 11
Info (12133): Instantiated megafunction "timeSegDisp:disp|lpm_divide:Mod0" with the following parameter: File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 11
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf
    Info (12023): Found entity 1: lpm_divide_6nl File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_6nl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "timeSegDisp:disp|lpm_divide:Div1" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 11
Info (12133): Instantiated megafunction "timeSegDisp:disp|lpm_divide:Div1" with the following parameter: File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 11
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_otl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_uhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "timeSegDisp:disp|lpm_divide:Div3" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 17
Info (12133): Instantiated megafunction "timeSegDisp:disp|lpm_divide:Div3" with the following parameter: File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 17
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "timeSegDisp:disp|lpm_divide:Mod4" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 16
Info (12133): Instantiated megafunction "timeSegDisp:disp|lpm_divide:Mod4" with the following parameter: File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "timeSegDisp:disp|lpm_divide:Mod2" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 12
Info (12133): Instantiated megafunction "timeSegDisp:disp|lpm_divide:Mod2" with the following parameter: File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 12
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf
    Info (12023): Found entity 1: lpm_divide_rll File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/lpm_divide_rll.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "timeSegDisp:disp|lpm_divide:Div2" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 15
Info (12133): Instantiated megafunction "timeSegDisp:disp|lpm_divide:Div2" with the following parameter: File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 15
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "timeSegDisp:disp|lpm_divide:Mod3" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 14
Info (12133): Instantiated megafunction "timeSegDisp:disp|lpm_divide:Mod3" with the following parameter: File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 14
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 45
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 45
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/add_sub_arg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf
    Info (12023): Found entity 1: add_sub_erg File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/add_sub_erg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "timeOut5[7]" is stuck at VCC File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 11
    Warning (13410): Pin "timeOut4[7]" is stuck at VCC File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 11
    Warning (13410): Pin "timeOut3[7]" is stuck at VCC File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 11
    Warning (13410): Pin "timeOut2[7]" is stuck at VCC File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 11
    Warning (13410): Pin "timeOut1[7]" is stuck at VCC File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 11
    Warning (13410): Pin "timeOut0[7]" is stuck at VCC File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/labThree_partTwo.sv Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Div4|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 127
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Div4|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 132
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Div4|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 137
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Div4|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 147
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Mod5|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_27_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 127
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Mod5|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 132
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Mod5|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 137
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Mod5|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 147
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Mod5|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 152
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Div3|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 132
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Div3|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 137
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Div3|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 147
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Mod4|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_28_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 132
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Mod4|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_29_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 137
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Mod4|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_30_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 147
    Info (17048): Logic cell "timeSegDisp:disp|lpm_divide:Mod4|lpm_divide_i3o:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider|add_sub_31_result_int[0]~12" File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/db/alt_u_div_she.tdf Line: 152
Info (144001): Generated suppressed messages file C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/output_files/Project3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1608 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 1546 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Mon Jan 16 18:08:44 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/output_files/Project3.map.smsg.


