Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug 18 14:56:45 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   121 |
| Unused register locations in slices containing registers |   160 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |           23 |
|     10 |           11 |
|     12 |            2 |
|     14 |            4 |
|    16+ |           79 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             516 |          106 |
| No           | No                    | Yes                    |              28 |            9 |
| No           | Yes                   | No                     |             702 |          112 |
| Yes          | No                    | No                     |            1244 |          172 |
| Yes          | No                    | Yes                    |             242 |           55 |
| Yes          | Yes                   | No                     |            2756 |          445 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                |                                                                                                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                          | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                          | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                        | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                        | design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                  | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                              |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_leds/U0/gpio_core_1/Read_Reg_Rst__0                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                            | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                          | design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                     | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                        | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                             | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                   | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                   | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                  |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                        | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                    |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][12]_i_1_n_0                                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][13]_i_1_n_0                                                                 |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                  | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                2 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                3 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                          | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                      |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkout0_reg_reg[31][0]                                                                  |                                                                                                                                            |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/FSM_0/inst/counter[23]_i_1_n_0                                                                                                                      | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                          |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/PWM_0/inst/temp1_0                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                          |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/FSM_0/inst/Hue[8]_i_1_n_0                                                                                                                           | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                          |               12 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkfbout_reg_reg[31][0]                                                                 |                                                                                                                                            |                6 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                8 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                  | design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                7 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3_reg[31]                  |                6 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                6 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                   | design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                5 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_reg[30][0]                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               11 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[25][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[31][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0][0]                                                             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[26][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[1][0][0]                                                             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][0][0]                                                             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[2][0][0]                                                             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[21][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[8][0][0]                                                             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[7][0][0]                                                             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[6][0][0]                                                             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0][0]                                                             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[12][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[13][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[11][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[10][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[14][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[19][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[18][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[0][0][0]                                                             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[17][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[15][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[27][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[30][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[24][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[20][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[22][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[23][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               16 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[3][0][0]                                                             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[28][0][0]                                                            | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                          |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                9 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                            |                5 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |               14 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                7 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |               11 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |               11 |             96 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/FSM_0/inst/H[31]_i_1_n_0                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                          |               25 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |               11 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                9 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               20 |            120 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                          |               24 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                   |                                                                                                                                            |               61 |            282 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                |                                                                                                                                            |              106 |            516 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


