-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\OFDM_tx\hdlsrc\OFDM_Tx_Rx_HW\ofdm_tx_src_DataGen16QAM.vhd
-- Created: 2021-01-14 13:09:24
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ofdm_tx_src_DataGen16QAM
-- Source Path: OFDM_Tx_Rx_HW/OFDMTx/DataGenerator/SymbolsGen/DataGen16QAM
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ofdm_tx_src_DataGen16QAM IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_192_0                       :   IN    std_logic;
        y                                 :   OUT   std_logic_vector(3 DOWNTO 0)  -- ufix4
        );
END ofdm_tx_src_DataGen16QAM;


ARCHITECTURE rtl OF ofdm_tx_src_DataGen16QAM IS

  -- Component Declarations
  COMPONENT ofdm_tx_src_PN_Sequence_Generator3
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_192_0                     :   IN    std_logic;
          PN_Sequence                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT ofdm_tx_src_PN_Sequence_Generator4
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_192_0                     :   IN    std_logic;
          PN_Sequence                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT ofdm_tx_src_PN_Sequence_Generator5
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_192_0                     :   IN    std_logic;
          PN_Sequence                     :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT ofdm_tx_src_PN_Sequence_Generator6
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_192_0                     :   IN    std_logic;
          PN_Sequence                     :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ofdm_tx_src_PN_Sequence_Generator3
    USE ENTITY work.ofdm_tx_src_PN_Sequence_Generator3(rtl);

  FOR ALL : ofdm_tx_src_PN_Sequence_Generator4
    USE ENTITY work.ofdm_tx_src_PN_Sequence_Generator4(rtl);

  FOR ALL : ofdm_tx_src_PN_Sequence_Generator5
    USE ENTITY work.ofdm_tx_src_PN_Sequence_Generator5(rtl);

  FOR ALL : ofdm_tx_src_PN_Sequence_Generator6
    USE ENTITY work.ofdm_tx_src_PN_Sequence_Generator6(rtl);

  -- Signals
  SIGNAL PN_Sequence_Generator3_out1      : std_logic;
  SIGNAL PN_Sequence_Generator4_out1      : std_logic;
  SIGNAL PN_Sequence_Generator5_out1      : std_logic;
  SIGNAL PN_Sequence_Generator6_out1      : std_logic;
  SIGNAL Bit_Concat1_out1                 : unsigned(3 DOWNTO 0);  -- ufix4

BEGIN
  u_PN_Sequence_Generator3 : ofdm_tx_src_PN_Sequence_Generator3
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_192_0 => enb_1_192_0,
              PN_Sequence => PN_Sequence_Generator3_out1
              );

  u_PN_Sequence_Generator4 : ofdm_tx_src_PN_Sequence_Generator4
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_192_0 => enb_1_192_0,
              PN_Sequence => PN_Sequence_Generator4_out1
              );

  u_PN_Sequence_Generator5 : ofdm_tx_src_PN_Sequence_Generator5
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_192_0 => enb_1_192_0,
              PN_Sequence => PN_Sequence_Generator5_out1
              );

  u_PN_Sequence_Generator6 : ofdm_tx_src_PN_Sequence_Generator6
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_192_0 => enb_1_192_0,
              PN_Sequence => PN_Sequence_Generator6_out1
              );

  Bit_Concat1_out1 <= unsigned'(PN_Sequence_Generator3_out1 & PN_Sequence_Generator4_out1 & PN_Sequence_Generator5_out1 & PN_Sequence_Generator6_out1);

  y <= std_logic_vector(Bit_Concat1_out1);

END rtl;

