$date
	Fri Nov 20 09:27:45 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! Y [7:0] $end
$var reg 12 " DIR [11:0] $end
$scope module r $end
$var wire 12 # DIR [11:0] $end
$var wire 8 $ Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010 $
b0 #
b0 "
b10101010 !
$end
#2
b10111011 !
b10111011 $
b1 "
b1 #
#3
b11001100 !
b11001100 $
b10 "
b10 #
#4
b11101111 !
b11101111 $
b11 "
b11 #
#5
b10100001 !
b10100001 $
b100 "
b100 #
#6
b11111111 !
b11111111 $
b101 "
b101 #
#7
b11010100 !
b11010100 $
b110 "
b110 #
#8
b110100 !
b110100 $
b111 "
b111 #
#9
b0 !
b0 $
b1000 "
b1000 #
#10
b1 !
b1 $
b1001 "
b1001 #
#11
b1100 !
b1100 $
b1010 "
b1010 #
#12
b11000000 !
b11000000 $
b1011 "
b1011 #
#13
b11101001 !
b11101001 $
b1100 "
b1100 #
#14
b10011110 !
b10011110 $
b1101 "
b1101 #
#15
bx !
bx $
b11111010000 "
b11111010000 #
#16
b10111011 !
b10111011 $
b1 "
b1 #
#17
bx !
bx $
b111110100000 "
b111110100000 #
#20
