Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 17:21:13 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (858)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (858)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[0][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[1][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[2][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[3][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[4][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[5][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[6][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/queue_reg[7][9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main/s/valid_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: main/state_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: main/state_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: main/state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.938        0.000                      0                 3543        0.074        0.000                      0                 3543        2.750        0.000                       0                  1936  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                2.938        0.000                      0                 3543        0.074        0.000                      0                 3543        2.750        0.000                       0                  1936  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        2.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 main/distance_calc/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_mults_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 2.683ns (38.822%)  route 4.228ns (61.178%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1935, unplaced)      0.584     2.920    main/distance_calc/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  main/distance_calc/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  main/distance_calc/j_reg[1]/Q
                         net (fo=84, unplaced)        1.060     4.436    main/distance_calc/intermediate_subs_out_reg_0_3_6_11/ADDRB0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.323     4.759 r  main/distance_calc/intermediate_subs_out_reg_0_3_6_11/RAMB/O
                         net (fo=5, unplaced)         1.139     5.898    main/distance_calc/intermediate_subs_out_reg_0_3_6_11_n_3
                         LUT5 (Prop_lut5_I0_O)        0.124     6.022 r  main/distance_calc/intermediate_mults_out[0][23]_i_17/O
                         net (fo=3, unplaced)         0.467     6.489    main/distance_calc/intermediate_mults_out[0][23]_i_17_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     6.613 r  main/distance_calc/intermediate_mults_out[0][19]_i_17/O
                         net (fo=2, unplaced)         0.460     7.073    main/distance_calc/intermediate_mults_out[0][19]_i_17_n_0
                         LUT3 (Prop_lut3_I2_O)        0.118     7.191 r  main/distance_calc/intermediate_mults_out[0][19]_i_15/O
                         net (fo=2, unplaced)         0.460     7.651    main/distance_calc/intermediate_mults_out[0][19]_i_15_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.775 r  main/distance_calc/intermediate_mults_out[0][19]_i_11/O
                         net (fo=1, unplaced)         0.000     7.775    main/distance_calc/intermediate_mults_out[0][19]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.325 r  main/distance_calc/intermediate_mults_out_reg[0][19]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.325    main/distance_calc/intermediate_mults_out_reg[0][19]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.439 r  main/distance_calc/intermediate_mults_out_reg[0][23]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.439    main/distance_calc/intermediate_mults_out_reg[0][23]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.553 r  main/distance_calc/intermediate_mults_out_reg[0][27]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.553    main/distance_calc/intermediate_mults_out_reg[0][27]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.882 r  main/distance_calc/intermediate_mults_out_reg[0][31]_i_5/O[3]
                         net (fo=4, unplaced)         0.642     9.524    main/distance_calc/p_2_out[31]
                         LUT6 (Prop_lut6_I5_O)        0.307     9.831 r  main/distance_calc/intermediate_mults_out[0][31]_i_1/O
                         net (fo=1, unplaced)         0.000     9.831    main/distance_calc/intermediate_mults_out[31]
                         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1935, unplaced)      0.439    12.660    main/distance_calc/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[0][31]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    main/distance_calc/intermediate_mults_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  2.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 man/urx/baud_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            man/urx/baud_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.235ns (72.639%)  route 0.089ns (27.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1935, unplaced)      0.114     0.686    man/urx/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  man/urx/baud_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  man/urx/baud_counter_reg[9]/Q
                         net (fo=3, unplaced)         0.089     0.915    man/urx/baud_counter[9]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     1.009 r  man/urx/baud_counter0_carry__1/O[1]
                         net (fo=1, unplaced)         0.000     1.009    man/urx/baud_counter0[10]
                         FDRE                                         r  man/urx/baud_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1935, unplaced)      0.259     1.039    man/urx/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  man/urx/baud_counter_reg[10]/C
                         clock pessimism             -0.208     0.831    
                         FDRE (Hold_fdre_C_D)         0.105     0.936    man/urx/baud_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                main/gmem/ptr_mem/BRAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                main/distance_calc/intermediate_subs_out_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750                main/distance_calc/intermediate_subs_out_reg_0_3_0_5/RAMA/CLK



