Classic Timing Analyzer report for CourseWork
Sat May 11 01:51:42 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                           ; To                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.056 ns                                       ; Write                                          ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.193 ns                                       ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Output[5]                                      ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.306 ns                                       ; Offset[0]                                      ; Output[0]                                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.214 ns                                      ; Input[0]                                       ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                ;                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                           ; To                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8] ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8] ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7] ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4] ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3] ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1] ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8] ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7] ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6] ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5] ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3] ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2] ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1] ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                        ;
+-------+--------------+------------+------------+------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                             ; To Clock ;
+-------+--------------+------------+------------+------------------------------------------------+----------+
; N/A   ; None         ; 4.056 ns   ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 4.056 ns   ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 4.004 ns   ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 4.004 ns   ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 4.004 ns   ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 4.004 ns   ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 4.004 ns   ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 4.004 ns   ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 4.004 ns   ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 3.958 ns   ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 3.958 ns   ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 3.958 ns   ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 3.958 ns   ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 3.958 ns   ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 3.958 ns   ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.958 ns   ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 3.958 ns   ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 3.958 ns   ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 3.913 ns   ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 3.913 ns   ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 3.913 ns   ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 3.913 ns   ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 3.913 ns   ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 3.913 ns   ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.913 ns   ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 3.913 ns   ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 3.913 ns   ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 3.901 ns   ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 3.901 ns   ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 3.849 ns   ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 3.849 ns   ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 3.849 ns   ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 3.849 ns   ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.849 ns   ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 3.849 ns   ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 3.849 ns   ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 3.782 ns   ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 3.782 ns   ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 3.782 ns   ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 3.782 ns   ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 3.782 ns   ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 3.782 ns   ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.782 ns   ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 3.782 ns   ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 3.782 ns   ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 3.780 ns   ; Input[3]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.692 ns   ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 3.692 ns   ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 3.692 ns   ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 3.692 ns   ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 3.692 ns   ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 3.692 ns   ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.692 ns   ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 3.692 ns   ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 3.692 ns   ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 3.644 ns   ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 3.644 ns   ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 3.644 ns   ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 3.644 ns   ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 3.644 ns   ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 3.644 ns   ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.644 ns   ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 3.644 ns   ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 3.644 ns   ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 3.596 ns   ; Input[3]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.567 ns   ; Input[3]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.524 ns   ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 3.524 ns   ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 3.524 ns   ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 3.524 ns   ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 3.524 ns   ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 3.524 ns   ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.524 ns   ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 3.524 ns   ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 3.524 ns   ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 3.445 ns   ; Input[3]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A   ; None         ; 3.293 ns   ; Input[8]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 3.240 ns   ; Input[6]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 3.162 ns   ; Input[1]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 3.141 ns   ; Input[8]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 3.114 ns   ; Input[4]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 3.100 ns   ; Input[6]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 3.098 ns   ; Input[2]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 3.080 ns   ; Input[5]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 3.051 ns   ; Input[8]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 3.029 ns   ; Input[1]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 3.011 ns   ; Input[7]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 2.979 ns   ; Input[6]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 2.943 ns   ; Input[2]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 2.941 ns   ; Input[8]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A   ; None         ; 2.916 ns   ; Input[0]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 2.861 ns   ; Input[6]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A   ; None         ; 2.852 ns   ; Input[0]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 2.822 ns   ; Input[5]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 2.820 ns   ; Input[5]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 2.820 ns   ; Input[5]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A   ; None         ; 2.813 ns   ; Input[1]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 2.798 ns   ; Input[1]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A   ; None         ; 2.790 ns   ; Input[4]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 2.721 ns   ; Input[4]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 2.720 ns   ; Input[2]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 2.705 ns   ; Input[2]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A   ; None         ; 2.645 ns   ; Input[0]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A   ; None         ; 2.623 ns   ; Input[7]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 2.582 ns   ; Input[7]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 2.548 ns   ; Input[7]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A   ; None         ; 2.535 ns   ; Input[4]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A   ; None         ; 2.453 ns   ; Input[0]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
+-------+--------------+------------+------------+------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                           ; To        ; From Clock ;
+-------+--------------+------------+------------------------------------------------+-----------+------------+
; N/A   ; None         ; 7.193 ns   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Output[5] ; Clock      ;
; N/A   ; None         ; 6.898 ns   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; Output[0] ; Clock      ;
; N/A   ; None         ; 6.789 ns   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Output[6] ; Clock      ;
; N/A   ; None         ; 6.777 ns   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Output[2] ; Clock      ;
; N/A   ; None         ; 6.739 ns   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Output[0] ; Clock      ;
; N/A   ; None         ; 6.735 ns   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Output[6] ; Clock      ;
; N/A   ; None         ; 6.712 ns   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Output[5] ; Clock      ;
; N/A   ; None         ; 6.687 ns   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8] ; Output[8] ; Clock      ;
; N/A   ; None         ; 6.626 ns   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8] ; Output[8] ; Clock      ;
; N/A   ; None         ; 6.592 ns   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Output[2] ; Clock      ;
; N/A   ; None         ; 6.561 ns   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Output[2] ; Clock      ;
; N/A   ; None         ; 6.537 ns   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Output[0] ; Clock      ;
; N/A   ; None         ; 6.521 ns   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Output[6] ; Clock      ;
; N/A   ; None         ; 6.494 ns   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5] ; Output[5] ; Clock      ;
; N/A   ; None         ; 6.470 ns   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Output[3] ; Clock      ;
; N/A   ; None         ; 6.463 ns   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Output[4] ; Clock      ;
; N/A   ; None         ; 6.460 ns   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Output[5] ; Clock      ;
; N/A   ; None         ; 6.438 ns   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Output[7] ; Clock      ;
; N/A   ; None         ; 6.436 ns   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Output[0] ; Clock      ;
; N/A   ; None         ; 6.362 ns   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6] ; Output[6] ; Clock      ;
; N/A   ; None         ; 6.337 ns   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1] ; Output[1] ; Clock      ;
; N/A   ; None         ; 6.309 ns   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Output[3] ; Clock      ;
; N/A   ; None         ; 6.238 ns   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] ; Output[8] ; Clock      ;
; N/A   ; None         ; 6.214 ns   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2] ; Output[2] ; Clock      ;
; N/A   ; None         ; 6.200 ns   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3] ; Output[3] ; Clock      ;
; N/A   ; None         ; 6.179 ns   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Output[3] ; Clock      ;
; N/A   ; None         ; 6.163 ns   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Output[4] ; Clock      ;
; N/A   ; None         ; 6.129 ns   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Output[1] ; Clock      ;
; N/A   ; None         ; 6.092 ns   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8] ; Output[8] ; Clock      ;
; N/A   ; None         ; 6.015 ns   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Output[1] ; Clock      ;
; N/A   ; None         ; 6.013 ns   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Output[7] ; Clock      ;
; N/A   ; None         ; 6.003 ns   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7] ; Output[7] ; Clock      ;
; N/A   ; None         ; 5.978 ns   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Output[1] ; Clock      ;
; N/A   ; None         ; 5.938 ns   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Output[4] ; Clock      ;
; N/A   ; None         ; 5.937 ns   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4] ; Output[4] ; Clock      ;
; N/A   ; None         ; 5.769 ns   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Output[7] ; Clock      ;
+-------+--------------+------------+------------------------------------------------+-----------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To        ;
+-------+-------------------+-----------------+-----------+-----------+
; N/A   ; None              ; 9.306 ns        ; Offset[0] ; Output[0] ;
; N/A   ; None              ; 9.124 ns        ; Offset[1] ; Output[6] ;
; N/A   ; None              ; 9.086 ns        ; Offset[1] ; Output[5] ;
; N/A   ; None              ; 9.060 ns        ; Offset[0] ; Output[6] ;
; N/A   ; None              ; 9.021 ns        ; Offset[0] ; Output[5] ;
; N/A   ; None              ; 8.973 ns        ; Offset[1] ; Output[2] ;
; N/A   ; None              ; 8.912 ns        ; Offset[1] ; Output[0] ;
; N/A   ; None              ; 8.905 ns        ; Offset[0] ; Output[2] ;
; N/A   ; None              ; 8.807 ns        ; Offset[1] ; Output[3] ;
; N/A   ; None              ; 8.740 ns        ; Offset[0] ; Output[3] ;
; N/A   ; None              ; 8.714 ns        ; Offset[1] ; Output[8] ;
; N/A   ; None              ; 8.613 ns        ; Offset[1] ; Output[7] ;
; N/A   ; None              ; 8.552 ns        ; Offset[1] ; Output[4] ;
; N/A   ; None              ; 8.547 ns        ; Offset[0] ; Output[7] ;
; N/A   ; None              ; 8.526 ns        ; Offset[1] ; Output[1] ;
; N/A   ; None              ; 8.505 ns        ; Offset[0] ; Output[1] ;
; N/A   ; None              ; 8.486 ns        ; Offset[0] ; Output[4] ;
; N/A   ; None              ; 8.417 ns        ; Offset[0] ; Output[8] ;
; N/A   ; None              ; 6.963 ns        ; Hit       ; Output[0] ;
; N/A   ; None              ; 6.819 ns        ; Hit       ; Output[3] ;
; N/A   ; None              ; 6.819 ns        ; Hit       ; Output[8] ;
; N/A   ; None              ; 6.794 ns        ; Hit       ; Output[1] ;
; N/A   ; None              ; 6.714 ns        ; Hit       ; Output[7] ;
; N/A   ; None              ; 6.713 ns        ; Hit       ; Output[4] ;
; N/A   ; None              ; 6.651 ns        ; Hit       ; Output[6] ;
; N/A   ; None              ; 6.643 ns        ; Hit       ; Output[2] ;
; N/A   ; None              ; 6.601 ns        ; Hit       ; Output[5] ;
+-------+-------------------+-----------------+-----------+-----------+


+------------------------------------------------------------------------------------------------------------------+
; th                                                                                                               ;
+---------------+-------------+-----------+------------+------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                             ; To Clock ;
+---------------+-------------+-----------+------------+------------------------------------------------+----------+
; N/A           ; None        ; -2.214 ns ; Input[0]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -2.296 ns ; Input[4]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -2.309 ns ; Input[7]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A           ; None        ; -2.343 ns ; Input[7]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A           ; None        ; -2.384 ns ; Input[7]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A           ; None        ; -2.406 ns ; Input[0]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -2.466 ns ; Input[2]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -2.481 ns ; Input[2]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -2.482 ns ; Input[4]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -2.551 ns ; Input[4]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -2.559 ns ; Input[1]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -2.574 ns ; Input[1]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -2.581 ns ; Input[5]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -2.581 ns ; Input[5]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -2.583 ns ; Input[5]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -2.613 ns ; Input[0]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -2.622 ns ; Input[6]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -2.677 ns ; Input[0]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -2.702 ns ; Input[8]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -2.704 ns ; Input[2]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -2.740 ns ; Input[6]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -2.772 ns ; Input[7]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A           ; None        ; -2.790 ns ; Input[1]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -2.812 ns ; Input[8]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -2.841 ns ; Input[5]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -2.859 ns ; Input[2]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -2.861 ns ; Input[6]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -2.875 ns ; Input[4]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -2.902 ns ; Input[8]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -2.923 ns ; Input[1]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.001 ns ; Input[6]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -3.054 ns ; Input[8]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -3.206 ns ; Input[3]   ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.285 ns ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -3.285 ns ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A           ; None        ; -3.285 ns ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -3.285 ns ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -3.285 ns ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -3.285 ns ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.285 ns ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -3.285 ns ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.285 ns ; FourthWord ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -3.328 ns ; Input[3]   ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.357 ns ; Input[3]   ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.405 ns ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -3.405 ns ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A           ; None        ; -3.405 ns ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -3.405 ns ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -3.405 ns ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -3.405 ns ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.405 ns ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -3.405 ns ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.405 ns ; Write      ; lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -3.453 ns ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -3.453 ns ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A           ; None        ; -3.453 ns ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -3.453 ns ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -3.453 ns ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -3.453 ns ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.453 ns ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -3.453 ns ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.453 ns ; Write      ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -3.541 ns ; Input[3]   ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.543 ns ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -3.543 ns ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A           ; None        ; -3.543 ns ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -3.543 ns ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -3.543 ns ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -3.543 ns ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.543 ns ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -3.543 ns ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.543 ns ; ThirdWord  ; lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -3.610 ns ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -3.610 ns ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -3.610 ns ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -3.610 ns ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.610 ns ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -3.610 ns ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.610 ns ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -3.662 ns ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -3.662 ns ; FirstWord  ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A           ; None        ; -3.674 ns ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -3.674 ns ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A           ; None        ; -3.674 ns ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -3.674 ns ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -3.674 ns ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -3.674 ns ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.674 ns ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -3.674 ns ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.674 ns ; Write      ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -3.719 ns ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -3.719 ns ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
; N/A           ; None        ; -3.719 ns ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -3.719 ns ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -3.719 ns ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -3.719 ns ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.719 ns ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -3.719 ns ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.719 ns ; SecondWord ; lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -3.765 ns ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Clock    ;
; N/A           ; None        ; -3.765 ns ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Clock    ;
; N/A           ; None        ; -3.765 ns ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Clock    ;
; N/A           ; None        ; -3.765 ns ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Clock    ;
; N/A           ; None        ; -3.765 ns ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Clock    ;
; N/A           ; None        ; -3.765 ns ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Clock    ;
; N/A           ; None        ; -3.765 ns ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Clock    ;
; N/A           ; None        ; -3.817 ns ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8] ; Clock    ;
; N/A           ; None        ; -3.817 ns ; Write      ; lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Clock    ;
+---------------+-------------+-----------+------------+------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat May 11 01:51:41 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" Internal fmax is restricted to 500.0 MHz between source register "lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]" and destination register "lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X27_Y4_N0; Fanout = 1; COMB Node = 'lpm_dff1:inst4|lpm_ff:lpm_ff_component|din[8]'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clock" to destination register is 2.489 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]'
                Info: Total cell delay = 1.472 ns ( 59.14 % )
                Info: Total interconnect delay = 1.017 ns ( 40.86 % )
            Info: - Longest clock path from clock "Clock" to source register is 2.489 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]'
                Info: Total cell delay = 1.472 ns ( 59.14 % )
                Info: Total interconnect delay = 1.017 ns ( 40.86 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]" (data pin = "Write", clock pin = "Clock") is 4.056 ns
    Info: + Longest pin to register delay is 6.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 4; PIN Node = 'Write'
        Info: 2: + IC(4.126 ns) + CELL(0.228 ns) = 5.126 ns; Loc. = LCCOMB_X26_Y5_N30; Fanout = 9; COMB Node = 'inst15'
        Info: 3: + IC(0.583 ns) + CELL(0.746 ns) = 6.455 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]'
        Info: Total cell delay = 1.746 ns ( 27.05 % )
        Info: Total interconnect delay = 4.709 ns ( 72.95 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 2; REG Node = 'lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[8]'
        Info: Total cell delay = 1.472 ns ( 59.14 % )
        Info: Total interconnect delay = 1.017 ns ( 40.86 % )
Info: tco from clock "Clock" to destination pin "Output[5]" through register "lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]" is 7.193 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 2; REG Node = 'lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.472 ns ( 59.26 % )
        Info: Total interconnect delay = 1.012 ns ( 40.74 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.615 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 2; REG Node = 'lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[5]'
        Info: 2: + IC(1.057 ns) + CELL(0.272 ns) = 1.329 ns; Loc. = LCCOMB_X27_Y4_N18; Fanout = 1; COMB Node = 'lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w5_n0_mux_dataout~0'
        Info: 3: + IC(1.182 ns) + CELL(2.104 ns) = 4.615 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'Output[5]'
        Info: Total cell delay = 2.376 ns ( 51.48 % )
        Info: Total interconnect delay = 2.239 ns ( 48.52 % )
Info: Longest tpd from source pin "Offset[0]" to destination pin "Output[0]" is 9.306 ns
    Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 9; PIN Node = 'Offset[0]'
    Info: 2: + IC(4.733 ns) + CELL(0.378 ns) = 5.958 ns; Loc. = LCCOMB_X26_Y5_N14; Fanout = 1; COMB Node = 'lpm_mux1:inst|lpm_mux:lpm_mux_component|mux_d4e:auto_generated|l2_w0_n0_mux_dataout~0'
    Info: 3: + IC(1.194 ns) + CELL(2.154 ns) = 9.306 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'Output[0]'
    Info: Total cell delay = 3.379 ns ( 36.31 % )
    Info: Total interconnect delay = 5.927 ns ( 63.69 % )
Info: th for register "lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "Input[0]", clock pin = "Clock") is -2.214 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 36; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X26_Y4_N29; Fanout = 2; REG Node = 'lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.472 ns ( 59.16 % )
        Info: Total interconnect delay = 1.016 ns ( 40.84 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 8; PIN Node = 'Input[0]'
        Info: 2: + IC(3.786 ns) + CELL(0.053 ns) = 4.696 ns; Loc. = LCCOMB_X26_Y4_N28; Fanout = 1; COMB Node = 'lpm_dff1:inst7|lpm_ff:lpm_ff_component|din[0]'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.851 ns; Loc. = LCFF_X26_Y4_N29; Fanout = 2; REG Node = 'lpm_dff1:inst7|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.065 ns ( 21.95 % )
        Info: Total interconnect delay = 3.786 ns ( 78.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Sat May 11 01:51:42 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


