/* Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(5CSEBA6U23) Path("/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/output_files/") File("TP_VHDL.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
