RCC:
  CR:
    "*ON":
      On: [0, "Clock disabled"]
      Off: [1, "Clock enabled"]
    HSEBYP:
      NotBypassed: [0, "HSE oscillator not bypassed"]
      Bypassed: [1, "HSE oscillator bypassed"]
    "HSERDY,HSIRDY":
      _read:
        NotReady: [0, "Oscillator is not stable"]
        Ready: [1, "Oscillator is stable"]
    HSIDIV:
      NotDivided: [0, "no HSI division requested"]
      Div2: [1, "HSI division by 2 requested"]
      Div4: [2, "HSI division by 4 requested"]
      Div8: [3, "HSI division by 8 requested"]
      Div16: [4, "HSI division by 16 requested"]
      Div32: [5, "HSI division by 32 requested"]
      Div64: [6, "HSI division by 64 requested"]
      Div128: [7, "HSI division by 128 requested"]
  ICSCR:
    LSI_STARTUP:
      Cycles4: [0, "4 LSI cycles for startup"]
      Cycles16: [1, "16 LSI cycles for startup"]
      Cycles64: [2, "64 LSI cycles for startup"]
      Cycles256: [3, "256 LSI cycles for startup"]
    LSI_TRIM: [0, 255]
    HSI_FS:
      Freq4MHz: [0, "Select internal 4 MHz oscilator"]
      Freq8MHz: [1, "Select internal 8 MHz oscilator"]
      Freq16MHz: [2, "Select internal 16 MHz oscilator"]
      Freq22_12MHz: [3, "Select internal 22.12 MHz oscilator"]
      Freq24MHz: [4, "Select internal 24 MHz oscilator"]
    HSI_TRIM: [0, 31]
  CFGR:
    MCOPRE:
      NotDivided: [0, "No division"]
      Div2: [1, "Division by 2"]
      Div4: [2, "Division by 4"]
      Div8: [3, "Division by 8"]
      Div16: [4, "Division by 16"]
      Div32: [5, "Division by 32"]
      Div64: [6, "Division by 64"]
      Div128: [7, "Division by 128"]
    MCOSEL:
      NoClock: [0, "No clock"]
      SYSCLK: [1, "SYSCLK clock selected"]
      Reserved: [2, "Reserved"]
      HSI: [3, "MSI oscillator clock selected"]
      HSE: [4, "HSE oscillator clock selected"]
      PLL: [5, "PLL clock selected"]
      LSI: [6, "LSI oscillator clock selected"]
    PPRE:
      NotDivided: [3, "HCLK not divided"]
      Div2: [4, "HCLK divided by 2"]
      Div4: [5, "HCLK divided by 4"]
      Div8: [6, "HCLK divided by 8"]
      Div16: [7, "HCLK divided by 16"]
    HPRE:
      NotDivided: [7, "system clock not divided"]
      Div2: [8, "system clock divided by 2"]
      Div4: [9, "system clock divided by 4"]
      Div8: [10, "system clock divided by 8"]
      Div16: [11, "system clock divided by 16"]
      Div64: [12, "system clock divided by 64"]
      Div128: [13, "system clock divided by 128"]
      Div256: [14, "system clock divided by 256"]
      Div512: [15, "system clock divided by 512"]
    SWS:
      HSISYS: [0, "HSI oscillator used as system clock"]
      HSE: [1, "HSE oscillator used as system clock"]
      PLL: [2, "PLL used as system clock"]
      LSI: [3, "LSI oscillator used as system clock"]
    SW:
      HSISYS: [0, "HSI oscillator used as system clock"]
      HSE: [1, "HSE oscillator used as system clock"]
      PLL: [2, "PLL used as system clock"]
      LSI: [3, "LSI oscillator used as system clock"]
  ECSCR:
    HSE_FREQ:
      Disabled: [0, "Disable HSE drive"]
      Freq4_8MHz: [1, "4MHz ~ 8MHz"]
      Freq8_16MHz: [2, "8MHz ~ 16MHz"]
      Freq16_32MHz: [3, "16MHz ~ 32MHz"]
  CIER:
    "*RDYIE":
      Disabled: [0, "Ready interrupt disabled"]
      Enabled: [1, "Ready interrupt enabled"]
  CIFR:
    CSSF:
      NoClock: [0, "No clock security interrupt caused by HSE clock failure"]
      Clock: [1, "Clock security interrupt caused by HSE clock failure"]
    "*RDYF":
      _read:
        NotInterrupted: [0, "No clock ready interrupt"]
        Interrupted: [1, "Clock ready interrupt"]
  CICR:
    "*SEC,*RDYC":
      _write:
        Clear: [1, "Clear interrupt flag"]
  IOPRSTR:
    "*RST":
      Reset: [1, "Reset I/O port"]
  IOPENR:
    "*EN":
      Disabled: [0, "Port clock disabled"]
      Enabled: [1, "Port clock enabled"]
  AHBRSTR:
    "*RST":
      _write:
        Reset: [1, "Reset the module"]
  "APBRSTR?":
    "*RST":
      _write:
        Reset: [1, "Reset the module"]
  AHBENR:
    "*EN":
      Disabled: [0, "Clock disabled"]
      Enabled: [1, "Clock enabled"]
  "APBENR?":
    "*EN":
      Disabled: [0, "Clock disabled"]
      Enabled: [1, "Clock enabled"]
  CCIPR:
    LPTIM1SEL:
      PCLK: [0, "APB clock selected as Timer clock"]
      LSI: [1, "LSI clock selected as Timer clock"]
      Reserved: [2, "No clock selected (Reserved)"]
    "COMP?SEL, PVDSEL":
      PCLK: [0, "APB clock selected as Timer clock"]
      LSC: [1, "LSC clock selected as Timer clock"]
  BDCR:
    LSCOEN:
      Disabled: [0, "LSCO disabled"]
      Enabled: [1, "LSCO enabled"]
  CSR:
    "*ON":
      "Off": [0, "Oscillator OFF"]
      "On": [1, "Oscillator ON"]
    "*RDY":
      NotReady: [0, "Oscillator not ready"]
      Ready: [1, "Oscillator ready"]
    "*RSTF":
      _read:
        NoReset: [0, "No reset has occured"]
        Reset: [1, "A reset has occured"]
    RMVF:
      _write:
        Clear: [1, "Clears the reset flag"]
