#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c8a54ac740 .scope module, "TestBench" "TestBench" 2 5;
 .timescale -9 -12;
v0x55c8a5503730_0 .var "CLK", 0 0;
v0x55c8a55037d0_0 .var "RST", 0 0;
v0x55c8a5503890 .array "correct", 63 0, 31 0;
v0x55c8a5503960_0 .var/i "count", 31 0;
v0x55c8a5503a20_0 .var/i "error_count", 31 0;
v0x55c8a5503b50_0 .var "halt", 0 0;
v0x55c8a5503c10_0 .var "halt_delay", 0 0;
v0x55c8a5503cd0_0 .var "halt_flag", 0 0;
v0x55c8a5503d90_0 .var/i "i", 31 0;
S_0x55c8a54aaef0 .scope module, "CPU" "Pipe_CPU_PRO" 2 21, 3 21 0, S_0x55c8a54ac740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0x55c8a54a8460 .functor BUFZ 32, L_0x55c8a551e050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c8a5516a40 .functor BUFZ 2, L_0x55c8a5517010, C4<00>, C4<00>, C4<00>;
L_0x55c8a5517c70 .functor BUFZ 1, L_0x55c8a5517150, C4<0>, C4<0>, C4<0>;
L_0x55c8a5517d80 .functor BUFZ 1, L_0x55c8a55171f0, C4<0>, C4<0>, C4<0>;
L_0x55c8a5517e70 .functor BUFZ 1, L_0x55c8a55170b0, C4<0>, C4<0>, C4<0>;
L_0x55c8a5517f30 .functor BUFZ 1, L_0x55c8a5517340, C4<0>, C4<0>, C4<0>;
L_0x55c8a5518030 .functor BUFZ 1, L_0x55c8a55174a0, C4<0>, C4<0>, C4<0>;
L_0x55c8a5518140 .functor BUFZ 1, L_0x55c8a5517540, C4<0>, C4<0>, C4<0>;
L_0x55c8a5518250 .functor BUFZ 1, L_0x55c8a55177a0, C4<0>, C4<0>, C4<0>;
L_0x55c8a5518310 .functor BUFZ 1, L_0x55c8a5517b30, C4<0>, C4<0>, C4<0>;
L_0x55c8a5518430 .functor BUFZ 5, L_0x55c8a5516d50, C4<00000>, C4<00000>, C4<00000>;
L_0x55c8a55184a0 .functor BUFZ 1, L_0x55c8a5517e70, C4<0>, C4<0>, C4<0>;
L_0x55c8a551b350 .functor XOR 1, L_0x55c8a5519530, L_0x55c8a55198b0, C4<0>, C4<0>;
L_0x55c8a551de70 .functor AND 1, L_0x55c8a5519810, L_0x55c8a551b350, C4<1>, C4<1>;
L_0x55c8a5518510 .functor BUFZ 1, L_0x55c8a551e9c0, C4<0>, C4<0>, C4<0>;
v0x55c8a54fe880_0 .net "ALUOp_EX", 1 0, L_0x55c8a5516a40;  1 drivers
v0x55c8a54fe970_0 .net "ALUOp_EX_raw", 1 0, L_0x55c8a5517010;  1 drivers
v0x55c8a54fea30_0 .net "ALUOp_ID", 1 0, v0x55c8a5432020_0;  1 drivers
v0x55c8a54feb30_0 .net "ALUSrc_EX", 0 0, L_0x55c8a5517c70;  1 drivers
v0x55c8a54fec00_0 .net "ALUSrc_EX_raw", 0 0, L_0x55c8a5517150;  1 drivers
v0x55c8a54fecf0_0 .net "ALUSrc_ID", 0 0, v0x55c8a5431ec0_0;  1 drivers
v0x55c8a54fed90_0 .net "ALUctrl_EX", 3 0, L_0x55c8a55187f0;  1 drivers
v0x55c8a54fee80_0 .net "BranchType_EX", 0 0, L_0x55c8a5518310;  1 drivers
v0x55c8a54fef20_0 .net "BranchType_EX_raw", 0 0, L_0x55c8a5517b30;  1 drivers
v0x55c8a54fefe0_0 .net "BranchType_ID", 0 0, v0x55c8a54387b0_0;  1 drivers
v0x55c8a54ff080_0 .net "BranchType_MEM", 0 0, L_0x55c8a55198b0;  1 drivers
v0x55c8a54ff120_0 .net "Branch_EX", 0 0, L_0x55c8a5518250;  1 drivers
v0x55c8a54ff1e0_0 .net "Branch_EX_raw", 0 0, L_0x55c8a55177a0;  1 drivers
v0x55c8a54ff2a0_0 .net "Branch_ID", 0 0, v0x55c8a54236c0_0;  1 drivers
v0x55c8a54ff370_0 .net "Branch_MEM", 0 0, L_0x55c8a5519810;  1 drivers
v0x55c8a54ff410_0 .net "ID_EX_MemRead_for_hzd", 0 0, L_0x55c8a55184a0;  1 drivers
v0x55c8a54ff4e0_0 .net "ID_EX_RT_for_hzd", 4 0, L_0x55c8a5518430;  1 drivers
v0x55c8a54ff6c0_0 .net "MemRead_EX", 0 0, L_0x55c8a5517e70;  1 drivers
v0x55c8a54ff760_0 .net "MemRead_EX_raw", 0 0, L_0x55c8a55170b0;  1 drivers
v0x55c8a54ff820_0 .net "MemRead_ID", 0 0, v0x55c8a54389d0_0;  1 drivers
v0x55c8a54ff8f0_0 .net "MemRead_MEM", 0 0, L_0x55c8a5519b10;  1 drivers
v0x55c8a54ff9c0_0 .net "MemWrite_EX", 0 0, L_0x55c8a5517f30;  1 drivers
v0x55c8a54ffa60_0 .net "MemWrite_EX_raw", 0 0, L_0x55c8a5517340;  1 drivers
v0x55c8a54ffb00_0 .net "MemWrite_ID", 0 0, v0x55c8a5438b50_0;  1 drivers
v0x55c8a54ffbd0_0 .net "MemWrite_MEM", 0 0, L_0x55c8a5519950;  1 drivers
v0x55c8a54ffca0_0 .net "MemtoReg_EX", 0 0, L_0x55c8a5518140;  1 drivers
v0x55c8a54ffd40_0 .net "MemtoReg_EX_raw", 0 0, L_0x55c8a5517540;  1 drivers
v0x55c8a54ffde0_0 .net "MemtoReg_ID", 0 0, v0x55c8a5439de0_0;  1 drivers
v0x55c8a54ffeb0_0 .net "MemtoReg_MEM", 0 0, L_0x55c8a5519d30;  1 drivers
v0x55c8a54fff50_0 .net "MemtoReg_WB", 0 0, L_0x55c8a551e760;  1 drivers
v0x55c8a5500020_0 .net "RegDst_EX", 0 0, L_0x55c8a5518030;  1 drivers
v0x55c8a55000f0_0 .net "RegDst_EX_raw", 0 0, L_0x55c8a55174a0;  1 drivers
v0x55c8a5500190_0 .net "RegDst_ID", 0 0, v0x55c8a5439f60_0;  1 drivers
v0x55c8a5500470_0 .net "RegWrite_EX", 0 0, L_0x55c8a5517d80;  1 drivers
v0x55c8a5500510_0 .net "RegWrite_EX_raw", 0 0, L_0x55c8a55171f0;  1 drivers
v0x55c8a55005b0_0 .net "RegWrite_ID", 0 0, v0x55c8a543a0e0_0;  1 drivers
v0x55c8a5500680_0 .net "RegWrite_MEM", 0 0, L_0x55c8a5519a70;  1 drivers
v0x55c8a5500750_0 .net "RegWrite_WB", 0 0, L_0x55c8a5518510;  1 drivers
v0x55c8a55007f0_0 .net "RegWrite_WB_int", 0 0, L_0x55c8a551e9c0;  1 drivers
v0x55c8a5500890_0 .net *"_ivl_81", 0 0, L_0x55c8a551b350;  1 drivers
v0x55c8a5500950_0 .net "alu_res_EX", 31 0, L_0x55c8a5518c80;  1 drivers
v0x55c8a5500a10_0 .net "alu_res_MEM", 31 0, L_0x55c8a5519210;  1 drivers
v0x55c8a5500ab0_0 .net "alu_res_WB", 31 0, L_0x55c8a551e3d0;  1 drivers
v0x55c8a5500ba0_0 .net "alu_srcA_EX", 31 0, L_0x55c8a5518a70;  1 drivers
v0x55c8a5500c90_0 .net "alu_srcB_EX", 31 0, L_0x55c8a5518b50;  1 drivers
v0x55c8a5500da0_0 .net "branch_target_EX", 31 0, L_0x55c8a5518750;  1 drivers
v0x55c8a5500e60_0 .net "branch_target_MEM", 31 0, L_0x55c8a55195d0;  1 drivers
v0x55c8a5500f20_0 .net "clk_i", 0 0, v0x55c8a5503730_0;  1 drivers
v0x55c8a5500fc0_0 .net "dmem_rd_MEM", 31 0, v0x55c8a5448560_0;  1 drivers
v0x55c8a5501080_0 .net "dmem_rd_WB", 31 0, L_0x55c8a551e620;  1 drivers
v0x55c8a5501150_0 .net "exmem_flush", 0 0, L_0x55c8a5516490;  1 drivers
v0x55c8a5501240_0 .net "forwarda", 1 0, L_0x55c8a5518990;  1 drivers
v0x55c8a5501330_0 .net "forwardb", 1 0, L_0x55c8a5518a00;  1 drivers
v0x55c8a5501440_0 .net "funct_EX", 5 0, L_0x55c8a5516f20;  1 drivers
v0x55c8a5501500_0 .net "funct_ID", 5 0, L_0x55c8a5514b00;  1 drivers
v0x55c8a55015c0_0 .net "idex_flush", 0 0, L_0x55c8a55163e0;  1 drivers
v0x55c8a55016b0_0 .net "ifid_flush", 0 0, L_0x55c8a5516370;  1 drivers
v0x55c8a55017a0_0 .net "ifid_write", 0 0, L_0x55c8a5516300;  1 drivers
v0x55c8a5501890_0 .net "imm_EX", 31 0, L_0x55c8a5516ab0;  1 drivers
v0x55c8a55019a0_0 .net "imm_ID", 15 0, L_0x55c8a55149c0;  1 drivers
v0x55c8a5501a60_0 .net "imm_sext_ID", 31 0, L_0x55c8a5515c60;  1 drivers
v0x55c8a5501b00_0 .net "instr_ID", 31 0, L_0x55c8a5514410;  1 drivers
v0x55c8a5501ba0_0 .net "instr_IF", 31 0, L_0x55c8a54931c0;  1 drivers
v0x55c8a5501c40_0 .net "op_ID", 5 0, L_0x55c8a55145a0;  1 drivers
v0x55c8a5501ce0_0 .net "pc_after_branch", 31 0, L_0x55c8a551e050;  1 drivers
v0x55c8a55021b0_0 .net "pc_calc_next", 31 0, L_0x55c8a54a8460;  1 drivers
v0x55c8a5502270_0 .net "pc_now", 31 0, v0x55c8a54fbb20_0;  1 drivers
v0x55c8a5502310_0 .net "pc_now_EX", 31 0, L_0x55c8a55176b0;  1 drivers
v0x55c8a5502400_0 .net "pc_now_ID", 31 0, L_0x55c8a5514370;  1 drivers
v0x55c8a55024c0_0 .net "pc_plus4", 31 0, L_0x55c8a5503e70;  1 drivers
v0x55c8a55025b0_0 .net "pcwrite", 0 0, L_0x55c8a5516290;  1 drivers
v0x55c8a55026a0_0 .net "rd1_EX", 31 0, L_0x55c8a5516900;  1 drivers
v0x55c8a5502740_0 .net "rd1_ID", 31 0, L_0x55c8a5515530;  1 drivers
v0x55c8a5502810_0 .net "rd2_EX", 31 0, L_0x55c8a55169a0;  1 drivers
v0x55c8a55028e0_0 .net "rd2_ID", 31 0, L_0x55c8a5515820;  1 drivers
v0x55c8a55029b0_0 .net "rd2_MEM", 31 0, L_0x55c8a5519340;  1 drivers
v0x55c8a5502a80_0 .net "rd_EX", 4 0, L_0x55c8a5516df0;  1 drivers
v0x55c8a5502b50_0 .net "rd_ID", 4 0, L_0x55c8a5514920;  1 drivers
v0x55c8a5502c10_0 .net "rs_EX", 4 0, L_0x55c8a5516b50;  1 drivers
v0x55c8a5502d00_0 .net "rs_ID", 4 0, L_0x55c8a55146c0;  1 drivers
v0x55c8a5502dd0_0 .net "rst_i", 0 0, v0x55c8a55037d0_0;  1 drivers
v0x55c8a5502e70_0 .net "rt_EX", 4 0, L_0x55c8a5516d50;  1 drivers
v0x55c8a5502f60_0 .net "rt_ID", 4 0, L_0x55c8a5514840;  1 drivers
v0x55c8a5503020_0 .net "rt_data_fwd_EX", 31 0, v0x55c8a54f7370_0;  1 drivers
v0x55c8a5503110_0 .net "sl2_EX", 31 0, L_0x55c8a55186b0;  1 drivers
v0x55c8a5503220_0 .net "take_branch", 0 0, L_0x55c8a551de70;  1 drivers
v0x55c8a55032c0_0 .net "wb_data_WB", 31 0, L_0x55c8a551ec80;  1 drivers
v0x55c8a5503360_0 .net "write_reg_EX", 4 0, L_0x55c8a55188f0;  1 drivers
v0x55c8a5503420_0 .net "write_reg_MEM", 4 0, L_0x55c8a5519f10;  1 drivers
v0x55c8a55034f0_0 .net "write_reg_WB", 4 0, L_0x55c8a551ea60;  1 drivers
v0x55c8a5503590_0 .net "zero_EX", 0 0, L_0x55c8a5518cf0;  1 drivers
v0x55c8a5503630_0 .net "zero_MEM", 0 0, L_0x55c8a5519530;  1 drivers
L_0x55c8a55142d0 .concat [ 32 32 0 0], L_0x55c8a54931c0, v0x55c8a54fbb20_0;
L_0x55c8a5514370 .part v0x55c8a54f9970_0, 32, 32;
L_0x55c8a5514410 .part v0x55c8a54f9970_0, 0, 32;
L_0x55c8a55145a0 .part L_0x55c8a5514410, 26, 6;
L_0x55c8a55146c0 .part L_0x55c8a5514410, 21, 5;
L_0x55c8a5514840 .part L_0x55c8a5514410, 16, 5;
L_0x55c8a5514920 .part L_0x55c8a5514410, 11, 5;
L_0x55c8a55149c0 .part L_0x55c8a5514410, 0, 16;
L_0x55c8a5514b00 .part L_0x55c8a5514410, 0, 6;
LS_0x55c8a5516550_0_0 .concat [ 1 1 32 1], v0x55c8a54387b0_0, v0x55c8a54236c0_0, L_0x55c8a5514370, v0x55c8a5439de0_0;
LS_0x55c8a5516550_0_4 .concat [ 1 1 1 1], v0x55c8a5439f60_0, v0x55c8a5438b50_0, v0x55c8a54389d0_0, v0x55c8a543a0e0_0;
LS_0x55c8a5516550_0_8 .concat [ 1 2 6 5], v0x55c8a5431ec0_0, v0x55c8a5432020_0, L_0x55c8a5514b00, L_0x55c8a5514920;
LS_0x55c8a5516550_0_12 .concat [ 5 5 32 32], L_0x55c8a5514840, L_0x55c8a55146c0, L_0x55c8a5515c60, L_0x55c8a5515820;
LS_0x55c8a5516550_0_16 .concat [ 32 0 0 0], L_0x55c8a5515530;
LS_0x55c8a5516550_1_0 .concat [ 35 4 14 74], LS_0x55c8a5516550_0_0, LS_0x55c8a5516550_0_4, LS_0x55c8a5516550_0_8, LS_0x55c8a5516550_0_12;
LS_0x55c8a5516550_1_4 .concat [ 32 0 0 0], LS_0x55c8a5516550_0_16;
L_0x55c8a5516550 .concat [ 127 32 0 0], LS_0x55c8a5516550_1_0, LS_0x55c8a5516550_1_4;
L_0x55c8a5516900 .part v0x55c8a54f9080_0, 127, 32;
L_0x55c8a55169a0 .part v0x55c8a54f9080_0, 95, 32;
L_0x55c8a5516ab0 .part v0x55c8a54f9080_0, 63, 32;
L_0x55c8a5516b50 .part v0x55c8a54f9080_0, 58, 5;
L_0x55c8a5516d50 .part v0x55c8a54f9080_0, 53, 5;
L_0x55c8a5516df0 .part v0x55c8a54f9080_0, 48, 5;
L_0x55c8a5516f20 .part v0x55c8a54f9080_0, 42, 6;
L_0x55c8a5517010 .part v0x55c8a54f9080_0, 40, 2;
L_0x55c8a5517150 .part v0x55c8a54f9080_0, 39, 1;
L_0x55c8a55171f0 .part v0x55c8a54f9080_0, 38, 1;
L_0x55c8a55170b0 .part v0x55c8a54f9080_0, 37, 1;
L_0x55c8a5517340 .part v0x55c8a54f9080_0, 36, 1;
L_0x55c8a55174a0 .part v0x55c8a54f9080_0, 35, 1;
L_0x55c8a5517540 .part v0x55c8a54f9080_0, 34, 1;
L_0x55c8a55176b0 .part v0x55c8a54f9080_0, 2, 32;
L_0x55c8a55177a0 .part v0x55c8a54f9080_0, 1, 1;
L_0x55c8a5517b30 .part v0x55c8a54f9080_0, 0, 1;
LS_0x55c8a5518e80_0_0 .concat [ 5 1 1 1], L_0x55c8a55188f0, L_0x55c8a5518140, L_0x55c8a5517f30, L_0x55c8a5517e70;
LS_0x55c8a5518e80_0_4 .concat [ 1 1 1 32], L_0x55c8a5517d80, L_0x55c8a5518310, L_0x55c8a5518250, L_0x55c8a5518750;
LS_0x55c8a5518e80_0_8 .concat [ 1 32 32 0], L_0x55c8a5518cf0, v0x55c8a54f7370_0, L_0x55c8a5518c80;
L_0x55c8a5518e80 .concat [ 8 35 65 0], LS_0x55c8a5518e80_0_0, LS_0x55c8a5518e80_0_4, LS_0x55c8a5518e80_0_8;
L_0x55c8a5519210 .part v0x55c8a54079d0_0, 76, 32;
L_0x55c8a5519340 .part v0x55c8a54079d0_0, 44, 32;
L_0x55c8a5519530 .part v0x55c8a54079d0_0, 43, 1;
L_0x55c8a55195d0 .part v0x55c8a54079d0_0, 11, 32;
L_0x55c8a5519810 .part v0x55c8a54079d0_0, 10, 1;
L_0x55c8a55198b0 .part v0x55c8a54079d0_0, 9, 1;
L_0x55c8a5519a70 .part v0x55c8a54079d0_0, 8, 1;
L_0x55c8a5519b10 .part v0x55c8a54079d0_0, 7, 1;
L_0x55c8a5519950 .part v0x55c8a54079d0_0, 6, 1;
L_0x55c8a5519d30 .part v0x55c8a54079d0_0, 5, 1;
L_0x55c8a5519f10 .part v0x55c8a54079d0_0, 0, 5;
L_0x55c8a551e050 .functor MUXZ 32, L_0x55c8a5503e70, L_0x55c8a55195d0, L_0x55c8a551de70, C4<>;
LS_0x55c8a551e2e0_0_0 .concat [ 5 1 1 32], L_0x55c8a5519f10, L_0x55c8a5519a70, L_0x55c8a5519d30, v0x55c8a5448560_0;
LS_0x55c8a551e2e0_0_4 .concat [ 32 0 0 0], L_0x55c8a5519210;
L_0x55c8a551e2e0 .concat [ 39 32 0 0], LS_0x55c8a551e2e0_0_0, LS_0x55c8a551e2e0_0_4;
L_0x55c8a551e3d0 .part v0x55c8a54faa80_0, 39, 32;
L_0x55c8a551e620 .part v0x55c8a54faa80_0, 7, 32;
L_0x55c8a551e760 .part v0x55c8a54faa80_0, 6, 1;
L_0x55c8a551e9c0 .part v0x55c8a54faa80_0, 5, 1;
L_0x55c8a551ea60 .part v0x55c8a54faa80_0, 0, 5;
S_0x55c8a54ab270 .scope module, "ALU0" "ALU" 3 253, 4 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
P_0x55c8a54ab5f0 .param/l "ADD" 1 4 21, C4<0010>;
P_0x55c8a54ab630 .param/l "AND" 1 4 23, C4<0000>;
P_0x55c8a54ab670 .param/l "NOR" 1 4 25, C4<1100>;
P_0x55c8a54ab6b0 .param/l "OR" 1 4 24, C4<0001>;
P_0x55c8a54ab6f0 .param/l "SLT" 1 4 26, C4<0111>;
P_0x55c8a54ab730 .param/l "SUB" 1 4 22, C4<0110>;
L_0x55c8a5518c80 .functor BUFZ 32, v0x55c8a53f9dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8f3c6a91c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c8a54959d0_0 .net/2u *"_ivl_2", 31 0, L_0x7f8f3c6a91c8;  1 drivers
v0x55c8a54f25b0_0 .net "ctrl_i", 3 0, L_0x55c8a55187f0;  alias, 1 drivers
v0x55c8a53f9dc0_0 .var "r", 31 0;
v0x55c8a54e5580_0 .net "result_o", 31 0, L_0x55c8a5518c80;  alias, 1 drivers
v0x55c8a53f9560_0 .net "src1_i", 31 0, L_0x55c8a5518a70;  alias, 1 drivers
v0x55c8a54a8580_0 .net "src2_i", 31 0, L_0x55c8a5518b50;  alias, 1 drivers
v0x55c8a54b62b0_0 .net "zero_o", 0 0, L_0x55c8a5518cf0;  alias, 1 drivers
E_0x55c8a5408f90 .event edge, v0x55c8a54f25b0_0, v0x55c8a53f9560_0, v0x55c8a54a8580_0;
L_0x55c8a5518cf0 .cmp/eq 32, v0x55c8a53f9dc0_0, L_0x7f8f3c6a91c8;
S_0x55c8a54ab970 .scope module, "ALUCTRL" "ALU_Ctrl" 3 199, 5 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
P_0x55c8a54e8710 .param/l "ADD" 1 5 14, C4<0010>;
P_0x55c8a54e8750 .param/l "AND" 1 5 16, C4<0000>;
P_0x55c8a54e8790 .param/l "NOR" 1 5 18, C4<1100>;
P_0x55c8a54e87d0 .param/l "OR" 1 5 17, C4<0001>;
P_0x55c8a54e8810 .param/l "SLT" 1 5 19, C4<0111>;
P_0x55c8a54e8850 .param/l "SUB" 1 5 15, C4<0110>;
P_0x55c8a54e8890 .param/l "funct_ADD" 1 5 22, C4<100011>;
P_0x55c8a54e88d0 .param/l "funct_AND" 1 5 24, C4<100110>;
P_0x55c8a54e8910 .param/l "funct_NOR" 1 5 26, C4<101011>;
P_0x55c8a54e8950 .param/l "funct_OR" 1 5 25, C4<100101>;
P_0x55c8a54e8990 .param/l "funct_SLT" 1 5 27, C4<101000>;
P_0x55c8a54e89d0 .param/l "funct_SUB" 1 5 23, C4<100001>;
L_0x55c8a55187f0 .functor BUFZ 4, v0x55c8a53c9f70_0, C4<0000>, C4<0000>, C4<0000>;
v0x55c8a53c9cf0_0 .net "ALUCtrl_o", 3 0, L_0x55c8a55187f0;  alias, 1 drivers
v0x55c8a53c9dd0_0 .net "ALUOp_i", 1 0, L_0x55c8a5516a40;  alias, 1 drivers
v0x55c8a53c9eb0_0 .net "funct_i", 5 0, L_0x55c8a5516f20;  alias, 1 drivers
v0x55c8a53c9f70_0 .var "r", 3 0;
E_0x55c8a53ee1f0 .event edge, v0x55c8a53c9dd0_0, v0x55c8a53c9eb0_0;
S_0x55c8a54abcf0 .scope module, "ALUSrcBMux" "MUX_2to1" 3 246, 6 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x55c8a53ca120 .param/l "size" 0 6 10, +C4<00000000000000000000000000100000>;
v0x55c8a540c1c0_0 .net "data0_i", 31 0, v0x55c8a54f7370_0;  alias, 1 drivers
v0x55c8a540c280_0 .net "data1_i", 31 0, L_0x55c8a5516ab0;  alias, 1 drivers
v0x55c8a540c360_0 .net "data_o", 31 0, L_0x55c8a5518b50;  alias, 1 drivers
v0x55c8a540c430_0 .net "select_i", 0 0, L_0x55c8a5517c70;  alias, 1 drivers
L_0x55c8a5518b50 .functor MUXZ 32, v0x55c8a54f7370_0, L_0x55c8a5516ab0, L_0x55c8a5517c70, C4<>;
S_0x55c8a54ac070 .scope module, "BranchAdder" "Adder" 3 193, 7 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x55c8a5423300_0 .net "src1_i", 31 0, L_0x55c8a55176b0;  alias, 1 drivers
v0x55c8a5423400_0 .net "src2_i", 31 0, L_0x55c8a55186b0;  alias, 1 drivers
v0x55c8a54234e0_0 .net "sum_o", 31 0, L_0x55c8a5518750;  alias, 1 drivers
L_0x55c8a5518750 .arith/sum 32, L_0x55c8a55176b0, L_0x55c8a55186b0;
S_0x55c8a54ac3f0 .scope module, "DEC" "Decoder" 3 86, 8 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
    .port_info 4 /OUTPUT 1 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 1 "BranchType_o";
P_0x55c8a542d410 .param/l "ADDI" 1 8 34, C4<001001>;
P_0x55c8a542d450 .param/l "BEQ" 1 8 37, C4<000110>;
P_0x55c8a542d490 .param/l "BNE" 1 8 38, C4<000101>;
P_0x55c8a542d4d0 .param/l "LW" 1 8 35, C4<101100>;
P_0x55c8a542d510 .param/l "R_type" 1 8 33, C4<000000>;
P_0x55c8a542d550 .param/l "SW" 1 8 36, C4<100100>;
v0x55c8a5431dc0_0 .net "ALUOp_o", 1 0, v0x55c8a5432020_0;  alias, 1 drivers
v0x55c8a5431ec0_0 .var "ALUSrc", 0 0;
v0x55c8a5431f80_0 .net "ALUSrc_o", 0 0, v0x55c8a5431ec0_0;  alias, 1 drivers
v0x55c8a5432020_0 .var "ALUop", 1 0;
v0x55c8a54236c0_0 .var "Branch", 0 0;
v0x55c8a54387b0_0 .var "BranchType", 0 0;
v0x55c8a5438850_0 .net "BranchType_o", 0 0, v0x55c8a54387b0_0;  alias, 1 drivers
v0x55c8a5438910_0 .net "Branch_o", 0 0, v0x55c8a54236c0_0;  alias, 1 drivers
v0x55c8a54389d0_0 .var "MemRead", 0 0;
v0x55c8a5438a90_0 .net "MemRead_o", 0 0, v0x55c8a54389d0_0;  alias, 1 drivers
v0x55c8a5438b50_0 .var "MemWrite", 0 0;
v0x55c8a5439d20_0 .net "MemWrite_o", 0 0, v0x55c8a5438b50_0;  alias, 1 drivers
v0x55c8a5439de0_0 .var "MemtoReg", 0 0;
v0x55c8a5439ea0_0 .net "MemtoReg_o", 0 0, v0x55c8a5439de0_0;  alias, 1 drivers
v0x55c8a5439f60_0 .var "RegDst", 0 0;
v0x55c8a543a020_0 .net "RegDst_o", 0 0, v0x55c8a5439f60_0;  alias, 1 drivers
v0x55c8a543a0e0_0 .var "RegWrite", 0 0;
v0x55c8a543b7f0_0 .net "RegWrite_o", 0 0, v0x55c8a543a0e0_0;  alias, 1 drivers
v0x55c8a543b8b0_0 .net "instr_op_i", 5 0, L_0x55c8a55145a0;  alias, 1 drivers
E_0x55c8a54f22c0 .event edge, v0x55c8a543b8b0_0;
S_0x55c8a543bad0 .scope module, "DM" "Data_Memory" 3 281, 9 1 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x55c8a544fc20 .array "Mem", 127 0, 7 0;
v0x55c8a543e9f0_0 .net "MemRead_i", 0 0, L_0x55c8a5519b10;  alias, 1 drivers
v0x55c8a543eab0_0 .net "MemWrite_i", 0 0, L_0x55c8a5519950;  alias, 1 drivers
v0x55c8a543eb50_0 .net "addr_i", 31 0, L_0x55c8a5519210;  alias, 1 drivers
v0x55c8a5448370_0 .net "clk_i", 0 0, v0x55c8a5503730_0;  alias, 1 drivers
v0x55c8a5448480_0 .net "data_i", 31 0, L_0x55c8a5519340;  alias, 1 drivers
v0x55c8a5448560_0 .var "data_o", 31 0;
v0x55c8a5448640_0 .var/i "i", 31 0;
v0x55c8a5448720 .array "memory", 31 0;
v0x55c8a5448720_0 .net v0x55c8a5448720 0, 31 0, L_0x55c8a551a000; 1 drivers
v0x55c8a5448720_1 .net v0x55c8a5448720 1, 31 0, L_0x55c8a551a0a0; 1 drivers
v0x55c8a5448720_2 .net v0x55c8a5448720 2, 31 0, L_0x55c8a551a140; 1 drivers
v0x55c8a5448720_3 .net v0x55c8a5448720 3, 31 0, L_0x55c8a551a2d0; 1 drivers
v0x55c8a5448720_4 .net v0x55c8a5448720 4, 31 0, L_0x55c8a551a4c0; 1 drivers
v0x55c8a5448720_5 .net v0x55c8a5448720 5, 31 0, L_0x55c8a551a680; 1 drivers
v0x55c8a5448720_6 .net v0x55c8a5448720 6, 31 0, L_0x55c8a551a880; 1 drivers
v0x55c8a5448720_7 .net v0x55c8a5448720 7, 31 0, L_0x55c8a551aa10; 1 drivers
v0x55c8a5448720_8 .net v0x55c8a5448720 8, 31 0, L_0x55c8a551abf0; 1 drivers
v0x55c8a5448720_9 .net v0x55c8a5448720 9, 31 0, L_0x55c8a551adb0; 1 drivers
v0x55c8a5448720_10 .net v0x55c8a5448720 10, 31 0, L_0x55c8a551afd0; 1 drivers
v0x55c8a5448720_11 .net v0x55c8a5448720 11, 31 0, L_0x55c8a551b190; 1 drivers
v0x55c8a5448720_12 .net v0x55c8a5448720 12, 31 0, L_0x55c8a551b3c0; 1 drivers
v0x55c8a5448720_13 .net v0x55c8a5448720 13, 31 0, L_0x55c8a551b580; 1 drivers
v0x55c8a5448720_14 .net v0x55c8a5448720 14, 31 0, L_0x55c8a551b7c0; 1 drivers
v0x55c8a5448720_15 .net v0x55c8a5448720 15, 31 0, L_0x55c8a551b980; 1 drivers
v0x55c8a5448720_16 .net v0x55c8a5448720 16, 31 0, L_0x55c8a551bbd0; 1 drivers
v0x55c8a5448720_17 .net v0x55c8a5448720 17, 31 0, L_0x55c8a551bd90; 1 drivers
v0x55c8a5448720_18 .net v0x55c8a5448720 18, 31 0, L_0x55c8a551bff0; 1 drivers
v0x55c8a5448720_19 .net v0x55c8a5448720 19, 31 0, L_0x55c8a551c1b0; 1 drivers
v0x55c8a5448720_20 .net v0x55c8a5448720 20, 31 0, L_0x55c8a551bf50; 1 drivers
v0x55c8a5448720_21 .net v0x55c8a5448720 21, 31 0, L_0x55c8a551c540; 1 drivers
v0x55c8a5448720_22 .net v0x55c8a5448720 22, 31 0, L_0x55c8a551c7c0; 1 drivers
v0x55c8a5448720_23 .net v0x55c8a5448720 23, 31 0, L_0x55c8a551c980; 1 drivers
v0x55c8a5448720_24 .net v0x55c8a5448720 24, 31 0, L_0x55c8a551cc10; 1 drivers
v0x55c8a5448720_25 .net v0x55c8a5448720 25, 31 0, L_0x55c8a551cdd0; 1 drivers
v0x55c8a5448720_26 .net v0x55c8a5448720 26, 31 0, L_0x55c8a551d070; 1 drivers
v0x55c8a5448720_27 .net v0x55c8a5448720 27, 31 0, L_0x55c8a551d230; 1 drivers
v0x55c8a5448720_28 .net v0x55c8a5448720 28, 31 0, L_0x55c8a551d4e0; 1 drivers
v0x55c8a5448720_29 .net v0x55c8a5448720 29, 31 0, L_0x55c8a551d6a0; 1 drivers
v0x55c8a5448720_30 .net v0x55c8a5448720 30, 31 0, L_0x55c8a551d960; 1 drivers
v0x55c8a5448720_31 .net v0x55c8a5448720 31, 31 0, L_0x55c8a551db20; 1 drivers
E_0x55c8a54f2520 .event edge, v0x55c8a543e9f0_0, v0x55c8a543eb50_0;
E_0x55c8a53ca170 .event posedge, v0x55c8a5448370_0;
v0x55c8a544fc20_0 .array/port v0x55c8a544fc20, 0;
v0x55c8a544fc20_1 .array/port v0x55c8a544fc20, 1;
v0x55c8a544fc20_2 .array/port v0x55c8a544fc20, 2;
v0x55c8a544fc20_3 .array/port v0x55c8a544fc20, 3;
L_0x55c8a551a000 .concat [ 8 8 8 8], v0x55c8a544fc20_0, v0x55c8a544fc20_1, v0x55c8a544fc20_2, v0x55c8a544fc20_3;
v0x55c8a544fc20_4 .array/port v0x55c8a544fc20, 4;
v0x55c8a544fc20_5 .array/port v0x55c8a544fc20, 5;
v0x55c8a544fc20_6 .array/port v0x55c8a544fc20, 6;
v0x55c8a544fc20_7 .array/port v0x55c8a544fc20, 7;
L_0x55c8a551a0a0 .concat [ 8 8 8 8], v0x55c8a544fc20_4, v0x55c8a544fc20_5, v0x55c8a544fc20_6, v0x55c8a544fc20_7;
v0x55c8a544fc20_8 .array/port v0x55c8a544fc20, 8;
v0x55c8a544fc20_9 .array/port v0x55c8a544fc20, 9;
v0x55c8a544fc20_10 .array/port v0x55c8a544fc20, 10;
v0x55c8a544fc20_11 .array/port v0x55c8a544fc20, 11;
L_0x55c8a551a140 .concat [ 8 8 8 8], v0x55c8a544fc20_8, v0x55c8a544fc20_9, v0x55c8a544fc20_10, v0x55c8a544fc20_11;
v0x55c8a544fc20_12 .array/port v0x55c8a544fc20, 12;
v0x55c8a544fc20_13 .array/port v0x55c8a544fc20, 13;
v0x55c8a544fc20_14 .array/port v0x55c8a544fc20, 14;
v0x55c8a544fc20_15 .array/port v0x55c8a544fc20, 15;
L_0x55c8a551a2d0 .concat [ 8 8 8 8], v0x55c8a544fc20_12, v0x55c8a544fc20_13, v0x55c8a544fc20_14, v0x55c8a544fc20_15;
v0x55c8a544fc20_16 .array/port v0x55c8a544fc20, 16;
v0x55c8a544fc20_17 .array/port v0x55c8a544fc20, 17;
v0x55c8a544fc20_18 .array/port v0x55c8a544fc20, 18;
v0x55c8a544fc20_19 .array/port v0x55c8a544fc20, 19;
L_0x55c8a551a4c0 .concat [ 8 8 8 8], v0x55c8a544fc20_16, v0x55c8a544fc20_17, v0x55c8a544fc20_18, v0x55c8a544fc20_19;
v0x55c8a544fc20_20 .array/port v0x55c8a544fc20, 20;
v0x55c8a544fc20_21 .array/port v0x55c8a544fc20, 21;
v0x55c8a544fc20_22 .array/port v0x55c8a544fc20, 22;
v0x55c8a544fc20_23 .array/port v0x55c8a544fc20, 23;
L_0x55c8a551a680 .concat [ 8 8 8 8], v0x55c8a544fc20_20, v0x55c8a544fc20_21, v0x55c8a544fc20_22, v0x55c8a544fc20_23;
v0x55c8a544fc20_24 .array/port v0x55c8a544fc20, 24;
v0x55c8a544fc20_25 .array/port v0x55c8a544fc20, 25;
v0x55c8a544fc20_26 .array/port v0x55c8a544fc20, 26;
v0x55c8a544fc20_27 .array/port v0x55c8a544fc20, 27;
L_0x55c8a551a880 .concat [ 8 8 8 8], v0x55c8a544fc20_24, v0x55c8a544fc20_25, v0x55c8a544fc20_26, v0x55c8a544fc20_27;
v0x55c8a544fc20_28 .array/port v0x55c8a544fc20, 28;
v0x55c8a544fc20_29 .array/port v0x55c8a544fc20, 29;
v0x55c8a544fc20_30 .array/port v0x55c8a544fc20, 30;
v0x55c8a544fc20_31 .array/port v0x55c8a544fc20, 31;
L_0x55c8a551aa10 .concat [ 8 8 8 8], v0x55c8a544fc20_28, v0x55c8a544fc20_29, v0x55c8a544fc20_30, v0x55c8a544fc20_31;
v0x55c8a544fc20_32 .array/port v0x55c8a544fc20, 32;
v0x55c8a544fc20_33 .array/port v0x55c8a544fc20, 33;
v0x55c8a544fc20_34 .array/port v0x55c8a544fc20, 34;
v0x55c8a544fc20_35 .array/port v0x55c8a544fc20, 35;
L_0x55c8a551abf0 .concat [ 8 8 8 8], v0x55c8a544fc20_32, v0x55c8a544fc20_33, v0x55c8a544fc20_34, v0x55c8a544fc20_35;
v0x55c8a544fc20_36 .array/port v0x55c8a544fc20, 36;
v0x55c8a544fc20_37 .array/port v0x55c8a544fc20, 37;
v0x55c8a544fc20_38 .array/port v0x55c8a544fc20, 38;
v0x55c8a544fc20_39 .array/port v0x55c8a544fc20, 39;
L_0x55c8a551adb0 .concat [ 8 8 8 8], v0x55c8a544fc20_36, v0x55c8a544fc20_37, v0x55c8a544fc20_38, v0x55c8a544fc20_39;
v0x55c8a544fc20_40 .array/port v0x55c8a544fc20, 40;
v0x55c8a544fc20_41 .array/port v0x55c8a544fc20, 41;
v0x55c8a544fc20_42 .array/port v0x55c8a544fc20, 42;
v0x55c8a544fc20_43 .array/port v0x55c8a544fc20, 43;
L_0x55c8a551afd0 .concat [ 8 8 8 8], v0x55c8a544fc20_40, v0x55c8a544fc20_41, v0x55c8a544fc20_42, v0x55c8a544fc20_43;
v0x55c8a544fc20_44 .array/port v0x55c8a544fc20, 44;
v0x55c8a544fc20_45 .array/port v0x55c8a544fc20, 45;
v0x55c8a544fc20_46 .array/port v0x55c8a544fc20, 46;
v0x55c8a544fc20_47 .array/port v0x55c8a544fc20, 47;
L_0x55c8a551b190 .concat [ 8 8 8 8], v0x55c8a544fc20_44, v0x55c8a544fc20_45, v0x55c8a544fc20_46, v0x55c8a544fc20_47;
v0x55c8a544fc20_48 .array/port v0x55c8a544fc20, 48;
v0x55c8a544fc20_49 .array/port v0x55c8a544fc20, 49;
v0x55c8a544fc20_50 .array/port v0x55c8a544fc20, 50;
v0x55c8a544fc20_51 .array/port v0x55c8a544fc20, 51;
L_0x55c8a551b3c0 .concat [ 8 8 8 8], v0x55c8a544fc20_48, v0x55c8a544fc20_49, v0x55c8a544fc20_50, v0x55c8a544fc20_51;
v0x55c8a544fc20_52 .array/port v0x55c8a544fc20, 52;
v0x55c8a544fc20_53 .array/port v0x55c8a544fc20, 53;
v0x55c8a544fc20_54 .array/port v0x55c8a544fc20, 54;
v0x55c8a544fc20_55 .array/port v0x55c8a544fc20, 55;
L_0x55c8a551b580 .concat [ 8 8 8 8], v0x55c8a544fc20_52, v0x55c8a544fc20_53, v0x55c8a544fc20_54, v0x55c8a544fc20_55;
v0x55c8a544fc20_56 .array/port v0x55c8a544fc20, 56;
v0x55c8a544fc20_57 .array/port v0x55c8a544fc20, 57;
v0x55c8a544fc20_58 .array/port v0x55c8a544fc20, 58;
v0x55c8a544fc20_59 .array/port v0x55c8a544fc20, 59;
L_0x55c8a551b7c0 .concat [ 8 8 8 8], v0x55c8a544fc20_56, v0x55c8a544fc20_57, v0x55c8a544fc20_58, v0x55c8a544fc20_59;
v0x55c8a544fc20_60 .array/port v0x55c8a544fc20, 60;
v0x55c8a544fc20_61 .array/port v0x55c8a544fc20, 61;
v0x55c8a544fc20_62 .array/port v0x55c8a544fc20, 62;
v0x55c8a544fc20_63 .array/port v0x55c8a544fc20, 63;
L_0x55c8a551b980 .concat [ 8 8 8 8], v0x55c8a544fc20_60, v0x55c8a544fc20_61, v0x55c8a544fc20_62, v0x55c8a544fc20_63;
v0x55c8a544fc20_64 .array/port v0x55c8a544fc20, 64;
v0x55c8a544fc20_65 .array/port v0x55c8a544fc20, 65;
v0x55c8a544fc20_66 .array/port v0x55c8a544fc20, 66;
v0x55c8a544fc20_67 .array/port v0x55c8a544fc20, 67;
L_0x55c8a551bbd0 .concat [ 8 8 8 8], v0x55c8a544fc20_64, v0x55c8a544fc20_65, v0x55c8a544fc20_66, v0x55c8a544fc20_67;
v0x55c8a544fc20_68 .array/port v0x55c8a544fc20, 68;
v0x55c8a544fc20_69 .array/port v0x55c8a544fc20, 69;
v0x55c8a544fc20_70 .array/port v0x55c8a544fc20, 70;
v0x55c8a544fc20_71 .array/port v0x55c8a544fc20, 71;
L_0x55c8a551bd90 .concat [ 8 8 8 8], v0x55c8a544fc20_68, v0x55c8a544fc20_69, v0x55c8a544fc20_70, v0x55c8a544fc20_71;
v0x55c8a544fc20_72 .array/port v0x55c8a544fc20, 72;
v0x55c8a544fc20_73 .array/port v0x55c8a544fc20, 73;
v0x55c8a544fc20_74 .array/port v0x55c8a544fc20, 74;
v0x55c8a544fc20_75 .array/port v0x55c8a544fc20, 75;
L_0x55c8a551bff0 .concat [ 8 8 8 8], v0x55c8a544fc20_72, v0x55c8a544fc20_73, v0x55c8a544fc20_74, v0x55c8a544fc20_75;
v0x55c8a544fc20_76 .array/port v0x55c8a544fc20, 76;
v0x55c8a544fc20_77 .array/port v0x55c8a544fc20, 77;
v0x55c8a544fc20_78 .array/port v0x55c8a544fc20, 78;
v0x55c8a544fc20_79 .array/port v0x55c8a544fc20, 79;
L_0x55c8a551c1b0 .concat [ 8 8 8 8], v0x55c8a544fc20_76, v0x55c8a544fc20_77, v0x55c8a544fc20_78, v0x55c8a544fc20_79;
v0x55c8a544fc20_80 .array/port v0x55c8a544fc20, 80;
v0x55c8a544fc20_81 .array/port v0x55c8a544fc20, 81;
v0x55c8a544fc20_82 .array/port v0x55c8a544fc20, 82;
v0x55c8a544fc20_83 .array/port v0x55c8a544fc20, 83;
L_0x55c8a551bf50 .concat [ 8 8 8 8], v0x55c8a544fc20_80, v0x55c8a544fc20_81, v0x55c8a544fc20_82, v0x55c8a544fc20_83;
v0x55c8a544fc20_84 .array/port v0x55c8a544fc20, 84;
v0x55c8a544fc20_85 .array/port v0x55c8a544fc20, 85;
v0x55c8a544fc20_86 .array/port v0x55c8a544fc20, 86;
v0x55c8a544fc20_87 .array/port v0x55c8a544fc20, 87;
L_0x55c8a551c540 .concat [ 8 8 8 8], v0x55c8a544fc20_84, v0x55c8a544fc20_85, v0x55c8a544fc20_86, v0x55c8a544fc20_87;
v0x55c8a544fc20_88 .array/port v0x55c8a544fc20, 88;
v0x55c8a544fc20_89 .array/port v0x55c8a544fc20, 89;
v0x55c8a544fc20_90 .array/port v0x55c8a544fc20, 90;
v0x55c8a544fc20_91 .array/port v0x55c8a544fc20, 91;
L_0x55c8a551c7c0 .concat [ 8 8 8 8], v0x55c8a544fc20_88, v0x55c8a544fc20_89, v0x55c8a544fc20_90, v0x55c8a544fc20_91;
v0x55c8a544fc20_92 .array/port v0x55c8a544fc20, 92;
v0x55c8a544fc20_93 .array/port v0x55c8a544fc20, 93;
v0x55c8a544fc20_94 .array/port v0x55c8a544fc20, 94;
v0x55c8a544fc20_95 .array/port v0x55c8a544fc20, 95;
L_0x55c8a551c980 .concat [ 8 8 8 8], v0x55c8a544fc20_92, v0x55c8a544fc20_93, v0x55c8a544fc20_94, v0x55c8a544fc20_95;
v0x55c8a544fc20_96 .array/port v0x55c8a544fc20, 96;
v0x55c8a544fc20_97 .array/port v0x55c8a544fc20, 97;
v0x55c8a544fc20_98 .array/port v0x55c8a544fc20, 98;
v0x55c8a544fc20_99 .array/port v0x55c8a544fc20, 99;
L_0x55c8a551cc10 .concat [ 8 8 8 8], v0x55c8a544fc20_96, v0x55c8a544fc20_97, v0x55c8a544fc20_98, v0x55c8a544fc20_99;
v0x55c8a544fc20_100 .array/port v0x55c8a544fc20, 100;
v0x55c8a544fc20_101 .array/port v0x55c8a544fc20, 101;
v0x55c8a544fc20_102 .array/port v0x55c8a544fc20, 102;
v0x55c8a544fc20_103 .array/port v0x55c8a544fc20, 103;
L_0x55c8a551cdd0 .concat [ 8 8 8 8], v0x55c8a544fc20_100, v0x55c8a544fc20_101, v0x55c8a544fc20_102, v0x55c8a544fc20_103;
v0x55c8a544fc20_104 .array/port v0x55c8a544fc20, 104;
v0x55c8a544fc20_105 .array/port v0x55c8a544fc20, 105;
v0x55c8a544fc20_106 .array/port v0x55c8a544fc20, 106;
v0x55c8a544fc20_107 .array/port v0x55c8a544fc20, 107;
L_0x55c8a551d070 .concat [ 8 8 8 8], v0x55c8a544fc20_104, v0x55c8a544fc20_105, v0x55c8a544fc20_106, v0x55c8a544fc20_107;
v0x55c8a544fc20_108 .array/port v0x55c8a544fc20, 108;
v0x55c8a544fc20_109 .array/port v0x55c8a544fc20, 109;
v0x55c8a544fc20_110 .array/port v0x55c8a544fc20, 110;
v0x55c8a544fc20_111 .array/port v0x55c8a544fc20, 111;
L_0x55c8a551d230 .concat [ 8 8 8 8], v0x55c8a544fc20_108, v0x55c8a544fc20_109, v0x55c8a544fc20_110, v0x55c8a544fc20_111;
v0x55c8a544fc20_112 .array/port v0x55c8a544fc20, 112;
v0x55c8a544fc20_113 .array/port v0x55c8a544fc20, 113;
v0x55c8a544fc20_114 .array/port v0x55c8a544fc20, 114;
v0x55c8a544fc20_115 .array/port v0x55c8a544fc20, 115;
L_0x55c8a551d4e0 .concat [ 8 8 8 8], v0x55c8a544fc20_112, v0x55c8a544fc20_113, v0x55c8a544fc20_114, v0x55c8a544fc20_115;
v0x55c8a544fc20_116 .array/port v0x55c8a544fc20, 116;
v0x55c8a544fc20_117 .array/port v0x55c8a544fc20, 117;
v0x55c8a544fc20_118 .array/port v0x55c8a544fc20, 118;
v0x55c8a544fc20_119 .array/port v0x55c8a544fc20, 119;
L_0x55c8a551d6a0 .concat [ 8 8 8 8], v0x55c8a544fc20_116, v0x55c8a544fc20_117, v0x55c8a544fc20_118, v0x55c8a544fc20_119;
v0x55c8a544fc20_120 .array/port v0x55c8a544fc20, 120;
v0x55c8a544fc20_121 .array/port v0x55c8a544fc20, 121;
v0x55c8a544fc20_122 .array/port v0x55c8a544fc20, 122;
v0x55c8a544fc20_123 .array/port v0x55c8a544fc20, 123;
L_0x55c8a551d960 .concat [ 8 8 8 8], v0x55c8a544fc20_120, v0x55c8a544fc20_121, v0x55c8a544fc20_122, v0x55c8a544fc20_123;
v0x55c8a544fc20_124 .array/port v0x55c8a544fc20, 124;
v0x55c8a544fc20_125 .array/port v0x55c8a544fc20, 125;
v0x55c8a544fc20_126 .array/port v0x55c8a544fc20, 126;
v0x55c8a544fc20_127 .array/port v0x55c8a544fc20, 127;
L_0x55c8a551db20 .concat [ 8 8 8 8], v0x55c8a544fc20_124, v0x55c8a544fc20_125, v0x55c8a544fc20_126, v0x55c8a544fc20_127;
S_0x55c8a546d980 .scope module, "EX_MEM" "Pipe_Reg" 3 268, 10 3 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 108 "data_i";
    .port_info 5 /OUTPUT 108 "data_o";
P_0x55c8a546db10 .param/l "size" 0 10 12, +C4<000000000000000000000000000000000001101100>;
v0x55c8a546dd00_0 .net "clk_i", 0 0, v0x55c8a5503730_0;  alias, 1 drivers
v0x55c8a5407910_0 .net "data_i", 107 0, L_0x55c8a5518e80;  1 drivers
v0x55c8a54079d0_0 .var "data_o", 107 0;
v0x55c8a5407ac0_0 .net "flush", 0 0, L_0x55c8a5516490;  alias, 1 drivers
v0x55c8a5407b80_0 .net "rst_i", 0 0, v0x55c8a55037d0_0;  alias, 1 drivers
L_0x7f8f3c6a9210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c8a5407c90_0 .net "write", 0 0, L_0x7f8f3c6a9210;  1 drivers
S_0x55c8a54f5520 .scope module, "FU" "Forwarding_Unit" 3 215, 11 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "regwrite_mem";
    .port_info 1 /INPUT 1 "regwrite_wb";
    .port_info 2 /INPUT 5 "idex_regs";
    .port_info 3 /INPUT 5 "idex_regt";
    .port_info 4 /INPUT 5 "exmem_regd";
    .port_info 5 /INPUT 5 "memwb_regd";
    .port_info 6 /OUTPUT 2 "forwarda";
    .port_info 7 /OUTPUT 2 "forwardb";
L_0x55c8a5518990 .functor BUFZ 2, v0x55c8a54f58b0_0, C4<00>, C4<00>, C4<00>;
L_0x55c8a5518a00 .functor BUFZ 2, v0x55c8a54f5990_0, C4<00>, C4<00>, C4<00>;
v0x55c8a54f57b0_0 .net "exmem_regd", 4 0, L_0x55c8a5519f10;  alias, 1 drivers
v0x55c8a54f58b0_0 .var "fa", 1 0;
v0x55c8a54f5990_0 .var "fb", 1 0;
v0x55c8a54f5a50_0 .net "forwarda", 1 0, L_0x55c8a5518990;  alias, 1 drivers
v0x55c8a54f5b30_0 .net "forwardb", 1 0, L_0x55c8a5518a00;  alias, 1 drivers
v0x55c8a54f5c60_0 .net "idex_regs", 4 0, L_0x55c8a5516b50;  alias, 1 drivers
v0x55c8a54f5d40_0 .net "idex_regt", 4 0, L_0x55c8a5516d50;  alias, 1 drivers
v0x55c8a54f5e20_0 .net "memwb_regd", 4 0, L_0x55c8a551ea60;  alias, 1 drivers
v0x55c8a54f5f00_0 .net "regwrite_mem", 0 0, L_0x55c8a5519a70;  alias, 1 drivers
v0x55c8a54f6050_0 .net "regwrite_wb", 0 0, L_0x55c8a5518510;  alias, 1 drivers
E_0x55c8a540c5f0/0 .event edge, v0x55c8a54f5f00_0, v0x55c8a54f57b0_0, v0x55c8a54f5c60_0, v0x55c8a54f6050_0;
E_0x55c8a540c5f0/1 .event edge, v0x55c8a54f5e20_0, v0x55c8a54f5d40_0;
E_0x55c8a540c5f0 .event/or E_0x55c8a540c5f0/0, E_0x55c8a540c5f0/1;
S_0x55c8a54f6210 .scope module, "FwdMuxA" "MUX_3to1" 3 227, 12 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
P_0x55c8a5423670 .param/l "size" 0 12 11, +C4<00000000000000000000000000100000>;
L_0x55c8a5518a70 .functor BUFZ 32, v0x55c8a54f6980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c8a54f65d0_0 .net "data0_i", 31 0, L_0x55c8a5516900;  alias, 1 drivers
v0x55c8a54f66d0_0 .net "data1_i", 31 0, L_0x55c8a551ec80;  alias, 1 drivers
v0x55c8a54f67b0_0 .net "data2_i", 31 0, L_0x55c8a5519210;  alias, 1 drivers
v0x55c8a54f68b0_0 .net "data_o", 31 0, L_0x55c8a5518a70;  alias, 1 drivers
v0x55c8a54f6980_0 .var "r", 31 0;
v0x55c8a54f6a90_0 .net "select_i", 1 0, L_0x55c8a5518990;  alias, 1 drivers
E_0x55c8a54f6540 .event edge, v0x55c8a54f5a50_0, v0x55c8a54f65d0_0, v0x55c8a54f66d0_0, v0x55c8a543eb50_0;
S_0x55c8a54f6c00 .scope module, "FwdMuxB" "MUX_3to1" 3 237, 12 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
P_0x55c8a54f6de0 .param/l "size" 0 12 11, +C4<00000000000000000000000000100000>;
v0x55c8a54f6fc0_0 .net "data0_i", 31 0, L_0x55c8a55169a0;  alias, 1 drivers
v0x55c8a54f70c0_0 .net "data1_i", 31 0, L_0x55c8a551ec80;  alias, 1 drivers
v0x55c8a54f71b0_0 .net "data2_i", 31 0, L_0x55c8a5519210;  alias, 1 drivers
v0x55c8a54f72d0_0 .net "data_o", 31 0, v0x55c8a54f7370_0;  alias, 1 drivers
v0x55c8a54f7370_0 .var "r", 31 0;
v0x55c8a54f7480_0 .net "select_i", 1 0, L_0x55c8a5518a00;  alias, 1 drivers
E_0x55c8a54f6f30 .event edge, v0x55c8a54f5b30_0, v0x55c8a54f6fc0_0, v0x55c8a54f66d0_0, v0x55c8a543eb50_0;
S_0x55c8a54f75f0 .scope module, "HDU" "Hazard_Detection" 3 126, 13 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "memread";
    .port_info 1 /INPUT 32 "instr_i";
    .port_info 2 /INPUT 5 "idex_regt";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "pcwrite";
    .port_info 5 /OUTPUT 1 "ifid_write";
    .port_info 6 /OUTPUT 1 "ifid_flush";
    .port_info 7 /OUTPUT 1 "idex_flush";
    .port_info 8 /OUTPUT 1 "exmem_flush";
L_0x55c8a5516070 .functor OR 1, L_0x55c8a5515e40, L_0x55c8a5515f80, C4<0>, C4<0>;
L_0x55c8a5516180 .functor AND 1, L_0x55c8a55184a0, L_0x55c8a5516070, C4<1>, C4<1>;
L_0x55c8a5516290 .functor BUFZ 1, v0x55c8a54f85d0_0, C4<0>, C4<0>, C4<0>;
L_0x55c8a5516300 .functor BUFZ 1, v0x55c8a54f82b0_0, C4<0>, C4<0>, C4<0>;
L_0x55c8a5516370 .functor BUFZ 1, v0x55c8a54f8070_0, C4<0>, C4<0>, C4<0>;
L_0x55c8a55163e0 .functor BUFZ 1, v0x55c8a54f7e30_0, C4<0>, C4<0>, C4<0>;
L_0x55c8a5516490 .functor BUFZ 1, v0x55c8a54f7c80_0, C4<0>, C4<0>, C4<0>;
v0x55c8a54f7980_0 .net *"_ivl_4", 0 0, L_0x55c8a5515e40;  1 drivers
v0x55c8a54f7a60_0 .net *"_ivl_6", 0 0, L_0x55c8a5515f80;  1 drivers
v0x55c8a54f7b20_0 .net *"_ivl_9", 0 0, L_0x55c8a5516070;  1 drivers
v0x55c8a54f7bc0_0 .net "branch", 0 0, L_0x55c8a551de70;  alias, 1 drivers
v0x55c8a54f7c80_0 .var "ex_flush", 0 0;
v0x55c8a54f7d90_0 .net "exmem_flush", 0 0, L_0x55c8a5516490;  alias, 1 drivers
v0x55c8a54f7e30_0 .var "id_flush", 0 0;
v0x55c8a54f7ed0_0 .net "idex_flush", 0 0, L_0x55c8a55163e0;  alias, 1 drivers
v0x55c8a54f7f90_0 .net "idex_regt", 4 0, L_0x55c8a5518430;  alias, 1 drivers
v0x55c8a54f8070_0 .var "if_flush", 0 0;
v0x55c8a54f8130_0 .net "ifid_flush", 0 0, L_0x55c8a5516370;  alias, 1 drivers
v0x55c8a54f81f0_0 .net "ifid_write", 0 0, L_0x55c8a5516300;  alias, 1 drivers
v0x55c8a54f82b0_0 .var "ifw", 0 0;
v0x55c8a54f8370_0 .net "instr_i", 31 0, L_0x55c8a5514410;  alias, 1 drivers
v0x55c8a54f8450_0 .net "load_use_hazard", 0 0, L_0x55c8a5516180;  1 drivers
v0x55c8a54f8510_0 .net "memread", 0 0, L_0x55c8a55184a0;  alias, 1 drivers
v0x55c8a54f85d0_0 .var "pcw", 0 0;
v0x55c8a54f87a0_0 .net "pcwrite", 0 0, L_0x55c8a5516290;  alias, 1 drivers
v0x55c8a54f8860_0 .net "rs", 4 0, L_0x55c8a5515d00;  1 drivers
v0x55c8a54f8940_0 .net "rt", 4 0, L_0x55c8a5515da0;  1 drivers
E_0x55c8a54f7900 .event edge, v0x55c8a54f7bc0_0, v0x55c8a54f8450_0;
L_0x55c8a5515d00 .part L_0x55c8a5514410, 21, 5;
L_0x55c8a5515da0 .part L_0x55c8a5514410, 16, 5;
L_0x55c8a5515e40 .cmp/eq 5, L_0x55c8a5518430, L_0x55c8a5515d00;
L_0x55c8a5515f80 .cmp/eq 5, L_0x55c8a5518430, L_0x55c8a5515da0;
S_0x55c8a54f8b40 .scope module, "ID_EX" "Pipe_Reg" 3 154, 10 3 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 159 "data_i";
    .port_info 5 /OUTPUT 159 "data_o";
P_0x55c8a54f8cd0 .param/l "size" 0 10 12, +C4<000000000000000000000000000000000000000010011111>;
v0x55c8a54f8e90_0 .net "clk_i", 0 0, v0x55c8a5503730_0;  alias, 1 drivers
v0x55c8a54f8fa0_0 .net "data_i", 158 0, L_0x55c8a5516550;  1 drivers
v0x55c8a54f9080_0 .var "data_o", 158 0;
v0x55c8a54f9140_0 .net "flush", 0 0, L_0x55c8a55163e0;  alias, 1 drivers
v0x55c8a54f9210_0 .net "rst_i", 0 0, v0x55c8a55037d0_0;  alias, 1 drivers
L_0x7f8f3c6a9138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c8a54f9300_0 .net "write", 0 0, L_0x7f8f3c6a9138;  1 drivers
S_0x55c8a54f9480 .scope module, "IF_ID" "Pipe_Reg" 3 60, 10 3 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 64 "data_i";
    .port_info 5 /OUTPUT 64 "data_o";
P_0x55c8a54f9660 .param/l "size" 0 10 12, +C4<000000000000000000000000001000000>;
v0x55c8a54f97d0_0 .net "clk_i", 0 0, v0x55c8a5503730_0;  alias, 1 drivers
v0x55c8a54f9890_0 .net "data_i", 63 0, L_0x55c8a55142d0;  1 drivers
v0x55c8a54f9970_0 .var "data_o", 63 0;
v0x55c8a54f9a60_0 .net "flush", 0 0, L_0x55c8a5516370;  alias, 1 drivers
v0x55c8a54f9b30_0 .net "rst_i", 0 0, v0x55c8a55037d0_0;  alias, 1 drivers
v0x55c8a54f9c70_0 .net "write", 0 0, L_0x55c8a5516300;  alias, 1 drivers
S_0x55c8a54f9dd0 .scope module, "IM" "Instruction_Memory" 3 48, 14 3 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x55c8a54931c0 .functor BUFZ 32, L_0x55c8a5513fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c8a54f9fd0_0 .net *"_ivl_0", 31 0, L_0x55c8a5513fd0;  1 drivers
L_0x7f8f3c6a9060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c8a54fa0d0_0 .net/2u *"_ivl_2", 31 0, L_0x7f8f3c6a9060;  1 drivers
v0x55c8a54fa1b0_0 .net *"_ivl_4", 31 0, L_0x55c8a55140f0;  1 drivers
v0x55c8a54fa270_0 .net "addr_i", 31 0, v0x55c8a54fbb20_0;  alias, 1 drivers
v0x55c8a54fa350_0 .net "instr_o", 31 0, L_0x55c8a54931c0;  alias, 1 drivers
v0x55c8a54fa480 .array "instruction_file", 31 0, 31 0;
L_0x55c8a5513fd0 .array/port v0x55c8a54fa480, L_0x55c8a55140f0;
L_0x55c8a55140f0 .arith/div 32, v0x55c8a54fbb20_0, L_0x7f8f3c6a9060;
S_0x55c8a54fa5a0 .scope module, "MEM_WB" "Pipe_Reg" 3 298, 10 3 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 71 "data_i";
    .port_info 5 /OUTPUT 71 "data_o";
P_0x55c8a54fa780 .param/l "size" 0 10 12, +C4<000000000000000000000000000001000111>;
v0x55c8a54fa900_0 .net "clk_i", 0 0, v0x55c8a5503730_0;  alias, 1 drivers
v0x55c8a54fa9a0_0 .net "data_i", 70 0, L_0x55c8a551e2e0;  1 drivers
v0x55c8a54faa80_0 .var "data_o", 70 0;
L_0x7f8f3c6a9258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c8a54fab70_0 .net "flush", 0 0, L_0x7f8f3c6a9258;  1 drivers
v0x55c8a54fac30_0 .net "rst_i", 0 0, v0x55c8a55037d0_0;  alias, 1 drivers
L_0x7f8f3c6a92a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c8a54facd0_0 .net "write", 0 0, L_0x7f8f3c6a92a0;  1 drivers
S_0x55c8a54fae90 .scope module, "MemtoRegMux" "MUX_2to1" 3 307, 6 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x55c8a54fb070 .param/l "size" 0 6 10, +C4<00000000000000000000000000100000>;
v0x55c8a54fb1d0_0 .net "data0_i", 31 0, L_0x55c8a551e3d0;  alias, 1 drivers
v0x55c8a54fb2d0_0 .net "data1_i", 31 0, L_0x55c8a551e620;  alias, 1 drivers
v0x55c8a54fb3b0_0 .net "data_o", 31 0, L_0x55c8a551ec80;  alias, 1 drivers
v0x55c8a54fb4d0_0 .net "select_i", 0 0, L_0x55c8a551e760;  alias, 1 drivers
L_0x55c8a551ec80 .functor MUXZ 32, L_0x55c8a551e3d0, L_0x55c8a551e620, L_0x55c8a551e760, C4<>;
S_0x55c8a54fb610 .scope module, "PC" "ProgramCounter" 3 34, 15 1 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "pc_write";
    .port_info 3 /INPUT 32 "pc_in_i";
    .port_info 4 /OUTPUT 32 "pc_out_o";
v0x55c8a54fb980_0 .net "clk_i", 0 0, v0x55c8a5503730_0;  alias, 1 drivers
v0x55c8a54fba40_0 .net "pc_in_i", 31 0, L_0x55c8a54a8460;  alias, 1 drivers
v0x55c8a54fbb20_0 .var "pc_out_o", 31 0;
v0x55c8a54fbc20_0 .net "pc_write", 0 0, L_0x55c8a5516290;  alias, 1 drivers
v0x55c8a54fbcf0_0 .net "rst_i", 0 0, v0x55c8a55037d0_0;  alias, 1 drivers
S_0x55c8a54fbe40 .scope module, "PCplus4" "Adder" 3 42, 7 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x55c8a54fc040_0 .net "src1_i", 31 0, v0x55c8a54fbb20_0;  alias, 1 drivers
L_0x7f8f3c6a9018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c8a54fc170_0 .net "src2_i", 31 0, L_0x7f8f3c6a9018;  1 drivers
v0x55c8a54fc250_0 .net "sum_o", 31 0, L_0x55c8a5503e70;  alias, 1 drivers
L_0x55c8a5503e70 .arith/sum 32, v0x55c8a54fbb20_0, L_0x7f8f3c6a9018;
S_0x55c8a54fc390 .scope module, "RF" "Reg_File" 3 104, 16 1 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x55c8a5515530 .functor BUFZ 32, L_0x55c8a5515350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c8a5515820 .functor BUFZ 32, L_0x55c8a5515640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c8a54fc6c0_0 .net "RDaddr_i", 4 0, L_0x55c8a551ea60;  alias, 1 drivers
v0x55c8a54fc7a0_0 .net "RDdata_i", 31 0, L_0x55c8a551ec80;  alias, 1 drivers
v0x55c8a54fc840_0 .net "RSaddr_i", 4 0, L_0x55c8a55146c0;  alias, 1 drivers
v0x55c8a54fc930_0 .net "RSdata_o", 31 0, L_0x55c8a5515530;  alias, 1 drivers
v0x55c8a54fca10_0 .net "RTaddr_i", 4 0, L_0x55c8a5514840;  alias, 1 drivers
v0x55c8a54fcb40_0 .net "RTdata_o", 31 0, L_0x55c8a5515820;  alias, 1 drivers
v0x55c8a54fcc20_0 .net "RegWrite_i", 0 0, L_0x55c8a5518510;  alias, 1 drivers
v0x55c8a54fccc0 .array/s "Reg_File", 31 0, 31 0;
v0x55c8a54fcd60_0 .net *"_ivl_0", 31 0, L_0x55c8a5515350;  1 drivers
v0x55c8a54fce40_0 .net *"_ivl_10", 6 0, L_0x55c8a55156e0;  1 drivers
L_0x7f8f3c6a90f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c8a54fcf20_0 .net *"_ivl_13", 1 0, L_0x7f8f3c6a90f0;  1 drivers
v0x55c8a54fd000_0 .net *"_ivl_2", 6 0, L_0x55c8a55153f0;  1 drivers
L_0x7f8f3c6a90a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c8a54fd0e0_0 .net *"_ivl_5", 1 0, L_0x7f8f3c6a90a8;  1 drivers
v0x55c8a54fd1c0_0 .net *"_ivl_8", 31 0, L_0x55c8a5515640;  1 drivers
v0x55c8a54fd2a0_0 .net "clk_i", 0 0, v0x55c8a5503730_0;  alias, 1 drivers
v0x55c8a54fd340_0 .net "rst_i", 0 0, v0x55c8a55037d0_0;  alias, 1 drivers
E_0x55c8a54fa8c0/0 .event negedge, v0x55c8a5448370_0;
E_0x55c8a54fa8c0/1 .event posedge, v0x55c8a5407b80_0;
E_0x55c8a54fa8c0 .event/or E_0x55c8a54fa8c0/0, E_0x55c8a54fa8c0/1;
L_0x55c8a5515350 .array/port v0x55c8a54fccc0, L_0x55c8a55153f0;
L_0x55c8a55153f0 .concat [ 5 2 0 0], L_0x55c8a55146c0, L_0x7f8f3c6a90a8;
L_0x55c8a5515640 .array/port v0x55c8a54fccc0, L_0x55c8a55156e0;
L_0x55c8a55156e0 .concat [ 5 2 0 0], L_0x55c8a5514840, L_0x7f8f3c6a90f0;
S_0x55c8a54fd500 .scope module, "RegDstMux" "MUX_2to1" 3 205, 6 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x55c8a54fd690 .param/l "size" 0 6 10, +C4<00000000000000000000000000000101>;
v0x55c8a54fd820_0 .net "data0_i", 4 0, L_0x55c8a5516d50;  alias, 1 drivers
v0x55c8a54fd930_0 .net "data1_i", 4 0, L_0x55c8a5516df0;  alias, 1 drivers
v0x55c8a54fd9f0_0 .net "data_o", 4 0, L_0x55c8a55188f0;  alias, 1 drivers
v0x55c8a54fdae0_0 .net "select_i", 0 0, L_0x55c8a5518030;  alias, 1 drivers
L_0x55c8a55188f0 .functor MUXZ 5, L_0x55c8a5516d50, L_0x55c8a5516df0, L_0x55c8a5518030, C4<>;
S_0x55c8a54fdc50 .scope module, "SE" "Sign_Extend" 3 116, 17 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x55c8a54fde90_0 .net *"_ivl_1", 0 0, L_0x55c8a5515930;  1 drivers
v0x55c8a54fdf90_0 .net *"_ivl_2", 15 0, L_0x55c8a55159d0;  1 drivers
v0x55c8a54fe070_0 .net "data_i", 15 0, L_0x55c8a55149c0;  alias, 1 drivers
v0x55c8a54fe130_0 .net "data_o", 31 0, L_0x55c8a5515c60;  alias, 1 drivers
L_0x55c8a5515930 .part L_0x55c8a55149c0, 15, 1;
LS_0x55c8a55159d0_0_0 .concat [ 1 1 1 1], L_0x55c8a5515930, L_0x55c8a5515930, L_0x55c8a5515930, L_0x55c8a5515930;
LS_0x55c8a55159d0_0_4 .concat [ 1 1 1 1], L_0x55c8a5515930, L_0x55c8a5515930, L_0x55c8a5515930, L_0x55c8a5515930;
LS_0x55c8a55159d0_0_8 .concat [ 1 1 1 1], L_0x55c8a5515930, L_0x55c8a5515930, L_0x55c8a5515930, L_0x55c8a5515930;
LS_0x55c8a55159d0_0_12 .concat [ 1 1 1 1], L_0x55c8a5515930, L_0x55c8a5515930, L_0x55c8a5515930, L_0x55c8a5515930;
L_0x55c8a55159d0 .concat [ 4 4 4 4], LS_0x55c8a55159d0_0_0, LS_0x55c8a55159d0_0_4, LS_0x55c8a55159d0_0_8, LS_0x55c8a55159d0_0_12;
L_0x55c8a5515c60 .concat [ 16 16 0 0], L_0x55c8a55149c0, L_0x55c8a55159d0;
S_0x55c8a54fe270 .scope module, "SL2_EX" "Shift_Left_Two_32" 3 188, 18 2 0, S_0x55c8a54aaef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x55c8a54fe490_0 .net *"_ivl_1", 29 0, L_0x55c8a5518580;  1 drivers
L_0x7f8f3c6a9180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c8a54fe590_0 .net/2u *"_ivl_2", 1 0, L_0x7f8f3c6a9180;  1 drivers
v0x55c8a54fe670_0 .net "data_i", 31 0, L_0x55c8a5516ab0;  alias, 1 drivers
v0x55c8a54fe770_0 .net "data_o", 31 0, L_0x55c8a55186b0;  alias, 1 drivers
L_0x55c8a5518580 .part L_0x55c8a5516ab0, 0, 30;
L_0x55c8a55186b0 .concat [ 2 30 0 0], L_0x7f8f3c6a9180, L_0x55c8a5518580;
    .scope S_0x55c8a54fb610;
T_0 ;
    %wait E_0x55c8a53ca170;
    %load/vec4 v0x55c8a54fbcf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c8a54fbb20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c8a54fbc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55c8a54fba40_0;
    %assign/vec4 v0x55c8a54fbb20_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55c8a54fbb20_0;
    %assign/vec4 v0x55c8a54fbb20_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c8a54f9480;
T_1 ;
    %wait E_0x55c8a53ca170;
    %load/vec4 v0x55c8a54f9b30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55c8a54f9970_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c8a54f9a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55c8a54f9970_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55c8a54f9c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55c8a54f9890_0;
    %assign/vec4 v0x55c8a54f9970_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55c8a54f9970_0;
    %assign/vec4 v0x55c8a54f9970_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c8a54ac3f0;
T_2 ;
    %wait E_0x55c8a54f22c0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c8a5432020_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a5431ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a543a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a5439f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a54236c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a54389d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a5438b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a5439de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a54387b0_0, 0, 1;
    %load/vec4 v0x55c8a543b8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c8a5432020_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a5431ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a543a0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a5439f60_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c8a5432020_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a5431ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a543a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a5439f60_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c8a5432020_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a5431ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a543a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a5439f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54389d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a5439de0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c8a5432020_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a5431ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a5438b50_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c8a5432020_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54236c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a54387b0_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c8a5432020_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54236c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54387b0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c8a54fc390;
T_3 ;
    %wait E_0x55c8a54fa8c0;
    %load/vec4 v0x55c8a54fd340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c8a54fcc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c8a54fc7a0_0;
    %load/vec4 v0x55c8a54fc6c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55c8a54fc6c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c8a54fccc0, 4;
    %load/vec4 v0x55c8a54fc6c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a54fccc0, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c8a54f75f0;
T_4 ;
    %wait E_0x55c8a54f7900;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54f85d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54f82b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a54f8070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a54f7e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a54f7c80_0, 0, 1;
    %load/vec4 v0x55c8a54f7bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54f85d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54f82b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54f8070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54f7e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54f7c80_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c8a54f8450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a54f85d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a54f82b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a54f8070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a54f7e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a54f7c80_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c8a54f8b40;
T_5 ;
    %wait E_0x55c8a53ca170;
    %load/vec4 v0x55c8a54f9210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 159;
    %assign/vec4 v0x55c8a54f9080_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c8a54f9140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 159;
    %assign/vec4 v0x55c8a54f9080_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55c8a54f9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55c8a54f8fa0_0;
    %assign/vec4 v0x55c8a54f9080_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55c8a54f9080_0;
    %assign/vec4 v0x55c8a54f9080_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c8a54ab970;
T_6 ;
    %wait E_0x55c8a53ee1f0;
    %load/vec4 v0x55c8a53c9dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8a53c9f70_0, 0, 4;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c8a53c9f70_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55c8a53c9eb0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c8a53c9f70_0, 0, 4;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c8a53c9f70_0, 0, 4;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c8a53c9f70_0, 0, 4;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c8a53c9f70_0, 0, 4;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55c8a53c9f70_0, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c8a53c9f70_0, 0, 4;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55c8a54f5520;
T_7 ;
    %wait E_0x55c8a540c5f0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c8a54f58b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c8a54f5990_0, 0, 2;
    %load/vec4 v0x55c8a54f5f00_0;
    %load/vec4 v0x55c8a54f57b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c8a54f57b0_0;
    %load/vec4 v0x55c8a54f5c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c8a54f58b0_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c8a54f6050_0;
    %load/vec4 v0x55c8a54f5e20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c8a54f5e20_0;
    %load/vec4 v0x55c8a54f5c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c8a54f58b0_0, 0, 2;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x55c8a54f5f00_0;
    %load/vec4 v0x55c8a54f57b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c8a54f57b0_0;
    %load/vec4 v0x55c8a54f5d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c8a54f5990_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55c8a54f6050_0;
    %load/vec4 v0x55c8a54f5e20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c8a54f5e20_0;
    %load/vec4 v0x55c8a54f5d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c8a54f5990_0, 0, 2;
T_7.6 ;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c8a54f6210;
T_8 ;
    %wait E_0x55c8a54f6540;
    %load/vec4 v0x55c8a54f6a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x55c8a54f65d0_0;
    %store/vec4 v0x55c8a54f6980_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x55c8a54f66d0_0;
    %store/vec4 v0x55c8a54f6980_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55c8a54f67b0_0;
    %store/vec4 v0x55c8a54f6980_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55c8a54f6c00;
T_9 ;
    %wait E_0x55c8a54f6f30;
    %load/vec4 v0x55c8a54f7480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x55c8a54f6fc0_0;
    %store/vec4 v0x55c8a54f7370_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x55c8a54f70c0_0;
    %store/vec4 v0x55c8a54f7370_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55c8a54f71b0_0;
    %store/vec4 v0x55c8a54f7370_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55c8a54ab270;
T_10 ;
    %wait E_0x55c8a5408f90;
    %load/vec4 v0x55c8a54f25b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x55c8a53f9560_0;
    %load/vec4 v0x55c8a54a8580_0;
    %and;
    %store/vec4 v0x55c8a53f9dc0_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x55c8a53f9560_0;
    %load/vec4 v0x55c8a54a8580_0;
    %or;
    %store/vec4 v0x55c8a53f9dc0_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x55c8a53f9560_0;
    %load/vec4 v0x55c8a54a8580_0;
    %add;
    %store/vec4 v0x55c8a53f9dc0_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x55c8a53f9560_0;
    %load/vec4 v0x55c8a54a8580_0;
    %sub;
    %store/vec4 v0x55c8a53f9dc0_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x55c8a53f9560_0;
    %load/vec4 v0x55c8a54a8580_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.8, 8;
T_10.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.8, 8;
 ; End of false expr.
    %blend;
T_10.8;
    %store/vec4 v0x55c8a53f9dc0_0, 0, 32;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v0x55c8a53f9560_0;
    %load/vec4 v0x55c8a54a8580_0;
    %or;
    %inv;
    %store/vec4 v0x55c8a53f9dc0_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55c8a546d980;
T_11 ;
    %wait E_0x55c8a53ca170;
    %load/vec4 v0x55c8a5407b80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 108;
    %assign/vec4 v0x55c8a54079d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55c8a5407ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 108;
    %assign/vec4 v0x55c8a54079d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55c8a5407c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x55c8a5407910_0;
    %assign/vec4 v0x55c8a54079d0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55c8a54079d0_0;
    %assign/vec4 v0x55c8a54079d0_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c8a543bad0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c8a5448640_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x55c8a5448640_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c8a5448640_0;
    %store/vec4a v0x55c8a544fc20, 4, 0;
    %load/vec4 v0x55c8a5448640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c8a5448640_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x55c8a543bad0;
T_13 ;
    %wait E_0x55c8a53ca170;
    %load/vec4 v0x55c8a543eab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55c8a5448480_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55c8a543eb50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a544fc20, 0, 4;
    %load/vec4 v0x55c8a5448480_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55c8a543eb50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a544fc20, 0, 4;
    %load/vec4 v0x55c8a5448480_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55c8a543eb50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a544fc20, 0, 4;
    %load/vec4 v0x55c8a5448480_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55c8a543eb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c8a544fc20, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55c8a543bad0;
T_14 ;
    %wait E_0x55c8a54f2520;
    %load/vec4 v0x55c8a543e9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55c8a543eb50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c8a544fc20, 4;
    %load/vec4 v0x55c8a543eb50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c8a544fc20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c8a543eb50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c8a544fc20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x55c8a543eb50_0;
    %load/vec4a v0x55c8a544fc20, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c8a5448560_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c8a5448560_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55c8a54fa5a0;
T_15 ;
    %wait E_0x55c8a53ca170;
    %load/vec4 v0x55c8a54fac30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0x55c8a54faa80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55c8a54fab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0x55c8a54faa80_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55c8a54facd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x55c8a54fa9a0_0;
    %assign/vec4 v0x55c8a54faa80_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55c8a54faa80_0;
    %assign/vec4 v0x55c8a54faa80_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55c8a54ac740;
T_16 ;
    %delay 2000, 0;
    %load/vec4 v0x55c8a5503730_0;
    %inv;
    %store/vec4 v0x55c8a5503730_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c8a54ac740;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a5503730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a55037d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c8a5503960_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a5503cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a5503c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c8a5503b50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c8a5503a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c8a5503d90_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x55c8a5503d90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55c8a5503d90_0;
    %store/vec4a v0x55c8a54fa480, 4, 0;
    %load/vec4 v0x55c8a5503d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c8a5503d90_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call 2 45 "$readmemb", "./testcase/lab5_test.txt", v0x55c8a54fa480 {0 0 0};
    %vpi_call 2 46 "$readmemh", "./testcase/lab5_test_correct.txt", v0x55c8a5503890 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c8a5503d90_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x55c8a5503d90_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c8a5503d90_0;
    %store/vec4a v0x55c8a544fc20, 4, 0;
    %load/vec4 v0x55c8a5503d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c8a5503d90_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c8a55037d0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 57 "$display", "** TIMEOUT: no halt (0xFFFFFFFF) reached within %0d cycles.", 32'sb00000000000000000000000011001000 {0 0 0};
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x55c8a54ac740;
T_18 ;
    %wait E_0x55c8a53ca170;
    %load/vec4 v0x55c8a54fa350_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8a5503cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8a5503c10_0, 0;
T_18.0 ;
    %load/vec4 v0x55c8a5503cd0_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55c8a5503c10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55c8a5503c10_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55c8a5503c10_0, 0;
T_18.2 ;
    %load/vec4 v0x55c8a5503cd0_0;
    %load/vec4 v0x55c8a5503c10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8a5503b50_0, 0;
T_18.4 ;
    %load/vec4 v0x55c8a5503b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c8a5503d90_0, 0, 32;
T_18.8 ;
    %load/vec4 v0x55c8a5503d90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.9, 5;
    %ix/getv/s 4, v0x55c8a5503d90_0;
    %load/vec4a v0x55c8a5448720, 4;
    %ix/getv/s 4, v0x55c8a5503d90_0;
    %load/vec4a v0x55c8a5503890, 4;
    %cmp/ne;
    %jmp/0xz  T_18.10, 6;
    %vpi_call 2 79 "$display", "***************************************************" {0 0 0};
    %vpi_call 2 80 "$display", "* Memory Error! [Memory %2d]                       *", v0x55c8a5503d90_0 {0 0 0};
    %vpi_call 2 81 "$display", "* Correct result: %h                        *", &A<v0x55c8a5503890, v0x55c8a5503d90_0 > {0 0 0};
    %vpi_call 2 82 "$display", "* Your result:    %h                        *", &A<v0x55c8a5448720, v0x55c8a5503d90_0 > {0 0 0};
    %vpi_call 2 83 "$display", "***************************************************" {0 0 0};
    %load/vec4 v0x55c8a5503a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c8a5503a20_0, 0, 32;
T_18.10 ;
    %load/vec4 v0x55c8a5503d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c8a5503d90_0, 0, 32;
    %jmp T_18.8;
T_18.9 ;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x55c8a5503d90_0, 0, 32;
T_18.12 ;
    %load/vec4 v0x55c8a5503d90_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_18.13, 5;
    %load/vec4 v0x55c8a5503d90_0;
    %pad/s 33;
    %subi 32, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55c8a54fccc0, 4;
    %ix/getv/s 4, v0x55c8a5503d90_0;
    %load/vec4a v0x55c8a5503890, 4;
    %cmp/ne;
    %jmp/0xz  T_18.14, 6;
    %vpi_call 2 90 "$display", "***************************************************" {0 0 0};
    %load/vec4 v0x55c8a5503d90_0;
    %subi 32, 0, 32;
    %vpi_call 2 91 "$display", "* Register Error! [Register %2d]                   *", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 92 "$display", "* Correct result: %h                        *", &A<v0x55c8a5503890, v0x55c8a5503d90_0 > {0 0 0};
    %load/vec4 v0x55c8a5503d90_0;
    %pad/s 33;
    %subi 32, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x55c8a54fccc0, 4;
    %vpi_call 2 93 "$display", "* Your result:    %h                        *", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 94 "$display", "***************************************************" {0 0 0};
    %load/vec4 v0x55c8a5503a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c8a5503a20_0, 0, 32;
T_18.14 ;
    %load/vec4 v0x55c8a5503d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c8a5503d90_0, 0, 32;
    %jmp T_18.12;
T_18.13 ;
    %load/vec4 v0x55c8a5503a20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.16, 4;
    %vpi_call 2 100 "$display", "***************************************************" {0 0 0};
    %vpi_call 2 101 "$display", "*           Congratulation. ALL PASS !            *" {0 0 0};
    %vpi_call 2 102 "$display", "***************************************************" {0 0 0};
    %jmp T_18.17;
T_18.16 ;
    %vpi_call 2 105 "$display", "***************************************************" {0 0 0};
    %vpi_call 2 106 "$display", "*               You have %2d error !              *", v0x55c8a5503a20_0 {0 0 0};
    %vpi_call 2 107 "$display", "***************************************************" {0 0 0};
T_18.17 ;
    %vpi_call 2 110 "$finish" {0 0 0};
T_18.6 ;
    %load/vec4 v0x55c8a5503960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c8a5503960_0, 0, 32;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./Pipe_CPU_PRO.v";
    "./ALU.v";
    "./ALU_Ctrl.v";
    "./MUX_2to1.v";
    "./Adder.v";
    "./Decoder.v";
    "./Data_Memory.v";
    "./Pipe_Reg.v";
    "./Forwarding_Unit.v";
    "./MUX_3to1.v";
    "./Hazard_Detection.v";
    "./Instruction_Memory.v";
    "./ProgramCounter.v";
    "./Reg_File.v";
    "./Sign_Extend.v";
    "./Shift_Left_Two_32.v";
