# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {sim_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.sim_tb xil_defaultlib.glbl 
# Start time: 22:14:53 on Mar 24,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-19) Failed to access library 'unisims_ver' at "unisims_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'unimacro_ver' at "unimacro_ver".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vopt-19) Failed to access library 'secureip' at "secureip".
# No such file or directory. (errno = ENOENT)
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_full_v1_0_M00_AXI(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "AXI_FULL_M_module(fast)".
# ** Warning: ../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v(112): (vopt-2685) [TFMPC] - Too few port connections for 'axi_full_0'.  Expected 93, found 91.
# ** Warning: ../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v(112): (vopt-2718) [TFMPC] - Missing connection for port 'm00_axi_error'.
# ** Warning: ../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v(112): (vopt-2718) [TFMPC] - Missing connection for port 'm00_axi_txn_done'.
# ** Warning: ../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v(204): (vopt-2685) [TFMPC] - Too few port connections for 'axi_full_1'.  Expected 93, found 91.
# ** Warning: ../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v(204): (vopt-2718) [TFMPC] - Missing connection for port 'm00_axi_error'.
# ** Warning: ../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v(204): (vopt-2718) [TFMPC] - Missing connection for port 'm00_axi_txn_done'.
# ** Warning: ../../../../project_1.srcs/sources_1/new/TOP.v(138): (vopt-2685) [TFMPC] - Too few port connections for 'axi_full_0_U0'.  Expected 93, found 91.
# ** Warning: ../../../../project_1.srcs/sources_1/new/TOP.v(138): (vopt-2718) [TFMPC] - Missing connection for port 's00_axi_arregion'.
# ** Warning: ../../../../project_1.srcs/sources_1/new/TOP.v(138): (vopt-2718) [TFMPC] - Missing connection for port 's00_axi_awregion'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim_tb_simulate.do PAUSED at line 9
# End time: 22:15:22 on Mar 24,2024, Elapsed time: 0:00:29
# Errors: 3, Warnings: 9
