Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (win64) Build 1034051 Fri Oct  3 17:14:12 MDT 2014
| Date         : Sun Nov 02 12:49:13 2014
| Host         : Apollo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4fpga_timing_summary_routed.rpt -rpx nexys4fpga_timing_summary_routed.rpx
| Design       : nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.13 2014-05-07
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: PROJ2DEMO/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: PROJ2DEMO/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: r_Toggle_25MHZ_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 156 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.600        0.000                      0                 1712        0.058        0.000                      0                 1712        3.750        0.000                       0                   706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.600        0.000                      0                 1712        0.058        0.000                      0                 1712        3.750        0.000                       0                   706  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT_IF/MotCtl_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 3.422ns (42.238%)  route 4.680ns (57.762%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.749     5.107    PROJ2DEMO/clk
    RAMB36_X3Y14                                                      r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.561 r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.256     8.817    processor/upper_reg_banks/ADDRC0
    SLICE_X80Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.970 f  processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.992     9.962    processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X78Y72         LUT5 (Prop_lut5_I0_O)        0.360    10.322 f  processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           1.074    11.396    BOT_IF/AddrIn[6]
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.331    11.727 r  BOT_IF/MotCtl[7]_i_2/O
                         net (fo=5, routed)           0.484    12.212    BOT_IF/n_0_MotCtl[7]_i_2
    SLICE_X82Y70         LUT4 (Prop_lut4_I3_O)        0.124    12.336 r  BOT_IF/MotCtl[7]_i_1/O
                         net (fo=8, routed)           0.873    13.209    BOT_IF/n_0_MotCtl[7]_i_1
    SLICE_X81Y67         FDRE                                         r  BOT_IF/MotCtl_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.595    14.781    BOT_IF/clk
    SLICE_X81Y67                                                      r  BOT_IF/MotCtl_reg[7]/C
                         clock pessimism              0.269    15.050    
                         clock uncertainty           -0.035    15.014    
    SLICE_X81Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.809    BOT_IF/MotCtl_reg[7]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -13.209    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.230ns  (logic 4.128ns (50.161%)  route 4.102ns (49.839%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.749     5.107    PROJ2DEMO/clk
    RAMB36_X3Y14                                                      r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.561 r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.368     8.930    processor/move_type_lut/I0
    SLICE_X79Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.054 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.877     9.930    processor/push_pop_lut/I2
    SLICE_X78Y72         LUT5 (Prop_lut5_I2_O)        0.150    10.080 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.923    11.003    processor/pop_stack
    SLICE_X77Y69         LUT6 (Prop_lut6_I1_O)        0.355    11.358 r  processor/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.358    processor/n_1_stack_loop[3].upper_stack.stack_pointer_lut
    SLICE_X77Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.759 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.759    processor/n_0_stack_loop[3].upper_stack.stack_muxcy
    SLICE_X77Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.030 r  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.934    12.964    processor/reset_lut/I2
    SLICE_X79Y69         LUT6 (Prop_lut6_I2_O)        0.373    13.337 r  processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    13.337    processor/internal_reset_value
    SLICE_X79Y69         FDRE                                         r  processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.589    14.775    processor/clk
    SLICE_X79Y69                                                      r  processor/internal_reset_flop/C
                         clock pessimism              0.252    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X79Y69         FDRE (Setup_fdre_C_D)        0.031    15.022    processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.337    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 4.156ns (50.330%)  route 4.102ns (49.670%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.749     5.107    PROJ2DEMO/clk
    RAMB36_X3Y14                                                      r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.561 r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.368     8.930    processor/move_type_lut/I0
    SLICE_X79Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.054 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.877     9.930    processor/push_pop_lut/I2
    SLICE_X78Y72         LUT5 (Prop_lut5_I2_O)        0.150    10.080 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.923    11.003    processor/pop_stack
    SLICE_X77Y69         LUT6 (Prop_lut6_I1_O)        0.355    11.358 r  processor/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.358    processor/n_1_stack_loop[3].upper_stack.stack_pointer_lut
    SLICE_X77Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.759 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.759    processor/n_0_stack_loop[3].upper_stack.stack_muxcy
    SLICE_X77Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.030 f  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.934    12.964    processor/reset_lut/I2
    SLICE_X79Y69         LUT5 (Prop_lut5_I2_O)        0.401    13.365 r  processor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    13.365    processor/run_value
    SLICE_X79Y69         FDRE                                         r  processor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.589    14.775    processor/clk
    SLICE_X79Y69                                                      r  processor/run_flop/C
                         clock pessimism              0.252    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X79Y69         FDRE (Setup_fdre_C_D)        0.075    15.066    processor/run_flop
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT_IF/dig5_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 3.422ns (42.940%)  route 4.547ns (57.060%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.749     5.107    PROJ2DEMO/clk
    RAMB36_X3Y14                                                      r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.561 r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.256     8.817    processor/upper_reg_banks/ADDRC0
    SLICE_X80Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.970 f  processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.992     9.962    processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X78Y72         LUT5 (Prop_lut5_I0_O)        0.360    10.322 f  processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           1.074    11.396    BOT_IF/AddrIn[6]
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.331    11.727 r  BOT_IF/MotCtl[7]_i_2/O
                         net (fo=5, routed)           0.730    12.458    BOT_IF/n_0_MotCtl[7]_i_2
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124    12.582 r  BOT_IF/dig5[4]_i_1/O
                         net (fo=5, routed)           0.495    13.076    BOT_IF/n_0_dig5[4]_i_1
    SLICE_X85Y70         FDRE                                         r  BOT_IF/dig5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.599    14.785    BOT_IF/clk
    SLICE_X85Y70                                                      r  BOT_IF/dig5_reg[0]/C
                         clock pessimism              0.252    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X85Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.796    BOT_IF/dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT_IF/dig5_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 3.422ns (42.940%)  route 4.547ns (57.060%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.749     5.107    PROJ2DEMO/clk
    RAMB36_X3Y14                                                      r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.561 r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.256     8.817    processor/upper_reg_banks/ADDRC0
    SLICE_X80Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.970 f  processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.992     9.962    processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X78Y72         LUT5 (Prop_lut5_I0_O)        0.360    10.322 f  processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           1.074    11.396    BOT_IF/AddrIn[6]
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.331    11.727 r  BOT_IF/MotCtl[7]_i_2/O
                         net (fo=5, routed)           0.730    12.458    BOT_IF/n_0_MotCtl[7]_i_2
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124    12.582 r  BOT_IF/dig5[4]_i_1/O
                         net (fo=5, routed)           0.495    13.076    BOT_IF/n_0_dig5[4]_i_1
    SLICE_X85Y70         FDRE                                         r  BOT_IF/dig5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.599    14.785    BOT_IF/clk
    SLICE_X85Y70                                                      r  BOT_IF/dig5_reg[1]/C
                         clock pessimism              0.252    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X85Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.796    BOT_IF/dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT_IF/dig5_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 3.422ns (42.940%)  route 4.547ns (57.060%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.749     5.107    PROJ2DEMO/clk
    RAMB36_X3Y14                                                      r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.561 r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.256     8.817    processor/upper_reg_banks/ADDRC0
    SLICE_X80Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.970 f  processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.992     9.962    processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X78Y72         LUT5 (Prop_lut5_I0_O)        0.360    10.322 f  processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           1.074    11.396    BOT_IF/AddrIn[6]
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.331    11.727 r  BOT_IF/MotCtl[7]_i_2/O
                         net (fo=5, routed)           0.730    12.458    BOT_IF/n_0_MotCtl[7]_i_2
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124    12.582 r  BOT_IF/dig5[4]_i_1/O
                         net (fo=5, routed)           0.495    13.076    BOT_IF/n_0_dig5[4]_i_1
    SLICE_X85Y70         FDRE                                         r  BOT_IF/dig5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.599    14.785    BOT_IF/clk
    SLICE_X85Y70                                                      r  BOT_IF/dig5_reg[2]/C
                         clock pessimism              0.252    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X85Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.796    BOT_IF/dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT_IF/dig5_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 3.422ns (42.940%)  route 4.547ns (57.060%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.749     5.107    PROJ2DEMO/clk
    RAMB36_X3Y14                                                      r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.561 r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.256     8.817    processor/upper_reg_banks/ADDRC0
    SLICE_X80Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.970 f  processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.992     9.962    processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X78Y72         LUT5 (Prop_lut5_I0_O)        0.360    10.322 f  processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           1.074    11.396    BOT_IF/AddrIn[6]
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.331    11.727 r  BOT_IF/MotCtl[7]_i_2/O
                         net (fo=5, routed)           0.730    12.458    BOT_IF/n_0_MotCtl[7]_i_2
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124    12.582 r  BOT_IF/dig5[4]_i_1/O
                         net (fo=5, routed)           0.495    13.076    BOT_IF/n_0_dig5[4]_i_1
    SLICE_X85Y70         FDRE                                         r  BOT_IF/dig5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.599    14.785    BOT_IF/clk
    SLICE_X85Y70                                                      r  BOT_IF/dig5_reg[3]/C
                         clock pessimism              0.252    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X85Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.796    BOT_IF/dig5_reg[3]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT_IF/dig5_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 3.422ns (42.940%)  route 4.547ns (57.060%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.749     5.107    PROJ2DEMO/clk
    RAMB36_X3Y14                                                      r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.561 r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.256     8.817    processor/upper_reg_banks/ADDRC0
    SLICE_X80Y72         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     8.970 f  processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.992     9.962    processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X78Y72         LUT5 (Prop_lut5_I0_O)        0.360    10.322 f  processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           1.074    11.396    BOT_IF/AddrIn[6]
    SLICE_X82Y74         LUT6 (Prop_lut6_I2_O)        0.331    11.727 r  BOT_IF/MotCtl[7]_i_2/O
                         net (fo=5, routed)           0.730    12.458    BOT_IF/n_0_MotCtl[7]_i_2
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124    12.582 r  BOT_IF/dig5[4]_i_1/O
                         net (fo=5, routed)           0.495    13.076    BOT_IF/n_0_dig5[4]_i_1
    SLICE_X85Y70         FDRE                                         r  BOT_IF/dig5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.599    14.785    BOT_IF/clk
    SLICE_X85Y70                                                      r  BOT_IF/dig5_reg[4]/C
                         clock pessimism              0.252    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X85Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.796    BOT_IF/dig5_reg[4]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT_IF/led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 3.282ns (41.181%)  route 4.688ns (58.819%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.749     5.107    PROJ2DEMO/clk
    RAMB36_X3Y14                                                      r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.561 r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.414     8.975    processor/lower_reg_banks/ADDRA1
    SLICE_X80Y71         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.121 f  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843     9.965    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X80Y70         LUT5 (Prop_lut5_I0_O)        0.354    10.319 f  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=59, routed)          1.597    11.915    BOT_IF/AddrIn[0]
    SLICE_X84Y74         LUT6 (Prop_lut6_I1_O)        0.328    12.243 r  BOT_IF/led[7]_i_1/O
                         net (fo=8, routed)           0.833    13.077    BOT_IF/n_0_led[7]_i_1
    SLICE_X87Y67         FDRE                                         r  BOT_IF/led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.604    14.790    BOT_IF/clk
    SLICE_X87Y67                                                      r  BOT_IF/led_reg[1]/C
                         clock pessimism              0.252    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X87Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.801    BOT_IF/led_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -13.077    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT_IF/led_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 3.282ns (41.181%)  route 4.688ns (58.819%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.749     5.107    PROJ2DEMO/clk
    RAMB36_X3Y14                                                      r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.561 r  PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.414     8.975    processor/lower_reg_banks/ADDRA1
    SLICE_X80Y71         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.121 f  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.843     9.965    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X80Y70         LUT5 (Prop_lut5_I0_O)        0.354    10.319 f  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=59, routed)          1.597    11.915    BOT_IF/AddrIn[0]
    SLICE_X84Y74         LUT6 (Prop_lut6_I1_O)        0.328    12.243 r  BOT_IF/led[7]_i_1/O
                         net (fo=8, routed)           0.833    13.077    BOT_IF/n_0_led[7]_i_1
    SLICE_X87Y67         FDRE                                         r  BOT_IF/led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         1.604    14.790    BOT_IF/clk
    SLICE_X87Y67                                                      r  BOT_IF/led_reg[7]/C
                         clock pessimism              0.252    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X87Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.801    BOT_IF/led_reg[7]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -13.077    
  -------------------------------------------------------------------
                         slack                                  1.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT/BOTSIMCPU/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.564     1.397    BOT/BOTSIMCPU/clk
    SLICE_X71Y63                                                      r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.779    BOT/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X70Y63         RAMD32                                       r  BOT/BOTSIMCPU/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.835     1.904    BOT/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X70Y63                                                      r  BOT/BOTSIMCPU/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.493     1.410    
    SLICE_X70Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.720    BOT/BOTSIMCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT/BOTSIMCPU/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.564     1.397    BOT/BOTSIMCPU/clk
    SLICE_X71Y63                                                      r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.779    BOT/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X70Y63         RAMD32                                       r  BOT/BOTSIMCPU/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.835     1.904    BOT/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X70Y63                                                      r  BOT/BOTSIMCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.493     1.410    
    SLICE_X70Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.720    BOT/BOTSIMCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT/BOTSIMCPU/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.564     1.397    BOT/BOTSIMCPU/clk
    SLICE_X71Y63                                                      r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.779    BOT/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X70Y63         RAMD32                                       r  BOT/BOTSIMCPU/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.835     1.904    BOT/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X70Y63                                                      r  BOT/BOTSIMCPU/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.493     1.410    
    SLICE_X70Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.720    BOT/BOTSIMCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT/BOTSIMCPU/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.564     1.397    BOT/BOTSIMCPU/clk
    SLICE_X71Y63                                                      r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.779    BOT/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X70Y63         RAMD32                                       r  BOT/BOTSIMCPU/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.835     1.904    BOT/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X70Y63                                                      r  BOT/BOTSIMCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.493     1.410    
    SLICE_X70Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.720    BOT/BOTSIMCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT/BOTSIMCPU/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.564     1.397    BOT/BOTSIMCPU/clk
    SLICE_X71Y63                                                      r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.779    BOT/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X70Y63         RAMD32                                       r  BOT/BOTSIMCPU/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.835     1.904    BOT/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X70Y63                                                      r  BOT/BOTSIMCPU/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.493     1.410    
    SLICE_X70Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.720    BOT/BOTSIMCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT/BOTSIMCPU/stack_ram_high/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.564     1.397    BOT/BOTSIMCPU/clk
    SLICE_X71Y63                                                      r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.779    BOT/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X70Y63         RAMD32                                       r  BOT/BOTSIMCPU/stack_ram_high/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.835     1.904    BOT/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X70Y63                                                      r  BOT/BOTSIMCPU/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.493     1.410    
    SLICE_X70Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.720    BOT/BOTSIMCPU/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT/BOTSIMCPU/stack_ram_high/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.564     1.397    BOT/BOTSIMCPU/clk
    SLICE_X71Y63                                                      r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.779    BOT/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X70Y63         RAMS32                                       r  BOT/BOTSIMCPU/stack_ram_high/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.835     1.904    BOT/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X70Y63                                                      r  BOT/BOTSIMCPU/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.493     1.410    
    SLICE_X70Y63         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.720    BOT/BOTSIMCPU/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT/BOTSIMCPU/stack_ram_high/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.965%)  route 0.240ns (63.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.564     1.397    BOT/BOTSIMCPU/clk
    SLICE_X71Y63                                                      r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BOT/BOTSIMCPU/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.240     1.779    BOT/BOTSIMCPU/stack_ram_high/ADDRD0
    SLICE_X70Y63         RAMS32                                       r  BOT/BOTSIMCPU/stack_ram_high/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.835     1.904    BOT/BOTSIMCPU/stack_ram_high/WCLK
    SLICE_X70Y63                                                      r  BOT/BOTSIMCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.493     1.410    
    SLICE_X70Y63         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.720    BOT/BOTSIMCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 processor/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.590     1.423    processor/clk
    SLICE_X79Y71                                                      r  processor/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y71         FDRE (Prop_fdre_C_Q)         0.141     1.564 r  processor/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079     1.644    processor/stack_ram_high/DIA0
    SLICE_X78Y71         RAMD32                                       r  processor/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.860     1.929    processor/stack_ram_high/WCLK
    SLICE_X78Y71                                                      r  processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.492     1.436    
    SLICE_X78Y71         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.583    processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 BOT/MAP/vid_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOT/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.586     1.419    BOT/MAP/clk
    SLICE_X73Y70                                                      r  BOT/MAP/vid_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  BOT/MAP/vid_addr_reg[7]/Q
                         net (fo=1, routed)           0.158     1.718    BOT/MAP/MAP/addrb[7]
    RAMB36_X2Y14         RAMB36E1                                     r  BOT/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    JA_OBUF[7]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  JA_OBUF_BUFG[7]_inst/O
                         net (fo=706, routed)         0.897     1.966    BOT/MAP/MAP/clkb
    RAMB36_X2Y14                                                      r  BOT/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.491     1.475    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.658    BOT/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB18_X2Y26    BOT/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X2Y14    BOT/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X2Y14    BOT/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X3Y14    PROJ2DEMO/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  JA_OBUF_BUFG[7]_inst/I
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X69Y64    BOT/BOTSIMCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X69Y63    BOT/BOTSIMCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X69Y66    BOT/BOTSIMCPU/address_loop[10].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X69Y63    BOT/BOTSIMCPU/address_loop[10].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000  SLICE_X69Y66    BOT/BOTSIMCPU/address_loop[11].pc_flop/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y65    BOT/BOTSIMCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y65    BOT/BOTSIMCPU/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y65    BOT/BOTSIMCPU/lower_reg_banks/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y65    BOT/BOTSIMCPU/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y65    BOT/BOTSIMCPU/lower_reg_banks/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y65    BOT/BOTSIMCPU/lower_reg_banks/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y65    BOT/BOTSIMCPU/lower_reg_banks/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y65    BOT/BOTSIMCPU/lower_reg_banks/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y63    BOT/BOTSIMCPU/stack_ram_high/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y63    BOT/BOTSIMCPU/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y63    BOT/BOTSIMCPU/stack_ram_high/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y63    BOT/BOTSIMCPU/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y63    BOT/BOTSIMCPU/stack_ram_high/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y63    BOT/BOTSIMCPU/stack_ram_high/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y63    BOT/BOTSIMCPU/stack_ram_high/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y63    BOT/BOTSIMCPU/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y63    BOT/BOTSIMCPU/stack_ram_high/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y63    BOT/BOTSIMCPU/stack_ram_high/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y64    BOT/BOTSIMCPU/stack_ram_low/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X70Y64    BOT/BOTSIMCPU/stack_ram_low/RAMA_D1/CLK



