Compiling process started (2022-06-23 17:34:42), please wait...<br><font color="blue"><br />------------------------------------------------hil0------------------------------------------------</font><br><font color="blue">Compiling model for device with id 0 <br /></font><br><font color="blue">PWM Modulators scheduling completed.</font><br><font color="green"><font color=blue><br>Circuit is divided into 2 subcircuits.<br></font></font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 0:</font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/Falta'>Falta</a></font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/Tr2'>Tr2</a></font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/Tr1'>Tr1</a></font></font><br><font color="green"> </font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 1:</font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/Consumidor'>Consumidor</a></font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/FaltaConsumidor'>FaltaConsumidor</a></font></font><br><font color="green"><font color=blue>&nbsp; &nbsp;<a href='show://component/Constant Impedance Load1'>Constant Impedance Load1</a></font></font><br><font color="green"> </font><br><font color="blue">Communication lines scheduling completed.</font><br><font color="blue"><br />Running Device specific hw utilization analysis:</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Standard processing core utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2 out of 2&nbsp;&nbsp;&nbsp;&nbsp;100.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal generator utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;3 out of 12&nbsp;&nbsp;&nbsp;&nbsp;25.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Look up tables utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 8&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Machine solver utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 2&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Parallel DTV Conv. Detectors utilization:&nbsp;&nbsp;&nbsp;&nbsp;0 out of 0&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;PWM channels utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 12&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue"><br />Running core0 specific hardware utilization analysis:</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Power Electronics Converters utilization:&nbsp;&nbsp;&nbsp;&nbsp;0 out of 3&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Contactor utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;6 out of 6&nbsp;&nbsp;&nbsp;&nbsp;100.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;TVE solvers utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 0&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;SP sources utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 16&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Delayed controlled sources utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 12&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Non-ideal switches utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 0&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue"><br />Running core1 specific hardware utilization analysis:</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Power Electronics Converters utilization:&nbsp;&nbsp;&nbsp;&nbsp;0 out of 3&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Contactor utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;4 out of 6&nbsp;&nbsp;&nbsp;&nbsp;66.67%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;TVE solvers utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 0&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;SP sources utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 16&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Delayed controlled sources utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 12&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Non-ideal switches utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 0&nbsp;&nbsp;&nbsp;&nbsp;0.0%</font><br><font color="blue"><br />Forward voltage drop unit scheduling completed.</font><br><font color="blue"><br />Forward voltage drop unit scheduling completed.</font><br><font color="blue"><br />Machine losses calculation scheduling completed.</font><br><font color="blue"><br />Calculating continuous state space matrices for core0...</font><br><font color="orange">Bad voltage loop consisting of <a href='show://component/Linha'>Linha</a>, <a href='show://component/Tr1'>Tr1</a>, <a href='show://component/CB'>CB</a> detected. The Sources.Open Circuit: Linha.Ra inside <a href='show://component/Linha'>Linha</a> is degenerated, for the switch permutation (0 0 0 | 0 0 0 0 | 0), where the switch containers are <a href='show://component/CB'>CB</a>, <a href='show://component/Falta'>Falta</a>, <a href='show://component/S1'>S1</a>, respectively.</font><br><font color="orange">Bad cutset consisting of <a href='show://component/Tr2'>Tr2</a>, <a href='show://component/CB'>CB</a>, <a href='show://component/Core Coupling 1'>Core Coupling 1</a>, <a href='show://component/Falta'>Falta</a> detected. The Passive Components.Inductor: <a href='show://component/Tr2.tr1.L2'>Tr2.tr1.L2</a> is degenerated, for the switch permutation (0 0 0 | 0 0 0 0 | 0), where the switch containers are <a href='show://component/CB'>CB</a>, <a href='show://component/Falta'>Falta</a>, <a href='show://component/S1'>S1</a>, respectively.</font><br><font color="orange">Bad cutset consisting of <a href='show://component/Tr2'>Tr2</a>, <a href='show://component/Core Coupling 1'>Core Coupling 1</a> detected. The Passive Components.Inductor: <a href='show://component/Tr2.tr2.L2'>Tr2.tr2.L2</a> is degenerated, for the switch permutation (0 0 0 | 0 0 0 0 | 0), where the switch containers are <a href='show://component/CB'>CB</a>, <a href='show://component/Falta'>Falta</a>, <a href='show://component/S1'>S1</a>, respectively.</font><br><font color="orange">Bad cutset consisting of <a href='show://component/Tr2'>Tr2</a>, <a href='show://component/Core Coupling 1'>Core Coupling 1</a> detected. The Passive Components.Inductor: <a href='show://component/Tr2.tr3.L2'>Tr2.tr3.L2</a> is degenerated, for the switch permutation (0 0 0 | 0 0 0 0 | 0), where the switch containers are <a href='show://component/CB'>CB</a>, <a href='show://component/Falta'>Falta</a>, <a href='show://component/S1'>S1</a>, respectively.</font><br><font color="blue"><br />Calculating continuous state space matrices for core1...</font><br><font color="blue"><br />Discretization of state space matrices...</font><br><font color="blue">Simulation step set to &nbsp;&nbsp;&nbsp;&nbsp; 1e-06 s</font><br><font color="blue">Scaled discretization step set to &nbsp;&nbsp;&nbsp;&nbsp; 1e-06 s</font><br><font color="blue">Simulation step set to &nbsp;&nbsp;&nbsp;&nbsp; 1e-06 s</font><br><font color="blue">Scaled discretization step set to &nbsp;&nbsp;&nbsp;&nbsp; 1e-06 s</font><br><font color="blue"><br />Memory utilization analysis...</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Matrix memory utilization of core0 is &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;64.53%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Matrix memory utilization of core1 is &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5.76%</font><br><font color="blue"><br />Timing constraint analysis...</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Time slot utilization of core0 is &nbsp;&nbsp;&nbsp;&nbsp;63.12%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Time slot utilization of core1 is &nbsp;&nbsp;&nbsp;&nbsp;26.88%</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Time slot utilization of other functional units is &nbsp;&nbsp;&nbsp;&nbsp;42.5%</font><br><font color="blue">Timing constraints met!</font><br><font color="blue"><br />Losses calculation scheduling completed.</font><br><font color="blue"><br />Machine fault model builder scheduling completed.</font><br><font color="blue"><br />Writing device configuration files...</font><br><font color="green"><br />Electrical part of compiler successfully finished.<br /></font><br><font color="blue"><br />Starting code generation for system 0 CPU</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing IO variables utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;0 out of 4194304</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing Probes utilization: &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 out of 512</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing Digital Probes utilization: &nbsp;&nbsp;&nbsp;&nbsp;0 out of 128</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing tunable parameters utilization: 0 out of 0</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;C code generated successfully!</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Starting compilation of generated C code...</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Total utilization of the internal memory: &nbsp;&nbsp;&nbsp;&nbsp;22 out of 128 kB (17.54%)</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Code segment size:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;16 out of 128 kB (13.11%)</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Data segment size:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;5 out of 128 kB (4.43%)</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;C code compilation was successful!<br /></font><br><font color="blue"><br />Starting code generation for user 0 CPU</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing IO variables utilization:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;20 out of 4194304</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing Probes utilization: &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;25 out of 511</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing Digital Probes utilization: &nbsp;&nbsp;&nbsp;&nbsp;5 out of 128</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Signal processing tunable parameters utilization: 0 out of 4194304</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;C code generated successfully!</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Starting compilation of generated C code...</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;Total utilization of the internal memory: &nbsp;&nbsp;&nbsp;&nbsp;77 out of 254 kB (30.47%)</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Code segment size:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;60 out of 254 kB (23.72%)</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Data segment size:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;17 out of 254 kB (6.75%)</font><br><font color="blue">&nbsp;&nbsp;&nbsp;&nbsp;C code compilation was successful!<br /></font><br><font color="blue"><br />Compiling model for device with id 0 finished successfully</font><br><font color="blue">----------------------------------------------------------------------------------------------------</font><br><font color="green"><br />Compilation finished successfully.</font><br>Compiling process finished.<br>