module deco(input logic A, B, C, D,
				output logic F);
assign F = (A & C) | (A & B);
				
endmodule 