<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: Non-SIMD Miscellaneous Instructions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.0.2</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Non-SIMD Miscellaneous Instructions<div class="ingroups"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic.html">Intrinsic Functions for SIMD Instructions</a> &raquo; <a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD.html">Non-SIMD Instructions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Non-SIMD Miscellaneous Instructions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf9a4bbbb2d5e33735a6a2f67ca30d1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#gaf9a4bbbb2d5e33735a6a2f67ca30d1a9">__RV_BITREVI</a>(a,  b)</td></tr>
<tr class="memdesc:gaf9a4bbbb2d5e33735a6a2f67ca30d1a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">BITREVI (Bit Reverse Immediate)  <a href="#gaf9a4bbbb2d5e33735a6a2f67ca30d1a9">More...</a><br /></td></tr>
<tr class="separator:gaf9a4bbbb2d5e33735a6a2f67ca30d1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b2b789ef54ed37c3cd2371bf4748b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#ga04b2b789ef54ed37c3cd2371bf4748b8">__RV_INSB</a>(t,  a,  b)</td></tr>
<tr class="memdesc:ga04b2b789ef54ed37c3cd2371bf4748b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">INSB (Insert Byte)  <a href="#ga04b2b789ef54ed37c3cd2371bf4748b8">More...</a><br /></td></tr>
<tr class="separator:ga04b2b789ef54ed37c3cd2371bf4748b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2571dc1e7889b45c9a7305dce2a59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#ga0d2571dc1e7889b45c9a7305dce2a59f">__RV_SRAI_U</a>(a,  b)</td></tr>
<tr class="memdesc:ga0d2571dc1e7889b45c9a7305dce2a59f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAI.u (Rounding Shift Right Arithmetic Immediate)  <a href="#ga0d2571dc1e7889b45c9a7305dce2a59f">More...</a><br /></td></tr>
<tr class="separator:ga0d2571dc1e7889b45c9a7305dce2a59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491f47f7a20cddb763dacb0d75309121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#ga491f47f7a20cddb763dacb0d75309121">__RV_WEXTI</a>(a,  b)</td></tr>
<tr class="memdesc:ga491f47f7a20cddb763dacb0d75309121"><td class="mdescLeft">&#160;</td><td class="mdescRight">WEXTI (Extract Word from 64-bit Immediate)  <a href="#ga491f47f7a20cddb763dacb0d75309121">More...</a><br /></td></tr>
<tr class="separator:ga491f47f7a20cddb763dacb0d75309121"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3a4b869f2df434f7e9f3f35e79715c6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#ga3a4b869f2df434f7e9f3f35e79715c6c">__RV_AVE</a> (long a, long b)</td></tr>
<tr class="memdesc:ga3a4b869f2df434f7e9f3f35e79715c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVE (Average with Rounding)  <a href="#ga3a4b869f2df434f7e9f3f35e79715c6c">More...</a><br /></td></tr>
<tr class="separator:ga3a4b869f2df434f7e9f3f35e79715c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5061e392780b3bea521580befe37556f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#ga5061e392780b3bea521580befe37556f">__RV_BITREV</a> (unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:ga5061e392780b3bea521580befe37556f"><td class="mdescLeft">&#160;</td><td class="mdescRight">BITREV (Bit Reverse)  <a href="#ga5061e392780b3bea521580befe37556f">More...</a><br /></td></tr>
<tr class="separator:ga5061e392780b3bea521580befe37556f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e9da2de29b3f47f38a315ca8f3e5f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#ga0e9da2de29b3f47f38a315ca8f3e5f18">__RV_BPICK</a> (unsigned long a, unsigned long b, unsigned long c)</td></tr>
<tr class="memdesc:ga0e9da2de29b3f47f38a315ca8f3e5f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">BPICK (Bit-wise Pick)  <a href="#ga0e9da2de29b3f47f38a315ca8f3e5f18">More...</a><br /></td></tr>
<tr class="separator:ga0e9da2de29b3f47f38a315ca8f3e5f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5062cc77c31e898d6a85e7768a7b2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#ga1e5062cc77c31e898d6a85e7768a7b2d">__RV_MADDR32</a> (unsigned long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:ga1e5062cc77c31e898d6a85e7768a7b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MADDR32 (Multiply and Add to 32-Bit Word)  <a href="#ga1e5062cc77c31e898d6a85e7768a7b2d">More...</a><br /></td></tr>
<tr class="separator:ga1e5062cc77c31e898d6a85e7768a7b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8260760ab7c146507ec4507862534332"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#ga8260760ab7c146507ec4507862534332">__RV_MSUBR32</a> (unsigned long t, unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:ga8260760ab7c146507ec4507862534332"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSUBR32 (Multiply and Subtract from 32-Bit Word)  <a href="#ga8260760ab7c146507ec4507862534332">More...</a><br /></td></tr>
<tr class="separator:ga8260760ab7c146507ec4507862534332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34824012cfe56f0a6fb9baf2fb1ba33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#gac34824012cfe56f0a6fb9baf2fb1ba33">__RV_SRA_U</a> (long a, unsigned int b)</td></tr>
<tr class="memdesc:gac34824012cfe56f0a6fb9baf2fb1ba33"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRA.u (Rounding Shift Right Arithmetic)  <a href="#gac34824012cfe56f0a6fb9baf2fb1ba33">More...</a><br /></td></tr>
<tr class="separator:gac34824012cfe56f0a6fb9baf2fb1ba33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea4771a7ac766be7bfec89c7bf6cda8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#gaaea4771a7ac766be7bfec89c7bf6cda8">__RV_SWAP8</a> (unsigned long a)</td></tr>
<tr class="memdesc:gaaea4771a7ac766be7bfec89c7bf6cda8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWAP8 (Swap Byte within Halfword)  <a href="#gaaea4771a7ac766be7bfec89c7bf6cda8">More...</a><br /></td></tr>
<tr class="separator:gaaea4771a7ac766be7bfec89c7bf6cda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab9655b01398363507f94180fd41ba4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#gadab9655b01398363507f94180fd41ba4">__RV_SWAP16</a> (unsigned long a)</td></tr>
<tr class="memdesc:gadab9655b01398363507f94180fd41ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWAP16 (Swap Halfword within Word)  <a href="#gadab9655b01398363507f94180fd41ba4">More...</a><br /></td></tr>
<tr class="separator:gadab9655b01398363507f94180fd41ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ce02b48c9b1f373c8b7e602c6bcc5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD__MISC.html#ga92ce02b48c9b1f373c8b7e602c6bcc5f">__RV_WEXT</a> (long long a, unsigned int b)</td></tr>
<tr class="memdesc:ga92ce02b48c9b1f373c8b7e602c6bcc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">WEXT (Extract Word from 64-bit)  <a href="#ga92ce02b48c9b1f373c8b7e602c6bcc5f">More...</a><br /></td></tr>
<tr class="separator:ga92ce02b48c9b1f373c8b7e602c6bcc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Non-SIMD Miscellaneous Instructions. </p>
<p>There are 13 Miscellaneous Instructions here. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf9a4bbbb2d5e33735a6a2f67ca30d1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9a4bbbb2d5e33735a6a2f67ca30d1a9">&#9670;&nbsp;</a></span>__RV_BITREVI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_BITREVI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BITREVI (Bit Reverse Immediate) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">(RV32) BITREVI Rd, Rs1, imm[4:0]</div><div class="line">(RV64) BITREVI Rd, Rs1, imm[5:0]</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Reverse the bit positions of the source operand within a specified width starting from bit 0. The reversed width is an immediate value.</p>
<p><b>Description</b>:<br />
This instruction reverses the bit positions of the content of Rs1. The reversed bit width is calculated as imm[4:0]+1 (RV32) or imm[5:0]+1 (RV64). The upper bits beyond the reversed width are filled with zeros. After the bit reverse operation, the result is written to Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">msb = imm[4:0]; (RV32)</div><div class="line">msb = imm[5:0]; (RV64)</div><div class="line">rev[0:msb] = Rs1[msb:0];</div><div class="line">Rd = ZE(rev[msb:0]);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l00657">657</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

</div>
</div>
<a id="ga04b2b789ef54ed37c3cd2371bf4748b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04b2b789ef54ed37c3cd2371bf4748b8">&#9670;&nbsp;</a></span>__RV_INSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_INSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>INSB (Insert Byte) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">(RV32) INSB Rd, Rs1, imm[1:0]</div><div class="line">(RV64) INSB Rd, Rs1, imm[2:0]</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Insert byte 0 of a 32-bit or 64-bit register into one of the byte elements of another register.</p>
<p><b>Description</b>:<br />
This instruction inserts byte 0 of Rs1 into byte <code>imm[1:0]</code> (RV32) or <code>imm[2:0]</code> (RV64) of Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">bpos = imm[1:0]; (RV32)</div><div class="line">bpos = imm[2:0]; (RV64)</div><div class="line">Rd.B[bpos] = Rs1.B[0]</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td>unsigned long type of value stored in t </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l01360">1360</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

</div>
</div>
<a id="ga0d2571dc1e7889b45c9a7305dce2a59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2571dc1e7889b45c9a7305dce2a59f">&#9670;&nbsp;</a></span>__RV_SRAI_U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_SRAI_U</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRAI.u (Rounding Shift Right Arithmetic Immediate) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">SRAI.u Rd, Rs1, imm6u[4:0] (RV32)</div><div class="line">SRAI.u Rd, Rs1, imm6u[5:0] (RV64)</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Perform an arithmetic right shift operation with rounding. The shift amount is an immediate value.</p>
<p><b>Description</b>:<br />
This instruction right-shifts the content of Rs1 arithmetically. The shifted out bits are filled with the sign-bit and the shift amount is specified by the imm6u[4:0] (RV32) or imm6u[5:0] (RV64) constant . For the rounding operation, a value of 1 is added to the most significant discarded bit of the data to calculate the final result. And the result is written to Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">* RV32:</div><div class="line">sa = imm6u[4:0];</div><div class="line"><span class="keywordflow">if</span> (sa &gt; 0) {</div><div class="line">  res[31:-1] = SE33(Rs1[31:(sa-1)]) + 1;</div><div class="line">  Rd = res[31:0];</div><div class="line">} <span class="keywordflow">else</span> {</div><div class="line">  Rd = Rs1;</div><div class="line">}</div><div class="line">* RV64:</div><div class="line">sa = imm6u[5:0];</div><div class="line"><span class="keywordflow">if</span> (sa &gt; 0) {</div><div class="line">  res[63:-1] = SE65(Rs1[63:(sa-1)]) + 1;</div><div class="line">  Rd = res[63:0];</div><div class="line">} <span class="keywordflow">else</span> {</div><div class="line">  Rd = Rs1;</div><div class="line">}</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l09670">9670</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

</div>
</div>
<a id="ga491f47f7a20cddb763dacb0d75309121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga491f47f7a20cddb763dacb0d75309121">&#9670;&nbsp;</a></span>__RV_WEXTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RV_WEXTI</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WEXTI (Extract Word from 64-bit Immediate) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">WEXTI Rd, Rs1, #LSBloc</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Extract a 32-bit word from a 64-bit value stored in an even/odd pair of registers (RV32) or a register (RV64) starting from a specified immediate LSB bit position.</p>
<p><b>RV32 Description</b>:<br />
This instruction extracts a 32-bit word from a 64-bit value of an even/odd pair of registers specified by Rs1(4,1) starting from a specified immediate LSB bit position, #LSBloc. The extracted word is written to Rd. Rs1(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the 64-bit value and the even <code>2d</code> register of the pair contains the low 32-bit of the 64-bit value.</p>
<p><b>RV64 Description</b>:<br />
This instruction extracts a 32-bit word from a 64-bit value in Rs1 starting from a specified immediate LSB bit position, #LSBloc. The extracted word is sign-extended and written to lower 32- bit of Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">* RV32:</div><div class="line">Idx0 = CONCAT(Rs1(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rs2(4,1),1&#39;</span>b1);</div><div class="line">src[63:0] = Concat(R[Idx1], R[Idx0]);</div><div class="line">Rd = src[31+LSBloc:LSBloc];</div><div class="line">* RV64:</div><div class="line">ExtractW = Rs1[31+LSBloc:LSBloc];</div><div class="line">Rd = SE(ExtractW)</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>long long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l13478">13478</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga3a4b869f2df434f7e9f3f35e79715c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4b869f2df434f7e9f3f35e79715c6c">&#9670;&nbsp;</a></span>__RV_AVE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long __RV_AVE </td>
          <td>(</td>
          <td class="paramtype">long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AVE (Average with Rounding) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">AVE Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Calculate the average of the contents of two general registers.</p>
<p><b>Description</b>:<br />
This instruction calculates the average value of two signed integers stored in Rs1 and Rs2, rounds up a half-integer result to the nearest integer, and writes the result to Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">Sum = CONCAT(Rs1[MSB],Rs1[MSB:0]) + CONCAT(Rs2[MSB],Rs2[MSB:0]) + 1;</div><div class="line">Rd = Sum[(MSB+1):1];</div><div class="line"><span class="keywordflow">for</span> RV32: MSB=31,</div><div class="line"><span class="keywordflow">for</span> RV64: MSB=63</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l00574">574</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;{</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ave %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5061e392780b3bea521580befe37556f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5061e392780b3bea521580befe37556f">&#9670;&nbsp;</a></span>__RV_BITREV()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_BITREV </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BITREV (Bit Reverse) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">BITREV Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Reverse the bit positions of the source operand within a specified width starting from bit 0. The reversed width is a variable from a GPR.</p>
<p><b>Description</b>:<br />
This instruction reverses the bit positions of the content of Rs1. The reversed bit width is calculated as Rs2[4:0]+1 (RV32) or Rs2[5:0]+1 (RV64). The upper bits beyond the reversed width are filled with zeros. After the bit reverse operation, the result is written to Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">msb = Rs2[4:0]; (<span class="keywordflow">for</span> RV32)</div><div class="line">msb = Rs2[5:0]; (<span class="keywordflow">for</span> RV64)</div><div class="line">rev[0:msb] = Rs1[msb:0];</div><div class="line">Rd = ZE(rev[msb:0]);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l00615">615</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;{</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;bitrev %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0e9da2de29b3f47f38a315ca8f3e5f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e9da2de29b3f47f38a315ca8f3e5f18">&#9670;&nbsp;</a></span>__RV_BPICK()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_BPICK </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>c</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BPICK (Bit-wise Pick) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">BPICK Rd, Rs1, Rs2, Rc</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Select from two source operands based on a bit mask in the third operand.</p>
<p><b>Description</b>:<br />
This instruction selects individual bits from Rs1 or Rs2, based on the bit mask value in Rc. If a bit in Rc is 1, the corresponding bit is from Rs1; otherwise, the corresponding bit is from Rs2. The selection results are written to Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">Rd[x] = Rc[x]? Rs1[x] : Rs2[x];</div><div class="line"><span class="keywordflow">for</span> RV32, x=31...0</div><div class="line">for RV64, x=63...0</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long type of value stored in b </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">c</td><td>unsigned long type of value stored in c </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l00698">698</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;{</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;bpick %0, %1, %2, %3&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b), <span class="stringliteral">&quot;r&quot;</span>(c));</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1e5062cc77c31e898d6a85e7768a7b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e5062cc77c31e898d6a85e7768a7b2d">&#9670;&nbsp;</a></span>__RV_MADDR32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_MADDR32 </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MADDR32 (Multiply and Add to 32-Bit Word) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">MADDR32 Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Multiply the 32-bit contents of two registers and add the lower 32-bit multiplication result to the 32-bit content of a destination register. Write the final result back to the destination register.</p>
<p><b>Description</b>:<br />
This instruction multiplies the lower 32-bit content of Rs1 with that of Rs2. It adds the lower 32-bit multiplication result to the lower 32-bit content of Rd and writes the final result (RV32) or sign-extended result (RV64) back to Rd. The contents of Rs1 and Rs2 can be either signed or unsigned integers.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">RV32:</div><div class="line">Mresult = Rs1 * Rs2;</div><div class="line">Rd = Rd + Mresult.W[0];</div><div class="line">RV64:</div><div class="line">Mresult = Rs1.W[0] * Rs2.W[0];</div><div class="line">tres[31:0] = Rd.W[0] + Mresult.W[0];</div><div class="line">Rd = SE64(tres[31:0]);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td>unsigned long type of value stored in t </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l05741">5741</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;{</div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;maddr32 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;    <span class="keywordflow">return</span> t;</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8260760ab7c146507ec4507862534332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8260760ab7c146507ec4507862534332">&#9670;&nbsp;</a></span>__RV_MSUBR32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_MSUBR32 </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSUBR32 (Multiply and Subtract from 32-Bit Word) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">MSUBR32 Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Multiply the 32-bit contents of two registers and subtract the lower 32-bit multiplication result from the 32-bit content of a destination register. Write the final result back to the destination register.</p>
<p><b>Description</b>:<br />
This instruction multiplies the lower 32-bit content of Rs1 with that of Rs2, subtracts the lower 32-bit multiplication result from the lower 32-bit content of Rd, then writes the final result (RV32) or sign-extended result (RV64) back to Rd. The contents of Rs1 and Rs2 can be either signed or unsigned integers.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">RV32:</div><div class="line">Mresult = Rs1 * Rs2;</div><div class="line">Rd = Rd - Mresult.W[0];</div><div class="line">RV64:</div><div class="line">Mresult = Rs1.W[0] * Rs2.W[0];</div><div class="line">tres[31:0] = Rd.W[0] - Mresult.W[0];</div><div class="line">Rd = SE64(tres[31:0]);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td>unsigned long type of value stored in t </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l05863">5863</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;{</div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;msubr32 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;+r&quot;</span>(t) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;    <span class="keywordflow">return</span> t;</div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac34824012cfe56f0a6fb9baf2fb1ba33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac34824012cfe56f0a6fb9baf2fb1ba33">&#9670;&nbsp;</a></span>__RV_SRA_U()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long __RV_SRA_U </td>
          <td>(</td>
          <td class="paramtype">long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SRA.u (Rounding Shift Right Arithmetic) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">SRA.u Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Perform an arithmetic right shift operation with rounding. The shift amount is a variable from a GPR.</p>
<p><b>Description</b>:<br />
This instruction right-shifts the content of Rs1 arithmetically. The shifted out bits are filled with the sign-bit and the shift amount is specified by the low-order 5-bits (RV32) or 6-bits (RV64) of the Rs2 register. For the rounding operation, a value of 1 is added to the most significant discarded bit of the data to calculate the final result. And the result is written to Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">* RV32:</div><div class="line">sa = Rs2[4:0];</div><div class="line"><span class="keywordflow">if</span> (sa &gt; 0) {</div><div class="line">  res[31:-1] = SE33(Rs1[31:(sa-1)]) + 1;</div><div class="line">  Rd = res[31:0];</div><div class="line">} <span class="keywordflow">else</span> {</div><div class="line">  Rd = Rs1;</div><div class="line">}</div><div class="line">* RV64:</div><div class="line">sa = Rs2[5:0];</div><div class="line"><span class="keywordflow">if</span> (sa &gt; 0) {</div><div class="line">  res[63:-1] = SE65(Rs1[63:(sa-1)]) + 1;</div><div class="line">  Rd = res[63:0];</div><div class="line">} <span class="keywordflow">else</span> {</div><div class="line">  Rd = Rs1;</div><div class="line">}</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l09615">9615</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;{</div><div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;sra.u %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gadab9655b01398363507f94180fd41ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadab9655b01398363507f94180fd41ba4">&#9670;&nbsp;</a></span>__RV_SWAP16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_SWAP16 </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWAP16 (Swap Halfword within Word) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">SWAP16 Rd, Rs1</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Swap the 16-bit halfwords within each word of a register.</p>
<p><b>Description</b>:<br />
This instruction swaps the 16-bit halfwords within each word of Rs1 and writes the result to Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">Rd.W[x] = CONCAT(Rs1.W[x][15:0],Rs1.H[x][31:16]);</div><div class="line"><span class="keywordflow">for</span> RV32: x=0,</div><div class="line"><span class="keywordflow">for</span> RV64: x=1...0</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l11059">11059</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l11060"></a><span class="lineno">11060</span>&#160;{</div><div class="line"><a name="l11061"></a><span class="lineno">11061</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l11062"></a><span class="lineno">11062</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;swap16 %0, %1&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a));</div><div class="line"><a name="l11063"></a><span class="lineno">11063</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l11064"></a><span class="lineno">11064</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaaea4771a7ac766be7bfec89c7bf6cda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaea4771a7ac766be7bfec89c7bf6cda8">&#9670;&nbsp;</a></span>__RV_SWAP8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_SWAP8 </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWAP8 (Swap Byte within Halfword) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">SWAP8 Rd, Rs1</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Swap the bytes within each halfword of a register.</p>
<p><b>Description</b>:<br />
This instruction swaps the bytes within each halfword of Rs1 and writes the result to Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">Rd.H[x] = CONCAT(Rs1.H[x][7:0],Rs1.H[x][15:8]);</div><div class="line"><span class="keywordflow">for</span> RV32: x=1...0,</div><div class="line"><span class="keywordflow">for</span> RV64: x=3...0</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l11022">11022</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l11023"></a><span class="lineno">11023</span>&#160;{</div><div class="line"><a name="l11024"></a><span class="lineno">11024</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l11025"></a><span class="lineno">11025</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;swap8 %0, %1&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a));</div><div class="line"><a name="l11026"></a><span class="lineno">11026</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga92ce02b48c9b1f373c8b7e602c6bcc5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ce02b48c9b1f373c8b7e602c6bcc5f">&#9670;&nbsp;</a></span>__RV_WEXT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_WEXT </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WEXT (Extract Word from 64-bit) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">WEXT Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Extract a 32-bit word from a 64-bit value stored in an even/odd pair of registers (RV32) or a register (RV64) starting from a specified LSB bit position in a register.</p>
<p><b>RV32 Description</b>:<br />
This instruction extracts a 32-bit word from a 64-bit value of an even/odd pair of registers specified by Rs1(4,1) starting from a specified LSB bit position, specified in Rs2[4:0]. The extracted word is written to Rd. Rs1(4,1), i.e., d, determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the 64-bit value and the even <code>2d</code> register of the pair contains the low 32-bit of the 64-bit value.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">* RV32:</div><div class="line">Idx0 = CONCAT(Rs1(4,1),1<span class="stringliteral">&#39;b0); Idx1 = CONCAT(Rs1(4,1),1&#39;</span>b1);</div><div class="line">src[63:0] = Concat(R[Idx1], R[Idx0]);</div><div class="line">LSBloc = Rs2[4:0];</div><div class="line">Rd = src[31+LSBloc:LSBloc];</div><div class="line">* RV64:</div><div class="line">LSBloc = Rs2[4:0];</div><div class="line">ExtractW = Rs1[31+LSBloc:LSBloc];</div><div class="line">Rd = SE(ExtractW)</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>long long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l13529">13529</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l13530"></a><span class="lineno">13530</span>&#160;{</div><div class="line"><a name="l13531"></a><span class="lineno">13531</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l13532"></a><span class="lineno">13532</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;wext %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l13533"></a><span class="lineno">13533</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l13534"></a><span class="lineno">13534</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 9 2021 04:20:08 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
