INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_romKey
WARNING: [VRFC 10-3380] identifier 'addr_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:13]
WARNING: [VRFC 10-3380] identifier 'data_width' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_mod_romKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_romKey
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mod_romKey' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/../design/mod_romKey.sv:7]
INFO: [VRFC 10-311] analyzing module tb_mod_romKey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/romKey/romKey.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
