Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ce9d55df11144eee9491535d91a2b88a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_lab1_behav xil_defaultlib.tb_lab1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture beh_clock of entity xil_defaultlib.clock_div [clock_div_default]
Compiling architecture beh_counters of entity xil_defaultlib.lab1_toplevel [lab1_toplevel_default]
Compiling architecture beh_count of entity xil_defaultlib.tb_lab1
Built simulation snapshot tb_lab1_behav
