library ieee;
use ieee.std_logic_1164.all;

entity somadorCompleto is
port( a: in std_logic_vector (3 downto 0);
		b: in std_logic_vector (3 downto 0);
		c: in std_logic;
		s: out std_logic_vector (3 downto 0);
		cOut: out std_logic);