report_timing -delay_type min -path_type full_clock -max_paths 30 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -max_paths 30
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Fri Mar 13 10:41:22 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: mem_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  mem_resp_i[54] (in)                      0.00      0.00       0.10 f
  mem_resp_i[54] (net)           4                   0.00       0.10 f
  U3127/Q (OA221X1)                        0.07      0.11 *     0.21 f
  mem_resp_yumi_o (net)          1                   0.00       0.21 f
  mem_resp_yumi_o (out)                    0.07      0.00 *     0.21 f
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  output external delay                             -0.10       0.90
  data required time                                            0.90
  ------------------------------------------------------------------------------------------
  data required time                                            0.90
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.69


  Startpoint: io_resp_i[54]
              (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  io_resp_i[54] (in)                       0.00      0.00       0.10 f
  io_resp_i[54] (net)            2                   0.00       0.10 f
  U2020/QN (NAND2X0)                       0.10      0.05 *     0.15 r
  n50 (net)                      2                   0.00       0.15 r
  U2021/ZN (INVX0)                         0.08      0.06 *     0.21 f
  n241 (net)                     2                   0.00       0.21 f
  U3128/Q (AO22X1)                         0.05      0.09 *     0.30 f
  io_resp_yumi_o (net)           1                   0.00       0.30 f
  io_resp_yumi_o (out)                     0.05      0.00 *     0.30 f
  data arrival time                                             0.30

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  output external delay                             -0.10       0.90
  data required time                                            0.90
  ------------------------------------------------------------------------------------------
  data required time                                            0.90
  data arrival time                                            -0.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.60


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_cmd_ready_i (in)                                     0.00      0.00       0.10 r
  io_cmd_ready_i (net)                          1                   0.00       0.10 r
  U3121/Q (AND3X1)                                        0.11      0.10 *     0.20 r
  arb_ready_li (net)                            2                   0.00       0.20 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)       0.00       0.20 r
  mem_arbiter/ready_i (net)                                         0.00       0.20 r
  mem_arbiter/U2/Q (AND2X1)                               0.04      0.08 *     0.28 r
  mem_arbiter/grants_o[0] (net)                 2                   0.00       0.28 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)     0.00     0.28 r
  fifo_yumi_li[0] (net)                                             0.00       0.28 r
  U1993/QN (NOR2X0)                                       0.18      0.11 *     0.39 f
  n237 (net)                                    2                   0.00       0.39 f
  U3123/QN (NOR2X0)                                       0.09      0.06 *     0.45 r
  mem_cmd_v_o (net)                             1                   0.00       0.45 r
  mem_cmd_v_o (out)                                       0.09      0.00 *     0.45 r
  data arrival time                                                            0.45

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.45


  Startpoint: io_cmd_ready_i
              (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_cmd_ready_i (in)                                     0.00      0.00       0.10 r
  io_cmd_ready_i (net)                          1                   0.00       0.10 r
  U3121/Q (AND3X1)                                        0.11      0.10 *     0.20 r
  arb_ready_li (net)                            2                   0.00       0.20 r
  mem_arbiter/ready_i (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)       0.00       0.20 r
  mem_arbiter/ready_i (net)                                         0.00       0.20 r
  mem_arbiter/U2/Q (AND2X1)                               0.04      0.08 *     0.28 r
  mem_arbiter/grants_o[0] (net)                 2                   0.00       0.28 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)     0.00     0.28 r
  fifo_yumi_li[0] (net)                                             0.00       0.28 r
  U1993/QN (NOR2X0)                                       0.18      0.11 *     0.39 f
  n237 (net)                                    2                   0.00       0.39 f
  U1994/ZN (INVX0)                                        0.06      0.03 *     0.43 r
  n40 (net)                                     1                   0.00       0.43 r
  U1995/QN (NAND2X0)                                      0.09      0.06 *     0.48 f
  n236 (net)                                    2                   0.00       0.48 f
  U3122/QN (NOR2X0)                                       0.10      0.06 *     0.54 r
  io_cmd_v_o (net)                              1                   0.00       0.54 r
  io_cmd_v_o (out)                                        0.10      0.00 *     0.54 r
  data arrival time                                                            0.54

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.54
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.36


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U152/QN (NOR2X0)              0.04      0.06 *     0.16 f
  uce_0__uce/n66 (net)           1                   0.00       0.16 f
  uce_0__uce/state_r_reg_2_/D (DFFX1)      0.04      0.00 *     0.16 f
  data arrival time                                             0.16

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.16
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U147/QN (NOR2X0)              0.04      0.06 *     0.16 f
  uce_0__uce/n70 (net)           1                   0.00       0.16 f
  uce_0__uce/state_r_reg_0_/D (DFFX1)      0.04      0.00 *     0.16 f
  data arrival time                                             0.16

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.16
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U25/QN (NOR2X0)                0.04      0.06 *     0.16 f
  uce_0__uce/index_counter/n17 (net)            1                   0.00       0.16 f
  uce_0__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.16 f
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  fifo_0__mem_fifo/reset_i (bsg_one_fifo_width_p570_2)              0.00       0.10 r
  fifo_0__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_11)     0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                0.05      0.06 *     0.16 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1                   0.00       0.16 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.05      0.00 *     0.16 f
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U12/QN (NOR2X0)                0.03      0.07 *     0.17 f
  uce_0__uce/index_counter/n27 (net)            1                   0.00       0.17 f
  uce_0__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)              0.00       0.10 r
  fifo_1__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)     0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.07 *     0.17 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1                   0.00       0.17 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                0.04      0.07 *     0.17 f
  uce_1__uce/index_counter/n27 (net)            1                   0.00       0.17 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U12/QN (NOR2X0)                0.03      0.08 *     0.18 f
  uce_1__uce/index_counter/n20 (net)            1                   0.00       0.18 f
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.18 f
  data arrival time                                                            0.18

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.18
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.81


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U89/QN (NOR3X0)               0.06      0.09 *     0.19 f
  uce_1__uce/n127 (net)          1                   0.00       0.19 f
  uce_1__uce/state_r_reg_0_/D (DFFX1)      0.06      0.00 *     0.19 f
  data arrival time                                             0.19

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.80


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U13/ZN (INVX0)                0.03      0.04 *     0.14 f
  uce_0__uce/n138 (net)          1                   0.00       0.14 f
  uce_0__uce/U149/Q (OA21X1)               0.03      0.06 *     0.20 f
  uce_0__uce/n68 (net)           1                   0.00       0.20 f
  uce_0__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.20 f
  data arrival time                                             0.20

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.20
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.79


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.04      0.06 *     0.16 f
  uce_1__uce/n130 (net)          2                   0.00       0.16 f
  uce_1__uce/U94/Q (OA21X1)                0.03      0.06 *     0.22 f
  uce_1__uce/n128 (net)          1                   0.00       0.22 f
  uce_1__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.22 f
  data arrival time                                             0.22

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.77


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.17 f
  uce_0__uce/index_counter/U17/Q (OA21X1)                 0.03      0.06 *     0.23 f
  uce_0__uce/index_counter/n23 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.17 f
  uce_0__uce/index_counter/U23/Q (OA21X1)                 0.03      0.07 *     0.23 f
  uce_0__uce/index_counter/n19 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.17 f
  uce_0__uce/index_counter/U15/Q (OA21X1)                 0.03      0.07 *     0.23 f
  uce_0__uce/index_counter/n25 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.04      0.06 *     0.16 f
  uce_1__uce/n130 (net)          2                   0.00       0.16 f
  uce_1__uce/U100/Q (OA221X1)              0.03      0.07 *     0.24 f
  uce_1__uce/n129 (net)          1                   0.00       0.24 f
  uce_1__uce/state_r_reg_2_/D (DFFX1)      0.03      0.00 *     0.24 f
  data arrival time                                             0.24

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.17 f
  uce_1__uce/index_counter/U15/Q (OA21X1)                 0.03      0.06 *     0.24 f
  uce_1__uce/index_counter/n22 (net)            1                   0.00       0.24 f
  uce_1__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.24 f
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.17 f
  uce_1__uce/index_counter/U23/Q (OA21X1)                 0.03      0.06 *     0.24 f
  uce_1__uce/index_counter/n26 (net)            1                   0.00       0.24 f
  uce_1__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.24 f
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.17 f
  uce_1__uce/index_counter/U17/Q (OA21X1)                 0.03      0.06 *     0.24 f
  uce_1__uce/index_counter/n24 (net)            1                   0.00       0.24 f
  uce_1__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.24 f
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.17 f
  uce_0__uce/index_counter/U20/Q (OA221X1)                0.04      0.08 *     0.25 f
  uce_0__uce/index_counter/n21 (net)            1                   0.00       0.25 f
  uce_0__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.04      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.17 f
  uce_1__uce/index_counter/U20/Q (OA221X1)                0.03      0.08 *     0.25 f
  uce_1__uce/index_counter/n25 (net)            1                   0.00       0.25 f
  uce_1__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.03      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U45/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n26 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_12_/D (DFFX1)       0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_12_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U42/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n30 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_14_/D (DFFX1)       0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_14_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U53/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n10 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_4_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_4_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U47/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n22 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_10_/D (DFFX1)       0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_10_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U46/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n24 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_11_/D (DFFX1)       0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_11_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U49/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n18 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_8_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_8_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U48/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n20 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_9_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_9_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U43/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n28 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_13_/D (DFFX1)       0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_13_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U54/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n8 (net)             1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_3_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_3_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U52/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n12 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_5_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_5_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)            0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[0] (net)                                  0.00       0.18 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)            0.00       0.18 r
  fifo_lo[48] (net)                                                 0.00       0.18 r
  U5077/Q (AND2X1)                                        0.15      0.12 *     0.30 r
  io_cmd_o[0] (net)                             4                   0.00       0.30 r
  io_cmd_o[0] (out)                                       0.15      0.00 *     0.30 r
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.60


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)            0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[1] (net)                                  0.00       0.17 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)            0.00       0.17 r
  fifo_lo[0] (net)                                                  0.00       0.17 r
  U1760/Q (MUX21X1)                                       0.15      0.14 *     0.30 r
  io_cmd_o[1] (net)                             4                   0.00       0.30 r
  io_cmd_o[1] (out)                                       0.15      0.00 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[2] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[1] (net)                                                  0.00       0.16 r
  U1762/Q (MUX21X1)                                       0.16      0.14 *     0.30 r
  io_cmd_o[2] (net)                             4                   0.00       0.30 r
  io_cmd_o[2] (out)                                       0.16      0.00 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[7] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[5] (net)                                                  0.00       0.16 r
  U1770/Q (MUX21X1)                                       0.16      0.14 *     0.30 r
  io_cmd_o[7] (net)                             4                   0.00       0.30 r
  io_cmd_o[7] (out)                                       0.16      0.00 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[10] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[8] (net)                                                  0.00       0.16 r
  U1776/Q (MUX21X1)                                       0.16      0.14 *     0.31 r
  io_cmd_o[10] (net)                            4                   0.00       0.31 r
  io_cmd_o[10] (out)                                      0.16      0.01 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[12] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[12] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[10] (net)                                                 0.00       0.16 r
  U1780/Q (MUX21X1)                                       0.17      0.14 *     0.31 r
  io_cmd_o[12] (net)                            4                   0.00       0.31 r
  io_cmd_o[12] (out)                                      0.17      0.01 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[11] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[9] (net)                                                  0.00       0.16 r
  U1778/Q (MUX21X1)                                       0.17      0.14 *     0.31 r
  io_cmd_o[11] (net)                            4                   0.00       0.31 r
  io_cmd_o[11] (out)                                      0.17      0.01 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[4] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[2] (net)                                                  0.00       0.16 r
  U1764/Q (MUX21X1)                                       0.17      0.15 *     0.31 r
  io_cmd_o[4] (net)                             4                   0.00       0.31 r
  io_cmd_o[4] (out)                                       0.17      0.01 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[13] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[11] (net)                                                 0.00       0.16 r
  U1782/Q (MUX21X1)                                       0.17      0.15 *     0.31 r
  io_cmd_o[13] (net)                            4                   0.00       0.31 r
  io_cmd_o[13] (out)                                      0.17      0.01 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[6] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[4] (net)                                                  0.00       0.16 r
  U1768/Q (MUX21X1)                                       0.17      0.14 *     0.31 r
  io_cmd_o[6] (net)                             4                   0.00       0.31 r
  io_cmd_o[6] (out)                                       0.17      0.01 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[9] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[7] (net)                                                  0.00       0.16 r
  U1774/Q (MUX21X1)                                       0.17      0.14 *     0.31 r
  io_cmd_o[9] (net)                             4                   0.00       0.31 r
  io_cmd_o[9] (out)                                       0.17      0.00 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[5] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[3] (net)                                                  0.00       0.16 r
  U1766/Q (MUX21X1)                                       0.17      0.14 *     0.31 r
  io_cmd_o[5] (net)                             4                   0.00       0.31 r
  io_cmd_o[5] (out)                                       0.17      0.00 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)          0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)            0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[8] (net)                                  0.00       0.16 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)            0.00       0.16 r
  fifo_lo[6] (net)                                                  0.00       0.16 r
  U1772/Q (MUX21X1)                                       0.17      0.14 *     0.31 r
  io_cmd_o[8] (net)                             4                   0.00       0.31 r
  io_cmd_o[8] (out)                                       0.17      0.01 *     0.31 r
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.59


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2                   0.00       0.18 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)     0.00     0.18 r
  fifo_1__mem_fifo/data_o[54] (net)                                 0.00       0.18 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)           0.00       0.18 r
  fifo_lo[97] (net)                                                 0.00       0.18 r
  U1856/Q (AND2X1)                                        0.17      0.13 *     0.31 r
  io_cmd_o[54] (net)                            4                   0.00       0.31 r
  io_cmd_o[54] (out)                                      0.17      0.01 *     0.32 r
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.58


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[15] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[13] (net)                                                 0.00       0.16 r
  U1786/Q (MUX21X1)                                       0.19      0.15 *     0.32 r
  io_cmd_o[15] (net)                            4                   0.00       0.32 r
  io_cmd_o[15] (out)                                      0.19      0.01 *     0.32 r
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.58


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[14] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[12] (net)                                                 0.00       0.16 r
  U1784/Q (MUX21X1)                                       0.19      0.15 *     0.32 r
  io_cmd_o[14] (net)                            4                   0.00       0.32 r
  io_cmd_o[14] (out)                                      0.19      0.01 *     0.32 r
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.58


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[19] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[17] (net)                                                 0.00       0.17 r
  U1794/Q (MUX21X1)                                       0.17      0.15 *     0.32 r
  io_cmd_o[19] (net)                            4                   0.00       0.32 r
  io_cmd_o[19] (out)                                      0.17      0.01 *     0.32 r
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.58


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[18] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[16] (net)                                                 0.00       0.17 r
  U1792/Q (MUX21X1)                                       0.17      0.15 *     0.32 r
  io_cmd_o[18] (net)                            4                   0.00       0.32 r
  io_cmd_o[18] (out)                                      0.17      0.01 *     0.32 r
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.58


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[23] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[21] (net)                                                 0.00       0.17 r
  U1802/Q (MUX21X1)                                       0.18      0.15 *     0.32 r
  io_cmd_o[23] (net)                            4                   0.00       0.32 r
  io_cmd_o[23] (out)                                      0.18      0.01 *     0.32 r
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.58


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[20] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[18] (net)                                                 0.00       0.16 r
  U1796/Q (MUX21X1)                                       0.18      0.15 *     0.32 r
  io_cmd_o[20] (net)                            4                   0.00       0.32 r
  io_cmd_o[20] (out)                                      0.18      0.01 *     0.32 r
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.58


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[22] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[20] (net)                                                 0.00       0.17 r
  U1800/Q (MUX21X1)                                       0.18      0.15 *     0.32 r
  io_cmd_o[22] (net)                            4                   0.00       0.32 r
  io_cmd_o[22] (out)                                      0.18      0.01 *     0.32 r
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.58


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[17] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[15] (net)                                                 0.00       0.17 r
  U1790/Q (MUX21X1)                                       0.18      0.15 *     0.32 r
  io_cmd_o[17] (net)                            4                   0.00       0.32 r
  io_cmd_o[17] (out)                                      0.18      0.01 *     0.33 r
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.57


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)           0.05      0.17       0.17 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2                   0.00       0.17 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.17 r
  fifo_0__mem_fifo/data_o[21] (net)                                 0.00       0.17 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)           0.00       0.17 r
  fifo_lo[19] (net)                                                 0.00       0.17 r
  U1798/Q (MUX21X1)                                       0.19      0.16 *     0.32 r
  io_cmd_o[21] (net)                            4                   0.00       0.32 r
  io_cmd_o[21] (out)                                      0.19      0.01 *     0.33 r
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.57


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[51] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[45] (net)                                                 0.00       0.16 r
  U1850/Q (MUX21X1)                                       0.20      0.16 *     0.32 r
  io_cmd_o[51] (net)                            4                   0.00       0.32 r
  io_cmd_o[51] (out)                                      0.20      0.01 *     0.33 r
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.57


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[44] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[42] (net)                                                 0.00       0.16 r
  U1844/Q (MUX21X1)                                       0.20      0.16 *     0.32 r
  io_cmd_o[44] (net)                            4                   0.00       0.32 r
  io_cmd_o[44] (out)                                      0.20      0.01 *     0.33 r
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.57


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)           0.06      0.18       0.18 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2                   0.00       0.18 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.18 r
  fifo_0__mem_fifo/data_o[16] (net)                                 0.00       0.18 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)           0.00       0.18 r
  fifo_lo[14] (net)                                                 0.00       0.18 r
  U1788/Q (MUX21X1)                                       0.16      0.15 *     0.32 r
  io_cmd_o[16] (net)                            4                   0.00       0.32 r
  io_cmd_o[16] (out)                                      0.16      0.01 *     0.33 r
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.57


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[52] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[46] (net)                                                 0.00       0.16 r
  U1852/Q (MUX21X1)                                       0.20      0.16 *     0.32 r
  io_cmd_o[52] (net)                            4                   0.00       0.32 r
  io_cmd_o[52] (out)                                      0.20      0.01 *     0.33 r
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.57


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[46] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[44] (net)                                                 0.00       0.16 r
  U1848/Q (MUX21X1)                                       0.20      0.16 *     0.32 r
  io_cmd_o[46] (net)                            4                   0.00       0.32 r
  io_cmd_o[46] (out)                                      0.20      0.01 *     0.33 r
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.57


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[24] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[22] (net)                                                 0.00       0.16 r
  U1804/Q (MUX21X1)                                       0.20      0.16 *     0.32 r
  io_cmd_o[24] (net)                            5                   0.00       0.32 r
  io_cmd_o[24] (out)                                      0.20      0.01 *     0.33 r
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.57


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)         0.00      0.00 #     0.00 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)           0.04      0.16       0.16 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2                   0.00       0.16 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)     0.00     0.16 r
  fifo_0__mem_fifo/data_o[45] (net)                                 0.00       0.16 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)           0.00       0.16 r
  fifo_lo[43] (net)                                                 0.00       0.16 r
  U1846/Q (MUX21X1)                                       0.21      0.16 *     0.33 r
  io_cmd_o[45] (net)                            4                   0.00       0.33 r
  io_cmd_o[45] (out)                                      0.21      0.01 *     0.33 r
  data arrival time                                                            0.33

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  output external delay                                            -0.10       0.90
  data required time                                                           0.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.90
  data arrival time                                                           -0.33
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.57


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_203_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_203_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_203_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[203] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[203] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[11] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[11] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[11] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[11] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[11] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[11] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[11] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[11] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[11] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U195/Z (NBUFFX2)     0.03     0.06 *     0.22 r
  core/be/be_checker/scheduler/int_regfile/n82 (net)     2          0.00       0.22 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[11] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.22 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[11] (net)     0.00      0.22 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[11] (saed90_64x32_2P)     0.03     0.00 *     0.22 r
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_203_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_203_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_203_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[203] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[203] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[11] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[11] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[11] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[11] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[11] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[11] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[11] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[11] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[11] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U195/Z (NBUFFX2)     0.03     0.06 *     0.22 r
  core/be/be_checker/scheduler/int_regfile/n82 (net)     2          0.00       0.22 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[11] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.22 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[11] (net)     0.00      0.22 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[11] (saed90_64x32_2P)     0.03     0.00 *     0.22 r
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_202_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_202_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[202] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[202] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[10] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[10] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[10] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[10] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[10] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[10] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[10] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[10] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[10] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U189/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n80 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[10] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[10] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[10] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_202_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_202_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[202] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[202] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[10] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[10] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[10] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[10] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[10] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[10] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[10] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[10] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[10] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U189/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n80 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[10] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[10] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[10] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_194_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_194_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_194_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[194] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[194] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[2] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[2] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[2] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[2] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[2] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[2] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[2] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[2] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[2] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U12/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n71 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[2] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[2] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[2] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_194_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_194_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_194_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[194] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[194] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[2] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[2] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[2] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[2] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[2] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[2] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[2] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[2] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[2] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U12/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n71 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[2] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[2] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[2] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_195_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_195_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_195_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[195] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[195] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[3] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[3] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[3] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[3] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[3] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[3] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[3] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[3] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[3] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U27/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n72 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[3] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[3] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[3] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_195_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_195_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_195_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[195] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[195] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[3] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[3] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[3] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[3] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[3] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[3] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[3] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[3] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[3] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U27/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n72 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[3] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[3] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[3] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_204_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_204_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_204_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[204] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[204] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[12] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[12] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[12] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[12] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[12] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[12] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[12] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[12] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[12] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U194/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n81 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[12] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[12] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[12] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_204_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_204_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_204_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[204] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[204] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[12] (net)                          0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[12] (bp_be_calculator_top_02_0)     0.00      0.17 r
  core/be/wb_pkt[12] (net)                                          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[12] (bp_be_checker_top_02_0)          0.00       0.17 r
  core/be/be_checker/wb_pkt_i[12] (net)                             0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[12] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[12] (net)                   0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[12] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[12] (net)      0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U194/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n81 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[12] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[12] (net)     0.00      0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[12] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_193_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[193] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[193] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[1] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[1] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[1] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[1] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[1] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[1] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[1] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[1] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[1] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[1] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[1] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[1] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_193_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_193_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[193] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[193] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[1] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[1] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[1] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[1] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[1] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[1] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[1] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[1] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[1] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[1] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[1] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[1] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[9] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[9] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[9] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[9] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[9] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U176/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n79 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[9] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[9] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[9] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[9] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[9] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[9] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U176/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n79 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[9] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_199_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_199_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_199_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[199] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[199] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[7] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[7] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[7] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[7] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[7] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[7] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[7] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[7] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[7] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U158/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n77 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[7] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[7] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[7] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_199_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_199_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_199_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[199] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[199] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[7] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[7] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[7] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[7] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[7] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[7] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[7] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[7] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[7] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U158/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n77 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[7] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[7] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[7] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[200] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[200] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[8] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[8] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[8] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[8] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[8] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[8] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[8] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U172/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n78 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[8] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[8] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[8] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[200] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[200] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[8] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[8] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[8] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[8] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[8] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[8] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[8] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U172/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n78 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[8] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[8] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[8] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[5] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[5] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[5] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U29/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n73 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[5] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)     0.05     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[5] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[5] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[5] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U29/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n73 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[5] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/Q (DFFX1)     0.06     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[6] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[6] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[6] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[6] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[6] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U155/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n76 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[6] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/Q (DFFX1)     0.06     0.17     0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (net)     3      0.00       0.17 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (bsg_dff_width_p320_0)     0.00     0.17 r
  core/be/be_calculator/wb_pkt_o[6] (net)                           0.00       0.17 r
  core/be/be_calculator/wb_pkt_o[6] (bp_be_calculator_top_02_0)     0.00       0.17 r
  core/be/wb_pkt[6] (net)                                           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[6] (bp_be_checker_top_02_0)           0.00       0.17 r
  core/be/be_checker/wb_pkt_i[6] (net)                              0.00       0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (bp_be_scheduler_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (net)                    0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (bp_be_regfile_02_0)     0.00     0.17 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (net)       0.00       0.17 r
  core/be/be_checker/scheduler/int_regfile/U155/Z (NBUFFX2)     0.03     0.06 *     0.23 r
  core/be/be_checker/scheduler/int_regfile/n76 (net)     2          0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (bsg_mem_2r1w_sync_width_p64_els_p32_0)     0.00     0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (net)     0.00       0.23 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[6] (saed90_64x32_2P)     0.03     0.00 *     0.23 r
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_386_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[303] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[303] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__10_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[386] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[386] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_386_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_386_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_260_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_343_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[260] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[260] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__v_ (net)                    0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[343] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[343] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_343_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_343_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_380_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[297] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[297] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__4_ (net)                0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[380] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[380] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_380_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_380_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_267_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_350_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[267] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[267] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__instr__opcode__6_ (net)     0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[350] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[350] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_350_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_350_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_399_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[316] (net)     1      0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[316] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_3__pc__23_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[399] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[399] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_399_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_399_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[17] (net)     1        0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_o[17] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_r[17] (net)                       0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[22] (bsg_dff_width_p25_0)     0.00     0.17 f
  core/be/be_calculator/exc_stage_reg/data_i[22] (net)              0.00       0.17 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_22_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/exc_stage_reg/data_r_reg_22_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)     0.03     0.17     0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1       0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)               0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)     0.00     0.17 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)            0.00       0.17 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)     0.03     0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82




