-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_img_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_img_ce0 : OUT STD_LOGIC;
    input_img_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    hidden_out_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    hidden_out_ce0 : OUT STD_LOGIC;
    hidden_out_we0 : OUT STD_LOGIC;
    hidden_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_113_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_113_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_113_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_113_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_113_p_ce : OUT STD_LOGIC;
    grp_fu_117_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_117_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_117_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_117_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_117_p_ce : OUT STD_LOGIC );
end;


architecture behav of bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_3727C5AC : STD_LOGIC_VECTOR (31 downto 0) := "00110111001001111100010110101100";
    constant ap_const_lv12_C80 : STD_LOGIC_VECTOR (11 downto 0) := "110010000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv12_19 : STD_LOGIC_VECTOR (11 downto 0) := "000000011001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln38_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal layer1_w_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal layer1_w_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bn_mean_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_var_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bn_var_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln42_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1170_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln38_fu_305_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_reg_1175 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_reg_1175_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_reg_1175_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln38_2_fu_319_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln38_2_reg_1181 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln38_2_reg_1181_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln38_2_reg_1181_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln38_2_reg_1181_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln42_1_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_reg_1191_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xnor_result_fu_381_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_result_reg_1210 : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_result_reg_1210_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_result_reg_1210_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_result_reg_1210_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_result_reg_1210_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_result_reg_1210_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_result_reg_1210_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xnor_result_reg_1210_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal cnt_4_fu_459_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal cnt_4_reg_1215 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_reg_1221 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1226 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1231 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_1236 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1241 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1241_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1246 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1246_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1251 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1251_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_1256 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_1256_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1261 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1261_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1261_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1266 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1266_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_1266_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1271 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1271_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_1271_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1276 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1276_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1276_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_1276_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1281 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1281_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1281_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1281_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_1286 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_1286_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_1286_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_1286_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_1291 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_1291_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_1291_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_1291_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_1296 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_1296_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_1296_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_1296_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_1296_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_1301 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_1301_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_1301_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_1301_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_1301_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1306 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1306_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1306_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1306_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_1306_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1311 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1311_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1311_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1311_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1311_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1311_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1316 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1316_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1316_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1316_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1316_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_1316_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1321 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1321_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1321_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1321_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1321_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1321_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1326 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1326_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1326_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1326_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1326_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_1326_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1331 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1331_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1331_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1331_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1331_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1331_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1331_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1336 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1336_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1336_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1336_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1336_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1336_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_1336_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1341 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1341_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1341_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1341_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1341_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1341_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1341_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1346 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1346_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1346_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1346_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1346_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1346_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1346_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1346_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1351 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1351_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1351_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1351_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1351_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1351_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1351_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1351_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal hidden_out_addr_reg_1366 : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter8_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter9_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter10_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter11_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter12_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter13_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter14_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter15_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter16_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter17_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter18_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter19_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter20_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter21_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter22_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter23_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter24_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter25_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter26_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter27_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter28_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter29_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter30_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter31_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter32_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter33_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter34_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal hidden_out_addr_reg_1366_pp0_iter35_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal cnt_10_fu_730_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_10_reg_1371 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_11_fu_737_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_11_reg_1376 : STD_LOGIC_VECTOR (3 downto 0);
    signal bn_mean_load_reg_1381 : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_mean_load_reg_1381_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bn_var_load_reg_1386 : STD_LOGIC_VECTOR (31 downto 0);
    signal cnt_16_fu_780_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_16_reg_1391 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln12_3_fu_824_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln12_3_reg_1397 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln15_12_fu_828_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln15_12_reg_1402 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_27_fu_871_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_27_reg_1407 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_31_fu_908_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_31_reg_1413 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_32_fu_915_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_32_reg_1418 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_37_fu_958_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_37_reg_1423 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_assign_reg_1429 : STD_LOGIC_VECTOR (31 downto 0);
    signal cnt_42_fu_995_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_42_reg_1434 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln15_26_fu_1002_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln15_26_reg_1439 : STD_LOGIC_VECTOR (4 downto 0);
    signal total_popcount_1_fu_1065_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal total_popcount_1_reg_1444 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_245_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_reg_1454 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_reg_1459 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_253_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_1464 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_reg_1469 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_reg_1469_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln44_fu_365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln42_1_fu_361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_fu_369_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal total_popcount_fu_152 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal ap_loop_init : STD_LOGIC;
    signal j_fu_156 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln42_fu_331_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (4 downto 0);
    signal i_fu_160 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_164 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln38_fu_287_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (11 downto 0);
    signal layer1_w_ce0_local : STD_LOGIC;
    signal input_img_ce0_local : STD_LOGIC;
    signal bn_mean_ce0_local : STD_LOGIC;
    signal bn_var_ce0_local : STD_LOGIC;
    signal hidden_out_we0_local : STD_LOGIC;
    signal select_ln54_fu_1121_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal hidden_out_ce0_local : STD_LOGIC;
    signal grp_fu_245_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln38_1_fu_313_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1129_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal xor_ln48_fu_375_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal cnt_fu_387_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_395_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln15_fu_403_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln12_fu_391_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal cnt_1_fu_411_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_419_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cnt_2_fu_427_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal cnt_3_fu_433_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln12_1_fu_441_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln15_fu_453_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal cnt_5_fu_683_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal cnt_6_fu_688_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln15_2_fu_694_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal cnt_7_fu_700_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal cnt_8_fu_707_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal cnt_9_fu_713_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln12_2_fu_720_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln15_4_fu_724_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_12_fu_743_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln15_6_fu_748_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_13_fu_754_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_14_fu_761_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_15_fu_767_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln15_8_fu_774_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_17_fu_787_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_18_fu_792_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln15_10_fu_798_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_19_fu_804_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_20_fu_811_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_21_fu_817_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal cnt_22_fu_834_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_23_fu_839_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_24_fu_845_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln15_14_fu_852_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_25_fu_858_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_26_fu_865_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln15_16_fu_878_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_28_fu_883_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_29_fu_889_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_30_fu_895_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln15_18_fu_902_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_33_fu_921_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln15_20_fu_926_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_34_fu_932_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_35_fu_939_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_36_fu_945_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln15_22_fu_952_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_38_fu_965_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_39_fu_970_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln15_24_fu_976_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_40_fu_982_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_41_fu_989_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_43_fu_1018_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_44_fu_1023_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal cnt_45_fu_1029_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln12_4_fu_1036_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_33_fu_1040_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln15_28_fu_1047_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal cnt_46_fu_1053_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln12_5_fu_1061_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln38_1_fu_1011_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal bitcast_ln54_fu_1080_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1083_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln54_fu_1093_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln54_1_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln54_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1129_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1129_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1129_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_1129_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_1129_p20 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bgn_inference_sitofp_32ns_32_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bgn_inference_mac_muladd_8ns_5ns_5ns_12_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bgn_inference_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    layer1_w_U : component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R
    generic map (
        DataWidth => 32,
        AddressRange => 32000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer1_w_address0,
        ce0 => layer1_w_ce0_local,
        q0 => layer1_w_q0);

    bn_mean_U : component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R
    generic map (
        DataWidth => 32,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bn_mean_address0,
        ce0 => bn_mean_ce0_local,
        q0 => bn_mean_q0);

    bn_var_U : component bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R
    generic map (
        DataWidth => 32,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bn_var_address0,
        ce0 => bn_var_ce0_local,
        q0 => bn_var_q0);

    fsub_32ns_32ns_32_5_full_dsp_1_U2 : component bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_reg_1454,
        din1 => bn_mean_load_reg_1381_pp0_iter17_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_237_p2);

    fdiv_32ns_32ns_32_12_no_dsp_1_U3 : component bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sub_reg_1459,
        din1 => tmp_reg_1464,
        ce => ap_const_logic_1,
        dout => grp_fu_241_p2);

    sitofp_32ns_32_5_no_dsp_1_U4 : component bgn_inference_sitofp_32ns_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_245_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_245_p1);

    fsqrt_32ns_32ns_32_12_no_dsp_1_U6 : component bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_0,
        din1 => x_assign_reg_1429,
        ce => ap_const_logic_1,
        dout => grp_fu_253_p2);

    mac_muladd_8ns_5ns_5ns_12_4_1_U7 : component bgn_inference_mac_muladd_8ns_5ns_5ns_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1129_p0,
        din1 => grp_fu_1129_p1,
        din2 => grp_fu_1129_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1129_p3);

    flow_control_loop_pipe_sequential_init_U : component bgn_inference_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter35_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln38_fu_281_p2 = ap_const_lv1_0))) then 
                    i_fu_160 <= select_ln38_2_fu_319_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_160 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln38_fu_281_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_164 <= add_ln38_fu_287_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_164 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln38_fu_281_p2 = ap_const_lv1_0))) then 
                    j_fu_156 <= add_ln42_fu_331_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_156 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    total_popcount_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    total_popcount_fu_152 <= ap_const_lv10_0;
                elsif ((ap_enable_reg_pp0_iter12 = ap_const_logic_1)) then 
                    total_popcount_fu_152 <= total_popcount_1_fu_1065_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln15_12_reg_1402 <= add_ln15_12_fu_828_p2;
                add_ln15_26_reg_1439 <= add_ln15_26_fu_1002_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                bn_mean_load_reg_1381 <= bn_mean_q0;
                bn_mean_load_reg_1381_pp0_iter10_reg <= bn_mean_load_reg_1381_pp0_iter9_reg;
                bn_mean_load_reg_1381_pp0_iter11_reg <= bn_mean_load_reg_1381_pp0_iter10_reg;
                bn_mean_load_reg_1381_pp0_iter12_reg <= bn_mean_load_reg_1381_pp0_iter11_reg;
                bn_mean_load_reg_1381_pp0_iter13_reg <= bn_mean_load_reg_1381_pp0_iter12_reg;
                bn_mean_load_reg_1381_pp0_iter14_reg <= bn_mean_load_reg_1381_pp0_iter13_reg;
                bn_mean_load_reg_1381_pp0_iter15_reg <= bn_mean_load_reg_1381_pp0_iter14_reg;
                bn_mean_load_reg_1381_pp0_iter16_reg <= bn_mean_load_reg_1381_pp0_iter15_reg;
                bn_mean_load_reg_1381_pp0_iter17_reg <= bn_mean_load_reg_1381_pp0_iter16_reg;
                bn_mean_load_reg_1381_pp0_iter6_reg <= bn_mean_load_reg_1381;
                bn_mean_load_reg_1381_pp0_iter7_reg <= bn_mean_load_reg_1381_pp0_iter6_reg;
                bn_mean_load_reg_1381_pp0_iter8_reg <= bn_mean_load_reg_1381_pp0_iter7_reg;
                bn_mean_load_reg_1381_pp0_iter9_reg <= bn_mean_load_reg_1381_pp0_iter8_reg;
                bn_var_load_reg_1386 <= bn_var_q0;
                cnt_10_reg_1371 <= cnt_10_fu_730_p3;
                cnt_11_reg_1376 <= cnt_11_fu_737_p2;
                cnt_16_reg_1391 <= cnt_16_fu_780_p3;
                cnt_27_reg_1407 <= cnt_27_fu_871_p3;
                cnt_31_reg_1413 <= cnt_31_fu_908_p3;
                cnt_32_reg_1418 <= cnt_32_fu_915_p2;
                cnt_37_reg_1423 <= cnt_37_fu_958_p3;
                cnt_42_reg_1434 <= cnt_42_fu_995_p3;
                cnt_4_reg_1215 <= cnt_4_fu_459_p3;
                conv_reg_1454 <= grp_fu_245_p1;
                hidden_out_addr_reg_1366 <= zext_ln38_fu_369_p1(7 - 1 downto 0);
                hidden_out_addr_reg_1366_pp0_iter10_reg <= hidden_out_addr_reg_1366_pp0_iter9_reg;
                hidden_out_addr_reg_1366_pp0_iter11_reg <= hidden_out_addr_reg_1366_pp0_iter10_reg;
                hidden_out_addr_reg_1366_pp0_iter12_reg <= hidden_out_addr_reg_1366_pp0_iter11_reg;
                hidden_out_addr_reg_1366_pp0_iter13_reg <= hidden_out_addr_reg_1366_pp0_iter12_reg;
                hidden_out_addr_reg_1366_pp0_iter14_reg <= hidden_out_addr_reg_1366_pp0_iter13_reg;
                hidden_out_addr_reg_1366_pp0_iter15_reg <= hidden_out_addr_reg_1366_pp0_iter14_reg;
                hidden_out_addr_reg_1366_pp0_iter16_reg <= hidden_out_addr_reg_1366_pp0_iter15_reg;
                hidden_out_addr_reg_1366_pp0_iter17_reg <= hidden_out_addr_reg_1366_pp0_iter16_reg;
                hidden_out_addr_reg_1366_pp0_iter18_reg <= hidden_out_addr_reg_1366_pp0_iter17_reg;
                hidden_out_addr_reg_1366_pp0_iter19_reg <= hidden_out_addr_reg_1366_pp0_iter18_reg;
                hidden_out_addr_reg_1366_pp0_iter20_reg <= hidden_out_addr_reg_1366_pp0_iter19_reg;
                hidden_out_addr_reg_1366_pp0_iter21_reg <= hidden_out_addr_reg_1366_pp0_iter20_reg;
                hidden_out_addr_reg_1366_pp0_iter22_reg <= hidden_out_addr_reg_1366_pp0_iter21_reg;
                hidden_out_addr_reg_1366_pp0_iter23_reg <= hidden_out_addr_reg_1366_pp0_iter22_reg;
                hidden_out_addr_reg_1366_pp0_iter24_reg <= hidden_out_addr_reg_1366_pp0_iter23_reg;
                hidden_out_addr_reg_1366_pp0_iter25_reg <= hidden_out_addr_reg_1366_pp0_iter24_reg;
                hidden_out_addr_reg_1366_pp0_iter26_reg <= hidden_out_addr_reg_1366_pp0_iter25_reg;
                hidden_out_addr_reg_1366_pp0_iter27_reg <= hidden_out_addr_reg_1366_pp0_iter26_reg;
                hidden_out_addr_reg_1366_pp0_iter28_reg <= hidden_out_addr_reg_1366_pp0_iter27_reg;
                hidden_out_addr_reg_1366_pp0_iter29_reg <= hidden_out_addr_reg_1366_pp0_iter28_reg;
                hidden_out_addr_reg_1366_pp0_iter30_reg <= hidden_out_addr_reg_1366_pp0_iter29_reg;
                hidden_out_addr_reg_1366_pp0_iter31_reg <= hidden_out_addr_reg_1366_pp0_iter30_reg;
                hidden_out_addr_reg_1366_pp0_iter32_reg <= hidden_out_addr_reg_1366_pp0_iter31_reg;
                hidden_out_addr_reg_1366_pp0_iter33_reg <= hidden_out_addr_reg_1366_pp0_iter32_reg;
                hidden_out_addr_reg_1366_pp0_iter34_reg <= hidden_out_addr_reg_1366_pp0_iter33_reg;
                hidden_out_addr_reg_1366_pp0_iter35_reg <= hidden_out_addr_reg_1366_pp0_iter34_reg;
                hidden_out_addr_reg_1366_pp0_iter5_reg <= hidden_out_addr_reg_1366;
                hidden_out_addr_reg_1366_pp0_iter6_reg <= hidden_out_addr_reg_1366_pp0_iter5_reg;
                hidden_out_addr_reg_1366_pp0_iter7_reg <= hidden_out_addr_reg_1366_pp0_iter6_reg;
                hidden_out_addr_reg_1366_pp0_iter8_reg <= hidden_out_addr_reg_1366_pp0_iter7_reg;
                hidden_out_addr_reg_1366_pp0_iter9_reg <= hidden_out_addr_reg_1366_pp0_iter8_reg;
                icmp_ln42_1_reg_1191_pp0_iter10_reg <= icmp_ln42_1_reg_1191_pp0_iter9_reg;
                icmp_ln42_1_reg_1191_pp0_iter11_reg <= icmp_ln42_1_reg_1191_pp0_iter10_reg;
                icmp_ln42_1_reg_1191_pp0_iter12_reg <= icmp_ln42_1_reg_1191_pp0_iter11_reg;
                icmp_ln42_1_reg_1191_pp0_iter13_reg <= icmp_ln42_1_reg_1191_pp0_iter12_reg;
                icmp_ln42_1_reg_1191_pp0_iter14_reg <= icmp_ln42_1_reg_1191_pp0_iter13_reg;
                icmp_ln42_1_reg_1191_pp0_iter15_reg <= icmp_ln42_1_reg_1191_pp0_iter14_reg;
                icmp_ln42_1_reg_1191_pp0_iter16_reg <= icmp_ln42_1_reg_1191_pp0_iter15_reg;
                icmp_ln42_1_reg_1191_pp0_iter17_reg <= icmp_ln42_1_reg_1191_pp0_iter16_reg;
                icmp_ln42_1_reg_1191_pp0_iter18_reg <= icmp_ln42_1_reg_1191_pp0_iter17_reg;
                icmp_ln42_1_reg_1191_pp0_iter19_reg <= icmp_ln42_1_reg_1191_pp0_iter18_reg;
                icmp_ln42_1_reg_1191_pp0_iter20_reg <= icmp_ln42_1_reg_1191_pp0_iter19_reg;
                icmp_ln42_1_reg_1191_pp0_iter21_reg <= icmp_ln42_1_reg_1191_pp0_iter20_reg;
                icmp_ln42_1_reg_1191_pp0_iter22_reg <= icmp_ln42_1_reg_1191_pp0_iter21_reg;
                icmp_ln42_1_reg_1191_pp0_iter23_reg <= icmp_ln42_1_reg_1191_pp0_iter22_reg;
                icmp_ln42_1_reg_1191_pp0_iter24_reg <= icmp_ln42_1_reg_1191_pp0_iter23_reg;
                icmp_ln42_1_reg_1191_pp0_iter25_reg <= icmp_ln42_1_reg_1191_pp0_iter24_reg;
                icmp_ln42_1_reg_1191_pp0_iter26_reg <= icmp_ln42_1_reg_1191_pp0_iter25_reg;
                icmp_ln42_1_reg_1191_pp0_iter27_reg <= icmp_ln42_1_reg_1191_pp0_iter26_reg;
                icmp_ln42_1_reg_1191_pp0_iter28_reg <= icmp_ln42_1_reg_1191_pp0_iter27_reg;
                icmp_ln42_1_reg_1191_pp0_iter29_reg <= icmp_ln42_1_reg_1191_pp0_iter28_reg;
                icmp_ln42_1_reg_1191_pp0_iter2_reg <= icmp_ln42_1_reg_1191_pp0_iter1_reg;
                icmp_ln42_1_reg_1191_pp0_iter30_reg <= icmp_ln42_1_reg_1191_pp0_iter29_reg;
                icmp_ln42_1_reg_1191_pp0_iter31_reg <= icmp_ln42_1_reg_1191_pp0_iter30_reg;
                icmp_ln42_1_reg_1191_pp0_iter32_reg <= icmp_ln42_1_reg_1191_pp0_iter31_reg;
                icmp_ln42_1_reg_1191_pp0_iter33_reg <= icmp_ln42_1_reg_1191_pp0_iter32_reg;
                icmp_ln42_1_reg_1191_pp0_iter34_reg <= icmp_ln42_1_reg_1191_pp0_iter33_reg;
                icmp_ln42_1_reg_1191_pp0_iter35_reg <= icmp_ln42_1_reg_1191_pp0_iter34_reg;
                icmp_ln42_1_reg_1191_pp0_iter3_reg <= icmp_ln42_1_reg_1191_pp0_iter2_reg;
                icmp_ln42_1_reg_1191_pp0_iter4_reg <= icmp_ln42_1_reg_1191_pp0_iter3_reg;
                icmp_ln42_1_reg_1191_pp0_iter5_reg <= icmp_ln42_1_reg_1191_pp0_iter4_reg;
                icmp_ln42_1_reg_1191_pp0_iter6_reg <= icmp_ln42_1_reg_1191_pp0_iter5_reg;
                icmp_ln42_1_reg_1191_pp0_iter7_reg <= icmp_ln42_1_reg_1191_pp0_iter6_reg;
                icmp_ln42_1_reg_1191_pp0_iter8_reg <= icmp_ln42_1_reg_1191_pp0_iter7_reg;
                icmp_ln42_1_reg_1191_pp0_iter9_reg <= icmp_ln42_1_reg_1191_pp0_iter8_reg;
                icmp_ln42_reg_1170_pp0_iter10_reg <= icmp_ln42_reg_1170_pp0_iter9_reg;
                icmp_ln42_reg_1170_pp0_iter11_reg <= icmp_ln42_reg_1170_pp0_iter10_reg;
                icmp_ln42_reg_1170_pp0_iter2_reg <= icmp_ln42_reg_1170_pp0_iter1_reg;
                icmp_ln42_reg_1170_pp0_iter3_reg <= icmp_ln42_reg_1170_pp0_iter2_reg;
                icmp_ln42_reg_1170_pp0_iter4_reg <= icmp_ln42_reg_1170_pp0_iter3_reg;
                icmp_ln42_reg_1170_pp0_iter5_reg <= icmp_ln42_reg_1170_pp0_iter4_reg;
                icmp_ln42_reg_1170_pp0_iter6_reg <= icmp_ln42_reg_1170_pp0_iter5_reg;
                icmp_ln42_reg_1170_pp0_iter7_reg <= icmp_ln42_reg_1170_pp0_iter6_reg;
                icmp_ln42_reg_1170_pp0_iter8_reg <= icmp_ln42_reg_1170_pp0_iter7_reg;
                icmp_ln42_reg_1170_pp0_iter9_reg <= icmp_ln42_reg_1170_pp0_iter8_reg;
                select_ln38_2_reg_1181_pp0_iter2_reg <= select_ln38_2_reg_1181_pp0_iter1_reg;
                select_ln38_2_reg_1181_pp0_iter3_reg <= select_ln38_2_reg_1181_pp0_iter2_reg;
                select_ln38_reg_1175_pp0_iter2_reg <= select_ln38_reg_1175_pp0_iter1_reg;
                sub_reg_1459 <= grp_fu_237_p2;
                tmp_10_reg_1251 <= xnor_result_fu_381_p2(10 downto 10);
                tmp_10_reg_1251_pp0_iter5_reg <= tmp_10_reg_1251;
                tmp_11_reg_1256 <= xnor_result_fu_381_p2(11 downto 11);
                tmp_11_reg_1256_pp0_iter5_reg <= tmp_11_reg_1256;
                tmp_12_reg_1261 <= xnor_result_fu_381_p2(12 downto 12);
                tmp_12_reg_1261_pp0_iter5_reg <= tmp_12_reg_1261;
                tmp_12_reg_1261_pp0_iter6_reg <= tmp_12_reg_1261_pp0_iter5_reg;
                tmp_13_reg_1266 <= xnor_result_fu_381_p2(13 downto 13);
                tmp_13_reg_1266_pp0_iter5_reg <= tmp_13_reg_1266;
                tmp_13_reg_1266_pp0_iter6_reg <= tmp_13_reg_1266_pp0_iter5_reg;
                tmp_14_reg_1271 <= xnor_result_fu_381_p2(14 downto 14);
                tmp_14_reg_1271_pp0_iter5_reg <= tmp_14_reg_1271;
                tmp_14_reg_1271_pp0_iter6_reg <= tmp_14_reg_1271_pp0_iter5_reg;
                tmp_15_reg_1276 <= xnor_result_fu_381_p2(15 downto 15);
                tmp_15_reg_1276_pp0_iter5_reg <= tmp_15_reg_1276;
                tmp_15_reg_1276_pp0_iter6_reg <= tmp_15_reg_1276_pp0_iter5_reg;
                tmp_15_reg_1276_pp0_iter7_reg <= tmp_15_reg_1276_pp0_iter6_reg;
                tmp_16_reg_1281 <= xnor_result_fu_381_p2(16 downto 16);
                tmp_16_reg_1281_pp0_iter5_reg <= tmp_16_reg_1281;
                tmp_16_reg_1281_pp0_iter6_reg <= tmp_16_reg_1281_pp0_iter5_reg;
                tmp_16_reg_1281_pp0_iter7_reg <= tmp_16_reg_1281_pp0_iter6_reg;
                tmp_17_reg_1286 <= xnor_result_fu_381_p2(17 downto 17);
                tmp_17_reg_1286_pp0_iter5_reg <= tmp_17_reg_1286;
                tmp_17_reg_1286_pp0_iter6_reg <= tmp_17_reg_1286_pp0_iter5_reg;
                tmp_17_reg_1286_pp0_iter7_reg <= tmp_17_reg_1286_pp0_iter6_reg;
                tmp_18_reg_1291 <= xnor_result_fu_381_p2(18 downto 18);
                tmp_18_reg_1291_pp0_iter5_reg <= tmp_18_reg_1291;
                tmp_18_reg_1291_pp0_iter6_reg <= tmp_18_reg_1291_pp0_iter5_reg;
                tmp_18_reg_1291_pp0_iter7_reg <= tmp_18_reg_1291_pp0_iter6_reg;
                tmp_19_reg_1296 <= xnor_result_fu_381_p2(19 downto 19);
                tmp_19_reg_1296_pp0_iter5_reg <= tmp_19_reg_1296;
                tmp_19_reg_1296_pp0_iter6_reg <= tmp_19_reg_1296_pp0_iter5_reg;
                tmp_19_reg_1296_pp0_iter7_reg <= tmp_19_reg_1296_pp0_iter6_reg;
                tmp_19_reg_1296_pp0_iter8_reg <= tmp_19_reg_1296_pp0_iter7_reg;
                tmp_20_reg_1301 <= xnor_result_fu_381_p2(20 downto 20);
                tmp_20_reg_1301_pp0_iter5_reg <= tmp_20_reg_1301;
                tmp_20_reg_1301_pp0_iter6_reg <= tmp_20_reg_1301_pp0_iter5_reg;
                tmp_20_reg_1301_pp0_iter7_reg <= tmp_20_reg_1301_pp0_iter6_reg;
                tmp_20_reg_1301_pp0_iter8_reg <= tmp_20_reg_1301_pp0_iter7_reg;
                tmp_21_reg_1306 <= xnor_result_fu_381_p2(21 downto 21);
                tmp_21_reg_1306_pp0_iter5_reg <= tmp_21_reg_1306;
                tmp_21_reg_1306_pp0_iter6_reg <= tmp_21_reg_1306_pp0_iter5_reg;
                tmp_21_reg_1306_pp0_iter7_reg <= tmp_21_reg_1306_pp0_iter6_reg;
                tmp_21_reg_1306_pp0_iter8_reg <= tmp_21_reg_1306_pp0_iter7_reg;
                tmp_22_reg_1311 <= xnor_result_fu_381_p2(22 downto 22);
                tmp_22_reg_1311_pp0_iter5_reg <= tmp_22_reg_1311;
                tmp_22_reg_1311_pp0_iter6_reg <= tmp_22_reg_1311_pp0_iter5_reg;
                tmp_22_reg_1311_pp0_iter7_reg <= tmp_22_reg_1311_pp0_iter6_reg;
                tmp_22_reg_1311_pp0_iter8_reg <= tmp_22_reg_1311_pp0_iter7_reg;
                tmp_22_reg_1311_pp0_iter9_reg <= tmp_22_reg_1311_pp0_iter8_reg;
                tmp_23_reg_1316 <= xnor_result_fu_381_p2(23 downto 23);
                tmp_23_reg_1316_pp0_iter5_reg <= tmp_23_reg_1316;
                tmp_23_reg_1316_pp0_iter6_reg <= tmp_23_reg_1316_pp0_iter5_reg;
                tmp_23_reg_1316_pp0_iter7_reg <= tmp_23_reg_1316_pp0_iter6_reg;
                tmp_23_reg_1316_pp0_iter8_reg <= tmp_23_reg_1316_pp0_iter7_reg;
                tmp_23_reg_1316_pp0_iter9_reg <= tmp_23_reg_1316_pp0_iter8_reg;
                tmp_24_reg_1321 <= xnor_result_fu_381_p2(24 downto 24);
                tmp_24_reg_1321_pp0_iter5_reg <= tmp_24_reg_1321;
                tmp_24_reg_1321_pp0_iter6_reg <= tmp_24_reg_1321_pp0_iter5_reg;
                tmp_24_reg_1321_pp0_iter7_reg <= tmp_24_reg_1321_pp0_iter6_reg;
                tmp_24_reg_1321_pp0_iter8_reg <= tmp_24_reg_1321_pp0_iter7_reg;
                tmp_24_reg_1321_pp0_iter9_reg <= tmp_24_reg_1321_pp0_iter8_reg;
                tmp_25_reg_1326 <= xnor_result_fu_381_p2(25 downto 25);
                tmp_25_reg_1326_pp0_iter5_reg <= tmp_25_reg_1326;
                tmp_25_reg_1326_pp0_iter6_reg <= tmp_25_reg_1326_pp0_iter5_reg;
                tmp_25_reg_1326_pp0_iter7_reg <= tmp_25_reg_1326_pp0_iter6_reg;
                tmp_25_reg_1326_pp0_iter8_reg <= tmp_25_reg_1326_pp0_iter7_reg;
                tmp_25_reg_1326_pp0_iter9_reg <= tmp_25_reg_1326_pp0_iter8_reg;
                tmp_26_reg_1331 <= xnor_result_fu_381_p2(26 downto 26);
                tmp_26_reg_1331_pp0_iter10_reg <= tmp_26_reg_1331_pp0_iter9_reg;
                tmp_26_reg_1331_pp0_iter5_reg <= tmp_26_reg_1331;
                tmp_26_reg_1331_pp0_iter6_reg <= tmp_26_reg_1331_pp0_iter5_reg;
                tmp_26_reg_1331_pp0_iter7_reg <= tmp_26_reg_1331_pp0_iter6_reg;
                tmp_26_reg_1331_pp0_iter8_reg <= tmp_26_reg_1331_pp0_iter7_reg;
                tmp_26_reg_1331_pp0_iter9_reg <= tmp_26_reg_1331_pp0_iter8_reg;
                tmp_27_reg_1336 <= xnor_result_fu_381_p2(27 downto 27);
                tmp_27_reg_1336_pp0_iter10_reg <= tmp_27_reg_1336_pp0_iter9_reg;
                tmp_27_reg_1336_pp0_iter5_reg <= tmp_27_reg_1336;
                tmp_27_reg_1336_pp0_iter6_reg <= tmp_27_reg_1336_pp0_iter5_reg;
                tmp_27_reg_1336_pp0_iter7_reg <= tmp_27_reg_1336_pp0_iter6_reg;
                tmp_27_reg_1336_pp0_iter8_reg <= tmp_27_reg_1336_pp0_iter7_reg;
                tmp_27_reg_1336_pp0_iter9_reg <= tmp_27_reg_1336_pp0_iter8_reg;
                tmp_28_reg_1341 <= xnor_result_fu_381_p2(28 downto 28);
                tmp_28_reg_1341_pp0_iter10_reg <= tmp_28_reg_1341_pp0_iter9_reg;
                tmp_28_reg_1341_pp0_iter5_reg <= tmp_28_reg_1341;
                tmp_28_reg_1341_pp0_iter6_reg <= tmp_28_reg_1341_pp0_iter5_reg;
                tmp_28_reg_1341_pp0_iter7_reg <= tmp_28_reg_1341_pp0_iter6_reg;
                tmp_28_reg_1341_pp0_iter8_reg <= tmp_28_reg_1341_pp0_iter7_reg;
                tmp_28_reg_1341_pp0_iter9_reg <= tmp_28_reg_1341_pp0_iter8_reg;
                tmp_29_reg_1346 <= xnor_result_fu_381_p2(29 downto 29);
                tmp_29_reg_1346_pp0_iter10_reg <= tmp_29_reg_1346_pp0_iter9_reg;
                tmp_29_reg_1346_pp0_iter11_reg <= tmp_29_reg_1346_pp0_iter10_reg;
                tmp_29_reg_1346_pp0_iter5_reg <= tmp_29_reg_1346;
                tmp_29_reg_1346_pp0_iter6_reg <= tmp_29_reg_1346_pp0_iter5_reg;
                tmp_29_reg_1346_pp0_iter7_reg <= tmp_29_reg_1346_pp0_iter6_reg;
                tmp_29_reg_1346_pp0_iter8_reg <= tmp_29_reg_1346_pp0_iter7_reg;
                tmp_29_reg_1346_pp0_iter9_reg <= tmp_29_reg_1346_pp0_iter8_reg;
                tmp_30_reg_1351 <= xnor_result_fu_381_p2(30 downto 30);
                tmp_30_reg_1351_pp0_iter10_reg <= tmp_30_reg_1351_pp0_iter9_reg;
                tmp_30_reg_1351_pp0_iter11_reg <= tmp_30_reg_1351_pp0_iter10_reg;
                tmp_30_reg_1351_pp0_iter5_reg <= tmp_30_reg_1351;
                tmp_30_reg_1351_pp0_iter6_reg <= tmp_30_reg_1351_pp0_iter5_reg;
                tmp_30_reg_1351_pp0_iter7_reg <= tmp_30_reg_1351_pp0_iter6_reg;
                tmp_30_reg_1351_pp0_iter8_reg <= tmp_30_reg_1351_pp0_iter7_reg;
                tmp_30_reg_1351_pp0_iter9_reg <= tmp_30_reg_1351_pp0_iter8_reg;
                tmp_4_reg_1221 <= xnor_result_fu_381_p2(4 downto 4);
                tmp_5_reg_1226 <= xnor_result_fu_381_p2(5 downto 5);
                tmp_6_reg_1231 <= xnor_result_fu_381_p2(6 downto 6);
                tmp_7_reg_1236 <= xnor_result_fu_381_p2(7 downto 7);
                tmp_8_reg_1241 <= xnor_result_fu_381_p2(8 downto 8);
                tmp_8_reg_1241_pp0_iter5_reg <= tmp_8_reg_1241;
                tmp_9_reg_1246 <= xnor_result_fu_381_p2(9 downto 9);
                tmp_9_reg_1246_pp0_iter5_reg <= tmp_9_reg_1246;
                tmp_reg_1464 <= grp_fu_253_p2;
                total_popcount_1_reg_1444 <= total_popcount_1_fu_1065_p2;
                val_reg_1469 <= grp_fu_241_p2;
                val_reg_1469_pp0_iter35_reg <= val_reg_1469;
                x_assign_reg_1429 <= grp_fu_113_p_dout0;
                xnor_result_reg_1210 <= xnor_result_fu_381_p2;
                xnor_result_reg_1210_pp0_iter10_reg <= xnor_result_reg_1210_pp0_iter9_reg;
                xnor_result_reg_1210_pp0_iter11_reg <= xnor_result_reg_1210_pp0_iter10_reg;
                xnor_result_reg_1210_pp0_iter5_reg <= xnor_result_reg_1210;
                xnor_result_reg_1210_pp0_iter6_reg <= xnor_result_reg_1210_pp0_iter5_reg;
                xnor_result_reg_1210_pp0_iter7_reg <= xnor_result_reg_1210_pp0_iter6_reg;
                xnor_result_reg_1210_pp0_iter8_reg <= xnor_result_reg_1210_pp0_iter7_reg;
                xnor_result_reg_1210_pp0_iter9_reg <= xnor_result_reg_1210_pp0_iter8_reg;
                    zext_ln12_3_reg_1397(3 downto 0) <= zext_ln12_3_fu_824_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln42_1_reg_1191 <= icmp_ln42_1_fu_337_p2;
                icmp_ln42_1_reg_1191_pp0_iter1_reg <= icmp_ln42_1_reg_1191;
                icmp_ln42_reg_1170 <= icmp_ln42_fu_299_p2;
                icmp_ln42_reg_1170_pp0_iter1_reg <= icmp_ln42_reg_1170;
                select_ln38_2_reg_1181 <= select_ln38_2_fu_319_p3;
                select_ln38_2_reg_1181_pp0_iter1_reg <= select_ln38_2_reg_1181;
                select_ln38_reg_1175 <= select_ln38_fu_305_p3;
                select_ln38_reg_1175_pp0_iter1_reg <= select_ln38_reg_1175;
            end if;
        end if;
    end process;
    zext_ln12_3_reg_1397(4) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln15_10_fu_798_p2 <= std_logic_vector(unsigned(cnt_18_fu_792_p3) + unsigned(ap_const_lv4_1));
    add_ln15_12_fu_828_p2 <= std_logic_vector(unsigned(zext_ln12_3_fu_824_p1) + unsigned(ap_const_lv5_1));
    add_ln15_14_fu_852_p2 <= std_logic_vector(unsigned(cnt_24_fu_845_p3) + unsigned(ap_const_lv5_1));
    add_ln15_16_fu_878_p2 <= std_logic_vector(unsigned(cnt_27_reg_1407) + unsigned(ap_const_lv5_1));
    add_ln15_18_fu_902_p2 <= std_logic_vector(unsigned(cnt_30_fu_895_p3) + unsigned(ap_const_lv5_1));
    add_ln15_20_fu_926_p2 <= std_logic_vector(unsigned(cnt_33_fu_921_p3) + unsigned(ap_const_lv5_1));
    add_ln15_22_fu_952_p2 <= std_logic_vector(unsigned(cnt_36_fu_945_p3) + unsigned(ap_const_lv5_1));
    add_ln15_24_fu_976_p2 <= std_logic_vector(unsigned(cnt_39_fu_970_p3) + unsigned(ap_const_lv5_1));
    add_ln15_26_fu_1002_p2 <= std_logic_vector(unsigned(cnt_42_fu_995_p3) + unsigned(ap_const_lv5_1));
    add_ln15_28_fu_1047_p2 <= std_logic_vector(unsigned(zext_ln12_4_fu_1036_p1) + unsigned(ap_const_lv6_1));
    add_ln15_2_fu_694_p2 <= std_logic_vector(unsigned(cnt_6_fu_688_p3) + unsigned(ap_const_lv3_1));
    add_ln15_4_fu_724_p2 <= std_logic_vector(unsigned(zext_ln12_2_fu_720_p1) + unsigned(ap_const_lv4_1));
    add_ln15_6_fu_748_p2 <= std_logic_vector(unsigned(cnt_12_fu_743_p3) + unsigned(ap_const_lv4_1));
    add_ln15_8_fu_774_p2 <= std_logic_vector(unsigned(cnt_15_fu_767_p3) + unsigned(ap_const_lv4_1));
    add_ln15_fu_453_p2 <= std_logic_vector(unsigned(zext_ln12_1_fu_441_p1) + unsigned(ap_const_lv3_1));
    add_ln38_1_fu_313_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv8_1));
    add_ln38_fu_287_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv12_1));
    add_ln42_fu_331_p2 <= std_logic_vector(unsigned(select_ln38_fu_305_p3) + unsigned(ap_const_lv5_1));
    and_ln54_fu_1115_p2 <= (or_ln54_fu_1109_p2 and grp_fu_117_p_dout0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln38_fu_281_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln38_fu_281_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter35_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter35_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_160)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_160;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_164)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_164;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_156)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_156;
        end if; 
    end process;

    bitcast_ln54_fu_1080_p1 <= val_reg_1469_pp0_iter35_reg;
    bn_mean_address0 <= zext_ln38_fu_369_p1(11 - 1 downto 0);

    bn_mean_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bn_mean_ce0_local <= ap_const_logic_1;
        else 
            bn_mean_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    bn_var_address0 <= zext_ln38_fu_369_p1(11 - 1 downto 0);

    bn_var_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bn_var_ce0_local <= ap_const_logic_1;
        else 
            bn_var_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    cnt_10_fu_730_p3 <= 
        add_ln15_4_fu_724_p2 when (tmp_7_reg_1236(0) = '1') else 
        zext_ln12_2_fu_720_p1;
    cnt_11_fu_737_p2 <= std_logic_vector(unsigned(cnt_10_fu_730_p3) + unsigned(ap_const_lv4_1));
    cnt_12_fu_743_p3 <= 
        cnt_11_reg_1376 when (tmp_8_reg_1241_pp0_iter5_reg(0) = '1') else 
        cnt_10_reg_1371;
    cnt_13_fu_754_p3 <= 
        add_ln15_6_fu_748_p2 when (tmp_9_reg_1246_pp0_iter5_reg(0) = '1') else 
        cnt_12_fu_743_p3;
    cnt_14_fu_761_p2 <= std_logic_vector(unsigned(cnt_13_fu_754_p3) + unsigned(ap_const_lv4_1));
    cnt_15_fu_767_p3 <= 
        cnt_14_fu_761_p2 when (tmp_10_reg_1251_pp0_iter5_reg(0) = '1') else 
        cnt_13_fu_754_p3;
    cnt_16_fu_780_p3 <= 
        add_ln15_8_fu_774_p2 when (tmp_11_reg_1256_pp0_iter5_reg(0) = '1') else 
        cnt_15_fu_767_p3;
    cnt_17_fu_787_p2 <= std_logic_vector(unsigned(cnt_16_reg_1391) + unsigned(ap_const_lv4_1));
    cnt_18_fu_792_p3 <= 
        cnt_17_fu_787_p2 when (tmp_12_reg_1261_pp0_iter6_reg(0) = '1') else 
        cnt_16_reg_1391;
    cnt_19_fu_804_p3 <= 
        add_ln15_10_fu_798_p2 when (tmp_13_reg_1266_pp0_iter6_reg(0) = '1') else 
        cnt_18_fu_792_p3;
    cnt_1_fu_411_p3 <= 
        select_ln15_fu_403_p3 when (tmp_1_fu_395_p3(0) = '1') else 
        zext_ln12_fu_391_p1;
    cnt_20_fu_811_p2 <= std_logic_vector(unsigned(cnt_19_fu_804_p3) + unsigned(ap_const_lv4_1));
    cnt_21_fu_817_p3 <= 
        cnt_20_fu_811_p2 when (tmp_14_reg_1271_pp0_iter6_reg(0) = '1') else 
        cnt_19_fu_804_p3;
    cnt_22_fu_834_p3 <= 
        add_ln15_12_reg_1402 when (tmp_15_reg_1276_pp0_iter7_reg(0) = '1') else 
        zext_ln12_3_reg_1397;
    cnt_23_fu_839_p2 <= std_logic_vector(unsigned(cnt_22_fu_834_p3) + unsigned(ap_const_lv5_1));
    cnt_24_fu_845_p3 <= 
        cnt_23_fu_839_p2 when (tmp_16_reg_1281_pp0_iter7_reg(0) = '1') else 
        cnt_22_fu_834_p3;
    cnt_25_fu_858_p3 <= 
        add_ln15_14_fu_852_p2 when (tmp_17_reg_1286_pp0_iter7_reg(0) = '1') else 
        cnt_24_fu_845_p3;
    cnt_26_fu_865_p2 <= std_logic_vector(unsigned(cnt_25_fu_858_p3) + unsigned(ap_const_lv5_1));
    cnt_27_fu_871_p3 <= 
        cnt_26_fu_865_p2 when (tmp_18_reg_1291_pp0_iter7_reg(0) = '1') else 
        cnt_25_fu_858_p3;
    cnt_28_fu_883_p3 <= 
        add_ln15_16_fu_878_p2 when (tmp_19_reg_1296_pp0_iter8_reg(0) = '1') else 
        cnt_27_reg_1407;
    cnt_29_fu_889_p2 <= std_logic_vector(unsigned(cnt_28_fu_883_p3) + unsigned(ap_const_lv5_1));
    cnt_2_fu_427_p2 <= std_logic_vector(unsigned(cnt_1_fu_411_p3) + unsigned(ap_const_lv2_1));
    cnt_30_fu_895_p3 <= 
        cnt_29_fu_889_p2 when (tmp_20_reg_1301_pp0_iter8_reg(0) = '1') else 
        cnt_28_fu_883_p3;
    cnt_31_fu_908_p3 <= 
        add_ln15_18_fu_902_p2 when (tmp_21_reg_1306_pp0_iter8_reg(0) = '1') else 
        cnt_30_fu_895_p3;
    cnt_32_fu_915_p2 <= std_logic_vector(unsigned(cnt_31_fu_908_p3) + unsigned(ap_const_lv5_1));
    cnt_33_fu_921_p3 <= 
        cnt_32_reg_1418 when (tmp_22_reg_1311_pp0_iter9_reg(0) = '1') else 
        cnt_31_reg_1413;
    cnt_34_fu_932_p3 <= 
        add_ln15_20_fu_926_p2 when (tmp_23_reg_1316_pp0_iter9_reg(0) = '1') else 
        cnt_33_fu_921_p3;
    cnt_35_fu_939_p2 <= std_logic_vector(unsigned(cnt_34_fu_932_p3) + unsigned(ap_const_lv5_1));
    cnt_36_fu_945_p3 <= 
        cnt_35_fu_939_p2 when (tmp_24_reg_1321_pp0_iter9_reg(0) = '1') else 
        cnt_34_fu_932_p3;
    cnt_37_fu_958_p3 <= 
        add_ln15_22_fu_952_p2 when (tmp_25_reg_1326_pp0_iter9_reg(0) = '1') else 
        cnt_36_fu_945_p3;
    cnt_38_fu_965_p2 <= std_logic_vector(unsigned(cnt_37_reg_1423) + unsigned(ap_const_lv5_1));
    cnt_39_fu_970_p3 <= 
        cnt_38_fu_965_p2 when (tmp_26_reg_1331_pp0_iter10_reg(0) = '1') else 
        cnt_37_reg_1423;
    cnt_3_fu_433_p3 <= 
        cnt_2_fu_427_p2 when (tmp_2_fu_419_p3(0) = '1') else 
        cnt_1_fu_411_p3;
    cnt_40_fu_982_p3 <= 
        add_ln15_24_fu_976_p2 when (tmp_27_reg_1336_pp0_iter10_reg(0) = '1') else 
        cnt_39_fu_970_p3;
    cnt_41_fu_989_p2 <= std_logic_vector(unsigned(cnt_40_fu_982_p3) + unsigned(ap_const_lv5_1));
    cnt_42_fu_995_p3 <= 
        cnt_41_fu_989_p2 when (tmp_28_reg_1341_pp0_iter10_reg(0) = '1') else 
        cnt_40_fu_982_p3;
    cnt_43_fu_1018_p3 <= 
        add_ln15_26_reg_1439 when (tmp_29_reg_1346_pp0_iter11_reg(0) = '1') else 
        cnt_42_reg_1434;
    cnt_44_fu_1023_p2 <= std_logic_vector(unsigned(cnt_43_fu_1018_p3) + unsigned(ap_const_lv5_1));
    cnt_45_fu_1029_p3 <= 
        cnt_44_fu_1023_p2 when (tmp_30_reg_1351_pp0_iter11_reg(0) = '1') else 
        cnt_43_fu_1018_p3;
    cnt_46_fu_1053_p3 <= 
        add_ln15_28_fu_1047_p2 when (tmp_33_fu_1040_p3(0) = '1') else 
        zext_ln12_4_fu_1036_p1;
    cnt_4_fu_459_p3 <= 
        add_ln15_fu_453_p2 when (tmp_3_fu_445_p3(0) = '1') else 
        zext_ln12_1_fu_441_p1;
    cnt_5_fu_683_p2 <= std_logic_vector(unsigned(cnt_4_reg_1215) + unsigned(ap_const_lv3_1));
    cnt_6_fu_688_p3 <= 
        cnt_5_fu_683_p2 when (tmp_4_reg_1221(0) = '1') else 
        cnt_4_reg_1215;
    cnt_7_fu_700_p3 <= 
        add_ln15_2_fu_694_p2 when (tmp_5_reg_1226(0) = '1') else 
        cnt_6_fu_688_p3;
    cnt_8_fu_707_p2 <= std_logic_vector(unsigned(cnt_7_fu_700_p3) + unsigned(ap_const_lv3_1));
    cnt_9_fu_713_p3 <= 
        cnt_8_fu_707_p2 when (tmp_6_reg_1231(0) = '1') else 
        cnt_7_fu_700_p3;
    cnt_fu_387_p1 <= xnor_result_fu_381_p2(1 - 1 downto 0);
    grp_fu_1129_p0 <= grp_fu_1129_p00(8 - 1 downto 0);
    grp_fu_1129_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_2_fu_319_p3),12));
    grp_fu_1129_p1 <= ap_const_lv12_19(5 - 1 downto 0);
    grp_fu_1129_p2 <= grp_fu_1129_p20(5 - 1 downto 0);
    grp_fu_1129_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_reg_1175_pp0_iter1_reg),12));
    grp_fu_113_p_ce <= ap_const_logic_1;
    grp_fu_113_p_din0 <= bn_var_load_reg_1386;
    grp_fu_113_p_din1 <= ap_const_lv32_3727C5AC;
    grp_fu_113_p_opcode <= ap_const_lv2_0;
    grp_fu_117_p_ce <= ap_const_logic_1;
    grp_fu_117_p_din0 <= val_reg_1469;
    grp_fu_117_p_din1 <= ap_const_lv32_0;
    grp_fu_117_p_opcode <= ap_const_lv5_2;
    grp_fu_245_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(total_popcount_1_reg_1444),32));
    hidden_out_address0 <= hidden_out_addr_reg_1366_pp0_iter35_reg;
    hidden_out_ce0 <= hidden_out_ce0_local;

    hidden_out_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter36, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then 
            hidden_out_ce0_local <= ap_const_logic_1;
        else 
            hidden_out_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    hidden_out_d0 <= select_ln54_fu_1121_p3;
    hidden_out_we0 <= hidden_out_we0_local;

    hidden_out_we0_local_assign_proc : process(ap_enable_reg_pp0_iter36, ap_block_pp0_stage0_11001, icmp_ln42_1_reg_1191_pp0_iter35_reg)
    begin
        if (((icmp_ln42_1_reg_1191_pp0_iter35_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then 
            hidden_out_we0_local <= ap_const_logic_1;
        else 
            hidden_out_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln38_fu_281_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv12_C80) else "0";
    icmp_ln42_1_fu_337_p2 <= "1" when (add_ln42_fu_331_p2 = ap_const_lv5_19) else "0";
    icmp_ln42_fu_299_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv5_19) else "0";
    icmp_ln54_1_fu_1103_p2 <= "1" when (trunc_ln54_fu_1093_p1 = ap_const_lv23_0) else "0";
    icmp_ln54_fu_1097_p2 <= "0" when (tmp_s_fu_1083_p4 = ap_const_lv8_FF) else "1";
    input_img_address0 <= zext_ln42_1_fu_361_p1(5 - 1 downto 0);
    input_img_ce0 <= input_img_ce0_local;

    input_img_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            input_img_ce0_local <= ap_const_logic_1;
        else 
            input_img_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer1_w_address0 <= zext_ln44_fu_365_p1(15 - 1 downto 0);

    layer1_w_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            layer1_w_ce0_local <= ap_const_logic_1;
        else 
            layer1_w_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln54_fu_1109_p2 <= (icmp_ln54_fu_1097_p2 or icmp_ln54_1_fu_1103_p2);
    select_ln15_fu_403_p3 <= 
        ap_const_lv2_2 when (cnt_fu_387_p1(0) = '1') else 
        ap_const_lv2_1;
    select_ln38_1_fu_1011_p3 <= 
        ap_const_lv10_0 when (icmp_ln42_reg_1170_pp0_iter11_reg(0) = '1') else 
        total_popcount_fu_152;
    select_ln38_2_fu_319_p3 <= 
        add_ln38_1_fu_313_p2 when (icmp_ln42_fu_299_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln38_fu_305_p3 <= 
        ap_const_lv5_0 when (icmp_ln42_fu_299_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    select_ln54_fu_1121_p3 <= 
        val_reg_1469_pp0_iter35_reg when (and_ln54_fu_1115_p2(0) = '1') else 
        ap_const_lv32_0;
    tmp_1_fu_395_p3 <= xnor_result_fu_381_p2(1 downto 1);
    tmp_2_fu_419_p3 <= xnor_result_fu_381_p2(2 downto 2);
    tmp_33_fu_1040_p3 <= xnor_result_reg_1210_pp0_iter11_reg(31 downto 31);
    tmp_3_fu_445_p3 <= xnor_result_fu_381_p2(3 downto 3);
    tmp_s_fu_1083_p4 <= bitcast_ln54_fu_1080_p1(30 downto 23);
    total_popcount_1_fu_1065_p2 <= std_logic_vector(unsigned(zext_ln12_5_fu_1061_p1) + unsigned(select_ln38_1_fu_1011_p3));
    trunc_ln54_fu_1093_p1 <= bitcast_ln54_fu_1080_p1(23 - 1 downto 0);
    xnor_result_fu_381_p2 <= (xor_ln48_fu_375_p2 xor layer1_w_q0);
    xor_ln48_fu_375_p2 <= (input_img_q0 xor ap_const_lv32_FFFFFFFF);
    zext_ln12_1_fu_441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cnt_3_fu_433_p3),3));
    zext_ln12_2_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cnt_9_fu_713_p3),4));
    zext_ln12_3_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cnt_21_fu_817_p3),5));
    zext_ln12_4_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cnt_45_fu_1029_p3),6));
    zext_ln12_5_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cnt_46_fu_1053_p3),10));
    zext_ln12_fu_391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cnt_fu_387_p1),2));
    zext_ln38_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_2_reg_1181_pp0_iter3_reg),64));
    zext_ln42_1_fu_361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_reg_1175_pp0_iter2_reg),64));
    zext_ln44_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1129_p3),64));
end behav;
