

================================================================
== Vivado HLS Report for 'fft_stage245'
================================================================
* Date:           Sat Aug  1 16:08:09 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  529|  529|  529|  529|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- butterfly_loop  |  527|  527|        17|          1|          1|   512|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     44|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     24|    1802|   3624|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        0|      -|     756|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     24|    2558|   3821|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     10|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |music_fadd_32ns_3cud_U135  |music_fadd_32ns_3cud  |        0|      2|  205|  390|    0|
    |music_fadd_32ns_3cud_U138  |music_fadd_32ns_3cud  |        0|      2|  205|  390|    0|
    |music_fadd_32ns_3cud_U139  |music_fadd_32ns_3cud  |        0|      2|  205|  390|    0|
    |music_fmul_32ns_3dEe_U140  |music_fmul_32ns_3dEe  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3dEe_U141  |music_fmul_32ns_3dEe  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3dEe_U142  |music_fmul_32ns_3dEe  |        0|      3|  143|  321|    0|
    |music_fmul_32ns_3dEe_U143  |music_fmul_32ns_3dEe  |        0|      3|  143|  321|    0|
    |music_fsub_32ns_3bkb_U134  |music_fsub_32ns_3bkb  |        0|      2|  205|  390|    0|
    |music_fsub_32ns_3bkb_U136  |music_fsub_32ns_3bkb  |        0|      2|  205|  390|    0|
    |music_fsub_32ns_3bkb_U137  |music_fsub_32ns_3bkb  |        0|      2|  205|  390|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|     24| 1802| 3624|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_real_U  |fft_stage_1237_W_eOg  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_imag_U  |fft_stage_1237_W_fYi  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |j_fu_227_p2              |     +    |      0|  0|  14|          10|           1|
    |icmp_ln145_fu_221_p2     |   icmp   |      0|  0|  13|          10|          11|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |i_lower_fu_239_p2        |    xor   |      0|  0|  11|          10|          11|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  44|          34|          27|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16  |   9|          2|    1|          2|
    |i_reg_170                 |   9|          2|   10|         20|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  57|         12|   14|         30|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |X_I18_load_1_reg_366      |  32|   0|   32|          0|
    |X_I18_load_reg_312        |  32|   0|   32|          0|
    |X_R9_load_1_reg_360       |  32|   0|   32|          0|
    |X_R9_load_reg_306         |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |c_reg_294                 |  32|   0|   32|          0|
    |i_reg_170                 |  10|   0|   10|          0|
    |icmp_ln145_reg_251        |   1|   0|    1|          0|
    |s_reg_300                 |  32|   0|   32|          0|
    |temp_I_reg_354            |  32|   0|   32|          0|
    |temp_R_reg_348            |  32|   0|   32|          0|
    |tmp_43_reg_328            |  32|   0|   32|          0|
    |tmp_44_reg_333            |  32|   0|   32|          0|
    |tmp_45_reg_372            |  32|   0|   32|          0|
    |tmp_46_reg_377            |  32|   0|   32|          0|
    |tmp_47_reg_382            |  32|   0|   32|          0|
    |tmp_48_reg_387            |  32|   0|   32|          0|
    |tmp_reg_318               |  32|   0|   32|          0|
    |tmp_s_reg_323             |  32|   0|   32|          0|
    |zext_ln153_reg_260        |  10|   0|   64|         54|
    |zext_ln156_reg_278        |  10|   0|   64|         54|
    |icmp_ln145_reg_251        |  64|  32|    1|          0|
    |zext_ln153_reg_260        |  64|  32|   64|         54|
    |zext_ln156_reg_278        |  64|  32|   64|         54|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 756|  96|  801|        216|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | fft_stage245 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | fft_stage245 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | fft_stage245 | return value |
|ap_done         | out |    1| ap_ctrl_hs | fft_stage245 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | fft_stage245 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | fft_stage245 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | fft_stage245 | return value |
|X_R9_address0   | out |   10|  ap_memory |     X_R9     |     array    |
|X_R9_ce0        | out |    1|  ap_memory |     X_R9     |     array    |
|X_R9_q0         |  in |   32|  ap_memory |     X_R9     |     array    |
|X_R9_address1   | out |   10|  ap_memory |     X_R9     |     array    |
|X_R9_ce1        | out |    1|  ap_memory |     X_R9     |     array    |
|X_R9_q1         |  in |   32|  ap_memory |     X_R9     |     array    |
|X_I18_address0  | out |   10|  ap_memory |     X_I18    |     array    |
|X_I18_ce0       | out |    1|  ap_memory |     X_I18    |     array    |
|X_I18_q0        |  in |   32|  ap_memory |     X_I18    |     array    |
|X_I18_address1  | out |   10|  ap_memory |     X_I18    |     array    |
|X_I18_ce1       | out |    1|  ap_memory |     X_I18    |     array    |
|X_I18_q1        |  in |   32|  ap_memory |     X_I18    |     array    |
|Out_R_address0  | out |   10|  ap_memory |     Out_R    |     array    |
|Out_R_ce0       | out |    1|  ap_memory |     Out_R    |     array    |
|Out_R_we0       | out |    1|  ap_memory |     Out_R    |     array    |
|Out_R_d0        | out |   32|  ap_memory |     Out_R    |     array    |
|Out_R_address1  | out |   10|  ap_memory |     Out_R    |     array    |
|Out_R_ce1       | out |    1|  ap_memory |     Out_R    |     array    |
|Out_R_we1       | out |    1|  ap_memory |     Out_R    |     array    |
|Out_R_d1        | out |   32|  ap_memory |     Out_R    |     array    |
|Out_I_address0  | out |   10|  ap_memory |     Out_I    |     array    |
|Out_I_ce0       | out |    1|  ap_memory |     Out_I    |     array    |
|Out_I_we0       | out |    1|  ap_memory |     Out_I    |     array    |
|Out_I_d0        | out |   32|  ap_memory |     Out_I    |     array    |
|Out_I_address1  | out |   10|  ap_memory |     Out_I    |     array    |
|Out_I_ce1       | out |    1|  ap_memory |     Out_I    |     array    |
|Out_I_we1       | out |    1|  ap_memory |     Out_I    |     array    |
|Out_I_d1        | out |   32|  ap_memory |     Out_I    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

